// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "niosII")
  (DATE "01/03/2022 21:38:27")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE sem_export_red\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1381:1381:1381) (1227:1227:1227))
        (IOPATH i o (1595:1595:1595) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE sem_export_yellow\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (844:844:844) (968:968:968))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE sem_export_green\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1131:1131:1131) (1274:1274:1274))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1691:1691:1691) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk_clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (368:368:368) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk_clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1354:1354:1354))
        (PORT datad (133:133:133) (173:173:173))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1585:1585:1585) (1355:1355:1355))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1778:1778:1778) (1605:1605:1605))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1353:1353:1353))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1778:1778:1778) (1605:1605:1605))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1585:1585:1585) (1354:1354:1354))
        (PORT datac (121:121:121) (165:165:165))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1353:1353:1353))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1640:1640:1640) (1402:1402:1402))
        (PORT datac (129:129:129) (176:176:176))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1534:1534:1534) (1317:1317:1317))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1533:1533:1533) (1775:1775:1775))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1533:1533:1533) (1775:1775:1775))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1585:1585:1585) (1354:1354:1354))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (462:462:462) (547:547:547))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (272:272:272))
        (PORT datab (398:398:398) (484:484:484))
        (PORT datad (140:140:140) (181:181:181))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1778:1778:1778) (1605:1605:1605))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1354:1354:1354))
        (PORT datab (306:306:306) (371:371:371))
        (PORT datac (381:381:381) (464:464:464))
        (PORT datad (196:196:196) (247:247:247))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1354:1354:1354))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1637:1637:1637) (1399:1399:1399))
        (PORT datac (722:722:722) (852:852:852))
        (PORT datad (150:150:150) (190:190:190))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1836:1836:1836) (1649:1649:1649))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1637:1637:1637) (1399:1399:1399))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (199:199:199))
        (PORT datab (739:739:739) (872:872:872))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1836:1836:1836) (1649:1649:1649))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (2410:2410:2410) (2146:2146:2146))
        (PORT clrn (568:568:568) (509:509:509))
        (PORT ena (520:520:520) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (568:568:568) (509:509:509))
        (PORT ena (520:520:520) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (568:568:568) (509:509:509))
        (PORT ena (520:520:520) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (568:568:568) (509:509:509))
        (PORT ena (520:520:520) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (377:377:377) (420:420:420))
        (PORT clrn (568:568:568) (509:509:509))
        (PORT ena (520:520:520) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (568:568:568) (509:509:509))
        (PORT ena (520:520:520) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (568:568:568) (509:509:509))
        (PORT ena (520:520:520) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (568:568:568) (509:509:509))
        (PORT ena (520:520:520) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (300:300:300) (343:343:343))
        (PORT clrn (568:568:568) (509:509:509))
        (PORT ena (520:520:520) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (129:129:129) (171:171:171))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (568:568:568) (509:509:509))
        (PORT ena (520:520:520) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (276:276:276))
        (PORT datab (204:204:204) (261:261:261))
        (PORT datac (176:176:176) (211:211:211))
        (PORT datad (175:175:175) (206:206:206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (483:483:483) (432:432:432))
        (PORT ena (629:629:629) (677:677:677))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (842:842:842) (988:988:988))
        (PORT datac (825:825:825) (973:973:973))
        (PORT datad (848:848:848) (983:983:983))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (429:429:429))
        (PORT datab (564:564:564) (672:672:672))
        (PORT datac (551:551:551) (645:645:645))
        (PORT datad (395:395:395) (477:477:477))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (478:478:478))
        (PORT datab (356:356:356) (420:420:420))
        (PORT datac (825:825:825) (973:973:973))
        (PORT datad (338:338:338) (395:395:395))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (379:379:379))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (2118:2118:2118) (1871:1871:1871))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (195:195:195))
        (PORT datab (1637:1637:1637) (1399:1399:1399))
        (PORT datac (522:522:522) (623:623:623))
        (PORT datad (123:123:123) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (889:889:889) (1038:1038:1038))
        (PORT datac (340:340:340) (417:417:417))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE reset_reset_n\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE reset_reset_n\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1194:1194:1194) (1174:1174:1174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (1194:1194:1194) (1174:1174:1174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1194:1194:1194) (1174:1174:1174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller\|altera_reset_synchronizer_int_chain\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (293:293:293) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller\|altera_reset_synchronizer_int_chain\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|altera_reset_synchronizer_int_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|r_sync_rst_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (312:312:312) (359:359:359))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller\|r_sync_rst_chain\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (135:135:135) (183:183:183))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|r_sync_rst_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller\|r_sync_rst_chain\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (207:207:207))
        (PORT datac (122:122:122) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|r_sync_rst_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|altera_reset_synchronizer_int_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (313:313:313) (359:359:359))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller\|altera_reset_synchronizer_int_chain\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|altera_reset_synchronizer_int_chain\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|r_sync_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rst_controller\|r_sync_rst\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2198:2198:2198) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_data_master_agent\|hold_waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1369:1369:1369) (1403:1403:1403))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_cnt\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_demux_002\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (998:998:998))
        (PORT datab (694:694:694) (817:817:817))
        (PORT datac (621:621:621) (750:750:750))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|i_read_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (745:745:745))
        (PORT datab (495:495:495) (573:573:573))
        (PORT datad (147:147:147) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|i_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1368:1368:1368) (1401:1401:1401))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (218:218:218))
        (PORT datac (480:480:480) (557:557:557))
        (PORT datad (130:130:130) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT asdata (909:909:909) (1009:1009:1009))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_valid\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_valid_from_R\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (380:380:380) (449:449:449))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_valid_from_R)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_jmp_direct)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (689:689:689) (820:820:820))
        (PORT datad (481:481:481) (571:571:571))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (479:479:479))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (282:282:282))
        (PORT datac (1529:1529:1529) (1312:1312:1312))
        (PORT datad (372:372:372) (443:443:443))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (565:565:565) (665:665:665))
        (PORT datac (1530:1530:1530) (1313:1313:1313))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (141:141:141))
        (PORT datab (125:125:125) (161:161:161))
        (PORT datac (405:405:405) (498:498:498))
        (PORT datad (2141:2141:2141) (1884:1884:1884))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (414:414:414) (503:503:503))
        (PORT datac (355:355:355) (427:427:427))
        (PORT datad (112:112:112) (136:136:136))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (274:274:274))
        (PORT datab (205:205:205) (262:262:262))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (174:174:174) (204:204:204))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (483:483:483) (432:432:432))
        (PORT ena (629:629:629) (677:677:677))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (279:279:279))
        (PORT datab (125:125:125) (161:161:161))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (194:194:194) (243:243:243))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (269:269:269))
        (PORT datab (570:570:570) (678:678:678))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (112:112:112) (137:137:137))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (637:637:637) (697:697:697))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_phy\|virtual_state_udr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (913:913:913))
        (PORT datab (860:860:860) (1000:1000:1000))
        (PORT datac (967:967:967) (1120:1120:1120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT asdata (296:296:296) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|sync2_udr\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|sync2_udr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|update_jdo_strobe\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (178:178:178))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|update_jdo_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|enable_action_strobe\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (492:492:492) (587:587:587))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|enable_action_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (492:492:492))
        (PORT datab (191:191:191) (233:233:233))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (444:444:444))
        (PORT datab (343:343:343) (417:417:417))
        (PORT datac (150:150:150) (200:200:200))
        (PORT datad (530:530:530) (636:636:636))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (228:228:228))
        (PORT datab (145:145:145) (196:196:196))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|avalon_ociram_readdata_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (425:425:425))
        (PORT datab (342:342:342) (416:416:416))
        (PORT datac (147:147:147) (196:196:196))
        (PORT datad (529:529:529) (634:634:634))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (442:442:442))
        (PORT datab (129:129:129) (178:178:178))
        (PORT datac (152:152:152) (202:202:202))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (345:345:345) (417:417:417))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (359:359:359) (435:435:435))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (806:806:806))
        (PORT datab (2073:2073:2073) (1822:1822:1822))
        (PORT datac (812:812:812) (948:948:948))
        (PORT datad (629:629:629) (734:734:734))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (868:868:868) (1010:1010:1010))
        (PORT datac (462:462:462) (541:541:541))
        (PORT datad (204:204:204) (257:257:257))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (567:567:567))
        (PORT datab (397:397:397) (483:483:483))
        (PORT datad (359:359:359) (433:433:433))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (472:472:472))
        (PORT datab (563:563:563) (670:670:670))
        (PORT datac (338:338:338) (405:405:405))
        (PORT datad (172:172:172) (202:202:202))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1105:1105:1105) (1230:1230:1230))
        (PORT ena (645:645:645) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (583:583:583))
        (PORT datac (525:525:525) (610:610:610))
        (PORT datad (201:201:201) (252:252:252))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (499:499:499))
        (PORT datab (390:390:390) (472:472:472))
        (PORT datac (376:376:376) (454:454:454))
        (PORT datad (216:216:216) (259:259:259))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (464:464:464))
        (PORT datab (338:338:338) (396:396:396))
        (PORT datac (340:340:340) (417:417:417))
        (PORT datad (396:396:396) (485:485:485))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (591:591:591))
        (PORT datab (868:868:868) (1009:1009:1009))
        (PORT datac (825:825:825) (973:973:973))
        (PORT datad (318:318:318) (369:369:369))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1094:1094:1094) (1216:1216:1216))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_phy\|virtual_state_cdr)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (998:998:998))
        (PORT datac (783:783:783) (916:916:916))
        (PORT datad (738:738:738) (853:853:853))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_phy\|virtual_state_sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (973:973:973))
        (PORT datac (781:781:781) (915:915:915))
        (PORT datad (739:739:739) (854:854:854))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[37\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (759:759:759))
        (PORT datab (222:222:222) (263:263:263))
        (PORT datac (698:698:698) (841:841:841))
        (PORT datad (188:188:188) (223:223:223))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (620:620:620) (671:671:671))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|ir\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (453:453:453) (534:534:534))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_phy\|virtual_state_uir\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (859:859:859))
        (PORT datab (778:778:778) (897:897:897))
        (PORT datad (745:745:745) (859:859:859))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (327:327:327) (375:375:375))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|sync2_uir\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (311:311:311) (375:375:375))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|sync2_uir)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jxuir\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datad (314:314:314) (378:378:378))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jxuir)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|ir\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (434:434:434) (470:470:470))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (304:304:304))
        (PORT datab (233:233:233) (296:296:296))
        (PORT datad (220:220:220) (273:273:273))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (676:676:676) (751:751:751))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (805:805:805))
        (PORT datab (134:134:134) (185:185:185))
        (PORT datac (811:811:811) (948:948:948))
        (PORT datad (629:629:629) (735:735:735))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (620:620:620) (671:671:671))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT ena (797:797:797) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (870:870:870))
        (PORT datab (533:533:533) (632:632:632))
        (PORT datac (349:349:349) (424:424:424))
        (PORT datad (504:504:504) (602:602:602))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|Mux37\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (773:773:773) (907:907:907))
        (PORT datad (588:588:588) (688:688:688))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|DRsize\.100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[35\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2114:2114:2114) (1857:1857:1857))
        (PORT datab (296:296:296) (361:361:361))
        (PORT datad (322:322:322) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (758:758:758))
        (PORT datab (223:223:223) (265:265:265))
        (PORT datac (695:695:695) (838:838:838))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (990:990:990))
        (PORT datab (776:776:776) (903:903:903))
        (PORT datac (732:732:732) (838:838:838))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (759:759:759))
        (PORT datab (717:717:717) (861:861:861))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT sload (544:544:544) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT asdata (754:754:754) (850:850:850))
        (PORT ena (811:811:811) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_b)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (265:265:265))
        (PORT datab (235:235:235) (292:292:292))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller\|r_early_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_reset_req)
    (DELAY
      (ABSOLUTE
        (PORT datac (635:635:635) (748:748:748))
        (PORT datad (501:501:501) (593:593:593))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_mem16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (1017:1017:1017))
        (PORT datab (604:604:604) (716:716:716))
        (PORT datac (595:595:595) (715:715:715))
        (PORT datad (540:540:540) (626:626:626))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_mem8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (659:659:659))
        (PORT datab (492:492:492) (596:596:596))
        (PORT datac (531:531:531) (653:653:653))
        (PORT datad (776:776:776) (928:928:928))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_byteenable\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (634:634:634))
        (PORT datab (683:683:683) (796:796:796))
        (PORT datad (620:620:620) (734:734:734))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_writedata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (312:312:312) (357:357:357))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (412:412:412))
        (PORT datad (929:929:929) (1096:1096:1096))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|DRsize\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2114:2114:2114) (1857:1857:1857))
        (PORT datab (441:441:441) (521:521:521))
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (430:430:430))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (165:165:165) (193:193:193))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (347:347:347) (379:379:379))
        (PORT sload (544:544:544) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT asdata (604:604:604) (679:679:679))
        (PORT ena (703:703:703) (791:791:791))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (870:870:870) (1033:1033:1033))
        (PORT datac (618:618:618) (733:733:733))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (689:689:689) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (260:260:260))
        (PORT datab (515:515:515) (615:615:615))
        (PORT datad (364:364:364) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (538:538:538))
        (PORT datab (553:553:553) (662:662:662))
        (PORT datac (130:130:130) (172:172:172))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[11\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (974:974:974))
        (PORT datab (751:751:751) (877:877:877))
        (PORT datac (784:784:784) (917:917:917))
        (PORT datad (821:821:821) (970:970:970))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (710:710:710) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (526:526:526) (602:602:602))
        (PORT ena (963:963:963) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (581:581:581))
        (PORT datab (207:207:207) (268:268:268))
        (PORT datad (321:321:321) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1032:1032:1032) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (592:592:592))
        (PORT datab (499:499:499) (598:598:598))
        (PORT datac (571:571:571) (669:669:669))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (302:302:302) (344:344:344))
        (PORT ena (963:963:963) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (865:865:865))
        (PORT datab (500:500:500) (601:601:601))
        (PORT datac (481:481:481) (563:563:563))
        (PORT datad (506:506:506) (604:604:604))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_addr\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (455:455:455))
        (PORT datab (180:180:180) (242:242:242))
        (PORT datad (150:150:150) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (258:258:258) (294:294:294))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (108:108:108) (132:132:132))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (585:585:585))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (335:335:335) (403:403:403))
        (PORT datad (222:222:222) (278:278:278))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (581:581:581))
        (PORT datab (119:119:119) (150:150:150))
        (PORT datac (326:326:326) (379:379:379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (541:541:541))
        (PORT datab (464:464:464) (539:539:539))
        (PORT datac (312:312:312) (370:370:370))
        (PORT datad (193:193:193) (241:241:241))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT ena (488:488:488) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (411:411:411))
        (PORT datac (846:846:846) (991:991:991))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|debugaccess)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (425:425:425))
        (PORT datac (133:133:133) (177:177:177))
        (PORT datad (308:308:308) (355:355:355))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_avalon_reg\|oci_ienable\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller_001\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|r_early_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (395:395:395))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (653:653:653) (770:770:770))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (540:540:540))
        (PORT datab (172:172:172) (222:222:222))
        (PORT datac (166:166:166) (197:197:197))
        (PORT datad (567:567:567) (639:639:639))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (363:363:363) (442:442:442))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (268:268:268))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_data_master_translator\|read_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (231:231:231))
        (PORT datab (158:158:158) (211:211:211))
        (PORT datad (336:336:336) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_data_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_data_master_translator\|uav_read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (PORT datac (141:141:141) (188:188:188))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_demux\|sink_ready\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (224:224:224))
        (PORT datab (323:323:323) (384:384:384))
        (PORT datad (143:143:143) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (224:224:224))
        (PORT datac (145:145:145) (188:188:188))
        (PORT datad (213:213:213) (269:269:269))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (430:430:430))
        (PORT datab (174:174:174) (212:212:212))
        (PORT datac (443:443:443) (508:508:508))
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (427:427:427))
        (PORT datab (855:855:855) (1019:1019:1019))
        (PORT datac (381:381:381) (462:462:462))
        (PORT datad (381:381:381) (459:459:459))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (215:215:215))
        (PORT datab (230:230:230) (292:292:292))
        (PORT datac (283:283:283) (329:329:329))
        (PORT datad (307:307:307) (362:362:362))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (160:160:160) (209:209:209))
        (PORT datad (212:212:212) (268:268:268))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (492:492:492))
        (PORT datab (401:401:401) (483:483:483))
        (PORT datac (335:335:335) (396:396:396))
        (PORT datad (331:331:331) (401:401:401))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|av_waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (223:223:223))
        (PORT datab (204:204:204) (241:241:241))
        (PORT datad (309:309:309) (364:364:364))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|av_waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (212:212:212))
        (PORT datab (301:301:301) (347:347:347))
        (PORT datac (205:205:205) (257:257:257))
        (PORT datad (309:309:309) (365:365:365))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sem_ctl_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_mem8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (919:919:919))
        (PORT datac (826:826:826) (948:948:948))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_mem16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (631:631:631))
        (PORT datad (622:622:622) (736:736:736))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (585:585:585))
        (PORT datab (537:537:537) (668:668:668))
        (PORT datac (581:581:581) (655:655:655))
        (PORT datad (638:638:638) (750:750:750))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[29\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (994:994:994))
        (PORT datab (693:693:693) (816:816:816))
        (PORT datad (950:950:950) (1124:1124:1124))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2198w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (611:611:611))
        (PORT datab (662:662:662) (781:781:781))
        (PORT datac (797:797:797) (927:927:927))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (420:420:420) (519:519:519))
        (PORT datad (447:447:447) (550:550:550))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[13\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (605:605:605))
        (PORT datab (681:681:681) (794:794:794))
        (PORT datac (361:361:361) (421:421:421))
        (PORT datad (625:625:625) (740:740:740))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT ena (676:676:676) (751:751:751))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (413:413:413))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (105:105:105) (134:134:134))
        (PORT datad (332:332:332) (388:388:388))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (211:211:211))
        (PORT datac (132:132:132) (180:180:180))
        (PORT datad (367:367:367) (439:439:439))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (199:199:199))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (159:159:159))
        (PORT datab (145:145:145) (199:199:199))
        (PORT datac (349:349:349) (413:413:413))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (1053:1053:1053))
        (PORT datab (356:356:356) (415:415:415))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (332:332:332) (385:385:385))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (282:282:282))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (280:280:280))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (413:413:413))
        (PORT datac (868:868:868) (1023:1023:1023))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (155:155:155))
        (PORT datab (145:145:145) (198:198:198))
        (PORT datac (354:354:354) (418:418:418))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (344:344:344) (396:396:396))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|period_l_register\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (551:551:551) (663:663:663))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|period_l_wr_strobe\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (156:156:156))
        (PORT datab (146:146:146) (199:199:199))
        (PORT datac (354:354:354) (419:419:419))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|period_l_wr_strobe)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1161:1161:1161))
        (PORT datab (504:504:504) (605:605:605))
        (PORT datac (297:297:297) (347:347:347))
        (PORT datad (820:820:820) (965:965:965))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (778:778:778) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|force_reload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (615:615:615))
        (PORT datac (293:293:293) (342:342:342))
        (PORT datad (814:814:814) (958:958:958))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|force_reload)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_writedata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (365:365:365) (426:426:426))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (1057:1057:1057) (1226:1226:1226))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (747:747:747) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_writedata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (775:775:775) (877:877:877))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_writedata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (321:321:321) (370:370:370))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|control_wr_strobe)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (1162:1162:1162))
        (PORT datab (510:510:510) (612:612:612))
        (PORT datac (294:294:294) (343:343:343))
        (PORT datad (816:816:816) (960:960:960))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|control_register\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT asdata (975:975:975) (1103:1103:1103))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT ena (426:426:426) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|counter_is_running\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (290:290:290))
        (PORT datab (141:141:141) (193:193:193))
        (PORT datad (455:455:455) (524:524:524))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|counter_is_running\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (646:646:646))
        (PORT datab (617:617:617) (723:723:723))
        (PORT datac (269:269:269) (309:309:309))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_is_running)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (196:196:196))
        (PORT datac (127:127:127) (172:172:172))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (502:502:502) (567:567:567))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (802:802:802) (881:881:881))
        (PORT clrn (1351:1351:1351) (1386:1386:1386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|period_l_register\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (369:369:369) (442:442:442))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (747:747:747) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (436:436:436))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (201:201:201))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_demux_002\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (642:642:642))
        (PORT datac (634:634:634) (762:762:762))
        (PORT datad (566:566:566) (678:678:678))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (120:120:120) (164:164:164))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|write\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (571:571:571))
        (PORT datac (339:339:339) (406:406:406))
        (PORT datad (551:551:551) (654:654:654))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (466:466:466))
        (PORT datab (387:387:387) (466:466:466))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (401:401:401) (490:490:490))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (340:340:340) (406:406:406))
        (PORT datad (551:551:551) (655:655:655))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (468:468:468))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (406:406:406) (498:498:498))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (477:477:477))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (377:377:377) (456:456:456))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (378:378:378))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1094:1094:1094) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (213:213:213))
        (PORT datab (336:336:336) (395:395:395))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (337:337:337) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (PORT datab (328:328:328) (399:399:399))
        (PORT datac (345:345:345) (422:422:422))
        (PORT datad (338:338:338) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (466:466:466))
        (PORT datab (389:389:389) (469:469:469))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (399:399:399) (489:489:489))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (415:415:415))
        (PORT datab (349:349:349) (414:414:414))
        (PORT datad (314:314:314) (365:365:365))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1094:1094:1094) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (125:125:125) (160:160:160))
        (PORT datac (403:403:403) (496:496:496))
        (PORT datad (2141:2141:2141) (1884:1884:1884))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (520:520:520))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (356:356:356) (428:428:428))
        (PORT datad (111:111:111) (136:136:136))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (637:637:637) (697:697:697))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (603:603:603))
        (PORT datac (500:500:500) (603:603:603))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (593:593:593))
        (PORT datab (518:518:518) (622:622:622))
        (PORT datac (481:481:481) (578:578:578))
        (PORT datad (155:155:155) (198:198:198))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (217:217:217))
        (PORT datab (112:112:112) (144:144:144))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (518:518:518) (614:614:614))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|state)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (803:803:803) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (798:798:798))
        (PORT datac (2065:2065:2065) (1815:1815:1815))
        (PORT datad (154:154:154) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (223:223:223))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (556:556:556) (663:663:663))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (592:592:592))
        (PORT datab (519:519:519) (623:623:623))
        (PORT datac (484:484:484) (582:582:582))
        (PORT datad (517:517:517) (613:613:613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (815:815:815) (908:908:908))
        (PORT ena (602:602:602) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (790:790:790) (925:925:925))
        (PORT datad (465:465:465) (553:553:553))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1053:1053:1053) (1173:1173:1173))
        (PORT ena (960:960:960) (1046:1046:1046))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (404:404:404))
        (PORT datac (556:556:556) (663:663:663))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (815:815:815) (908:908:908))
        (PORT ena (602:602:602) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (555:555:555) (662:662:662))
        (PORT datad (135:135:135) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (815:815:815) (908:908:908))
        (PORT ena (602:602:602) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (554:554:554) (661:661:661))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (815:815:815) (908:908:908))
        (PORT ena (602:602:602) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datac (554:554:554) (662:662:662))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (815:815:815) (908:908:908))
        (PORT ena (602:602:602) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (556:556:556) (664:664:664))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (815:815:815) (908:908:908))
        (PORT ena (602:602:602) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (555:555:555) (662:662:662))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (815:815:815) (908:908:908))
        (PORT ena (602:602:602) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (554:554:554) (661:661:661))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (815:815:815) (908:908:908))
        (PORT ena (602:602:602) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (554:554:554) (661:661:661))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (815:815:815) (908:908:908))
        (PORT ena (602:602:602) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|write_stalled\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (597:597:597))
        (PORT datac (498:498:498) (600:600:600))
        (PORT datad (647:647:647) (763:763:763))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[7\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (690:690:690))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (181:181:181) (220:220:220))
        (PORT datad (232:232:232) (284:284:284))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (916:916:916) (1008:1008:1008))
        (PORT ena (756:756:756) (823:823:823))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|write1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|write2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT asdata (307:307:307) (353:353:353))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|rst2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (531:531:531) (600:600:600))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT asdata (542:542:542) (623:623:623))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|tck_t_dav\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (363:363:363))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|tck_t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (815:815:815) (908:908:908))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (806:806:806) (945:945:945))
        (PORT datac (2060:2060:2060) (1811:1811:1811))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1053:1053:1053) (1173:1173:1173))
        (PORT ena (960:960:960) (1046:1046:1046))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|write_stalled\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (468:468:468))
        (PORT datab (2143:2143:2143) (1876:1876:1876))
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|write_stalled\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (203:203:203))
        (PORT datab (201:201:201) (244:244:244))
        (PORT datac (553:553:553) (660:660:660))
        (PORT datad (231:231:231) (283:283:283))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|write_stalled)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1053:1053:1053) (1173:1173:1173))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|write_valid\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|write_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1053:1053:1053) (1173:1173:1173))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|t_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (207:207:207))
        (PORT datab (219:219:219) (278:278:278))
        (PORT datad (203:203:203) (256:256:256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|t_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (201:201:201))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (306:306:306) (362:362:362))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|t_ena\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|wr_rfifo)
    (DELAY
      (ABSOLUTE
        (PORT datac (361:361:361) (444:444:444))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2059:2059:2059) (1811:1811:1811))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1053:1053:1053) (1173:1173:1173))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1332:1332:1332) (1354:1354:1354))
        (PORT ena (892:892:892) (981:981:981))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1332:1332:1332) (1354:1354:1354))
        (PORT ena (892:892:892) (981:981:981))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1332:1332:1332) (1354:1354:1354))
        (PORT ena (892:892:892) (981:981:981))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1332:1332:1332) (1354:1354:1354))
        (PORT ena (892:892:892) (981:981:981))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1332:1332:1332) (1354:1354:1354))
        (PORT ena (892:892:892) (981:981:981))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1332:1332:1332) (1354:1354:1354))
        (PORT ena (892:892:892) (981:981:981))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (441:441:441) (474:474:474))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (441:441:441) (474:474:474))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (441:441:441) (474:474:474))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (441:441:441) (474:474:474))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (441:441:441) (474:474:474))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (441:441:441) (474:474:474))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|av_waitrequest\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (224:224:224))
        (PORT datab (329:329:329) (390:390:390))
        (PORT datad (140:140:140) (185:185:185))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (268:268:268))
        (PORT datab (507:507:507) (608:608:608))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|r_ena1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|r_val)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|rvalid0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (799:799:799))
        (PORT datab (168:168:168) (220:220:220))
        (PORT datac (2066:2066:2066) (1815:1815:1815))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|r_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (PORT ena (775:775:775) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (PORT ena (775:775:775) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (PORT ena (775:775:775) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (PORT ena (775:775:775) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (PORT ena (775:775:775) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (PORT ena (775:775:775) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (665:665:665) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (665:665:665) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (665:665:665) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (665:665:665) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (665:665:665) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (665:665:665) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[14\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (612:612:612))
        (PORT datab (851:851:851) (979:979:979))
        (PORT datac (751:751:751) (897:897:897))
        (PORT datad (594:594:594) (673:673:673))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1193:1193:1193))
        (PORT asdata (901:901:901) (1010:1010:1010))
        (PORT ena (2327:2327:2327) (2014:2014:2014))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (646:646:646))
        (PORT datab (504:504:504) (610:610:610))
        (PORT datac (515:515:515) (633:633:633))
        (PORT datad (769:769:769) (921:921:921))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_force_src2_zero\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (288:288:288))
        (PORT datab (346:346:346) (403:403:403))
        (PORT datac (922:922:922) (1090:1090:1090))
        (PORT datad (513:513:513) (611:611:611))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (653:653:653))
        (PORT datab (497:497:497) (602:602:602))
        (PORT datac (524:524:524) (644:644:644))
        (PORT datad (773:773:773) (925:925:925))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (648:648:648))
        (PORT datab (502:502:502) (608:608:608))
        (PORT datac (517:517:517) (636:636:636))
        (PORT datad (770:770:770) (922:922:922))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_force_src2_zero\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (287:287:287))
        (PORT datab (217:217:217) (259:259:259))
        (PORT datac (921:921:921) (1089:1089:1089))
        (PORT datad (511:511:511) (609:609:609))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (453:453:453))
        (PORT datab (422:422:422) (515:515:515))
        (PORT datad (365:365:365) (431:431:431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (941:941:941) (1093:1093:1093))
        (PORT datad (480:480:480) (564:564:564))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1130:1130:1130) (1284:1284:1284))
        (PORT datad (383:383:383) (451:451:451))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (986:986:986))
        (PORT datac (823:823:823) (973:973:973))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (166:166:166) (224:224:224))
        (PORT datac (372:372:372) (448:448:448))
        (PORT datad (394:394:394) (480:480:480))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (213:213:213))
        (PORT datab (706:706:706) (835:835:835))
        (PORT datad (453:453:453) (511:511:511))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT asdata (599:599:599) (666:666:666))
        (PORT ena (703:703:703) (791:791:791))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (410:410:410))
        (PORT datab (527:527:527) (634:634:634))
        (PORT datac (481:481:481) (563:563:563))
        (PORT datad (700:700:700) (832:832:832))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[9\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (739:739:739))
        (PORT datab (314:314:314) (361:361:361))
        (PORT datad (184:184:184) (219:219:219))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (805:805:805) (949:949:949))
        (PORT datad (778:778:778) (899:899:899))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (977:977:977))
        (PORT datac (861:861:861) (970:970:970))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (901:901:901))
        (PORT datab (227:227:227) (273:273:273))
        (PORT datac (347:347:347) (401:401:401))
        (PORT datad (624:624:624) (739:739:739))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (985:985:985))
        (PORT datac (863:863:863) (1026:1026:1026))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (168:168:168) (226:226:226))
        (PORT datac (373:373:373) (450:450:450))
        (PORT datad (395:395:395) (481:481:481))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[8\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (356:356:356))
        (PORT datab (701:701:701) (830:830:830))
        (PORT datad (162:162:162) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (306:306:306))
        (PORT datab (231:231:231) (294:294:294))
        (PORT datad (219:219:219) (272:272:272))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|jtag_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (122:122:122) (153:153:153))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|jtag_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|jtag_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (291:291:291))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (635:635:635) (717:717:717))
        (PORT sload (771:771:771) (859:859:859))
        (PORT ena (861:861:861) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[8\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datac (502:502:502) (597:597:597))
        (PORT datad (365:365:365) (442:442:442))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_logic_op_raw\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (782:782:782))
        (PORT datab (576:576:576) (695:695:695))
        (PORT datac (543:543:543) (656:656:656))
        (PORT datad (894:894:894) (1063:1063:1063))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (536:536:536) (648:648:648))
        (PORT datad (888:888:888) (1056:1056:1056))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (941:941:941))
        (PORT datab (643:643:643) (764:764:764))
        (PORT datac (671:671:671) (800:800:800))
        (PORT datad (618:618:618) (726:726:726))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_alu_force_xor\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (441:441:441))
        (PORT datab (287:287:287) (333:333:333))
        (PORT datac (541:541:541) (654:654:654))
        (PORT datad (892:892:892) (1061:1061:1061))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal62\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (847:847:847))
        (PORT datab (706:706:706) (837:837:837))
        (PORT datac (532:532:532) (645:645:645))
        (PORT datad (716:716:716) (858:858:858))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_alu_force_xor\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (677:677:677))
        (PORT datab (138:138:138) (177:177:177))
        (PORT datac (113:113:113) (139:139:139))
        (PORT datad (429:429:429) (534:534:534))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_alu_force_xor\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (135:135:135) (173:173:173))
        (PORT datac (212:212:212) (258:258:258))
        (PORT datad (186:186:186) (219:219:219))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_alu_force_xor\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (657:657:657))
        (PORT datab (493:493:493) (598:598:598))
        (PORT datac (529:529:529) (650:650:650))
        (PORT datad (774:774:774) (927:927:927))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_alu_force_xor\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (161:161:161))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (545:545:545) (637:637:637))
        (PORT datad (454:454:454) (538:538:538))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_logic_op\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (165:165:165) (193:193:193))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_logic_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|ien_AE\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (363:363:363) (439:439:439))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|av_waitrequest\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (223:223:223))
        (PORT datad (140:140:140) (188:188:188))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|ien_AE\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (665:665:665))
        (PORT datab (489:489:489) (575:575:575))
        (PORT datac (343:343:343) (403:403:403))
        (PORT datad (963:963:963) (1128:1128:1128))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|ien_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1150:1150:1150))
        (PORT ena (631:631:631) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (504:504:504) (606:606:606))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (PORT datab (504:504:504) (605:605:605))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (307:307:307))
        (PORT datab (229:229:229) (286:286:286))
        (PORT datac (326:326:326) (399:399:399))
        (PORT datad (205:205:205) (256:256:256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (209:209:209))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (299:299:299))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (335:335:335) (402:402:402))
        (PORT datad (216:216:216) (261:261:261))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|fifo_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|av_readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datad (296:296:296) (352:352:352))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (509:509:509))
        (PORT datab (518:518:518) (613:613:613))
        (PORT datac (115:115:115) (156:156:156))
        (PORT datad (496:496:496) (592:592:592))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1154:1154:1154))
        (PORT datab (575:575:575) (674:674:674))
        (PORT datac (843:843:843) (987:987:987))
        (PORT datad (351:351:351) (413:413:413))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (998:998:998))
        (PORT datac (651:651:651) (765:765:765))
        (PORT datad (835:835:835) (983:983:983))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[11\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (921:921:921))
        (PORT datab (850:850:850) (977:977:977))
        (PORT datac (461:461:461) (528:528:528))
        (PORT datad (515:515:515) (589:589:589))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (798:798:798) (895:895:895))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (778:778:778) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (1005:1005:1005))
        (PORT datab (848:848:848) (1000:1000:1000))
        (PORT datad (652:652:652) (764:764:764))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|period_h_wr_strobe)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (488:488:488))
        (PORT datab (401:401:401) (489:489:489))
        (PORT datac (261:261:261) (299:299:299))
        (PORT datad (384:384:384) (467:467:467))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (799:799:799) (897:897:897))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (1006:1006:1006))
        (PORT datab (844:844:844) (995:995:995))
        (PORT datad (650:650:650) (761:761:761))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[11\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (272:272:272))
        (PORT datab (339:339:339) (399:399:399))
        (PORT datad (289:289:289) (332:332:332))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (1237:1237:1237) (1397:1397:1397))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (378:378:378) (430:430:430))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (1116:1116:1116) (1261:1261:1261))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (668:668:668) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (647:647:647) (734:734:734))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (1060:1060:1060) (1230:1230:1230))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (668:668:668) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (530:530:530) (604:604:604))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (546:546:546) (617:617:617))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (668:668:668) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (647:647:647) (727:727:727))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (836:836:836) (938:938:938))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (668:668:668) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (652:652:652) (739:739:739))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (1009:1009:1009) (1140:1140:1140))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (468:468:468) (523:523:523))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (801:801:801) (904:904:904))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (474:474:474) (529:529:529))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (682:682:682))
        (PORT datab (542:542:542) (647:647:647))
        (PORT datad (366:366:366) (442:442:442))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (627:627:627))
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (542:542:542) (647:647:647))
        (PORT datac (105:105:105) (129:129:129))
        (PORT datad (564:564:564) (655:655:655))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (626:626:626))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (626:626:626))
        (PORT datab (213:213:213) (266:266:266))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (626:626:626))
        (PORT datab (148:148:148) (198:198:198))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (201:201:201))
        (PORT datab (504:504:504) (585:585:585))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (611:611:611))
        (PORT datab (485:485:485) (567:567:567))
        (PORT datac (515:515:515) (607:607:607))
        (PORT datad (487:487:487) (565:565:565))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (594:594:594))
        (PORT datab (307:307:307) (357:357:357))
        (PORT datac (482:482:482) (563:563:563))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (397:397:397))
        (PORT datab (785:785:785) (893:893:893))
        (PORT datad (264:264:264) (302:302:302))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1332:1332:1332) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT asdata (1156:1156:1156) (1312:1312:1312))
        (PORT clrn (1332:1332:1332) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[12\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (577:577:577))
        (PORT datab (524:524:524) (617:617:617))
        (PORT datad (514:514:514) (601:601:601))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[12\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (426:426:426))
        (PORT datab (850:850:850) (978:978:978))
        (PORT datac (751:751:751) (897:897:897))
        (PORT datad (519:519:519) (599:599:599))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (922:922:922) (1034:1034:1034))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (668:668:668) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (922:922:922) (1033:1033:1033))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (747:747:747) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[12\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (584:584:584))
        (PORT datab (323:323:323) (383:383:383))
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (640:640:640) (723:723:723))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|snap_strobe\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (854:854:854) (1007:1007:1007))
        (PORT datac (651:651:651) (765:765:765))
        (PORT datad (437:437:437) (504:504:504))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (657:657:657) (744:744:744))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (PORT ena (786:786:786) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (487:487:487) (541:541:541))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (PORT ena (786:786:786) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (886:886:886))
        (PORT datab (722:722:722) (853:853:853))
        (PORT datad (753:753:753) (896:896:896))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[12\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (218:218:218))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (466:466:466) (536:536:536))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT asdata (632:632:632) (713:713:713))
        (PORT clrn (1332:1332:1332) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[13\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (435:435:435))
        (PORT datab (405:405:405) (505:505:505))
        (PORT datac (844:844:844) (1005:1005:1005))
        (PORT datad (472:472:472) (552:552:552))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datad (367:367:367) (440:440:440))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (1003:1003:1003) (1136:1136:1136))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (668:668:668) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (651:651:651) (729:729:729))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (662:662:662) (740:740:740))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (PORT ena (786:786:786) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (1004:1004:1004) (1137:1137:1137))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (747:747:747) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[13\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (584:584:584))
        (PORT datab (322:322:322) (382:382:382))
        (PORT datad (192:192:192) (240:240:240))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (493:493:493) (545:545:545))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (PORT ena (786:786:786) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (890:890:890))
        (PORT datab (722:722:722) (853:853:853))
        (PORT datad (756:756:756) (900:900:900))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[13\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (487:487:487) (563:563:563))
        (PORT datac (283:283:283) (329:329:329))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT asdata (553:553:553) (635:635:635))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (240:240:240) (306:306:306))
        (PORT datad (499:499:499) (582:582:582))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1707:1707:1707))
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (PORT ena (2069:2069:2069) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1529:1529:1529))
        (PORT d[1] (1502:1502:1502) (1723:1723:1723))
        (PORT d[2] (1401:1401:1401) (1602:1602:1602))
        (PORT d[3] (1831:1831:1831) (2099:2099:2099))
        (PORT d[4] (1496:1496:1496) (1789:1789:1789))
        (PORT d[5] (1884:1884:1884) (2198:2198:2198))
        (PORT d[6] (2702:2702:2702) (3142:3142:3142))
        (PORT d[7] (2058:2058:2058) (2394:2394:2394))
        (PORT d[8] (1539:1539:1539) (1741:1741:1741))
        (PORT d[9] (1965:1965:1965) (2282:2282:2282))
        (PORT d[10] (2045:2045:2045) (2365:2365:2365))
        (PORT d[11] (1487:1487:1487) (1774:1774:1774))
        (PORT d[12] (1559:1559:1559) (1781:1781:1781))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (PORT ena (2066:2066:2066) (1852:1852:1852))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (PORT d[0] (2069:2069:2069) (1853:1853:1853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1820:1820:1820))
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (PORT ena (2070:2070:2070) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2588:2588:2588))
        (PORT d[1] (1519:1519:1519) (1743:1743:1743))
        (PORT d[2] (1333:1333:1333) (1526:1526:1526))
        (PORT d[3] (1486:1486:1486) (1749:1749:1749))
        (PORT d[4] (1948:1948:1948) (2288:2288:2288))
        (PORT d[5] (1454:1454:1454) (1661:1661:1661))
        (PORT d[6] (1839:1839:1839) (2121:2121:2121))
        (PORT d[7] (1969:1969:1969) (2275:2275:2275))
        (PORT d[8] (1993:1993:1993) (2288:2288:2288))
        (PORT d[9] (1709:1709:1709) (1938:1938:1938))
        (PORT d[10] (1769:1769:1769) (2011:2011:2011))
        (PORT d[11] (1875:1875:1875) (2183:2183:2183))
        (PORT d[12] (1930:1930:1930) (2196:2196:2196))
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (PORT ena (2068:2068:2068) (1853:1853:1853))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (1875:1875:1875))
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (PORT ena (2068:2068:2068) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2606:2606:2606))
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (PORT ena (2070:2070:2070) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (PORT d[0] (2070:2070:2070) (1853:1853:1853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1278:1278:1278))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT ena (2470:2470:2470) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (958:958:958) (1107:1107:1107))
        (PORT d[1] (1145:1145:1145) (1318:1318:1318))
        (PORT d[2] (1054:1054:1054) (1212:1212:1212))
        (PORT d[3] (1514:1514:1514) (1745:1745:1745))
        (PORT d[4] (1159:1159:1159) (1379:1379:1379))
        (PORT d[5] (2263:2263:2263) (2629:2629:2629))
        (PORT d[6] (2643:2643:2643) (3073:3073:3073))
        (PORT d[7] (2297:2297:2297) (2656:2656:2656))
        (PORT d[8] (2055:2055:2055) (2342:2342:2342))
        (PORT d[9] (2497:2497:2497) (2893:2893:2893))
        (PORT d[10] (1717:1717:1717) (2011:2011:2011))
        (PORT d[11] (1407:1407:1407) (1690:1690:1690))
        (PORT d[12] (1870:1870:1870) (2128:2128:2128))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (PORT ena (2467:2467:2467) (2208:2208:2208))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT d[0] (2470:2470:2470) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (2193:2193:2193))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT ena (2471:2471:2471) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2985:2985:2985))
        (PORT d[1] (1855:1855:1855) (2122:2122:2122))
        (PORT d[2] (998:998:998) (1152:1152:1152))
        (PORT d[3] (1675:1675:1675) (1973:1973:1973))
        (PORT d[4] (2646:2646:2646) (3091:3091:3091))
        (PORT d[5] (2012:2012:2012) (2302:2302:2302))
        (PORT d[6] (1173:1173:1173) (1393:1393:1393))
        (PORT d[7] (2173:2173:2173) (2505:2505:2505))
        (PORT d[8] (1161:1161:1161) (1338:1338:1338))
        (PORT d[9] (2076:2076:2076) (2352:2352:2352))
        (PORT d[10] (1875:1875:1875) (2144:2144:2144))
        (PORT d[11] (2039:2039:2039) (2366:2366:2366))
        (PORT d[12] (1841:1841:1841) (2101:2101:2101))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT ena (2469:2469:2469) (2209:2209:2209))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1730:1730:1730))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT ena (2469:2469:2469) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2396:2396:2396))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT ena (2471:2471:2471) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT d[0] (2471:2471:2471) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1284:1284:1284))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (2446:2446:2446) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1311:1311:1311))
        (PORT d[1] (1303:1303:1303) (1498:1498:1498))
        (PORT d[2] (1230:1230:1230) (1418:1418:1418))
        (PORT d[3] (1330:1330:1330) (1533:1533:1533))
        (PORT d[4] (1173:1173:1173) (1393:1393:1393))
        (PORT d[5] (1972:1972:1972) (2285:2285:2285))
        (PORT d[6] (2361:2361:2361) (2754:2754:2754))
        (PORT d[7] (2741:2741:2741) (3159:3159:3159))
        (PORT d[8] (2041:2041:2041) (2321:2321:2321))
        (PORT d[9] (1753:1753:1753) (2062:2062:2062))
        (PORT d[10] (1729:1729:1729) (2029:2029:2029))
        (PORT d[11] (1394:1394:1394) (1675:1675:1675))
        (PORT d[12] (1871:1871:1871) (2135:2135:2135))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT ena (2443:2443:2443) (2193:2193:2193))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (2446:2446:2446) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (2193:2193:2193))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT ena (2447:2447:2447) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2999:2999:2999))
        (PORT d[1] (1843:1843:1843) (2106:2106:2106))
        (PORT d[2] (1159:1159:1159) (1333:1333:1333))
        (PORT d[3] (1489:1489:1489) (1757:1757:1757))
        (PORT d[4] (2638:2638:2638) (3083:3083:3083))
        (PORT d[5] (1836:1836:1836) (2101:2101:2101))
        (PORT d[6] (1156:1156:1156) (1368:1368:1368))
        (PORT d[7] (2179:2179:2179) (2517:2517:2517))
        (PORT d[8] (2523:2523:2523) (2897:2897:2897))
        (PORT d[9] (2062:2062:2062) (2332:2332:2332))
        (PORT d[10] (1862:1862:1862) (2124:2124:2124))
        (PORT d[11] (2039:2039:2039) (2370:2370:2370))
        (PORT d[12] (1840:1840:1840) (2101:2101:2101))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (2445:2445:2445) (2194:2194:2194))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2529:2529:2529))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (2445:2445:2445) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2362:2362:2362))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT ena (2447:2447:2447) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT d[0] (2447:2447:2447) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[18\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (768:768:768))
        (PORT datab (952:952:952) (1092:1092:1092))
        (PORT datac (1098:1098:1098) (1259:1259:1259))
        (PORT datad (693:693:693) (787:787:787))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2182w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (610:610:610))
        (PORT datab (662:662:662) (780:780:780))
        (PORT datac (797:797:797) (927:927:927))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2237:2237:2237))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT ena (1485:1485:1485) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1866:1866:1866))
        (PORT d[1] (1838:1838:1838) (2087:2087:2087))
        (PORT d[2] (1896:1896:1896) (2140:2140:2140))
        (PORT d[3] (1799:1799:1799) (2103:2103:2103))
        (PORT d[4] (1207:1207:1207) (1425:1425:1425))
        (PORT d[5] (1949:1949:1949) (2280:2280:2280))
        (PORT d[6] (2147:2147:2147) (2489:2489:2489))
        (PORT d[7] (2133:2133:2133) (2484:2484:2484))
        (PORT d[8] (2070:2070:2070) (2333:2333:2333))
        (PORT d[9] (1274:1274:1274) (1493:1493:1493))
        (PORT d[10] (1556:1556:1556) (1807:1807:1807))
        (PORT d[11] (1354:1354:1354) (1593:1593:1593))
        (PORT d[12] (1892:1892:1892) (2172:2172:2172))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT ena (1482:1482:1482) (1373:1373:1373))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT d[0] (1485:1485:1485) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1776:1776:1776))
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (PORT ena (1486:1486:1486) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1906:1906:1906))
        (PORT d[1] (1857:1857:1857) (2111:2111:2111))
        (PORT d[2] (1810:1810:1810) (2050:2050:2050))
        (PORT d[3] (1287:1287:1287) (1515:1515:1515))
        (PORT d[4] (2148:2148:2148) (2542:2542:2542))
        (PORT d[5] (1854:1854:1854) (2104:2104:2104))
        (PORT d[6] (1550:1550:1550) (1792:1792:1792))
        (PORT d[7] (2121:2121:2121) (2434:2434:2434))
        (PORT d[8] (1949:1949:1949) (2235:2235:2235))
        (PORT d[9] (1899:1899:1899) (2170:2170:2170))
        (PORT d[10] (1976:1976:1976) (2233:2233:2233))
        (PORT d[11] (1917:1917:1917) (2221:2221:2221))
        (PORT d[12] (1931:1931:1931) (2216:2216:2216))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT ena (1484:1484:1484) (1374:1374:1374))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2202:2202:2202))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT ena (1484:1484:1484) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2603:2603:2603))
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (PORT ena (1486:1486:1486) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (PORT d[0] (1486:1486:1486) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[18\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1439:1439:1439))
        (PORT datab (585:585:585) (684:684:684))
        (PORT datac (745:745:745) (862:862:862))
        (PORT datad (1751:1751:1751) (2004:2004:2004))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (747:747:747))
        (PORT datab (808:808:808) (961:961:961))
        (PORT datac (591:591:591) (691:691:691))
        (PORT datad (203:203:203) (256:256:256))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[15\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (459:459:459))
        (PORT datab (858:858:858) (1008:1008:1008))
        (PORT datac (797:797:797) (927:927:927))
        (PORT datad (561:561:561) (650:650:650))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_aligning_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (628:628:628))
        (PORT datab (343:343:343) (405:405:405))
        (PORT datac (233:233:233) (296:296:296))
        (PORT datad (295:295:295) (339:339:339))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_align_cycle_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (249:249:249) (313:313:313))
        (PORT datad (172:172:172) (206:206:206))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_align_cycle\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_align_cycle_nxt\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (235:235:235))
        (PORT datab (253:253:253) (317:317:317))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_align_cycle\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_aligning_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (614:614:614))
        (PORT datab (316:316:316) (386:386:386))
        (PORT datac (127:127:127) (168:168:168))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_mem32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (942:942:942))
        (PORT datab (632:632:632) (745:745:745))
        (PORT datac (678:678:678) (807:807:807))
        (PORT datad (974:974:974) (1142:1142:1142))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_aligning_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (515:515:515) (595:595:595))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_aligning_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (3011:3011:3011))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT ena (2169:2169:2169) (1936:1936:1936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1944:1944:1944))
        (PORT d[1] (1279:1279:1279) (1508:1508:1508))
        (PORT d[2] (2554:2554:2554) (2914:2914:2914))
        (PORT d[3] (1865:1865:1865) (2173:2173:2173))
        (PORT d[4] (2054:2054:2054) (2436:2436:2436))
        (PORT d[5] (1465:1465:1465) (1716:1716:1716))
        (PORT d[6] (3288:3288:3288) (3834:3834:3834))
        (PORT d[7] (2247:2247:2247) (2564:2564:2564))
        (PORT d[8] (1857:1857:1857) (2161:2161:2161))
        (PORT d[9] (1851:1851:1851) (2183:2183:2183))
        (PORT d[10] (1834:1834:1834) (2140:2140:2140))
        (PORT d[11] (1735:1735:1735) (2080:2080:2080))
        (PORT d[12] (1598:1598:1598) (1863:1863:1863))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT ena (2166:2166:2166) (1935:1935:1935))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT d[0] (2169:2169:2169) (1936:1936:1936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1474:1474:1474))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (2170:2170:2170) (1936:1936:1936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (2113:2113:2113))
        (PORT d[1] (2577:2577:2577) (2959:2959:2959))
        (PORT d[2] (2575:2575:2575) (2935:2935:2935))
        (PORT d[3] (1981:1981:1981) (2337:2337:2337))
        (PORT d[4] (2808:2808:2808) (3296:3296:3296))
        (PORT d[5] (2040:2040:2040) (2362:2362:2362))
        (PORT d[6] (2221:2221:2221) (2572:2572:2572))
        (PORT d[7] (2222:2222:2222) (2546:2546:2546))
        (PORT d[8] (2573:2573:2573) (2945:2945:2945))
        (PORT d[9] (1921:1921:1921) (2222:2222:2222))
        (PORT d[10] (2266:2266:2266) (2608:2608:2608))
        (PORT d[11] (2005:2005:2005) (2329:2329:2329))
        (PORT d[12] (2538:2538:2538) (2902:2902:2902))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT ena (2168:2168:2168) (1936:1936:1936))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (3761:3761:3761))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT ena (2168:2168:2168) (1936:1936:1936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2434:2434:2434))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (2170:2170:2170) (1936:1936:1936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT d[0] (2170:2170:2170) (1936:1936:1936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3183:3183:3183) (3634:3634:3634))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (2182:2182:2182) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (2128:2128:2128))
        (PORT d[1] (1114:1114:1114) (1317:1317:1317))
        (PORT d[2] (3092:3092:3092) (3524:3524:3524))
        (PORT d[3] (2364:2364:2364) (2745:2745:2745))
        (PORT d[4] (1903:1903:1903) (2277:2277:2277))
        (PORT d[5] (1607:1607:1607) (1872:1872:1872))
        (PORT d[6] (2689:2689:2689) (3066:3066:3066))
        (PORT d[7] (1310:1310:1310) (1522:1522:1522))
        (PORT d[8] (2464:2464:2464) (2858:2858:2858))
        (PORT d[9] (1888:1888:1888) (2229:2229:2229))
        (PORT d[10] (2917:2917:2917) (3386:3386:3386))
        (PORT d[11] (2077:2077:2077) (2468:2468:2468))
        (PORT d[12] (2114:2114:2114) (2446:2446:2446))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT ena (2179:2179:2179) (1948:1948:1948))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT d[0] (2182:2182:2182) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1715:1715:1715))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (PORT ena (2183:2183:2183) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1890:1890:1890))
        (PORT d[1] (1677:1677:1677) (1946:1946:1946))
        (PORT d[2] (1080:1080:1080) (1244:1244:1244))
        (PORT d[3] (2147:2147:2147) (2529:2529:2529))
        (PORT d[4] (2353:2353:2353) (2725:2725:2725))
        (PORT d[5] (1244:1244:1244) (1440:1440:1440))
        (PORT d[6] (2603:2603:2603) (3006:3006:3006))
        (PORT d[7] (1034:1034:1034) (1196:1196:1196))
        (PORT d[8] (3237:3237:3237) (3696:3696:3696))
        (PORT d[9] (2463:2463:2463) (2837:2837:2837))
        (PORT d[10] (1243:1243:1243) (1444:1444:1444))
        (PORT d[11] (2562:2562:2562) (2973:2973:2973))
        (PORT d[12] (2461:2461:2461) (2826:2826:2826))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (2181:2181:2181) (1949:1949:1949))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2635:2635:2635))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (2181:2181:2181) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2659:2659:2659))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (PORT ena (2183:2183:2183) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (PORT d[0] (2183:2183:2183) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2600:2600:2600))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (2406:2406:2406) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1483:1483:1483))
        (PORT d[1] (2181:2181:2181) (2550:2550:2550))
        (PORT d[2] (1903:1903:1903) (2193:2193:2193))
        (PORT d[3] (1249:1249:1249) (1464:1464:1464))
        (PORT d[4] (1222:1222:1222) (1462:1462:1462))
        (PORT d[5] (1546:1546:1546) (1814:1814:1814))
        (PORT d[6] (2543:2543:2543) (2978:2978:2978))
        (PORT d[7] (1940:1940:1940) (2226:2226:2226))
        (PORT d[8] (1339:1339:1339) (1545:1545:1545))
        (PORT d[9] (1684:1684:1684) (1991:1991:1991))
        (PORT d[10] (2702:2702:2702) (3124:3124:3124))
        (PORT d[11] (1907:1907:1907) (2270:2270:2270))
        (PORT d[12] (1796:1796:1796) (2098:2098:2098))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (2403:2403:2403) (2135:2135:2135))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (2406:2406:2406) (2136:2136:2136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (884:884:884) (1043:1043:1043))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (2407:2407:2407) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1788:1788:1788))
        (PORT d[1] (1719:1719:1719) (1981:1981:1981))
        (PORT d[2] (2257:2257:2257) (2601:2601:2601))
        (PORT d[3] (2288:2288:2288) (2673:2673:2673))
        (PORT d[4] (2651:2651:2651) (3130:3130:3130))
        (PORT d[5] (2044:2044:2044) (2361:2361:2361))
        (PORT d[6] (1976:1976:1976) (2266:2266:2266))
        (PORT d[7] (1012:1012:1012) (1181:1181:1181))
        (PORT d[8] (1322:1322:1322) (1525:1525:1525))
        (PORT d[9] (1035:1035:1035) (1204:1204:1204))
        (PORT d[10] (1206:1206:1206) (1392:1392:1392))
        (PORT d[11] (944:944:944) (1103:1103:1103))
        (PORT d[12] (1562:1562:1562) (1794:1794:1794))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (2405:2405:2405) (2136:2136:2136))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1599:1599:1599))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (2405:2405:2405) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (902:902:902) (1043:1043:1043))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (2407:2407:2407) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (2407:2407:2407) (2136:2136:2136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1193:1193:1193))
        (PORT asdata (907:907:907) (1024:1024:1024))
        (PORT ena (2327:2327:2327) (2014:2014:2014))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[16\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (682:682:682))
        (PORT datab (721:721:721) (861:861:861))
        (PORT datac (949:949:949) (1087:1087:1087))
        (PORT datad (238:238:238) (302:302:302))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2803:2803:2803))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (1988:1988:1988) (1774:1774:1774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (2143:2143:2143))
        (PORT d[1] (1308:1308:1308) (1542:1542:1542))
        (PORT d[2] (2536:2536:2536) (2896:2896:2896))
        (PORT d[3] (1867:1867:1867) (2182:2182:2182))
        (PORT d[4] (1880:1880:1880) (2240:2240:2240))
        (PORT d[5] (1309:1309:1309) (1535:1535:1535))
        (PORT d[6] (2806:2806:2806) (3278:3278:3278))
        (PORT d[7] (2073:2073:2073) (2367:2367:2367))
        (PORT d[8] (1674:1674:1674) (1949:1949:1949))
        (PORT d[9] (1870:1870:1870) (2193:2193:2193))
        (PORT d[10] (1823:1823:1823) (2130:2130:2130))
        (PORT d[11] (1711:1711:1711) (2042:2042:2042))
        (PORT d[12] (1669:1669:1669) (1938:1938:1938))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT ena (1985:1985:1985) (1773:1773:1773))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT d[0] (1988:1988:1988) (1774:1774:1774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1306:1306:1306))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (PORT ena (1989:1989:1989) (1774:1774:1774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1925:1925:1925))
        (PORT d[1] (2394:2394:2394) (2749:2749:2749))
        (PORT d[2] (2543:2543:2543) (2896:2896:2896))
        (PORT d[3] (1804:1804:1804) (2135:2135:2135))
        (PORT d[4] (2635:2635:2635) (3106:3106:3106))
        (PORT d[5] (1867:1867:1867) (2159:2159:2159))
        (PORT d[6] (2033:2033:2033) (2351:2351:2351))
        (PORT d[7] (2049:2049:2049) (2351:2351:2351))
        (PORT d[8] (2675:2675:2675) (3054:3054:3054))
        (PORT d[9] (1900:1900:1900) (2199:2199:2199))
        (PORT d[10] (2084:2084:2084) (2394:2394:2394))
        (PORT d[11] (1807:1807:1807) (2090:2090:2090))
        (PORT d[12] (2181:2181:2181) (2486:2486:2486))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (1987:1987:1987) (1774:1774:1774))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1804:1804:1804))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (1987:1987:1987) (1774:1774:1774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2573:2573:2573))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (PORT ena (1989:1989:1989) (1774:1774:1774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (PORT d[0] (1989:1989:1989) (1774:1774:1774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[16\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (968:968:968))
        (PORT datab (721:721:721) (862:862:862))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (875:875:875) (974:974:974))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (417:417:417))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|fifo_rd\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (216:216:216))
        (PORT datab (202:202:202) (244:244:244))
        (PORT datac (206:206:206) (258:258:258))
        (PORT datad (306:306:306) (362:362:362))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|read_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (688:688:688) (777:777:777))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (PORT sload (789:789:789) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[16\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (460:460:460))
        (PORT datab (538:538:538) (636:636:636))
        (PORT datac (618:618:618) (725:725:725))
        (PORT datad (354:354:354) (434:434:434))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (635:635:635))
        (PORT datab (711:711:711) (839:839:839))
        (PORT datac (567:567:567) (675:675:675))
        (PORT datad (532:532:532) (618:618:618))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT asdata (471:471:471) (527:527:527))
        (PORT clrn (1157:1157:1157) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (701:701:701))
        (PORT datab (567:567:567) (681:681:681))
        (PORT datad (540:540:540) (656:656:656))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[16\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (598:598:598))
        (PORT datab (496:496:496) (594:594:594))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (302:302:302) (347:347:347))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (666:666:666))
        (PORT datab (416:416:416) (493:493:493))
        (PORT datad (308:308:308) (354:354:354))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (581:581:581))
        (PORT datab (653:653:653) (772:772:772))
        (PORT datac (625:625:625) (718:718:718))
        (PORT datad (518:518:518) (643:643:643))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (284:284:284))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (658:658:658) (740:740:740))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (PORT sload (789:789:789) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (3005:3005:3005))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (1997:1997:1997) (1783:1783:1783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1663:1663:1663) (1944:1944:1944))
        (PORT d[1] (1301:1301:1301) (1534:1534:1534))
        (PORT d[2] (2561:2561:2561) (2926:2926:2926))
        (PORT d[3] (1790:1790:1790) (2084:2084:2084))
        (PORT d[4] (2069:2069:2069) (2455:2455:2455))
        (PORT d[5] (1474:1474:1474) (1728:1728:1728))
        (PORT d[6] (3270:3270:3270) (3808:3808:3808))
        (PORT d[7] (2092:2092:2092) (2390:2390:2390))
        (PORT d[8] (1682:1682:1682) (1959:1959:1959))
        (PORT d[9] (1850:1850:1850) (2182:2182:2182))
        (PORT d[10] (1833:1833:1833) (2140:2140:2140))
        (PORT d[11] (1735:1735:1735) (2076:2076:2076))
        (PORT d[12] (1574:1574:1574) (1829:1829:1829))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (1994:1994:1994) (1782:1782:1782))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (1997:1997:1997) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1490:1490:1490))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (1998:1998:1998) (1783:1783:1783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1912:1912:1912))
        (PORT d[1] (2399:2399:2399) (2750:2750:2750))
        (PORT d[2] (2574:2574:2574) (2934:2934:2934))
        (PORT d[3] (1972:1972:1972) (2321:2321:2321))
        (PORT d[4] (2959:2959:2959) (3466:3466:3466))
        (PORT d[5] (1873:1873:1873) (2171:2171:2171))
        (PORT d[6] (2024:2024:2024) (2340:2340:2340))
        (PORT d[7] (2228:2228:2228) (2557:2557:2557))
        (PORT d[8] (2677:2677:2677) (3059:3059:3059))
        (PORT d[9] (1921:1921:1921) (2221:2221:2221))
        (PORT d[10] (2400:2400:2400) (2756:2756:2756))
        (PORT d[11] (2155:2155:2155) (2497:2497:2497))
        (PORT d[12] (2207:2207:2207) (2530:2530:2530))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (1996:1996:1996) (1783:1783:1783))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1804:1804:1804))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (1996:1996:1996) (1783:1783:1783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2435:2435:2435))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (1998:1998:1998) (1783:1783:1783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (1998:1998:1998) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1501:1501:1501))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT ena (2274:2274:2274) (2032:2032:2032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1343:1343:1343))
        (PORT d[1] (1335:1335:1335) (1535:1535:1535))
        (PORT d[2] (1716:1716:1716) (1952:1952:1952))
        (PORT d[3] (1332:1332:1332) (1534:1534:1534))
        (PORT d[4] (1452:1452:1452) (1738:1738:1738))
        (PORT d[5] (2092:2092:2092) (2440:2440:2440))
        (PORT d[6] (2888:2888:2888) (3353:3353:3353))
        (PORT d[7] (2583:2583:2583) (2977:2977:2977))
        (PORT d[8] (2020:2020:2020) (2297:2297:2297))
        (PORT d[9] (2163:2163:2163) (2515:2515:2515))
        (PORT d[10] (1899:1899:1899) (2205:2205:2205))
        (PORT d[11] (1388:1388:1388) (1667:1667:1667))
        (PORT d[12] (1682:1682:1682) (1918:1918:1918))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT ena (2271:2271:2271) (2031:2031:2031))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT d[0] (2274:2274:2274) (2032:2032:2032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1410:1410:1410) (1613:1613:1613))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT ena (2275:2275:2275) (2032:2032:2032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2783:2783:2783))
        (PORT d[1] (1817:1817:1817) (2066:2066:2066))
        (PORT d[2] (2092:2092:2092) (2384:2384:2384))
        (PORT d[3] (1491:1491:1491) (1761:1761:1761))
        (PORT d[4] (2461:2461:2461) (2877:2877:2877))
        (PORT d[5] (1817:1817:1817) (2078:2078:2078))
        (PORT d[6] (2039:2039:2039) (2352:2352:2352))
        (PORT d[7] (1225:1225:1225) (1411:1411:1411))
        (PORT d[8] (2175:2175:2175) (2495:2495:2495))
        (PORT d[9] (2044:2044:2044) (2313:2313:2313))
        (PORT d[10] (1929:1929:1929) (2193:2193:2193))
        (PORT d[11] (2364:2364:2364) (2718:2718:2718))
        (PORT d[12] (1977:1977:1977) (2258:2258:2258))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT ena (2273:2273:2273) (2032:2032:2032))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2362:2362:2362))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT ena (2273:2273:2273) (2032:2032:2032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2617:2617:2617))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT ena (2275:2275:2275) (2032:2032:2032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT d[0] (2275:2275:2275) (2032:2032:2032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1876:1876:1876))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT ena (2025:2025:2025) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1869:1869:1869))
        (PORT d[1] (1679:1679:1679) (1933:1933:1933))
        (PORT d[2] (1548:1548:1548) (1768:1768:1768))
        (PORT d[3] (1792:1792:1792) (2051:2051:2051))
        (PORT d[4] (1483:1483:1483) (1770:1770:1770))
        (PORT d[5] (1990:1990:1990) (2306:2306:2306))
        (PORT d[6] (2528:2528:2528) (2944:2944:2944))
        (PORT d[7] (2120:2120:2120) (2460:2460:2460))
        (PORT d[8] (1848:1848:1848) (2101:2101:2101))
        (PORT d[9] (1802:1802:1802) (2118:2118:2118))
        (PORT d[10] (1892:1892:1892) (2197:2197:2197))
        (PORT d[11] (1580:1580:1580) (1877:1877:1877))
        (PORT d[12] (1811:1811:1811) (2062:2062:2062))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT ena (2022:2022:2022) (1818:1818:1818))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT d[0] (2025:2025:2025) (1819:1819:1819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (1963:1963:1963))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT ena (2026:2026:2026) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2341:2341:2341))
        (PORT d[1] (1952:1952:1952) (2225:2225:2225))
        (PORT d[2] (1772:1772:1772) (2014:2014:2014))
        (PORT d[3] (1318:1318:1318) (1553:1553:1553))
        (PORT d[4] (2093:2093:2093) (2448:2448:2448))
        (PORT d[5] (1615:1615:1615) (1838:1838:1838))
        (PORT d[6] (1639:1639:1639) (1886:1886:1886))
        (PORT d[7] (1988:1988:1988) (2296:2296:2296))
        (PORT d[8] (1827:1827:1827) (2094:2094:2094))
        (PORT d[9] (1874:1874:1874) (2120:2120:2120))
        (PORT d[10] (1826:1826:1826) (2085:2085:2085))
        (PORT d[11] (2031:2031:2031) (2352:2352:2352))
        (PORT d[12] (1881:1881:1881) (2136:2136:2136))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT ena (2024:2024:2024) (1819:1819:1819))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1785:1785:1785))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT ena (2024:2024:2024) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (2223:2223:2223))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT ena (2026:2026:2026) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT d[0] (2026:2026:2026) (1819:1819:1819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (3189:3189:3189))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT ena (2184:2184:2184) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (2113:2113:2113))
        (PORT d[1] (1308:1308:1308) (1543:1543:1543))
        (PORT d[2] (2745:2745:2745) (3137:3137:3137))
        (PORT d[3] (1863:1863:1863) (2176:2176:2176))
        (PORT d[4] (2088:2088:2088) (2480:2480:2480))
        (PORT d[5] (1442:1442:1442) (1684:1684:1684))
        (PORT d[6] (3294:3294:3294) (3837:3837:3837))
        (PORT d[7] (2260:2260:2260) (2580:2580:2580))
        (PORT d[8] (1876:1876:1876) (2186:2186:2186))
        (PORT d[9] (2357:2357:2357) (2768:2768:2768))
        (PORT d[10] (2020:2020:2020) (2359:2359:2359))
        (PORT d[11] (1861:1861:1861) (2222:2222:2222))
        (PORT d[12] (1738:1738:1738) (2016:2016:2016))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (2181:2181:2181) (1948:1948:1948))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT d[0] (2184:2184:2184) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1692:1692:1692))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (2185:2185:2185) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (2116:2116:2116))
        (PORT d[1] (2588:2588:2588) (2973:2973:2973))
        (PORT d[2] (2894:2894:2894) (3289:3289:3289))
        (PORT d[3] (2108:2108:2108) (2473:2473:2473))
        (PORT d[4] (2819:2819:2819) (3311:3311:3311))
        (PORT d[5] (2040:2040:2040) (2358:2358:2358))
        (PORT d[6] (2216:2216:2216) (2561:2561:2561))
        (PORT d[7] (2235:2235:2235) (2565:2565:2565))
        (PORT d[8] (2737:2737:2737) (3129:3129:3129))
        (PORT d[9] (2083:2083:2083) (2407:2407:2407))
        (PORT d[10] (2260:2260:2260) (2596:2596:2596))
        (PORT d[11] (1983:1983:1983) (2296:2296:2296))
        (PORT d[12] (2396:2396:2396) (2746:2746:2746))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT ena (2183:2183:2183) (1949:1949:1949))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2524:2524:2524))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT ena (2183:2183:2183) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2615:2615:2615))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (2185:2185:2185) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT d[0] (2185:2185:2185) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[17\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1228:1228:1228))
        (PORT datab (838:838:838) (1013:1013:1013))
        (PORT datac (1706:1706:1706) (1962:1962:1962))
        (PORT datad (1067:1067:1067) (1182:1182:1182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[17\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1259:1259:1259))
        (PORT datab (838:838:838) (1013:1013:1013))
        (PORT datac (837:837:837) (957:957:957))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[17\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (744:744:744))
        (PORT datab (343:343:343) (419:419:419))
        (PORT datac (163:163:163) (195:195:195))
        (PORT datad (783:783:783) (936:936:936))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1036:1036:1036) (1192:1192:1192))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (671:671:671))
        (PORT datab (419:419:419) (496:496:496))
        (PORT datad (438:438:438) (502:502:502))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (791:791:791))
        (PORT datab (535:535:535) (640:640:640))
        (PORT datad (568:568:568) (680:680:680))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[18\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (708:708:708))
        (PORT datab (1541:1541:1541) (1787:1787:1787))
        (PORT datac (850:850:850) (1019:1019:1019))
        (PORT datad (717:717:717) (829:829:829))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[18\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (1037:1037:1037))
        (PORT datab (1288:1288:1288) (1503:1503:1503))
        (PORT datac (1390:1390:1390) (1608:1608:1608))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1287:1287:1287))
        (PORT datab (652:652:652) (770:770:770))
        (PORT datad (787:787:787) (932:932:932))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (281:281:281))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (672:672:672) (748:748:748))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (PORT sload (789:789:789) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[18\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (471:471:471))
        (PORT datab (640:640:640) (752:752:752))
        (PORT datac (359:359:359) (438:438:438))
        (PORT datad (520:520:520) (608:608:608))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[18\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (655:655:655))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (544:544:544) (631:631:631))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (231:231:231))
        (PORT datab (890:890:890) (1042:1042:1042))
        (PORT datad (375:375:375) (462:462:462))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_ctrl_br_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (828:828:828))
        (PORT datab (634:634:634) (746:746:746))
        (PORT datac (630:630:630) (738:738:738))
        (PORT datad (975:975:975) (1143:1143:1143))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_ctrl_br_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (641:641:641) (762:762:762))
        (PORT datac (678:678:678) (808:808:808))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT asdata (277:277:277) (303:303:303))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal62\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (676:676:676))
        (PORT datab (563:563:563) (673:673:673))
        (PORT datac (404:404:404) (492:492:492))
        (PORT datad (405:405:405) (496:496:496))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal62\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (673:673:673))
        (PORT datab (565:565:565) (676:676:676))
        (PORT datac (408:408:408) (496:496:496))
        (PORT datad (403:403:403) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_retaddr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (989:989:989))
        (PORT datab (451:451:451) (533:533:533))
        (PORT datac (898:898:898) (1054:1054:1054))
        (PORT datad (335:335:335) (386:386:386))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal62\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (672:672:672))
        (PORT datab (567:567:567) (678:678:678))
        (PORT datac (410:410:410) (499:499:499))
        (PORT datad (402:402:402) (494:494:494))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_retaddr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (353:353:353) (412:412:412))
        (PORT datac (456:456:456) (530:530:530))
        (PORT datad (351:351:351) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_retaddr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (413:413:413))
        (PORT datab (202:202:202) (246:246:246))
        (PORT datac (96:96:96) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (649:649:649))
        (PORT datab (500:500:500) (606:606:606))
        (PORT datac (519:519:519) (639:639:639))
        (PORT datad (771:771:771) (923:923:923))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (648:648:648))
        (PORT datab (501:501:501) (607:607:607))
        (PORT datac (518:518:518) (638:638:638))
        (PORT datad (770:770:770) (922:922:922))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_force_src2_zero\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (271:271:271))
        (PORT datab (215:215:215) (258:258:258))
        (PORT datac (195:195:195) (233:233:233))
        (PORT datad (507:507:507) (605:605:605))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_retaddr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (277:277:277))
        (PORT datab (208:208:208) (255:255:255))
        (PORT datac (920:920:920) (1088:1088:1088))
        (PORT datad (99:99:99) (119:119:119))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_retaddr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (291:291:291))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (923:923:923) (1092:1092:1092))
        (PORT datad (517:517:517) (616:616:616))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_retaddr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (1113:1113:1113))
        (PORT datab (345:345:345) (401:401:401))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_retaddr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (596:596:596))
        (PORT datab (159:159:159) (208:208:208))
        (PORT datac (474:474:474) (559:559:559))
        (PORT datad (787:787:787) (926:926:926))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (673:673:673))
        (PORT datab (576:576:576) (692:692:692))
        (PORT datac (555:555:555) (694:694:694))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (978:978:978))
        (PORT datab (396:396:396) (481:481:481))
        (PORT datac (343:343:343) (396:396:396))
        (PORT datad (635:635:635) (728:728:728))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1052:1052:1052) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (583:583:583))
        (PORT datab (620:620:620) (720:720:720))
        (PORT datac (306:306:306) (366:366:366))
        (PORT datad (316:316:316) (383:383:383))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1032:1032:1032) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (622:622:622))
        (PORT datac (364:364:364) (434:434:434))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (774:774:774))
        (PORT datab (488:488:488) (562:562:562))
        (PORT datac (491:491:491) (586:586:586))
        (PORT datad (482:482:482) (561:561:561))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1166:1166:1166) (1288:1288:1288))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (963:963:963) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (289:289:289))
        (PORT datab (372:372:372) (453:453:453))
        (PORT datac (453:453:453) (525:525:525))
        (PORT datad (306:306:306) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (771:771:771) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (761:761:761))
        (PORT datab (510:510:510) (619:619:619))
        (PORT datad (188:188:188) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (552:552:552))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (490:490:490) (581:581:581))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[33\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (758:758:758))
        (PORT datab (224:224:224) (265:265:265))
        (PORT datac (694:694:694) (837:837:837))
        (PORT datad (188:188:188) (224:224:224))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1031:1031:1031) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (213:213:213))
        (PORT datab (509:509:509) (601:601:601))
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (464:464:464) (527:527:527))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1031:1031:1031) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[22\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (440:440:440))
        (PORT datac (858:858:858) (968:968:968))
        (PORT datad (476:476:476) (543:543:543))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (1231:1231:1231) (1416:1416:1416))
        (PORT datad (243:243:243) (300:300:300))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[22\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (397:397:397))
        (PORT datab (427:427:427) (520:520:520))
        (PORT datad (360:360:360) (423:423:423))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (887:887:887) (1012:1012:1012))
        (PORT datad (244:244:244) (300:300:300))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[23\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (517:517:517))
        (PORT datac (184:184:184) (232:232:232))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (986:986:986) (1119:1119:1119))
        (PORT datad (624:624:624) (732:732:732))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[24\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (662:662:662) (774:774:774))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (435:435:435))
        (PORT datab (700:700:700) (829:829:829))
        (PORT datac (458:458:458) (528:528:528))
        (PORT datad (302:302:302) (364:364:364))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (861:861:861) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1352:1352:1352) (1552:1552:1552))
        (PORT datad (525:525:525) (618:618:618))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[25\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (467:467:467))
        (PORT datab (424:424:424) (517:517:517))
        (PORT datad (360:360:360) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (837:837:837))
        (PORT datad (531:531:531) (624:624:624))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[26\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (627:627:627) (728:728:728))
        (PORT datac (342:342:342) (414:414:414))
        (PORT datad (201:201:201) (247:247:247))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (543:543:543) (616:616:616))
        (PORT d[1] (535:535:535) (618:618:618))
        (PORT d[2] (374:374:374) (435:435:435))
        (PORT d[3] (391:391:391) (448:448:448))
        (PORT d[4] (517:517:517) (588:588:588))
        (PORT d[5] (536:536:536) (610:610:610))
        (PORT d[6] (666:666:666) (757:757:757))
        (PORT d[7] (537:537:537) (616:616:616))
        (PORT d[8] (481:481:481) (547:547:547))
        (PORT d[9] (534:534:534) (616:616:616))
        (PORT d[10] (537:537:537) (621:621:621))
        (PORT d[11] (719:719:719) (824:824:824))
        (PORT d[12] (525:525:525) (603:603:603))
        (PORT d[13] (642:642:642) (736:736:736))
        (PORT d[14] (503:503:503) (577:577:577))
        (PORT d[15] (366:366:366) (424:424:424))
        (PORT d[16] (372:372:372) (422:422:422))
        (PORT d[17] (363:363:363) (422:422:422))
        (PORT d[18] (617:617:617) (706:706:706))
        (PORT d[19] (529:529:529) (612:612:612))
        (PORT d[20] (973:973:973) (1103:1103:1103))
        (PORT d[21] (529:529:529) (609:609:609))
        (PORT d[22] (531:531:531) (614:614:614))
        (PORT d[23] (691:691:691) (787:787:787))
        (PORT d[24] (551:551:551) (635:635:635))
        (PORT d[25] (532:532:532) (610:610:610))
        (PORT d[26] (535:535:535) (617:617:617))
        (PORT d[27] (540:540:540) (618:618:618))
        (PORT d[28] (523:523:523) (601:601:601))
        (PORT d[29] (533:533:533) (617:617:617))
        (PORT d[30] (550:550:550) (630:630:630))
        (PORT d[31] (544:544:544) (620:620:620))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (687:687:687) (800:800:800))
        (PORT d[1] (972:972:972) (1134:1134:1134))
        (PORT d[2] (709:709:709) (830:830:830))
        (PORT d[3] (586:586:586) (694:694:694))
        (PORT d[4] (551:551:551) (649:649:649))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (689:689:689) (733:733:733))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (736:736:736) (849:849:849))
        (PORT d[1] (743:743:743) (857:857:857))
        (PORT d[2] (417:417:417) (502:502:502))
        (PORT d[3] (476:476:476) (559:559:559))
        (PORT d[4] (918:918:918) (1067:1067:1067))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_writedata\[27\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (464:464:464))
        (PORT datab (523:523:523) (609:609:609))
        (PORT datad (517:517:517) (592:592:592))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (641:641:641) (706:706:706))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (415:415:415) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (1161:1161:1161) (1352:1352:1352))
        (PORT datad (248:248:248) (306:306:306))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[27\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (441:441:441))
        (PORT datac (337:337:337) (408:408:408))
        (PORT datad (323:323:323) (388:388:388))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (2256:2256:2256) (2638:2638:2638))
        (PORT datad (527:527:527) (620:620:620))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_a)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (194:194:194))
        (PORT datac (171:171:171) (208:208:208))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|resetlatch\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (434:434:434))
        (PORT datab (550:550:550) (654:654:654))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|resetlatch)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (437:437:437))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (577:577:577) (681:681:681))
        (PORT datad (439:439:439) (504:504:504))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (858:858:858) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT asdata (299:299:299) (339:339:339))
        (PORT ena (811:811:811) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (754:754:754))
        (PORT datab (220:220:220) (264:264:264))
        (PORT datac (814:814:814) (955:955:955))
        (PORT datad (529:529:529) (622:622:622))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1052:1052:1052) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (640:640:640))
        (PORT datab (392:392:392) (472:472:472))
        (PORT datac (608:608:608) (722:722:722))
        (PORT datad (847:847:847) (996:996:996))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (689:689:689) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[31\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (759:759:759))
        (PORT datab (728:728:728) (836:836:836))
        (PORT datac (699:699:699) (842:842:842))
        (PORT datad (420:420:420) (487:487:487))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (585:585:585))
        (PORT datab (450:450:450) (519:519:519))
        (PORT datac (129:129:129) (169:169:169))
        (PORT datad (386:386:386) (443:443:443))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (878:878:878))
        (PORT datab (532:532:532) (631:631:631))
        (PORT datac (367:367:367) (451:451:451))
        (PORT datad (501:501:501) (598:598:598))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (586:586:586))
        (PORT datab (531:531:531) (614:614:614))
        (PORT datac (491:491:491) (585:585:585))
        (PORT datad (481:481:481) (560:560:560))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1166:1166:1166) (1288:1288:1288))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (574:574:574))
        (PORT datab (449:449:449) (535:535:535))
        (PORT datad (468:468:468) (540:540:540))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (705:705:705))
        (PORT datab (411:411:411) (475:475:475))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (204:204:204) (240:240:240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (858:858:858) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (473:473:473) (520:520:520))
        (PORT sload (760:760:760) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT asdata (488:488:488) (543:543:543))
        (PORT ena (811:811:811) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (479:479:479))
        (PORT datab (872:872:872) (994:994:994))
        (PORT datac (358:358:358) (418:418:418))
        (PORT datad (629:629:629) (735:735:735))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (872:872:872) (957:957:957))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (616:616:616))
        (PORT datac (332:332:332) (404:404:404))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (560:560:560))
        (PORT datad (825:825:825) (968:968:968))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[29\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (447:447:447))
        (PORT datab (504:504:504) (590:590:590))
        (PORT datad (754:754:754) (860:860:860))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_writedata\[30\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (612:612:612))
        (PORT datab (355:355:355) (414:414:414))
        (PORT datad (668:668:668) (762:762:762))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (754:754:754) (827:827:827))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (415:415:415) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1386:1386:1386))
        (PORT datad (245:245:245) (302:302:302))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datac (395:395:395) (481:481:481))
        (PORT datad (198:198:198) (248:248:248))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (1012:1012:1012) (1153:1153:1153))
        (PORT datad (623:623:623) (732:732:732))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (664:664:664) (776:776:776))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_mem_byte_en\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (424:424:424))
        (PORT datab (544:544:544) (633:633:633))
        (PORT datac (129:129:129) (164:164:164))
        (PORT datad (341:341:341) (396:396:396))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (328:328:328))
        (PORT datac (915:915:915) (1091:1091:1091))
        (PORT datad (365:365:365) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_byteenable\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (402:402:402) (489:489:489))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (354:354:354) (399:399:399))
        (PORT d[1] (534:534:534) (609:609:609))
        (PORT d[2] (508:508:508) (575:575:575))
        (PORT d[3] (367:367:367) (410:410:410))
        (PORT d[4] (675:675:675) (770:770:770))
        (PORT d[5] (349:349:349) (397:397:397))
        (PORT d[6] (202:202:202) (232:232:232))
        (PORT d[7] (480:480:480) (543:543:543))
        (PORT d[9] (525:525:525) (600:600:600))
        (PORT d[10] (210:210:210) (239:239:239))
        (PORT d[11] (360:360:360) (414:414:414))
        (PORT d[12] (352:352:352) (404:404:404))
        (PORT d[13] (363:363:363) (407:407:407))
        (PORT d[14] (525:525:525) (607:607:607))
        (PORT d[15] (369:369:369) (417:417:417))
        (PORT d[16] (524:524:524) (597:597:597))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (793:793:793) (821:821:821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (388:388:388) (449:449:449))
        (PORT d[1] (212:212:212) (249:249:249))
        (PORT d[2] (214:214:214) (252:252:252))
        (PORT d[3] (371:371:371) (429:429:429))
        (PORT d[4] (217:217:217) (255:255:255))
        (PORT d[5] (211:211:211) (248:248:248))
        (PORT d[6] (212:212:212) (249:249:249))
        (PORT d[7] (217:217:217) (254:254:254))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT ena (790:790:790) (820:820:820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (721:721:721) (750:750:750))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT ena (790:790:790) (820:820:820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (745:745:745) (726:726:726))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT ena (790:790:790) (820:820:820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (530:530:530) (601:601:601))
        (PORT d[1] (356:356:356) (400:400:400))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (793:793:793) (821:821:821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT d[0] (793:793:793) (821:821:821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (394:394:394))
        (PORT datab (843:843:843) (968:968:968))
        (PORT datac (855:855:855) (974:974:974))
        (PORT datad (629:629:629) (735:735:735))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (872:872:872) (957:957:957))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[21\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (162:162:162))
        (PORT datac (364:364:364) (425:425:425))
        (PORT datad (295:295:295) (337:337:337))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (1043:1043:1043) (1184:1184:1184))
        (PORT datad (247:247:247) (304:304:304))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[21\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (510:510:510))
        (PORT datac (383:383:383) (462:462:462))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (299:299:299) (339:339:339))
        (PORT ena (963:963:963) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (374:374:374))
        (PORT datab (643:643:643) (758:758:758))
        (PORT datac (855:855:855) (975:975:975))
        (PORT datad (306:306:306) (368:368:368))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (872:872:872) (957:957:957))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (577:577:577))
        (PORT datab (372:372:372) (453:453:453))
        (PORT datac (454:454:454) (525:525:525))
        (PORT datad (305:305:305) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (771:771:771) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (281:281:281))
        (PORT datac (492:492:492) (594:594:594))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (551:551:551))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (489:489:489) (580:580:580))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1031:1031:1031) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (299:299:299) (341:341:341))
        (PORT ena (963:963:963) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (613:613:613))
        (PORT datab (654:654:654) (774:774:774))
        (PORT datac (616:616:616) (723:723:723))
        (PORT datad (627:627:627) (724:724:724))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (912:912:912) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[20\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (555:555:555))
        (PORT datab (381:381:381) (442:442:442))
        (PORT datad (309:309:309) (352:352:352))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (809:809:809) (955:955:955))
        (PORT datad (766:766:766) (878:878:878))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (601:601:601))
        (PORT datac (499:499:499) (594:594:594))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (615:615:615))
        (PORT datab (526:526:526) (624:624:624))
        (PORT datac (517:517:517) (593:593:593))
        (PORT datad (372:372:372) (437:437:437))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT asdata (367:367:367) (417:417:417))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (284:284:284))
        (PORT datab (177:177:177) (238:238:238))
        (PORT datac (146:146:146) (196:196:196))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2984:2984:2984) (3408:3408:3408))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (PORT ena (2389:2389:2389) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (2101:2101:2101))
        (PORT d[1] (1102:1102:1102) (1300:1300:1300))
        (PORT d[2] (2930:2930:2930) (3347:3347:3347))
        (PORT d[3] (2202:2202:2202) (2560:2560:2560))
        (PORT d[4] (1701:1701:1701) (2043:2043:2043))
        (PORT d[5] (1451:1451:1451) (1697:1697:1697))
        (PORT d[6] (3498:3498:3498) (4076:4076:4076))
        (PORT d[7] (2443:2443:2443) (2787:2787:2787))
        (PORT d[8] (2034:2034:2034) (2364:2364:2364))
        (PORT d[9] (2058:2058:2058) (2421:2421:2421))
        (PORT d[10] (2308:2308:2308) (2680:2680:2680))
        (PORT d[11] (2059:2059:2059) (2443:2443:2443))
        (PORT d[12] (1926:1926:1926) (2231:2231:2231))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (PORT ena (2386:2386:2386) (2131:2131:2131))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (PORT d[0] (2389:2389:2389) (2132:2132:2132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1381:1381:1381))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (PORT ena (2390:2390:2390) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1692:1692:1692))
        (PORT d[1] (1863:1863:1863) (2156:2156:2156))
        (PORT d[2] (2939:2939:2939) (3353:3353:3353))
        (PORT d[3] (2159:2159:2159) (2535:2535:2535))
        (PORT d[4] (2536:2536:2536) (2931:2931:2931))
        (PORT d[5] (2222:2222:2222) (2563:2563:2563))
        (PORT d[6] (2426:2426:2426) (2809:2809:2809))
        (PORT d[7] (2395:2395:2395) (2740:2740:2740))
        (PORT d[8] (2852:2852:2852) (3254:3254:3254))
        (PORT d[9] (2291:2291:2291) (2648:2648:2648))
        (PORT d[10] (2432:2432:2432) (2793:2793:2793))
        (PORT d[11] (2330:2330:2330) (2700:2700:2700))
        (PORT d[12] (2567:2567:2567) (2935:2935:2935))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (PORT ena (2388:2388:2388) (2132:2132:2132))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (2079:2079:2079))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (PORT ena (2388:2388:2388) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1894:1894:1894))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (PORT ena (2390:2390:2390) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (PORT d[0] (2390:2390:2390) (2132:2132:2132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2867:2867:2867))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (PORT ena (2420:2420:2420) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (2133:2133:2133))
        (PORT d[1] (1291:1291:1291) (1530:1530:1530))
        (PORT d[2] (1370:1370:1370) (1577:1577:1577))
        (PORT d[3] (2463:2463:2463) (2843:2843:2843))
        (PORT d[4] (1672:1672:1672) (1993:1993:1993))
        (PORT d[5] (1830:1830:1830) (2109:2109:2109))
        (PORT d[6] (2334:2334:2334) (2665:2665:2665))
        (PORT d[7] (1252:1252:1252) (1445:1445:1445))
        (PORT d[8] (2411:2411:2411) (2793:2793:2793))
        (PORT d[9] (2055:2055:2055) (2420:2420:2420))
        (PORT d[10] (2720:2720:2720) (3162:3162:3162))
        (PORT d[11] (2461:2461:2461) (2908:2908:2908))
        (PORT d[12] (2043:2043:2043) (2365:2365:2365))
        (PORT clk (1362:1362:1362) (1385:1385:1385))
        (PORT ena (2417:2417:2417) (2143:2143:2143))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (PORT d[0] (2420:2420:2420) (2144:2144:2144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1049:1049:1049) (1235:1235:1235))
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (PORT ena (2421:2421:2421) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1254:1254:1254) (1500:1500:1500))
        (PORT d[1] (1476:1476:1476) (1714:1714:1714))
        (PORT d[2] (1388:1388:1388) (1593:1593:1593))
        (PORT d[3] (2352:2352:2352) (2770:2770:2770))
        (PORT d[4] (1982:1982:1982) (2299:2299:2299))
        (PORT d[5] (2095:2095:2095) (2398:2398:2398))
        (PORT d[6] (1252:1252:1252) (1451:1451:1451))
        (PORT d[7] (1260:1260:1260) (1468:1468:1468))
        (PORT d[8] (2246:2246:2246) (2572:2572:2572))
        (PORT d[9] (2106:2106:2106) (2459:2459:2459))
        (PORT d[10] (2014:2014:2014) (2313:2313:2313))
        (PORT d[11] (2747:2747:2747) (3181:3181:3181))
        (PORT d[12] (2118:2118:2118) (2434:2434:2434))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (PORT ena (2419:2419:2419) (2144:2144:2144))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3847:3847:3847))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (PORT ena (2419:2419:2419) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1895:1895:1895))
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (PORT ena (2421:2421:2421) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (PORT d[0] (2421:2421:2421) (2144:2144:2144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2758:2758:2758) (3146:3146:3146))
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (PORT ena (2370:2370:2370) (2113:2113:2113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2333:2333:2333))
        (PORT d[1] (1301:1301:1301) (1533:1533:1533))
        (PORT d[2] (1541:1541:1541) (1770:1770:1770))
        (PORT d[3] (1811:1811:1811) (2110:2110:2110))
        (PORT d[4] (2073:2073:2073) (2466:2466:2466))
        (PORT d[5] (2018:2018:2018) (2322:2322:2322))
        (PORT d[6] (2517:2517:2517) (2872:2872:2872))
        (PORT d[7] (1270:1270:1270) (1474:1474:1474))
        (PORT d[8] (2254:2254:2254) (2619:2619:2619))
        (PORT d[9] (1904:1904:1904) (2248:2248:2248))
        (PORT d[10] (2695:2695:2695) (3126:3126:3126))
        (PORT d[11] (2265:2265:2265) (2683:2683:2683))
        (PORT d[12] (2163:2163:2163) (2508:2508:2508))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (PORT ena (2367:2367:2367) (2112:2112:2112))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (PORT d[0] (2370:2370:2370) (2113:2113:2113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1202:1202:1202))
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (PORT ena (2371:2371:2371) (2113:2113:2113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1712:1712:1712))
        (PORT d[1] (1639:1639:1639) (1898:1898:1898))
        (PORT d[2] (1222:1222:1222) (1410:1410:1410))
        (PORT d[3] (2323:2323:2323) (2725:2725:2725))
        (PORT d[4] (2170:2170:2170) (2515:2515:2515))
        (PORT d[5] (1203:1203:1203) (1389:1389:1389))
        (PORT d[6] (2812:2812:2812) (3250:3250:3250))
        (PORT d[7] (1215:1215:1215) (1409:1409:1409))
        (PORT d[8] (2234:2234:2234) (2550:2550:2550))
        (PORT d[9] (2288:2288:2288) (2661:2661:2661))
        (PORT d[10] (1204:1204:1204) (1395:1395:1395))
        (PORT d[11] (2755:2755:2755) (3196:3196:3196))
        (PORT d[12] (2279:2279:2279) (2616:2616:2616))
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (PORT ena (2369:2369:2369) (2113:2113:2113))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3886:3886:3886))
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (PORT ena (2369:2369:2369) (2113:2113:2113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1870:1870:1870))
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (PORT ena (2371:2371:2371) (2113:2113:2113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (PORT d[0] (2371:2371:2371) (2113:2113:2113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3799:3799:3799))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (2377:2377:2377) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2360:2360:2360))
        (PORT d[1] (1122:1122:1122) (1326:1326:1326))
        (PORT d[2] (1369:1369:1369) (1571:1571:1571))
        (PORT d[3] (1831:1831:1831) (2135:2135:2135))
        (PORT d[4] (1918:1918:1918) (2285:2285:2285))
        (PORT d[5] (1613:1613:1613) (1878:1878:1878))
        (PORT d[6] (2534:2534:2534) (2896:2896:2896))
        (PORT d[7] (1304:1304:1304) (1518:1518:1518))
        (PORT d[8] (2434:2434:2434) (2822:2822:2822))
        (PORT d[9] (2067:2067:2067) (2439:2439:2439))
        (PORT d[10] (2499:2499:2499) (2899:2899:2899))
        (PORT d[11] (2419:2419:2419) (2859:2859:2859))
        (PORT d[12] (2136:2136:2136) (2471:2471:2471))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT ena (2374:2374:2374) (2115:2115:2115))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (2377:2377:2377) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1207:1207:1207))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2378:2378:2378) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1712:1712:1712))
        (PORT d[1] (1080:1080:1080) (1260:1260:1260))
        (PORT d[2] (1204:1204:1204) (1390:1390:1390))
        (PORT d[3] (1990:1990:1990) (2342:2342:2342))
        (PORT d[4] (2169:2169:2169) (2523:2523:2523))
        (PORT d[5] (1223:1223:1223) (1411:1411:1411))
        (PORT d[6] (1079:1079:1079) (1250:1250:1250))
        (PORT d[7] (1061:1061:1061) (1237:1237:1237))
        (PORT d[8] (3243:3243:3243) (3703:3703:3703))
        (PORT d[9] (1407:1407:1407) (1661:1661:1661))
        (PORT d[10] (1233:1233:1233) (1430:1430:1430))
        (PORT d[11] (2572:2572:2572) (2985:2985:2985))
        (PORT d[12] (2290:2290:2290) (2629:2629:2629))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (2376:2376:2376) (2116:2116:2116))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2476:2476:2476))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (2376:2376:2376) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1900:1900:1900))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2378:2378:2378) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT d[0] (2378:2378:2378) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[31\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (862:862:862))
        (PORT datab (255:255:255) (329:329:329))
        (PORT datad (661:661:661) (735:735:735))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[31\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (680:680:680))
        (PORT datab (850:850:850) (959:959:959))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (797:797:797) (938:938:938))
        (PORT datac (606:606:606) (705:705:705))
        (PORT datad (938:938:938) (1102:1102:1102))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (678:678:678))
        (PORT datab (423:423:423) (500:500:500))
        (PORT datac (536:536:536) (610:610:610))
        (PORT datad (434:434:434) (486:486:486))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[0\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (680:680:680))
        (PORT datab (550:550:550) (666:666:666))
        (PORT datac (464:464:464) (541:541:541))
        (PORT datad (730:730:730) (874:874:874))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (919:919:919))
        (PORT datab (363:363:363) (429:429:429))
        (PORT datad (816:816:816) (958:958:958))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal62\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (852:852:852))
        (PORT datab (746:746:746) (891:891:891))
        (PORT datac (544:544:544) (662:662:662))
        (PORT datad (727:727:727) (867:867:867))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_shift_logical\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (693:693:693) (821:821:821))
        (PORT datac (722:722:722) (865:865:865))
        (PORT datad (733:733:733) (874:874:874))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal62\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (680:680:680))
        (PORT datab (561:561:561) (672:672:672))
        (PORT datac (401:401:401) (489:489:489))
        (PORT datad (408:408:408) (500:500:500))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_shift_logical\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (545:545:545))
        (PORT datab (200:200:200) (241:241:241))
        (PORT datac (325:325:325) (377:377:377))
        (PORT datad (449:449:449) (515:515:515))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_shift_logical\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (127:127:127) (160:160:160))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (446:446:446) (549:549:549))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_shift_logical)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_shift_rot_right\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (673:673:673))
        (PORT datab (707:707:707) (839:839:839))
        (PORT datac (535:535:535) (651:651:651))
        (PORT datad (718:718:718) (860:860:860))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_shift_rot_right\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (846:846:846))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (213:213:213) (259:259:259))
        (PORT datad (430:430:430) (536:536:536))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_shift_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (203:203:203))
        (PORT datab (712:712:712) (854:854:854))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_new_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (557:557:557) (624:624:624))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1483:1483:1483) (1669:1669:1669))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sload (691:691:691) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (403:403:403))
        (PORT datab (718:718:718) (860:860:860))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (547:547:547) (630:630:630))
        (PORT d[1] (363:363:363) (418:418:418))
        (PORT d[2] (397:397:397) (461:461:461))
        (PORT d[3] (714:714:714) (811:811:811))
        (PORT d[4] (714:714:714) (820:820:820))
        (PORT d[5] (664:664:664) (762:762:762))
        (PORT d[6] (382:382:382) (437:437:437))
        (PORT d[7] (555:555:555) (628:628:628))
        (PORT d[8] (663:663:663) (743:743:743))
        (PORT d[9] (541:541:541) (626:626:626))
        (PORT d[10] (386:386:386) (446:446:446))
        (PORT d[11] (520:520:520) (597:597:597))
        (PORT d[12] (549:549:549) (630:630:630))
        (PORT d[13] (672:672:672) (771:771:771))
        (PORT d[14] (552:552:552) (636:636:636))
        (PORT d[15] (390:390:390) (451:451:451))
        (PORT d[16] (413:413:413) (482:482:482))
        (PORT d[17] (725:725:725) (831:831:831))
        (PORT d[18] (692:692:692) (794:794:794))
        (PORT d[19] (849:849:849) (970:970:970))
        (PORT d[20] (838:838:838) (957:957:957))
        (PORT d[21] (555:555:555) (638:638:638))
        (PORT d[22] (551:551:551) (633:633:633))
        (PORT d[23] (528:528:528) (602:602:602))
        (PORT d[24] (364:364:364) (423:423:423))
        (PORT d[25] (371:371:371) (430:430:430))
        (PORT d[26] (701:701:701) (800:800:800))
        (PORT d[27] (538:538:538) (611:611:611))
        (PORT d[28] (709:709:709) (813:813:813))
        (PORT d[29] (731:731:731) (842:842:842))
        (PORT d[30] (361:361:361) (411:411:411))
        (PORT d[31] (530:530:530) (609:609:609))
        (PORT clk (1384:1384:1384) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (664:664:664) (776:776:776))
        (PORT d[1] (1320:1320:1320) (1519:1519:1519))
        (PORT d[2] (688:688:688) (809:809:809))
        (PORT d[3] (732:732:732) (857:857:857))
        (PORT d[4] (666:666:666) (771:771:771))
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (508:508:508) (522:522:522))
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (731:731:731) (851:851:851))
        (PORT d[1] (717:717:717) (832:832:832))
        (PORT d[2] (700:700:700) (818:818:818))
        (PORT d[3] (745:745:745) (864:864:864))
        (PORT d[4] (388:388:388) (464:464:464))
        (PORT clk (1384:1384:1384) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|niosII_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2580:2580:2580))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (2621:2621:2621) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1473:1473:1473))
        (PORT d[1] (2188:2188:2188) (2558:2558:2558))
        (PORT d[2] (2088:2088:2088) (2400:2400:2400))
        (PORT d[3] (1214:1214:1214) (1418:1418:1418))
        (PORT d[4] (1196:1196:1196) (1432:1432:1432))
        (PORT d[5] (1527:1527:1527) (1793:1793:1793))
        (PORT d[6] (2542:2542:2542) (2974:2974:2974))
        (PORT d[7] (1400:1400:1400) (1616:1616:1616))
        (PORT d[8] (1519:1519:1519) (1747:1747:1747))
        (PORT d[9] (1866:1866:1866) (2200:2200:2200))
        (PORT d[10] (2687:2687:2687) (3104:3104:3104))
        (PORT d[11] (1913:1913:1913) (2274:2274:2274))
        (PORT d[12] (1803:1803:1803) (2105:2105:2105))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT ena (2618:2618:2618) (2320:2320:2320))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT d[0] (2621:2621:2621) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (672:672:672) (781:781:781))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (PORT ena (2622:2622:2622) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1388:1388:1388))
        (PORT d[1] (1748:1748:1748) (2017:2017:2017))
        (PORT d[2] (2117:2117:2117) (2445:2445:2445))
        (PORT d[3] (2296:2296:2296) (2681:2681:2681))
        (PORT d[4] (2822:2822:2822) (3312:3312:3312))
        (PORT d[5] (1132:1132:1132) (1312:1312:1312))
        (PORT d[6] (2140:2140:2140) (2449:2449:2449))
        (PORT d[7] (1004:1004:1004) (1172:1172:1172))
        (PORT d[8] (864:864:864) (1005:1005:1005))
        (PORT d[9] (1014:1014:1014) (1176:1176:1176))
        (PORT d[10] (1201:1201:1201) (1381:1381:1381))
        (PORT d[11] (1207:1207:1207) (1400:1400:1400))
        (PORT d[12] (1017:1017:1017) (1175:1175:1175))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (2620:2620:2620) (2321:2321:2321))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (712:712:712) (764:764:764))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (2620:2620:2620) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (711:711:711) (820:820:820))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (PORT ena (2622:2622:2622) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (PORT d[0] (2622:2622:2622) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2989:2989:2989))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (PORT ena (1980:1980:1980) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (2135:2135:2135))
        (PORT d[1] (1296:1296:1296) (1526:1526:1526))
        (PORT d[2] (2711:2711:2711) (3095:3095:3095))
        (PORT d[3] (1977:1977:1977) (2286:2286:2286))
        (PORT d[4] (1891:1891:1891) (2253:2253:2253))
        (PORT d[5] (1606:1606:1606) (1871:1871:1871))
        (PORT d[6] (3099:3099:3099) (3614:3614:3614))
        (PORT d[7] (2091:2091:2091) (2389:2389:2389))
        (PORT d[8] (1694:1694:1694) (1978:1978:1978))
        (PORT d[9] (1856:1856:1856) (2193:2193:2193))
        (PORT d[10] (1826:1826:1826) (2132:2132:2132))
        (PORT d[11] (1556:1556:1556) (1871:1871:1871))
        (PORT d[12] (1566:1566:1566) (1820:1820:1820))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (PORT ena (1977:1977:1977) (1770:1770:1770))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (PORT d[0] (1980:1980:1980) (1771:1771:1771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1383:1383:1383))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (PORT ena (1981:1981:1981) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (2087:2087:2087))
        (PORT d[1] (2388:2388:2388) (2736:2736:2736))
        (PORT d[2] (2566:2566:2566) (2925:2925:2925))
        (PORT d[3] (1969:1969:1969) (2316:2316:2316))
        (PORT d[4] (2788:2788:2788) (3273:3273:3273))
        (PORT d[5] (1881:1881:1881) (2179:2179:2179))
        (PORT d[6] (2046:2046:2046) (2371:2371:2371))
        (PORT d[7] (2063:2063:2063) (2372:2372:2372))
        (PORT d[8] (2698:2698:2698) (3080:3080:3080))
        (PORT d[9] (1926:1926:1926) (2233:2233:2233))
        (PORT d[10] (2084:2084:2084) (2395:2395:2395))
        (PORT d[11] (1970:1970:1970) (2282:2282:2282))
        (PORT d[12] (2182:2182:2182) (2487:2487:2487))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (PORT ena (1979:1979:1979) (1771:1771:1771))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1815:1815:1815))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (PORT ena (1979:1979:1979) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2765:2765:2765))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (PORT ena (1981:1981:1981) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (PORT d[0] (1981:1981:1981) (1771:1771:1771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2614:2614:2614))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (2620:2620:2620) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1482:1482:1482))
        (PORT d[1] (2188:2188:2188) (2557:2557:2557))
        (PORT d[2] (2071:2071:2071) (2380:2380:2380))
        (PORT d[3] (1224:1224:1224) (1425:1425:1425))
        (PORT d[4] (1641:1641:1641) (1956:1956:1956))
        (PORT d[5] (1537:1537:1537) (1801:1801:1801))
        (PORT d[6] (2551:2551:2551) (2987:2987:2987))
        (PORT d[7] (1222:1222:1222) (1411:1411:1411))
        (PORT d[8] (1510:1510:1510) (1734:1734:1734))
        (PORT d[9] (1672:1672:1672) (1972:1972:1972))
        (PORT d[10] (2690:2690:2690) (3106:3106:3106))
        (PORT d[11] (1926:1926:1926) (2294:2294:2294))
        (PORT d[12] (1950:1950:1950) (2280:2280:2280))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (2617:2617:2617) (2317:2317:2317))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT d[0] (2620:2620:2620) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (686:686:686) (804:804:804))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT ena (2621:2621:2621) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1774:1774:1774))
        (PORT d[1] (1721:1721:1721) (1982:1982:1982))
        (PORT d[2] (2121:2121:2121) (2450:2450:2450))
        (PORT d[3] (2295:2295:2295) (2680:2680:2680))
        (PORT d[4] (2803:2803:2803) (3298:3298:3298))
        (PORT d[5] (989:989:989) (1146:1146:1146))
        (PORT d[6] (2140:2140:2140) (2450:2450:2450))
        (PORT d[7] (1496:1496:1496) (1725:1725:1725))
        (PORT d[8] (1323:1323:1323) (1526:1526:1526))
        (PORT d[9] (1034:1034:1034) (1203:1203:1203))
        (PORT d[10] (1213:1213:1213) (1400:1400:1400))
        (PORT d[11] (933:933:933) (1091:1091:1091))
        (PORT d[12] (1554:1554:1554) (1783:1783:1783))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (2619:2619:2619) (2318:2318:2318))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1761:1761:1761))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (2619:2619:2619) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (2256:2256:2256))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT ena (2621:2621:2621) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT d[0] (2621:2621:2621) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2577:2577:2577))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT ena (2421:2421:2421) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (3026:3026:3026))
        (PORT d[1] (2008:2008:2008) (2352:2352:2352))
        (PORT d[2] (1900:1900:1900) (2185:2185:2185))
        (PORT d[3] (1404:1404:1404) (1639:1639:1639))
        (PORT d[4] (1467:1467:1467) (1759:1759:1759))
        (PORT d[5] (1565:1565:1565) (1833:1833:1833))
        (PORT d[6] (2897:2897:2897) (3376:3376:3376))
        (PORT d[7] (1952:1952:1952) (2244:2244:2244))
        (PORT d[8] (1146:1146:1146) (1319:1319:1319))
        (PORT d[9] (1687:1687:1687) (1995:1995:1995))
        (PORT d[10] (2682:2682:2682) (3098:3098:3098))
        (PORT d[11] (1893:1893:1893) (2254:2254:2254))
        (PORT d[12] (1798:1798:1798) (2111:2111:2111))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT ena (2418:2418:2418) (2146:2146:2146))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT d[0] (2421:2421:2421) (2147:2147:2147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (867:867:867) (999:999:999))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT ena (2422:2422:2422) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1567:1567:1567))
        (PORT d[1] (1566:1566:1566) (1810:1810:1810))
        (PORT d[2] (2246:2246:2246) (2585:2585:2585))
        (PORT d[3] (2106:2106:2106) (2467:2467:2467))
        (PORT d[4] (2639:2639:2639) (3114:3114:3114))
        (PORT d[5] (2033:2033:2033) (2347:2347:2347))
        (PORT d[6] (1976:1976:1976) (2263:2263:2263))
        (PORT d[7] (1179:1179:1179) (1369:1369:1369))
        (PORT d[8] (1211:1211:1211) (1414:1414:1414))
        (PORT d[9] (1539:1539:1539) (1754:1754:1754))
        (PORT d[10] (1011:1011:1011) (1167:1167:1167))
        (PORT d[11] (962:962:962) (1128:1128:1128))
        (PORT d[12] (1034:1034:1034) (1194:1194:1194))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT ena (2420:2420:2420) (2147:2147:2147))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (3152:3152:3152))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT ena (2420:2420:2420) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2228:2228:2228))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT ena (2422:2422:2422) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT d[0] (2422:2422:2422) (2147:2147:2147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[6\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1264:1264:1264))
        (PORT datab (1061:1061:1061) (1239:1239:1239))
        (PORT datac (958:958:958) (1080:1080:1080))
        (PORT datad (763:763:763) (882:882:882))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (869:869:869))
        (PORT datab (1607:1607:1607) (1857:1857:1857))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (761:761:761) (880:880:880))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (457:457:457))
        (PORT datab (402:402:402) (489:489:489))
        (PORT datac (205:205:205) (246:246:246))
        (PORT datad (558:558:558) (664:664:664))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (788:788:788) (899:899:899))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (793:793:793))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datac (514:514:514) (614:614:614))
        (PORT datad (571:571:571) (683:683:683))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (134:134:134))
        (PORT datab (573:573:573) (689:689:689))
        (PORT datac (196:196:196) (232:232:232))
        (PORT datad (538:538:538) (626:626:626))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT ena (791:791:791) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (768:768:768))
        (PORT datab (318:318:318) (366:366:366))
        (PORT datad (490:490:490) (580:580:580))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (473:473:473) (517:517:517))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (PORT sload (799:799:799) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (663:663:663) (749:749:749))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sload (691:691:691) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (703:703:703) (832:832:832))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (637:637:637))
        (PORT datab (708:708:708) (836:836:836))
        (PORT datac (569:569:569) (678:678:678))
        (PORT datad (374:374:374) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (608:608:608) (680:680:680))
        (PORT clrn (1353:1353:1353) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (1010:1010:1010))
        (PORT datab (778:778:778) (930:930:930))
        (PORT datac (609:609:609) (708:708:708))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2653:2653:2653))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT ena (1527:1527:1527) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (3131:3131:3131))
        (PORT d[1] (2598:2598:2598) (2947:2947:2947))
        (PORT d[2] (2743:2743:2743) (3093:3093:3093))
        (PORT d[3] (1751:1751:1751) (2038:2038:2038))
        (PORT d[4] (1544:1544:1544) (1812:1812:1812))
        (PORT d[5] (2132:2132:2132) (2488:2488:2488))
        (PORT d[6] (2239:2239:2239) (2589:2589:2589))
        (PORT d[7] (2640:2640:2640) (3039:3039:3039))
        (PORT d[8] (3049:3049:3049) (3439:3439:3439))
        (PORT d[9] (1237:1237:1237) (1450:1450:1450))
        (PORT d[10] (1371:1371:1371) (1583:1583:1583))
        (PORT d[11] (2021:2021:2021) (2346:2346:2346))
        (PORT d[12] (2540:2540:2540) (2909:2909:2909))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (PORT ena (1524:1524:1524) (1403:1403:1403))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT d[0] (1527:1527:1527) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1597:1597:1597))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (1528:1528:1528) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1683:1683:1683))
        (PORT d[1] (2778:2778:2778) (3156:3156:3156))
        (PORT d[2] (2071:2071:2071) (2408:2408:2408))
        (PORT d[3] (1163:1163:1163) (1374:1374:1374))
        (PORT d[4] (2900:2900:2900) (3397:3397:3397))
        (PORT d[5] (2655:2655:2655) (3004:3004:3004))
        (PORT d[6] (2070:2070:2070) (2379:2379:2379))
        (PORT d[7] (2806:2806:2806) (3212:3212:3212))
        (PORT d[8] (2444:2444:2444) (2765:2765:2765))
        (PORT d[9] (2444:2444:2444) (2798:2798:2798))
        (PORT d[10] (2524:2524:2524) (2925:2925:2925))
        (PORT d[11] (2422:2422:2422) (2794:2794:2794))
        (PORT d[12] (2490:2490:2490) (2840:2840:2840))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT ena (1526:1526:1526) (1404:1404:1404))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2511:2511:2511))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT ena (1526:1526:1526) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1698:1698:1698))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (1528:1528:1528) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT d[0] (1528:1528:1528) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (2125:2125:2125))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT ena (2972:2972:2972) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1563:1563:1563))
        (PORT d[1] (2479:2479:2479) (2915:2915:2915))
        (PORT d[2] (862:862:862) (1009:1009:1009))
        (PORT d[3] (1778:1778:1778) (2067:2067:2067))
        (PORT d[4] (1676:1676:1676) (2000:2000:2000))
        (PORT d[5] (1022:1022:1022) (1185:1185:1185))
        (PORT d[6] (1146:1146:1146) (1328:1328:1328))
        (PORT d[7] (2044:2044:2044) (2402:2402:2402))
        (PORT d[8] (2422:2422:2422) (2770:2770:2770))
        (PORT d[9] (696:696:696) (818:818:818))
        (PORT d[10] (3018:3018:3018) (3542:3542:3542))
        (PORT d[11] (2695:2695:2695) (3198:3198:3198))
        (PORT d[12] (1214:1214:1214) (1404:1404:1404))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT ena (2969:2969:2969) (2612:2612:2612))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT d[0] (2972:2972:2972) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (744:744:744) (873:873:873))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT ena (2973:2973:2973) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (2132:2132:2132))
        (PORT d[1] (2244:2244:2244) (2620:2620:2620))
        (PORT d[2] (1969:1969:1969) (2286:2286:2286))
        (PORT d[3] (2671:2671:2671) (3114:3114:3114))
        (PORT d[4] (2630:2630:2630) (3059:3059:3059))
        (PORT d[5] (2805:2805:2805) (3249:3249:3249))
        (PORT d[6] (2342:2342:2342) (2715:2715:2715))
        (PORT d[7] (2375:2375:2375) (2730:2730:2730))
        (PORT d[8] (1706:1706:1706) (1959:1959:1959))
        (PORT d[9] (1662:1662:1662) (1958:1958:1958))
        (PORT d[10] (2004:2004:2004) (2308:2308:2308))
        (PORT d[11] (689:689:689) (812:812:812))
        (PORT d[12] (750:750:750) (879:879:879))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT ena (2971:2971:2971) (2613:2613:2613))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (2031:2031:2031))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT ena (2971:2971:2971) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (2029:2029:2029))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT ena (2973:2973:2973) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT d[0] (2973:2973:2973) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1818:1818:1818) (2080:2080:2080))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (PORT ena (2755:2755:2755) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1400:1400:1400))
        (PORT d[1] (2316:2316:2316) (2735:2735:2735))
        (PORT d[2] (2031:2031:2031) (2327:2327:2327))
        (PORT d[3] (2176:2176:2176) (2527:2527:2527))
        (PORT d[4] (1490:1490:1490) (1781:1781:1781))
        (PORT d[5] (1565:1565:1565) (1835:1835:1835))
        (PORT d[6] (1689:1689:1689) (1949:1949:1949))
        (PORT d[7] (1857:1857:1857) (2188:2188:2188))
        (PORT d[8] (2165:2165:2165) (2526:2526:2526))
        (PORT d[9] (1009:1009:1009) (1170:1170:1170))
        (PORT d[10] (2851:2851:2851) (3352:3352:3352))
        (PORT d[11] (2528:2528:2528) (3009:3009:3009))
        (PORT d[12] (2002:2002:2002) (2323:2323:2323))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT ena (2752:2752:2752) (2422:2422:2422))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (PORT d[0] (2755:2755:2755) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (909:909:909) (1057:1057:1057))
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (PORT ena (2756:2756:2756) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1912:1912:1912))
        (PORT d[1] (2065:2065:2065) (2418:2418:2418))
        (PORT d[2] (1652:1652:1652) (1924:1924:1924))
        (PORT d[3] (2488:2488:2488) (2905:2905:2905))
        (PORT d[4] (2459:2459:2459) (2866:2866:2866))
        (PORT d[5] (1413:1413:1413) (1619:1619:1619))
        (PORT d[6] (2165:2165:2165) (2518:2518:2518))
        (PORT d[7] (2198:2198:2198) (2530:2530:2530))
        (PORT d[8] (1538:1538:1538) (1769:1769:1769))
        (PORT d[9] (1647:1647:1647) (1935:1935:1935))
        (PORT d[10] (1794:1794:1794) (2062:2062:2062))
        (PORT d[11] (922:922:922) (1079:1079:1079))
        (PORT d[12] (1254:1254:1254) (1446:1446:1446))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (PORT ena (2754:2754:2754) (2423:2423:2423))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1247:1247:1247))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (PORT ena (2754:2754:2754) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (2221:2221:2221))
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (PORT ena (2756:2756:2756) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (PORT d[0] (2756:2756:2756) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2851:2851:2851))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT ena (1073:1073:1073) (1017:1017:1017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (2205:2205:2205))
        (PORT d[1] (1757:1757:1757) (2078:2078:2078))
        (PORT d[2] (2935:2935:2935) (3318:3318:3318))
        (PORT d[3] (2130:2130:2130) (2470:2470:2470))
        (PORT d[4] (881:881:881) (1065:1065:1065))
        (PORT d[5] (2325:2325:2325) (2712:2712:2712))
        (PORT d[6] (1955:1955:1955) (2270:2270:2270))
        (PORT d[7] (1782:1782:1782) (2111:2111:2111))
        (PORT d[8] (2053:2053:2053) (2397:2397:2397))
        (PORT d[9] (1040:1040:1040) (1225:1225:1225))
        (PORT d[10] (1307:1307:1307) (1506:1506:1506))
        (PORT d[11] (948:948:948) (1144:1144:1144))
        (PORT d[12] (1792:1792:1792) (2087:2087:2087))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT ena (1070:1070:1070) (1016:1016:1016))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT d[0] (1073:1073:1073) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1455:1455:1455))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (1074:1074:1074) (1017:1017:1017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1464:1464:1464))
        (PORT d[1] (3129:3129:3129) (3564:3564:3564))
        (PORT d[2] (2384:2384:2384) (2764:2764:2764))
        (PORT d[3] (1720:1720:1720) (2009:2009:2009))
        (PORT d[4] (2410:2410:2410) (2830:2830:2830))
        (PORT d[5] (1859:1859:1859) (2156:2156:2156))
        (PORT d[6] (996:996:996) (1182:1182:1182))
        (PORT d[7] (1758:1758:1758) (2040:2040:2040))
        (PORT d[8] (2112:2112:2112) (2394:2394:2394))
        (PORT d[9] (2372:2372:2372) (2765:2765:2765))
        (PORT d[10] (2176:2176:2176) (2534:2534:2534))
        (PORT d[11] (2246:2246:2246) (2605:2605:2605))
        (PORT d[12] (1633:1633:1633) (1904:1904:1904))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT ena (1072:1072:1072) (1017:1017:1017))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2833:2833:2833))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT ena (1072:1072:1072) (1017:1017:1017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1967:1967:1967))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (1074:1074:1074) (1017:1017:1017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT d[0] (1074:1074:1074) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1155:1155:1155))
        (PORT datab (1061:1061:1061) (1239:1239:1239))
        (PORT datac (986:986:986) (1164:1164:1164))
        (PORT datad (763:763:763) (882:882:882))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1499:1499:1499))
        (PORT datab (1063:1063:1063) (1241:1241:1241))
        (PORT datac (776:776:776) (875:875:875))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[7\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (411:411:411))
        (PORT datab (571:571:571) (685:685:685))
        (PORT datac (193:193:193) (228:228:228))
        (PORT datad (90:90:90) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT ena (791:791:791) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (993:993:993))
        (PORT datab (777:777:777) (912:912:912))
        (PORT datad (494:494:494) (566:566:566))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (461:461:461) (506:506:506))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sload (799:799:799) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (798:798:798) (901:901:901))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sload (691:691:691) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (403:403:403))
        (PORT datab (720:720:720) (862:862:862))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (647:647:647) (732:732:732))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sload (691:691:691) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (925:925:925))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (938:938:938) (1060:1060:1060))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sload (691:691:691) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (203:203:203))
        (PORT datab (711:711:711) (852:852:852))
        (PORT datad (137:137:137) (176:176:176))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (643:643:643) (715:715:715))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sload (691:691:691) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (926:926:926))
        (PORT datab (150:150:150) (202:202:202))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (819:819:819) (933:933:933))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sload (691:691:691) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[8\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (921:921:921))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (659:659:659) (741:741:741))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sload (691:691:691) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[9\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (209:209:209))
        (PORT datab (723:723:723) (866:866:866))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (762:762:762) (853:853:853))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sload (691:691:691) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[10\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (282:282:282))
        (PORT datab (710:710:710) (851:851:851))
        (PORT datad (138:138:138) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[10\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (992:992:992))
        (PORT datab (453:453:453) (514:514:514))
        (PORT datad (498:498:498) (589:589:589))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (468:468:468) (507:507:507))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sload (799:799:799) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (658:658:658) (743:743:743))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sload (691:691:691) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[11\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (208:208:208))
        (PORT datab (721:721:721) (864:864:864))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (763:763:763) (853:853:853))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sload (691:691:691) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[12\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (PORT datab (719:719:719) (861:861:861))
        (PORT datad (198:198:198) (250:250:250))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (843:843:843) (953:953:953))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sload (691:691:691) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (400:400:400))
        (PORT datab (711:711:711) (853:853:853))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (925:925:925) (1046:1046:1046))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sload (691:691:691) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[14\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (276:276:276))
        (PORT datab (916:916:916) (1071:1071:1071))
        (PORT datad (314:314:314) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (551:551:551) (632:632:632))
        (PORT clrn (1156:1156:1156) (1161:1161:1161))
        (PORT sload (803:803:803) (914:914:914))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (280:280:280))
        (PORT datab (916:916:916) (1070:1070:1070))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (649:649:649) (735:735:735))
        (PORT clrn (1156:1156:1156) (1161:1161:1161))
        (PORT sload (803:803:803) (914:914:914))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (279:279:279))
        (PORT datab (917:917:917) (1072:1072:1072))
        (PORT datad (141:141:141) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (565:565:565) (645:645:645))
        (PORT clrn (1156:1156:1156) (1161:1161:1161))
        (PORT sload (803:803:803) (914:914:914))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[17\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (278:278:278))
        (PORT datab (917:917:917) (1072:1072:1072))
        (PORT datad (466:466:466) (537:537:537))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (636:636:636))
        (PORT datab (586:586:586) (700:700:700))
        (PORT datac (543:543:543) (633:633:633))
        (PORT datad (688:688:688) (809:809:809))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (621:621:621) (703:703:703))
        (PORT clrn (1337:1337:1337) (1355:1355:1355))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux_001\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (787:787:787))
        (PORT datab (346:346:346) (423:423:423))
        (PORT datac (525:525:525) (625:625:625))
        (PORT datad (563:563:563) (674:674:674))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3172:3172:3172) (3618:3618:3618))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT ena (2178:2178:2178) (1946:1946:1946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (2122:2122:2122))
        (PORT d[1] (1101:1101:1101) (1302:1302:1302))
        (PORT d[2] (2899:2899:2899) (3301:3301:3301))
        (PORT d[3] (2357:2357:2357) (2738:2738:2738))
        (PORT d[4] (1719:1719:1719) (2054:2054:2054))
        (PORT d[5] (1444:1444:1444) (1692:1692:1692))
        (PORT d[6] (2696:2696:2696) (3072:3072:3072))
        (PORT d[7] (1481:1481:1481) (1719:1719:1719))
        (PORT d[8] (2468:2468:2468) (2866:2866:2866))
        (PORT d[9] (2365:2365:2365) (2768:2768:2768))
        (PORT d[10] (2329:2329:2329) (2705:2705:2705))
        (PORT d[11] (2092:2092:2092) (2483:2483:2483))
        (PORT d[12] (1973:1973:1973) (2292:2292:2292))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT ena (2175:2175:2175) (1945:1945:1945))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT d[0] (2178:2178:2178) (1946:1946:1946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (872:872:872) (1005:1005:1005))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (2179:2179:2179) (1946:1946:1946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1900:1900:1900))
        (PORT d[1] (1841:1841:1841) (2131:2131:2131))
        (PORT d[2] (1242:1242:1242) (1418:1418:1418))
        (PORT d[3] (2142:2142:2142) (2524:2524:2524))
        (PORT d[4] (2361:2361:2361) (2734:2734:2734))
        (PORT d[5] (2378:2378:2378) (2740:2740:2740))
        (PORT d[6] (2625:2625:2625) (3039:3039:3039))
        (PORT d[7] (1060:1060:1060) (1231:1231:1231))
        (PORT d[8] (3226:3226:3226) (3684:3684:3684))
        (PORT d[9] (2469:2469:2469) (2849:2849:2849))
        (PORT d[10] (2599:2599:2599) (2984:2984:2984))
        (PORT d[11] (2543:2543:2543) (2949:2949:2949))
        (PORT d[12] (2613:2613:2613) (2997:2997:2997))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT ena (2177:2177:2177) (1946:1946:1946))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (2246:2246:2246))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT ena (2177:2177:2177) (1946:1946:1946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2822:2822:2822))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (2179:2179:2179) (1946:1946:1946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT d[0] (2179:2179:2179) (1946:1946:1946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (564:564:564) (657:657:657))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT ena (3106:3106:3106) (2761:2761:2761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2705:2705:2705))
        (PORT d[1] (821:821:821) (952:952:952))
        (PORT d[2] (1180:1180:1180) (1360:1360:1360))
        (PORT d[3] (1158:1158:1158) (1331:1331:1331))
        (PORT d[4] (1184:1184:1184) (1409:1409:1409))
        (PORT d[5] (2190:2190:2190) (2539:2539:2539))
        (PORT d[6] (3033:3033:3033) (3518:3518:3518))
        (PORT d[7] (2335:2335:2335) (2705:2705:2705))
        (PORT d[8] (1903:1903:1903) (2222:2222:2222))
        (PORT d[9] (843:843:843) (976:976:976))
        (PORT d[10] (862:862:862) (990:990:990))
        (PORT d[11] (830:830:830) (1002:1002:1002))
        (PORT d[12] (1054:1054:1054) (1216:1216:1216))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
        (PORT ena (3103:3103:3103) (2760:2760:2760))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT d[0] (3106:3106:3106) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1457:1457:1457))
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (PORT ena (3107:3107:3107) (2761:2761:2761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1858:1858:1858))
        (PORT d[1] (2395:2395:2395) (2736:2736:2736))
        (PORT d[2] (2779:2779:2779) (3158:3158:3158))
        (PORT d[3] (2013:2013:2013) (2347:2347:2347))
        (PORT d[4] (1270:1270:1270) (1491:1491:1491))
        (PORT d[5] (660:660:660) (767:767:767))
        (PORT d[6] (1155:1155:1155) (1368:1368:1368))
        (PORT d[7] (1044:1044:1044) (1203:1203:1203))
        (PORT d[8] (1790:1790:1790) (2046:2046:2046))
        (PORT d[9] (1865:1865:1865) (2119:2119:2119))
        (PORT d[10] (2044:2044:2044) (2375:2375:2375))
        (PORT d[11] (2421:2421:2421) (2804:2804:2804))
        (PORT d[12] (2385:2385:2385) (2780:2780:2780))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT ena (3105:3105:3105) (2761:2761:2761))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (3010:3010:3010))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT ena (3105:3105:3105) (2761:2761:2761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2375:2375:2375))
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (PORT ena (3107:3107:3107) (2761:2761:2761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (PORT d[0] (3107:3107:3107) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1057:1057:1057) (1206:1206:1206))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (PORT ena (3212:3212:3212) (2817:2817:2817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1874:1874:1874))
        (PORT d[1] (1716:1716:1716) (2022:2022:2022))
        (PORT d[2] (1785:1785:1785) (2034:2034:2034))
        (PORT d[3] (1745:1745:1745) (2026:2026:2026))
        (PORT d[4] (1017:1017:1017) (1224:1224:1224))
        (PORT d[5] (2237:2237:2237) (2602:2602:2602))
        (PORT d[6] (1889:1889:1889) (2183:2183:2183))
        (PORT d[7] (2404:2404:2404) (2813:2813:2813))
        (PORT d[8] (2588:2588:2588) (3031:3031:3031))
        (PORT d[9] (2551:2551:2551) (3004:3004:3004))
        (PORT d[10] (2770:2770:2770) (3262:3262:3262))
        (PORT d[11] (1008:1008:1008) (1204:1204:1204))
        (PORT d[12] (1693:1693:1693) (1945:1945:1945))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (PORT ena (3209:3209:3209) (2816:2816:2816))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (PORT d[0] (3212:3212:3212) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1942:1942:1942))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT ena (3213:3213:3213) (2817:2817:2817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (2119:2119:2119))
        (PORT d[1] (1911:1911:1911) (2236:2236:2236))
        (PORT d[2] (1990:1990:1990) (2289:2289:2289))
        (PORT d[3] (1923:1923:1923) (2273:2273:2273))
        (PORT d[4] (2014:2014:2014) (2372:2372:2372))
        (PORT d[5] (1523:1523:1523) (1784:1784:1784))
        (PORT d[6] (1883:1883:1883) (2199:2199:2199))
        (PORT d[7] (1553:1553:1553) (1788:1788:1788))
        (PORT d[8] (1607:1607:1607) (1835:1835:1835))
        (PORT d[9] (1986:1986:1986) (2325:2325:2325))
        (PORT d[10] (1849:1849:1849) (2148:2148:2148))
        (PORT d[11] (2740:2740:2740) (3193:3193:3193))
        (PORT d[12] (1615:1615:1615) (1896:1896:1896))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (PORT ena (3211:3211:3211) (2817:2817:2817))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (2247:2247:2247))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (PORT ena (3211:3211:3211) (2817:2817:2817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2806:2806:2806))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT ena (3213:3213:3213) (2817:2817:2817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT d[0] (3213:3213:3213) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (2282:2282:2282))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT ena (2442:2442:2442) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1691:1691:1691))
        (PORT d[1] (1311:1311:1311) (1553:1553:1553))
        (PORT d[2] (1871:1871:1871) (2133:2133:2133))
        (PORT d[3] (2134:2134:2134) (2476:2476:2476))
        (PORT d[4] (2039:2039:2039) (2417:2417:2417))
        (PORT d[5] (1492:1492:1492) (1730:1730:1730))
        (PORT d[6] (1985:1985:1985) (2271:2271:2271))
        (PORT d[7] (1601:1601:1601) (1840:1840:1840))
        (PORT d[8] (2075:2075:2075) (2417:2417:2417))
        (PORT d[9] (2261:2261:2261) (2662:2662:2662))
        (PORT d[10] (2248:2248:2248) (2630:2630:2630))
        (PORT d[11] (1985:1985:1985) (2374:2374:2374))
        (PORT d[12] (1664:1664:1664) (1934:1934:1934))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (PORT ena (2439:2439:2439) (2164:2164:2164))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT d[0] (2442:2442:2442) (2165:2165:2165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (2205:2205:2205))
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (PORT ena (2443:2443:2443) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1444:1444:1444))
        (PORT d[1] (1661:1661:1661) (1937:1937:1937))
        (PORT d[2] (1634:1634:1634) (1902:1902:1902))
        (PORT d[3] (2210:2210:2210) (2606:2606:2606))
        (PORT d[4] (1640:1640:1640) (1909:1909:1909))
        (PORT d[5] (1734:1734:1734) (1990:1990:1990))
        (PORT d[6] (1674:1674:1674) (1924:1924:1924))
        (PORT d[7] (1611:1611:1611) (1863:1863:1863))
        (PORT d[8] (1876:1876:1876) (2147:2147:2147))
        (PORT d[9] (1762:1762:1762) (2069:2069:2069))
        (PORT d[10] (1524:1524:1524) (1759:1759:1759))
        (PORT d[11] (1634:1634:1634) (1888:1888:1888))
        (PORT d[12] (1731:1731:1731) (1982:1982:1982))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT ena (2441:2441:2441) (2165:2165:2165))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3465:3465:3465))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT ena (2441:2441:2441) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2886:2886:2886))
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (PORT ena (2443:2443:2443) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (PORT d[0] (2443:2443:2443) (2165:2165:2165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[21\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (923:923:923))
        (PORT datab (644:644:644) (760:760:760))
        (PORT datac (1378:1378:1378) (1580:1580:1580))
        (PORT datad (1314:1314:1314) (1506:1506:1506))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[21\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1534:1534:1534))
        (PORT datab (844:844:844) (970:970:970))
        (PORT datac (457:457:457) (524:524:524))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[21\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (1017:1017:1017))
        (PORT datab (418:418:418) (510:510:510))
        (PORT datac (287:287:287) (324:324:324))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1168:1168:1168))
        (PORT ena (764:764:764) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[17\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (956:956:956))
        (PORT datab (643:643:643) (732:732:732))
        (PORT datad (868:868:868) (1008:1008:1008))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (536:536:536))
        (PORT datab (173:173:173) (213:213:213))
        (PORT datac (359:359:359) (441:441:441))
        (PORT datad (482:482:482) (570:570:570))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[17\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (781:781:781))
        (PORT datab (810:810:810) (959:959:959))
        (PORT datad (794:794:794) (932:932:932))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (646:646:646))
        (PORT datab (506:506:506) (612:612:612))
        (PORT datac (514:514:514) (633:633:633))
        (PORT datad (769:769:769) (921:921:921))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_logic\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (192:192:192) (232:232:232))
        (PORT datad (760:760:760) (903:903:903))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (657:657:657))
        (PORT datab (495:495:495) (600:600:600))
        (PORT datac (528:528:528) (650:650:650))
        (PORT datad (774:774:774) (927:927:927))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (441:441:441))
        (PORT datab (348:348:348) (408:408:408))
        (PORT datac (545:545:545) (658:658:658))
        (PORT datad (896:896:896) (1065:1065:1065))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal62\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (855:855:855))
        (PORT datab (742:742:742) (886:886:886))
        (PORT datac (550:550:550) (670:670:670))
        (PORT datad (732:732:732) (872:872:872))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_op_opx_rsv63\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (679:679:679) (808:808:808))
        (PORT datac (513:513:513) (614:614:614))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (385:385:385))
        (PORT datab (359:359:359) (418:418:418))
        (PORT datac (208:208:208) (249:249:249))
        (PORT datad (286:286:286) (328:328:328))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (783:783:783))
        (PORT datab (457:457:457) (549:549:549))
        (PORT datac (534:534:534) (646:646:646))
        (PORT datad (886:886:886) (1054:1054:1054))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (407:407:407))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (543:543:543) (656:656:656))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_unsigned_lo_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_hi\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (629:629:629))
        (PORT datad (374:374:374) (453:453:453))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (851:851:851) (960:960:960))
        (PORT clrn (1153:1153:1153) (1158:1158:1158))
        (PORT sclr (817:817:817) (934:934:934))
        (PORT sload (945:945:945) (1071:1071:1071))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (764:764:764))
        (PORT datac (221:221:221) (277:277:277))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (442:442:442))
        (PORT datab (931:931:931) (1080:1080:1080))
        (PORT datad (293:293:293) (328:328:328))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (478:478:478) (539:539:539))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (677:677:677) (780:780:780))
        (PORT sload (900:900:900) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (478:478:478) (574:574:574))
        (PORT datad (348:348:348) (426:426:426))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (588:588:588))
        (PORT datab (864:864:864) (1026:1026:1026))
        (PORT datac (346:346:346) (393:393:393))
        (PORT datad (469:469:469) (549:549:549))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (471:471:471))
        (PORT datad (363:363:363) (443:443:443))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (356:356:356) (436:436:436))
        (PORT datad (369:369:369) (450:450:450))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (451:451:451) (526:526:526))
        (PORT datad (352:352:352) (430:430:430))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[9\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (850:850:850))
        (PORT datab (864:864:864) (1026:1026:1026))
        (PORT datac (361:361:361) (424:424:424))
        (PORT datad (467:467:467) (546:546:546))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (494:494:494) (584:584:584))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (468:468:468))
        (PORT datad (350:350:350) (423:423:423))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (262:262:262))
        (PORT datab (864:864:864) (1026:1026:1026))
        (PORT datac (990:990:990) (1155:1155:1155))
        (PORT datad (469:469:469) (549:549:549))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (704:704:704) (838:838:838))
        (PORT datad (191:191:191) (239:239:239))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (703:703:703) (838:838:838))
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (703:703:703) (837:837:837))
        (PORT datad (191:191:191) (235:235:235))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (431:431:431))
        (PORT datab (486:486:486) (573:573:573))
        (PORT datac (357:357:357) (431:431:431))
        (PORT datad (304:304:304) (346:346:346))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (213:213:213) (273:273:273))
        (PORT datad (505:505:505) (605:605:605))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (366:366:366))
        (PORT datab (396:396:396) (486:486:486))
        (PORT datac (362:362:362) (437:437:437))
        (PORT datad (341:341:341) (397:397:397))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (269:269:269))
        (PORT datad (505:505:505) (606:606:606))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (130:130:130) (171:171:171))
        (PORT datad (376:376:376) (453:453:453))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (702:702:702) (836:836:836))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (685:685:685))
        (PORT datab (271:271:271) (315:315:315))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (651:651:651))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (351:351:351))
        (PORT datab (406:406:406) (498:498:498))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (223:223:223))
        (PORT datab (540:540:540) (645:645:645))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (699:699:699))
        (PORT datab (194:194:194) (234:234:234))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (773:773:773))
        (PORT datab (175:175:175) (214:214:214))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (486:486:486))
        (PORT datab (175:175:175) (211:211:211))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (1081:1081:1081))
        (PORT datab (105:105:105) (134:134:134))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (489:489:489))
        (PORT datab (174:174:174) (212:212:212))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (446:446:446))
        (PORT datab (279:279:279) (318:318:318))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (238:238:238))
        (PORT datab (799:799:799) (949:949:949))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (706:706:706))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (337:337:337))
        (PORT datab (658:658:658) (773:773:773))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (222:222:222))
        (PORT datab (560:560:560) (671:671:671))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (221:221:221))
        (PORT datab (510:510:510) (607:607:607))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (1028:1028:1028))
        (PORT datab (287:287:287) (335:335:335))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (585:585:585))
        (PORT datab (189:189:189) (227:227:227))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (394:394:394))
        (PORT datab (453:453:453) (527:527:527))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (538:538:538))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (765:765:765) (874:874:874))
        (PORT datad (484:484:484) (571:571:571))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (776:776:776))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (781:781:781))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (290:290:290))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (213:213:213) (270:270:270))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (379:379:379))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (280:280:280))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (279:279:279))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (263:263:263))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (502:502:502) (552:552:552))
        (PORT clrn (1158:1158:1158) (1163:1163:1163))
        (PORT sload (944:944:944) (1054:1054:1054))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (479:479:479) (531:531:531))
        (PORT clrn (1156:1156:1156) (1161:1161:1161))
        (PORT sload (803:803:803) (914:914:914))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[18\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (654:654:654))
        (PORT datab (149:149:149) (199:199:199))
        (PORT datad (814:814:814) (966:966:966))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[18\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (250:250:250))
        (PORT datab (691:691:691) (802:802:802))
        (PORT datac (751:751:751) (908:908:908))
        (PORT datad (685:685:685) (812:812:812))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1039:1039:1039) (1178:1178:1178))
        (PORT clrn (1154:1154:1154) (1159:1159:1159))
        (PORT sload (970:970:970) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[19\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datad (817:817:817) (971:971:971))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (755:755:755) (849:849:849))
        (PORT clrn (1154:1154:1154) (1159:1159:1159))
        (PORT sload (970:970:970) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[20\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (1003:1003:1003))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (666:666:666) (750:750:750))
        (PORT clrn (1154:1154:1154) (1159:1159:1159))
        (PORT sload (970:970:970) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[21\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (280:280:280))
        (PORT datab (217:217:217) (276:276:276))
        (PORT datad (815:815:815) (968:968:968))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[21\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (847:847:847))
        (PORT datab (691:691:691) (803:803:803))
        (PORT datac (750:750:750) (907:907:907))
        (PORT datad (198:198:198) (234:234:234))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (985:985:985) (1115:1115:1115))
        (PORT clrn (1154:1154:1154) (1159:1159:1159))
        (PORT sload (970:970:970) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[22\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (1007:1007:1007))
        (PORT datab (150:150:150) (200:200:200))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[22\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (256:256:256))
        (PORT datab (697:697:697) (810:810:810))
        (PORT datac (741:741:741) (896:896:896))
        (PORT datad (689:689:689) (817:817:817))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (541:541:541) (613:613:613))
        (PORT clrn (1154:1154:1154) (1159:1159:1159))
        (PORT sload (970:970:970) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[23\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (278:278:278))
        (PORT datab (147:147:147) (196:196:196))
        (PORT datad (817:817:817) (970:970:970))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[23\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (347:347:347))
        (PORT datab (690:690:690) (801:801:801))
        (PORT datac (752:752:752) (910:910:910))
        (PORT datad (685:685:685) (812:812:812))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (542:542:542) (621:621:621))
        (PORT clrn (1154:1154:1154) (1159:1159:1159))
        (PORT sload (970:970:970) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[24\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (1005:1005:1005))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (197:197:197) (247:247:247))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (945:945:945) (1065:1065:1065))
        (PORT clrn (1154:1154:1154) (1159:1159:1159))
        (PORT sload (970:970:970) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[25\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (1006:1006:1006))
        (PORT datab (147:147:147) (196:196:196))
        (PORT datad (134:134:134) (172:172:172))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (865:865:865) (984:984:984))
        (PORT clrn (1154:1154:1154) (1159:1159:1159))
        (PORT sload (970:970:970) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[26\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (203:203:203))
        (PORT datab (210:210:210) (270:270:270))
        (PORT datad (818:818:818) (972:972:972))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (703:703:703) (801:801:801))
        (PORT clrn (1154:1154:1154) (1159:1159:1159))
        (PORT sload (970:970:970) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[27\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (815:815:815) (968:968:968))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (565:565:565) (642:642:642))
        (PORT clrn (1154:1154:1154) (1159:1159:1159))
        (PORT sload (970:970:970) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[28\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (146:146:146) (197:197:197))
        (PORT datad (815:815:815) (968:968:968))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[28\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (445:445:445))
        (PORT datab (688:688:688) (799:799:799))
        (PORT datac (755:755:755) (913:913:913))
        (PORT datad (684:684:684) (810:810:810))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (535:535:535) (611:611:611))
        (PORT clrn (1154:1154:1154) (1159:1159:1159))
        (PORT sload (970:970:970) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[29\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (1001:1001:1001))
        (PORT datab (328:328:328) (392:392:392))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (742:742:742) (829:829:829))
        (PORT clrn (1154:1154:1154) (1159:1159:1159))
        (PORT sload (970:970:970) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[30\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (194:194:194))
        (PORT datab (151:151:151) (202:202:202))
        (PORT datad (819:819:819) (973:973:973))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (863:863:863) (979:979:979))
        (PORT clrn (1154:1154:1154) (1159:1159:1159))
        (PORT sload (970:970:970) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (194:194:194))
        (PORT datab (611:611:611) (703:703:703))
        (PORT datad (818:818:818) (973:973:973))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[31\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (848:848:848))
        (PORT datab (694:694:694) (805:805:805))
        (PORT datac (747:747:747) (903:903:903))
        (PORT datad (341:341:341) (390:390:390))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (639:639:639) (716:716:716))
        (PORT clrn (1154:1154:1154) (1159:1159:1159))
        (PORT sload (970:970:970) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_ctrl_rot_right_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (158:158:158))
        (PORT datab (624:624:624) (742:742:742))
        (PORT datac (466:466:466) (551:551:551))
        (PORT datad (449:449:449) (515:515:515))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (494:494:494))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (640:640:640) (744:744:744))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_result_nxt\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (438:438:438))
        (PORT datab (715:715:715) (856:856:856))
        (PORT datad (134:134:134) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1287:1287:1287) (1457:1457:1457))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sload (691:691:691) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal62\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (851:851:851))
        (PORT datab (747:747:747) (891:891:891))
        (PORT datac (542:542:542) (661:661:661))
        (PORT datad (727:727:727) (866:866:866))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (339:339:339))
        (PORT datab (222:222:222) (269:269:269))
        (PORT datac (322:322:322) (374:374:374))
        (PORT datad (201:201:201) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_shift_rot\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (545:545:545))
        (PORT datab (200:200:200) (241:241:241))
        (PORT datac (325:325:325) (376:376:376))
        (PORT datad (445:445:445) (548:548:548))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (545:545:545))
        (PORT datab (462:462:462) (538:538:538))
        (PORT datad (444:444:444) (547:547:547))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_shift_rot\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (366:366:366))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (111:111:111) (133:133:133))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (836:836:836) (952:952:952))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT sclr (346:346:346) (402:402:402))
        (PORT sload (778:778:778) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (687:687:687))
        (PORT datab (227:227:227) (288:288:288))
        (PORT datac (801:801:801) (922:922:922))
        (PORT datad (571:571:571) (688:688:688))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (414:414:414))
        (PORT datab (667:667:667) (776:776:776))
        (PORT datad (817:817:817) (960:960:960))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (678:678:678) (769:769:769))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT sclr (346:346:346) (402:402:402))
        (PORT sload (778:778:778) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_rshift8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (399:399:399))
        (PORT datab (511:511:511) (610:610:610))
        (PORT datac (215:215:215) (268:268:268))
        (PORT datad (501:501:501) (584:584:584))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_rshift8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (377:377:377) (471:471:471))
        (PORT datad (137:137:137) (168:168:168))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT ena (873:873:873) (810:810:810))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_invert_arith_src_msb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (443:443:443))
        (PORT datab (380:380:380) (469:469:469))
        (PORT datac (344:344:344) (395:395:395))
        (PORT datad (391:391:391) (476:476:476))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_invert_arith_src_msb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (441:441:441))
        (PORT datab (462:462:462) (553:553:553))
        (PORT datac (273:273:273) (312:312:312))
        (PORT datad (893:893:893) (1061:1061:1061))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_invert_arith_src_msb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (227:227:227) (283:283:283))
        (PORT datac (334:334:334) (392:392:392))
        (PORT datad (728:728:728) (845:845:845))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_invert_arith_src_msb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_arith_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (629:629:629) (731:731:731))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_hi\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (209:209:209))
        (PORT datab (615:615:615) (703:703:703))
        (PORT datac (384:384:384) (464:464:464))
        (PORT datad (871:871:871) (1010:1010:1010))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_hi\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (629:629:629))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (376:376:376) (454:454:454))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (219:219:219) (275:275:275))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[30\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (626:626:626))
        (PORT datab (805:805:805) (953:953:953))
        (PORT datad (790:790:790) (927:927:927))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1367:1367:1367) (1546:1546:1546))
        (PORT clrn (1153:1153:1153) (1158:1158:1158))
        (PORT sclr (817:817:817) (934:934:934))
        (PORT sload (945:945:945) (1071:1071:1071))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (199:199:199))
        (PORT datad (504:504:504) (592:592:592))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[29\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (925:925:925))
        (PORT datab (802:802:802) (949:949:949))
        (PORT datad (500:500:500) (578:578:578))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (714:714:714) (814:814:814))
        (PORT clrn (1153:1153:1153) (1158:1158:1158))
        (PORT sclr (817:817:817) (934:934:934))
        (PORT sload (945:945:945) (1071:1071:1071))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (601:601:601))
        (PORT datad (504:504:504) (596:596:596))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[28\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (555:555:555))
        (PORT datab (635:635:635) (744:744:744))
        (PORT datad (1105:1105:1105) (1256:1256:1256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (768:768:768) (864:864:864))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (510:510:510) (589:589:589))
        (PORT sload (750:750:750) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datad (483:483:483) (576:576:576))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[27\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1439:1439:1439))
        (PORT datab (565:565:565) (676:676:676))
        (PORT datad (336:336:336) (414:414:414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (305:305:305) (345:345:345))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT sclr (791:791:791) (902:902:902))
        (PORT sload (1023:1023:1023) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT datac (464:464:464) (551:551:551))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[26\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (443:443:443))
        (PORT datab (565:565:565) (676:676:676))
        (PORT datad (415:415:415) (463:463:463))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (657:657:657) (739:739:739))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT sclr (791:791:791) (902:902:902))
        (PORT sload (1023:1023:1023) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~61)
    (DELAY
      (ABSOLUTE
        (PORT datac (366:366:366) (449:449:449))
        (PORT datad (140:140:140) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[25\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (447:447:447))
        (PORT datab (569:569:569) (681:681:681))
        (PORT datad (480:480:480) (544:544:544))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (527:527:527) (592:592:592))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT sclr (791:791:791) (902:902:902))
        (PORT sload (1023:1023:1023) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (386:386:386) (474:474:474))
        (PORT datad (127:127:127) (164:164:164))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[24\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (570:570:570))
        (PORT datab (581:581:581) (690:690:690))
        (PORT datad (843:843:843) (988:988:988))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1005:1005:1005) (1156:1156:1156))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT sclr (791:791:791) (902:902:902))
        (PORT sload (1023:1023:1023) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~63)
    (DELAY
      (ABSOLUTE
        (PORT datac (579:579:579) (678:678:678))
        (PORT datad (483:483:483) (576:576:576))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (422:422:422))
        (PORT datab (930:930:930) (1079:1079:1079))
        (PORT datad (337:337:337) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1303:1303:1303) (1477:1477:1477))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (677:677:677) (780:780:780))
        (PORT sload (900:900:900) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~64)
    (DELAY
      (ABSOLUTE
        (PORT datac (341:341:341) (411:411:411))
        (PORT datad (371:371:371) (450:450:450))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (386:386:386) (475:475:475))
        (PORT datad (341:341:341) (402:402:402))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~66)
    (DELAY
      (ABSOLUTE
        (PORT datac (365:365:365) (430:430:430))
        (PORT datad (349:349:349) (427:427:427))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[20\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (530:530:530))
        (PORT datab (809:809:809) (958:958:958))
        (PORT datad (794:794:794) (931:931:931))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (714:714:714) (815:815:815))
        (PORT clrn (1153:1153:1153) (1158:1158:1158))
        (PORT sclr (817:817:817) (934:934:934))
        (PORT sload (945:945:945) (1071:1071:1071))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~67)
    (DELAY
      (ABSOLUTE
        (PORT datac (343:343:343) (407:407:407))
        (PORT datad (351:351:351) (430:430:430))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[19\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (924:924:924))
        (PORT datab (800:800:800) (947:947:947))
        (PORT datad (363:363:363) (420:420:420))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (933:933:933) (1059:1059:1059))
        (PORT clrn (1153:1153:1153) (1158:1158:1158))
        (PORT sclr (817:817:817) (934:934:934))
        (PORT sload (945:945:945) (1071:1071:1071))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (382:382:382) (469:469:469))
        (PORT datad (342:342:342) (406:406:406))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[18\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (922:922:922))
        (PORT datab (796:796:796) (943:943:943))
        (PORT datad (365:365:365) (426:426:426))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (963:963:963) (1109:1109:1109))
        (PORT clrn (1153:1153:1153) (1158:1158:1158))
        (PORT sclr (817:817:817) (934:934:934))
        (PORT sload (945:945:945) (1071:1071:1071))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~69)
    (DELAY
      (ABSOLUTE
        (PORT datac (356:356:356) (431:431:431))
        (PORT datad (365:365:365) (446:446:446))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (228:228:228))
        (PORT datab (694:694:694) (813:813:813))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1294:1294:1294))
        (PORT datab (172:172:172) (209:209:209))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (779:779:779))
        (PORT datab (189:189:189) (229:229:229))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (219:219:219))
        (PORT datab (530:530:530) (626:626:626))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (213:213:213))
        (PORT datab (555:555:555) (659:659:659))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (673:673:673))
        (PORT datab (288:288:288) (336:336:336))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (653:653:653) (770:770:770))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (636:636:636))
        (PORT datab (468:468:468) (545:545:545))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (431:431:431))
        (PORT datab (288:288:288) (334:334:334))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (453:453:453))
        (PORT datab (300:300:300) (350:350:350))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (640:640:640))
        (PORT datab (105:105:105) (134:134:134))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (636:636:636))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (637:637:637))
        (PORT datab (273:273:273) (317:317:317))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (349:349:349))
        (PORT datab (289:289:289) (336:336:336))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[31\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (508:508:508))
        (PORT datab (794:794:794) (936:936:936))
        (PORT datac (629:629:629) (732:732:732))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (691:691:691))
        (PORT datab (549:549:549) (635:635:635))
        (PORT datad (629:629:629) (737:737:737))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (794:794:794) (887:887:887))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT sclr (931:931:931) (1084:1084:1084))
        (PORT sload (1352:1352:1352) (1528:1528:1528))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[31\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (846:846:846))
        (PORT datab (552:552:552) (667:667:667))
        (PORT datac (376:376:376) (460:460:460))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[30\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (445:445:445))
        (PORT datab (698:698:698) (810:810:810))
        (PORT datac (740:740:740) (895:895:895))
        (PORT datad (689:689:689) (817:817:817))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[30\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (1090:1090:1090))
        (PORT datab (551:551:551) (651:651:651))
        (PORT datac (675:675:675) (801:801:801))
        (PORT datad (500:500:500) (599:599:599))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[30\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (967:967:967))
        (PORT datab (466:466:466) (540:540:540))
        (PORT datad (818:818:818) (961:961:961))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (718:718:718) (808:808:808))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT sclr (346:346:346) (402:402:402))
        (PORT sload (778:778:778) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2705:2705:2705))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (PORT ena (2590:2590:2590) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2108:2108:2108))
        (PORT d[1] (1471:1471:1471) (1722:1722:1722))
        (PORT d[2] (1369:1369:1369) (1576:1576:1576))
        (PORT d[3] (1990:1990:1990) (2316:2316:2316))
        (PORT d[4] (1845:1845:1845) (2190:2190:2190))
        (PORT d[5] (1219:1219:1219) (1403:1403:1403))
        (PORT d[6] (2327:2327:2327) (2657:2657:2657))
        (PORT d[7] (1262:1262:1262) (1457:1457:1457))
        (PORT d[8] (2077:2077:2077) (2418:2418:2418))
        (PORT d[9] (2293:2293:2293) (2704:2704:2704))
        (PORT d[10] (2553:2553:2553) (2969:2969:2969))
        (PORT d[11] (2165:2165:2165) (2583:2583:2583))
        (PORT d[12] (2020:2020:2020) (2336:2336:2336))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT ena (2587:2587:2587) (2301:2301:2301))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (PORT d[0] (2590:2590:2590) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1817:1817:1817))
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (PORT ena (2591:2591:2591) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1485:1485:1485))
        (PORT d[1] (1463:1463:1463) (1699:1699:1699))
        (PORT d[2] (1396:1396:1396) (1604:1604:1604))
        (PORT d[3] (2350:2350:2350) (2770:2770:2770))
        (PORT d[4] (1958:1958:1958) (2277:2277:2277))
        (PORT d[5] (2101:2101:2101) (2410:2410:2410))
        (PORT d[6] (1274:1274:1274) (1477:1477:1477))
        (PORT d[7] (1409:1409:1409) (1634:1634:1634))
        (PORT d[8] (2067:2067:2067) (2360:2360:2360))
        (PORT d[9] (2093:2093:2093) (2439:2439:2439))
        (PORT d[10] (2026:2026:2026) (2331:2331:2331))
        (PORT d[11] (1970:1970:1970) (2267:2267:2267))
        (PORT d[12] (2094:2094:2094) (2400:2400:2400))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (PORT ena (2589:2589:2589) (2302:2302:2302))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3848:3848:3848))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (PORT ena (2589:2589:2589) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1845:1845:1845))
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (PORT ena (2591:2591:2591) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (PORT d[0] (2591:2591:2591) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2924:2924:2924))
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (PORT ena (2610:2610:2610) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2328:2328:2328))
        (PORT d[1] (1307:1307:1307) (1539:1539:1539))
        (PORT d[2] (1359:1359:1359) (1554:1554:1554))
        (PORT d[3] (1797:1797:1797) (2094:2094:2094))
        (PORT d[4] (2094:2094:2094) (2494:2494:2494))
        (PORT d[5] (2012:2012:2012) (2316:2316:2316))
        (PORT d[6] (2510:2510:2510) (2864:2864:2864))
        (PORT d[7] (1108:1108:1108) (1285:1285:1285))
        (PORT d[8] (2407:2407:2407) (2787:2787:2787))
        (PORT d[9] (2193:2193:2193) (2581:2581:2581))
        (PORT d[10] (2689:2689:2689) (3114:3114:3114))
        (PORT d[11] (2266:2266:2266) (2684:2684:2684))
        (PORT d[12] (2064:2064:2064) (2393:2393:2393))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (PORT ena (2607:2607:2607) (2309:2309:2309))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (PORT d[0] (2610:2610:2610) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1851:1851:1851))
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (PORT ena (2611:2611:2611) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1711:1711:1711))
        (PORT d[1] (1485:1485:1485) (1725:1725:1725))
        (PORT d[2] (2008:2008:2008) (2327:2327:2327))
        (PORT d[3] (2360:2360:2360) (2779:2779:2779))
        (PORT d[4] (2163:2163:2163) (2507:2507:2507))
        (PORT d[5] (1042:1042:1042) (1205:1205:1205))
        (PORT d[6] (2802:2802:2802) (3237:3237:3237))
        (PORT d[7] (1090:1090:1090) (1271:1271:1271))
        (PORT d[8] (2240:2240:2240) (2563:2563:2563))
        (PORT d[9] (2288:2288:2288) (2661:2661:2661))
        (PORT d[10] (1054:1054:1054) (1226:1226:1226))
        (PORT d[11] (2771:2771:2771) (3217:3217:3217))
        (PORT d[12] (2251:2251:2251) (2582:2582:2582))
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (PORT ena (2609:2609:2609) (2310:2310:2310))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2310:2310:2310))
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (PORT ena (2609:2609:2609) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1917:1917:1917))
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (PORT ena (2611:2611:2611) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (PORT d[0] (2611:2611:2611) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2710:2710:2710))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT ena (2589:2589:2589) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (2105:2105:2105))
        (PORT d[1] (1506:1506:1506) (1778:1778:1778))
        (PORT d[2] (2062:2062:2062) (2347:2347:2347))
        (PORT d[3] (1990:1990:1990) (2317:2317:2317))
        (PORT d[4] (1687:1687:1687) (2015:2015:2015))
        (PORT d[5] (1229:1229:1229) (1415:1415:1415))
        (PORT d[6] (2174:2174:2174) (2488:2488:2488))
        (PORT d[7] (1274:1274:1274) (1471:1471:1471))
        (PORT d[8] (2237:2237:2237) (2598:2598:2598))
        (PORT d[9] (2292:2292:2292) (2704:2704:2704))
        (PORT d[10] (2565:2565:2565) (2987:2987:2987))
        (PORT d[11] (2266:2266:2266) (2697:2697:2697))
        (PORT d[12] (1878:1878:1878) (2182:2182:2182))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT ena (2586:2586:2586) (2300:2300:2300))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT d[0] (2589:2589:2589) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1624:1624:1624))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT ena (2590:2590:2590) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1653:1653:1653))
        (PORT d[1] (1288:1288:1288) (1496:1496:1496))
        (PORT d[2] (1837:1837:1837) (2133:2133:2133))
        (PORT d[3] (2191:2191:2191) (2584:2584:2584))
        (PORT d[4] (1844:1844:1844) (2154:2154:2154))
        (PORT d[5] (2076:2076:2076) (2378:2378:2378))
        (PORT d[6] (1271:1271:1271) (1471:1471:1471))
        (PORT d[7] (1283:1283:1283) (1495:1495:1495))
        (PORT d[8] (2069:2069:2069) (2371:2371:2371))
        (PORT d[9] (1419:1419:1419) (1673:1673:1673))
        (PORT d[10] (2019:2019:2019) (2324:2324:2324))
        (PORT d[11] (1965:1965:1965) (2261:2261:2261))
        (PORT d[12] (2087:2087:2087) (2392:2392:2392))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT ena (2588:2588:2588) (2301:2301:2301))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2447:2447:2447))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT ena (2588:2588:2588) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1816:1816:1816))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT ena (2590:2590:2590) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT d[0] (2590:2590:2590) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (2110:2110:2110))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT ena (3138:3138:3138) (2764:2764:2764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1172:1172:1172) (1380:1380:1380))
        (PORT d[1] (2691:2691:2691) (3166:3166:3166))
        (PORT d[2] (866:866:866) (1016:1016:1016))
        (PORT d[3] (1626:1626:1626) (1897:1897:1897))
        (PORT d[4] (1683:1683:1683) (2007:2007:2007))
        (PORT d[5] (870:870:870) (1019:1019:1019))
        (PORT d[6] (1147:1147:1147) (1329:1329:1329))
        (PORT d[7] (2055:2055:2055) (2416:2416:2416))
        (PORT d[8] (2399:2399:2399) (2743:2743:2743))
        (PORT d[9] (677:677:677) (793:793:793))
        (PORT d[10] (690:690:690) (799:799:799))
        (PORT d[11] (2209:2209:2209) (2653:2653:2653))
        (PORT d[12] (1028:1028:1028) (1193:1193:1193))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (PORT ena (3135:3135:3135) (2763:2763:2763))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT d[0] (3138:3138:3138) (2764:2764:2764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (738:738:738) (865:865:865))
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (PORT ena (3139:3139:3139) (2764:2764:2764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2336:2336:2336))
        (PORT d[1] (2240:2240:2240) (2612:2612:2612))
        (PORT d[2] (1666:1666:1666) (1942:1942:1942))
        (PORT d[3] (2683:2683:2683) (3130:3130:3130))
        (PORT d[4] (2096:2096:2096) (2447:2447:2447))
        (PORT d[5] (2789:2789:2789) (3224:3224:3224))
        (PORT d[6] (2356:2356:2356) (2735:2735:2735))
        (PORT d[7] (2382:2382:2382) (2737:2737:2737))
        (PORT d[8] (1703:1703:1703) (1953:1953:1953))
        (PORT d[9] (1671:1671:1671) (1967:1967:1967))
        (PORT d[10] (2188:2188:2188) (2524:2524:2524))
        (PORT d[11] (422:422:422) (507:507:507))
        (PORT d[12] (894:894:894) (1042:1042:1042))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT ena (3137:3137:3137) (2764:2764:2764))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3599:3599:3599))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT ena (3137:3137:3137) (2764:2764:2764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (2002:2002:2002))
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (PORT ena (3139:3139:3139) (2764:2764:2764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (PORT d[0] (3139:3139:3139) (2764:2764:2764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[30\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1353:1353:1353))
        (PORT datab (679:679:679) (759:759:759))
        (PORT datac (809:809:809) (941:941:941))
        (PORT datad (331:331:331) (378:378:378))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[30\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (478:478:478))
        (PORT datab (578:578:578) (655:655:655))
        (PORT datac (696:696:696) (817:817:817))
        (PORT datad (287:287:287) (330:330:330))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (597:597:597))
        (PORT datab (497:497:497) (592:592:592))
        (PORT datac (761:761:761) (851:851:851))
        (PORT datad (342:342:342) (407:407:407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (159:159:159) (215:215:215))
        (PORT datad (159:159:159) (209:209:209))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (663:663:663))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (395:395:395) (470:470:470))
        (PORT datad (576:576:576) (664:664:664))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT ena (873:873:873) (810:810:810))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (911:911:911))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (1067:1067:1067) (1224:1224:1224))
        (PORT datad (122:122:122) (147:147:147))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[29\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (847:847:847))
        (PORT datab (692:692:692) (803:803:803))
        (PORT datac (749:749:749) (906:906:906))
        (PORT datad (358:358:358) (417:417:417))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[29\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (621:621:621))
        (PORT datab (525:525:525) (622:622:622))
        (PORT datac (500:500:500) (600:600:600))
        (PORT datad (689:689:689) (819:819:819))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[29\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (763:763:763))
        (PORT datab (177:177:177) (218:218:218))
        (PORT datad (316:316:316) (366:366:366))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (549:549:549) (609:609:609))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT sclr (931:931:931) (1084:1084:1084))
        (PORT sload (1352:1352:1352) (1528:1528:1528))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (2342:2342:2342))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT ena (2178:2178:2178) (1939:1939:1939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2443:2443:2443))
        (PORT d[1] (1661:1661:1661) (1947:1947:1947))
        (PORT d[2] (1841:1841:1841) (2111:2111:2111))
        (PORT d[3] (1786:1786:1786) (2077:2077:2077))
        (PORT d[4] (1660:1660:1660) (1982:1982:1982))
        (PORT d[5] (1563:1563:1563) (1832:1832:1832))
        (PORT d[6] (2585:2585:2585) (3022:3022:3022))
        (PORT d[7] (1749:1749:1749) (2009:2009:2009))
        (PORT d[8] (1647:1647:1647) (1896:1896:1896))
        (PORT d[9] (1817:1817:1817) (2126:2126:2126))
        (PORT d[10] (2165:2165:2165) (2515:2515:2515))
        (PORT d[11] (1445:1445:1445) (1727:1727:1727))
        (PORT d[12] (1784:1784:1784) (2079:2079:2079))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (PORT ena (2175:2175:2175) (1938:1938:1938))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT d[0] (2178:2178:2178) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1723:1723:1723))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT ena (2179:2179:2179) (1939:1939:1939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2362:2362:2362))
        (PORT d[1] (1705:1705:1705) (1965:1965:1965))
        (PORT d[2] (1724:1724:1724) (1991:1991:1991))
        (PORT d[3] (1732:1732:1732) (2036:2036:2036))
        (PORT d[4] (2409:2409:2409) (2845:2845:2845))
        (PORT d[5] (1434:1434:1434) (1647:1647:1647))
        (PORT d[6] (1488:1488:1488) (1712:1712:1712))
        (PORT d[7] (1691:1691:1691) (1944:1944:1944))
        (PORT d[8] (1698:1698:1698) (1963:1963:1963))
        (PORT d[9] (1964:1964:1964) (2228:2228:2228))
        (PORT d[10] (1528:1528:1528) (1762:1762:1762))
        (PORT d[11] (1297:1297:1297) (1506:1506:1506))
        (PORT d[12] (1523:1523:1523) (1750:1750:1750))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT ena (2177:2177:2177) (1939:1939:1939))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1355:1355:1355))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT ena (2177:2177:2177) (1939:1939:1939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1889:1889:1889))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT ena (2179:2179:2179) (1939:1939:1939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT d[0] (2179:2179:2179) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1896:1896:1896))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT ena (1824:1824:1824) (1643:1643:1643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1695:1695:1695))
        (PORT d[1] (1675:1675:1675) (1917:1917:1917))
        (PORT d[2] (1554:1554:1554) (1775:1775:1775))
        (PORT d[3] (1652:1652:1652) (1891:1891:1891))
        (PORT d[4] (1494:1494:1494) (1784:1784:1784))
        (PORT d[5] (1730:1730:1730) (2020:2020:2020))
        (PORT d[6] (2491:2491:2491) (2905:2905:2905))
        (PORT d[7] (2113:2113:2113) (2447:2447:2447))
        (PORT d[8] (2147:2147:2147) (2433:2433:2433))
        (PORT d[9] (1804:1804:1804) (2102:2102:2102))
        (PORT d[10] (1913:1913:1913) (2217:2217:2217))
        (PORT d[11] (1619:1619:1619) (1918:1918:1918))
        (PORT d[12] (1840:1840:1840) (2094:2094:2094))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT ena (1821:1821:1821) (1642:1642:1642))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT d[0] (1824:1824:1824) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1821:1821:1821))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT ena (1825:1825:1825) (1643:1643:1643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (2361:2361:2361))
        (PORT d[1] (1806:1806:1806) (2062:2062:2062))
        (PORT d[2] (1765:1765:1765) (2003:2003:2003))
        (PORT d[3] (1324:1324:1324) (1566:1566:1566))
        (PORT d[4] (2121:2121:2121) (2485:2485:2485))
        (PORT d[5] (1633:1633:1633) (1863:1863:1863))
        (PORT d[6] (1656:1656:1656) (1913:1913:1913))
        (PORT d[7] (2154:2154:2154) (2485:2485:2485))
        (PORT d[8] (1830:1830:1830) (2100:2100:2100))
        (PORT d[9] (1892:1892:1892) (2144:2144:2144))
        (PORT d[10] (1812:1812:1812) (2059:2059:2059))
        (PORT d[11] (2023:2023:2023) (2340:2340:2340))
        (PORT d[12] (1654:1654:1654) (1887:1887:1887))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT ena (1823:1823:1823) (1643:1643:1643))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1959:1959:1959))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT ena (1823:1823:1823) (1643:1643:1643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1454:1454:1454))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT ena (1825:1825:1825) (1643:1643:1643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT d[0] (1825:1825:1825) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (2201:2201:2201))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT ena (1945:1945:1945) (1737:1737:1737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2792:2792:2792))
        (PORT d[1] (1828:1828:1828) (2143:2143:2143))
        (PORT d[2] (1738:1738:1738) (2004:2004:2004))
        (PORT d[3] (1582:1582:1582) (1839:1839:1839))
        (PORT d[4] (1840:1840:1840) (2178:2178:2178))
        (PORT d[5] (1520:1520:1520) (1782:1782:1782))
        (PORT d[6] (2732:2732:2732) (3190:3190:3190))
        (PORT d[7] (1530:1530:1530) (1754:1754:1754))
        (PORT d[8] (1285:1285:1285) (1474:1474:1474))
        (PORT d[9] (1671:1671:1671) (1969:1969:1969))
        (PORT d[10] (2331:2331:2331) (2704:2704:2704))
        (PORT d[11] (1609:1609:1609) (1911:1911:1911))
        (PORT d[12] (1749:1749:1749) (2051:2051:2051))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (PORT ena (1942:1942:1942) (1736:1736:1736))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT d[0] (1945:1945:1945) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1687:1687:1687) (1925:1925:1925))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (1946:1946:1946) (1737:1737:1737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2594:2594:2594))
        (PORT d[1] (1511:1511:1511) (1744:1744:1744))
        (PORT d[2] (2056:2056:2056) (2370:2370:2370))
        (PORT d[3] (1927:1927:1927) (2259:2259:2259))
        (PORT d[4] (2449:2449:2449) (2896:2896:2896))
        (PORT d[5] (1845:1845:1845) (2133:2133:2133))
        (PORT d[6] (1802:1802:1802) (2066:2066:2066))
        (PORT d[7] (1494:1494:1494) (1722:1722:1722))
        (PORT d[8] (1523:1523:1523) (1770:1770:1770))
        (PORT d[9] (2148:2148:2148) (2442:2442:2442))
        (PORT d[10] (1186:1186:1186) (1366:1366:1366))
        (PORT d[11] (1142:1142:1142) (1336:1336:1336))
        (PORT d[12] (1410:1410:1410) (1626:1626:1626))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT ena (1944:1944:1944) (1737:1737:1737))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2994:2994:2994))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT ena (1944:1944:1944) (1737:1737:1737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1459:1459:1459))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (1946:1946:1946) (1737:1737:1737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT d[0] (1946:1946:1946) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1669:1669:1669))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT ena (2070:2070:2070) (1854:1854:1854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1539:1539:1539))
        (PORT d[1] (1505:1505:1505) (1735:1735:1735))
        (PORT d[2] (1412:1412:1412) (1621:1621:1621))
        (PORT d[3] (1821:1821:1821) (2085:2085:2085))
        (PORT d[4] (1506:1506:1506) (1804:1804:1804))
        (PORT d[5] (2053:2053:2053) (2392:2392:2392))
        (PORT d[6] (2709:2709:2709) (3150:3150:3150))
        (PORT d[7] (2398:2398:2398) (2768:2768:2768))
        (PORT d[8] (1833:1833:1833) (2084:2084:2084))
        (PORT d[9] (1986:1986:1986) (2314:2314:2314))
        (PORT d[10] (1746:1746:1746) (2033:2033:2033))
        (PORT d[11] (2033:2033:2033) (2386:2386:2386))
        (PORT d[12] (1520:1520:1520) (1739:1739:1739))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (PORT ena (2067:2067:2067) (1853:1853:1853))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (2070:2070:2070) (1854:1854:1854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (2138:2138:2138))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT ena (2071:2071:2071) (1854:1854:1854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2573:2573:2573))
        (PORT d[1] (1956:1956:1956) (2229:2229:2229))
        (PORT d[2] (1925:1925:1925) (2202:2202:2202))
        (PORT d[3] (1494:1494:1494) (1758:1758:1758))
        (PORT d[4] (2273:2273:2273) (2660:2660:2660))
        (PORT d[5] (1615:1615:1615) (1842:1842:1842))
        (PORT d[6] (1852:1852:1852) (2141:2141:2141))
        (PORT d[7] (1971:1971:1971) (2278:2278:2278))
        (PORT d[8] (1981:1981:1981) (2270:2270:2270))
        (PORT d[9] (1862:1862:1862) (2107:2107:2107))
        (PORT d[10] (1675:1675:1675) (1915:1915:1915))
        (PORT d[11] (1882:1882:1882) (2194:2194:2194))
        (PORT d[12] (1742:1742:1742) (1978:1978:1978))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT ena (2069:2069:2069) (1854:1854:1854))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2153:2153:2153))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT ena (2069:2069:2069) (1854:1854:1854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1646:1646:1646))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT ena (2071:2071:2071) (1854:1854:1854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT d[0] (2071:2071:2071) (1854:1854:1854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[29\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (1021:1021:1021))
        (PORT datab (1538:1538:1538) (1784:1784:1784))
        (PORT datac (844:844:844) (1011:1011:1011))
        (PORT datad (832:832:832) (955:955:955))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[29\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (859:859:859))
        (PORT datab (1540:1540:1540) (1786:1786:1786))
        (PORT datac (773:773:773) (893:893:893))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (1036:1036:1036) (1192:1192:1192))
        (PORT datac (447:447:447) (512:512:512))
        (PORT datad (785:785:785) (938:938:938))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (667:667:667))
        (PORT datac (397:397:397) (472:472:472))
        (PORT datad (608:608:608) (694:694:694))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT ena (873:873:873) (810:810:810))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[29\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (553:553:553) (668:668:668))
        (PORT datac (702:702:702) (822:822:822))
        (PORT datad (361:361:361) (423:423:423))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_writedata\[28\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (369:369:369))
        (PORT datab (147:147:147) (185:185:185))
        (PORT datad (357:357:357) (416:416:416))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (520:520:520) (571:571:571))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (838:838:838) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2346:2346:2346))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT ena (2200:2200:2200) (1956:1956:1956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2252:2252:2252))
        (PORT d[1] (1657:1657:1657) (1939:1939:1939))
        (PORT d[2] (1699:1699:1699) (1950:1950:1950))
        (PORT d[3] (1794:1794:1794) (2077:2077:2077))
        (PORT d[4] (1684:1684:1684) (2010:2010:2010))
        (PORT d[5] (1718:1718:1718) (2006:2006:2006))
        (PORT d[6] (2537:2537:2537) (2956:2956:2956))
        (PORT d[7] (1742:1742:1742) (1996:1996:1996))
        (PORT d[8] (1654:1654:1654) (1905:1905:1905))
        (PORT d[9] (1968:1968:1968) (2291:2291:2291))
        (PORT d[10] (1968:1968:1968) (2281:2281:2281))
        (PORT d[11] (1689:1689:1689) (2015:2015:2015))
        (PORT d[12] (1793:1793:1793) (2090:2090:2090))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT ena (2197:2197:2197) (1955:1955:1955))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT d[0] (2200:2200:2200) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (2248:2248:2248))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT ena (2201:2201:2201) (1956:1956:1956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (2115:2115:2115))
        (PORT d[1] (1703:1703:1703) (1960:1960:1960))
        (PORT d[2] (1542:1542:1542) (1780:1780:1780))
        (PORT d[3] (1731:1731:1731) (2033:2033:2033))
        (PORT d[4] (2430:2430:2430) (2871:2871:2871))
        (PORT d[5] (1440:1440:1440) (1648:1648:1648))
        (PORT d[6] (1498:1498:1498) (1722:1722:1722))
        (PORT d[7] (1702:1702:1702) (1959:1959:1959))
        (PORT d[8] (1693:1693:1693) (1957:1957:1957))
        (PORT d[9] (1942:1942:1942) (2194:2194:2194))
        (PORT d[10] (1403:1403:1403) (1624:1624:1624))
        (PORT d[11] (1316:1316:1316) (1531:1531:1531))
        (PORT d[12] (1367:1367:1367) (1570:1570:1570))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT ena (2199:2199:2199) (1956:1956:1956))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1814:1814:1814))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT ena (2199:2199:2199) (1956:1956:1956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1566:1566:1566))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT ena (2201:2201:2201) (1956:1956:1956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT d[0] (2201:2201:2201) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2404:2404:2404))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT ena (1961:1961:1961) (1757:1757:1757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2490:2490:2490))
        (PORT d[1] (1312:1312:1312) (1545:1545:1545))
        (PORT d[2] (1903:1903:1903) (2177:2177:2177))
        (PORT d[3] (2026:2026:2026) (2353:2353:2353))
        (PORT d[4] (1721:1721:1721) (2059:2059:2059))
        (PORT d[5] (1442:1442:1442) (1685:1685:1685))
        (PORT d[6] (2628:2628:2628) (3077:3077:3077))
        (PORT d[7] (1720:1720:1720) (1967:1967:1967))
        (PORT d[8] (1664:1664:1664) (1936:1936:1936))
        (PORT d[9] (1862:1862:1862) (2182:2182:2182))
        (PORT d[10] (1993:1993:1993) (2321:2321:2321))
        (PORT d[11] (1943:1943:1943) (2310:2310:2310))
        (PORT d[12] (1649:1649:1649) (1913:1913:1913))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT ena (1958:1958:1958) (1756:1756:1756))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT d[0] (1961:1961:1961) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1713:1713:1713))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT ena (1962:1962:1962) (1757:1757:1757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1924:1924:1924))
        (PORT d[1] (2025:2025:2025) (2326:2326:2326))
        (PORT d[2] (1931:1931:1931) (2207:2207:2207))
        (PORT d[3] (1789:1789:1789) (2113:2113:2113))
        (PORT d[4] (2440:2440:2440) (2897:2897:2897))
        (PORT d[5] (1688:1688:1688) (1963:1963:1963))
        (PORT d[6] (1706:1706:1706) (1981:1981:1981))
        (PORT d[7] (1718:1718:1718) (1973:1973:1973))
        (PORT d[8] (1904:1904:1904) (2181:2181:2181))
        (PORT d[9] (1566:1566:1566) (1823:1823:1823))
        (PORT d[10] (1742:1742:1742) (2006:2006:2006))
        (PORT d[11] (1783:1783:1783) (2060:2060:2060))
        (PORT d[12] (1770:1770:1770) (2027:2027:2027))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT ena (1960:1960:1960) (1757:1757:1757))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1895:1895:1895))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT ena (1960:1960:1960) (1757:1757:1757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1909:1909:1909))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT ena (1962:1962:1962) (1757:1757:1757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (1962:1962:1962) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2771:2771:2771))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT ena (2647:2647:2647) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1254:1254:1254))
        (PORT d[1] (2183:2183:2183) (2552:2552:2552))
        (PORT d[2] (2078:2078:2078) (2387:2387:2387))
        (PORT d[3] (1189:1189:1189) (1388:1388:1388))
        (PORT d[4] (1650:1650:1650) (1967:1967:1967))
        (PORT d[5] (1512:1512:1512) (1773:1773:1773))
        (PORT d[6] (2713:2713:2713) (3170:3170:3170))
        (PORT d[7] (1555:1555:1555) (1795:1795:1795))
        (PORT d[8] (1679:1679:1679) (1924:1924:1924))
        (PORT d[9] (1877:1877:1877) (2215:2215:2215))
        (PORT d[10] (2859:2859:2859) (3296:3296:3296))
        (PORT d[11] (2054:2054:2054) (2434:2434:2434))
        (PORT d[12] (1970:1970:1970) (2294:2294:2294))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT ena (2644:2644:2644) (2340:2340:2340))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (2647:2647:2647) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (1078:1078:1078))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT ena (2648:2648:2648) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1029:1029:1029) (1204:1204:1204))
        (PORT d[1] (1887:1887:1887) (2167:2167:2167))
        (PORT d[2] (2264:2264:2264) (2604:2604:2604))
        (PORT d[3] (2276:2276:2276) (2654:2654:2654))
        (PORT d[4] (2823:2823:2823) (3322:3322:3322))
        (PORT d[5] (1134:1134:1134) (1311:1311:1311))
        (PORT d[6] (2146:2146:2146) (2456:2456:2456))
        (PORT d[7] (1501:1501:1501) (1731:1731:1731))
        (PORT d[8] (857:857:857) (999:999:999))
        (PORT d[9] (1002:1002:1002) (1164:1164:1164))
        (PORT d[10] (1179:1179:1179) (1358:1358:1358))
        (PORT d[11] (767:767:767) (906:906:906))
        (PORT d[12] (896:896:896) (1042:1042:1042))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT ena (2646:2646:2646) (2341:2341:2341))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2933:2933:2933) (3336:3336:3336))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT ena (2646:2646:2646) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (894:894:894) (1031:1031:1031))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT ena (2648:2648:2648) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT d[0] (2648:2648:2648) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2797:2797:2797))
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (PORT ena (1956:1956:1956) (1750:1750:1750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (2144:2144:2144))
        (PORT d[1] (1298:1298:1298) (1531:1531:1531))
        (PORT d[2] (2373:2373:2373) (2710:2710:2710))
        (PORT d[3] (1862:1862:1862) (2174:2174:2174))
        (PORT d[4] (1714:1714:1714) (2053:2053:2053))
        (PORT d[5] (1312:1312:1312) (1538:1538:1538))
        (PORT d[6] (2812:2812:2812) (3288:3288:3288))
        (PORT d[7] (2070:2070:2070) (2365:2365:2365))
        (PORT d[8] (1674:1674:1674) (1954:1954:1954))
        (PORT d[9] (1674:1674:1674) (1978:1978:1978))
        (PORT d[10] (1761:1761:1761) (2061:2061:2061))
        (PORT d[11] (1722:1722:1722) (2055:2055:2055))
        (PORT d[12] (1400:1400:1400) (1637:1637:1637))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (PORT ena (1953:1953:1953) (1749:1749:1749))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (PORT d[0] (1956:1956:1956) (1750:1750:1750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1732:1732:1732))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (PORT ena (1957:1957:1957) (1750:1750:1750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (2103:2103:2103))
        (PORT d[1] (2369:2369:2369) (2714:2714:2714))
        (PORT d[2] (2387:2387:2387) (2724:2724:2724))
        (PORT d[3] (1802:1802:1802) (2136:2136:2136))
        (PORT d[4] (2624:2624:2624) (3091:3091:3091))
        (PORT d[5] (1871:1871:1871) (2166:2166:2166))
        (PORT d[6] (2039:2039:2039) (2363:2363:2363))
        (PORT d[7] (2041:2041:2041) (2342:2342:2342))
        (PORT d[8] (2392:2392:2392) (2742:2742:2742))
        (PORT d[9] (1737:1737:1737) (2013:2013:2013))
        (PORT d[10] (2090:2090:2090) (2406:2406:2406))
        (PORT d[11] (1804:1804:1804) (2090:2090:2090))
        (PORT d[12] (2188:2188:2188) (2497:2497:2497))
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (PORT ena (1955:1955:1955) (1750:1750:1750))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1611:1611:1611))
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (PORT ena (1955:1955:1955) (1750:1750:1750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (2267:2267:2267))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (PORT ena (1957:1957:1957) (1750:1750:1750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (PORT d[0] (1957:1957:1957) (1750:1750:1750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[28\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (902:902:902))
        (PORT datab (1173:1173:1173) (1344:1344:1344))
        (PORT datac (707:707:707) (843:843:843))
        (PORT datad (228:228:228) (291:291:291))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[28\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1462:1462:1462))
        (PORT datab (243:243:243) (315:315:315))
        (PORT datac (867:867:867) (1016:1016:1016))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (796:796:796) (938:938:938))
        (PORT datac (607:607:607) (706:706:706))
        (PORT datad (937:937:937) (1102:1102:1102))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (662:662:662))
        (PORT datab (415:415:415) (491:491:491))
        (PORT datac (387:387:387) (440:440:440))
        (PORT datad (432:432:432) (488:488:488))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT ena (873:873:873) (810:810:810))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[28\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (537:537:537) (640:640:640))
        (PORT datac (500:500:500) (600:600:600))
        (PORT datad (690:690:690) (820:820:820))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[28\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (364:364:364))
        (PORT datab (189:189:189) (228:228:228))
        (PORT datad (629:629:629) (738:738:738))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (603:603:603))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT sclr (931:931:931) (1084:1084:1084))
        (PORT sload (1352:1352:1352) (1528:1528:1528))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[28\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (458:458:458))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (702:702:702) (822:822:822))
        (PORT datad (533:533:533) (642:642:642))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[27\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (154:154:154))
        (PORT datab (690:690:690) (821:821:821))
        (PORT datac (773:773:773) (869:869:869))
        (PORT datad (482:482:482) (572:572:572))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[27\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (826:826:826))
        (PORT datab (412:412:412) (506:506:506))
        (PORT datac (464:464:464) (551:551:551))
        (PORT datad (202:202:202) (248:248:248))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[27\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (628:628:628))
        (PORT datab (284:284:284) (326:326:326))
        (PORT datad (176:176:176) (211:211:211))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (555:555:555) (623:623:623))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (860:860:860) (985:985:985))
        (PORT sload (883:883:883) (997:997:997))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3623:3623:3623))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (2345:2345:2345) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2359:2359:2359))
        (PORT d[1] (1121:1121:1121) (1325:1325:1325))
        (PORT d[2] (1373:1373:1373) (1577:1577:1577))
        (PORT d[3] (2376:2376:2376) (2762:2762:2762))
        (PORT d[4] (1911:1911:1911) (2284:2284:2284))
        (PORT d[5] (884:884:884) (1017:1017:1017))
        (PORT d[6] (2678:2678:2678) (3054:3054:3054))
        (PORT d[7] (1299:1299:1299) (1507:1507:1507))
        (PORT d[8] (2446:2446:2446) (2836:2836:2836))
        (PORT d[9] (1896:1896:1896) (2236:2236:2236))
        (PORT d[10] (2506:2506:2506) (2909:2909:2909))
        (PORT d[11] (2245:2245:2245) (2656:2656:2656))
        (PORT d[12] (1201:1201:1201) (1409:1409:1409))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT ena (2342:2342:2342) (2089:2089:2089))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (2345:2345:2345) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1358:1358:1358))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2346:2346:2346) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1915:1915:1915))
        (PORT d[1] (910:910:910) (1057:1057:1057))
        (PORT d[2] (910:910:910) (1052:1052:1052))
        (PORT d[3] (2551:2551:2551) (2997:2997:2997))
        (PORT d[4] (2335:2335:2335) (2712:2712:2712))
        (PORT d[5] (1230:1230:1230) (1419:1419:1419))
        (PORT d[6] (873:873:873) (1012:1012:1012))
        (PORT d[7] (884:884:884) (1027:1027:1027))
        (PORT d[8] (2421:2421:2421) (2768:2768:2768))
        (PORT d[9] (2463:2463:2463) (2837:2837:2837))
        (PORT d[10] (2593:2593:2593) (2972:2972:2972))
        (PORT d[11] (2557:2557:2557) (2963:2963:2963))
        (PORT d[12] (2304:2304:2304) (2651:2651:2651))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (2344:2344:2344) (2090:2090:2090))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3470:3470:3470) (3898:3898:3898))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (2344:2344:2344) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1902:1902:1902))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2346:2346:2346) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT d[0] (2346:2346:2346) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3429:3429:3429))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT ena (2413:2413:2413) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1937:1937:1937))
        (PORT d[1] (1075:1075:1075) (1279:1279:1279))
        (PORT d[2] (2943:2943:2943) (3353:3353:3353))
        (PORT d[3] (2354:2354:2354) (2736:2736:2736))
        (PORT d[4] (1712:1712:1712) (2053:2053:2053))
        (PORT d[5] (1430:1430:1430) (1672:1672:1672))
        (PORT d[6] (2709:2709:2709) (3092:3092:3092))
        (PORT d[7] (2451:2451:2451) (2795:2795:2795))
        (PORT d[8] (1882:1882:1882) (2194:2194:2194))
        (PORT d[9] (2206:2206:2206) (2588:2588:2588))
        (PORT d[10] (3086:3086:3086) (3579:3579:3579))
        (PORT d[11] (2091:2091:2091) (2482:2482:2482))
        (PORT d[12] (1972:1972:1972) (2291:2291:2291))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT ena (2410:2410:2410) (2149:2149:2149))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (2413:2413:2413) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1339:1339:1339))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (PORT ena (2414:2414:2414) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1914:1914:1914))
        (PORT d[1] (1854:1854:1854) (2146:2146:2146))
        (PORT d[2] (1239:1239:1239) (1414:1414:1414))
        (PORT d[3] (2140:2140:2140) (2525:2525:2525))
        (PORT d[4] (2356:2356:2356) (2737:2737:2737))
        (PORT d[5] (2229:2229:2229) (2576:2576:2576))
        (PORT d[6] (2594:2594:2594) (2997:2997:2997))
        (PORT d[7] (1064:1064:1064) (1233:1233:1233))
        (PORT d[8] (3070:3070:3070) (3507:3507:3507))
        (PORT d[9] (2286:2286:2286) (2638:2638:2638))
        (PORT d[10] (2736:2736:2736) (3131:3131:3131))
        (PORT d[11] (2373:2373:2373) (2756:2756:2756))
        (PORT d[12] (2481:2481:2481) (2853:2853:2853))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT ena (2412:2412:2412) (2150:2150:2150))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2659:2659:2659))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT ena (2412:2412:2412) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1918:1918:1918))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (PORT ena (2414:2414:2414) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (PORT d[0] (2414:2414:2414) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[27\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (773:773:773))
        (PORT datab (432:432:432) (490:490:490))
        (PORT datac (706:706:706) (842:842:842))
        (PORT datad (230:230:230) (293:293:293))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (2329:2329:2329))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT ena (3252:3252:3252) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1772:1772:1772))
        (PORT d[1] (1225:1225:1225) (1415:1415:1415))
        (PORT d[2] (1159:1159:1159) (1344:1344:1344))
        (PORT d[3] (1774:1774:1774) (2065:2065:2065))
        (PORT d[4] (1861:1861:1861) (2202:2202:2202))
        (PORT d[5] (656:656:656) (769:769:769))
        (PORT d[6] (718:718:718) (852:852:852))
        (PORT d[7] (1111:1111:1111) (1295:1295:1295))
        (PORT d[8] (2084:2084:2084) (2389:2389:2389))
        (PORT d[9] (1032:1032:1032) (1200:1200:1200))
        (PORT d[10] (847:847:847) (983:983:983))
        (PORT d[11] (2403:2403:2403) (2873:2873:2873))
        (PORT d[12] (840:840:840) (979:979:979))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (PORT ena (3249:3249:3249) (2873:2873:2873))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (3252:3252:3252) (2874:2874:2874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (557:557:557) (657:657:657))
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT ena (3253:3253:3253) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2568:2568:2568))
        (PORT d[1] (840:840:840) (976:976:976))
        (PORT d[2] (2023:2023:2023) (2349:2349:2349))
        (PORT d[3] (785:785:785) (926:926:926))
        (PORT d[4] (741:741:741) (875:875:875))
        (PORT d[5] (846:846:846) (987:987:987))
        (PORT d[6] (672:672:672) (795:795:795))
        (PORT d[7] (663:663:663) (783:783:783))
        (PORT d[8] (536:536:536) (639:639:639))
        (PORT d[9] (1147:1147:1147) (1331:1331:1331))
        (PORT d[10] (2389:2389:2389) (2755:2755:2755))
        (PORT d[11] (416:416:416) (508:508:508))
        (PORT d[12] (732:732:732) (856:856:856))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT ena (3251:3251:3251) (2874:2874:2874))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (547:547:547) (582:582:582))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT ena (3251:3251:3251) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (2028:2028:2028))
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT ena (3253:3253:3253) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT d[0] (3253:3253:3253) (2874:2874:2874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (3423:3423:3423))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (2376:2376:2376) (2120:2120:2120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1942:1942:1942))
        (PORT d[1] (1108:1108:1108) (1305:1305:1305))
        (PORT d[2] (2726:2726:2726) (3107:3107:3107))
        (PORT d[3] (2059:2059:2059) (2407:2407:2407))
        (PORT d[4] (1519:1519:1519) (1832:1832:1832))
        (PORT d[5] (1287:1287:1287) (1511:1511:1511))
        (PORT d[6] (3497:3497:3497) (4075:4075:4075))
        (PORT d[7] (2431:2431:2431) (2774:2774:2774))
        (PORT d[8] (1859:1859:1859) (2168:2168:2168))
        (PORT d[9] (2037:2037:2037) (2395:2395:2395))
        (PORT d[10] (2187:2187:2187) (2546:2546:2546))
        (PORT d[11] (1898:1898:1898) (2265:2265:2265))
        (PORT d[12] (1365:1365:1365) (1598:1598:1598))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (2373:2373:2373) (2119:2119:2119))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (2376:2376:2376) (2120:2120:2120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (955:955:955) (1135:1135:1135))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (2377:2377:2377) (2120:2120:2120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2315:2315:2315))
        (PORT d[1] (2779:2779:2779) (3189:3189:3189))
        (PORT d[2] (2764:2764:2764) (3151:3151:3151))
        (PORT d[3] (2169:2169:2169) (2550:2550:2550))
        (PORT d[4] (2543:2543:2543) (2938:2938:2938))
        (PORT d[5] (2226:2226:2226) (2570:2570:2570))
        (PORT d[6] (2412:2412:2412) (2788:2788:2788))
        (PORT d[7] (2390:2390:2390) (2735:2735:2735))
        (PORT d[8] (2881:2881:2881) (3294:3294:3294))
        (PORT d[9] (2104:2104:2104) (2430:2430:2430))
        (PORT d[10] (2438:2438:2438) (2805:2805:2805))
        (PORT d[11] (2170:2170:2170) (2516:2516:2516))
        (PORT d[12] (2548:2548:2548) (2909:2909:2909))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (2375:2375:2375) (2120:2120:2120))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (2109:2109:2109))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (2375:2375:2375) (2120:2120:2120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1912:1912:1912))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (2377:2377:2377) (2120:2120:2120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (2377:2377:2377) (2120:2120:2120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[27\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (245:245:245) (317:317:317))
        (PORT datac (626:626:626) (714:714:714))
        (PORT datad (687:687:687) (769:769:769))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (796:796:796) (937:937:937))
        (PORT datac (607:607:607) (706:706:706))
        (PORT datad (937:937:937) (1102:1102:1102))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (458:458:458))
        (PORT datab (204:204:204) (248:248:248))
        (PORT datac (390:390:390) (473:473:473))
        (PORT datad (553:553:553) (658:658:658))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT asdata (648:648:648) (734:734:734))
        (PORT clrn (1157:1157:1157) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (725:725:725))
        (PORT datab (577:577:577) (693:693:693))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (525:525:525) (637:637:637))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (675:675:675))
        (PORT datab (454:454:454) (520:520:520))
        (PORT datac (401:401:401) (477:477:477))
        (PORT datad (396:396:396) (451:451:451))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT ena (873:873:873) (810:810:810))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[27\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (648:648:648) (748:748:748))
        (PORT datac (475:475:475) (551:551:551))
        (PORT datad (759:759:759) (884:884:884))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[26\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (159:159:159))
        (PORT datab (684:684:684) (815:815:815))
        (PORT datac (479:479:479) (546:546:546))
        (PORT datad (482:482:482) (572:572:572))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[26\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (787:787:787) (928:928:928))
        (PORT datac (366:366:366) (449:449:449))
        (PORT datad (490:490:490) (586:586:586))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[26\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (625:625:625))
        (PORT datab (273:273:273) (316:316:316))
        (PORT datad (177:177:177) (211:211:211))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (533:533:533) (590:590:590))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (860:860:860) (985:985:985))
        (PORT sload (883:883:883) (997:997:997))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[26\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (911:911:911))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (633:633:633) (723:723:723))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[25\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (942:942:942))
        (PORT datab (687:687:687) (798:798:798))
        (PORT datac (203:203:203) (244:244:244))
        (PORT datad (683:683:683) (810:810:810))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[25\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (594:594:594))
        (PORT datab (365:365:365) (445:445:445))
        (PORT datac (849:849:849) (996:996:996))
        (PORT datad (637:637:637) (743:743:743))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[25\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (451:451:451) (528:528:528))
        (PORT datad (821:821:821) (964:964:964))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (853:853:853) (963:963:963))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT sclr (346:346:346) (402:402:402))
        (PORT sload (778:778:778) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[25\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (263:263:263))
        (PORT datab (538:538:538) (650:650:650))
        (PORT datac (528:528:528) (616:616:616))
        (PORT datad (120:120:120) (144:144:144))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[24\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (939:939:939))
        (PORT datab (689:689:689) (801:801:801))
        (PORT datac (199:199:199) (236:236:236))
        (PORT datad (684:684:684) (811:811:811))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[24\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (623:623:623))
        (PORT datab (654:654:654) (771:771:771))
        (PORT datac (578:578:578) (677:677:677))
        (PORT datad (690:690:690) (820:820:820))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[24\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (425:425:425))
        (PORT datab (741:741:741) (844:844:844))
        (PORT datad (822:822:822) (965:965:965))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (712:712:712) (796:796:796))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT sclr (346:346:346) (402:402:402))
        (PORT sload (778:778:778) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[24\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (875:875:875))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (518:518:518) (628:628:628))
        (PORT datad (123:123:123) (147:147:147))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[23\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (262:262:262))
        (PORT datab (366:366:366) (423:423:423))
        (PORT datad (361:361:361) (413:413:413))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1880:1880:1880))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (2043:2043:2043) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1880:1880:1880))
        (PORT d[1] (1658:1658:1658) (1908:1908:1908))
        (PORT d[2] (1536:1536:1536) (1755:1755:1755))
        (PORT d[3] (1647:1647:1647) (1886:1886:1886))
        (PORT d[4] (1487:1487:1487) (1778:1778:1778))
        (PORT d[5] (2020:2020:2020) (2348:2348:2348))
        (PORT d[6] (2530:2530:2530) (2947:2947:2947))
        (PORT d[7] (2378:2378:2378) (2746:2746:2746))
        (PORT d[8] (1824:1824:1824) (2071:2071:2071))
        (PORT d[9] (1966:1966:1966) (2292:2292:2292))
        (PORT d[10] (2186:2186:2186) (2522:2522:2522))
        (PORT d[11] (1877:1877:1877) (2213:2213:2213))
        (PORT d[12] (1813:1813:1813) (2066:2066:2066))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (2040:2040:2040) (1832:1832:1832))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (2043:2043:2043) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1701:1701:1701))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (2044:2044:2044) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (2374:2374:2374))
        (PORT d[1] (1830:1830:1830) (2090:2090:2090))
        (PORT d[2] (1743:1743:1743) (1988:1988:1988))
        (PORT d[3] (1484:1484:1484) (1748:1748:1748))
        (PORT d[4] (2095:2095:2095) (2450:2450:2450))
        (PORT d[5] (1617:1617:1617) (1844:1844:1844))
        (PORT d[6] (1831:1831:1831) (2112:2112:2112))
        (PORT d[7] (1995:1995:1995) (2307:2307:2307))
        (PORT d[8] (2107:2107:2107) (2411:2411:2411))
        (PORT d[9] (1863:1863:1863) (2108:2108:2108))
        (PORT d[10] (1670:1670:1670) (1907:1907:1907))
        (PORT d[11] (2017:2017:2017) (2335:2335:2335))
        (PORT d[12] (1937:1937:1937) (2208:2208:2208))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (2042:2042:2042) (1833:1833:1833))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1944:1944:1944))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (2042:2042:2042) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2406:2406:2406))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (2044:2044:2044) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (2044:2044:2044) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1261:1261:1261))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT ena (2679:2679:2679) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (1091:1091:1091))
        (PORT d[1] (1154:1154:1154) (1333:1333:1333))
        (PORT d[2] (1915:1915:1915) (2185:2185:2185))
        (PORT d[3] (1163:1163:1163) (1338:1338:1338))
        (PORT d[4] (1004:1004:1004) (1207:1207:1207))
        (PORT d[5] (2270:2270:2270) (2637:2637:2637))
        (PORT d[6] (2667:2667:2667) (3101:3101:3101))
        (PORT d[7] (2775:2775:2775) (3201:3201:3201))
        (PORT d[8] (2213:2213:2213) (2515:2515:2515))
        (PORT d[9] (2504:2504:2504) (2902:2902:2902))
        (PORT d[10] (1891:1891:1891) (2207:2207:2207))
        (PORT d[11] (1425:1425:1425) (1712:1712:1712))
        (PORT d[12] (1888:1888:1888) (2154:2154:2154))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT ena (2676:2676:2676) (2387:2387:2387))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT d[0] (2679:2679:2679) (2388:2388:2388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1870:1870:1870))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT ena (2680:2680:2680) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (3185:3185:3185))
        (PORT d[1] (2029:2029:2029) (2320:2320:2320))
        (PORT d[2] (2260:2260:2260) (2575:2575:2575))
        (PORT d[3] (1672:1672:1672) (1968:1968:1968))
        (PORT d[4] (2828:2828:2828) (3298:3298:3298))
        (PORT d[5] (2031:2031:2031) (2326:2326:2326))
        (PORT d[6] (1160:1160:1160) (1374:1374:1374))
        (PORT d[7] (2351:2351:2351) (2709:2709:2709))
        (PORT d[8] (2512:2512:2512) (2881:2881:2881))
        (PORT d[9] (1499:1499:1499) (1706:1706:1706))
        (PORT d[10] (2038:2038:2038) (2324:2324:2324))
        (PORT d[11] (2068:2068:2068) (2404:2404:2404))
        (PORT d[12] (2155:2155:2155) (2448:2448:2448))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT ena (2678:2678:2678) (2388:2388:2388))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2524:2524:2524))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT ena (2678:2678:2678) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2331:2331:2331))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT ena (2680:2680:2680) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT d[0] (2680:2680:2680) (2388:2388:2388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (1973:1973:1973))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT ena (1975:1975:1975) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2624:2624:2624))
        (PORT d[1] (1508:1508:1508) (1782:1782:1782))
        (PORT d[2] (1538:1538:1538) (1773:1773:1773))
        (PORT d[3] (1765:1765:1765) (2049:2049:2049))
        (PORT d[4] (1713:1713:1713) (2051:2051:2051))
        (PORT d[5] (1565:1565:1565) (1837:1837:1837))
        (PORT d[6] (2582:2582:2582) (3016:3016:3016))
        (PORT d[7] (1737:1737:1737) (1996:1996:1996))
        (PORT d[8] (1771:1771:1771) (2034:2034:2034))
        (PORT d[9] (1808:1808:1808) (2113:2113:2113))
        (PORT d[10] (2180:2180:2180) (2532:2532:2532))
        (PORT d[11] (1764:1764:1764) (2090:2090:2090))
        (PORT d[12] (1641:1641:1641) (1925:1925:1925))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT ena (1972:1972:1972) (1761:1761:1761))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (1975:1975:1975) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1731:1731:1731))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (1976:1976:1976) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2389:2389:2389))
        (PORT d[1] (1538:1538:1538) (1778:1778:1778))
        (PORT d[2] (1538:1538:1538) (1775:1775:1775))
        (PORT d[3] (1914:1914:1914) (2247:2247:2247))
        (PORT d[4] (2189:2189:2189) (2567:2567:2567))
        (PORT d[5] (1637:1637:1637) (1894:1894:1894))
        (PORT d[6] (1604:1604:1604) (1837:1837:1837))
        (PORT d[7] (1707:1707:1707) (1970:1970:1970))
        (PORT d[8] (1531:1531:1531) (1777:1777:1777))
        (PORT d[9] (1930:1930:1930) (2180:2180:2180))
        (PORT d[10] (1228:1228:1228) (1424:1424:1424))
        (PORT d[11] (1299:1299:1299) (1512:1512:1512))
        (PORT d[12] (1368:1368:1368) (1569:1569:1569))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT ena (1974:1974:1974) (1762:1762:1762))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1809:1809:1809))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT ena (1974:1974:1974) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1245:1245:1245) (1429:1429:1429))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (1976:1976:1976) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT d[0] (1976:1976:1976) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[23\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (1034:1034:1034))
        (PORT datab (2008:2008:2008) (2313:2313:2313))
        (PORT datac (939:939:939) (1054:1054:1054))
        (PORT datad (680:680:680) (821:821:821))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (1083:1083:1083))
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (PORT ena (2641:2641:2641) (2368:2368:2368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (955:955:955) (1107:1107:1107))
        (PORT d[1] (1133:1133:1133) (1305:1305:1305))
        (PORT d[2] (1342:1342:1342) (1541:1541:1541))
        (PORT d[3] (1165:1165:1165) (1337:1337:1337))
        (PORT d[4] (984:984:984) (1182:1182:1182))
        (PORT d[5] (2153:2153:2153) (2490:2490:2490))
        (PORT d[6] (2678:2678:2678) (3116:3116:3116))
        (PORT d[7] (2303:2303:2303) (2663:2663:2663))
        (PORT d[8] (2219:2219:2219) (2521:2521:2521))
        (PORT d[9] (1193:1193:1193) (1376:1376:1376))
        (PORT d[10] (1911:1911:1911) (2233:2233:2233))
        (PORT d[11] (1727:1727:1727) (2055:2055:2055))
        (PORT d[12] (1172:1172:1172) (1345:1345:1345))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT ena (2638:2638:2638) (2367:2367:2367))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (PORT d[0] (2641:2641:2641) (2368:2368:2368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1865:1865:1865))
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (PORT ena (2642:2642:2642) (2368:2368:2368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (3362:3362:3362))
        (PORT d[1] (2024:2024:2024) (2312:2312:2312))
        (PORT d[2] (972:972:972) (1115:1115:1115))
        (PORT d[3] (1120:1120:1120) (1330:1330:1330))
        (PORT d[4] (2834:2834:2834) (3304:3304:3304))
        (PORT d[5] (2212:2212:2212) (2537:2537:2537))
        (PORT d[6] (1005:1005:1005) (1199:1199:1199))
        (PORT d[7] (2356:2356:2356) (2715:2715:2715))
        (PORT d[8] (2524:2524:2524) (2893:2893:2893))
        (PORT d[9] (1510:1510:1510) (1719:1719:1719))
        (PORT d[10] (2114:2114:2114) (2398:2398:2398))
        (PORT d[11] (2069:2069:2069) (2408:2408:2408))
        (PORT d[12] (2161:2161:2161) (2455:2455:2455))
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (PORT ena (2640:2640:2640) (2368:2368:2368))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2614:2614:2614))
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (PORT ena (2640:2640:2640) (2368:2368:2368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (2188:2188:2188))
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (PORT ena (2642:2642:2642) (2368:2368:2368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (PORT d[0] (2642:2642:2642) (2368:2368:2368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[23\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1404:1404:1404))
        (PORT datab (296:296:296) (346:346:346))
        (PORT datac (665:665:665) (805:805:805))
        (PORT datad (647:647:647) (734:734:734))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[23\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (323:323:323))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (745:745:745) (874:874:874))
        (PORT datad (795:795:795) (941:941:941))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (231:231:231))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (237:237:237))
        (PORT datab (556:556:556) (637:637:637))
        (PORT datad (380:380:380) (469:469:469))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (615:615:615) (687:687:687))
        (PORT clrn (1152:1152:1152) (1159:1159:1159))
        (PORT sload (643:643:643) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[23\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (825:825:825))
        (PORT datab (412:412:412) (507:507:507))
        (PORT datac (377:377:377) (464:464:464))
        (PORT datad (793:793:793) (910:910:910))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[23\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (346:346:346))
        (PORT datab (307:307:307) (357:357:357))
        (PORT datad (625:625:625) (735:735:735))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (528:528:528) (585:585:585))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT sclr (931:931:931) (1084:1084:1084))
        (PORT sload (1352:1352:1352) (1528:1528:1528))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[23\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (847:847:847))
        (PORT datab (384:384:384) (467:467:467))
        (PORT datac (745:745:745) (873:873:873))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (468:468:468))
        (PORT datab (806:806:806) (954:954:954))
        (PORT datad (791:791:791) (928:928:928))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (970:970:970) (1104:1104:1104))
        (PORT clrn (1153:1153:1153) (1158:1158:1158))
        (PORT sclr (817:817:817) (934:934:934))
        (PORT sload (945:945:945) (1071:1071:1071))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[22\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (429:429:429))
        (PORT datab (564:564:564) (674:674:674))
        (PORT datac (537:537:537) (649:649:649))
        (PORT datad (728:728:728) (871:871:871))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[22\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (240:240:240))
        (PORT datab (458:458:458) (538:538:538))
        (PORT datad (628:628:628) (737:737:737))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (528:528:528) (589:589:589))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT sclr (931:931:931) (1084:1084:1084))
        (PORT sload (1352:1352:1352) (1528:1528:1528))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (459:459:459))
        (PORT datab (408:408:408) (497:497:497))
        (PORT datac (350:350:350) (403:403:403))
        (PORT datad (553:553:553) (658:658:658))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT asdata (753:753:753) (844:844:844))
        (PORT clrn (1159:1159:1159) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2667:2667:2667))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (1085:1085:1085) (1027:1027:1027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2983:2983:2983))
        (PORT d[1] (2902:2902:2902) (3292:3292:3292))
        (PORT d[2] (2755:2755:2755) (3115:3115:3115))
        (PORT d[3] (2146:2146:2146) (2493:2493:2493))
        (PORT d[4] (1562:1562:1562) (1835:1835:1835))
        (PORT d[5] (2139:2139:2139) (2499:2499:2499))
        (PORT d[6] (2297:2297:2297) (2656:2656:2656))
        (PORT d[7] (2817:2817:2817) (3239:3239:3239))
        (PORT d[8] (3080:3080:3080) (3475:3475:3475))
        (PORT d[9] (1245:1245:1245) (1458:1458:1458))
        (PORT d[10] (1195:1195:1195) (1381:1381:1381))
        (PORT d[11] (1028:1028:1028) (1239:1239:1239))
        (PORT d[12] (2714:2714:2714) (3105:3105:3105))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (PORT ena (1082:1082:1082) (1026:1026:1026))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1085:1085:1085) (1027:1027:1027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1855:1855:1855))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (1086:1086:1086) (1027:1027:1027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1705:1705:1705))
        (PORT d[1] (3329:3329:3329) (3792:3792:3792))
        (PORT d[2] (2586:2586:2586) (2997:2997:2997))
        (PORT d[3] (1501:1501:1501) (1757:1757:1757))
        (PORT d[4] (2608:2608:2608) (3055:3055:3055))
        (PORT d[5] (2834:2834:2834) (3207:3207:3207))
        (PORT d[6] (1234:1234:1234) (1466:1466:1466))
        (PORT d[7] (2814:2814:2814) (3221:3221:3221))
        (PORT d[8] (2310:2310:2310) (2620:2620:2620))
        (PORT d[9] (2433:2433:2433) (2785:2785:2785))
        (PORT d[10] (2875:2875:2875) (3253:3253:3253))
        (PORT d[11] (2429:2429:2429) (2802:2802:2802))
        (PORT d[12] (2498:2498:2498) (2848:2848:2848))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (1084:1084:1084) (1027:1027:1027))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2675:2675:2675))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (1084:1084:1084) (1027:1027:1027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2656:2656:2656))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (1086:1086:1086) (1027:1027:1027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1086:1086:1086) (1027:1027:1027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (562:562:562) (650:650:650))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (PORT ena (3287:3287:3287) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2675:2675:2675))
        (PORT d[1] (801:801:801) (917:917:917))
        (PORT d[2] (2527:2527:2527) (2882:2882:2882))
        (PORT d[3] (1324:1324:1324) (1518:1518:1518))
        (PORT d[4] (803:803:803) (971:971:971))
        (PORT d[5] (2367:2367:2367) (2743:2743:2743))
        (PORT d[6] (3034:3034:3034) (3519:3519:3519))
        (PORT d[7] (817:817:817) (970:970:970))
        (PORT d[8] (2057:2057:2057) (2406:2406:2406))
        (PORT d[9] (820:820:820) (947:947:947))
        (PORT d[10] (836:836:836) (956:956:956))
        (PORT d[11] (1204:1204:1204) (1431:1431:1431))
        (PORT d[12] (1072:1072:1072) (1239:1239:1239))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT ena (3284:3284:3284) (2921:2921:2921))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (PORT d[0] (3287:3287:3287) (2922:2922:2922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1111:1111:1111))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT ena (3288:3288:3288) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1656:1656:1656))
        (PORT d[1] (2855:2855:2855) (3320:3320:3320))
        (PORT d[2] (2779:2779:2779) (3158:3158:3158))
        (PORT d[3] (2510:2510:2510) (2941:2941:2941))
        (PORT d[4] (1433:1433:1433) (1665:1665:1665))
        (PORT d[5] (929:929:929) (1070:1070:1070))
        (PORT d[6] (2450:2450:2450) (2834:2834:2834))
        (PORT d[7] (1022:1022:1022) (1173:1173:1173))
        (PORT d[8] (1615:1615:1615) (1849:1849:1849))
        (PORT d[9] (1870:1870:1870) (2124:2124:2124))
        (PORT d[10] (1863:1863:1863) (2169:2169:2169))
        (PORT d[11] (1941:1941:1941) (2263:2263:2263))
        (PORT d[12] (2378:2378:2378) (2772:2772:2772))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (PORT ena (3286:3286:3286) (2922:2922:2922))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (3422:3422:3422))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (PORT ena (3286:3286:3286) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2624:2624:2624))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT ena (3288:3288:3288) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT d[0] (3288:3288:3288) (2922:2922:2922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2886:2886:2886))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT ena (1062:1062:1062) (1008:1008:1008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2699:2699:2699))
        (PORT d[1] (1926:1926:1926) (2263:2263:2263))
        (PORT d[2] (2918:2918:2918) (3296:3296:3296))
        (PORT d[3] (1916:1916:1916) (2228:2228:2228))
        (PORT d[4] (863:863:863) (1041:1041:1041))
        (PORT d[5] (2338:2338:2338) (2731:2731:2731))
        (PORT d[6] (1981:1981:1981) (2301:2301:2301))
        (PORT d[7] (1783:1783:1783) (2112:2112:2112))
        (PORT d[8] (2066:2066:2066) (2415:2415:2415))
        (PORT d[9] (1009:1009:1009) (1183:1183:1183))
        (PORT d[10] (1132:1132:1132) (1310:1310:1310))
        (PORT d[11] (837:837:837) (1021:1021:1021))
        (PORT d[12] (1955:1955:1955) (2271:2271:2271))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
        (PORT ena (1059:1059:1059) (1007:1007:1007))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT d[0] (1062:1062:1062) (1008:1008:1008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1292:1292:1292))
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (PORT ena (1063:1063:1063) (1008:1008:1008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1676:1676:1676))
        (PORT d[1] (3141:3141:3141) (3580:3580:3580))
        (PORT d[2] (2394:2394:2394) (2779:2779:2779))
        (PORT d[3] (1545:1545:1545) (1808:1808:1808))
        (PORT d[4] (2412:2412:2412) (2833:2833:2833))
        (PORT d[5] (3049:3049:3049) (3453:3453:3453))
        (PORT d[6] (1022:1022:1022) (1214:1214:1214))
        (PORT d[7] (2995:2995:2995) (3427:3427:3427))
        (PORT d[8] (2273:2273:2273) (2577:2577:2577))
        (PORT d[9] (2388:2388:2388) (2783:2783:2783))
        (PORT d[10] (2177:2177:2177) (2535:2535:2535))
        (PORT d[11] (2615:2615:2615) (3011:3011:3011))
        (PORT d[12] (1621:1621:1621) (1886:1886:1886))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT ena (1061:1061:1061) (1008:1008:1008))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (893:893:893) (991:991:991))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT ena (1061:1061:1061) (1008:1008:1008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (3044:3044:3044))
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (PORT ena (1063:1063:1063) (1008:1008:1008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (PORT d[0] (1063:1063:1063) (1008:1008:1008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2865:2865:2865))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (875:875:875) (847:847:847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2742:2742:2742))
        (PORT d[1] (1778:1778:1778) (2104:2104:2104))
        (PORT d[2] (2768:2768:2768) (3133:3133:3133))
        (PORT d[3] (1924:1924:1924) (2237:2237:2237))
        (PORT d[4] (834:834:834) (1006:1006:1006))
        (PORT d[5] (2179:2179:2179) (2552:2552:2552))
        (PORT d[6] (1982:1982:1982) (2300:2300:2300))
        (PORT d[7] (1962:1962:1962) (2320:2320:2320))
        (PORT d[8] (2072:2072:2072) (2425:2425:2425))
        (PORT d[9] (1023:1023:1023) (1199:1199:1199))
        (PORT d[10] (1183:1183:1183) (1370:1370:1370))
        (PORT d[11] (852:852:852) (1038:1038:1038))
        (PORT d[12] (1959:1959:1959) (2272:2272:2272))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT ena (872:872:872) (846:846:846))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (875:875:875) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1663:1663:1663))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (876:876:876) (847:847:847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1432:1432:1432) (1700:1700:1700))
        (PORT d[1] (3290:3290:3290) (3742:3742:3742))
        (PORT d[2] (2556:2556:2556) (2962:2962:2962))
        (PORT d[3] (1330:1330:1330) (1566:1566:1566))
        (PORT d[4] (2597:2597:2597) (3045:3045:3045))
        (PORT d[5] (3035:3035:3035) (3436:3436:3436))
        (PORT d[6] (1047:1047:1047) (1248:1248:1248))
        (PORT d[7] (3005:3005:3005) (3442:3442:3442))
        (PORT d[8] (2123:2123:2123) (2405:2405:2405))
        (PORT d[9] (2412:2412:2412) (2816:2816:2816))
        (PORT d[10] (3065:3065:3065) (3472:3472:3472))
        (PORT d[11] (2093:2093:2093) (2435:2435:2435))
        (PORT d[12] (1616:1616:1616) (1878:1878:1878))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (874:874:874) (847:847:847))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2274:2274:2274))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (874:874:874) (847:847:847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2821:2821:2821))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (876:876:876) (847:847:847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT d[0] (876:876:876) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[22\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1691:1691:1691))
        (PORT datab (880:880:880) (1038:1038:1038))
        (PORT datac (1018:1018:1018) (1153:1153:1153))
        (PORT datad (982:982:982) (1100:1100:1100))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[22\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (1127:1127:1127))
        (PORT datab (697:697:697) (824:824:824))
        (PORT datac (632:632:632) (729:729:729))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (306:306:306))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (298:298:298))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (287:287:287))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (260:260:260))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (491:491:491) (547:547:547))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (PORT sload (789:789:789) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[22\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (800:800:800))
        (PORT datab (531:531:531) (634:634:634))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (507:507:507) (597:597:597))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (385:385:385))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (665:665:665))
        (PORT datab (416:416:416) (492:492:492))
        (PORT datad (559:559:559) (642:642:642))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT sload (786:786:786) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[22\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (554:554:554) (669:669:669))
        (PORT datac (702:702:702) (823:823:823))
        (PORT datad (380:380:380) (462:462:462))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[21\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (555:555:555))
        (PORT datab (808:808:808) (956:956:956))
        (PORT datad (792:792:792) (929:929:929))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (982:982:982) (1120:1120:1120))
        (PORT clrn (1153:1153:1153) (1158:1158:1158))
        (PORT sclr (817:817:817) (934:934:934))
        (PORT sload (945:945:945) (1071:1071:1071))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[21\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (442:442:442))
        (PORT datab (524:524:524) (619:619:619))
        (PORT datac (530:530:530) (640:640:640))
        (PORT datad (732:732:732) (875:875:875))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[21\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1348:1348:1348))
        (PORT datab (340:340:340) (400:400:400))
        (PORT datad (624:624:624) (735:735:735))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (543:543:543) (603:603:603))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT sclr (931:931:931) (1084:1084:1084))
        (PORT sload (1352:1352:1352) (1528:1528:1528))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[21\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (2005:2005:2005))
        (PORT datab (722:722:722) (862:862:862))
        (PORT datac (555:555:555) (621:621:621))
        (PORT datad (236:236:236) (300:300:300))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[21\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (722:722:722) (863:863:863))
        (PORT datac (983:983:983) (1139:1139:1139))
        (PORT datad (1065:1065:1065) (1193:1193:1193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (659:659:659) (738:738:738))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (PORT sload (789:789:789) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[21\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (467:467:467))
        (PORT datab (537:537:537) (635:635:635))
        (PORT datac (619:619:619) (726:726:726))
        (PORT datad (361:361:361) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (856:856:856))
        (PORT datab (656:656:656) (777:777:777))
        (PORT datad (859:859:859) (1010:1010:1010))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[21\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (490:490:490))
        (PORT datab (318:318:318) (379:379:379))
        (PORT datac (481:481:481) (573:573:573))
        (PORT datad (281:281:281) (320:320:320))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (670:670:670))
        (PORT datab (418:418:418) (495:495:495))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (305:305:305) (345:345:345))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT sload (786:786:786) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[21\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (846:846:846))
        (PORT datab (552:552:552) (667:667:667))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (372:372:372) (451:451:451))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[20\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (928:928:928))
        (PORT datab (695:695:695) (807:807:807))
        (PORT datac (190:190:190) (227:227:227))
        (PORT datad (688:688:688) (815:815:815))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[20\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (656:656:656))
        (PORT datab (556:556:556) (658:658:658))
        (PORT datac (346:346:346) (410:410:410))
        (PORT datad (575:575:575) (693:693:693))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[20\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (625:625:625))
        (PORT datab (597:597:597) (684:684:684))
        (PORT datad (420:420:420) (483:483:483))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (606:606:606))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (860:860:860) (985:985:985))
        (PORT sload (883:883:883) (997:997:997))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (547:547:547) (633:633:633))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT ena (3336:3336:3336) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2138:2138:2138) (2511:2511:2511))
        (PORT d[1] (2242:2242:2242) (2625:2625:2625))
        (PORT d[2] (2333:2333:2333) (2664:2664:2664))
        (PORT d[3] (2273:2273:2273) (2621:2621:2621))
        (PORT d[4] (1965:1965:1965) (2310:2310:2310))
        (PORT d[5] (2774:2774:2774) (3210:3210:3210))
        (PORT d[6] (1362:1362:1362) (1555:1555:1555))
        (PORT d[7] (2246:2246:2246) (2653:2653:2653))
        (PORT d[8] (1713:1713:1713) (2010:2010:2010))
        (PORT d[9] (846:846:846) (979:979:979))
        (PORT d[10] (1379:1379:1379) (1594:1594:1594))
        (PORT d[11] (1030:1030:1030) (1236:1236:1236))
        (PORT d[12] (1404:1404:1404) (1624:1624:1624))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (PORT ena (3333:3333:3333) (2961:2961:2961))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT d[0] (3336:3336:3336) (2962:2962:2962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (955:955:955) (1097:1097:1097))
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (PORT ena (3337:3337:3337) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2733:2733:2733))
        (PORT d[1] (2660:2660:2660) (3100:3100:3100))
        (PORT d[2] (2215:2215:2215) (2571:2571:2571))
        (PORT d[3] (2485:2485:2485) (2914:2914:2914))
        (PORT d[4] (2580:2580:2580) (3020:3020:3020))
        (PORT d[5] (2230:2230:2230) (2583:2583:2583))
        (PORT d[6] (2255:2255:2255) (2614:2614:2614))
        (PORT d[7] (2103:2103:2103) (2416:2416:2416))
        (PORT d[8] (1700:1700:1700) (1936:1936:1936))
        (PORT d[9] (2137:2137:2137) (2488:2488:2488))
        (PORT d[10] (1947:1947:1947) (2258:2258:2258))
        (PORT d[11] (2605:2605:2605) (3010:3010:3010))
        (PORT d[12] (2115:2115:2115) (2451:2451:2451))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT ena (3335:3335:3335) (2962:2962:2962))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3446:3446:3446))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT ena (3335:3335:3335) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2443:2443:2443))
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (PORT ena (3337:3337:3337) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (PORT d[0] (3337:3337:3337) (2962:2962:2962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (535:535:535) (617:617:617))
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (PORT ena (3310:3310:3310) (2942:2942:2942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2677:2677:2677))
        (PORT d[1] (493:493:493) (576:576:576))
        (PORT d[2] (2506:2506:2506) (2856:2856:2856))
        (PORT d[3] (1335:1335:1335) (1530:1530:1530))
        (PORT d[4] (821:821:821) (991:991:991))
        (PORT d[5] (2392:2392:2392) (2765:2765:2765))
        (PORT d[6] (1638:1638:1638) (1855:1855:1855))
        (PORT d[7] (2245:2245:2245) (2649:2649:2649))
        (PORT d[8] (1721:1721:1721) (2019:2019:2019))
        (PORT d[9] (971:971:971) (1115:1115:1115))
        (PORT d[10] (657:657:657) (756:756:756))
        (PORT d[11] (560:560:560) (645:645:645))
        (PORT d[12] (1090:1090:1090) (1265:1265:1265))
        (PORT clk (1388:1388:1388) (1412:1412:1412))
        (PORT ena (3307:3307:3307) (2941:2941:2941))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (PORT d[0] (3310:3310:3310) (2942:2942:2942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (800:800:800) (917:917:917))
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (PORT ena (3311:3311:3311) (2942:2942:2942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2557:2557:2557))
        (PORT d[1] (2856:2856:2856) (3324:3324:3324))
        (PORT d[2] (2212:2212:2212) (2564:2564:2564))
        (PORT d[3] (2517:2517:2517) (2952:2952:2952))
        (PORT d[4] (2768:2768:2768) (3235:3235:3235))
        (PORT d[5] (2238:2238:2238) (2591:2591:2591))
        (PORT d[6] (2446:2446:2446) (2830:2830:2830))
        (PORT d[7] (990:990:990) (1134:1134:1134))
        (PORT d[8] (1719:1719:1719) (1957:1957:1957))
        (PORT d[9] (2154:2154:2154) (2515:2515:2515))
        (PORT d[10] (1872:1872:1872) (2183:2183:2183))
        (PORT d[11] (2095:2095:2095) (2438:2438:2438))
        (PORT d[12] (2345:2345:2345) (2730:2730:2730))
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (PORT ena (3309:3309:3309) (2942:2942:2942))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2308:2308:2308))
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (PORT ena (3309:3309:3309) (2942:2942:2942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2633:2633:2633))
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (PORT ena (3311:3311:3311) (2942:2942:2942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (PORT d[0] (3311:3311:3311) (2942:2942:2942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2891:2891:2891))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT ena (1298:1298:1298) (1214:1214:1214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (2013:2013:2013))
        (PORT d[1] (1756:1756:1756) (2074:2074:2074))
        (PORT d[2] (2947:2947:2947) (3337:3337:3337))
        (PORT d[3] (1910:1910:1910) (2216:2216:2216))
        (PORT d[4] (1150:1150:1150) (1366:1366:1366))
        (PORT d[5] (2503:2503:2503) (2923:2923:2923))
        (PORT d[6] (1896:1896:1896) (2195:2195:2195))
        (PORT d[7] (1589:1589:1589) (1890:1890:1890))
        (PORT d[8] (1870:1870:1870) (2195:2195:2195))
        (PORT d[9] (1372:1372:1372) (1600:1600:1600))
        (PORT d[10] (1470:1470:1470) (1695:1695:1695))
        (PORT d[11] (1107:1107:1107) (1304:1304:1304))
        (PORT d[12] (1583:1583:1583) (1845:1845:1845))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (1295:1295:1295) (1213:1213:1213))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT d[0] (1298:1298:1298) (1214:1214:1214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1640:1640:1640))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT ena (1299:1299:1299) (1214:1214:1214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1456:1456:1456))
        (PORT d[1] (2668:2668:2668) (3040:3040:3040))
        (PORT d[2] (2024:2024:2024) (2356:2356:2356))
        (PORT d[3] (1501:1501:1501) (1760:1760:1760))
        (PORT d[4] (2032:2032:2032) (2396:2396:2396))
        (PORT d[5] (1501:1501:1501) (1745:1745:1745))
        (PORT d[6] (861:861:861) (1030:1030:1030))
        (PORT d[7] (1556:1556:1556) (1806:1806:1806))
        (PORT d[8] (1921:1921:1921) (2178:2178:2178))
        (PORT d[9] (2041:2041:2041) (2394:2394:2394))
        (PORT d[10] (2156:2156:2156) (2516:2516:2516))
        (PORT d[11] (2469:2469:2469) (2863:2863:2863))
        (PORT d[12] (1431:1431:1431) (1670:1670:1670))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT ena (1297:1297:1297) (1214:1214:1214))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (2280:2280:2280))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT ena (1297:1297:1297) (1214:1214:1214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2856:2856:2856))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT ena (1299:1299:1299) (1214:1214:1214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT d[0] (1299:1299:1299) (1214:1214:1214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[20\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1692:1692:1692))
        (PORT datab (882:882:882) (1041:1041:1041))
        (PORT datac (634:634:634) (727:727:727))
        (PORT datad (1328:1328:1328) (1536:1536:1536))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (733:733:733) (857:857:857))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT ena (3079:3079:3079) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1465:1465:1465))
        (PORT d[1] (812:812:812) (938:938:938))
        (PORT d[2] (1170:1170:1170) (1349:1349:1349))
        (PORT d[3] (821:821:821) (945:945:945))
        (PORT d[4] (1177:1177:1177) (1401:1401:1401))
        (PORT d[5] (2181:2181:2181) (2529:2529:2529))
        (PORT d[6] (3011:3011:3011) (3493:3493:3493))
        (PORT d[7] (2315:2315:2315) (2677:2677:2677))
        (PORT d[8] (1914:1914:1914) (2236:2236:2236))
        (PORT d[9] (852:852:852) (986:986:986))
        (PORT d[10] (871:871:871) (999:999:999))
        (PORT d[11] (825:825:825) (991:991:991))
        (PORT d[12] (862:862:862) (996:996:996))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT ena (3076:3076:3076) (2740:2740:2740))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT d[0] (3079:3079:3079) (2741:2741:2741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (808:808:808) (928:928:928))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT ena (3080:3080:3080) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (3405:3405:3405))
        (PORT d[1] (2220:2220:2220) (2539:2539:2539))
        (PORT d[2] (2626:2626:2626) (2989:2989:2989))
        (PORT d[3] (2018:2018:2018) (2354:2354:2354))
        (PORT d[4] (1262:1262:1262) (1483:1483:1483))
        (PORT d[5] (819:819:819) (944:944:944))
        (PORT d[6] (986:986:986) (1180:1180:1180))
        (PORT d[7] (1220:1220:1220) (1403:1403:1403))
        (PORT d[8] (2717:2717:2717) (3109:3109:3109))
        (PORT d[9] (1687:1687:1687) (1915:1915:1915))
        (PORT d[10] (2062:2062:2062) (2398:2398:2398))
        (PORT d[11] (1943:1943:1943) (2266:2266:2266))
        (PORT d[12] (2332:2332:2332) (2646:2646:2646))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT ena (3078:3078:3078) (2741:2741:2741))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3212:3212:3212) (3607:3607:3607))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT ena (3078:3078:3078) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2577:2577:2577))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT ena (3080:3080:3080) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT d[0] (3080:3080:3080) (2741:2741:2741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[20\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (923:923:923))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (447:447:447) (509:509:509))
        (PORT datad (861:861:861) (1014:1014:1014))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (643:643:643) (720:720:720))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (PORT sload (789:789:789) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[20\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (802:802:802))
        (PORT datab (534:534:534) (636:636:636))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (495:495:495) (581:581:581))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (385:385:385))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (230:230:230))
        (PORT datab (429:429:429) (495:495:495))
        (PORT datad (376:376:376) (463:463:463))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (514:514:514) (579:579:579))
        (PORT clrn (1152:1152:1152) (1159:1159:1159))
        (PORT sload (643:643:643) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[20\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (975:975:975))
        (PORT datab (486:486:486) (578:578:578))
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (609:609:609) (696:696:696))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[19\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (849:849:849))
        (PORT datab (694:694:694) (806:806:806))
        (PORT datac (746:746:746) (902:902:902))
        (PORT datad (198:198:198) (233:233:233))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[19\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1281:1281:1281))
        (PORT datab (355:355:355) (429:429:429))
        (PORT datac (532:532:532) (643:643:643))
        (PORT datad (731:731:731) (874:874:874))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[19\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (628:628:628))
        (PORT datab (331:331:331) (395:395:395))
        (PORT datad (446:446:446) (513:513:513))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (545:545:545) (611:611:611))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (860:860:860) (985:985:985))
        (PORT sload (883:883:883) (997:997:997))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1506:1506:1506))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT ena (2711:2711:2711) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (2109:2109:2109))
        (PORT d[1] (2129:2129:2129) (2517:2517:2517))
        (PORT d[2] (1847:1847:1847) (2119:2119:2119))
        (PORT d[3] (1839:1839:1839) (2149:2149:2149))
        (PORT d[4] (1245:1245:1245) (1501:1501:1501))
        (PORT d[5] (2238:2238:2238) (2599:2599:2599))
        (PORT d[6] (1485:1485:1485) (1714:1714:1714))
        (PORT d[7] (2616:2616:2616) (3071:3071:3071))
        (PORT d[8] (2156:2156:2156) (2511:2511:2511))
        (PORT d[9] (2853:2853:2853) (3333:3333:3333))
        (PORT d[10] (2657:2657:2657) (3128:3128:3128))
        (PORT d[11] (2747:2747:2747) (3267:3267:3267))
        (PORT d[12] (1830:1830:1830) (2129:2129:2129))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
        (PORT ena (2708:2708:2708) (2387:2387:2387))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT d[0] (2711:2711:2711) (2388:2388:2388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1432:1432:1432) (1659:1659:1659))
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (PORT ena (2712:2712:2712) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (2068:2068:2068))
        (PORT d[1] (1822:1822:1822) (2125:2125:2125))
        (PORT d[2] (1964:1964:1964) (2269:2269:2269))
        (PORT d[3] (2439:2439:2439) (2844:2844:2844))
        (PORT d[4] (2301:2301:2301) (2691:2691:2691))
        (PORT d[5] (2254:2254:2254) (2619:2619:2619))
        (PORT d[6] (1944:1944:1944) (2257:2257:2257))
        (PORT d[7] (2003:2003:2003) (2309:2309:2309))
        (PORT d[8] (1350:1350:1350) (1558:1558:1558))
        (PORT d[9] (1848:1848:1848) (2174:2174:2174))
        (PORT d[10] (1810:1810:1810) (2088:2088:2088))
        (PORT d[11] (1385:1385:1385) (1602:1602:1602))
        (PORT d[12] (1217:1217:1217) (1401:1401:1401))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT ena (2710:2710:2710) (2388:2388:2388))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (3201:3201:3201))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT ena (2710:2710:2710) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2855:2855:2855))
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (PORT ena (2712:2712:2712) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (PORT d[0] (2712:2712:2712) (2388:2388:2388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2932:2932:2932))
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (PORT ena (2595:2595:2595) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (2132:2132:2132))
        (PORT d[1] (1308:1308:1308) (1540:1540:1540))
        (PORT d[2] (1052:1052:1052) (1215:1215:1215))
        (PORT d[3] (1625:1625:1625) (1900:1900:1900))
        (PORT d[4] (1829:1829:1829) (2167:2167:2167))
        (PORT d[5] (1070:1070:1070) (1240:1240:1240))
        (PORT d[6] (2348:2348:2348) (2684:2684:2684))
        (PORT d[7] (1105:1105:1105) (1285:1285:1285))
        (PORT d[8] (2407:2407:2407) (2786:2786:2786))
        (PORT d[9] (2467:2467:2467) (2904:2904:2904))
        (PORT d[10] (2854:2854:2854) (3302:3302:3302))
        (PORT d[11] (2417:2417:2417) (2846:2846:2846))
        (PORT d[12] (2040:2040:2040) (2359:2359:2359))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
        (PORT ena (2592:2592:2592) (2295:2295:2295))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (PORT d[0] (2595:2595:2595) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (1077:1077:1077))
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (PORT ena (2596:2596:2596) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1686:1686:1686))
        (PORT d[1] (1116:1116:1116) (1306:1306:1306))
        (PORT d[2] (1997:1997:1997) (2310:2310:2310))
        (PORT d[3] (2359:2359:2359) (2778:2778:2778))
        (PORT d[4] (1978:1978:1978) (2302:2302:2302))
        (PORT d[5] (2109:2109:2109) (2418:2418:2418))
        (PORT d[6] (1126:1126:1126) (1313:1313:1313))
        (PORT d[7] (1077:1077:1077) (1251:1251:1251))
        (PORT d[8] (2247:2247:2247) (2573:2573:2573))
        (PORT d[9] (2284:2284:2284) (2659:2659:2659))
        (PORT d[10] (1034:1034:1034) (1203:1203:1203))
        (PORT d[11] (2769:2769:2769) (3214:3214:3214))
        (PORT d[12] (2109:2109:2109) (2424:2424:2424))
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (PORT ena (2594:2594:2594) (2296:2296:2296))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3702:3702:3702))
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (PORT ena (2594:2594:2594) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2673:2673:2673))
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (PORT ena (2596:2596:2596) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (PORT d[0] (2596:2596:2596) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1685:1685:1685) (1912:1912:1912))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (PORT ena (2607:2607:2607) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1650:1650:1650))
        (PORT d[1] (1449:1449:1449) (1699:1699:1699))
        (PORT d[2] (1586:1586:1586) (1818:1818:1818))
        (PORT d[3] (1955:1955:1955) (2272:2272:2272))
        (PORT d[4] (1869:1869:1869) (2221:2221:2221))
        (PORT d[5] (1311:1311:1311) (1523:1523:1523))
        (PORT d[6] (1514:1514:1514) (1734:1734:1734))
        (PORT d[7] (1624:1624:1624) (1871:1871:1871))
        (PORT d[8] (2052:2052:2052) (2389:2389:2389))
        (PORT d[9] (2114:2114:2114) (2494:2494:2494))
        (PORT d[10] (2386:2386:2386) (2777:2777:2777))
        (PORT d[11] (2123:2123:2123) (2523:2523:2523))
        (PORT d[12] (1522:1522:1522) (1774:1774:1774))
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (PORT ena (2604:2604:2604) (2314:2314:2314))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (PORT d[0] (2607:2607:2607) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1039:1039:1039) (1209:1209:1209))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (PORT ena (2608:2608:2608) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1650:1650:1650))
        (PORT d[1] (1489:1489:1489) (1743:1743:1743))
        (PORT d[2] (1446:1446:1446) (1684:1684:1684))
        (PORT d[3] (2326:2326:2326) (2730:2730:2730))
        (PORT d[4] (1669:1669:1669) (1946:1946:1946))
        (PORT d[5] (1566:1566:1566) (1798:1798:1798))
        (PORT d[6] (1640:1640:1640) (1898:1898:1898))
        (PORT d[7] (1617:1617:1617) (1865:1865:1865))
        (PORT d[8] (1569:1569:1569) (1795:1795:1795))
        (PORT d[9] (1733:1733:1733) (2035:2035:2035))
        (PORT d[10] (1534:1534:1534) (1764:1764:1764))
        (PORT d[11] (1474:1474:1474) (1703:1703:1703))
        (PORT d[12] (1553:1553:1553) (1775:1775:1775))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (PORT ena (2606:2606:2606) (2315:2315:2315))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (2050:2050:2050))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (PORT ena (2606:2606:2606) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2705:2705:2705))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (PORT ena (2608:2608:2608) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (PORT d[0] (2608:2608:2608) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1777:1777:1777))
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (PORT ena (2726:2726:2726) (2401:2401:2401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1981:1981:1981))
        (PORT d[1] (2119:2119:2119) (2507:2507:2507))
        (PORT d[2] (1963:1963:1963) (2247:2247:2247))
        (PORT d[3] (1935:1935:1935) (2247:2247:2247))
        (PORT d[4] (1273:1273:1273) (1526:1526:1526))
        (PORT d[5] (2232:2232:2232) (2592:2592:2592))
        (PORT d[6] (1299:1299:1299) (1499:1499:1499))
        (PORT d[7] (2598:2598:2598) (3048:3048:3048))
        (PORT d[8] (2467:2467:2467) (2872:2872:2872))
        (PORT d[9] (2965:2965:2965) (3457:3457:3457))
        (PORT d[10] (2644:2644:2644) (3112:3112:3112))
        (PORT d[11] (2532:2532:2532) (3011:3011:3011))
        (PORT d[12] (1811:1811:1811) (2103:2103:2103))
        (PORT clk (1338:1338:1338) (1361:1361:1361))
        (PORT ena (2723:2723:2723) (2400:2400:2400))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (PORT d[0] (2726:2726:2726) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1487:1487:1487))
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (PORT ena (2727:2727:2727) (2401:2401:2401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1577:1577:1577))
        (PORT d[1] (1684:1684:1684) (1976:1976:1976))
        (PORT d[2] (1809:1809:1809) (2099:2099:2099))
        (PORT d[3] (1774:1774:1774) (2098:2098:2098))
        (PORT d[4] (2116:2116:2116) (2478:2478:2478))
        (PORT d[5] (2253:2253:2253) (2618:2618:2618))
        (PORT d[6] (1850:1850:1850) (2149:2149:2149))
        (PORT d[7] (1852:1852:1852) (2138:2138:2138))
        (PORT d[8] (1357:1357:1357) (1566:1566:1566))
        (PORT d[9] (1808:1808:1808) (2126:2126:2126))
        (PORT d[10] (1806:1806:1806) (2079:2079:2079))
        (PORT d[11] (959:959:959) (1121:1121:1121))
        (PORT d[12] (1231:1231:1231) (1420:1420:1420))
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (PORT ena (2725:2725:2725) (2401:2401:2401))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1733:1733:1733))
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (PORT ena (2725:2725:2725) (2401:2401:2401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (3065:3065:3065))
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (PORT ena (2727:2727:2727) (2401:2401:2401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (PORT d[0] (2727:2727:2727) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[19\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1343:1343:1343))
        (PORT datab (836:836:836) (981:981:981))
        (PORT datac (999:999:999) (1117:1117:1117))
        (PORT datad (847:847:847) (968:968:968))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[19\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (963:963:963))
        (PORT datab (839:839:839) (984:984:984))
        (PORT datac (652:652:652) (717:717:717))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (636:636:636))
        (PORT datab (710:710:710) (839:839:839))
        (PORT datac (567:567:567) (676:676:676))
        (PORT datad (505:505:505) (576:576:576))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT asdata (577:577:577) (642:642:642))
        (PORT clrn (1157:1157:1157) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (718:718:718))
        (PORT datab (574:574:574) (690:690:690))
        (PORT datad (529:529:529) (641:641:641))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (649:649:649) (718:718:718))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (PORT sload (789:789:789) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[19\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (565:565:565))
        (PORT datab (537:537:537) (636:636:636))
        (PORT datac (618:618:618) (725:725:725))
        (PORT datad (354:354:354) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[19\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (885:885:885))
        (PORT datab (502:502:502) (599:599:599))
        (PORT datac (420:420:420) (489:489:489))
        (PORT datad (163:163:163) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (362:362:362))
        (PORT datab (422:422:422) (499:499:499))
        (PORT datad (537:537:537) (645:645:645))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT sload (786:786:786) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[19\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (648:648:648) (748:748:748))
        (PORT datac (467:467:467) (548:548:548))
        (PORT datad (759:759:759) (884:884:884))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_writedata\[26\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (654:654:654))
        (PORT datab (523:523:523) (608:608:608))
        (PORT datad (507:507:507) (578:578:578))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (547:547:547) (602:602:602))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (415:415:415) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2799:2799:2799))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (2632:2632:2632) (2331:2331:2331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (1273:1273:1273))
        (PORT d[1] (2351:2351:2351) (2741:2741:2741))
        (PORT d[2] (2074:2074:2074) (2385:2385:2385))
        (PORT d[3] (1054:1054:1054) (1243:1243:1243))
        (PORT d[4] (1797:1797:1797) (2129:2129:2129))
        (PORT d[5] (1524:1524:1524) (1788:1788:1788))
        (PORT d[6] (2713:2713:2713) (3171:3171:3171))
        (PORT d[7] (1430:1430:1430) (1652:1652:1652))
        (PORT d[8] (1680:1680:1680) (1923:1923:1923))
        (PORT d[9] (1864:1864:1864) (2196:2196:2196))
        (PORT d[10] (2878:2878:2878) (3322:3322:3322))
        (PORT d[11] (2088:2088:2088) (2477:2477:2477))
        (PORT d[12] (2123:2123:2123) (2474:2474:2474))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (2629:2629:2629) (2330:2330:2330))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT d[0] (2632:2632:2632) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (738:738:738) (868:868:868))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT ena (2633:2633:2633) (2331:2331:2331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1039:1039:1039) (1218:1218:1218))
        (PORT d[1] (1903:1903:1903) (2187:2187:2187))
        (PORT d[2] (2275:2275:2275) (2617:2617:2617))
        (PORT d[3] (774:774:774) (914:914:914))
        (PORT d[4] (2813:2813:2813) (3307:3307:3307))
        (PORT d[5] (1151:1151:1151) (1332:1332:1332))
        (PORT d[6] (2145:2145:2145) (2456:2456:2456))
        (PORT d[7] (1699:1699:1699) (1956:1956:1956))
        (PORT d[8] (1324:1324:1324) (1534:1534:1534))
        (PORT d[9] (931:931:931) (1069:1069:1069))
        (PORT d[10] (1351:1351:1351) (1553:1553:1553))
        (PORT d[11] (926:926:926) (1083:1083:1083))
        (PORT d[12] (1041:1041:1041) (1208:1208:1208))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (2631:2631:2631) (2331:2331:2331))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (693:693:693) (740:740:740))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (2631:2631:2631) (2331:2331:2331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (737:737:737) (857:857:857))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT ena (2633:2633:2633) (2331:2331:2331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT d[0] (2633:2633:2633) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2825:2825:2825) (3225:3225:3225))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (2210:2210:2210) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1877:1877:1877))
        (PORT d[1] (1308:1308:1308) (1544:1544:1544))
        (PORT d[2] (2759:2759:2759) (3145:3145:3145))
        (PORT d[3] (2032:2032:2032) (2363:2363:2363))
        (PORT d[4] (2250:2250:2250) (2661:2661:2661))
        (PORT d[5] (1430:1430:1430) (1673:1673:1673))
        (PORT d[6] (3476:3476:3476) (4047:4047:4047))
        (PORT d[7] (2268:2268:2268) (2589:2589:2589))
        (PORT d[8] (1713:1713:1713) (1997:1997:1997))
        (PORT d[9] (2036:2036:2036) (2395:2395:2395))
        (PORT d[10] (2016:2016:2016) (2349:2349:2349))
        (PORT d[11] (1878:1878:1878) (2237:2237:2237))
        (PORT d[12] (1769:1769:1769) (2053:2053:2053))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (2207:2207:2207) (1968:1968:1968))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT d[0] (2210:2210:2210) (1969:1969:1969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1291:1291:1291))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT ena (2211:2211:2211) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2312:2312:2312))
        (PORT d[1] (2778:2778:2778) (3188:3188:3188))
        (PORT d[2] (2763:2763:2763) (3150:3150:3150))
        (PORT d[3] (1964:1964:1964) (2316:2316:2316))
        (PORT d[4] (2532:2532:2532) (2923:2923:2923))
        (PORT d[5] (2062:2062:2062) (2388:2388:2388))
        (PORT d[6] (2404:2404:2404) (2779:2779:2779))
        (PORT d[7] (2379:2379:2379) (2722:2722:2722))
        (PORT d[8] (2861:2861:2861) (3267:3267:3267))
        (PORT d[9] (2103:2103:2103) (2430:2430:2430))
        (PORT d[10] (2573:2573:2573) (2952:2952:2952))
        (PORT d[11] (2169:2169:2169) (2515:2515:2515))
        (PORT d[12] (2381:2381:2381) (2725:2725:2725))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (2209:2209:2209) (1969:1969:1969))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2845:2845:2845))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (2209:2209:2209) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1635:1635:1635) (1927:1927:1927))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT ena (2211:2211:2211) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT d[0] (2211:2211:2211) (1969:1969:1969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (3408:3408:3408))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT ena (2397:2397:2397) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1936:1936:1936))
        (PORT d[1] (1092:1092:1092) (1289:1289:1289))
        (PORT d[2] (2937:2937:2937) (3353:3353:3353))
        (PORT d[3] (2208:2208:2208) (2566:2566:2566))
        (PORT d[4] (1704:1704:1704) (2044:2044:2044))
        (PORT d[5] (1439:1439:1439) (1679:1679:1679))
        (PORT d[6] (3478:3478:3478) (4048:4048:4048))
        (PORT d[7] (2460:2460:2460) (2808:2808:2808))
        (PORT d[8] (1891:1891:1891) (2207:2207:2207))
        (PORT d[9] (2185:2185:2185) (2565:2565:2565))
        (PORT d[10] (2334:2334:2334) (2715:2715:2715))
        (PORT d[11] (2072:2072:2072) (2456:2456:2456))
        (PORT d[12] (1941:1941:1941) (2248:2248:2248))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT ena (2394:2394:2394) (2137:2137:2137))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT d[0] (2397:2397:2397) (2138:2138:2138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (1094:1094:1094))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (2398:2398:2398) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1693:1693:1693))
        (PORT d[1] (2006:2006:2006) (2315:2315:2315))
        (PORT d[2] (1099:1099:1099) (1265:1265:1265))
        (PORT d[3] (1975:1975:1975) (2329:2329:2329))
        (PORT d[4] (2519:2519:2519) (2919:2919:2919))
        (PORT d[5] (2235:2235:2235) (2582:2582:2582))
        (PORT d[6] (2591:2591:2591) (2994:2994:2994))
        (PORT d[7] (1055:1055:1055) (1220:1220:1220))
        (PORT d[8] (3052:3052:3052) (3485:3485:3485))
        (PORT d[9] (2285:2285:2285) (2637:2637:2637))
        (PORT d[10] (2433:2433:2433) (2794:2794:2794))
        (PORT d[11] (2534:2534:2534) (2933:2933:2933))
        (PORT d[12] (2568:2568:2568) (2936:2936:2936))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT ena (2396:2396:2396) (2138:2138:2138))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3704:3704:3704))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT ena (2396:2396:2396) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1917:1917:1917))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (2398:2398:2398) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT d[0] (2398:2398:2398) (2138:2138:2138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[26\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (660:660:660))
        (PORT datab (721:721:721) (862:862:862))
        (PORT datac (570:570:570) (645:645:645))
        (PORT datad (236:236:236) (300:300:300))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (2176:2176:2176))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT ena (1990:1990:1990) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2634:2634:2634))
        (PORT d[1] (1829:1829:1829) (2148:2148:2148))
        (PORT d[2] (1694:1694:1694) (1949:1949:1949))
        (PORT d[3] (1623:1623:1623) (1886:1886:1886))
        (PORT d[4] (1704:1704:1704) (2036:2036:2036))
        (PORT d[5] (1554:1554:1554) (1822:1822:1822))
        (PORT d[6] (2566:2566:2566) (2993:2993:2993))
        (PORT d[7] (1576:1576:1576) (1816:1816:1816))
        (PORT d[8] (1787:1787:1787) (2054:2054:2054))
        (PORT d[9] (1786:1786:1786) (2087:2087:2087))
        (PORT d[10] (2188:2188:2188) (2541:2541:2541))
        (PORT d[11] (1759:1759:1759) (2086:2086:2086))
        (PORT d[12] (1621:1621:1621) (1898:1898:1898))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (PORT ena (1987:1987:1987) (1770:1770:1770))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT d[0] (1990:1990:1990) (1771:1771:1771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1423:1423:1423))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (1991:1991:1991) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2420:2420:2420))
        (PORT d[1] (1506:1506:1506) (1732:1732:1732))
        (PORT d[2] (1900:1900:1900) (2189:2189:2189))
        (PORT d[3] (2068:2068:2068) (2411:2411:2411))
        (PORT d[4] (2428:2428:2428) (2873:2873:2873))
        (PORT d[5] (1814:1814:1814) (2095:2095:2095))
        (PORT d[6] (1794:1794:1794) (2061:2061:2061))
        (PORT d[7] (1671:1671:1671) (1921:1921:1921))
        (PORT d[8] (1532:1532:1532) (1772:1772:1772))
        (PORT d[9] (2127:2127:2127) (2412:2412:2412))
        (PORT d[10] (1206:1206:1206) (1387:1387:1387))
        (PORT d[11] (1421:1421:1421) (1648:1648:1648))
        (PORT d[12] (1235:1235:1235) (1418:1418:1418))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT ena (1989:1989:1989) (1771:1771:1771))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1980:1980:1980))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT ena (1989:1989:1989) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1453:1453:1453))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (1991:1991:1991) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT d[0] (1991:1991:1991) (1771:1771:1771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[26\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (909:909:909))
        (PORT datab (254:254:254) (327:327:327))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1130:1130:1130) (1279:1279:1279))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (232:232:232))
        (PORT datab (796:796:796) (937:937:937))
        (PORT datac (607:607:607) (706:706:706))
        (PORT datad (937:937:937) (1101:1101:1101))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (637:637:637))
        (PORT datab (707:707:707) (835:835:835))
        (PORT datac (570:570:570) (679:679:679))
        (PORT datad (377:377:377) (441:441:441))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT asdata (482:482:482) (539:539:539))
        (PORT clrn (1157:1157:1157) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (702:702:702))
        (PORT datab (568:568:568) (682:682:682))
        (PORT datad (540:540:540) (655:655:655))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (457:457:457))
        (PORT datab (510:510:510) (611:611:611))
        (PORT datac (707:707:707) (837:837:837))
        (PORT datad (617:617:617) (709:709:709))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT ena (755:755:755) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (543:543:543) (615:615:615))
        (PORT clrn (1152:1152:1152) (1159:1159:1159))
        (PORT sload (643:643:643) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[18\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (452:452:452))
        (PORT datab (552:552:552) (668:668:668))
        (PORT datac (532:532:532) (616:616:616))
        (PORT datad (729:729:729) (872:872:872))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[18\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (630:630:630))
        (PORT datab (433:433:433) (501:501:501))
        (PORT datad (422:422:422) (481:481:481))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (925:925:925) (1037:1037:1037))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (860:860:860) (985:985:985))
        (PORT sload (883:883:883) (997:997:997))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[18\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (722:722:722))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (488:488:488) (576:576:576))
        (PORT datad (797:797:797) (948:948:948))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_writedata\[25\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (594:594:594))
        (PORT datab (523:523:523) (608:608:608))
        (PORT datad (500:500:500) (563:563:563))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (632:632:632) (699:699:699))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (415:415:415) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1926:1926:1926))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT ena (2968:2968:2968) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2506:2506:2506))
        (PORT d[1] (2496:2496:2496) (2941:2941:2941))
        (PORT d[2] (2319:2319:2319) (2644:2644:2644))
        (PORT d[3] (1623:1623:1623) (1891:1891:1891))
        (PORT d[4] (1493:1493:1493) (1787:1787:1787))
        (PORT d[5] (1511:1511:1511) (1778:1778:1778))
        (PORT d[6] (1128:1128:1128) (1306:1306:1306))
        (PORT d[7] (2049:2049:2049) (2413:2413:2413))
        (PORT d[8] (2320:2320:2320) (2704:2704:2704))
        (PORT d[9] (696:696:696) (814:814:814))
        (PORT d[10] (3041:3041:3041) (3573:3573:3573))
        (PORT d[11] (2704:2704:2704) (3214:3214:3214))
        (PORT d[12] (1221:1221:1221) (1412:1412:1412))
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (PORT ena (2965:2965:2965) (2616:2616:2616))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT d[0] (2968:2968:2968) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1287:1287:1287))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT ena (2969:2969:2969) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1861:1861:1861))
        (PORT d[1] (883:883:883) (1033:1033:1033))
        (PORT d[2] (1667:1667:1667) (1945:1945:1945))
        (PORT d[3] (2807:2807:2807) (3261:3261:3261))
        (PORT d[4] (1950:1950:1950) (2291:2291:2291))
        (PORT d[5] (2782:2782:2782) (3221:3221:3221))
        (PORT d[6] (2336:2336:2336) (2709:2709:2709))
        (PORT d[7] (2363:2363:2363) (2717:2717:2717))
        (PORT d[8] (1696:1696:1696) (1950:1950:1950))
        (PORT d[9] (1648:1648:1648) (1941:1941:1941))
        (PORT d[10] (2006:2006:2006) (2314:2314:2314))
        (PORT d[11] (848:848:848) (992:992:992))
        (PORT d[12] (1440:1440:1440) (1659:1659:1659))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT ena (2967:2967:2967) (2617:2617:2617))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (3276:3276:3276))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT ena (2967:2967:2967) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1982:1982:1982))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT ena (2969:2969:2969) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT d[0] (2969:2969:2969) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (359:359:359) (411:411:411))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT ena (3319:3319:3319) (2950:2950:2950))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2493:2493:2493))
        (PORT d[1] (2232:2232:2232) (2610:2610:2610))
        (PORT d[2] (2481:2481:2481) (2826:2826:2826))
        (PORT d[3] (1356:1356:1356) (1560:1560:1560))
        (PORT d[4] (1955:1955:1955) (2297:2297:2297))
        (PORT d[5] (2391:2391:2391) (2764:2764:2764))
        (PORT d[6] (1484:1484:1484) (1684:1684:1684))
        (PORT d[7] (2254:2254:2254) (2662:2662:2662))
        (PORT d[8] (1707:1707:1707) (1999:1999:1999))
        (PORT d[9] (1003:1003:1003) (1164:1164:1164))
        (PORT d[10] (1380:1380:1380) (1595:1595:1595))
        (PORT d[11] (2089:2089:2089) (2458:2458:2458))
        (PORT d[12] (1241:1241:1241) (1431:1431:1431))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (PORT ena (3316:3316:3316) (2949:2949:2949))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT d[0] (3319:3319:3319) (2950:2950:2950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1249:1249:1249))
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (PORT ena (3320:3320:3320) (2950:2950:2950))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2572:2572:2572))
        (PORT d[1] (2842:2842:2842) (3309:3309:3309))
        (PORT d[2] (2201:2201:2201) (2549:2549:2549))
        (PORT d[3] (2510:2510:2510) (2945:2945:2945))
        (PORT d[4] (2754:2754:2754) (3220:3220:3220))
        (PORT d[5] (2237:2237:2237) (2590:2590:2590))
        (PORT d[6] (2440:2440:2440) (2823:2823:2823))
        (PORT d[7] (818:818:818) (939:939:939))
        (PORT d[8] (1602:1602:1602) (1834:1834:1834))
        (PORT d[9] (2151:2151:2151) (2508:2508:2508))
        (PORT d[10] (1884:1884:1884) (2201:2201:2201))
        (PORT d[11] (2604:2604:2604) (3009:3009:3009))
        (PORT d[12] (2180:2180:2180) (2543:2543:2543))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT ena (3318:3318:3318) (2950:2950:2950))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2293:2293:2293))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT ena (3318:3318:3318) (2950:2950:2950))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1566:1566:1566))
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (PORT ena (3320:3320:3320) (2950:2950:2950))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (PORT d[0] (3320:3320:3320) (2950:2950:2950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1916:1916:1916))
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (PORT ena (2930:2930:2930) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2473:2473:2473))
        (PORT d[1] (2519:2519:2519) (2973:2973:2973))
        (PORT d[2] (2017:2017:2017) (2308:2308:2308))
        (PORT d[3] (2320:2320:2320) (2683:2683:2683))
        (PORT d[4] (1497:1497:1497) (1789:1789:1789))
        (PORT d[5] (1558:1558:1558) (1827:1827:1827))
        (PORT d[6] (994:994:994) (1155:1155:1155))
        (PORT d[7] (1868:1868:1868) (2203:2203:2203))
        (PORT d[8] (2173:2173:2173) (2534:2534:2534))
        (PORT d[9] (3197:3197:3197) (3717:3717:3717))
        (PORT d[10] (2433:2433:2433) (2858:2858:2858))
        (PORT d[11] (2703:2703:2703) (3214:3214:3214))
        (PORT d[12] (2000:2000:2000) (2320:2320:2320))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (PORT ena (2927:2927:2927) (2578:2578:2578))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (PORT d[0] (2930:2930:2930) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1454:1454:1454))
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (PORT ena (2931:2931:2931) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (2118:2118:2118))
        (PORT d[1] (2061:2061:2061) (2411:2411:2411))
        (PORT d[2] (1584:1584:1584) (1842:1842:1842))
        (PORT d[3] (2500:2500:2500) (2921:2921:2921))
        (PORT d[4] (1947:1947:1947) (2288:2288:2288))
        (PORT d[5] (2420:2420:2420) (2796:2796:2796))
        (PORT d[6] (2160:2160:2160) (2507:2507:2507))
        (PORT d[7] (2206:2206:2206) (2538:2538:2538))
        (PORT d[8] (1535:1535:1535) (1763:1763:1763))
        (PORT d[9] (1636:1636:1636) (1923:1923:1923))
        (PORT d[10] (1806:1806:1806) (2076:2076:2076))
        (PORT d[11] (599:599:599) (712:712:712))
        (PORT d[12] (1044:1044:1044) (1206:1206:1206))
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (PORT ena (2929:2929:2929) (2579:2579:2579))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1402:1402:1402))
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (PORT ena (2929:2929:2929) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1832:1832:1832))
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (PORT ena (2931:2931:2931) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (PORT d[0] (2931:2931:2931) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1932:1932:1932))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT ena (2962:2962:2962) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2501:2501:2501))
        (PORT d[1] (2520:2520:2520) (2974:2974:2974))
        (PORT d[2] (2318:2318:2318) (2643:2643:2643))
        (PORT d[3] (2183:2183:2183) (2535:2535:2535))
        (PORT d[4] (1497:1497:1497) (1788:1788:1788))
        (PORT d[5] (1545:1545:1545) (1811:1811:1811))
        (PORT d[6] (1295:1295:1295) (1496:1496:1496))
        (PORT d[7] (2036:2036:2036) (2397:2397:2397))
        (PORT d[8] (2184:2184:2184) (2549:2549:2549))
        (PORT d[9] (3198:3198:3198) (3718:3718:3718))
        (PORT d[10] (3030:3030:3030) (3559:3559:3559))
        (PORT d[11] (2184:2184:2184) (2619:2619:2619))
        (PORT d[12] (1209:1209:1209) (1394:1394:1394))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (PORT ena (2959:2959:2959) (2603:2603:2603))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (2962:2962:2962) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1457:1457:1457))
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT ena (2963:2963:2963) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (2135:2135:2135))
        (PORT d[1] (2062:2062:2062) (2412:2412:2412))
        (PORT d[2] (1654:1654:1654) (1931:1931:1931))
        (PORT d[3] (2642:2642:2642) (3079:3079:3079))
        (PORT d[4] (2465:2465:2465) (2873:2873:2873))
        (PORT d[5] (2603:2603:2603) (3016:3016:3016))
        (PORT d[6] (2174:2174:2174) (2527:2527:2527))
        (PORT d[7] (2217:2217:2217) (2553:2553:2553))
        (PORT d[8] (1548:1548:1548) (1783:1783:1783))
        (PORT d[9] (1619:1619:1619) (1904:1904:1904))
        (PORT d[10] (2008:2008:2008) (2318:2318:2318))
        (PORT d[11] (598:598:598) (711:711:711))
        (PORT d[12] (1439:1439:1439) (1658:1658:1658))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT ena (2961:2961:2961) (2604:2604:2604))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3396:3396:3396))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT ena (2961:2961:2961) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1690:1690:1690))
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT ena (2963:2963:2963) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT d[0] (2963:2963:2963) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[25\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (676:676:676))
        (PORT datab (1346:1346:1346) (1578:1578:1578))
        (PORT datac (1205:1205:1205) (1428:1428:1428))
        (PORT datad (577:577:577) (648:648:648))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[25\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (658:658:658))
        (PORT datab (655:655:655) (752:752:752))
        (PORT datac (1328:1328:1328) (1551:1551:1551))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (320:320:320))
        (PORT datab (1036:1036:1036) (1212:1212:1212))
        (PORT datac (739:739:739) (866:866:866))
        (PORT datad (790:790:790) (936:936:936))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (673:673:673))
        (PORT datab (554:554:554) (630:630:630))
        (PORT datac (400:400:400) (476:476:476))
        (PORT datad (388:388:388) (436:436:436))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT ena (873:873:873) (810:810:810))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT sload (786:786:786) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[17\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (768:768:768))
        (PORT datab (140:140:140) (189:189:189))
        (PORT datac (779:779:779) (914:914:914))
        (PORT datad (390:390:390) (481:481:481))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[17\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (411:411:411))
        (PORT datab (702:702:702) (832:832:832))
        (PORT datad (280:280:280) (321:321:321))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (391:391:391) (436:436:436))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (1215:1215:1215) (1372:1372:1372))
        (PORT sload (1038:1038:1038) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[17\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (607:607:607))
        (PORT datab (859:859:859) (1009:1009:1009))
        (PORT datac (522:522:522) (620:620:620))
        (PORT datad (560:560:560) (649:649:649))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_writedata\[24\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (350:350:350))
        (PORT datab (220:220:220) (264:264:264))
        (PORT datad (207:207:207) (246:246:246))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (523:523:523) (575:575:575))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (838:838:838) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (532:532:532) (615:615:615))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (PORT ena (3817:3817:3817) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (2481:2481:2481))
        (PORT d[1] (1458:1458:1458) (1721:1721:1721))
        (PORT d[2] (2339:2339:2339) (2668:2668:2668))
        (PORT d[3] (2262:2262:2262) (2607:2607:2607))
        (PORT d[4] (1936:1936:1936) (2273:2273:2273))
        (PORT d[5] (2361:2361:2361) (2730:2730:2730))
        (PORT d[6] (1356:1356:1356) (1545:1545:1545))
        (PORT d[7] (2042:2042:2042) (2410:2410:2410))
        (PORT d[8] (1543:1543:1543) (1817:1817:1817))
        (PORT d[9] (866:866:866) (1007:1007:1007))
        (PORT d[10] (1372:1372:1372) (1587:1587:1587))
        (PORT d[11] (1029:1029:1029) (1235:1235:1235))
        (PORT d[12] (1246:1246:1246) (1437:1437:1437))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
        (PORT ena (3814:3814:3814) (3346:3346:3346))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (PORT d[0] (3817:3817:3817) (3347:3347:3347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1257:1257:1257))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT ena (3818:3818:3818) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2549:2549:2549))
        (PORT d[1] (2586:2586:2586) (3003:3003:3003))
        (PORT d[2] (2181:2181:2181) (2528:2528:2528))
        (PORT d[3] (2319:2319:2319) (2724:2724:2724))
        (PORT d[4] (2738:2738:2738) (3202:3202:3202))
        (PORT d[5] (2218:2218:2218) (2570:2570:2570))
        (PORT d[6] (2269:2269:2269) (2630:2630:2630))
        (PORT d[7] (2102:2102:2102) (2415:2415:2415))
        (PORT d[8] (1525:1525:1525) (1736:1736:1736))
        (PORT d[9] (2144:2144:2144) (2500:2500:2500))
        (PORT d[10] (1688:1688:1688) (1969:1969:1969))
        (PORT d[11] (2102:2102:2102) (2446:2446:2446))
        (PORT d[12] (2114:2114:2114) (2450:2450:2450))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (PORT ena (3816:3816:3816) (3347:3347:3347))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (2116:2116:2116))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (PORT ena (3816:3816:3816) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1552:1552:1552))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT ena (3818:3818:3818) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT d[0] (3818:3818:3818) (3347:3347:3347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2487:2487:2487))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT ena (2424:2424:2424) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1883:1883:1883))
        (PORT d[1] (1315:1315:1315) (1562:1562:1562))
        (PORT d[2] (2032:2032:2032) (2311:2311:2311))
        (PORT d[3] (1795:1795:1795) (2084:2084:2084))
        (PORT d[4] (1678:1678:1678) (2005:2005:2005))
        (PORT d[5] (1483:1483:1483) (1722:1722:1722))
        (PORT d[6] (2154:2154:2154) (2462:2462:2462))
        (PORT d[7] (1437:1437:1437) (1656:1656:1656))
        (PORT d[8] (1918:1918:1918) (2238:2238:2238))
        (PORT d[9] (2104:2104:2104) (2484:2484:2484))
        (PORT d[10] (2369:2369:2369) (2761:2761:2761))
        (PORT d[11] (2003:2003:2003) (2405:2405:2405))
        (PORT d[12] (1831:1831:1831) (2121:2121:2121))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (PORT ena (2421:2421:2421) (2152:2152:2152))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT d[0] (2424:2424:2424) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (911:911:911) (1076:1076:1076))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT ena (2425:2425:2425) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1453:1453:1453))
        (PORT d[1] (1319:1319:1319) (1554:1554:1554))
        (PORT d[2] (1433:1433:1433) (1670:1670:1670))
        (PORT d[3] (2359:2359:2359) (2774:2774:2774))
        (PORT d[4] (1504:1504:1504) (1766:1766:1766))
        (PORT d[5] (1918:1918:1918) (2200:2200:2200))
        (PORT d[6] (1414:1414:1414) (1627:1627:1627))
        (PORT d[7] (1459:1459:1459) (1695:1695:1695))
        (PORT d[8] (1884:1884:1884) (2152:2152:2152))
        (PORT d[9] (1571:1571:1571) (1845:1845:1845))
        (PORT d[10] (1848:1848:1848) (2133:2133:2133))
        (PORT d[11] (1803:1803:1803) (2079:2079:2079))
        (PORT d[12] (1918:1918:1918) (2197:2197:2197))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT ena (2423:2423:2423) (2153:2153:2153))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2275:2275:2275))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT ena (2423:2423:2423) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1667:1667:1667))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT ena (2425:2425:2425) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT d[0] (2425:2425:2425) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (2115:2115:2115))
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (PORT ena (3152:3152:3152) (2776:2776:2776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1531:1531:1531))
        (PORT d[1] (1467:1467:1467) (1733:1733:1733))
        (PORT d[2] (1016:1016:1016) (1185:1185:1185))
        (PORT d[3] (1615:1615:1615) (1885:1885:1885))
        (PORT d[4] (1824:1824:1824) (2149:2149:2149))
        (PORT d[5] (851:851:851) (992:992:992))
        (PORT d[6] (504:504:504) (595:595:595))
        (PORT d[7] (2216:2216:2216) (2599:2599:2599))
        (PORT d[8] (2395:2395:2395) (2738:2738:2738))
        (PORT d[9] (526:526:526) (623:623:623))
        (PORT d[10] (685:685:685) (798:798:798))
        (PORT d[11] (2217:2217:2217) (2663:2663:2663))
        (PORT d[12] (1023:1023:1023) (1187:1187:1187))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT ena (3149:3149:3149) (2775:2775:2775))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (PORT d[0] (3152:3152:3152) (2776:2776:2776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (859:859:859) (991:991:991))
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (PORT ena (3153:3153:3153) (2776:2776:2776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2352:2352:2352))
        (PORT d[1] (2240:2240:2240) (2612:2612:2612))
        (PORT d[2] (1835:1835:1835) (2139:2139:2139))
        (PORT d[3] (2820:2820:2820) (3281:3281:3281))
        (PORT d[4] (2635:2635:2635) (3061:3061:3061))
        (PORT d[5] (2800:2800:2800) (3238:3238:3238))
        (PORT d[6] (847:847:847) (993:993:993))
        (PORT d[7] (2393:2393:2393) (2751:2751:2751))
        (PORT d[8] (1717:1717:1717) (1974:1974:1974))
        (PORT d[9] (1682:1682:1682) (1982:1982:1982))
        (PORT d[10] (2199:2199:2199) (2539:2539:2539))
        (PORT d[11] (421:421:421) (507:507:507))
        (PORT d[12] (893:893:893) (1037:1037:1037))
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (PORT ena (3151:3151:3151) (2776:2776:2776))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3600:3600:3600))
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (PORT ena (3151:3151:3151) (2776:2776:2776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1840:1840:1840))
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (PORT ena (3153:3153:3153) (2776:2776:2776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (PORT d[0] (3153:3153:3153) (2776:2776:2776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[24\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1132:1132:1132))
        (PORT datab (1012:1012:1012) (1185:1185:1185))
        (PORT datac (1008:1008:1008) (1160:1160:1160))
        (PORT datad (186:186:186) (217:217:217))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2649:2649:2649))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (2607:2607:2607) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1908:1908:1908))
        (PORT d[1] (1478:1478:1478) (1745:1745:1745))
        (PORT d[2] (2055:2055:2055) (2339:2339:2339))
        (PORT d[3] (2301:2301:2301) (2663:2663:2663))
        (PORT d[4] (1823:1823:1823) (2163:2163:2163))
        (PORT d[5] (1661:1661:1661) (1919:1919:1919))
        (PORT d[6] (2160:2160:2160) (2469:2469:2469))
        (PORT d[7] (1429:1429:1429) (1647:1647:1647))
        (PORT d[8] (2057:2057:2057) (2396:2396:2396))
        (PORT d[9] (2274:2274:2274) (2686:2686:2686))
        (PORT d[10] (2545:2545:2545) (2964:2964:2964))
        (PORT d[11] (2136:2136:2136) (2543:2543:2543))
        (PORT d[12] (1855:1855:1855) (2151:2151:2151))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT ena (2604:2604:2604) (2310:2310:2310))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (2607:2607:2607) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1256:1256:1256))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2608:2608:2608) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1423:1423:1423))
        (PORT d[1] (1844:1844:1844) (2145:2145:2145))
        (PORT d[2] (1817:1817:1817) (2109:2109:2109))
        (PORT d[3] (2360:2360:2360) (2775:2775:2775))
        (PORT d[4] (1811:1811:1811) (2110:2110:2110))
        (PORT d[5] (1925:1925:1925) (2208:2208:2208))
        (PORT d[6] (1422:1422:1422) (1640:1640:1640))
        (PORT d[7] (1437:1437:1437) (1670:1670:1670))
        (PORT d[8] (2059:2059:2059) (2357:2357:2357))
        (PORT d[9] (1930:1930:1930) (2260:2260:2260))
        (PORT d[10] (1835:1835:1835) (2115:2115:2115))
        (PORT d[11] (1956:1956:1956) (2249:2249:2249))
        (PORT d[12] (1932:1932:1932) (2218:2218:2218))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (2606:2606:2606) (2311:2311:2311))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (3531:3531:3531))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (2606:2606:2606) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1664:1664:1664))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2608:2608:2608) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT d[0] (2608:2608:2608) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[24\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1286:1286:1286))
        (PORT datab (610:610:610) (704:704:704))
        (PORT datac (252:252:252) (285:285:285))
        (PORT datad (832:832:832) (925:925:925))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (716:716:716))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datad (461:461:461) (525:525:525))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (490:490:490))
        (PORT datac (468:468:468) (533:533:533))
        (PORT datad (523:523:523) (630:630:630))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte3_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT ena (873:873:873) (810:810:810))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte2_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT sload (786:786:786) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[16\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (607:607:607))
        (PORT datab (578:578:578) (676:676:676))
        (PORT datac (835:835:835) (978:978:978))
        (PORT datad (645:645:645) (759:759:759))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[19\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (904:904:904))
        (PORT datab (473:473:473) (545:545:545))
        (PORT datad (364:364:364) (421:421:421))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (424:424:424))
        (PORT datac (1612:1612:1612) (1879:1879:1879))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[19\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (549:549:549) (660:660:660))
        (PORT datac (458:458:458) (543:543:543))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (459:459:459))
        (PORT datab (370:370:370) (428:428:428))
        (PORT datac (391:391:391) (474:474:474))
        (PORT datad (552:552:552) (657:657:657))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT asdata (644:644:644) (730:730:730))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[18\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (382:382:382) (448:448:448))
        (PORT datac (649:649:649) (764:764:764))
        (PORT datad (539:539:539) (640:640:640))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[18\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (613:613:613))
        (PORT datab (537:537:537) (631:631:631))
        (PORT datac (614:614:614) (709:709:709))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT ena (808:808:808) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[14\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (768:768:768))
        (PORT datab (520:520:520) (625:625:625))
        (PORT datad (355:355:355) (403:403:403))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (444:444:444) (483:483:483))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (PORT sload (799:799:799) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[14\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (654:654:654))
        (PORT datab (486:486:486) (580:580:580))
        (PORT datac (373:373:373) (456:456:456))
        (PORT datad (577:577:577) (695:695:695))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[14\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (335:335:335))
        (PORT datab (699:699:699) (829:829:829))
        (PORT datad (282:282:282) (321:321:321))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (380:380:380) (425:425:425))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (1215:1215:1215) (1372:1372:1372))
        (PORT sload (1038:1038:1038) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_mem_byte_en\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (424:424:424))
        (PORT datab (541:541:541) (629:629:629))
        (PORT datac (129:129:129) (162:162:162))
        (PORT datad (343:343:343) (399:399:399))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (740:740:740) (857:857:857))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT ena (2886:2886:2886) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1292:1292:1292))
        (PORT d[1] (1300:1300:1300) (1488:1488:1488))
        (PORT d[2] (2086:2086:2086) (2374:2374:2374))
        (PORT d[3] (979:979:979) (1123:1123:1123))
        (PORT d[4] (1008:1008:1008) (1212:1212:1212))
        (PORT d[5] (1989:1989:1989) (2310:2310:2310))
        (PORT d[6] (2862:2862:2862) (3327:3327:3327))
        (PORT d[7] (2941:2941:2941) (3384:3384:3384))
        (PORT d[8] (715:715:715) (822:822:822))
        (PORT d[9] (2667:2667:2667) (3086:3086:3086))
        (PORT d[10] (2065:2065:2065) (2400:2400:2400))
        (PORT d[11] (1744:1744:1744) (2074:2074:2074))
        (PORT d[12] (1172:1172:1172) (1348:1348:1348))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (PORT ena (2883:2883:2883) (2568:2568:2568))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT d[0] (2886:2886:2886) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1423:1423:1423))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT ena (2887:2887:2887) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (3396:3396:3396))
        (PORT d[1] (2212:2212:2212) (2531:2531:2531))
        (PORT d[2] (2431:2431:2431) (2767:2767:2767))
        (PORT d[3] (1846:1846:1846) (2163:2163:2163))
        (PORT d[4] (1091:1091:1091) (1283:1283:1283))
        (PORT d[5] (812:812:812) (933:933:933))
        (PORT d[6] (1010:1010:1010) (1212:1212:1212))
        (PORT d[7] (1213:1213:1213) (1399:1399:1399))
        (PORT d[8] (2696:2696:2696) (3086:3086:3086))
        (PORT d[9] (1680:1680:1680) (1911:1911:1911))
        (PORT d[10] (2220:2220:2220) (2529:2529:2529))
        (PORT d[11] (2240:2240:2240) (2601:2601:2601))
        (PORT d[12] (2172:2172:2172) (2469:2469:2469))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT ena (2885:2885:2885) (2569:2569:2569))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2796:2796:2796))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT ena (2885:2885:2885) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1799:1799:1799))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT ena (2887:2887:2887) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT d[0] (2887:2887:2887) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2967:2967:2967))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (2845:2845:2845) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (1061:1061:1061))
        (PORT d[1] (866:866:866) (1015:1015:1015))
        (PORT d[2] (2243:2243:2243) (2573:2573:2573))
        (PORT d[3] (872:872:872) (1034:1034:1034))
        (PORT d[4] (1815:1815:1815) (2150:2150:2150))
        (PORT d[5] (1541:1541:1541) (1807:1807:1807))
        (PORT d[6] (2331:2331:2331) (2728:2728:2728))
        (PORT d[7] (1606:1606:1606) (1852:1852:1852))
        (PORT d[8] (1865:1865:1865) (2133:2133:2133))
        (PORT d[9] (2049:2049:2049) (2409:2409:2409))
        (PORT d[10] (2672:2672:2672) (3125:3125:3125))
        (PORT d[11] (2266:2266:2266) (2674:2674:2674))
        (PORT d[12] (2284:2284:2284) (2653:2653:2653))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (2842:2842:2842) (2514:2514:2514))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (2845:2845:2845) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (578:578:578) (679:679:679))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT ena (2846:2846:2846) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (853:853:853) (1009:1009:1009))
        (PORT d[1] (677:677:677) (792:792:792))
        (PORT d[2] (689:689:689) (815:815:815))
        (PORT d[3] (572:572:572) (680:680:680))
        (PORT d[4] (755:755:755) (887:887:887))
        (PORT d[5] (1310:1310:1310) (1507:1507:1507))
        (PORT d[6] (656:656:656) (770:770:770))
        (PORT d[7] (666:666:666) (781:781:781))
        (PORT d[8] (691:691:691) (814:814:814))
        (PORT d[9] (834:834:834) (975:975:975))
        (PORT d[10] (551:551:551) (656:656:656))
        (PORT d[11] (588:588:588) (701:701:701))
        (PORT d[12] (1048:1048:1048) (1210:1210:1210))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (2844:2844:2844) (2515:2515:2515))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1800:1800:1800))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (2844:2844:2844) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (555:555:555) (650:650:650))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT ena (2846:2846:2846) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT d[0] (2846:2846:2846) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2987:2987:2987))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT ena (3071:3071:3071) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (892:892:892) (1050:1050:1050))
        (PORT d[1] (1035:1035:1035) (1204:1204:1204))
        (PORT d[2] (2418:2418:2418) (2770:2770:2770))
        (PORT d[3] (847:847:847) (997:997:997))
        (PORT d[4] (1779:1779:1779) (2112:2112:2112))
        (PORT d[5] (652:652:652) (763:763:763))
        (PORT d[6] (2540:2540:2540) (2970:2970:2970))
        (PORT d[7] (889:889:889) (1036:1036:1036))
        (PORT d[8] (1888:1888:1888) (2162:2162:2162))
        (PORT d[9] (2250:2250:2250) (2644:2644:2644))
        (PORT d[10] (3324:3324:3324) (3822:3822:3822))
        (PORT d[11] (2284:2284:2284) (2696:2696:2696))
        (PORT d[12] (2609:2609:2609) (3022:3022:3022))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
        (PORT ena (3068:3068:3068) (2710:2710:2710))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT d[0] (3071:3071:3071) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (547:547:547) (639:639:639))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT ena (3072:3072:3072) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1336:1336:1336))
        (PORT d[1] (681:681:681) (799:799:799))
        (PORT d[2] (692:692:692) (806:806:806))
        (PORT d[3] (593:593:593) (708:708:708))
        (PORT d[4] (760:760:760) (895:895:895))
        (PORT d[5] (1318:1318:1318) (1515:1515:1515))
        (PORT d[6] (662:662:662) (779:779:779))
        (PORT d[7] (659:659:659) (773:773:773))
        (PORT d[8] (1164:1164:1164) (1349:1349:1349))
        (PORT d[9] (996:996:996) (1162:1162:1162))
        (PORT d[10] (531:531:531) (629:629:629))
        (PORT d[11] (587:587:587) (701:701:701))
        (PORT d[12] (568:568:568) (673:673:673))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT ena (3070:3070:3070) (2711:2711:2711))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (358:358:358) (354:354:354))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT ena (3070:3070:3070) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (723:723:723) (839:839:839))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT ena (3072:3072:3072) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT d[0] (3072:3072:3072) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2995:2995:2995))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT ena (2835:2835:2835) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (900:900:900) (1060:1060:1060))
        (PORT d[1] (1038:1038:1038) (1202:1202:1202))
        (PORT d[2] (2561:2561:2561) (2925:2925:2925))
        (PORT d[3] (869:869:869) (1028:1028:1028))
        (PORT d[4] (1648:1648:1648) (1961:1961:1961))
        (PORT d[5] (658:658:658) (769:769:769))
        (PORT d[6] (2528:2528:2528) (2950:2950:2950))
        (PORT d[7] (1594:1594:1594) (1836:1836:1836))
        (PORT d[8] (1891:1891:1891) (2167:2167:2167))
        (PORT d[9] (2241:2241:2241) (2631:2631:2631))
        (PORT d[10] (3160:3160:3160) (3641:3641:3641))
        (PORT d[11] (2296:2296:2296) (2715:2715:2715))
        (PORT d[12] (2304:2304:2304) (2683:2683:2683))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (2832:2832:2832) (2507:2507:2507))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT d[0] (2835:2835:2835) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (687:687:687) (796:796:796))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT ena (2836:2836:2836) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1339:1339:1339))
        (PORT d[1] (663:663:663) (773:773:773))
        (PORT d[2] (708:708:708) (825:825:825))
        (PORT d[3] (583:583:583) (689:689:689))
        (PORT d[4] (744:744:744) (873:873:873))
        (PORT d[5] (1327:1327:1327) (1528:1528:1528))
        (PORT d[6] (656:656:656) (770:770:770))
        (PORT d[7] (679:679:679) (800:800:800))
        (PORT d[8] (1493:1493:1493) (1724:1724:1724))
        (PORT d[9] (970:970:970) (1128:1128:1128))
        (PORT d[10] (551:551:551) (655:655:655))
        (PORT d[11] (584:584:584) (695:695:695))
        (PORT d[12] (1206:1206:1206) (1393:1393:1393))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT ena (2834:2834:2834) (2508:2508:2508))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (525:525:525) (548:548:548))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT ena (2834:2834:2834) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (725:725:725) (844:844:844))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT ena (2836:2836:2836) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT d[0] (2836:2836:2836) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[13\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (767:767:767))
        (PORT datab (477:477:477) (563:563:563))
        (PORT datac (481:481:481) (565:565:565))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (821:821:821))
        (PORT datab (196:196:196) (237:237:237))
        (PORT datac (1993:1993:1993) (2298:2298:2298))
        (PORT datad (307:307:307) (356:356:356))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (1037:1037:1037))
        (PORT datac (816:816:816) (964:964:964))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[10\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (188:188:188))
        (PORT datac (639:639:639) (751:751:751))
        (PORT datad (349:349:349) (422:422:422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (847:847:847) (966:966:966))
        (PORT datad (526:526:526) (619:619:619))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (414:414:414))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (873:873:873))
        (PORT datab (321:321:321) (393:393:393))
        (PORT datac (479:479:479) (561:561:561))
        (PORT datad (502:502:502) (600:600:600))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (940:940:940))
        (PORT datab (403:403:403) (476:476:476))
        (PORT datac (638:638:638) (745:745:745))
        (PORT datad (490:490:490) (576:576:576))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1075:1075:1075) (1189:1189:1189))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (434:434:434))
        (PORT datab (497:497:497) (595:595:595))
        (PORT datad (508:508:508) (599:599:599))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (580:580:580) (679:679:679))
        (PORT datad (127:127:127) (152:152:152))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (856:856:856) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[33\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datac (771:771:771) (906:906:906))
        (PORT datad (589:589:589) (689:689:689))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|DRsize\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[15\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2113:2113:2113) (1856:1856:1856))
        (PORT datab (570:570:570) (660:660:660))
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[12\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (350:350:350))
        (PORT datab (706:706:706) (836:836:836))
        (PORT datad (184:184:184) (220:220:220))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (635:635:635) (719:719:719))
        (PORT sload (771:771:771) (859:859:859))
        (PORT ena (861:861:861) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1400:1400:1400))
        (PORT datad (382:382:382) (451:451:451))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[12\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datac (338:338:338) (409:409:409))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1221:1221:1221))
        (PORT datad (527:527:527) (620:620:620))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (552:552:552) (635:635:635))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (939:939:939) (1047:1047:1047))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (593:593:593))
        (PORT datab (540:540:540) (646:646:646))
        (PORT datac (640:640:640) (731:731:731))
        (PORT datad (416:416:416) (487:487:487))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (746:746:746) (813:813:813))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[13\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (423:423:423))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datac (638:638:638) (750:750:750))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (988:988:988))
        (PORT datac (669:669:669) (792:792:792))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[14\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (612:612:612))
        (PORT datac (500:500:500) (595:595:595))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[15\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (380:380:380))
        (PORT datab (684:684:684) (797:797:797))
        (PORT datac (361:361:361) (423:423:423))
        (PORT datad (619:619:619) (733:733:733))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1169:1169:1169))
        (PORT datad (529:529:529) (622:622:622))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[15\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (437:437:437))
        (PORT datac (632:632:632) (729:729:729))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (331:331:331))
        (PORT datab (1317:1317:1317) (1569:1569:1569))
        (PORT datad (363:363:363) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_byteenable\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (202:202:202) (260:260:260))
        (PORT datac (495:495:495) (586:586:586))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (361:361:361) (413:413:413))
        (PORT d[1] (203:203:203) (235:235:235))
        (PORT d[2] (491:491:491) (550:550:550))
        (PORT d[3] (499:499:499) (564:564:564))
        (PORT d[4] (360:360:360) (414:414:414))
        (PORT d[5] (503:503:503) (576:576:576))
        (PORT d[6] (531:531:531) (611:611:611))
        (PORT d[7] (513:513:513) (584:584:584))
        (PORT d[9] (512:512:512) (584:584:584))
        (PORT d[10] (356:356:356) (408:408:408))
        (PORT d[11] (518:518:518) (597:597:597))
        (PORT d[12] (518:518:518) (597:597:597))
        (PORT d[13] (355:355:355) (406:406:406))
        (PORT d[14] (504:504:504) (579:579:579))
        (PORT d[15] (517:517:517) (592:592:592))
        (PORT d[16] (377:377:377) (439:439:439))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (793:793:793) (821:821:821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (378:378:378) (436:436:436))
        (PORT d[1] (212:212:212) (249:249:249))
        (PORT d[2] (214:214:214) (252:252:252))
        (PORT d[3] (371:371:371) (429:429:429))
        (PORT d[4] (217:217:217) (255:255:255))
        (PORT d[5] (211:211:211) (248:248:248))
        (PORT d[6] (212:212:212) (249:249:249))
        (PORT d[7] (217:217:217) (254:254:254))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT ena (790:790:790) (820:820:820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (721:721:721) (750:750:750))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT ena (790:790:790) (820:820:820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (745:745:745) (726:726:726))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT ena (790:790:790) (820:820:820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (352:352:352) (396:396:396))
        (PORT d[1] (358:358:358) (397:397:397))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (793:793:793) (821:821:821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT d[0] (793:793:793) (821:821:821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (766:766:766))
        (PORT datab (526:526:526) (624:624:624))
        (PORT datac (788:788:788) (915:915:915))
        (PORT datad (507:507:507) (576:576:576))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1075:1075:1075) (1189:1189:1189))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (866:866:866))
        (PORT datab (533:533:533) (632:632:632))
        (PORT datac (306:306:306) (372:372:372))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (930:930:930))
        (PORT datab (430:430:430) (507:507:507))
        (PORT datac (622:622:622) (733:733:733))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (227:227:227) (269:269:269))
        (PORT datac (687:687:687) (828:828:828))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT sload (544:544:544) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (533:533:533) (632:632:632))
        (PORT datac (305:305:305) (372:372:372))
        (PORT datad (701:701:701) (833:833:833))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (293:293:293))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (363:363:363) (443:443:443))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (367:367:367))
        (PORT datab (637:637:637) (746:746:746))
        (PORT datac (131:131:131) (173:173:173))
        (PORT datad (418:418:418) (481:481:481))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (710:710:710) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT asdata (477:477:477) (527:527:527))
        (PORT ena (797:797:797) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (762:762:762))
        (PORT datab (387:387:387) (466:466:466))
        (PORT datac (304:304:304) (367:367:367))
        (PORT datad (856:856:856) (1006:1006:1006))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (689:689:689) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (494:494:494))
        (PORT datab (328:328:328) (400:400:400))
        (PORT datac (121:121:121) (165:165:165))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (527:527:527))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (624:624:624) (728:728:728))
        (PORT datad (414:414:414) (477:477:477))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (710:710:710) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT asdata (385:385:385) (433:433:433))
        (PORT ena (705:705:705) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (594:594:594))
        (PORT datab (367:367:367) (428:428:428))
        (PORT datac (520:520:520) (626:626:626))
        (PORT datad (211:211:211) (260:260:260))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (746:746:746) (813:813:813))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[11\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (450:450:450))
        (PORT datac (638:638:638) (751:751:751))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (635:635:635))
        (PORT datab (584:584:584) (698:698:698))
        (PORT datac (497:497:497) (572:572:572))
        (PORT datad (691:691:691) (812:812:812))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT asdata (466:466:466) (523:523:523))
        (PORT clrn (1157:1157:1157) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (704:704:704))
        (PORT datab (568:568:568) (683:683:683))
        (PORT datad (538:538:538) (653:653:653))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[13\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (420:420:420))
        (PORT datab (501:501:501) (599:599:599))
        (PORT datac (425:425:425) (491:491:491))
        (PORT datad (386:386:386) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (404:404:404))
        (PORT datab (351:351:351) (433:433:433))
        (PORT datad (167:167:167) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (500:500:500))
        (PORT datab (323:323:323) (372:372:372))
        (PORT datac (357:357:357) (426:426:426))
        (PORT datad (606:606:606) (714:714:714))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (857:857:857) (954:954:954))
        (PORT clrn (1152:1152:1152) (1159:1159:1159))
        (PORT sload (643:643:643) (720:720:720))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[13\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (744:744:744))
        (PORT datab (207:207:207) (266:266:266))
        (PORT datac (787:787:787) (932:932:932))
        (PORT datad (817:817:817) (958:958:958))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[17\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (549:549:549) (634:634:634))
        (PORT datac (686:686:686) (779:779:779))
        (PORT datad (366:366:366) (428:428:428))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[17\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1276:1276:1276))
        (PORT datab (960:960:960) (1095:1095:1095))
        (PORT datac (1317:1317:1317) (1485:1485:1485))
        (PORT datad (1016:1016:1016) (1178:1178:1178))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[17\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1198:1198:1198))
        (PORT datab (1066:1066:1066) (1203:1203:1203))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (850:850:850) (985:985:985))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[17\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (900:900:900) (1062:1062:1062))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[17\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (614:614:614))
        (PORT datab (537:537:537) (631:631:631))
        (PORT datac (614:614:614) (709:709:709))
        (PORT datad (334:334:334) (388:388:388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT ena (808:808:808) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[13\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (768:768:768))
        (PORT datab (511:511:511) (601:601:601))
        (PORT datad (358:358:358) (408:408:408))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (448:448:448) (486:486:486))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (PORT sload (799:799:799) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (453:453:453))
        (PORT datab (554:554:554) (670:670:670))
        (PORT datac (658:658:658) (774:774:774))
        (PORT datad (728:728:728) (871:871:871))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[13\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (444:444:444))
        (PORT datab (348:348:348) (415:415:415))
        (PORT datad (819:819:819) (961:961:961))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (839:839:839) (948:948:948))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT sclr (346:346:346) (402:402:402))
        (PORT sload (778:778:778) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2617:2617:2617))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (PORT ena (1345:1345:1345) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (2211:2211:2211))
        (PORT d[1] (2088:2088:2088) (2364:2364:2364))
        (PORT d[2] (2198:2198:2198) (2474:2474:2474))
        (PORT d[3] (1972:1972:1972) (2300:2300:2300))
        (PORT d[4] (1182:1182:1182) (1400:1400:1400))
        (PORT d[5] (1926:1926:1926) (2254:2254:2254))
        (PORT d[6] (2149:2149:2149) (2494:2494:2494))
        (PORT d[7] (2113:2113:2113) (2447:2447:2447))
        (PORT d[8] (2352:2352:2352) (2648:2648:2648))
        (PORT d[9] (1271:1271:1271) (1487:1487:1487))
        (PORT d[10] (1781:1781:1781) (2048:2048:2048))
        (PORT d[11] (1469:1469:1469) (1722:1722:1722))
        (PORT d[12] (1988:1988:1988) (2283:2283:2283))
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (PORT ena (1342:1342:1342) (1241:1241:1241))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (PORT d[0] (1345:1345:1345) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (2157:2157:2157))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (PORT ena (1346:1346:1346) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1933:1933:1933))
        (PORT d[1] (2133:2133:2133) (2430:2430:2430))
        (PORT d[2] (2073:2073:2073) (2340:2340:2340))
        (PORT d[3] (1420:1420:1420) (1659:1659:1659))
        (PORT d[4] (2325:2325:2325) (2746:2746:2746))
        (PORT d[5] (2096:2096:2096) (2370:2370:2370))
        (PORT d[6] (1531:1531:1531) (1765:1765:1765))
        (PORT d[7] (2117:2117:2117) (2432:2432:2432))
        (PORT d[8] (1960:1960:1960) (2252:2252:2252))
        (PORT d[9] (2046:2046:2046) (2334:2334:2334))
        (PORT d[10] (2176:2176:2176) (2465:2465:2465))
        (PORT d[11] (1896:1896:1896) (2199:2199:2199))
        (PORT d[12] (2221:2221:2221) (2539:2539:2539))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (PORT ena (1344:1344:1344) (1242:1242:1242))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (2120:2120:2120))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (PORT ena (1344:1344:1344) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (2135:2135:2135))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (PORT ena (1346:1346:1346) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (PORT d[0] (1346:1346:1346) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2608:2608:2608))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (1493:1493:1493) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2584:2584:2584))
        (PORT d[1] (2423:2423:2423) (2746:2746:2746))
        (PORT d[2] (2242:2242:2242) (2537:2537:2537))
        (PORT d[3] (1789:1789:1789) (2094:2094:2094))
        (PORT d[4] (1181:1181:1181) (1399:1399:1399))
        (PORT d[5] (1945:1945:1945) (2281:2281:2281))
        (PORT d[6] (1981:1981:1981) (2308:2308:2308))
        (PORT d[7] (2470:2470:2470) (2850:2850:2850))
        (PORT d[8] (2712:2712:2712) (3057:3057:3057))
        (PORT d[9] (1232:1232:1232) (1447:1447:1447))
        (PORT d[10] (1497:1497:1497) (1724:1724:1724))
        (PORT d[11] (1665:1665:1665) (1946:1946:1946))
        (PORT d[12] (2191:2191:2191) (2516:2516:2516))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (1490:1490:1490) (1375:1375:1375))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT d[0] (1493:1493:1493) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2470:2470:2470))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT ena (1494:1494:1494) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1689:1689:1689))
        (PORT d[1] (2455:2455:2455) (2790:2790:2790))
        (PORT d[2] (2398:2398:2398) (2706:2706:2706))
        (PORT d[3] (1160:1160:1160) (1367:1367:1367))
        (PORT d[4] (2521:2521:2521) (2967:2967:2967))
        (PORT d[5] (2286:2286:2286) (2582:2582:2582))
        (PORT d[6] (1723:1723:1723) (1992:1992:1992))
        (PORT d[7] (2448:2448:2448) (2804:2804:2804))
        (PORT d[8] (2309:2309:2309) (2646:2646:2646))
        (PORT d[9] (2114:2114:2114) (2425:2425:2425))
        (PORT d[10] (2529:2529:2529) (2864:2864:2864))
        (PORT d[11] (2065:2065:2065) (2388:2388:2388))
        (PORT d[12] (2141:2141:2141) (2449:2449:2449))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (1492:1492:1492) (1376:1376:1376))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1741:1741:1741))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (1492:1492:1492) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (3003:3003:3003))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT ena (1494:1494:1494) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT d[0] (1494:1494:1494) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1671:1671:1671))
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (PORT ena (2264:2264:2264) (2031:2031:2031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1493:1493:1493))
        (PORT d[1] (1502:1502:1502) (1732:1732:1732))
        (PORT d[2] (1541:1541:1541) (1765:1765:1765))
        (PORT d[3] (1822:1822:1822) (2091:2091:2091))
        (PORT d[4] (1477:1477:1477) (1766:1766:1766))
        (PORT d[5] (1904:1904:1904) (2222:2222:2222))
        (PORT d[6] (2879:2879:2879) (3346:3346:3346))
        (PORT d[7] (2388:2388:2388) (2755:2755:2755))
        (PORT d[8] (1846:1846:1846) (2099:2099:2099))
        (PORT d[9] (2000:2000:2000) (2334:2334:2334))
        (PORT d[10] (1878:1878:1878) (2181:2181:2181))
        (PORT d[11] (2041:2041:2041) (2394:2394:2394))
        (PORT d[12] (1651:1651:1651) (1886:1886:1886))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (PORT ena (2261:2261:2261) (2030:2030:2030))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (PORT d[0] (2264:2264:2264) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1584:1584:1584))
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (PORT ena (2265:2265:2265) (2031:2031:2031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2768:2768:2768))
        (PORT d[1] (1661:1661:1661) (1904:1904:1904))
        (PORT d[2] (1916:1916:1916) (2190:2190:2190))
        (PORT d[3] (1495:1495:1495) (1758:1758:1758))
        (PORT d[4] (2260:2260:2260) (2640:2640:2640))
        (PORT d[5] (1643:1643:1643) (1879:1879:1879))
        (PORT d[6] (2015:2015:2015) (2323:2323:2323))
        (PORT d[7] (1973:1973:1973) (2278:2278:2278))
        (PORT d[8] (1976:1976:1976) (2264:2264:2264))
        (PORT d[9] (1876:1876:1876) (2123:2123:2123))
        (PORT d[10] (1675:1675:1675) (1911:1911:1911))
        (PORT d[11] (2190:2190:2190) (2524:2524:2524))
        (PORT d[12] (1649:1649:1649) (1882:1882:1882))
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (PORT ena (2263:2263:2263) (2031:2031:2031))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2545:2545:2545))
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (PORT ena (2263:2263:2263) (2031:2031:2031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1920:1920:1920))
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (PORT ena (2265:2265:2265) (2031:2031:2031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (PORT d[0] (2265:2265:2265) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (2178:2178:2178))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (PORT ena (1980:1980:1980) (1763:1763:1763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2783:2783:2783))
        (PORT d[1] (1827:1827:1827) (2142:2142:2142))
        (PORT d[2] (1724:1724:1724) (1979:1979:1979))
        (PORT d[3] (1603:1603:1603) (1866:1866:1866))
        (PORT d[4] (1731:1731:1731) (2072:2072:2072))
        (PORT d[5] (1654:1654:1654) (1921:1921:1921))
        (PORT d[6] (2677:2677:2677) (3116:3116:3116))
        (PORT d[7] (1534:1534:1534) (1759:1759:1759))
        (PORT d[8] (1490:1490:1490) (1724:1724:1724))
        (PORT d[9] (1677:1677:1677) (1976:1976:1976))
        (PORT d[10] (2175:2175:2175) (2522:2522:2522))
        (PORT d[11] (1600:1600:1600) (1901:1901:1901))
        (PORT d[12] (1620:1620:1620) (1899:1899:1899))
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (PORT ena (1977:1977:1977) (1762:1762:1762))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (PORT d[0] (1980:1980:1980) (1763:1763:1763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2366:2366:2366))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT ena (1981:1981:1981) (1763:1763:1763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2436:2436:2436))
        (PORT d[1] (1510:1510:1510) (1742:1742:1742))
        (PORT d[2] (1758:1758:1758) (2032:2032:2032))
        (PORT d[3] (1926:1926:1926) (2258:2258:2258))
        (PORT d[4] (2448:2448:2448) (2888:2888:2888))
        (PORT d[5] (1827:1827:1827) (2111:2111:2111))
        (PORT d[6] (1794:1794:1794) (2057:2057:2057))
        (PORT d[7] (1508:1508:1508) (1738:1738:1738))
        (PORT d[8] (1522:1522:1522) (1765:1765:1765))
        (PORT d[9] (2135:2135:2135) (2421:2421:2421))
        (PORT d[10] (1197:1197:1197) (1377:1377:1377))
        (PORT d[11] (1426:1426:1426) (1659:1659:1659))
        (PORT d[12] (1391:1391:1391) (1603:1603:1603))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (PORT ena (1979:1979:1979) (1763:1763:1763))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1399:1399:1399))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (PORT ena (1979:1979:1979) (1763:1763:1763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1171:1171:1171))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT ena (1981:1981:1981) (1763:1763:1763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT d[0] (1981:1981:1981) (1763:1763:1763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[12\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1375:1375:1375))
        (PORT datab (956:956:956) (1134:1134:1134))
        (PORT datac (757:757:757) (856:856:856))
        (PORT datad (1746:1746:1746) (2011:2011:2011))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[12\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1806:1806:1806) (2103:2103:2103))
        (PORT datab (1759:1759:1759) (2035:2035:2035))
        (PORT datac (1081:1081:1081) (1251:1251:1251))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[12\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (840:840:840))
        (PORT datab (667:667:667) (781:781:781))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[12\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (478:478:478) (559:559:559))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (232:232:232))
        (PORT datab (349:349:349) (409:409:409))
        (PORT datad (377:377:377) (464:464:464))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT clrn (1152:1152:1152) (1159:1159:1159))
        (PORT sload (643:643:643) (720:720:720))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[12\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (980:980:980))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (493:493:493) (590:590:590))
        (PORT datad (609:609:609) (696:696:696))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[10\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (449:449:449))
        (PORT datab (852:852:852) (979:979:979))
        (PORT datac (751:751:751) (898:898:898))
        (PORT datad (504:504:504) (575:575:575))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (1106:1106:1106) (1248:1248:1248))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (482:482:482) (538:538:538))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (489:489:489) (545:545:545))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|counter_snapshot\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (313:313:313) (370:370:370))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (PORT ena (618:618:618) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT asdata (648:648:648) (733:733:733))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (PORT ena (618:618:618) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (742:742:742))
        (PORT datab (686:686:686) (811:811:811))
        (PORT datad (683:683:683) (812:812:812))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[11\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (732:732:732))
        (PORT datab (172:172:172) (210:210:210))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT asdata (532:532:532) (606:606:606))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[11\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (240:240:240) (306:306:306))
        (PORT datad (392:392:392) (469:469:469))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1700:1700:1700))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2715:2715:2715) (2391:2391:2391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1394:1394:1394))
        (PORT d[1] (2318:2318:2318) (2738:2738:2738))
        (PORT d[2] (1854:1854:1854) (2127:2127:2127))
        (PORT d[3] (2147:2147:2147) (2490:2490:2490))
        (PORT d[4] (1300:1300:1300) (1564:1564:1564))
        (PORT d[5] (1738:1738:1738) (2030:2030:2030))
        (PORT d[6] (1505:1505:1505) (1741:1741:1741))
        (PORT d[7] (1727:1727:1727) (2044:2044:2044))
        (PORT d[8] (2140:2140:2140) (2494:2494:2494))
        (PORT d[9] (3037:3037:3037) (3545:3545:3545))
        (PORT d[10] (2653:2653:2653) (3118:3118:3118))
        (PORT d[11] (2341:2341:2341) (2795:2795:2795))
        (PORT d[12] (1829:1829:1829) (2132:2132:2132))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (2712:2712:2712) (2390:2390:2390))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT d[0] (2715:2715:2715) (2391:2391:2391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1438:1438:1438))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (2716:2716:2716) (2391:2391:2391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1902:1902:1902))
        (PORT d[1] (1878:1878:1878) (2202:2202:2202))
        (PORT d[2] (1820:1820:1820) (2109:2109:2109))
        (PORT d[3] (2316:2316:2316) (2712:2712:2712))
        (PORT d[4] (2298:2298:2298) (2685:2685:2685))
        (PORT d[5] (2248:2248:2248) (2603:2603:2603))
        (PORT d[6] (1962:1962:1962) (2278:2278:2278))
        (PORT d[7] (2024:2024:2024) (2331:2331:2331))
        (PORT d[8] (1188:1188:1188) (1365:1365:1365))
        (PORT d[9] (1860:1860:1860) (2185:2185:2185))
        (PORT d[10] (1603:1603:1603) (1845:1845:1845))
        (PORT d[11] (939:939:939) (1099:1099:1099))
        (PORT d[12] (1053:1053:1053) (1217:1217:1217))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2714:2714:2714) (2391:2391:2391))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (3065:3065:3065))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2714:2714:2714) (2391:2391:2391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1340:1340:1340))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (2716:2716:2716) (2391:2391:2391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (2716:2716:2716) (2391:2391:2391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (2221:2221:2221))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (PORT ena (2751:2751:2751) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1940:1940:1940))
        (PORT d[1] (1921:1921:1921) (2276:2276:2276))
        (PORT d[2] (1946:1946:1946) (2225:2225:2225))
        (PORT d[3] (1808:1808:1808) (2110:2110:2110))
        (PORT d[4] (1290:1290:1290) (1544:1544:1544))
        (PORT d[5] (2053:2053:2053) (2385:2385:2385))
        (PORT d[6] (1493:1493:1493) (1726:1726:1726))
        (PORT d[7] (2413:2413:2413) (2832:2832:2832))
        (PORT d[8] (2280:2280:2280) (2656:2656:2656))
        (PORT d[9] (2947:2947:2947) (3438:3438:3438))
        (PORT d[10] (2623:2623:2623) (3083:3083:3083))
        (PORT d[11] (2561:2561:2561) (3053:3053:3053))
        (PORT d[12] (1653:1653:1653) (1930:1930:1930))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (PORT ena (2748:2748:2748) (2419:2419:2419))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (PORT d[0] (2751:2751:2751) (2420:2420:2420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1659:1659:1659))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (PORT ena (2752:2752:2752) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1779:1779:1779))
        (PORT d[1] (1665:1665:1665) (1954:1954:1954))
        (PORT d[2] (1665:1665:1665) (1935:1935:1935))
        (PORT d[3] (2129:2129:2129) (2496:2496:2496))
        (PORT d[4] (2109:2109:2109) (2470:2470:2470))
        (PORT d[5] (2064:2064:2064) (2394:2394:2394))
        (PORT d[6] (1966:1966:1966) (2282:2282:2282))
        (PORT d[7] (1981:1981:1981) (2286:2286:2286))
        (PORT d[8] (1366:1366:1366) (1576:1576:1576))
        (PORT d[9] (1845:1845:1845) (2169:2169:2169))
        (PORT d[10] (1978:1978:1978) (2278:2278:2278))
        (PORT d[11] (1125:1125:1125) (1307:1307:1307))
        (PORT d[12] (1235:1235:1235) (1421:1421:1421))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (PORT ena (2750:2750:2750) (2420:2420:2420))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1753:1753:1753))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (PORT ena (2750:2750:2750) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1502:1502:1502))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (PORT ena (2752:2752:2752) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (PORT d[0] (2752:2752:2752) (2420:2420:2420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (2251:2251:2251))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT ena (2421:2421:2421) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1667:1667:1667))
        (PORT d[1] (1437:1437:1437) (1683:1683:1683))
        (PORT d[2] (1752:1752:1752) (2000:2000:2000))
        (PORT d[3] (1815:1815:1815) (2122:2122:2122))
        (PORT d[4] (2010:2010:2010) (2380:2380:2380))
        (PORT d[5] (1474:1474:1474) (1706:1706:1706))
        (PORT d[6] (1835:1835:1835) (2100:2100:2100))
        (PORT d[7] (1632:1632:1632) (1874:1874:1874))
        (PORT d[8] (2202:2202:2202) (2552:2552:2552))
        (PORT d[9] (2107:2107:2107) (2484:2484:2484))
        (PORT d[10] (2256:2256:2256) (2635:2635:2635))
        (PORT d[11] (1978:1978:1978) (2370:2370:2370))
        (PORT d[12] (1520:1520:1520) (1772:1772:1772))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT ena (2418:2418:2418) (2153:2153:2153))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT d[0] (2421:2421:2421) (2154:2154:2154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1865:1865:1865))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT ena (2422:2422:2422) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1391:1391:1391) (1642:1642:1642))
        (PORT d[1] (1340:1340:1340) (1578:1578:1578))
        (PORT d[2] (1459:1459:1459) (1702:1702:1702))
        (PORT d[3] (2213:2213:2213) (2612:2612:2612))
        (PORT d[4] (1673:1673:1673) (1950:1950:1950))
        (PORT d[5] (1715:1715:1715) (1970:1970:1970))
        (PORT d[6] (1691:1691:1691) (1938:1938:1938))
        (PORT d[7] (1629:1629:1629) (1883:1883:1883))
        (PORT d[8] (1861:1861:1861) (2134:2134:2134))
        (PORT d[9] (1744:1744:1744) (2047:2047:2047))
        (PORT d[10] (1693:1693:1693) (1950:1950:1950))
        (PORT d[11] (1807:1807:1807) (2086:2086:2086))
        (PORT d[12] (1699:1699:1699) (1943:1943:1943))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT ena (2420:2420:2420) (2154:2154:2154))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3484:3484:3484))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT ena (2420:2420:2420) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1311:1311:1311))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT ena (2422:2422:2422) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT d[0] (2422:2422:2422) (2154:2154:2154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (2200:2200:2200))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2938:2938:2938) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1770:1770:1770))
        (PORT d[1] (2061:2061:2061) (2425:2425:2425))
        (PORT d[2] (1674:1674:1674) (1923:1923:1923))
        (PORT d[3] (1798:1798:1798) (2103:2103:2103))
        (PORT d[4] (1615:1615:1615) (1916:1916:1916))
        (PORT d[5] (2060:2060:2060) (2397:2397:2397))
        (PORT d[6] (1492:1492:1492) (1720:1720:1720))
        (PORT d[7] (2418:2418:2418) (2843:2843:2843))
        (PORT d[8] (2453:2453:2453) (2857:2857:2857))
        (PORT d[9] (2807:2807:2807) (3278:3278:3278))
        (PORT d[10] (2624:2624:2624) (3083:3083:3083))
        (PORT d[11] (2563:2563:2563) (3057:3057:3057))
        (PORT d[12] (1632:1632:1632) (1900:1900:1900))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT ena (2935:2935:2935) (2584:2584:2584))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT d[0] (2938:2938:2938) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1597:1597:1597) (1838:1838:1838))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (2939:2939:2939) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1754:1754:1754))
        (PORT d[1] (1542:1542:1542) (1814:1814:1814))
        (PORT d[2] (1678:1678:1678) (1950:1950:1950))
        (PORT d[3] (1928:1928:1928) (2260:2260:2260))
        (PORT d[4] (1772:1772:1772) (2076:2076:2076))
        (PORT d[5] (2055:2055:2055) (2386:2386:2386))
        (PORT d[6] (1967:1967:1967) (2283:2283:2283))
        (PORT d[7] (1710:1710:1710) (1982:1982:1982))
        (PORT d[8] (1508:1508:1508) (1730:1730:1730))
        (PORT d[9] (1853:1853:1853) (2178:2178:2178))
        (PORT d[10] (1991:1991:1991) (2294:2294:2294))
        (PORT d[11] (1130:1130:1130) (1312:1312:1312))
        (PORT d[12] (1380:1380:1380) (1587:1587:1587))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2937:2937:2937) (2585:2585:2585))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (2037:2037:2037))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2937:2937:2937) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (1155:1155:1155))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (2939:2939:2939) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT d[0] (2939:2939:2939) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[11\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1444:1444:1444))
        (PORT datab (1223:1223:1223) (1358:1358:1358))
        (PORT datac (1332:1332:1332) (1557:1557:1557))
        (PORT datad (952:952:952) (1092:1092:1092))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[11\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (1129:1129:1129))
        (PORT datab (929:929:929) (1071:1071:1071))
        (PORT datac (1333:1333:1333) (1557:1557:1557))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (991:991:991))
        (PORT datab (692:692:692) (814:814:814))
        (PORT datad (949:949:949) (1123:1123:1123))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (362:362:362))
        (PORT datab (796:796:796) (959:959:959))
        (PORT datac (1308:1308:1308) (1537:1537:1537))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (234:234:234))
        (PORT datab (506:506:506) (587:587:587))
        (PORT datad (378:378:378) (466:466:466))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (642:642:642) (727:727:727))
        (PORT clrn (1152:1152:1152) (1159:1159:1159))
        (PORT sload (643:643:643) (720:720:720))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[11\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (911:911:911))
        (PORT datab (484:484:484) (581:581:581))
        (PORT datac (570:570:570) (661:661:661))
        (PORT datad (633:633:633) (724:724:724))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[12\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (718:718:718))
        (PORT datab (510:510:510) (591:591:591))
        (PORT datad (677:677:677) (796:796:796))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (628:628:628) (685:685:685))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (796:796:796) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[12\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (805:805:805))
        (PORT datab (553:553:553) (670:670:670))
        (PORT datac (360:360:360) (432:432:432))
        (PORT datad (728:728:728) (871:871:871))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[12\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (327:327:327))
        (PORT datab (905:905:905) (1042:1042:1042))
        (PORT datad (679:679:679) (802:802:802))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (432:432:432))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (1215:1215:1215) (1372:1372:1372))
        (PORT sload (1038:1038:1038) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2911:2911:2911))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT ena (1280:1280:1280) (1199:1199:1199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (2014:2014:2014))
        (PORT d[1] (1759:1759:1759) (2080:2080:2080))
        (PORT d[2] (2951:2951:2951) (3342:3342:3342))
        (PORT d[3] (1924:1924:1924) (2232:2232:2232))
        (PORT d[4] (1049:1049:1049) (1252:1252:1252))
        (PORT d[5] (2500:2500:2500) (2920:2920:2920))
        (PORT d[6] (1971:1971:1971) (2289:2289:2289))
        (PORT d[7] (1597:1597:1597) (1898:1898:1898))
        (PORT d[8] (1871:1871:1871) (2191:2191:2191))
        (PORT d[9] (1219:1219:1219) (1431:1431:1431))
        (PORT d[10] (1464:1464:1464) (1689:1689:1689))
        (PORT d[11] (1113:1113:1113) (1316:1316:1316))
        (PORT d[12] (1783:1783:1783) (2083:2083:2083))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT ena (1277:1277:1277) (1198:1198:1198))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT d[0] (1280:1280:1280) (1199:1199:1199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1658:1658:1658))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT ena (1281:1281:1281) (1199:1199:1199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1777:1777:1777))
        (PORT d[1] (2668:2668:2668) (3045:3045:3045))
        (PORT d[2] (2206:2206:2206) (2565:2565:2565))
        (PORT d[3] (1337:1337:1337) (1568:1568:1568))
        (PORT d[4] (2215:2215:2215) (2604:2604:2604))
        (PORT d[5] (1521:1521:1521) (1772:1772:1772))
        (PORT d[6] (860:860:860) (1030:1030:1030))
        (PORT d[7] (1425:1425:1425) (1660:1660:1660))
        (PORT d[8] (1930:1930:1930) (2185:2185:2185))
        (PORT d[9] (2039:2039:2039) (2384:2384:2384))
        (PORT d[10] (1991:1991:1991) (2325:2325:2325))
        (PORT d[11] (2643:2643:2643) (3054:3054:3054))
        (PORT d[12] (1445:1445:1445) (1687:1687:1687))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT ena (1279:1279:1279) (1199:1199:1199))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2764:2764:2764))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT ena (1279:1279:1279) (1199:1199:1199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1910:1910:1910))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT ena (1281:1281:1281) (1199:1199:1199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT d[0] (1281:1281:1281) (1199:1199:1199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2885:2885:2885))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (1327:1327:1327) (1236:1236:1236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (2029:2029:2029))
        (PORT d[1] (1757:1757:1757) (2074:2074:2074))
        (PORT d[2] (2688:2688:2688) (3051:3051:3051))
        (PORT d[3] (1797:1797:1797) (2091:2091:2091))
        (PORT d[4] (1139:1139:1139) (1341:1341:1341))
        (PORT d[5] (2185:2185:2185) (2563:2563:2563))
        (PORT d[6] (1891:1891:1891) (2189:2189:2189))
        (PORT d[7] (1590:1590:1590) (1895:1895:1895))
        (PORT d[8] (1693:1693:1693) (1986:1986:1986))
        (PORT d[9] (1386:1386:1386) (1617:1617:1617))
        (PORT d[10] (1518:1518:1518) (1750:1750:1750))
        (PORT d[11] (1108:1108:1108) (1305:1305:1305))
        (PORT d[12] (1379:1379:1379) (1603:1603:1603))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT ena (1324:1324:1324) (1235:1235:1235))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1327:1327:1327) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1395:1395:1395))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (1328:1328:1328) (1236:1236:1236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1620:1620:1620))
        (PORT d[1] (2700:2700:2700) (3082:3082:3082))
        (PORT d[2] (2010:2010:2010) (2336:2336:2336))
        (PORT d[3] (1356:1356:1356) (1595:1595:1595))
        (PORT d[4] (2031:2031:2031) (2393:2393:2393))
        (PORT d[5] (1488:1488:1488) (1731:1731:1731))
        (PORT d[6] (1031:1031:1031) (1224:1224:1224))
        (PORT d[7] (1416:1416:1416) (1650:1650:1650))
        (PORT d[8] (1753:1753:1753) (1985:1985:1985))
        (PORT d[9] (1833:1833:1833) (2158:2158:2158))
        (PORT d[10] (1924:1924:1924) (2234:2234:2234))
        (PORT d[11] (2364:2364:2364) (2745:2745:2745))
        (PORT d[12] (1268:1268:1268) (1487:1487:1487))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (1326:1326:1326) (1236:1236:1236))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1529:1529:1529))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (1326:1326:1326) (1236:1236:1236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1706:1706:1706))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (1328:1328:1328) (1236:1236:1236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT d[0] (1328:1328:1328) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2881:2881:2881))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT ena (1127:1127:1127) (1056:1056:1056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (2213:2213:2213))
        (PORT d[1] (1684:1684:1684) (1995:1995:1995))
        (PORT d[2] (3109:3109:3109) (3511:3511:3511))
        (PORT d[3] (1943:1943:1943) (2256:2256:2256))
        (PORT d[4] (1189:1189:1189) (1405:1405:1405))
        (PORT d[5] (2352:2352:2352) (2745:2745:2745))
        (PORT d[6] (1952:1952:1952) (2268:2268:2268))
        (PORT d[7] (1774:1774:1774) (2106:2106:2106))
        (PORT d[8] (1893:1893:1893) (2221:2221:2221))
        (PORT d[9] (1546:1546:1546) (1795:1795:1795))
        (PORT d[10] (1280:1280:1280) (1467:1467:1467))
        (PORT d[11] (829:829:829) (995:995:995))
        (PORT d[12] (1618:1618:1618) (1890:1890:1890))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (PORT ena (1124:1124:1124) (1055:1055:1055))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT d[0] (1127:1127:1127) (1056:1056:1056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1682:1682:1682))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT ena (1128:1128:1128) (1056:1056:1056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1801:1801:1801))
        (PORT d[1] (2537:2537:2537) (2902:2902:2902))
        (PORT d[2] (2214:2214:2214) (2572:2572:2572))
        (PORT d[3] (1693:1693:1693) (1977:1977:1977))
        (PORT d[4] (2224:2224:2224) (2615:2615:2615))
        (PORT d[5] (1690:1690:1690) (1965:1965:1965))
        (PORT d[6] (841:841:841) (1007:1007:1007))
        (PORT d[7] (1585:1585:1585) (1840:1840:1840))
        (PORT d[8] (1941:1941:1941) (2200:2200:2200))
        (PORT d[9] (2217:2217:2217) (2593:2593:2593))
        (PORT d[10] (3244:3244:3244) (3672:3672:3672))
        (PORT d[11] (2327:2327:2327) (2706:2706:2706))
        (PORT d[12] (1444:1444:1444) (1683:1683:1683))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT ena (1126:1126:1126) (1056:1056:1056))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2465:2465:2465))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT ena (1126:1126:1126) (1056:1056:1056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1920:1920:1920))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT ena (1128:1128:1128) (1056:1056:1056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT d[0] (1128:1128:1128) (1056:1056:1056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2914:2914:2914))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT ena (1267:1267:1267) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2389:2389:2389))
        (PORT d[1] (1752:1752:1752) (2066:2066:2066))
        (PORT d[2] (3103:3103:3103) (3513:3513:3513))
        (PORT d[3] (1931:1931:1931) (2239:2239:2239))
        (PORT d[4] (1059:1059:1059) (1266:1266:1266))
        (PORT d[5] (2629:2629:2629) (3065:3065:3065))
        (PORT d[6] (1767:1767:1767) (2055:2055:2055))
        (PORT d[7] (1597:1597:1597) (1899:1899:1899))
        (PORT d[8] (1879:1879:1879) (2200:2200:2200))
        (PORT d[9] (1048:1048:1048) (1230:1230:1230))
        (PORT d[10] (1178:1178:1178) (1360:1360:1360))
        (PORT d[11] (1091:1091:1091) (1289:1289:1289))
        (PORT d[12] (1617:1617:1617) (1889:1889:1889))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (PORT ena (1264:1264:1264) (1188:1188:1188))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT d[0] (1267:1267:1267) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1641:1641:1641))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT ena (1268:1268:1268) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1785:1785:1785))
        (PORT d[1] (2970:2970:2970) (3381:3381:3381))
        (PORT d[2] (2203:2203:2203) (2558:2558:2558))
        (PORT d[3] (1540:1540:1540) (1810:1810:1810))
        (PORT d[4] (2222:2222:2222) (2612:2612:2612))
        (PORT d[5] (1509:1509:1509) (1754:1754:1754))
        (PORT d[6] (866:866:866) (1041:1041:1041))
        (PORT d[7] (1580:1580:1580) (1838:1838:1838))
        (PORT d[8] (1928:1928:1928) (2183:2183:2183))
        (PORT d[9] (2052:2052:2052) (2404:2404:2404))
        (PORT d[10] (1997:1997:1997) (2332:2332:2332))
        (PORT d[11] (2321:2321:2321) (2698:2698:2698))
        (PORT d[12] (1456:1456:1456) (1702:1702:1702))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT ena (1266:1266:1266) (1189:1189:1189))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (3012:3012:3012))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT ena (1266:1266:1266) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1933:1933:1933))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT ena (1268:1268:1268) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT d[0] (1268:1268:1268) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1446:1446:1446))
        (PORT datab (1349:1349:1349) (1581:1581:1581))
        (PORT datac (870:870:870) (1015:1015:1015))
        (PORT datad (858:858:858) (998:998:998))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[9\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (987:987:987))
        (PORT datab (1346:1346:1346) (1577:1577:1577))
        (PORT datac (1041:1041:1041) (1199:1199:1199))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT asdata (498:498:498) (558:558:558))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (PORT ena (618:618:618) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|counter_snapshot\[9\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (460:460:460) (541:541:541))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (PORT ena (618:618:618) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (739:739:739))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (709:709:709) (836:836:836))
        (PORT datad (681:681:681) (810:810:810))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|period_l_register\[9\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (622:622:622) (726:726:726))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (778:778:778) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (331:331:331) (390:390:390))
        (PORT datad (302:302:302) (345:345:345))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[9\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (289:289:289) (336:336:336))
        (PORT datad (615:615:615) (703:703:703))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (530:530:530) (598:598:598))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[9\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (1045:1045:1045))
        (PORT datab (899:899:899) (1041:1041:1041))
        (PORT datad (789:789:789) (935:935:935))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[9\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (543:543:543))
        (PORT datab (457:457:457) (529:529:529))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (236:236:236))
        (PORT datab (439:439:439) (506:506:506))
        (PORT datad (380:380:380) (468:468:468))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (526:526:526) (598:598:598))
        (PORT clrn (1152:1152:1152) (1159:1159:1159))
        (PORT sload (643:643:643) (720:720:720))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[9\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (746:746:746))
        (PORT datab (758:758:758) (888:888:888))
        (PORT datac (792:792:792) (938:938:938))
        (PORT datad (198:198:198) (247:247:247))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[11\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (800:800:800))
        (PORT datab (838:838:838) (986:986:986))
        (PORT datac (617:617:617) (722:722:722))
        (PORT datad (447:447:447) (517:517:517))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[11\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (656:656:656))
        (PORT datab (593:593:593) (717:717:717))
        (PORT datac (449:449:449) (524:524:524))
        (PORT datad (460:460:460) (536:536:536))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[11\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (343:343:343))
        (PORT datab (303:303:303) (346:346:346))
        (PORT datad (391:391:391) (474:474:474))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (367:367:367) (417:417:417))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (PORT sclr (814:814:814) (929:929:929))
        (PORT sload (1067:1067:1067) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (766:766:766) (897:897:897))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT ena (2830:2830:2830) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1280:1280:1280))
        (PORT d[1] (1296:1296:1296) (1490:1490:1490))
        (PORT d[2] (901:901:901) (1050:1050:1050))
        (PORT d[3] (1126:1126:1126) (1292:1292:1292))
        (PORT d[4] (1175:1175:1175) (1399:1399:1399))
        (PORT d[5] (2167:2167:2167) (2513:2513:2513))
        (PORT d[6] (2857:2857:2857) (3320:3320:3320))
        (PORT d[7] (2315:2315:2315) (2683:2683:2683))
        (PORT d[8] (1002:1002:1002) (1145:1145:1145))
        (PORT d[9] (2677:2677:2677) (3097:3097:3097))
        (PORT d[10] (2084:2084:2084) (2425:2425:2425))
        (PORT d[11] (1900:1900:1900) (2248:2248:2248))
        (PORT d[12] (1019:1019:1019) (1178:1178:1178))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT ena (2827:2827:2827) (2538:2538:2538))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT d[0] (2830:2830:2830) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (924:924:924) (1082:1082:1082))
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (PORT ena (2831:2831:2831) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (3380:3380:3380))
        (PORT d[1] (2208:2208:2208) (2523:2523:2523))
        (PORT d[2] (2607:2607:2607) (2966:2966:2966))
        (PORT d[3] (1835:1835:1835) (2147:2147:2147))
        (PORT d[4] (1254:1254:1254) (1465:1465:1465))
        (PORT d[5] (935:935:935) (1074:1074:1074))
        (PORT d[6] (1141:1141:1141) (1351:1351:1351))
        (PORT d[7] (1214:1214:1214) (1397:1397:1397))
        (PORT d[8] (2709:2709:2709) (3101:3101:3101))
        (PORT d[9] (1693:1693:1693) (1926:1926:1926))
        (PORT d[10] (2222:2222:2222) (2532:2532:2532))
        (PORT d[11] (2096:2096:2096) (2440:2440:2440))
        (PORT d[12] (2173:2173:2173) (2470:2470:2470))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT ena (2829:2829:2829) (2539:2539:2539))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2532:2532:2532))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT ena (2829:2829:2829) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1671:1671:1671))
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (PORT ena (2831:2831:2831) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (PORT d[0] (2831:2831:2831) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2663:2663:2663))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (1544:1544:1544) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (2959:2959:2959))
        (PORT d[1] (2587:2587:2587) (2929:2929:2929))
        (PORT d[2] (2592:2592:2592) (2936:2936:2936))
        (PORT d[3] (2146:2146:2146) (2492:2492:2492))
        (PORT d[4] (1551:1551:1551) (1821:1821:1821))
        (PORT d[5] (1979:1979:1979) (2322:2322:2322))
        (PORT d[6] (2134:2134:2134) (2473:2473:2473))
        (PORT d[7] (2640:2640:2640) (3040:3040:3040))
        (PORT d[8] (3063:3063:3063) (3454:3454:3454))
        (PORT d[9] (1388:1388:1388) (1621:1621:1621))
        (PORT d[10] (1363:1363:1363) (1576:1576:1576))
        (PORT d[11] (1019:1019:1019) (1226:1226:1226))
        (PORT d[12] (2541:2541:2541) (2909:2909:2909))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (1541:1541:1541) (1414:1414:1414))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT d[0] (1544:1544:1544) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1908:1908:1908))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (1545:1545:1545) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1694:1694:1694))
        (PORT d[1] (2506:2506:2506) (2855:2855:2855))
        (PORT d[2] (2056:2056:2056) (2389:2389:2389))
        (PORT d[3] (1491:1491:1491) (1745:1745:1745))
        (PORT d[4] (2901:2901:2901) (3400:3400:3400))
        (PORT d[5] (2837:2837:2837) (3213:3213:3213))
        (PORT d[6] (1222:1222:1222) (1447:1447:1447))
        (PORT d[7] (2826:2826:2826) (3240:3240:3240))
        (PORT d[8] (2650:2650:2650) (3029:3029:3029))
        (PORT d[9] (2445:2445:2445) (2799:2799:2799))
        (PORT d[10] (2515:2515:2515) (2913:2913:2913))
        (PORT d[11] (2145:2145:2145) (2492:2492:2492))
        (PORT d[12] (2497:2497:2497) (2847:2847:2847))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (1543:1543:1543) (1415:1415:1415))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2506:2506:2506))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (1543:1543:1543) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2589:2589:2589))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (1545:1545:1545) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT d[0] (1545:1545:1545) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2894:2894:2894))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (PORT ena (1079:1079:1079) (1022:1022:1022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (2204:2204:2204))
        (PORT d[1] (1751:1751:1751) (2073:2073:2073))
        (PORT d[2] (3121:3121:3121) (3533:3533:3533))
        (PORT d[3] (1758:1758:1758) (2044:2044:2044))
        (PORT d[4] (1041:1041:1041) (1246:1246:1246))
        (PORT d[5] (2638:2638:2638) (3074:3074:3074))
        (PORT d[6] (1777:1777:1777) (2068:2068:2068))
        (PORT d[7] (1774:1774:1774) (2102:2102:2102))
        (PORT d[8] (2046:2046:2046) (2390:2390:2390))
        (PORT d[9] (1040:1040:1040) (1221:1221:1221))
        (PORT d[10] (1170:1170:1170) (1351:1351:1351))
        (PORT d[11] (989:989:989) (1175:1175:1175))
        (PORT d[12] (1785:1785:1785) (2079:2079:2079))
        (PORT clk (1369:1369:1369) (1392:1392:1392))
        (PORT ena (1076:1076:1076) (1021:1021:1021))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (PORT d[0] (1079:1079:1079) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1290:1290:1290))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT ena (1080:1080:1080) (1022:1022:1022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1478:1478:1478))
        (PORT d[1] (2503:2503:2503) (2856:2856:2856))
        (PORT d[2] (2386:2386:2386) (2770:2770:2770))
        (PORT d[3] (1693:1693:1693) (1974:1974:1974))
        (PORT d[4] (2413:2413:2413) (2837:2837:2837))
        (PORT d[5] (1698:1698:1698) (1977:1977:1977))
        (PORT d[6] (838:838:838) (1007:1007:1007))
        (PORT d[7] (1722:1722:1722) (1991:1991:1991))
        (PORT d[8] (2235:2235:2235) (2527:2527:2527))
        (PORT d[9] (2205:2205:2205) (2575:2575:2575))
        (PORT d[10] (2169:2169:2169) (2526:2526:2526))
        (PORT d[11] (2773:2773:2773) (3188:3188:3188))
        (PORT d[12] (1623:1623:1623) (1890:1890:1890))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (PORT ena (1078:1078:1078) (1022:1022:1022))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2466:2466:2466))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (PORT ena (1078:1078:1078) (1022:1022:1022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (2139:2139:2139))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT ena (1080:1080:1080) (1022:1022:1022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT d[0] (1080:1080:1080) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2677:2677:2677))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (1069:1069:1069) (1008:1008:1008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2754:2754:2754))
        (PORT d[1] (2048:2048:2048) (2407:2407:2407))
        (PORT d[2] (2757:2757:2757) (3119:3119:3119))
        (PORT d[3] (1959:1959:1959) (2278:2278:2278))
        (PORT d[4] (821:821:821) (989:989:989))
        (PORT d[5] (2159:2159:2159) (2524:2524:2524))
        (PORT d[6] (1996:1996:1996) (2321:2321:2321))
        (PORT d[7] (1968:1968:1968) (2326:2326:2326))
        (PORT d[8] (2219:2219:2219) (2586:2586:2586))
        (PORT d[9] (1243:1243:1243) (1459:1459:1459))
        (PORT d[10] (1196:1196:1196) (1385:1385:1385))
        (PORT d[11] (1143:1143:1143) (1351:1351:1351))
        (PORT d[12] (2710:2710:2710) (3098:3098:3098))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT ena (1066:1066:1066) (1007:1007:1007))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1069:1069:1069) (1008:1008:1008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1700:1700:1700))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (1070:1070:1070) (1008:1008:1008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1685:1685:1685))
        (PORT d[1] (3301:3301:3301) (3755:3755:3755))
        (PORT d[2] (2578:2578:2578) (2988:2988:2988))
        (PORT d[3] (1524:1524:1524) (1785:1785:1785))
        (PORT d[4] (2609:2609:2609) (3059:3059:3059))
        (PORT d[5] (3041:3041:3041) (3448:3448:3448))
        (PORT d[6] (1034:1034:1034) (1229:1229:1229))
        (PORT d[7] (2985:2985:2985) (3416:3416:3416))
        (PORT d[8] (2307:2307:2307) (2619:2619:2619))
        (PORT d[9] (2400:2400:2400) (2797:2797:2797))
        (PORT d[10] (3061:3061:3061) (3466:3466:3466))
        (PORT d[11] (2142:2142:2142) (2491:2491:2491))
        (PORT d[12] (1819:1819:1819) (2115:2115:2115))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (1068:1068:1068) (1008:1008:1008))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2795:2795:2795))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (1068:1068:1068) (1008:1008:1008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2375:2375:2375))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (1070:1070:1070) (1008:1008:1008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT d[0] (1070:1070:1070) (1008:1008:1008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1602:1602:1602))
        (PORT datab (2006:2006:2006) (2311:2311:2311))
        (PORT datac (1128:1128:1128) (1298:1298:1298))
        (PORT datad (683:683:683) (824:824:824))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (667:667:667))
        (PORT datab (702:702:702) (829:829:829))
        (PORT datac (1991:1991:1991) (2290:2290:2290))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (715:715:715))
        (PORT datab (573:573:573) (688:688:688))
        (PORT datad (531:531:531) (644:644:644))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT asdata (487:487:487) (538:538:538))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (PORT ena (618:618:618) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|counter_snapshot\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (450:450:450) (523:523:523))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (PORT ena (618:618:618) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (836:836:836))
        (PORT datab (688:688:688) (813:813:813))
        (PORT datac (576:576:576) (713:713:713))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|period_l_register\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (832:832:832) (965:965:965))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (778:778:778) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (332:332:332) (391:391:391))
        (PORT datad (301:301:301) (344:344:344))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[8\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (728:728:728))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (276:276:276) (314:314:314))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT asdata (635:635:635) (717:717:717))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (604:604:604))
        (PORT datab (385:385:385) (469:469:469))
        (PORT datad (969:969:969) (1108:1108:1108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (410:410:410) (474:474:474))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (487:487:487) (576:576:576))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (235:235:235))
        (PORT datab (309:309:309) (359:359:359))
        (PORT datad (379:379:379) (467:467:467))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (531:531:531) (599:599:599))
        (PORT clrn (1152:1152:1152) (1159:1159:1159))
        (PORT sload (643:643:643) (720:720:720))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (435:435:435))
        (PORT datab (852:852:852) (1001:1001:1001))
        (PORT datac (637:637:637) (742:742:742))
        (PORT datad (563:563:563) (652:652:652))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[9\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (921:921:921))
        (PORT datab (848:848:848) (975:975:975))
        (PORT datac (500:500:500) (568:568:568))
        (PORT datad (366:366:366) (428:428:428))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (1361:1361:1361) (1583:1583:1583))
        (PORT datad (248:248:248) (305:305:305))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[9\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (179:179:179) (241:241:241))
        (PORT datac (337:337:337) (397:397:397))
        (PORT datad (212:212:212) (262:262:262))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (596:596:596))
        (PORT datab (373:373:373) (430:430:430))
        (PORT datac (519:519:519) (624:624:624))
        (PORT datad (301:301:301) (361:361:361))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (746:746:746) (813:813:813))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[7\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (560:560:560) (671:671:671))
        (PORT datac (503:503:503) (598:598:598))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (588:588:588))
        (PORT datab (521:521:521) (601:601:601))
        (PORT datac (522:522:522) (628:628:628))
        (PORT datad (328:328:328) (393:393:393))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (746:746:746) (813:813:813))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[6\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (352:352:352) (430:430:430))
        (PORT datac (499:499:499) (593:593:593))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (555:555:555))
        (PORT datab (541:541:541) (647:647:647))
        (PORT datac (480:480:480) (567:567:567))
        (PORT datad (316:316:316) (381:381:381))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (746:746:746) (813:813:813))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (874:874:874))
        (PORT datab (532:532:532) (631:631:631))
        (PORT datac (310:310:310) (379:379:379))
        (PORT datad (502:502:502) (600:600:600))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (496:496:496))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (431:431:431) (504:504:504))
        (PORT datac (622:622:622) (725:725:725))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (710:710:710) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (306:306:306) (362:362:362))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (406:406:406))
        (PORT datab (532:532:532) (631:631:631))
        (PORT datac (310:310:310) (377:377:377))
        (PORT datad (712:712:712) (846:846:846))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (492:492:492))
        (PORT datab (204:204:204) (263:263:263))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (637:637:637) (746:746:746))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (418:418:418) (481:481:481))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (710:710:710) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT asdata (376:376:376) (419:419:419))
        (PORT ena (705:705:705) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (528:528:528) (591:591:591))
        (PORT sload (771:771:771) (859:859:859))
        (PORT ena (861:861:861) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (268:268:268))
        (PORT datab (635:635:635) (749:749:749))
        (PORT datad (356:356:356) (425:425:425))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (541:541:541))
        (PORT datab (301:301:301) (349:349:349))
        (PORT datac (533:533:533) (636:636:636))
        (PORT datad (293:293:293) (347:347:347))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (710:710:710) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (759:759:759))
        (PORT datab (388:388:388) (467:467:467))
        (PORT datac (606:606:606) (711:711:711))
        (PORT datad (854:854:854) (1004:1004:1004))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (689:689:689) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (618:618:618))
        (PORT datac (449:449:449) (524:524:524))
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (543:543:543))
        (PORT datab (550:550:550) (659:659:659))
        (PORT datac (129:129:129) (169:169:169))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (710:710:710) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (765:765:765))
        (PORT datab (385:385:385) (464:464:464))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (859:859:859) (1009:1009:1009))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (689:689:689) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (515:515:515) (616:616:616))
        (PORT datac (484:484:484) (565:565:565))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (550:550:550))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (527:527:527) (629:629:629))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (710:710:710) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (253:253:253))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (407:407:407))
        (PORT datab (533:533:533) (632:632:632))
        (PORT datac (306:306:306) (373:373:373))
        (PORT datad (703:703:703) (836:836:836))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (578:578:578))
        (PORT datab (483:483:483) (568:568:568))
        (PORT datad (185:185:185) (231:231:231))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (550:550:550) (658:658:658))
        (PORT datac (439:439:439) (516:516:516))
        (PORT datad (191:191:191) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (710:710:710) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT asdata (377:377:377) (420:420:420))
        (PORT ena (797:797:797) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (875:875:875))
        (PORT datab (532:532:532) (631:631:631))
        (PORT datac (430:430:430) (505:505:505))
        (PORT datad (502:502:502) (599:599:599))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (472:472:472))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (344:344:344) (413:413:413))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (550:550:550))
        (PORT datab (546:546:546) (654:654:654))
        (PORT datac (136:136:136) (181:181:181))
        (PORT datad (265:265:265) (292:292:292))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (710:710:710) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT asdata (368:368:368) (418:418:418))
        (PORT ena (797:797:797) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (755:755:755))
        (PORT datab (318:318:318) (390:390:390))
        (PORT datac (372:372:372) (444:444:444))
        (PORT datad (851:851:851) (1001:1001:1001))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (689:689:689) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|Mux30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (393:393:393))
        (PORT datab (550:550:550) (658:658:658))
        (PORT datac (189:189:189) (236:236:236))
        (PORT datad (496:496:496) (591:591:591))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (135:135:135) (180:180:180))
        (PORT datad (692:692:692) (785:785:785))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (307:307:307) (347:347:347))
        (PORT sload (758:758:758) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (525:525:525) (593:593:593))
        (PORT ena (963:963:963) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (448:448:448))
        (PORT datab (386:386:386) (465:465:465))
        (PORT datac (621:621:621) (736:736:736))
        (PORT datad (858:858:858) (1008:1008:1008))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (689:689:689) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (617:617:617))
        (PORT datac (294:294:294) (355:355:355))
        (PORT datad (306:306:306) (364:364:364))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (548:548:548))
        (PORT datab (547:547:547) (655:655:655))
        (PORT datac (199:199:199) (249:249:249))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (710:710:710) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (640:640:640) (726:726:726))
        (PORT sload (771:771:771) (859:859:859))
        (PORT ena (861:861:861) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[5\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datac (502:502:502) (597:597:597))
        (PORT datad (363:363:363) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (740:740:740))
        (PORT datab (363:363:363) (418:418:418))
        (PORT datad (182:182:182) (217:217:217))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (619:619:619) (698:698:698))
        (PORT sload (771:771:771) (859:859:859))
        (PORT ena (861:861:861) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datac (340:340:340) (411:411:411))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (753:753:753))
        (PORT datab (654:654:654) (773:773:773))
        (PORT datac (461:461:461) (523:523:523))
        (PORT datad (448:448:448) (524:524:524))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (912:912:912) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (389:389:389))
        (PORT datac (537:537:537) (631:631:631))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (753:753:753))
        (PORT datab (654:654:654) (773:773:773))
        (PORT datac (451:451:451) (521:521:521))
        (PORT datad (457:457:457) (533:533:533))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (912:912:912) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (741:741:741) (853:853:853))
        (PORT datad (525:525:525) (618:618:618))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (782:782:782))
        (PORT datab (205:205:205) (263:263:263))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (515:515:515))
        (PORT datab (676:676:676) (790:790:790))
        (PORT datac (292:292:292) (329:329:329))
        (PORT datad (352:352:352) (397:397:397))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT asdata (871:871:871) (984:984:984))
        (PORT clrn (1148:1148:1148) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (947:947:947))
        (PORT datab (640:640:640) (764:764:764))
        (PORT datac (489:489:489) (582:582:582))
        (PORT datad (320:320:320) (379:379:379))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1248:1248:1248))
        (PORT datab (643:643:643) (759:759:759))
        (PORT datac (1141:1141:1141) (1310:1310:1310))
        (PORT datad (1315:1315:1315) (1507:1507:1507))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[12\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1537:1537:1537))
        (PORT datab (1290:1290:1290) (1462:1462:1462))
        (PORT datac (1286:1286:1286) (1493:1493:1493))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[12\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (1016:1016:1016))
        (PORT datab (651:651:651) (755:755:755))
        (PORT datac (399:399:399) (486:486:486))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1168:1168:1168))
        (PORT ena (764:764:764) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal62\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (850:850:850))
        (PORT datab (748:748:748) (893:893:893))
        (PORT datac (541:541:541) (659:659:659))
        (PORT datad (726:726:726) (865:865:865))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal62\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (854:854:854))
        (PORT datab (743:743:743) (887:887:887))
        (PORT datac (549:549:549) (668:668:668))
        (PORT datad (731:731:731) (871:871:871))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_retaddr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (554:554:554))
        (PORT datac (487:487:487) (560:560:560))
        (PORT datad (691:691:691) (816:816:816))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_retaddr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (842:842:842))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (108:108:108) (133:133:133))
        (PORT datad (112:112:112) (134:134:134))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_force_src2_zero\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (827:827:827))
        (PORT datab (365:365:365) (425:425:425))
        (PORT datac (311:311:311) (354:354:354))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (429:429:429))
        (PORT datab (304:304:304) (353:353:353))
        (PORT datac (300:300:300) (340:340:340))
        (PORT datad (332:332:332) (382:382:382))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (853:853:853))
        (PORT datab (744:744:744) (888:888:888))
        (PORT datac (547:547:547) (666:666:666))
        (PORT datad (730:730:730) (870:870:870))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (791:791:791))
        (PORT datab (466:466:466) (576:576:576))
        (PORT datac (526:526:526) (633:633:633))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (544:544:544))
        (PORT datab (189:189:189) (229:229:229))
        (PORT datac (463:463:463) (547:547:547))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (646:646:646))
        (PORT datab (503:503:503) (609:609:609))
        (PORT datac (516:516:516) (635:635:635))
        (PORT datad (769:769:769) (921:921:921))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (352:352:352))
        (PORT datab (213:213:213) (258:258:258))
        (PORT datac (296:296:296) (345:345:345))
        (PORT datad (446:446:446) (531:531:531))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (349:349:349))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_op_opx_rsv00\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (577:577:577))
        (PORT datab (624:624:624) (742:742:742))
        (PORT datac (419:419:419) (518:518:518))
        (PORT datad (443:443:443) (546:546:546))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal62\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (845:845:845))
        (PORT datab (707:707:707) (839:839:839))
        (PORT datac (537:537:537) (651:651:651))
        (PORT datad (719:719:719) (861:861:861))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (137:137:137) (176:176:176))
        (PORT datad (187:187:187) (218:218:218))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (356:356:356))
        (PORT datab (226:226:226) (274:274:274))
        (PORT datac (288:288:288) (325:325:325))
        (PORT datad (199:199:199) (234:234:234))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal62\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (854:854:854))
        (PORT datab (744:744:744) (888:888:888))
        (PORT datac (548:548:548) (667:667:667))
        (PORT datad (730:730:730) (871:871:871))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (429:429:429))
        (PORT datab (356:356:356) (414:414:414))
        (PORT datac (452:452:452) (525:525:525))
        (PORT datad (311:311:311) (356:356:356))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (270:270:270))
        (PORT datab (311:311:311) (367:367:367))
        (PORT datac (306:306:306) (356:356:356))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (433:433:433))
        (PORT datab (227:227:227) (275:275:275))
        (PORT datac (341:341:341) (399:399:399))
        (PORT datad (198:198:198) (234:234:234))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (359:359:359))
        (PORT datab (225:225:225) (273:273:273))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (197:197:197) (227:227:227))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_force_src2_zero\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (233:233:233))
        (PORT datab (346:346:346) (403:403:403))
        (PORT datac (329:329:329) (391:391:391))
        (PORT datad (514:514:514) (613:613:613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_force_src2_zero\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (464:464:464))
        (PORT datab (625:625:625) (734:734:734))
        (PORT datac (406:406:406) (494:494:494))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_force_src2_zero\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (842:842:842))
        (PORT datab (126:126:126) (158:158:158))
        (PORT datac (109:109:109) (133:133:133))
        (PORT datad (667:667:667) (800:800:800))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_force_src2_zero\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (844:844:844))
        (PORT datab (360:360:360) (419:419:419))
        (PORT datac (488:488:488) (561:561:561))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_force_src2_zero\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (277:277:277))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (475:475:475) (553:553:553))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_force_src2_zero\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (921:921:921) (1090:1090:1090))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_force_src2_zero)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_src_imm5_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (673:673:673))
        (PORT datab (708:708:708) (839:839:839))
        (PORT datac (536:536:536) (651:651:651))
        (PORT datad (429:429:429) (534:534:534))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_src_imm5_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (848:848:848))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (217:217:217) (263:263:263))
        (PORT datad (719:719:719) (861:861:861))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_src_imm5_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src2\[8\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (631:631:631))
        (PORT datac (137:137:137) (183:183:183))
        (PORT datad (381:381:381) (464:464:464))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[10\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (717:717:717))
        (PORT datab (850:850:850) (995:995:995))
        (PORT datac (376:376:376) (444:444:444))
        (PORT datad (1157:1157:1157) (1335:1335:1335))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (683:683:683))
        (PORT datad (347:347:347) (424:424:424))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[10\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (682:682:682))
        (PORT datab (594:594:594) (718:718:718))
        (PORT datac (776:776:776) (907:907:907))
        (PORT datad (528:528:528) (630:630:630))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[10\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (615:615:615))
        (PORT datab (297:297:297) (345:345:345))
        (PORT datad (683:683:683) (806:806:806))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (393:393:393) (445:445:445))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (1215:1215:1215) (1372:1372:1372))
        (PORT sload (1038:1038:1038) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[7\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (681:681:681))
        (PORT datab (1349:1349:1349) (1580:1580:1580))
        (PORT datac (1199:1199:1199) (1422:1422:1422))
        (PORT datad (436:436:436) (489:489:489))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[7\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (826:826:826))
        (PORT datab (1015:1015:1015) (1196:1196:1196))
        (PORT datac (1131:1131:1131) (1287:1287:1287))
        (PORT datad (1235:1235:1235) (1425:1425:1425))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT asdata (666:666:666) (751:751:751))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (PORT ena (763:763:763) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT asdata (401:401:401) (451:451:451))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (PORT ena (763:763:763) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1193:1193:1193))
        (PORT datab (1001:1001:1001) (1169:1169:1169))
        (PORT datad (973:973:973) (1136:1136:1136))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[7\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (586:586:586))
        (PORT datab (321:321:321) (381:381:381))
        (PORT datad (195:195:195) (240:240:240))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (452:452:452) (516:516:516))
        (PORT datad (261:261:261) (296:296:296))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (906:906:906) (1013:1013:1013))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (1043:1043:1043))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (792:792:792) (937:937:937))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (2334:2334:2334))
        (PORT d[1] (554:554:554) (656:656:656))
        (PORT d[2] (685:685:685) (803:803:803))
        (PORT d[3] (720:720:720) (838:838:838))
        (PORT d[4] (834:834:834) (966:966:966))
        (PORT d[5] (526:526:526) (615:615:615))
        (PORT d[6] (644:644:644) (745:745:745))
        (PORT d[7] (694:694:694) (810:810:810))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (390:390:390) (459:459:459))
        (PORT d[1] (409:409:409) (481:481:481))
        (PORT d[2] (508:508:508) (587:587:587))
        (PORT d[3] (421:421:421) (496:496:496))
        (PORT d[4] (392:392:392) (462:462:462))
        (PORT d[5] (400:400:400) (472:472:472))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (538:538:538) (577:577:577))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT d[0] (823:823:823) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (349:349:349) (411:411:411))
        (PORT d[1] (370:370:370) (435:435:435))
        (PORT d[2] (360:360:360) (424:424:424))
        (PORT d[3] (348:348:348) (409:409:409))
        (PORT d[4] (365:365:365) (430:430:430))
        (PORT d[5] (370:370:370) (436:436:436))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT ena (908:908:908) (956:956:956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT d[0] (908:908:908) (956:956:956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
        (PORT ena (864:864:864) (907:907:907))
        (PORT aclr (1303:1303:1303) (1310:1310:1310))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
        (IOPATH (posedge aclr) q (184:184:184) (186:186:186))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (SETUP aclr (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
      (HOLD aclr (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (606:606:606))
        (PORT datab (198:198:198) (239:239:239))
        (PORT datac (348:348:348) (413:413:413))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1049:1049:1049))
        (PORT sclr (1150:1150:1150) (1061:1061:1061))
        (PORT ena (848:848:848) (923:923:923))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (256:256:256))
        (PORT datac (466:466:466) (555:555:555))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (1070:1070:1070))
        (PORT datab (807:807:807) (945:945:945))
        (PORT datac (451:451:451) (527:527:527))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1049:1049:1049))
        (PORT ena (848:848:848) (923:923:923))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (606:606:606))
        (PORT datab (199:199:199) (240:240:240))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (1076:1076:1076))
        (PORT datab (813:813:813) (951:951:951))
        (PORT datac (457:457:457) (534:534:534))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1049:1049:1049))
        (PORT ena (848:848:848) (923:923:923))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (122:122:122) (166:166:166))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1049:1049:1049))
        (PORT ena (765:765:765) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1049:1049:1049))
        (PORT ena (765:765:765) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1049:1049:1049))
        (PORT ena (765:765:765) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (348:348:348) (414:414:414))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1049:1049:1049))
        (PORT ena (765:765:765) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (320:320:320) (377:377:377))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1049:1049:1049))
        (PORT ena (765:765:765) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1190:1190:1190))
        (PORT asdata (2232:2232:2232) (1983:1983:1983))
        (PORT clrn (916:916:916) (1008:1008:1008))
        (PORT ena (756:756:756) (823:823:823))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (531:531:531) (623:623:623))
        (PORT d[1] (553:553:553) (651:651:651))
        (PORT d[2] (549:549:549) (647:647:647))
        (PORT d[3] (529:529:529) (622:622:622))
        (PORT d[4] (538:538:538) (633:633:633))
        (PORT d[5] (550:550:550) (651:651:651))
        (PORT d[6] (531:531:531) (629:629:629))
        (PORT d[7] (529:529:529) (621:621:621))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (405:405:405) (482:482:482))
        (PORT d[1] (412:412:412) (491:491:491))
        (PORT d[2] (395:395:395) (469:469:469))
        (PORT d[3] (401:401:401) (477:477:477))
        (PORT d[4] (404:404:404) (480:480:480))
        (PORT d[5] (412:412:412) (488:488:488))
        (PORT clk (1364:1364:1364) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (678:678:678) (721:721:721))
        (PORT clk (1364:1364:1364) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (PORT d[0] (962:962:962) (1014:1014:1014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (408:408:408) (478:478:478))
        (PORT d[1] (422:422:422) (496:496:496))
        (PORT d[2] (412:412:412) (483:483:483))
        (PORT d[3] (406:406:406) (478:478:478))
        (PORT d[4] (403:403:403) (475:475:475))
        (PORT d[5] (404:404:404) (477:477:477))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (605:605:605) (614:614:614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT d[0] (605:605:605) (614:614:614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|av_readdata\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (594:594:594) (676:676:676))
        (PORT datad (309:309:309) (368:368:368))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[7\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (634:634:634))
        (PORT datab (745:745:745) (878:878:878))
        (PORT datac (736:736:736) (863:863:863))
        (PORT datad (234:234:234) (290:290:290))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[7\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (546:546:546))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (695:695:695))
        (PORT datab (343:343:343) (409:409:409))
        (PORT datac (375:375:375) (469:469:469))
        (PORT datad (137:137:137) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (372:372:372) (466:466:466))
        (PORT datad (140:140:140) (173:173:173))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (578:578:578))
        (PORT datab (854:854:854) (1003:1003:1003))
        (PORT datac (929:929:929) (1074:1074:1074))
        (PORT datad (562:562:562) (651:651:651))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_writedata\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (381:381:381))
        (PORT datab (147:147:147) (186:186:186))
        (PORT datad (662:662:662) (758:758:758))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (538:538:538) (599:599:599))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (838:838:838) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[31\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (991:991:991))
        (PORT datab (827:827:827) (973:973:973))
        (PORT datac (848:848:848) (975:975:975))
        (PORT datad (537:537:537) (644:644:644))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[31\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1112:1112:1112))
        (PORT datab (557:557:557) (672:672:672))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (985:985:985) (1092:1092:1092))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[31\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (283:283:283))
        (PORT datab (161:161:161) (217:217:217))
        (PORT datad (161:161:161) (212:212:212))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[31\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (764:764:764) (880:880:880))
        (PORT datac (819:819:819) (956:956:956))
        (PORT datad (655:655:655) (762:762:762))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (1085:1085:1085) (1200:1200:1200))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (907:907:907))
        (PORT datab (1003:1003:1003) (1175:1175:1175))
        (PORT datad (873:873:873) (974:974:974))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (760:760:760) (845:845:845))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (PORT sload (981:981:981) (1101:1101:1101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[9\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (517:517:517) (625:625:625))
        (PORT datad (706:706:706) (841:841:841))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (1083:1083:1083))
        (PORT datab (402:402:402) (458:458:458))
        (PORT datad (393:393:393) (476:476:476))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (386:386:386) (435:435:435))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (PORT sclr (814:814:814) (929:929:929))
        (PORT sload (1067:1067:1067) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1239:1239:1239) (1416:1416:1416))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (PORT ena (3231:3231:3231) (2825:2825:2825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1900:1900:1900))
        (PORT d[1] (1877:1877:1877) (2213:2213:2213))
        (PORT d[2] (1618:1618:1618) (1843:1843:1843))
        (PORT d[3] (1586:1586:1586) (1840:1840:1840))
        (PORT d[4] (1193:1193:1193) (1415:1415:1415))
        (PORT d[5] (2049:2049:2049) (2380:2380:2380))
        (PORT d[6] (1870:1870:1870) (2163:2163:2163))
        (PORT d[7] (2513:2513:2513) (2932:2932:2932))
        (PORT d[8] (2552:2552:2552) (2986:2986:2986))
        (PORT d[9] (2369:2369:2369) (2793:2793:2793))
        (PORT d[10] (2723:2723:2723) (3211:3211:3211))
        (PORT d[11] (1026:1026:1026) (1222:1222:1222))
        (PORT d[12] (1686:1686:1686) (1941:1941:1941))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT ena (3228:3228:3228) (2824:2824:2824))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (PORT d[0] (3231:3231:3231) (2825:2825:2825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1708:1708:1708))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT ena (3232:3232:3232) (2825:2825:2825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (2125:2125:2125))
        (PORT d[1] (1901:1901:1901) (2227:2227:2227))
        (PORT d[2] (1670:1670:1670) (1938:1938:1938))
        (PORT d[3] (1912:1912:1912) (2248:2248:2248))
        (PORT d[4] (2016:2016:2016) (2377:2377:2377))
        (PORT d[5] (1854:1854:1854) (2161:2161:2161))
        (PORT d[6] (1881:1881:1881) (2180:2180:2180))
        (PORT d[7] (1532:1532:1532) (1767:1767:1767))
        (PORT d[8] (1757:1757:1757) (2000:2000:2000))
        (PORT d[9] (2003:2003:2003) (2348:2348:2348))
        (PORT d[10] (2002:2002:2002) (2321:2321:2321))
        (PORT d[11] (2571:2571:2571) (3004:3004:3004))
        (PORT d[12] (1580:1580:1580) (1839:1839:1839))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (PORT ena (3230:3230:3230) (2825:2825:2825))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1713:1713:1713))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (PORT ena (3230:3230:3230) (2825:2825:2825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1641:1641:1641))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT ena (3232:3232:3232) (2825:2825:2825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT d[0] (3232:3232:3232) (2825:2825:2825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (2410:2410:2410))
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (PORT ena (2653:2653:2653) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (2142:2142:2142))
        (PORT d[1] (2119:2119:2119) (2505:2505:2505))
        (PORT d[2] (1852:1852:1852) (2125:2125:2125))
        (PORT d[3] (2003:2003:2003) (2334:2334:2334))
        (PORT d[4] (1290:1290:1290) (1544:1544:1544))
        (PORT d[5] (1751:1751:1751) (2049:2049:2049))
        (PORT d[6] (1184:1184:1184) (1372:1372:1372))
        (PORT d[7] (2606:2606:2606) (3058:3058:3058))
        (PORT d[8] (2151:2151:2151) (2506:2506:2506))
        (PORT d[9] (3163:3163:3163) (3682:3682:3682))
        (PORT d[10] (2662:2662:2662) (3131:3131:3131))
        (PORT d[11] (2745:2745:2745) (3262:3262:3262))
        (PORT d[12] (1831:1831:1831) (2130:2130:2130))
        (PORT clk (1349:1349:1349) (1372:1372:1372))
        (PORT ena (2650:2650:2650) (2336:2336:2336))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (PORT d[0] (2653:2653:2653) (2337:2337:2337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1521:1521:1521))
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (PORT ena (2654:2654:2654) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1734:1734:1734))
        (PORT d[1] (1881:1881:1881) (2209:2209:2209))
        (PORT d[2] (1830:1830:1830) (2123:2123:2123))
        (PORT d[3] (2304:2304:2304) (2695:2695:2695))
        (PORT d[4] (2457:2457:2457) (2866:2866:2866))
        (PORT d[5] (2247:2247:2247) (2602:2602:2602))
        (PORT d[6] (1949:1949:1949) (2263:2263:2263))
        (PORT d[7] (2016:2016:2016) (2322:2322:2322))
        (PORT d[8] (1324:1324:1324) (1523:1523:1523))
        (PORT d[9] (1852:1852:1852) (2177:2177:2177))
        (PORT d[10] (1862:1862:1862) (2136:2136:2136))
        (PORT d[11] (952:952:952) (1112:1112:1112))
        (PORT d[12] (1096:1096:1096) (1267:1267:1267))
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (PORT ena (2652:2652:2652) (2337:2337:2337))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (3052:3052:3052))
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (PORT ena (2652:2652:2652) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1134:1134:1134) (1326:1326:1326))
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (PORT ena (2654:2654:2654) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (PORT d[0] (2654:2654:2654) (2337:2337:2337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1414:1414:1414))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT ena (3259:3259:3259) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1727:1727:1727) (2016:2016:2016))
        (PORT d[1] (1748:1748:1748) (2066:2066:2066))
        (PORT d[2] (1354:1354:1354) (1550:1550:1550))
        (PORT d[3] (1743:1743:1743) (2012:2012:2012))
        (PORT d[4] (1198:1198:1198) (1424:1424:1424))
        (PORT d[5] (1910:1910:1910) (2225:2225:2225))
        (PORT d[6] (1701:1701:1701) (1970:1970:1970))
        (PORT d[7] (2250:2250:2250) (2643:2643:2643))
        (PORT d[8] (2531:2531:2531) (2959:2959:2959))
        (PORT d[9] (2528:2528:2528) (2967:2967:2967))
        (PORT d[10] (2747:2747:2747) (3228:3228:3228))
        (PORT d[11] (997:997:997) (1190:1190:1190))
        (PORT d[12] (1507:1507:1507) (1735:1735:1735))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT ena (3256:3256:3256) (2845:2845:2845))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT d[0] (3259:3259:3259) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1564:1564:1564))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT ena (3260:3260:3260) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (2112:2112:2112))
        (PORT d[1] (1708:1708:1708) (2000:2000:2000))
        (PORT d[2] (1812:1812:1812) (2084:2084:2084))
        (PORT d[3] (1914:1914:1914) (2246:2246:2246))
        (PORT d[4] (1996:1996:1996) (2342:2342:2342))
        (PORT d[5] (1706:1706:1706) (1990:1990:1990))
        (PORT d[6] (1911:1911:1911) (2220:2220:2220))
        (PORT d[7] (1347:1347:1347) (1548:1548:1548))
        (PORT d[8] (1778:1778:1778) (2028:2028:2028))
        (PORT d[9] (2002:2002:2002) (2345:2345:2345))
        (PORT d[10] (2011:2011:2011) (2332:2332:2332))
        (PORT d[11] (2576:2576:2576) (3015:3015:3015))
        (PORT d[12] (1580:1580:1580) (1843:1843:1843))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT ena (3258:3258:3258) (2846:2846:2846))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3558:3558:3558))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT ena (3258:3258:3258) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1631:1631:1631))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT ena (3260:3260:3260) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT d[0] (3260:3260:3260) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1191:1191:1191))
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (PORT ena (2687:2687:2687) (2366:2366:2366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1895:1895:1895))
        (PORT d[1] (1898:1898:1898) (2238:2238:2238))
        (PORT d[2] (1802:1802:1802) (2055:2055:2055))
        (PORT d[3] (1775:1775:1775) (2065:2065:2065))
        (PORT d[4] (1386:1386:1386) (1647:1647:1647))
        (PORT d[5] (2231:2231:2231) (2591:2591:2591))
        (PORT d[6] (1903:1903:1903) (2204:2204:2204))
        (PORT d[7] (2405:2405:2405) (2814:2814:2814))
        (PORT d[8] (2589:2589:2589) (3032:3032:3032))
        (PORT d[9] (2546:2546:2546) (2993:2993:2993))
        (PORT d[10] (1165:1165:1165) (1344:1344:1344))
        (PORT d[11] (1025:1025:1025) (1235:1235:1235))
        (PORT d[12] (1707:1707:1707) (1965:1965:1965))
        (PORT clk (1355:1355:1355) (1378:1378:1378))
        (PORT ena (2684:2684:2684) (2365:2365:2365))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (PORT d[0] (2687:2687:2687) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1726:1726:1726))
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (PORT ena (2688:2688:2688) (2366:2366:2366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1931:1931:1931))
        (PORT d[1] (2090:2090:2090) (2445:2445:2445))
        (PORT d[2] (1985:1985:1985) (2292:2292:2292))
        (PORT d[3] (2100:2100:2100) (2467:2467:2467))
        (PORT d[4] (2185:2185:2185) (2560:2560:2560))
        (PORT d[5] (1691:1691:1691) (1975:1975:1975))
        (PORT d[6] (1872:1872:1872) (2171:2171:2171))
        (PORT d[7] (1554:1554:1554) (1789:1789:1789))
        (PORT d[8] (1609:1609:1609) (1840:1840:1840))
        (PORT d[9] (1984:1984:1984) (2317:2317:2317))
        (PORT d[10] (1852:1852:1852) (2154:2154:2154))
        (PORT d[11] (2747:2747:2747) (3200:3200:3200))
        (PORT d[12] (1629:1629:1629) (1911:1911:1911))
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (PORT ena (2686:2686:2686) (2366:2366:2366))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2229:2229:2229))
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (PORT ena (2686:2686:2686) (2366:2366:2366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1780:1780:1780))
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (PORT ena (2688:2688:2688) (2366:2366:2366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (PORT d[0] (2688:2688:2688) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[14\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (1114:1114:1114))
        (PORT datab (1348:1348:1348) (1579:1579:1579))
        (PORT datac (1201:1201:1201) (1424:1424:1424))
        (PORT datad (795:795:795) (907:907:907))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[14\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1550:1550:1550))
        (PORT datab (854:854:854) (960:960:960))
        (PORT datac (1331:1331:1331) (1555:1555:1555))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (828:828:828) (939:939:939))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (668:668:668) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|period_l_register\[14\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (765:765:765))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (747:747:747) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[14\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (577:577:577))
        (PORT datab (327:327:327) (388:388:388))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (620:620:620) (693:693:693))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (667:667:667) (752:752:752))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (PORT ena (786:786:786) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|counter_snapshot\[14\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datad (311:311:311) (365:365:365))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (PORT ena (786:786:786) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (888:888:888))
        (PORT datab (722:722:722) (853:853:853))
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (754:754:754) (898:898:898))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[14\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (354:354:354))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (466:466:466) (536:536:536))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (805:805:805) (902:902:902))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[14\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (917:917:917))
        (PORT datab (498:498:498) (596:596:596))
        (PORT datad (895:895:895) (1038:1038:1038))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (638:638:638))
        (PORT datab (705:705:705) (833:833:833))
        (PORT datac (572:572:572) (681:681:681))
        (PORT datad (508:508:508) (578:578:578))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (836:836:836) (937:937:937))
        (PORT clrn (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|woverflow\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (543:543:543))
        (PORT datab (337:337:337) (402:402:402))
        (PORT datac (383:383:383) (475:475:475))
        (PORT datad (343:343:343) (398:398:398))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|woverflow\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (487:487:487))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|woverflow)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[14\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (471:471:471))
        (PORT datab (640:640:640) (752:752:752))
        (PORT datad (520:520:520) (610:610:610))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (560:560:560))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (231:231:231))
        (PORT datab (448:448:448) (515:515:515))
        (PORT datad (374:374:374) (462:462:462))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (621:621:621) (697:697:697))
        (PORT clrn (1152:1152:1152) (1159:1159:1159))
        (PORT sload (643:643:643) (720:720:720))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|counter_snapshot\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (359:359:359) (432:432:432))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (PORT ena (763:763:763) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|counter_snapshot\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (218:218:218) (273:273:273))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (PORT ena (763:763:763) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1194:1194:1194))
        (PORT datab (999:999:999) (1168:1168:1168))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (978:978:978) (1141:1141:1141))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[6\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (588:588:588))
        (PORT datab (318:318:318) (378:378:378))
        (PORT datad (193:193:193) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (280:280:280))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (452:452:452) (517:517:517))
        (PORT datad (269:269:269) (310:310:310))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT asdata (619:619:619) (696:696:696))
        (PORT clrn (1332:1332:1332) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|av_readdata\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (283:283:283) (318:318:318))
        (PORT datad (613:613:613) (717:717:717))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[6\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (838:838:838))
        (PORT datab (532:532:532) (627:627:627))
        (PORT datad (191:191:191) (234:234:234))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[6\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (793:793:793))
        (PORT datab (530:530:530) (635:635:635))
        (PORT datad (571:571:571) (683:683:683))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[6\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1296:1296:1296))
        (PORT datab (760:760:760) (880:880:880))
        (PORT datac (600:600:600) (693:693:693))
        (PORT datad (623:623:623) (706:706:706))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[6\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1297:1297:1297))
        (PORT datab (1115:1115:1115) (1238:1238:1238))
        (PORT datac (582:582:582) (654:654:654))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (352:352:352))
        (PORT datab (726:726:726) (833:833:833))
        (PORT datac (477:477:477) (563:563:563))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[6\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (283:283:283))
        (PORT datab (152:152:152) (193:193:193))
        (PORT datac (375:375:375) (470:470:470))
        (PORT datad (323:323:323) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (628:628:628))
        (PORT datab (540:540:540) (651:651:651))
        (PORT datac (676:676:676) (800:800:800))
        (PORT datad (118:118:118) (141:141:141))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_writedata\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (499:499:499) (573:573:573))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (260:260:260))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (480:480:480) (574:574:574))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (554:554:554))
        (PORT datab (810:810:810) (948:948:948))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (899:899:899) (1045:1045:1045))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1049:1049:1049))
        (PORT ena (848:848:848) (923:923:923))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (603:603:603))
        (PORT datab (199:199:199) (237:237:237))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (532:532:532))
        (PORT datab (811:811:811) (950:950:950))
        (PORT datac (756:756:756) (874:874:874))
        (PORT datad (278:278:278) (318:318:318))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1053:1053:1053) (1173:1173:1173))
        (PORT ena (960:960:960) (1046:1046:1046))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (581:581:581))
        (PORT datab (319:319:319) (364:364:364))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (534:534:534))
        (PORT datab (813:813:813) (952:952:952))
        (PORT datac (757:757:757) (876:876:876))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1053:1053:1053) (1173:1173:1173))
        (PORT ena (960:960:960) (1046:1046:1046))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (465:465:465) (553:553:553))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (533:533:533))
        (PORT datab (812:812:812) (951:951:951))
        (PORT datac (756:756:756) (874:874:874))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1053:1053:1053) (1173:1173:1173))
        (PORT ena (960:960:960) (1046:1046:1046))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (307:307:307) (352:352:352))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (357:357:357) (434:434:434))
        (PORT datad (465:465:465) (554:554:554))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (287:287:287) (338:338:338))
        (PORT datac (275:275:275) (316:316:316))
        (PORT datad (232:232:232) (285:285:285))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (815:815:815) (908:908:908))
        (PORT sclr (886:886:886) (824:824:824))
        (PORT ena (602:602:602) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (795:795:795))
        (PORT datab (537:537:537) (639:639:639))
        (PORT datac (213:213:213) (264:264:264))
        (PORT datad (100:100:100) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (263:263:263))
        (PORT datab (476:476:476) (564:564:564))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (803:803:803) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (129:129:129) (170:170:170))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|read\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (112:112:112))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1053:1053:1053) (1173:1173:1173))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|read1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (350:350:350) (419:419:419))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|read1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|read2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (377:377:377) (425:425:425))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|read_req\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (128:128:128) (169:169:169))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|read_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1053:1053:1053) (1173:1173:1173))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|rvalid0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (581:581:581))
        (PORT datab (338:338:338) (404:404:404))
        (PORT datad (340:340:340) (408:408:408))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|rvalid0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (176:176:176) (213:213:213))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|rvalid0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (298:298:298))
        (PORT datab (368:368:368) (438:438:438))
        (PORT datac (211:211:211) (262:262:262))
        (PORT datad (203:203:203) (254:254:254))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (305:305:305))
        (PORT datab (211:211:211) (249:249:249))
        (PORT datac (325:325:325) (398:398:398))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (579:579:579))
        (PORT datab (230:230:230) (284:284:284))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|r_val\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (197:197:197))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (203:203:203) (256:256:256))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (508:508:508) (610:610:610))
        (PORT datad (412:412:412) (466:466:466))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (506:506:506) (608:608:608))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (267:267:267))
        (PORT datab (505:505:505) (607:607:607))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (305:305:305))
        (PORT datab (227:227:227) (284:284:284))
        (PORT datac (325:325:325) (398:398:398))
        (PORT datad (203:203:203) (254:254:254))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (499:499:499) (599:599:599))
        (PORT datac (146:146:146) (189:189:189))
        (PORT datad (203:203:203) (256:256:256))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (238:238:238))
        (PORT datab (176:176:176) (213:213:213))
        (PORT datad (410:410:410) (464:464:464))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|fifo_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (653:653:653) (784:784:784))
        (PORT datac (448:448:448) (518:518:518))
        (PORT datad (384:384:384) (464:464:464))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|fifo_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (582:582:582))
        (PORT datac (299:299:299) (343:343:343))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1053:1053:1053) (1173:1173:1173))
        (PORT sclr (1150:1150:1150) (1061:1061:1061))
        (PORT ena (960:960:960) (1046:1046:1046))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (425:425:425))
        (PORT datab (169:169:169) (222:222:222))
        (PORT datac (198:198:198) (244:244:244))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (257:257:257))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (481:481:481) (576:576:576))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (1071:1071:1071))
        (PORT datab (808:808:808) (946:946:946))
        (PORT datac (452:452:452) (528:528:528))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|td_shift\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1049:1049:1049))
        (PORT ena (848:848:848) (923:923:923))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (122:122:122) (165:165:165))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|wdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1049:1049:1049))
        (PORT ena (765:765:765) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|av_readdata\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (264:264:264))
        (PORT datad (624:624:624) (735:735:735))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (469:469:469))
        (PORT datab (638:638:638) (750:750:750))
        (PORT datac (448:448:448) (521:521:521))
        (PORT datad (521:521:521) (610:610:610))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2656:2656:2656))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (1518:1518:1518) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2777:2777:2777))
        (PORT d[1] (2731:2731:2731) (3102:3102:3102))
        (PORT d[2] (2583:2583:2583) (2924:2924:2924))
        (PORT d[3] (2144:2144:2144) (2485:2485:2485))
        (PORT d[4] (1377:1377:1377) (1626:1626:1626))
        (PORT d[5] (2424:2424:2424) (2811:2811:2811))
        (PORT d[6] (1960:1960:1960) (2280:2280:2280))
        (PORT d[7] (2633:2633:2633) (3031:3031:3031))
        (PORT d[8] (2894:2894:2894) (3270:3270:3270))
        (PORT d[9] (1248:1248:1248) (1463:1463:1463))
        (PORT d[10] (1820:1820:1820) (2095:2095:2095))
        (PORT d[11] (2031:2031:2031) (2359:2359:2359))
        (PORT d[12] (2520:2520:2520) (2881:2881:2881))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT ena (1515:1515:1515) (1395:1395:1395))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT d[0] (1518:1518:1518) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1337:1337:1337))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (PORT ena (1519:1519:1519) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1700:1700:1700))
        (PORT d[1] (2477:2477:2477) (2824:2824:2824))
        (PORT d[2] (2727:2727:2727) (3073:3073:3073))
        (PORT d[3] (1288:1288:1288) (1512:1512:1512))
        (PORT d[4] (2893:2893:2893) (3391:3391:3391))
        (PORT d[5] (2654:2654:2654) (3004:3004:3004))
        (PORT d[6] (1409:1409:1409) (1661:1661:1661))
        (PORT d[7] (2956:2956:2956) (3387:3387:3387))
        (PORT d[8] (2488:2488:2488) (2848:2848:2848))
        (PORT d[9] (2450:2450:2450) (2810:2810:2810))
        (PORT d[10] (2695:2695:2695) (3050:3050:3050))
        (PORT d[11] (2254:2254:2254) (2605:2605:2605))
        (PORT d[12] (1973:1973:1973) (2283:2283:2283))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (1517:1517:1517) (1396:1396:1396))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2630:2630:2630))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (1517:1517:1517) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1654:1654:1654))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (PORT ena (1519:1519:1519) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (PORT d[0] (1519:1519:1519) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2416:2416:2416))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT ena (2397:2397:2397) (2128:2128:2128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (3009:3009:3009))
        (PORT d[1] (2011:2011:2011) (2355:2355:2355))
        (PORT d[2] (1910:1910:1910) (2198:2198:2198))
        (PORT d[3] (1429:1429:1429) (1671:1671:1671))
        (PORT d[4] (1906:1906:1906) (2266:2266:2266))
        (PORT d[5] (1551:1551:1551) (1813:1813:1813))
        (PORT d[6] (2402:2402:2402) (2817:2817:2817))
        (PORT d[7] (1923:1923:1923) (2204:2204:2204))
        (PORT d[8] (1620:1620:1620) (1866:1866:1866))
        (PORT d[9] (1650:1650:1650) (1946:1946:1946))
        (PORT d[10] (2511:2511:2511) (2908:2908:2908))
        (PORT d[11] (1712:1712:1712) (2047:2047:2047))
        (PORT d[12] (1618:1618:1618) (1895:1895:1895))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT ena (2394:2394:2394) (2127:2127:2127))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT d[0] (2397:2397:2397) (2128:2128:2128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (868:868:868) (996:996:996))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT ena (2398:2398:2398) (2128:2128:2128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1575:1575:1575))
        (PORT d[1] (1543:1543:1543) (1771:1771:1771))
        (PORT d[2] (1941:1941:1941) (2245:2245:2245))
        (PORT d[3] (2109:2109:2109) (2467:2467:2467))
        (PORT d[4] (2637:2637:2637) (3105:3105:3105))
        (PORT d[5] (2023:2023:2023) (2334:2334:2334))
        (PORT d[6] (1976:1976:1976) (2262:2262:2262))
        (PORT d[7] (1516:1516:1516) (1753:1753:1753))
        (PORT d[8] (1318:1318:1318) (1525:1525:1525))
        (PORT d[9] (2321:2321:2321) (2635:2635:2635))
        (PORT d[10] (1021:1021:1021) (1179:1179:1179))
        (PORT d[11] (968:968:968) (1141:1141:1141))
        (PORT d[12] (1566:1566:1566) (1801:1801:1801))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT ena (2396:2396:2396) (2128:2128:2128))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (875:875:875) (944:944:944))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT ena (2396:2396:2396) (2128:2128:2128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (2053:2053:2053))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT ena (2398:2398:2398) (2128:2128:2128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT d[0] (2398:2398:2398) (2128:2128:2128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (570:570:570) (662:662:662))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT ena (3089:3089:3089) (2749:2749:2749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1477:1477:1477))
        (PORT d[1] (824:824:824) (957:957:957))
        (PORT d[2] (1179:1179:1179) (1349:1349:1349))
        (PORT d[3] (1146:1146:1146) (1315:1315:1315))
        (PORT d[4] (1181:1181:1181) (1405:1405:1405))
        (PORT d[5] (2190:2190:2190) (2538:2538:2538))
        (PORT d[6] (3189:3189:3189) (3698:3698:3698))
        (PORT d[7] (2334:2334:2334) (2704:2704:2704))
        (PORT d[8] (1900:1900:1900) (2216:2216:2216))
        (PORT d[9] (851:851:851) (985:985:985))
        (PORT d[10] (856:856:856) (978:978:978))
        (PORT d[11] (824:824:824) (990:990:990))
        (PORT d[12] (1036:1036:1036) (1195:1195:1195))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT ena (3086:3086:3086) (2748:2748:2748))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT d[0] (3089:3089:3089) (2749:2749:2749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (738:738:738) (879:879:879))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (PORT ena (3090:3090:3090) (2749:2749:2749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (3391:3391:3391))
        (PORT d[1] (2365:2365:2365) (2690:2690:2690))
        (PORT d[2] (2616:2616:2616) (2977:2977:2977))
        (PORT d[3] (2023:2023:2023) (2361:2361:2361))
        (PORT d[4] (1419:1419:1419) (1647:1647:1647))
        (PORT d[5] (795:795:795) (914:914:914))
        (PORT d[6] (1156:1156:1156) (1372:1372:1372))
        (PORT d[7] (1035:1035:1035) (1191:1191:1191))
        (PORT d[8] (2728:2728:2728) (3124:3124:3124))
        (PORT d[9] (1701:1701:1701) (1935:1935:1935))
        (PORT d[10] (2064:2064:2064) (2403:2403:2403))
        (PORT d[11] (2420:2420:2420) (2803:2803:2803))
        (PORT d[12] (2373:2373:2373) (2761:2761:2761))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT ena (3088:3088:3088) (2749:2749:2749))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2440:2440:2440))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT ena (3088:3088:3088) (2749:2749:2749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1789:1789:1789))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (PORT ena (3090:3090:3090) (2749:2749:2749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (PORT d[0] (3090:3090:3090) (2749:2749:2749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2660:2660:2660))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (1085:1085:1085) (1022:1022:1022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2983:2983:2983))
        (PORT d[1] (2903:2903:2903) (3293:3293:3293))
        (PORT d[2] (2766:2766:2766) (3130:3130:3130))
        (PORT d[3] (1948:1948:1948) (2263:2263:2263))
        (PORT d[4] (1549:1549:1549) (1815:1815:1815))
        (PORT d[5] (2144:2144:2144) (2506:2506:2506))
        (PORT d[6] (2303:2303:2303) (2662:2662:2662))
        (PORT d[7] (2809:2809:2809) (3229:3229:3229))
        (PORT d[8] (3071:3071:3071) (3462:3462:3462))
        (PORT d[9] (1232:1232:1232) (1444:1444:1444))
        (PORT d[10] (1194:1194:1194) (1380:1380:1380))
        (PORT d[11] (858:858:858) (1040:1040:1040))
        (PORT d[12] (2125:2125:2125) (2460:2460:2460))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (PORT ena (1082:1082:1082) (1021:1021:1021))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1085:1085:1085) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (1147:1147:1147))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (1086:1086:1086) (1022:1022:1022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1678:1678:1678))
        (PORT d[1] (3318:3318:3318) (3775:3775:3775))
        (PORT d[2] (2575:2575:2575) (2982:2982:2982))
        (PORT d[3] (1354:1354:1354) (1592:1592:1592))
        (PORT d[4] (2606:2606:2606) (3052:3052:3052))
        (PORT d[5] (3025:3025:3025) (3431:3431:3431))
        (PORT d[6] (1203:1203:1203) (1424:1424:1424))
        (PORT d[7] (2797:2797:2797) (3198:3198:3198))
        (PORT d[8] (2290:2290:2290) (2594:2594:2594))
        (PORT d[9] (2566:2566:2566) (2987:2987:2987))
        (PORT d[10] (2358:2358:2358) (2739:2739:2739))
        (PORT d[11] (2578:2578:2578) (2965:2965:2965))
        (PORT d[12] (1807:1807:1807) (2097:2097:2097))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (1084:1084:1084) (1022:1022:1022))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (2107:2107:2107))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (1084:1084:1084) (1022:1022:1022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1716:1716:1716))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (1086:1086:1086) (1022:1022:1022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1086:1086:1086) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[5\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1692:1692:1692))
        (PORT datab (624:624:624) (711:711:711))
        (PORT datac (853:853:853) (994:994:994))
        (PORT datad (862:862:862) (1015:1015:1015))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[5\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1167:1167:1167))
        (PORT datab (882:882:882) (1040:1040:1040))
        (PORT datac (748:748:748) (858:858:858))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT asdata (660:660:660) (745:745:745))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (PORT ena (763:763:763) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (577:577:577))
        (PORT datab (328:328:328) (389:389:389))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT asdata (383:383:383) (433:433:433))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (PORT ena (763:763:763) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1194:1194:1194))
        (PORT datab (1000:1000:1000) (1168:1168:1168))
        (PORT datad (977:977:977) (1140:1140:1140))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (465:465:465) (536:536:536))
        (PORT datac (270:270:270) (313:313:313))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT asdata (964:964:964) (1092:1092:1092))
        (PORT clrn (1347:1347:1347) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (535:535:535) (638:638:638))
        (PORT datad (505:505:505) (593:593:593))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (385:385:385))
        (PORT datab (543:543:543) (615:615:615))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[5\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (518:518:518))
        (PORT datab (156:156:156) (199:199:199))
        (PORT datac (371:371:371) (465:465:465))
        (PORT datad (195:195:195) (243:243:243))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (478:478:478))
        (PORT datab (648:648:648) (747:747:747))
        (PORT datac (779:779:779) (913:913:913))
        (PORT datad (760:760:760) (885:885:885))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_writedata\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (236:236:236))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (837:837:837) (939:939:939))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (747:747:747) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (384:384:384) (439:439:439))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (654:654:654) (731:731:731))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (636:636:636) (715:715:715))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (1105:1105:1105) (1247:1247:1247))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (778:778:778) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (647:647:647) (729:729:729))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (766:766:766) (856:856:856))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (391:391:391) (442:442:442))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (436:436:436))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (394:394:394) (446:446:446))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|period_l_register\[15\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (943:943:943) (1100:1100:1100))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (747:747:747) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (431:431:431))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (726:726:726) (837:837:837))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (378:378:378) (430:430:430))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (832:832:832) (943:943:943))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (380:380:380) (434:434:434))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (947:947:947) (1062:1062:1062))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (486:486:486) (549:549:549))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (297:297:297))
        (PORT datab (343:343:343) (410:410:410))
        (PORT datac (221:221:221) (277:277:277))
        (PORT datad (340:340:340) (407:407:407))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (387:387:387))
        (PORT datab (352:352:352) (421:421:421))
        (PORT datac (320:320:320) (381:381:381))
        (PORT datad (314:314:314) (370:370:370))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_h_register\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (1121:1121:1121) (1276:1276:1276))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (668:668:668) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (510:510:510) (579:579:579))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT sload (660:660:660) (742:742:742))
        (PORT ena (743:743:743) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (554:554:554))
        (PORT datab (504:504:504) (592:592:592))
        (PORT datac (478:478:478) (566:566:566))
        (PORT datad (490:490:490) (573:573:573))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (396:396:396))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (387:387:387))
        (PORT datab (323:323:323) (387:387:387))
        (PORT datac (316:316:316) (376:376:376))
        (PORT datad (319:319:319) (376:376:376))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (450:450:450))
        (PORT datab (567:567:567) (674:674:674))
        (PORT datac (380:380:380) (462:462:462))
        (PORT datad (503:503:503) (593:593:593))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (874:874:874))
        (PORT datab (234:234:234) (291:291:291))
        (PORT datac (204:204:204) (255:255:255))
        (PORT datad (345:345:345) (404:404:404))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (584:584:584))
        (PORT datab (463:463:463) (542:542:542))
        (PORT datac (472:472:472) (550:550:550))
        (PORT datad (472:472:472) (549:549:549))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (341:341:341))
        (PORT datab (176:176:176) (214:214:214))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (417:417:417) (476:476:476))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (593:593:593))
        (PORT datab (500:500:500) (594:594:594))
        (PORT datac (488:488:488) (574:574:574))
        (PORT datad (363:363:363) (437:437:437))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (508:508:508))
        (PORT datab (172:172:172) (209:209:209))
        (PORT datac (286:286:286) (332:332:332))
        (PORT datad (269:269:269) (307:307:307))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (201:201:201))
        (PORT datad (455:455:455) (524:524:524))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (623:623:623) (693:693:693))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|period_l_register\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (658:658:658) (771:771:771))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (778:778:778) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (515:515:515) (586:586:586))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|period_l_register\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (771:771:771) (888:888:888))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (778:778:778) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (640:640:640) (726:726:726))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|internal_counter\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|period_l_register\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (1055:1055:1055) (1217:1217:1217))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1148:1148:1148))
        (PORT ena (778:778:778) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (718:718:718) (801:801:801))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|period_l_register\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (1117:1117:1117) (1262:1262:1262))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT ena (747:747:747) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|internal_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (501:501:501) (564:564:564))
        (PORT clrn (1136:1136:1136) (1143:1143:1143))
        (PORT sload (644:644:644) (718:718:718))
        (PORT ena (659:659:659) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT asdata (395:395:395) (448:448:448))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (PORT ena (763:763:763) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1194:1194:1194))
        (PORT datab (999:999:999) (1168:1168:1168))
        (PORT datad (978:978:978) (1140:1140:1140))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|counter_snapshot\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (484:484:484) (567:567:567))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (PORT ena (763:763:763) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (320:320:320) (380:380:380))
        (PORT datad (481:481:481) (559:559:559))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (450:450:450) (515:515:515))
        (PORT datad (271:271:271) (309:309:309))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT asdata (530:530:530) (601:601:601))
        (PORT clrn (1143:1143:1143) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|av_readdata\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (349:349:349))
        (PORT datad (613:613:613) (717:717:717))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT asdata (718:718:718) (787:787:787))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (508:508:508))
        (PORT datab (709:709:709) (826:826:826))
        (PORT datad (195:195:195) (244:244:244))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2837:2837:2837))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT ena (2597:2597:2597) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1907:1907:1907))
        (PORT d[1] (1479:1479:1479) (1743:1743:1743))
        (PORT d[2] (1245:1245:1245) (1437:1437:1437))
        (PORT d[3] (1972:1972:1972) (2294:2294:2294))
        (PORT d[4] (1667:1667:1667) (1987:1987:1987))
        (PORT d[5] (1243:1243:1243) (1434:1434:1434))
        (PORT d[6] (2174:2174:2174) (2486:2486:2486))
        (PORT d[7] (1290:1290:1290) (1498:1498:1498))
        (PORT d[8] (2236:2236:2236) (2597:2597:2597))
        (PORT d[9] (2287:2287:2287) (2701:2701:2701))
        (PORT d[10] (2227:2227:2227) (2607:2607:2607))
        (PORT d[11] (2152:2152:2152) (2568:2568:2568))
        (PORT d[12] (1854:1854:1854) (2148:2148:2148))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (PORT ena (2594:2594:2594) (2303:2303:2303))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT d[0] (2597:2597:2597) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1384:1384:1384))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT ena (2598:2598:2598) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1441:1441:1441))
        (PORT d[1] (1288:1288:1288) (1496:1496:1496))
        (PORT d[2] (1825:1825:1825) (2117:2117:2117))
        (PORT d[3] (2514:2514:2514) (2947:2947:2947))
        (PORT d[4] (1818:1818:1818) (2110:2110:2110))
        (PORT d[5] (1926:1926:1926) (2209:2209:2209))
        (PORT d[6] (1397:1397:1397) (1610:1610:1610))
        (PORT d[7] (1271:1271:1271) (1476:1476:1476))
        (PORT d[8] (2059:2059:2059) (2352:2352:2352))
        (PORT d[9] (2073:2073:2073) (2418:2418:2418))
        (PORT d[10] (1236:1236:1236) (1440:1440:1440))
        (PORT d[11] (2118:2118:2118) (2430:2430:2430))
        (PORT d[12] (1927:1927:1927) (2214:2214:2214))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT ena (2596:2596:2596) (2304:2304:2304))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2425:2425:2425))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT ena (2596:2596:2596) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (2344:2344:2344))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT ena (2598:2598:2598) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (2598:2598:2598) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1727:1727:1727))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (2752:2752:2752) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2308:2308:2308))
        (PORT d[1] (2327:2327:2327) (2748:2748:2748))
        (PORT d[2] (2184:2184:2184) (2494:2494:2494))
        (PORT d[3] (2011:2011:2011) (2343:2343:2343))
        (PORT d[4] (1309:1309:1309) (1573:1573:1573))
        (PORT d[5] (2414:2414:2414) (2798:2798:2798))
        (PORT d[6] (1675:1675:1675) (1929:1929:1929))
        (PORT d[7] (1863:1863:1863) (2199:2199:2199))
        (PORT d[8] (2162:2162:2162) (2524:2524:2524))
        (PORT d[9] (3032:3032:3032) (3534:3534:3534))
        (PORT d[10] (2850:2850:2850) (3351:3351:3351))
        (PORT d[11] (2534:2534:2534) (3020:3020:3020))
        (PORT d[12] (1980:1980:1980) (2298:2298:2298))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (2749:2749:2749) (2427:2427:2427))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT d[0] (2752:2752:2752) (2428:2428:2428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1442:1442:1442))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (PORT ena (2753:2753:2753) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1526:1526:1526))
        (PORT d[1] (1971:1971:1971) (2295:2295:2295))
        (PORT d[2] (1665:1665:1665) (1939:1939:1939))
        (PORT d[3] (2629:2629:2629) (3058:3058:3058))
        (PORT d[4] (1749:1749:1749) (2057:2057:2057))
        (PORT d[5] (2412:2412:2412) (2798:2798:2798))
        (PORT d[6] (1984:1984:1984) (2307:2307:2307))
        (PORT d[7] (2185:2185:2185) (2516:2516:2516))
        (PORT d[8] (1679:1679:1679) (1935:1935:1935))
        (PORT d[9] (1652:1652:1652) (1941:1941:1941))
        (PORT d[10] (1786:1786:1786) (2053:2053:2053))
        (PORT d[11] (777:777:777) (914:914:914))
        (PORT d[12] (1253:1253:1253) (1445:1445:1445))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (2751:2751:2751) (2428:2428:2428))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1733:1733:1733))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (2751:2751:2751) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2602:2602:2602))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (PORT ena (2753:2753:2753) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (PORT d[0] (2753:2753:2753) (2428:2428:2428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1346:1346:1346))
        (PORT datab (840:840:840) (985:985:985))
        (PORT datac (666:666:666) (734:734:734))
        (PORT datad (681:681:681) (774:774:774))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1710:1710:1710))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (2746:2746:2746) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1411:1411:1411))
        (PORT d[1] (2326:2326:2326) (2747:2747:2747))
        (PORT d[2] (2024:2024:2024) (2318:2318:2318))
        (PORT d[3] (2010:2010:2010) (2341:2341:2341))
        (PORT d[4] (1309:1309:1309) (1574:1574:1574))
        (PORT d[5] (1731:1731:1731) (2023:2023:2023))
        (PORT d[6] (1682:1682:1682) (1941:1941:1941))
        (PORT d[7] (2779:2779:2779) (3256:3256:3256))
        (PORT d[8] (2123:2123:2123) (2476:2476:2476))
        (PORT d[9] (3032:3032:3032) (3533:3533:3533))
        (PORT d[10] (2841:2841:2841) (3341:3341:3341))
        (PORT d[11] (2520:2520:2520) (3004:3004:3004))
        (PORT d[12] (1982:1982:1982) (2298:2298:2298))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (PORT ena (2743:2743:2743) (2414:2414:2414))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (2746:2746:2746) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1434:1434:1434))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (2747:2747:2747) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1917:1917:1917))
        (PORT d[1] (1879:1879:1879) (2203:2203:2203))
        (PORT d[2] (1682:1682:1682) (1960:1960:1960))
        (PORT d[3] (2460:2460:2460) (2870:2870:2870))
        (PORT d[4] (2287:2287:2287) (2672:2672:2672))
        (PORT d[5] (2435:2435:2435) (2829:2829:2829))
        (PORT d[6] (1970:1970:1970) (2287:2287:2287))
        (PORT d[7] (2035:2035:2035) (2345:2345:2345))
        (PORT d[8] (1356:1356:1356) (1564:1564:1564))
        (PORT d[9] (1871:1871:1871) (2200:2200:2200))
        (PORT d[10] (1927:1927:1927) (2219:2219:2219))
        (PORT d[11] (767:767:767) (902:902:902))
        (PORT d[12] (1043:1043:1043) (1206:1206:1206))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (2745:2745:2745) (2415:2415:2415))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (3272:3272:3272))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (2745:2745:2745) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2424:2424:2424))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (2747:2747:2747) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (2747:2747:2747) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (2346:2346:2346))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT ena (3037:3037:3037) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (706:706:706) (835:835:835))
        (PORT d[1] (1043:1043:1043) (1213:1213:1213))
        (PORT d[2] (854:854:854) (998:998:998))
        (PORT d[3] (692:692:692) (823:823:823))
        (PORT d[4] (1794:1794:1794) (2128:2128:2128))
        (PORT d[5] (917:917:917) (1065:1065:1065))
        (PORT d[6] (719:719:719) (852:852:852))
        (PORT d[7] (1082:1082:1082) (1254:1254:1254))
        (PORT d[8] (2055:2055:2055) (2351:2351:2351))
        (PORT d[9] (2443:2443:2443) (2865:2865:2865))
        (PORT d[10] (3343:3343:3343) (3847:3847:3847))
        (PORT d[11] (2391:2391:2391) (2854:2854:2854))
        (PORT d[12] (2483:2483:2483) (2883:2883:2883))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (PORT ena (3034:3034:3034) (2688:2688:2688))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (3037:3037:3037) (2689:2689:2689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (579:579:579) (678:678:678))
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT ena (3038:3038:3038) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1359:1359:1359))
        (PORT d[1] (510:510:510) (608:608:608))
        (PORT d[2] (515:515:515) (609:609:609))
        (PORT d[3] (769:769:769) (906:906:906))
        (PORT d[4] (567:567:567) (676:676:676))
        (PORT d[5] (1021:1021:1021) (1186:1186:1186))
        (PORT d[6] (514:514:514) (610:610:610))
        (PORT d[7] (918:918:918) (1054:1054:1054))
        (PORT d[8] (371:371:371) (446:446:446))
        (PORT d[9] (1000:1000:1000) (1164:1164:1164))
        (PORT d[10] (2390:2390:2390) (2756:2756:2756))
        (PORT d[11] (856:856:856) (999:999:999))
        (PORT d[12] (716:716:716) (836:836:836))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT ena (3036:3036:3036) (2689:2689:2689))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (533:533:533) (556:556:556))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT ena (3036:3036:3036) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (544:544:544) (633:633:633))
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT ena (3038:3038:3038) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT d[0] (3038:3038:3038) (2689:2689:2689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[4\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (530:530:530))
        (PORT datab (852:852:852) (975:975:975))
        (PORT datac (1119:1119:1119) (1300:1300:1300))
        (PORT datad (514:514:514) (587:587:587))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (409:409:409))
        (PORT datac (826:826:826) (950:950:950))
        (PORT datad (487:487:487) (576:576:576))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (516:516:516))
        (PORT datab (675:675:675) (789:789:789))
        (PORT datac (351:351:351) (399:399:399))
        (PORT datad (351:351:351) (397:397:397))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT asdata (910:910:910) (1042:1042:1042))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (792:792:792))
        (PORT datab (675:675:675) (801:801:801))
        (PORT datad (634:634:634) (750:750:750))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[4\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (404:404:404))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (164:164:164) (193:193:193))
        (PORT datad (959:959:959) (1107:1107:1107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (880:880:880))
        (PORT datab (851:851:851) (999:999:999))
        (PORT datac (358:358:358) (431:431:431))
        (PORT datad (563:563:563) (652:652:652))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[18\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (162:162:162))
        (PORT datac (345:345:345) (398:398:398))
        (PORT datad (196:196:196) (231:231:231))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (2477:2477:2477) (2831:2831:2831))
        (PORT datac (812:812:812) (958:958:958))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (222:222:222))
        (PORT datac (371:371:371) (447:447:447))
        (PORT datad (393:393:393) (479:479:479))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[18\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (979:979:979))
        (PORT datab (325:325:325) (377:377:377))
        (PORT datad (355:355:355) (407:407:407))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (869:869:869))
        (PORT datab (533:533:533) (632:632:632))
        (PORT datac (342:342:342) (409:409:409))
        (PORT datad (505:505:505) (602:602:602))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (596:596:596))
        (PORT datac (358:358:358) (440:440:440))
        (PORT datad (346:346:346) (416:416:416))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (702:702:702))
        (PORT datab (192:192:192) (230:230:230))
        (PORT datac (460:460:460) (543:543:543))
        (PORT datad (127:127:127) (152:152:152))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (856:856:856) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT ena (676:676:676) (751:751:751))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (698:698:698) (789:789:789))
        (PORT sload (948:948:948) (1064:1064:1064))
        (PORT ena (1052:1052:1052) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[18\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (502:502:502) (596:596:596))
        (PORT datad (617:617:617) (717:717:717))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (588:588:588))
        (PORT datab (523:523:523) (608:608:608))
        (PORT datac (488:488:488) (582:582:582))
        (PORT datad (478:478:478) (557:557:557))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1166:1166:1166) (1288:1288:1288))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (852:852:852) (980:980:980))
        (PORT datad (625:625:625) (733:733:733))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[17\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (662:662:662) (773:773:773))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (459:459:459))
        (PORT datab (409:409:409) (498:498:498))
        (PORT datac (208:208:208) (250:250:250))
        (PORT datad (552:552:552) (657:657:657))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT asdata (646:646:646) (729:729:729))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[30\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (284:284:284))
        (PORT datab (156:156:156) (211:211:211))
        (PORT datad (155:155:155) (205:205:205))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[30\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (1033:1033:1033))
        (PORT datab (823:823:823) (968:968:968))
        (PORT datac (708:708:708) (815:815:815))
        (PORT datad (528:528:528) (633:633:633))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[30\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (833:833:833))
        (PORT datab (355:355:355) (406:406:406))
        (PORT datac (592:592:592) (688:688:688))
        (PORT datad (324:324:324) (376:376:376))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[30\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (984:984:984))
        (PORT datab (639:639:639) (733:733:733))
        (PORT datac (786:786:786) (920:920:920))
        (PORT datad (785:785:785) (873:873:873))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1162:1162:1162) (1168:1168:1168))
        (PORT ena (1083:1083:1083) (1192:1192:1192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (991:991:991))
        (PORT datab (665:665:665) (784:784:784))
        (PORT datad (306:306:306) (345:345:345))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (479:479:479) (516:516:516))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sload (799:799:799) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (657:657:657))
        (PORT datab (204:204:204) (262:262:262))
        (PORT datac (897:897:897) (1044:1044:1044))
        (PORT datad (710:710:710) (850:850:850))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (507:507:507))
        (PORT datab (443:443:443) (511:511:511))
        (PORT datad (391:391:391) (475:475:475))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (478:478:478) (529:529:529))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (PORT sclr (814:814:814) (929:929:929))
        (PORT sload (1067:1067:1067) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[13\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (248:248:248))
        (PORT datab (375:375:375) (439:439:439))
        (PORT datac (752:752:752) (897:897:897))
        (PORT datad (846:846:846) (993:993:993))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (974:974:974))
        (PORT datab (767:767:767) (916:916:916))
        (PORT datac (442:442:442) (499:499:499))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux_001\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (724:724:724))
        (PORT datab (577:577:577) (693:693:693))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (526:526:526) (638:638:638))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[13\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (569:569:569))
        (PORT datab (476:476:476) (538:538:538))
        (PORT datac (376:376:376) (458:458:458))
        (PORT datad (173:173:173) (206:206:206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (PORT ena (1051:1051:1051) (1172:1172:1172))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal62\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (844:844:844))
        (PORT datab (709:709:709) (840:840:840))
        (PORT datac (540:540:540) (655:655:655))
        (PORT datad (721:721:721) (864:864:864))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_br_cmp\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (672:672:672))
        (PORT datab (144:144:144) (183:183:183))
        (PORT datac (109:109:109) (135:135:135))
        (PORT datad (427:427:427) (532:532:532))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_br_cmp\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (249:249:249))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (220:220:220) (267:267:267))
        (PORT datad (132:132:132) (161:161:161))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_br_cmp\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (161:161:161))
        (PORT datab (350:350:350) (410:410:410))
        (PORT datac (354:354:354) (418:418:418))
        (PORT datad (436:436:436) (494:494:494))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_br_cmp\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (363:363:363))
        (PORT datac (102:102:102) (129:129:129))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_br_cmp)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal62\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (852:852:852))
        (PORT datab (748:748:748) (893:893:893))
        (PORT datac (542:542:542) (661:661:661))
        (PORT datad (727:727:727) (866:866:866))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_op_rdctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (548:548:548))
        (PORT datab (347:347:347) (405:405:405))
        (PORT datac (455:455:455) (518:518:518))
        (PORT datad (449:449:449) (553:553:553))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_rd_ctl_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_alu_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (621:621:621))
        (PORT datad (458:458:458) (543:543:543))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|av_readdata\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (258:258:258))
        (PORT datad (626:626:626) (738:738:738))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (464:464:464))
        (PORT datab (634:634:634) (745:745:745))
        (PORT datac (442:442:442) (514:514:514))
        (PORT datad (523:523:523) (613:613:613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_avalon_reg\|oci_single_step_mode\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (600:600:600))
        (PORT datad (305:305:305) (364:364:364))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_avalon_reg\|oci_single_step_mode)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (614:614:614))
        (PORT datab (386:386:386) (460:460:460))
        (PORT datac (640:640:640) (742:742:742))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (641:641:641) (703:703:703))
        (PORT sload (776:776:776) (713:713:713))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (901:901:901) (1023:1023:1023))
        (PORT clrn (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1581:1581:1581))
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (PORT ena (3810:3810:3810) (3341:3341:3341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (2301:2301:2301))
        (PORT d[1] (2059:2059:2059) (2417:2417:2417))
        (PORT d[2] (2311:2311:2311) (2634:2634:2634))
        (PORT d[3] (2114:2114:2114) (2444:2444:2444))
        (PORT d[4] (1774:1774:1774) (2094:2094:2094))
        (PORT d[5] (2756:2756:2756) (3190:3190:3190))
        (PORT d[6] (1050:1050:1050) (1198:1198:1198))
        (PORT d[7] (1882:1882:1882) (2225:2225:2225))
        (PORT d[8] (1535:1535:1535) (1808:1808:1808))
        (PORT d[9] (1019:1019:1019) (1175:1175:1175))
        (PORT d[10] (1195:1195:1195) (1384:1384:1384))
        (PORT d[11] (1006:1006:1006) (1205:1205:1205))
        (PORT d[12] (1239:1239:1239) (1442:1442:1442))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (PORT ena (3807:3807:3807) (3340:3340:3340))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (PORT d[0] (3810:3810:3810) (3341:3341:3341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2279:2279:2279))
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (PORT ena (3811:3811:3811) (3341:3341:3341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2366:2366:2366))
        (PORT d[1] (2478:2478:2478) (2892:2892:2892))
        (PORT d[2] (1990:1990:1990) (2308:2308:2308))
        (PORT d[3] (2321:2321:2321) (2730:2730:2730))
        (PORT d[4] (2562:2562:2562) (2991:2991:2991))
        (PORT d[5] (2056:2056:2056) (2388:2388:2388))
        (PORT d[6] (2262:2262:2262) (2622:2622:2622))
        (PORT d[7] (1922:1922:1922) (2211:2211:2211))
        (PORT d[8] (1527:1527:1527) (1741:1741:1741))
        (PORT d[9] (1952:1952:1952) (2282:2282:2282))
        (PORT d[10] (1668:1668:1668) (1943:1943:1943))
        (PORT d[11] (2373:2373:2373) (2772:2772:2772))
        (PORT d[12] (2012:2012:2012) (2354:2354:2354))
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (PORT ena (3809:3809:3809) (3341:3341:3341))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (3238:3238:3238))
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (PORT ena (3809:3809:3809) (3341:3341:3341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2674:2674:2674))
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (PORT ena (3811:3811:3811) (3341:3341:3341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (PORT d[0] (3811:3811:3811) (3341:3341:3341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1177:1177:1177))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (PORT ena (3628:3628:3628) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (2089:2089:2089))
        (PORT d[1] (1864:1864:1864) (2193:2193:2193))
        (PORT d[2] (2141:2141:2141) (2438:2438:2438))
        (PORT d[3] (1948:1948:1948) (2260:2260:2260))
        (PORT d[4] (1575:1575:1575) (1864:1864:1864))
        (PORT d[5] (1891:1891:1891) (2199:2199:2199))
        (PORT d[6] (2258:2258:2258) (2604:2604:2604))
        (PORT d[7] (1570:1570:1570) (1882:1882:1882))
        (PORT d[8] (1498:1498:1498) (1758:1758:1758))
        (PORT d[9] (2729:2729:2729) (3203:3203:3203))
        (PORT d[10] (1031:1031:1031) (1193:1193:1193))
        (PORT d[11] (1004:1004:1004) (1203:1203:1203))
        (PORT d[12] (1221:1221:1221) (1422:1422:1422))
        (PORT clk (1377:1377:1377) (1400:1400:1400))
        (PORT ena (3625:3625:3625) (3178:3178:3178))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (PORT d[0] (3628:3628:3628) (3179:3179:3179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1939:1939:1939))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (PORT ena (3629:3629:3629) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (2145:2145:2145))
        (PORT d[1] (2292:2292:2292) (2676:2676:2676))
        (PORT d[2] (1673:1673:1673) (1950:1950:1950))
        (PORT d[3] (2143:2143:2143) (2526:2526:2526))
        (PORT d[4] (2394:2394:2394) (2810:2810:2810))
        (PORT d[5] (1882:1882:1882) (2193:2193:2193))
        (PORT d[6] (2075:2075:2075) (2407:2407:2407))
        (PORT d[7] (1900:1900:1900) (2185:2185:2185))
        (PORT d[8] (1412:1412:1412) (1617:1617:1617))
        (PORT d[9] (1814:1814:1814) (2132:2132:2132))
        (PORT d[10] (1647:1647:1647) (1916:1916:1916))
        (PORT d[11] (2367:2367:2367) (2764:2764:2764))
        (PORT d[12] (1819:1819:1819) (2128:2128:2128))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (PORT ena (3627:3627:3627) (3179:3179:3179))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (3364:3364:3364))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (PORT ena (3627:3627:3627) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2455:2455:2455))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (PORT ena (3629:3629:3629) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (PORT d[0] (3629:3629:3629) (3179:3179:3179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1206:1206:1206) (1381:1381:1381))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT ena (3414:3414:3414) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1896:1896:1896))
        (PORT d[1] (1710:1710:1710) (2013:2013:2013))
        (PORT d[2] (1953:1953:1953) (2225:2225:2225))
        (PORT d[3] (1918:1918:1918) (2223:2223:2223))
        (PORT d[4] (1568:1568:1568) (1858:1858:1858))
        (PORT d[5] (2388:2388:2388) (2767:2767:2767))
        (PORT d[6] (2082:2082:2082) (2407:2407:2407))
        (PORT d[7] (1577:1577:1577) (1870:1870:1870))
        (PORT d[8] (2759:2759:2759) (3222:3222:3222))
        (PORT d[9] (2725:2725:2725) (3199:3199:3199))
        (PORT d[10] (2948:2948:2948) (3461:3461:3461))
        (PORT d[11] (1039:1039:1039) (1246:1246:1246))
        (PORT d[12] (1311:1311:1311) (1514:1514:1514))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT ena (3411:3411:3411) (2988:2988:2988))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT d[0] (3414:3414:3414) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1575:1575:1575))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (PORT ena (3415:3415:3415) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1926:1926:1926))
        (PORT d[1] (2098:2098:2098) (2453:2453:2453))
        (PORT d[2] (2168:2168:2168) (2490:2490:2490))
        (PORT d[3] (1945:1945:1945) (2297:2297:2297))
        (PORT d[4] (2361:2361:2361) (2771:2771:2771))
        (PORT d[5] (1738:1738:1738) (2035:2035:2035))
        (PORT d[6] (1892:1892:1892) (2195:2195:2195))
        (PORT d[7] (1739:1739:1739) (2001:2001:2001))
        (PORT d[8] (1432:1432:1432) (1639:1639:1639))
        (PORT d[9] (2017:2017:2017) (2363:2363:2363))
        (PORT d[10] (1679:1679:1679) (1954:1954:1954))
        (PORT d[11] (2398:2398:2398) (2801:2801:2801))
        (PORT d[12] (1779:1779:1779) (2077:2077:2077))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT ena (3413:3413:3413) (2989:2989:2989))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2421:2421:2421))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT ena (3413:3413:3413) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (2259:2259:2259))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (PORT ena (3415:3415:3415) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (PORT d[0] (3415:3415:3415) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (882:882:882) (1008:1008:1008))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (3415:3415:3415) (2990:2990:2990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1925:1925:1925))
        (PORT d[1] (2063:2063:2063) (2421:2421:2421))
        (PORT d[2] (1982:1982:1982) (2262:2262:2262))
        (PORT d[3] (1929:1929:1929) (2238:2238:2238))
        (PORT d[4] (1597:1597:1597) (1894:1894:1894))
        (PORT d[5] (2389:2389:2389) (2768:2768:2768))
        (PORT d[6] (2077:2077:2077) (2395:2395:2395))
        (PORT d[7] (1582:1582:1582) (1882:1882:1882))
        (PORT d[8] (1512:1512:1512) (1775:1775:1775))
        (PORT d[9] (2880:2880:2880) (3376:3376:3376))
        (PORT d[10] (1312:1312:1312) (1513:1513:1513))
        (PORT d[11] (1057:1057:1057) (1268:1268:1268))
        (PORT d[12] (1054:1054:1054) (1232:1232:1232))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (3412:3412:3412) (2989:2989:2989))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (3415:3415:3415) (2990:2990:2990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1922:1922:1922))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT ena (3416:3416:3416) (2990:2990:2990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (2318:2318:2318))
        (PORT d[1] (2262:2262:2262) (2638:2638:2638))
        (PORT d[2] (2164:2164:2164) (2493:2493:2493))
        (PORT d[3] (2111:2111:2111) (2488:2488:2488))
        (PORT d[4] (2203:2203:2203) (2588:2588:2588))
        (PORT d[5] (1728:1728:1728) (2023:2023:2023))
        (PORT d[6] (1893:1893:1893) (2196:2196:2196))
        (PORT d[7] (1750:1750:1750) (2016:2016:2016))
        (PORT d[8] (1517:1517:1517) (1732:1732:1732))
        (PORT d[9] (1822:1822:1822) (2138:2138:2138))
        (PORT d[10] (1691:1691:1691) (1973:1973:1973))
        (PORT d[11] (2387:2387:2387) (2787:2787:2787))
        (PORT d[12] (1820:1820:1820) (2132:2132:2132))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (3414:3414:3414) (2990:2990:2990))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1716:1716:1716))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (3414:3414:3414) (2990:2990:2990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2639:2639:2639))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT ena (3416:3416:3416) (2990:2990:2990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT d[0] (3416:3416:3416) (2990:2990:2990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (907:907:907))
        (PORT datab (1344:1344:1344) (1575:1575:1575))
        (PORT datac (1210:1210:1210) (1436:1436:1436))
        (PORT datad (762:762:762) (871:871:871))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (540:540:540))
        (PORT datab (635:635:635) (731:731:731))
        (PORT datac (1209:1209:1209) (1435:1435:1435))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (997:997:997))
        (PORT datac (652:652:652) (767:767:767))
        (PORT datad (837:837:837) (986:986:986))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|counter_snapshot\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (353:353:353) (425:425:425))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT asdata (609:609:609) (674:674:674))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (156:156:156))
        (PORT datab (132:132:132) (182:182:182))
        (PORT datad (117:117:117) (140:140:140))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (998:998:998))
        (PORT datac (651:651:651) (766:766:766))
        (PORT datad (836:836:836) (984:984:984))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (371:371:371))
        (PORT datab (333:333:333) (392:392:392))
        (PORT datad (299:299:299) (342:342:342))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|control_register\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT asdata (705:705:705) (796:796:796))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT ena (426:426:426) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (284:284:284) (330:330:330))
        (PORT datad (361:361:361) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (627:627:627) (700:700:700))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (930:930:930))
        (PORT datab (499:499:499) (597:597:597))
        (PORT datad (895:895:895) (1038:1038:1038))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (560:560:560))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (369:369:369))
        (PORT datab (155:155:155) (198:198:198))
        (PORT datac (372:372:372) (466:466:466))
        (PORT datad (321:321:321) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (762:762:762))
        (PORT datab (575:575:575) (673:673:673))
        (PORT datac (844:844:844) (988:988:988))
        (PORT datad (367:367:367) (441:441:441))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_writedata\[29\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (605:605:605))
        (PORT datab (145:145:145) (183:183:183))
        (PORT datad (344:344:344) (397:397:397))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (597:597:597))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (838:838:838) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[29\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1140:1140:1140))
        (PORT datab (1057:1057:1057) (1234:1234:1234))
        (PORT datac (964:964:964) (1106:1106:1106))
        (PORT datad (762:762:762) (881:881:881))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[29\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1147:1147:1147))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (624:624:624) (748:748:748))
        (PORT datad (811:811:811) (935:935:935))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[29\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (415:415:415))
        (PORT datab (569:569:569) (684:684:684))
        (PORT datac (191:191:191) (226:226:226))
        (PORT datad (190:190:190) (225:225:225))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT ena (791:791:791) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (420:420:420))
        (PORT datab (689:689:689) (800:800:800))
        (PORT datac (754:754:754) (912:912:912))
        (PORT datad (684:684:684) (811:811:811))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_mem_byte_en\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (424:424:424))
        (PORT datab (538:538:538) (627:627:627))
        (PORT datac (130:130:130) (164:164:164))
        (PORT datad (344:344:344) (400:400:400))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1867:1867:1867) (2162:2162:2162))
        (PORT datac (493:493:493) (574:574:574))
        (PORT datad (622:622:622) (731:731:731))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_byteenable\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (665:665:665) (777:777:777))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (457:457:457))
        (PORT datab (403:403:403) (491:491:491))
        (PORT datac (202:202:202) (242:242:242))
        (PORT datad (557:557:557) (662:662:662))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT asdata (738:738:738) (822:822:822))
        (PORT clrn (1157:1157:1157) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[28\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (717:717:717))
        (PORT datab (574:574:574) (689:689:689))
        (PORT datad (530:530:530) (643:643:643))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[28\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (600:600:600))
        (PORT datab (859:859:859) (1015:1015:1015))
        (PORT datac (753:753:753) (898:898:898))
        (PORT datad (683:683:683) (790:790:790))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[28\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (1069:1069:1069))
        (PORT datab (859:859:859) (1015:1015:1015))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1351:1351:1351) (1558:1558:1558))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[28\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (867:867:867))
        (PORT datab (470:470:470) (544:544:544))
        (PORT datac (1067:1067:1067) (1249:1249:1249))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (1551:1551:1551) (1721:1721:1721))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src1\[0\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (406:406:406))
        (PORT datab (697:697:697) (809:809:809))
        (PORT datac (742:742:742) (897:897:897))
        (PORT datad (688:688:688) (816:816:816))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_mem_byte_en\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (425:425:425))
        (PORT datab (538:538:538) (627:627:627))
        (PORT datac (130:130:130) (165:165:165))
        (PORT datad (345:345:345) (401:401:401))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (332:332:332))
        (PORT datac (1260:1260:1260) (1445:1445:1445))
        (PORT datad (363:363:363) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_byteenable\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (395:395:395) (481:481:481))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (580:580:580))
        (PORT datab (653:653:653) (771:771:771))
        (PORT datac (639:639:639) (729:729:729))
        (PORT datad (518:518:518) (642:642:642))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT asdata (297:297:297) (337:337:337))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux_001\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (997:997:997))
        (PORT datab (694:694:694) (817:817:817))
        (PORT datac (202:202:202) (255:255:255))
        (PORT datad (951:951:951) (1125:1125:1125))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[11\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1376:1376:1376))
        (PORT datab (547:547:547) (660:660:660))
        (PORT datac (988:988:988) (1111:1111:1111))
        (PORT datad (803:803:803) (940:940:940))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1467:1467:1467))
        (PORT datab (643:643:643) (759:759:759))
        (PORT datac (1512:1512:1512) (1731:1731:1731))
        (PORT datad (574:574:574) (648:648:648))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[11\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (1024:1024:1024))
        (PORT datab (505:505:505) (580:580:580))
        (PORT datac (406:406:406) (494:494:494))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1168:1168:1168))
        (PORT ena (764:764:764) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (696:696:696))
        (PORT datab (692:692:692) (821:821:821))
        (PORT datac (724:724:724) (867:867:867))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (334:334:334) (387:387:387))
        (PORT datac (176:176:176) (210:210:210))
        (PORT datad (733:733:733) (874:874:874))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (687:687:687))
        (PORT datab (215:215:215) (278:278:278))
        (PORT datac (480:480:480) (564:564:564))
        (PORT datad (570:570:570) (687:687:687))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (544:544:544))
        (PORT datab (709:709:709) (841:841:841))
        (PORT datad (332:332:332) (390:390:390))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (392:392:392) (443:443:443))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (1215:1215:1215) (1372:1372:1372))
        (PORT sload (1038:1038:1038) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|fifo_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (492:492:492))
        (PORT datab (385:385:385) (473:473:473))
        (PORT datac (383:383:383) (464:464:464))
        (PORT datad (331:331:331) (401:401:401))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (589:589:589))
        (PORT datab (204:204:204) (246:246:246))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[15\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (283:283:283))
        (PORT datab (481:481:481) (576:576:576))
        (PORT datad (481:481:481) (563:563:563))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (3204:3204:3204))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (PORT ena (2193:2193:2193) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1921:1921:1921))
        (PORT d[1] (1286:1286:1286) (1517:1517:1517))
        (PORT d[2] (2752:2752:2752) (3145:3145:3145))
        (PORT d[3] (2024:2024:2024) (2352:2352:2352))
        (PORT d[4] (2243:2243:2243) (2653:2653:2653))
        (PORT d[5] (1307:1307:1307) (1535:1535:1535))
        (PORT d[6] (3308:3308:3308) (3859:3859:3859))
        (PORT d[7] (2281:2281:2281) (2608:2608:2608))
        (PORT d[8] (1864:1864:1864) (2168:2168:2168))
        (PORT d[9] (2039:2039:2039) (2400:2400:2400))
        (PORT d[10] (2015:2015:2015) (2348:2348:2348))
        (PORT d[11] (1750:1750:1750) (2096:2096:2096))
        (PORT d[12] (1751:1751:1751) (2031:2031:2031))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT ena (2190:2190:2190) (1956:1956:1956))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (PORT d[0] (2193:2193:2193) (1957:1957:1957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1239:1239:1239))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (2194:2194:2194) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2291:2291:2291))
        (PORT d[1] (2577:2577:2577) (2956:2956:2956))
        (PORT d[2] (2755:2755:2755) (3142:3142:3142))
        (PORT d[3] (2120:2120:2120) (2489:2489:2489))
        (PORT d[4] (2623:2623:2623) (3092:3092:3092))
        (PORT d[5] (2048:2048:2048) (2367:2367:2367))
        (PORT d[6] (2230:2230:2230) (2582:2582:2582))
        (PORT d[7] (2233:2233:2233) (2564:2564:2564))
        (PORT d[8] (2838:2838:2838) (3236:3236:3236))
        (PORT d[9] (2109:2109:2109) (2441:2441:2441))
        (PORT d[10] (2260:2260:2260) (2597:2597:2597))
        (PORT d[11] (2326:2326:2326) (2694:2694:2694))
        (PORT d[12] (2397:2397:2397) (2747:2747:2747))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (PORT ena (2192:2192:2192) (1957:1957:1957))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (2264:2264:2264))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (PORT ena (2192:2192:2192) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (892:892:892) (1018:1018:1018))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (2194:2194:2194) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (2194:2194:2194) (1957:1957:1957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2463:2463:2463))
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (PORT ena (3175:3175:3175) (2794:2794:2794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1555:1555:1555))
        (PORT d[1] (1235:1235:1235) (1431:1431:1431))
        (PORT d[2] (1151:1151:1151) (1336:1336:1336))
        (PORT d[3] (873:873:873) (1028:1028:1028))
        (PORT d[4] (1842:1842:1842) (2173:2173:2173))
        (PORT d[5] (696:696:696) (821:821:821))
        (PORT d[6] (693:693:693) (823:823:823))
        (PORT d[7] (2220:2220:2220) (2600:2600:2600))
        (PORT d[8] (2086:2086:2086) (2389:2389:2389))
        (PORT d[9] (846:846:846) (989:989:989))
        (PORT d[10] (518:518:518) (608:608:608))
        (PORT d[11] (2395:2395:2395) (2866:2866:2866))
        (PORT d[12] (1019:1019:1019) (1185:1185:1185))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT ena (3172:3172:3172) (2793:2793:2793))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (PORT d[0] (3175:3175:3175) (2794:2794:2794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (742:742:742) (863:863:863))
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (PORT ena (3176:3176:3176) (2794:2794:2794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2347:2347:2347))
        (PORT d[1] (714:714:714) (843:843:843))
        (PORT d[2] (1837:1837:1837) (2138:2138:2138))
        (PORT d[3] (2845:2845:2845) (3311:3311:3311))
        (PORT d[4] (908:908:908) (1058:1058:1058))
        (PORT d[5] (872:872:872) (1015:1015:1015))
        (PORT d[6] (700:700:700) (827:827:827))
        (PORT d[7] (687:687:687) (810:810:810))
        (PORT d[8] (1884:1884:1884) (2160:2160:2160))
        (PORT d[9] (1863:1863:1863) (2192:2192:2192))
        (PORT d[10] (2364:2364:2364) (2726:2726:2726))
        (PORT d[11] (401:401:401) (483:483:483))
        (PORT d[12] (911:911:911) (1059:1059:1059))
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (PORT ena (3174:3174:3174) (2794:2794:2794))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (707:707:707) (761:761:761))
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (PORT ena (3174:3174:3174) (2794:2794:2794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (756:756:756) (887:887:887))
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (PORT ena (3176:3176:3176) (2794:2794:2794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (PORT d[0] (3176:3176:3176) (2794:2794:2794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1069:1069:1069) (1224:1224:1224))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT ena (3218:3218:3218) (2816:2816:2816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1913:1913:1913))
        (PORT d[1] (2043:2043:2043) (2402:2402:2402))
        (PORT d[2] (1761:1761:1761) (2004:2004:2004))
        (PORT d[3] (1603:1603:1603) (1865:1865:1865))
        (PORT d[4] (1159:1159:1159) (1377:1377:1377))
        (PORT d[5] (1896:1896:1896) (2209:2209:2209))
        (PORT d[6] (2008:2008:2008) (2312:2312:2312))
        (PORT d[7] (2519:2519:2519) (2936:2936:2936))
        (PORT d[8] (2590:2590:2590) (3036:3036:3036))
        (PORT d[9] (2524:2524:2524) (2967:2967:2967))
        (PORT d[10] (1171:1171:1171) (1348:1348:1348))
        (PORT d[11] (1020:1020:1020) (1216:1216:1216))
        (PORT d[12] (1686:1686:1686) (1937:1937:1937))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
        (PORT ena (3215:3215:3215) (2815:2815:2815))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT d[0] (3218:3218:3218) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1836:1836:1836))
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (PORT ena (3219:3219:3219) (2816:2816:2816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2134:2134:2134))
        (PORT d[1] (1903:1903:1903) (2226:2226:2226))
        (PORT d[2] (1977:1977:1977) (2283:2283:2283))
        (PORT d[3] (1745:1745:1745) (2067:2067:2067))
        (PORT d[4] (2175:2175:2175) (2557:2557:2557))
        (PORT d[5] (1676:1676:1676) (1953:1953:1953))
        (PORT d[6] (1869:1869:1869) (2167:2167:2167))
        (PORT d[7] (1547:1547:1547) (1785:1785:1785))
        (PORT d[8] (1769:1769:1769) (2015:2015:2015))
        (PORT d[9] (1840:1840:1840) (2159:2159:2159))
        (PORT d[10] (2003:2003:2003) (2325:2325:2325))
        (PORT d[11] (2571:2571:2571) (3005:3005:3005))
        (PORT d[12] (1437:1437:1437) (1687:1687:1687))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT ena (3217:3217:3217) (2816:2816:2816))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3159:3159:3159) (3532:3532:3532))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT ena (3217:3217:3217) (2816:2816:2816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1808:1808:1808))
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (PORT ena (3219:3219:3219) (2816:2816:2816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (PORT d[0] (3219:3219:3219) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (2132:2132:2132))
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (PORT ena (3172:3172:3172) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (878:878:878) (1024:1024:1024))
        (PORT d[1] (1236:1236:1236) (1432:1432:1432))
        (PORT d[2] (662:662:662) (780:780:780))
        (PORT d[3] (1627:1627:1627) (1902:1902:1902))
        (PORT d[4] (1670:1670:1670) (1987:1987:1987))
        (PORT d[5] (684:684:684) (802:802:802))
        (PORT d[6] (517:517:517) (618:618:618))
        (PORT d[7] (2227:2227:2227) (2612:2612:2612))
        (PORT d[8] (2247:2247:2247) (2571:2571:2571))
        (PORT d[9] (853:853:853) (1000:1000:1000))
        (PORT d[10] (652:652:652) (762:762:762))
        (PORT d[11] (2205:2205:2205) (2644:2644:2644))
        (PORT d[12] (1011:1011:1011) (1173:1173:1173))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT ena (3169:3169:3169) (2797:2797:2797))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (PORT d[0] (3172:3172:3172) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (896:896:896) (1033:1033:1033))
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (PORT ena (3173:3173:3173) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2333:2333:2333))
        (PORT d[1] (715:715:715) (844:844:844))
        (PORT d[2] (1846:1846:1846) (2151:2151:2151))
        (PORT d[3] (2987:2987:2987) (3465:3465:3465))
        (PORT d[4] (765:765:765) (901:901:901))
        (PORT d[5] (1078:1078:1078) (1240:1240:1240))
        (PORT d[6] (687:687:687) (808:808:808))
        (PORT d[7] (688:688:688) (811:811:811))
        (PORT d[8] (561:561:561) (667:667:667))
        (PORT d[9] (1844:1844:1844) (2169:2169:2169))
        (PORT d[10] (2197:2197:2197) (2534:2534:2534))
        (PORT d[11] (414:414:414) (499:499:499))
        (PORT d[12] (911:911:911) (1058:1058:1058))
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (PORT ena (3171:3171:3171) (2798:2798:2798))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (841:841:841) (898:898:898))
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (PORT ena (3171:3171:3171) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (732:732:732) (849:849:849))
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (PORT ena (3173:3173:3173) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (PORT d[0] (3173:3173:3173) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[15\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1373:1373:1373))
        (PORT datab (1240:1240:1240) (1410:1410:1410))
        (PORT datac (995:995:995) (1144:1144:1144))
        (PORT datad (184:184:184) (214:214:214))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[15\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1138:1138:1138))
        (PORT datab (646:646:646) (737:737:737))
        (PORT datac (1991:1991:1991) (2290:2290:2290))
        (PORT datad (610:610:610) (694:694:694))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|counter_snapshot\[15\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (316:316:316) (377:377:377))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (PORT ena (786:786:786) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (889:889:889))
        (PORT datab (774:774:774) (923:923:923))
        (PORT datac (707:707:707) (831:831:831))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[15\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (578:578:578))
        (PORT datab (327:327:327) (388:388:388))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT asdata (631:631:631) (708:708:708))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (PORT ena (786:786:786) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[15\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (177:177:177) (212:212:212))
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (466:466:466) (537:537:537))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (706:706:706) (806:806:806))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (214:214:214))
        (PORT datab (499:499:499) (597:597:597))
        (PORT datad (896:896:896) (1039:1039:1039))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[15\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (527:527:527))
        (PORT datab (433:433:433) (502:502:502))
        (PORT datad (111:111:111) (132:132:132))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (230:230:230))
        (PORT datab (297:297:297) (346:346:346))
        (PORT datad (376:376:376) (464:464:464))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (308:308:308) (348:348:348))
        (PORT clrn (1152:1152:1152) (1159:1159:1159))
        (PORT sload (643:643:643) (720:720:720))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_ld_signed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (720:720:720))
        (PORT datab (627:627:627) (745:745:745))
        (PORT datac (583:583:583) (688:688:688))
        (PORT datad (624:624:624) (748:748:748))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_ld_signed\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (697:697:697) (829:829:829))
        (PORT datac (409:409:409) (465:465:465))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_ld_signed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (339:339:339) (407:407:407))
        (PORT datac (678:678:678) (776:776:776))
        (PORT datad (629:629:629) (725:725:725))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (202:202:202))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|t_pause\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (408:408:408))
        (PORT datab (219:219:219) (278:278:278))
        (PORT datac (160:160:160) (191:191:191))
        (PORT datad (204:204:204) (257:257:257))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|jupdate\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (799:799:799))
        (PORT datab (113:113:113) (144:144:144))
        (PORT datac (627:627:627) (731:731:731))
        (PORT datad (193:193:193) (242:242:242))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|jupdate)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1182:1182:1182))
        (PORT asdata (269:269:269) (289:289:289))
        (PORT clrn (803:803:803) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|jupdate1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (430:430:430) (508:508:508))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|jupdate1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|jupdate2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|jupdate2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|t_pause\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (306:306:306) (362:362:362))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|t_pause\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|ac\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|ac\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (571:571:571))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (457:457:457) (522:522:522))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|ac)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (628:628:628) (705:705:705))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[10\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (893:893:893))
        (PORT datab (744:744:744) (877:877:877))
        (PORT datad (237:237:237) (293:293:293))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2222:2222:2222))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT ena (2735:2735:2735) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1955:1955:1955))
        (PORT d[1] (2094:2094:2094) (2475:2475:2475))
        (PORT d[2] (1682:1682:1682) (1932:1932:1932))
        (PORT d[3] (1831:1831:1831) (2140:2140:2140))
        (PORT d[4] (1432:1432:1432) (1696:1696:1696))
        (PORT d[5] (2233:2233:2233) (2597:2597:2597))
        (PORT d[6] (1310:1310:1310) (1511:1511:1511))
        (PORT d[7] (2413:2413:2413) (2833:2833:2833))
        (PORT d[8] (2456:2456:2456) (2855:2855:2855))
        (PORT d[9] (2685:2685:2685) (3145:3145:3145))
        (PORT d[10] (2460:2460:2460) (2894:2894:2894))
        (PORT d[11] (2720:2720:2720) (3237:3237:3237))
        (PORT d[12] (1654:1654:1654) (1931:1931:1931))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT ena (2732:2732:2732) (2407:2407:2407))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT d[0] (2735:2735:2735) (2408:2408:2408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2301:2301:2301))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT ena (2736:2736:2736) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (2117:2117:2117))
        (PORT d[1] (1678:1678:1678) (1970:1970:1970))
        (PORT d[2] (1672:1672:1672) (1945:1945:1945))
        (PORT d[3] (2131:2131:2131) (2499:2499:2499))
        (PORT d[4] (1935:1935:1935) (2266:2266:2266))
        (PORT d[5] (2056:2056:2056) (2382:2382:2382))
        (PORT d[6] (1959:1959:1959) (2274:2274:2274))
        (PORT d[7] (1851:1851:1851) (2138:2138:2138))
        (PORT d[8] (1504:1504:1504) (1729:1729:1729))
        (PORT d[9] (1832:1832:1832) (2154:2154:2154))
        (PORT d[10] (1820:1820:1820) (2100:2100:2100))
        (PORT d[11] (1114:1114:1114) (1295:1295:1295))
        (PORT d[12] (1246:1246:1246) (1435:1435:1435))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT ena (2734:2734:2734) (2408:2408:2408))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1741:1741:1741))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT ena (2734:2734:2734) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1140:1140:1140))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT ena (2736:2736:2736) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT d[0] (2736:2736:2736) (2408:2408:2408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (1963:1963:1963))
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (PORT ena (2945:2945:2945) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1742:1742:1742))
        (PORT d[1] (2098:2098:2098) (2471:2471:2471))
        (PORT d[2] (1824:1824:1824) (2092:2092:2092))
        (PORT d[3] (1813:1813:1813) (2114:2114:2114))
        (PORT d[4] (1594:1594:1594) (1889:1889:1889))
        (PORT d[5] (2044:2044:2044) (2376:2376:2376))
        (PORT d[6] (1499:1499:1499) (1728:1728:1728))
        (PORT d[7] (2404:2404:2404) (2827:2827:2827))
        (PORT d[8] (2318:2318:2318) (2710:2710:2710))
        (PORT d[9] (2668:2668:2668) (3125:3125:3125))
        (PORT d[10] (2643:2643:2643) (3107:3107:3107))
        (PORT d[11] (2378:2378:2378) (2843:2843:2843))
        (PORT d[12] (1787:1787:1787) (2077:2077:2077))
        (PORT clk (1309:1309:1309) (1332:1332:1332))
        (PORT ena (2942:2942:2942) (2590:2590:2590))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (PORT d[0] (2945:2945:2945) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2509:2509:2509))
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (PORT ena (2946:2946:2946) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1790:1790:1790))
        (PORT d[1] (1697:1697:1697) (1988:1988:1988))
        (PORT d[2] (1675:1675:1675) (1943:1943:1943))
        (PORT d[3] (2099:2099:2099) (2459:2459:2459))
        (PORT d[4] (1935:1935:1935) (2269:2269:2269))
        (PORT d[5] (2046:2046:2046) (2374:2374:2374))
        (PORT d[6] (2131:2131:2131) (2468:2468:2468))
        (PORT d[7] (1704:1704:1704) (1972:1972:1972))
        (PORT d[8] (1526:1526:1526) (1754:1754:1754))
        (PORT d[9] (1866:1866:1866) (2198:2198:2198))
        (PORT d[10] (1988:1988:1988) (2288:2288:2288))
        (PORT d[11] (2582:2582:2582) (3025:3025:3025))
        (PORT d[12] (1406:1406:1406) (1615:1615:1615))
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (PORT ena (2944:2944:2944) (2591:2591:2591))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3219:3219:3219) (3602:3602:3602))
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (PORT ena (2944:2944:2944) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1478:1478:1478))
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (PORT ena (2946:2946:2946) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (PORT d[0] (2946:2946:2946) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1983:1983:1983))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2962:2962:2962) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1607:1607:1607))
        (PORT d[1] (2080:2080:2080) (2446:2446:2446))
        (PORT d[2] (1490:1490:1490) (1710:1710:1710))
        (PORT d[3] (1822:1822:1822) (2124:2124:2124))
        (PORT d[4] (1476:1476:1476) (1761:1761:1761))
        (PORT d[5] (1895:1895:1895) (2205:2205:2205))
        (PORT d[6] (1499:1499:1499) (1728:1728:1728))
        (PORT d[7] (2254:2254:2254) (2650:2650:2650))
        (PORT d[8] (2459:2459:2459) (2871:2871:2871))
        (PORT d[9] (2512:2512:2512) (2952:2952:2952))
        (PORT d[10] (1477:1477:1477) (1712:1712:1712))
        (PORT d[11] (2368:2368:2368) (2827:2827:2827))
        (PORT d[12] (1453:1453:1453) (1692:1692:1692))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT ena (2959:2959:2959) (2602:2602:2602))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT d[0] (2962:2962:2962) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2334:2334:2334))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (2963:2963:2963) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1602:1602:1602))
        (PORT d[1] (1695:1695:1695) (1986:1986:1986))
        (PORT d[2] (1687:1687:1687) (1959:1959:1959))
        (PORT d[3] (1924:1924:1924) (2257:2257:2257))
        (PORT d[4] (1944:1944:1944) (2276:2276:2276))
        (PORT d[5] (1708:1708:1708) (1992:1992:1992))
        (PORT d[6] (2136:2136:2136) (2473:2473:2473))
        (PORT d[7] (1627:1627:1627) (1880:1880:1880))
        (PORT d[8] (1535:1535:1535) (1764:1764:1764))
        (PORT d[9] (2006:2006:2006) (2350:2350:2350))
        (PORT d[10] (1998:1998:1998) (2302:2302:2302))
        (PORT d[11] (2664:2664:2664) (3106:3106:3106))
        (PORT d[12] (1403:1403:1403) (1609:1609:1609))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2961:2961:2961) (2603:2603:2603))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (2036:2036:2036))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2961:2961:2961) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1334:1334:1334))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (2963:2963:2963) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT d[0] (2963:2963:2963) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1459:1459:1459))
        (PORT datab (1345:1345:1345) (1576:1576:1576))
        (PORT datac (1098:1098:1098) (1253:1253:1253))
        (PORT datad (1188:1188:1188) (1345:1345:1345))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1353:1353:1353))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT ena (3435:3435:3435) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1432:1432:1432) (1693:1693:1693))
        (PORT d[1] (2052:2052:2052) (2411:2411:2411))
        (PORT d[2] (1118:1118:1118) (1278:1278:1278))
        (PORT d[3] (1765:1765:1765) (2050:2050:2050))
        (PORT d[4] (1397:1397:1397) (1661:1661:1661))
        (PORT d[5] (1734:1734:1734) (2027:2027:2027))
        (PORT d[6] (2056:2056:2056) (2371:2371:2371))
        (PORT d[7] (1588:1588:1588) (1885:1885:1885))
        (PORT d[8] (2737:2737:2737) (3196:3196:3196))
        (PORT d[9] (2560:2560:2560) (3014:3014:3014))
        (PORT d[10] (2764:2764:2764) (3251:3251:3251))
        (PORT d[11] (1023:1023:1023) (1224:1224:1224))
        (PORT d[12] (1338:1338:1338) (1546:1546:1546))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT ena (3432:3432:3432) (3004:3004:3004))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT d[0] (3435:3435:3435) (3005:3005:3005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1532:1532:1532))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (PORT ena (3436:3436:3436) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1940:1940:1940))
        (PORT d[1] (2102:2102:2102) (2459:2459:2459))
        (PORT d[2] (2157:2157:2157) (2485:2485:2485))
        (PORT d[3] (1955:1955:1955) (2311:2311:2311))
        (PORT d[4] (2205:2205:2205) (2594:2594:2594))
        (PORT d[5] (1716:1716:1716) (2006:2006:2006))
        (PORT d[6] (1885:1885:1885) (2186:2186:2186))
        (PORT d[7] (1730:1730:1730) (1993:1993:1993))
        (PORT d[8] (1600:1600:1600) (1827:1827:1827))
        (PORT d[9] (2004:2004:2004) (2343:2343:2343))
        (PORT d[10] (1830:1830:1830) (2126:2126:2126))
        (PORT d[11] (2748:2748:2748) (3201:3201:3201))
        (PORT d[12] (1623:1623:1623) (1899:1899:1899))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT ena (3434:3434:3434) (3005:3005:3005))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (3013:3013:3013))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT ena (3434:3434:3434) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1650:1650:1650))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (PORT ena (3436:3436:3436) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (PORT d[0] (3436:3436:3436) (3005:3005:3005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[10\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1483:1483:1483))
        (PORT datab (1347:1347:1347) (1578:1578:1578))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (907:907:907) (1041:1041:1041))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT asdata (653:653:653) (729:729:729))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (PORT ena (618:618:618) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (738:738:738))
        (PORT datab (688:688:688) (813:813:813))
        (PORT datad (681:681:681) (809:809:809))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[10\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (267:267:267))
        (PORT datab (336:336:336) (396:396:396))
        (PORT datad (293:293:293) (336:336:336))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|counter_snapshot\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (334:334:334) (397:397:397))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (PORT ena (618:618:618) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[10\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (729:729:729))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (283:283:283) (323:323:323))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT asdata (534:534:534) (602:602:602))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[10\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (1019:1019:1019))
        (PORT datab (1046:1046:1046) (1233:1233:1233))
        (PORT datad (781:781:781) (925:925:925))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|src_data\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (548:548:548))
        (PORT datab (125:125:125) (156:156:156))
        (PORT datad (328:328:328) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (234:234:234))
        (PORT datab (286:286:286) (335:335:335))
        (PORT datad (378:378:378) (466:466:466))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte1_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (300:300:300) (341:341:341))
        (PORT clrn (1152:1152:1152) (1159:1159:1159))
        (PORT sload (643:643:643) (720:720:720))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|av_readdata\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (197:197:197) (233:233:233))
        (PORT datad (624:624:624) (735:735:735))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (717:717:717))
        (PORT datab (744:744:744) (877:877:877))
        (PORT datac (743:743:743) (872:872:872))
        (PORT datad (237:237:237) (294:294:294))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1185:1185:1185))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (PORT ena (3797:3797:3797) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2323:2323:2323))
        (PORT d[1] (2056:2056:2056) (2406:2406:2406))
        (PORT d[2] (2162:2162:2162) (2471:2471:2471))
        (PORT d[3] (2104:2104:2104) (2434:2434:2434))
        (PORT d[4] (1783:1783:1783) (2106:2106:2106))
        (PORT d[5] (2601:2601:2601) (3018:3018:3018))
        (PORT d[6] (2266:2266:2266) (2612:2612:2612))
        (PORT d[7] (1871:1871:1871) (2212:2212:2212))
        (PORT d[8] (1520:1520:1520) (1787:1787:1787))
        (PORT d[9] (1038:1038:1038) (1200:1200:1200))
        (PORT d[10] (1174:1174:1174) (1356:1356:1356))
        (PORT d[11] (1221:1221:1221) (1453:1453:1453))
        (PORT d[12] (1217:1217:1217) (1414:1414:1414))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (PORT ena (3794:3794:3794) (3329:3329:3329))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (PORT d[0] (3797:3797:3797) (3330:3330:3330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (1228:1228:1228))
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT ena (3798:3798:3798) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1574:1574:1574))
        (PORT d[1] (2570:2570:2570) (2986:2986:2986))
        (PORT d[2] (2011:2011:2011) (2340:2340:2340))
        (PORT d[3] (2298:2298:2298) (2700:2700:2700))
        (PORT d[4] (2391:2391:2391) (2804:2804:2804))
        (PORT d[5] (1906:1906:1906) (2223:2223:2223))
        (PORT d[6] (2085:2085:2085) (2419:2419:2419))
        (PORT d[7] (1908:1908:1908) (2190:2190:2190))
        (PORT d[8] (1552:1552:1552) (1772:1772:1772))
        (PORT d[9] (2128:2128:2128) (2480:2480:2480))
        (PORT d[10] (1653:1653:1653) (1926:1926:1926))
        (PORT d[11] (2487:2487:2487) (2899:2899:2899))
        (PORT d[12] (1950:1950:1950) (2269:2269:2269))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (PORT ena (3796:3796:3796) (3330:3330:3330))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (3253:3253:3253))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (PORT ena (3796:3796:3796) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2685:2685:2685))
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT ena (3798:3798:3798) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT d[0] (3798:3798:3798) (3330:3330:3330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1389:1389:1389))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT ena (3627:3627:3627) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (2102:2102:2102))
        (PORT d[1] (2068:2068:2068) (2427:2427:2427))
        (PORT d[2] (2130:2130:2130) (2426:2426:2426))
        (PORT d[3] (1958:1958:1958) (2275:2275:2275))
        (PORT d[4] (1587:1587:1587) (1882:1882:1882))
        (PORT d[5] (2414:2414:2414) (2804:2804:2804))
        (PORT d[6] (2091:2091:2091) (2416:2416:2416))
        (PORT d[7] (1556:1556:1556) (1847:1847:1847))
        (PORT d[8] (2769:2769:2769) (3236:3236:3236))
        (PORT d[9] (2745:2745:2745) (3227:3227:3227))
        (PORT d[10] (2941:2941:2941) (3452:3452:3452))
        (PORT d[11] (1045:1045:1045) (1249:1249:1249))
        (PORT d[12] (1872:1872:1872) (2150:2150:2150))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
        (PORT ena (3624:3624:3624) (3177:3177:3177))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT d[0] (3627:3627:3627) (3178:3178:3178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1260:1260:1260))
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (PORT ena (3628:3628:3628) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (2160:2160:2160))
        (PORT d[1] (2274:2274:2274) (2652:2652:2652))
        (PORT d[2] (1798:1798:1798) (2077:2077:2077))
        (PORT d[3] (2135:2135:2135) (2517:2517:2517))
        (PORT d[4] (2374:2374:2374) (2775:2775:2775))
        (PORT d[5] (1881:1881:1881) (2192:2192:2192))
        (PORT d[6] (2061:2061:2061) (2390:2390:2390))
        (PORT d[7] (1728:1728:1728) (1988:1988:1988))
        (PORT d[8] (1731:1731:1731) (1975:1975:1975))
        (PORT d[9] (1816:1816:1816) (2131:2131:2131))
        (PORT d[10] (1670:1670:1670) (1944:1944:1944))
        (PORT d[11] (2380:2380:2380) (2779:2779:2779))
        (PORT d[12] (1818:1818:1818) (2128:2128:2128))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT ena (3626:3626:3626) (3178:3178:3178))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (3380:3380:3380))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT ena (3626:3626:3626) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2464:2464:2464))
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (PORT ena (3628:3628:3628) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (PORT d[0] (3628:3628:3628) (3178:3178:3178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (567:567:567) (657:657:657))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (PORT ena (3816:3816:3816) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2488:2488:2488))
        (PORT d[1] (2049:2049:2049) (2402:2402:2402))
        (PORT d[2] (2322:2322:2322) (2647:2647:2647))
        (PORT d[3] (2125:2125:2125) (2459:2459:2459))
        (PORT d[4] (1004:1004:1004) (1213:1213:1213))
        (PORT d[5] (2202:2202:2202) (2549:2549:2549))
        (PORT d[6] (1468:1468:1468) (1669:1669:1669))
        (PORT d[7] (2064:2064:2064) (2443:2443:2443))
        (PORT d[8] (1530:1530:1530) (1796:1796:1796))
        (PORT d[9] (867:867:867) (1008:1008:1008))
        (PORT d[10] (1193:1193:1193) (1379:1379:1379))
        (PORT d[11] (1009:1009:1009) (1207:1207:1207))
        (PORT d[12] (1187:1187:1187) (1399:1399:1399))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
        (PORT ena (3813:3813:3813) (3346:3346:3346))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (PORT d[0] (3816:3816:3816) (3347:3347:3347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (939:939:939) (1069:1069:1069))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (PORT ena (3817:3817:3817) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (2351:2351:2351))
        (PORT d[1] (2621:2621:2621) (3048:3048:3048))
        (PORT d[2] (2019:2019:2019) (2348:2348:2348))
        (PORT d[3] (2329:2329:2329) (2739:2739:2739))
        (PORT d[4] (2582:2582:2582) (3026:3026:3026))
        (PORT d[5] (2072:2072:2072) (2409:2409:2409))
        (PORT d[6] (2268:2268:2268) (2629:2629:2629))
        (PORT d[7] (1020:1020:1020) (1169:1169:1169))
        (PORT d[8] (1565:1565:1565) (1786:1786:1786))
        (PORT d[9] (1965:1965:1965) (2297:2297:2297))
        (PORT d[10] (1690:1690:1690) (1974:1974:1974))
        (PORT d[11] (2365:2365:2365) (2761:2761:2761))
        (PORT d[12] (2000:2000:2000) (2336:2336:2336))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (PORT ena (3815:3815:3815) (3347:3347:3347))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2291:2291:2291))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (PORT ena (3815:3815:3815) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2680:2680:2680))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (PORT ena (3817:3817:3817) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (PORT d[0] (3817:3817:3817) (3347:3347:3347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1184:1184:1184))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT ena (3619:3619:3619) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (2138:2138:2138))
        (PORT d[1] (1854:1854:1854) (2178:2178:2178))
        (PORT d[2] (2158:2158:2158) (2459:2459:2459))
        (PORT d[3] (2093:2093:2093) (2419:2419:2419))
        (PORT d[4] (1754:1754:1754) (2068:2068:2068))
        (PORT d[5] (2600:2600:2600) (3017:3017:3017))
        (PORT d[6] (2252:2252:2252) (2593:2593:2593))
        (PORT d[7] (2153:2153:2153) (2525:2525:2525))
        (PORT d[8] (1313:1313:1313) (1540:1540:1540))
        (PORT d[9] (1039:1039:1039) (1201:1201:1201))
        (PORT d[10] (1174:1174:1174) (1360:1360:1360))
        (PORT d[11] (1130:1130:1130) (1341:1341:1341))
        (PORT d[12] (1065:1065:1065) (1246:1246:1246))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
        (PORT ena (3616:3616:3616) (3168:3168:3168))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT d[0] (3619:3619:3619) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1445:1445:1445))
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (PORT ena (3620:3620:3620) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2342:2342:2342))
        (PORT d[1] (2469:2469:2469) (2883:2883:2883))
        (PORT d[2] (1986:1986:1986) (2310:2310:2310))
        (PORT d[3] (2133:2133:2133) (2511:2511:2511))
        (PORT d[4] (2550:2550:2550) (2987:2987:2987))
        (PORT d[5] (1918:1918:1918) (2241:2241:2241))
        (PORT d[6] (2084:2084:2084) (2417:2417:2417))
        (PORT d[7] (1913:1913:1913) (2201:2201:2201))
        (PORT d[8] (1253:1253:1253) (1432:1432:1432))
        (PORT d[9] (1655:1655:1655) (1947:1947:1947))
        (PORT d[10] (1486:1486:1486) (1731:1731:1731))
        (PORT d[11] (2309:2309:2309) (2702:2702:2702))
        (PORT d[12] (1225:1225:1225) (1433:1433:1433))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT ena (3618:3618:3618) (3169:3169:3169))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1688:1688:1688) (1912:1912:1912))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT ena (3618:3618:3618) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2456:2456:2456))
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (PORT ena (3620:3620:3620) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (PORT d[0] (3620:3620:3620) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1457:1457:1457))
        (PORT datab (1346:1346:1346) (1577:1577:1577))
        (PORT datac (620:620:620) (709:709:709))
        (PORT datad (622:622:622) (706:706:706))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (714:714:714))
        (PORT datab (646:646:646) (746:746:746))
        (PORT datac (1197:1197:1197) (1419:1419:1419))
        (PORT datad (191:191:191) (224:224:224))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|control_register\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (598:598:598) (698:698:698))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|control_register\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT ena (426:426:426) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|counter_snapshot\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (499:499:499) (589:589:589))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT asdata (493:493:493) (554:554:554))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (PORT datab (131:131:131) (164:164:164))
        (PORT datad (105:105:105) (130:130:130))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (337:337:337) (397:397:397))
        (PORT datad (293:293:293) (335:335:335))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (581:581:581))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (286:286:286) (325:325:325))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (648:648:648) (725:725:725))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[2\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (1045:1045:1045))
        (PORT datab (1057:1057:1057) (1252:1252:1252))
        (PORT datad (789:789:789) (934:934:934))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (544:544:544))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[2\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (379:379:379))
        (PORT datab (152:152:152) (193:193:193))
        (PORT datac (377:377:377) (471:471:471))
        (PORT datad (429:429:429) (493:493:493))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (545:545:545))
        (PORT datab (576:576:576) (675:675:675))
        (PORT datac (840:840:840) (984:984:984))
        (PORT datad (1115:1115:1115) (1304:1304:1304))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[14\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (888:888:888))
        (PORT datab (838:838:838) (987:987:987))
        (PORT datac (514:514:514) (589:589:589))
        (PORT datad (446:446:446) (516:516:516))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (488:488:488) (582:582:582))
        (PORT datad (354:354:354) (433:433:433))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[12\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (537:537:537))
        (PORT datab (466:466:466) (541:541:541))
        (PORT datac (152:152:152) (194:194:194))
        (PORT datad (284:284:284) (327:327:327))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[27\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (979:979:979))
        (PORT datab (864:864:864) (1021:1021:1021))
        (PORT datac (751:751:751) (895:895:895))
        (PORT datad (674:674:674) (746:746:746))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[27\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (1004:1004:1004))
        (PORT datab (771:771:771) (921:921:921))
        (PORT datac (374:374:374) (437:437:437))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[27\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (720:720:720))
        (PORT datab (575:575:575) (691:691:691))
        (PORT datad (528:528:528) (640:640:640))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[27\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (866:866:866))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1069:1069:1069) (1251:1251:1251))
        (PORT datad (566:566:566) (647:647:647))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (1551:1551:1551) (1721:1721:1721))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[15\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (824:824:824))
        (PORT datab (775:775:775) (896:896:896))
        (PORT datad (388:388:388) (477:477:477))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (621:621:621) (687:687:687))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (PORT sload (981:981:981) (1101:1101:1101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (650:650:650))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (701:701:701) (834:834:834))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[15\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (349:349:349))
        (PORT datab (445:445:445) (517:517:517))
        (PORT datad (687:687:687) (810:810:810))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (487:487:487) (551:551:551))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (1215:1215:1215) (1372:1372:1372))
        (PORT sload (1038:1038:1038) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|router\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (950:950:950))
        (PORT datab (632:632:632) (741:741:741))
        (PORT datac (520:520:520) (618:618:618))
        (PORT datad (641:641:641) (754:754:754))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|router\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (386:386:386) (472:472:472))
        (PORT datac (530:530:530) (634:634:634))
        (PORT datad (515:515:515) (612:612:612))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|router\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (471:471:471))
        (PORT datab (394:394:394) (480:480:480))
        (PORT datac (568:568:568) (664:664:664))
        (PORT datad (371:371:371) (452:452:452))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|router\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (722:722:722))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (784:784:784) (911:911:911))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|router\|src_channel\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (487:487:487))
        (PORT datac (883:883:883) (1047:1047:1047))
        (PORT datad (110:110:110) (132:132:132))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|router\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (688:688:688))
        (PORT datab (394:394:394) (480:480:480))
        (PORT datac (782:782:782) (908:908:908))
        (PORT datad (610:610:610) (696:696:696))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|router\|src_channel\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (184:184:184) (227:227:227))
        (PORT datac (179:179:179) (217:217:217))
        (PORT datad (190:190:190) (222:222:222))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|mem_s2_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (201:201:201))
        (PORT datac (462:462:462) (543:543:543))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|mem_s2_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (536:536:536))
        (PORT datab (110:110:110) (142:142:142))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (110:110:110) (129:129:129))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|mem_s2_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|av_readdata\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datac (284:284:284) (318:318:318))
        (PORT datad (615:615:615) (719:719:719))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (606:606:606))
        (PORT datad (819:819:819) (963:963:963))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (126:126:126) (171:171:171))
        (PORT datad (633:633:633) (750:750:750))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (267:267:267))
        (PORT datab (333:333:333) (393:393:393))
        (PORT datad (298:298:298) (341:341:341))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|counter_snapshot\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (380:380:380) (463:463:463))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT asdata (503:503:503) (561:561:561))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (156:156:156))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (117:117:117) (141:141:141))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (394:394:394))
        (PORT datab (437:437:437) (508:508:508))
        (PORT datad (332:332:332) (389:389:389))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT asdata (365:365:365) (413:413:413))
        (PORT clrn (1143:1143:1143) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (506:506:506))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (696:696:696) (804:804:804))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (2017:2017:2017))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (2471:2471:2471) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (980:980:980) (1138:1138:1138))
        (PORT d[1] (1156:1156:1156) (1336:1336:1336))
        (PORT d[2] (1897:1897:1897) (2155:2155:2155))
        (PORT d[3] (1503:1503:1503) (1731:1731:1731))
        (PORT d[4] (998:998:998) (1199:1199:1199))
        (PORT d[5] (2269:2269:2269) (2636:2636:2636))
        (PORT d[6] (2658:2658:2658) (3091:3091:3091))
        (PORT d[7] (2764:2764:2764) (3186:3186:3186))
        (PORT d[8] (2201:2201:2201) (2503:2503:2503))
        (PORT d[9] (2358:2358:2358) (2743:2743:2743))
        (PORT d[10] (2071:2071:2071) (2398:2398:2398))
        (PORT d[11] (1414:1414:1414) (1698:1698:1698))
        (PORT d[12] (1187:1187:1187) (1362:1362:1362))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT ena (2468:2468:2468) (2208:2208:2208))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (2471:2471:2471) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1506:1506:1506))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (2472:2472:2472) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2990:2990:2990))
        (PORT d[1] (2000:2000:2000) (2274:2274:2274))
        (PORT d[2] (2269:2269:2269) (2588:2588:2588))
        (PORT d[3] (1662:1662:1662) (1955:1955:1955))
        (PORT d[4] (2636:2636:2636) (3079:3079:3079))
        (PORT d[5] (2044:2044:2044) (2344:2344:2344))
        (PORT d[6] (1164:1164:1164) (1376:1376:1376))
        (PORT d[7] (2352:2352:2352) (2715:2715:2715))
        (PORT d[8] (2362:2362:2362) (2711:2711:2711))
        (PORT d[9] (1343:1343:1343) (1529:1529:1529))
        (PORT d[10] (2121:2121:2121) (2408:2408:2408))
        (PORT d[11] (2049:2049:2049) (2382:2382:2382))
        (PORT d[12] (2143:2143:2143) (2435:2435:2435))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (2470:2470:2470) (2209:2209:2209))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2424:2424:2424))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT ena (2470:2470:2470) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1290:1290:1290))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (2472:2472:2472) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT d[0] (2472:2472:2472) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1817:1817:1817))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (PORT ena (2473:2473:2473) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1296:1296:1296))
        (PORT d[1] (1312:1312:1312) (1510:1510:1510))
        (PORT d[2] (1734:1734:1734) (1982:1982:1982))
        (PORT d[3] (1474:1474:1474) (1696:1696:1696))
        (PORT d[4] (1016:1016:1016) (1219:1219:1219))
        (PORT d[5] (2093:2093:2093) (2440:2440:2440))
        (PORT d[6] (2876:2876:2876) (3341:3341:3341))
        (PORT d[7] (2573:2573:2573) (2964:2964:2964))
        (PORT d[8] (2033:2033:2033) (2313:2313:2313))
        (PORT d[9] (2177:2177:2177) (2536:2536:2536))
        (PORT d[10] (2054:2054:2054) (2379:2379:2379))
        (PORT d[11] (1242:1242:1242) (1501:1501:1501))
        (PORT d[12] (1702:1702:1702) (1944:1944:1944))
        (PORT clk (1346:1346:1346) (1370:1370:1370))
        (PORT ena (2470:2470:2470) (2206:2206:2206))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (PORT d[0] (2473:2473:2473) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1169:1169:1169) (1342:1342:1342))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (PORT ena (2474:2474:2474) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2989:2989:2989))
        (PORT d[1] (1847:1847:1847) (2113:2113:2113))
        (PORT d[2] (2086:2086:2086) (2380:2380:2380))
        (PORT d[3] (1664:1664:1664) (1946:1946:1946))
        (PORT d[4] (2462:2462:2462) (2878:2878:2878))
        (PORT d[5] (1848:1848:1848) (2120:2120:2120))
        (PORT d[6] (1003:1003:1003) (1194:1194:1194))
        (PORT d[7] (2154:2154:2154) (2484:2484:2484))
        (PORT d[8] (2329:2329:2329) (2671:2671:2671))
        (PORT d[9] (2056:2056:2056) (2325:2325:2325))
        (PORT d[10] (1854:1854:1854) (2115:2115:2115))
        (PORT d[11] (1896:1896:1896) (2215:2215:2215))
        (PORT d[12] (1831:1831:1831) (2088:2088:2088))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (PORT ena (2472:2472:2472) (2207:2207:2207))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2525:2525:2525))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (PORT ena (2472:2472:2472) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (2195:2195:2195))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (PORT ena (2474:2474:2474) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (PORT d[0] (2474:2474:2474) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (2186:2186:2186))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT ena (1859:1859:1859) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2809:2809:2809))
        (PORT d[1] (2003:2003:2003) (2346:2346:2346))
        (PORT d[2] (1728:1728:1728) (1992:1992:1992))
        (PORT d[3] (1443:1443:1443) (1678:1678:1678))
        (PORT d[4] (1869:1869:1869) (2219:2219:2219))
        (PORT d[5] (1532:1532:1532) (1794:1794:1794))
        (PORT d[6] (2844:2844:2844) (3304:3304:3304))
        (PORT d[7] (1768:1768:1768) (2035:2035:2035))
        (PORT d[8] (1623:1623:1623) (1871:1871:1871))
        (PORT d[9] (1648:1648:1648) (1942:1942:1942))
        (PORT d[10] (2364:2364:2364) (2743:2743:2743))
        (PORT d[11] (1601:1601:1601) (1897:1897:1897))
        (PORT d[12] (1764:1764:1764) (2068:2068:2068))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT ena (1856:1856:1856) (1667:1667:1667))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (1859:1859:1859) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1294:1294:1294))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (1860:1860:1860) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2611:2611:2611))
        (PORT d[1] (1354:1354:1354) (1564:1564:1564))
        (PORT d[2] (2054:2054:2054) (2365:2365:2365))
        (PORT d[3] (1547:1547:1547) (1836:1836:1836))
        (PORT d[4] (2461:2461:2461) (2913:2913:2913))
        (PORT d[5] (1836:1836:1836) (2120:2120:2120))
        (PORT d[6] (1803:1803:1803) (2067:2067:2067))
        (PORT d[7] (1180:1180:1180) (1369:1369:1369))
        (PORT d[8] (1689:1689:1689) (1951:1951:1951))
        (PORT d[9] (2301:2301:2301) (2609:2609:2609))
        (PORT d[10] (1038:1038:1038) (1203:1203:1203))
        (PORT d[11] (1133:1133:1133) (1325:1325:1325))
        (PORT d[12] (1380:1380:1380) (1589:1589:1589))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT ena (1858:1858:1858) (1668:1668:1668))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1616:1616:1616))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT ena (1858:1858:1858) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (2063:2063:2063))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (1860:1860:1860) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT d[0] (1860:1860:1860) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2400:2400:2400))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT ena (2185:2185:2185) (1943:1943:1943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (3015:3015:3015))
        (PORT d[1] (2011:2011:2011) (2354:2354:2354))
        (PORT d[2] (1893:1893:1893) (2177:2177:2177))
        (PORT d[3] (1530:1530:1530) (1769:1769:1769))
        (PORT d[4] (1880:1880:1880) (2231:2231:2231))
        (PORT d[5] (1544:1544:1544) (1806:1806:1806))
        (PORT d[6] (2719:2719:2719) (3169:3169:3169))
        (PORT d[7] (1755:1755:1755) (2017:2017:2017))
        (PORT d[8] (1633:1633:1633) (1884:1884:1884))
        (PORT d[9] (1697:1697:1697) (2004:2004:2004))
        (PORT d[10] (2352:2352:2352) (2727:2727:2727))
        (PORT d[11] (1627:1627:1627) (1932:1932:1932))
        (PORT d[12] (1777:1777:1777) (2083:2083:2083))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (PORT ena (2182:2182:2182) (1942:1942:1942))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT d[0] (2185:2185:2185) (1943:1943:1943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (1262:1262:1262))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT ena (2186:2186:2186) (1943:1943:1943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1574:1574:1574))
        (PORT d[1] (1526:1526:1526) (1759:1759:1759))
        (PORT d[2] (2066:2066:2066) (2382:2382:2382))
        (PORT d[3] (2108:2108:2108) (2466:2466:2466))
        (PORT d[4] (2617:2617:2617) (3089:3089:3089))
        (PORT d[5] (2011:2011:2011) (2319:2319:2319))
        (PORT d[6] (1970:1970:1970) (2256:2256:2256))
        (PORT d[7] (1187:1187:1187) (1378:1378:1378))
        (PORT d[8] (1151:1151:1151) (1332:1332:1332))
        (PORT d[9] (2307:2307:2307) (2616:2616:2616))
        (PORT d[10] (1026:1026:1026) (1181:1181:1181))
        (PORT d[11] (969:969:969) (1142:1142:1142))
        (PORT d[12] (1386:1386:1386) (1596:1596:1596))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT ena (2184:2184:2184) (1943:1943:1943))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2814:2814:2814))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT ena (2184:2184:2184) (1943:1943:1943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (2066:2066:2066))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT ena (2186:2186:2186) (1943:1943:1943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT d[0] (2186:2186:2186) (1943:1943:1943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (1045:1045:1045))
        (PORT datab (1542:1542:1542) (1788:1788:1788))
        (PORT datac (747:747:747) (840:840:840))
        (PORT datad (961:961:961) (1100:1100:1100))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (880:880:880))
        (PORT datab (918:918:918) (1054:1054:1054))
        (PORT datac (842:842:842) (1009:1009:1009))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_avalon_reg\|oci_ienable\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (469:469:469) (556:556:556))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_avalon_reg\|oci_ienable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (355:355:355))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (309:309:309) (363:363:363))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (600:600:600) (657:657:657))
        (PORT sload (729:729:729) (667:667:667))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT asdata (520:520:520) (594:594:594))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1286:1286:1286))
        (PORT datab (656:656:656) (774:774:774))
        (PORT datad (785:785:785) (929:929:929))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (651:651:651))
        (PORT datab (587:587:587) (672:672:672))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[1\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (837:837:837))
        (PORT datab (153:153:153) (196:196:196))
        (PORT datac (374:374:374) (468:468:468))
        (PORT datad (200:200:200) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_wrctl_status\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (624:624:624))
        (PORT datad (763:763:763) (887:887:887))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_control_rd_data\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (939:939:939))
        (PORT datab (855:855:855) (1018:1018:1018))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (103:103:103) (127:127:127))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal135\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (150:150:150))
        (PORT datab (857:857:857) (1020:1020:1020))
        (PORT datac (601:601:601) (701:701:701))
        (PORT datad (765:765:765) (889:889:889))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_op_wrctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (160:160:160))
        (PORT datab (626:626:626) (744:744:744))
        (PORT datac (471:471:471) (557:557:557))
        (PORT datad (324:324:324) (375:375:375))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_wrctl_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_ienable_reg_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (928:928:928))
        (PORT datab (357:357:357) (414:414:414))
        (PORT datad (608:608:608) (709:709:709))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_ienable_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (308:308:308) (347:347:347))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_control_rd_data\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datac (376:376:376) (447:447:447))
        (PORT datad (107:107:107) (127:127:127))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_control_rd_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (523:523:523) (624:624:624))
        (PORT datac (312:312:312) (373:373:373))
        (PORT datad (459:459:459) (544:544:544))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (617:617:617))
        (PORT datac (523:523:523) (633:633:633))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_writedata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (366:366:366) (428:428:428))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1464:1464:1464) (1682:1682:1682))
        (PORT datad (526:526:526) (618:618:618))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (415:415:415))
        (PORT datac (973:973:973) (1121:1121:1121))
        (PORT datad (306:306:306) (367:367:367))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|monitor_error\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (157:157:157))
        (PORT datab (485:485:485) (578:578:578))
        (PORT datad (554:554:554) (627:627:627))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|monitor_error)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (703:703:703))
        (PORT datab (635:635:635) (733:733:733))
        (PORT datac (579:579:579) (678:678:678))
        (PORT datad (440:440:440) (505:505:505))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (858:858:858) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT asdata (298:298:298) (340:340:340))
        (PORT ena (811:811:811) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (558:558:558))
        (PORT datab (310:310:310) (361:361:361))
        (PORT datac (631:631:631) (733:733:733))
        (PORT datad (676:676:676) (796:796:796))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (801:801:801) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (578:578:578))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (547:547:547) (648:648:648))
        (PORT datad (302:302:302) (364:364:364))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (803:803:803) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (378:378:378) (450:450:450))
        (PORT datac (546:546:546) (647:647:647))
        (PORT datad (355:355:355) (426:426:426))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (803:803:803) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (578:578:578))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (546:546:546) (647:647:647))
        (PORT datad (351:351:351) (422:422:422))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (803:803:803) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (578:578:578))
        (PORT datab (176:176:176) (212:212:212))
        (PORT datac (546:546:546) (647:647:647))
        (PORT datad (357:357:357) (431:431:431))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (803:803:803) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT asdata (381:381:381) (426:426:426))
        (PORT ena (811:811:811) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (378:378:378) (450:450:450))
        (PORT datac (546:546:546) (647:647:647))
        (PORT datad (470:470:470) (552:552:552))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (803:803:803) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (578:578:578))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (546:546:546) (648:648:648))
        (PORT datad (483:483:483) (566:566:566))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (803:803:803) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (260:260:260))
        (PORT datab (909:909:909) (1079:1079:1079))
        (PORT datac (163:163:163) (222:222:222))
        (PORT datad (653:653:653) (756:756:756))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_addr\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (235:235:235))
        (PORT datac (473:473:473) (552:552:552))
        (PORT datad (352:352:352) (413:413:413))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (763:763:763))
        (PORT datab (386:386:386) (461:461:461))
        (PORT datac (501:501:501) (592:592:592))
        (PORT datad (471:471:471) (538:538:538))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT asdata (601:601:601) (672:672:672))
        (PORT clrn (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[24\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (710:710:710))
        (PORT datab (571:571:571) (686:686:686))
        (PORT datac (459:459:459) (533:533:533))
        (PORT datad (534:534:534) (648:648:648))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[24\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1228:1228:1228))
        (PORT datab (827:827:827) (972:972:972))
        (PORT datac (716:716:716) (816:816:816))
        (PORT datad (535:535:535) (642:642:642))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[24\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (918:918:918) (1064:1064:1064))
        (PORT datac (721:721:721) (809:809:809))
        (PORT datad (803:803:803) (941:941:941))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[24\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (857:857:857))
        (PORT datab (668:668:668) (784:784:784))
        (PORT datac (819:819:819) (955:955:955))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (1085:1085:1085) (1200:1200:1200))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (443:443:443))
        (PORT datab (491:491:491) (578:578:578))
        (PORT datac (844:844:844) (1005:1005:1005))
        (PORT datad (302:302:302) (360:360:360))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[8\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (781:781:781))
        (PORT datab (401:401:401) (487:487:487))
        (PORT datac (536:536:536) (647:647:647))
        (PORT datad (728:728:728) (872:872:872))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[8\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (355:355:355))
        (PORT datab (422:422:422) (479:479:479))
        (PORT datad (391:391:391) (474:474:474))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (378:378:378) (422:422:422))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (PORT sclr (814:814:814) (929:929:929))
        (PORT sload (1067:1067:1067) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1704:1704:1704))
        (PORT datab (184:184:184) (250:250:250))
        (PORT datac (167:167:167) (227:227:227))
        (PORT datad (2972:2972:2972) (3454:3454:3454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_addr\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (472:472:472))
        (PORT datab (175:175:175) (235:235:235))
        (PORT datac (376:376:376) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (458:458:458))
        (PORT datab (359:359:359) (419:419:419))
        (PORT datac (389:389:389) (471:471:471))
        (PORT datad (554:554:554) (659:659:659))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (788:788:788) (889:889:889))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[23\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (787:787:787))
        (PORT datab (130:130:130) (177:177:177))
        (PORT datac (523:523:523) (624:624:624))
        (PORT datad (564:564:564) (675:675:675))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[23\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (770:770:770))
        (PORT datab (837:837:837) (956:956:956))
        (PORT datac (1092:1092:1092) (1253:1253:1253))
        (PORT datad (1026:1026:1026) (1185:1185:1185))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[23\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1639:1639:1639))
        (PORT datab (1118:1118:1118) (1283:1283:1283))
        (PORT datac (622:622:622) (703:703:703))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[23\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (985:985:985))
        (PORT datab (644:644:644) (736:736:736))
        (PORT datac (787:787:787) (920:920:920))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1162:1162:1162) (1168:1168:1168))
        (PORT ena (1083:1083:1083) (1192:1192:1192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[12\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (626:626:626))
        (PORT datab (461:461:461) (541:541:541))
        (PORT datac (820:820:820) (967:967:967))
        (PORT datad (450:450:450) (531:531:531))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (362:362:362) (435:435:435))
        (PORT datad (368:368:368) (449:449:449))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[10\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (534:534:534))
        (PORT datab (713:713:713) (817:817:817))
        (PORT datac (149:149:149) (191:191:191))
        (PORT datad (184:184:184) (213:213:213))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[26\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (977:977:977))
        (PORT datab (772:772:772) (921:921:921))
        (PORT datac (955:955:955) (1076:1076:1076))
        (PORT datad (842:842:842) (989:989:989))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[26\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (867:867:867) (1024:1024:1024))
        (PORT datac (849:849:849) (983:983:983))
        (PORT datad (576:576:576) (647:647:647))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[26\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (685:685:685))
        (PORT datab (570:570:570) (684:684:684))
        (PORT datac (544:544:544) (679:679:679))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[26\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (867:867:867))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1064:1064:1064) (1245:1245:1245))
        (PORT datad (570:570:570) (650:650:650))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (1551:1551:1551) (1721:1721:1721))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_b_is_dst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (1018:1018:1018))
        (PORT datab (603:603:603) (715:715:715))
        (PORT datac (907:907:907) (1072:1072:1072))
        (PORT datad (879:879:879) (1018:1018:1018))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_b_is_dst\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (1017:1017:1017))
        (PORT datab (600:600:600) (712:712:712))
        (PORT datac (908:908:908) (1073:1073:1073))
        (PORT datad (880:880:880) (1020:1020:1020))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_b_is_dst\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (652:652:652))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (595:595:595) (714:714:714))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (830:830:830))
        (PORT datab (566:566:566) (677:677:677))
        (PORT datac (408:408:408) (497:497:497))
        (PORT datad (403:403:403) (494:494:494))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (539:539:539) (641:641:641))
        (PORT datad (690:690:690) (815:815:815))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (842:842:842))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (759:759:759) (891:891:891))
        (PORT datad (111:111:111) (133:133:133))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (351:351:351) (401:401:401))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_exception\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (275:275:275))
        (PORT datab (209:209:209) (256:256:256))
        (PORT datac (922:922:922) (1091:1091:1091))
        (PORT datad (517:517:517) (616:616:616))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_exception\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (597:597:597))
        (PORT datab (346:346:346) (402:402:402))
        (PORT datac (213:213:213) (264:264:264))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_exception\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (276:276:276))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datac (919:919:919) (1086:1086:1086))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (260:260:260))
        (PORT datac (922:922:922) (1090:1090:1090))
        (PORT datad (515:515:515) (613:613:613))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_dst_regnum\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (232:232:232))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (327:327:327) (389:389:389))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_dst_regnum\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1385:1385:1385))
        (PORT datab (133:133:133) (168:168:168))
        (PORT datac (737:737:737) (860:860:860))
        (PORT datad (425:425:425) (484:484:484))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_dst_regnum\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (350:350:350))
        (PORT datab (710:710:710) (834:834:834))
        (PORT datad (814:814:814) (958:958:958))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (280:280:280))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (364:364:364))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (440:440:440) (476:476:476))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sload (799:799:799) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (531:531:531))
        (PORT datab (161:161:161) (210:210:210))
        (PORT datac (715:715:715) (812:812:812))
        (PORT datad (161:161:161) (188:188:188))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (584:584:584))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (601:601:601))
        (PORT datab (587:587:587) (701:701:701))
        (PORT datac (594:594:594) (699:699:699))
        (PORT datad (422:422:422) (484:484:484))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (PORT ena (922:922:922) (1046:1046:1046))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1773:1773:1773))
        (PORT datab (184:184:184) (250:250:250))
        (PORT datac (168:168:168) (229:229:229))
        (PORT datad (2335:2335:2335) (2677:2677:2677))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_addr\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (177:177:177) (237:237:237))
        (PORT datac (371:371:371) (438:438:438))
        (PORT datad (661:661:661) (779:779:779))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (458:458:458))
        (PORT datab (407:407:407) (496:496:496))
        (PORT datac (190:190:190) (227:227:227))
        (PORT datad (553:553:553) (659:659:659))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (787:787:787) (888:888:888))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[25\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (792:792:792))
        (PORT datab (590:590:590) (710:710:710))
        (PORT datac (516:516:516) (615:615:615))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[25\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (806:806:806))
        (PORT datab (826:826:826) (971:971:971))
        (PORT datac (665:665:665) (753:753:753))
        (PORT datad (533:533:533) (640:640:640))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[25\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (759:759:759))
        (PORT datab (540:540:540) (615:615:615))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (538:538:538) (645:645:645))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[25\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (1022:1022:1022))
        (PORT datab (421:421:421) (514:514:514))
        (PORT datac (458:458:458) (521:521:521))
        (PORT datad (565:565:565) (636:636:636))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1168:1168:1168))
        (PORT ena (764:764:764) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_dst_regnum\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (744:744:744))
        (PORT datab (585:585:585) (698:698:698))
        (PORT datac (335:335:335) (398:398:398))
        (PORT datad (124:124:124) (147:147:147))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_dst_regnum\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (356:356:356))
        (PORT datab (864:864:864) (1026:1026:1026))
        (PORT datac (781:781:781) (907:907:907))
        (PORT datad (470:470:470) (550:550:550))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (277:277:277))
        (PORT datab (729:729:729) (875:875:875))
        (PORT datac (523:523:523) (634:634:634))
        (PORT datad (378:378:378) (452:452:452))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (503:503:503))
        (PORT datab (572:572:572) (652:652:652))
        (PORT datad (390:390:390) (473:473:473))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (496:496:496) (556:556:556))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (PORT sclr (814:814:814) (929:929:929))
        (PORT sload (1067:1067:1067) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (260:260:260))
        (PORT datab (911:911:911) (1086:1086:1086))
        (PORT datac (163:163:163) (222:222:222))
        (PORT datad (894:894:894) (1081:1081:1081))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_addr\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (437:437:437))
        (PORT datac (336:336:336) (395:395:395))
        (PORT datad (159:159:159) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (516:516:516))
        (PORT datab (676:676:676) (790:790:790))
        (PORT datac (298:298:298) (338:338:338))
        (PORT datad (351:351:351) (397:397:397))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (1043:1043:1043) (1201:1201:1201))
        (PORT clrn (1353:1353:1353) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[9\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (1011:1011:1011))
        (PORT datab (777:777:777) (929:929:929))
        (PORT datac (608:608:608) (707:707:707))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[9\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (770:770:770))
        (PORT datab (1110:1110:1110) (1275:1275:1275))
        (PORT datac (791:791:791) (911:911:911))
        (PORT datad (991:991:991) (1118:1118:1118))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[9\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1146:1146:1146))
        (PORT datab (1116:1116:1116) (1282:1282:1282))
        (PORT datac (1098:1098:1098) (1279:1279:1279))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (940:940:940))
        (PORT datab (620:620:620) (706:706:706))
        (PORT datac (818:818:818) (958:958:958))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1162:1162:1162) (1168:1168:1168))
        (PORT ena (1083:1083:1083) (1192:1192:1192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[5\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (996:996:996))
        (PORT datab (300:300:300) (347:347:347))
        (PORT datad (815:815:815) (959:959:959))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (468:468:468) (515:515:515))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sload (799:799:799) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (534:534:534))
        (PORT datab (166:166:166) (214:214:214))
        (PORT datac (439:439:439) (501:501:501))
        (PORT datad (293:293:293) (337:337:337))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (249:249:249))
        (PORT datab (1903:1903:1903) (2225:2225:2225))
        (PORT datac (168:168:168) (228:228:228))
        (PORT datad (771:771:771) (888:888:888))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_addr\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (282:282:282))
        (PORT datac (400:400:400) (487:487:487))
        (PORT datad (513:513:513) (606:606:606))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (458:458:458))
        (PORT datab (406:406:406) (494:494:494))
        (PORT datac (350:350:350) (408:408:408))
        (PORT datad (555:555:555) (660:660:660))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT asdata (660:660:660) (753:753:753))
        (PORT clrn (1157:1157:1157) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[8\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (726:726:726))
        (PORT datab (578:578:578) (693:693:693))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (524:524:524) (635:635:635))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[8\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1264:1264:1264))
        (PORT datab (505:505:505) (578:578:578))
        (PORT datac (849:849:849) (963:963:963))
        (PORT datad (636:636:636) (743:743:743))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[8\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (770:770:770))
        (PORT datab (858:858:858) (976:976:976))
        (PORT datac (862:862:862) (980:980:980))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (949:949:949))
        (PORT datab (631:631:631) (728:728:728))
        (PORT datac (824:824:824) (965:965:965))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1162:1162:1162) (1168:1168:1168))
        (PORT ena (1083:1083:1083) (1192:1192:1192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (994:994:994))
        (PORT datab (856:856:856) (1018:1018:1018))
        (PORT datad (291:291:291) (323:323:323))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (454:454:454) (497:497:497))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sload (799:799:799) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (687:687:687))
        (PORT datab (596:596:596) (697:697:697))
        (PORT datac (211:211:211) (270:270:270))
        (PORT datad (570:570:570) (687:687:687))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1131:1131:1131))
        (PORT datab (714:714:714) (829:829:829))
        (PORT datad (685:685:685) (808:808:808))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (390:390:390) (440:440:440))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (1215:1215:1215) (1372:1372:1372))
        (PORT sload (1038:1038:1038) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (259:259:259))
        (PORT datab (959:959:959) (1118:1118:1118))
        (PORT datac (164:164:164) (223:223:223))
        (PORT datad (1141:1141:1141) (1307:1307:1307))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_addr\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (475:475:475))
        (PORT datab (176:176:176) (236:236:236))
        (PORT datad (397:397:397) (483:483:483))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (605:605:605))
        (PORT datab (556:556:556) (689:689:689))
        (PORT datac (619:619:619) (750:750:750))
        (PORT datad (572:572:572) (654:654:654))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (520:520:520) (587:587:587))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux_001\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (763:763:763))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (634:634:634) (763:763:763))
        (PORT datad (565:565:565) (677:677:677))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1173:1173:1173))
        (PORT datab (1056:1056:1056) (1234:1234:1234))
        (PORT datac (1663:1663:1663) (1923:1923:1923))
        (PORT datad (762:762:762) (881:881:881))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[15\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (716:716:716))
        (PORT datab (777:777:777) (904:904:904))
        (PORT datac (810:810:810) (940:940:940))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[15\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (402:402:402))
        (PORT datab (573:573:573) (688:688:688))
        (PORT datac (195:195:195) (231:231:231))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT ena (791:791:791) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_alu_subtract\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (143:143:143) (182:182:182))
        (PORT datac (111:111:111) (136:136:136))
        (PORT datad (428:428:428) (533:533:533))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_alu_subtract\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (673:673:673))
        (PORT datab (448:448:448) (560:560:560))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (179:179:179) (208:208:208))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_op_cmpge\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (663:663:663))
        (PORT datab (642:642:642) (773:773:773))
        (PORT datac (309:309:309) (359:359:359))
        (PORT datad (826:826:826) (935:935:935))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_alu_subtract\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (415:415:415))
        (PORT datac (341:341:341) (391:391:391))
        (PORT datad (493:493:493) (569:569:569))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_alu_sub\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (425:425:425))
        (PORT datab (161:161:161) (211:211:211))
        (PORT datac (371:371:371) (439:439:439))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_alu_sub)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (313:313:313) (381:381:381))
        (PORT datad (505:505:505) (605:605:605))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (536:536:536))
        (PORT datab (470:470:470) (543:543:543))
        (PORT datac (151:151:151) (193:193:193))
        (PORT datad (173:173:173) (203:203:203))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (251:251:251))
        (PORT datab (808:808:808) (946:946:946))
        (PORT datac (168:168:168) (228:228:228))
        (PORT datad (790:790:790) (917:917:917))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_addr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (432:432:432))
        (PORT datac (374:374:374) (451:451:451))
        (PORT datad (162:162:162) (212:212:212))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (166:166:166) (224:224:224))
        (PORT datac (372:372:372) (448:448:448))
        (PORT datad (394:394:394) (480:480:480))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[29\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (435:435:435))
        (PORT datab (310:310:310) (359:359:359))
        (PORT datad (629:629:629) (735:735:735))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (728:728:728) (809:809:809))
        (PORT sload (1169:1169:1169) (1306:1306:1306))
        (PORT ena (872:872:872) (957:957:957))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (751:751:751))
        (PORT datab (392:392:392) (471:471:471))
        (PORT datac (438:438:438) (512:512:512))
        (PORT datad (848:848:848) (997:997:997))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (689:689:689) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (446:446:446))
        (PORT datab (360:360:360) (442:442:442))
        (PORT datac (464:464:464) (551:551:551))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (325:325:325) (389:389:389))
        (PORT datac (574:574:574) (677:677:677))
        (PORT datad (200:200:200) (235:235:235))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (858:858:858) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (666:666:666))
        (PORT datab (875:875:875) (996:996:996))
        (PORT datac (343:343:343) (391:391:391))
        (PORT datad (629:629:629) (735:735:735))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (872:872:872) (957:957:957))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (574:574:574))
        (PORT datab (353:353:353) (435:435:435))
        (PORT datad (358:358:358) (433:433:433))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datab (224:224:224) (266:266:266))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (569:569:569) (659:659:659))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (858:858:858) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (516:516:516) (582:582:582))
        (PORT ena (963:963:963) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (748:748:748))
        (PORT datab (393:393:393) (473:473:473))
        (PORT datac (457:457:457) (545:545:545))
        (PORT datad (845:845:845) (994:994:994))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (689:689:689) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (573:573:573))
        (PORT datab (359:359:359) (435:435:435))
        (PORT datad (362:362:362) (431:431:431))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (683:683:683))
        (PORT datab (217:217:217) (258:258:258))
        (PORT datac (573:573:573) (675:675:675))
        (PORT datad (191:191:191) (238:238:238))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (858:858:858) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT asdata (302:302:302) (345:345:345))
        (PORT ena (811:811:811) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (562:562:562))
        (PORT datab (380:380:380) (446:446:446))
        (PORT datac (854:854:854) (974:974:974))
        (PORT datad (629:629:629) (735:735:735))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (872:872:872) (957:957:957))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (582:582:582))
        (PORT datab (624:624:624) (723:723:723))
        (PORT datac (206:206:206) (262:262:262))
        (PORT datad (320:320:320) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1032:1032:1032) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (619:619:619))
        (PORT datab (144:144:144) (192:192:192))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (228:228:228))
        (PORT datab (509:509:509) (601:601:601))
        (PORT datac (338:338:338) (406:406:406))
        (PORT datad (464:464:464) (527:527:527))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1031:1031:1031) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (753:753:753))
        (PORT datab (391:391:391) (470:470:470))
        (PORT datac (450:450:450) (535:535:535))
        (PORT datad (849:849:849) (999:999:999))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (689:689:689) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (390:390:390))
        (PORT datab (350:350:350) (423:423:423))
        (PORT datad (716:716:716) (831:831:831))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (490:490:490) (580:580:580))
        (PORT datad (463:463:463) (526:526:526))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1031:1031:1031) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (298:298:298) (338:338:338))
        (PORT ena (963:963:963) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (424:424:424))
        (PORT datab (343:343:343) (411:411:411))
        (PORT datac (512:512:512) (610:610:610))
        (PORT datad (631:631:631) (723:723:723))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1086:1086:1086) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (167:167:167) (225:225:225))
        (PORT datac (372:372:372) (449:449:449))
        (PORT datad (395:395:395) (481:481:481))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (246:246:246))
        (PORT datab (700:700:700) (830:830:830))
        (PORT datad (361:361:361) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (625:625:625) (712:712:712))
        (PORT sload (771:771:771) (859:859:859))
        (PORT ena (861:861:861) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (626:626:626))
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (306:306:306) (352:352:352))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (545:545:545))
        (PORT datab (548:548:548) (657:657:657))
        (PORT datac (262:262:262) (297:297:297))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (710:710:710) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (394:394:394))
        (PORT datac (610:610:610) (724:724:724))
        (PORT datad (848:848:848) (998:998:998))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (689:689:689) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (632:632:632) (747:747:747))
        (PORT datad (369:369:369) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (551:551:551))
        (PORT datab (173:173:173) (211:211:211))
        (PORT datac (527:527:527) (629:629:629))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (710:710:710) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT asdata (390:390:390) (441:441:441))
        (PORT ena (703:703:703) (791:791:791))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (457:457:457))
        (PORT datab (371:371:371) (428:428:428))
        (PORT datac (854:854:854) (974:974:974))
        (PORT datad (629:629:629) (735:735:735))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (872:872:872) (957:957:957))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (430:430:430))
        (PORT datab (593:593:593) (684:684:684))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (638:638:638))
        (PORT datab (589:589:589) (703:703:703))
        (PORT datac (365:365:365) (426:426:426))
        (PORT datad (685:685:685) (806:806:806))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT asdata (645:645:645) (734:734:734))
        (PORT clrn (1159:1159:1159) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux_001\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (612:612:612))
        (PORT datab (408:408:408) (501:501:501))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (595:595:595) (688:688:688))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (478:478:478))
        (PORT datab (642:642:642) (758:758:758))
        (PORT datac (925:925:925) (1071:1071:1071))
        (PORT datad (1318:1318:1318) (1510:1510:1510))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[5\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1531:1531:1531))
        (PORT datab (812:812:812) (915:915:915))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (1057:1057:1057) (1240:1240:1240))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (1026:1026:1026))
        (PORT datab (331:331:331) (389:389:389))
        (PORT datac (407:407:407) (496:496:496))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1168:1168:1168))
        (PORT ena (764:764:764) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (793:793:793))
        (PORT datab (541:541:541) (650:650:650))
        (PORT datac (459:459:459) (543:543:543))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_logic_op\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (708:708:708))
        (PORT datab (124:124:124) (157:157:157))
        (PORT datac (422:422:422) (521:521:521))
        (PORT datad (337:337:337) (393:393:393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_logic_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (654:654:654))
        (PORT datab (490:490:490) (592:592:592))
        (PORT datac (386:386:386) (468:468:468))
        (PORT datad (577:577:577) (696:696:696))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[16\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (216:216:216))
        (PORT datab (312:312:312) (364:364:364))
        (PORT datad (688:688:688) (811:811:811))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (492:492:492) (550:550:550))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (1215:1215:1215) (1372:1372:1372))
        (PORT sload (1038:1038:1038) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2190w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (612:612:612))
        (PORT datab (663:663:663) (782:782:782))
        (PORT datac (798:798:798) (928:928:928))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[19\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (1124:1124:1124))
        (PORT datab (825:825:825) (970:970:970))
        (PORT datac (914:914:914) (1029:1029:1029))
        (PORT datad (531:531:531) (637:637:637))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[19\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1178:1178:1178))
        (PORT datab (555:555:555) (670:670:670))
        (PORT datac (991:991:991) (1126:1126:1126))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux_001\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (683:683:683))
        (PORT datab (570:570:570) (685:685:685))
        (PORT datac (545:545:545) (680:680:680))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[19\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (667:667:667) (784:784:784))
        (PORT datac (818:818:818) (955:955:955))
        (PORT datad (743:743:743) (846:846:846))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (1085:1085:1085) (1200:1200:1200))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_dst_regnum\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (600:600:600))
        (PORT datab (483:483:483) (572:572:572))
        (PORT datac (332:332:332) (395:395:395))
        (PORT datad (116:116:116) (138:138:138))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_dst_regnum\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_data\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (441:441:441))
        (PORT datac (311:311:311) (356:356:356))
        (PORT datad (294:294:294) (330:330:330))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (PORT datad (825:825:825) (968:968:968))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_data\[16\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (511:511:511))
        (PORT datac (750:750:750) (857:857:857))
        (PORT datad (365:365:365) (443:443:443))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (942:942:942))
        (PORT datab (552:552:552) (645:645:645))
        (PORT datac (641:641:641) (750:750:750))
        (PORT datad (629:629:629) (738:738:738))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1075:1075:1075) (1189:1189:1189))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (876:876:876))
        (PORT datab (532:532:532) (631:631:631))
        (PORT datac (431:431:431) (514:514:514))
        (PORT datad (501:501:501) (599:599:599))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (467:467:467))
        (PORT datab (493:493:493) (591:591:591))
        (PORT datad (334:334:334) (399:399:399))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (237:237:237))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (572:572:572) (670:670:670))
        (PORT datad (120:120:120) (144:144:144))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (856:856:856) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (303:303:303) (346:346:346))
        (PORT ena (676:676:676) (751:751:751))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonAReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (803:803:803) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|jtag_ram_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (651:651:651))
        (PORT datab (353:353:353) (415:415:415))
        (PORT datac (204:204:204) (256:256:256))
        (PORT datad (176:176:176) (209:209:209))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|jtag_ram_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (122:122:122) (153:153:153))
        (PORT datad (260:260:260) (296:296:296))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|jtag_ram_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|jtag_ram_rd_d1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|jtag_ram_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (772:772:772))
        (PORT datab (525:525:525) (622:622:622))
        (PORT datac (790:790:790) (917:917:917))
        (PORT datad (505:505:505) (576:576:576))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|MonDReg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1075:1075:1075) (1189:1189:1189))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (560:560:560))
        (PORT datab (495:495:495) (593:593:593))
        (PORT datad (498:498:498) (582:582:582))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (573:573:573) (671:671:671))
        (PORT datad (122:122:122) (146:146:146))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (856:856:856) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (749:749:749))
        (PORT datab (861:861:861) (1023:1023:1023))
        (PORT datac (374:374:374) (447:447:447))
        (PORT datad (596:596:596) (690:690:690))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (689:689:689) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (594:594:594))
        (PORT datac (620:620:620) (715:715:715))
        (PORT datad (347:347:347) (418:418:418))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (577:577:577) (675:675:675))
        (PORT datad (126:126:126) (150:150:150))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (856:856:856) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (872:872:872))
        (PORT datab (532:532:532) (631:631:631))
        (PORT datac (634:634:634) (739:739:739))
        (PORT datad (503:503:503) (601:601:601))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (468:468:468))
        (PORT datab (498:498:498) (597:597:597))
        (PORT datac (347:347:347) (422:422:422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (575:575:575) (672:672:672))
        (PORT datad (123:123:123) (147:147:147))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (856:856:856) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (676:676:676) (751:751:751))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|break_on_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (443:443:443))
        (PORT datad (348:348:348) (415:415:415))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|break_on_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (677:677:677) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|jtag_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|jtag_break\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (474:474:474))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datad (351:351:351) (422:422:422))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|jtag_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (271:271:271) (291:291:291))
        (PORT sload (658:658:658) (744:744:744))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|wait_for_one_post_bret_inst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (523:523:523))
        (PORT datab (817:817:817) (953:953:953))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|wait_for_one_post_bret_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|hbreak_pending_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (817:817:817) (953:953:953))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|hbreak_pending)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|hbreak_req\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (439:439:439))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (614:614:614) (712:712:712))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (1128:1128:1128))
        (PORT datab (1055:1055:1055) (1232:1232:1232))
        (PORT datac (1193:1193:1193) (1370:1370:1370))
        (PORT datad (762:762:762) (880:880:880))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[14\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (1078:1078:1078))
        (PORT datab (1060:1060:1060) (1238:1238:1238))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (1006:1006:1006) (1151:1151:1151))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[14\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (464:464:464))
        (PORT datab (379:379:379) (445:445:445))
        (PORT datac (175:175:175) (212:212:212))
        (PORT datad (540:540:540) (642:642:642))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[14\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (616:616:616))
        (PORT datab (540:540:540) (635:635:635))
        (PORT datac (614:614:614) (708:708:708))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT ena (808:808:808) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (831:831:831))
        (PORT datab (358:358:358) (417:417:417))
        (PORT datac (165:165:165) (199:199:199))
        (PORT datad (692:692:692) (817:817:817))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (633:633:633))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_exception\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (260:260:260))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (327:327:327) (377:377:377))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_dst_regnum\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1082:1082:1082))
        (PORT datac (504:504:504) (606:606:606))
        (PORT datad (124:124:124) (147:147:147))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_dst_regnum\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (575:575:575))
        (PORT datab (300:300:300) (348:348:348))
        (PORT datac (323:323:323) (378:378:378))
        (PORT datad (303:303:303) (348:348:348))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_dst_regnum\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[11\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (993:993:993))
        (PORT datab (1093:1093:1093) (1248:1248:1248))
        (PORT datad (516:516:516) (616:616:616))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (899:899:899) (1003:1003:1003))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sload (799:799:799) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[9\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (532:532:532))
        (PORT datab (611:611:611) (703:703:703))
        (PORT datac (145:145:145) (188:188:188))
        (PORT datad (288:288:288) (319:319:319))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[9\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datac (360:360:360) (442:442:442))
        (PORT datad (484:484:484) (572:572:572))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_demux_001\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1456:1456:1456))
        (PORT datab (697:697:697) (811:811:811))
        (PORT datac (787:787:787) (905:905:905))
        (PORT datad (131:131:131) (173:173:173))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|router_001\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_demux_001\|src0_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (458:458:458))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (162:162:162) (189:189:189))
        (PORT datad (635:635:635) (711:711:711))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (401:401:401))
        (PORT datab (144:144:144) (192:192:192))
        (PORT datad (479:479:479) (555:555:555))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT asdata (437:437:437) (470:470:470))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT ena (488:488:488) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (691:691:691))
        (PORT datab (501:501:501) (596:596:596))
        (PORT datad (202:202:202) (247:247:247))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (426:426:426))
        (PORT datab (193:193:193) (233:233:233))
        (PORT datad (107:107:107) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_avalon_reg\|take_action_ocireg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (426:426:426))
        (PORT datab (147:147:147) (196:196:196))
        (PORT datac (282:282:282) (333:333:333))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|monitor_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (154:154:154))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (557:557:557) (630:630:630))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|monitor_ready\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|monitor_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (856:856:856) (972:972:972))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|ir_out\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|ir_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (191:191:191))
        (PORT datac (134:134:134) (183:183:183))
        (PORT datad (402:402:402) (492:492:492))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (672:672:672))
        (PORT datab (391:391:391) (472:472:472))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (318:318:318) (363:363:363))
        (PORT clrn (919:919:919) (1002:1002:1002))
        (PORT sload (1334:1334:1334) (1206:1206:1206))
        (PORT ena (405:405:405) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (454:454:454))
        (PORT datab (870:870:870) (1012:1012:1012))
        (PORT datac (199:199:199) (253:253:253))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1105:1105:1105) (1230:1230:1230))
        (PORT ena (645:645:645) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (475:475:475))
        (PORT datac (525:525:525) (610:610:610))
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1094:1094:1094) (1216:1216:1216))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|ir\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (486:486:486) (574:574:574))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|ir\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (434:434:434) (470:470:470))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_a\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (307:307:307))
        (PORT datab (230:230:230) (293:293:293))
        (PORT datad (219:219:219) (272:272:272))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|jtag_ram_access\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (578:578:578))
        (PORT datab (486:486:486) (575:575:575))
        (PORT datac (545:545:545) (646:646:646))
        (PORT datad (287:287:287) (327:327:327))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|jtag_ram_access\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (526:526:526))
        (PORT datab (480:480:480) (554:554:554))
        (PORT datac (630:630:630) (725:725:725))
        (PORT datad (474:474:474) (549:549:549))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|jtag_ram_access)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|jtag_ram_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (888:888:888))
        (PORT datab (492:492:492) (574:574:574))
        (PORT datad (495:495:495) (583:583:583))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|jtag_ram_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (225:225:225))
        (PORT datab (342:342:342) (416:416:416))
        (PORT datac (315:315:315) (374:374:374))
        (PORT datad (529:529:529) (635:635:635))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_ocimem\|ociram_wr_en\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (546:546:546) (656:656:656))
        (PORT datac (442:442:442) (515:515:515))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (481:481:481))
        (PORT datab (388:388:388) (462:462:462))
        (PORT datac (507:507:507) (585:585:585))
        (PORT datad (634:634:634) (758:758:758))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT asdata (758:758:758) (849:849:849))
        (PORT clrn (1159:1159:1159) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux_001\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (618:618:618))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (599:599:599) (694:694:694))
        (PORT datad (389:389:389) (471:471:471))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[20\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (592:592:592))
        (PORT datab (1291:1291:1291) (1481:1481:1481))
        (PORT datac (282:282:282) (318:318:318))
        (PORT datad (1047:1047:1047) (1188:1188:1188))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[20\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (551:551:551))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (475:475:475) (565:565:565))
        (PORT datad (376:376:376) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[20\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (980:980:980))
        (PORT datab (439:439:439) (508:508:508))
        (PORT datac (957:957:957) (1108:1108:1108))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (PORT ena (1094:1094:1094) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[16\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (768:768:768))
        (PORT datab (588:588:588) (700:700:700))
        (PORT datad (302:302:302) (339:339:339))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (586:586:586) (644:644:644))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (PORT sload (799:799:799) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[14\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (533:533:533))
        (PORT datab (579:579:579) (657:657:657))
        (PORT datac (147:147:147) (190:190:190))
        (PORT datad (294:294:294) (332:332:332))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT asdata (381:381:381) (431:431:431))
        (PORT ena (2366:2366:2366) (2041:2041:2041))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (769:769:769))
        (PORT datab (1113:1113:1113) (1278:1278:1278))
        (PORT datac (852:852:852) (968:968:968))
        (PORT datad (669:669:669) (747:747:747))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[22\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (770:770:770))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (873:873:873) (997:997:997))
        (PORT datad (291:291:291) (332:332:332))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[22\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (616:616:616))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (600:600:600) (695:695:695))
        (PORT datad (392:392:392) (474:474:474))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[22\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (983:983:983))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (785:785:785) (918:918:918))
        (PORT datad (454:454:454) (516:516:516))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1162:1162:1162) (1168:1168:1168))
        (PORT ena (1083:1083:1083) (1192:1192:1192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_dst_regnum\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (1125:1125:1125))
        (PORT datab (352:352:352) (418:418:418))
        (PORT datac (498:498:498) (581:581:581))
        (PORT datad (125:125:125) (148:148:148))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_dst_regnum\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (461:461:461))
        (PORT datab (312:312:312) (364:364:364))
        (PORT datac (589:589:589) (682:682:682))
        (PORT datad (340:340:340) (395:395:395))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (396:396:396))
        (PORT datab (542:542:542) (647:647:647))
        (PORT datac (522:522:522) (633:633:633))
        (PORT datad (711:711:711) (850:850:850))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (530:530:530))
        (PORT datab (464:464:464) (541:541:541))
        (PORT datad (677:677:677) (799:799:799))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (467:467:467) (523:523:523))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (1215:1215:1215) (1372:1372:1372))
        (PORT sload (1038:1038:1038) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|router\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (1066:1066:1066))
        (PORT datab (398:398:398) (486:486:486))
        (PORT datac (387:387:387) (467:467:467))
        (PORT datad (114:114:114) (136:136:136))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ctl_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (434:434:434))
        (PORT datac (355:355:355) (419:419:419))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sem_ctl_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ctl_slave_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datab (146:146:146) (197:197:197))
        (PORT datad (133:133:133) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sem_ctl_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ctl_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (371:371:371) (434:434:434))
        (PORT datac (355:355:355) (419:419:419))
        (PORT datad (134:134:134) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ctl_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (132:132:132) (176:176:176))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sem_ctl_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_demux\|sink_ready\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (359:359:359) (433:433:433))
        (PORT datad (180:180:180) (210:210:210))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_demux\|sink_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (649:649:649))
        (PORT datab (644:644:644) (764:764:764))
        (PORT datac (106:106:106) (128:128:128))
        (PORT datad (329:329:329) (398:398:398))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_demux\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (476:476:476) (565:565:565))
        (PORT datac (427:427:427) (489:489:489))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_demux\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (116:116:116) (149:149:149))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (160:160:160) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (219:219:219))
        (PORT datac (121:121:121) (165:165:165))
        (PORT datad (145:145:145) (183:183:183))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (203:203:203))
        (PORT datab (141:141:141) (192:192:192))
        (PORT datac (327:327:327) (382:382:382))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (162:162:162) (221:221:221))
        (PORT datac (109:109:109) (133:133:133))
        (PORT datad (339:339:339) (389:389:389))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (213:213:213))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (147:147:147) (185:185:185))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (135:135:135))
        (PORT datab (350:350:350) (410:410:410))
        (PORT datad (173:173:173) (201:201:201))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (469:469:469))
        (PORT datab (341:341:341) (402:402:402))
        (PORT datac (324:324:324) (381:381:381))
        (PORT datad (142:142:142) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (191:191:191))
        (PORT datac (129:129:129) (177:177:177))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_demux\|sink_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (506:506:506))
        (PORT datab (110:110:110) (142:142:142))
        (PORT datac (324:324:324) (378:378:378))
        (PORT datad (146:146:146) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (471:471:471))
        (PORT datac (308:308:308) (355:355:355))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_data_master_translator\|write_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (216:216:216))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datad (334:334:334) (393:393:393))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_data_master_translator\|write_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_data_master_translator\|uav_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (132:132:132) (180:180:180))
        (PORT datad (139:139:139) (184:184:184))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|router\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (1069:1069:1069))
        (PORT datab (401:401:401) (487:487:487))
        (PORT datac (783:783:783) (910:910:910))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|router\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (437:437:437))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (610:610:610) (695:695:695))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|mem_s2_agent_rsp_fifo\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (184:184:184) (227:227:227))
        (PORT datac (179:179:179) (218:218:218))
        (PORT datad (189:189:189) (221:221:221))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|mem_s2_agent_rsp_fifo\|mem_used\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (200:200:200))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datad (140:140:140) (183:183:183))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|mem_s2_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|mem_s2_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (261:261:261))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datad (143:143:143) (186:186:186))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|mem_s2_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2198w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (197:197:197))
        (PORT datab (115:115:115) (148:148:148))
        (PORT datac (335:335:335) (396:396:396))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2169w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (606:606:606))
        (PORT datab (658:658:658) (777:777:777))
        (PORT datac (795:795:795) (925:925:925))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[16\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1182:1182:1182))
        (PORT datab (767:767:767) (916:916:916))
        (PORT datac (746:746:746) (839:839:839))
        (PORT datad (850:850:850) (998:998:998))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[16\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (1005:1005:1005) (1136:1136:1136))
        (PORT datac (1042:1042:1042) (1176:1176:1176))
        (PORT datad (847:847:847) (993:993:993))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux_001\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (706:706:706))
        (PORT datab (569:569:569) (684:684:684))
        (PORT datac (116:116:116) (158:158:158))
        (PORT datad (538:538:538) (653:653:653))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[16\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (569:569:569))
        (PORT datab (437:437:437) (503:503:503))
        (PORT datac (375:375:375) (457:457:457))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (PORT ena (1051:1051:1051) (1172:1172:1172))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal62\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (674:674:674))
        (PORT datab (565:565:565) (676:676:676))
        (PORT datac (407:407:407) (496:496:496))
        (PORT datad (404:404:404) (495:495:495))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_exception\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (551:551:551))
        (PORT datab (306:306:306) (354:354:354))
        (PORT datac (336:336:336) (393:393:393))
        (PORT datad (351:351:351) (408:408:408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_exception\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (845:845:845))
        (PORT datab (449:449:449) (562:562:562))
        (PORT datac (539:539:539) (654:654:654))
        (PORT datad (720:720:720) (863:863:863))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_exception\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (708:708:708) (840:840:840))
        (PORT datac (537:537:537) (653:653:653))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_exception\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (255:255:255))
        (PORT datab (292:292:292) (335:335:335))
        (PORT datac (325:325:325) (372:372:372))
        (PORT datad (205:205:205) (247:247:247))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_exception)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_sel_nxt\.10\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (357:357:357) (438:438:438))
        (PORT datad (478:478:478) (564:564:564))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[13\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (537:537:537))
        (PORT datab (169:169:169) (219:219:219))
        (PORT datac (177:177:177) (214:214:214))
        (PORT datad (569:569:569) (643:643:643))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT asdata (382:382:382) (432:432:432))
        (PORT ena (2366:2366:2366) (2041:2041:2041))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (589:589:589))
        (PORT datab (670:670:670) (770:770:770))
        (PORT datac (796:796:796) (905:905:905))
        (PORT datad (1263:1263:1263) (1445:1445:1445))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (542:542:542) (624:624:624))
        (PORT datac (728:728:728) (837:837:837))
        (PORT datad (1259:1259:1259) (1441:1441:1441))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux_001\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (681:681:681))
        (PORT datab (571:571:571) (687:687:687))
        (PORT datac (547:547:547) (683:683:683))
        (PORT datad (555:555:555) (644:644:644))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (670:670:670) (787:787:787))
        (PORT datac (959:959:959) (1110:1110:1110))
        (PORT datad (599:599:599) (685:685:685))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (PORT ena (1094:1094:1094) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (655:655:655))
        (PORT datab (495:495:495) (600:600:600))
        (PORT datac (526:526:526) (647:647:647))
        (PORT datad (774:774:774) (926:926:926))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (940:940:940))
        (PORT datab (645:645:645) (766:766:766))
        (PORT datac (669:669:669) (798:798:798))
        (PORT datad (619:619:619) (728:728:728))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_use_imm\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (699:699:699))
        (PORT datab (990:990:990) (1168:1168:1168))
        (PORT datac (459:459:459) (522:522:522))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_use_imm\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (544:544:544) (645:645:645))
        (PORT datac (99:99:99) (125:125:125))
        (PORT datad (176:176:176) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_src2_use_imm)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (383:383:383) (463:463:463))
        (PORT datad (381:381:381) (464:464:464))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (461:461:461))
        (PORT datab (340:340:340) (396:396:396))
        (PORT datac (736:736:736) (856:856:856))
        (PORT datad (341:341:341) (396:396:396))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (199:199:199) (255:255:255))
        (PORT datad (505:505:505) (605:605:605))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (432:432:432))
        (PORT datab (461:461:461) (535:535:535))
        (PORT datac (526:526:526) (618:618:618))
        (PORT datad (360:360:360) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (PORT ena (616:616:616) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (707:707:707))
        (PORT datab (183:183:183) (249:249:249))
        (PORT datac (169:169:169) (231:231:231))
        (PORT datad (1513:1513:1513) (1794:1794:1794))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_avalon_reg\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (193:193:193) (242:242:242))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_avalon_reg\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (144:144:144))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (604:604:604))
        (PORT datab (556:556:556) (688:688:688))
        (PORT datac (619:619:619) (750:750:750))
        (PORT datad (747:747:747) (872:872:872))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (657:657:657) (742:742:742))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[10\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (788:788:788))
        (PORT datab (539:539:539) (645:645:645))
        (PORT datac (345:345:345) (419:419:419))
        (PORT datad (565:565:565) (676:676:676))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[10\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1348:1348:1348))
        (PORT datab (550:550:550) (663:663:663))
        (PORT datac (1009:1009:1009) (1144:1144:1144))
        (PORT datad (804:804:804) (942:942:942))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1372:1372:1372))
        (PORT datab (1105:1105:1105) (1283:1283:1283))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (805:805:805) (943:943:943))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[10\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (744:744:744))
        (PORT datab (669:669:669) (785:785:785))
        (PORT datac (820:820:820) (956:956:956))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (1085:1085:1085) (1200:1200:1200))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal135\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (709:709:709) (833:833:833))
        (PORT datad (838:838:838) (969:969:969))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_ienable_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_wrctl_status\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (998:998:998))
        (PORT datab (856:856:856) (1019:1019:1019))
        (PORT datac (692:692:692) (814:814:814))
        (PORT datad (487:487:487) (579:579:579))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_wrctl_estatus\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (500:500:500))
        (PORT datac (631:631:631) (730:730:730))
        (PORT datad (532:532:532) (630:630:630))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_estatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (794:794:794))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (356:356:356) (427:427:427))
        (PORT datad (679:679:679) (797:797:797))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_estatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (213:213:213))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (653:653:653) (765:765:765))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_estatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1163:1163:1163))
        (PORT ena (829:829:829) (922:922:922))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_op_eret)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (615:615:615))
        (PORT datab (623:623:623) (733:733:733))
        (PORT datac (404:404:404) (492:492:492))
        (PORT datad (372:372:372) (441:441:441))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_wrctl_bstatus\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (493:493:493))
        (PORT datad (527:527:527) (624:624:624))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_bstatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (753:753:753))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1673:1673:1673) (1940:1940:1940))
        (PORT datad (129:129:129) (172:172:172))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_bstatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datac (373:373:373) (452:452:452))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_bstatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1163:1163:1163))
        (PORT ena (829:829:829) (922:922:922))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_status_reg_pie_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (752:752:752))
        (PORT datab (700:700:700) (824:824:824))
        (PORT datac (688:688:688) (799:799:799))
        (PORT datad (141:141:141) (185:185:185))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_status_reg_pie_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (464:464:464))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datac (601:601:601) (686:686:686))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_status_reg_pie_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (883:883:883))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_status_reg_pie)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1163:1163:1163))
        (PORT ena (829:829:829) (922:922:922))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_control_rd_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (286:286:286))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (1012:1012:1012) (1191:1191:1191))
        (PORT datad (385:385:385) (469:469:469))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|status_wr_strobe\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (1162:1162:1162))
        (PORT datab (510:510:510) (612:612:612))
        (PORT datac (294:294:294) (343:343:343))
        (PORT datad (815:815:815) (959:959:959))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|delayed_unxcounter_is_zeroxx0\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (457:457:457) (526:526:526))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|delayed_unxcounter_is_zeroxx0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|timeout_occurred\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (474:474:474) (549:549:549))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|timeout_occurred)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_avalon_reg\|oci_ienable\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_avalon_reg\|oci_ienable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|control_register\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT asdata (642:642:642) (728:728:728))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT ena (426:426:426) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_ipending_reg_nxt\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (276:276:276))
        (PORT datab (646:646:646) (762:762:762))
        (PORT datac (685:685:685) (793:793:793))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_ipending_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1356:1356:1356) (1388:1388:1388))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_control_rd_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (649:649:649))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datac (1013:1013:1013) (1192:1192:1192))
        (PORT datad (644:644:644) (756:756:756))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_control_rd_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (328:328:328))
        (PORT datab (408:408:408) (498:498:498))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (530:530:530) (628:628:628))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_control_rd_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (147:147:147))
        (PORT datab (121:121:121) (151:151:151))
        (PORT datac (595:595:595) (681:681:681))
        (PORT datad (433:433:433) (498:498:498))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_control_rd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (414:414:414))
        (PORT datab (520:520:520) (621:621:621))
        (PORT datac (127:127:127) (168:168:168))
        (PORT datad (458:458:458) (543:543:543))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|ien_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT asdata (1973:1973:1973) (2279:2279:2279))
        (PORT clrn (1143:1143:1143) (1150:1150:1150))
        (PORT ena (631:631:631) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|av_readdata\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (277:277:277))
        (PORT datab (198:198:198) (239:239:239))
        (PORT datad (626:626:626) (738:738:738))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (515:515:515) (618:618:618))
        (PORT datac (500:500:500) (589:589:589))
        (PORT datad (394:394:394) (472:472:472))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (362:362:362))
        (PORT datab (141:141:141) (190:190:190))
        (PORT datac (306:306:306) (360:360:360))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (616:616:616) (683:683:683))
        (PORT sload (729:729:729) (667:667:667))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT asdata (525:525:525) (598:598:598))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (641:641:641))
        (PORT datad (755:755:755) (852:852:852))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|counter_snapshot\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (476:476:476) (559:559:559))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|counter_snapshot\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT asdata (397:397:397) (452:452:452))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (158:158:158))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (115:115:115) (137:137:137))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1161:1161:1161))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datad (95:95:95) (113:113:113))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (PORT datab (331:331:331) (390:390:390))
        (PORT datad (302:302:302) (346:346:346))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sys_clk_timer\|read_mux_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (385:385:385))
        (PORT datac (525:525:525) (592:592:592))
        (PORT datad (406:406:406) (461:461:461))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sys_clk_timer\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1332:1332:1332) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sys_clk_timer_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT asdata (513:513:513) (578:578:578))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (201:201:201))
        (PORT datab (240:240:240) (306:306:306))
        (PORT datad (136:136:136) (181:181:181))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1486:1486:1486))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (2249:2249:2249) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1508:1508:1508))
        (PORT d[1] (1477:1477:1477) (1698:1698:1698))
        (PORT d[2] (1405:1405:1405) (1616:1616:1616))
        (PORT d[3] (1812:1812:1812) (2075:2075:2075))
        (PORT d[4] (1464:1464:1464) (1751:1751:1751))
        (PORT d[5] (1905:1905:1905) (2223:2223:2223))
        (PORT d[6] (2881:2881:2881) (3345:3345:3345))
        (PORT d[7] (2562:2562:2562) (2953:2953:2953))
        (PORT d[8] (1853:1853:1853) (2107:2107:2107))
        (PORT d[9] (1625:1625:1625) (1921:1921:1921))
        (PORT d[10] (2037:2037:2037) (2361:2361:2361))
        (PORT d[11] (2052:2052:2052) (2409:2409:2409))
        (PORT d[12] (1520:1520:1520) (1740:1740:1740))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (2246:2246:2246) (2019:2019:2019))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (2249:2249:2249) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (2343:2343:2343))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (2250:2250:2250) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2792:2792:2792))
        (PORT d[1] (1656:1656:1656) (1895:1895:1895))
        (PORT d[2] (2073:2073:2073) (2361:2361:2361))
        (PORT d[3] (1300:1300:1300) (1529:1529:1529))
        (PORT d[4] (2260:2260:2260) (2641:2641:2641))
        (PORT d[5] (1661:1661:1661) (1902:1902:1902))
        (PORT d[6] (2018:2018:2018) (2324:2324:2324))
        (PORT d[7] (1998:1998:1998) (2311:2311:2311))
        (PORT d[8] (2301:2301:2301) (2637:2637:2637))
        (PORT d[9] (1884:1884:1884) (2131:2131:2131))
        (PORT d[10] (1684:1684:1684) (1921:1921:1921))
        (PORT d[11] (2348:2348:2348) (2700:2700:2700))
        (PORT d[12] (1633:1633:1633) (1855:1855:1855))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (2248:2248:2248) (2020:2020:2020))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (2044:2044:2044))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (2248:2248:2248) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1861:1861:1861))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (2250:2250:2250) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (2250:2250:2250) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1480:1480:1480))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT ena (2252:2252:2252) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1138:1138:1138) (1312:1312:1312))
        (PORT d[1] (1319:1319:1319) (1517:1517:1517))
        (PORT d[2] (1713:1713:1713) (1960:1960:1960))
        (PORT d[3] (1481:1481:1481) (1704:1704:1704))
        (PORT d[4] (1454:1454:1454) (1737:1737:1737))
        (PORT d[5] (2085:2085:2085) (2431:2431:2431))
        (PORT d[6] (2888:2888:2888) (3352:3352:3352))
        (PORT d[7] (2730:2730:2730) (3151:3151:3151))
        (PORT d[8] (2119:2119:2119) (2404:2404:2404))
        (PORT d[9] (1594:1594:1594) (1871:1871:1871))
        (PORT d[10] (1899:1899:1899) (2204:2204:2204))
        (PORT d[11] (1391:1391:1391) (1658:1658:1658))
        (PORT d[12] (1683:1683:1683) (1923:1923:1923))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT ena (2249:2249:2249) (2016:2016:2016))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT d[0] (2252:2252:2252) (2017:2017:2017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2501:2501:2501))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT ena (2253:2253:2253) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2777:2777:2777))
        (PORT d[1] (1837:1837:1837) (2101:2101:2101))
        (PORT d[2] (2101:2101:2101) (2397:2397:2397))
        (PORT d[3] (1478:1478:1478) (1746:1746:1746))
        (PORT d[4] (2448:2448:2448) (2852:2852:2852))
        (PORT d[5] (1649:1649:1649) (1883:1883:1883))
        (PORT d[6] (2026:2026:2026) (2332:2332:2332))
        (PORT d[7] (1992:1992:1992) (2299:2299:2299))
        (PORT d[8] (2164:2164:2164) (2480:2480:2480))
        (PORT d[9] (1897:1897:1897) (2152:2152:2152))
        (PORT d[10] (1697:1697:1697) (1941:1941:1941))
        (PORT d[11] (2369:2369:2369) (2725:2725:2725))
        (PORT d[12] (1664:1664:1664) (1902:1902:1902))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT ena (2251:2251:2251) (2017:2017:2017))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2368:2368:2368))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT ena (2251:2251:2251) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (2044:2044:2044))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT ena (2253:2253:2253) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT d[0] (2253:2253:2253) (2017:2017:2017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2634:2634:2634))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT ena (1330:1330:1330) (1226:1226:1226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2437:2437:2437) (2753:2753:2753))
        (PORT d[1] (2429:2429:2429) (2753:2753:2753))
        (PORT d[2] (2423:2423:2423) (2743:2743:2743))
        (PORT d[3] (1968:1968:1968) (2295:2295:2295))
        (PORT d[4] (1374:1374:1374) (1624:1624:1624))
        (PORT d[5] (2418:2418:2418) (2804:2804:2804))
        (PORT d[6] (1972:1972:1972) (2296:2296:2296))
        (PORT d[7] (2462:2462:2462) (2841:2841:2841))
        (PORT d[8] (3039:3039:3039) (3429:3429:3429))
        (PORT d[9] (1220:1220:1220) (1430:1430:1430))
        (PORT d[10] (1504:1504:1504) (1738:1738:1738))
        (PORT d[11] (1838:1838:1838) (2139:2139:2139))
        (PORT d[12] (2357:2357:2357) (2699:2699:2699))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT ena (1327:1327:1327) (1225:1225:1225))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (1330:1330:1330) (1226:1226:1226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1823:1823:1823))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (1331:1331:1331) (1226:1226:1226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1705:1705:1705))
        (PORT d[1] (2614:2614:2614) (2970:2970:2970))
        (PORT d[2] (2578:2578:2578) (2908:2908:2908))
        (PORT d[3] (1082:1082:1082) (1271:1271:1271))
        (PORT d[4] (2715:2715:2715) (3188:3188:3188))
        (PORT d[5] (2466:2466:2466) (2788:2788:2788))
        (PORT d[6] (1906:1906:1906) (2197:2197:2197))
        (PORT d[7] (2623:2623:2623) (3006:3006:3006))
        (PORT d[8] (2620:2620:2620) (2997:2997:2997))
        (PORT d[9] (2266:2266:2266) (2599:2599:2599))
        (PORT d[10] (2707:2707:2707) (3067:3067:3067))
        (PORT d[11] (2247:2247:2247) (2597:2597:2597))
        (PORT d[12] (2318:2318:2318) (2648:2648:2648))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT ena (1329:1329:1329) (1226:1226:1226))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1906:1906:1906))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT ena (1329:1329:1329) (1226:1226:1226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1717:1717:1717))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (1331:1331:1331) (1226:1226:1226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT d[0] (1331:1331:1331) (1226:1226:1226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2640:2640:2640))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT ena (1346:1346:1346) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2597:2597:2597))
        (PORT d[1] (2583:2583:2583) (2924:2924:2924))
        (PORT d[2] (2409:2409:2409) (2718:2718:2718))
        (PORT d[3] (1966:1966:1966) (2287:2287:2287))
        (PORT d[4] (1220:1220:1220) (1454:1454:1454))
        (PORT d[5] (2256:2256:2256) (2625:2625:2625))
        (PORT d[6] (2135:2135:2135) (2477:2477:2477))
        (PORT d[7] (2462:2462:2462) (2839:2839:2839))
        (PORT d[8] (2715:2715:2715) (3064:3064:3064))
        (PORT d[9] (1234:1234:1234) (1447:1447:1447))
        (PORT d[10] (2007:2007:2007) (2309:2309:2309))
        (PORT d[11] (1199:1199:1199) (1420:1420:1420))
        (PORT d[12] (2341:2341:2341) (2682:2682:2682))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (PORT ena (1343:1343:1343) (1237:1237:1237))
        (PORT stall (209:209:209) (233:233:233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT d[0] (1346:1346:1346) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1738:1738:1738))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (1347:1347:1347) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1687:1687:1687))
        (PORT d[1] (2457:2457:2457) (2793:2793:2793))
        (PORT d[2] (2406:2406:2406) (2715:2715:2715))
        (PORT d[3] (1288:1288:1288) (1509:1509:1509))
        (PORT d[4] (2708:2708:2708) (3181:3181:3181))
        (PORT d[5] (2449:2449:2449) (2768:2768:2768))
        (PORT d[6] (1899:1899:1899) (2191:2191:2191))
        (PORT d[7] (2455:2455:2455) (2815:2815:2815))
        (PORT d[8] (2315:2315:2315) (2654:2654:2654))
        (PORT d[9] (2236:2236:2236) (2563:2563:2563))
        (PORT d[10] (2524:2524:2524) (2857:2857:2857))
        (PORT d[11] (2079:2079:2079) (2408:2408:2408))
        (PORT d[12] (2300:2300:2300) (2628:2628:2628))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT ena (1345:1345:1345) (1238:1238:1238))
        (PORT stall (209:209:209) (234:234:234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2652:2652:2652))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT ena (1345:1345:1345) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1312:1312:1312) (1505:1505:1505))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (1347:1347:1347) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT d[0] (1347:1347:1347) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (1041:1041:1041))
        (PORT datab (1540:1540:1540) (1786:1786:1786))
        (PORT datac (684:684:684) (801:801:801))
        (PORT datad (974:974:974) (1130:1130:1130))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux5\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (964:964:964))
        (PORT datab (821:821:821) (944:944:944))
        (PORT datac (848:848:848) (1016:1016:1016))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (659:659:659))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (551:551:551) (641:641:641))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data_nxt\[0\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (883:883:883))
        (PORT datab (219:219:219) (276:276:276))
        (PORT datac (373:373:373) (467:467:467))
        (PORT datad (140:140:140) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_byte0_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_logic_op_raw\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (165:165:165))
        (PORT datab (612:612:612) (719:719:719))
        (PORT datac (673:673:673) (759:759:759))
        (PORT datad (919:919:919) (1094:1094:1094))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_compare_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Add1\~98)
    (DELAY
      (ABSOLUTE
        (PORT datad (485:485:485) (579:579:579))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal127\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (513:513:513))
        (PORT datab (714:714:714) (829:829:829))
        (PORT datac (439:439:439) (509:509:509))
        (PORT datad (330:330:330) (388:388:388))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal127\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (498:498:498))
        (PORT datab (682:682:682) (785:785:785))
        (PORT datac (404:404:404) (453:453:453))
        (PORT datad (424:424:424) (484:484:484))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal127\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (357:357:357))
        (PORT datab (290:290:290) (336:336:336))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (409:409:409))
        (PORT datab (443:443:443) (514:514:514))
        (PORT datac (270:270:270) (311:311:311))
        (PORT datad (163:163:163) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal127\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (271:271:271) (316:316:316))
        (PORT datac (168:168:168) (200:200:200))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_compare_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal127\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (424:424:424))
        (PORT datab (365:365:365) (430:430:430))
        (PORT datac (173:173:173) (203:203:203))
        (PORT datad (651:651:651) (753:753:753))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal127\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1347:1347:1347))
        (PORT datab (331:331:331) (388:388:388))
        (PORT datac (474:474:474) (542:542:542))
        (PORT datad (293:293:293) (337:337:337))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal127\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (240:240:240))
        (PORT datab (197:197:197) (237:237:237))
        (PORT datac (642:642:642) (723:723:723))
        (PORT datad (445:445:445) (513:513:513))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal127\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (345:345:345))
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (182:182:182) (219:219:219))
        (PORT datad (532:532:532) (608:608:608))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal127\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (528:528:528))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (287:287:287) (328:328:328))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_cmp_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (739:739:739))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (124:124:124) (169:169:169))
        (PORT datad (453:453:453) (520:520:520))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_cmp_result\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (478:478:478) (556:556:556))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_cmp_result)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (PORT datad (193:193:193) (243:243:243))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wr_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (356:356:356))
        (PORT datab (510:510:510) (619:619:619))
        (PORT datac (530:530:530) (631:631:631))
        (PORT datad (431:431:431) (496:496:496))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_src1\[8\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (990:990:990))
        (PORT datab (365:365:365) (418:418:418))
        (PORT datad (948:948:948) (1111:1111:1111))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (652:652:652) (768:768:768))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (468:468:468) (516:516:516))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sload (799:799:799) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[6\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (530:530:530))
        (PORT datab (460:460:460) (538:538:538))
        (PORT datac (143:143:143) (186:186:186))
        (PORT datad (172:172:172) (201:201:201))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_plus_one\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (650:650:650))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[7\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (528:528:528))
        (PORT datab (587:587:587) (701:701:701))
        (PORT datac (384:384:384) (438:438:438))
        (PORT datad (495:495:495) (571:571:571))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (PORT ena (922:922:922) (1046:1046:1046))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (849:849:849))
        (PORT datab (587:587:587) (701:701:701))
        (PORT datac (278:278:278) (320:320:320))
        (PORT datad (496:496:496) (572:572:572))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (PORT ena (922:922:922) (1046:1046:1046))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1244:1244:1244))
        (PORT datab (182:182:182) (246:246:246))
        (PORT datac (170:170:170) (233:233:233))
        (PORT datad (1384:1384:1384) (1574:1574:1574))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_avalon_reg\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (131:131:131) (173:173:173))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_avalon_reg\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (147:147:147))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (92:92:92) (112:112:112))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|monitor_go\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (448:448:448))
        (PORT datab (633:633:633) (743:743:743))
        (PORT datad (491:491:491) (569:569:569))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|monitor_go)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (614:614:614))
        (PORT datab (651:651:651) (782:782:782))
        (PORT datac (204:204:204) (258:258:258))
        (PORT datad (368:368:368) (435:435:435))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (629:629:629) (697:697:697))
        (PORT sload (776:776:776) (713:713:713))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (789:789:789) (898:898:898))
        (PORT clrn (1353:1353:1353) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (737:737:737))
        (PORT datab (782:782:782) (934:934:934))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (829:829:829) (976:976:976))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (938:938:938))
        (PORT datab (1284:1284:1284) (1473:1473:1473))
        (PORT datac (475:475:475) (564:564:564))
        (PORT datad (363:363:363) (420:420:420))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (957:957:957))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (476:476:476) (566:566:566))
        (PORT datad (633:633:633) (719:719:719))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (948:948:948))
        (PORT datab (569:569:569) (653:653:653))
        (PORT datac (823:823:823) (964:964:964))
        (PORT datad (324:324:324) (377:377:377))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1162:1162:1162) (1168:1168:1168))
        (PORT ena (1083:1083:1083) (1192:1192:1192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_hi_imm16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (680:680:680))
        (PORT datab (493:493:493) (599:599:599))
        (PORT datac (517:517:517) (631:631:631))
        (PORT datad (763:763:763) (907:907:907))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_hi_imm16\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (542:542:542))
        (PORT datac (327:327:327) (386:386:386))
        (PORT datad (726:726:726) (843:843:843))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_hi_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (137:137:137) (183:183:183))
        (PORT datad (502:502:502) (603:603:603))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (428:428:428))
        (PORT datab (322:322:322) (370:370:370))
        (PORT datac (359:359:359) (433:433:433))
        (PORT datad (309:309:309) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (480:480:480) (534:534:534))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sload (644:644:644) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_cnt\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (389:389:389) (446:446:446))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sload (644:644:644) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_cnt\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (379:379:379) (434:434:434))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sload (644:644:644) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_stall\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (346:346:346) (416:416:416))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_cnt\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (494:494:494) (561:561:561))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sload (644:644:644) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_shift_rot_cnt\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_shift_rot_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (387:387:387) (444:444:444))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sload (644:644:644) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_stall\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (125:125:125) (169:169:169))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_stall\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (218:218:218))
        (PORT datab (480:480:480) (573:573:573))
        (PORT datac (176:176:176) (212:212:212))
        (PORT datad (480:480:480) (569:569:569))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|av_ld_waiting_for_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_waiting_for_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (805:805:805) (938:938:938))
        (PORT datad (211:211:211) (259:259:259))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|av_ld_waiting_for_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (233:233:233))
        (PORT datab (250:250:250) (313:313:313))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_stall\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (527:527:527) (617:617:617))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (214:214:214) (266:266:266))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_st\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (684:684:684))
        (PORT datab (492:492:492) (598:598:598))
        (PORT datac (519:519:519) (633:633:633))
        (PORT datad (764:764:764) (908:908:908))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_st)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT sclr (1148:1148:1148) (1039:1039:1039))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_stall\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (212:212:212))
        (PORT datab (805:805:805) (938:938:938))
        (PORT datad (595:595:595) (688:688:688))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_stall\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (491:491:491))
        (PORT datab (119:119:119) (149:149:149))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (140:140:140) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (144:144:144))
        (PORT datac (128:128:128) (169:169:169))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (332:332:332) (392:392:392))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_wr_dst_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (246:246:246))
        (PORT datab (641:641:641) (762:762:762))
        (PORT datac (676:676:676) (806:806:806))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_wr_dst_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (276:276:276))
        (PORT datab (531:531:531) (639:639:639))
        (PORT datac (922:922:922) (1091:1091:1091))
        (PORT datad (203:203:203) (242:242:242))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_wr_dst_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (459:459:459) (531:531:531))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (308:308:308) (360:360:360))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_wr_dst_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_rf_wren)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (614:614:614))
        (PORT datac (2043:2043:2043) (2380:2380:2380))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|R_src2_lo\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (381:381:381))
        (PORT datab (490:490:490) (577:577:577))
        (PORT datac (845:845:845) (1006:1006:1006))
        (PORT datad (844:844:844) (987:987:987))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|E_src2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_logic_result\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (370:370:370))
        (PORT datab (644:644:644) (762:762:762))
        (PORT datac (538:538:538) (664:664:664))
        (PORT datad (570:570:570) (687:687:687))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_alu_result\[5\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (513:513:513))
        (PORT datab (699:699:699) (828:828:828))
        (PORT datad (428:428:428) (491:491:491))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_alu_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (474:474:474) (529:529:529))
        (PORT clrn (1157:1157:1157) (1162:1162:1162))
        (PORT sclr (1215:1215:1215) (1372:1372:1372))
        (PORT sload (1038:1038:1038) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|router\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (1066:1066:1066))
        (PORT datab (398:398:398) (486:486:486))
        (PORT datac (387:387:387) (467:467:467))
        (PORT datad (114:114:114) (135:135:135))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|fifo_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (722:722:722))
        (PORT datab (381:381:381) (463:463:463))
        (PORT datac (494:494:494) (567:567:567))
        (PORT datad (495:495:495) (565:565:565))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (217:217:217) (276:276:276))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (363:363:363) (439:439:439))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (593:593:593))
        (PORT datab (384:384:384) (454:454:454))
        (PORT datac (356:356:356) (424:424:424))
        (PORT datad (386:386:386) (457:457:457))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (780:780:780))
        (PORT datab (338:338:338) (387:387:387))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|the_niosII_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (931:931:931))
        (PORT datab (399:399:399) (478:478:478))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (457:457:457))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (448:448:448))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (442:442:442))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (474:474:474))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (530:530:530))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (932:932:932))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|fifo_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|pause_irq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (451:451:451))
        (PORT datab (210:210:210) (272:272:272))
        (PORT datad (611:611:611) (715:715:715))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|pause_irq)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|av_readdata\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|W_ipending_reg_nxt\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (221:221:221))
        (PORT datab (310:310:310) (361:361:361))
        (PORT datac (705:705:705) (817:817:817))
        (PORT datad (487:487:487) (572:572:572))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|W_ipending_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1360:1360:1360) (1395:1395:1395))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_iw\[20\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (866:866:866))
        (PORT datab (662:662:662) (781:781:781))
        (PORT datad (143:143:143) (187:187:187))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_iw\[20\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (631:631:631))
        (PORT datac (614:614:614) (708:708:708))
        (PORT datad (485:485:485) (585:585:585))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux_001\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (778:778:778))
        (PORT datab (675:675:675) (801:801:801))
        (PORT datac (644:644:644) (768:768:768))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1529:1529:1529))
        (PORT datab (642:642:642) (758:758:758))
        (PORT datac (1274:1274:1274) (1446:1446:1446))
        (PORT datad (1317:1317:1317) (1509:1509:1509))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1435:1435:1435))
        (PORT datab (643:643:643) (760:760:760))
        (PORT datac (718:718:718) (798:798:798))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (1024:1024:1024))
        (PORT datab (462:462:462) (532:532:532))
        (PORT datac (406:406:406) (494:494:494))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1168:1168:1168))
        (PORT ena (764:764:764) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_jmp_direct\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (906:906:906) (1072:1072:1072))
        (PORT datad (878:878:878) (1017:1017:1017))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_jmp_direct\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (806:806:806))
        (PORT datab (643:643:643) (765:765:765))
        (PORT datac (673:673:673) (802:802:802))
        (PORT datad (618:618:618) (726:726:726))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_uncond_cti_non_br\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (831:831:831))
        (PORT datab (358:358:358) (418:418:418))
        (PORT datac (489:489:489) (562:562:562))
        (PORT datad (693:693:693) (817:817:817))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_uncond_cti_non_br\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datac (364:364:364) (429:429:429))
        (PORT datad (448:448:448) (509:509:509))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_uncond_cti_non_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (1091:1091:1091))
        (PORT datac (545:545:545) (658:658:658))
        (PORT datad (163:163:163) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_br_uncond)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_sel_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (206:206:206) (266:266:266))
        (PORT datad (199:199:199) (250:250:250))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_pc_no_crst_nxt\[11\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (539:539:539))
        (PORT datab (478:478:478) (554:554:554))
        (PORT datac (154:154:154) (196:196:196))
        (PORT datad (164:164:164) (191:191:191))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|F_pc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|router_001\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1452:1452:1452))
        (PORT datab (698:698:698) (813:813:813))
        (PORT datac (785:785:785) (904:904:904))
        (PORT datad (635:635:635) (711:711:711))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|mem_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (456:456:456))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (513:513:513) (606:606:606))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|mem_s1_agent_rsp_fifo\|mem_used\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (148:148:148))
        (PORT datab (160:160:160) (215:215:215))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|mem_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|mem_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (150:150:150))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (149:149:149) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|mem_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|mem_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (193:193:193))
        (PORT datad (99:99:99) (122:122:122))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|mem_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (323:323:323))
        (PORT datab (388:388:388) (473:473:473))
        (PORT datac (385:385:385) (461:461:461))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (624:624:624))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (458:458:458))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datac (159:159:159) (192:192:192))
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (220:220:220))
        (PORT datac (482:482:482) (558:558:558))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1368:1368:1368) (1401:1401:1401))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent\|local_read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (196:196:196))
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (363:363:363))
        (PORT datab (389:389:389) (475:475:475))
        (PORT datac (504:504:504) (590:590:590))
        (PORT datad (480:480:480) (550:550:550))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (323:323:323))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (324:324:324))
        (PORT datab (176:176:176) (236:236:236))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (324:324:324))
        (PORT datab (194:194:194) (236:236:236))
        (PORT datac (385:385:385) (463:463:463))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (168:168:168) (227:227:227))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT ena (428:428:428) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux_001\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1287:1287:1287))
        (PORT datab (804:804:804) (954:954:954))
        (PORT datac (640:640:640) (752:752:752))
        (PORT datad (213:213:213) (264:264:264))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (591:591:591))
        (PORT datab (1130:1130:1130) (1315:1315:1315))
        (PORT datac (724:724:724) (843:843:843))
        (PORT datad (1267:1267:1267) (1449:1449:1449))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1606:1606:1606))
        (PORT datab (1289:1289:1289) (1479:1479:1479))
        (PORT datac (786:786:786) (886:886:886))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (1002:1002:1002))
        (PORT datab (665:665:665) (781:781:781))
        (PORT datac (950:950:950) (1100:1100:1100))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (PORT ena (1094:1094:1094) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_ld\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (640:640:640) (761:761:761))
        (PORT datac (679:679:679) (809:809:809))
        (PORT datad (974:974:974) (1143:1143:1143))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_ld\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (423:423:423) (486:486:486))
        (PORT datac (675:675:675) (805:805:805))
        (PORT datad (780:780:780) (914:914:914))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_ld)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|d_read_nxt)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (231:231:231))
        (PORT datab (807:807:807) (940:940:940))
        (PORT datad (214:214:214) (263:263:263))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (488:488:488))
        (PORT datab (476:476:476) (565:565:565))
        (PORT datac (381:381:381) (462:462:462))
        (PORT datad (329:329:329) (399:399:399))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (411:411:411))
        (PORT datac (108:108:108) (133:133:133))
        (PORT datad (146:146:146) (196:196:196))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (490:490:490))
        (PORT datab (146:146:146) (200:200:200))
        (PORT datac (744:744:744) (859:859:859))
        (PORT datad (225:225:225) (286:286:286))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|rsp_mux\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (402:402:402))
        (PORT datac (520:520:520) (607:607:607))
        (PORT datad (296:296:296) (340:340:340))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_data_master_translator\|end_begintransfer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (245:245:245))
        (PORT datab (186:186:186) (226:226:226))
        (PORT datad (335:335:335) (393:393:393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_data_master_translator\|end_begintransfer)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (130:130:130) (176:176:176))
        (PORT datad (334:334:334) (393:393:393))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (231:231:231))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (142:142:142) (191:191:191))
        (PORT datad (140:140:140) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|E_st_stall)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (227:227:227) (286:286:286))
        (PORT datad (591:591:591) (684:684:684))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|d_write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_data_master_agent\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (214:214:214))
        (PORT datab (158:158:158) (212:212:212))
        (PORT datac (129:129:129) (175:175:175))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_demux\|src2_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (425:425:425))
        (PORT datab (144:144:144) (192:192:192))
        (PORT datac (106:106:106) (129:129:129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cmd_mux_002\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (582:582:582))
        (PORT datab (348:348:348) (423:423:423))
        (PORT datac (325:325:325) (378:378:378))
        (PORT datad (222:222:222) (278:278:278))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent\|local_read\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (411:411:411))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (323:323:323))
        (PORT datab (191:191:191) (233:233:233))
        (PORT datac (389:389:389) (466:466:466))
        (PORT datad (358:358:358) (428:428:428))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (323:323:323))
        (PORT datab (171:171:171) (232:232:232))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (193:193:193) (235:235:235))
        (PORT datac (387:387:387) (464:464:464))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (324:324:324))
        (PORT datad (374:374:374) (450:450:450))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT ena (428:428:428) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1288:1288:1288))
        (PORT datab (652:652:652) (769:769:769))
        (PORT datac (217:217:217) (270:270:270))
        (PORT datad (788:788:788) (933:933:933))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (591:591:591))
        (PORT datab (1288:1288:1288) (1477:1477:1477))
        (PORT datac (1189:1189:1189) (1348:1348:1348))
        (PORT datad (990:990:990) (1143:1143:1143))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|the_altsyncram\|auto_generated\|mux4\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (1010:1010:1010))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (474:474:474) (564:564:564))
        (PORT datad (867:867:867) (993:993:993))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|F_iw\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (896:896:896))
        (PORT datab (976:976:976) (1128:1128:1128))
        (PORT datac (654:654:654) (765:765:765))
        (PORT datad (163:163:163) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|D_iw\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (PORT ena (1094:1094:1094) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (653:653:653))
        (PORT datab (496:496:496) (601:601:601))
        (PORT datac (525:525:525) (645:645:645))
        (PORT datad (773:773:773) (925:925:925))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_op_opx_rsv17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (572:572:572))
        (PORT datab (622:622:622) (740:740:740))
        (PORT datac (420:420:420) (519:519:519))
        (PORT datad (446:446:446) (548:548:548))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|D_ctrl_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (222:222:222))
        (PORT datab (690:690:690) (819:819:819))
        (PORT datac (730:730:730) (874:874:874))
        (PORT datad (726:726:726) (866:866:866))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|R_ctrl_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|hbreak_enabled\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (383:383:383) (469:469:469))
        (PORT datac (601:601:601) (685:685:685))
        (PORT datad (366:366:366) (433:433:433))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|hbreak_enabled)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT clrn (1158:1158:1158) (1163:1163:1163))
        (PORT ena (829:829:829) (922:922:922))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1062:1062:1062) (1215:1215:1215))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|ir_out\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|ir_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (513:513:513))
        (PORT datab (143:143:143) (196:196:196))
        (PORT datac (128:128:128) (176:176:176))
        (PORT datad (578:578:578) (673:673:673))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (491:491:491) (554:554:554))
        (PORT clrn (919:919:919) (1002:1002:1002))
        (PORT sload (1334:1334:1334) (1206:1206:1206))
        (PORT ena (405:405:405) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (209:209:209))
        (PORT datab (329:329:329) (400:400:400))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (301:301:301) (345:345:345))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (919:919:919) (1002:1002:1002))
        (PORT ena (659:659:659) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (196:196:196))
        (PORT datab (143:143:143) (196:196:196))
        (PORT datac (129:129:129) (177:177:177))
        (PORT datad (301:301:301) (344:344:344))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (974:974:974))
        (PORT datab (890:890:890) (1039:1039:1039))
        (PORT datac (859:859:859) (1009:1009:1009))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (919:919:919) (1002:1002:1002))
        (PORT ena (405:405:405) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (205:205:205))
        (PORT datac (878:878:878) (1021:1021:1021))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (919:919:919) (1002:1002:1002))
        (PORT ena (405:405:405) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datac (873:873:873) (1016:1016:1016))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (919:919:919) (1002:1002:1002))
        (PORT ena (405:405:405) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (500:500:500))
        (PORT datab (156:156:156) (203:203:203))
        (PORT datac (376:376:376) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (496:496:496))
        (PORT datab (386:386:386) (467:467:467))
        (PORT datac (382:382:382) (461:461:461))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (242:242:242))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (375:375:375) (459:459:459))
        (PORT datad (638:638:638) (742:742:742))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (389:389:389) (471:471:471))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (810:810:810) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (303:303:303))
        (PORT datac (121:121:121) (165:165:165))
        (PORT datad (480:480:480) (564:564:564))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (484:484:484))
        (PORT datab (656:656:656) (766:766:766))
        (PORT datac (375:375:375) (458:458:458))
        (PORT datad (378:378:378) (467:467:467))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (181:181:181) (219:219:219))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (932:932:932) (821:821:821))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (439:439:439))
        (PORT datac (293:293:293) (352:352:352))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1094:1094:1094) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (139:139:139))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1094:1094:1094) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (342:342:342) (419:419:419))
        (PORT datad (398:398:398) (487:487:487))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (701:701:701) (818:818:818))
        (PORT datac (220:220:220) (270:270:270))
        (PORT datad (525:525:525) (624:624:624))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (721:721:721) (851:851:851))
        (PORT datad (2116:2116:2116) (1867:1867:1867))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (717:717:717) (848:848:848))
        (PORT datad (151:151:151) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datac (720:720:720) (851:851:851))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (721:721:721) (852:852:852))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (719:719:719) (850:850:850))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (215:215:215))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (286:286:286))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1147:1147:1147))
        (PORT datac (842:842:842) (975:975:975))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (755:755:755))
        (PORT datab (126:126:126) (159:159:159))
        (PORT datac (945:945:945) (1083:1083:1083))
        (PORT datad (850:850:850) (990:990:990))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (318:318:318) (368:368:368))
        (PORT ena (491:491:491) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (234:234:234))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (318:318:318) (368:368:368))
        (PORT ena (491:491:491) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (212:212:212))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (318:318:318) (368:368:368))
        (PORT ena (491:491:491) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (212:212:212))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (318:318:318) (368:368:368))
        (PORT ena (491:491:491) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (240:240:240))
        (PORT datab (222:222:222) (279:279:279))
        (PORT datac (141:141:141) (196:196:196))
        (PORT datad (144:144:144) (194:194:194))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (982:982:982))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (207:207:207) (264:264:264))
        (PORT datad (821:821:821) (949:949:949))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (318:318:318) (368:368:368))
        (PORT ena (491:491:491) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (293:293:293))
        (PORT datab (888:888:888) (1044:1044:1044))
        (PORT datac (146:146:146) (201:201:201))
        (PORT datad (191:191:191) (223:223:223))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (221:221:221))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (162:162:162) (220:220:220))
        (PORT datad (148:148:148) (198:198:198))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (220:220:220))
        (PORT datac (160:160:160) (218:218:218))
        (PORT datad (147:147:147) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (888:888:888) (1044:1044:1044))
        (PORT datac (143:143:143) (199:199:199))
        (PORT datad (190:190:190) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (971:971:971))
        (PORT datab (888:888:888) (1044:1044:1044))
        (PORT datac (210:210:210) (268:268:268))
        (PORT datad (813:813:813) (953:953:953))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (245:245:245))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (145:145:145) (200:200:200))
        (PORT datad (210:210:210) (257:257:257))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (244:244:244))
        (PORT datab (162:162:162) (221:221:221))
        (PORT datac (210:210:210) (268:268:268))
        (PORT datad (210:210:210) (257:257:257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (1016:1016:1016))
        (PORT datab (127:127:127) (159:159:159))
        (PORT datac (2157:2157:2157) (1896:1896:1896))
        (PORT datad (158:158:158) (183:183:183))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (756:756:756))
        (PORT datab (125:125:125) (156:156:156))
        (PORT datac (943:943:943) (1081:1081:1081))
        (PORT datad (850:850:850) (990:990:990))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (1152:1152:1152))
        (PORT datab (854:854:854) (993:993:993))
        (PORT datad (850:850:850) (990:990:990))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (174:174:174) (209:209:209))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (101:101:101) (123:123:123))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (216:216:216))
        (PORT datac (157:157:157) (214:214:214))
        (PORT datad (143:143:143) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (172:172:172) (210:210:210))
        (PORT datac (172:172:172) (200:200:200))
        (PORT datad (101:101:101) (123:123:123))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (223:223:223))
        (PORT datab (161:161:161) (220:220:220))
        (PORT datac (107:107:107) (131:131:131))
        (PORT datad (199:199:199) (245:245:245))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (258:258:258) (291:291:291))
        (PORT datad (99:99:99) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (275:275:275))
        (PORT datab (519:519:519) (615:615:615))
        (PORT datac (374:374:374) (450:450:450))
        (PORT datad (380:380:380) (470:470:470))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (239:239:239))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (244:244:244))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (226:226:226))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (1109:1109:1109))
        (PORT datab (853:853:853) (992:992:992))
        (PORT datac (975:975:975) (1129:1129:1129))
        (PORT datad (623:623:623) (726:726:726))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (488:488:488) (542:542:542))
        (PORT ena (477:477:477) (503:503:503))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (223:223:223))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (488:488:488) (542:542:542))
        (PORT ena (477:477:477) (503:503:503))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datad (138:138:138) (178:178:178))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (488:488:488) (542:542:542))
        (PORT ena (477:477:477) (503:503:503))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (239:239:239))
        (PORT datab (164:164:164) (224:224:224))
        (PORT datac (147:147:147) (203:203:203))
        (PORT datad (162:162:162) (217:217:217))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (966:966:966))
        (PORT datab (220:220:220) (279:279:279))
        (PORT datac (892:892:892) (1029:1029:1029))
        (PORT datad (158:158:158) (183:183:183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (488:488:488) (542:542:542))
        (PORT ena (477:477:477) (503:503:503))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (488:488:488) (542:542:542))
        (PORT ena (477:477:477) (503:503:503))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (245:245:245))
        (PORT datac (149:149:149) (207:207:207))
        (PORT datad (149:149:149) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (245:245:245))
        (PORT datab (164:164:164) (223:223:223))
        (PORT datac (150:150:150) (207:207:207))
        (PORT datad (164:164:164) (222:222:222))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (246:246:246))
        (PORT datab (110:110:110) (140:140:140))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (246:246:246))
        (PORT datab (164:164:164) (224:224:224))
        (PORT datac (151:151:151) (208:208:208))
        (PORT datad (165:165:165) (222:222:222))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (394:394:394))
        (PORT datad (365:365:365) (434:434:434))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2112:2112:2112) (1863:1863:1863))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (247:247:247))
        (PORT datab (361:361:361) (446:446:446))
        (PORT datac (211:211:211) (255:255:255))
        (PORT datad (477:477:477) (561:561:561))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT ena (653:653:653) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (488:488:488) (577:577:577))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (445:445:445))
        (PORT datad (478:478:478) (562:562:562))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (214:214:214))
        (PORT datab (165:165:165) (216:216:216))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (180:180:180) (218:218:218))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (624:624:624) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (413:413:413))
        (PORT datab (118:118:118) (151:151:151))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (244:244:244))
        (PORT datab (163:163:163) (222:222:222))
        (PORT datac (148:148:148) (206:206:206))
        (PORT datad (163:163:163) (221:221:221))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (249:249:249))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (216:216:216) (273:273:273))
        (PORT datad (95:95:95) (113:113:113))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (304:304:304) (368:368:368))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (624:624:624) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (379:379:379))
        (PORT datab (118:118:118) (151:151:151))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (466:466:466) (542:542:542))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (624:624:624) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (246:246:246))
        (PORT datab (150:150:150) (202:202:202))
        (PORT datac (151:151:151) (208:208:208))
        (PORT datad (165:165:165) (222:222:222))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (245:245:245))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (218:218:218) (275:275:275))
        (PORT datad (150:150:150) (201:201:201))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (119:119:119) (153:153:153))
        (PORT datad (327:327:327) (377:377:377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (465:465:465) (544:544:544))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (624:624:624) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (238:238:238))
        (PORT datab (165:165:165) (225:225:225))
        (PORT datac (148:148:148) (204:204:204))
        (PORT datad (162:162:162) (219:219:219))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (246:246:246))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (218:218:218) (276:276:276))
        (PORT datad (155:155:155) (211:211:211))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (326:326:326) (379:379:379))
        (PORT datad (105:105:105) (129:129:129))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (811:811:811))
        (PORT datad (823:823:823) (954:954:954))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (978:978:978))
        (PORT datac (682:682:682) (796:796:796))
        (PORT datad (667:667:667) (784:784:784))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2481:2481:2481) (2200:2200:2200))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (297:297:297) (337:337:337))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (218:218:218) (277:277:277))
        (PORT datac (381:381:381) (460:460:460))
        (PORT datad (607:607:607) (700:700:700))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|adapted_tdo\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (236:236:236))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|adapted_tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (803:803:803) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (486:486:486))
        (PORT datab (653:653:653) (763:763:763))
        (PORT datac (458:458:458) (533:533:533))
        (PORT datad (700:700:700) (837:837:837))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (420:420:420))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (499:499:499))
        (PORT datab (538:538:538) (647:647:647))
        (PORT datac (378:378:378) (457:457:457))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (420:420:420))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datac (259:259:259) (296:296:296))
        (PORT datad (292:292:292) (330:330:330))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (295:295:295))
        (PORT datab (2181:2181:2181) (1914:1914:1914))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (583:583:583) (674:674:674))
        (PORT clrn (637:637:637) (697:697:697))
        (PORT ena (647:647:647) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (532:532:532) (602:602:602))
        (PORT clrn (637:637:637) (697:697:697))
        (PORT ena (647:647:647) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (857:857:857))
        (PORT datab (554:554:554) (661:661:661))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (566:566:566))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (276:276:276))
        (PORT datab (541:541:541) (650:650:650))
        (PORT datac (425:425:425) (486:486:486))
        (PORT datad (290:290:290) (327:327:327))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (821:821:821) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (428:428:428))
        (PORT datab (389:389:389) (468:468:468))
        (PORT datac (615:615:615) (730:730:730))
        (PORT datad (853:853:853) (1003:1003:1003))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_break\|break_readreg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (689:689:689) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (442:442:442))
        (PORT datac (497:497:497) (599:599:599))
        (PORT datad (196:196:196) (239:239:239))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (489:489:489) (579:579:579))
        (PORT datad (462:462:462) (526:526:526))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_tck\|sr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1031:1031:1031) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_debug_slave_wrapper\|the_niosII_cpu_cpu_debug_slave_sysclk\|jdo\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (636:636:636) (717:717:717))
        (PORT ena (676:676:676) (751:751:751))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu\|cpu\|the_niosII_cpu_cpu_nios2_oci\|the_niosII_cpu_cpu_nios2_oci_debug\|resetrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT asdata (680:680:680) (772:772:772))
        (PORT ena (832:832:832) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller_001\|merged_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1189:1189:1189) (1034:1034:1034))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rst_controller_001\|merged_reset\~0clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1710:1710:1710) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1118:1118:1118) (1123:1123:1123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT clrn (1118:1118:1118) (1123:1123:1123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1118:1118:1118) (1123:1123:1123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller_001\|altera_reset_synchronizer_int_chain\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller_001\|altera_reset_synchronizer_int_chain\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|altera_reset_synchronizer_int_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller_001\|r_sync_rst_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|r_sync_rst_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller_001\|r_sync_rst_chain\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|r_sync_rst_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller_001\|r_sync_rst_chain\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (124:124:124) (169:169:169))
        (PORT datad (132:132:132) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|r_sync_rst_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller_001\|altera_reset_synchronizer_int_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|altera_reset_synchronizer_int_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller_001\|altera_reset_synchronizer_int_chain\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|altera_reset_synchronizer_int_chain\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_controller_001\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst_controller_001\|r_sync_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rst_controller_001\|r_sync_rst\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (852:852:852) (946:946:946))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE jtag_uart\|niosII_jtag_uart_alt_jtag_atlantic\|rst1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (509:509:509))
        (PORT datac (369:369:369) (449:449:449))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (240:240:240))
        (PORT datab (111:111:111) (143:143:143))
        (PORT datac (323:323:323) (377:377:377))
        (PORT datad (148:148:148) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (206:206:206))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mm_interconnect_0\|sem_ram_slave_translator\|av_write)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (133:133:133) (182:182:182))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|run\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (820:820:820))
        (PORT datab (456:456:456) (534:534:534))
        (PORT datac (2703:2703:2703) (3186:3186:3186))
        (PORT datad (586:586:586) (660:660:660))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|run\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1588:1588:1588))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sem\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sem_export_train\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (268:268:268) (647:647:647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|colors\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (687:687:687) (809:809:809))
        (PORT datac (1929:1929:1929) (2180:2180:2180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|colors\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (215:215:215))
        (PORT datab (115:115:115) (149:149:149))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|colors\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (399:399:399))
        (PORT datab (688:688:688) (810:810:810))
        (PORT datac (1926:1926:1926) (2177:2177:2177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sem\|colors\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1118:1118:1118) (1123:1123:1123))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|colors\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (205:205:205))
        (PORT datab (115:115:115) (149:149:149))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sem\|colors\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1118:1118:1118) (1123:1123:1123))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|contr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (217:217:217))
        (PORT datab (155:155:155) (207:207:207))
        (PORT datad (139:139:139) (181:181:181))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|Decoder2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (218:218:218))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|divider\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (821:821:821))
        (PORT datab (456:456:456) (535:535:535))
        (PORT datac (2703:2703:2703) (3186:3186:3186))
        (PORT datad (586:586:586) (660:660:660))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sem\|divider\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT asdata (1493:1493:1493) (1746:1746:1746))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sem\|divider\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT asdata (1640:1640:1640) (1856:1856:1856))
        (PORT clrn (1153:1153:1153) (1159:1159:1159))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE sem\|b2v_inst3\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1569:1569:1569))
        (PORT d[1] (1486:1486:1486) (1697:1697:1697))
        (PORT d[2] (779:779:779) (889:889:889))
        (PORT d[3] (1080:1080:1080) (1236:1236:1236))
        (PORT d[4] (1023:1023:1023) (1159:1159:1159))
        (PORT d[5] (898:898:898) (1056:1056:1056))
        (PORT d[6] (969:969:969) (1112:1112:1112))
        (PORT d[7] (1048:1048:1048) (1189:1189:1189))
        (PORT d[9] (1072:1072:1072) (1238:1238:1238))
        (PORT d[10] (1433:1433:1433) (1665:1665:1665))
        (PORT d[11] (792:792:792) (904:904:904))
        (PORT d[12] (904:904:904) (1031:1031:1031))
        (PORT d[13] (914:914:914) (1037:1037:1037))
        (PORT d[14] (1051:1051:1051) (1237:1237:1237))
        (PORT d[15] (858:858:858) (1007:1007:1007))
        (PORT d[16] (1194:1194:1194) (1354:1354:1354))
        (PORT d[18] (928:928:928) (1050:1050:1050))
        (PORT d[19] (903:903:903) (1035:1035:1035))
        (PORT d[20] (2236:2236:2236) (2562:2562:2562))
        (PORT d[21] (1565:1565:1565) (1813:1813:1813))
        (PORT d[22] (802:802:802) (917:917:917))
        (PORT d[23] (969:969:969) (1106:1106:1106))
        (PORT d[24] (1175:1175:1175) (1340:1340:1340))
        (PORT d[25] (796:796:796) (904:904:904))
        (PORT d[27] (1102:1102:1102) (1243:1243:1243))
        (PORT d[28] (1391:1391:1391) (1582:1582:1582))
        (PORT d[29] (792:792:792) (907:907:907))
        (PORT d[30] (984:984:984) (1148:1148:1148))
        (PORT d[31] (2317:2317:2317) (2702:2702:2702))
        (PORT d[32] (1114:1114:1114) (1263:1263:1263))
        (PORT d[33] (1126:1126:1126) (1285:1285:1285))
        (PORT d[34] (904:904:904) (1028:1028:1028))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE sem\|b2v_inst3\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1666:1666:1666))
        (PORT d[1] (2332:2332:2332) (2654:2654:2654))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE sem\|b2v_inst3\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (769:769:769) (817:817:817))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE sem\|b2v_inst3\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (1053:1053:1053) (1110:1110:1110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE sem\|b2v_inst3\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE sem\|b2v_inst3\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE sem\|b2v_inst3\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE sem\|b2v_inst3\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE sem\|b2v_inst3\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (693:693:693) (792:792:792))
        (PORT d[1] (681:681:681) (776:776:776))
        (PORT d[2] (379:379:379) (449:449:449))
        (PORT d[3] (375:375:375) (445:445:445))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE sem\|b2v_inst3\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE sem\|b2v_inst3\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE sem\|b2v_inst3\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE sem\|b2v_inst3\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|cntdiv\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sem\|cntdiv\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT sclr (587:587:587) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|cntdiv\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sem\|cntdiv\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT sclr (587:587:587) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|cntdiv\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sem\|cntdiv\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT sclr (587:587:587) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|cntdiv\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sem\|cntdiv\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT sclr (587:587:587) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|cntdiv\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sem\|cntdiv\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT sclr (587:587:587) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|cntdiv\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sem\|cntdiv\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT sclr (587:587:587) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|cntdiv\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sem\|cntdiv\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT sclr (587:587:587) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|cntdiv\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sem\|cntdiv\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT sclr (587:587:587) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (557:557:557))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (346:346:346) (394:394:394))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (602:602:602))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (371:371:371) (432:432:432))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (448:448:448))
        (PORT datab (365:365:365) (421:421:421))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (380:380:380) (444:444:444))
        (PORT datac (349:349:349) (398:398:398))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (216:216:216))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sem\|colors\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (400:400:400))
        (PORT datab (114:114:114) (146:146:146))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sem\|colors\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1118:1118:1118) (1123:1123:1123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (138:138:138) (179:179:179))
      )
    )
  )
)
