// Seed: 1351806970
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always_latch $display;
  assign id_3 = 1 | id_2;
  assign id_3 = id_1;
  assign id_3 = id_1;
  uwire id_4, id_5, id_6;
  wand id_7;
  assign id_5 = -1;
  supply1 id_8, id_9, id_10;
  assign id_6 = id_7;
  wire id_11;
  assign id_7  = id_6;
  assign id_10 = id_1;
  wire id_12, id_13;
  assign id_9 = id_6;
  wire id_14, id_15, id_16;
  assign id_4 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input wor id_2,
    id_4
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_7 = 0;
  wire id_5, id_6;
endmodule
