INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_ColorToGrayUnit.cpp
   Compiling color_to_gray.cpp_pre.cpp.tb.cpp
   Compiling tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_ColorToGrayUnit_util.cpp
   Compiling apatb_ColorToGrayUnit_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
The maximum depth reached by any of the 2 hls::stream() instances in the design is 2073600
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_ColorToGrayUnit_top glbl -prj ColorToGrayUnit.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s ColorToGrayUnit -debug wave 
Multi-threading is on. Using 4 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lbo/Projects/esiee/hardware/IPs/cores/Color_to_gray/color_to_gray/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lbo/Projects/esiee/hardware/IPs/cores/Color_to_gray/color_to_gray/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lbo/Projects/esiee/hardware/IPs/cores/Color_to_gray/color_to_gray/solution1/sim/vhdl/ColorToGrayUnit.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_ColorToGrayUnit_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lbo/Projects/esiee/hardware/IPs/cores/Color_to_gray/color_to_gray/solution1/sim/vhdl/ColorToGrayUnit_regslice_both.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ColorToGrayUnit_regslice_both'
INFO: [VRFC 10-3107] analyzing entity 'ColorToGrayUnit_regslice_both_w1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lbo/Projects/esiee/hardware/IPs/cores/Color_to_gray/color_to_gray/solution1/sim/vhdl/ColorToGrayUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ColorToGrayUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lbo/Projects/esiee/hardware/IPs/cores/Color_to_gray/color_to_gray/solution1/sim/vhdl/ColorToGrayUnit_mul_32ns_32ns_64_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ColorToGrayUnit_mul_32ns_32ns_64_2_1_Multiplier_0'
INFO: [VRFC 10-3107] analyzing entity 'ColorToGrayUnit_mul_32ns_32ns_64_2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lbo/Projects/esiee/hardware/IPs/cores/Color_to_gray/color_to_gray/solution1/sim/vhdl/ColorToGrayUnit_am_addmul_9ns_8ns_12ns_21_4_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ColorToGrayUnit_am_addmul_9ns_8ns_12ns_21_4_1_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'ColorToGrayUnit_am_addmul_9ns_8ns_12ns_21_4_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lbo/Projects/esiee/hardware/IPs/cores/Color_to_gray/color_to_gray/solution1/sim/vhdl/AESL_axi_s_stream_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_stream_in'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lbo/Projects/esiee/hardware/IPs/cores/Color_to_gray/color_to_gray/solution1/sim/vhdl/AESL_axi_s_stream_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_stream_out'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.ColorToGrayUnit_mul_32ns_32ns_64_2_1_Multiplier_0 [colortograyunit_mul_32ns_32ns_64...]
Compiling architecture arch of entity xil_defaultlib.ColorToGrayUnit_mul_32ns_32ns_64_2_1 [\ColorToGrayUnit_mul_32ns_32ns_6...]
Compiling architecture behav of entity xil_defaultlib.ColorToGrayUnit_am_addmul_9ns_8ns_12ns_21_4_1_DSP48_0 [colortograyunit_am_addmul_9ns_8n...]
Compiling architecture arch of entity xil_defaultlib.ColorToGrayUnit_am_addmul_9ns_8ns_12ns_21_4_1 [\ColorToGrayUnit_am_addmul_9ns_8...]
Compiling architecture behav of entity xil_defaultlib.ColorToGrayUnit_regslice_both [\ColorToGrayUnit_regslice_both(d...]
Compiling architecture behav of entity xil_defaultlib.ColorToGrayUnit_regslice_both [\ColorToGrayUnit_regslice_both(d...]
Compiling architecture behav of entity xil_defaultlib.ColorToGrayUnit_regslice_both [\ColorToGrayUnit_regslice_both(d...]
Compiling architecture behav of entity xil_defaultlib.ColorToGrayUnit_regslice_both [\ColorToGrayUnit_regslice_both(d...]
Compiling architecture behav of entity xil_defaultlib.ColorToGrayUnit [colortograyunit_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_stream_in [aesl_axi_s_stream_in_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_stream_out [aesl_axi_s_stream_out_default]
Compiling architecture behav of entity xil_defaultlib.apatb_colortograyunit_top
Built simulation snapshot ColorToGrayUnit

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/lbo/Projects/esiee/hardware/IPs/cores/Color_to_gray/color_to_gray/solution1/sim/vhdl/xsim.dir/ColorToGrayUnit/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 12 16:57:47 2021...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/ColorToGrayUnit/xsim_script.tcl
# xsim {ColorToGrayUnit} -autoloadwcfg -tclbatch {ColorToGrayUnit.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source ColorToGrayUnit.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set stream_out_group [add_wave_group stream_out(axis) -into $coutputgroup]
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/stream_out_TLAST -into $stream_out_group -color #ffff00 -radix hex
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/stream_out_TUSER -into $stream_out_group -radix hex
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/stream_out_TSTRB -into $stream_out_group -radix hex
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/stream_out_TKEEP -into $stream_out_group -radix hex
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/stream_out_TREADY -into $stream_out_group -color #ffff00 -radix hex
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/stream_out_TVALID -into $stream_out_group -color #ffff00 -radix hex
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/stream_out_TDATA -into $stream_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set image_h_group [add_wave_group image_h(wire) -into $cinputgroup]
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/image_h -into $image_h_group -radix hex
## set image_w_group [add_wave_group image_w(wire) -into $cinputgroup]
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/image_w -into $image_w_group -radix hex
## set stream_in_group [add_wave_group stream_in(axis) -into $cinputgroup]
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/stream_in_TLAST -into $stream_in_group -color #ffff00 -radix hex
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/stream_in_TUSER -into $stream_in_group -radix hex
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/stream_in_TSTRB -into $stream_in_group -radix hex
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/stream_in_TKEEP -into $stream_in_group -radix hex
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/stream_in_TREADY -into $stream_in_group -color #ffff00 -radix hex
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/stream_in_TVALID -into $stream_in_group -color #ffff00 -radix hex
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/stream_in_TDATA -into $stream_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/ap_start -into $blocksiggroup
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/ap_done -into $blocksiggroup
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/ap_idle -into $blocksiggroup
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_ColorToGrayUnit_top/AESL_inst_ColorToGrayUnit/ap_clk -into $clockgroup
## save_wave_config ColorToGrayUnit.wcfg
## run all
Note: simulation done!
Time: 20736255 ns  Iteration: 1  Process: /apatb_ColorToGrayUnit_top/generate_sim_done_proc  File: /home/lbo/Projects/esiee/hardware/IPs/cores/Color_to_gray/color_to_gray/solution1/sim/vhdl/ColorToGrayUnit.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 20736255 ns  Iteration: 1  Process: /apatb_ColorToGrayUnit_top/generate_sim_done_proc  File: /home/lbo/Projects/esiee/hardware/IPs/cores/Color_to_gray/color_to_gray/solution1/sim/vhdl/ColorToGrayUnit.autotb.vhd
$finish called at time : 20736255 ns
run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:37 . Memory (MB): peak = 2522.598 ; gain = 8.004 ; free physical = 463 ; free virtual = 5396
## quit
INFO: [Common 17-206] Exiting xsim at Thu Aug 12 16:59:31 2021...
The maximum depth reached by any of the 2 hls::stream() instances in the design is 2073600
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
