TimeQuest Timing Analyzer report for computer
Tue May 27 18:26:33 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Timing Closure Recommendations
  8. Setup Summary
  9. Hold Summary
 10. Recovery Summary
 11. Removal Summary
 12. Minimum Pulse Width Summary
 13. Setup: 'clk50M'
 14. Setup: 'clk25M'
 15. Setup: 'clk10K'
 16. Setup: 'altera_reserved_tck'
 17. Hold: 'clk50M'
 18. Hold: 'altera_reserved_tck'
 19. Hold: 'clk10K'
 20. Hold: 'clk25M'
 21. Recovery: 'altera_reserved_tck'
 22. Removal: 'altera_reserved_tck'
 23. Minimum Pulse Width: 'clk50M'
 24. Minimum Pulse Width: 'clk25M'
 25. Minimum Pulse Width: 'altera_reserved_tck'
 26. Minimum Pulse Width: 'clk10K'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. Metastability Report
 36. Board Trace Model Assignments
 37. Input Transition Times
 38. Signal Integrity Metrics (Slow 1200mv 85c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; computer                                                          ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE6E22C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Slow 1200mV 85C Model                                             ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; computer.sdc  ; OK     ; Tue May 27 18:26:32 2025 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                               ;
+---------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base      ; 100.000    ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk10K              ; Generated ; 100000.000 ; 0.01 MHz  ; 0.000 ; 50000.000 ;            ; 2500      ; 1           ;       ;        ;           ;            ; false    ; clk25M ; clk25M ; { clk10K }              ;
; clk25M              ; Generated ; 40.000     ; 25.0 MHz  ; 0.000 ; 20.000    ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk50M ; clk50M ; { clk25M }              ;
; clk50M              ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 0.500     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50M }              ;
+---------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Fmax Summary                                             ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 2.9 MHz   ; 2.9 MHz         ; clk50M              ;      ;
; 58.64 MHz ; 58.64 MHz       ; altera_reserved_tck ;      ;
; 73.21 MHz ; 73.21 MHz       ; clk25M              ;      ;
; 79.42 MHz ; 79.42 MHz       ; clk10K              ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Setup Summary                                ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk50M              ; -8.119 ; -1088.281     ;
; clk25M              ; 13.170 ; 0.000         ;
; clk10K              ; 13.254 ; 0.000         ;
; altera_reserved_tck ; 41.473 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Hold Summary                                ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk50M              ; 0.399 ; 0.000         ;
; altera_reserved_tck ; 0.452 ; 0.000         ;
; clk10K              ; 0.453 ; 0.000         ;
; clk25M              ; 0.453 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Recovery Summary                             ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.284 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Removal Summary                             ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.594 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------+
; Minimum Pulse Width Summary                     ;
+---------------------+-----------+---------------+
; Clock               ; Slack     ; End Point TNS ;
+---------------------+-----------+---------------+
; clk50M              ; 0.335     ; 0.000         ;
; clk25M              ; 19.749    ; 0.000         ;
; altera_reserved_tck ; 49.384    ; 0.000         ;
; clk10K              ; 49999.728 ; 0.000         ;
+---------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk50M'                                                                                                                                        ;
+--------+--------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.119 ; bus_addr_read_buffer[10] ; memory_controller:mc|last_addr[18]           ; clk50M       ; clk50M      ; 0.500        ; 0.491      ; 9.051      ;
; -8.077 ; bus_addr_read_buffer[13] ; memory_controller:mc|last_addr[18]           ; clk50M       ; clk50M      ; 0.500        ; 0.491      ; 9.009      ;
; -8.056 ; bus_n_write_enable       ; memory_controller:mc|last_addr[18]           ; clk50M       ; clk50M      ; 0.500        ; 0.491      ; 8.988      ;
; -8.018 ; bus_addr_read_buffer[17] ; memory_controller:mc|last_addr[18]           ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 8.954      ;
; -7.959 ; bus_addr_read_buffer[10] ; memory_controller:mc|ram_addr[0]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.841      ;
; -7.959 ; bus_addr_read_buffer[10] ; memory_controller:mc|ram_addr[1]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.841      ;
; -7.959 ; bus_addr_read_buffer[10] ; memory_controller:mc|ram_addr[2]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.841      ;
; -7.959 ; bus_addr_read_buffer[10] ; memory_controller:mc|ram_addr[3]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.841      ;
; -7.959 ; bus_addr_read_buffer[10] ; memory_controller:mc|ram_addr[4]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.841      ;
; -7.959 ; bus_addr_read_buffer[10] ; memory_controller:mc|ram_addr[6]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.841      ;
; -7.959 ; bus_addr_read_buffer[10] ; memory_controller:mc|ram_addr[7]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.841      ;
; -7.959 ; bus_addr_read_buffer[10] ; memory_controller:mc|ram_addr[5]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.841      ;
; -7.920 ; bus_addr_read_buffer[13] ; memory_controller:mc|ram_addr[0]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.802      ;
; -7.920 ; bus_addr_read_buffer[13] ; memory_controller:mc|ram_addr[1]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.802      ;
; -7.920 ; bus_addr_read_buffer[13] ; memory_controller:mc|ram_addr[2]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.802      ;
; -7.920 ; bus_addr_read_buffer[13] ; memory_controller:mc|ram_addr[3]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.802      ;
; -7.920 ; bus_addr_read_buffer[13] ; memory_controller:mc|ram_addr[4]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.802      ;
; -7.920 ; bus_addr_read_buffer[13] ; memory_controller:mc|ram_addr[6]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.802      ;
; -7.920 ; bus_addr_read_buffer[13] ; memory_controller:mc|ram_addr[7]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.802      ;
; -7.920 ; bus_addr_read_buffer[13] ; memory_controller:mc|ram_addr[5]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.802      ;
; -7.901 ; addr_is_written[19]      ; memory_controller:mc|last_addr[18]           ; clk50M       ; clk50M      ; 0.500        ; 0.492      ; 8.834      ;
; -7.900 ; bus_n_write_enable       ; memory_controller:mc|ram_addr[0]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.782      ;
; -7.900 ; bus_n_write_enable       ; memory_controller:mc|ram_addr[1]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.782      ;
; -7.900 ; bus_n_write_enable       ; memory_controller:mc|ram_addr[2]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.782      ;
; -7.900 ; bus_n_write_enable       ; memory_controller:mc|ram_addr[3]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.782      ;
; -7.900 ; bus_n_write_enable       ; memory_controller:mc|ram_addr[4]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.782      ;
; -7.900 ; bus_n_write_enable       ; memory_controller:mc|ram_addr[6]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.782      ;
; -7.900 ; bus_n_write_enable       ; memory_controller:mc|ram_addr[7]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.782      ;
; -7.900 ; bus_n_write_enable       ; memory_controller:mc|ram_addr[5]             ; clk50M       ; clk50M      ; 0.500        ; 0.441      ; 8.782      ;
; -7.858 ; bus_addr_read_buffer[17] ; memory_controller:mc|ram_addr[0]             ; clk50M       ; clk50M      ; 0.500        ; 0.445      ; 8.744      ;
; -7.858 ; bus_addr_read_buffer[17] ; memory_controller:mc|ram_addr[1]             ; clk50M       ; clk50M      ; 0.500        ; 0.445      ; 8.744      ;
; -7.858 ; bus_addr_read_buffer[17] ; memory_controller:mc|ram_addr[2]             ; clk50M       ; clk50M      ; 0.500        ; 0.445      ; 8.744      ;
; -7.858 ; bus_addr_read_buffer[17] ; memory_controller:mc|ram_addr[3]             ; clk50M       ; clk50M      ; 0.500        ; 0.445      ; 8.744      ;
; -7.858 ; bus_addr_read_buffer[17] ; memory_controller:mc|ram_addr[4]             ; clk50M       ; clk50M      ; 0.500        ; 0.445      ; 8.744      ;
; -7.858 ; bus_addr_read_buffer[17] ; memory_controller:mc|ram_addr[6]             ; clk50M       ; clk50M      ; 0.500        ; 0.445      ; 8.744      ;
; -7.858 ; bus_addr_read_buffer[17] ; memory_controller:mc|ram_addr[7]             ; clk50M       ; clk50M      ; 0.500        ; 0.445      ; 8.744      ;
; -7.858 ; bus_addr_read_buffer[17] ; memory_controller:mc|ram_addr[5]             ; clk50M       ; clk50M      ; 0.500        ; 0.445      ; 8.744      ;
; -7.834 ; bus_addr_read_buffer[12] ; memory_controller:mc|last_addr[18]           ; clk50M       ; clk50M      ; 0.500        ; 0.491      ; 8.766      ;
; -7.831 ; bus_addr_read_buffer[10] ; memory_controller:mc|ram_addr[8]             ; clk50M       ; clk50M      ; 0.500        ; 0.526      ; 8.798      ;
; -7.831 ; bus_addr_read_buffer[10] ; memory_controller:mc|ram_addr[9]             ; clk50M       ; clk50M      ; 0.500        ; 0.526      ; 8.798      ;
; -7.831 ; bus_addr_read_buffer[10] ; memory_controller:mc|ram_addr[10]            ; clk50M       ; clk50M      ; 0.500        ; 0.526      ; 8.798      ;
; -7.831 ; bus_addr_read_buffer[10] ; memory_controller:mc|ram_addr[11]            ; clk50M       ; clk50M      ; 0.500        ; 0.526      ; 8.798      ;
; -7.793 ; bus_addr_read_buffer[10] ; memory_controller:mc|time_counter[18]        ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.702      ;
; -7.793 ; bus_addr_read_buffer[10] ; memory_controller:mc|time_counter[16]        ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.702      ;
; -7.793 ; bus_addr_read_buffer[10] ; memory_controller:mc|time_counter[21]        ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.702      ;
; -7.793 ; bus_addr_read_buffer[10] ; memory_controller:mc|time_counter[26]        ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.702      ;
; -7.793 ; bus_addr_read_buffer[10] ; memory_controller:mc|time_counter[13]        ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.702      ;
; -7.793 ; bus_addr_read_buffer[10] ; memory_controller:mc|time_counter[9]         ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.702      ;
; -7.793 ; bus_addr_read_buffer[10] ; memory_controller:mc|time_counter[8]         ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.702      ;
; -7.793 ; bus_addr_read_buffer[10] ; memory_controller:mc|time_counter[5]         ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.702      ;
; -7.791 ; bus_addr_read_buffer[13] ; memory_controller:mc|ram_addr[8]             ; clk50M       ; clk50M      ; 0.500        ; 0.526      ; 8.758      ;
; -7.791 ; bus_addr_read_buffer[13] ; memory_controller:mc|ram_addr[9]             ; clk50M       ; clk50M      ; 0.500        ; 0.526      ; 8.758      ;
; -7.791 ; bus_addr_read_buffer[13] ; memory_controller:mc|ram_addr[10]            ; clk50M       ; clk50M      ; 0.500        ; 0.526      ; 8.758      ;
; -7.791 ; bus_addr_read_buffer[13] ; memory_controller:mc|ram_addr[11]            ; clk50M       ; clk50M      ; 0.500        ; 0.526      ; 8.758      ;
; -7.771 ; bus_n_write_enable       ; memory_controller:mc|ram_addr[8]             ; clk50M       ; clk50M      ; 0.500        ; 0.526      ; 8.738      ;
; -7.771 ; bus_n_write_enable       ; memory_controller:mc|ram_addr[9]             ; clk50M       ; clk50M      ; 0.500        ; 0.526      ; 8.738      ;
; -7.771 ; bus_n_write_enable       ; memory_controller:mc|ram_addr[10]            ; clk50M       ; clk50M      ; 0.500        ; 0.526      ; 8.738      ;
; -7.771 ; bus_n_write_enable       ; memory_controller:mc|ram_addr[11]            ; clk50M       ; clk50M      ; 0.500        ; 0.526      ; 8.738      ;
; -7.769 ; addr_is_written[19]      ; memory_controller:mc|ram_addr[0]             ; clk50M       ; clk50M      ; 0.500        ; 0.442      ; 8.652      ;
; -7.769 ; addr_is_written[19]      ; memory_controller:mc|ram_addr[1]             ; clk50M       ; clk50M      ; 0.500        ; 0.442      ; 8.652      ;
; -7.769 ; addr_is_written[19]      ; memory_controller:mc|ram_addr[2]             ; clk50M       ; clk50M      ; 0.500        ; 0.442      ; 8.652      ;
; -7.769 ; addr_is_written[19]      ; memory_controller:mc|ram_addr[3]             ; clk50M       ; clk50M      ; 0.500        ; 0.442      ; 8.652      ;
; -7.769 ; addr_is_written[19]      ; memory_controller:mc|ram_addr[4]             ; clk50M       ; clk50M      ; 0.500        ; 0.442      ; 8.652      ;
; -7.769 ; addr_is_written[19]      ; memory_controller:mc|ram_addr[6]             ; clk50M       ; clk50M      ; 0.500        ; 0.442      ; 8.652      ;
; -7.769 ; addr_is_written[19]      ; memory_controller:mc|ram_addr[7]             ; clk50M       ; clk50M      ; 0.500        ; 0.442      ; 8.652      ;
; -7.769 ; addr_is_written[19]      ; memory_controller:mc|ram_addr[5]             ; clk50M       ; clk50M      ; 0.500        ; 0.442      ; 8.652      ;
; -7.764 ; addr_is_written[18]      ; memory_controller:mc|last_addr[18]           ; clk50M       ; clk50M      ; 0.500        ; 0.492      ; 8.697      ;
; -7.763 ; bus_addr_read_buffer[21] ; memory_controller:mc|last_addr[18]           ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 8.699      ;
; -7.751 ; bus_addr_read_buffer[13] ; memory_controller:mc|time_counter[18]        ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.660      ;
; -7.751 ; bus_addr_read_buffer[13] ; memory_controller:mc|time_counter[16]        ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.660      ;
; -7.751 ; bus_addr_read_buffer[13] ; memory_controller:mc|time_counter[21]        ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.660      ;
; -7.751 ; bus_addr_read_buffer[13] ; memory_controller:mc|time_counter[26]        ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.660      ;
; -7.751 ; bus_addr_read_buffer[13] ; memory_controller:mc|time_counter[13]        ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.660      ;
; -7.751 ; bus_addr_read_buffer[13] ; memory_controller:mc|time_counter[9]         ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.660      ;
; -7.751 ; bus_addr_read_buffer[13] ; memory_controller:mc|time_counter[8]         ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.660      ;
; -7.751 ; bus_addr_read_buffer[13] ; memory_controller:mc|time_counter[5]         ; clk50M       ; clk50M      ; 0.500        ; 0.468      ; 8.660      ;
; -7.748 ; addr_is_written[13]      ; memory_controller:mc|last_addr[18]           ; clk50M       ; clk50M      ; 0.500        ; 0.488      ; 8.677      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[0]                ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[1]                ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[3]                ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[4]                ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[5]                ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[6]                ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[7]                ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[8]                ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[9]                ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[10]               ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[11]               ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[12]               ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[13]               ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[14]               ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[15]               ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.747 ; bus_addr_read_buffer[10] ; memory_controller:mc|index[2]                ; clk50M       ; clk50M      ; 0.500        ; 0.482      ; 8.670      ;
; -7.746 ; addr_is_written[10]      ; memory_controller:mc|last_addr[18]           ; clk50M       ; clk50M      ; 0.500        ; 0.488      ; 8.675      ;
; -7.736 ; bus_addr_read_buffer[10] ; memory_controller:mc|read_data_buffer[0][8]  ; clk50M       ; clk50M      ; 0.500        ; 0.501      ; 8.678      ;
; -7.736 ; bus_addr_read_buffer[10] ; memory_controller:mc|read_data_buffer[0][4]  ; clk50M       ; clk50M      ; 0.500        ; 0.501      ; 8.678      ;
; -7.736 ; bus_addr_read_buffer[10] ; memory_controller:mc|read_data_buffer[0][0]  ; clk50M       ; clk50M      ; 0.500        ; 0.501      ; 8.678      ;
; -7.736 ; bus_addr_read_buffer[10] ; memory_controller:mc|read_data_buffer[0][12] ; clk50M       ; clk50M      ; 0.500        ; 0.501      ; 8.678      ;
; -7.736 ; bus_addr_read_buffer[10] ; memory_controller:mc|read_data_buffer[0][5]  ; clk50M       ; clk50M      ; 0.500        ; 0.501      ; 8.678      ;
; -7.736 ; bus_addr_read_buffer[10] ; memory_controller:mc|read_data_buffer[0][9]  ; clk50M       ; clk50M      ; 0.500        ; 0.501      ; 8.678      ;
+--------+--------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk25M'                                                                                                                   ;
+--------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 13.170 ; video_controller:vc|vcount[7] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.725      ;
; 13.170 ; video_controller:vc|vcount[7] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.725      ;
; 13.170 ; video_controller:vc|vcount[7] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.725      ;
; 13.170 ; video_controller:vc|vcount[7] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.725      ;
; 13.170 ; video_controller:vc|vcount[7] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.725      ;
; 13.170 ; video_controller:vc|vcount[7] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.725      ;
; 13.170 ; video_controller:vc|vcount[7] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.725      ;
; 13.170 ; video_controller:vc|vcount[7] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.725      ;
; 13.170 ; video_controller:vc|vcount[7] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.725      ;
; 13.387 ; video_controller:vc|vcount[6] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.509      ;
; 13.387 ; video_controller:vc|vcount[6] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.509      ;
; 13.387 ; video_controller:vc|vcount[6] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.509      ;
; 13.387 ; video_controller:vc|vcount[6] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.509      ;
; 13.387 ; video_controller:vc|vcount[6] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.509      ;
; 13.387 ; video_controller:vc|vcount[6] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.509      ;
; 13.387 ; video_controller:vc|vcount[6] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.509      ;
; 13.387 ; video_controller:vc|vcount[6] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.509      ;
; 13.387 ; video_controller:vc|vcount[6] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.509      ;
; 13.389 ; video_controller:vc|vcount[8] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.506      ;
; 13.389 ; video_controller:vc|vcount[8] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.506      ;
; 13.389 ; video_controller:vc|vcount[8] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.506      ;
; 13.389 ; video_controller:vc|vcount[8] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.506      ;
; 13.389 ; video_controller:vc|vcount[8] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.506      ;
; 13.389 ; video_controller:vc|vcount[8] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.506      ;
; 13.389 ; video_controller:vc|vcount[8] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.506      ;
; 13.389 ; video_controller:vc|vcount[8] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.506      ;
; 13.389 ; video_controller:vc|vcount[8] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.506      ;
; 13.400 ; video_controller:vc|hcount[2] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.497      ;
; 13.400 ; video_controller:vc|hcount[2] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.497      ;
; 13.400 ; video_controller:vc|hcount[2] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.497      ;
; 13.400 ; video_controller:vc|hcount[2] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.497      ;
; 13.400 ; video_controller:vc|hcount[2] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.497      ;
; 13.400 ; video_controller:vc|hcount[2] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.497      ;
; 13.400 ; video_controller:vc|hcount[2] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.497      ;
; 13.400 ; video_controller:vc|hcount[2] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.497      ;
; 13.400 ; video_controller:vc|hcount[2] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.497      ;
; 13.415 ; video_controller:vc|hcount[3] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.482      ;
; 13.415 ; video_controller:vc|hcount[3] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.482      ;
; 13.415 ; video_controller:vc|hcount[3] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.482      ;
; 13.415 ; video_controller:vc|hcount[3] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.482      ;
; 13.415 ; video_controller:vc|hcount[3] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.482      ;
; 13.415 ; video_controller:vc|hcount[3] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.482      ;
; 13.415 ; video_controller:vc|hcount[3] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.482      ;
; 13.415 ; video_controller:vc|hcount[3] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.482      ;
; 13.415 ; video_controller:vc|hcount[3] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.482      ;
; 13.418 ; video_controller:vc|vcount[5] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.477      ;
; 13.418 ; video_controller:vc|vcount[5] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.477      ;
; 13.418 ; video_controller:vc|vcount[5] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.477      ;
; 13.418 ; video_controller:vc|vcount[5] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.477      ;
; 13.418 ; video_controller:vc|vcount[5] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.477      ;
; 13.418 ; video_controller:vc|vcount[5] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.477      ;
; 13.418 ; video_controller:vc|vcount[5] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.477      ;
; 13.418 ; video_controller:vc|vcount[5] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.477      ;
; 13.418 ; video_controller:vc|vcount[5] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.477      ;
; 13.500 ; video_controller:vc|hcount[0] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.397      ;
; 13.500 ; video_controller:vc|hcount[0] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.397      ;
; 13.500 ; video_controller:vc|hcount[0] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.397      ;
; 13.500 ; video_controller:vc|hcount[0] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.397      ;
; 13.500 ; video_controller:vc|hcount[0] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.397      ;
; 13.500 ; video_controller:vc|hcount[0] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.397      ;
; 13.500 ; video_controller:vc|hcount[0] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.397      ;
; 13.500 ; video_controller:vc|hcount[0] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.397      ;
; 13.500 ; video_controller:vc|hcount[0] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.397      ;
; 13.709 ; video_controller:vc|hcount[1] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.188      ;
; 13.709 ; video_controller:vc|hcount[1] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.188      ;
; 13.709 ; video_controller:vc|hcount[1] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.188      ;
; 13.709 ; video_controller:vc|hcount[1] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.188      ;
; 13.709 ; video_controller:vc|hcount[1] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.188      ;
; 13.709 ; video_controller:vc|hcount[1] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.188      ;
; 13.709 ; video_controller:vc|hcount[1] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.188      ;
; 13.709 ; video_controller:vc|hcount[1] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.188      ;
; 13.709 ; video_controller:vc|hcount[1] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.188      ;
; 13.781 ; video_controller:vc|vcount[2] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.114      ;
; 13.781 ; video_controller:vc|vcount[2] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.114      ;
; 13.781 ; video_controller:vc|vcount[2] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.114      ;
; 13.781 ; video_controller:vc|vcount[2] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.114      ;
; 13.781 ; video_controller:vc|vcount[2] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.114      ;
; 13.781 ; video_controller:vc|vcount[2] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.114      ;
; 13.781 ; video_controller:vc|vcount[2] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.114      ;
; 13.781 ; video_controller:vc|vcount[2] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.114      ;
; 13.781 ; video_controller:vc|vcount[2] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.036     ; 6.114      ;
; 13.784 ; video_controller:vc|vcount[7] ; data4pixel[101][2] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.113      ;
; 13.784 ; video_controller:vc|vcount[7] ; data4pixel[0][2]   ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.113      ;
; 13.784 ; video_controller:vc|vcount[7] ; data4pixel[102][2] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.113      ;
; 13.784 ; video_controller:vc|vcount[7] ; data4pixel[103][2] ; clk25M       ; clk25M      ; 20.000       ; -0.034     ; 6.113      ;
; 13.860 ; video_controller:vc|vcount[4] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.036      ;
; 13.860 ; video_controller:vc|vcount[4] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.036      ;
; 13.860 ; video_controller:vc|vcount[4] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.036      ;
; 13.860 ; video_controller:vc|vcount[4] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.036      ;
; 13.860 ; video_controller:vc|vcount[4] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.036      ;
; 13.860 ; video_controller:vc|vcount[4] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.036      ;
; 13.860 ; video_controller:vc|vcount[4] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.036      ;
; 13.860 ; video_controller:vc|vcount[4] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.036      ;
; 13.860 ; video_controller:vc|vcount[4] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.036      ;
; 13.870 ; video_controller:vc|hcount[5] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.026      ;
; 13.870 ; video_controller:vc|hcount[5] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.026      ;
; 13.870 ; video_controller:vc|hcount[5] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.026      ;
; 13.870 ; video_controller:vc|hcount[5] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.026      ;
; 13.870 ; video_controller:vc|hcount[5] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.026      ;
; 13.870 ; video_controller:vc|hcount[5] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.035     ; 6.026      ;
+--------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk10K'                                                                                                            ;
+--------+---------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 13.254 ; addr_is_written[21] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 11.505     ;
; 13.400 ; addr_is_written[21] ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 11.359     ;
; 13.430 ; addr_is_written[21] ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 11.329     ;
; 13.546 ; addr_is_written[21] ; addr_write_buffer[19] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 11.213     ;
; 13.576 ; addr_is_written[21] ; addr_write_buffer[20] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 11.183     ;
; 13.643 ; addr_is_written[16] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 11.116     ;
; 13.692 ; addr_is_written[21] ; addr_write_buffer[17] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 11.067     ;
; 13.722 ; addr_is_written[21] ; addr_write_buffer[18] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 11.037     ;
; 13.769 ; addr_is_written[9]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.990     ;
; 13.789 ; addr_is_written[16] ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.970     ;
; 13.797 ; addr_is_written[8]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.962     ;
; 13.819 ; addr_is_written[16] ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.940     ;
; 13.838 ; addr_is_written[21] ; addr_write_buffer[15] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.921     ;
; 13.868 ; addr_is_written[21] ; addr_write_buffer[16] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.891     ;
; 13.915 ; addr_is_written[9]  ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.844     ;
; 13.935 ; addr_is_written[16] ; addr_write_buffer[19] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.824     ;
; 13.943 ; addr_is_written[8]  ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.816     ;
; 13.945 ; addr_is_written[9]  ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.814     ;
; 13.965 ; addr_is_written[16] ; addr_write_buffer[20] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.794     ;
; 13.973 ; addr_is_written[14] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.786     ;
; 13.973 ; addr_is_written[8]  ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.786     ;
; 13.984 ; addr_is_written[21] ; addr_write_buffer[13] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.775     ;
; 14.014 ; addr_is_written[21] ; addr_write_buffer[14] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.745     ;
; 14.061 ; addr_is_written[9]  ; addr_write_buffer[19] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.698     ;
; 14.081 ; addr_is_written[16] ; addr_write_buffer[17] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.678     ;
; 14.089 ; addr_is_written[8]  ; addr_write_buffer[19] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.670     ;
; 14.091 ; addr_is_written[9]  ; addr_write_buffer[20] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.668     ;
; 14.111 ; addr_is_written[16] ; addr_write_buffer[18] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.648     ;
; 14.119 ; addr_is_written[14] ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.640     ;
; 14.119 ; addr_is_written[8]  ; addr_write_buffer[20] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.640     ;
; 14.138 ; addr_is_written[21] ; addr_write_buffer[11] ; clk50M       ; clk10K      ; 20.000       ; 4.806      ; 10.629     ;
; 14.149 ; addr_is_written[14] ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.610     ;
; 14.160 ; addr_is_written[21] ; addr_write_buffer[12] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.599     ;
; 14.164 ; addr_is_written[19] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.293      ; 11.090     ;
; 14.207 ; addr_is_written[9]  ; addr_write_buffer[17] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.552     ;
; 14.227 ; addr_is_written[16] ; addr_write_buffer[15] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.532     ;
; 14.235 ; addr_is_written[8]  ; addr_write_buffer[17] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.524     ;
; 14.237 ; addr_is_written[9]  ; addr_write_buffer[18] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.522     ;
; 14.257 ; addr_is_written[16] ; addr_write_buffer[16] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.502     ;
; 14.265 ; addr_is_written[14] ; addr_write_buffer[19] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.494     ;
; 14.265 ; addr_is_written[8]  ; addr_write_buffer[18] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.494     ;
; 14.284 ; addr_is_written[21] ; addr_write_buffer[9]  ; clk50M       ; clk10K      ; 20.000       ; 4.806      ; 10.483     ;
; 14.295 ; addr_is_written[14] ; addr_write_buffer[20] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.464     ;
; 14.310 ; addr_is_written[19] ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 5.293      ; 10.944     ;
; 14.314 ; addr_is_written[21] ; addr_write_buffer[10] ; clk50M       ; clk10K      ; 20.000       ; 4.806      ; 10.453     ;
; 14.340 ; addr_is_written[19] ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 5.293      ; 10.914     ;
; 14.353 ; addr_is_written[9]  ; addr_write_buffer[15] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.406     ;
; 14.373 ; addr_is_written[16] ; addr_write_buffer[13] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.386     ;
; 14.381 ; addr_is_written[8]  ; addr_write_buffer[15] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.378     ;
; 14.383 ; addr_is_written[9]  ; addr_write_buffer[16] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.376     ;
; 14.387 ; addr_is_written[13] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.289      ; 10.863     ;
; 14.403 ; addr_is_written[16] ; addr_write_buffer[14] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.356     ;
; 14.411 ; addr_is_written[14] ; addr_write_buffer[17] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.348     ;
; 14.411 ; addr_is_written[8]  ; addr_write_buffer[16] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.348     ;
; 14.413 ; addr_is_written[23] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.346     ;
; 14.420 ; addr_is_written[12] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.289      ; 10.830     ;
; 14.430 ; addr_is_written[21] ; addr_write_buffer[7]  ; clk50M       ; clk10K      ; 20.000       ; 4.806      ; 10.337     ;
; 14.441 ; addr_is_written[14] ; addr_write_buffer[18] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.318     ;
; 14.456 ; addr_is_written[19] ; addr_write_buffer[19] ; clk50M       ; clk10K      ; 20.000       ; 5.293      ; 10.798     ;
; 14.460 ; addr_is_written[21] ; addr_write_buffer[8]  ; clk50M       ; clk10K      ; 20.000       ; 4.806      ; 10.307     ;
; 14.462 ; addr_is_written[4]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.283      ; 10.782     ;
; 14.483 ; addr_is_written[22] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.276     ;
; 14.486 ; addr_is_written[19] ; addr_write_buffer[20] ; clk50M       ; clk10K      ; 20.000       ; 5.293      ; 10.768     ;
; 14.499 ; addr_is_written[9]  ; addr_write_buffer[13] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.260     ;
; 14.500 ; addr_is_written[1]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.283      ; 10.744     ;
; 14.517 ; addr_is_written[11] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.289      ; 10.733     ;
; 14.520 ; addr_is_written[15] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.296      ; 10.737     ;
; 14.527 ; addr_is_written[16] ; addr_write_buffer[11] ; clk50M       ; clk10K      ; 20.000       ; 4.806      ; 10.240     ;
; 14.527 ; addr_is_written[8]  ; addr_write_buffer[13] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.232     ;
; 14.529 ; addr_is_written[9]  ; addr_write_buffer[14] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.230     ;
; 14.533 ; addr_is_written[13] ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 5.289      ; 10.717     ;
; 14.549 ; addr_is_written[16] ; addr_write_buffer[12] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.210     ;
; 14.551 ; addr_is_written[18] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.293      ; 10.703     ;
; 14.557 ; addr_is_written[14] ; addr_write_buffer[15] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.202     ;
; 14.557 ; addr_is_written[8]  ; addr_write_buffer[14] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.202     ;
; 14.559 ; addr_is_written[23] ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.200     ;
; 14.563 ; addr_is_written[13] ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 5.289      ; 10.687     ;
; 14.566 ; addr_is_written[12] ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 5.289      ; 10.684     ;
; 14.576 ; addr_is_written[6]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.283      ; 10.668     ;
; 14.576 ; addr_is_written[21] ; addr_write_buffer[5]  ; clk50M       ; clk10K      ; 20.000       ; 4.806      ; 10.191     ;
; 14.577 ; addr_is_written[7]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.283      ; 10.667     ;
; 14.583 ; addr_is_written[17] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.293      ; 10.671     ;
; 14.587 ; addr_is_written[14] ; addr_write_buffer[16] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.172     ;
; 14.588 ; addr_is_written[2]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.283      ; 10.656     ;
; 14.589 ; addr_is_written[23] ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.170     ;
; 14.596 ; addr_is_written[12] ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 5.289      ; 10.654     ;
; 14.602 ; addr_is_written[19] ; addr_write_buffer[17] ; clk50M       ; clk10K      ; 20.000       ; 5.293      ; 10.652     ;
; 14.604 ; addr_is_written[3]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.283      ; 10.640     ;
; 14.606 ; addr_is_written[21] ; addr_write_buffer[6]  ; clk50M       ; clk10K      ; 20.000       ; 4.806      ; 10.161     ;
; 14.608 ; addr_is_written[4]  ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 5.283      ; 10.636     ;
; 14.619 ; addr_is_written[5]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.283      ; 10.625     ;
; 14.629 ; addr_is_written[22] ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.130     ;
; 14.632 ; addr_is_written[19] ; addr_write_buffer[18] ; clk50M       ; clk10K      ; 20.000       ; 5.293      ; 10.622     ;
; 14.638 ; addr_is_written[4]  ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 5.283      ; 10.606     ;
; 14.646 ; addr_is_written[1]  ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 5.283      ; 10.598     ;
; 14.653 ; addr_is_written[9]  ; addr_write_buffer[11] ; clk50M       ; clk10K      ; 20.000       ; 4.806      ; 10.114     ;
; 14.659 ; addr_is_written[22] ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 4.798      ; 10.100     ;
; 14.663 ; addr_is_written[11] ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 5.289      ; 10.587     ;
; 14.665 ; addr_is_written[20] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.293      ; 10.589     ;
; 14.665 ; addr_is_written[10] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.289      ; 10.585     ;
+--------+---------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 8.799      ;
; 41.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 8.569      ;
; 41.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 8.362      ;
; 42.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 8.107      ;
; 42.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 7.827      ;
; 42.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 7.643      ;
; 42.738 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 7.546      ;
; 42.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 7.402      ;
; 42.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 7.387      ;
; 43.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 7.253      ;
; 43.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 7.134      ;
; 43.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 6.943      ;
; 43.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 6.641      ;
; 43.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 6.449      ;
; 44.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 6.056      ;
; 44.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 5.899      ;
; 45.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 5.157      ;
; 46.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.185      ;
; 46.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 3.436      ;
; 47.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.230      ;
; 47.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.187      ;
; 47.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.916      ;
; 47.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.774      ;
; 49.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.177      ;
; 93.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.250      ;
; 93.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.244      ;
; 93.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.244      ;
; 93.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.244      ;
; 93.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.244      ;
; 93.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.244      ;
; 93.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.244      ;
; 93.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.244      ;
; 93.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 5.898      ;
; 93.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.164      ;
; 93.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.164      ;
; 93.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.164      ;
; 93.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.164      ;
; 93.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.164      ;
; 93.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.164      ;
; 93.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.164      ;
; 93.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.183      ;
; 93.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.182      ;
; 93.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.181      ;
; 93.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.181      ;
; 93.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.181      ;
; 93.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.121      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 5.829      ;
; 93.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.113      ;
; 93.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.113      ;
; 93.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.113      ;
; 93.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.113      ;
; 93.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.113      ;
; 93.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.113      ;
; 93.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.113      ;
; 93.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.114      ;
; 93.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.114      ;
; 93.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.114      ;
; 93.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.114      ;
; 93.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.114      ;
; 93.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.114      ;
; 93.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.114      ;
; 93.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.382     ; 5.812      ;
; 93.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.072      ;
; 93.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.054      ;
; 93.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.053      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.052      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.052      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.052      ;
; 93.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.023      ;
; 93.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.023      ;
; 93.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.023      ;
; 93.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.023      ;
; 93.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.023      ;
; 93.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.023      ;
; 93.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.005      ;
; 93.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.005      ;
; 93.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.005      ;
; 93.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.005      ;
; 93.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.005      ;
; 93.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.005      ;
; 93.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.969      ;
; 93.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.969      ;
; 93.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.938      ;
; 93.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.938      ;
; 93.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.938      ;
; 93.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.938      ;
; 93.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.938      ;
; 93.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.938      ;
; 93.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.938      ;
; 93.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.940      ;
; 93.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.938      ;
; 93.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.933      ;
; 93.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.930      ;
; 93.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.929      ;
; 93.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 5.906      ;
; 94.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.892      ;
; 94.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.892      ;
; 94.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.892      ;
; 94.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.892      ;
; 94.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.892      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.487      ; 1.140      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.481      ; 1.140      ;
; 0.405 ; clk25M                                                                                                                                                                                                                                                                                                                                      ; clk25M                                                                                                                                                                                                                                                                                                                                        ; clk25M       ; clk50M      ; 0.000        ; -0.180     ; 0.758      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.481      ; 1.141      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.480      ; 1.143      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.489      ; 1.152      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.486      ; 1.151      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.484      ; 1.160      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.481      ; 1.159      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.486      ; 1.167      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.481      ; 1.165      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.486      ; 1.172      ;
; 0.432 ; clk25M                                                                                                                                                                                                                                                                                                                                      ; clk25M                                                                                                                                                                                                                                                                                                                                        ; clk25M       ; clk50M      ; 0.000        ; -0.180     ; 0.785      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.489      ; 1.176      ;
; 0.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.483      ; 1.173      ;
; 0.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.486      ; 1.178      ;
; 0.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.481      ; 1.175      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.486      ; 1.181      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.485      ; 1.185      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.481      ; 1.187      ;
; 0.453 ; bus_n_write_enable                                                                                                                                                                                                                                                                                                                          ; bus_n_write_enable                                                                                                                                                                                                                                                                                                                            ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memory_controller:mc|is_chip_initialized                                                                                                                                                                                                                                                                                                    ; memory_controller:mc|is_chip_initialized                                                                                                                                                                                                                                                                                                      ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|is_bank_active                                                                                                                                                                                                                                                                                                         ; memory_controller:mc|is_bank_active                                                                                                                                                                                                                                                                                                           ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.483      ; 1.195      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.486      ; 1.199      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.483      ; 1.196      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.513      ; 1.232      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.486      ; 1.205      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.513      ; 1.233      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.513      ; 1.241      ;
; 0.474 ; clk25M                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                             ; clk25M       ; clk50M      ; 0.000        ; -0.180     ; 0.827      ;
; 0.476 ; clk25M                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                          ; clk25M       ; clk50M      ; 0.000        ; -0.180     ; 0.829      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.483      ; 1.219      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.777      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.776      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.777      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.083      ; 0.778      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.777      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.777      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.083      ; 0.778      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.480      ; 1.217      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.777      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.778      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.512      ; 1.250      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.778      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.779      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.778      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.778      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.780      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.778      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][82]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][76]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][76]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][67]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][69]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][65]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][65]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][65]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][65]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][83]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][83]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][83]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][81]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][81]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][76]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][75]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][75]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][70]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][70]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][67]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][66]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[59]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][58]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][57]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][89]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][88]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][87]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.794      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.779      ;
; 0.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.784      ;
; 0.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.784      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.797      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.799      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[259] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk10K'                                                                                                              ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; clk1H                 ; clk1H                 ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; value[0]              ; value[0]              ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; value[1]              ; value[1]              ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; value[2]              ; value[2]              ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 0.746      ;
; 0.749 ; value[1]              ; value[2]              ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.041      ;
; 0.760 ; counter5000[15]       ; counter5000[15]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; counter5000[1]        ; counter5000[1]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; counter5000[5]        ; counter5000[5]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; counter5000[11]       ; counter5000[11]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; counter5000[13]       ; counter5000[13]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; counter5000[19]       ; counter5000[19]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; addr_write_buffer[1]  ; addr_write_buffer[1]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; addr_write_buffer[7]  ; addr_write_buffer[7]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; counter5000[17]       ; counter5000[17]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; counter5000[21]       ; counter5000[21]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; counter5000[27]       ; counter5000[27]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; counter5000[29]       ; counter5000[29]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; counter5000[2]        ; counter5000[2]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; counter5000[6]        ; counter5000[6]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; counter5000[16]       ; counter5000[16]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; counter5000[31]       ; counter5000[31]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; addr_write_buffer[13] ; addr_write_buffer[13] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; addr_write_buffer[15] ; addr_write_buffer[15] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; addr_write_buffer[2]  ; addr_write_buffer[2]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; addr_write_buffer[3]  ; addr_write_buffer[3]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; addr_write_buffer[5]  ; addr_write_buffer[5]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; counter5000[4]        ; counter5000[4]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; counter5000[14]       ; counter5000[14]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; counter5000[18]       ; counter5000[18]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; counter5000[22]       ; counter5000[22]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; counter5000[23]       ; counter5000[23]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; counter5000[25]       ; counter5000[25]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; counter5000[10]       ; counter5000[10]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; counter5000[20]       ; counter5000[20]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; counter5000[30]       ; counter5000[30]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; addr_write_buffer[12] ; addr_write_buffer[12] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; addr_write_buffer[4]  ; addr_write_buffer[4]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; addr_write_buffer[6]  ; addr_write_buffer[6]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; counter5000[24]       ; counter5000[24]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; counter5000[26]       ; counter5000[26]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; counter5000[28]       ; counter5000[28]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; addr_write_buffer[11] ; addr_write_buffer[11] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.060      ;
; 0.769 ; addr_write_buffer[9]  ; addr_write_buffer[9]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.061      ;
; 0.771 ; addr_write_buffer[17] ; addr_write_buffer[17] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; addr_write_buffer[10] ; addr_write_buffer[10] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; addr_write_buffer[8]  ; addr_write_buffer[8]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; addr_write_buffer[16] ; addr_write_buffer[16] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; addr_write_buffer[18] ; addr_write_buffer[18] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; addr_write_buffer[23] ; addr_write_buffer[23] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.066      ;
; 0.775 ; addr_write_buffer[22] ; addr_write_buffer[22] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.067      ;
; 0.776 ; addr_write_buffer[20] ; addr_write_buffer[20] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.068      ;
; 0.783 ; addr_write_buffer[0]  ; addr_write_buffer[0]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.075      ;
; 0.786 ; counter5000[0]        ; counter5000[0]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.079      ;
; 0.789 ; addr_write_buffer[21] ; addr_write_buffer[21] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.081      ;
; 0.796 ; addr_write_buffer[19] ; addr_write_buffer[19] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.088      ;
; 0.898 ; counter5000[8]        ; clk1H                 ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.191      ;
; 0.952 ; addr_write_buffer[14] ; addr_write_buffer[14] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.244      ;
; 1.040 ; value[0]              ; value[1]              ; clk10K       ; clk10K      ; 0.000        ; 0.076      ; 1.328      ;
; 1.042 ; value[0]              ; value[2]              ; clk10K       ; clk10K      ; 0.000        ; 0.076      ; 1.330      ;
; 1.091 ; counter5000[8]        ; counter5000[8]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; counter5000[8]        ; counter5000[3]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.385      ;
; 1.093 ; counter5000[8]        ; counter5000[9]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.386      ;
; 1.094 ; counter5000[8]        ; counter5000[12]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.387      ;
; 1.114 ; counter5000[15]       ; counter5000[16]       ; clk10K       ; clk10K      ; 0.000        ; 0.082      ; 1.408      ;
; 1.115 ; counter5000[1]        ; counter5000[2]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; counter5000[5]        ; counter5000[6]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; counter5000[13]       ; counter5000[14]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; counter5000[17]       ; counter5000[18]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; counter5000[19]       ; counter5000[20]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; addr_write_buffer[1]  ; addr_write_buffer[2]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; counter5000[21]       ; counter5000[22]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; counter5000[29]       ; counter5000[30]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; counter5000[27]       ; counter5000[28]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; addr_write_buffer[7]  ; addr_write_buffer[8]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; addr_write_buffer[13] ; addr_write_buffer[14] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; addr_write_buffer[3]  ; addr_write_buffer[4]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; addr_write_buffer[5]  ; addr_write_buffer[6]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; counter5000[23]       ; counter5000[24]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; counter5000[25]       ; counter5000[26]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; addr_write_buffer[15] ; addr_write_buffer[16] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.410      ;
; 1.124 ; addr_write_buffer[9]  ; addr_write_buffer[10] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.416      ;
; 1.124 ; counter5000[0]        ; counter5000[1]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; counter5000[16]       ; counter5000[17]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; addr_write_buffer[11] ; addr_write_buffer[12] ; clk10K       ; clk10K      ; 0.000        ; 0.078      ; 1.415      ;
; 1.125 ; counter5000[14]       ; counter5000[15]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; counter5000[4]        ; counter5000[5]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; counter5000[18]       ; counter5000[19]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; addr_write_buffer[2]  ; addr_write_buffer[3]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; counter5000[22]       ; counter5000[23]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; counter5000[10]       ; counter5000[11]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; addr_write_buffer[0]  ; addr_write_buffer[1]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; counter5000[20]       ; counter5000[21]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; counter5000[30]       ; counter5000[31]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; addr_write_buffer[17] ; addr_write_buffer[18] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; addr_write_buffer[12] ; addr_write_buffer[13] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; addr_write_buffer[6]  ; addr_write_buffer[7]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; counter5000[26]       ; counter5000[27]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; counter5000[28]       ; counter5000[29]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; addr_write_buffer[4]  ; addr_write_buffer[5]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; counter5000[24]       ; counter5000[25]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.420      ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk25M'                                                                                                                              ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; video_controller:vc|vcount[2] ; video_controller:vc|vcount[2] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[4] ; video_controller:vc|vcount[4] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[6] ; video_controller:vc|vcount[6] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[7] ; video_controller:vc|vcount[7] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[8] ; video_controller:vc|vcount[8] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[9] ; video_controller:vc|vcount[9] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[1] ; video_controller:vc|vcount[1] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[3] ; video_controller:vc|vcount[3] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; video_controller:vc|vcount[5] ; video_controller:vc|vcount[5] ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_controller:vc|vcount[0] ; video_controller:vc|vcount[0] ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; is_current_first              ; is_current_first              ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.758      ;
; 0.646 ; data4pixel[102][2]            ; rgb_data[2]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.939      ;
; 0.684 ; video_controller:vc|hcount[7] ; video_controller:vc|vga_hsync ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.977      ;
; 0.689 ; data4pixel[102][0]            ; rgb_data[0]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.982      ;
; 0.689 ; data4pixel[101][1]            ; rgb_data[1]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.982      ;
; 0.740 ; data4pixel[103][2]            ; rgb_data[2]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; data4pixel[103][1]            ; rgb_data[1]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.035      ;
; 0.744 ; video_controller:vc|hcount[1] ; video_controller:vc|hcount[1] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; counter1250[12]               ; counter1250[12]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; data4pixel[103][0]            ; rgb_data[0]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; video_controller:vc|hcount[3] ; video_controller:vc|hcount[3] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; counter1250[11]               ; counter1250[11]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; video_controller:vc|hcount[2] ; video_controller:vc|hcount[2] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; counter1250[8]                ; counter1250[8]                ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.039      ;
; 0.748 ; video_controller:vc|vcount[0] ; video_controller:vc|vga_vsync ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.040      ;
; 0.761 ; counter1250[2]                ; counter1250[2]                ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; counter1250[16]               ; counter1250[16]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; counter1250[3]                ; counter1250[3]                ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; counter1250[4]                ; counter1250[4]                ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; counter1250[14]               ; counter1250[14]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; counter1250[15]               ; counter1250[15]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; counter1250[18]               ; counter1250[18]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; counter1250[22]               ; counter1250[22]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; data4length[1]                ; data4length[1]                ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; counter1250[13]               ; counter1250[13]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; counter1250[19]               ; counter1250[19]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; counter1250[20]               ; counter1250[20]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; counter1250[30]               ; counter1250[30]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; video_controller:vc|hcount[4] ; video_controller:vc|hcount[4] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; video_controller:vc|hcount[6] ; video_controller:vc|hcount[6] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; counter1250[17]               ; counter1250[17]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; counter1250[21]               ; counter1250[21]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; counter1250[24]               ; counter1250[24]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; counter1250[26]               ; counter1250[26]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; counter1250[27]               ; counter1250[27]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; counter1250[28]               ; counter1250[28]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; counter1250[29]               ; counter1250[29]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; data4pixel1[1][1]             ; data4pixel[101][1]            ; clk50M       ; clk25M      ; 0.000        ; 2.804      ; 3.840      ;
; 0.765 ; counter1250[9]                ; counter1250[9]                ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; counter1250[31]               ; counter1250[31]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; counter1250[23]               ; counter1250[23]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; counter1250[25]               ; counter1250[25]               ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.059      ;
; 0.777 ; video_controller:vc|hcount[7] ; video_controller:vc|hcount[7] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.070      ;
; 0.796 ; video_controller:vc|hcount[0] ; video_controller:vc|hcount[0] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.089      ;
; 0.804 ; data4pixel1[3][1]             ; data4pixel[103][1]            ; clk50M       ; clk25M      ; 0.000        ; 2.804      ; 3.880      ;
; 0.807 ; data4pixel2[2][0]             ; data4pixel[102][0]            ; clk50M       ; clk25M      ; 0.000        ; 2.792      ; 3.871      ;
; 0.809 ; data4length[0]                ; data4length[0]                ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.102      ;
; 0.816 ; data4pixel1[0][2]             ; data4pixel[0][2]              ; clk50M       ; clk25M      ; 0.000        ; 2.806      ; 3.894      ;
; 0.817 ; data4pixel2[3][0]             ; data4pixel[103][0]            ; clk50M       ; clk25M      ; 0.000        ; 2.792      ; 3.881      ;
; 0.831 ; data4pixel[0][2]              ; rgb_data[2]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.124      ;
; 0.845 ; data4pixel1[3][2]             ; data4pixel[103][2]            ; clk50M       ; clk25M      ; 0.000        ; 2.806      ; 3.923      ;
; 0.854 ; data4length[1]                ; data4length[31]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.146      ;
; 0.862 ; data4length[1]                ; data4length[15]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.154      ;
; 0.863 ; data4length[1]                ; data4length[29]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.155      ;
; 0.864 ; data4length[1]                ; data4length[30]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.156      ;
; 0.865 ; data4length[1]                ; data4length[10]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.157      ;
; 0.872 ; data4pixel1[2][1]             ; data4pixel[102][1]            ; clk50M       ; clk25M      ; 0.000        ; 2.804      ; 3.948      ;
; 0.883 ; data4pixel[101][2]            ; rgb_data[2]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.176      ;
; 0.912 ; video_controller:vc|hcount[6] ; video_controller:vc|vga_hsync ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.205      ;
; 0.937 ; data4pixel2[1][1]             ; data4pixel[101][1]            ; clk50M       ; clk25M      ; 0.000        ; 2.804      ; 4.013      ;
; 0.973 ; data4pixel1[1][0]             ; data4pixel[101][0]            ; clk50M       ; clk25M      ; 0.000        ; 2.792      ; 4.037      ;
; 0.977 ; data4pixel2[3][1]             ; data4pixel[103][1]            ; clk50M       ; clk25M      ; 0.000        ; 2.804      ; 4.053      ;
; 0.984 ; data4pixel1[2][0]             ; data4pixel[102][0]            ; clk50M       ; clk25M      ; 0.000        ; 2.792      ; 4.048      ;
; 0.989 ; data4pixel2[0][0]             ; data4pixel[0][0]              ; clk50M       ; clk25M      ; 0.000        ; 2.792      ; 4.053      ;
; 0.991 ; data4pixel2[0][2]             ; data4pixel[0][2]              ; clk50M       ; clk25M      ; 0.000        ; 2.806      ; 4.069      ;
; 1.021 ; data4pixel2[3][2]             ; data4pixel[103][2]            ; clk50M       ; clk25M      ; 0.000        ; 2.806      ; 4.099      ;
; 1.023 ; video_controller:vc|vcount[9] ; video_controller:vc|vga_vsync ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.317      ;
; 1.025 ; data4length[0]                ; data4length[12]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.317      ;
; 1.026 ; data4length[0]                ; data4length[28]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.318      ;
; 1.028 ; data4length[0]                ; data4length[8]                ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.320      ;
; 1.028 ; data4length[0]                ; data4length[11]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.320      ;
; 1.030 ; data4length[0]                ; data4length[14]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.322      ;
; 1.030 ; data4length[0]                ; data4length[31]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.322      ;
; 1.033 ; data4length[0]                ; data4length[9]                ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.325      ;
; 1.033 ; data4length[0]                ; data4length[13]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.325      ;
; 1.038 ; data4length[0]                ; data4length[15]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.330      ;
; 1.040 ; data4length[0]                ; data4length[30]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.332      ;
; 1.041 ; video_controller:vc|hcount[9] ; video_controller:vc|vga_hsync ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.333      ;
; 1.041 ; data4length[0]                ; data4length[10]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.333      ;
; 1.046 ; data4pixel2[2][2]             ; data4pixel[102][2]            ; clk50M       ; clk25M      ; 0.000        ; 2.794      ; 4.112      ;
; 1.048 ; video_controller:vc|vcount[2] ; video_controller:vc|vga_vsync ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.341      ;
; 1.048 ; data4pixel2[2][1]             ; data4pixel[102][1]            ; clk50M       ; clk25M      ; 0.000        ; 2.804      ; 4.124      ;
; 1.062 ; video_controller:vc|hcount[8] ; video_controller:vc|vga_hsync ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.354      ;
; 1.083 ; data4pixel2[1][0]             ; data4pixel[101][0]            ; clk50M       ; clk25M      ; 0.000        ; 2.792      ; 4.147      ;
; 1.091 ; counter1250[5]                ; counter1250[6]                ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; counter1250[5]                ; counter1250[7]                ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.385      ;
; 1.093 ; data4length[1]                ; data4length[12]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.385      ;
; 1.094 ; data4length[1]                ; data4length[28]               ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.386      ;
; 1.095 ; data4length[1]                ; data4length[8]                ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.387      ;
; 1.096 ; counter1250[5]                ; counter1250[1]                ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.389      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.986      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.828      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.829      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.828      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.828      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.828      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.829      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.828      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.828      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.828      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.829      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.828      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.828      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.828      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.828      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.828      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.828      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.829      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.822      ;
; 96.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.820      ;
; 96.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.820      ;
; 96.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.820      ;
; 96.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.820      ;
; 96.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.820      ;
; 96.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.820      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.831      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.831      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.831      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.831      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.831      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.831      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.834      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.834      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.834      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.832      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.832      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.832      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.832      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.832      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.832      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.832      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.832      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.832      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.834      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.834      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.834      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.834      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.834      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.834      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.821      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.821      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.821      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.821      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.821      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.822      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.822      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.822      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.823      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.823      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.823      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.823      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.823      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.823      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.823      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.823      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.833      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.833      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.833      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.833      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.833      ;
; 96.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.834      ;
; 96.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 3.805      ;
; 96.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 3.805      ;
; 96.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 3.805      ;
; 96.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 3.805      ;
; 96.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 3.805      ;
; 96.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 3.805      ;
; 96.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.822      ;
; 96.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.822      ;
; 96.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.822      ;
; 96.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.822      ;
; 96.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.822      ;
; 96.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.822      ;
; 96.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.822      ;
; 96.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.822      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.887      ;
; 1.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.967      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.037      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.037      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.037      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.037      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.037      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.037      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.037      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.037      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.037      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.037      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.037      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.037      ;
; 1.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.109      ;
; 1.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.109      ;
; 1.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.109      ;
; 1.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.109      ;
; 1.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.206      ;
; 2.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.333      ;
; 3.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.635      ;
; 3.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.635      ;
; 3.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.635      ;
; 3.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.635      ;
; 3.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.635      ;
; 3.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.627      ;
; 3.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.627      ;
; 3.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.627      ;
; 3.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.627      ;
; 3.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.627      ;
; 3.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.653      ;
; 3.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.653      ;
; 3.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.653      ;
; 3.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.646      ;
; 3.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.646      ;
; 3.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.646      ;
; 3.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.646      ;
; 3.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.646      ;
; 3.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.646      ;
; 3.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.646      ;
; 3.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.646      ;
; 3.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.653      ;
; 3.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.654      ;
; 3.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.654      ;
; 3.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.654      ;
; 3.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.654      ;
; 3.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.654      ;
; 3.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.654      ;
; 3.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.653      ;
; 3.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.653      ;
; 3.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.653      ;
; 3.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.653      ;
; 3.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.653      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.653      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.653      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.653      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.653      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.653      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.653      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.653      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.653      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.653      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.643      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.643      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.643      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.645      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.645      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.645      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.645      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.645      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.645      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.645      ;
; 3.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.645      ;
; 3.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.653      ;
; 3.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.653      ;
; 3.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.653      ;
; 3.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.653      ;
; 3.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.653      ;
; 3.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.653      ;
; 3.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.654      ;
; 3.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.654      ;
; 3.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.654      ;
; 3.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.654      ;
; 3.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.654      ;
; 3.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.654      ;
; 3.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.654      ;
; 3.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.654      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk50M'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.335 ; 0.555        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                            ;
; 0.336 ; 0.556        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; addr_is_written[14]                                                                                                                                                                                                                                                                                                                           ;
; 0.336 ; 0.556        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; addr_is_written[16]                                                                                                                                                                                                                                                                                                                           ;
; 0.336 ; 0.556        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; addr_is_written[21]                                                                                                                                                                                                                                                                                                                           ;
; 0.336 ; 0.556        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; addr_is_written[22]                                                                                                                                                                                                                                                                                                                           ;
; 0.336 ; 0.556        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; addr_is_written[23]                                                                                                                                                                                                                                                                                                                           ;
; 0.336 ; 0.556        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; addr_is_written[8]                                                                                                                                                                                                                                                                                                                            ;
; 0.336 ; 0.556        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; addr_is_written[9]                                                                                                                                                                                                                                                                                                                            ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                                                                                                                                            ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                                                                                                                                                                            ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                             ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]                                                                                                                                                                                                                                                                                            ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]                                                                                                                                                                                                                                                                                            ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]                                                                                                                                                                                                                                                                                            ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                          ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                          ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]                                                                                                                                                                                                                                                                                         ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]                                                                                                                                                                                                                                                                                         ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]                                                                                                                                                                                                                                                                                         ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]                                                                                                                                                                                                                                                                                         ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]                                                                                                                                                                                                                                                                                         ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[80]                                                                                                                                                                                                                                                                                         ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][65]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][68]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][65]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][68]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][69]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][65]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][68]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][69]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff    ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff    ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff   ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff   ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff   ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff   ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|holdff   ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|regoutff ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                                                                                                                                            ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                             ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]                                                                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]                                                                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]                                                                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55]                                                                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59]                                                                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                        ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                       ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk25M'                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; 19.749 ; 19.969       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[0][0]               ;
; 19.749 ; 19.969       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[0][1]               ;
; 19.749 ; 19.969       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[101][0]             ;
; 19.749 ; 19.969       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[101][1]             ;
; 19.749 ; 19.969       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[102][0]             ;
; 19.749 ; 19.969       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[102][1]             ;
; 19.749 ; 19.969       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[103][0]             ;
; 19.749 ; 19.969       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[103][1]             ;
; 19.749 ; 19.969       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; is_current_first               ;
; 19.749 ; 19.969       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; rgb_data[0]                    ;
; 19.749 ; 19.969       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; rgb_data[1]                    ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[0]                 ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[16]                ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[17]                ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[18]                ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[19]                ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[1]                 ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[20]                ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[21]                ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[22]                ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[23]                ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[24]                ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[25]                ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[26]                ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[27]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[10]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[11]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[12]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[13]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[14]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[15]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[28]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[29]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[2]                 ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[30]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[31]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[3]                 ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[4]                 ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[5]                 ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[6]                 ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[7]                 ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[8]                 ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[9]                 ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[0][2]               ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[101][2]             ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[102][2]             ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[103][2]             ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; rgb_data[2]                    ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; clk10K                         ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[10]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[11]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[12]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[13]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[14]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[15]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[16]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[17]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[18]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[19]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[1]                 ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[20]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[21]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[22]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[23]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[24]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[25]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[26]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[27]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[28]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[29]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[2]                 ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[30]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[31]                ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[3]                 ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[4]                 ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[5]                 ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[6]                 ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[7]                 ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[8]                 ;
; 19.779 ; 19.999       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[9]                 ;
; 19.780 ; 20.000       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vga_rgb[1] ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[0]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[1]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[2]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[3]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[4]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[5]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[6]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[7]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[8]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[9]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vcount[1]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vcount[2]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vcount[3]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vcount[4]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vcount[6]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vcount[7]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vcount[8]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vcount[9]  ;
; 19.782 ; 20.002       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vga_hsync  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.384 ; 49.619       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.392 ; 49.627       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2v14:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.452 ; 49.672       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.506 ; 49.694       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ;
; 49.506 ; 49.694       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ;
; 49.506 ; 49.694       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ;
; 49.506 ; 49.694       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ;
; 49.506 ; 49.694       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ;
; 49.506 ; 49.694       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ;
; 49.506 ; 49.694       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[259] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263] ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]            ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]            ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]            ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]            ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]            ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]            ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]            ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                               ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                               ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                               ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                               ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                               ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                               ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                               ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                               ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk10K'                                                                              ;
+-----------+--------------+----------------+------------------+--------+------------+-----------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                ;
+-----------+--------------+----------------+------------------+--------+------------+-----------------------+
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[0]  ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[10] ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[11] ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[1]  ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[2]  ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[3]  ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[4]  ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[5]  ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[6]  ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[7]  ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[8]  ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[9]  ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; clk1H                 ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[12]       ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[3]        ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[7]        ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[8]        ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[9]        ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[0]        ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[10]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[11]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[13]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[14]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[15]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[16]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[17]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[18]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[19]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[1]        ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[20]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[21]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[22]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[23]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[24]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[25]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[26]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[27]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[28]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[29]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[2]        ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[30]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[31]       ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[4]        ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[5]        ;
; 49999.729 ; 49999.949    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[6]        ;
; 49999.731 ; 49999.951    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[12] ;
; 49999.731 ; 49999.951    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[13] ;
; 49999.731 ; 49999.951    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[14] ;
; 49999.731 ; 49999.951    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[15] ;
; 49999.731 ; 49999.951    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[16] ;
; 49999.731 ; 49999.951    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[17] ;
; 49999.731 ; 49999.951    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[18] ;
; 49999.731 ; 49999.951    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[19] ;
; 49999.731 ; 49999.951    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[20] ;
; 49999.731 ; 49999.951    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[21] ;
; 49999.731 ; 49999.951    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[22] ;
; 49999.731 ; 49999.951    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[23] ;
; 49999.731 ; 49999.951    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; value[0]              ;
; 49999.731 ; 49999.951    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; value[1]              ;
; 49999.731 ; 49999.951    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; value[2]              ;
; 49999.860 ; 50000.048    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[12] ;
; 49999.860 ; 50000.048    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[13] ;
; 49999.860 ; 50000.048    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[14] ;
; 49999.860 ; 50000.048    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[15] ;
; 49999.860 ; 50000.048    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[16] ;
; 49999.860 ; 50000.048    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[17] ;
; 49999.860 ; 50000.048    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[18] ;
; 49999.860 ; 50000.048    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[19] ;
; 49999.860 ; 50000.048    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[20] ;
; 49999.860 ; 50000.048    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[21] ;
; 49999.860 ; 50000.048    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[22] ;
; 49999.860 ; 50000.048    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[23] ;
; 49999.860 ; 50000.048    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; value[0]              ;
; 49999.860 ; 50000.048    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; value[1]              ;
; 49999.860 ; 50000.048    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; value[2]              ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[0]        ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[10]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[11]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[13]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[14]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[15]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[16]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[17]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[18]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[19]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[1]        ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[20]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[21]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[22]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[23]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[24]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[25]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[26]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[27]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[28]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[29]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[2]        ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[30]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[31]       ;
; 49999.862 ; 50000.050    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[4]        ;
+-----------+--------------+----------------+------------------+--------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.862  ; 2.157  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.830  ; 6.746  ; Rise       ; altera_reserved_tck ;
; nreset              ; clk50M              ; -3.492 ; -3.169 ; Rise       ; clk10K              ;
; key3                ; clk50M              ; 3.544  ; 3.669  ; Rise       ; clk50M              ;
; key4                ; clk50M              ; 2.652  ; 2.747  ; Rise       ; clk50M              ;
; nreset              ; clk50M              ; 3.210  ; 3.276  ; Fall       ; clk50M              ;
; ram_dq[*]           ; clk50M              ; 2.519  ; 2.811  ; Fall       ; clk50M              ;
;  ram_dq[0]          ; clk50M              ; 1.767  ; 2.063  ; Fall       ; clk50M              ;
;  ram_dq[1]          ; clk50M              ; 1.979  ; 2.284  ; Fall       ; clk50M              ;
;  ram_dq[2]          ; clk50M              ; 2.233  ; 2.497  ; Fall       ; clk50M              ;
;  ram_dq[4]          ; clk50M              ; 2.207  ; 2.480  ; Fall       ; clk50M              ;
;  ram_dq[5]          ; clk50M              ; 2.369  ; 2.595  ; Fall       ; clk50M              ;
;  ram_dq[6]          ; clk50M              ; 2.104  ; 2.444  ; Fall       ; clk50M              ;
;  ram_dq[8]          ; clk50M              ; 2.073  ; 2.391  ; Fall       ; clk50M              ;
;  ram_dq[9]          ; clk50M              ; 1.958  ; 2.220  ; Fall       ; clk50M              ;
;  ram_dq[10]         ; clk50M              ; 2.149  ; 2.485  ; Fall       ; clk50M              ;
;  ram_dq[12]         ; clk50M              ; 2.266  ; 2.635  ; Fall       ; clk50M              ;
;  ram_dq[13]         ; clk50M              ; 2.519  ; 2.811  ; Fall       ; clk50M              ;
;  ram_dq[14]         ; clk50M              ; 2.163  ; 2.523  ; Fall       ; clk50M              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.046  ; 0.874  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.507 ; -0.614 ; Rise       ; altera_reserved_tck ;
; nreset              ; clk50M              ; 5.683  ; 5.482  ; Rise       ; clk10K              ;
; key3                ; clk50M              ; -0.480 ; -0.780 ; Rise       ; clk50M              ;
; key4                ; clk50M              ; -0.839 ; -1.043 ; Rise       ; clk50M              ;
; nreset              ; clk50M              ; 0.432  ; 0.241  ; Fall       ; clk50M              ;
; ram_dq[*]           ; clk50M              ; -1.274 ; -1.546 ; Fall       ; clk50M              ;
;  ram_dq[0]          ; clk50M              ; -1.274 ; -1.546 ; Fall       ; clk50M              ;
;  ram_dq[1]          ; clk50M              ; -1.494 ; -1.786 ; Fall       ; clk50M              ;
;  ram_dq[2]          ; clk50M              ; -1.738 ; -1.991 ; Fall       ; clk50M              ;
;  ram_dq[4]          ; clk50M              ; -1.714 ; -1.974 ; Fall       ; clk50M              ;
;  ram_dq[5]          ; clk50M              ; -1.852 ; -2.057 ; Fall       ; clk50M              ;
;  ram_dq[6]          ; clk50M              ; -1.593 ; -1.911 ; Fall       ; clk50M              ;
;  ram_dq[8]          ; clk50M              ; -1.580 ; -1.888 ; Fall       ; clk50M              ;
;  ram_dq[9]          ; clk50M              ; -1.454 ; -1.696 ; Fall       ; clk50M              ;
;  ram_dq[10]         ; clk50M              ; -1.653 ; -1.978 ; Fall       ; clk50M              ;
;  ram_dq[12]         ; clk50M              ; -1.765 ; -2.122 ; Fall       ; clk50M              ;
;  ram_dq[13]         ; clk50M              ; -2.008 ; -2.291 ; Fall       ; clk50M              ;
;  ram_dq[14]         ; clk50M              ; -1.650 ; -1.987 ; Fall       ; clk50M              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.488 ; 13.041 ; Fall       ; altera_reserved_tck ;
; led1                ; clk50M              ; 14.242 ; 13.960 ; Rise       ; clk10K              ;
; vga_hsync           ; clk50M              ; 10.390 ; 10.133 ; Rise       ; clk25M              ;
; vga_rgb[*]          ; clk50M              ; 11.227 ; 10.777 ; Rise       ; clk25M              ;
;  vga_rgb[0]         ; clk50M              ; 9.409  ; 9.252  ; Rise       ; clk25M              ;
;  vga_rgb[1]         ; clk50M              ; 11.227 ; 10.777 ; Rise       ; clk25M              ;
;  vga_rgb[2]         ; clk50M              ; 9.001  ; 8.899  ; Rise       ; clk25M              ;
; vga_vsync           ; clk50M              ; 10.183 ; 9.982  ; Rise       ; clk25M              ;
; ram_clk             ; clk50M              ; 5.310  ; 5.483  ; Rise       ; clk50M              ;
; ram_addr[*]         ; clk50M              ; 10.489 ; 9.906  ; Fall       ; clk50M              ;
;  ram_addr[0]        ; clk50M              ; 8.594  ; 8.344  ; Fall       ; clk50M              ;
;  ram_addr[1]        ; clk50M              ; 8.613  ; 8.367  ; Fall       ; clk50M              ;
;  ram_addr[2]        ; clk50M              ; 10.489 ; 9.906  ; Fall       ; clk50M              ;
;  ram_addr[3]        ; clk50M              ; 7.871  ; 7.679  ; Fall       ; clk50M              ;
;  ram_addr[4]        ; clk50M              ; 8.905  ; 8.630  ; Fall       ; clk50M              ;
;  ram_addr[5]        ; clk50M              ; 8.350  ; 8.119  ; Fall       ; clk50M              ;
;  ram_addr[6]        ; clk50M              ; 8.112  ; 7.933  ; Fall       ; clk50M              ;
;  ram_addr[7]        ; clk50M              ; 10.321 ; 9.797  ; Fall       ; clk50M              ;
;  ram_addr[8]        ; clk50M              ; 8.462  ; 8.242  ; Fall       ; clk50M              ;
;  ram_addr[9]        ; clk50M              ; 8.574  ; 8.274  ; Fall       ; clk50M              ;
;  ram_addr[10]       ; clk50M              ; 9.315  ; 8.953  ; Fall       ; clk50M              ;
;  ram_addr[11]       ; clk50M              ; 9.052  ; 8.732  ; Fall       ; clk50M              ;
; ram_ba0             ; clk50M              ; 8.715  ; 8.466  ; Fall       ; clk50M              ;
; ram_ba1             ; clk50M              ; 8.698  ; 8.461  ; Fall       ; clk50M              ;
; ram_clk             ; clk50M              ; 5.310  ; 5.483  ; Fall       ; clk50M              ;
; ram_dq[*]           ; clk50M              ; 11.050 ; 10.454 ; Fall       ; clk50M              ;
;  ram_dq[0]          ; clk50M              ; 8.731  ; 8.460  ; Fall       ; clk50M              ;
;  ram_dq[1]          ; clk50M              ; 8.734  ; 8.462  ; Fall       ; clk50M              ;
;  ram_dq[2]          ; clk50M              ; 10.607 ; 10.074 ; Fall       ; clk50M              ;
;  ram_dq[3]          ; clk50M              ; 8.585  ; 8.775  ; Fall       ; clk50M              ;
;  ram_dq[4]          ; clk50M              ; 8.809  ; 8.538  ; Fall       ; clk50M              ;
;  ram_dq[5]          ; clk50M              ; 8.917  ; 8.661  ; Fall       ; clk50M              ;
;  ram_dq[6]          ; clk50M              ; 8.878  ; 8.649  ; Fall       ; clk50M              ;
;  ram_dq[7]          ; clk50M              ; 9.747  ; 10.140 ; Fall       ; clk50M              ;
;  ram_dq[8]          ; clk50M              ; 8.021  ; 7.813  ; Fall       ; clk50M              ;
;  ram_dq[9]          ; clk50M              ; 8.473  ; 8.262  ; Fall       ; clk50M              ;
;  ram_dq[10]         ; clk50M              ; 8.419  ; 8.237  ; Fall       ; clk50M              ;
;  ram_dq[11]         ; clk50M              ; 8.512  ; 8.780  ; Fall       ; clk50M              ;
;  ram_dq[12]         ; clk50M              ; 8.472  ; 8.254  ; Fall       ; clk50M              ;
;  ram_dq[13]         ; clk50M              ; 8.440  ; 8.229  ; Fall       ; clk50M              ;
;  ram_dq[14]         ; clk50M              ; 11.050 ; 10.454 ; Fall       ; clk50M              ;
;  ram_dq[15]         ; clk50M              ; 8.915  ; 9.176  ; Fall       ; clk50M              ;
; ram_ncas            ; clk50M              ; 8.057  ; 7.903  ; Fall       ; clk50M              ;
; ram_ncs             ; clk50M              ; 8.742  ; 8.468  ; Fall       ; clk50M              ;
; ram_nras            ; clk50M              ; 8.802  ; 8.477  ; Fall       ; clk50M              ;
; ram_nwe             ; clk50M              ; 8.749  ; 8.530  ; Fall       ; clk50M              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.149 ; 10.703 ; Fall       ; altera_reserved_tck ;
; led1                ; clk50M              ; 13.685 ; 13.410 ; Rise       ; clk10K              ;
; vga_hsync           ; clk50M              ; 9.999  ; 9.747  ; Rise       ; clk25M              ;
; vga_rgb[*]          ; clk50M              ; 8.659  ; 8.557  ; Rise       ; clk25M              ;
;  vga_rgb[0]         ; clk50M              ; 9.057  ; 8.902  ; Rise       ; clk25M              ;
;  vga_rgb[1]         ; clk50M              ; 10.885 ; 10.435 ; Rise       ; clk25M              ;
;  vga_rgb[2]         ; clk50M              ; 8.659  ; 8.557  ; Rise       ; clk25M              ;
; vga_vsync           ; clk50M              ; 9.801  ; 9.603  ; Rise       ; clk25M              ;
; ram_clk             ; clk50M              ; 5.146  ; 5.312  ; Rise       ; clk50M              ;
; ram_addr[*]         ; clk50M              ; 7.592  ; 7.403  ; Fall       ; clk50M              ;
;  ram_addr[0]        ; clk50M              ; 8.286  ; 8.042  ; Fall       ; clk50M              ;
;  ram_addr[1]        ; clk50M              ; 8.304  ; 8.064  ; Fall       ; clk50M              ;
;  ram_addr[2]        ; clk50M              ; 10.194 ; 9.616  ; Fall       ; clk50M              ;
;  ram_addr[3]        ; clk50M              ; 7.592  ; 7.403  ; Fall       ; clk50M              ;
;  ram_addr[4]        ; clk50M              ; 8.590  ; 8.321  ; Fall       ; clk50M              ;
;  ram_addr[5]        ; clk50M              ; 8.057  ; 7.830  ; Fall       ; clk50M              ;
;  ram_addr[6]        ; clk50M              ; 7.829  ; 7.652  ; Fall       ; clk50M              ;
;  ram_addr[7]        ; clk50M              ; 10.038 ; 9.517  ; Fall       ; clk50M              ;
;  ram_addr[8]        ; clk50M              ; 8.164  ; 7.949  ; Fall       ; clk50M              ;
;  ram_addr[9]        ; clk50M              ; 8.272  ; 7.979  ; Fall       ; clk50M              ;
;  ram_addr[10]       ; clk50M              ; 8.977  ; 8.626  ; Fall       ; clk50M              ;
;  ram_addr[11]       ; clk50M              ; 8.730  ; 8.418  ; Fall       ; clk50M              ;
; ram_ba0             ; clk50M              ; 8.402  ; 8.158  ; Fall       ; clk50M              ;
; ram_ba1             ; clk50M              ; 8.385  ; 8.154  ; Fall       ; clk50M              ;
; ram_clk             ; clk50M              ; 5.146  ; 5.312  ; Fall       ; clk50M              ;
; ram_dq[*]           ; clk50M              ; 7.741  ; 7.537  ; Fall       ; clk50M              ;
;  ram_dq[0]          ; clk50M              ; 8.423  ; 8.159  ; Fall       ; clk50M              ;
;  ram_dq[1]          ; clk50M              ; 8.427  ; 8.160  ; Fall       ; clk50M              ;
;  ram_dq[2]          ; clk50M              ; 10.307 ; 9.777  ; Fall       ; clk50M              ;
;  ram_dq[3]          ; clk50M              ; 8.273  ; 8.460  ; Fall       ; clk50M              ;
;  ram_dq[4]          ; clk50M              ; 8.491  ; 8.227  ; Fall       ; clk50M              ;
;  ram_dq[5]          ; clk50M              ; 8.596  ; 8.345  ; Fall       ; clk50M              ;
;  ram_dq[6]          ; clk50M              ; 8.564  ; 8.340  ; Fall       ; clk50M              ;
;  ram_dq[7]          ; clk50M              ; 9.394  ; 9.776  ; Fall       ; clk50M              ;
;  ram_dq[8]          ; clk50M              ; 7.741  ; 7.537  ; Fall       ; clk50M              ;
;  ram_dq[9]          ; clk50M              ; 8.175  ; 7.968  ; Fall       ; clk50M              ;
;  ram_dq[10]         ; clk50M              ; 8.123  ; 7.943  ; Fall       ; clk50M              ;
;  ram_dq[11]         ; clk50M              ; 8.208  ; 8.471  ; Fall       ; clk50M              ;
;  ram_dq[12]         ; clk50M              ; 8.174  ; 7.960  ; Fall       ; clk50M              ;
;  ram_dq[13]         ; clk50M              ; 8.144  ; 7.936  ; Fall       ; clk50M              ;
;  ram_dq[14]         ; clk50M              ; 10.738 ; 10.147 ; Fall       ; clk50M              ;
;  ram_dq[15]         ; clk50M              ; 8.596  ; 8.850  ; Fall       ; clk50M              ;
; ram_ncas            ; clk50M              ; 7.775  ; 7.623  ; Fall       ; clk50M              ;
; ram_ncs             ; clk50M              ; 8.433  ; 8.165  ; Fall       ; clk50M              ;
; ram_nras            ; clk50M              ; 8.491  ; 8.173  ; Fall       ; clk50M              ;
; ram_nwe             ; clk50M              ; 8.440  ; 8.224  ; Fall       ; clk50M              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ram_dq[*]   ; clk50M     ; 8.681  ; 8.528  ; Fall       ; clk50M          ;
;  ram_dq[0]  ; clk50M     ; 9.333  ; 9.155  ; Fall       ; clk50M          ;
;  ram_dq[1]  ; clk50M     ; 9.532  ; 9.354  ; Fall       ; clk50M          ;
;  ram_dq[2]  ; clk50M     ; 11.067 ; 10.551 ; Fall       ; clk50M          ;
;  ram_dq[4]  ; clk50M     ; 8.681  ; 8.528  ; Fall       ; clk50M          ;
;  ram_dq[5]  ; clk50M     ; 9.310  ; 9.157  ; Fall       ; clk50M          ;
;  ram_dq[6]  ; clk50M     ; 9.883  ; 9.713  ; Fall       ; clk50M          ;
;  ram_dq[8]  ; clk50M     ; 8.758  ; 8.588  ; Fall       ; clk50M          ;
;  ram_dq[9]  ; clk50M     ; 8.840  ; 8.670  ; Fall       ; clk50M          ;
;  ram_dq[10] ; clk50M     ; 8.835  ; 8.665  ; Fall       ; clk50M          ;
;  ram_dq[12] ; clk50M     ; 9.511  ; 9.341  ; Fall       ; clk50M          ;
;  ram_dq[13] ; clk50M     ; 9.242  ; 9.072  ; Fall       ; clk50M          ;
;  ram_dq[14] ; clk50M     ; 11.747 ; 11.208 ; Fall       ; clk50M          ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ram_dq[*]   ; clk50M     ; 8.384  ; 8.231  ; Fall       ; clk50M          ;
;  ram_dq[0]  ; clk50M     ; 9.016  ; 8.838  ; Fall       ; clk50M          ;
;  ram_dq[1]  ; clk50M     ; 9.207  ; 9.029  ; Fall       ; clk50M          ;
;  ram_dq[2]  ; clk50M     ; 10.763 ; 10.247 ; Fall       ; clk50M          ;
;  ram_dq[4]  ; clk50M     ; 8.384  ; 8.231  ; Fall       ; clk50M          ;
;  ram_dq[5]  ; clk50M     ; 8.987  ; 8.834  ; Fall       ; clk50M          ;
;  ram_dq[6]  ; clk50M     ; 9.502  ; 9.332  ; Fall       ; clk50M          ;
;  ram_dq[8]  ; clk50M     ; 8.422  ; 8.252  ; Fall       ; clk50M          ;
;  ram_dq[9]  ; clk50M     ; 8.501  ; 8.331  ; Fall       ; clk50M          ;
;  ram_dq[10] ; clk50M     ; 8.496  ; 8.326  ; Fall       ; clk50M          ;
;  ram_dq[12] ; clk50M     ; 9.145  ; 8.975  ; Fall       ; clk50M          ;
;  ram_dq[13] ; clk50M     ; 8.887  ; 8.717  ; Fall       ; clk50M          ;
;  ram_dq[14] ; clk50M     ; 11.381 ; 10.842 ; Fall       ; clk50M          ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Output Disable Times                                                            ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; ram_dq[*]   ; clk50M     ; 8.430     ; 8.600     ; Fall       ; clk50M          ;
;  ram_dq[0]  ; clk50M     ; 9.058     ; 9.236     ; Fall       ; clk50M          ;
;  ram_dq[1]  ; clk50M     ; 9.149     ; 9.327     ; Fall       ; clk50M          ;
;  ram_dq[2]  ; clk50M     ; 10.463    ; 10.979    ; Fall       ; clk50M          ;
;  ram_dq[4]  ; clk50M     ; 8.461     ; 8.614     ; Fall       ; clk50M          ;
;  ram_dq[5]  ; clk50M     ; 8.967     ; 9.120     ; Fall       ; clk50M          ;
;  ram_dq[6]  ; clk50M     ; 9.483     ; 9.653     ; Fall       ; clk50M          ;
;  ram_dq[8]  ; clk50M     ; 8.430     ; 8.600     ; Fall       ; clk50M          ;
;  ram_dq[9]  ; clk50M     ; 8.563     ; 8.733     ; Fall       ; clk50M          ;
;  ram_dq[10] ; clk50M     ; 8.587     ; 8.757     ; Fall       ; clk50M          ;
;  ram_dq[12] ; clk50M     ; 9.119     ; 9.289     ; Fall       ; clk50M          ;
;  ram_dq[13] ; clk50M     ; 8.914     ; 9.084     ; Fall       ; clk50M          ;
;  ram_dq[14] ; clk50M     ; 11.039    ; 11.578    ; Fall       ; clk50M          ;
+-------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                    ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; ram_dq[*]   ; clk50M     ; 8.101     ; 8.271     ; Fall       ; clk50M          ;
;  ram_dq[0]  ; clk50M     ; 8.745     ; 8.923     ; Fall       ; clk50M          ;
;  ram_dq[1]  ; clk50M     ; 8.832     ; 9.010     ; Fall       ; clk50M          ;
;  ram_dq[2]  ; clk50M     ; 10.163    ; 10.679    ; Fall       ; clk50M          ;
;  ram_dq[4]  ; clk50M     ; 8.166     ; 8.319     ; Fall       ; clk50M          ;
;  ram_dq[5]  ; clk50M     ; 8.652     ; 8.805     ; Fall       ; clk50M          ;
;  ram_dq[6]  ; clk50M     ; 9.111     ; 9.281     ; Fall       ; clk50M          ;
;  ram_dq[8]  ; clk50M     ; 8.101     ; 8.271     ; Fall       ; clk50M          ;
;  ram_dq[9]  ; clk50M     ; 8.228     ; 8.398     ; Fall       ; clk50M          ;
;  ram_dq[10] ; clk50M     ; 8.252     ; 8.422     ; Fall       ; clk50M          ;
;  ram_dq[12] ; clk50M     ; 8.762     ; 8.932     ; Fall       ; clk50M          ;
;  ram_dq[13] ; clk50M     ; 8.565     ; 8.735     ; Fall       ; clk50M          ;
;  ram_dq[14] ; clk50M     ; 10.680    ; 11.219    ; Fall       ; clk50M          ;
+-------------+------------+-----------+-----------+------------+-----------------+


------------------------
; Metastability Report ;
------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led1                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_clk             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_cke             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_ncs             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_ba0             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_ba1             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_nras            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_ncas            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_nwe             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_udqm            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_ldqm            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ram_dq[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[10]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[11]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[12]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[13]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[14]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[15]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk50M                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; nreset                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key4                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key3                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_hsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_vsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_rgb[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_rgb[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_clk             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_cke             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_ncs             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_ba0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_ba1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_addr[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_addr[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_addr[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ram_addr[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_addr[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_addr[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_addr[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_addr[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; ram_addr[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_addr[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_addr[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_addr[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_nras            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_ncas            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_nwe             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_udqm            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_ldqm            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ram_dq[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ram_dq[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ram_dq[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_dq[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_dq[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_dq[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; ram_dq[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 4439       ; 0        ; 64       ; 0        ;
; clk50M              ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; clk10K              ; clk10K              ; 2251       ; 0        ; 0        ; 0        ;
; clk50M              ; clk10K              ; 576        ; 0        ; 0        ; 0        ;
; clk10K              ; clk25M              ; 1          ; 1        ; 0        ; 0        ;
; clk25M              ; clk25M              ; 1183       ; 3        ; 1344     ; 1938     ;
; clk50M              ; clk25M              ; 0          ; 0        ; 24       ; 0        ;
; altera_reserved_tck ; clk50M              ; false path ; 0        ; 0        ; 0        ;
; clk10K              ; clk50M              ; 723        ; 0        ; 0        ; 0        ;
; clk25M              ; clk50M              ; 663        ; 2589     ; 0        ; 0        ;
; clk50M              ; clk50M              ; 4721       ; 7424     ; 113639   ; 648011   ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 4439       ; 0        ; 64       ; 0        ;
; clk50M              ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; clk10K              ; clk10K              ; 2251       ; 0        ; 0        ; 0        ;
; clk50M              ; clk10K              ; 576        ; 0        ; 0        ; 0        ;
; clk10K              ; clk25M              ; 1          ; 1        ; 0        ; 0        ;
; clk25M              ; clk25M              ; 1183       ; 3        ; 1344     ; 1938     ;
; clk50M              ; clk25M              ; 0          ; 0        ; 24       ; 0        ;
; altera_reserved_tck ; clk50M              ; false path ; 0        ; 0        ; 0        ;
; clk10K              ; clk50M              ; 723        ; 0        ; 0        ; 0        ;
; clk25M              ; clk50M              ; 663        ; 2589     ; 0        ; 0        ;
; clk50M              ; clk50M              ; 4721       ; 7424     ; 113639   ; 648011   ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 477        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; clk50M              ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 477        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; clk50M              ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 309   ; 309  ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 54    ; 54   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 27 18:26:30 2025
Info: Command: quartus_sta computer -c computer
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'computer.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.119
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.119     -1088.281 clk50M 
    Info (332119):    13.170         0.000 clk25M 
    Info (332119):    13.254         0.000 clk10K 
    Info (332119):    41.473         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.399
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.399         0.000 clk50M 
    Info (332119):     0.452         0.000 altera_reserved_tck 
    Info (332119):     0.453         0.000 clk10K 
    Info (332119):     0.453         0.000 clk25M 
Info (332146): Worst-case recovery slack is 48.284
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.284         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.594
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.594         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.335
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.335         0.000 clk50M 
    Info (332119):    19.749         0.000 clk25M 
    Info (332119):    49.384         0.000 altera_reserved_tck 
    Info (332119): 49999.728         0.000 clk10K 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4615 megabytes
    Info: Processing ended: Tue May 27 18:26:33 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


