#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu May 11 22:30:42 2023
# Process ID: 7028
# Current directory: C:/Users/ediso/Documents/GitHub/space_race/lab05.runs/synth_1
# Command line: vivado.exe -log lab05.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab05.tcl
# Log file: C:/Users/ediso/Documents/GitHub/space_race/lab05.runs/synth_1/lab05.vds
# Journal file: C:/Users/ediso/Documents/GitHub/space_race/lab05.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab05.tcl -notrace
Command: synth_design -top lab05 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 283.145 ; gain = 73.293
---------------------------------------------------------------------------------
WARNING: [Synth 8-2040] formal port clk_out of mode out cannot be associated with actual port sel of mode buffer [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/ssd_ctrl.vhd:51]
INFO: [Synth 8-638] synthesizing module 'lab05' [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:16]
INFO: [Synth 8-3491] module 'ssd_ctrl' declared at 'C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/ssd_ctrl.vhd:4' bound to instance 'ssd_ctrler' of component 'ssd_ctrl' [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:131]
INFO: [Synth 8-638] synthesizing module 'ssd_ctrl' [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/ssd_ctrl.vhd:15]
	Parameter N bound to: 500000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/clock_divider.vhd:4' bound to instance 'u_clk100hz' of component 'clock_divider' [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/ssd_ctrl.vhd:51]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/clock_divider.vhd:12]
	Parameter N bound to: 500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/clock_divider.vhd:12]
WARNING: [Synth 8-614] signal 'data_in2' is read in the process but is not in the sensitivity list [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/ssd_ctrl.vhd:54]
WARNING: [Synth 8-614] signal 'data_in1' is read in the process but is not in the sensitivity list [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/ssd_ctrl.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ssd_ctrl' (2#1) [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/ssd_ctrl.vhd:15]
	Parameter N bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/clock_divider.vhd:4' bound to instance 'u_clk1hz' of component 'clock_divider' [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:132]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/clock_divider.vhd:12]
	Parameter N bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (2#1) [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/clock_divider.vhd:12]
	Parameter N bound to: 5000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/clock_divider.vhd:4' bound to instance 'u_clk10hz' of component 'clock_divider' [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:133]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized3' [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/clock_divider.vhd:12]
	Parameter N bound to: 5000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized3' (2#1) [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/clock_divider.vhd:12]
	Parameter N bound to: 833333 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/clock_divider.vhd:4' bound to instance 'u_clk60hz' of component 'clock_divider' [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:134]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized5' [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/clock_divider.vhd:12]
	Parameter N bound to: 833333 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized5' (2#1) [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/clock_divider.vhd:12]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/clock_divider.vhd:4' bound to instance 'u_clk50mhz' of component 'clock_divider' [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:135]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized7' [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/clock_divider.vhd:12]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized7' (2#1) [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/clock_divider.vhd:12]
WARNING: [Synth 8-3848] Net random[520] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[521] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[522] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[523] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[524] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[525] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[526] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[527] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[528] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[529] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[530] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[531] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[532] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[533] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[534] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[535] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[536] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[537] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[538] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[539] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[540] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[541] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[542] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[543] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[544] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[545] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[546] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[547] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[548] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[549] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[550] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[551] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[552] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[553] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[554] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[555] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[556] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[557] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[558] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[559] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[560] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[561] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[562] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[563] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[564] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[565] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[566] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[567] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[568] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[569] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[570] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[571] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[572] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[573] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[574] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[575] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[576] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[577] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[578] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[579] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[580] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[581] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[582] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[583] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[584] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[585] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[586] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[587] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[588] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[589] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[590] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[591] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[592] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[593] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[594] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[595] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[596] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[597] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[598] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[599] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
WARNING: [Synth 8-3848] Net random[600] in module/entity lab05 does not have driver. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'lab05' (3#1) [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 516.102 ; gain = 306.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 516.102 ; gain = 306.250
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/constrs_1/new/lab05.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/constrs_1/new/lab05.xdc:35]
Finished Parsing XDC File [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/constrs_1/new/lab05.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/constrs_1/new/lab05.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab05_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab05_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 874.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 874.195 ; gain = 664.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 874.195 ; gain = 664.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 874.195 ; gain = 664.344
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ssd" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:230]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ediso/Documents/GitHub/space_race/lab05.srcs/sources_1/new/lab05.vhd:211]
INFO: [Synth 8-5545] ROM "hcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "red" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "green" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blue" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[20][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[20][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[21][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[21][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[22][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[22][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[23][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[23][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[24][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[24][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[25][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[25][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[26][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[26][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[27][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[27][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[28][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[28][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[29][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[29][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[30][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[30][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[31][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[31][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[32][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[32][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[33][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[33][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[34][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[34][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[35][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[35][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[36][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[36][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[37][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[37][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[38][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[38][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[39][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asteroids[39][x]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 874.195 ; gain = 664.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |lab05__GB0    |           1|     18768|
|2     |lab05__GB1    |           1|     18768|
|3     |lab05__GB2    |           1|     18768|
|4     |lab05__GB3    |           1|     18768|
|5     |lab05__GB4    |           1|     18768|
|6     |lab05__GB5    |           1|     18768|
|7     |lab05__GB6    |           1|     18768|
|8     |lab05__GB7    |           1|     18768|
|9     |lab05__GB8    |           1|     18768|
|10    |lab05__GB9    |           1|     18768|
|11    |lab05__GB10   |           1|     18768|
|12    |lab05__GB11   |           1|     18768|
|13    |lab05__GB12   |           1|     18768|
|14    |lab05__GB13   |           1|     18768|
|15    |lab05__GB14   |           1|     18768|
|16    |lab05__GB15   |           1|     18768|
|17    |lab05__GB16   |           1|     18768|
|18    |lab05__GB17   |           1|     23683|
|19    |lab05__GB18   |           1|      5352|
|20    |lab05__GB19   |           1|      6905|
|21    |lab05__GB20   |           1|     11988|
|22    |lab05__GB21   |           1|     17963|
|23    |lab05__GB22   |           1|     17810|
|24    |lab05__GB23   |           1|     18768|
|25    |lab05__GB24   |           1|     18768|
|26    |lab05__GB25   |           1|     18768|
|27    |lab05__GB26   |           1|     18768|
|28    |lab05__GB27   |           1|     18768|
|29    |lab05__GB28   |           1|     18768|
|30    |lab05__GB29   |           1|     22396|
|31    |lab05__GB30   |           1|     18768|
|32    |lab05__GB31   |           1|     18768|
|33    |lab05__GB32   |           1|     18768|
|34    |lab05__GB33   |           1|     18768|
|35    |lab05__GB34   |           1|     18768|
|36    |lab05__GB35   |           1|     18768|
|37    |lab05__GB36   |           1|     18768|
|38    |lab05__GB37   |           1|     18768|
|39    |lab05__GB38   |           1|     18768|
|40    |lab05__GB39   |           1|     18768|
|41    |lab05__GB40   |           1|     18768|
|42    |lab05__GB41   |           1|     18768|
|43    |lab05__GB42   |           1|     18768|
|44    |lab05__GB43   |           1|     18768|
|45    |lab05__GB44   |           1|     18768|
|46    |lab05__GB45   |           1|     18768|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 40    
	   2 Input     32 Bit       Adders := 49    
	   2 Input     11 Bit       Adders := 40    
+---Registers : 
	               32 Bit    Registers := 7     
	               11 Bit    Registers := 40    
	               10 Bit    Registers := 40    
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   3 Input     11 Bit        Muxes := 20    
	   3 Input     10 Bit        Muxes := 20    
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 3     
	  45 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  40 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab05 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 40    
	   2 Input     32 Bit       Adders := 44    
	   2 Input     11 Bit       Adders := 40    
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 40    
	               10 Bit    Registers := 40    
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 20    
	   3 Input     10 Bit        Muxes := 20    
	   7 Input      4 Bit        Muxes := 3     
	  45 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  40 Input      1 Bit        Muxes := 2     
Module clock_divider__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ssd_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module clock_divider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_19/i_0/\y1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_19/i_0/\y1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\y2_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\y2_reg[1] )
INFO: [Synth 8-5545] ROM "u_clk100hz/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_clk100hz/pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_clk50mhz/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_clk50mhz/pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_clk60hz/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_clk60hz/pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_clk60hz/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_clk60hz/pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 874.195 ; gain = 664.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |lab05__GB0    |           1|      1959|
|2     |lab05__GB1    |           1|      1959|
|3     |lab05__GB2    |           1|      1959|
|4     |lab05__GB3    |           1|      1959|
|5     |lab05__GB4    |           1|      1959|
|6     |lab05__GB5    |           1|      1959|
|7     |lab05__GB6    |           1|      1959|
|8     |lab05__GB7    |           1|      1959|
|9     |lab05__GB8    |           1|      1959|
|10    |lab05__GB9    |           1|      1959|
|11    |lab05__GB10   |           1|      1959|
|12    |lab05__GB11   |           1|      1959|
|13    |lab05__GB12   |           1|      1959|
|14    |lab05__GB13   |           1|      1959|
|15    |lab05__GB14   |           1|      1959|
|16    |lab05__GB15   |           1|      1959|
|17    |lab05__GB16   |           1|      1959|
|18    |lab05__GB17   |           1|      7210|
|19    |lab05__GB18   |           1|      1608|
|20    |lab05__GB19   |           1|      3173|
|21    |lab05__GB20   |           1|      2212|
|22    |lab05__GB21   |           1|      5054|
|23    |lab05__GB22   |           1|      4901|
|24    |lab05__GB23   |           1|      1959|
|25    |lab05__GB24   |           1|      1959|
|26    |lab05__GB25   |           1|      1959|
|27    |lab05__GB26   |           1|      1959|
|28    |lab05__GB27   |           1|      1959|
|29    |lab05__GB28   |           1|      1959|
|30    |lab05__GB29   |           1|      2065|
|31    |lab05__GB30   |           1|      1959|
|32    |lab05__GB31   |           1|      1959|
|33    |lab05__GB32   |           1|      1959|
|34    |lab05__GB33   |           1|      1959|
|35    |lab05__GB34   |           1|      1959|
|36    |lab05__GB35   |           1|      1959|
|37    |lab05__GB36   |           1|      1959|
|38    |lab05__GB37   |           1|      1959|
|39    |lab05__GB38   |           1|      1959|
|40    |lab05__GB39   |           1|      1959|
|41    |lab05__GB40   |           1|      1959|
|42    |lab05__GB41   |           1|      1959|
|43    |lab05__GB42   |           1|      1959|
|44    |lab05__GB43   |           1|      1959|
|45    |lab05__GB44   |           1|      1959|
|46    |lab05__GB45   |           1|      1959|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 909.801 ; gain = 699.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 956.801 ; gain = 746.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |lab05__GB0    |           1|      1141|
|2     |lab05__GB1    |           1|      1141|
|3     |lab05__GB2    |           1|      1141|
|4     |lab05__GB3    |           1|      1141|
|5     |lab05__GB4    |           1|      1141|
|6     |lab05__GB5    |           1|      1141|
|7     |lab05__GB6    |           1|      1141|
|8     |lab05__GB7    |           1|      1141|
|9     |lab05__GB8    |           1|      1141|
|10    |lab05__GB9    |           1|      1141|
|11    |lab05__GB10   |           1|      1141|
|12    |lab05__GB11   |           1|      1141|
|13    |lab05__GB12   |           1|      1141|
|14    |lab05__GB13   |           1|      1141|
|15    |lab05__GB14   |           1|      1141|
|16    |lab05__GB15   |           1|      1141|
|17    |lab05__GB16   |           1|      1141|
|18    |lab05__GB17   |           1|      6814|
|19    |lab05__GB18   |           1|      1542|
|20    |lab05__GB19   |           1|      3173|
|21    |lab05__GB20   |           1|      2157|
|22    |lab05__GB21   |           1|      5054|
|23    |lab05__GB22   |           1|      4901|
|24    |lab05__GB23   |           1|      1141|
|25    |lab05__GB24   |           1|      1141|
|26    |lab05__GB25   |           1|      1141|
|27    |lab05__GB26   |           1|      1141|
|28    |lab05__GB27   |           1|      1141|
|29    |lab05__GB28   |           1|      1141|
|30    |lab05__GB29   |           1|      1247|
|31    |lab05__GB30   |           1|      1141|
|32    |lab05__GB31   |           1|      1141|
|33    |lab05__GB32   |           1|      1141|
|34    |lab05__GB33   |           1|      1141|
|35    |lab05__GB34   |           1|      1141|
|36    |lab05__GB35   |           1|      1141|
|37    |lab05__GB36   |           1|      1141|
|38    |lab05__GB37   |           1|      1141|
|39    |lab05__GB38   |           1|      1141|
|40    |lab05__GB39   |           1|      1141|
|41    |lab05__GB40   |           1|      1141|
|42    |lab05__GB41   |           1|      1141|
|43    |lab05__GB42   |           1|      1141|
|44    |lab05__GB43   |           1|      1141|
|45    |lab05__GB44   |           1|      1141|
|46    |lab05__GB45   |           1|      1141|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 974.301 ; gain = 764.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:14 . Memory (MB): peak = 974.301 ; gain = 764.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:14 . Memory (MB): peak = 974.301 ; gain = 764.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:14 . Memory (MB): peak = 974.301 ; gain = 764.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:14 . Memory (MB): peak = 974.301 ; gain = 764.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 974.301 ; gain = 764.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 974.301 ; gain = 764.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |  1695|
|3     |LUT1   |  1247|
|4     |LUT2   |  6284|
|5     |LUT3   |   525|
|6     |LUT4   |  2999|
|7     |LUT5   |   641|
|8     |LUT6   |  5574|
|9     |MUXF7  |  1040|
|10    |MUXF8  |   240|
|11    |FDRE   |  1108|
|12    |FDSE   |    70|
|13    |IBUF   |     5|
|14    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+---------------+------------------------------+------+
|      |Instance       |Module                        |Cells |
+------+---------------+------------------------------+------+
|1     |top            |                              | 21453|
|2     |  ssd_ctrler   |ssd_ctrl                      |   106|
|3     |    u_clk100hz |clock_divider                 |   106|
|4     |  u_clk50mhz   |clock_divider__parameterized7 |    83|
|5     |  u_clk60hz    |clock_divider__parameterized5 |    83|
+------+---------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 974.301 ; gain = 764.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 974.301 ; gain = 406.355
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 974.301 ; gain = 764.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1700 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab05' is not ideal for floorplanning, since the cellview 'lab05' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:16 . Memory (MB): peak = 974.301 ; gain = 764.449
INFO: [Common 17-1381] The checkpoint 'C:/Users/ediso/Documents/GitHub/space_race/lab05.runs/synth_1/lab05.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 974.301 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 11 22:32:02 2023...
