Running : /opt/Xilinx/10.1/ISE/bin/lin/unwrapped/fuse -ise
/home/ise/sf/ee533_cpu/cpu/cpu.ise -intstyle ise -incremental -lib unisims_ver
-lib unimacro_ver -lib xilinxcorelib_ver -v 2 -o tb_tlv_decoder_isim_beh.exe
-prj tb_tlv_decoder_beh.prj -top tb_tlv_decoder -top glbl
Determining compilation order of HDL files
The vhdl library search path for library "std" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/std"
The veri library search path for library "std" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/std"
The vhdl library search path for library "ieee" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee"
The veri library search path for library "ieee" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee"
The vhdl library search path for library "ieee_proposed" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee_proposed"
The veri library search path for library "ieee_proposed" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee_proposed"
The vhdl library search path for library "synopsys" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/synopsys"
The veri library search path for library "synopsys" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/synopsys"
The vhdl library search path for library "simprim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/simprim"
The veri library search path for library "simprim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/simprim"
The vhdl library search path for library "unisim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unisim"
The veri library search path for library "unisim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unisim"
The vhdl library search path for library "unimacro" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unimacro"
The veri library search path for library "unimacro" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unimacro"
The vhdl library search path for library "aim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/aim"
The veri library search path for library "aim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/aim"
The vhdl library search path for library "cpld" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/cpld"
The veri library search path for library "cpld" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/cpld"
The vhdl library search path for library "pls" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/pls"
The veri library search path for library "pls" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/pls"
The vhdl library search path for library "xilinxcorelib" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/xilinxcorelib"
The veri library search path for library "xilinxcorelib" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/xilinxcorelib"
The vhdl library search path for library "aim_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/aim_ver"
The veri library search path for library "aim_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/aim_ver"
The vhdl library search path for library "cpld_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/cpld_ver"
The veri library search path for library "cpld_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/cpld_ver"
The vhdl library search path for library "simprims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/simprims_ver"
The veri library search path for library "simprims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/simprims_ver"
The vhdl library search path for library "unisims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver"
The veri library search path for library "unisims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver"
The vhdl library search path for library "uni9000_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/uni9000_ver"
The veri library search path for library "uni9000_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/uni9000_ver"
The vhdl library search path for library "unimacro_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unimacro_ver"
The veri library search path for library "unimacro_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unimacro_ver"
The vhdl library search path for library "xilinxcorelib_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver"
The veri library search path for library "xilinxcorelib_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver"
The vhdl library search path for library "gt_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt_ver"
The veri library search path for library "gt_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt_ver"
The vhdl library search path for library "gt10_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt10_ver"
The veri library search path for library "gt10_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt10_ver"
The vhdl library search path for library "gt11_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt11_ver"
The veri library search path for library "gt11_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt11_ver"
The vhdl library search path for library "gtp_dual_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_ver"
The veri library search path for library "gtp_dual_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_ver"
The vhdl library search path for library "gtp_dual_fast_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_fast_ver"
The veri library search path for library "gtp_dual_fast_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_fast_ver"
The vhdl library search path for library "gtx_dual_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_ver"
The veri library search path for library "gtx_dual_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_ver"
The vhdl library search path for library "gtx_dual_fast_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_fast_ver"
The veri library search path for library "gtx_dual_fast_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_fast_ver"
The vhdl library search path for library "emac_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/emac_ver"
The veri library search path for library "emac_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/emac_ver"
The vhdl library search path for library "temac_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/temac_ver"
The veri library search path for library "temac_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/temac_ver"
The vhdl library search path for library "ppc405_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_ver"
The veri library search path for library "ppc405_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_ver"
The vhdl library search path for library "ppc405_adv_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_adv_ver"
The veri library search path for library "ppc405_adv_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_adv_ver"
The vhdl library search path for library "ppc440_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc440_ver"
The veri library search path for library "ppc440_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc440_ver"
The vhdl library search path for library "pcie_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/pcie_ver"
The veri library search path for library "pcie_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/pcie_ver"
The vhdl library search path for library "work" is now
"/home/ise/sf/ee533_cpu/cpu/isim/work"
The veri library search path for library "work" is now
"/home/ise/sf/ee533_cpu/cpu/isim/work"
The vhdl library search path for library "unisims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver"
The veri library search path for library "unisims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver"
The vhdl library search path for library "unimacro_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unimacro_ver"
The veri library search path for library "unimacro_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unimacro_ver"
The vhdl library search path for library "xilinxcorelib_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver"
The veri library search path for library "xilinxcorelib_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver"
The default vhdl library search path is now "/home/ise/sf/ee533_cpu/cpu/isim"
The default veri library search path is now "/home/ise/sf/ee533_cpu/cpu/isim"
-- Dumping library mapping
aim=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/aim
aim_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/aim_ver
cpld=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/cpld
cpld_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/cpld_ver
emac_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/emac_ver
gt10_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt10_ver
gt11_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt11_ver
gt_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt_ver
gtp_dual_fast_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_fast_ver
gtp_dual_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_ver
gtx_dual_fast_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_fast_ver
gtx_dual_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_ver
ieee=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee
ieee_proposed=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee_proposed
pcie_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/pcie_ver
pls=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/pls
ppc405_adv_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_adv_ver
ppc405_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_ver
ppc440_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc440_ver
simprim=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/simprim
simprims_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/simprims_ver
std=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/std
synopsys=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/synopsys
temac_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/temac_ver
uni9000_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/uni9000_ver
unimacro=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unimacro
unimacro_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unimacro_ver
unisim=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unisim
unisims_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver
work=isim/work
xilinxcorelib=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/xilinxcorelib
xilinxcorelib_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver
-- Done dumping library mapping
Analyzing Verilog file tlv_decoder.v
Analyzing Verilog file tb_tlv_decoder.tfw
Analyzing Verilog file /opt/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.tlv_decoder into
/home/ise/sf/ee533_cpu/cpu/isim/work/tlv_decoder.sdb
Saving Verilog parse-tree work.tb_tlv_decoder into
/home/ise/sf/ee533_cpu/cpu/isim/work/tb_tlv_decoder.sdb
Saving Verilog parse-tree work.glbl into
/home/ise/sf/ee533_cpu/cpu/isim/work/glbl.sdb
Starting static elaboration
"/opt/Xilinx/10.1/ISE/verilog/src/glbl.v" Line 5. Compiling module glbl
"tb_tlv_decoder.tfw" Line 21. Compiling module tb_tlv_decoder
Completed static elaboration
Fuse Memory Usage: 22364 Kb
Fuse CPU Usage: 50 ms
Compiling module glbl
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module tlv_decoder
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module tb_tlv_decoder
Compiling isim/_tmp/work/m_00000000002545723210_3788484053.c to
isim/_tmp/work/m_00000000002545723210_3788484053.lin.o with command:
/usr/bin/gcc -Wa,-W  -O  -m32  -c -o
"isim/_tmp/work/m_00000000002545723210_3788484053.lin.o"
-I"/opt/Xilinx/10.1/ISE/data/include"
"isim/_tmp/work/m_00000000002545723210_3788484053.c"
Compiling isim/_tmp/work/tb_tlv_decoder_isim_beh.exe_lib.c to
isim/_tmp/work/tb_tlv_decoder_isim_beh.exe_lib.lin.o with command:
/usr/bin/gcc -Wa,-W  -O  -m32  -c -o
"isim/_tmp/work/tb_tlv_decoder_isim_beh.exe_lib.lin.o"
-I"/opt/Xilinx/10.1/ISE/data/include"
"isim/_tmp/work/tb_tlv_decoder_isim_beh.exe_lib.c"
Linking with command:
/usr/bin/gcc -Wa,-W  -O  -m32 -shared  -o
"isim/_tmp/work/tb_tlv_decoder_isim_beh.exe_lib.lin.so"
"isim/_tmp/work/tb_tlv_decoder_isim_beh.exe_lib.lin.o" 
"isim/_tmp/work/m_00000000000866782574_2073120511.lin.o"
"isim/_tmp/work/m_00000000002834770158_3673614631.lin.o"
"isim/_tmp/work/m_00000000002545723210_3788484053.lin.o"
"/opt/Xilinx/10.1/ISE/lib/lin/libhsimengine.so"
Linking with command:
/usr/bin/gcc -Wa,-W  -O  -m32  -Wl,--rpath "/opt/Xilinx/10.1/ISE/lib/lin" -o
"tb_tlv_decoder_isim_beh.exe"
"isim/_tmp/work/tb_tlv_decoder_isim_beh.exe_main.c" -ldl
Compiled 3 Verilog Units
Built simulation executable tb_tlv_decoder_isim_beh.exe
Fuse Memory Usage: 23536 Kb
Fuse CPU Usage: 50 ms
GCC CPU Usage: 40 ms
