verilog xil_defaultlib  \
"../../../bd/full_adder/ip/full_adder_half_adder_0_0/src/half_adder_xlconcat_0_0/sim/half_adder_xlconcat_0_0.v" \
"../../../bd/full_adder/ipshared/a74b/sim/half_adder_AND_generic_0_0.v" \
"../../../bd/full_adder/ipshared/a74b/sim/half_adder_xor_generic_0_0.v" \
"../../../bd/full_adder/ipshared/a74b/sim/half_adder.v" \
"../../../bd/full_adder/ip/full_adder_half_adder_0_0/sim/full_adder_half_adder_0_0.v" \
"../../../bd/full_adder/ip/full_adder_OR_generic_0_0/sim/full_adder_OR_generic_0_0.v" \
"../../../bd/full_adder/ip/full_adder_xlconcat_0_0/sim/full_adder_xlconcat_0_0.v" \
"../../../bd/full_adder/ip/full_adder_half_adder_1_0/sim/full_adder_half_adder_1_0.v" \
"../../../bd/full_adder/sim/full_adder.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
