// Seed: 2735777719
module module_0 ();
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1
);
  for (id_3 = id_1; -1; id_0 = id_1) begin : LABEL_0
    assign id_0 = id_1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4[1] = -1;
  module_0 modCall_1 ();
  parameter id_8 = -1;
endmodule
