{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557335903750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557335903754 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "POV_GLOBE EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"POV_GLOBE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557335903776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557335903933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557335903934 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Main:main\|Memory:memory\|altsyncram:altsyncram_component\|altsyncram_lji1:auto_generated\|ram_block1a15 " "Atom \"Main:main\|Memory:memory\|altsyncram:altsyncram_component\|altsyncram_lji1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1557335904029 "|POV_GLOBE|Main:main|Memory:memory|altsyncram:altsyncram_component|altsyncram_lji1:auto_generated|ram_block1a15"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1557335904029 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557335904330 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557335904356 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557335904721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557335904721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557335904721 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557335904721 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1557335904744 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1557335904744 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1557335904744 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1557335904744 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557335904751 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1557335904787 ""}
{ "Info" "ISTA_SDC_FOUND" "POV_GLOBE.sdc " "Reading SDC File: 'POV_GLOBE.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1557335906147 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1557335906151 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1557335906155 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1557335906155 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557335906155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557335906155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557335906155 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1557335906155 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557335906187 ""}  } { { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 776 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557335906187 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557335906646 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557335906647 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557335906647 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557335906648 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557335906650 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557335906651 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557335906651 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557335906652 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557335906696 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1557335906697 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557335906697 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557335906962 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1557335907000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557335908613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557335908749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557335908818 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557335909167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557335909167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557335909670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557335910911 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557335910911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557335911088 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1557335911088 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557335911088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557335911101 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557335911309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557335911324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557335911673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557335911673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557335912214 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557335912909 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 125 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1557335913410 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "78 Cyclone IV E " "78 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 27 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 28 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 29 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 30 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 31 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 129 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 135 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 78 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 79 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 80 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_IN[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[0\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 115 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_IN[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[1\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 116 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 47 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 48 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 49 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 50 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 51 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 52 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 53 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 54 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 55 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 56 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 57 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 58 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 59 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 60 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 61 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 62 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 131 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 65 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 66 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 67 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 68 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 69 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 70 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 71 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 72 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 73 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 74 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 75 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 76 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 77 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL D3 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 81 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL C3 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 82 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL A2 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 83 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL A3 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 84 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL B3 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 85 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL B4 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 86 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL A4 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 87 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL B5 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 88 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL A5 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 89 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL D5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 90 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL B6 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 91 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL A6 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 92 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL B7 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 93 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL D6 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 94 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL A7 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 95 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL C6 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 96 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL C8 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 97 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL E6 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 98 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL E7 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 99 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL D8 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 100 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL E8 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 101 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL F8 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 102 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL F9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL E9 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 104 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL C9 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 105 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL D9 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 106 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL E11 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 107 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL E10 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 108 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL C11 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 109 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL B11 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 110 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL A12 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL D11 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL D12 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL B12 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 117 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 26 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913410 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1557335913410 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 125 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557335913422 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1557335913422 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "64 " "Following 64 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 47 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 48 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 49 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 50 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 51 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 52 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 53 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 54 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 55 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 56 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 57 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 58 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 59 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 60 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 61 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 62 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 131 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 65 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 66 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 67 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 68 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 69 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 70 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 71 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 72 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 73 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 74 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 75 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 76 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 77 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 81 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently enabled " "Pin GPIO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 82 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 83 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently enabled " "Pin GPIO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 84 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently enabled " "Pin GPIO\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 85 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently enabled " "Pin GPIO\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 86 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently enabled " "Pin GPIO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 87 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently enabled " "Pin GPIO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 88 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently enabled " "Pin GPIO\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 89 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently enabled " "Pin GPIO\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 90 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently enabled " "Pin GPIO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 91 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently enabled " "Pin GPIO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 92 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently enabled " "Pin GPIO\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 93 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently enabled " "Pin GPIO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 94 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently enabled " "Pin GPIO\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 95 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently enabled " "Pin GPIO\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 96 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently enabled " "Pin GPIO\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 97 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently enabled " "Pin GPIO\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 98 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently enabled " "Pin GPIO\[18\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 99 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently enabled " "Pin GPIO\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 100 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently enabled " "Pin GPIO\[20\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 101 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently enabled " "Pin GPIO\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 102 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently enabled " "Pin GPIO\[22\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently enabled " "Pin GPIO\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 104 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently enabled " "Pin GPIO\[24\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 105 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently enabled " "Pin GPIO\[25\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 106 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently enabled " "Pin GPIO\[26\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 107 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently enabled " "Pin GPIO\[27\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 108 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently enabled " "Pin GPIO\[28\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 109 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently enabled " "Pin GPIO\[29\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 110 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently enabled " "Pin GPIO\[30\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently enabled " "Pin GPIO\[31\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently enabled " "Pin GPIO\[32\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently enabled " "Pin GPIO\[33\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "POV_GLOBE.v" "" { Text "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/" { { 0 { 0 ""} 0 114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557335913422 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1557335913422 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.fit.smsg " "Generated suppressed messages file C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557335913590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5531 " "Peak virtual memory: 5531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557335914286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 19:18:34 2019 " "Processing ended: Wed May 08 19:18:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557335914286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557335914286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557335914286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557335914286 ""}
