#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa60700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa60890 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0xa90ec0 .functor NOT 1, L_0xa91680, C4<0>, C4<0>, C4<0>;
L_0xa91370 .functor XOR 1, L_0xa911e0, L_0xa912a0, C4<0>, C4<0>;
L_0xa915c0 .functor XOR 1, L_0xa91370, L_0xa91460, C4<0>, C4<0>;
v0xa90290_0 .net *"_ivl_10", 0 0, L_0xa91460;  1 drivers
v0xa90390_0 .net *"_ivl_12", 0 0, L_0xa915c0;  1 drivers
v0xa90470_0 .net *"_ivl_2", 0 0, L_0xa91120;  1 drivers
v0xa90530_0 .net *"_ivl_4", 0 0, L_0xa911e0;  1 drivers
v0xa90610_0 .net *"_ivl_6", 0 0, L_0xa912a0;  1 drivers
v0xa90740_0 .net *"_ivl_8", 0 0, L_0xa91370;  1 drivers
v0xa90820_0 .var "clk", 0 0;
v0xa908c0_0 .net "in", 0 0, v0xa8f000_0;  1 drivers
v0xa909f0_0 .net "out_dut", 0 0, L_0xa90fe0;  1 drivers
v0xa90b20_0 .net "out_ref", 0 0, v0xa5ba30_0;  1 drivers
v0xa90bc0_0 .var/2u "stats1", 159 0;
v0xa90c80_0 .var/2u "strobe", 0 0;
v0xa90d40_0 .net "tb_match", 0 0, L_0xa91680;  1 drivers
v0xa90e00_0 .net "tb_mismatch", 0 0, L_0xa90ec0;  1 drivers
L_0xa91120 .concat [ 1 0 0 0], v0xa5ba30_0;
L_0xa911e0 .concat [ 1 0 0 0], v0xa5ba30_0;
L_0xa912a0 .concat [ 1 0 0 0], L_0xa90fe0;
L_0xa91460 .concat [ 1 0 0 0], v0xa5ba30_0;
L_0xa91680 .cmp/eeq 1, L_0xa91120, L_0xa915c0;
S_0xa6b410 .scope module, "good1" "reference_module" 3 74, 3 4 0, S_0xa60890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0xa5eae0_0 .net "clk", 0 0, v0xa90820_0;  1 drivers
v0xa5eb80_0 .net "in", 0 0, v0xa8f000_0;  alias, 1 drivers
v0xa5ba30_0 .var "out", 0 0;
E_0xa69030 .event posedge, v0xa5eae0_0;
S_0xa8ecd0 .scope module, "stim1" "stimulus_gen" 3 70, 3 20 0, S_0xa60890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
v0xa8ef40_0 .net "clk", 0 0, v0xa90820_0;  alias, 1 drivers
v0xa8f000_0 .var "in", 0 0;
E_0xa692a0/0 .event negedge, v0xa5eae0_0;
E_0xa692a0/1 .event posedge, v0xa5eae0_0;
E_0xa692a0 .event/or E_0xa692a0/0, E_0xa692a0/1;
S_0xa8f0c0 .scope module, "top_module1" "top_module" 3 79, 4 1 0, S_0xa60890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0xa90fe0 .functor BUFZ 1, v0xa8f670_0, C4<0>, C4<0>, C4<0>;
v0xa8fc20_0 .net "clk", 0 0, v0xa90820_0;  alias, 1 drivers
v0xa8fcc0_0 .net "flip_flop_d", 0 0, v0xa8f670_0;  1 drivers
v0xa8fdb0_0 .net "in", 0 0, v0xa8f000_0;  alias, 1 drivers
v0xa8fe80_0 .net "out", 0 0, L_0xa90fe0;  alias, 1 drivers
v0xa8ff50_0 .net "xor_out", 0 0, L_0xa90f50;  1 drivers
S_0xa8f2a0 .scope module, "flip_flop" "d_ff" 4 11, 4 23 0, S_0xa8f0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0xa8f4a0_0 .net "clk", 0 0, v0xa90820_0;  alias, 1 drivers
v0xa8f5b0_0 .net "d", 0 0, L_0xa90f50;  alias, 1 drivers
v0xa8f670_0 .var "q", 0 0;
S_0xa8f790 .scope module, "xor1" "xor_gate" 4 10, 4 16 0, S_0xa8f0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xa90f50 .functor XOR 1, v0xa8f000_0, L_0xa90fe0, C4<0>, C4<0>;
v0xa8f970_0 .net "a", 0 0, v0xa8f000_0;  alias, 1 drivers
v0xa8fa80_0 .net "b", 0 0, L_0xa90fe0;  alias, 1 drivers
v0xa8fb40_0 .net "y", 0 0, L_0xa90f50;  alias, 1 drivers
S_0xa90090 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 86, 3 86 0, S_0xa60890;
 .timescale -12 -12;
E_0xa69560 .event anyedge, v0xa90c80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa90c80_0;
    %nor/r;
    %assign/vec4 v0xa90c80_0, 0;
    %wait E_0xa69560;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa8ecd0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa692a0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xa8f000_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xa6b410;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa5ba30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xa6b410;
T_3 ;
    %wait E_0xa69030;
    %load/vec4 v0xa5eb80_0;
    %load/vec4 v0xa5ba30_0;
    %xor;
    %assign/vec4 v0xa5ba30_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0xa8f2a0;
T_4 ;
    %wait E_0xa69030;
    %load/vec4 v0xa8f5b0_0;
    %assign/vec4 v0xa8f670_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0xa60890;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa90820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa90c80_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xa60890;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0xa90820_0;
    %inv;
    %store/vec4 v0xa90820_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0xa60890;
T_7 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa8ef40_0, v0xa90e00_0, v0xa90820_0, v0xa908c0_0, v0xa90b20_0, v0xa909f0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xa60890;
T_8 ;
    %load/vec4 v0xa90bc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0xa90bc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa90bc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 95 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0xa90bc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa90bc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 98 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 99 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa90bc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa90bc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 100 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0xa60890;
T_9 ;
    %wait E_0xa692a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa90bc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa90bc0_0, 4, 32;
    %load/vec4 v0xa90d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xa90bc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa90bc0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa90bc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa90bc0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0xa90b20_0;
    %load/vec4 v0xa90b20_0;
    %load/vec4 v0xa909f0_0;
    %xor;
    %load/vec4 v0xa90b20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0xa90bc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 115 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa90bc0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0xa90bc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa90bc0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4d/m2014_q4d_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/m2014_q4d/iter0/response3/top_module.sv";
