Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Xi Han/Documents/workspace/ucla-cs252a/design_exp1/ppa/ise/ppa_test_isim_beh.exe -prj C:/Users/Xi Han/Documents/workspace/ucla-cs252a/design_exp1/ppa/ise/ppa_test_beh.prj work.ppa_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Xi Han/Documents/workspace/ucla-cs252a/design_exp1/ppa/ise/gap.v" into library work
Analyzing Verilog file "C:/Users/Xi Han/Documents/workspace/ucla-cs252a/design_exp1/ppa/ise/comb22.v" into library work
Analyzing Verilog file "C:/Users/Xi Han/Documents/workspace/ucla-cs252a/design_exp1/ppa/ise/comb21.v" into library work
Analyzing Verilog file "C:/Users/Xi Han/Documents/workspace/ucla-cs252a/design_exp1/ppa/ise/ppa.v" into library work
WARNING:HDLCompiler:248 - "C:/Users/Xi Han/Documents/workspace/ucla-cs252a/design_exp1/ppa/ise/ppa.v" Line 43: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:/Users/Xi Han/Documents/workspace/ucla-cs252a/design_exp1/ppa/ise/ppa.v" Line 75: Block identifier is required on this block
Analyzing Verilog file "C:/Users/Xi Han/Documents/workspace/ucla-cs252a/design_exp1/ppa/ise/ppa_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module gap
Compiling module comb22
Compiling module comb21
Compiling module ppa_default
Compiling module ppa_test
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\ppa_test_isim_beh.exe.sim\libPortability.dll".
Compiled 6 Verilog Units
Built simulation executable C:/Users/Xi Han/Documents/workspace/ucla-cs252a/design_exp1/ppa/ise/ppa_test_isim_beh.exe
Fuse Memory Usage: 28812 KB
Fuse CPU Usage: 312 ms
