#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 31 13:55:08 2019
# Process ID: 12672
# Current directory: /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog
# Command line: vivado -source open_wave.tcl
# Log file: /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/vivado.log
# Journal file: /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/vivado.jou
#-----------------------------------------------------------
start_gui
source open_wave.tcl
open_wave_config /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network.wcfg
close_sim
