# read design 
read_verilog addn.v


