
../repos/oor/oor/oor:     file format elf32-littlearm


Disassembly of section .init:

00011d10 <.init>:
   11d10:	push	{r3, lr}
   11d14:	bl	1232c <bcmp@plt+0x50>
   11d18:	pop	{r3, pc}

Disassembly of section .plt:

00011d1c <bind@plt-0x14>:
   11d1c:	push	{lr}		; (str lr, [sp, #-4]!)
   11d20:	ldr	lr, [pc, #4]	; 11d2c <bind@plt-0x4>
   11d24:	add	lr, pc, lr
   11d28:	ldr	pc, [lr, #8]!
   11d2c:	ldrdeq	r4, [r6], -r4	; <UNPREDICTABLE>

00011d30 <bind@plt>:
   11d30:	add	ip, pc, #0, 12
   11d34:	add	ip, ip, #100, 20	; 0x64000
   11d38:	ldr	pc, [ip, #724]!	; 0x2d4

00011d3c <inet_ntop@plt>:
   11d3c:	add	ip, pc, #0, 12
   11d40:	add	ip, ip, #100, 20	; 0x64000
   11d44:	ldr	pc, [ip, #716]!	; 0x2cc

00011d48 <fprintf@plt>:
   11d48:	add	ip, pc, #0, 12
   11d4c:	add	ip, ip, #100, 20	; 0x64000
   11d50:	ldr	pc, [ip, #708]!	; 0x2c4

00011d54 <getifaddrs@plt>:
   11d54:	add	ip, pc, #0, 12
   11d58:	add	ip, ip, #100, 20	; 0x64000
   11d5c:	ldr	pc, [ip, #700]!	; 0x2bc

00011d60 <socket@plt>:
   11d60:	add	ip, pc, #0, 12
   11d64:	add	ip, ip, #100, 20	; 0x64000
   11d68:	ldr	pc, [ip, #692]!	; 0x2b4

00011d6c <strstr@plt>:
   11d6c:	add	ip, pc, #0, 12
   11d70:	add	ip, ip, #100, 20	; 0x64000
   11d74:	ldr	pc, [ip, #684]!	; 0x2ac

00011d78 <cfg_parse@plt>:
   11d78:	add	ip, pc, #0, 12
   11d7c:	add	ip, ip, #100, 20	; 0x64000
   11d80:	ldr	pc, [ip, #676]!	; 0x2a4

00011d84 <write@plt>:
   11d84:	add	ip, pc, #0, 12
   11d88:	add	ip, ip, #100, 20	; 0x64000
   11d8c:	ldr	pc, [ip, #668]!	; 0x29c

00011d90 <send@plt>:
   11d90:	add	ip, pc, #0, 12
   11d94:	add	ip, ip, #100, 20	; 0x64000
   11d98:	ldr	pc, [ip, #660]!	; 0x294

00011d9c <printf@plt>:
   11d9c:	add	ip, pc, #0, 12
   11da0:	add	ip, ip, #100, 20	; 0x64000
   11da4:	ldr	pc, [ip, #652]!	; 0x28c

00011da8 <sigaction@plt>:
   11da8:	add	ip, pc, #0, 12
   11dac:	add	ip, ip, #100, 20	; 0x64000
   11db0:	ldr	pc, [ip, #644]!	; 0x284

00011db4 <fclose@plt>:
   11db4:	add	ip, pc, #0, 12
   11db8:	add	ip, ip, #100, 20	; 0x64000
   11dbc:	ldr	pc, [ip, #636]!	; 0x27c

00011dc0 <__ctype_b_loc@plt>:
   11dc0:	add	ip, pc, #0, 12
   11dc4:	add	ip, ip, #100, 20	; 0x64000
   11dc8:	ldr	pc, [ip, #628]!	; 0x274

00011dcc <zmq_socket@plt>:
   11dcc:	add	ip, pc, #0, 12
   11dd0:	add	ip, ip, #100, 20	; 0x64000
   11dd4:	ldr	pc, [ip, #620]!	; 0x26c

00011dd8 <strftime@plt>:
   11dd8:	add	ip, pc, #0, 12
   11ddc:	add	ip, ip, #100, 20	; 0x64000
   11de0:	ldr	pc, [ip, #612]!	; 0x264

00011de4 <strncmp@plt>:
   11de4:	add	ip, pc, #0, 12
   11de8:	add	ip, ip, #100, 20	; 0x64000
   11dec:	ldr	pc, [ip, #604]!	; 0x25c

00011df0 <getopt_long@plt>:
   11df0:	add	ip, pc, #0, 12
   11df4:	add	ip, ip, #100, 20	; 0x64000
   11df8:	ldr	pc, [ip, #596]!	; 0x254

00011dfc <fputc@plt>:
   11dfc:	add	ip, pc, #0, 12
   11e00:	add	ip, ip, #100, 20	; 0x64000
   11e04:	ldr	pc, [ip, #588]!	; 0x24c

00011e08 <__assert_fail@plt>:
   11e08:	add	ip, pc, #0, 12
   11e0c:	add	ip, ip, #100, 20	; 0x64000
   11e10:	ldr	pc, [ip, #580]!	; 0x244

00011e14 <recvmsg@plt>:
   11e14:	add	ip, pc, #0, 12
   11e18:	add	ip, ip, #100, 20	; 0x64000
   11e1c:	ldr	pc, [ip, #572]!	; 0x23c

00011e20 <freeaddrinfo@plt>:
   11e20:	add	ip, pc, #0, 12
   11e24:	add	ip, ip, #100, 20	; 0x64000
   11e28:	ldr	pc, [ip, #564]!	; 0x234

00011e2c <strerror@plt>:
   11e2c:	add	ip, pc, #0, 12
   11e30:	add	ip, ip, #100, 20	; 0x64000
   11e34:	ldr	pc, [ip, #556]!	; 0x22c

00011e38 <umask@plt>:
   11e38:	add	ip, pc, #0, 12
   11e3c:	add	ip, ip, #100, 20	; 0x64000
   11e40:	ldr	pc, [ip, #548]!	; 0x224

00011e44 <timer_settime@plt>:
   11e44:	add	ip, pc, #0, 12
   11e48:	add	ip, ip, #100, 20	; 0x64000
   11e4c:	ldr	pc, [ip, #540]!	; 0x21c

00011e50 <putchar@plt>:
   11e50:	add	ip, pc, #0, 12
   11e54:	add	ip, ip, #100, 20	; 0x64000
   11e58:	ldr	pc, [ip, #532]!	; 0x214

00011e5c <timer_create@plt>:
   11e5c:	add	ip, pc, #0, 12
   11e60:	add	ip, ip, #100, 20	; 0x64000
   11e64:	ldr	pc, [ip, #524]!	; 0x20c

00011e68 <puts@plt>:
   11e68:	add	ip, pc, #0, 12
   11e6c:	add	ip, ip, #100, 20	; 0x64000
   11e70:	ldr	pc, [ip, #516]!	; 0x204

00011e74 <freeifaddrs@plt>:
   11e74:	add	ip, pc, #0, 12
   11e78:	add	ip, ip, #100, 20	; 0x64000
   11e7c:	ldr	pc, [ip, #508]!	; 0x1fc

00011e80 <__libc_start_main@plt>:
   11e80:	add	ip, pc, #0, 12
   11e84:	add	ip, ip, #100, 20	; 0x64000
   11e88:	ldr	pc, [ip, #500]!	; 0x1f4

00011e8c <__gmon_start__@plt>:
   11e8c:	add	ip, pc, #0, 12
   11e90:	add	ip, ip, #100, 20	; 0x64000
   11e94:	ldr	pc, [ip, #492]!	; 0x1ec

00011e98 <capget@plt>:
   11e98:	add	ip, pc, #0, 12
   11e9c:	add	ip, ip, #100, 20	; 0x64000
   11ea0:	ldr	pc, [ip, #484]!	; 0x1e4

00011ea4 <strchr@plt>:
   11ea4:	add	ip, pc, #0, 12
   11ea8:	add	ip, ip, #100, 20	; 0x64000
   11eac:	ldr	pc, [ip, #476]!	; 0x1dc

00011eb0 <__errno_location@plt>:
   11eb0:	add	ip, pc, #0, 12
   11eb4:	add	ip, ip, #100, 20	; 0x64000
   11eb8:	ldr	pc, [ip, #468]!	; 0x1d4

00011ebc <setsid@plt>:
   11ebc:	add	ip, pc, #0, 12
   11ec0:	add	ip, ip, #100, 20	; 0x64000
   11ec4:	ldr	pc, [ip, #460]!	; 0x1cc

00011ec8 <sigemptyset@plt>:
   11ec8:	add	ip, pc, #0, 12
   11ecc:	add	ip, ip, #100, 20	; 0x64000
   11ed0:	ldr	pc, [ip, #452]!	; 0x1c4

00011ed4 <getsockname@plt>:
   11ed4:	add	ip, pc, #0, 12
   11ed8:	add	ip, ip, #100, 20	; 0x64000
   11edc:	ldr	pc, [ip, #444]!	; 0x1bc

00011ee0 <clock_gettime@plt>:
   11ee0:	add	ip, pc, #0, 12
   11ee4:	add	ip, ip, #100, 20	; 0x64000
   11ee8:	ldr	pc, [ip, #436]!	; 0x1b4

00011eec <cfg_getsec@plt>:
   11eec:	add	ip, pc, #0, 12
   11ef0:	add	ip, ip, #100, 20	; 0x64000
   11ef4:	ldr	pc, [ip, #428]!	; 0x1ac

00011ef8 <dirname@plt>:
   11ef8:	add	ip, pc, #0, 12
   11efc:	add	ip, ip, #100, 20	; 0x64000
   11f00:	ldr	pc, [ip, #420]!	; 0x1a4

00011f04 <pipe@plt>:
   11f04:	add	ip, pc, #0, 12
   11f08:	add	ip, ip, #100, 20	; 0x64000
   11f0c:	ldr	pc, [ip, #412]!	; 0x19c

00011f10 <free@plt>:
   11f10:	add	ip, pc, #0, 12
   11f14:	add	ip, ip, #100, 20	; 0x64000
   11f18:	ldr	pc, [ip, #404]!	; 0x194

00011f1c <close@plt>:
   11f1c:	add	ip, pc, #0, 12
   11f20:	add	ip, ip, #100, 20	; 0x64000
   11f24:	ldr	pc, [ip, #396]!	; 0x18c

00011f28 <sendto@plt>:
   11f28:	add	ip, pc, #0, 12
   11f2c:	add	ip, ip, #100, 20	; 0x64000
   11f30:	ldr	pc, [ip, #388]!	; 0x184

00011f34 <memcpy@plt>:
   11f34:	add	ip, pc, #0, 12
   11f38:	add	ip, ip, #100, 20	; 0x64000
   11f3c:	ldr	pc, [ip, #380]!	; 0x17c

00011f40 <timer_delete@plt>:
   11f40:	add	ip, pc, #0, 12
   11f44:	add	ip, ip, #100, 20	; 0x64000
   11f48:	ldr	pc, [ip, #372]!	; 0x174

00011f4c <strncpy@plt>:
   11f4c:	add	ip, pc, #0, 12
   11f50:	add	ip, ip, #100, 20	; 0x64000
   11f54:	ldr	pc, [ip, #364]!	; 0x16c

00011f58 <zmq_bind@plt>:
   11f58:	add	ip, pc, #0, 12
   11f5c:	add	ip, ip, #100, 20	; 0x64000
   11f60:	ldr	pc, [ip, #356]!	; 0x164

00011f64 <syslog@plt>:
   11f64:	add	ip, pc, #0, 12
   11f68:	add	ip, ip, #100, 20	; 0x64000
   11f6c:	ldr	pc, [ip, #348]!	; 0x15c

00011f70 <access@plt>:
   11f70:	add	ip, pc, #0, 12
   11f74:	add	ip, ip, #100, 20	; 0x64000
   11f78:	ldr	pc, [ip, #340]!	; 0x154

00011f7c <open@plt>:
   11f7c:	add	ip, pc, #0, 12
   11f80:	add	ip, ip, #100, 20	; 0x64000
   11f84:	ldr	pc, [ip, #332]!	; 0x14c

00011f88 <xmlNodeGetContent@plt>:
   11f88:	add	ip, pc, #0, 12
   11f8c:	add	ip, ip, #100, 20	; 0x64000
   11f90:	ldr	pc, [ip, #324]!	; 0x144

00011f94 <strcpy@plt>:
   11f94:	add	ip, pc, #0, 12
   11f98:	add	ip, ip, #100, 20	; 0x64000
   11f9c:	ldr	pc, [ip, #316]!	; 0x13c

00011fa0 <fork@plt>:
   11fa0:	add	ip, pc, #0, 12
   11fa4:	add	ip, ip, #100, 20	; 0x64000
   11fa8:	ldr	pc, [ip, #308]!	; 0x134

00011fac <signal@plt>:
   11fac:	add	ip, pc, #0, 12
   11fb0:	add	ip, ip, #100, 20	; 0x64000
   11fb4:	ldr	pc, [ip, #300]!	; 0x12c

00011fb8 <zmq_send@plt>:
   11fb8:	add	ip, pc, #0, 12
   11fbc:	add	ip, ip, #100, 20	; 0x64000
   11fc0:	ldr	pc, [ip, #292]!	; 0x124

00011fc4 <gettimeofday@plt>:
   11fc4:	add	ip, pc, #0, 12
   11fc8:	add	ip, ip, #100, 20	; 0x64000
   11fcc:	ldr	pc, [ip, #284]!	; 0x11c

00011fd0 <srandom@plt>:
   11fd0:	add	ip, pc, #0, 12
   11fd4:	add	ip, ip, #100, 20	; 0x64000
   11fd8:	ldr	pc, [ip, #276]!	; 0x114

00011fdc <zmq_poll@plt>:
   11fdc:	add	ip, pc, #0, 12
   11fe0:	add	ip, ip, #100, 20	; 0x64000
   11fe4:	ldr	pc, [ip, #268]!	; 0x10c

00011fe8 <malloc@plt>:
   11fe8:	add	ip, pc, #0, 12
   11fec:	add	ip, ip, #100, 20	; 0x64000
   11ff0:	ldr	pc, [ip, #260]!	; 0x104

00011ff4 <zmq_close@plt>:
   11ff4:	add	ip, pc, #0, 12
   11ff8:	add	ip, ip, #100, 20	; 0x64000
   11ffc:	ldr	pc, [ip, #252]!	; 0xfc

00012000 <localtime@plt>:
   12000:	add	ip, pc, #0, 12
   12004:	add	ip, ip, #100, 20	; 0x64000
   12008:	ldr	pc, [ip, #244]!	; 0xf4

0001200c <getprotobyname@plt>:
   1200c:	add	ip, pc, #0, 12
   12010:	add	ip, ip, #100, 20	; 0x64000
   12014:	ldr	pc, [ip, #236]!	; 0xec

00012018 <zmq_ctx_new@plt>:
   12018:	add	ip, pc, #0, 12
   1201c:	add	ip, ip, #100, 20	; 0x64000
   12020:	ldr	pc, [ip, #228]!	; 0xe4

00012024 <fcntl@plt>:
   12024:	add	ip, pc, #0, 12
   12028:	add	ip, ip, #100, 20	; 0x64000
   1202c:	ldr	pc, [ip, #220]!	; 0xdc

00012030 <strdup@plt>:
   12030:	add	ip, pc, #0, 12
   12034:	add	ip, ip, #100, 20	; 0x64000
   12038:	ldr	pc, [ip, #212]!	; 0xd4

0001203c <strlen@plt>:
   1203c:	add	ip, pc, #0, 12
   12040:	add	ip, ip, #100, 20	; 0x64000
   12044:	ldr	pc, [ip, #204]!	; 0xcc

00012048 <chdir@plt>:
   12048:	add	ip, pc, #0, 12
   1204c:	add	ip, ip, #100, 20	; 0x64000
   12050:	ldr	pc, [ip, #196]!	; 0xc4

00012054 <gai_strerror@plt>:
   12054:	add	ip, pc, #0, 12
   12058:	add	ip, ip, #100, 20	; 0x64000
   1205c:	ldr	pc, [ip, #188]!	; 0xbc

00012060 <zmq_recv@plt>:
   12060:	add	ip, pc, #0, 12
   12064:	add	ip, ip, #100, 20	; 0x64000
   12068:	ldr	pc, [ip, #180]!	; 0xb4

0001206c <getaddrinfo@plt>:
   1206c:	add	ip, pc, #0, 12
   12070:	add	ip, ip, #100, 20	; 0x64000
   12074:	ldr	pc, [ip, #172]!	; 0xac

00012078 <getpid@plt>:
   12078:	add	ip, pc, #0, 12
   1207c:	add	ip, ip, #100, 20	; 0x64000
   12080:	ldr	pc, [ip, #164]!	; 0xa4

00012084 <select@plt>:
   12084:	add	ip, pc, #0, 12
   12088:	add	ip, ip, #100, 20	; 0x64000
   1208c:	ldr	pc, [ip, #156]!	; 0x9c

00012090 <xmlReadMemory@plt>:
   12090:	add	ip, pc, #0, 12
   12094:	add	ip, ip, #100, 20	; 0x64000
   12098:	ldr	pc, [ip, #148]!	; 0x94

0001209c <sprintf@plt>:
   1209c:	add	ip, pc, #0, 12
   120a0:	add	ip, ip, #100, 20	; 0x64000
   120a4:	ldr	pc, [ip, #140]!	; 0x8c

000120a8 <snprintf@plt>:
   120a8:	add	ip, pc, #0, 12
   120ac:	add	ip, ip, #100, 20	; 0x64000
   120b0:	ldr	pc, [ip, #132]!	; 0x84

000120b4 <fflush@plt>:
   120b4:	add	ip, pc, #0, 12
   120b8:	add	ip, ip, #100, 20	; 0x64000
   120bc:	ldr	pc, [ip, #124]!	; 0x7c

000120c0 <random@plt>:
   120c0:	add	ip, pc, #0, 12
   120c4:	add	ip, ip, #100, 20	; 0x64000
   120c8:	ldr	pc, [ip, #116]!	; 0x74

000120cc <xmlDocGetRootElement@plt>:
   120cc:	add	ip, pc, #0, 12
   120d0:	add	ip, ip, #100, 20	; 0x64000
   120d4:	ldr	pc, [ip, #108]!	; 0x6c

000120d8 <vsyslog@plt>:
   120d8:	add	ip, pc, #0, 12
   120dc:	add	ip, ip, #100, 20	; 0x64000
   120e0:	ldr	pc, [ip, #100]!	; 0x64

000120e4 <xmlStrEqual@plt>:
   120e4:	add	ip, pc, #0, 12
   120e8:	add	ip, ip, #100, 20	; 0x64000
   120ec:	ldr	pc, [ip, #92]!	; 0x5c

000120f0 <vfprintf@plt>:
   120f0:	add	ip, pc, #0, 12
   120f4:	add	ip, ip, #100, 20	; 0x64000
   120f8:	ldr	pc, [ip, #84]!	; 0x54

000120fc <strcmp@plt>:
   120fc:	add	ip, pc, #0, 12
   12100:	add	ip, ip, #100, 20	; 0x64000
   12104:	ldr	pc, [ip, #76]!	; 0x4c

00012108 <__ctype_tolower_loc@plt>:
   12108:	add	ip, pc, #0, 12
   1210c:	add	ip, ip, #100, 20	; 0x64000
   12110:	ldr	pc, [ip, #68]!	; 0x44

00012114 <zmq_strerror@plt>:
   12114:	add	ip, pc, #0, 12
   12118:	add	ip, ip, #100, 20	; 0x64000
   1211c:	ldr	pc, [ip, #60]!	; 0x3c

00012120 <cfg_size@plt>:
   12120:	add	ip, pc, #0, 12
   12124:	add	ip, ip, #100, 20	; 0x64000
   12128:	ldr	pc, [ip, #52]!	; 0x34

0001212c <memcmp@plt>:
   1212c:	add	ip, pc, #0, 12
   12130:	add	ip, ip, #100, 20	; 0x64000
   12134:	ldr	pc, [ip, #44]!	; 0x2c

00012138 <fgets_unlocked@plt>:
   12138:	add	ip, pc, #0, 12
   1213c:	add	ip, ip, #100, 20	; 0x64000
   12140:	ldr	pc, [ip, #36]!	; 0x24

00012144 <memset@plt>:
   12144:	add	ip, pc, #0, 12
   12148:	add	ip, ip, #100, 20	; 0x64000
   1214c:	ldr	pc, [ip, #28]!

00012150 <cfg_getnstr@plt>:
   12150:	add	ip, pc, #0, 12
   12154:	add	ip, ip, #100, 20	; 0x64000
   12158:	ldr	pc, [ip, #20]!

0001215c <if_nametoindex@plt>:
   1215c:	add	ip, pc, #0, 12
   12160:	add	ip, ip, #100, 20	; 0x64000
   12164:	ldr	pc, [ip, #12]!

00012168 <freopen@plt>:
   12168:	add	ip, pc, #0, 12
   1216c:	add	ip, ip, #100, 20	; 0x64000
   12170:	ldr	pc, [ip, #4]!

00012174 <time@plt>:
   12174:	add	ip, pc, #0, 12
   12178:	add	ip, ip, #405504	; 0x63000
   1217c:	ldr	pc, [ip, #4092]!	; 0xffc

00012180 <xmlFirstElementChild@plt>:
   12180:	add	ip, pc, #0, 12
   12184:	add	ip, ip, #405504	; 0x63000
   12188:	ldr	pc, [ip, #4084]!	; 0xff4

0001218c <cfg_getint@plt>:
   1218c:	add	ip, pc, #0, 12
   12190:	add	ip, ip, #405504	; 0x63000
   12194:	ldr	pc, [ip, #4076]!	; 0xfec

00012198 <cfg_getnsec@plt>:
   12198:	add	ip, pc, #0, 12
   1219c:	add	ip, ip, #405504	; 0x63000
   121a0:	ldr	pc, [ip, #4068]!	; 0xfe4

000121a4 <abort@plt>:
   121a4:	add	ip, pc, #0, 12
   121a8:	add	ip, ip, #405504	; 0x63000
   121ac:	ldr	pc, [ip, #4060]!	; 0xfdc

000121b0 <strtol@plt>:
   121b0:	add	ip, pc, #0, 12
   121b4:	add	ip, ip, #405504	; 0x63000
   121b8:	ldr	pc, [ip, #4052]!	; 0xfd4

000121bc <cfg_free@plt>:
   121bc:	add	ip, pc, #0, 12
   121c0:	add	ip, ip, #405504	; 0x63000
   121c4:	ldr	pc, [ip, #4044]!	; 0xfcc

000121c8 <cfg_getstr@plt>:
   121c8:	add	ip, pc, #0, 12
   121cc:	add	ip, ip, #405504	; 0x63000
   121d0:	ldr	pc, [ip, #4036]!	; 0xfc4

000121d4 <exit@plt>:
   121d4:	add	ip, pc, #0, 12
   121d8:	add	ip, ip, #405504	; 0x63000
   121dc:	ldr	pc, [ip, #4028]!	; 0xfbc

000121e0 <getnameinfo@plt>:
   121e0:	add	ip, pc, #0, 12
   121e4:	add	ip, ip, #405504	; 0x63000
   121e8:	ldr	pc, [ip, #4020]!	; 0xfb4

000121ec <inet_pton@plt>:
   121ec:	add	ip, pc, #0, 12
   121f0:	add	ip, ip, #405504	; 0x63000
   121f4:	ldr	pc, [ip, #4012]!	; 0xfac

000121f8 <xmlCharStrdup@plt>:
   121f8:	add	ip, pc, #0, 12
   121fc:	add	ip, ip, #405504	; 0x63000
   12200:	ldr	pc, [ip, #4004]!	; 0xfa4

00012204 <calloc@plt>:
   12204:	add	ip, pc, #0, 12
   12208:	add	ip, ip, #405504	; 0x63000
   1220c:	ldr	pc, [ip, #3996]!	; 0xf9c

00012210 <if_indextoname@plt>:
   12210:	add	ip, pc, #0, 12
   12214:	add	ip, ip, #405504	; 0x63000
   12218:	ldr	pc, [ip, #3988]!	; 0xf94

0001221c <__ctype_toupper_loc@plt>:
   1221c:	add	ip, pc, #0, 12
   12220:	add	ip, ip, #405504	; 0x63000
   12224:	ldr	pc, [ip, #3980]!	; 0xf8c

00012228 <realloc@plt>:
   12228:	add	ip, pc, #0, 12
   1222c:	add	ip, ip, #405504	; 0x63000
   12230:	ldr	pc, [ip, #3972]!	; 0xf84

00012234 <zmq_ctx_destroy@plt>:
   12234:	add	ip, pc, #0, 12
   12238:	add	ip, ip, #405504	; 0x63000
   1223c:	ldr	pc, [ip, #3964]!	; 0xf7c

00012240 <xmlNextElementSibling@plt>:
   12240:	add	ip, pc, #0, 12
   12244:	add	ip, ip, #405504	; 0x63000
   12248:	ldr	pc, [ip, #3956]!	; 0xf74

0001224c <setsockopt@plt>:
   1224c:	add	ip, pc, #0, 12
   12250:	add	ip, ip, #405504	; 0x63000
   12254:	ldr	pc, [ip, #3948]!	; 0xf6c

00012258 <xmlFreeDoc@plt>:
   12258:	add	ip, pc, #0, 12
   1225c:	add	ip, ip, #405504	; 0x63000
   12260:	ldr	pc, [ip, #3940]!	; 0xf64

00012264 <recv@plt>:
   12264:	add	ip, pc, #0, 12
   12268:	add	ip, ip, #405504	; 0x63000
   1226c:	ldr	pc, [ip, #3932]!	; 0xf5c

00012270 <read@plt>:
   12270:	add	ip, pc, #0, 12
   12274:	add	ip, ip, #405504	; 0x63000
   12278:	ldr	pc, [ip, #3924]!	; 0xf54

0001227c <strtok@plt>:
   1227c:	add	ip, pc, #0, 12
   12280:	add	ip, ip, #405504	; 0x63000
   12284:	ldr	pc, [ip, #3916]!	; 0xf4c

00012288 <fopen@plt>:
   12288:	add	ip, pc, #0, 12
   1228c:	add	ip, ip, #405504	; 0x63000
   12290:	ldr	pc, [ip, #3908]!	; 0xf44

00012294 <zmq_connect@plt>:
   12294:	add	ip, pc, #0, 12
   12298:	add	ip, ip, #405504	; 0x63000
   1229c:	ldr	pc, [ip, #3900]!	; 0xf3c

000122a0 <ioctl@plt>:
   122a0:	add	ip, pc, #0, 12
   122a4:	add	ip, ip, #405504	; 0x63000
   122a8:	ldr	pc, [ip, #3892]!	; 0xf34

000122ac <fputs@plt>:
   122ac:	add	ip, pc, #0, 12
   122b0:	add	ip, ip, #405504	; 0x63000
   122b4:	ldr	pc, [ip, #3884]!	; 0xf2c

000122b8 <cfg_getbool@plt>:
   122b8:	add	ip, pc, #0, 12
   122bc:	add	ip, ip, #405504	; 0x63000
   122c0:	ldr	pc, [ip, #3876]!	; 0xf24

000122c4 <cfg_init@plt>:
   122c4:	add	ip, pc, #0, 12
   122c8:	add	ip, ip, #405504	; 0x63000
   122cc:	ldr	pc, [ip, #3868]!	; 0xf1c

000122d0 <nanosleep@plt>:
   122d0:	add	ip, pc, #0, 12
   122d4:	add	ip, ip, #405504	; 0x63000
   122d8:	ldr	pc, [ip, #3860]!	; 0xf14

000122dc <bcmp@plt>:
   122dc:	add	ip, pc, #0, 12
   122e0:	add	ip, ip, #405504	; 0x63000
   122e4:	ldr	pc, [ip, #3852]!	; 0xf0c

Disassembly of section .text:

000122f0 <.text>:
   122f0:	mov	fp, #0
   122f4:	mov	lr, #0
   122f8:	pop	{r1}		; (ldr r1, [sp], #4)
   122fc:	mov	r2, sp
   12300:	push	{r2}		; (str r2, [sp, #-4]!)
   12304:	push	{r0}		; (str r0, [sp, #-4]!)
   12308:	ldr	ip, [pc, #16]	; 12320 <bcmp@plt+0x44>
   1230c:	push	{ip}		; (str ip, [sp, #-4]!)
   12310:	ldr	r0, [pc, #12]	; 12324 <bcmp@plt+0x48>
   12314:	ldr	r3, [pc, #12]	; 12328 <bcmp@plt+0x4c>
   12318:	bl	11e80 <__libc_start_main@plt>
   1231c:	bl	121a4 <abort@plt>
   12320:	andeq	r5, r5, r8, ror ip
   12324:	andeq	lr, r4, r8, lsl #17
   12328:	andeq	r5, r5, r8, lsl ip
   1232c:	ldr	r3, [pc, #20]	; 12348 <bcmp@plt+0x6c>
   12330:	ldr	r2, [pc, #20]	; 1234c <bcmp@plt+0x70>
   12334:	add	r3, pc, r3
   12338:	ldr	r2, [r3, r2]
   1233c:	cmp	r2, #0
   12340:	bxeq	lr
   12344:	b	11e8c <__gmon_start__@plt>
   12348:	andeq	r3, r6, r4, asr #25
   1234c:	andeq	r0, r0, r8, ror r2
   12350:	ldr	r0, [pc, #24]	; 12370 <bcmp@plt+0x94>
   12354:	ldr	r3, [pc, #24]	; 12374 <bcmp@plt+0x98>
   12358:	cmp	r3, r0
   1235c:	bxeq	lr
   12360:	ldr	r3, [pc, #16]	; 12378 <bcmp@plt+0x9c>
   12364:	cmp	r3, #0
   12368:	bxeq	lr
   1236c:	bx	r3
   12370:	andeq	r8, r7, r0, lsl fp
   12374:	andeq	r8, r7, r0, lsl fp
   12378:	andeq	r0, r0, r0
   1237c:	ldr	r0, [pc, #36]	; 123a8 <bcmp@plt+0xcc>
   12380:	ldr	r1, [pc, #36]	; 123ac <bcmp@plt+0xd0>
   12384:	sub	r1, r1, r0
   12388:	asr	r1, r1, #2
   1238c:	add	r1, r1, r1, lsr #31
   12390:	asrs	r1, r1, #1
   12394:	bxeq	lr
   12398:	ldr	r3, [pc, #16]	; 123b0 <bcmp@plt+0xd4>
   1239c:	cmp	r3, #0
   123a0:	bxeq	lr
   123a4:	bx	r3
   123a8:	andeq	r8, r7, r0, lsl fp
   123ac:	andeq	r8, r7, r0, lsl fp
   123b0:	andeq	r0, r0, r0
   123b4:	push	{r4, lr}
   123b8:	ldr	r4, [pc, #24]	; 123d8 <bcmp@plt+0xfc>
   123bc:	ldrb	r3, [r4]
   123c0:	cmp	r3, #0
   123c4:	popne	{r4, pc}
   123c8:	bl	12350 <bcmp@plt+0x74>
   123cc:	mov	r3, #1
   123d0:	strb	r3, [r4]
   123d4:	pop	{r4, pc}
   123d8:	andeq	r8, r7, r0, lsl fp
   123dc:	b	1237c <bcmp@plt+0xa0>
   123e0:	push	{fp, lr}
   123e4:	mov	fp, sp
   123e8:	ldr	r0, [pc, #60]	; 1242c <bcmp@plt+0x150>
   123ec:	ldr	r1, [pc, #60]	; 12430 <bcmp@plt+0x154>
   123f0:	ldr	r2, [pc, #60]	; 12434 <bcmp@plt+0x158>
   123f4:	add	r0, pc, r0
   123f8:	add	r1, pc, r1
   123fc:	add	r2, pc, r2
   12400:	bl	11d9c <printf@plt>
   12404:	ldr	r0, [pc, #44]	; 12438 <bcmp@plt+0x15c>
   12408:	ldr	r0, [pc, r0]
   1240c:	ldr	r1, [r0]
   12410:	ldrb	r0, [r1]
   12414:	cmp	r0, #0
   12418:	popeq	{fp, pc}
   1241c:	ldr	r0, [pc, #24]	; 1243c <bcmp@plt+0x160>
   12420:	add	r0, pc, r0
   12424:	pop	{fp, lr}
   12428:	b	11d9c <printf@plt>
   1242c:	andeq	r3, r4, pc, ror sl
   12430:	andeq	r3, r4, r1, asr #20
   12434:	ldrdeq	pc, [r4], -r1
   12438:	andeq	r3, r6, r4, lsr lr
   1243c:			; <UNDEFINED> instruction: 0x0004d8b5
   12440:	push	{r4, sl, fp, lr}
   12444:	add	fp, sp, #8
   12448:	ldr	r0, [pc, #216]	; 12528 <bcmp@plt+0x24c>
   1244c:	ldr	r1, [pc, #216]	; 1252c <bcmp@plt+0x250>
   12450:	ldr	r2, [pc, #216]	; 12530 <bcmp@plt+0x254>
   12454:	add	r0, pc, r0
   12458:	add	r1, pc, r1
   1245c:	add	r2, pc, r2
   12460:	bl	11d9c <printf@plt>
   12464:	ldr	r0, [pc, #200]	; 12534 <bcmp@plt+0x258>
   12468:	ldr	r0, [pc, r0]
   1246c:	ldr	r1, [r0]
   12470:	ldrb	r0, [r1]
   12474:	cmp	r0, #0
   12478:	beq	12488 <bcmp@plt+0x1ac>
   1247c:	ldr	r0, [pc, #180]	; 12538 <bcmp@plt+0x25c>
   12480:	add	r0, pc, r0
   12484:	bl	11d9c <printf@plt>
   12488:	ldr	r0, [pc, #172]	; 1253c <bcmp@plt+0x260>
   1248c:	ldr	r0, [pc, r0]
   12490:	ldr	r1, [r0]
   12494:	ldrb	r0, [r1]
   12498:	cmp	r0, #0
   1249c:	beq	124ac <bcmp@plt+0x1d0>
   124a0:	ldr	r0, [pc, #152]	; 12540 <bcmp@plt+0x264>
   124a4:	add	r0, pc, r0
   124a8:	bl	11d9c <printf@plt>
   124ac:	ldr	r0, [pc, #144]	; 12544 <bcmp@plt+0x268>
   124b0:	ldr	r0, [pc, r0]
   124b4:	ldr	r1, [r0]
   124b8:	ldrb	r0, [r1]
   124bc:	cmp	r0, #0
   124c0:	beq	124d0 <bcmp@plt+0x1f4>
   124c4:	ldr	r0, [pc, #124]	; 12548 <bcmp@plt+0x26c>
   124c8:	add	r0, pc, r0
   124cc:	bl	11d9c <printf@plt>
   124d0:	mov	r0, #10
   124d4:	bl	11e50 <putchar@plt>
   124d8:	ldr	r0, [pc, #108]	; 1254c <bcmp@plt+0x270>
   124dc:	ldr	r0, [pc, r0]
   124e0:	ldr	r1, [r0]
   124e4:	ldrb	r0, [r1]
   124e8:	cmp	r0, #0
   124ec:	beq	124fc <bcmp@plt+0x220>
   124f0:	ldr	r0, [pc, #88]	; 12550 <bcmp@plt+0x274>
   124f4:	add	r0, pc, r0
   124f8:	bl	11d9c <printf@plt>
   124fc:	ldr	r1, [pc, #80]	; 12554 <bcmp@plt+0x278>
   12500:	ldr	r1, [pc, r1]
   12504:	ldr	r0, [r1]
   12508:	cmp	r0, #0
   1250c:	popeq	{r4, sl, fp, pc}
   12510:	add	r4, r1, #4
   12514:	bl	11e68 <puts@plt>
   12518:	ldr	r0, [r4], #4
   1251c:	cmp	r0, #0
   12520:	bne	12514 <bcmp@plt+0x238>
   12524:	pop	{r4, sl, fp, pc}
   12528:	andeq	r3, r4, pc, lsl sl
   1252c:	andeq	r3, r4, r1, ror #19
   12530:	andeq	pc, r4, r1, ror pc	; <UNPREDICTABLE>
   12534:	ldrdeq	r3, [r6], -r4
   12538:	andeq	sp, r4, r5, asr r8
   1253c:	andeq	r3, r6, r4, lsl #27
   12540:	andeq	sp, r4, r1, lsr r8
   12544:	andeq	r3, r6, r8, lsr lr
   12548:	andeq	sp, r4, sp, lsl #16
   1254c:	andeq	r3, r6, r0, asr sp
   12550:	andeq	r3, r4, ip, ror #19
   12554:	strdeq	r3, [r6], -r4
   12558:	vmov.i32	q8, #0	; 0x00000000
   1255c:	mov	r1, #0
   12560:	mvn	r2, #0
   12564:	str	r1, [r0, #40]	; 0x28
   12568:	str	r1, [r0, #36]	; 0x24
   1256c:	str	r1, [r0, #24]
   12570:	str	r2, [r0, #20]
   12574:	str	r1, [r0, #12]
   12578:	add	r1, r0, #60	; 0x3c
   1257c:	str	r2, [r0, #8]
   12580:	vst1.32	{d16-d17}, [r1]
   12584:	add	r1, r0, #48	; 0x30
   12588:	vst1.32	{d16-d17}, [r1]
   1258c:	ldr	r1, [pc, #52]	; 125c8 <bcmp@plt+0x2ec>
   12590:	ldr	r1, [pc, r1]
   12594:	ldr	r2, [r1]
   12598:	str	r2, [r0]
   1259c:	ldr	r2, [r1, #4]
   125a0:	str	r2, [r0, #4]
   125a4:	ldr	r2, [r1, #12]
   125a8:	str	r2, [r0, #16]
   125ac:	ldr	r2, [r1, #16]
   125b0:	str	r2, [r0, #28]
   125b4:	ldr	r2, [r1, #20]
   125b8:	str	r2, [r0, #32]
   125bc:	ldr	r1, [r1, #24]
   125c0:	str	r1, [r0, #44]	; 0x2c
   125c4:	bx	lr
   125c8:	andeq	r3, r6, r4, ror #24
   125cc:	nop	{0}
   125d0:	cmp	r0, #0
   125d4:	bxeq	lr
   125d8:	add	r1, pc, #16
   125dc:	vld1.64	{d16-d17}, [r1 :128]
   125e0:	mov	r1, #1
   125e4:	vst1.32	{d16-d17}, [r0]!
   125e8:	str	r1, [r0]
   125ec:	bx	lr
   125f0:	andeq	r0, r0, r0
   125f4:	andeq	r0, r0, r1
   125f8:	andeq	r0, r0, r1
   125fc:	andeq	r0, r0, r0
   12600:	push	{fp, lr}
   12604:	mov	fp, sp
   12608:	mov	r0, #20
   1260c:	bl	11fe8 <malloc@plt>
   12610:	cmp	r0, #0
   12614:	popeq	{fp, pc}
   12618:	add	r1, pc, #32
   1261c:	mov	r2, #1
   12620:	vld1.64	{d16-d17}, [r1 :128]
   12624:	mov	r1, r0
   12628:	vst1.32	{d16-d17}, [r1]!
   1262c:	str	r2, [r1]
   12630:	pop	{fp, pc}
   12634:	nop	{0}
   12638:	nop	{0}
   1263c:	nop	{0}
   12640:	andeq	r0, r0, r0
   12644:	andeq	r0, r0, r1
   12648:	andeq	r0, r0, r1
   1264c:	andeq	r0, r0, r0
   12650:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12654:	add	fp, sp, #28
   12658:	sub	sp, sp, #12
   1265c:	cmp	r0, #0
   12660:	beq	12794 <bcmp@plt+0x4b8>
   12664:	mov	r8, r0
   12668:	ldr	r0, [r1, #48]	; 0x30
   1266c:	mov	r5, r1
   12670:	cmp	r0, #0
   12674:	beq	12690 <bcmp@plt+0x3b4>
   12678:	ldr	r1, [pc, #780]	; 1298c <bcmp@plt+0x6b0>
   1267c:	ldr	r2, [pc, #780]	; 12990 <bcmp@plt+0x6b4>
   12680:	mov	r0, r8
   12684:	add	r1, pc, r1
   12688:	add	r2, pc, r2
   1268c:	bl	11d48 <fprintf@plt>
   12690:	ldr	r0, [r5, #52]	; 0x34
   12694:	cmp	r0, #0
   12698:	beq	126b4 <bcmp@plt+0x3d8>
   1269c:	ldr	r1, [pc, #752]	; 12994 <bcmp@plt+0x6b8>
   126a0:	ldr	r2, [pc, #752]	; 12998 <bcmp@plt+0x6bc>
   126a4:	mov	r0, r8
   126a8:	add	r1, pc, r1
   126ac:	add	r2, pc, r2
   126b0:	bl	11d48 <fprintf@plt>
   126b4:	ldr	r0, [r5, #56]	; 0x38
   126b8:	cmp	r0, #0
   126bc:	beq	127ec <bcmp@plt+0x510>
   126c0:	ldr	r6, [r5, #12]
   126c4:	cmp	r6, #0
   126c8:	beq	1274c <bcmp@plt+0x470>
   126cc:	mov	r0, r6
   126d0:	bl	1203c <strlen@plt>
   126d4:	ldr	sl, [pc, #704]	; 1299c <bcmp@plt+0x6c0>
   126d8:	ldr	sl, [pc, sl]
   126dc:	ldr	r4, [sl]
   126e0:	cmp	r4, #0
   126e4:	beq	127d0 <bcmp@plt+0x4f4>
   126e8:	str	r5, [sp, #8]
   126ec:	str	r8, [sp, #4]
   126f0:	mov	r7, r0
   126f4:	mov	r9, #0
   126f8:	mov	r8, #0
   126fc:	mov	r5, #0
   12700:	b	12718 <bcmp@plt+0x43c>
   12704:	add	r0, sl, r5, lsl #2
   12708:	add	r5, r5, #1
   1270c:	ldr	r4, [r0, #4]
   12710:	cmp	r4, #0
   12714:	beq	12768 <bcmp@plt+0x48c>
   12718:	mov	r0, r6
   1271c:	mov	r1, r4
   12720:	mov	r2, r7
   12724:	bl	11de4 <strncmp@plt>
   12728:	cmp	r0, #0
   1272c:	bne	12704 <bcmp@plt+0x428>
   12730:	mov	r0, r4
   12734:	bl	1203c <strlen@plt>
   12738:	cmp	r0, r7
   1273c:	beq	127bc <bcmp@plt+0x4e0>
   12740:	add	r8, r8, #1
   12744:	mov	r9, r5
   12748:	b	12704 <bcmp@plt+0x428>
   1274c:	ldr	r1, [pc, #600]	; 129ac <bcmp@plt+0x6d0>
   12750:	ldr	r2, [pc, #600]	; 129b0 <bcmp@plt+0x6d4>
   12754:	mov	r0, r8
   12758:	add	r1, pc, r1
   1275c:	add	r2, pc, r2
   12760:	bl	11d48 <fprintf@plt>
   12764:	b	127ec <bcmp@plt+0x510>
   12768:	cmp	r8, #1
   1276c:	ldr	r8, [sp, #4]
   12770:	ldr	r5, [sp, #8]
   12774:	bne	127d0 <bcmp@plt+0x4f4>
   12778:	cmp	r9, #0
   1277c:	bmi	127d0 <bcmp@plt+0x4f4>
   12780:	ldr	r0, [sl, r9, lsl #2]
   12784:	str	r0, [sp]
   12788:	ldr	r1, [pc, #528]	; 129a0 <bcmp@plt+0x6c4>
   1278c:	add	r1, pc, r1
   12790:	b	127d8 <bcmp@plt+0x4fc>
   12794:	ldr	r0, [pc, #484]	; 12980 <bcmp@plt+0x6a4>
   12798:	ldr	r0, [pc, r0]
   1279c:	ldr	r0, [r0]
   127a0:	ldr	r1, [pc, #476]	; 12984 <bcmp@plt+0x6a8>
   127a4:	ldr	r2, [pc, #476]	; 12988 <bcmp@plt+0x6ac>
   127a8:	add	r1, pc, r1
   127ac:	add	r2, pc, r2
   127b0:	bl	11d48 <fprintf@plt>
   127b4:	mov	r6, #1
   127b8:	b	12974 <bcmp@plt+0x698>
   127bc:	mov	r9, r5
   127c0:	ldr	r8, [sp, #4]
   127c4:	ldr	r5, [sp, #8]
   127c8:	cmp	r9, #0
   127cc:	bpl	12780 <bcmp@plt+0x4a4>
   127d0:	ldr	r1, [pc, #460]	; 129a4 <bcmp@plt+0x6c8>
   127d4:	add	r1, pc, r1
   127d8:	ldr	r2, [pc, #456]	; 129a8 <bcmp@plt+0x6cc>
   127dc:	mov	r0, r8
   127e0:	mov	r3, r6
   127e4:	add	r2, pc, r2
   127e8:	bl	11d48 <fprintf@plt>
   127ec:	ldr	r0, [r5, #60]	; 0x3c
   127f0:	cmp	r0, #0
   127f4:	beq	12900 <bcmp@plt+0x624>
   127f8:	ldr	r6, [r5, #24]
   127fc:	cmp	r6, #0
   12800:	beq	12888 <bcmp@plt+0x5ac>
   12804:	mov	r0, r6
   12808:	mov	r9, r8
   1280c:	str	r5, [sp, #8]
   12810:	bl	1203c <strlen@plt>
   12814:	ldr	sl, [pc, #408]	; 129b4 <bcmp@plt+0x6d8>
   12818:	ldr	sl, [pc, sl]
   1281c:	ldr	r4, [sl]
   12820:	cmp	r4, #0
   12824:	beq	128dc <bcmp@plt+0x600>
   12828:	str	r9, [sp, #4]
   1282c:	mov	r7, r0
   12830:	mov	r8, #0
   12834:	mov	r9, #0
   12838:	mov	r5, #0
   1283c:	b	12854 <bcmp@plt+0x578>
   12840:	add	r0, sl, r5, lsl #2
   12844:	add	r5, r5, #1
   12848:	ldr	r4, [r0, #4]
   1284c:	cmp	r4, #0
   12850:	beq	128a4 <bcmp@plt+0x5c8>
   12854:	mov	r0, r6
   12858:	mov	r1, r4
   1285c:	mov	r2, r7
   12860:	bl	11de4 <strncmp@plt>
   12864:	cmp	r0, #0
   12868:	bne	12840 <bcmp@plt+0x564>
   1286c:	mov	r0, r4
   12870:	bl	1203c <strlen@plt>
   12874:	cmp	r0, r7
   12878:	beq	128cc <bcmp@plt+0x5f0>
   1287c:	add	r9, r9, #1
   12880:	mov	r8, r5
   12884:	b	12840 <bcmp@plt+0x564>
   12888:	ldr	r1, [pc, #308]	; 129c4 <bcmp@plt+0x6e8>
   1288c:	ldr	r2, [pc, #308]	; 129c8 <bcmp@plt+0x6ec>
   12890:	mov	r0, r8
   12894:	add	r1, pc, r1
   12898:	add	r2, pc, r2
   1289c:	bl	11d48 <fprintf@plt>
   128a0:	b	12900 <bcmp@plt+0x624>
   128a4:	cmp	r9, #1
   128a8:	ldr	r9, [sp, #4]
   128ac:	bne	128dc <bcmp@plt+0x600>
   128b0:	cmp	r8, #0
   128b4:	bmi	128dc <bcmp@plt+0x600>
   128b8:	ldr	r0, [sl, r8, lsl #2]
   128bc:	str	r0, [sp]
   128c0:	ldr	r1, [pc, #240]	; 129b8 <bcmp@plt+0x6dc>
   128c4:	add	r1, pc, r1
   128c8:	b	128e4 <bcmp@plt+0x608>
   128cc:	ldr	r9, [sp, #4]
   128d0:	mov	r8, r5
   128d4:	cmp	r8, #0
   128d8:	bpl	128b8 <bcmp@plt+0x5dc>
   128dc:	ldr	r1, [pc, #216]	; 129bc <bcmp@plt+0x6e0>
   128e0:	add	r1, pc, r1
   128e4:	ldr	r2, [pc, #212]	; 129c0 <bcmp@plt+0x6e4>
   128e8:	mov	r0, r9
   128ec:	mov	r3, r6
   128f0:	mov	r8, r9
   128f4:	add	r2, pc, r2
   128f8:	bl	11d48 <fprintf@plt>
   128fc:	ldr	r5, [sp, #8]
   12900:	ldr	r0, [r5, #64]	; 0x40
   12904:	cmp	r0, #0
   12908:	beq	12924 <bcmp@plt+0x648>
   1290c:	ldr	r1, [pc, #184]	; 129cc <bcmp@plt+0x6f0>
   12910:	ldr	r2, [pc, #184]	; 129d0 <bcmp@plt+0x6f4>
   12914:	mov	r0, r8
   12918:	add	r1, pc, r1
   1291c:	add	r2, pc, r2
   12920:	bl	11d48 <fprintf@plt>
   12924:	ldr	r0, [r5, #68]	; 0x44
   12928:	mov	r6, #0
   1292c:	cmp	r0, #0
   12930:	beq	12974 <bcmp@plt+0x698>
   12934:	ldr	r3, [r5, #40]	; 0x28
   12938:	cmp	r3, #0
   1293c:	beq	1295c <bcmp@plt+0x680>
   12940:	ldr	r1, [pc, #140]	; 129d4 <bcmp@plt+0x6f8>
   12944:	ldr	r2, [pc, #140]	; 129d8 <bcmp@plt+0x6fc>
   12948:	mov	r0, r8
   1294c:	add	r1, pc, r1
   12950:	add	r2, pc, r2
   12954:	bl	11d48 <fprintf@plt>
   12958:	b	12974 <bcmp@plt+0x698>
   1295c:	ldr	r1, [pc, #120]	; 129dc <bcmp@plt+0x700>
   12960:	ldr	r2, [pc, #120]	; 129e0 <bcmp@plt+0x704>
   12964:	mov	r0, r8
   12968:	add	r1, pc, r1
   1296c:	add	r2, pc, r2
   12970:	bl	11d48 <fprintf@plt>
   12974:	mov	r0, r6
   12978:	sub	sp, fp, #28
   1297c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12980:	andeq	r3, r6, r8, lsl #24
   12984:	ldrdeq	r3, [r4], -r2
   12988:	andeq	r3, r4, sp, lsl #13
   1298c:	andeq	sp, r4, r2, asr r6
   12990:	andeq	r3, r4, r5, lsl r8
   12994:	andeq	sp, r4, lr, lsr #12
   12998:	strdeq	r1, [r5], -pc	; <UNPREDICTABLE>
   1299c:	andeq	r3, r6, ip, lsl #24
   129a0:	andeq	r3, r4, r9, asr r7
   129a4:	andeq	r3, r4, pc, lsl r7
   129a8:	andeq	r2, r5, r1, rrx
   129ac:	andeq	sp, r4, lr, ror r5
   129b0:	andeq	r2, r5, r9, ror #1
   129b4:	andeq	r3, r6, r8, lsr #22
   129b8:	andeq	r3, r4, r1, lsr #12
   129bc:	andeq	r3, r4, r3, lsl r6
   129c0:			; <UNDEFINED> instruction: 0x00049dbe
   129c4:	andeq	sp, r4, r2, asr #8
   129c8:	andeq	r9, r4, sl, lsl lr
   129cc:			; <UNDEFINED> instruction: 0x0004d3be
   129d0:	andeq	r3, r4, r6, lsl #11
   129d4:	andeq	r3, r4, r7, lsr #11
   129d8:	andeq	r3, r4, ip, asr r5
   129dc:	andeq	sp, r4, lr, ror #6
   129e0:	andeq	r3, r4, r0, asr #10
   129e4:	push	{r4, r5, r6, sl, fp, lr}
   129e8:	add	fp, sp, #16
   129ec:	mov	r5, r1
   129f0:	ldr	r1, [pc, #92]	; 12a54 <bcmp@plt+0x778>
   129f4:	mov	r4, r0
   129f8:	add	r1, pc, r1
   129fc:	bl	12288 <fopen@plt>
   12a00:	cmp	r0, #0
   12a04:	beq	12a28 <bcmp@plt+0x74c>
   12a08:	mov	r1, r5
   12a0c:	mov	r6, r0
   12a10:	bl	12650 <bcmp@plt+0x374>
   12a14:	mov	r4, r0
   12a18:	mov	r0, r6
   12a1c:	bl	11db4 <fclose@plt>
   12a20:	mov	r0, r4
   12a24:	pop	{r4, r5, r6, sl, fp, pc}
   12a28:	ldr	r0, [pc, #40]	; 12a58 <bcmp@plt+0x77c>
   12a2c:	mov	r3, r4
   12a30:	ldr	r0, [pc, r0]
   12a34:	ldr	r0, [r0]
   12a38:	ldr	r1, [pc, #28]	; 12a5c <bcmp@plt+0x780>
   12a3c:	ldr	r2, [pc, #28]	; 12a60 <bcmp@plt+0x784>
   12a40:	add	r1, pc, r1
   12a44:	add	r2, pc, r2
   12a48:	bl	11d48 <fprintf@plt>
   12a4c:	mov	r0, #1
   12a50:	pop	{r4, r5, r6, sl, fp, pc}
   12a54:	andeq	r3, r4, r0, asr #9
   12a58:	andeq	r3, r6, r0, ror r9
   12a5c:	andeq	r3, r4, sl, ror r4
   12a60:	strdeq	r3, [r4], -r5
   12a64:	push	{r4, sl, fp, lr}
   12a68:	add	fp, sp, #8
   12a6c:	mov	r4, r0
   12a70:	ldr	r0, [r0, #12]
   12a74:	cmp	r0, #0
   12a78:	beq	12a88 <bcmp@plt+0x7ac>
   12a7c:	bl	11f10 <free@plt>
   12a80:	mov	r0, #0
   12a84:	str	r0, [r4, #12]
   12a88:	ldr	r0, [r4, #24]
   12a8c:	cmp	r0, #0
   12a90:	beq	12aa0 <bcmp@plt+0x7c4>
   12a94:	bl	11f10 <free@plt>
   12a98:	mov	r0, #0
   12a9c:	str	r0, [r4, #24]
   12aa0:	ldr	r0, [r4, #36]	; 0x24
   12aa4:	cmp	r0, #0
   12aa8:	beq	12ab8 <bcmp@plt+0x7dc>
   12aac:	bl	11f10 <free@plt>
   12ab0:	mov	r0, #0
   12ab4:	str	r0, [r4, #36]	; 0x24
   12ab8:	ldr	r0, [r4, #40]	; 0x28
   12abc:	cmp	r0, #0
   12ac0:	beq	12ad0 <bcmp@plt+0x7f4>
   12ac4:	bl	11f10 <free@plt>
   12ac8:	mov	r0, #0
   12acc:	str	r0, [r4, #40]	; 0x28
   12ad0:	vmov.i32	q8, #0	; 0x00000000
   12ad4:	add	r0, r4, #60	; 0x3c
   12ad8:	vst1.32	{d16-d17}, [r0]
   12adc:	add	r0, r4, #48	; 0x30
   12ae0:	vst1.32	{d16-d17}, [r0]
   12ae4:	pop	{r4, sl, fp, pc}
   12ae8:	nop	{0}
   12aec:	nop	{0}
   12af0:	push	{r4, r5, fp, lr}
   12af4:	add	fp, sp, #8
   12af8:	sub	sp, sp, #24
   12afc:	mov	r5, r2
   12b00:	add	r2, pc, #56	; 0x38
   12b04:	add	r3, sp, #4
   12b08:	mov	r4, #1
   12b0c:	vld1.64	{d16-d17}, [r2 :128]
   12b10:	mov	r2, r3
   12b14:	vst1.32	{d16-d17}, [r2]!
   12b18:	str	r4, [r2]
   12b1c:	mov	r2, r5
   12b20:	bl	12bd4 <bcmp@plt+0x8f8>
   12b24:	cmp	r0, #1
   12b28:	subne	sp, fp, #8
   12b2c:	popne	{r4, r5, fp, pc}
   12b30:	mov	r0, r5
   12b34:	bl	12a64 <bcmp@plt+0x788>
   12b38:	mov	r0, #1
   12b3c:	bl	121d4 <exit@plt>
   12b40:	andeq	r0, r0, r0
   12b44:	andeq	r0, r0, r1
   12b48:	andeq	r0, r0, r1
   12b4c:	andeq	r0, r0, r0
   12b50:	push	{r4, sl, fp, lr}
   12b54:	add	fp, sp, #8
   12b58:	sub	sp, sp, #24
   12b5c:	mov	r4, r2
   12b60:	mov	r2, #1
   12b64:	str	r2, [sp, #20]
   12b68:	mov	r2, #0
   12b6c:	str	r2, [sp, #16]
   12b70:	ldr	r2, [fp, #12]
   12b74:	str	r3, [sp, #4]
   12b78:	add	r3, sp, #4
   12b7c:	str	r2, [sp, #12]
   12b80:	ldr	r2, [fp, #8]
   12b84:	str	r2, [sp, #8]
   12b88:	mov	r2, r4
   12b8c:	bl	12bd4 <bcmp@plt+0x8f8>
   12b90:	cmp	r0, #1
   12b94:	subne	sp, fp, #8
   12b98:	popne	{r4, sl, fp, pc}
   12b9c:	mov	r0, r4
   12ba0:	bl	12a64 <bcmp@plt+0x788>
   12ba4:	mov	r0, #1
   12ba8:	bl	121d4 <exit@plt>
   12bac:	push	{r4, sl, fp, lr}
   12bb0:	add	fp, sp, #8
   12bb4:	mov	r4, r2
   12bb8:	bl	12bd4 <bcmp@plt+0x8f8>
   12bbc:	cmp	r0, #1
   12bc0:	popne	{r4, sl, fp, pc}
   12bc4:	mov	r0, r4
   12bc8:	bl	12a64 <bcmp@plt+0x788>
   12bcc:	mov	r0, #1
   12bd0:	bl	121d4 <exit@plt>
   12bd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12bd8:	add	fp, sp, #28
   12bdc:	sub	sp, sp, #172	; 0xac
   12be0:	mov	r4, r2
   12be4:	mov	r8, r1
   12be8:	ldr	r2, [r1]
   12bec:	ldr	r1, [pc, #1472]	; 131b4 <bcmp@plt+0xed8>
   12bf0:	mov	ip, r0
   12bf4:	add	r1, pc, r1
   12bf8:	str	r2, [r1]
   12bfc:	ldr	r1, [r3, #4]
   12c00:	ldr	r2, [r3, #12]
   12c04:	ldr	lr, [r3]
   12c08:	cmp	r1, #0
   12c0c:	str	r2, [sp, #88]	; 0x58
   12c10:	beq	12c84 <bcmp@plt+0x9a8>
   12c14:	vmov.i32	q8, #0	; 0x00000000
   12c18:	mov	r0, #0
   12c1c:	mvn	r1, #0
   12c20:	str	r0, [r4, #40]	; 0x28
   12c24:	str	r0, [r4, #36]	; 0x24
   12c28:	str	r0, [r4, #24]
   12c2c:	str	r1, [r4, #20]
   12c30:	str	r0, [r4, #12]
   12c34:	add	r0, r4, #60	; 0x3c
   12c38:	str	r1, [r4, #8]
   12c3c:	vst1.32	{d16-d17}, [r0]
   12c40:	add	r0, r4, #48	; 0x30
   12c44:	vst1.32	{d16-d17}, [r0]
   12c48:	ldr	r7, [pc, #1388]	; 131bc <bcmp@plt+0xee0>
   12c4c:	ldr	r7, [pc, r7]
   12c50:	ldr	r0, [r7]
   12c54:	str	r0, [r4]
   12c58:	ldr	r0, [r7, #4]
   12c5c:	str	r0, [r4, #4]
   12c60:	ldr	r0, [r7, #12]
   12c64:	str	r0, [r4, #16]
   12c68:	ldr	r1, [r7, #16]
   12c6c:	str	r1, [r4, #28]
   12c70:	ldr	r2, [r7, #20]
   12c74:	str	r2, [r4, #32]
   12c78:	ldr	r6, [r7, #24]
   12c7c:	str	r6, [r4, #44]	; 0x2c
   12c80:	b	12c94 <bcmp@plt+0x9b8>
   12c84:	ldr	r7, [pc, #1324]	; 131b8 <bcmp@plt+0xedc>
   12c88:	ldr	r7, [pc, r7]
   12c8c:	add	r6, r7, #12
   12c90:	ldm	r6, {r0, r1, r2, r6}
   12c94:	vmov.i32	q8, #0	; 0x00000000
   12c98:	add	r7, sp, #96	; 0x60
   12c9c:	mov	sl, #0
   12ca0:	add	r5, r7, #60	; 0x3c
   12ca4:	str	r5, [sp, #76]	; 0x4c
   12ca8:	vst1.32	{d16-d17}, [r5]
   12cac:	add	r5, r7, #48	; 0x30
   12cb0:	str	r5, [sp, #80]	; 0x50
   12cb4:	vst1.64	{d16-d17}, [r5]
   12cb8:	ldr	r5, [pc, #1280]	; 131c0 <bcmp@plt+0xee4>
   12cbc:	ldr	r5, [pc, r5]
   12cc0:	str	sl, [r5]
   12cc4:	ldr	r5, [pc, #1272]	; 131c4 <bcmp@plt+0xee8>
   12cc8:	ldr	r5, [pc, r5]
   12ccc:	str	sl, [sp, #136]	; 0x88
   12cd0:	str	sl, [sp, #132]	; 0x84
   12cd4:	str	sl, [sp, #120]	; 0x78
   12cd8:	str	sl, [r5]
   12cdc:	mvn	r5, #0
   12ce0:	str	r5, [sp, #116]	; 0x74
   12ce4:	str	sl, [sp, #108]	; 0x6c
   12ce8:	str	r5, [sp, #104]	; 0x68
   12cec:	str	r6, [sp, #140]	; 0x8c
   12cf0:	str	r2, [sp, #128]	; 0x80
   12cf4:	str	r1, [sp, #124]	; 0x7c
   12cf8:	str	r0, [sp, #112]	; 0x70
   12cfc:	mov	r2, #63	; 0x3f
   12d00:	mov	r5, ip
   12d04:	ldr	r0, [pc, #1212]	; 131c8 <bcmp@plt+0xeec>
   12d08:	ldr	r0, [pc, r0]
   12d0c:	ldr	r1, [r0]
   12d10:	ldr	r0, [r0, #4]
   12d14:	str	r1, [sp, #96]	; 0x60
   12d18:	str	r0, [sp, #100]	; 0x64
   12d1c:	ldr	r0, [r3, #16]
   12d20:	ldr	r1, [pc, #1188]	; 131cc <bcmp@plt+0xef0>
   12d24:	ldr	r1, [pc, r1]
   12d28:	str	r2, [r1]
   12d2c:	ldr	r1, [pc, #1180]	; 131d0 <bcmp@plt+0xef4>
   12d30:	ldr	r1, [pc, r1]
   12d34:	str	r0, [r1]
   12d38:	add	r0, r7, #56	; 0x38
   12d3c:	str	r0, [sp, #72]	; 0x48
   12d40:	add	r0, r4, #56	; 0x38
   12d44:	str	r0, [sp, #68]	; 0x44
   12d48:	add	r0, r4, #12
   12d4c:	str	r0, [sp, #64]	; 0x40
   12d50:	add	r0, r7, #68	; 0x44
   12d54:	str	r0, [sp, #60]	; 0x3c
   12d58:	add	r0, r4, #8
   12d5c:	str	r0, [sp, #56]	; 0x38
   12d60:	add	r0, r4, #60	; 0x3c
   12d64:	str	r0, [sp, #52]	; 0x34
   12d68:	add	r0, r4, #24
   12d6c:	str	r0, [sp, #48]	; 0x30
   12d70:	add	r0, r4, #20
   12d74:	str	r0, [sp, #44]	; 0x2c
   12d78:	add	r0, r4, #68	; 0x44
   12d7c:	str	r0, [sp, #40]	; 0x28
   12d80:	add	r0, r4, #40	; 0x28
   12d84:	str	r0, [sp, #36]	; 0x24
   12d88:	add	r0, r4, #36	; 0x24
   12d8c:	str	r0, [sp, #32]
   12d90:	add	r0, sp, #92	; 0x5c
   12d94:	ldr	r2, [pc, #1080]	; 131d4 <bcmp@plt+0xef8>
   12d98:	ldr	r3, [pc, #1080]	; 131d8 <bcmp@plt+0xefc>
   12d9c:	str	lr, [sp, #84]	; 0x54
   12da0:	add	r2, pc, r2
   12da4:	add	r3, pc, r3
   12da8:	mov	r7, r0
   12dac:	str	r0, [sp]
   12db0:	mov	r0, r5
   12db4:	mov	r1, r8
   12db8:	str	sl, [sp, #92]	; 0x5c
   12dbc:	mov	r6, r2
   12dc0:	mov	r9, r3
   12dc4:	bl	11df0 <getopt_long@plt>
   12dc8:	mov	r3, r0
   12dcc:	sub	r0, r0, #63	; 0x3f
   12dd0:	cmp	r0, #41	; 0x29
   12dd4:	bhi	13028 <bcmp@plt+0xd4c>
   12dd8:	add	r1, pc, #4
   12ddc:	ldr	r0, [r1, r0, lsl #2]
   12de0:	add	pc, r1, r0
   12de4:	andeq	r0, r0, r4, asr r2
   12de8:	andeq	r0, r0, r4, lsl #7
   12dec:	andeq	r0, r0, r4, lsl #7
   12df0:	andeq	r0, r0, r4, lsl #7
   12df4:	andeq	r0, r0, r4, lsl #7
   12df8:	andeq	r0, r0, r8, lsr #1
   12dfc:	andeq	r0, r0, r4, lsl #7
   12e00:	andeq	r0, r0, r4, lsl #7
   12e04:	andeq	r0, r0, r4, lsl #7
   12e08:	andeq	r0, r0, r4, lsl #7
   12e0c:	andeq	r0, r0, r4, lsl #7
   12e10:	andeq	r0, r0, r4, lsl #7
   12e14:	andeq	r0, r0, r4, lsl #7
   12e18:	andeq	r0, r0, r4, lsl #7
   12e1c:	andeq	r0, r0, r4, lsl #7
   12e20:	andeq	r0, r0, r4, lsl #7
   12e24:	andeq	r0, r0, r4, lsl #7
   12e28:	andeq	r0, r0, r4, lsl #7
   12e2c:	andeq	r0, r0, r4, lsl #7
   12e30:	andeq	r0, r0, r4, lsl #7
   12e34:	andeq	r0, r0, r4, lsl #7
   12e38:	andeq	r0, r0, r4, lsl #7
   12e3c:	andeq	r0, r0, r4, lsl #7
   12e40:			; <UNDEFINED> instruction: 0x000003b4
   12e44:	andeq	r0, r0, r4, lsl #7
   12e48:	andeq	r0, r0, r4, lsl #7
   12e4c:	andeq	r0, r0, r4, lsl #7
   12e50:	andeq	r0, r0, r4, lsl #7
   12e54:	andeq	r0, r0, r4, lsl #7
   12e58:	andeq	r0, r0, r4, lsl #7
   12e5c:	andeq	r0, r0, r4, lsl #7
   12e60:	andeq	r0, r0, r4, lsl #7
   12e64:	andeq	r0, r0, r4, lsl #7
   12e68:	andeq	r0, r0, r4, lsl #7
   12e6c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   12e70:	andeq	r0, r0, r4, lsl #7
   12e74:	andeq	r0, r0, r4, lsl #7
   12e78:	andeq	r0, r0, r4, lsr #3
   12e7c:	andeq	r0, r0, r4, lsl #7
   12e80:	andeq	r0, r0, ip, asr #2
   12e84:	andeq	r0, r0, r4, lsl #7
   12e88:			; <UNDEFINED> instruction: 0x000003bc
   12e8c:	ldr	r0, [r4, #72]	; 0x48
   12e90:	add	r0, r0, #1
   12e94:	str	r0, [r4, #72]	; 0x48
   12e98:	ldr	r0, [sp, #160]	; 0xa0
   12e9c:	cmp	r0, #0
   12ea0:	bne	13128 <bcmp@plt+0xe4c>
   12ea4:	ldr	r0, [sp, #88]	; 0x58
   12ea8:	ldr	r1, [r4, #64]	; 0x40
   12eac:	cmp	r0, #0
   12eb0:	beq	13004 <bcmp@plt+0xd28>
   12eb4:	mov	r0, #0
   12eb8:	cmp	r1, #0
   12ebc:	bne	13128 <bcmp@plt+0xe4c>
   12ec0:	mov	r1, #1
   12ec4:	add	r0, r0, #1
   12ec8:	str	r1, [sp, #160]	; 0xa0
   12ecc:	str	r0, [r4, #64]	; 0x40
   12ed0:	b	12ff4 <bcmp@plt+0xd18>
   12ed4:	ldr	r0, [r4, #72]	; 0x48
   12ed8:	add	r2, sp, #44	; 0x2c
   12edc:	add	r0, r0, #1
   12ee0:	str	r0, [r4, #72]	; 0x48
   12ee4:	ldr	r0, [pc, #780]	; 131f8 <bcmp@plt+0xf1c>
   12ee8:	ldr	r0, [pc, r0]
   12eec:	ldr	r0, [r0]
   12ef0:	str	r0, [sp]
   12ef4:	ldr	r0, [pc, #768]	; 131fc <bcmp@plt+0xf20>
   12ef8:	ldr	r0, [pc, r0]
   12efc:	str	r0, [sp, #4]
   12f00:	mov	r0, #2
   12f04:	str	r0, [sp, #8]
   12f08:	ldr	r0, [sp, #88]	; 0x58
   12f0c:	str	r0, [sp, #12]
   12f10:	ldr	r0, [sp, #84]	; 0x54
   12f14:	str	r0, [sp, #16]
   12f18:	ldr	r0, [pc, #736]	; 13200 <bcmp@plt+0xf24>
   12f1c:	ldr	r3, [sp, #76]	; 0x4c
   12f20:	add	r0, pc, r0
   12f24:	str	r0, [sp, #20]
   12f28:	mov	r0, #97	; 0x61
   12f2c:	b	12f7c <bcmp@plt+0xca0>
   12f30:	ldr	r0, [r4, #72]	; 0x48
   12f34:	add	r2, sp, #32
   12f38:	add	r0, r0, #1
   12f3c:	str	r0, [r4, #72]	; 0x48
   12f40:	ldr	r0, [pc, #720]	; 13218 <bcmp@plt+0xf3c>
   12f44:	ldr	r0, [pc, r0]
   12f48:	ldr	r0, [r0]
   12f4c:	stm	sp, {r0, sl}
   12f50:	mov	r0, #1
   12f54:	str	r0, [sp, #8]
   12f58:	ldr	r0, [sp, #88]	; 0x58
   12f5c:	str	r0, [sp, #12]
   12f60:	ldr	r0, [sp, #84]	; 0x54
   12f64:	str	r0, [sp, #16]
   12f68:	ldr	r0, [pc, #684]	; 1321c <bcmp@plt+0xf40>
   12f6c:	ldr	r3, [sp, #60]	; 0x3c
   12f70:	add	r0, pc, r0
   12f74:	str	r0, [sp, #20]
   12f78:	mov	r0, #102	; 0x66
   12f7c:	str	r0, [sp, #24]
   12f80:	ldm	r2, {r0, r1, r2}
   12f84:	b	12fe8 <bcmp@plt+0xd0c>
   12f88:	ldr	r0, [r4, #72]	; 0x48
   12f8c:	add	r3, sp, #64	; 0x40
   12f90:	add	r0, r0, #1
   12f94:	str	r0, [r4, #72]	; 0x48
   12f98:	ldr	r0, [pc, #588]	; 131ec <bcmp@plt+0xf10>
   12f9c:	ldr	r0, [pc, r0]
   12fa0:	ldr	r0, [r0]
   12fa4:	str	r0, [sp]
   12fa8:	ldr	r0, [pc, #576]	; 131f0 <bcmp@plt+0xf14>
   12fac:	ldr	r0, [pc, r0]
   12fb0:	str	r0, [sp, #4]
   12fb4:	mov	r0, #2
   12fb8:	str	r0, [sp, #8]
   12fbc:	ldr	r0, [sp, #88]	; 0x58
   12fc0:	str	r0, [sp, #12]
   12fc4:	ldr	r0, [sp, #84]	; 0x54
   12fc8:	str	r0, [sp, #16]
   12fcc:	ldr	r0, [pc, #544]	; 131f4 <bcmp@plt+0xf18>
   12fd0:	ldm	r3, {r1, r2, r3}
   12fd4:	add	r0, pc, r0
   12fd8:	str	r0, [sp, #20]
   12fdc:	mov	r0, #100	; 0x64
   12fe0:	str	r0, [sp, #24]
   12fe4:	ldr	r0, [sp, #56]	; 0x38
   12fe8:	bl	13228 <bcmp@plt+0xf4c>
   12fec:	cmp	r0, #0
   12ff0:	bne	13038 <bcmp@plt+0xd5c>
   12ff4:	mov	r0, r7
   12ff8:	mov	r2, r6
   12ffc:	mov	r3, r9
   13000:	b	12da8 <bcmp@plt+0xacc>
   13004:	ldr	r0, [sp, #84]	; 0x54
   13008:	cmp	r0, #0
   1300c:	bne	13020 <bcmp@plt+0xd44>
   13010:	cmp	r1, #0
   13014:	mov	r0, r1
   13018:	bne	12ff4 <bcmp@plt+0xd18>
   1301c:	b	12ec0 <bcmp@plt+0xbe4>
   13020:	mov	r0, r1
   13024:	b	12ec0 <bcmp@plt+0xbe4>
   13028:	cmn	r3, #1
   1302c:	beq	130a0 <bcmp@plt+0xdc4>
   13030:	cmp	r3, #0
   13034:	bne	13168 <bcmp@plt+0xe8c>
   13038:	ldr	r0, [sp, #108]	; 0x6c
   1303c:	cmp	r0, #0
   13040:	beq	13050 <bcmp@plt+0xd74>
   13044:	bl	11f10 <free@plt>
   13048:	mov	r0, #0
   1304c:	str	r0, [sp, #108]	; 0x6c
   13050:	ldr	r0, [sp, #120]	; 0x78
   13054:	cmp	r0, #0
   13058:	beq	13068 <bcmp@plt+0xd8c>
   1305c:	bl	11f10 <free@plt>
   13060:	mov	r0, #0
   13064:	str	r0, [sp, #120]	; 0x78
   13068:	ldr	r0, [sp, #132]	; 0x84
   1306c:	cmp	r0, #0
   13070:	beq	13080 <bcmp@plt+0xda4>
   13074:	bl	11f10 <free@plt>
   13078:	mov	r0, #0
   1307c:	str	r0, [sp, #132]	; 0x84
   13080:	ldr	r0, [sp, #136]	; 0x88
   13084:	mov	r4, #1
   13088:	cmp	r0, #0
   1308c:	beq	13108 <bcmp@plt+0xe2c>
   13090:	bl	11f10 <free@plt>
   13094:	mov	r0, #0
   13098:	str	r0, [sp, #136]	; 0x88
   1309c:	b	13108 <bcmp@plt+0xe2c>
   130a0:	ldr	r0, [sp, #108]	; 0x6c
   130a4:	cmp	r0, #0
   130a8:	beq	130b8 <bcmp@plt+0xddc>
   130ac:	bl	11f10 <free@plt>
   130b0:	mov	r0, #0
   130b4:	str	r0, [sp, #108]	; 0x6c
   130b8:	ldr	r0, [sp, #120]	; 0x78
   130bc:	cmp	r0, #0
   130c0:	beq	130d0 <bcmp@plt+0xdf4>
   130c4:	bl	11f10 <free@plt>
   130c8:	mov	r0, #0
   130cc:	str	r0, [sp, #120]	; 0x78
   130d0:	ldr	r0, [sp, #132]	; 0x84
   130d4:	cmp	r0, #0
   130d8:	beq	130e8 <bcmp@plt+0xe0c>
   130dc:	bl	11f10 <free@plt>
   130e0:	mov	r0, #0
   130e4:	str	r0, [sp, #132]	; 0x84
   130e8:	ldr	r0, [sp, #136]	; 0x88
   130ec:	cmp	r0, #0
   130f0:	beq	13104 <bcmp@plt+0xe28>
   130f4:	bl	11f10 <free@plt>
   130f8:	mov	r4, #0
   130fc:	str	r4, [sp, #136]	; 0x88
   13100:	b	13108 <bcmp@plt+0xe2c>
   13104:	mov	r4, #0
   13108:	ldr	r1, [sp, #80]	; 0x50
   1310c:	vmov.i32	q8, #0	; 0x00000000
   13110:	mov	r0, #12
   13114:	vst1.64	{d16-d17}, [r1], r0
   13118:	mov	r0, r4
   1311c:	vst1.32	{d16-d17}, [r1]
   13120:	sub	sp, fp, #28
   13124:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13128:	ldr	r0, [pc, #212]	; 13204 <bcmp@plt+0xf28>
   1312c:	mov	r3, #68	; 0x44
   13130:	ldr	r0, [pc, r0]
   13134:	ldr	r0, [r0]
   13138:	ldr	r2, [pc, #200]	; 13208 <bcmp@plt+0xf2c>
   1313c:	ldr	r2, [pc, r2]
   13140:	ldr	r1, [pc, #196]	; 1320c <bcmp@plt+0xf30>
   13144:	str	r3, [sp]
   13148:	add	r1, pc, r1
   1314c:	str	r1, [sp, #4]
   13150:	ldr	r1, [pc, #184]	; 13210 <bcmp@plt+0xf34>
   13154:	ldr	r3, [pc, #184]	; 13214 <bcmp@plt+0xf38>
   13158:	add	r1, pc, r1
   1315c:	add	r3, pc, r3
   13160:	bl	11d48 <fprintf@plt>
   13164:	b	13038 <bcmp@plt+0xd5c>
   13168:	ldr	r0, [pc, #108]	; 131dc <bcmp@plt+0xf00>
   1316c:	ldr	r0, [pc, r0]
   13170:	ldr	r0, [r0]
   13174:	ldr	r1, [pc, #100]	; 131e0 <bcmp@plt+0xf04>
   13178:	add	r1, pc, r1
   1317c:	str	r1, [sp]
   13180:	ldr	r1, [pc, #92]	; 131e4 <bcmp@plt+0xf08>
   13184:	ldr	r2, [pc, #92]	; 131e8 <bcmp@plt+0xf0c>
   13188:	add	r1, pc, r1
   1318c:	add	r2, pc, r2
   13190:	bl	11d48 <fprintf@plt>
   13194:	bl	121a4 <abort@plt>
   13198:	bl	123e0 <bcmp@plt+0x104>
   1319c:	b	131a4 <bcmp@plt+0xec8>
   131a0:	bl	12440 <bcmp@plt+0x164>
   131a4:	add	r0, sp, #96	; 0x60
   131a8:	bl	12a64 <bcmp@plt+0x788>
   131ac:	mov	r0, #0
   131b0:	bl	121d4 <exit@plt>
   131b4:	andeq	r5, r6, r8, lsl pc
   131b8:	andeq	r3, r6, ip, ror #10
   131bc:	andeq	r3, r6, r8, lsr #11
   131c0:	strdeq	r3, [r6], -ip
   131c4:	andeq	r3, r6, ip, lsr #11
   131c8:	andeq	r3, r6, ip, ror #9
   131cc:	andeq	r3, r6, ip, ror #12
   131d0:	andeq	r3, r6, r8, lsr #10
   131d4:	andeq	r3, r4, ip, asr r1
   131d8:	muleq	r6, ip, r6
   131dc:	andeq	r3, r6, r4, lsr r2
   131e0:	andeq	pc, r4, r3, asr r2	; <UNPREDICTABLE>
   131e4:	andeq	r2, r4, lr, ror sp
   131e8:	andeq	r2, r4, sp, lsr #25
   131ec:	andeq	r3, r6, ip, lsl r4
   131f0:	andeq	r3, r6, r8, lsr r3
   131f4:	andeq	r1, r5, r1, ror r8
   131f8:	ldrdeq	r3, [r6], -r0
   131fc:	andeq	r3, r6, r8, asr #8
   13200:	muleq	r4, r2, r7
   13204:	andeq	r3, r6, r0, ror r2
   13208:	ldrdeq	r5, [r6], -r0
   1320c:	andeq	pc, r4, r3, lsl #5
   13210:	andeq	r2, r4, r8, asr #27
   13214:	andeq	r2, r4, r6, asr #26
   13218:	andeq	r3, r6, r4, ror r4
   1321c:	andeq	r2, r4, ip, lsr pc
   13220:	mov	r0, #0
   13224:	bx	lr
   13228:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1322c:	add	fp, sp, #28
   13230:	sub	sp, sp, #36	; 0x24
   13234:	ldr	r7, [fp, #32]
   13238:	ldr	sl, [fp, #28]
   1323c:	mov	r8, r1
   13240:	mov	r9, r0
   13244:	cmp	r3, #0
   13248:	beq	13270 <bcmp@plt+0xf94>
   1324c:	ldr	r0, [r3]
   13250:	cmp	r0, #0
   13254:	bne	13444 <bcmp@plt+0x1168>
   13258:	ldr	r0, [fp, #20]
   1325c:	cmp	r0, #0
   13260:	beq	13270 <bcmp@plt+0xf94>
   13264:	ldr	r0, [r2]
   13268:	cmp	r0, #0
   1326c:	bne	13444 <bcmp@plt+0x1168>
   13270:	ldr	r0, [fp, #12]
   13274:	ldr	r4, [fp, #8]
   13278:	cmp	r0, #0
   1327c:	beq	13340 <bcmp@plt+0x1064>
   13280:	cmp	r4, #0
   13284:	str	r3, [sp, #28]
   13288:	str	r2, [sp, #32]
   1328c:	beq	134a0 <bcmp@plt+0x11c4>
   13290:	mov	r0, r4
   13294:	mov	r6, r8
   13298:	bl	1203c <strlen@plt>
   1329c:	mov	r5, r0
   132a0:	ldr	r0, [fp, #12]
   132a4:	ldr	r8, [r0]
   132a8:	cmp	r8, #0
   132ac:	beq	134a0 <bcmp@plt+0x11c4>
   132b0:	str	r9, [sp, #20]
   132b4:	str	r6, [sp, #24]
   132b8:	add	r7, r0, #4
   132bc:	mov	r6, #0
   132c0:	mov	r9, #0
   132c4:	mov	sl, #0
   132c8:	b	132e4 <bcmp@plt+0x1008>
   132cc:	add	r9, r9, #1
   132d0:	mov	r6, sl
   132d4:	ldr	r8, [r7, sl, lsl #2]
   132d8:	add	sl, sl, #1
   132dc:	cmp	r8, #0
   132e0:	beq	13310 <bcmp@plt+0x1034>
   132e4:	mov	r0, r4
   132e8:	mov	r1, r8
   132ec:	mov	r2, r5
   132f0:	bl	11de4 <strncmp@plt>
   132f4:	cmp	r0, #0
   132f8:	bne	132d4 <bcmp@plt+0xff8>
   132fc:	mov	r0, r8
   13300:	bl	1203c <strlen@plt>
   13304:	cmp	r0, r5
   13308:	bne	132cc <bcmp@plt+0xff0>
   1330c:	b	13324 <bcmp@plt+0x1048>
   13310:	cmp	r9, #1
   13314:	bne	13490 <bcmp@plt+0x11b4>
   13318:	cmp	r6, #0
   1331c:	bmi	134e0 <bcmp@plt+0x1204>
   13320:	mov	sl, r6
   13324:	ldr	r8, [sp, #24]
   13328:	ldr	r9, [sp, #20]
   1332c:	ldr	r2, [sp, #32]
   13330:	ldr	r3, [sp, #28]
   13334:	cmp	r2, #0
   13338:	bne	1334c <bcmp@plt+0x1070>
   1333c:	b	13368 <bcmp@plt+0x108c>
   13340:	mov	sl, #0
   13344:	cmp	r2, #0
   13348:	beq	13368 <bcmp@plt+0x108c>
   1334c:	ldr	r0, [fp, #24]
   13350:	cmp	r0, #0
   13354:	bne	13368 <bcmp@plt+0x108c>
   13358:	ldr	r0, [r2]
   1335c:	mov	r5, #0
   13360:	cmp	r0, #0
   13364:	bne	13540 <bcmp@plt+0x1264>
   13368:	cmp	r3, #0
   1336c:	ldr	r5, [fp, #16]
   13370:	mov	r6, r4
   13374:	ldrne	r0, [r3]
   13378:	addne	r0, r0, #1
   1337c:	strne	r0, [r3]
   13380:	cmp	r2, #0
   13384:	ldrne	r0, [r2]
   13388:	addne	r0, r0, #1
   1338c:	strne	r0, [r2]
   13390:	ldr	r0, [fp, #12]
   13394:	cmp	r0, #0
   13398:	ldrne	r6, [r0, sl, lsl #2]
   1339c:	cmp	r5, #0
   133a0:	beq	13540 <bcmp@plt+0x1264>
   133a4:	cmp	r5, #1
   133a8:	beq	133c0 <bcmp@plt+0x10e4>
   133ac:	cmp	r5, #2
   133b0:	bne	133fc <bcmp@plt+0x1120>
   133b4:	cmp	r6, #0
   133b8:	strne	sl, [r9]
   133bc:	b	133fc <bcmp@plt+0x1120>
   133c0:	cmp	r6, #0
   133c4:	beq	133fc <bcmp@plt+0x1120>
   133c8:	ldr	r0, [r9]
   133cc:	cmp	r0, #0
   133d0:	beq	133d8 <bcmp@plt+0x10fc>
   133d4:	bl	11f10 <free@plt>
   133d8:	mov	r0, r6
   133dc:	bl	1203c <strlen@plt>
   133e0:	add	r0, r0, #1
   133e4:	bl	11fe8 <malloc@plt>
   133e8:	cmp	r0, #0
   133ec:	beq	133f8 <bcmp@plt+0x111c>
   133f0:	mov	r1, r6
   133f4:	bl	11f94 <strcpy@plt>
   133f8:	str	r0, [r9]
   133fc:	cmp	r8, #0
   13400:	mov	r5, #0
   13404:	cmpne	r4, #0
   13408:	beq	13540 <bcmp@plt+0x1264>
   1340c:	ldr	r0, [r8]
   13410:	cmp	r0, #0
   13414:	beq	1341c <bcmp@plt+0x1140>
   13418:	bl	11f10 <free@plt>
   1341c:	mov	r0, r4
   13420:	bl	1203c <strlen@plt>
   13424:	add	r0, r0, #1
   13428:	bl	11fe8 <malloc@plt>
   1342c:	cmp	r0, #0
   13430:	beq	1343c <bcmp@plt+0x1160>
   13434:	mov	r1, r4
   13438:	bl	11f94 <strcpy@plt>
   1343c:	str	r0, [r8]
   13440:	b	13540 <bcmp@plt+0x1264>
   13444:	ldr	r0, [pc, #280]	; 13564 <bcmp@plt+0x1288>
   13448:	cmp	r7, #45	; 0x2d
   1344c:	ldr	r0, [pc, r0]
   13450:	ldr	r0, [r0]
   13454:	ldr	r2, [pc, #268]	; 13568 <bcmp@plt+0x128c>
   13458:	ldr	r2, [pc, r2]
   1345c:	ldr	r1, [pc, #264]	; 1356c <bcmp@plt+0x1290>
   13460:	add	r1, pc, r1
   13464:	bne	13478 <bcmp@plt+0x119c>
   13468:	str	r1, [sp]
   1346c:	ldr	r1, [pc, #256]	; 13574 <bcmp@plt+0x1298>
   13470:	add	r1, pc, r1
   13474:	b	13488 <bcmp@plt+0x11ac>
   13478:	str	r7, [sp]
   1347c:	str	r1, [sp, #4]
   13480:	ldr	r1, [pc, #232]	; 13570 <bcmp@plt+0x1294>
   13484:	add	r1, pc, r1
   13488:	mov	r3, sl
   1348c:	b	13538 <bcmp@plt+0x125c>
   13490:	ldr	sl, [fp, #28]
   13494:	ldr	r7, [fp, #32]
   13498:	cmp	r9, #0
   1349c:	bne	1354c <bcmp@plt+0x1270>
   134a0:	ldr	r0, [pc, #228]	; 1358c <bcmp@plt+0x12b0>
   134a4:	ldr	r0, [pc, r0]
   134a8:	ldr	r0, [r0]
   134ac:	ldr	r3, [pc, #220]	; 13590 <bcmp@plt+0x12b4>
   134b0:	add	r3, pc, r3
   134b4:	ldr	r2, [pc, #196]	; 13580 <bcmp@plt+0x12a4>
   134b8:	cmp	r7, #45	; 0x2d
   134bc:	ldr	r2, [pc, r2]
   134c0:	bne	1351c <bcmp@plt+0x1240>
   134c4:	ldr	r1, [pc, #184]	; 13584 <bcmp@plt+0x12a8>
   134c8:	stm	sp, {r4, sl}
   134cc:	add	r1, pc, r1
   134d0:	str	r1, [sp, #8]
   134d4:	ldr	r1, [pc, #172]	; 13588 <bcmp@plt+0x12ac>
   134d8:	add	r1, pc, r1
   134dc:	b	13538 <bcmp@plt+0x125c>
   134e0:	ldr	r0, [pc, #172]	; 13594 <bcmp@plt+0x12b8>
   134e4:	ldr	r3, [pc, #172]	; 13598 <bcmp@plt+0x12bc>
   134e8:	cmn	r6, #2
   134ec:	ldr	r7, [fp, #32]
   134f0:	ldr	sl, [fp, #28]
   134f4:	add	r0, pc, r0
   134f8:	add	r3, pc, r3
   134fc:	moveq	r3, r0
   13500:	ldr	r0, [pc, #148]	; 1359c <bcmp@plt+0x12c0>
   13504:	cmp	r7, #45	; 0x2d
   13508:	ldr	r0, [pc, r0]
   1350c:	ldr	r0, [r0]
   13510:	ldr	r2, [pc, #136]	; 135a0 <bcmp@plt+0x12c4>
   13514:	ldr	r2, [pc, r2]
   13518:	beq	134c4 <bcmp@plt+0x11e8>
   1351c:	ldr	r1, [pc, #128]	; 135a4 <bcmp@plt+0x12c8>
   13520:	stm	sp, {r4, sl}
   13524:	str	r7, [sp, #8]
   13528:	add	r1, pc, r1
   1352c:	str	r1, [sp, #12]
   13530:	ldr	r1, [pc, #112]	; 135a8 <bcmp@plt+0x12cc>
   13534:	add	r1, pc, r1
   13538:	bl	11d48 <fprintf@plt>
   1353c:	mov	r5, #1
   13540:	mov	r0, r5
   13544:	sub	sp, fp, #28
   13548:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1354c:	ldr	r0, [pc, #36]	; 13578 <bcmp@plt+0x129c>
   13550:	ldr	r0, [pc, r0]
   13554:	ldr	r0, [r0]
   13558:	ldr	r3, [pc, #28]	; 1357c <bcmp@plt+0x12a0>
   1355c:	add	r3, pc, r3
   13560:	b	134b4 <bcmp@plt+0x11d8>
   13564:	andeq	r2, r6, r4, asr pc
   13568:			; <UNDEFINED> instruction: 0x000656b4
   1356c:	andeq	lr, r4, fp, ror #30
   13570:	muleq	r4, ip, sl
   13574:	andeq	r2, r4, r2, ror #21
   13578:	andeq	r2, r6, r0, asr lr
   1357c:	andeq	r2, r4, r4, asr sl
   13580:	andeq	r5, r6, r0, asr r6
   13584:	strdeq	lr, [r4], -pc	; <UNPREDICTABLE>
   13588:	andeq	r2, r4, r2, ror #21
   1358c:	strdeq	r2, [r6], -ip
   13590:	andeq	r4, r4, r3, ror #19
   13594:			; <UNDEFINED> instruction: 0x00042abc
   13598:	muleq	r4, fp, r9
   1359c:	muleq	r6, r8, lr
   135a0:	strdeq	r5, [r6], -r8
   135a4:	andeq	lr, r4, r3, lsr #29
   135a8:	andeq	r2, r4, r8, asr #20
   135ac:	push	{r4, sl, fp, lr}
   135b0:	add	fp, sp, #8
   135b4:	mov	r0, #20
   135b8:	bl	44994 <bcmp@plt+0x326b8>
   135bc:	cmp	r0, #0
   135c0:	beq	135f8 <bcmp@plt+0x131c>
   135c4:	mov	r4, r0
   135c8:	mov	r0, #0
   135cc:	str	r0, [r4]
   135d0:	ldr	r0, [pc, #64]	; 13618 <bcmp@plt+0x133c>
   135d4:	add	r0, pc, r0
   135d8:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   135dc:	str	r0, [r4, #12]
   135e0:	ldr	r0, [pc, #52]	; 1361c <bcmp@plt+0x1340>
   135e4:	add	r0, pc, r0
   135e8:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   135ec:	str	r0, [r4, #16]
   135f0:	mov	r0, r4
   135f4:	pop	{r4, sl, fp, pc}
   135f8:	ldr	r1, [pc, #20]	; 13614 <bcmp@plt+0x1338>
   135fc:	mov	r0, #3
   13600:	add	r1, pc, r1
   13604:	bl	40d10 <bcmp@plt+0x2ea34>
   13608:	mov	r4, #0
   1360c:	mov	r0, r4
   13610:	pop	{r4, sl, fp, pc}
   13614:	andeq	r2, r4, r6, ror #19
   13618:	andeq	r0, r0, r4, asr #32
   1361c:	andeq	r0, r0, ip, asr r0
   13620:	cmp	r0, #0
   13624:	bxeq	lr
   13628:	push	{r4, sl, fp, lr}
   1362c:	add	fp, sp, #8
   13630:	mov	r4, r0
   13634:	ldr	r0, [r0]
   13638:	bl	11f10 <free@plt>
   1363c:	mov	r0, r4
   13640:	pop	{r4, sl, fp, lr}
   13644:	b	11f10 <free@plt>
   13648:	cmp	r0, #0
   1364c:	bxeq	lr
   13650:	push	{r4, sl, fp, lr}
   13654:	add	fp, sp, #8
   13658:	mov	r4, r0
   1365c:	ldr	r0, [r0]
   13660:	bl	11f10 <free@plt>
   13664:	mov	r0, r4
   13668:	pop	{r4, sl, fp, lr}
   1366c:	b	11f10 <free@plt>
   13670:	cmp	r0, #0
   13674:	bxeq	lr
   13678:	push	{r4, sl, fp, lr}
   1367c:	add	fp, sp, #8
   13680:	mov	r4, r0
   13684:	ldr	r0, [r0, #12]
   13688:	bl	3e398 <bcmp@plt+0x2c0bc>
   1368c:	ldr	r0, [r4, #16]
   13690:	bl	3e398 <bcmp@plt+0x2c0bc>
   13694:	ldr	r0, [r4]
   13698:	bl	11f10 <free@plt>
   1369c:	mov	r0, r4
   136a0:	pop	{r4, sl, fp, lr}
   136a4:	b	11f10 <free@plt>
   136a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   136ac:	add	fp, sp, #28
   136b0:	sub	sp, sp, #996	; 0x3e4
   136b4:	sub	sp, sp, #1024	; 0x400
   136b8:	mov	r9, r0
   136bc:	cmp	r1, #5
   136c0:	blt	136dc <bcmp@plt+0x1400>
   136c4:	ldr	r0, [pc, #396]	; 13858 <bcmp@plt+0x157c>
   136c8:	ldr	r0, [pc, r0]
   136cc:	ldr	r0, [r0]
   136d0:	add	r0, r0, #4
   136d4:	cmp	r0, r1
   136d8:	blt	13850 <bcmp@plt+0x1574>
   136dc:	ldr	r0, [r9, #4]
   136e0:	str	r1, [sp, #12]
   136e4:	ldr	r3, [r9]
   136e8:	add	r6, sp, #16
   136ec:	mov	r1, #2000	; 0x7d0
   136f0:	str	r0, [sp]
   136f4:	mov	r0, r6
   136f8:	ldr	r2, [pc, #348]	; 1385c <bcmp@plt+0x1580>
   136fc:	add	r2, pc, r2
   13700:	bl	120a8 <snprintf@plt>
   13704:	ldr	r0, [r9, #12]
   13708:	ldr	r8, [r0, #4]
   1370c:	cmp	r8, r0
   13710:	beq	137a0 <bcmp@plt+0x14c4>
   13714:	ldr	r7, [pc, #324]	; 13860 <bcmp@plt+0x1584>
   13718:	ldr	sl, [pc, #324]	; 13864 <bcmp@plt+0x1588>
   1371c:	add	r7, pc, r7
   13720:	add	sl, pc, sl
   13724:	ldr	r5, [r8, #8]
   13728:	mov	r0, r6
   1372c:	bl	1203c <strlen@plt>
   13730:	mov	r4, r0
   13734:	mov	r0, #0
   13738:	strb	r0, [r7]
   1373c:	ldrb	r0, [r5, #20]
   13740:	ldr	r3, [r5]
   13744:	ldmib	r5, {r1, r2}
   13748:	cmp	r0, #0
   1374c:	ldr	r0, [pc, #276]	; 13868 <bcmp@plt+0x158c>
   13750:	ldr	r5, [pc, #276]	; 1386c <bcmp@plt+0x1590>
   13754:	stm	sp, {r1, r2}
   13758:	mov	r1, #114	; 0x72
   1375c:	add	r5, pc, r5
   13760:	add	r0, pc, r0
   13764:	moveq	r0, r5
   13768:	str	r0, [sp, #8]
   1376c:	mov	r0, r7
   13770:	ldr	r2, [pc, #248]	; 13870 <bcmp@plt+0x1594>
   13774:	add	r2, pc, r2
   13778:	bl	120a8 <snprintf@plt>
   1377c:	add	r0, r6, r4
   13780:	rsb	r1, r4, #2000	; 0x7d0
   13784:	mov	r2, sl
   13788:	mov	r3, r7
   1378c:	bl	120a8 <snprintf@plt>
   13790:	ldr	r8, [r8, #4]
   13794:	ldr	r0, [r9, #12]
   13798:	cmp	r8, r0
   1379c:	bne	13724 <bcmp@plt+0x1448>
   137a0:	ldr	r0, [r9, #16]
   137a4:	ldr	r5, [r0, #4]
   137a8:	cmp	r5, r0
   137ac:	beq	1381c <bcmp@plt+0x1540>
   137b0:	ldr	r4, [pc, #188]	; 13874 <bcmp@plt+0x1598>
   137b4:	ldr	sl, [pc, #188]	; 13878 <bcmp@plt+0x159c>
   137b8:	add	r4, pc, r4
   137bc:	add	sl, pc, sl
   137c0:	ldr	r8, [r5, #8]
   137c4:	mov	r0, r6
   137c8:	bl	1203c <strlen@plt>
   137cc:	mov	r7, r0
   137d0:	mov	r0, #0
   137d4:	strb	r0, [r4]
   137d8:	ldmib	r8, {r0, r1, r2}
   137dc:	ldr	r3, [r8]
   137e0:	stm	sp, {r0, r1, r2}
   137e4:	mov	r0, r4
   137e8:	mov	r1, #100	; 0x64
   137ec:	ldr	r2, [pc, #136]	; 1387c <bcmp@plt+0x15a0>
   137f0:	add	r2, pc, r2
   137f4:	bl	120a8 <snprintf@plt>
   137f8:	add	r0, r6, r7
   137fc:	rsb	r1, r7, #2000	; 0x7d0
   13800:	mov	r2, sl
   13804:	mov	r3, r4
   13808:	bl	120a8 <snprintf@plt>
   1380c:	ldr	r5, [r5, #4]
   13810:	ldr	r0, [r9, #16]
   13814:	cmp	r5, r0
   13818:	bne	137c0 <bcmp@plt+0x14e4>
   1381c:	ldr	r0, [sp, #12]
   13820:	cmp	r0, #5
   13824:	blt	13840 <bcmp@plt+0x1564>
   13828:	ldr	r1, [pc, #80]	; 13880 <bcmp@plt+0x15a4>
   1382c:	ldr	r1, [pc, r1]
   13830:	ldr	r1, [r1]
   13834:	add	r1, r1, #4
   13838:	cmp	r1, r0
   1383c:	blt	13850 <bcmp@plt+0x1574>
   13840:	ldr	r1, [pc, #60]	; 13884 <bcmp@plt+0x15a8>
   13844:	add	r2, sp, #16
   13848:	add	r1, pc, r1
   1384c:	bl	40d10 <bcmp@plt+0x2ea34>
   13850:	sub	sp, fp, #28
   13854:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13858:	andeq	r2, r6, r0, asr #25
   1385c:	andeq	r2, r4, r4, lsr r9
   13860:	strdeq	r5, [r6], -r4
   13864:	andeq	r2, r4, r2, lsr #18
   13868:	andeq	r2, r4, r0, lsr #19
   1386c:	andeq	r2, r4, r9, lsr #19
   13870:	andeq	r2, r4, r3, asr r9
   13874:	andeq	r5, r6, sl, asr #7
   13878:	andeq	r2, r4, r6, lsl #17
   1387c:	andeq	r2, r4, sl, lsl #20
   13880:	andeq	r2, r6, ip, asr fp
   13884:	andeq	ip, r4, lr, lsl #9
   13888:	push	{r4, r5, fp, lr}
   1388c:	add	fp, sp, #8
   13890:	sub	sp, sp, #16
   13894:	ldr	r5, [pc, #88]	; 138f4 <bcmp@plt+0x1618>
   13898:	mov	r1, #0
   1389c:	add	r5, pc, r5
   138a0:	strb	r1, [r5]
   138a4:	ldrb	r1, [r0, #20]
   138a8:	ldr	r3, [r0]
   138ac:	ldr	r2, [r0, #4]
   138b0:	ldr	r0, [r0, #8]
   138b4:	ldr	ip, [pc, #60]	; 138f8 <bcmp@plt+0x161c>
   138b8:	ldr	r4, [pc, #60]	; 138fc <bcmp@plt+0x1620>
   138bc:	cmp	r1, #0
   138c0:	add	ip, pc, ip
   138c4:	add	r4, pc, r4
   138c8:	str	r2, [sp]
   138cc:	mov	r1, #114	; 0x72
   138d0:	moveq	r4, ip
   138d4:	stmib	sp, {r0, r4}
   138d8:	mov	r0, r5
   138dc:	ldr	r2, [pc, #28]	; 13900 <bcmp@plt+0x1624>
   138e0:	add	r2, pc, r2
   138e4:	bl	120a8 <snprintf@plt>
   138e8:	mov	r0, r5
   138ec:	sub	sp, fp, #8
   138f0:	pop	{r4, r5, fp, pc}
   138f4:	andeq	r5, r6, r4, ror r2
   138f8:	andeq	r2, r4, r5, asr #16
   138fc:	andeq	r2, r4, ip, lsr r8
   13900:	andeq	r2, r4, r7, ror #15
   13904:	push	{r4, sl, fp, lr}
   13908:	add	fp, sp, #8
   1390c:	sub	sp, sp, #16
   13910:	ldr	r4, [pc, #60]	; 13954 <bcmp@plt+0x1678>
   13914:	mov	r1, #0
   13918:	add	r4, pc, r4
   1391c:	strb	r1, [r4]
   13920:	ldr	r3, [r0]
   13924:	ldmib	r0, {r1, r2}
   13928:	ldr	r0, [r0, #12]
   1392c:	stm	sp, {r1, r2}
   13930:	mov	r1, #100	; 0x64
   13934:	str	r0, [sp, #8]
   13938:	mov	r0, r4
   1393c:	ldr	r2, [pc, #20]	; 13958 <bcmp@plt+0x167c>
   13940:	add	r2, pc, r2
   13944:	bl	120a8 <snprintf@plt>
   13948:	mov	r0, r4
   1394c:	sub	sp, fp, #8
   13950:	pop	{r4, sl, fp, pc}
   13954:	andeq	r5, r6, sl, ror #4
   13958:			; <UNDEFINED> instruction: 0x000428ba
   1395c:	push	{r4, r5, fp, lr}
   13960:	add	fp, sp, #8
   13964:	mov	r5, r0
   13968:	mov	r0, #8
   1396c:	mov	r4, r1
   13970:	bl	44994 <bcmp@plt+0x326b8>
   13974:	cmp	r0, #0
   13978:	moveq	r0, #0
   1397c:	strne	r5, [r0]
   13980:	strne	r4, [r0, #4]
   13984:	pop	{r4, r5, fp, pc}
   13988:	cmp	r0, #0
   1398c:	bxeq	lr
   13990:	push	{r4, r5, fp, lr}
   13994:	add	fp, sp, #8
   13998:	mov	r4, r0
   1399c:	ldr	r0, [r0]
   139a0:	cmp	r0, #1
   139a4:	cmpne	r0, #0
   139a8:	bne	139c8 <bcmp@plt+0x16ec>
   139ac:	ldr	r5, [r4, #4]
   139b0:	cmp	r5, #0
   139b4:	beq	139c8 <bcmp@plt+0x16ec>
   139b8:	ldr	r0, [r5]
   139bc:	bl	11f10 <free@plt>
   139c0:	mov	r0, r5
   139c4:	bl	11f10 <free@plt>
   139c8:	mov	r0, r4
   139cc:	pop	{r4, r5, fp, lr}
   139d0:	b	11f10 <free@plt>
   139d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   139d8:	add	fp, sp, #28
   139dc:	sub	sp, sp, #4
   139e0:	mov	r8, r3
   139e4:	mov	r5, r2
   139e8:	mov	r6, r1
   139ec:	mov	r7, r0
   139f0:	cmp	r0, #0
   139f4:	bne	13a08 <bcmp@plt+0x172c>
   139f8:	ldr	r1, [pc, #96]	; 13a60 <bcmp@plt+0x1784>
   139fc:	mov	r0, #2
   13a00:	add	r1, pc, r1
   13a04:	bl	40d10 <bcmp@plt+0x2ea34>
   13a08:	mov	r0, #24
   13a0c:	bl	44994 <bcmp@plt+0x326b8>
   13a10:	cmp	r0, #0
   13a14:	beq	13a40 <bcmp@plt+0x1764>
   13a18:	ldr	r9, [fp, #12]
   13a1c:	ldr	sl, [fp, #8]
   13a20:	mov	r4, r0
   13a24:	mov	r0, r7
   13a28:	bl	12030 <strdup@plt>
   13a2c:	strb	r9, [r4, #20]
   13a30:	stm	r4, {r0, r6}
   13a34:	add	r0, r4, #8
   13a38:	stm	r0, {r5, r8, sl}
   13a3c:	b	13a54 <bcmp@plt+0x1778>
   13a40:	ldr	r1, [pc, #28]	; 13a64 <bcmp@plt+0x1788>
   13a44:	mov	r0, #3
   13a48:	add	r1, pc, r1
   13a4c:	bl	40d10 <bcmp@plt+0x2ea34>
   13a50:	mov	r4, #0
   13a54:	mov	r0, r4
   13a58:	sub	sp, fp, #28
   13a5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13a60:	andeq	r2, r4, r8, asr #12
   13a64:	andeq	r2, r4, r8, lsr r6
   13a68:	push	{r4, r5, r6, sl, fp, lr}
   13a6c:	add	fp, sp, #16
   13a70:	vpush	{d8-d9}
   13a74:	ldrb	r6, [r0, #20]
   13a78:	ldr	r4, [r0], #4
   13a7c:	vld1.32	{d8-d9}, [r0]
   13a80:	cmp	r4, #0
   13a84:	bne	13a98 <bcmp@plt+0x17bc>
   13a88:	ldr	r1, [pc, #96]	; 13af0 <bcmp@plt+0x1814>
   13a8c:	mov	r0, #2
   13a90:	add	r1, pc, r1
   13a94:	bl	40d10 <bcmp@plt+0x2ea34>
   13a98:	mov	r0, #24
   13a9c:	bl	44994 <bcmp@plt+0x326b8>
   13aa0:	cmp	r0, #0
   13aa4:	beq	13ad0 <bcmp@plt+0x17f4>
   13aa8:	vmov.i32	q8, #255	; 0x000000ff
   13aac:	mov	r5, r0
   13ab0:	mov	r0, r4
   13ab4:	vand	q4, q4, q8
   13ab8:	bl	12030 <strdup@plt>
   13abc:	add	r1, r5, #4
   13ac0:	strb	r6, [r5, #20]
   13ac4:	vst1.32	{d8-d9}, [r1]
   13ac8:	str	r0, [r5]
   13acc:	b	13ae4 <bcmp@plt+0x1808>
   13ad0:	ldr	r1, [pc, #28]	; 13af4 <bcmp@plt+0x1818>
   13ad4:	mov	r0, #3
   13ad8:	add	r1, pc, r1
   13adc:	bl	40d10 <bcmp@plt+0x2ea34>
   13ae0:	mov	r5, #0
   13ae4:	mov	r0, r5
   13ae8:	vpop	{d8-d9}
   13aec:	pop	{r4, r5, r6, sl, fp, pc}
   13af0:			; <UNDEFINED> instruction: 0x000425b8
   13af4:	andeq	r2, r4, r8, lsr #11
   13af8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13afc:	add	fp, sp, #28
   13b00:	sub	sp, sp, #4
   13b04:	cmp	r0, #0
   13b08:	beq	13b34 <bcmp@plt+0x1858>
   13b0c:	mov	r5, r2
   13b10:	mov	r4, r3
   13b14:	mov	r2, r1
   13b18:	mov	r6, r0
   13b1c:	cmp	r1, #4
   13b20:	beq	13b44 <bcmp@plt+0x1868>
   13b24:	cmp	r2, #6
   13b28:	bne	13b84 <bcmp@plt+0x18a8>
   13b2c:	mov	r8, #10
   13b30:	b	13b48 <bcmp@plt+0x186c>
   13b34:	ldr	r1, [pc, #124]	; 13bb8 <bcmp@plt+0x18dc>
   13b38:	mov	r0, #2
   13b3c:	add	r1, pc, r1
   13b40:	b	13ba4 <bcmp@plt+0x18c8>
   13b44:	mov	r8, #2
   13b48:	mov	r0, #24
   13b4c:	bl	44994 <bcmp@plt+0x326b8>
   13b50:	cmp	r0, #0
   13b54:	beq	13b98 <bcmp@plt+0x18bc>
   13b58:	ldr	r9, [fp, #12]
   13b5c:	ldr	sl, [fp, #8]
   13b60:	mov	r7, r0
   13b64:	mov	r0, r6
   13b68:	bl	12030 <strdup@plt>
   13b6c:	stm	r7, {r0, r8}
   13b70:	str	r5, [r7, #8]
   13b74:	str	r4, [r7, #12]
   13b78:	str	sl, [r7, #16]
   13b7c:	str	r9, [r7, #20]
   13b80:	b	13bac <bcmp@plt+0x18d0>
   13b84:	ldr	r1, [pc, #52]	; 13bc0 <bcmp@plt+0x18e4>
   13b88:	mov	r0, #2
   13b8c:	add	r1, pc, r1
   13b90:	bl	40d10 <bcmp@plt+0x2ea34>
   13b94:	b	13ba8 <bcmp@plt+0x18cc>
   13b98:	ldr	r1, [pc, #28]	; 13bbc <bcmp@plt+0x18e0>
   13b9c:	mov	r0, #3
   13ba0:	add	r1, pc, r1
   13ba4:	bl	40d10 <bcmp@plt+0x2ea34>
   13ba8:	mov	r7, #0
   13bac:	mov	r0, r7
   13bb0:	sub	sp, fp, #28
   13bb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13bb8:	andeq	r2, r4, pc, asr #11
   13bbc:	andeq	r2, r4, r7, lsl #12
   13bc0:	andeq	r2, r4, r3, asr #11
   13bc4:	push	{r4, r5, r6, sl, fp, lr}
   13bc8:	add	fp, sp, #16
   13bcc:	vpush	{d8-d9}
   13bd0:	mov	r1, r0
   13bd4:	ldr	r5, [r1], #8
   13bd8:	cmp	r5, #0
   13bdc:	beq	13c24 <bcmp@plt+0x1948>
   13be0:	vld1.32	{d8-d9}, [r1]
   13be4:	ldr	r6, [r0, #4]
   13be8:	mov	r0, #24
   13bec:	bl	44994 <bcmp@plt+0x326b8>
   13bf0:	cmp	r0, #0
   13bf4:	beq	13c34 <bcmp@plt+0x1958>
   13bf8:	vmov.i32	q8, #255	; 0x000000ff
   13bfc:	mov	r4, r0
   13c00:	mov	r0, r5
   13c04:	vand	q4, q4, q8
   13c08:	bl	12030 <strdup@plt>
   13c0c:	cmp	r6, #2
   13c10:	add	r1, r4, #8
   13c14:	vst1.32	{d8-d9}, [r1]
   13c18:	movwne	r6, #10
   13c1c:	stm	r4, {r0, r6}
   13c20:	b	13c48 <bcmp@plt+0x196c>
   13c24:	ldr	r1, [pc, #40]	; 13c54 <bcmp@plt+0x1978>
   13c28:	mov	r0, #2
   13c2c:	add	r1, pc, r1
   13c30:	b	13c40 <bcmp@plt+0x1964>
   13c34:	ldr	r1, [pc, #28]	; 13c58 <bcmp@plt+0x197c>
   13c38:	mov	r0, #3
   13c3c:	add	r1, pc, r1
   13c40:	bl	40d10 <bcmp@plt+0x2ea34>
   13c44:	mov	r4, #0
   13c48:	mov	r0, r4
   13c4c:	vpop	{d8-d9}
   13c50:	pop	{r4, r5, r6, sl, fp, pc}
   13c54:	ldrdeq	r2, [r4], -pc	; <UNPREDICTABLE>
   13c58:	andeq	r2, r4, fp, ror #10
   13c5c:	push	{r4, r5, r6, r7, fp, lr}
   13c60:	add	fp, sp, #16
   13c64:	mov	r7, r0
   13c68:	mov	r0, #12
   13c6c:	mov	r4, r2
   13c70:	mov	r6, r1
   13c74:	bl	44994 <bcmp@plt+0x326b8>
   13c78:	cmp	r0, #0
   13c7c:	beq	13c9c <bcmp@plt+0x19c0>
   13c80:	mov	r5, r0
   13c84:	str	r7, [r0]
   13c88:	mov	r0, r6
   13c8c:	bl	12030 <strdup@plt>
   13c90:	stmib	r5, {r0, r4}
   13c94:	mov	r0, r5
   13c98:	pop	{r4, r5, r6, r7, fp, pc}
   13c9c:	mov	r5, #0
   13ca0:	mov	r0, r5
   13ca4:	pop	{r4, r5, r6, r7, fp, pc}
   13ca8:	push	{r4, sl, fp, lr}
   13cac:	add	fp, sp, #8
   13cb0:	mov	r4, r0
   13cb4:	ldr	r0, [r0, #4]
   13cb8:	bl	11f10 <free@plt>
   13cbc:	mov	r0, r4
   13cc0:	pop	{r4, sl, fp, lr}
   13cc4:	b	11f10 <free@plt>
   13cc8:	ldr	r3, [r0, #4]
   13ccc:	cmp	r3, r0
   13cd0:	beq	13cf4 <bcmp@plt+0x1a18>
   13cd4:	ldr	ip, [r3, #8]
   13cd8:	ldr	r2, [ip]
   13cdc:	cmp	r2, r1
   13ce0:	moveq	r0, ip
   13ce4:	bxeq	lr
   13ce8:	ldr	r3, [r3, #4]
   13cec:	cmp	r3, r0
   13cf0:	bne	13cd4 <bcmp@plt+0x19f8>
   13cf4:	mov	ip, #0
   13cf8:	mov	r0, ip
   13cfc:	bx	lr
   13d00:	push	{r4, r5, r6, sl, fp, lr}
   13d04:	add	fp, sp, #16
   13d08:	mov	r4, r2
   13d0c:	ldr	r2, [r0]
   13d10:	mov	r6, r1
   13d14:	mov	r5, r0
   13d18:	cmn	r2, #1
   13d1c:	ble	13d50 <bcmp@plt+0x1a74>
   13d20:	ldr	r0, [pc, #312]	; 13e60 <bcmp@plt+0x1b84>
   13d24:	cmp	r2, #0
   13d28:	ldr	r0, [pc, r0]
   13d2c:	ldr	r0, [r0]
   13d30:	beq	13d70 <bcmp@plt+0x1a94>
   13d34:	cmp	r0, #1
   13d38:	blt	13d88 <bcmp@plt+0x1aac>
   13d3c:	ldr	r1, [pc, #288]	; 13e64 <bcmp@plt+0x1b88>
   13d40:	mov	r0, #5
   13d44:	add	r1, pc, r1
   13d48:	bl	40d10 <bcmp@plt+0x2ea34>
   13d4c:	b	13d88 <bcmp@plt+0x1aac>
   13d50:	mov	r0, #0
   13d54:	str	r0, [r5]
   13d58:	ldr	r0, [pc, #252]	; 13e5c <bcmp@plt+0x1b80>
   13d5c:	ldr	r0, [pc, r0]
   13d60:	ldr	r0, [r0]
   13d64:	cmp	r0, #0
   13d68:	bgt	13d78 <bcmp@plt+0x1a9c>
   13d6c:	b	13e58 <bcmp@plt+0x1b7c>
   13d70:	cmp	r0, #1
   13d74:	blt	13d88 <bcmp@plt+0x1aac>
   13d78:	ldr	r1, [pc, #232]	; 13e68 <bcmp@plt+0x1b8c>
   13d7c:	mov	r0, #5
   13d80:	add	r1, pc, r1
   13d84:	bl	40d10 <bcmp@plt+0x2ea34>
   13d88:	ldr	r0, [r5]
   13d8c:	cmp	r0, #0
   13d90:	beq	13e58 <bcmp@plt+0x1b7c>
   13d94:	ldr	r0, [r6]
   13d98:	cmp	r0, #6
   13d9c:	blt	13dc4 <bcmp@plt+0x1ae8>
   13da0:	mov	r0, #5
   13da4:	mov	r2, #5
   13da8:	mov	r3, #5
   13dac:	str	r0, [r6]
   13db0:	mov	r0, #3
   13db4:	ldr	r1, [pc, #176]	; 13e6c <bcmp@plt+0x1b90>
   13db8:	add	r1, pc, r1
   13dbc:	bl	40d10 <bcmp@plt+0x2ea34>
   13dc0:	b	13e4c <bcmp@plt+0x1b70>
   13dc4:	cmn	r0, #1
   13dc8:	ble	13e30 <bcmp@plt+0x1b54>
   13dcc:	cmp	r0, #1
   13dd0:	blt	13e58 <bcmp@plt+0x1b7c>
   13dd4:	ldr	r0, [r4]
   13dd8:	cmp	r0, #0
   13ddc:	ble	13e0c <bcmp@plt+0x1b30>
   13de0:	ldr	r1, [r5]
   13de4:	cmp	r0, r1
   13de8:	pople	{r4, r5, r6, sl, fp, pc}
   13dec:	str	r1, [r4]
   13df0:	mov	r0, #3
   13df4:	mov	r2, #1
   13df8:	ldr	r3, [r5]
   13dfc:	ldr	r1, [pc, #116]	; 13e78 <bcmp@plt+0x1b9c>
   13e00:	add	r1, pc, r1
   13e04:	pop	{r4, r5, r6, sl, fp, lr}
   13e08:	b	40d10 <bcmp@plt+0x2ea34>
   13e0c:	mov	r0, #1
   13e10:	mov	r2, #1
   13e14:	mov	r3, #1
   13e18:	str	r0, [r4]
   13e1c:	mov	r0, #3
   13e20:	ldr	r1, [pc, #76]	; 13e74 <bcmp@plt+0x1b98>
   13e24:	add	r1, pc, r1
   13e28:	pop	{r4, r5, r6, sl, fp, lr}
   13e2c:	b	40d10 <bcmp@plt+0x2ea34>
   13e30:	mov	r0, #0
   13e34:	mov	r2, #5
   13e38:	str	r0, [r6]
   13e3c:	mov	r0, #3
   13e40:	ldr	r1, [pc, #40]	; 13e70 <bcmp@plt+0x1b94>
   13e44:	add	r1, pc, r1
   13e48:	bl	40d10 <bcmp@plt+0x2ea34>
   13e4c:	ldr	r0, [r6]
   13e50:	cmp	r0, #1
   13e54:	bge	13dd4 <bcmp@plt+0x1af8>
   13e58:	pop	{r4, r5, r6, sl, fp, pc}
   13e5c:	andeq	r2, r6, ip, lsr #12
   13e60:	andeq	r2, r6, r0, ror #12
   13e64:	andeq	r2, r4, pc, ror #9
   13e68:	andeq	r2, r4, sp, asr #9
   13e6c:	andeq	r2, r4, fp, lsr #9
   13e70:	andeq	r2, r4, r1, ror #8
   13e74:	andeq	r2, r4, r2, asr #9
   13e78:	andeq	r2, r4, r6, ror #9
   13e7c:	push	{r4, sl, fp, lr}
   13e80:	add	fp, sp, #8
   13e84:	sub	sp, sp, #8
   13e88:	mov	r2, r0
   13e8c:	add	r0, r0, #1
   13e90:	cmp	r0, #256	; 0x100
   13e94:	bls	13eac <bcmp@plt+0x1bd0>
   13e98:	mov	r0, #254	; 0xfe
   13e9c:	str	r0, [sp]
   13ea0:	ldr	r1, [pc, #60]	; 13ee4 <bcmp@plt+0x1c08>
   13ea4:	add	r1, pc, r1
   13ea8:	b	13ec8 <bcmp@plt+0x1bec>
   13eac:	mov	r4, #1
   13eb0:	cmp	r1, #256	; 0x100
   13eb4:	bcc	13ed8 <bcmp@plt+0x1bfc>
   13eb8:	mov	r0, #255	; 0xff
   13ebc:	str	r0, [sp]
   13ec0:	ldr	r1, [pc, #32]	; 13ee8 <bcmp@plt+0x1c0c>
   13ec4:	add	r1, pc, r1
   13ec8:	mov	r0, #2
   13ecc:	mov	r3, #0
   13ed0:	mov	r4, #0
   13ed4:	bl	40d10 <bcmp@plt+0x2ea34>
   13ed8:	mov	r0, r4
   13edc:	sub	sp, fp, #8
   13ee0:	pop	{r4, sl, fp, pc}
   13ee4:	andeq	r2, r4, r1, lsr #9
   13ee8:			; <UNDEFINED> instruction: 0x000424b7
   13eec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ef0:	add	fp, sp, #28
   13ef4:	sub	sp, sp, #4
   13ef8:	mov	r5, r1
   13efc:	mov	sl, r0
   13f00:	bl	13ff0 <bcmp@plt+0x1d14>
   13f04:	cmp	r0, #0
   13f08:	beq	13fbc <bcmp@plt+0x1ce0>
   13f0c:	ldr	r4, [r0, #4]
   13f10:	mov	r6, r0
   13f14:	cmp	r4, r0
   13f18:	beq	13fa8 <bcmp@plt+0x1ccc>
   13f1c:	ldr	r8, [pc, #188]	; 13fe0 <bcmp@plt+0x1d04>
   13f20:	ldr	r8, [pc, r8]
   13f24:	b	13f48 <bcmp@plt+0x1c6c>
   13f28:	ldr	r1, [pc, #180]	; 13fe4 <bcmp@plt+0x1d08>
   13f2c:	mov	r0, #3
   13f30:	mov	r2, sl
   13f34:	add	r1, pc, r1
   13f38:	bl	40d10 <bcmp@plt+0x2ea34>
   13f3c:	ldr	r4, [r4, #4]
   13f40:	cmp	r4, r6
   13f44:	beq	13fa8 <bcmp@plt+0x1ccc>
   13f48:	ldr	r9, [r8]
   13f4c:	ldr	r7, [r4, #8]
   13f50:	cmp	r9, #0
   13f54:	beq	13f68 <bcmp@plt+0x1c8c>
   13f58:	mov	r0, r7
   13f5c:	bl	34418 <bcmp@plt+0x2213c>
   13f60:	cmp	r9, r0
   13f64:	bne	13f28 <bcmp@plt+0x1c4c>
   13f68:	mov	r0, r7
   13f6c:	bl	34af8 <bcmp@plt+0x2281c>
   13f70:	mov	r1, r5
   13f74:	bl	3ded0 <bcmp@plt+0x2bbf4>
   13f78:	ldr	r0, [pc, #104]	; 13fe8 <bcmp@plt+0x1d0c>
   13f7c:	ldr	r0, [pc, r0]
   13f80:	ldr	r0, [r0]
   13f84:	cmp	r0, #3
   13f88:	blt	13f3c <bcmp@plt+0x1c60>
   13f8c:	mov	r0, r7
   13f90:	bl	342fc <bcmp@plt+0x22020>
   13f94:	ldr	r1, [pc, #80]	; 13fec <bcmp@plt+0x1d10>
   13f98:	mov	r2, r0
   13f9c:	mov	r0, #7
   13fa0:	add	r1, pc, r1
   13fa4:	b	13f38 <bcmp@plt+0x1c5c>
   13fa8:	mov	r0, r6
   13fac:	bl	3e398 <bcmp@plt+0x2c0bc>
   13fb0:	mov	r0, #1
   13fb4:	sub	sp, fp, #28
   13fb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13fbc:	ldr	r1, [pc, #24]	; 13fdc <bcmp@plt+0x1d00>
   13fc0:	mov	r0, #2
   13fc4:	mov	r2, sl
   13fc8:	add	r1, pc, r1
   13fcc:	bl	40d10 <bcmp@plt+0x2ea34>
   13fd0:	mov	r0, #0
   13fd4:	sub	sp, fp, #28
   13fd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13fdc:	andeq	r2, r4, r7, ror #7
   13fe0:	ldrdeq	r2, [r6], -r0
   13fe4:			; <UNDEFINED> instruction: 0x000424b2
   13fe8:	andeq	r2, r6, ip, lsl #8
   13fec:	muleq	r4, r7, r4
   13ff0:	push	{r4, r5, r6, sl, fp, lr}
   13ff4:	add	fp, sp, #16
   13ff8:	mov	r4, r0
   13ffc:	bl	340d4 <bcmp@plt+0x21df8>
   14000:	mov	r6, r0
   14004:	mov	r0, r4
   14008:	mov	r1, r6
   1400c:	bl	350f8 <bcmp@plt+0x22e1c>
   14010:	cmp	r0, #1
   14014:	bne	14040 <bcmp@plt+0x1d64>
   14018:	ldr	r0, [pc, #124]	; 1409c <bcmp@plt+0x1dc0>
   1401c:	ldr	r0, [pc, r0]
   14020:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   14024:	cmp	r0, #0
   14028:	beq	1407c <bcmp@plt+0x1da0>
   1402c:	mov	r5, r0
   14030:	mov	r0, r6
   14034:	mov	r1, r5
   14038:	bl	3dd80 <bcmp@plt+0x2baa4>
   1403c:	b	14068 <bcmp@plt+0x1d8c>
   14040:	mov	r0, r6
   14044:	bl	340dc <bcmp@plt+0x21e00>
   14048:	ldr	r0, [pc, #80]	; 140a0 <bcmp@plt+0x1dc4>
   1404c:	ldr	r0, [pc, r0]
   14050:	ldr	r1, [r0]
   14054:	mov	r0, r4
   14058:	bl	14ce8 <bcmp@plt+0x2a0c>
   1405c:	mov	r5, r0
   14060:	cmp	r0, #0
   14064:	beq	1407c <bcmp@plt+0x1da0>
   14068:	ldr	r0, [r5, #12]
   1406c:	cmp	r0, #0
   14070:	beq	14080 <bcmp@plt+0x1da4>
   14074:	mov	r0, r5
   14078:	pop	{r4, r5, r6, sl, fp, pc}
   1407c:	mov	r5, #0
   14080:	ldr	r1, [pc, #28]	; 140a4 <bcmp@plt+0x1dc8>
   14084:	mov	r0, #2
   14088:	mov	r2, r4
   1408c:	add	r1, pc, r1
   14090:	bl	40d10 <bcmp@plt+0x2ea34>
   14094:	mov	r0, r5
   14098:	pop	{r4, r5, r6, sl, fp, pc}
   1409c:	ldrdeq	r2, [r6], -r4
   140a0:	andeq	r2, r6, r4, lsr #5
   140a4:	andeq	r2, r4, r5, lsr #16
   140a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   140ac:	add	fp, sp, #28
   140b0:	sub	sp, sp, #12
   140b4:	mov	r8, r2
   140b8:	cmp	r1, #0
   140bc:	mov	r5, r3
   140c0:	mov	r4, r1
   140c4:	str	r0, [sp, #8]
   140c8:	cmpne	r8, #0
   140cc:	bne	140f0 <bcmp@plt+0x1e14>
   140d0:	ldr	r1, [pc, #268]	; 141e4 <bcmp@plt+0x1f08>
   140d4:	mov	r0, #2
   140d8:	add	r1, pc, r1
   140dc:	bl	40d10 <bcmp@plt+0x2ea34>
   140e0:	bl	4e79c <bcmp@plt+0x3c4c0>
   140e4:	cmp	r8, #1
   140e8:	bne	14100 <bcmp@plt+0x1e24>
   140ec:	b	14114 <bcmp@plt+0x1e38>
   140f0:	cmp	r5, #0
   140f4:	beq	140d0 <bcmp@plt+0x1df4>
   140f8:	cmp	r8, #1
   140fc:	beq	14114 <bcmp@plt+0x1e38>
   14100:	ldr	r1, [pc, #224]	; 141e8 <bcmp@plt+0x1f0c>
   14104:	mov	r0, #2
   14108:	add	r1, pc, r1
   1410c:	bl	40d10 <bcmp@plt+0x2ea34>
   14110:	bl	4e79c <bcmp@plt+0x3c4c0>
   14114:	mov	r0, r4
   14118:	bl	13ff0 <bcmp@plt+0x1d14>
   1411c:	cmp	r0, #0
   14120:	beq	141c4 <bcmp@plt+0x1ee8>
   14124:	ldr	r9, [r0, #4]
   14128:	mov	r7, r0
   1412c:	str	r4, [sp, #4]
   14130:	cmp	r9, r0
   14134:	beq	141b0 <bcmp@plt+0x1ed4>
   14138:	ldr	sl, [pc, #176]	; 141f0 <bcmp@plt+0x1f14>
   1413c:	uxtb	r4, r8
   14140:	ldr	sl, [pc, sl]
   14144:	b	14168 <bcmp@plt+0x1e8c>
   14148:	ldr	r1, [pc, #164]	; 141f4 <bcmp@plt+0x1f18>
   1414c:	ldr	r2, [sp, #4]
   14150:	mov	r0, #3
   14154:	add	r1, pc, r1
   14158:	bl	40d10 <bcmp@plt+0x2ea34>
   1415c:	ldr	r9, [r9, #4]
   14160:	cmp	r9, r7
   14164:	beq	141b0 <bcmp@plt+0x1ed4>
   14168:	ldr	r6, [sl]
   1416c:	ldr	r8, [r9, #8]
   14170:	cmp	r6, #0
   14174:	beq	14188 <bcmp@plt+0x1eac>
   14178:	mov	r0, r8
   1417c:	bl	34418 <bcmp@plt+0x2213c>
   14180:	cmp	r6, r0
   14184:	bne	14148 <bcmp@plt+0x1e6c>
   14188:	ldr	r3, [fp, #8]
   1418c:	mov	r0, r8
   14190:	mov	r1, r4
   14194:	mov	r2, r5
   14198:	bl	1fc1c <bcmp@plt+0xd940>
   1419c:	cmp	r0, #0
   141a0:	beq	1415c <bcmp@plt+0x1e80>
   141a4:	ldr	r1, [sp, #8]
   141a8:	bl	3dd80 <bcmp@plt+0x2baa4>
   141ac:	b	1415c <bcmp@plt+0x1e80>
   141b0:	mov	r0, r7
   141b4:	bl	3e398 <bcmp@plt+0x2c0bc>
   141b8:	mov	r0, #1
   141bc:	sub	sp, fp, #28
   141c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   141c4:	ldr	r1, [pc, #32]	; 141ec <bcmp@plt+0x1f10>
   141c8:	mov	r0, #2
   141cc:	mov	r2, r4
   141d0:	add	r1, pc, r1
   141d4:	bl	40d10 <bcmp@plt+0x2ea34>
   141d8:	mov	r0, #0
   141dc:	sub	sp, fp, #28
   141e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   141e4:	andeq	r2, r4, r8, lsl #7
   141e8:	andeq	r2, r4, r5, lsr #7
   141ec:	andeq	r2, r4, ip, lsl r3
   141f0:			; <UNDEFINED> instruction: 0x000621b0
   141f4:	andeq	r2, r4, r6, asr #7
   141f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   141fc:	add	fp, sp, #28
   14200:	sub	sp, sp, #20
   14204:	cmp	r1, #0
   14208:	beq	14234 <bcmp@plt+0x1f58>
   1420c:	mov	r4, r0
   14210:	add	r0, r2, #1
   14214:	mov	r7, r2
   14218:	cmp	r0, #256	; 0x100
   1421c:	bls	1424c <bcmp@plt+0x1f70>
   14220:	mov	r0, #254	; 0xfe
   14224:	str	r0, [sp]
   14228:	ldr	r1, [pc, #348]	; 1438c <bcmp@plt+0x20b0>
   1422c:	add	r1, pc, r1
   14230:	b	14268 <bcmp@plt+0x1f8c>
   14234:	ldr	r1, [pc, #332]	; 14388 <bcmp@plt+0x20ac>
   14238:	mov	r0, #2
   1423c:	add	r1, pc, r1
   14240:	bl	40d10 <bcmp@plt+0x2ea34>
   14244:	mov	r4, #0
   14248:	b	1427c <bcmp@plt+0x1fa0>
   1424c:	mov	r5, r3
   14250:	cmp	r3, #256	; 0x100
   14254:	bcc	14288 <bcmp@plt+0x1fac>
   14258:	mov	r0, #255	; 0xff
   1425c:	str	r0, [sp]
   14260:	ldr	r1, [pc, #296]	; 14390 <bcmp@plt+0x20b4>
   14264:	add	r1, pc, r1
   14268:	mov	r0, #2
   1426c:	mov	r2, r7
   14270:	mov	r3, #0
   14274:	mov	r4, #0
   14278:	bl	40d10 <bcmp@plt+0x2ea34>
   1427c:	mov	r0, r4
   14280:	sub	sp, fp, #28
   14284:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14288:	mov	r0, r1
   1428c:	mov	r9, r1
   14290:	bl	13ff0 <bcmp@plt+0x1d14>
   14294:	cmp	r0, #0
   14298:	beq	1436c <bcmp@plt+0x2090>
   1429c:	str	r4, [sp, #16]
   142a0:	ldr	r4, [r0, #4]
   142a4:	mov	r6, r0
   142a8:	cmp	r4, r0
   142ac:	beq	1435c <bcmp@plt+0x2080>
   142b0:	uxtb	sl, r5
   142b4:	uxtb	r7, r7
   142b8:	b	142dc <bcmp@plt+0x2000>
   142bc:	ldr	r1, [pc, #216]	; 1439c <bcmp@plt+0x20c0>
   142c0:	mov	r0, #3
   142c4:	mov	r2, r9
   142c8:	add	r1, pc, r1
   142cc:	bl	40d10 <bcmp@plt+0x2ea34>
   142d0:	ldr	r4, [r4, #4]
   142d4:	cmp	r4, r6
   142d8:	beq	1435c <bcmp@plt+0x2080>
   142dc:	ldr	r5, [r4, #8]
   142e0:	ldr	r0, [pc, #176]	; 14398 <bcmp@plt+0x20bc>
   142e4:	ldr	r0, [pc, r0]
   142e8:	ldr	r8, [r0]
   142ec:	cmp	r8, #0
   142f0:	beq	14304 <bcmp@plt+0x2028>
   142f4:	mov	r0, r5
   142f8:	bl	34418 <bcmp@plt+0x2213c>
   142fc:	cmp	r8, r0
   14300:	bne	142bc <bcmp@plt+0x1fe0>
   14304:	mov	r0, #255	; 0xff
   14308:	stm	sp, {r7, sl}
   1430c:	mov	r1, #1
   14310:	mov	r2, #0
   14314:	mov	r3, #1
   14318:	str	r0, [sp, #8]
   1431c:	mov	r0, #0
   14320:	str	r0, [sp, #12]
   14324:	mov	r0, r5
   14328:	bl	3a4cc <bcmp@plt+0x281f0>
   1432c:	cmp	r0, #0
   14330:	beq	142d0 <bcmp@plt+0x1ff4>
   14334:	mov	r5, r0
   14338:	ldr	r0, [sp, #16]
   1433c:	mov	r1, r5
   14340:	ldr	r0, [r0, #4]
   14344:	bl	3b164 <bcmp@plt+0x28e88>
   14348:	cmp	r0, #1
   1434c:	beq	142d0 <bcmp@plt+0x1ff4>
   14350:	mov	r0, r5
   14354:	bl	3a80c <bcmp@plt+0x28530>
   14358:	b	142d0 <bcmp@plt+0x1ff4>
   1435c:	mov	r0, r6
   14360:	bl	3e398 <bcmp@plt+0x2c0bc>
   14364:	mov	r4, #1
   14368:	b	1427c <bcmp@plt+0x1fa0>
   1436c:	ldr	r1, [pc, #32]	; 14394 <bcmp@plt+0x20b8>
   14370:	mov	r0, #2
   14374:	mov	r2, r9
   14378:	add	r1, pc, r1
   1437c:	bl	40d10 <bcmp@plt+0x2ea34>
   14380:	mov	r4, #0
   14384:	b	1427c <bcmp@plt+0x1fa0>
   14388:	andeq	r2, r4, r3, lsr r3
   1438c:	andeq	r2, r4, r9, lsl r1
   14390:	andeq	r2, r4, r7, lsl r1
   14394:	andeq	r2, r4, r8, lsr r2
   14398:	andeq	r2, r6, ip
   1439c:	andeq	r2, r4, sl, lsl r3
   143a0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   143a4:	add	fp, sp, #24
   143a8:	sub	sp, sp, #16
   143ac:	mov	r5, r0
   143b0:	mov	r0, r2
   143b4:	mov	r7, r3
   143b8:	mov	r6, r2
   143bc:	mov	r9, r1
   143c0:	bl	443f4 <bcmp@plt+0x32118>
   143c4:	ldr	r1, [r9, #4]
   143c8:	mov	r8, r0
   143cc:	mov	r0, r6
   143d0:	bl	3df28 <bcmp@plt+0x2bc4c>
   143d4:	ldr	r4, [fp, #8]
   143d8:	cmp	r0, #0
   143dc:	beq	143ec <bcmp@plt+0x2110>
   143e0:	cmp	r4, #0
   143e4:	bpl	14400 <bcmp@plt+0x2124>
   143e8:	b	144b8 <bcmp@plt+0x21dc>
   143ec:	ldr	r1, [r9, #4]
   143f0:	mov	r0, r6
   143f4:	bl	3dd80 <bcmp@plt+0x2baa4>
   143f8:	cmp	r4, #0
   143fc:	bmi	144b8 <bcmp@plt+0x21dc>
   14400:	ldr	r2, [fp, #12]
   14404:	cmp	r7, #2
   14408:	bne	14460 <bcmp@plt+0x2184>
   1440c:	ldrb	r1, [r5, #8]
   14410:	ldr	r0, [r5, #12]
   14414:	uxtb	r7, r4
   14418:	uxtb	r2, r2
   1441c:	mov	r5, #0
   14420:	mov	r3, #255	; 0xff
   14424:	str	r7, [sp]
   14428:	stmib	sp, {r2, r3, r5}
   1442c:	mov	r2, #1
   14430:	mov	r3, #1
   14434:	bl	3a4cc <bcmp@plt+0x281f0>
   14438:	cmp	r0, #0
   1443c:	beq	144c8 <bcmp@plt+0x21ec>
   14440:	mov	r6, r0
   14444:	mov	r0, r8
   14448:	mov	r1, r6
   1444c:	bl	3b164 <bcmp@plt+0x28e88>
   14450:	cmp	r0, #1
   14454:	bne	144c0 <bcmp@plt+0x21e4>
   14458:	ldr	r1, [r9, #8]
   1445c:	b	144b0 <bcmp@plt+0x21d4>
   14460:	ldrb	r1, [r5, #8]
   14464:	ldr	r0, [r5, #16]
   14468:	uxtb	r7, r4
   1446c:	uxtb	r2, r2
   14470:	mov	r5, #0
   14474:	mov	r3, #255	; 0xff
   14478:	str	r7, [sp]
   1447c:	stmib	sp, {r2, r3, r5}
   14480:	mov	r2, #1
   14484:	mov	r3, #1
   14488:	bl	3a4cc <bcmp@plt+0x281f0>
   1448c:	cmp	r0, #0
   14490:	beq	144c8 <bcmp@plt+0x21ec>
   14494:	mov	r6, r0
   14498:	mov	r0, r8
   1449c:	mov	r1, r6
   144a0:	bl	3b164 <bcmp@plt+0x28e88>
   144a4:	cmp	r0, #1
   144a8:	bne	144c0 <bcmp@plt+0x21e4>
   144ac:	ldr	r1, [r9, #12]
   144b0:	mov	r0, r6
   144b4:	bl	3dd80 <bcmp@plt+0x2baa4>
   144b8:	mov	r5, #1
   144bc:	b	144c8 <bcmp@plt+0x21ec>
   144c0:	mov	r0, r6
   144c4:	bl	3a80c <bcmp@plt+0x28530>
   144c8:	mov	r0, r5
   144cc:	sub	sp, fp, #24
   144d0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   144d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   144d8:	add	fp, sp, #28
   144dc:	sub	sp, sp, #12
   144e0:	cmp	r1, #0
   144e4:	beq	14510 <bcmp@plt+0x2234>
   144e8:	mov	r4, r0
   144ec:	add	r0, r3, #1
   144f0:	mov	r5, r3
   144f4:	cmp	r0, #256	; 0x100
   144f8:	bls	14528 <bcmp@plt+0x224c>
   144fc:	mov	r0, #254	; 0xfe
   14500:	str	r0, [sp]
   14504:	ldr	r1, [pc, #480]	; 146ec <bcmp@plt+0x2410>
   14508:	add	r1, pc, r1
   1450c:	b	14544 <bcmp@plt+0x2268>
   14510:	ldr	r1, [pc, #464]	; 146e8 <bcmp@plt+0x240c>
   14514:	add	r1, pc, r1
   14518:	mov	r0, #2
   1451c:	bl	40d10 <bcmp@plt+0x2ea34>
   14520:	mov	r7, #0
   14524:	b	14558 <bcmp@plt+0x227c>
   14528:	ldr	sl, [fp, #8]
   1452c:	cmp	sl, #256	; 0x100
   14530:	bcc	14564 <bcmp@plt+0x2288>
   14534:	mov	r0, #255	; 0xff
   14538:	str	r0, [sp]
   1453c:	ldr	r1, [pc, #428]	; 146f0 <bcmp@plt+0x2414>
   14540:	add	r1, pc, r1
   14544:	mov	r0, #2
   14548:	mov	r2, r5
   1454c:	mov	r3, #0
   14550:	mov	r7, #0
   14554:	bl	40d10 <bcmp@plt+0x2ea34>
   14558:	mov	r0, r7
   1455c:	sub	sp, fp, #28
   14560:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14564:	mov	r3, r2
   14568:	mov	r7, r1
   1456c:	cmn	r5, #1
   14570:	ble	1467c <bcmp@plt+0x23a0>
   14574:	orr	r0, r3, #2
   14578:	cmp	r0, #6
   1457c:	bne	14698 <bcmp@plt+0x23bc>
   14580:	mov	r0, r7
   14584:	cmp	r3, #4
   14588:	mov	r8, #10
   1458c:	movweq	r8, #2
   14590:	bl	4e080 <bcmp@plt+0x3bda4>
   14594:	mov	r6, r0
   14598:	cmp	r0, #0
   1459c:	bne	145b4 <bcmp@plt+0x22d8>
   145a0:	mov	r0, r7
   145a4:	bl	4df44 <bcmp@plt+0x3bc68>
   145a8:	mov	r6, r0
   145ac:	cmp	r0, #0
   145b0:	beq	146b0 <bcmp@plt+0x23d4>
   145b4:	mov	r0, r6
   145b8:	mov	r1, r8
   145bc:	bl	4d994 <bcmp@plt+0x3b6b8>
   145c0:	cmp	r0, #1
   145c4:	bne	146a4 <bcmp@plt+0x23c8>
   145c8:	ldr	r0, [r4, #48]	; 0x30
   145cc:	mov	r1, r7
   145d0:	bl	49664 <bcmp@plt+0x37388>
   145d4:	mov	r9, r0
   145d8:	cmp	r0, #0
   145dc:	bne	1460c <bcmp@plt+0x2330>
   145e0:	mov	r0, r7
   145e4:	bl	3eef0 <bcmp@plt+0x2cc14>
   145e8:	mov	r9, r0
   145ec:	ldr	r0, [r4, #48]	; 0x30
   145f0:	str	r0, [sp, #8]
   145f4:	mov	r0, r7
   145f8:	bl	12030 <strdup@plt>
   145fc:	mov	r1, r0
   14600:	ldr	r0, [sp, #8]
   14604:	mov	r2, r9
   14608:	bl	4917c <bcmp@plt+0x36ea0>
   1460c:	ldr	r2, [r4, #64]	; 0x40
   14610:	ldr	r0, [r2, #4]
   14614:	cmp	r0, #0
   14618:	bne	14644 <bcmp@plt+0x2368>
   1461c:	ldr	r1, [r4, #36]	; 0x24
   14620:	ldr	r0, [r4, #40]	; 0x28
   14624:	mov	r7, #0
   14628:	ldr	r3, [r1, #8]
   1462c:	mov	r1, r2
   14630:	mov	r2, #0
   14634:	blx	r3
   14638:	cmp	r0, #1
   1463c:	bne	146cc <bcmp@plt+0x23f0>
   14640:	ldr	r2, [r4, #64]	; 0x40
   14644:	mov	r0, r6
   14648:	mov	r1, r9
   1464c:	mov	r3, r8
   14650:	stm	sp, {r5, sl}
   14654:	bl	143a0 <bcmp@plt+0x20c4>
   14658:	mov	r7, #0
   1465c:	cmp	r0, #1
   14660:	bne	14558 <bcmp@plt+0x227c>
   14664:	ldr	r2, [r4, #36]	; 0x24
   14668:	ldr	r0, [r4, #40]	; 0x28
   1466c:	ldr	r1, [r4, #64]	; 0x40
   14670:	ldr	r2, [r2, #24]
   14674:	blx	r2
   14678:	b	14690 <bcmp@plt+0x23b4>
   1467c:	ldr	r1, [pc, #112]	; 146f4 <bcmp@plt+0x2418>
   14680:	mov	r0, #2
   14684:	mov	r2, r7
   14688:	add	r1, pc, r1
   1468c:	bl	40d10 <bcmp@plt+0x2ea34>
   14690:	mov	r7, #1
   14694:	b	14558 <bcmp@plt+0x227c>
   14698:	ldr	r1, [pc, #88]	; 146f8 <bcmp@plt+0x241c>
   1469c:	add	r1, pc, r1
   146a0:	b	14518 <bcmp@plt+0x223c>
   146a4:	ldr	r1, [pc, #84]	; 14700 <bcmp@plt+0x2424>
   146a8:	add	r1, pc, r1
   146ac:	b	146b8 <bcmp@plt+0x23dc>
   146b0:	ldr	r1, [pc, #68]	; 146fc <bcmp@plt+0x2420>
   146b4:	add	r1, pc, r1
   146b8:	mov	r0, #3
   146bc:	mov	r2, r7
   146c0:	bl	40d10 <bcmp@plt+0x2ea34>
   146c4:	mov	r7, #0
   146c8:	b	14558 <bcmp@plt+0x227c>
   146cc:	ldr	r1, [pc, #48]	; 14704 <bcmp@plt+0x2428>
   146d0:	mov	r0, #2
   146d4:	add	r1, pc, r1
   146d8:	bl	40d10 <bcmp@plt+0x2ea34>
   146dc:	ldr	r0, [r4, #64]	; 0x40
   146e0:	bl	44528 <bcmp@plt+0x3224c>
   146e4:	b	14558 <bcmp@plt+0x227c>
   146e8:	andeq	r2, r4, r6, lsl r1
   146ec:	andeq	r1, r4, sp, lsr lr
   146f0:	andeq	r1, r4, fp, lsr lr
   146f4:	andeq	r1, r4, r2, ror #31
   146f8:	andeq	r2, r4, r2, lsr r0
   146fc:	andeq	r2, r4, r3, ror r0
   14700:	andeq	r2, r4, r8, lsr #1
   14704:	strheq	r2, [r4], -r5
   14708:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1470c:	add	fp, sp, #28
   14710:	sub	sp, sp, #12
   14714:	mov	r4, r3
   14718:	mov	r7, r2
   1471c:	mov	r6, r1
   14720:	cmp	r2, #16777216	; 0x1000000
   14724:	bcc	14744 <bcmp@plt+0x2468>
   14728:	ldr	r1, [pc, #296]	; 14858 <bcmp@plt+0x257c>
   1472c:	mov	r0, #2
   14730:	mov	r2, r7
   14734:	mvn	r3, #-16777216	; 0xff000000
   14738:	add	r1, pc, r1
   1473c:	bl	40d10 <bcmp@plt+0x2ea34>
   14740:	mov	r7, #0
   14744:	ldr	sl, [fp, #32]
   14748:	bl	340d4 <bcmp@plt+0x21df8>
   1474c:	mov	r9, r0
   14750:	mov	r0, r6
   14754:	mov	r1, r9
   14758:	bl	3511c <bcmp@plt+0x22e40>
   1475c:	cmp	r0, #1
   14760:	beq	14788 <bcmp@plt+0x24ac>
   14764:	mov	r0, r9
   14768:	bl	340dc <bcmp@plt+0x21e00>
   1476c:	mov	r0, sl
   14770:	mov	r1, r6
   14774:	bl	49664 <bcmp@plt+0x37388>
   14778:	cmp	r0, #0
   1477c:	beq	14834 <bcmp@plt+0x2558>
   14780:	bl	34af8 <bcmp@plt+0x2281c>
   14784:	mov	r9, r0
   14788:	ldr	r8, [fp, #28]
   1478c:	ldr	r5, [fp, #16]
   14790:	ldr	r6, [fp, #12]
   14794:	mov	r0, r9
   14798:	bl	47064 <bcmp@plt+0x34d88>
   1479c:	ldr	r0, [fp, #20]
   147a0:	ldr	r3, [fp, #8]
   147a4:	mov	r1, r7
   147a8:	mov	r2, r4
   147ac:	str	r6, [sp]
   147b0:	str	r5, [sp, #4]
   147b4:	str	r0, [sp, #8]
   147b8:	mov	r0, r9
   147bc:	bl	40bc8 <bcmp@plt+0x2e8ec>
   147c0:	mov	r6, r0
   147c4:	ldr	r0, [fp, #24]
   147c8:	strb	r0, [r6, #17]
   147cc:	ldr	r4, [r8, #4]
   147d0:	cmp	r4, r8
   147d4:	bne	147f0 <bcmp@plt+0x2514>
   147d8:	b	14828 <bcmp@plt+0x254c>
   147dc:	mov	r0, r7
   147e0:	bl	3e398 <bcmp@plt+0x2c0bc>
   147e4:	ldr	r4, [r4, #4]
   147e8:	cmp	r4, r8
   147ec:	beq	14828 <bcmp@plt+0x254c>
   147f0:	ldr	r0, [r4, #8]
   147f4:	mov	r1, sl
   147f8:	bl	14860 <bcmp@plt+0x2584>
   147fc:	ldr	r5, [r0, #4]
   14800:	mov	r7, r0
   14804:	cmp	r5, r0
   14808:	beq	147dc <bcmp@plt+0x2500>
   1480c:	ldr	r1, [r5, #8]
   14810:	mov	r0, r6
   14814:	bl	40c68 <bcmp@plt+0x2e98c>
   14818:	ldr	r5, [r5, #4]
   1481c:	cmp	r5, r7
   14820:	bne	1480c <bcmp@plt+0x2530>
   14824:	b	147dc <bcmp@plt+0x2500>
   14828:	mov	r0, r9
   1482c:	bl	340dc <bcmp@plt+0x21e00>
   14830:	b	1484c <bcmp@plt+0x2570>
   14834:	ldr	r1, [pc, #32]	; 1485c <bcmp@plt+0x2580>
   14838:	mov	r0, #2
   1483c:	mov	r2, r6
   14840:	add	r1, pc, r1
   14844:	bl	40d10 <bcmp@plt+0x2ea34>
   14848:	mov	r6, #0
   1484c:	mov	r0, r6
   14850:	sub	sp, fp, #28
   14854:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14858:	andeq	r2, r4, sl, lsl #1
   1485c:	andeq	r1, r4, r8, asr #31
   14860:	push	{r4, r5, r6, sl, fp, lr}
   14864:	add	fp, sp, #16
   14868:	mov	r6, r1
   1486c:	mov	r4, r0
   14870:	bl	340d4 <bcmp@plt+0x21df8>
   14874:	mov	r5, r0
   14878:	mov	r0, r4
   1487c:	mov	r1, #47	; 0x2f
   14880:	bl	11ea4 <strchr@plt>
   14884:	cmp	r0, #0
   14888:	beq	148ac <bcmp@plt+0x25d0>
   1488c:	mov	r0, r4
   14890:	mov	r1, r5
   14894:	bl	3511c <bcmp@plt+0x22e40>
   14898:	cmp	r0, #1
   1489c:	bne	148c0 <bcmp@plt+0x25e4>
   148a0:	cmp	r5, #0
   148a4:	bne	148ec <bcmp@plt+0x2610>
   148a8:	b	14914 <bcmp@plt+0x2638>
   148ac:	mov	r0, r4
   148b0:	mov	r1, r5
   148b4:	bl	350f8 <bcmp@plt+0x22e1c>
   148b8:	cmp	r0, #1
   148bc:	beq	148a0 <bcmp@plt+0x25c4>
   148c0:	mov	r0, r5
   148c4:	bl	340dc <bcmp@plt+0x21e00>
   148c8:	mov	r0, r6
   148cc:	mov	r1, r4
   148d0:	bl	49664 <bcmp@plt+0x37388>
   148d4:	cmp	r0, #0
   148d8:	beq	14914 <bcmp@plt+0x2638>
   148dc:	bl	34af8 <bcmp@plt+0x2281c>
   148e0:	mov	r5, r0
   148e4:	cmp	r5, #0
   148e8:	beq	14914 <bcmp@plt+0x2638>
   148ec:	ldr	r0, [pc, #116]	; 14968 <bcmp@plt+0x268c>
   148f0:	ldr	r0, [pc, r0]
   148f4:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   148f8:	cmp	r0, #0
   148fc:	beq	14948 <bcmp@plt+0x266c>
   14900:	mov	r6, r0
   14904:	mov	r0, r5
   14908:	mov	r1, r6
   1490c:	bl	3dd80 <bcmp@plt+0x2baa4>
   14910:	b	14934 <bcmp@plt+0x2658>
   14914:	ldr	r0, [pc, #80]	; 1496c <bcmp@plt+0x2690>
   14918:	ldr	r0, [pc, r0]
   1491c:	ldr	r1, [r0]
   14920:	mov	r0, r4
   14924:	bl	14ce8 <bcmp@plt+0x2a0c>
   14928:	mov	r6, r0
   1492c:	cmp	r0, #0
   14930:	beq	14948 <bcmp@plt+0x266c>
   14934:	ldr	r0, [r6, #12]
   14938:	cmp	r0, #0
   1493c:	beq	1494c <bcmp@plt+0x2670>
   14940:	mov	r0, r6
   14944:	pop	{r4, r5, r6, sl, fp, pc}
   14948:	mov	r6, #0
   1494c:	ldr	r1, [pc, #28]	; 14970 <bcmp@plt+0x2694>
   14950:	mov	r0, #2
   14954:	mov	r2, r4
   14958:	add	r1, pc, r1
   1495c:	bl	40d10 <bcmp@plt+0x2ea34>
   14960:	mov	r0, r6
   14964:	pop	{r4, r5, r6, sl, fp, pc}
   14968:	andeq	r1, r6, r0, lsl #18
   1496c:	ldrdeq	r1, [r6], -r8
   14970:	andeq	r1, r4, ip, lsr #30
   14974:	push	{r4, r5, r6, r7, fp, lr}
   14978:	add	fp, sp, #16
   1497c:	mov	r6, r3
   14980:	mov	r4, r2
   14984:	mov	r5, r1
   14988:	cmp	r2, #16777216	; 0x1000000
   1498c:	bcc	149ac <bcmp@plt+0x26d0>
   14990:	ldr	r1, [pc, #152]	; 14a30 <bcmp@plt+0x2754>
   14994:	mov	r0, #2
   14998:	mov	r2, r4
   1499c:	mvn	r3, #-16777216	; 0xff000000
   149a0:	add	r1, pc, r1
   149a4:	bl	40d10 <bcmp@plt+0x2ea34>
   149a8:	mov	r4, #0
   149ac:	bl	340d4 <bcmp@plt+0x21df8>
   149b0:	mov	r7, r0
   149b4:	mov	r0, r5
   149b8:	mov	r1, r7
   149bc:	bl	3511c <bcmp@plt+0x22e40>
   149c0:	cmp	r0, #1
   149c4:	beq	149ec <bcmp@plt+0x2710>
   149c8:	mov	r0, r7
   149cc:	bl	340dc <bcmp@plt+0x21e00>
   149d0:	mov	r0, r6
   149d4:	mov	r1, r5
   149d8:	bl	49664 <bcmp@plt+0x37388>
   149dc:	cmp	r0, #0
   149e0:	beq	14a14 <bcmp@plt+0x2738>
   149e4:	bl	34af8 <bcmp@plt+0x2281c>
   149e8:	mov	r7, r0
   149ec:	mov	r0, r7
   149f0:	bl	47064 <bcmp@plt+0x34d88>
   149f4:	mov	r0, r7
   149f8:	mov	r1, r4
   149fc:	bl	24bc4 <bcmp@plt+0x128e8>
   14a00:	mov	r4, r0
   14a04:	mov	r0, r7
   14a08:	bl	340dc <bcmp@plt+0x21e00>
   14a0c:	mov	r0, r4
   14a10:	pop	{r4, r5, r6, r7, fp, pc}
   14a14:	ldr	r1, [pc, #24]	; 14a34 <bcmp@plt+0x2758>
   14a18:	mov	r0, #2
   14a1c:	mov	r2, r5
   14a20:	add	r1, pc, r1
   14a24:	bl	40d10 <bcmp@plt+0x2ea34>
   14a28:	mov	r0, #0
   14a2c:	pop	{r4, r5, r6, r7, fp, pc}
   14a30:	andeq	r1, r4, r2, lsr #28
   14a34:	andeq	r1, r4, r8, ror #27
   14a38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14a3c:	add	fp, sp, #28
   14a40:	sub	sp, sp, #12
   14a44:	ldr	r0, [pc, #336]	; 14b9c <bcmp@plt+0x28c0>
   14a48:	mov	r8, r3
   14a4c:	mov	r5, r2
   14a50:	mov	r6, r1
   14a54:	ldr	r0, [pc, r0]
   14a58:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   14a5c:	mov	r4, r0
   14a60:	cmp	r5, #16777216	; 0x1000000
   14a64:	bcc	14a84 <bcmp@plt+0x27a8>
   14a68:	ldr	r1, [pc, #304]	; 14ba0 <bcmp@plt+0x28c4>
   14a6c:	mov	r0, #2
   14a70:	mov	r2, r5
   14a74:	mvn	r3, #-16777216	; 0xff000000
   14a78:	add	r1, pc, r1
   14a7c:	bl	40d10 <bcmp@plt+0x2ea34>
   14a80:	mov	r5, #0
   14a84:	ldr	r7, [fp, #12]
   14a88:	bl	340d4 <bcmp@plt+0x21df8>
   14a8c:	mov	sl, r0
   14a90:	mov	r0, r6
   14a94:	mov	r1, sl
   14a98:	bl	3511c <bcmp@plt+0x22e40>
   14a9c:	cmp	r0, #1
   14aa0:	bne	14aac <bcmp@plt+0x27d0>
   14aa4:	stmib	sp, {r5, r8}
   14aa8:	b	14ad4 <bcmp@plt+0x27f8>
   14aac:	mov	r0, sl
   14ab0:	bl	340dc <bcmp@plt+0x21e00>
   14ab4:	mov	r0, r7
   14ab8:	mov	r1, r6
   14abc:	bl	49664 <bcmp@plt+0x37388>
   14ac0:	cmp	r0, #0
   14ac4:	beq	14b7c <bcmp@plt+0x28a0>
   14ac8:	stmib	sp, {r5, r8}
   14acc:	bl	34af8 <bcmp@plt+0x2281c>
   14ad0:	mov	sl, r0
   14ad4:	ldr	r5, [fp, #8]
   14ad8:	mov	r0, sl
   14adc:	bl	47064 <bcmp@plt+0x34d88>
   14ae0:	ldr	r8, [r5, #4]
   14ae4:	cmp	r8, r5
   14ae8:	bne	14b04 <bcmp@plt+0x2828>
   14aec:	b	14b4c <bcmp@plt+0x2870>
   14af0:	mov	r0, r6
   14af4:	bl	3e398 <bcmp@plt+0x2c0bc>
   14af8:	ldr	r8, [r8, #4]
   14afc:	cmp	r8, r5
   14b00:	beq	14b4c <bcmp@plt+0x2870>
   14b04:	ldr	r0, [r8, #8]
   14b08:	mov	r1, r7
   14b0c:	bl	14860 <bcmp@plt+0x2584>
   14b10:	mov	r6, r0
   14b14:	ldr	r0, [r0, #12]
   14b18:	cmp	r0, #1
   14b1c:	blt	14af0 <bcmp@plt+0x2814>
   14b20:	ldr	r9, [r6, #4]
   14b24:	cmp	r9, r6
   14b28:	beq	14af0 <bcmp@plt+0x2814>
   14b2c:	ldr	r0, [r9, #8]
   14b30:	bl	34af8 <bcmp@plt+0x2281c>
   14b34:	mov	r1, r4
   14b38:	bl	3ded0 <bcmp@plt+0x2bbf4>
   14b3c:	ldr	r9, [r9, #4]
   14b40:	cmp	r9, r6
   14b44:	bne	14b2c <bcmp@plt+0x2850>
   14b48:	b	14af0 <bcmp@plt+0x2814>
   14b4c:	ldmib	sp, {r1, r2}
   14b50:	mov	r0, sl
   14b54:	mov	r3, r4
   14b58:	bl	24c20 <bcmp@plt+0x12944>
   14b5c:	mov	r6, r0
   14b60:	mov	r0, sl
   14b64:	bl	340dc <bcmp@plt+0x21e00>
   14b68:	mov	r0, r4
   14b6c:	bl	3e398 <bcmp@plt+0x2c0bc>
   14b70:	mov	r0, r6
   14b74:	sub	sp, fp, #28
   14b78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14b7c:	ldr	r1, [pc, #32]	; 14ba4 <bcmp@plt+0x28c8>
   14b80:	mov	r0, #2
   14b84:	mov	r2, r6
   14b88:	add	r1, pc, r1
   14b8c:	bl	40d10 <bcmp@plt+0x2ea34>
   14b90:	mov	r0, #0
   14b94:	sub	sp, fp, #28
   14b98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14b9c:	muleq	r6, ip, r7
   14ba0:	andeq	r1, r4, sl, asr #26
   14ba4:	andeq	r1, r4, r0, lsl #25
   14ba8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14bac:	add	fp, sp, #28
   14bb0:	sub	sp, sp, #20
   14bb4:	str	r0, [sp, #16]
   14bb8:	mov	sl, r2
   14bbc:	mov	r5, r1
   14bc0:	ldr	r0, [pc, #276]	; 14cdc <bcmp@plt+0x2a00>
   14bc4:	ldr	r0, [pc, r0]
   14bc8:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   14bcc:	mov	r4, r0
   14bd0:	bl	340d4 <bcmp@plt+0x21df8>
   14bd4:	ldr	r7, [r5, #4]
   14bd8:	mov	r9, r0
   14bdc:	cmp	r7, r5
   14be0:	bne	14bfc <bcmp@plt+0x2920>
   14be4:	b	14c44 <bcmp@plt+0x2968>
   14be8:	mov	r0, r6
   14bec:	bl	3e398 <bcmp@plt+0x2c0bc>
   14bf0:	ldr	r7, [r7, #4]
   14bf4:	cmp	r7, r5
   14bf8:	beq	14c44 <bcmp@plt+0x2968>
   14bfc:	ldr	r0, [r7, #8]
   14c00:	mov	r1, sl
   14c04:	bl	14860 <bcmp@plt+0x2584>
   14c08:	mov	r6, r0
   14c0c:	ldr	r0, [r0, #12]
   14c10:	cmp	r0, #1
   14c14:	blt	14be8 <bcmp@plt+0x290c>
   14c18:	ldr	r8, [r6, #4]
   14c1c:	cmp	r8, r6
   14c20:	beq	14be8 <bcmp@plt+0x290c>
   14c24:	ldr	r0, [r8, #8]
   14c28:	bl	34af8 <bcmp@plt+0x2281c>
   14c2c:	mov	r1, r4
   14c30:	bl	3ded0 <bcmp@plt+0x2bbf4>
   14c34:	ldr	r8, [r8, #4]
   14c38:	cmp	r8, r6
   14c3c:	bne	14c24 <bcmp@plt+0x2948>
   14c40:	b	14be8 <bcmp@plt+0x290c>
   14c44:	ldr	r0, [r4, #12]
   14c48:	cmp	r0, #0
   14c4c:	ble	14cbc <bcmp@plt+0x29e0>
   14c50:	ldr	r0, [pc, #140]	; 14ce4 <bcmp@plt+0x2a08>
   14c54:	mov	r1, r9
   14c58:	add	r0, pc, r0
   14c5c:	bl	3511c <bcmp@plt+0x22e40>
   14c60:	mov	r0, #0
   14c64:	mov	r1, #1440	; 0x5a0
   14c68:	mov	r2, #0
   14c6c:	mov	r3, #1
   14c70:	mov	r5, #1
   14c74:	stm	sp, {r0, r4}
   14c78:	str	r0, [sp, #8]
   14c7c:	str	r0, [sp, #12]
   14c80:	mov	r0, r9
   14c84:	bl	3bb9c <bcmp@plt+0x298c0>
   14c88:	mov	r6, r0
   14c8c:	bl	435a4 <bcmp@plt+0x312c8>
   14c90:	mov	r1, r6
   14c94:	mov	r7, r0
   14c98:	bl	435dc <bcmp@plt+0x31300>
   14c9c:	ldr	r0, [sp, #16]
   14ca0:	mov	r1, r7
   14ca4:	bl	265e4 <bcmp@plt+0x14308>
   14ca8:	mov	r0, r9
   14cac:	bl	340dc <bcmp@plt+0x21e00>
   14cb0:	mov	r0, r4
   14cb4:	bl	3e398 <bcmp@plt+0x2c0bc>
   14cb8:	b	14cd0 <bcmp@plt+0x29f4>
   14cbc:	ldr	r1, [pc, #28]	; 14ce0 <bcmp@plt+0x2a04>
   14cc0:	mov	r0, #2
   14cc4:	add	r1, pc, r1
   14cc8:	bl	40d10 <bcmp@plt+0x2ea34>
   14ccc:	mov	r5, #0
   14cd0:	mov	r0, r5
   14cd4:	sub	sp, fp, #28
   14cd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14cdc:	andeq	r1, r6, ip, lsr #12
   14ce0:	andeq	r1, r4, r4, ror fp
   14ce4:	andeq	r1, r4, r2, lsr #24
   14ce8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14cec:	add	fp, sp, #28
   14cf0:	sub	sp, sp, #44	; 0x2c
   14cf4:	mov	r7, #0
   14cf8:	mov	r5, r0
   14cfc:	mov	r6, r1
   14d00:	str	r7, [sp, #4]
   14d04:	ldr	r0, [pc, #332]	; 14e58 <bcmp@plt+0x2b7c>
   14d08:	ldr	r0, [pc, r0]
   14d0c:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   14d10:	vmov.i32	q8, #0	; 0x00000000
   14d14:	add	r2, sp, #8
   14d18:	mov	r4, r0
   14d1c:	str	r7, [sp, #36]	; 0x24
   14d20:	str	r7, [sp, #32]
   14d24:	add	r3, sp, #4
   14d28:	mov	r1, #0
   14d2c:	add	r0, r2, #8
   14d30:	vst1.64	{d16-d17}, [r0]
   14d34:	mov	r0, #1
   14d38:	str	r6, [sp, #12]
   14d3c:	str	r0, [sp, #8]
   14d40:	mov	r0, #17
   14d44:	str	r0, [sp, #20]
   14d48:	mov	r0, r5
   14d4c:	bl	1206c <getaddrinfo@plt>
   14d50:	cmp	r0, #0
   14d54:	beq	14d78 <bcmp@plt+0x2a9c>
   14d58:	bl	12054 <gai_strerror@plt>
   14d5c:	ldr	r1, [pc, #248]	; 14e5c <bcmp@plt+0x2b80>
   14d60:	mov	r2, r0
   14d64:	mov	r0, #3
   14d68:	add	r1, pc, r1
   14d6c:	bl	40d10 <bcmp@plt+0x2ea34>
   14d70:	mov	r4, #0
   14d74:	b	14e4c <bcmp@plt+0x2b70>
   14d78:	ldr	r7, [sp, #4]
   14d7c:	cmp	r7, #0
   14d80:	beq	14e44 <bcmp@plt+0x2b68>
   14d84:	ldr	r8, [pc, #212]	; 14e60 <bcmp@plt+0x2b84>
   14d88:	ldr	sl, [pc, #212]	; 14e64 <bcmp@plt+0x2b88>
   14d8c:	ldr	sl, [pc, sl]
   14d90:	ldr	r9, [pc, #208]	; 14e68 <bcmp@plt+0x2b8c>
   14d94:	add	r8, pc, r8
   14d98:	add	r9, pc, r9
   14d9c:	b	14db8 <bcmp@plt+0x2adc>
   14da0:	mov	r0, #3
   14da4:	mov	r1, r8
   14da8:	bl	40d10 <bcmp@plt+0x2ea34>
   14dac:	ldr	r7, [r7, #28]
   14db0:	cmp	r7, #0
   14db4:	beq	14e3c <bcmp@plt+0x2b60>
   14db8:	mov	r0, #1
   14dbc:	bl	34018 <bcmp@plt+0x21d3c>
   14dc0:	cmp	r0, #0
   14dc4:	beq	14da0 <bcmp@plt+0x2ac4>
   14dc8:	mov	r6, r0
   14dcc:	ldr	r0, [r7, #20]
   14dd0:	ldrh	r1, [r0]
   14dd4:	cmp	r1, #10
   14dd8:	beq	14df4 <bcmp@plt+0x2b18>
   14ddc:	cmp	r1, #2
   14de0:	bne	14e04 <bcmp@plt+0x2b28>
   14de4:	add	r1, r0, #4
   14de8:	mov	r0, r6
   14dec:	mov	r2, #2
   14df0:	b	14e00 <bcmp@plt+0x2b24>
   14df4:	add	r1, r0, #8
   14df8:	mov	r0, r6
   14dfc:	mov	r2, #10
   14e00:	bl	353d4 <bcmp@plt+0x230f8>
   14e04:	ldr	r0, [sl]
   14e08:	cmp	r0, #1
   14e0c:	blt	14e2c <bcmp@plt+0x2b50>
   14e10:	mov	r0, r6
   14e14:	bl	342fc <bcmp@plt+0x22020>
   14e18:	mov	r3, r0
   14e1c:	mov	r0, #5
   14e20:	mov	r1, r9
   14e24:	mov	r2, r5
   14e28:	bl	40d10 <bcmp@plt+0x2ea34>
   14e2c:	mov	r0, r6
   14e30:	mov	r1, r4
   14e34:	bl	3dd80 <bcmp@plt+0x2baa4>
   14e38:	b	14dac <bcmp@plt+0x2ad0>
   14e3c:	ldr	r0, [sp, #4]
   14e40:	b	14e48 <bcmp@plt+0x2b6c>
   14e44:	mov	r0, #0
   14e48:	bl	11e20 <freeaddrinfo@plt>
   14e4c:	mov	r0, r4
   14e50:	sub	sp, fp, #28
   14e54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e58:	andeq	r1, r6, r8, ror #9
   14e5c:	andeq	r1, r4, sl, ror fp
   14e60:	andeq	r1, r4, r4, ror #22
   14e64:	strdeq	r1, [r6], -ip
   14e68:	muleq	r4, sp, fp
   14e6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e70:	add	fp, sp, #28
   14e74:	sub	sp, sp, #60	; 0x3c
   14e78:	mov	r8, r0
   14e7c:	ldr	r0, [r0]
   14e80:	mov	sl, r1
   14e84:	mov	r9, r2
   14e88:	str	r3, [fp, #-40]	; 0xffffffd8
   14e8c:	cmp	r0, #3
   14e90:	movne	r1, #0
   14e94:	strne	r1, [sp, #44]	; 0x2c
   14e98:	cmpne	r0, #0
   14e9c:	bne	14eb4 <bcmp@plt+0x2bd8>
   14ea0:	ldr	r0, [pc, #2616]	; 158e0 <bcmp@plt+0x3604>
   14ea4:	ldr	r0, [pc, r0]
   14ea8:	ldr	r0, [r0]
   14eac:	bl	1e560 <bcmp@plt+0xc284>
   14eb0:	str	r0, [sp, #44]	; 0x2c
   14eb4:	ldr	r0, [r9]
   14eb8:	mov	r1, sl
   14ebc:	bl	14860 <bcmp@plt+0x2584>
   14ec0:	mov	r6, #0
   14ec4:	cmp	r0, #0
   14ec8:	beq	158d4 <bcmp@plt+0x35f8>
   14ecc:	mov	r5, r0
   14ed0:	ldr	r0, [r0, #12]
   14ed4:	cmp	r0, #1
   14ed8:	bne	158d4 <bcmp@plt+0x35f8>
   14edc:	ldr	r0, [r5, #4]
   14ee0:	ldr	r4, [r0, #8]
   14ee4:	mov	r0, r4
   14ee8:	bl	47064 <bcmp@plt+0x34d88>
   14eec:	ldr	r2, [r9, #8]
   14ef0:	cmp	r2, #16777216	; 0x1000000
   14ef4:	bcc	14f18 <bcmp@plt+0x2c3c>
   14ef8:	ldr	r1, [pc, #2532]	; 158e4 <bcmp@plt+0x3608>
   14efc:	mov	r0, #2
   14f00:	mvn	r3, #-16777216	; 0xff000000
   14f04:	add	r1, pc, r1
   14f08:	bl	40d10 <bcmp@plt+0x2ea34>
   14f0c:	mov	r0, #0
   14f10:	str	r0, [r9, #8]
   14f14:	b	14f34 <bcmp@plt+0x2c58>
   14f18:	cmp	r2, #0
   14f1c:	beq	14f34 <bcmp@plt+0x2c58>
   14f20:	mov	r0, r2
   14f24:	mov	r1, r4
   14f28:	mov	r2, #32
   14f2c:	bl	398f0 <bcmp@plt+0x27614>
   14f30:	b	14f3c <bcmp@plt+0x2c60>
   14f34:	mov	r0, r4
   14f38:	bl	34af8 <bcmp@plt+0x2281c>
   14f3c:	mov	r4, r0
   14f40:	ldr	r0, [r9, #4]
   14f44:	cmp	r0, #0
   14f48:	bgt	14f64 <bcmp@plt+0x2c88>
   14f4c:	mov	r0, #1
   14f50:	str	r0, [r9, #4]
   14f54:	mov	r0, #3
   14f58:	ldr	r1, [pc, #2440]	; 158e8 <bcmp@plt+0x360c>
   14f5c:	add	r1, pc, r1
   14f60:	bl	40d10 <bcmp@plt+0x2ea34>
   14f64:	mov	r0, r4
   14f68:	bl	3ad70 <bcmp@plt+0x28a94>
   14f6c:	cmp	r0, #0
   14f70:	beq	158d4 <bcmp@plt+0x35f8>
   14f74:	mov	r7, r0
   14f78:	ldr	r0, [r9, #4]
   14f7c:	str	sl, [sp, #40]	; 0x28
   14f80:	str	r8, [sp, #24]
   14f84:	str	r0, [r7, #36]	; 0x24
   14f88:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14f8c:	cmp	r0, #0
   14f90:	movne	r0, #1
   14f94:	strbne	r0, [r7, #41]	; 0x29
   14f98:	mov	r0, r4
   14f9c:	bl	340dc <bcmp@plt+0x21e00>
   14fa0:	mov	r0, r5
   14fa4:	bl	3e398 <bcmp@plt+0x2c0bc>
   14fa8:	ldr	r0, [r9, #12]
   14fac:	str	r7, [sp, #36]	; 0x24
   14fb0:	ldr	sl, [r0, #4]
   14fb4:	cmp	sl, r0
   14fb8:	beq	15594 <bcmp@plt+0x32b8>
   14fbc:	ldr	r0, [sp, #44]	; 0x2c
   14fc0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14fc4:	ldr	r4, [pc, #2336]	; 158ec <bcmp@plt+0x3610>
   14fc8:	ldr	r4, [pc, r4]
   14fcc:	clz	r0, r0
   14fd0:	clz	r1, r1
   14fd4:	str	r9, [sp, #20]
   14fd8:	lsr	r0, r0, #5
   14fdc:	lsr	r1, r1, #5
   14fe0:	orr	r8, r1, r0
   14fe4:	str	r8, [sp, #16]
   14fe8:	b	15018 <bcmp@plt+0x2d3c>
   14fec:	mov	r0, #254	; 0xfe
   14ff0:	str	r0, [sp]
   14ff4:	mov	r0, #2
   14ff8:	ldr	r1, [pc, #2288]	; 158f0 <bcmp@plt+0x3614>
   14ffc:	add	r1, pc, r1
   15000:	mov	r3, #0
   15004:	bl	40d10 <bcmp@plt+0x2ea34>
   15008:	ldr	sl, [sl, #4]
   1500c:	ldr	r0, [r9, #12]
   15010:	cmp	sl, r0
   15014:	beq	15594 <bcmp@plt+0x32b8>
   15018:	ldr	r5, [sl, #8]
   1501c:	ldr	r2, [r5, #4]
   15020:	add	r0, r2, #1
   15024:	cmp	r0, #256	; 0x100
   15028:	bhi	14fec <bcmp@plt+0x2d10>
   1502c:	ldr	r0, [r5, #8]
   15030:	cmp	r0, #256	; 0x100
   15034:	bcc	15050 <bcmp@plt+0x2d74>
   15038:	mov	r0, #255	; 0xff
   1503c:	str	r0, [sp]
   15040:	mov	r0, #2
   15044:	ldr	r1, [pc, #2216]	; 158f4 <bcmp@plt+0x3618>
   15048:	add	r1, pc, r1
   1504c:	b	15000 <bcmp@plt+0x2d24>
   15050:	ldr	r0, [r5]
   15054:	ldr	r1, [sp, #40]	; 0x28
   15058:	bl	14860 <bcmp@plt+0x2584>
   1505c:	cmp	r0, #0
   15060:	beq	15008 <bcmp@plt+0x2d2c>
   15064:	mov	r6, r0
   15068:	ldr	r0, [r0, #12]
   1506c:	cmp	r0, #0
   15070:	beq	15008 <bcmp@plt+0x2d2c>
   15074:	bl	3dc9c <bcmp@plt+0x2b9c0>
   15078:	cmp	r0, #0
   1507c:	str	r0, [fp, #-32]	; 0xffffffe0
   15080:	beq	15008 <bcmp@plt+0x2d2c>
   15084:	ldr	r8, [r6, #4]
   15088:	cmp	r8, r6
   1508c:	beq	15430 <bcmp@plt+0x3154>
   15090:	str	r6, [fp, #-36]	; 0xffffffdc
   15094:	b	150c4 <bcmp@plt+0x2de8>
   15098:	mov	r0, r9
   1509c:	bl	342fc <bcmp@plt+0x22020>
   150a0:	ldr	r1, [pc, #2136]	; 15900 <bcmp@plt+0x3624>
   150a4:	mov	r2, r0
   150a8:	mov	r0, #2
   150ac:	add	r1, pc, r1
   150b0:	bl	40d10 <bcmp@plt+0x2ea34>
   150b4:	ldr	r8, [r8, #4]
   150b8:	ldr	r6, [fp, #-36]	; 0xffffffdc
   150bc:	cmp	r8, r6
   150c0:	beq	15430 <bcmp@plt+0x3154>
   150c4:	ldr	r0, [r4]
   150c8:	ldr	r9, [r8, #8]
   150cc:	cmp	r0, #0
   150d0:	beq	150ec <bcmp@plt+0x2e10>
   150d4:	mov	r0, r9
   150d8:	bl	34548 <bcmp@plt+0x2226c>
   150dc:	bl	34418 <bcmp@plt+0x2213c>
   150e0:	ldr	r1, [r4]
   150e4:	cmp	r1, r0
   150e8:	bne	15180 <bcmp@plt+0x2ea4>
   150ec:	ldr	r0, [r9, #24]
   150f0:	cmp	r0, #2
   150f4:	beq	15098 <bcmp@plt+0x2dbc>
   150f8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   150fc:	ldrb	r2, [r5, #20]
   15100:	cmp	r1, #0
   15104:	cmpne	r2, #0
   15108:	bne	151b0 <bcmp@plt+0x2ed4>
   1510c:	ldrb	r0, [r5, #4]
   15110:	ldrb	r1, [r5, #8]
   15114:	mov	r3, #1
   15118:	stm	sp, {r0, r1}
   1511c:	mov	r0, #255	; 0xff
   15120:	mov	r1, #1
   15124:	str	r0, [sp, #8]
   15128:	mov	r0, #0
   1512c:	str	r0, [sp, #12]
   15130:	mov	r0, r9
   15134:	bl	3a4cc <bcmp@plt+0x281f0>
   15138:	mov	r9, r0
   1513c:	cmp	r0, #0
   15140:	beq	150b4 <bcmp@plt+0x2dd8>
   15144:	ldr	r1, [fp, #-32]	; 0xffffffe0
   15148:	mov	r0, r9
   1514c:	bl	3dd80 <bcmp@plt+0x2baa4>
   15150:	ldr	r0, [pc, #2012]	; 15934 <bcmp@plt+0x3658>
   15154:	ldr	r0, [pc, r0]
   15158:	ldr	r0, [r0]
   1515c:	cmp	r0, #2
   15160:	blt	150b4 <bcmp@plt+0x2dd8>
   15164:	mov	r0, r9
   15168:	bl	3a540 <bcmp@plt+0x28264>
   1516c:	ldr	r1, [pc, #1988]	; 15938 <bcmp@plt+0x365c>
   15170:	mov	r2, r0
   15174:	mov	r0, #6
   15178:	add	r1, pc, r1
   1517c:	b	150b0 <bcmp@plt+0x2dd4>
   15180:	ldr	r0, [pc, #1904]	; 158f8 <bcmp@plt+0x361c>
   15184:	ldr	r0, [pc, r0]
   15188:	ldr	r0, [r0]
   1518c:	cmp	r0, #1
   15190:	blt	150b4 <bcmp@plt+0x2dd8>
   15194:	mov	r0, r9
   15198:	bl	342fc <bcmp@plt+0x22020>
   1519c:	ldr	r1, [pc, #1880]	; 158fc <bcmp@plt+0x3620>
   151a0:	mov	r2, r0
   151a4:	mov	r0, #5
   151a8:	add	r1, pc, r1
   151ac:	b	150b0 <bcmp@plt+0x2dd4>
   151b0:	cmp	r0, #3
   151b4:	mov	r6, r9
   151b8:	bne	151d0 <bcmp@plt+0x2ef4>
   151bc:	mov	r0, r9
   151c0:	bl	34548 <bcmp@plt+0x2226c>
   151c4:	mov	r6, r0
   151c8:	cmp	r0, #0
   151cc:	beq	1556c <bcmp@plt+0x3290>
   151d0:	mov	r0, r6
   151d4:	bl	34418 <bcmp@plt+0x2213c>
   151d8:	mov	r7, r0
   151dc:	cmp	r0, #10
   151e0:	bne	15228 <bcmp@plt+0x2f4c>
   151e4:	ldr	r0, [pc, #1820]	; 15908 <bcmp@plt+0x362c>
   151e8:	ldr	r0, [pc, r0]
   151ec:	ldr	r0, [r0]
   151f0:	cmp	r0, #0
   151f4:	beq	152c8 <bcmp@plt+0x2fec>
   151f8:	cmp	r0, #1
   151fc:	bne	15228 <bcmp@plt+0x2f4c>
   15200:	mov	r0, r6
   15204:	bl	35210 <bcmp@plt+0x22f34>
   15208:	ldr	r0, [r0]
   1520c:	movw	r1, #49407	; 0xc0ff
   15210:	movw	r2, #49406	; 0xc0fe
   15214:	and	r1, r0, r1
   15218:	cmp	r1, r2
   1521c:	andne	r0, r0, #254	; 0xfe
   15220:	cmpne	r0, #252	; 0xfc
   15224:	bne	153fc <bcmp@plt+0x3120>
   15228:	mov	r0, r6
   1522c:	bl	4e5b8 <bcmp@plt+0x3c2dc>
   15230:	cmp	r0, #0
   15234:	beq	152ac <bcmp@plt+0x2fd0>
   15238:	str	r7, [sp, #32]
   1523c:	mov	r7, r0
   15240:	bl	4e080 <bcmp@plt+0x3bda4>
   15244:	mov	r4, r0
   15248:	cmp	r0, #0
   1524c:	bne	15264 <bcmp@plt+0x2f88>
   15250:	mov	r0, r7
   15254:	bl	4df44 <bcmp@plt+0x3bc68>
   15258:	mov	r4, r0
   1525c:	cmp	r0, #0
   15260:	beq	153dc <bcmp@plt+0x3100>
   15264:	str	r7, [sp, #28]
   15268:	ldr	r7, [sp, #32]
   1526c:	mov	r0, r4
   15270:	mov	r1, r7
   15274:	bl	4d994 <bcmp@plt+0x3b6b8>
   15278:	mov	r0, r4
   1527c:	mov	r1, r7
   15280:	bl	4ddd0 <bcmp@plt+0x3baf4>
   15284:	mov	r1, r0
   15288:	mov	r0, r6
   1528c:	bl	34da0 <bcmp@plt+0x22ac4>
   15290:	cmp	r0, #0
   15294:	beq	152f8 <bcmp@plt+0x301c>
   15298:	ldr	r1, [pc, #1668]	; 15924 <bcmp@plt+0x3648>
   1529c:	ldr	r2, [sp, #28]
   152a0:	mov	r0, #2
   152a4:	add	r1, pc, r1
   152a8:	b	153ec <bcmp@plt+0x3110>
   152ac:	mov	r0, r6
   152b0:	bl	342fc <bcmp@plt+0x22020>
   152b4:	ldr	r1, [pc, #1628]	; 15918 <bcmp@plt+0x363c>
   152b8:	mov	r2, r0
   152bc:	mov	r0, #2
   152c0:	add	r1, pc, r1
   152c4:	b	150b0 <bcmp@plt+0x2dd4>
   152c8:	mov	r0, r6
   152cc:	bl	35210 <bcmp@plt+0x22f34>
   152d0:	ldr	r0, [r0]
   152d4:	and	r0, r0, #224	; 0xe0
   152d8:	cmp	r0, #32
   152dc:	bne	153c0 <bcmp@plt+0x30e4>
   152e0:	ldr	r0, [pc, #1576]	; 15910 <bcmp@plt+0x3634>
   152e4:	ldr	r0, [pc, r0]
   152e8:	ldr	r0, [r0]
   152ec:	cmp	r0, #1
   152f0:	beq	15200 <bcmp@plt+0x2f24>
   152f4:	b	15228 <bcmp@plt+0x2f4c>
   152f8:	ldrb	r0, [r5, #4]
   152fc:	ldrb	r1, [r4, #8]
   15300:	ldrb	r2, [r5, #8]
   15304:	ldrb	r3, [r5, #12]
   15308:	ldrb	r4, [r5, #16]
   1530c:	stm	sp, {r0, r2, r3, r4}
   15310:	mov	r0, r9
   15314:	mov	r2, #1
   15318:	mov	r3, #1
   1531c:	bl	3a4cc <bcmp@plt+0x281f0>
   15320:	ldr	r4, [pc, #1536]	; 15928 <bcmp@plt+0x364c>
   15324:	cmp	r0, #0
   15328:	ldr	r4, [pc, r4]
   1532c:	beq	150b4 <bcmp@plt+0x2dd8>
   15330:	mov	r9, r0
   15334:	ldr	r0, [sp, #24]
   15338:	ldr	r0, [r0]
   1533c:	cmp	r0, #3
   15340:	cmpne	r0, #0
   15344:	bne	15144 <bcmp@plt+0x2e68>
   15348:	ldr	r0, [pc, #1500]	; 1592c <bcmp@plt+0x3650>
   1534c:	ldr	r0, [pc, r0]
   15350:	ldr	r0, [r0]
   15354:	bl	1e560 <bcmp@plt+0xc284>
   15358:	ldr	r7, [sp, #28]
   1535c:	str	r0, [sp, #32]
   15360:	ldr	r0, [r0, #48]	; 0x30
   15364:	mov	r1, r7
   15368:	bl	49664 <bcmp@plt+0x37388>
   1536c:	mov	r4, r0
   15370:	cmp	r0, #0
   15374:	bne	153a8 <bcmp@plt+0x30cc>
   15378:	mov	r0, r7
   1537c:	bl	3eef0 <bcmp@plt+0x2cc14>
   15380:	mov	r4, r0
   15384:	ldr	r0, [sp, #32]
   15388:	ldr	r0, [r0, #48]	; 0x30
   1538c:	str	r0, [sp, #32]
   15390:	mov	r0, r7
   15394:	bl	12030 <strdup@plt>
   15398:	mov	r1, r0
   1539c:	ldr	r0, [sp, #32]
   153a0:	mov	r2, r4
   153a4:	bl	4917c <bcmp@plt+0x36ea0>
   153a8:	mov	r0, r6
   153ac:	bl	34418 <bcmp@plt+0x2213c>
   153b0:	cmp	r0, #2
   153b4:	bne	15418 <bcmp@plt+0x313c>
   153b8:	ldr	r1, [r4, #8]
   153bc:	b	1541c <bcmp@plt+0x3140>
   153c0:	mov	r0, r6
   153c4:	bl	342fc <bcmp@plt+0x22020>
   153c8:	ldr	r1, [pc, #1340]	; 1590c <bcmp@plt+0x3630>
   153cc:	mov	r2, r0
   153d0:	mov	r0, #2
   153d4:	add	r1, pc, r1
   153d8:	b	150b0 <bcmp@plt+0x2dd4>
   153dc:	ldr	r1, [pc, #1336]	; 1591c <bcmp@plt+0x3640>
   153e0:	mov	r0, #2
   153e4:	mov	r2, r7
   153e8:	add	r1, pc, r1
   153ec:	bl	40d10 <bcmp@plt+0x2ea34>
   153f0:	ldr	r4, [pc, #1320]	; 15920 <bcmp@plt+0x3644>
   153f4:	ldr	r4, [pc, r4]
   153f8:	b	150b4 <bcmp@plt+0x2dd8>
   153fc:	mov	r0, r6
   15400:	bl	342fc <bcmp@plt+0x22020>
   15404:	ldr	r1, [pc, #1288]	; 15914 <bcmp@plt+0x3638>
   15408:	mov	r2, r0
   1540c:	mov	r0, #2
   15410:	add	r1, pc, r1
   15414:	b	150b0 <bcmp@plt+0x2dd4>
   15418:	ldr	r1, [r4, #12]
   1541c:	mov	r0, r9
   15420:	bl	3dd80 <bcmp@plt+0x2baa4>
   15424:	ldr	r4, [pc, #1284]	; 15930 <bcmp@plt+0x3654>
   15428:	ldr	r4, [pc, r4]
   1542c:	b	15144 <bcmp@plt+0x2e68>
   15430:	mov	r0, r6
   15434:	bl	3e398 <bcmp@plt+0x2c0bc>
   15438:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1543c:	ldr	r9, [sp, #20]
   15440:	ldr	r7, [sp, #36]	; 0x24
   15444:	ldr	r8, [sp, #16]
   15448:	ldr	r6, [r0, #4]
   1544c:	cmp	r6, r0
   15450:	bne	15478 <bcmp@plt+0x319c>
   15454:	b	15560 <bcmp@plt+0x3284>
   15458:	mov	r0, r5
   1545c:	bl	3a80c <bcmp@plt+0x28530>
   15460:	ldr	r4, [pc, #1240]	; 15940 <bcmp@plt+0x3664>
   15464:	ldr	r4, [pc, r4]
   15468:	ldr	r6, [r6, #4]
   1546c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15470:	cmp	r6, r0
   15474:	beq	15560 <bcmp@plt+0x3284>
   15478:	ldr	r5, [r6, #8]
   1547c:	cmp	r5, #0
   15480:	beq	15468 <bcmp@plt+0x318c>
   15484:	ldr	r1, [r5]
   15488:	mov	r0, r7
   1548c:	bl	3b368 <bcmp@plt+0x2908c>
   15490:	cmp	r0, #0
   15494:	beq	154e0 <bcmp@plt+0x3204>
   15498:	ldr	r0, [r5]
   1549c:	bl	342fc <bcmp@plt+0x22020>
   154a0:	mov	r4, r0
   154a4:	mov	r0, r7
   154a8:	bl	342fc <bcmp@plt+0x22020>
   154ac:	ldr	r1, [pc, #1160]	; 1593c <bcmp@plt+0x3660>
   154b0:	mov	r3, r0
   154b4:	mov	r0, #2
   154b8:	mov	r2, r4
   154bc:	add	r1, pc, r1
   154c0:	bl	40d10 <bcmp@plt+0x2ea34>
   154c4:	cmp	r8, #0
   154c8:	bne	15458 <bcmp@plt+0x317c>
   154cc:	ldr	r0, [sp, #44]	; 0x2c
   154d0:	mov	r1, r5
   154d4:	ldr	r0, [r0, #48]	; 0x30
   154d8:	bl	3f220 <bcmp@plt+0x2cf44>
   154dc:	b	15458 <bcmp@plt+0x317c>
   154e0:	mov	r0, r7
   154e4:	mov	r1, r5
   154e8:	bl	3b164 <bcmp@plt+0x28e88>
   154ec:	cmp	r0, #1
   154f0:	beq	15468 <bcmp@plt+0x318c>
   154f4:	ldr	r0, [pc, #1096]	; 15944 <bcmp@plt+0x3668>
   154f8:	ldr	r0, [pc, r0]
   154fc:	ldr	r0, [r0]
   15500:	cmp	r0, #1
   15504:	blt	1553c <bcmp@plt+0x3260>
   15508:	ldr	r0, [r5]
   1550c:	bl	342fc <bcmp@plt+0x22020>
   15510:	mov	r4, r0
   15514:	mov	r0, r7
   15518:	bl	342fc <bcmp@plt+0x22020>
   1551c:	ldr	r1, [pc, #1060]	; 15948 <bcmp@plt+0x366c>
   15520:	mov	r2, r4
   15524:	ldr	r4, [pc, #1056]	; 1594c <bcmp@plt+0x3670>
   15528:	mov	r3, r0
   1552c:	mov	r0, #5
   15530:	ldr	r4, [pc, r4]
   15534:	add	r1, pc, r1
   15538:	bl	40d10 <bcmp@plt+0x2ea34>
   1553c:	cmp	r8, #0
   15540:	bne	15554 <bcmp@plt+0x3278>
   15544:	ldr	r0, [sp, #44]	; 0x2c
   15548:	mov	r1, r5
   1554c:	ldr	r0, [r0, #48]	; 0x30
   15550:	bl	3f220 <bcmp@plt+0x2cf44>
   15554:	mov	r0, r5
   15558:	bl	3a80c <bcmp@plt+0x28530>
   1555c:	b	15468 <bcmp@plt+0x318c>
   15560:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15564:	bl	3e398 <bcmp@plt+0x2c0bc>
   15568:	b	15008 <bcmp@plt+0x2d2c>
   1556c:	mov	r0, r9
   15570:	bl	342fc <bcmp@plt+0x22020>
   15574:	ldr	r1, [pc, #904]	; 15904 <bcmp@plt+0x3628>
   15578:	mov	r2, r0
   1557c:	mov	r0, #2
   15580:	add	r1, pc, r1
   15584:	bl	40d10 <bcmp@plt+0x2ea34>
   15588:	ldr	r9, [sp, #20]
   1558c:	ldr	r7, [sp, #36]	; 0x24
   15590:	b	15008 <bcmp@plt+0x2d2c>
   15594:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15598:	cmp	r0, #0
   1559c:	beq	158d0 <bcmp@plt+0x35f4>
   155a0:	ldr	r0, [r9, #16]
   155a4:	ldr	r8, [r0, #4]
   155a8:	cmp	r8, r0
   155ac:	beq	158c8 <bcmp@plt+0x35ec>
   155b0:	ldr	r4, [pc, #920]	; 15950 <bcmp@plt+0x3674>
   155b4:	mov	sl, r9
   155b8:	ldr	r4, [pc, r4]
   155bc:	ldr	r7, [pc, #912]	; 15954 <bcmp@plt+0x3678>
   155c0:	ldr	r7, [pc, r7]
   155c4:	b	155f4 <bcmp@plt+0x3318>
   155c8:	mov	r0, #254	; 0xfe
   155cc:	str	r0, [sp]
   155d0:	mov	r0, #2
   155d4:	ldr	r1, [pc, #896]	; 1595c <bcmp@plt+0x3680>
   155d8:	add	r1, pc, r1
   155dc:	mov	r3, #0
   155e0:	bl	40d10 <bcmp@plt+0x2ea34>
   155e4:	ldr	r8, [r8, #4]
   155e8:	ldr	r0, [sl, #16]
   155ec:	cmp	r8, r0
   155f0:	beq	158c8 <bcmp@plt+0x35ec>
   155f4:	ldr	r5, [r8, #8]
   155f8:	cmp	r5, #0
   155fc:	beq	155e4 <bcmp@plt+0x3308>
   15600:	ldr	r0, [r4]
   15604:	cmp	r0, #0
   15608:	beq	15618 <bcmp@plt+0x333c>
   1560c:	ldr	r1, [r5, #4]
   15610:	cmp	r1, r0
   15614:	bne	1564c <bcmp@plt+0x3370>
   15618:	ldr	r2, [r5, #8]
   1561c:	add	r0, r2, #1
   15620:	cmp	r0, #256	; 0x100
   15624:	bhi	155c8 <bcmp@plt+0x32ec>
   15628:	ldr	r0, [r5, #12]
   1562c:	cmp	r0, #256	; 0x100
   15630:	bcc	15670 <bcmp@plt+0x3394>
   15634:	mov	r0, #255	; 0xff
   15638:	str	r0, [sp]
   1563c:	mov	r0, #2
   15640:	ldr	r1, [pc, #792]	; 15960 <bcmp@plt+0x3684>
   15644:	add	r1, pc, r1
   15648:	b	155dc <bcmp@plt+0x3300>
   1564c:	ldr	r0, [r7]
   15650:	cmp	r0, #1
   15654:	blt	155e4 <bcmp@plt+0x3308>
   15658:	ldr	r2, [r5]
   1565c:	ldr	r1, [pc, #756]	; 15958 <bcmp@plt+0x367c>
   15660:	mov	r0, #5
   15664:	add	r1, pc, r1
   15668:	bl	40d10 <bcmp@plt+0x2ea34>
   1566c:	b	155e4 <bcmp@plt+0x3308>
   15670:	ldr	r0, [r5]
   15674:	bl	4e080 <bcmp@plt+0x3bda4>
   15678:	mov	r4, r0
   1567c:	cmp	r0, #0
   15680:	bne	15698 <bcmp@plt+0x33bc>
   15684:	ldr	r0, [r5]
   15688:	bl	4df44 <bcmp@plt+0x3bc68>
   1568c:	mov	r4, r0
   15690:	cmp	r0, #0
   15694:	beq	1589c <bcmp@plt+0x35c0>
   15698:	ldr	r1, [r5, #4]
   1569c:	mov	r0, r4
   156a0:	bl	4d994 <bcmp@plt+0x3b6b8>
   156a4:	ldr	r0, [r5, #4]
   156a8:	ldrb	r2, [r5, #8]
   156ac:	ldrb	r1, [r4, #8]
   156b0:	ldrb	r6, [r5, #20]
   156b4:	mov	r9, r7
   156b8:	ldrb	r3, [r5, #12]
   156bc:	ldrb	r7, [r5, #16]
   156c0:	cmp	r0, #2
   156c4:	mov	r0, #16
   156c8:	movweq	r0, #12
   156cc:	ldr	r0, [r4, r0]
   156d0:	stm	sp, {r2, r3, r7}
   156d4:	mov	r2, #1
   156d8:	mov	r3, #1
   156dc:	mov	r7, r9
   156e0:	str	r6, [sp, #12]
   156e4:	bl	3a4cc <bcmp@plt+0x281f0>
   156e8:	mov	r6, r0
   156ec:	ldr	r0, [r9]
   156f0:	cmp	r0, #2
   156f4:	blt	15714 <bcmp@plt+0x3438>
   156f8:	mov	r0, r6
   156fc:	bl	3a540 <bcmp@plt+0x28264>
   15700:	ldr	r1, [pc, #612]	; 1596c <bcmp@plt+0x3690>
   15704:	mov	r2, r0
   15708:	mov	r0, #6
   1570c:	add	r1, pc, r1
   15710:	bl	40d10 <bcmp@plt+0x2ea34>
   15714:	ldr	r4, [pc, #596]	; 15970 <bcmp@plt+0x3694>
   15718:	cmp	r6, #0
   1571c:	ldr	r4, [pc, r4]
   15720:	beq	155e4 <bcmp@plt+0x3308>
   15724:	ldr	r0, [sp, #24]
   15728:	ldr	r0, [r0]
   1572c:	cmp	r0, #3
   15730:	cmpne	r0, #0
   15734:	bne	157b4 <bcmp@plt+0x34d8>
   15738:	ldr	r0, [pc, #564]	; 15974 <bcmp@plt+0x3698>
   1573c:	ldr	r0, [pc, r0]
   15740:	ldr	r0, [r0]
   15744:	bl	1e560 <bcmp@plt+0xc284>
   15748:	mov	r7, r0
   1574c:	ldr	r0, [r0, #48]	; 0x30
   15750:	ldr	r1, [r5]
   15754:	bl	49664 <bcmp@plt+0x37388>
   15758:	mov	r4, r0
   1575c:	cmp	r0, #0
   15760:	bne	1578c <bcmp@plt+0x34b0>
   15764:	ldr	r0, [r5]
   15768:	bl	3eef0 <bcmp@plt+0x2cc14>
   1576c:	mov	r4, r0
   15770:	ldr	r0, [r5]
   15774:	ldr	r7, [r7, #48]	; 0x30
   15778:	bl	12030 <strdup@plt>
   1577c:	mov	r1, r0
   15780:	mov	r0, r7
   15784:	mov	r2, r4
   15788:	bl	4917c <bcmp@plt+0x36ea0>
   1578c:	ldr	r0, [r5, #4]
   15790:	cmp	r0, #2
   15794:	mov	r0, #12
   15798:	movweq	r0, #8
   1579c:	ldr	r1, [r4, r0]
   157a0:	mov	r0, r6
   157a4:	bl	3dd80 <bcmp@plt+0x2baa4>
   157a8:	ldr	r4, [pc, #456]	; 15978 <bcmp@plt+0x369c>
   157ac:	mov	r7, r9
   157b0:	ldr	r4, [pc, r4]
   157b4:	ldr	r5, [sp, #36]	; 0x24
   157b8:	ldr	r1, [r6]
   157bc:	mov	r0, r5
   157c0:	bl	3b368 <bcmp@plt+0x2908c>
   157c4:	cmp	r0, #0
   157c8:	beq	15824 <bcmp@plt+0x3548>
   157cc:	ldr	r0, [r6]
   157d0:	bl	342fc <bcmp@plt+0x22020>
   157d4:	mov	r4, r0
   157d8:	mov	r0, r5
   157dc:	bl	342fc <bcmp@plt+0x22020>
   157e0:	ldr	r1, [pc, #404]	; 1597c <bcmp@plt+0x36a0>
   157e4:	mov	r3, r0
   157e8:	mov	r0, #2
   157ec:	mov	r2, r4
   157f0:	add	r1, pc, r1
   157f4:	bl	40d10 <bcmp@plt+0x2ea34>
   157f8:	ldr	r0, [sp, #44]	; 0x2c
   157fc:	cmp	r0, #0
   15800:	beq	15810 <bcmp@plt+0x3534>
   15804:	ldr	r0, [r0, #48]	; 0x30
   15808:	mov	r1, r6
   1580c:	bl	3f220 <bcmp@plt+0x2cf44>
   15810:	mov	r0, r6
   15814:	bl	3a80c <bcmp@plt+0x28530>
   15818:	ldr	r4, [pc, #352]	; 15980 <bcmp@plt+0x36a4>
   1581c:	ldr	r4, [pc, r4]
   15820:	b	155e4 <bcmp@plt+0x3308>
   15824:	mov	r0, r5
   15828:	mov	r1, r6
   1582c:	bl	3b164 <bcmp@plt+0x28e88>
   15830:	cmp	r0, #1
   15834:	beq	155e4 <bcmp@plt+0x3308>
   15838:	ldr	r0, [r7]
   1583c:	cmp	r0, #1
   15840:	blt	15878 <bcmp@plt+0x359c>
   15844:	ldr	r0, [r6]
   15848:	bl	342fc <bcmp@plt+0x22020>
   1584c:	mov	r4, r0
   15850:	ldr	r0, [sp, #36]	; 0x24
   15854:	bl	342fc <bcmp@plt+0x22020>
   15858:	ldr	r1, [pc, #292]	; 15984 <bcmp@plt+0x36a8>
   1585c:	mov	r2, r4
   15860:	ldr	r4, [pc, #288]	; 15988 <bcmp@plt+0x36ac>
   15864:	mov	r3, r0
   15868:	mov	r0, #5
   1586c:	ldr	r4, [pc, r4]
   15870:	add	r1, pc, r1
   15874:	bl	40d10 <bcmp@plt+0x2ea34>
   15878:	ldr	r0, [sp, #44]	; 0x2c
   1587c:	cmp	r0, #0
   15880:	beq	15890 <bcmp@plt+0x35b4>
   15884:	ldr	r0, [r0, #48]	; 0x30
   15888:	mov	r1, r6
   1588c:	bl	3f220 <bcmp@plt+0x2cf44>
   15890:	mov	r0, r6
   15894:	bl	3a80c <bcmp@plt+0x28530>
   15898:	b	155e4 <bcmp@plt+0x3308>
   1589c:	ldr	r0, [r7]
   158a0:	ldr	r4, [pc, #188]	; 15964 <bcmp@plt+0x3688>
   158a4:	ldr	r4, [pc, r4]
   158a8:	cmp	r0, #1
   158ac:	blt	155e4 <bcmp@plt+0x3308>
   158b0:	ldr	r2, [r5]
   158b4:	ldr	r1, [pc, #172]	; 15968 <bcmp@plt+0x368c>
   158b8:	mov	r0, #5
   158bc:	add	r1, pc, r1
   158c0:	bl	40d10 <bcmp@plt+0x2ea34>
   158c4:	b	155e4 <bcmp@plt+0x3308>
   158c8:	ldr	r6, [sp, #36]	; 0x24
   158cc:	b	158d4 <bcmp@plt+0x35f8>
   158d0:	mov	r6, r7
   158d4:	mov	r0, r6
   158d8:	sub	sp, fp, #28
   158dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   158e0:	andeq	r1, r6, r4, asr r4
   158e4:	andeq	r1, r4, r9, asr sl
   158e8:	andeq	r1, r4, r6, asr #20
   158ec:	andeq	r1, r6, r8, lsr #6
   158f0:	andeq	r1, r4, r9, asr #6
   158f4:	andeq	r1, r4, r3, lsr r3
   158f8:	andeq	r1, r6, r4, lsl #4
   158fc:			; <UNDEFINED> instruction: 0x00041db2
   15900:	andeq	r1, r4, r4, lsl pc
   15904:	andeq	r1, r4, sl, ror sl
   15908:	andeq	r1, r6, r4, lsr #3
   1590c:	andeq	r1, r4, pc, asr ip
   15910:	andeq	r1, r6, r8, lsr #1
   15914:	andeq	r1, r4, pc, lsl #25
   15918:	andeq	r1, r4, r1, asr lr
   1591c:	andeq	r1, r4, lr, asr sp
   15920:	strdeq	r0, [r6], -ip
   15924:	ldrdeq	r1, [r4], -r7
   15928:	andeq	r0, r6, r8, asr #31
   1592c:	andeq	r0, r6, ip, lsr #31
   15930:	andeq	r0, r6, r8, asr #29
   15934:	andeq	r1, r6, r4, lsr r2
   15938:	strheq	r2, [r4], -r2	; <UNPREDICTABLE>
   1593c:	andeq	r1, r4, pc, lsl r5
   15940:	andeq	r0, r6, ip, lsl #29
   15944:	muleq	r6, r0, lr
   15948:	strdeq	r1, [r4], -ip
   1594c:	andeq	r0, r6, r0, asr #27
   15950:	andeq	r0, r6, r8, lsr sp
   15954:	andeq	r0, r6, r8, asr #27
   15958:	strdeq	r1, [r4], -sl
   1595c:	andeq	r0, r4, sp, ror #26
   15960:	andeq	r0, r4, r7, lsr sp
   15964:	andeq	r0, r6, ip, asr #20
   15968:	andeq	r1, r4, r1, lsl sl
   1596c:	andeq	r1, r4, lr, lsl fp
   15970:	ldrdeq	r0, [r6], -r4
   15974:			; <UNDEFINED> instruction: 0x00060bbc
   15978:	andeq	r0, r6, r0, asr #22
   1597c:	andeq	r1, r4, fp, ror #3
   15980:	ldrdeq	r0, [r6], -r4
   15984:	andeq	r1, r4, r0, asr #3
   15988:	andeq	r0, r6, r4, lsl #21
   1598c:	push	{r4, r5, r6, r7, fp, lr}
   15990:	add	fp, sp, #16
   15994:	mov	r5, r1
   15998:	mov	r4, r0
   1599c:	bl	4445c <bcmp@plt+0x32180>
   159a0:	cmp	r4, #0
   159a4:	beq	159cc <bcmp@plt+0x36f0>
   159a8:	mov	r6, r0
   159ac:	ldr	r0, [r5, #68]	; 0x44
   159b0:	mov	r1, r6
   159b4:	bl	170d4 <bcmp@plt+0x4df8>
   159b8:	cmp	r0, #0
   159bc:	beq	159e4 <bcmp@plt+0x3708>
   159c0:	ldr	r7, [pc, #172]	; 15a74 <bcmp@plt+0x3798>
   159c4:	add	r7, pc, r7
   159c8:	b	15a44 <bcmp@plt+0x3768>
   159cc:	ldr	r1, [pc, #156]	; 15a70 <bcmp@plt+0x3794>
   159d0:	mov	r0, #2
   159d4:	add	r1, pc, r1
   159d8:	bl	40d10 <bcmp@plt+0x2ea34>
   159dc:	mov	r0, #0
   159e0:	pop	{r4, r5, r6, r7, fp, pc}
   159e4:	ldr	r0, [r5, #68]	; 0x44
   159e8:	mov	r1, r4
   159ec:	bl	16ed4 <bcmp@plt+0x4bf8>
   159f0:	cmp	r0, #1
   159f4:	bne	15a3c <bcmp@plt+0x3760>
   159f8:	ldr	r0, [pc, #124]	; 15a7c <bcmp@plt+0x37a0>
   159fc:	ldr	r0, [pc, r0]
   15a00:	ldr	r0, [r0]
   15a04:	cmp	r0, #1
   15a08:	blt	15a28 <bcmp@plt+0x374c>
   15a0c:	mov	r0, r6
   15a10:	bl	342fc <bcmp@plt+0x22020>
   15a14:	ldr	r1, [pc, #100]	; 15a80 <bcmp@plt+0x37a4>
   15a18:	mov	r2, r0
   15a1c:	mov	r0, #5
   15a20:	add	r1, pc, r1
   15a24:	bl	40d10 <bcmp@plt+0x2ea34>
   15a28:	ldr	r0, [r5, #48]	; 0x30
   15a2c:	mov	r1, r4
   15a30:	bl	3efa0 <bcmp@plt+0x2ccc4>
   15a34:	mov	r0, #1
   15a38:	pop	{r4, r5, r6, r7, fp, pc}
   15a3c:	ldr	r7, [pc, #52]	; 15a78 <bcmp@plt+0x379c>
   15a40:	add	r7, pc, r7
   15a44:	mov	r0, r6
   15a48:	bl	342fc <bcmp@plt+0x22020>
   15a4c:	mov	r2, r0
   15a50:	mov	r0, #2
   15a54:	mov	r1, r7
   15a58:	bl	40d10 <bcmp@plt+0x2ea34>
   15a5c:	ldr	r0, [r5, #48]	; 0x30
   15a60:	mov	r1, r4
   15a64:	bl	3f170 <bcmp@plt+0x2ce94>
   15a68:	mov	r0, #0
   15a6c:	pop	{r4, r5, r6, r7, fp, pc}
   15a70:	strheq	r1, [r4], -lr
   15a74:	andeq	r1, r4, r3, lsr r1
   15a78:	muleq	r4, r0, r0
   15a7c:	andeq	r0, r6, ip, lsl #19
   15a80:	andeq	r1, r4, fp, lsl #1
   15a84:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15a88:	add	fp, sp, #24
   15a8c:	cmp	r1, #0
   15a90:	movne	r7, r2
   15a94:	cmpne	r2, #0
   15a98:	bne	15ab0 <bcmp@plt+0x37d4>
   15a9c:	ldr	r1, [pc, #384]	; 15c24 <bcmp@plt+0x3948>
   15aa0:	mov	r0, #2
   15aa4:	add	r1, pc, r1
   15aa8:	bl	40d10 <bcmp@plt+0x2ea34>
   15aac:	b	15b30 <bcmp@plt+0x3854>
   15ab0:	mov	r6, r3
   15ab4:	cmp	r3, #0
   15ab8:	beq	15a9c <bcmp@plt+0x37c0>
   15abc:	mov	r4, r0
   15ac0:	ldr	r0, [r0, #24]
   15ac4:	mov	r5, r1
   15ac8:	bl	49664 <bcmp@plt+0x37388>
   15acc:	cmp	r0, #0
   15ad0:	beq	15aec <bcmp@plt+0x3810>
   15ad4:	ldr	r1, [pc, #332]	; 15c28 <bcmp@plt+0x394c>
   15ad8:	mov	r0, #2
   15adc:	mov	r2, r5
   15ae0:	add	r1, pc, r1
   15ae4:	bl	40d10 <bcmp@plt+0x2ea34>
   15ae8:	b	15b30 <bcmp@plt+0x3854>
   15aec:	mov	r0, r7
   15af0:	bl	13ff0 <bcmp@plt+0x1d14>
   15af4:	mov	r8, r0
   15af8:	cmp	r0, #0
   15afc:	beq	15b28 <bcmp@plt+0x384c>
   15b00:	ldr	r0, [r8, #12]
   15b04:	cmp	r0, #0
   15b08:	beq	15b28 <bcmp@plt+0x384c>
   15b0c:	cmp	r0, #2
   15b10:	blt	15b3c <bcmp@plt+0x3860>
   15b14:	ldr	r1, [pc, #272]	; 15c2c <bcmp@plt+0x3950>
   15b18:	mov	r0, #2
   15b1c:	mov	r2, r7
   15b20:	add	r1, pc, r1
   15b24:	bl	40d10 <bcmp@plt+0x2ea34>
   15b28:	mov	r0, r8
   15b2c:	bl	3e398 <bcmp@plt+0x2c0bc>
   15b30:	mov	r4, #0
   15b34:	mov	r0, r4
   15b38:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15b3c:	ldr	r0, [r8, #4]
   15b40:	ldr	r9, [r4, #28]
   15b44:	ldr	r7, [r0, #8]
   15b48:	mov	r0, r7
   15b4c:	bl	342fc <bcmp@plt+0x22020>
   15b50:	mov	r1, r0
   15b54:	mov	r0, r9
   15b58:	bl	49664 <bcmp@plt+0x37388>
   15b5c:	cmp	r0, #0
   15b60:	beq	15b80 <bcmp@plt+0x38a4>
   15b64:	mov	r0, r7
   15b68:	bl	342fc <bcmp@plt+0x22020>
   15b6c:	ldr	r1, [pc, #188]	; 15c30 <bcmp@plt+0x3954>
   15b70:	mov	r2, r0
   15b74:	mov	r0, #2
   15b78:	add	r1, pc, r1
   15b7c:	b	15ae4 <bcmp@plt+0x3808>
   15b80:	mov	r0, r5
   15b84:	mov	r1, r7
   15b88:	mov	r2, r6
   15b8c:	bl	230bc <bcmp@plt+0x10de0>
   15b90:	mov	r5, r0
   15b94:	mov	r0, r8
   15b98:	bl	3e398 <bcmp@plt+0x2c0bc>
   15b9c:	cmp	r5, #0
   15ba0:	beq	15b30 <bcmp@plt+0x3854>
   15ba4:	ldr	r0, [r5]
   15ba8:	ldr	r6, [r4, #24]
   15bac:	bl	12030 <strdup@plt>
   15bb0:	mov	r1, r0
   15bb4:	mov	r0, r6
   15bb8:	mov	r2, r5
   15bbc:	bl	4917c <bcmp@plt+0x36ea0>
   15bc0:	ldr	r0, [r5, #4]
   15bc4:	ldr	r4, [r4, #28]
   15bc8:	bl	342fc <bcmp@plt+0x22020>
   15bcc:	bl	12030 <strdup@plt>
   15bd0:	mov	r1, r0
   15bd4:	mov	r0, r4
   15bd8:	mov	r2, r5
   15bdc:	bl	4917c <bcmp@plt+0x36ea0>
   15be0:	ldr	r0, [pc, #76]	; 15c34 <bcmp@plt+0x3958>
   15be4:	mov	r4, #1
   15be8:	ldr	r0, [pc, r0]
   15bec:	ldr	r0, [r0]
   15bf0:	cmp	r0, #1
   15bf4:	blt	15c1c <bcmp@plt+0x3940>
   15bf8:	ldr	r0, [r5, #4]
   15bfc:	ldr	r6, [r5]
   15c00:	bl	342fc <bcmp@plt+0x22020>
   15c04:	ldr	r1, [pc, #44]	; 15c38 <bcmp@plt+0x395c>
   15c08:	mov	r3, r0
   15c0c:	mov	r0, #5
   15c10:	mov	r2, r6
   15c14:	add	r1, pc, r1
   15c18:	bl	40d10 <bcmp@plt+0x2ea34>
   15c1c:	mov	r0, r4
   15c20:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15c24:	andeq	r1, r4, pc, lsl #1
   15c28:	muleq	r4, r3, r0
   15c2c:	andeq	r1, r4, r3, ror r0
   15c30:	andeq	r1, r4, r5, ror r0
   15c34:	andeq	r0, r6, r0, lsr #15
   15c38:	andeq	r1, r4, r6
   15c3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c40:	add	fp, sp, #28
   15c44:	sub	sp, sp, #4
   15c48:	cmp	r1, #0
   15c4c:	beq	15c88 <bcmp@plt+0x39ac>
   15c50:	mov	r5, r0
   15c54:	ldr	r0, [r0, #20]
   15c58:	mov	r9, r3
   15c5c:	mov	r6, r2
   15c60:	mov	r4, r1
   15c64:	bl	49664 <bcmp@plt+0x37388>
   15c68:	cmp	r0, #0
   15c6c:	beq	15ca8 <bcmp@plt+0x39cc>
   15c70:	ldr	r1, [pc, #300]	; 15da4 <bcmp@plt+0x3ac8>
   15c74:	add	r1, pc, r1
   15c78:	mov	r0, #2
   15c7c:	mov	r2, r4
   15c80:	bl	40d10 <bcmp@plt+0x2ea34>
   15c84:	b	15c98 <bcmp@plt+0x39bc>
   15c88:	ldr	r1, [pc, #272]	; 15da0 <bcmp@plt+0x3ac4>
   15c8c:	mov	r0, #2
   15c90:	add	r1, pc, r1
   15c94:	bl	40d10 <bcmp@plt+0x2ea34>
   15c98:	mov	sl, #0
   15c9c:	mov	r0, sl
   15ca0:	sub	sp, fp, #28
   15ca4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ca8:	ldr	r0, [r9, #12]
   15cac:	cmp	r0, #0
   15cb0:	beq	15d64 <bcmp@plt+0x3a88>
   15cb4:	cmp	r6, #0
   15cb8:	ble	15d70 <bcmp@plt+0x3a94>
   15cbc:	mov	r0, r4
   15cc0:	mov	r1, r6
   15cc4:	bl	23180 <bcmp@plt+0x10ea4>
   15cc8:	mov	sl, #0
   15ccc:	cmp	r0, #0
   15cd0:	beq	15c9c <bcmp@plt+0x39c0>
   15cd4:	ldr	r6, [r9, #4]
   15cd8:	mov	r8, r0
   15cdc:	cmp	r6, r9
   15ce0:	beq	15d10 <bcmp@plt+0x3a34>
   15ce4:	ldr	r7, [r6, #8]
   15ce8:	ldr	r0, [r5, #24]
   15cec:	mov	r1, r7
   15cf0:	bl	49664 <bcmp@plt+0x37388>
   15cf4:	cmp	r0, #0
   15cf8:	beq	15d7c <bcmp@plt+0x3aa0>
   15cfc:	ldr	r1, [r8, #8]
   15d00:	bl	3dd80 <bcmp@plt+0x2baa4>
   15d04:	ldr	r6, [r6, #4]
   15d08:	cmp	r6, r9
   15d0c:	bne	15ce4 <bcmp@plt+0x3a08>
   15d10:	ldr	r5, [r5, #20]
   15d14:	mov	r0, r4
   15d18:	bl	12030 <strdup@plt>
   15d1c:	mov	r1, r0
   15d20:	mov	r0, r5
   15d24:	mov	r2, r8
   15d28:	bl	4917c <bcmp@plt+0x36ea0>
   15d2c:	ldr	r0, [pc, #128]	; 15db4 <bcmp@plt+0x3ad8>
   15d30:	ldr	r0, [pc, r0]
   15d34:	ldr	r0, [r0]
   15d38:	cmp	r0, #1
   15d3c:	blt	15d50 <bcmp@plt+0x3a74>
   15d40:	ldr	r1, [pc, #112]	; 15db8 <bcmp@plt+0x3adc>
   15d44:	mov	r0, #5
   15d48:	add	r1, pc, r1
   15d4c:	bl	40d10 <bcmp@plt+0x2ea34>
   15d50:	mov	r0, r8
   15d54:	mov	r1, #5
   15d58:	bl	214e0 <bcmp@plt+0xf204>
   15d5c:	mov	sl, #1
   15d60:	b	15c9c <bcmp@plt+0x39c0>
   15d64:	ldr	r1, [pc, #60]	; 15da8 <bcmp@plt+0x3acc>
   15d68:	add	r1, pc, r1
   15d6c:	b	15c78 <bcmp@plt+0x399c>
   15d70:	ldr	r1, [pc, #52]	; 15dac <bcmp@plt+0x3ad0>
   15d74:	add	r1, pc, r1
   15d78:	b	15c78 <bcmp@plt+0x399c>
   15d7c:	ldr	r1, [pc, #44]	; 15db0 <bcmp@plt+0x3ad4>
   15d80:	mov	r0, #2
   15d84:	mov	r2, r7
   15d88:	mov	r3, r4
   15d8c:	add	r1, pc, r1
   15d90:	bl	40d10 <bcmp@plt+0x2ea34>
   15d94:	mov	r0, r8
   15d98:	bl	231f8 <bcmp@plt+0x10f1c>
   15d9c:	b	15c9c <bcmp@plt+0x39c0>
   15da0:			; <UNDEFINED> instruction: 0x00040fb5
   15da4:	strdeq	r0, [r4], -r1
   15da8:	andeq	r0, r4, ip, lsl pc
   15dac:	andeq	r0, r4, lr, lsr pc
   15db0:	andeq	r0, r4, r5, asr pc
   15db4:	andeq	r0, r6, r8, asr r6
   15db8:	ldrdeq	r0, [r4], -r5
   15dbc:	push	{r4, r5, fp, lr}
   15dc0:	add	fp, sp, #8
   15dc4:	mov	r5, r0
   15dc8:	cmp	r1, #0
   15dcc:	beq	15e0c <bcmp@plt+0x3b30>
   15dd0:	ldr	r0, [r5, #20]
   15dd4:	mov	r4, r1
   15dd8:	bl	49664 <bcmp@plt+0x37388>
   15ddc:	str	r0, [r5, #32]
   15de0:	mov	r5, #1
   15de4:	cmp	r0, #0
   15de8:	bne	15e3c <bcmp@plt+0x3b60>
   15dec:	ldr	r1, [pc, #88]	; 15e4c <bcmp@plt+0x3b70>
   15df0:	mov	r0, #2
   15df4:	mov	r2, r4
   15df8:	add	r1, pc, r1
   15dfc:	bl	40d10 <bcmp@plt+0x2ea34>
   15e00:	mov	r5, #0
   15e04:	mov	r0, r5
   15e08:	pop	{r4, r5, fp, pc}
   15e0c:	mov	r0, #0
   15e10:	str	r0, [r5, #32]
   15e14:	mov	r5, #1
   15e18:	ldr	r0, [pc, #36]	; 15e44 <bcmp@plt+0x3b68>
   15e1c:	ldr	r0, [pc, r0]
   15e20:	ldr	r0, [r0]
   15e24:	cmp	r0, #1
   15e28:	blt	15e3c <bcmp@plt+0x3b60>
   15e2c:	ldr	r1, [pc, #20]	; 15e48 <bcmp@plt+0x3b6c>
   15e30:	mov	r0, #5
   15e34:	add	r1, pc, r1
   15e38:	bl	40d10 <bcmp@plt+0x2ea34>
   15e3c:	mov	r0, r5
   15e40:	pop	{r4, r5, fp, pc}
   15e44:	andeq	r0, r6, ip, ror #10
   15e48:	strdeq	r0, [r4], -ip
   15e4c:	andeq	r0, r4, r2, asr pc
   15e50:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15e54:	add	fp, sp, #24
   15e58:	cmp	r1, #0
   15e5c:	movne	r6, r2
   15e60:	cmpne	r2, #0
   15e64:	bne	15e7c <bcmp@plt+0x3ba0>
   15e68:	ldr	r1, [pc, #320]	; 15fb0 <bcmp@plt+0x3cd4>
   15e6c:	mov	r0, #2
   15e70:	add	r1, pc, r1
   15e74:	bl	40d10 <bcmp@plt+0x2ea34>
   15e78:	b	15f20 <bcmp@plt+0x3c44>
   15e7c:	mov	r5, r1
   15e80:	ldr	r1, [pc, #300]	; 15fb4 <bcmp@plt+0x3cd8>
   15e84:	mov	r4, r0
   15e88:	mov	r0, r3
   15e8c:	mov	r7, r3
   15e90:	add	r1, pc, r1
   15e94:	bl	120fc <strcmp@plt>
   15e98:	cmp	r0, #0
   15e9c:	beq	15ed0 <bcmp@plt+0x3bf4>
   15ea0:	ldr	r1, [pc, #272]	; 15fb8 <bcmp@plt+0x3cdc>
   15ea4:	mov	r0, r7
   15ea8:	add	r1, pc, r1
   15eac:	bl	120fc <strcmp@plt>
   15eb0:	cmp	r0, #0
   15eb4:	beq	15ed8 <bcmp@plt+0x3bfc>
   15eb8:	ldr	r1, [pc, #264]	; 15fc8 <bcmp@plt+0x3cec>
   15ebc:	mov	r0, #2
   15ec0:	mov	r2, r7
   15ec4:	add	r1, pc, r1
   15ec8:	bl	40d10 <bcmp@plt+0x2ea34>
   15ecc:	b	15f20 <bcmp@plt+0x3c44>
   15ed0:	mov	r8, #0
   15ed4:	b	15edc <bcmp@plt+0x3c00>
   15ed8:	mov	r8, #1
   15edc:	mov	r0, r5
   15ee0:	bl	13ff0 <bcmp@plt+0x1d14>
   15ee4:	mov	r7, r0
   15ee8:	cmp	r0, #0
   15eec:	beq	15f18 <bcmp@plt+0x3c3c>
   15ef0:	ldr	r0, [r7, #12]
   15ef4:	cmp	r0, #0
   15ef8:	beq	15f18 <bcmp@plt+0x3c3c>
   15efc:	cmp	r0, #2
   15f00:	blt	15f2c <bcmp@plt+0x3c50>
   15f04:	ldr	r1, [pc, #176]	; 15fbc <bcmp@plt+0x3ce0>
   15f08:	mov	r0, #2
   15f0c:	mov	r2, r5
   15f10:	add	r1, pc, r1
   15f14:	bl	40d10 <bcmp@plt+0x2ea34>
   15f18:	mov	r0, r7
   15f1c:	bl	3e398 <bcmp@plt+0x2c0bc>
   15f20:	mov	r4, #0
   15f24:	mov	r0, r4
   15f28:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15f2c:	ldr	r0, [r7, #4]
   15f30:	mov	r1, r6
   15f34:	mov	r2, r8
   15f38:	ldr	r0, [r0, #8]
   15f3c:	bl	19a20 <bcmp@plt+0x7744>
   15f40:	mov	r5, r0
   15f44:	mov	r0, r7
   15f48:	bl	3e398 <bcmp@plt+0x2c0bc>
   15f4c:	cmp	r5, #0
   15f50:	beq	15f20 <bcmp@plt+0x3c44>
   15f54:	ldr	r0, [r5]
   15f58:	ldr	r4, [r4, #68]	; 0x44
   15f5c:	bl	342fc <bcmp@plt+0x22020>
   15f60:	bl	12030 <strdup@plt>
   15f64:	mov	r1, r0
   15f68:	mov	r0, r4
   15f6c:	mov	r2, r5
   15f70:	bl	4917c <bcmp@plt+0x36ea0>
   15f74:	ldr	r0, [pc, #68]	; 15fc0 <bcmp@plt+0x3ce4>
   15f78:	mov	r4, #1
   15f7c:	ldr	r0, [pc, r0]
   15f80:	ldr	r0, [r0]
   15f84:	cmp	r0, #1
   15f88:	blt	15fa8 <bcmp@plt+0x3ccc>
   15f8c:	mov	r0, r5
   15f90:	bl	19ab4 <bcmp@plt+0x77d8>
   15f94:	ldr	r1, [pc, #40]	; 15fc4 <bcmp@plt+0x3ce8>
   15f98:	mov	r2, r0
   15f9c:	mov	r0, #5
   15fa0:	add	r1, pc, r1
   15fa4:	bl	40d10 <bcmp@plt+0x2ea34>
   15fa8:	mov	r0, r4
   15fac:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15fb0:	andeq	r0, r4, pc, lsl #30
   15fb4:	andeq	r0, r4, fp, lsr pc
   15fb8:	andeq	r0, r4, r7, lsr #30
   15fbc:	andeq	r0, r4, r6, ror #29
   15fc0:	andeq	r0, r6, ip, lsl #8
   15fc4:			; <UNDEFINED> instruction: 0x00040eb3
   15fc8:	andeq	r0, r4, pc, lsl #30
   15fcc:	mov	r1, r3
   15fd0:	str	r2, [r0, #88]	; 0x58
   15fd4:	str	r1, [r0, #92]	; 0x5c
   15fd8:	bx	lr
   15fdc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15fe0:	add	fp, sp, #24
   15fe4:	sub	sp, sp, #288	; 0x120
   15fe8:	mov	r6, r0
   15fec:	ldr	r0, [pc, #556]	; 16220 <bcmp@plt+0x3f44>
   15ff0:	ldr	r0, [pc, r0]
   15ff4:	ldr	r0, [r0]
   15ff8:	bl	11ef8 <dirname@plt>
   15ffc:	mov	r3, r0
   16000:	ldr	r0, [pc, #540]	; 16224 <bcmp@plt+0x3f48>
   16004:	mov	r1, #200	; 0xc8
   16008:	add	r0, pc, r0
   1600c:	str	r0, [sp]
   16010:	add	r0, sp, #88	; 0x58
   16014:	ldr	r2, [pc, #524]	; 16228 <bcmp@plt+0x3f4c>
   16018:	add	r2, pc, r2
   1601c:	bl	120a8 <snprintf@plt>
   16020:	cmp	r0, #200	; 0xc8
   16024:	bcc	1603c <bcmp@plt+0x3d60>
   16028:	ldr	r1, [pc, #508]	; 1622c <bcmp@plt+0x3f50>
   1602c:	mov	r0, #2
   16030:	add	r1, pc, r1
   16034:	bl	40d10 <bcmp@plt+0x2ea34>
   16038:	b	16210 <bcmp@plt+0x3f34>
   1603c:	ldr	r1, [pc, #492]	; 16230 <bcmp@plt+0x3f54>
   16040:	add	r0, sp, #88	; 0x58
   16044:	add	r4, r6, #96	; 0x60
   16048:	add	r1, pc, r1
   1604c:	bl	12288 <fopen@plt>
   16050:	cmp	r0, #0
   16054:	beq	16100 <bcmp@plt+0x3e24>
   16058:	mov	r8, r0
   1605c:	add	r0, sp, #8
   16060:	mov	r1, #80	; 0x50
   16064:	mov	r2, r8
   16068:	bl	12138 <fgets_unlocked@plt>
   1606c:	cmp	r0, #0
   16070:	beq	160c4 <bcmp@plt+0x3de8>
   16074:	add	r7, sp, #8
   16078:	mov	r0, r7
   1607c:	bl	1203c <strlen@plt>
   16080:	cmp	r0, #32
   16084:	bne	160c4 <bcmp@plt+0x3de8>
   16088:	mov	r5, #0
   1608c:	add	r6, sp, #5
   16090:	strb	r5, [sp, #7]
   16094:	add	r0, r7, r5, lsl #1
   16098:	mov	r1, #0
   1609c:	mov	r2, #16
   160a0:	ldrh	r0, [r0]
   160a4:	strh	r0, [sp, #5]
   160a8:	mov	r0, r6
   160ac:	bl	121b0 <strtol@plt>
   160b0:	strb	r0, [r4, r5]
   160b4:	add	r5, r5, #1
   160b8:	cmp	r5, #16
   160bc:	bne	16094 <bcmp@plt+0x3db8>
   160c0:	b	161ac <bcmp@plt+0x3ed0>
   160c4:	mov	r0, r8
   160c8:	bl	11db4 <fclose@plt>
   160cc:	ldr	r1, [pc, #360]	; 1623c <bcmp@plt+0x3f60>
   160d0:	add	r0, sp, #88	; 0x58
   160d4:	add	r1, pc, r1
   160d8:	bl	12288 <fopen@plt>
   160dc:	cmp	r0, #0
   160e0:	bne	16118 <bcmp@plt+0x3e3c>
   160e4:	bl	11eb0 <__errno_location@plt>
   160e8:	ldr	r0, [r0]
   160ec:	bl	11e2c <strerror@plt>
   160f0:	ldr	r1, [pc, #328]	; 16240 <bcmp@plt+0x3f64>
   160f4:	mov	r3, r0
   160f8:	add	r1, pc, r1
   160fc:	b	16204 <bcmp@plt+0x3f28>
   16100:	ldr	r1, [pc, #300]	; 16234 <bcmp@plt+0x3f58>
   16104:	add	r0, sp, #88	; 0x58
   16108:	add	r1, pc, r1
   1610c:	bl	12288 <fopen@plt>
   16110:	cmp	r0, #0
   16114:	beq	161ec <bcmp@plt+0x3f10>
   16118:	mov	r8, r0
   1611c:	bl	120c0 <random@plt>
   16120:	strb	r0, [r6, #96]	; 0x60
   16124:	bl	120c0 <random@plt>
   16128:	strb	r0, [r6, #97]	; 0x61
   1612c:	bl	120c0 <random@plt>
   16130:	strb	r0, [r6, #98]	; 0x62
   16134:	bl	120c0 <random@plt>
   16138:	strb	r0, [r6, #99]	; 0x63
   1613c:	bl	120c0 <random@plt>
   16140:	strb	r0, [r6, #100]	; 0x64
   16144:	bl	120c0 <random@plt>
   16148:	strb	r0, [r6, #101]	; 0x65
   1614c:	bl	120c0 <random@plt>
   16150:	strb	r0, [r6, #102]	; 0x66
   16154:	bl	120c0 <random@plt>
   16158:	strb	r0, [r6, #103]	; 0x67
   1615c:	bl	120c0 <random@plt>
   16160:	strb	r0, [r6, #104]	; 0x68
   16164:	bl	120c0 <random@plt>
   16168:	strb	r0, [r6, #105]	; 0x69
   1616c:	bl	120c0 <random@plt>
   16170:	strb	r0, [r6, #106]	; 0x6a
   16174:	bl	120c0 <random@plt>
   16178:	strb	r0, [r6, #107]	; 0x6b
   1617c:	bl	120c0 <random@plt>
   16180:	strb	r0, [r6, #108]	; 0x6c
   16184:	bl	120c0 <random@plt>
   16188:	strb	r0, [r6, #109]	; 0x6d
   1618c:	bl	120c0 <random@plt>
   16190:	strb	r0, [r6, #110]	; 0x6e
   16194:	bl	120c0 <random@plt>
   16198:	strb	r0, [r6, #111]	; 0x6f
   1619c:	mov	r0, r4
   161a0:	bl	4a93c <bcmp@plt+0x38660>
   161a4:	mov	r1, r8
   161a8:	bl	122ac <fputs@plt>
   161ac:	mov	r0, r8
   161b0:	bl	11db4 <fclose@plt>
   161b4:	ldr	r0, [pc, #136]	; 16244 <bcmp@plt+0x3f68>
   161b8:	mov	r5, #1
   161bc:	ldr	r0, [pc, r0]
   161c0:	ldr	r0, [r0]
   161c4:	cmp	r0, #2
   161c8:	blt	16214 <bcmp@plt+0x3f38>
   161cc:	mov	r0, r4
   161d0:	bl	4a93c <bcmp@plt+0x38660>
   161d4:	ldr	r1, [pc, #108]	; 16248 <bcmp@plt+0x3f6c>
   161d8:	mov	r2, r0
   161dc:	mov	r0, #6
   161e0:	add	r1, pc, r1
   161e4:	bl	40d10 <bcmp@plt+0x2ea34>
   161e8:	b	16214 <bcmp@plt+0x3f38>
   161ec:	bl	11eb0 <__errno_location@plt>
   161f0:	ldr	r0, [r0]
   161f4:	bl	11e2c <strerror@plt>
   161f8:	ldr	r1, [pc, #56]	; 16238 <bcmp@plt+0x3f5c>
   161fc:	mov	r3, r0
   16200:	add	r1, pc, r1
   16204:	add	r2, sp, #88	; 0x58
   16208:	mov	r0, #2
   1620c:	bl	40d10 <bcmp@plt+0x2ea34>
   16210:	mov	r5, #0
   16214:	mov	r0, r5
   16218:	sub	sp, fp, #24
   1621c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16220:	andeq	r0, r6, r8, asr r2
   16224:	andeq	r0, r4, sp, ror lr
   16228:	andeq	r0, r4, r7, ror #28
   1622c:	andeq	r0, r4, ip, asr lr
   16230:	andeq	r7, r4, lr, lsl #24
   16234:			; <UNDEFINED> instruction: 0x0003fdb0
   16238:	andeq	r0, r4, r4, lsr #25
   1623c:	andeq	pc, r3, r4, ror #27
   16240:	ldrdeq	r0, [r4], -r7
   16244:	andeq	r0, r6, ip, asr #3
   16248:	andeq	r0, r4, r9, lsr #26
   1624c:	push	{r4, r5, fp, lr}
   16250:	add	fp, sp, #8
   16254:	ldr	r4, [r0, #48]	; 0x30
   16258:	bl	340d4 <bcmp@plt+0x21df8>
   1625c:	mov	r5, r0
   16260:	ldr	r0, [pc, #132]	; 162ec <bcmp@plt+0x4010>
   16264:	mov	r1, r5
   16268:	add	r0, pc, r0
   1626c:	bl	3511c <bcmp@plt+0x22e40>
   16270:	mov	r0, r5
   16274:	mov	r1, r4
   16278:	bl	3dd80 <bcmp@plt+0x2baa4>
   1627c:	bl	340d4 <bcmp@plt+0x21df8>
   16280:	mov	r5, r0
   16284:	ldr	r0, [pc, #100]	; 162f0 <bcmp@plt+0x4014>
   16288:	mov	r1, r5
   1628c:	add	r0, pc, r0
   16290:	bl	3511c <bcmp@plt+0x22e40>
   16294:	mov	r0, r5
   16298:	mov	r1, r4
   1629c:	bl	3dd80 <bcmp@plt+0x2baa4>
   162a0:	bl	340d4 <bcmp@plt+0x21df8>
   162a4:	mov	r5, r0
   162a8:	ldr	r0, [pc, #68]	; 162f4 <bcmp@plt+0x4018>
   162ac:	mov	r1, r5
   162b0:	add	r0, pc, r0
   162b4:	bl	3511c <bcmp@plt+0x22e40>
   162b8:	mov	r0, r5
   162bc:	mov	r1, r4
   162c0:	bl	3dd80 <bcmp@plt+0x2baa4>
   162c4:	bl	340d4 <bcmp@plt+0x21df8>
   162c8:	mov	r5, r0
   162cc:	ldr	r0, [pc, #36]	; 162f8 <bcmp@plt+0x401c>
   162d0:	mov	r1, r5
   162d4:	add	r0, pc, r0
   162d8:	bl	3511c <bcmp@plt+0x22e40>
   162dc:	mov	r0, r5
   162e0:	mov	r1, r4
   162e4:	pop	{r4, r5, fp, lr}
   162e8:	b	3dd80 <bcmp@plt+0x2baa4>
   162ec:	ldrdeq	r0, [r4], -r3
   162f0:			; <UNDEFINED> instruction: 0x00040cb9
   162f4:	andeq	r0, r4, r5, lsr #25
   162f8:	andeq	r0, r4, sp, ror ip
   162fc:	push	{r4, sl, fp, lr}
   16300:	add	fp, sp, #8
   16304:	mov	r0, #24
   16308:	bl	44994 <bcmp@plt+0x326b8>
   1630c:	cmp	r0, #0
   16310:	beq	16360 <bcmp@plt+0x4084>
   16314:	mov	r4, r0
   16318:	ldr	r0, [pc, #76]	; 1636c <bcmp@plt+0x4090>
   1631c:	ldr	r0, [pc, r0]
   16320:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   16324:	str	r0, [r4]
   16328:	bl	3dc9c <bcmp@plt+0x2b9c0>
   1632c:	str	r0, [r4, #8]
   16330:	bl	3dc9c <bcmp@plt+0x2b9c0>
   16334:	str	r0, [r4, #12]
   16338:	bl	3dc9c <bcmp@plt+0x2b9c0>
   1633c:	str	r0, [r4, #16]
   16340:	bl	26e24 <bcmp@plt+0x14b48>
   16344:	str	r0, [r4, #20]
   16348:	mov	r0, #4
   1634c:	ldr	r1, [pc, #28]	; 16370 <bcmp@plt+0x4094>
   16350:	add	r1, pc, r1
   16354:	bl	40d10 <bcmp@plt+0x2ea34>
   16358:	mov	r0, r4
   1635c:	pop	{r4, sl, fp, pc}
   16360:	mov	r4, #0
   16364:	mov	r0, r4
   16368:	pop	{r4, sl, fp, pc}
   1636c:	andeq	r0, r6, r8, lsr #1
   16370:	andeq	r0, r4, fp, lsr #31
   16374:	cmp	r0, #0
   16378:	bxeq	lr
   1637c:	push	{r4, sl, fp, lr}
   16380:	add	fp, sp, #8
   16384:	mov	r4, r0
   16388:	ldr	r0, [r0]
   1638c:	bl	3e398 <bcmp@plt+0x2c0bc>
   16390:	ldr	r0, [r4, #8]
   16394:	bl	3e398 <bcmp@plt+0x2c0bc>
   16398:	ldr	r0, [r4, #12]
   1639c:	bl	3e398 <bcmp@plt+0x2c0bc>
   163a0:	ldr	r0, [r4, #16]
   163a4:	bl	3e398 <bcmp@plt+0x2c0bc>
   163a8:	ldr	r0, [r4, #20]
   163ac:	cmp	r0, #0
   163b0:	beq	163c0 <bcmp@plt+0x40e4>
   163b4:	ldr	r1, [r0, #4]
   163b8:	mov	r0, r4
   163bc:	blx	r1
   163c0:	mov	r0, r4
   163c4:	bl	11f10 <free@plt>
   163c8:	ldr	r0, [pc, #36]	; 163f4 <bcmp@plt+0x4118>
   163cc:	ldr	r0, [pc, r0]
   163d0:	ldr	r0, [r0]
   163d4:	cmp	r0, #1
   163d8:	pop	{r4, sl, fp, lr}
   163dc:	blt	163f0 <bcmp@plt+0x4114>
   163e0:	ldr	r1, [pc, #16]	; 163f8 <bcmp@plt+0x411c>
   163e4:	mov	r0, #5
   163e8:	add	r1, pc, r1
   163ec:	b	40d10 <bcmp@plt+0x2ea34>
   163f0:	bx	lr
   163f4:			; <UNDEFINED> instruction: 0x0005ffbc
   163f8:	andeq	r0, r4, r4, lsr #30
   163fc:	push	{r4, sl, fp, lr}
   16400:	add	fp, sp, #8
   16404:	mov	r4, r0
   16408:	ldr	r0, [pc, #112]	; 16480 <bcmp@plt+0x41a4>
   1640c:	ldr	r0, [pc, r0]
   16410:	ldr	r1, [r0]
   16414:	ldr	r0, [r4, #20]
   16418:	ldr	r2, [r0]
   1641c:	mov	r0, r4
   16420:	blx	r2
   16424:	cmp	r0, #1
   16428:	bne	16464 <bcmp@plt+0x4188>
   1642c:	mov	r0, r4
   16430:	bl	16490 <bcmp@plt+0x41b4>
   16434:	ldr	r0, [pc, #76]	; 16488 <bcmp@plt+0x41ac>
   16438:	mov	r4, #1
   1643c:	ldr	r0, [pc, r0]
   16440:	ldr	r0, [r0]
   16444:	cmp	r0, #1
   16448:	blt	1645c <bcmp@plt+0x4180>
   1644c:	ldr	r1, [pc, #56]	; 1648c <bcmp@plt+0x41b0>
   16450:	mov	r0, #5
   16454:	add	r1, pc, r1
   16458:	bl	40d10 <bcmp@plt+0x2ea34>
   1645c:	mov	r0, r4
   16460:	pop	{r4, sl, fp, pc}
   16464:	ldr	r1, [pc, #24]	; 16484 <bcmp@plt+0x41a8>
   16468:	mov	r0, #2
   1646c:	add	r1, pc, r1
   16470:	bl	40d10 <bcmp@plt+0x2ea34>
   16474:	mov	r4, #0
   16478:	mov	r0, r4
   1647c:	pop	{r4, sl, fp, pc}
   16480:	strdeq	pc, [r5], -ip
   16484:			; <UNDEFINED> instruction: 0x00040eba
   16488:	andeq	pc, r5, ip, asr #30
   1648c:	strdeq	r0, [r4], -r5
   16490:	push	{r4, r5, r6, r7, fp, lr}
   16494:	add	fp, sp, #16
   16498:	mov	r4, r0
   1649c:	ldr	r0, [r0, #8]
   164a0:	bl	3e314 <bcmp@plt+0x2c038>
   164a4:	ldr	r0, [r4, #12]
   164a8:	bl	3e314 <bcmp@plt+0x2c038>
   164ac:	ldr	r0, [r4, #16]
   164b0:	bl	3e314 <bcmp@plt+0x2c038>
   164b4:	mov	r0, #0
   164b8:	str	r0, [r4, #4]
   164bc:	ldr	r5, [pc, #184]	; 1657c <bcmp@plt+0x42a0>
   164c0:	ldr	r5, [pc, r5]
   164c4:	ldr	r0, [r5]
   164c8:	ldr	r6, [r0, #4]
   164cc:	cmp	r6, r0
   164d0:	bne	164e8 <bcmp@plt+0x420c>
   164d4:	b	16548 <bcmp@plt+0x426c>
   164d8:	ldr	r6, [r6, #4]
   164dc:	ldr	r0, [r5]
   164e0:	cmp	r6, r0
   164e4:	beq	16548 <bcmp@plt+0x426c>
   164e8:	ldr	r7, [r6, #8]
   164ec:	ldr	r0, [r7, #12]
   164f0:	cmp	r0, #0
   164f4:	beq	16518 <bcmp@plt+0x423c>
   164f8:	ldr	r1, [r0, #24]
   164fc:	cmp	r1, #0
   16500:	beq	16518 <bcmp@plt+0x423c>
   16504:	ldr	r1, [r4, #12]
   16508:	bl	3ded0 <bcmp@plt+0x2bbf4>
   1650c:	ldr	r0, [r7, #12]
   16510:	ldr	r1, [r4, #8]
   16514:	bl	3ded0 <bcmp@plt+0x2bbf4>
   16518:	ldr	r0, [r7, #16]
   1651c:	cmp	r0, #0
   16520:	beq	164d8 <bcmp@plt+0x41fc>
   16524:	ldr	r1, [r0, #24]
   16528:	cmp	r1, #0
   1652c:	beq	164d8 <bcmp@plt+0x41fc>
   16530:	ldr	r1, [r4, #16]
   16534:	bl	3ded0 <bcmp@plt+0x2bbf4>
   16538:	ldr	r0, [r7, #16]
   1653c:	ldr	r1, [r4, #8]
   16540:	bl	3ded0 <bcmp@plt+0x2bbf4>
   16544:	b	164d8 <bcmp@plt+0x41fc>
   16548:	ldr	r0, [r4, #12]
   1654c:	ldr	r0, [r0, #12]
   16550:	cmp	r0, #1
   16554:	ldrge	r0, [r4, #4]
   16558:	orrge	r0, r0, #1
   1655c:	strge	r0, [r4, #4]
   16560:	ldr	r0, [r4, #16]
   16564:	ldr	r0, [r0, #12]
   16568:	cmp	r0, #1
   1656c:	ldrge	r0, [r4, #4]
   16570:	orrge	r0, r0, #2
   16574:	strge	r0, [r4, #4]
   16578:	pop	{r4, r5, r6, r7, fp, pc}
   1657c:	andeq	pc, r5, r8, lsr #29
   16580:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16584:	add	fp, sp, #24
   16588:	ldr	r6, [pc, #204]	; 1665c <bcmp@plt+0x4380>
   1658c:	mov	r4, r0
   16590:	ldr	r6, [pc, r6]
   16594:	ldr	r0, [r6]
   16598:	ldr	r7, [r0, #4]
   1659c:	cmp	r7, r0
   165a0:	beq	16658 <bcmp@plt+0x437c>
   165a4:	ldr	r8, [pc, #180]	; 16660 <bcmp@plt+0x4384>
   165a8:	ldr	r8, [pc, r8]
   165ac:	b	165c0 <bcmp@plt+0x42e4>
   165b0:	ldr	r7, [r7, #4]
   165b4:	ldr	r0, [r6]
   165b8:	cmp	r7, r0
   165bc:	beq	16658 <bcmp@plt+0x437c>
   165c0:	ldr	r5, [r7, #8]
   165c4:	ldr	r0, [r5, #12]
   165c8:	cmp	r0, #0
   165cc:	beq	165f0 <bcmp@plt+0x4314>
   165d0:	ldr	r1, [r0, #24]
   165d4:	cmp	r1, #0
   165d8:	beq	165f0 <bcmp@plt+0x4314>
   165dc:	ldr	r1, [r4, #12]
   165e0:	mov	r2, r8
   165e4:	bl	3df9c <bcmp@plt+0x2bcc0>
   165e8:	cmp	r0, #0
   165ec:	beq	1661c <bcmp@plt+0x4340>
   165f0:	ldr	r0, [r5, #16]
   165f4:	cmp	r0, #0
   165f8:	beq	165b0 <bcmp@plt+0x42d4>
   165fc:	ldr	r1, [r0, #24]
   16600:	cmp	r1, #0
   16604:	beq	165b0 <bcmp@plt+0x42d4>
   16608:	ldr	r1, [r4, #16]
   1660c:	mov	r2, r8
   16610:	bl	3df9c <bcmp@plt+0x2bcc0>
   16614:	cmp	r0, #0
   16618:	bne	165b0 <bcmp@plt+0x42d4>
   1661c:	mov	r0, r4
   16620:	bl	16490 <bcmp@plt+0x41b4>
   16624:	ldr	r4, [pc, #56]	; 16664 <bcmp@plt+0x4388>
   16628:	mov	r1, #2
   1662c:	ldr	r4, [pc, r4]
   16630:	ldr	r0, [r4]
   16634:	ldr	r2, [r0, #40]	; 0x28
   16638:	mov	r0, #254	; 0xfe
   1663c:	blx	r2
   16640:	ldr	r0, [r4]
   16644:	mov	r1, #10
   16648:	ldr	r2, [r0, #40]	; 0x28
   1664c:	mov	r0, #254	; 0xfe
   16650:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   16654:	bx	r2
   16658:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1665c:	ldrdeq	pc, [r5], -r8
   16660:	andeq	pc, r5, ip, lsr #25
   16664:			; <UNDEFINED> instruction: 0x0005fdb0
   16668:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1666c:	add	fp, sp, #24
   16670:	sub	sp, sp, #8
   16674:	mov	r4, r0
   16678:	ldr	r0, [r0]
   1667c:	mov	r7, r1
   16680:	mov	r9, r3
   16684:	mov	r6, r2
   16688:	ldr	r1, [r0, #12]
   1668c:	cmp	r1, #0
   16690:	beq	166a0 <bcmp@plt+0x43c4>
   16694:	ldr	r0, [r0, #4]
   16698:	ldr	r8, [r0, #8]
   1669c:	b	166a4 <bcmp@plt+0x43c8>
   166a0:	mov	r8, #0
   166a4:	ldr	r0, [r4, #20]
   166a8:	mov	r1, r7
   166ac:	mov	r2, r6
   166b0:	mov	r3, r9
   166b4:	ldr	r5, [r0, #32]
   166b8:	mov	r0, r4
   166bc:	blx	r5
   166c0:	ldrb	r0, [r7, #8]
   166c4:	ldr	r1, [r7]
   166c8:	mov	r2, r6
   166cc:	mov	r3, r9
   166d0:	str	r0, [sp]
   166d4:	mov	r0, r8
   166d8:	bl	16b78 <bcmp@plt+0x489c>
   166dc:	mov	r0, r4
   166e0:	sub	sp, fp, #24
   166e4:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   166e8:	b	16490 <bcmp@plt+0x41b4>
   166ec:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   166f0:	add	fp, sp, #24
   166f4:	sub	sp, sp, #8
   166f8:	mov	r4, r0
   166fc:	ldr	r0, [r0]
   16700:	mov	r5, r1
   16704:	ldr	r7, [fp, #8]
   16708:	ldr	r1, [r0, #12]
   1670c:	cmp	r1, #0
   16710:	beq	16720 <bcmp@plt+0x4444>
   16714:	ldr	r0, [r0, #4]
   16718:	ldr	r8, [r0, #8]
   1671c:	b	16724 <bcmp@plt+0x4448>
   16720:	mov	r8, #0
   16724:	ldr	r0, [r4, #20]
   16728:	mov	r1, r5
   1672c:	ldr	r6, [r0, #36]	; 0x24
   16730:	mov	r0, r4
   16734:	str	r7, [sp]
   16738:	blx	r6
   1673c:	ldr	r1, [r5]
   16740:	uxtb	r2, r7
   16744:	mov	r0, r8
   16748:	bl	16b6c <bcmp@plt+0x4890>
   1674c:	mov	r0, r4
   16750:	sub	sp, fp, #24
   16754:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   16758:	b	16490 <bcmp@plt+0x41b4>
   1675c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16760:	add	fp, sp, #28
   16764:	sub	sp, sp, #12
   16768:	mov	r4, r0
   1676c:	ldr	r0, [r0]
   16770:	mov	sl, r1
   16774:	ldr	r5, [fp, #12]
   16778:	ldr	r6, [fp, #8]
   1677c:	mov	r9, r3
   16780:	mov	r8, r2
   16784:	ldr	r1, [r0, #12]
   16788:	cmp	r1, #0
   1678c:	beq	1679c <bcmp@plt+0x44c0>
   16790:	ldr	r0, [r0, #4]
   16794:	ldr	r0, [r0, #8]
   16798:	b	167a0 <bcmp@plt+0x44c4>
   1679c:	mov	r0, #0
   167a0:	str	r0, [sp, #8]
   167a4:	ldr	r0, [r4, #20]
   167a8:	mov	r1, sl
   167ac:	mov	r2, r8
   167b0:	mov	r3, r9
   167b4:	ldr	r7, [r0, #28]
   167b8:	mov	r0, r4
   167bc:	str	r6, [sp]
   167c0:	str	r5, [sp, #4]
   167c4:	blx	r7
   167c8:	ldr	r2, [r8]
   167cc:	str	r6, [sp]
   167d0:	str	r5, [sp, #4]
   167d4:	mov	r1, sl
   167d8:	mov	r3, r9
   167dc:	ldr	r0, [sp, #8]
   167e0:	bl	16ba0 <bcmp@plt+0x48c4>
   167e4:	mov	r0, r4
   167e8:	sub	sp, fp, #28
   167ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   167f0:	b	16490 <bcmp@plt+0x41b4>
   167f4:	ldr	r2, [r0, #20]
   167f8:	ldr	r2, [r2, #24]
   167fc:	bx	r2
   16800:	push	{r4, r5, fp, lr}
   16804:	add	fp, sp, #8
   16808:	mov	r5, r0
   1680c:	bl	3dc9c <bcmp@plt+0x2b9c0>
   16810:	mov	r4, r0
   16814:	cmp	r0, #0
   16818:	beq	16864 <bcmp@plt+0x4588>
   1681c:	ldr	r0, [r5, #20]
   16820:	mov	r1, #2
   16824:	ldr	r2, [r0, #24]
   16828:	mov	r0, r5
   1682c:	blx	r2
   16830:	cmp	r0, #0
   16834:	beq	16840 <bcmp@plt+0x4564>
   16838:	mov	r1, r4
   1683c:	bl	3dd80 <bcmp@plt+0x2baa4>
   16840:	ldr	r0, [r5, #20]
   16844:	mov	r1, #10
   16848:	ldr	r2, [r0, #24]
   1684c:	mov	r0, r5
   16850:	blx	r2
   16854:	cmp	r0, #0
   16858:	beq	16864 <bcmp@plt+0x4588>
   1685c:	mov	r1, r4
   16860:	bl	3dd80 <bcmp@plt+0x2baa4>
   16864:	mov	r0, r4
   16868:	pop	{r4, r5, fp, pc}
   1686c:	ldr	r0, [r0, #8]
   16870:	bx	lr
   16874:	cmp	r1, #10
   16878:	beq	16890 <bcmp@plt+0x45b4>
   1687c:	mov	r2, #0
   16880:	cmp	r1, #2
   16884:	bne	16898 <bcmp@plt+0x45bc>
   16888:	add	r0, r0, #12
   1688c:	b	16894 <bcmp@plt+0x45b8>
   16890:	add	r0, r0, #16
   16894:	ldr	r2, [r0]
   16898:	mov	r0, r2
   1689c:	bx	lr
   168a0:	ldr	r0, [r0, #4]
   168a4:	bx	lr
   168a8:	mov	r1, r0
   168ac:	ldr	r0, [pc, #40]	; 168dc <bcmp@plt+0x4600>
   168b0:	ldr	r0, [pc, r0]
   168b4:	ldr	r0, [r0]
   168b8:	ldr	r0, [r0]
   168bc:	ldr	r2, [r0, #12]
   168c0:	cmp	r2, #0
   168c4:	beq	168d4 <bcmp@plt+0x45f8>
   168c8:	ldr	r0, [r0, #4]
   168cc:	ldr	r0, [r0, #8]
   168d0:	b	16bac <bcmp@plt+0x48d0>
   168d4:	mov	r0, #0
   168d8:	b	16bac <bcmp@plt+0x48d0>
   168dc:	andeq	pc, r5, r8, asr #18
   168e0:	push	{r4, r5, fp, lr}
   168e4:	add	fp, sp, #8
   168e8:	mov	r5, r0
   168ec:	ldr	r0, [r1]
   168f0:	mov	r4, r1
   168f4:	bl	16bb8 <bcmp@plt+0x48dc>
   168f8:	ldr	r1, [pc, #32]	; 16920 <bcmp@plt+0x4644>
   168fc:	mov	r2, r0
   16900:	mov	r0, #4
   16904:	add	r1, pc, r1
   16908:	bl	40d10 <bcmp@plt+0x2ea34>
   1690c:	ldr	r1, [r5]
   16910:	mov	r0, r4
   16914:	bl	3dd80 <bcmp@plt+0x2baa4>
   16918:	mov	r0, #1
   1691c:	pop	{r4, r5, fp, pc}
   16920:	andeq	r0, r4, r9, asr sl
   16924:	push	{fp, lr}
   16928:	mov	fp, sp
   1692c:	ldr	r0, [r0]
   16930:	cmp	r0, #3
   16934:	bhi	16958 <bcmp@plt+0x467c>
   16938:	cmp	r0, #1
   1693c:	beq	16958 <bcmp@plt+0x467c>
   16940:	ldr	r2, [pc, #68]	; 1698c <bcmp@plt+0x46b0>
   16944:	ldr	r2, [pc, r2]
   16948:	ldr	r2, [r2]
   1694c:	ldr	r2, [r2, #16]
   16950:	pop	{fp, lr}
   16954:	bx	r2
   16958:	ldr	r0, [pc, #36]	; 16984 <bcmp@plt+0x46a8>
   1695c:	ldr	r0, [pc, r0]
   16960:	ldr	r0, [r0]
   16964:	cmp	r0, #1
   16968:	blt	1697c <bcmp@plt+0x46a0>
   1696c:	ldr	r1, [pc, #20]	; 16988 <bcmp@plt+0x46ac>
   16970:	mov	r0, #5
   16974:	add	r1, pc, r1
   16978:	bl	40d10 <bcmp@plt+0x2ea34>
   1697c:	mov	r0, #1
   16980:	pop	{fp, pc}
   16984:	andeq	pc, r5, ip, lsr #20
   16988:	andeq	r0, r4, ip, lsl sl
   1698c:	andeq	pc, r5, r0, lsr #18
   16990:	push	{fp, lr}
   16994:	mov	fp, sp
   16998:	ldr	r2, [pc, #92]	; 169fc <bcmp@plt+0x4720>
   1699c:	ldr	r2, [pc, r2]
   169a0:	ldr	r2, [r2]
   169a4:	cmp	r2, #0
   169a8:	beq	169f4 <bcmp@plt+0x4718>
   169ac:	ldr	r0, [r0]
   169b0:	cmp	r0, #3
   169b4:	bhi	169d0 <bcmp@plt+0x46f4>
   169b8:	cmp	r0, #1
   169bc:	beq	169d0 <bcmp@plt+0x46f4>
   169c0:	ldr	r2, [r2, #20]
   169c4:	blx	r2
   169c8:	mov	r0, #1
   169cc:	pop	{fp, pc}
   169d0:	ldr	r0, [pc, #40]	; 16a00 <bcmp@plt+0x4724>
   169d4:	ldr	r0, [pc, r0]
   169d8:	ldr	r0, [r0]
   169dc:	cmp	r0, #1
   169e0:	blt	169f4 <bcmp@plt+0x4718>
   169e4:	ldr	r1, [pc, #24]	; 16a04 <bcmp@plt+0x4728>
   169e8:	mov	r0, #5
   169ec:	add	r1, pc, r1
   169f0:	bl	40d10 <bcmp@plt+0x2ea34>
   169f4:	mov	r0, #1
   169f8:	pop	{fp, pc}
   169fc:	andeq	pc, r5, r8, asr #17
   16a00:			; <UNDEFINED> instruction: 0x0005f9b4
   16a04:	andeq	r0, r4, r0, lsl #20
   16a08:	ldr	r2, [pc, #12]	; 16a1c <bcmp@plt+0x4740>
   16a0c:	ldr	r2, [pc, r2]
   16a10:	ldr	r2, [r2]
   16a14:	ldr	r2, [r2, #48]	; 0x30
   16a18:	bx	r2
   16a1c:	andeq	pc, r5, r8, asr r8	; <UNPREDICTABLE>
   16a20:	ldr	r0, [pc, #12]	; 16a34 <bcmp@plt+0x4758>
   16a24:	ldr	r0, [pc, r0]
   16a28:	ldr	r0, [r0]
   16a2c:	ldr	r0, [r0, #52]	; 0x34
   16a30:	bx	r0
   16a34:	andeq	pc, r5, r0, asr #16
   16a38:	push	{fp, lr}
   16a3c:	mov	fp, sp
   16a40:	bl	39530 <bcmp@plt+0x27254>
   16a44:	pop	{fp, lr}
   16a48:	b	340dc <bcmp@plt+0x21e00>
   16a4c:	push	{fp, lr}
   16a50:	mov	fp, sp
   16a54:	bl	39530 <bcmp@plt+0x27254>
   16a58:	pop	{fp, lr}
   16a5c:	b	340dc <bcmp@plt+0x21e00>
   16a60:	ldr	r0, [r0]
   16a64:	bx	lr
   16a68:	ldr	r0, [r0, #8]
   16a6c:	bx	lr
   16a70:	ldr	r3, [r0, #4]
   16a74:	ldr	r3, [r3, #24]
   16a78:	bx	r3
   16a7c:	ldr	r1, [r0, #4]
   16a80:	ldr	r1, [r1, #20]
   16a84:	bx	r1
   16a88:	push	{r4, r5, r6, r7, fp, lr}
   16a8c:	add	fp, sp, #16
   16a90:	mov	r5, r0
   16a94:	mov	r0, #0
   16a98:	mov	r4, r1
   16a9c:	str	r0, [r1]
   16aa0:	ldr	r0, [pc, #64]	; 16ae8 <bcmp@plt+0x480c>
   16aa4:	add	r0, pc, r0
   16aa8:	ldr	r7, [r0, r5, lsl #2]
   16aac:	ldr	r0, [r7]
   16ab0:	blx	r0
   16ab4:	stm	r0, {r5, r7}
   16ab8:	mov	r6, r0
   16abc:	ldr	r1, [r7, #4]
   16ac0:	blx	r1
   16ac4:	ldr	r0, [pc, #32]	; 16aec <bcmp@plt+0x4810>
   16ac8:	mov	r1, r6
   16acc:	ldr	r0, [pc, r0]
   16ad0:	ldr	r0, [r0]
   16ad4:	str	r0, [r6, #8]
   16ad8:	bl	168e0 <bcmp@plt+0x4604>
   16adc:	mov	r0, #1
   16ae0:	str	r6, [r4]
   16ae4:	pop	{r4, r5, r6, r7, fp, pc}
   16ae8:	andeq	lr, r5, r4, asr r6
   16aec:	andeq	pc, r5, ip, lsr #14
   16af0:	push	{fp, lr}
   16af4:	mov	fp, sp
   16af8:	mov	r2, r0
   16afc:	str	r1, [r0, #8]
   16b00:	mov	r0, r1
   16b04:	mov	r1, r2
   16b08:	bl	168e0 <bcmp@plt+0x4604>
   16b0c:	mov	r0, #1
   16b10:	pop	{fp, pc}
   16b14:	cmp	r0, #0
   16b18:	bxeq	lr
   16b1c:	push	{r4, sl, fp, lr}
   16b20:	add	fp, sp, #8
   16b24:	mov	r4, r0
   16b28:	ldr	r0, [r0, #4]
   16b2c:	ldr	r1, [r0, #12]
   16b30:	mov	r0, r4
   16b34:	blx	r1
   16b38:	ldr	r0, [r4, #4]
   16b3c:	ldr	r1, [r0, #8]
   16b40:	mov	r0, r4
   16b44:	pop	{r4, sl, fp, lr}
   16b48:	bx	r1
   16b4c:	ldr	r0, [r0, #8]
   16b50:	ldr	r3, [r0, #20]
   16b54:	ldr	r3, [r3, #20]
   16b58:	bx	r3
   16b5c:	mov	r0, r1
   16b60:	mov	r1, r2
   16b64:	b	16a08 <bcmp@plt+0x472c>
   16b68:	b	16a20 <bcmp@plt+0x4744>
   16b6c:	ldr	r3, [r0, #4]
   16b70:	ldr	r3, [r3, #28]
   16b74:	bx	r3
   16b78:	push	{fp, lr}
   16b7c:	mov	fp, sp
   16b80:	sub	sp, sp, #8
   16b84:	ldr	ip, [r0, #4]
   16b88:	ldr	lr, [fp, #8]
   16b8c:	ldr	ip, [ip, #32]
   16b90:	str	lr, [sp]
   16b94:	blx	ip
   16b98:	mov	sp, fp
   16b9c:	pop	{fp, pc}
   16ba0:	ldr	ip, [r0, #4]
   16ba4:	ldr	ip, [ip, #36]	; 0x24
   16ba8:	bx	ip
   16bac:	ldr	r2, [r0, #4]
   16bb0:	ldr	r2, [r2, #40]	; 0x28
   16bb4:	bx	r2
   16bb8:	ldr	r1, [pc, #264]	; 16cc8 <bcmp@plt+0x49ec>
   16bbc:	mov	r2, #0
   16bc0:	cmp	r0, #5
   16bc4:	add	r1, pc, r1
   16bc8:	strb	r2, [r1]
   16bcc:	bhi	16c10 <bcmp@plt+0x4934>
   16bd0:	add	r2, pc, #4
   16bd4:	ldr	r0, [r2, r0, lsl #2]
   16bd8:	add	pc, r2, r0
   16bdc:	andeq	r0, r0, r8, lsl r0
   16be0:	andeq	r0, r0, r4, asr r0
   16be4:	andeq	r0, r0, ip, ror r0
   16be8:	muleq	r0, r4, r0
   16bec:	andeq	r0, r0, r0, lsr #1
   16bf0:	andeq	r0, r0, r4, asr #1
   16bf4:	movw	r0, #21586	; 0x5452
   16bf8:	movt	r0, #82	; 0x52
   16bfc:	add	r0, r0, #38	; 0x26
   16c00:	str	r0, [r1]
   16c04:	ldr	r0, [pc, #192]	; 16ccc <bcmp@plt+0x49f0>
   16c08:	add	r0, pc, r0
   16c0c:	bx	lr
   16c10:	movw	r3, #30575	; 0x776f
   16c14:	movw	r2, #28245	; 0x6e55
   16c18:	movt	r3, #110	; 0x6e
   16c1c:	movt	r2, #28267	; 0x6e6b
   16c20:	strd	r2, [r1]
   16c24:	ldr	r0, [pc, #196]	; 16cf0 <bcmp@plt+0x4a14>
   16c28:	add	r0, pc, r0
   16c2c:	bx	lr
   16c30:	ldr	r0, [pc, #152]	; 16cd0 <bcmp@plt+0x49f4>
   16c34:	add	r0, pc, r0
   16c38:	vldr	d16, [r0]
   16c3c:	movw	r0, #25974	; 0x6576
   16c40:	movt	r0, #114	; 0x72
   16c44:	str	r0, [r1, #7]
   16c48:	vstr	d16, [r1]
   16c4c:	ldr	r0, [pc, #128]	; 16cd4 <bcmp@plt+0x49f8>
   16c50:	add	r0, pc, r0
   16c54:	bx	lr
   16c58:	movw	r0, #21586	; 0x5452
   16c5c:	movt	r0, #82	; 0x52
   16c60:	str	r0, [r1]
   16c64:	ldr	r0, [pc, #108]	; 16cd8 <bcmp@plt+0x49fc>
   16c68:	add	r0, pc, r0
   16c6c:	bx	lr
   16c70:	ldr	r0, [pc, #100]	; 16cdc <bcmp@plt+0x4a00>
   16c74:	add	r0, pc, r0
   16c78:	b	16ca8 <bcmp@plt+0x49cc>
   16c7c:	ldr	r0, [pc, #96]	; 16ce4 <bcmp@plt+0x4a08>
   16c80:	add	r0, pc, r0
   16c84:	vldr	d16, [r0]
   16c88:	mov	r0, #0
   16c8c:	strb	r0, [r1, #8]
   16c90:	vstr	d16, [r1]
   16c94:	ldr	r0, [pc, #76]	; 16ce8 <bcmp@plt+0x4a0c>
   16c98:	add	r0, pc, r0
   16c9c:	bx	lr
   16ca0:	ldr	r0, [pc, #68]	; 16cec <bcmp@plt+0x4a10>
   16ca4:	add	r0, pc, r0
   16ca8:	vldr	d16, [r0]
   16cac:	movw	r0, #25711	; 0x646f
   16cb0:	movt	r0, #101	; 0x65
   16cb4:	str	r0, [r1, #8]
   16cb8:	vstr	d16, [r1]
   16cbc:	ldr	r0, [pc, #28]	; 16ce0 <bcmp@plt+0x4a04>
   16cc0:	add	r0, pc, r0
   16cc4:	bx	lr
   16cc8:	andeq	r2, r6, r4, lsr #32
   16ccc:	andeq	r1, r6, r0, ror #31
   16cd0:	andeq	r0, r4, r4, lsl r8
   16cd4:	muleq	r6, r8, pc	; <UNPREDICTABLE>
   16cd8:	andeq	r1, r6, r0, lsl #31
   16cdc:	andeq	r0, r4, r4, ror #15
   16ce0:	andeq	r1, r6, r8, lsr #30
   16ce4:	andeq	r0, r4, r8, ror #15
   16ce8:	andeq	r1, r6, r0, asr pc
   16cec:	ldrdeq	r0, [r4], -r4
   16cf0:	andeq	r1, r6, r0, asr #31
   16cf4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16cf8:	add	fp, sp, #24
   16cfc:	sub	sp, sp, #8
   16d00:	cmp	r3, #0
   16d04:	mov	r5, r3
   16d08:	mov	r4, r2
   16d0c:	mov	r7, r1
   16d10:	mov	r8, r0
   16d14:	moveq	r5, r2
   16d18:	beq	16d40 <bcmp@plt+0x4a64>
   16d1c:	mov	r0, r5
   16d20:	bl	34418 <bcmp@plt+0x2213c>
   16d24:	mov	r1, r0
   16d28:	mov	r0, r7
   16d2c:	bl	33f1c <bcmp@plt+0x21c40>
   16d30:	cmp	r0, #0
   16d34:	beq	16d5c <bcmp@plt+0x4a80>
   16d38:	mov	r6, r0
   16d3c:	b	16d9c <bcmp@plt+0x4ac0>
   16d40:	add	r6, r4, #28
   16d44:	mov	r0, r7
   16d48:	mov	r1, r6
   16d4c:	bl	33ec0 <bcmp@plt+0x21be4>
   16d50:	cmp	r0, #0
   16d54:	bne	16d9c <bcmp@plt+0x4ac0>
   16d58:	b	16d1c <bcmp@plt+0x4a40>
   16d5c:	ldr	r0, [r7, #12]
   16d60:	cmp	r0, #0
   16d64:	beq	16dc4 <bcmp@plt+0x4ae8>
   16d68:	ldr	r0, [r7, #4]
   16d6c:	ldr	r6, [r0, #8]
   16d70:	cmp	r6, #0
   16d74:	beq	16dc4 <bcmp@plt+0x4ae8>
   16d78:	ldr	r5, [r8, #8]
   16d7c:	mov	r0, r6
   16d80:	bl	34418 <bcmp@plt+0x2213c>
   16d84:	mov	r1, r0
   16d88:	mov	r0, r5
   16d8c:	bl	167f4 <bcmp@plt+0x4518>
   16d90:	cmp	r0, #0
   16d94:	beq	16df0 <bcmp@plt+0x4b14>
   16d98:	mov	r5, r0
   16d9c:	ldrh	r2, [r4, #58]	; 0x3a
   16da0:	ldr	r0, [fp, #8]
   16da4:	movw	r1, #4342	; 0x10f6
   16da8:	mov	r3, r5
   16dac:	str	r6, [sp]
   16db0:	bl	48348 <bcmp@plt+0x3606c>
   16db4:	mov	r4, #1
   16db8:	mov	r0, r4
   16dbc:	sub	sp, fp, #24
   16dc0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16dc4:	ldr	r0, [pc, #112]	; 16e3c <bcmp@plt+0x4b60>
   16dc8:	mov	r4, #0
   16dcc:	ldr	r0, [pc, r0]
   16dd0:	ldr	r0, [r0]
   16dd4:	cmp	r0, #1
   16dd8:	blt	16db8 <bcmp@plt+0x4adc>
   16ddc:	ldr	r1, [pc, #92]	; 16e40 <bcmp@plt+0x4b64>
   16de0:	mov	r0, #5
   16de4:	add	r1, pc, r1
   16de8:	bl	40d10 <bcmp@plt+0x2ea34>
   16dec:	b	16db8 <bcmp@plt+0x4adc>
   16df0:	ldr	r0, [pc, #76]	; 16e44 <bcmp@plt+0x4b68>
   16df4:	mov	r4, #0
   16df8:	ldr	r0, [pc, r0]
   16dfc:	ldr	r0, [r0]
   16e00:	cmp	r0, #1
   16e04:	blt	16db8 <bcmp@plt+0x4adc>
   16e08:	mov	r0, r6
   16e0c:	bl	34418 <bcmp@plt+0x2213c>
   16e10:	ldr	r1, [pc, #48]	; 16e48 <bcmp@plt+0x4b6c>
   16e14:	ldr	r2, [pc, #48]	; 16e4c <bcmp@plt+0x4b70>
   16e18:	cmp	r0, #2
   16e1c:	mov	r0, #5
   16e20:	add	r1, pc, r1
   16e24:	add	r2, pc, r2
   16e28:	moveq	r2, r1
   16e2c:	ldr	r1, [pc, #28]	; 16e50 <bcmp@plt+0x4b74>
   16e30:	add	r1, pc, r1
   16e34:	bl	40d10 <bcmp@plt+0x2ea34>
   16e38:	b	16db8 <bcmp@plt+0x4adc>
   16e3c:			; <UNDEFINED> instruction: 0x0005f5bc
   16e40:	andeq	r0, r4, r0, lsr #13
   16e44:	muleq	r5, r0, r5
   16e48:	ldrdeq	r0, [r4], -r2
   16e4c:	ldrdeq	r0, [r4], -r3
   16e50:	andeq	r0, r4, r1, lsl #13
   16e54:	push	{r4, sl, fp, lr}
   16e58:	add	fp, sp, #8
   16e5c:	mov	r0, #4
   16e60:	bl	44994 <bcmp@plt+0x326b8>
   16e64:	cmp	r0, #0
   16e68:	beq	16e88 <bcmp@plt+0x4bac>
   16e6c:	mov	r4, r0
   16e70:	bl	41304 <bcmp@plt+0x2f028>
   16e74:	cmp	r0, #0
   16e78:	str	r0, [r4]
   16e7c:	beq	16e88 <bcmp@plt+0x4bac>
   16e80:	mov	r0, r4
   16e84:	pop	{r4, sl, fp, pc}
   16e88:	ldr	r1, [pc, #20]	; 16ea4 <bcmp@plt+0x4bc8>
   16e8c:	mov	r0, #1
   16e90:	add	r1, pc, r1
   16e94:	bl	40d10 <bcmp@plt+0x2ea34>
   16e98:	mov	r4, #0
   16e9c:	mov	r0, r4
   16ea0:	pop	{r4, sl, fp, pc}
   16ea4:	andeq	r0, r4, ip, ror #12
   16ea8:	push	{r4, sl, fp, lr}
   16eac:	add	fp, sp, #8
   16eb0:	mov	r4, r0
   16eb4:	ldr	r0, [r0]
   16eb8:	ldr	r1, [pc, #16]	; 16ed0 <bcmp@plt+0x4bf4>
   16ebc:	ldr	r1, [pc, r1]
   16ec0:	bl	41548 <bcmp@plt+0x2f26c>
   16ec4:	mov	r0, r4
   16ec8:	pop	{r4, sl, fp, lr}
   16ecc:	b	11f10 <free@plt>
   16ed0:	andeq	pc, r5, r8, lsr #9
   16ed4:	push	{r4, r5, fp, lr}
   16ed8:	add	fp, sp, #8
   16edc:	mov	r5, r0
   16ee0:	mov	r0, r1
   16ee4:	mov	r4, r1
   16ee8:	bl	4445c <bcmp@plt+0x32180>
   16eec:	bl	34284 <bcmp@plt+0x21fa8>
   16ef0:	mov	r1, r0
   16ef4:	ldr	r0, [r5]
   16ef8:	mov	r2, r4
   16efc:	bl	417c8 <bcmp@plt+0x2f4ec>
   16f00:	mov	r5, #1
   16f04:	cmp	r0, #1
   16f08:	beq	16f44 <bcmp@plt+0x4c68>
   16f0c:	ldr	r0, [pc, #56]	; 16f4c <bcmp@plt+0x4c70>
   16f10:	mov	r5, #0
   16f14:	ldr	r0, [pc, r0]
   16f18:	ldr	r0, [r0]
   16f1c:	cmp	r0, #3
   16f20:	blt	16f44 <bcmp@plt+0x4c68>
   16f24:	mov	r0, r4
   16f28:	bl	4445c <bcmp@plt+0x32180>
   16f2c:	bl	342fc <bcmp@plt+0x22020>
   16f30:	ldr	r1, [pc, #24]	; 16f50 <bcmp@plt+0x4c74>
   16f34:	mov	r2, r0
   16f38:	mov	r0, #7
   16f3c:	add	r1, pc, r1
   16f40:	bl	40d10 <bcmp@plt+0x2ea34>
   16f44:	mov	r0, r5
   16f48:	pop	{r4, r5, fp, pc}
   16f4c:	andeq	pc, r5, r4, ror r4	; <UNPREDICTABLE>
   16f50:	andeq	r0, r4, r3, ror #11
   16f54:	push	{r4, r5, r6, r7, fp, lr}
   16f58:	add	fp, sp, #16
   16f5c:	mov	r4, r0
   16f60:	ldr	r0, [r1, #24]
   16f64:	mov	r7, r2
   16f68:	mov	r5, r1
   16f6c:	mov	r6, #0
   16f70:	cmp	r0, #3
   16f74:	bne	16fa0 <bcmp@plt+0x4cc4>
   16f78:	mov	r0, r5
   16f7c:	bl	38600 <bcmp@plt+0x26324>
   16f80:	cmp	r0, #0
   16f84:	beq	1703c <bcmp@plt+0x4d60>
   16f88:	mov	r0, r5
   16f8c:	bl	38b64 <bcmp@plt+0x26888>
   16f90:	mov	r6, r0
   16f94:	mov	r0, r5
   16f98:	bl	34284 <bcmp@plt+0x21fa8>
   16f9c:	mov	r1, r0
   16fa0:	ldr	r0, [r4]
   16fa4:	bl	42420 <bcmp@plt+0x30144>
   16fa8:	cmp	r0, #0
   16fac:	beq	17008 <bcmp@plt+0x4d2c>
   16fb0:	mov	r4, r0
   16fb4:	cmp	r7, #0
   16fb8:	beq	17070 <bcmp@plt+0x4d94>
   16fbc:	mov	r0, r4
   16fc0:	bl	4445c <bcmp@plt+0x32180>
   16fc4:	cmp	r6, #0
   16fc8:	beq	17078 <bcmp@plt+0x4d9c>
   16fcc:	bl	38b64 <bcmp@plt+0x26888>
   16fd0:	cmp	r6, r0
   16fd4:	beq	17070 <bcmp@plt+0x4d94>
   16fd8:	ldr	r0, [pc, #228]	; 170c4 <bcmp@plt+0x4de8>
   16fdc:	mov	r4, #0
   16fe0:	ldr	r0, [pc, r0]
   16fe4:	ldr	r0, [r0]
   16fe8:	cmp	r0, #3
   16fec:	blt	17070 <bcmp@plt+0x4d94>
   16ff0:	mov	r0, r5
   16ff4:	bl	342fc <bcmp@plt+0x22020>
   16ff8:	ldr	r1, [pc, #200]	; 170c8 <bcmp@plt+0x4dec>
   16ffc:	mov	r2, r0
   17000:	add	r1, pc, r1
   17004:	b	17034 <bcmp@plt+0x4d58>
   17008:	ldr	r0, [pc, #172]	; 170bc <bcmp@plt+0x4de0>
   1700c:	mov	r4, #0
   17010:	ldr	r0, [pc, r0]
   17014:	ldr	r0, [r0]
   17018:	cmp	r0, #3
   1701c:	blt	17070 <bcmp@plt+0x4d94>
   17020:	mov	r0, r5
   17024:	bl	342fc <bcmp@plt+0x22020>
   17028:	ldr	r1, [pc, #144]	; 170c0 <bcmp@plt+0x4de4>
   1702c:	mov	r2, r0
   17030:	add	r1, pc, r1
   17034:	mov	r0, #7
   17038:	b	1706c <bcmp@plt+0x4d90>
   1703c:	ldr	r0, [pc, #112]	; 170b4 <bcmp@plt+0x4dd8>
   17040:	mov	r4, #0
   17044:	ldr	r0, [pc, r0]
   17048:	ldr	r0, [r0]
   1704c:	cmp	r0, #2
   17050:	blt	17070 <bcmp@plt+0x4d94>
   17054:	mov	r0, r5
   17058:	bl	342fc <bcmp@plt+0x22020>
   1705c:	ldr	r1, [pc, #84]	; 170b8 <bcmp@plt+0x4ddc>
   17060:	mov	r2, r0
   17064:	mov	r0, #6
   17068:	add	r1, pc, r1
   1706c:	bl	40d10 <bcmp@plt+0x2ea34>
   17070:	mov	r0, r4
   17074:	pop	{r4, r5, r6, r7, fp, pc}
   17078:	ldr	r0, [r0, #24]
   1707c:	cmp	r0, #3
   17080:	bne	17070 <bcmp@plt+0x4d94>
   17084:	ldr	r0, [pc, #64]	; 170cc <bcmp@plt+0x4df0>
   17088:	mov	r4, #0
   1708c:	ldr	r0, [pc, r0]
   17090:	ldr	r0, [r0]
   17094:	cmp	r0, #3
   17098:	blt	17070 <bcmp@plt+0x4d94>
   1709c:	mov	r0, r5
   170a0:	bl	342fc <bcmp@plt+0x22020>
   170a4:	ldr	r1, [pc, #36]	; 170d0 <bcmp@plt+0x4df4>
   170a8:	mov	r2, r0
   170ac:	add	r1, pc, r1
   170b0:	b	17034 <bcmp@plt+0x4d58>
   170b4:	andeq	pc, r5, r4, asr #6
   170b8:	strdeq	r0, [r4], -r2
   170bc:	andeq	pc, r5, r8, ror r3	; <UNPREDICTABLE>
   170c0:	andeq	r0, r4, r1, ror #10
   170c4:	andeq	pc, r5, r8, lsr #7
   170c8:	andeq	r0, r4, sp, asr #11
   170cc:	strdeq	pc, [r5], -ip
   170d0:	andeq	r0, r4, ip, ror #10
   170d4:	push	{r4, r5, fp, lr}
   170d8:	add	fp, sp, #8
   170dc:	mov	r4, r0
   170e0:	ldr	r0, [r1, #24]
   170e4:	mov	r5, r1
   170e8:	cmp	r0, #3
   170ec:	bne	1710c <bcmp@plt+0x4e30>
   170f0:	mov	r0, r5
   170f4:	bl	38600 <bcmp@plt+0x26324>
   170f8:	cmp	r0, #0
   170fc:	beq	17198 <bcmp@plt+0x4ebc>
   17100:	mov	r0, r5
   17104:	bl	34284 <bcmp@plt+0x21fa8>
   17108:	mov	r1, r0
   1710c:	ldr	r0, [r4]
   17110:	bl	42444 <bcmp@plt+0x30168>
   17114:	cmp	r0, #0
   17118:	beq	17164 <bcmp@plt+0x4e88>
   1711c:	mov	r4, r0
   17120:	bl	4445c <bcmp@plt+0x32180>
   17124:	mov	r1, r5
   17128:	bl	34da0 <bcmp@plt+0x22ac4>
   1712c:	cmp	r0, #0
   17130:	beq	171cc <bcmp@plt+0x4ef0>
   17134:	ldr	r0, [pc, #168]	; 171e4 <bcmp@plt+0x4f08>
   17138:	mov	r4, #0
   1713c:	ldr	r0, [pc, r0]
   17140:	ldr	r0, [r0]
   17144:	cmp	r0, #3
   17148:	blt	171cc <bcmp@plt+0x4ef0>
   1714c:	mov	r0, r5
   17150:	bl	342fc <bcmp@plt+0x22020>
   17154:	ldr	r1, [pc, #140]	; 171e8 <bcmp@plt+0x4f0c>
   17158:	mov	r2, r0
   1715c:	add	r1, pc, r1
   17160:	b	17190 <bcmp@plt+0x4eb4>
   17164:	ldr	r0, [pc, #112]	; 171dc <bcmp@plt+0x4f00>
   17168:	mov	r4, #0
   1716c:	ldr	r0, [pc, r0]
   17170:	ldr	r0, [r0]
   17174:	cmp	r0, #3
   17178:	blt	171cc <bcmp@plt+0x4ef0>
   1717c:	mov	r0, r5
   17180:	bl	342fc <bcmp@plt+0x22020>
   17184:	ldr	r1, [pc, #84]	; 171e0 <bcmp@plt+0x4f04>
   17188:	mov	r2, r0
   1718c:	add	r1, pc, r1
   17190:	mov	r0, #7
   17194:	b	171c8 <bcmp@plt+0x4eec>
   17198:	ldr	r0, [pc, #52]	; 171d4 <bcmp@plt+0x4ef8>
   1719c:	mov	r4, #0
   171a0:	ldr	r0, [pc, r0]
   171a4:	ldr	r0, [r0]
   171a8:	cmp	r0, #2
   171ac:	blt	171cc <bcmp@plt+0x4ef0>
   171b0:	mov	r0, r5
   171b4:	bl	342fc <bcmp@plt+0x22020>
   171b8:	ldr	r1, [pc, #24]	; 171d8 <bcmp@plt+0x4efc>
   171bc:	mov	r2, r0
   171c0:	mov	r0, #6
   171c4:	add	r1, pc, r1
   171c8:	bl	40d10 <bcmp@plt+0x2ea34>
   171cc:	mov	r0, r4
   171d0:	pop	{r4, r5, fp, pc}
   171d4:	andeq	pc, r5, r8, ror #3
   171d8:	muleq	r4, r6, r3
   171dc:	andeq	pc, r5, ip, lsl r2	; <UNPREDICTABLE>
   171e0:	andeq	r0, r4, r5, lsl #8
   171e4:	andeq	pc, r5, ip, asr #4
   171e8:	andeq	r0, r4, r7, lsl #10
   171ec:	push	{fp, lr}
   171f0:	mov	fp, sp
   171f4:	ldr	r0, [r0]
   171f8:	bl	41c84 <bcmp@plt+0x2f9a8>
   171fc:	cmp	r0, #0
   17200:	popeq	{fp, pc}
   17204:	pop	{fp, lr}
   17208:	b	44528 <bcmp@plt+0x3224c>
   1720c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17210:	add	fp, sp, #28
   17214:	sub	sp, sp, #20
   17218:	sub	sp, sp, #1024	; 0x400
   1721c:	str	r1, [sp, #4]
   17220:	mov	r8, r0
   17224:	bl	3dc9c <bcmp@plt+0x2b9c0>
   17228:	mov	r9, r0
   1722c:	ldr	r0, [r8]
   17230:	mov	r1, r9
   17234:	ldr	r0, [r0]
   17238:	bl	3dd80 <bcmp@plt+0x2baa4>
   1723c:	ldr	r0, [r8]
   17240:	mov	r1, r9
   17244:	ldr	r0, [r0, #4]
   17248:	bl	3dd80 <bcmp@plt+0x2baa4>
   1724c:	ldr	r0, [r8]
   17250:	ldr	r1, [r0, #8]
   17254:	ldr	r1, [r1]
   17258:	ldr	r2, [r1]
   1725c:	cmp	r2, #0
   17260:	beq	172c4 <bcmp@plt+0x4fe8>
   17264:	mov	r5, #0
   17268:	mvn	r7, #3
   1726c:	mov	r4, #3
   17270:	mov	r6, #0
   17274:	b	17294 <bcmp@plt+0x4fb8>
   17278:	ldr	r1, [r0, #8]
   1727c:	add	r6, r6, #1
   17280:	add	r5, r5, #2
   17284:	ldr	r1, [r1]
   17288:	ldr	r2, [r1]
   1728c:	cmp	r6, r2
   17290:	beq	172c4 <bcmp@plt+0x4fe8>
   17294:	ldr	r3, [r1, #16]
   17298:	and	r2, r7, r6, lsr #2
   1729c:	ldr	r2, [r3, r2]
   172a0:	and	r3, r5, #30
   172a4:	tst	r2, r4, lsl r3
   172a8:	bne	17278 <bcmp@plt+0x4f9c>
   172ac:	ldr	r0, [r1, #24]
   172b0:	mov	r1, r9
   172b4:	ldr	r0, [r0, r6, lsl #2]
   172b8:	bl	3dd80 <bcmp@plt+0x2baa4>
   172bc:	ldr	r0, [r8]
   172c0:	b	17278 <bcmp@plt+0x4f9c>
   172c4:	ldr	r1, [r0, #12]
   172c8:	ldr	r1, [r1]
   172cc:	ldr	r2, [r1]
   172d0:	cmp	r2, #0
   172d4:	beq	17338 <bcmp@plt+0x505c>
   172d8:	mov	r5, #0
   172dc:	mvn	r4, #3
   172e0:	mov	r7, #3
   172e4:	mov	r6, #0
   172e8:	b	17308 <bcmp@plt+0x502c>
   172ec:	ldr	r1, [r0, #12]
   172f0:	add	r6, r6, #1
   172f4:	add	r5, r5, #2
   172f8:	ldr	r1, [r1]
   172fc:	ldr	r2, [r1]
   17300:	cmp	r6, r2
   17304:	beq	17338 <bcmp@plt+0x505c>
   17308:	ldr	r3, [r1, #16]
   1730c:	and	r2, r4, r6, lsr #2
   17310:	ldr	r2, [r3, r2]
   17314:	and	r3, r5, #30
   17318:	tst	r2, r7, lsl r3
   1731c:	bne	172ec <bcmp@plt+0x5010>
   17320:	ldr	r0, [r1, #24]
   17324:	mov	r1, r9
   17328:	ldr	r0, [r0, r6, lsl #2]
   1732c:	bl	3dd80 <bcmp@plt+0x2baa4>
   17330:	ldr	r0, [r8]
   17334:	b	172ec <bcmp@plt+0x5010>
   17338:	ldr	r0, [r9, #4]
   1733c:	cmp	r0, r9
   17340:	beq	17484 <bcmp@plt+0x51a8>
   17344:	add	r7, sp, #8
   17348:	b	1735c <bcmp@plt+0x5080>
   1734c:	ldr	r0, [sp]
   17350:	ldr	r0, [r0, #4]
   17354:	cmp	r0, r9
   17358:	beq	17484 <bcmp@plt+0x51a8>
   1735c:	str	r0, [sp]
   17360:	ldr	r0, [r0, #8]
   17364:	ldr	r8, [r0]
   17368:	cmp	r8, #0
   1736c:	beq	1734c <bcmp@plt+0x5070>
   17370:	mov	r5, #0
   17374:	b	17394 <bcmp@plt+0x50b8>
   17378:	cmp	r8, #0
   1737c:	addne	r1, sp, #524	; 0x20c
   17380:	strne	r8, [r1, r5, lsl #2]
   17384:	addne	r5, r5, #1
   17388:	mov	r8, r0
   1738c:	cmp	r8, #0
   17390:	beq	1734c <bcmp@plt+0x5070>
   17394:	ldr	r0, [r8, #4]
   17398:	cmp	r0, #0
   1739c:	beq	17444 <bcmp@plt+0x5168>
   173a0:	ldr	r0, [r8, #20]
   173a4:	mov	r4, r9
   173a8:	ldr	sl, [r0]
   173ac:	cmp	sl, #0
   173b0:	beq	17440 <bcmp@plt+0x5164>
   173b4:	mov	r9, #0
   173b8:	b	173e4 <bcmp@plt+0x5108>
   173bc:	ldr	r0, [sl, #8]
   173c0:	ldr	sl, [sl, #12]
   173c4:	cmp	r0, #0
   173c8:	beq	17420 <bcmp@plt+0x5144>
   173cc:	cmp	sl, #0
   173d0:	strne	sl, [r7, r9, lsl #2]
   173d4:	addne	r9, r9, #1
   173d8:	mov	sl, r0
   173dc:	cmp	sl, #0
   173e0:	beq	17440 <bcmp@plt+0x5164>
   173e4:	ldr	r0, [sl, #4]
   173e8:	cmp	r0, #0
   173ec:	beq	173bc <bcmp@plt+0x50e0>
   173f0:	ldr	r0, [sl, #20]
   173f4:	cmp	r0, #0
   173f8:	beq	173bc <bcmp@plt+0x50e0>
   173fc:	bl	4445c <bcmp@plt+0x32180>
   17400:	cmp	r0, #0
   17404:	beq	173bc <bcmp@plt+0x50e0>
   17408:	mov	r6, r0
   1740c:	bl	34418 <bcmp@plt+0x2213c>
   17410:	ldr	r1, [sp, #4]
   17414:	cmp	r0, r1
   17418:	bne	173bc <bcmp@plt+0x50e0>
   1741c:	b	1747c <bcmp@plt+0x51a0>
   17420:	cmp	sl, #0
   17424:	bne	173dc <bcmp@plt+0x5100>
   17428:	cmp	r9, #0
   1742c:	beq	17440 <bcmp@plt+0x5164>
   17430:	sub	r9, r9, #1
   17434:	ldr	sl, [r7, r9, lsl #2]
   17438:	cmp	sl, #0
   1743c:	bne	173e4 <bcmp@plt+0x5108>
   17440:	mov	r9, r4
   17444:	ldr	r0, [r8, #8]
   17448:	ldr	r8, [r8, #12]
   1744c:	cmp	r0, #0
   17450:	bne	17378 <bcmp@plt+0x509c>
   17454:	cmp	r8, #0
   17458:	bne	1738c <bcmp@plt+0x50b0>
   1745c:	cmp	r5, #0
   17460:	beq	1734c <bcmp@plt+0x5070>
   17464:	sub	r5, r5, #1
   17468:	add	r0, sp, #524	; 0x20c
   1746c:	ldr	r8, [r0, r5, lsl #2]
   17470:	cmp	r8, #0
   17474:	bne	17394 <bcmp@plt+0x50b8>
   17478:	b	1734c <bcmp@plt+0x5070>
   1747c:	mov	r9, r4
   17480:	b	17488 <bcmp@plt+0x51ac>
   17484:	mov	r6, #0
   17488:	mov	r0, r9
   1748c:	bl	3e398 <bcmp@plt+0x2c0bc>
   17490:	mov	r0, r6
   17494:	sub	sp, fp, #28
   17498:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1749c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   174a0:	add	fp, sp, #28
   174a4:	sub	sp, sp, #20
   174a8:	sub	sp, sp, #1024	; 0x400
   174ac:	mov	r5, r1
   174b0:	mov	r8, r0
   174b4:	bl	3dc9c <bcmp@plt+0x2b9c0>
   174b8:	mov	r4, r0
   174bc:	ldr	r0, [r8]
   174c0:	mov	r1, r4
   174c4:	ldr	r0, [r0]
   174c8:	bl	3dd80 <bcmp@plt+0x2baa4>
   174cc:	ldr	r0, [r8]
   174d0:	mov	r1, r4
   174d4:	str	r4, [sp]
   174d8:	ldr	r0, [r0, #4]
   174dc:	bl	3dd80 <bcmp@plt+0x2baa4>
   174e0:	ldr	r0, [r8]
   174e4:	ldr	r1, [r0, #8]
   174e8:	ldr	r1, [r1]
   174ec:	ldr	r2, [r1]
   174f0:	cmp	r2, #0
   174f4:	beq	17558 <bcmp@plt+0x527c>
   174f8:	mov	r4, #0
   174fc:	mvn	r9, #3
   17500:	mov	r6, #3
   17504:	mov	r7, #0
   17508:	b	17528 <bcmp@plt+0x524c>
   1750c:	ldr	r1, [r0, #8]
   17510:	add	r7, r7, #1
   17514:	add	r4, r4, #2
   17518:	ldr	r1, [r1]
   1751c:	ldr	r2, [r1]
   17520:	cmp	r7, r2
   17524:	beq	17558 <bcmp@plt+0x527c>
   17528:	ldr	r3, [r1, #16]
   1752c:	and	r2, r9, r7, lsr #2
   17530:	ldr	r2, [r3, r2]
   17534:	and	r3, r4, #30
   17538:	tst	r2, r6, lsl r3
   1753c:	bne	1750c <bcmp@plt+0x5230>
   17540:	ldr	r0, [r1, #24]
   17544:	ldr	r1, [sp]
   17548:	ldr	r0, [r0, r7, lsl #2]
   1754c:	bl	3dd80 <bcmp@plt+0x2baa4>
   17550:	ldr	r0, [r8]
   17554:	b	1750c <bcmp@plt+0x5230>
   17558:	ldr	r1, [r0, #12]
   1755c:	ldr	r1, [r1]
   17560:	ldr	r2, [r1]
   17564:	cmp	r2, #0
   17568:	beq	175cc <bcmp@plt+0x52f0>
   1756c:	mov	r4, #0
   17570:	mvn	r9, #3
   17574:	mov	r7, #3
   17578:	mov	r6, #0
   1757c:	b	1759c <bcmp@plt+0x52c0>
   17580:	ldr	r1, [r0, #12]
   17584:	add	r6, r6, #1
   17588:	add	r4, r4, #2
   1758c:	ldr	r1, [r1]
   17590:	ldr	r2, [r1]
   17594:	cmp	r6, r2
   17598:	beq	175cc <bcmp@plt+0x52f0>
   1759c:	ldr	r3, [r1, #16]
   175a0:	and	r2, r9, r6, lsr #2
   175a4:	ldr	r2, [r3, r2]
   175a8:	and	r3, r4, #30
   175ac:	tst	r2, r7, lsl r3
   175b0:	bne	17580 <bcmp@plt+0x52a4>
   175b4:	ldr	r0, [r1, #24]
   175b8:	ldr	r1, [sp]
   175bc:	ldr	r0, [r0, r6, lsl #2]
   175c0:	bl	3dd80 <bcmp@plt+0x2baa4>
   175c4:	ldr	r0, [r8]
   175c8:	b	17580 <bcmp@plt+0x52a4>
   175cc:	ldr	r0, [sp]
   175d0:	mov	r6, #0
   175d4:	ldr	r1, [r0, #4]
   175d8:	cmp	r1, r0
   175dc:	beq	1771c <bcmp@plt+0x5440>
   175e0:	add	r4, sp, #8
   175e4:	b	175fc <bcmp@plt+0x5320>
   175e8:	ldr	r1, [sp, #4]
   175ec:	ldr	r0, [sp]
   175f0:	ldr	r1, [r1, #4]
   175f4:	cmp	r1, r0
   175f8:	beq	1771c <bcmp@plt+0x5440>
   175fc:	ldr	r0, [r1, #8]
   17600:	str	r1, [sp, #4]
   17604:	ldr	r8, [r0]
   17608:	cmp	r8, #0
   1760c:	beq	175e8 <bcmp@plt+0x530c>
   17610:	mov	r7, #0
   17614:	b	17644 <bcmp@plt+0x5368>
   17618:	ldr	r0, [r8, #8]
   1761c:	ldr	r8, [r8, #12]
   17620:	cmp	r0, #0
   17624:	beq	176f4 <bcmp@plt+0x5418>
   17628:	cmp	r8, #0
   1762c:	addne	r1, sp, #524	; 0x20c
   17630:	strne	r8, [r1, r7, lsl #2]
   17634:	addne	r7, r7, #1
   17638:	mov	r8, r0
   1763c:	cmp	r8, #0
   17640:	beq	175e8 <bcmp@plt+0x530c>
   17644:	ldr	r0, [r8, #4]
   17648:	cmp	r0, #0
   1764c:	beq	17618 <bcmp@plt+0x533c>
   17650:	ldr	r0, [r8, #20]
   17654:	ldr	sl, [r0]
   17658:	cmp	sl, #0
   1765c:	beq	17618 <bcmp@plt+0x533c>
   17660:	mov	r9, #0
   17664:	b	17690 <bcmp@plt+0x53b4>
   17668:	ldr	r0, [sl, #8]
   1766c:	ldr	sl, [sl, #12]
   17670:	cmp	r0, #0
   17674:	beq	176d0 <bcmp@plt+0x53f4>
   17678:	cmp	sl, #0
   1767c:	strne	sl, [r4, r9, lsl #2]
   17680:	addne	r9, r9, #1
   17684:	mov	sl, r0
   17688:	cmp	sl, #0
   1768c:	beq	17618 <bcmp@plt+0x533c>
   17690:	ldr	r0, [sl, #4]
   17694:	cmp	r0, #0
   17698:	beq	17668 <bcmp@plt+0x538c>
   1769c:	ldr	r0, [sl, #20]
   176a0:	cmp	r0, #0
   176a4:	beq	17668 <bcmp@plt+0x538c>
   176a8:	bl	4445c <bcmp@plt+0x32180>
   176ac:	cmp	r0, #0
   176b0:	beq	17668 <bcmp@plt+0x538c>
   176b4:	ldr	r1, [r0, #24]
   176b8:	cmp	r1, #2
   176bc:	bne	17668 <bcmp@plt+0x538c>
   176c0:	bl	34418 <bcmp@plt+0x2213c>
   176c4:	cmp	r0, r5
   176c8:	addeq	r6, r6, #1
   176cc:	b	17668 <bcmp@plt+0x538c>
   176d0:	cmp	sl, #0
   176d4:	bne	17688 <bcmp@plt+0x53ac>
   176d8:	cmp	r9, #0
   176dc:	beq	17618 <bcmp@plt+0x533c>
   176e0:	sub	r9, r9, #1
   176e4:	ldr	sl, [r4, r9, lsl #2]
   176e8:	cmp	sl, #0
   176ec:	bne	17690 <bcmp@plt+0x53b4>
   176f0:	b	17618 <bcmp@plt+0x533c>
   176f4:	cmp	r8, #0
   176f8:	bne	1763c <bcmp@plt+0x5360>
   176fc:	cmp	r7, #0
   17700:	beq	175e8 <bcmp@plt+0x530c>
   17704:	sub	r7, r7, #1
   17708:	add	r0, sp, #524	; 0x20c
   1770c:	ldr	r8, [r0, r7, lsl #2]
   17710:	cmp	r8, #0
   17714:	bne	17644 <bcmp@plt+0x5368>
   17718:	b	175e8 <bcmp@plt+0x530c>
   1771c:	ldr	r0, [sp]
   17720:	bl	3e398 <bcmp@plt+0x2c0bc>
   17724:	mov	r0, r6
   17728:	sub	sp, fp, #28
   1772c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17730:	ldr	r0, [r0]
   17734:	ldr	r0, [r0, #24]
   17738:	bx	lr
   1773c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17740:	add	fp, sp, #28
   17744:	sub	sp, sp, #20
   17748:	sub	sp, sp, #1024	; 0x400
   1774c:	mov	r4, r1
   17750:	mov	r8, r0
   17754:	cmp	r1, #5
   17758:	blt	17774 <bcmp@plt+0x5498>
   1775c:	ldr	r0, [pc, #704]	; 17a24 <bcmp@plt+0x5748>
   17760:	ldr	r0, [pc, r0]
   17764:	ldr	r0, [r0]
   17768:	add	r0, r0, #4
   1776c:	cmp	r0, r4
   17770:	blt	17784 <bcmp@plt+0x54a8>
   17774:	ldr	r1, [pc, #684]	; 17a28 <bcmp@plt+0x574c>
   17778:	mov	r0, r4
   1777c:	add	r1, pc, r1
   17780:	bl	40d10 <bcmp@plt+0x2ea34>
   17784:	bl	3dc9c <bcmp@plt+0x2b9c0>
   17788:	mov	r5, r0
   1778c:	ldr	r0, [r8]
   17790:	mov	r1, r5
   17794:	ldr	r0, [r0]
   17798:	bl	3dd80 <bcmp@plt+0x2baa4>
   1779c:	ldr	r0, [r8]
   177a0:	mov	r1, r5
   177a4:	str	r5, [sp, #4]
   177a8:	ldr	r0, [r0, #4]
   177ac:	bl	3dd80 <bcmp@plt+0x2baa4>
   177b0:	ldr	r0, [r8]
   177b4:	ldr	r1, [r0, #8]
   177b8:	ldr	r1, [r1]
   177bc:	ldr	r2, [r1]
   177c0:	cmp	r2, #0
   177c4:	beq	17828 <bcmp@plt+0x554c>
   177c8:	mov	r5, #0
   177cc:	mvn	r9, #3
   177d0:	mov	r6, #3
   177d4:	mov	r7, #0
   177d8:	b	177f8 <bcmp@plt+0x551c>
   177dc:	ldr	r1, [r0, #8]
   177e0:	add	r7, r7, #1
   177e4:	add	r5, r5, #2
   177e8:	ldr	r1, [r1]
   177ec:	ldr	r2, [r1]
   177f0:	cmp	r7, r2
   177f4:	beq	17828 <bcmp@plt+0x554c>
   177f8:	ldr	r3, [r1, #16]
   177fc:	and	r2, r9, r7, lsr #2
   17800:	ldr	r2, [r3, r2]
   17804:	and	r3, r5, #30
   17808:	tst	r2, r6, lsl r3
   1780c:	bne	177dc <bcmp@plt+0x5500>
   17810:	ldr	r0, [r1, #24]
   17814:	ldr	r1, [sp, #4]
   17818:	ldr	r0, [r0, r7, lsl #2]
   1781c:	bl	3dd80 <bcmp@plt+0x2baa4>
   17820:	ldr	r0, [r8]
   17824:	b	177dc <bcmp@plt+0x5500>
   17828:	ldr	r1, [r0, #12]
   1782c:	ldr	r1, [r1]
   17830:	ldr	r2, [r1]
   17834:	cmp	r2, #0
   17838:	beq	1789c <bcmp@plt+0x55c0>
   1783c:	mov	r5, #0
   17840:	mvn	r9, #3
   17844:	mov	r6, #3
   17848:	mov	r7, #0
   1784c:	b	1786c <bcmp@plt+0x5590>
   17850:	ldr	r1, [r0, #12]
   17854:	add	r7, r7, #1
   17858:	add	r5, r5, #2
   1785c:	ldr	r1, [r1]
   17860:	ldr	r2, [r1]
   17864:	cmp	r7, r2
   17868:	beq	1789c <bcmp@plt+0x55c0>
   1786c:	ldr	r3, [r1, #16]
   17870:	and	r2, r9, r7, lsr #2
   17874:	ldr	r2, [r3, r2]
   17878:	and	r3, r5, #30
   1787c:	tst	r2, r6, lsl r3
   17880:	bne	17850 <bcmp@plt+0x5574>
   17884:	ldr	r0, [r1, #24]
   17888:	ldr	r1, [sp, #4]
   1788c:	ldr	r0, [r0, r7, lsl #2]
   17890:	bl	3dd80 <bcmp@plt+0x2baa4>
   17894:	ldr	r0, [r8]
   17898:	b	17850 <bcmp@plt+0x5574>
   1789c:	ldr	r5, [sp, #4]
   178a0:	ldr	r0, [r0, #16]
   178a4:	mov	r1, r5
   178a8:	bl	3dd80 <bcmp@plt+0x2baa4>
   178ac:	ldr	r0, [r8]
   178b0:	mov	r1, r5
   178b4:	ldr	r0, [r0, #16]
   178b8:	bl	3dd80 <bcmp@plt+0x2baa4>
   178bc:	ldr	sl, [r5, #4]
   178c0:	cmp	sl, r5
   178c4:	beq	179dc <bcmp@plt+0x5700>
   178c8:	add	r5, sp, #8
   178cc:	b	178e0 <bcmp@plt+0x5604>
   178d0:	ldr	sl, [sl, #4]
   178d4:	ldr	r0, [sp, #4]
   178d8:	cmp	sl, r0
   178dc:	beq	179dc <bcmp@plt+0x5700>
   178e0:	ldr	r0, [sl, #8]
   178e4:	ldr	r6, [r0]
   178e8:	cmp	r6, #0
   178ec:	beq	178d0 <bcmp@plt+0x55f4>
   178f0:	mov	r7, #0
   178f4:	b	17924 <bcmp@plt+0x5648>
   178f8:	ldr	r0, [r6, #8]
   178fc:	ldr	r6, [r6, #12]
   17900:	cmp	r0, #0
   17904:	beq	179b4 <bcmp@plt+0x56d8>
   17908:	cmp	r6, #0
   1790c:	addne	r1, sp, #524	; 0x20c
   17910:	strne	r6, [r1, r7, lsl #2]
   17914:	addne	r7, r7, #1
   17918:	mov	r6, r0
   1791c:	cmp	r6, #0
   17920:	beq	178d0 <bcmp@plt+0x55f4>
   17924:	ldr	r0, [r6, #4]
   17928:	cmp	r0, #0
   1792c:	beq	178f8 <bcmp@plt+0x561c>
   17930:	ldr	r0, [r6, #20]
   17934:	ldr	r9, [r0]
   17938:	cmp	r9, #0
   1793c:	beq	178f8 <bcmp@plt+0x561c>
   17940:	mov	r8, #0
   17944:	b	17960 <bcmp@plt+0x5684>
   17948:	cmp	r9, #0
   1794c:	strne	r9, [r5, r8, lsl #2]
   17950:	addne	r8, r8, #1
   17954:	mov	r9, r0
   17958:	cmp	r9, #0
   1795c:	beq	178f8 <bcmp@plt+0x561c>
   17960:	ldr	r0, [r9, #4]
   17964:	cmp	r0, #0
   17968:	beq	17980 <bcmp@plt+0x56a4>
   1796c:	ldr	r0, [r9, #20]
   17970:	cmp	r0, #0
   17974:	beq	17980 <bcmp@plt+0x56a4>
   17978:	mov	r1, r4
   1797c:	bl	44654 <bcmp@plt+0x32378>
   17980:	ldr	r0, [r9, #8]
   17984:	ldr	r9, [r9, #12]
   17988:	cmp	r0, #0
   1798c:	bne	17948 <bcmp@plt+0x566c>
   17990:	cmp	r9, #0
   17994:	bne	17958 <bcmp@plt+0x567c>
   17998:	cmp	r8, #0
   1799c:	beq	178f8 <bcmp@plt+0x561c>
   179a0:	sub	r8, r8, #1
   179a4:	ldr	r9, [r5, r8, lsl #2]
   179a8:	cmp	r9, #0
   179ac:	bne	17960 <bcmp@plt+0x5684>
   179b0:	b	178f8 <bcmp@plt+0x561c>
   179b4:	cmp	r6, #0
   179b8:	bne	1791c <bcmp@plt+0x5640>
   179bc:	cmp	r7, #0
   179c0:	beq	178d0 <bcmp@plt+0x55f4>
   179c4:	sub	r7, r7, #1
   179c8:	add	r0, sp, #524	; 0x20c
   179cc:	ldr	r6, [r0, r7, lsl #2]
   179d0:	cmp	r6, #0
   179d4:	bne	17924 <bcmp@plt+0x5648>
   179d8:	b	178d0 <bcmp@plt+0x55f4>
   179dc:	ldr	r0, [sp, #4]
   179e0:	bl	3e398 <bcmp@plt+0x2c0bc>
   179e4:	cmp	r4, #5
   179e8:	blt	17a0c <bcmp@plt+0x5730>
   179ec:	ldr	r0, [pc, #56]	; 17a2c <bcmp@plt+0x5750>
   179f0:	ldr	r0, [pc, r0]
   179f4:	ldr	r0, [r0]
   179f8:	add	r0, r0, #4
   179fc:	cmp	r0, r4
   17a00:	bge	17a0c <bcmp@plt+0x5730>
   17a04:	sub	sp, fp, #28
   17a08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a0c:	ldr	r1, [pc, #28]	; 17a30 <bcmp@plt+0x5754>
   17a10:	mov	r0, r4
   17a14:	add	r1, pc, r1
   17a18:	sub	sp, fp, #28
   17a1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17a20:	b	40d10 <bcmp@plt+0x2ea34>
   17a24:	andeq	lr, r5, r8, lsr #24
   17a28:	andeq	pc, r3, r4, lsr #30
   17a2c:	muleq	r5, r8, r9
   17a30:	strdeq	r1, [r4], -r5
   17a34:	push	{r4, sl, fp, lr}
   17a38:	add	fp, sp, #8
   17a3c:	mov	r0, #4
   17a40:	bl	44994 <bcmp@plt+0x326b8>
   17a44:	cmp	r0, #0
   17a48:	beq	17a68 <bcmp@plt+0x578c>
   17a4c:	mov	r4, r0
   17a50:	bl	41304 <bcmp@plt+0x2f028>
   17a54:	cmp	r0, #0
   17a58:	str	r0, [r4]
   17a5c:	beq	17a74 <bcmp@plt+0x5798>
   17a60:	mov	r0, r4
   17a64:	pop	{r4, sl, fp, pc}
   17a68:	ldr	r1, [pc, #32]	; 17a90 <bcmp@plt+0x57b4>
   17a6c:	add	r1, pc, r1
   17a70:	b	17a7c <bcmp@plt+0x57a0>
   17a74:	ldr	r1, [pc, #24]	; 17a94 <bcmp@plt+0x57b8>
   17a78:	add	r1, pc, r1
   17a7c:	mov	r0, #1
   17a80:	bl	40d10 <bcmp@plt+0x2ea34>
   17a84:	mov	r4, #0
   17a88:	mov	r0, r4
   17a8c:	pop	{r4, sl, fp, pc}
   17a90:	andeq	pc, r3, sp, ror #24
   17a94:	andeq	pc, r3, lr, ror ip	; <UNPREDICTABLE>
   17a98:	push	{r4, sl, fp, lr}
   17a9c:	add	fp, sp, #8
   17aa0:	mov	r4, r0
   17aa4:	ldr	r0, [r0]
   17aa8:	ldr	r1, [pc, #16]	; 17ac0 <bcmp@plt+0x57e4>
   17aac:	ldr	r1, [pc, r1]
   17ab0:	bl	41548 <bcmp@plt+0x2f26c>
   17ab4:	mov	r0, r4
   17ab8:	pop	{r4, sl, fp, lr}
   17abc:	b	11f10 <free@plt>
   17ac0:	andeq	lr, r5, r0, asr #14
   17ac4:	ldr	r0, [r0]
   17ac8:	b	417c8 <bcmp@plt+0x2f4ec>
   17acc:	ldr	r0, [r0]
   17ad0:	b	41c84 <bcmp@plt+0x2f9a8>
   17ad4:	push	{r4, r5, fp, lr}
   17ad8:	add	fp, sp, #8
   17adc:	ldr	r0, [r0]
   17ae0:	bl	42420 <bcmp@plt+0x30144>
   17ae4:	mov	r4, #0
   17ae8:	cmp	r0, #0
   17aec:	beq	17b10 <bcmp@plt+0x5834>
   17af0:	mov	r5, r0
   17af4:	bl	433c0 <bcmp@plt+0x310e4>
   17af8:	ldr	r1, [r0, #24]
   17afc:	cmp	r1, #2
   17b00:	bne	17b18 <bcmp@plt+0x583c>
   17b04:	bl	34238 <bcmp@plt+0x21f5c>
   17b08:	cmp	r0, #0
   17b0c:	movne	r4, r5
   17b10:	mov	r0, r4
   17b14:	pop	{r4, r5, fp, pc}
   17b18:	mov	r4, r5
   17b1c:	mov	r0, r4
   17b20:	pop	{r4, r5, fp, pc}
   17b24:	ldr	r0, [r0]
   17b28:	b	42444 <bcmp@plt+0x30168>
   17b2c:	push	{r4, r5, fp, lr}
   17b30:	add	fp, sp, #8
   17b34:	sub	sp, sp, #32
   17b38:	mov	r4, r0
   17b3c:	cmp	r1, #2
   17b40:	beq	17b5c <bcmp@plt+0x5880>
   17b44:	mov	r0, #0
   17b48:	cmp	r1, #10
   17b4c:	bne	17b7c <bcmp@plt+0x58a0>
   17b50:	ldr	r0, [pc, #48]	; 17b88 <bcmp@plt+0x58ac>
   17b54:	add	r0, pc, r0
   17b58:	b	17b64 <bcmp@plt+0x5888>
   17b5c:	ldr	r0, [pc, #32]	; 17b84 <bcmp@plt+0x58a8>
   17b60:	add	r0, pc, r0
   17b64:	add	r5, sp, #4
   17b68:	mov	r1, r5
   17b6c:	bl	3511c <bcmp@plt+0x22e40>
   17b70:	ldr	r0, [r4]
   17b74:	mov	r1, r5
   17b78:	bl	42444 <bcmp@plt+0x30168>
   17b7c:	sub	sp, fp, #8
   17b80:	pop	{r4, r5, fp, pc}
   17b84:	andeq	lr, r3, sl, lsl sp
   17b88:			; <UNDEFINED> instruction: 0x0003fbbd
   17b8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17b90:	add	fp, sp, #28
   17b94:	sub	sp, sp, #20
   17b98:	sub	sp, sp, #1024	; 0x400
   17b9c:	mov	r4, r1
   17ba0:	mov	r8, r0
   17ba4:	cmp	r1, #5
   17ba8:	blt	17bc4 <bcmp@plt+0x58e8>
   17bac:	ldr	r0, [pc, #704]	; 17e74 <bcmp@plt+0x5b98>
   17bb0:	ldr	r0, [pc, r0]
   17bb4:	ldr	r0, [r0]
   17bb8:	add	r0, r0, #4
   17bbc:	cmp	r0, r4
   17bc0:	blt	17e54 <bcmp@plt+0x5b78>
   17bc4:	ldr	r1, [pc, #684]	; 17e78 <bcmp@plt+0x5b9c>
   17bc8:	mov	r0, r4
   17bcc:	add	r1, pc, r1
   17bd0:	bl	40d10 <bcmp@plt+0x2ea34>
   17bd4:	bl	3dc9c <bcmp@plt+0x2b9c0>
   17bd8:	mov	r5, r0
   17bdc:	ldr	r0, [r8]
   17be0:	mov	r1, r5
   17be4:	ldr	r0, [r0]
   17be8:	bl	3dd80 <bcmp@plt+0x2baa4>
   17bec:	ldr	r0, [r8]
   17bf0:	mov	r1, r5
   17bf4:	str	r5, [sp, #4]
   17bf8:	ldr	r0, [r0, #4]
   17bfc:	bl	3dd80 <bcmp@plt+0x2baa4>
   17c00:	ldr	r0, [r8]
   17c04:	ldr	r1, [r0, #8]
   17c08:	ldr	r1, [r1]
   17c0c:	ldr	r2, [r1]
   17c10:	cmp	r2, #0
   17c14:	beq	17c78 <bcmp@plt+0x599c>
   17c18:	mov	r5, #0
   17c1c:	mvn	r9, #3
   17c20:	mov	r6, #3
   17c24:	mov	r7, #0
   17c28:	b	17c48 <bcmp@plt+0x596c>
   17c2c:	ldr	r1, [r0, #8]
   17c30:	add	r7, r7, #1
   17c34:	add	r5, r5, #2
   17c38:	ldr	r1, [r1]
   17c3c:	ldr	r2, [r1]
   17c40:	cmp	r7, r2
   17c44:	beq	17c78 <bcmp@plt+0x599c>
   17c48:	ldr	r3, [r1, #16]
   17c4c:	and	r2, r9, r7, lsr #2
   17c50:	ldr	r2, [r3, r2]
   17c54:	and	r3, r5, #30
   17c58:	tst	r2, r6, lsl r3
   17c5c:	bne	17c2c <bcmp@plt+0x5950>
   17c60:	ldr	r0, [r1, #24]
   17c64:	ldr	r1, [sp, #4]
   17c68:	ldr	r0, [r0, r7, lsl #2]
   17c6c:	bl	3dd80 <bcmp@plt+0x2baa4>
   17c70:	ldr	r0, [r8]
   17c74:	b	17c2c <bcmp@plt+0x5950>
   17c78:	ldr	r1, [r0, #12]
   17c7c:	ldr	r1, [r1]
   17c80:	ldr	r2, [r1]
   17c84:	cmp	r2, #0
   17c88:	beq	17cec <bcmp@plt+0x5a10>
   17c8c:	mov	r5, #0
   17c90:	mvn	r9, #3
   17c94:	mov	r6, #3
   17c98:	mov	r7, #0
   17c9c:	b	17cbc <bcmp@plt+0x59e0>
   17ca0:	ldr	r1, [r0, #12]
   17ca4:	add	r7, r7, #1
   17ca8:	add	r5, r5, #2
   17cac:	ldr	r1, [r1]
   17cb0:	ldr	r2, [r1]
   17cb4:	cmp	r7, r2
   17cb8:	beq	17cec <bcmp@plt+0x5a10>
   17cbc:	ldr	r3, [r1, #16]
   17cc0:	and	r2, r9, r7, lsr #2
   17cc4:	ldr	r2, [r3, r2]
   17cc8:	and	r3, r5, #30
   17ccc:	tst	r2, r6, lsl r3
   17cd0:	bne	17ca0 <bcmp@plt+0x59c4>
   17cd4:	ldr	r0, [r1, #24]
   17cd8:	ldr	r1, [sp, #4]
   17cdc:	ldr	r0, [r0, r7, lsl #2]
   17ce0:	bl	3dd80 <bcmp@plt+0x2baa4>
   17ce4:	ldr	r0, [r8]
   17ce8:	b	17ca0 <bcmp@plt+0x59c4>
   17cec:	ldr	r5, [sp, #4]
   17cf0:	ldr	r0, [r0, #16]
   17cf4:	mov	r1, r5
   17cf8:	bl	3dd80 <bcmp@plt+0x2baa4>
   17cfc:	ldr	r0, [r8]
   17d00:	mov	r1, r5
   17d04:	ldr	r0, [r0, #16]
   17d08:	bl	3dd80 <bcmp@plt+0x2baa4>
   17d0c:	ldr	sl, [r5, #4]
   17d10:	cmp	sl, r5
   17d14:	beq	17e2c <bcmp@plt+0x5b50>
   17d18:	add	r5, sp, #8
   17d1c:	b	17d30 <bcmp@plt+0x5a54>
   17d20:	ldr	sl, [sl, #4]
   17d24:	ldr	r0, [sp, #4]
   17d28:	cmp	sl, r0
   17d2c:	beq	17e2c <bcmp@plt+0x5b50>
   17d30:	ldr	r0, [sl, #8]
   17d34:	ldr	r6, [r0]
   17d38:	cmp	r6, #0
   17d3c:	beq	17d20 <bcmp@plt+0x5a44>
   17d40:	mov	r7, #0
   17d44:	b	17d74 <bcmp@plt+0x5a98>
   17d48:	ldr	r0, [r6, #8]
   17d4c:	ldr	r6, [r6, #12]
   17d50:	cmp	r0, #0
   17d54:	beq	17e04 <bcmp@plt+0x5b28>
   17d58:	cmp	r6, #0
   17d5c:	addne	r1, sp, #524	; 0x20c
   17d60:	strne	r6, [r1, r7, lsl #2]
   17d64:	addne	r7, r7, #1
   17d68:	mov	r6, r0
   17d6c:	cmp	r6, #0
   17d70:	beq	17d20 <bcmp@plt+0x5a44>
   17d74:	ldr	r0, [r6, #4]
   17d78:	cmp	r0, #0
   17d7c:	beq	17d48 <bcmp@plt+0x5a6c>
   17d80:	ldr	r0, [r6, #20]
   17d84:	ldr	r9, [r0]
   17d88:	cmp	r9, #0
   17d8c:	beq	17d48 <bcmp@plt+0x5a6c>
   17d90:	mov	r8, #0
   17d94:	b	17db0 <bcmp@plt+0x5ad4>
   17d98:	cmp	r9, #0
   17d9c:	strne	r9, [r5, r8, lsl #2]
   17da0:	addne	r8, r8, #1
   17da4:	mov	r9, r0
   17da8:	cmp	r9, #0
   17dac:	beq	17d48 <bcmp@plt+0x5a6c>
   17db0:	ldr	r0, [r9, #4]
   17db4:	cmp	r0, #0
   17db8:	beq	17dd0 <bcmp@plt+0x5af4>
   17dbc:	ldr	r0, [r9, #20]
   17dc0:	cmp	r0, #0
   17dc4:	beq	17dd0 <bcmp@plt+0x5af4>
   17dc8:	mov	r1, r4
   17dcc:	bl	433dc <bcmp@plt+0x31100>
   17dd0:	ldr	r0, [r9, #8]
   17dd4:	ldr	r9, [r9, #12]
   17dd8:	cmp	r0, #0
   17ddc:	bne	17d98 <bcmp@plt+0x5abc>
   17de0:	cmp	r9, #0
   17de4:	bne	17da8 <bcmp@plt+0x5acc>
   17de8:	cmp	r8, #0
   17dec:	beq	17d48 <bcmp@plt+0x5a6c>
   17df0:	sub	r8, r8, #1
   17df4:	ldr	r9, [r5, r8, lsl #2]
   17df8:	cmp	r9, #0
   17dfc:	bne	17db0 <bcmp@plt+0x5ad4>
   17e00:	b	17d48 <bcmp@plt+0x5a6c>
   17e04:	cmp	r6, #0
   17e08:	bne	17d6c <bcmp@plt+0x5a90>
   17e0c:	cmp	r7, #0
   17e10:	beq	17d20 <bcmp@plt+0x5a44>
   17e14:	sub	r7, r7, #1
   17e18:	add	r0, sp, #524	; 0x20c
   17e1c:	ldr	r6, [r0, r7, lsl #2]
   17e20:	cmp	r6, #0
   17e24:	bne	17d74 <bcmp@plt+0x5a98>
   17e28:	b	17d20 <bcmp@plt+0x5a44>
   17e2c:	ldr	r0, [sp, #4]
   17e30:	bl	3e398 <bcmp@plt+0x2c0bc>
   17e34:	cmp	r4, #5
   17e38:	blt	17e5c <bcmp@plt+0x5b80>
   17e3c:	ldr	r0, [pc, #56]	; 17e7c <bcmp@plt+0x5ba0>
   17e40:	ldr	r0, [pc, r0]
   17e44:	ldr	r0, [r0]
   17e48:	add	r0, r0, #4
   17e4c:	cmp	r0, r4
   17e50:	bge	17e5c <bcmp@plt+0x5b80>
   17e54:	sub	sp, fp, #28
   17e58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17e5c:	ldr	r1, [pc, #28]	; 17e80 <bcmp@plt+0x5ba4>
   17e60:	mov	r0, r4
   17e64:	add	r1, pc, r1
   17e68:	sub	sp, fp, #28
   17e6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17e70:	b	40d10 <bcmp@plt+0x2ea34>
   17e74:	ldrdeq	lr, [r5], -r8
   17e78:	andeq	pc, r3, sl, asr #22
   17e7c:	andeq	lr, r5, r8, asr #10
   17e80:	andeq	r0, r4, r5, lsr #27
   17e84:	push	{r4, r5, r6, r7, fp, lr}
   17e88:	add	fp, sp, #16
   17e8c:	sub	sp, sp, #32
   17e90:	mov	r5, r0
   17e94:	ldr	r0, [r0, #4]
   17e98:	ldr	r1, [pc, #244]	; 17f94 <bcmp@plt+0x5cb8>
   17e9c:	ldr	r1, [pc, r1]
   17ea0:	cmp	r0, r1
   17ea4:	bne	17f78 <bcmp@plt+0x5c9c>
   17ea8:	add	r0, r5, #12
   17eac:	bl	19c04 <bcmp@plt+0x7928>
   17eb0:	add	r7, sp, #4
   17eb4:	mov	r1, #0
   17eb8:	mov	r4, #0
   17ebc:	mov	r0, r7
   17ec0:	bl	343a4 <bcmp@plt+0x220c8>
   17ec4:	bl	3ad10 <bcmp@plt+0x28a34>
   17ec8:	mov	r1, r7
   17ecc:	mov	r6, r0
   17ed0:	bl	3486c <bcmp@plt+0x22590>
   17ed4:	cmp	r6, #0
   17ed8:	beq	17f24 <bcmp@plt+0x5c48>
   17edc:	mov	r0, r6
   17ee0:	bl	4446c <bcmp@plt+0x32190>
   17ee4:	cmp	r0, #0
   17ee8:	str	r0, [r5, #64]	; 0x40
   17eec:	beq	17f44 <bcmp@plt+0x5c68>
   17ef0:	ldr	r0, [pc, #176]	; 17fa8 <bcmp@plt+0x5ccc>
   17ef4:	ldr	r0, [pc, r0]
   17ef8:	bl	49148 <bcmp@plt+0x36e6c>
   17efc:	str	r0, [r5, #68]	; 0x44
   17f00:	mov	r4, #1
   17f04:	ldr	r0, [pc, #160]	; 17fac <bcmp@plt+0x5cd0>
   17f08:	ldr	r0, [pc, r0]
   17f0c:	ldr	r0, [r0]
   17f10:	cmp	r0, #1
   17f14:	blt	17f6c <bcmp@plt+0x5c90>
   17f18:	ldr	r1, [pc, #144]	; 17fb0 <bcmp@plt+0x5cd4>
   17f1c:	add	r1, pc, r1
   17f20:	b	17f64 <bcmp@plt+0x5c88>
   17f24:	ldr	r0, [pc, #108]	; 17f98 <bcmp@plt+0x5cbc>
   17f28:	ldr	r0, [pc, r0]
   17f2c:	ldr	r0, [r0]
   17f30:	cmp	r0, #1
   17f34:	blt	17f6c <bcmp@plt+0x5c90>
   17f38:	ldr	r1, [pc, #92]	; 17f9c <bcmp@plt+0x5cc0>
   17f3c:	add	r1, pc, r1
   17f40:	b	17f64 <bcmp@plt+0x5c88>
   17f44:	ldr	r0, [pc, #84]	; 17fa0 <bcmp@plt+0x5cc4>
   17f48:	mov	r4, #0
   17f4c:	ldr	r0, [pc, r0]
   17f50:	ldr	r0, [r0]
   17f54:	cmp	r0, #1
   17f58:	blt	17f6c <bcmp@plt+0x5c90>
   17f5c:	ldr	r1, [pc, #64]	; 17fa4 <bcmp@plt+0x5cc8>
   17f60:	add	r1, pc, r1
   17f64:	mov	r0, #5
   17f68:	bl	40d10 <bcmp@plt+0x2ea34>
   17f6c:	mov	r0, r4
   17f70:	sub	sp, fp, #16
   17f74:	pop	{r4, r5, r6, r7, fp, pc}
   17f78:	ldr	r0, [pc, #52]	; 17fb4 <bcmp@plt+0x5cd8>
   17f7c:	ldr	r1, [pc, #52]	; 17fb8 <bcmp@plt+0x5cdc>
   17f80:	ldr	r2, [pc, #52]	; 17fbc <bcmp@plt+0x5ce0>
   17f84:	add	r0, pc, r0
   17f88:	add	r1, pc, r1
   17f8c:	add	r2, pc, r2
   17f90:	bl	44ad4 <bcmp@plt+0x327f8>
   17f94:	muleq	r5, r0, r4
   17f98:	andeq	lr, r5, r0, ror #8
   17f9c:	andeq	pc, r3, ip, asr #20
   17fa0:	andeq	lr, r5, ip, lsr r4
   17fa4:	andeq	pc, r3, r4, asr sl	; <UNPREDICTABLE>
   17fa8:	andeq	lr, r5, r4, lsl #7
   17fac:	andeq	lr, r5, r0, lsl #9
   17fb0:	andeq	pc, r3, lr, asr #21
   17fb4:			; <UNDEFINED> instruction: 0x0003f8bf
   17fb8:	ldrdeq	pc, [r3], -r2
   17fbc:	ldrdeq	pc, [r3], -ip
   17fc0:	push	{fp, lr}
   17fc4:	mov	fp, sp
   17fc8:	ldr	r1, [r0, #4]
   17fcc:	ldr	r2, [pc, #80]	; 18024 <bcmp@plt+0x5d48>
   17fd0:	ldr	r2, [pc, r2]
   17fd4:	cmp	r1, r2
   17fd8:	bne	18008 <bcmp@plt+0x5d2c>
   17fdc:	bl	11f10 <free@plt>
   17fe0:	ldr	r0, [pc, #64]	; 18028 <bcmp@plt+0x5d4c>
   17fe4:	ldr	r0, [pc, r0]
   17fe8:	ldr	r0, [r0]
   17fec:	cmp	r0, #1
   17ff0:	poplt	{fp, pc}
   17ff4:	ldr	r1, [pc, #60]	; 18038 <bcmp@plt+0x5d5c>
   17ff8:	mov	r0, #5
   17ffc:	add	r1, pc, r1
   18000:	pop	{fp, lr}
   18004:	b	40d10 <bcmp@plt+0x2ea34>
   18008:	ldr	r0, [pc, #28]	; 1802c <bcmp@plt+0x5d50>
   1800c:	ldr	r1, [pc, #28]	; 18030 <bcmp@plt+0x5d54>
   18010:	ldr	r2, [pc, #28]	; 18034 <bcmp@plt+0x5d58>
   18014:	add	r0, pc, r0
   18018:	add	r1, pc, r1
   1801c:	add	r2, pc, r2
   18020:	bl	44ad4 <bcmp@plt+0x327f8>
   18024:	andeq	lr, r5, ip, asr r3
   18028:	andeq	lr, r5, r4, lsr #7
   1802c:	andeq	pc, r3, pc, lsr #16
   18030:	andeq	pc, r3, r2, asr #16
   18034:	andeq	pc, r3, ip, asr #16
   18038:	andeq	pc, r3, r8, lsl #20
   1803c:	push	{r4, sl, fp, lr}
   18040:	add	fp, sp, #8
   18044:	mov	r4, r0
   18048:	ldr	r0, [r0, #4]
   1804c:	ldr	r1, [pc, #100]	; 180b8 <bcmp@plt+0x5ddc>
   18050:	ldr	r1, [pc, r1]
   18054:	cmp	r0, r1
   18058:	bne	1809c <bcmp@plt+0x5dc0>
   1805c:	add	r0, r4, #12
   18060:	bl	19c84 <bcmp@plt+0x79a8>
   18064:	ldr	r0, [r4, #64]	; 0x40
   18068:	bl	44528 <bcmp@plt+0x3224c>
   1806c:	ldr	r0, [r4, #68]	; 0x44
   18070:	bl	49794 <bcmp@plt+0x374b8>
   18074:	ldr	r0, [pc, #64]	; 180bc <bcmp@plt+0x5de0>
   18078:	ldr	r0, [pc, r0]
   1807c:	ldr	r0, [r0]
   18080:	cmp	r0, #1
   18084:	poplt	{r4, sl, fp, pc}
   18088:	ldr	r1, [pc, #60]	; 180cc <bcmp@plt+0x5df0>
   1808c:	mov	r0, #5
   18090:	add	r1, pc, r1
   18094:	pop	{r4, sl, fp, lr}
   18098:	b	40d10 <bcmp@plt+0x2ea34>
   1809c:	ldr	r0, [pc, #28]	; 180c0 <bcmp@plt+0x5de4>
   180a0:	ldr	r1, [pc, #28]	; 180c4 <bcmp@plt+0x5de8>
   180a4:	ldr	r2, [pc, #28]	; 180c8 <bcmp@plt+0x5dec>
   180a8:	add	r0, pc, r0
   180ac:	add	r1, pc, r1
   180b0:	add	r2, pc, r2
   180b4:	bl	44ad4 <bcmp@plt+0x327f8>
   180b8:	ldrdeq	lr, [r5], -ip
   180bc:	andeq	lr, r5, r0, lsl r3
   180c0:	muleq	r3, fp, r7
   180c4:	andeq	pc, r3, lr, lsr #15
   180c8:			; <UNDEFINED> instruction: 0x0003f7b8
   180cc:	andeq	pc, r3, r2, lsl #19
   180d0:	push	{r4, r5, fp, lr}
   180d4:	add	fp, sp, #8
   180d8:	mov	r4, r0
   180dc:	ldr	r0, [r0, #4]
   180e0:	ldr	r1, [pc, #256]	; 181e8 <bcmp@plt+0x5f0c>
   180e4:	ldr	r1, [pc, r1]
   180e8:	cmp	r0, r1
   180ec:	bne	181cc <bcmp@plt+0x5ef0>
   180f0:	ldr	r1, [pc, #244]	; 181ec <bcmp@plt+0x5f10>
   180f4:	mov	r0, #4
   180f8:	add	r1, pc, r1
   180fc:	bl	40d10 <bcmp@plt+0x2ea34>
   18100:	ldr	r0, [r4, #44]	; 0x2c
   18104:	ldr	r0, [r0, #12]
   18108:	cmp	r0, #0
   1810c:	bne	18128 <bcmp@plt+0x5e4c>
   18110:	ldr	r1, [pc, #216]	; 181f0 <bcmp@plt+0x5f14>
   18114:	mov	r0, #1
   18118:	add	r1, pc, r1
   1811c:	bl	40d10 <bcmp@plt+0x2ea34>
   18120:	mov	r0, #2
   18124:	bl	4a340 <bcmp@plt+0x38064>
   18128:	ldr	r1, [pc, #196]	; 181f4 <bcmp@plt+0x5f18>
   1812c:	mov	r0, #4
   18130:	add	r1, pc, r1
   18134:	bl	40d10 <bcmp@plt+0x2ea34>
   18138:	ldr	r0, [r4, #68]	; 0x44
   1813c:	bl	498e0 <bcmp@plt+0x37604>
   18140:	ldr	r1, [pc, #176]	; 181f8 <bcmp@plt+0x5f1c>
   18144:	mov	r5, r0
   18148:	mov	r0, #4
   1814c:	add	r1, pc, r1
   18150:	bl	40d10 <bcmp@plt+0x2ea34>
   18154:	ldr	r1, [pc, #160]	; 181fc <bcmp@plt+0x5f20>
   18158:	mov	r0, r5
   1815c:	mov	r2, #4
   18160:	ldr	r1, [pc, r1]
   18164:	bl	3e00c <bcmp@plt+0x2bd30>
   18168:	mov	r0, r5
   1816c:	bl	3e398 <bcmp@plt+0x2c0bc>
   18170:	ldr	r0, [r4, #32]
   18174:	mov	r1, #4
   18178:	bl	17b8c <bcmp@plt+0x58b0>
   1817c:	ldr	r0, [r4, #64]	; 0x40
   18180:	bl	443f4 <bcmp@plt+0x32118>
   18184:	ldr	r1, [pc, #116]	; 18200 <bcmp@plt+0x5f24>
   18188:	mov	r5, r0
   1818c:	mov	r0, #4
   18190:	add	r1, pc, r1
   18194:	bl	40d10 <bcmp@plt+0x2ea34>
   18198:	ldr	r2, [r4, #36]	; 0x24
   1819c:	ldr	r0, [r4, #40]	; 0x28
   181a0:	ldr	r1, [r4, #64]	; 0x40
   181a4:	ldr	r2, [r2, #24]
   181a8:	blx	r2
   181ac:	mov	r0, r5
   181b0:	bl	3afdc <bcmp@plt+0x28d00>
   181b4:	ldr	r1, [pc, #72]	; 18204 <bcmp@plt+0x5f28>
   181b8:	mov	r2, r0
   181bc:	mov	r0, #4
   181c0:	add	r1, pc, r1
   181c4:	pop	{r4, r5, fp, lr}
   181c8:	b	40d10 <bcmp@plt+0x2ea34>
   181cc:	ldr	r0, [pc, #52]	; 18208 <bcmp@plt+0x5f2c>
   181d0:	ldr	r1, [pc, #52]	; 1820c <bcmp@plt+0x5f30>
   181d4:	ldr	r2, [pc, #52]	; 18210 <bcmp@plt+0x5f34>
   181d8:	add	r0, pc, r0
   181dc:	add	r1, pc, r1
   181e0:	add	r2, pc, r2
   181e4:	bl	44ad4 <bcmp@plt+0x327f8>
   181e8:	andeq	lr, r5, r8, asr #4
   181ec:	andeq	pc, r3, pc, lsr #18
   181f0:	andeq	pc, r3, r2, lsr #18
   181f4:	andeq	pc, r3, lr, asr r9	; <UNPREDICTABLE>
   181f8:	andeq	pc, r3, lr, ror #18
   181fc:	andeq	lr, r5, r0, lsl #4
   18200:	andeq	pc, r3, r1, asr r9	; <UNPREDICTABLE>
   18204:	muleq	r3, fp, r0
   18208:	andeq	pc, r3, fp, ror #12
   1820c:	andeq	pc, r3, lr, ror r6	; <UNPREDICTABLE>
   18210:	andeq	pc, r3, r8, lsl #13
   18214:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18218:	add	fp, sp, #28
   1821c:	sub	sp, sp, #252	; 0xfc
   18220:	mov	r6, r0
   18224:	mov	r5, r1
   18228:	ldr	r0, [r0, #4]
   1822c:	ldr	r1, [pc, #3512]	; 18fec <bcmp@plt+0x6d10>
   18230:	ldr	r1, [pc, r1]
   18234:	cmp	r0, r1
   18238:	bne	18fd0 <bcmp@plt+0x6cf4>
   1823c:	mov	r0, r5
   18240:	mov	r8, r2
   18244:	bl	31ab0 <bcmp@plt+0x1f7d4>
   18248:	cmp	r0, #8
   1824c:	bne	182d0 <bcmp@plt+0x5ff4>
   18250:	mov	r0, r5
   18254:	bl	31ad8 <bcmp@plt+0x1f7fc>
   18258:	ldrb	r0, [r0]
   1825c:	tst	r0, #8
   18260:	bne	182e4 <bcmp@plt+0x6008>
   18264:	ldrh	r0, [r5, #24]
   18268:	movw	r4, #65535	; 0xffff
   1826c:	cmp	r0, r4
   18270:	ldrne	r1, [r5, #36]	; 0x24
   18274:	addsne	r0, r1, r0
   18278:	bne	1828c <bcmp@plt+0x5fb0>
   1827c:	mov	r0, r5
   18280:	bl	31b10 <bcmp@plt+0x1f834>
   18284:	cmp	r0, #1
   18288:	bne	18610 <bcmp@plt+0x6334>
   1828c:	add	r7, sp, #100	; 0x64
   18290:	mov	r0, r5
   18294:	mov	r1, r7
   18298:	bl	45fc4 <bcmp@plt+0x33ce8>
   1829c:	ldrh	r1, [sp, #158]	; 0x9e
   182a0:	ldrh	r2, [sp, #156]	; 0x9c
   182a4:	add	sl, sp, #40	; 0x28
   182a8:	add	r3, r7, #28
   182ac:	str	r7, [sp]
   182b0:	mov	r0, sl
   182b4:	bl	48348 <bcmp@plt+0x3606c>
   182b8:	ldrh	r0, [r5, #22]
   182bc:	cmp	r0, r4
   182c0:	beq	18344 <bcmp@plt+0x6068>
   182c4:	ldr	r1, [r5, #36]	; 0x24
   182c8:	add	r9, r1, r0
   182cc:	b	18348 <bcmp@plt+0x606c>
   182d0:	mov	sl, r8
   182d4:	mov	r7, r0
   182d8:	mov	r9, #0
   182dc:	mov	r8, #0
   182e0:	b	18384 <bcmp@plt+0x60a8>
   182e4:	mov	r0, r5
   182e8:	bl	339b8 <bcmp@plt+0x216dc>
   182ec:	cmp	r0, #2
   182f0:	bne	18310 <bcmp@plt+0x6034>
   182f4:	add	r2, r8, #28
   182f8:	mov	r0, r6
   182fc:	mov	r1, r5
   18300:	bl	19938 <bcmp@plt+0x765c>
   18304:	cmp	r0, #1
   18308:	beq	18264 <bcmp@plt+0x5f88>
   1830c:	b	18610 <bcmp@plt+0x6334>
   18310:	ldr	r0, [pc, #3288]	; 18ff0 <bcmp@plt+0x6d14>
   18314:	ldr	r0, [pc, r0]
   18318:	ldr	r0, [r0]
   1831c:	cmp	r0, #2
   18320:	blt	18610 <bcmp@plt+0x6334>
   18324:	mov	r0, r5
   18328:	bl	339b8 <bcmp@plt+0x216dc>
   1832c:	ldr	r1, [pc, #3264]	; 18ff4 <bcmp@plt+0x6d18>
   18330:	mov	r2, r0
   18334:	mov	r0, #6
   18338:	add	r1, pc, r1
   1833c:	bl	40d10 <bcmp@plt+0x2ea34>
   18340:	b	18610 <bcmp@plt+0x6334>
   18344:	mov	r9, #0
   18348:	mov	r0, r5
   1834c:	bl	31ab0 <bcmp@plt+0x1f7d4>
   18350:	mov	r7, r0
   18354:	ldr	r0, [pc, #3228]	; 18ff8 <bcmp@plt+0x6d1c>
   18358:	ldr	r0, [pc, r0]
   1835c:	ldr	r0, [r0]
   18360:	cmp	r0, #1
   18364:	blt	18384 <bcmp@plt+0x60a8>
   18368:	mov	r0, r5
   1836c:	bl	338dc <bcmp@plt+0x21600>
   18370:	ldr	r1, [pc, #3204]	; 18ffc <bcmp@plt+0x6d20>
   18374:	mov	r2, r0
   18378:	mov	r0, #5
   1837c:	add	r1, pc, r1
   18380:	bl	40d10 <bcmp@plt+0x2ea34>
   18384:	sub	r0, r7, #1
   18388:	cmp	r0, #6
   1838c:	bhi	18460 <bcmp@plt+0x6184>
   18390:	add	r1, pc, #4
   18394:	ldr	r0, [r1, r0, lsl #2]
   18398:	add	pc, r1, r0
   1839c:	andeq	r0, r0, ip, lsl r0
   183a0:	andeq	r0, r0, r8, ror #2
   183a4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   183a8:	andeq	r0, r0, r8, lsl #3
   183ac:	andeq	r0, r0, r4, asr #1
   183b0:	andeq	r0, r0, r4, asr #1
   183b4:	andeq	r0, r0, ip, asr #4
   183b8:	add	r0, r5, #16
   183bc:	mov	r1, #28
   183c0:	sub	r7, fp, #80	; 0x50
   183c4:	str	sl, [sp, #24]
   183c8:	vld1.32	{d18-d19}, [r0]
   183cc:	vld1.32	{d16-d17}, [r5], r1
   183d0:	add	r0, r7, #16
   183d4:	vld1.32	{d20-d21}, [r5]
   183d8:	vst1.64	{d18-d19}, [r0]
   183dc:	mov	r0, r7
   183e0:	vst1.64	{d16-d17}, [r0], r1
   183e4:	vst1.32	{d20-d21}, [r0]
   183e8:	bl	340d4 <bcmp@plt+0x21df8>
   183ec:	mov	r4, r0
   183f0:	bl	340d4 <bcmp@plt+0x21df8>
   183f4:	mov	r5, r0
   183f8:	mov	r0, r7
   183fc:	bl	32520 <bcmp@plt+0x20244>
   18400:	mov	sl, r0
   18404:	mov	r0, r7
   18408:	mov	r1, r4
   1840c:	bl	31cc0 <bcmp@plt+0x1f9e4>
   18410:	cmp	r0, #1
   18414:	bne	187a4 <bcmp@plt+0x64c8>
   18418:	ldrb	r0, [sl, #2]
   1841c:	ldrh	r1, [sl]
   18420:	orr	r0, r1, r0, lsl #16
   18424:	tst	r0, #3
   18428:	beq	18780 <bcmp@plt+0x64a4>
   1842c:	tst	r0, #2
   18430:	beq	186d0 <bcmp@plt+0x63f4>
   18434:	ldrb	r1, [sl, #3]
   18438:	cmp	r1, #2
   1843c:	bcc	186d0 <bcmp@plt+0x63f4>
   18440:	ldr	r0, [pc, #3008]	; 19008 <bcmp@plt+0x6d2c>
   18444:	ldr	r0, [pc, r0]
   18448:	ldr	r0, [r0]
   1844c:	cmp	r0, #1
   18450:	blt	187a4 <bcmp@plt+0x64c8>
   18454:	ldr	r1, [pc, #2992]	; 1900c <bcmp@plt+0x6d30>
   18458:	add	r1, pc, r1
   1845c:	b	1879c <bcmp@plt+0x64c0>
   18460:	ldr	r0, [pc, #3168]	; 190c8 <bcmp@plt+0x6dec>
   18464:	ldr	r0, [pc, r0]
   18468:	ldr	r0, [r0]
   1846c:	cmp	r0, #1
   18470:	blt	18610 <bcmp@plt+0x6334>
   18474:	ldr	r1, [pc, #3152]	; 190cc <bcmp@plt+0x6df0>
   18478:	mov	r0, #5
   1847c:	mov	r2, r7
   18480:	add	r1, pc, r1
   18484:	bl	40d10 <bcmp@plt+0x2ea34>
   18488:	b	187c8 <bcmp@plt+0x64ec>
   1848c:	add	r1, r5, #16
   18490:	mov	r2, #28
   18494:	sub	r0, fp, #80	; 0x50
   18498:	vld1.32	{d18-d19}, [r1]
   1849c:	vld1.32	{d16-d17}, [r5], r2
   184a0:	add	r1, r0, #16
   184a4:	vld1.32	{d20-d21}, [r5]
   184a8:	vst1.64	{d18-d19}, [r1]
   184ac:	mov	r1, r0
   184b0:	vst1.64	{d16-d17}, [r1], r2
   184b4:	vst1.32	{d20-d21}, [r1]
   184b8:	bl	32520 <bcmp@plt+0x20244>
   184bc:	cmp	r9, #0
   184c0:	beq	18668 <bcmp@plt+0x638c>
   184c4:	mov	r5, r0
   184c8:	ldrb	r0, [r9, #1]
   184cc:	tst	r0, #64	; 0x40
   184d0:	bne	18618 <bcmp@plt+0x633c>
   184d4:	ldrb	r0, [r5]
   184d8:	tst	r0, #1
   184dc:	bne	18618 <bcmp@plt+0x633c>
   184e0:	ldr	r0, [pc, #2896]	; 19038 <bcmp@plt+0x6d5c>
   184e4:	mov	r7, #0
   184e8:	ldr	r0, [pc, r0]
   184ec:	ldr	r0, [r0]
   184f0:	cmp	r0, #1
   184f4:	blt	18a3c <bcmp@plt+0x6760>
   184f8:	ldr	r1, [pc, #2876]	; 1903c <bcmp@plt+0x6d60>
   184fc:	add	r1, pc, r1
   18500:	b	18810 <bcmp@plt+0x6534>
   18504:	add	r0, r6, #12
   18508:	mov	r1, r5
   1850c:	mov	r2, sl
   18510:	bl	19cd8 <bcmp@plt+0x79fc>
   18514:	mov	r7, r0
   18518:	cmp	r7, #1
   1851c:	beq	18a44 <bcmp@plt+0x6768>
   18520:	b	187c8 <bcmp@plt+0x64ec>
   18524:	mov	r7, #0
   18528:	add	r1, r5, #16
   1852c:	mov	r2, #28
   18530:	mov	r3, r5
   18534:	sub	r0, fp, #80	; 0x50
   18538:	str	r7, [fp, #-84]	; 0xffffffac
   1853c:	vld1.32	{d18-d19}, [r1]
   18540:	vld1.32	{d16-d17}, [r3], r2
   18544:	add	r1, r0, #16
   18548:	vld1.32	{d20-d21}, [r3]
   1854c:	vst1.64	{d18-d19}, [r1]
   18550:	mov	r1, r0
   18554:	vst1.64	{d16-d17}, [r1], r2
   18558:	vst1.32	{d20-d21}, [r1]
   1855c:	bl	32520 <bcmp@plt+0x20244>
   18560:	mov	r4, r0
   18564:	mov	r8, r0
   18568:	ldr	r3, [r0, #8]
   1856c:	ldr	r2, [r4, #4]!
   18570:	ldr	r0, [pc, #2784]	; 19058 <bcmp@plt+0x6d7c>
   18574:	ldr	r0, [pc, r0]
   18578:	ldr	r0, [r0]
   1857c:	bl	45018 <bcmp@plt+0x32d3c>
   18580:	cmp	r0, #0
   18584:	beq	1868c <bcmp@plt+0x63b0>
   18588:	bl	452f0 <bcmp@plt+0x33014>
   1858c:	bl	4a294 <bcmp@plt+0x37fb8>
   18590:	str	r0, [sp, #32]
   18594:	ldr	r0, [r0, #12]
   18598:	ldr	r7, [r6, #68]	; 0x44
   1859c:	bl	342fc <bcmp@plt+0x22020>
   185a0:	mov	r1, r0
   185a4:	mov	r0, r7
   185a8:	bl	49664 <bcmp@plt+0x37388>
   185ac:	cmp	r0, #0
   185b0:	beq	18704 <bcmp@plt+0x6428>
   185b4:	mov	r7, r0
   185b8:	ldrb	r0, [r8]
   185bc:	tst	r0, #8
   185c0:	bne	18748 <bcmp@plt+0x646c>
   185c4:	ldr	r0, [pc, #2720]	; 1906c <bcmp@plt+0x6d90>
   185c8:	mov	r7, #0
   185cc:	ldr	r0, [pc, r0]
   185d0:	ldr	r0, [r0]
   185d4:	cmp	r0, #1
   185d8:	blt	18a3c <bcmp@plt+0x6760>
   185dc:	ldr	r1, [pc, #2700]	; 19070 <bcmp@plt+0x6d94>
   185e0:	add	r1, pc, r1
   185e4:	b	18810 <bcmp@plt+0x6534>
   185e8:	ldr	r0, [pc, #2768]	; 190c0 <bcmp@plt+0x6de4>
   185ec:	ldr	r0, [pc, r0]
   185f0:	ldr	r0, [r0]
   185f4:	cmp	r0, #1
   185f8:	blt	18610 <bcmp@plt+0x6334>
   185fc:	ldr	r1, [pc, #2752]	; 190c4 <bcmp@plt+0x6de8>
   18600:	mov	r0, #5
   18604:	add	r1, pc, r1
   18608:	bl	40d10 <bcmp@plt+0x2ea34>
   1860c:	b	187c8 <bcmp@plt+0x64ec>
   18610:	mov	r4, #0
   18614:	b	18a6c <bcmp@plt+0x6790>
   18618:	ldr	r7, [r6, #68]	; 0x44
   1861c:	mov	r0, sl
   18620:	bl	342fc <bcmp@plt+0x22020>
   18624:	mov	r1, r0
   18628:	mov	r0, r7
   1862c:	bl	49664 <bcmp@plt+0x37388>
   18630:	cmp	r0, #0
   18634:	beq	187f0 <bcmp@plt+0x6514>
   18638:	ldr	r0, [r0, #12]
   1863c:	cmp	r0, #0
   18640:	beq	1893c <bcmp@plt+0x6660>
   18644:	sub	r7, fp, #80	; 0x50
   18648:	mov	r0, r7
   1864c:	bl	40a3c <bcmp@plt+0x2e760>
   18650:	mov	r0, r7
   18654:	bl	330d0 <bcmp@plt+0x20df4>
   18658:	ldrh	r1, [r0]
   1865c:	orr	r1, r1, #8192	; 0x2000
   18660:	strh	r1, [r0]
   18664:	b	18944 <bcmp@plt+0x6668>
   18668:	ldr	r0, [pc, #2496]	; 19030 <bcmp@plt+0x6d54>
   1866c:	mov	r7, #0
   18670:	ldr	r0, [pc, r0]
   18674:	ldr	r0, [r0]
   18678:	cmp	r0, #1
   1867c:	blt	18a3c <bcmp@plt+0x6760>
   18680:	ldr	r1, [pc, #2476]	; 19034 <bcmp@plt+0x6d58>
   18684:	add	r1, pc, r1
   18688:	b	18810 <bcmp@plt+0x6534>
   1868c:	ldr	r0, [pc, #2504]	; 1905c <bcmp@plt+0x6d80>
   18690:	ldr	r0, [pc, r0]
   18694:	ldr	r0, [r0]
   18698:	cmp	r0, #1
   1869c:	blt	18a3c <bcmp@plt+0x6760>
   186a0:	ldr	r0, [r4]
   186a4:	ldr	r1, [r4, #4]
   186a8:	bl	44b6c <bcmp@plt+0x32890>
   186ac:	mov	r3, r1
   186b0:	ldr	r1, [pc, #2472]	; 19060 <bcmp@plt+0x6d84>
   186b4:	mov	r2, r0
   186b8:	mov	r0, #5
   186bc:	add	r1, pc, r1
   186c0:	bl	40d10 <bcmp@plt+0x2ea34>
   186c4:	cmp	r7, #1
   186c8:	beq	18a44 <bcmp@plt+0x6768>
   186cc:	b	187c8 <bcmp@plt+0x64ec>
   186d0:	ands	r0, r0, #1
   186d4:	beq	18824 <bcmp@plt+0x6548>
   186d8:	ldrb	r0, [sl, #3]
   186dc:	cmp	r0, #2
   186e0:	bcc	18824 <bcmp@plt+0x6548>
   186e4:	ldr	r0, [pc, #2340]	; 19010 <bcmp@plt+0x6d34>
   186e8:	ldr	r0, [pc, r0]
   186ec:	ldr	r0, [r0]
   186f0:	cmp	r0, #1
   186f4:	blt	187a4 <bcmp@plt+0x64c8>
   186f8:	ldr	r1, [pc, #2324]	; 19014 <bcmp@plt+0x6d38>
   186fc:	add	r1, pc, r1
   18700:	b	1879c <bcmp@plt+0x64c0>
   18704:	ldr	r0, [pc, #2392]	; 19064 <bcmp@plt+0x6d88>
   18708:	mov	r7, #0
   1870c:	ldr	r0, [pc, r0]
   18710:	ldr	r0, [r0]
   18714:	cmp	r0, #1
   18718:	blt	18a3c <bcmp@plt+0x6760>
   1871c:	ldr	r0, [sp, #32]
   18720:	ldr	r0, [r0, #12]
   18724:	bl	342fc <bcmp@plt+0x22020>
   18728:	ldr	r1, [pc, #2360]	; 19068 <bcmp@plt+0x6d8c>
   1872c:	mov	r2, r0
   18730:	mov	r0, #5
   18734:	add	r1, pc, r1
   18738:	bl	40d10 <bcmp@plt+0x2ea34>
   1873c:	cmp	r7, #1
   18740:	beq	18a44 <bcmp@plt+0x6768>
   18744:	b	187c8 <bcmp@plt+0x64ec>
   18748:	cmp	r9, #0
   1874c:	beq	18b28 <bcmp@plt+0x684c>
   18750:	ldrb	r0, [r9, #1]
   18754:	tst	r0, #64	; 0x40
   18758:	bne	18bc8 <bcmp@plt+0x68ec>
   1875c:	ldr	r0, [pc, #2336]	; 19084 <bcmp@plt+0x6da8>
   18760:	mov	r7, #0
   18764:	ldr	r0, [pc, r0]
   18768:	ldr	r0, [r0]
   1876c:	cmp	r0, #1
   18770:	blt	18a3c <bcmp@plt+0x6760>
   18774:	ldr	r1, [pc, #2316]	; 19088 <bcmp@plt+0x6dac>
   18778:	add	r1, pc, r1
   1877c:	b	18810 <bcmp@plt+0x6534>
   18780:	ldr	r0, [pc, #2168]	; 19000 <bcmp@plt+0x6d24>
   18784:	ldr	r0, [pc, r0]
   18788:	ldr	r0, [r0]
   1878c:	cmp	r0, #1
   18790:	blt	187a4 <bcmp@plt+0x64c8>
   18794:	ldr	r1, [pc, #2152]	; 19004 <bcmp@plt+0x6d28>
   18798:	add	r1, pc, r1
   1879c:	mov	r0, #5
   187a0:	bl	40d10 <bcmp@plt+0x2ea34>
   187a4:	mov	r0, #0
   187a8:	mov	r7, #0
   187ac:	bl	3e398 <bcmp@plt+0x2c0bc>
   187b0:	mov	r0, r4
   187b4:	bl	340dc <bcmp@plt+0x21e00>
   187b8:	mov	r0, r5
   187bc:	bl	340dc <bcmp@plt+0x21e00>
   187c0:	cmp	r7, #1
   187c4:	beq	18a44 <bcmp@plt+0x6768>
   187c8:	ldr	r0, [pc, #2304]	; 190d0 <bcmp@plt+0x6df4>
   187cc:	mov	r4, #0
   187d0:	ldr	r0, [pc, r0]
   187d4:	ldr	r0, [r0]
   187d8:	cmp	r0, #1
   187dc:	blt	18a6c <bcmp@plt+0x6790>
   187e0:	ldr	r1, [pc, #2284]	; 190d4 <bcmp@plt+0x6df8>
   187e4:	mov	r0, #5
   187e8:	add	r1, pc, r1
   187ec:	b	18a68 <bcmp@plt+0x678c>
   187f0:	ldr	r0, [pc, #2120]	; 19040 <bcmp@plt+0x6d64>
   187f4:	mov	r7, #0
   187f8:	ldr	r0, [pc, r0]
   187fc:	ldr	r0, [r0]
   18800:	cmp	r0, #1
   18804:	blt	18a3c <bcmp@plt+0x6760>
   18808:	ldr	r1, [pc, #2100]	; 19044 <bcmp@plt+0x6d68>
   1880c:	add	r1, pc, r1
   18810:	mov	r0, #5
   18814:	bl	40d10 <bcmp@plt+0x2ea34>
   18818:	cmp	r7, #1
   1881c:	beq	18a44 <bcmp@plt+0x6768>
   18820:	b	187c8 <bcmp@plt+0x64ec>
   18824:	ldr	r0, [pc, #2028]	; 19018 <bcmp@plt+0x6d3c>
   18828:	ldr	r0, [pc, r0]
   1882c:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   18830:	mov	r1, r0
   18834:	sub	r0, fp, #80	; 0x50
   18838:	str	r1, [sp, #32]
   1883c:	bl	31d60 <bcmp@plt+0x1fa84>
   18840:	mov	r0, #2
   18844:	bl	33148 <bcmp@plt+0x20e6c>
   18848:	mov	r7, r0
   1884c:	ldrb	r0, [sl, #3]
   18850:	cmp	r0, #0
   18854:	beq	18a78 <bcmp@plt+0x679c>
   18858:	add	r0, r6, #12
   1885c:	mov	r9, #0
   18860:	str	r0, [sp, #36]	; 0x24
   18864:	b	18878 <bcmp@plt+0x659c>
   18868:	ldrb	r0, [sl, #3]
   1886c:	add	r9, r9, #1
   18870:	cmp	r9, r0
   18874:	bcs	18a78 <bcmp@plt+0x679c>
   18878:	sub	r0, fp, #80	; 0x50
   1887c:	mov	r1, r5
   18880:	bl	31d10 <bcmp@plt+0x1fa34>
   18884:	cmp	r0, #1
   18888:	bne	18b54 <bcmp@plt+0x6878>
   1888c:	ldr	r0, [pc, #1928]	; 1901c <bcmp@plt+0x6d40>
   18890:	ldr	r0, [pc, r0]
   18894:	ldr	r0, [r0]
   18898:	cmp	r0, #1
   1889c:	blt	188bc <bcmp@plt+0x65e0>
   188a0:	mov	r0, r5
   188a4:	bl	342fc <bcmp@plt+0x22020>
   188a8:	ldr	r1, [pc, #1904]	; 19020 <bcmp@plt+0x6d44>
   188ac:	mov	r2, r0
   188b0:	mov	r0, #5
   188b4:	add	r1, pc, r1
   188b8:	bl	40d10 <bcmp@plt+0x2ea34>
   188bc:	mov	r0, #0
   188c0:	mov	r1, r5
   188c4:	mov	r2, #0
   188c8:	mov	r3, #0
   188cc:	str	r0, [sp]
   188d0:	mov	r0, r7
   188d4:	bl	3290c <bcmp@plt+0x20630>
   188d8:	ldr	r0, [r4, #24]
   188dc:	cmp	r0, #0
   188e0:	beq	18868 <bcmp@plt+0x658c>
   188e4:	ldrh	r0, [sl]
   188e8:	tst	r0, #1
   188ec:	beq	18868 <bcmp@plt+0x658c>
   188f0:	mov	r0, r5
   188f4:	bl	34284 <bcmp@plt+0x21fa8>
   188f8:	mov	r1, #1
   188fc:	bl	343a4 <bcmp@plt+0x220c8>
   18900:	ldr	r0, [sp, #36]	; 0x24
   18904:	mov	r1, r5
   18908:	mov	r2, r4
   1890c:	bl	1a59c <bcmp@plt+0x82c0>
   18910:	cmp	r0, #1
   18914:	bne	18b54 <bcmp@plt+0x6878>
   18918:	ldrh	r0, [sl]
   1891c:	tst	r0, #2
   18920:	bne	18868 <bcmp@plt+0x658c>
   18924:	ldr	r0, [sp, #32]
   18928:	bl	3e398 <bcmp@plt+0x2c0bc>
   1892c:	cmp	r7, #0
   18930:	bne	18b18 <bcmp@plt+0x683c>
   18934:	mov	r7, #1
   18938:	b	187b0 <bcmp@plt+0x64d4>
   1893c:	sub	r0, fp, #80	; 0x50
   18940:	bl	40b44 <bcmp@plt+0x2e868>
   18944:	add	r7, sp, #100	; 0x64
   18948:	movw	r1, #4342	; 0x10f6
   1894c:	movw	r2, #4342	; 0x10f6
   18950:	mov	r3, #0
   18954:	str	sl, [sp]
   18958:	mov	r0, r7
   1895c:	bl	48348 <bcmp@plt+0x3606c>
   18960:	sub	r1, fp, #80	; 0x50
   18964:	mov	r0, r6
   18968:	mov	r2, r7
   1896c:	bl	16b4c <bcmp@plt+0x4870>
   18970:	mov	r0, #20
   18974:	bl	44994 <bcmp@plt+0x326b8>
   18978:	mov	r7, r0
   1897c:	cmp	r0, #0
   18980:	beq	189bc <bcmp@plt+0x66e0>
   18984:	add	r0, sl, #28
   18988:	bl	34af8 <bcmp@plt+0x2281c>
   1898c:	str	r0, [r7, #4]
   18990:	add	r0, r8, #28
   18994:	bl	34af8 <bcmp@plt+0x2281c>
   18998:	str	r0, [r7]
   1899c:	mov	r0, r8
   189a0:	bl	34af8 <bcmp@plt+0x2281c>
   189a4:	str	r0, [r7, #8]
   189a8:	mov	r0, sl
   189ac:	bl	34af8 <bcmp@plt+0x2281c>
   189b0:	str	r0, [r7, #12]
   189b4:	ldrh	r0, [r8, #58]	; 0x3a
   189b8:	strh	r0, [r7, #16]
   189bc:	ldr	r0, [pc, #1668]	; 19048 <bcmp@plt+0x6d6c>
   189c0:	mov	r1, r6
   189c4:	mov	r3, r7
   189c8:	add	r0, pc, r0
   189cc:	str	r0, [sp]
   189d0:	mov	r0, #14
   189d4:	ldr	r2, [pc, #1648]	; 1904c <bcmp@plt+0x6d70>
   189d8:	ldr	r2, [pc, r2]
   189dc:	bl	4a440 <bcmp@plt+0x38164>
   189e0:	mov	r4, r0
   189e4:	ldr	r0, [pc, #1636]	; 19050 <bcmp@plt+0x6d74>
   189e8:	mov	r1, r7
   189ec:	mov	r2, r4
   189f0:	ldr	r0, [pc, r0]
   189f4:	ldr	r0, [r0]
   189f8:	bl	4a738 <bcmp@plt+0x3845c>
   189fc:	ldr	r6, [r5, #4]
   18a00:	ldr	r5, [r5, #8]
   18a04:	ldr	r0, [pc, #1608]	; 19054 <bcmp@plt+0x6d78>
   18a08:	ldr	r0, [pc, r0]
   18a0c:	ldr	r7, [r0]
   18a10:	mov	r0, r4
   18a14:	bl	4a2a4 <bcmp@plt+0x37fc8>
   18a18:	str	r0, [sp]
   18a1c:	mov	r0, r7
   18a20:	mov	r2, r6
   18a24:	mov	r3, r5
   18a28:	bl	44bac <bcmp@plt+0x328d0>
   18a2c:	mov	r0, r4
   18a30:	mov	r1, #2
   18a34:	bl	4a2ac <bcmp@plt+0x37fd0>
   18a38:	mov	r7, #1
   18a3c:	cmp	r7, #1
   18a40:	bne	187c8 <bcmp@plt+0x64ec>
   18a44:	ldr	r0, [pc, #1676]	; 190d8 <bcmp@plt+0x6dfc>
   18a48:	mov	r4, #1
   18a4c:	ldr	r0, [pc, r0]
   18a50:	ldr	r0, [r0]
   18a54:	cmp	r0, #3
   18a58:	blt	18a6c <bcmp@plt+0x6790>
   18a5c:	ldr	r1, [pc, #1656]	; 190dc <bcmp@plt+0x6e00>
   18a60:	mov	r0, #7
   18a64:	add	r1, pc, r1
   18a68:	bl	40d10 <bcmp@plt+0x2ea34>
   18a6c:	mov	r0, r4
   18a70:	sub	sp, fp, #28
   18a74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18a78:	ldrh	r0, [r7, #28]
   18a7c:	ldr	r1, [r7, #36]	; 0x24
   18a80:	ldrb	r2, [sl]
   18a84:	ldr	r9, [sp, #32]
   18a88:	mov	r3, r8
   18a8c:	ldrb	r0, [r1, r0]!
   18a90:	and	r2, r2, #2
   18a94:	and	r0, r0, #247	; 0xf7
   18a98:	orr	r0, r0, r2, lsl #2
   18a9c:	strb	r0, [r1]
   18aa0:	ldr	r2, [sl, #8]
   18aa4:	ldr	r0, [sl, #4]
   18aa8:	str	r2, [r1, #8]
   18aac:	ldr	r2, [sp, #24]
   18ab0:	str	r0, [r1, #4]
   18ab4:	add	r0, sp, #100	; 0x64
   18ab8:	mov	r1, r9
   18abc:	str	r0, [sp]
   18ac0:	mov	r0, r6
   18ac4:	bl	16cf4 <bcmp@plt+0x4a18>
   18ac8:	ldr	r1, [pc, #1364]	; 19024 <bcmp@plt+0x6d48>
   18acc:	cmp	r0, #1
   18ad0:	ldr	r1, [pc, r1]
   18ad4:	ldr	r1, [r1]
   18ad8:	bne	18b68 <bcmp@plt+0x688c>
   18adc:	cmp	r1, #1
   18ae0:	blt	18b00 <bcmp@plt+0x6824>
   18ae4:	mov	r0, r7
   18ae8:	bl	338dc <bcmp@plt+0x21600>
   18aec:	ldr	r1, [pc, #1336]	; 1902c <bcmp@plt+0x6d50>
   18af0:	mov	r2, r0
   18af4:	mov	r0, #5
   18af8:	add	r1, pc, r1
   18afc:	bl	40d10 <bcmp@plt+0x2ea34>
   18b00:	add	r2, sp, #100	; 0x64
   18b04:	mov	r0, r6
   18b08:	mov	r1, r7
   18b0c:	bl	16b4c <bcmp@plt+0x4870>
   18b10:	mov	r0, r9
   18b14:	bl	3e398 <bcmp@plt+0x2c0bc>
   18b18:	mov	r0, r7
   18b1c:	bl	40320 <bcmp@plt+0x2e044>
   18b20:	mov	r7, #1
   18b24:	b	187b0 <bcmp@plt+0x64d4>
   18b28:	tst	r0, #4
   18b2c:	bne	18b98 <bcmp@plt+0x68bc>
   18b30:	ldr	r0, [pc, #1340]	; 19074 <bcmp@plt+0x6d98>
   18b34:	mov	r7, #0
   18b38:	ldr	r0, [pc, r0]
   18b3c:	ldr	r0, [r0]
   18b40:	cmp	r0, #1
   18b44:	blt	18a3c <bcmp@plt+0x6760>
   18b48:	ldr	r1, [pc, #1320]	; 19078 <bcmp@plt+0x6d9c>
   18b4c:	add	r1, pc, r1
   18b50:	b	18810 <bcmp@plt+0x6534>
   18b54:	ldr	r0, [sp, #32]
   18b58:	bl	3e398 <bcmp@plt+0x2c0bc>
   18b5c:	cmp	r7, #0
   18b60:	bne	18b88 <bcmp@plt+0x68ac>
   18b64:	b	18b90 <bcmp@plt+0x68b4>
   18b68:	cmp	r1, #1
   18b6c:	blt	18b80 <bcmp@plt+0x68a4>
   18b70:	ldr	r1, [pc, #1200]	; 19028 <bcmp@plt+0x6d4c>
   18b74:	mov	r0, #5
   18b78:	add	r1, pc, r1
   18b7c:	bl	40d10 <bcmp@plt+0x2ea34>
   18b80:	mov	r0, r9
   18b84:	bl	3e398 <bcmp@plt+0x2c0bc>
   18b88:	mov	r0, r7
   18b8c:	bl	40320 <bcmp@plt+0x2e044>
   18b90:	mov	r7, #0
   18b94:	b	187b0 <bcmp@plt+0x64d4>
   18b98:	ldr	r0, [r5, #12]
   18b9c:	add	r4, r8, r0
   18ba0:	mov	r0, #1
   18ba4:	bl	3d738 <bcmp@plt+0x2b45c>
   18ba8:	ldr	r2, [r7, #4]
   18bac:	sub	r0, r4, r0
   18bb0:	sub	r1, r0, #4
   18bb4:	mov	r0, r5
   18bb8:	str	r1, [sp, #12]
   18bbc:	bl	33b78 <bcmp@plt+0x2189c>
   18bc0:	cmp	r0, #1
   18bc4:	bne	18f3c <bcmp@plt+0x6c60>
   18bc8:	sub	r0, fp, #80	; 0x50
   18bcc:	str	r7, [sp, #16]
   18bd0:	str	sl, [sp, #24]
   18bd4:	str	r6, [sp, #28]
   18bd8:	bl	33d84 <bcmp@plt+0x21aa8>
   18bdc:	ldr	r0, [pc, #1192]	; 1908c <bcmp@plt+0x6db0>
   18be0:	ldr	r0, [pc, r0]
   18be4:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   18be8:	str	r0, [sp, #36]	; 0x24
   18bec:	ldrb	r0, [r8, #3]
   18bf0:	cmp	r0, #0
   18bf4:	beq	18c48 <bcmp@plt+0x696c>
   18bf8:	mov	r4, #0
   18bfc:	sub	sl, fp, #80	; 0x50
   18c00:	sub	r5, fp, #84	; 0x54
   18c04:	bl	3ad10 <bcmp@plt+0x28a34>
   18c08:	mov	r7, r0
   18c0c:	mov	r0, sl
   18c10:	mov	r2, r5
   18c14:	mov	r1, r7
   18c18:	bl	3210c <bcmp@plt+0x1fe30>
   18c1c:	cmp	r0, #1
   18c20:	bne	18f10 <bcmp@plt+0x6c34>
   18c24:	mov	r0, r7
   18c28:	bl	47064 <bcmp@plt+0x34d88>
   18c2c:	ldr	r1, [sp, #36]	; 0x24
   18c30:	mov	r0, r7
   18c34:	bl	3dd80 <bcmp@plt+0x2baa4>
   18c38:	ldrb	r0, [r8, #3]
   18c3c:	add	r4, r4, #1
   18c40:	cmp	r4, r0
   18c44:	bcc	18c04 <bcmp@plt+0x6928>
   18c48:	sub	r0, fp, #80	; 0x50
   18c4c:	sub	r1, fp, #112	; 0x70
   18c50:	sub	r2, fp, #96	; 0x60
   18c54:	bl	324c0 <bcmp@plt+0x201e4>
   18c58:	ldr	r0, [sp, #36]	; 0x24
   18c5c:	ldr	r4, [sp, #28]
   18c60:	ldr	r7, [sp, #32]
   18c64:	ldr	r8, [r0, #4]
   18c68:	cmp	r8, r0
   18c6c:	beq	18e74 <bcmp@plt+0x6b98>
   18c70:	add	r0, r4, #12
   18c74:	str	r0, [sp, #20]
   18c78:	b	18ca4 <bcmp@plt+0x69c8>
   18c7c:	ldr	r0, [r0, #4]
   18c80:	ldr	r5, [r0, #8]
   18c84:	ldr	r7, [sp, #32]
   18c88:	mov	r0, r5
   18c8c:	mov	r1, #210	; 0xd2
   18c90:	bl	4a2ac <bcmp@plt+0x37fd0>
   18c94:	ldr	r8, [r8, #4]
   18c98:	ldr	r0, [sp, #36]	; 0x24
   18c9c:	cmp	r8, r0
   18ca0:	beq	18e74 <bcmp@plt+0x6b98>
   18ca4:	ldr	sl, [r8, #8]
   18ca8:	ldr	r0, [r4, #32]
   18cac:	mov	r1, sl
   18cb0:	bl	17b24 <bcmp@plt+0x5848>
   18cb4:	cmp	r0, #0
   18cb8:	beq	18ce4 <bcmp@plt+0x6a08>
   18cbc:	mov	r5, r0
   18cc0:	mov	r6, r0
   18cc4:	ldr	r0, [r5, #24]!
   18cc8:	cmp	r0, #0
   18ccc:	beq	18d08 <bcmp@plt+0x6a2c>
   18cd0:	ldr	r1, [r0]
   18cd4:	cmp	r1, #0
   18cd8:	bne	18d1c <bcmp@plt+0x6a40>
   18cdc:	bl	43908 <bcmp@plt+0x3162c>
   18ce0:	b	18d08 <bcmp@plt+0x6a2c>
   18ce4:	mov	r0, sl
   18ce8:	bl	3ad70 <bcmp@plt+0x28a94>
   18cec:	mov	r1, r0
   18cf0:	ldr	r0, [sp, #20]
   18cf4:	mov	r2, #1
   18cf8:	mov	r3, #1
   18cfc:	bl	1a180 <bcmp@plt+0x7ea4>
   18d00:	mov	r6, r0
   18d04:	add	r5, r0, #24
   18d08:	bl	438a8 <bcmp@plt+0x315cc>
   18d0c:	str	r0, [r5]
   18d10:	ldr	r0, [pc, #896]	; 19098 <bcmp@plt+0x6dbc>
   18d14:	ldr	r0, [pc, r0]
   18d18:	str	r0, [r6, #28]
   18d1c:	ldrh	r0, [r7, #16]
   18d20:	ldr	r3, [r7]
   18d24:	ldmib	r7, {r1, r2}
   18d28:	stm	sp, {r0, r1}
   18d2c:	sub	r0, fp, #112	; 0x70
   18d30:	mov	r1, sl
   18d34:	str	r0, [sp, #8]
   18d38:	mov	r0, r6
   18d3c:	bl	43f68 <bcmp@plt+0x31c8c>
   18d40:	cmp	r0, #2
   18d44:	bne	18d70 <bcmp@plt+0x6a94>
   18d48:	ldr	r4, [sp, #28]
   18d4c:	ldr	r1, [r4, #36]	; 0x24
   18d50:	ldr	r0, [r4, #40]	; 0x28
   18d54:	ldr	r2, [r1, #28]
   18d58:	mov	r1, r6
   18d5c:	blx	r2
   18d60:	mov	r0, r4
   18d64:	mov	r1, sl
   18d68:	mov	r2, #0
   18d6c:	bl	16b5c <bcmp@plt+0x4880>
   18d70:	ldr	r2, [r7, #4]
   18d74:	mov	r0, r6
   18d78:	sub	r1, fp, #112	; 0x70
   18d7c:	bl	44334 <bcmp@plt+0x32058>
   18d80:	cmp	r0, #0
   18d84:	beq	18dc0 <bcmp@plt+0x6ae4>
   18d88:	mov	r7, r0
   18d8c:	ldr	r0, [pc, #784]	; 190a4 <bcmp@plt+0x6dc8>
   18d90:	mov	r1, r7
   18d94:	ldr	r0, [pc, r0]
   18d98:	ldr	r0, [r0]
   18d9c:	bl	4a794 <bcmp@plt+0x384b8>
   18da0:	ldr	r4, [sp, #28]
   18da4:	cmp	r0, #0
   18da8:	beq	18df0 <bcmp@plt+0x6b14>
   18dac:	ldr	r1, [r0, #12]
   18db0:	cmp	r1, #0
   18db4:	bne	18c7c <bcmp@plt+0x69a0>
   18db8:	mov	r5, #0
   18dbc:	b	18c84 <bcmp@plt+0x69a8>
   18dc0:	ldr	r0, [pc, #724]	; 1909c <bcmp@plt+0x6dc0>
   18dc4:	ldr	r0, [pc, r0]
   18dc8:	ldr	r4, [sp, #28]
   18dcc:	ldr	r7, [sp, #32]
   18dd0:	ldr	r0, [r0]
   18dd4:	cmp	r0, #1
   18dd8:	blt	18c94 <bcmp@plt+0x69b8>
   18ddc:	ldr	r1, [pc, #700]	; 190a0 <bcmp@plt+0x6dc4>
   18de0:	mov	r0, #5
   18de4:	add	r1, pc, r1
   18de8:	bl	40d10 <bcmp@plt+0x2ea34>
   18dec:	b	18c94 <bcmp@plt+0x69b8>
   18df0:	mov	r0, #8
   18df4:	bl	449c8 <bcmp@plt+0x326ec>
   18df8:	mov	r5, r0
   18dfc:	cmp	r0, #0
   18e00:	beq	18e0c <bcmp@plt+0x6b30>
   18e04:	stm	r5, {r6, r7}
   18e08:	b	18e30 <bcmp@plt+0x6b54>
   18e0c:	ldr	r0, [pc, #660]	; 190a8 <bcmp@plt+0x6dcc>
   18e10:	ldr	r0, [pc, r0]
   18e14:	ldr	r0, [r0]
   18e18:	cmp	r0, #2
   18e1c:	blt	18e30 <bcmp@plt+0x6b54>
   18e20:	ldr	r1, [pc, #644]	; 190ac <bcmp@plt+0x6dd0>
   18e24:	mov	r0, #6
   18e28:	add	r1, pc, r1
   18e2c:	bl	40d10 <bcmp@plt+0x2ea34>
   18e30:	ldr	r0, [pc, #632]	; 190b0 <bcmp@plt+0x6dd4>
   18e34:	mov	r1, r4
   18e38:	mov	r3, r5
   18e3c:	add	r0, pc, r0
   18e40:	str	r0, [sp]
   18e44:	mov	r0, #13
   18e48:	ldr	r2, [pc, #612]	; 190b4 <bcmp@plt+0x6dd8>
   18e4c:	ldr	r2, [pc, r2]
   18e50:	bl	4a3f0 <bcmp@plt+0x38114>
   18e54:	mov	r5, r0
   18e58:	ldr	r0, [pc, #600]	; 190b8 <bcmp@plt+0x6ddc>
   18e5c:	mov	r1, r7
   18e60:	mov	r2, r5
   18e64:	ldr	r0, [pc, r0]
   18e68:	ldr	r0, [r0]
   18e6c:	bl	4a738 <bcmp@plt+0x3845c>
   18e70:	b	18c84 <bcmp@plt+0x69a8>
   18e74:	ldr	r0, [sp, #36]	; 0x24
   18e78:	bl	3e398 <bcmp@plt+0x2c0bc>
   18e7c:	ldr	r7, [sp, #24]
   18e80:	cmp	r9, #0
   18e84:	bne	18ee0 <bcmp@plt+0x6c04>
   18e88:	ldr	r1, [sp, #12]
   18e8c:	sub	r5, fp, #80	; 0x50
   18e90:	mov	r2, #0
   18e94:	mov	r3, #0
   18e98:	mov	r0, r5
   18e9c:	bl	33a98 <bcmp@plt+0x217bc>
   18ea0:	ldr	r0, [sp, #16]
   18ea4:	ldr	r6, [fp, #-68]	; 0xffffffbc
   18ea8:	ldr	r0, [r0, #8]
   18eac:	bl	3d738 <bcmp@plt+0x2b45c>
   18eb0:	sub	r0, r6, r0
   18eb4:	str	r0, [fp, #-68]	; 0xffffffbc
   18eb8:	mov	r0, r5
   18ebc:	bl	40b44 <bcmp@plt+0x2e868>
   18ec0:	ldr	r0, [sp, #32]
   18ec4:	ldrh	r2, [r7, #58]	; 0x3a
   18ec8:	ldrh	r1, [r7, #56]	; 0x38
   18ecc:	add	r3, r7, #28
   18ed0:	ldr	r0, [r0, #4]
   18ed4:	str	r0, [sp]
   18ed8:	mov	r0, r5
   18edc:	bl	45ca8 <bcmp@plt+0x339cc>
   18ee0:	sub	r0, fp, #80	; 0x50
   18ee4:	bl	40a3c <bcmp@plt+0x2e760>
   18ee8:	ldr	r0, [r4, #52]	; 0x34
   18eec:	cmp	r0, #1
   18ef0:	beq	18f60 <bcmp@plt+0x6c84>
   18ef4:	ldr	r5, [sp, #32]
   18ef8:	cmp	r0, #0
   18efc:	bne	18fb0 <bcmp@plt+0x6cd4>
   18f00:	sub	r0, fp, #80	; 0x50
   18f04:	mvn	r1, #-16777216	; 0xff000000
   18f08:	bl	33de8 <bcmp@plt+0x21b0c>
   18f0c:	b	18f7c <bcmp@plt+0x6ca0>
   18f10:	ldr	r0, [sp, #36]	; 0x24
   18f14:	bl	3e398 <bcmp@plt+0x2c0bc>
   18f18:	ldr	r0, [pc, #368]	; 19090 <bcmp@plt+0x6db4>
   18f1c:	mov	r7, #0
   18f20:	ldr	r0, [pc, r0]
   18f24:	ldr	r0, [r0]
   18f28:	cmp	r0, #1
   18f2c:	blt	18a3c <bcmp@plt+0x6760>
   18f30:	ldr	r1, [pc, #348]	; 19094 <bcmp@plt+0x6db8>
   18f34:	add	r1, pc, r1
   18f38:	b	18810 <bcmp@plt+0x6534>
   18f3c:	ldr	r0, [pc, #312]	; 1907c <bcmp@plt+0x6da0>
   18f40:	mov	r7, #0
   18f44:	ldr	r0, [pc, r0]
   18f48:	ldr	r0, [r0]
   18f4c:	cmp	r0, #1
   18f50:	blt	18a3c <bcmp@plt+0x6760>
   18f54:	ldr	r1, [pc, #292]	; 19080 <bcmp@plt+0x6da4>
   18f58:	add	r1, pc, r1
   18f5c:	b	18810 <bcmp@plt+0x6534>
   18f60:	ldr	r5, [sp, #32]
   18f64:	ldr	r0, [r5]
   18f68:	bl	278d4 <bcmp@plt+0x155f8>
   18f6c:	mov	r2, r0
   18f70:	sub	r0, fp, #80	; 0x50
   18f74:	mvn	r1, #-16777216	; 0xff000000
   18f78:	bl	27930 <bcmp@plt+0x15654>
   18f7c:	ldr	r0, [r5]
   18f80:	ldrh	r2, [r5, #16]
   18f84:	ldr	r3, [r5, #8]
   18f88:	add	r5, sp, #100	; 0x64
   18f8c:	movw	r1, #4342	; 0x10f6
   18f90:	str	r0, [sp]
   18f94:	mov	r0, r5
   18f98:	bl	48348 <bcmp@plt+0x3606c>
   18f9c:	sub	r1, fp, #80	; 0x50
   18fa0:	mov	r0, r4
   18fa4:	mov	r2, r5
   18fa8:	bl	16b4c <bcmp@plt+0x4870>
   18fac:	b	18514 <bcmp@plt+0x6238>
   18fb0:	ldr	r1, [pc, #260]	; 190bc <bcmp@plt+0x6de0>
   18fb4:	mov	r0, #2
   18fb8:	add	r1, pc, r1
   18fbc:	bl	40d10 <bcmp@plt+0x2ea34>
   18fc0:	mov	r7, #0
   18fc4:	cmp	r7, #1
   18fc8:	beq	18a44 <bcmp@plt+0x6768>
   18fcc:	b	187c8 <bcmp@plt+0x64ec>
   18fd0:	ldr	r0, [pc, #264]	; 190e0 <bcmp@plt+0x6e04>
   18fd4:	ldr	r1, [pc, #264]	; 190e4 <bcmp@plt+0x6e08>
   18fd8:	ldr	r2, [pc, #264]	; 190e8 <bcmp@plt+0x6e0c>
   18fdc:	add	r0, pc, r0
   18fe0:	add	r1, pc, r1
   18fe4:	add	r2, pc, r2
   18fe8:	bl	44ad4 <bcmp@plt+0x327f8>
   18fec:	strdeq	lr, [r5], -ip
   18ff0:	andeq	lr, r5, r4, ror r0
   18ff4:			; <UNDEFINED> instruction: 0x0003f8b4
   18ff8:	andeq	lr, r5, r0, lsr r0
   18ffc:	andeq	pc, r3, lr, ror r7	; <UNPREDICTABLE>
   19000:	andeq	sp, r5, r4, lsl #24
   19004:	andeq	pc, r3, sp, ror #8
   19008:	andeq	sp, r5, r4, asr #30
   1900c:	andeq	pc, r3, sp, ror #15
   19010:	andeq	sp, r5, r0, lsr #25
   19014:	andeq	pc, r3, sp, ror r5	; <UNPREDICTABLE>
   19018:	andeq	sp, r5, r8, asr #19
   1901c:	strdeq	sp, [r5], -r8
   19020:	strdeq	pc, [r3], -sl
   19024:			; <UNDEFINED> instruction: 0x0005d8b8
   19028:	andeq	pc, r3, r3, asr #2
   1902c:	strdeq	pc, [r3], -r3
   19030:	andeq	sp, r5, r8, lsl sp
   19034:	andeq	pc, r3, r2, ror r6	; <UNPREDICTABLE>
   19038:	andeq	sp, r5, r0, lsr #29
   1903c:	andeq	pc, r3, r3, lsr r8	; <UNPREDICTABLE>
   19040:	muleq	r5, r0, fp
   19044:	andeq	pc, r3, r9, ror #10
   19048:	strdeq	r1, [r0], -r8
   1904c:	andeq	sp, r5, r4, ror #17
   19050:	andeq	sp, r5, r8, lsr #16
   19054:	andeq	sp, r5, r4, lsl #16
   19058:	muleq	r5, r8, ip
   1905c:	strdeq	sp, [r5], -r8
   19060:	andeq	pc, r3, r9, lsl #14
   19064:	andeq	sp, r5, ip, ror ip
   19068:	andeq	pc, r3, r1, ror r1	; <UNPREDICTABLE>
   1906c:			; <UNDEFINED> instruction: 0x0005ddbc
   19070:	andeq	pc, r3, r1, lsr #16
   19074:	andeq	sp, r5, r0, asr r8
   19078:	strdeq	pc, [r3], -r3
   1907c:	andeq	sp, r5, r4, asr #8
   19080:	andeq	lr, r3, r5, lsr #30
   19084:	andeq	sp, r5, r4, lsr #24
   19088:	andeq	pc, r3, r3, lsr #14
   1908c:	andeq	sp, r5, r0, lsl #16
   19090:	andeq	sp, r5, r8, ror #8
   19094:	andeq	lr, r3, fp, lsr #31
   19098:	andeq	sp, r5, r8, lsr #12
   1909c:	andeq	sp, r5, r4, asr #11
   190a0:	andeq	pc, r3, sp, asr #2
   190a4:	andeq	sp, r5, r4, lsl #9
   190a8:	andeq	sp, r5, r8, ror r5
   190ac:	muleq	r3, r0, r1
   190b0:			; <UNDEFINED> instruction: 0x00000dbc
   190b4:	andeq	sp, r5, r0, lsr #9
   190b8:			; <UNDEFINED> instruction: 0x0005d3b4
   190bc:			; <UNDEFINED> instruction: 0x0003efbe
   190c0:	muleq	r5, ip, sp
   190c4:	andeq	pc, r3, r4, lsl r5	; <UNPREDICTABLE>
   190c8:	andeq	sp, r5, r4, lsr #30
   190cc:	ldrdeq	pc, [r3], -r9
   190d0:			; <UNDEFINED> instruction: 0x0005dbb8
   190d4:	andeq	pc, r3, r6, lsr #7
   190d8:	andeq	sp, r5, ip, lsr r9
   190dc:	andeq	pc, r3, r6, asr r1	; <UNPREDICTABLE>
   190e0:	andeq	lr, r3, r7, ror #16
   190e4:	andeq	lr, r3, sl, ror r8
   190e8:	andeq	lr, r3, r4, lsl #17
   190ec:	push	{r4, r5, r6, r7, fp, lr}
   190f0:	add	fp, sp, #16
   190f4:	mov	r4, r0
   190f8:	mov	r7, r1
   190fc:	ldr	r0, [r0, #4]
   19100:	ldr	r1, [pc, #332]	; 19254 <bcmp@plt+0x6f78>
   19104:	ldr	r1, [pc, r1]
   19108:	cmp	r0, r1
   1910c:	bne	19238 <bcmp@plt+0x6f5c>
   19110:	ldr	r0, [r4, #48]	; 0x30
   19114:	mov	r1, r7
   19118:	mov	r6, r2
   1911c:	bl	49664 <bcmp@plt+0x37388>
   19120:	cmp	r0, #0
   19124:	beq	191fc <bcmp@plt+0x6f20>
   19128:	mov	r5, r0
   1912c:	ldr	r0, [r0, #8]
   19130:	ldr	r1, [r0, #4]
   19134:	cmp	r1, r0
   19138:	beq	19150 <bcmp@plt+0x6e74>
   1913c:	ldr	r2, [r1, #8]
   19140:	strb	r6, [r2, #4]
   19144:	ldr	r1, [r1, #4]
   19148:	cmp	r1, r0
   1914c:	bne	1913c <bcmp@plt+0x6e60>
   19150:	ldr	r0, [r5, #12]
   19154:	ldr	r1, [r0, #4]
   19158:	cmp	r1, r0
   1915c:	beq	19174 <bcmp@plt+0x6e98>
   19160:	ldr	r2, [r1, #8]
   19164:	strb	r6, [r2, #4]
   19168:	ldr	r1, [r1, #4]
   1916c:	cmp	r1, r0
   19170:	bne	19160 <bcmp@plt+0x6e84>
   19174:	ldrb	r0, [r5, #16]
   19178:	subs	r0, r0, #1
   1917c:	movwne	r0, #1
   19180:	strb	r0, [r5, #16]
   19184:	ldr	r0, [r5, #4]
   19188:	ldr	r7, [r0, #4]
   1918c:	cmp	r7, r0
   19190:	beq	191d4 <bcmp@plt+0x6ef8>
   19194:	ldr	r1, [r4, #36]	; 0x24
   19198:	ldr	r6, [r7, #8]
   1919c:	ldr	r0, [r4, #40]	; 0x28
   191a0:	ldr	r2, [r1, #24]
   191a4:	mov	r1, r6
   191a8:	blx	r2
   191ac:	mov	r0, r6
   191b0:	bl	4445c <bcmp@plt+0x32180>
   191b4:	mov	r1, r0
   191b8:	mov	r0, r4
   191bc:	mov	r2, #1
   191c0:	bl	16b5c <bcmp@plt+0x4880>
   191c4:	ldr	r7, [r7, #4]
   191c8:	ldr	r0, [r5, #4]
   191cc:	cmp	r7, r0
   191d0:	bne	19194 <bcmp@plt+0x6eb8>
   191d4:	ldr	r2, [r4, #36]	; 0x24
   191d8:	ldr	r0, [r4, #40]	; 0x28
   191dc:	ldr	r1, [r4, #64]	; 0x40
   191e0:	ldr	r2, [r2, #24]
   191e4:	blx	r2
   191e8:	mov	r0, r4
   191ec:	bl	16b68 <bcmp@plt+0x488c>
   191f0:	mov	r4, #1
   191f4:	mov	r0, r4
   191f8:	pop	{r4, r5, r6, r7, fp, pc}
   191fc:	ldr	r0, [pc, #84]	; 19258 <bcmp@plt+0x6f7c>
   19200:	mov	r4, #0
   19204:	ldr	r0, [pc, r0]
   19208:	ldr	r0, [r0]
   1920c:	cmp	r0, #2
   19210:	bge	1921c <bcmp@plt+0x6f40>
   19214:	mov	r0, r4
   19218:	pop	{r4, r5, r6, r7, fp, pc}
   1921c:	ldr	r1, [pc, #56]	; 1925c <bcmp@plt+0x6f80>
   19220:	mov	r0, #6
   19224:	mov	r2, r7
   19228:	add	r1, pc, r1
   1922c:	bl	40d10 <bcmp@plt+0x2ea34>
   19230:	mov	r0, r4
   19234:	pop	{r4, r5, r6, r7, fp, pc}
   19238:	ldr	r0, [pc, #32]	; 19260 <bcmp@plt+0x6f84>
   1923c:	ldr	r1, [pc, #32]	; 19264 <bcmp@plt+0x6f88>
   19240:	ldr	r2, [pc, #32]	; 19268 <bcmp@plt+0x6f8c>
   19244:	add	r0, pc, r0
   19248:	add	r1, pc, r1
   1924c:	add	r2, pc, r2
   19250:	bl	44ad4 <bcmp@plt+0x327f8>
   19254:	andeq	sp, r5, r8, lsr #4
   19258:	andeq	sp, r5, r4, lsl #3
   1925c:	andeq	lr, r3, sp, ror #27
   19260:	strdeq	lr, [r3], -pc	; <UNPREDICTABLE>
   19264:	andeq	lr, r3, r2, lsl r6
   19268:	andeq	lr, r3, ip, lsl r6
   1926c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19270:	add	fp, sp, #28
   19274:	sub	sp, sp, #12
   19278:	mov	r4, r0
   1927c:	mov	r7, r1
   19280:	ldr	r0, [r0, #4]
   19284:	ldr	r1, [pc, #860]	; 195e8 <bcmp@plt+0x730c>
   19288:	ldr	r1, [pc, r1]
   1928c:	cmp	r0, r1
   19290:	bne	195cc <bcmp@plt+0x72f0>
   19294:	ldr	r0, [r4, #48]	; 0x30
   19298:	mov	r1, r7
   1929c:	mov	r5, r3
   192a0:	mov	r8, r2
   192a4:	bl	49664 <bcmp@plt+0x37388>
   192a8:	cmp	r0, #0
   192ac:	beq	19374 <bcmp@plt+0x7098>
   192b0:	mov	r6, r0
   192b4:	mov	r0, r8
   192b8:	mov	r1, r5
   192bc:	bl	34da0 <bcmp@plt+0x22ac4>
   192c0:	mov	r9, #1
   192c4:	cmp	r0, #0
   192c8:	beq	195c0 <bcmp@plt+0x72e4>
   192cc:	ldr	r0, [r5, #24]
   192d0:	cmp	r0, #1
   192d4:	beq	193a4 <bcmp@plt+0x70c8>
   192d8:	cmp	r0, #0
   192dc:	bne	193d0 <bcmp@plt+0x70f4>
   192e0:	ldr	r0, [r8, #24]
   192e4:	str	r8, [sp]
   192e8:	mov	r8, #24
   192ec:	str	r6, [sp, #4]
   192f0:	cmp	r0, #2
   192f4:	mov	r0, #12
   192f8:	movweq	r0, #8
   192fc:	movweq	r8, #20
   19300:	ldr	sl, [r6, r0]
   19304:	ldr	r0, [sl, #4]
   19308:	cmp	r0, sl
   1930c:	beq	193fc <bcmp@plt+0x7120>
   19310:	ldr	r9, [pc, #732]	; 195f4 <bcmp@plt+0x7318>
   19314:	add	r9, pc, r9
   19318:	b	19328 <bcmp@plt+0x704c>
   1931c:	cmp	r5, sl
   19320:	mov	r0, r5
   19324:	beq	193fc <bcmp@plt+0x7120>
   19328:	ldmib	r0, {r5, r7}
   1932c:	ldr	r0, [r7]
   19330:	ldr	r0, [r0, #24]
   19334:	cmp	r0, #1
   19338:	beq	19348 <bcmp@plt+0x706c>
   1933c:	mov	r0, #2
   19340:	mov	r1, r9
   19344:	bl	40d10 <bcmp@plt+0x2ea34>
   19348:	ldr	r0, [r4, #64]	; 0x40
   1934c:	bl	443f4 <bcmp@plt+0x32118>
   19350:	mov	r1, r7
   19354:	mov	r6, r0
   19358:	bl	3b654 <bcmp@plt+0x29378>
   1935c:	cmp	r0, #0
   19360:	beq	1931c <bcmp@plt+0x7040>
   19364:	mov	r0, r6
   19368:	mov	r1, r7
   1936c:	bl	3b844 <bcmp@plt+0x29568>
   19370:	b	1931c <bcmp@plt+0x7040>
   19374:	ldr	r0, [pc, #624]	; 195ec <bcmp@plt+0x7310>
   19378:	mov	r9, #0
   1937c:	ldr	r0, [pc, r0]
   19380:	ldr	r0, [r0]
   19384:	cmp	r0, #2
   19388:	blt	195c0 <bcmp@plt+0x72e4>
   1938c:	ldr	r1, [pc, #604]	; 195f0 <bcmp@plt+0x7314>
   19390:	mov	r0, #6
   19394:	mov	r2, r7
   19398:	add	r1, pc, r1
   1939c:	bl	40d10 <bcmp@plt+0x2ea34>
   193a0:	b	195c0 <bcmp@plt+0x72e4>
   193a4:	mov	r0, r5
   193a8:	bl	34418 <bcmp@plt+0x2213c>
   193ac:	cmp	r0, #2
   193b0:	str	r5, [sp, #8]
   193b4:	beq	19420 <bcmp@plt+0x7144>
   193b8:	cmp	r0, #10
   193bc:	bne	193d0 <bcmp@plt+0x70f4>
   193c0:	mov	r5, #24
   193c4:	mov	r0, #12
   193c8:	str	r8, [sp]
   193cc:	b	1942c <bcmp@plt+0x7150>
   193d0:	ldr	r0, [pc, #552]	; 19600 <bcmp@plt+0x7324>
   193d4:	mov	r9, #0
   193d8:	ldr	r0, [pc, r0]
   193dc:	ldr	r0, [r0]
   193e0:	cmp	r0, #2
   193e4:	blt	195c0 <bcmp@plt+0x72e4>
   193e8:	ldr	r1, [pc, #532]	; 19604 <bcmp@plt+0x7328>
   193ec:	mov	r0, #6
   193f0:	add	r1, pc, r1
   193f4:	bl	40d10 <bcmp@plt+0x2ea34>
   193f8:	b	195c0 <bcmp@plt+0x72e4>
   193fc:	ldr	r6, [sp, #4]
   19400:	mov	r9, #1
   19404:	ldr	r0, [r6, r8]
   19408:	cmp	r0, #0
   1940c:	bne	195a4 <bcmp@plt+0x72c8>
   19410:	ldr	r0, [sp]
   19414:	bl	34af8 <bcmp@plt+0x2281c>
   19418:	str	r0, [r6, r8]
   1941c:	b	195a4 <bcmp@plt+0x72c8>
   19420:	str	r8, [sp]
   19424:	mov	r5, #20
   19428:	mov	r0, #8
   1942c:	ldr	r7, [r6, r0]
   19430:	str	r6, [sp, #4]
   19434:	ldr	r8, [r7, #4]
   19438:	cmp	r8, r7
   1943c:	beq	19530 <bcmp@plt+0x7254>
   19440:	mov	r6, r4
   19444:	b	19470 <bcmp@plt+0x7194>
   19448:	ldr	r1, [pc, #440]	; 19608 <bcmp@plt+0x732c>
   1944c:	mov	r0, #2
   19450:	add	r1, pc, r1
   19454:	bl	40d10 <bcmp@plt+0x2ea34>
   19458:	ldr	r1, [sp, #8]
   1945c:	mov	r0, r9
   19460:	bl	3ace0 <bcmp@plt+0x28a04>
   19464:	cmp	r8, r7
   19468:	mov	r4, r6
   1946c:	beq	19530 <bcmp@plt+0x7254>
   19470:	mov	r0, r8
   19474:	ldr	r8, [r8, #4]
   19478:	ldr	r9, [r0, #8]
   1947c:	ldr	r0, [r9]
   19480:	ldr	r0, [r0, #24]
   19484:	cmp	r0, #1
   19488:	beq	19458 <bcmp@plt+0x717c>
   1948c:	cmp	r0, #0
   19490:	bne	19448 <bcmp@plt+0x716c>
   19494:	ldr	r0, [r4, #64]	; 0x40
   19498:	bl	443f4 <bcmp@plt+0x32118>
   1949c:	mov	r1, r9
   194a0:	mov	sl, r0
   194a4:	bl	3b654 <bcmp@plt+0x29378>
   194a8:	cmp	r0, #0
   194ac:	beq	19464 <bcmp@plt+0x7188>
   194b0:	ldr	r4, [sp, #8]
   194b4:	mov	r0, sl
   194b8:	mov	r1, r4
   194bc:	bl	3b368 <bcmp@plt+0x2908c>
   194c0:	cmp	r0, #0
   194c4:	beq	1951c <bcmp@plt+0x7240>
   194c8:	ldr	r0, [pc, #296]	; 195f8 <bcmp@plt+0x731c>
   194cc:	ldr	r0, [pc, r0]
   194d0:	ldr	r0, [r0]
   194d4:	cmp	r0, #2
   194d8:	blt	194ec <bcmp@plt+0x7210>
   194dc:	ldr	r1, [pc, #280]	; 195fc <bcmp@plt+0x7320>
   194e0:	mov	r0, #6
   194e4:	add	r1, pc, r1
   194e8:	bl	40d10 <bcmp@plt+0x2ea34>
   194ec:	mov	r0, sl
   194f0:	mov	r1, #0
   194f4:	mov	r2, #0
   194f8:	bl	3b54c <bcmp@plt+0x29270>
   194fc:	mov	r4, r0
   19500:	ldr	r0, [r6, #48]	; 0x30
   19504:	mov	r1, r9
   19508:	bl	3f220 <bcmp@plt+0x2cf44>
   1950c:	mov	r0, r9
   19510:	mov	r1, r4
   19514:	bl	3e29c <bcmp@plt+0x2bfc0>
   19518:	b	19464 <bcmp@plt+0x7188>
   1951c:	mov	r0, sl
   19520:	mov	r1, r9
   19524:	mov	r2, r4
   19528:	bl	3b72c <bcmp@plt+0x29450>
   1952c:	b	19464 <bcmp@plt+0x7188>
   19530:	ldr	r6, [sp, #4]
   19534:	mov	r7, r5
   19538:	ldr	r0, [r6, r5]
   1953c:	cmp	r0, #0
   19540:	beq	1956c <bcmp@plt+0x7290>
   19544:	ldr	r5, [sp, #8]
   19548:	mov	r1, r5
   1954c:	bl	34da0 <bcmp@plt+0x22ac4>
   19550:	cmp	r0, #0
   19554:	mov	r9, #1
   19558:	bne	19594 <bcmp@plt+0x72b8>
   1955c:	ldr	r0, [r6, r7]
   19560:	bl	340dc <bcmp@plt+0x21e00>
   19564:	mov	r0, #0
   19568:	b	19590 <bcmp@plt+0x72b4>
   1956c:	ldr	r0, [sp]
   19570:	ldr	r5, [sp, #8]
   19574:	mov	r9, #1
   19578:	cmp	r0, #0
   1957c:	beq	19588 <bcmp@plt+0x72ac>
   19580:	bl	34af8 <bcmp@plt+0x2281c>
   19584:	b	19590 <bcmp@plt+0x72b4>
   19588:	mov	r0, #0
   1958c:	bl	34018 <bcmp@plt+0x21d3c>
   19590:	str	r0, [r6, r7]
   19594:	ldr	r0, [r4, #64]	; 0x40
   19598:	bl	443f4 <bcmp@plt+0x32118>
   1959c:	mov	r1, r5
   195a0:	bl	3b6d8 <bcmp@plt+0x293fc>
   195a4:	ldr	r2, [r4, #36]	; 0x24
   195a8:	ldr	r0, [r4, #40]	; 0x28
   195ac:	ldr	r1, [r4, #64]	; 0x40
   195b0:	ldr	r2, [r2, #24]
   195b4:	blx	r2
   195b8:	mov	r0, r4
   195bc:	bl	16b68 <bcmp@plt+0x488c>
   195c0:	mov	r0, r9
   195c4:	sub	sp, fp, #28
   195c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   195cc:	ldr	r0, [pc, #56]	; 1960c <bcmp@plt+0x7330>
   195d0:	ldr	r1, [pc, #56]	; 19610 <bcmp@plt+0x7334>
   195d4:	ldr	r2, [pc, #56]	; 19614 <bcmp@plt+0x7338>
   195d8:	add	r0, pc, r0
   195dc:	add	r1, pc, r1
   195e0:	add	r2, pc, r2
   195e4:	bl	44ad4 <bcmp@plt+0x327f8>
   195e8:	andeq	sp, r5, r4, lsr #1
   195ec:	andeq	sp, r5, ip
   195f0:			; <UNDEFINED> instruction: 0x0003e3b6
   195f4:	andeq	lr, r3, r6, lsl #9
   195f8:			; <UNDEFINED> instruction: 0x0005cebc
   195fc:	andeq	lr, r3, fp, lsl r3
   19600:			; <UNDEFINED> instruction: 0x0005cfb0
   19604:	ldrdeq	lr, [r3], -sl
   19608:	andeq	lr, r3, sl, asr #6
   1960c:	andeq	lr, r3, fp, ror #4
   19610:	andeq	lr, r3, lr, ror r2
   19614:	andeq	lr, r3, r8, lsl #5
   19618:	mov	r0, #1
   1961c:	bx	lr
   19620:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19624:	add	fp, sp, #28
   19628:	sub	sp, sp, #12
   1962c:	mov	r5, r0
   19630:	mov	r8, r1
   19634:	ldr	r0, [r0, #4]
   19638:	ldr	r1, [pc, #424]	; 197e8 <bcmp@plt+0x750c>
   1963c:	ldr	r1, [pc, r1]
   19640:	cmp	r0, r1
   19644:	bne	197cc <bcmp@plt+0x74f0>
   19648:	bl	30de8 <bcmp@plt+0x1eb0c>
   1964c:	mov	r4, r0
   19650:	cmp	r0, #0
   19654:	beq	1968c <bcmp@plt+0x73b0>
   19658:	ldr	r0, [r8, #64]	; 0x40
   1965c:	ldr	r9, [r5, #64]	; 0x40
   19660:	cmp	r0, #0
   19664:	beq	196a0 <bcmp@plt+0x73c4>
   19668:	mov	r1, r8
   1966c:	mov	r2, #32
   19670:	bl	398f0 <bcmp@plt+0x27614>
   19674:	mov	r6, r0
   19678:	ldr	r0, [r8, #64]	; 0x40
   1967c:	add	r1, r8, #28
   19680:	mov	r2, #32
   19684:	bl	398f0 <bcmp@plt+0x27614>
   19688:	b	196b4 <bcmp@plt+0x73d8>
   1968c:	ldr	r1, [pc, #344]	; 197ec <bcmp@plt+0x7510>
   19690:	mov	r0, #3
   19694:	add	r1, pc, r1
   19698:	bl	40d10 <bcmp@plt+0x2ea34>
   1969c:	b	197c0 <bcmp@plt+0x74e4>
   196a0:	mov	r0, r8
   196a4:	bl	34af8 <bcmp@plt+0x2281c>
   196a8:	mov	r6, r0
   196ac:	add	r0, r8, #28
   196b0:	bl	34af8 <bcmp@plt+0x2281c>
   196b4:	mov	sl, r0
   196b8:	ldr	r0, [r5, #32]
   196bc:	mov	r1, sl
   196c0:	bl	17ad4 <bcmp@plt+0x57f8>
   196c4:	cmp	r0, #0
   196c8:	str	r9, [sp, #8]
   196cc:	beq	19720 <bcmp@plt+0x7444>
   196d0:	mov	r7, r0
   196d4:	bl	433c0 <bcmp@plt+0x310e4>
   196d8:	bl	34af8 <bcmp@plt+0x2281c>
   196dc:	str	r0, [r4]
   196e0:	ldrb	r0, [r7, #8]
   196e4:	cmp	r0, #0
   196e8:	bne	19780 <bcmp@plt+0x74a4>
   196ec:	ldr	r0, [pc, #260]	; 197f8 <bcmp@plt+0x751c>
   196f0:	ldr	r0, [pc, r0]
   196f4:	ldr	r0, [r0]
   196f8:	cmp	r0, #2
   196fc:	blt	19780 <bcmp@plt+0x74a4>
   19700:	mov	r0, sl
   19704:	bl	342fc <bcmp@plt+0x22020>
   19708:	ldr	r1, [pc, #236]	; 197fc <bcmp@plt+0x7520>
   1970c:	mov	r2, r0
   19710:	mov	r0, #6
   19714:	add	r1, pc, r1
   19718:	bl	40d10 <bcmp@plt+0x2ea34>
   1971c:	b	19780 <bcmp@plt+0x74a4>
   19720:	ldr	r0, [pc, #200]	; 197f0 <bcmp@plt+0x7514>
   19724:	add	r7, r5, #12
   19728:	ldr	r0, [pc, r0]
   1972c:	ldr	r0, [r0]
   19730:	cmp	r0, #1
   19734:	blt	19754 <bcmp@plt+0x7478>
   19738:	mov	r0, sl
   1973c:	bl	342fc <bcmp@plt+0x22020>
   19740:	ldr	r1, [pc, #172]	; 197f4 <bcmp@plt+0x7518>
   19744:	mov	r2, r0
   19748:	mov	r0, #5
   1974c:	add	r1, pc, r1
   19750:	bl	40d10 <bcmp@plt+0x2ea34>
   19754:	mov	r0, r7
   19758:	mov	r1, sl
   1975c:	mov	r2, r6
   19760:	bl	1b498 <bcmp@plt+0x91bc>
   19764:	ldr	r0, [r5, #32]
   19768:	mov	r1, sl
   1976c:	bl	17ad4 <bcmp@plt+0x57f8>
   19770:	mov	r7, r0
   19774:	bl	433c0 <bcmp@plt+0x310e4>
   19778:	bl	34af8 <bcmp@plt+0x2281c>
   1977c:	str	r0, [r4]
   19780:	ldr	r1, [r5, #36]	; 0x24
   19784:	mov	r9, r6
   19788:	ldr	r0, [r5, #40]	; 0x28
   1978c:	mov	r2, r7
   19790:	mov	r3, #0
   19794:	ldr	r6, [r1, #32]
   19798:	ldr	r1, [sp, #8]
   1979c:	str	r8, [sp]
   197a0:	str	r4, [sp, #4]
   197a4:	blx	r6
   197a8:	ldr	r0, [r5, #52]	; 0x34
   197ac:	str	r0, [r4, #12]
   197b0:	mov	r0, r9
   197b4:	bl	340dc <bcmp@plt+0x21e00>
   197b8:	mov	r0, sl
   197bc:	bl	340dc <bcmp@plt+0x21e00>
   197c0:	mov	r0, r4
   197c4:	sub	sp, fp, #28
   197c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   197cc:	ldr	r0, [pc, #44]	; 19800 <bcmp@plt+0x7524>
   197d0:	ldr	r1, [pc, #44]	; 19804 <bcmp@plt+0x7528>
   197d4:	ldr	r2, [pc, #44]	; 19808 <bcmp@plt+0x752c>
   197d8:	add	r0, pc, r0
   197dc:	add	r1, pc, r1
   197e0:	add	r2, pc, r2
   197e4:	bl	44ad4 <bcmp@plt+0x327f8>
   197e8:	strdeq	ip, [r5], -r0
   197ec:	andeq	lr, r3, pc, asr #19
   197f0:	andeq	ip, r5, r0, ror #24
   197f4:	andeq	lr, r3, r1, asr r9
   197f8:	muleq	r5, r8, ip
   197fc:			; <UNDEFINED> instruction: 0x0003e9b7
   19800:	andeq	lr, r3, fp, rrx
   19804:	andeq	lr, r3, lr, ror r0
   19808:	andeq	lr, r3, r8, lsl #1
   1980c:	push	{fp, lr}
   19810:	mov	fp, sp
   19814:	ldr	r1, [r0, #4]
   19818:	ldr	r2, [pc, #36]	; 19844 <bcmp@plt+0x7568>
   1981c:	ldr	r2, [pc, r2]
   19820:	cmp	r1, r2
   19824:	popeq	{fp, pc}
   19828:	ldr	r0, [pc, #24]	; 19848 <bcmp@plt+0x756c>
   1982c:	ldr	r1, [pc, #24]	; 1984c <bcmp@plt+0x7570>
   19830:	ldr	r2, [pc, #24]	; 19850 <bcmp@plt+0x7574>
   19834:	add	r0, pc, r0
   19838:	add	r1, pc, r1
   1983c:	add	r2, pc, r2
   19840:	bl	44ad4 <bcmp@plt+0x327f8>
   19844:	andeq	ip, r5, r0, lsl fp
   19848:	andeq	lr, r3, pc
   1984c:	andeq	lr, r3, r2, lsr #32
   19850:	andeq	lr, r3, ip, lsr #32
   19854:	push	{r4, r5, fp, lr}
   19858:	add	fp, sp, #8
   1985c:	mov	r5, r0
   19860:	bl	4a28c <bcmp@plt+0x37fb0>
   19864:	mov	r4, r0
   19868:	mov	r0, r5
   1986c:	bl	4a294 <bcmp@plt+0x37fb8>
   19870:	ldr	r5, [r0]
   19874:	ldr	r1, [r0, #4]
   19878:	mov	r0, r5
   1987c:	bl	4421c <bcmp@plt+0x31f40>
   19880:	ldr	r0, [r5, #4]
   19884:	ldrh	r0, [r0, #28]
   19888:	cmp	r0, #0
   1988c:	beq	198b0 <bcmp@plt+0x75d4>
   19890:	mov	r0, r5
   19894:	bl	433c0 <bcmp@plt+0x310e4>
   19898:	mov	r1, r0
   1989c:	mov	r0, r4
   198a0:	mov	r2, #0
   198a4:	bl	16b5c <bcmp@plt+0x4880>
   198a8:	mov	r0, #1
   198ac:	pop	{r4, r5, fp, pc}
   198b0:	ldr	r0, [pc, #64]	; 198f8 <bcmp@plt+0x761c>
   198b4:	ldr	r0, [pc, r0]
   198b8:	ldr	r0, [r0]
   198bc:	cmp	r0, #1
   198c0:	blt	198e4 <bcmp@plt+0x7608>
   198c4:	mov	r0, r5
   198c8:	bl	433c0 <bcmp@plt+0x310e4>
   198cc:	bl	342fc <bcmp@plt+0x22020>
   198d0:	ldr	r1, [pc, #36]	; 198fc <bcmp@plt+0x7620>
   198d4:	mov	r2, r0
   198d8:	mov	r0, #5
   198dc:	add	r1, pc, r1
   198e0:	bl	40d10 <bcmp@plt+0x2ea34>
   198e4:	add	r0, r4, #12
   198e8:	mov	r1, r5
   198ec:	bl	1a13c <bcmp@plt+0x7e60>
   198f0:	mov	r0, #1
   198f4:	pop	{r4, r5, fp, pc}
   198f8:	ldrdeq	ip, [r5], -r4
   198fc:	andeq	sp, r3, pc, lsr #31
   19900:	push	{fp, lr}
   19904:	mov	fp, sp
   19908:	bl	4a294 <bcmp@plt+0x37fb8>
   1990c:	ldr	r1, [pc, #28]	; 19930 <bcmp@plt+0x7654>
   19910:	ldr	r1, [pc, r1]
   19914:	ldr	r1, [r1]
   19918:	ldr	r2, [pc, #20]	; 19934 <bcmp@plt+0x7658>
   1991c:	ldr	r2, [pc, r2]
   19920:	ldr	r2, [r2]
   19924:	bl	4a52c <bcmp@plt+0x38250>
   19928:	mov	r0, #1
   1992c:	pop	{fp, pc}
   19930:	andeq	ip, r5, r8, lsl #18
   19934:	strdeq	ip, [r5], -r0
   19938:	push	{r4, r5, r6, sl, fp, lr}
   1993c:	add	fp, sp, #16
   19940:	ldr	r6, [r0, #68]	; 0x44
   19944:	mov	r0, r2
   19948:	mov	r5, r2
   1994c:	mov	r4, r1
   19950:	bl	342fc <bcmp@plt+0x22020>
   19954:	mov	r1, r0
   19958:	mov	r0, r6
   1995c:	bl	49664 <bcmp@plt+0x37388>
   19960:	cmp	r0, #0
   19964:	beq	199d4 <bcmp@plt+0x76f8>
   19968:	mov	r6, r0
   1996c:	mov	r0, r4
   19970:	bl	33ccc <bcmp@plt+0x219f0>
   19974:	mov	r5, r0
   19978:	mov	r0, r4
   1997c:	bl	31b10 <bcmp@plt+0x1f834>
   19980:	cmp	r0, #1
   19984:	bne	199c8 <bcmp@plt+0x76ec>
   19988:	ldr	r2, [r6, #4]
   1998c:	mov	r0, r4
   19990:	mov	r1, r5
   19994:	bl	33b18 <bcmp@plt+0x2183c>
   19998:	mov	r4, #1
   1999c:	cmp	r0, #1
   199a0:	beq	19a08 <bcmp@plt+0x772c>
   199a4:	ldr	r0, [pc, #108]	; 19a18 <bcmp@plt+0x773c>
   199a8:	ldr	r0, [pc, r0]
   199ac:	ldr	r0, [r0]
   199b0:	cmp	r0, #1
   199b4:	blt	199c8 <bcmp@plt+0x76ec>
   199b8:	ldr	r1, [pc, #92]	; 19a1c <bcmp@plt+0x7740>
   199bc:	mov	r0, #5
   199c0:	add	r1, pc, r1
   199c4:	bl	40d10 <bcmp@plt+0x2ea34>
   199c8:	mov	r4, #0
   199cc:	mov	r0, r4
   199d0:	pop	{r4, r5, r6, sl, fp, pc}
   199d4:	ldr	r0, [pc, #52]	; 19a10 <bcmp@plt+0x7734>
   199d8:	mov	r4, #0
   199dc:	ldr	r0, [pc, r0]
   199e0:	ldr	r0, [r0]
   199e4:	cmp	r0, #1
   199e8:	blt	19a08 <bcmp@plt+0x772c>
   199ec:	mov	r0, r5
   199f0:	bl	342fc <bcmp@plt+0x22020>
   199f4:	ldr	r1, [pc, #24]	; 19a14 <bcmp@plt+0x7738>
   199f8:	mov	r2, r0
   199fc:	mov	r0, #5
   19a00:	add	r1, pc, r1
   19a04:	bl	40d10 <bcmp@plt+0x2ea34>
   19a08:	mov	r0, r4
   19a0c:	pop	{r4, r5, r6, sl, fp, pc}
   19a10:	andeq	ip, r5, ip, lsr #19
   19a14:	andeq	sp, r3, r5, lsr #29
   19a18:	andeq	ip, r5, r0, ror #19
   19a1c:	andeq	sp, r3, r5, lsl pc
   19a20:	push	{r4, r5, r6, r7, fp, lr}
   19a24:	add	fp, sp, #16
   19a28:	mov	r7, r0
   19a2c:	mov	r0, #16
   19a30:	mov	r4, r2
   19a34:	mov	r6, r1
   19a38:	bl	44994 <bcmp@plt+0x326b8>
   19a3c:	cmp	r0, #0
   19a40:	beq	19a6c <bcmp@plt+0x7790>
   19a44:	mov	r5, r0
   19a48:	mov	r0, r7
   19a4c:	bl	34af8 <bcmp@plt+0x2281c>
   19a50:	str	r0, [r5]
   19a54:	mov	r0, r6
   19a58:	bl	12030 <strdup@plt>
   19a5c:	mov	r1, #1
   19a60:	stmib	r5, {r0, r1, r4}
   19a64:	mov	r0, r5
   19a68:	pop	{r4, r5, r6, r7, fp, pc}
   19a6c:	ldr	r1, [pc, #20]	; 19a88 <bcmp@plt+0x77ac>
   19a70:	mov	r0, #3
   19a74:	add	r1, pc, r1
   19a78:	bl	40d10 <bcmp@plt+0x2ea34>
   19a7c:	mov	r5, #0
   19a80:	mov	r0, r5
   19a84:	pop	{r4, r5, r6, r7, fp, pc}
   19a88:	andeq	sp, r3, r7, lsl #29
   19a8c:	push	{r4, sl, fp, lr}
   19a90:	add	fp, sp, #8
   19a94:	mov	r4, r0
   19a98:	ldr	r0, [r0]
   19a9c:	bl	340dc <bcmp@plt+0x21e00>
   19aa0:	ldr	r0, [r4, #4]
   19aa4:	bl	11f10 <free@plt>
   19aa8:	mov	r0, r4
   19aac:	pop	{r4, sl, fp, lr}
   19ab0:	b	11f10 <free@plt>
   19ab4:	push	{r4, r5, r6, r7, fp, lr}
   19ab8:	add	fp, sp, #16
   19abc:	cmp	r0, #0
   19ac0:	beq	19b70 <bcmp@plt+0x7894>
   19ac4:	ldr	r4, [pc, #216]	; 19ba4 <bcmp@plt+0x78c8>
   19ac8:	mov	r5, r0
   19acc:	mov	r0, #0
   19ad0:	add	r4, pc, r4
   19ad4:	strb	r0, [r4]
   19ad8:	mov	r0, r4
   19adc:	bl	1203c <strlen@plt>
   19ae0:	mov	r6, r0
   19ae4:	add	r7, r4, r0
   19ae8:	ldr	r0, [r5]
   19aec:	bl	342fc <bcmp@plt+0x22020>
   19af0:	ldr	r2, [pc, #176]	; 19ba8 <bcmp@plt+0x78cc>
   19af4:	mov	r3, r0
   19af8:	rsb	r1, r6, #500	; 0x1f4
   19afc:	mov	r0, r7
   19b00:	add	r2, pc, r2
   19b04:	bl	120a8 <snprintf@plt>
   19b08:	mov	r0, r4
   19b0c:	bl	1203c <strlen@plt>
   19b10:	ldr	r2, [pc, #148]	; 19bac <bcmp@plt+0x78d0>
   19b14:	add	r3, r4, r0
   19b18:	rsb	r1, r0, #500	; 0x1f4
   19b1c:	mov	r0, r3
   19b20:	add	r2, pc, r2
   19b24:	bl	120a8 <snprintf@plt>
   19b28:	mov	r0, r4
   19b2c:	bl	1203c <strlen@plt>
   19b30:	ldr	r1, [r5, #12]
   19b34:	ldr	r2, [pc, #116]	; 19bb0 <bcmp@plt+0x78d4>
   19b38:	ldr	r3, [pc, #116]	; 19bb4 <bcmp@plt+0x78d8>
   19b3c:	add	r7, r4, r0
   19b40:	cmp	r1, #0
   19b44:	add	r2, pc, r2
   19b48:	add	r3, pc, r3
   19b4c:	rsb	r1, r0, #500	; 0x1f4
   19b50:	mov	r0, r7
   19b54:	moveq	r3, r2
   19b58:	ldr	r2, [pc, #88]	; 19bb8 <bcmp@plt+0x78dc>
   19b5c:	add	r2, pc, r2
   19b60:	bl	120a8 <snprintf@plt>
   19b64:	ldr	r0, [pc, #80]	; 19bbc <bcmp@plt+0x78e0>
   19b68:	add	r0, pc, r0
   19b6c:	pop	{r4, r5, r6, r7, fp, pc}
   19b70:	ldr	r0, [pc, #36]	; 19b9c <bcmp@plt+0x78c0>
   19b74:	movw	r1, #19532	; 0x4c4c
   19b78:	movt	r1, #95	; 0x5f
   19b7c:	add	r0, pc, r0
   19b80:	str	r1, [r0, #3]
   19b84:	movw	r1, #20063	; 0x4e5f
   19b88:	movt	r1, #19541	; 0x4c55
   19b8c:	str	r1, [r0]
   19b90:	ldr	r0, [pc, #8]	; 19ba0 <bcmp@plt+0x78c4>
   19b94:	add	r0, pc, r0
   19b98:	pop	{r4, r5, r6, r7, fp, pc}
   19b9c:	andeq	pc, r5, ip, ror r0	; <UNPREDICTABLE>
   19ba0:	andeq	pc, r5, r4, rrx
   19ba4:	andeq	pc, r5, r8, lsr #2
   19ba8:	andeq	sp, r3, pc, asr #28
   19bac:	andeq	sp, r3, sp, lsr lr
   19bb0:	andeq	sp, r3, sp, lsr lr
   19bb4:	andeq	sp, r3, sp, lsr lr
   19bb8:	andeq	sp, r3, pc, lsl #28
   19bbc:	muleq	r5, r0, r0
   19bc0:	mov	r0, #72	; 0x48
   19bc4:	b	44994 <bcmp@plt+0x326b8>
   19bc8:	push	{r4, sl, fp, lr}
   19bcc:	add	fp, sp, #8
   19bd0:	mov	r4, r0
   19bd4:	ldr	r0, [r0, #4]
   19bd8:	bl	340dc <bcmp@plt+0x21e00>
   19bdc:	ldr	r0, [r4]
   19be0:	bl	340dc <bcmp@plt+0x21e00>
   19be4:	ldr	r0, [r4, #8]
   19be8:	bl	340dc <bcmp@plt+0x21e00>
   19bec:	ldr	r0, [r4, #12]
   19bf0:	bl	340dc <bcmp@plt+0x21e00>
   19bf4:	mov	r0, r4
   19bf8:	pop	{r4, sl, fp, lr}
   19bfc:	b	11f10 <free@plt>
   19c00:	b	11f10 <free@plt>
   19c04:	push	{r4, sl, fp, lr}
   19c08:	add	fp, sp, #8
   19c0c:	mov	r4, r0
   19c10:	bl	17a34 <bcmp@plt+0x5758>
   19c14:	str	r0, [r4, #20]
   19c18:	ldr	r0, [pc, #88]	; 19c78 <bcmp@plt+0x799c>
   19c1c:	ldr	r0, [pc, r0]
   19c20:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   19c24:	str	r0, [r4, #32]
   19c28:	ldr	r0, [pc, #76]	; 19c7c <bcmp@plt+0x79a0>
   19c2c:	ldr	r0, [pc, r0]
   19c30:	bl	49148 <bcmp@plt+0x36e6c>
   19c34:	str	r0, [r4, #36]	; 0x24
   19c38:	mov	r1, r0
   19c3c:	mov	r0, #0
   19c40:	ldr	r2, [r4, #20]
   19c44:	cmp	r2, #0
   19c48:	beq	19c5c <bcmp@plt+0x7980>
   19c4c:	cmp	r1, #0
   19c50:	ldrne	r1, [r4, #32]
   19c54:	cmpne	r1, #0
   19c58:	bne	19c60 <bcmp@plt+0x7984>
   19c5c:	pop	{r4, sl, fp, pc}
   19c60:	ldr	r0, [pc, #24]	; 19c80 <bcmp@plt+0x79a4>
   19c64:	ldr	r0, [pc, r0]
   19c68:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   19c6c:	str	r0, [r4, #48]	; 0x30
   19c70:	mov	r0, #1
   19c74:	pop	{r4, sl, fp, pc}
   19c78:	ldrdeq	ip, [r5], -r4
   19c7c:	andeq	ip, r5, r4, asr r7
   19c80:	andeq	ip, r5, ip, lsl #11
   19c84:	cmp	r0, #0
   19c88:	bxeq	lr
   19c8c:	push	{r4, sl, fp, lr}
   19c90:	add	fp, sp, #8
   19c94:	mov	r4, r0
   19c98:	ldr	r0, [r0, #36]	; 0x24
   19c9c:	bl	49794 <bcmp@plt+0x374b8>
   19ca0:	ldr	r0, [r4, #20]
   19ca4:	bl	17a98 <bcmp@plt+0x57bc>
   19ca8:	ldr	r0, [r4, #32]
   19cac:	bl	3e398 <bcmp@plt+0x2c0bc>
   19cb0:	ldr	r0, [r4, #28]
   19cb4:	cmp	r0, #0
   19cb8:	beq	19cc8 <bcmp@plt+0x79ec>
   19cbc:	ldr	r1, [r4, #24]
   19cc0:	ldr	r1, [r1, #4]
   19cc4:	blx	r1
   19cc8:	ldr	r0, [r4, #48]	; 0x30
   19ccc:	pop	{r4, sl, fp, lr}
   19cd0:	b	3e398 <bcmp@plt+0x2c0bc>
   19cd4:	bx	lr
   19cd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19cdc:	add	fp, sp, #28
   19ce0:	sub	sp, sp, #60	; 0x3c
   19ce4:	mov	r3, #28
   19ce8:	mov	r9, r2
   19cec:	add	r2, r1, #16
   19cf0:	mov	r4, r0
   19cf4:	add	r0, sp, #8
   19cf8:	vld1.32	{d16-d17}, [r1], r3
   19cfc:	vld1.32	{d18-d19}, [r2]
   19d00:	add	r2, r0, #16
   19d04:	vld1.32	{d20-d21}, [r1]
   19d08:	mov	r1, r0
   19d0c:	vst1.64	{d16-d17}, [r1], r3
   19d10:	vst1.64	{d18-d19}, [r2]
   19d14:	vst1.32	{d20-d21}, [r1]
   19d18:	bl	32520 <bcmp@plt+0x20244>
   19d1c:	mov	r7, r0
   19d20:	ldr	r3, [r0, #8]
   19d24:	mov	r6, r0
   19d28:	ldr	r2, [r7, #4]!
   19d2c:	ldr	r5, [pc, #968]	; 1a0fc <bcmp@plt+0x7e20>
   19d30:	ldr	r5, [pc, r5]
   19d34:	ldr	r0, [r5]
   19d38:	bl	45018 <bcmp@plt+0x32d3c>
   19d3c:	cmp	r0, #0
   19d40:	beq	19d94 <bcmp@plt+0x7ab8>
   19d44:	bl	452f0 <bcmp@plt+0x33014>
   19d48:	mov	sl, r0
   19d4c:	ldrb	r0, [r6]
   19d50:	tst	r0, #8
   19d54:	bne	19dd4 <bcmp@plt+0x7af8>
   19d58:	mov	r0, sl
   19d5c:	bl	4a294 <bcmp@plt+0x37fb8>
   19d60:	ldrb	r9, [r6, #3]
   19d64:	ldr	r6, [r0]
   19d68:	ldrb	r8, [r6, #8]
   19d6c:	cmp	r8, #0
   19d70:	beq	19e44 <bcmp@plt+0x7b68>
   19d74:	cmp	r9, #2
   19d78:	bcc	19d8c <bcmp@plt+0x7ab0>
   19d7c:	ldr	r1, [pc, #900]	; 1a108 <bcmp@plt+0x7e2c>
   19d80:	mov	r0, #4
   19d84:	add	r1, pc, r1
   19d88:	bl	40d10 <bcmp@plt+0x2ea34>
   19d8c:	mov	r9, #1
   19d90:	b	19e80 <bcmp@plt+0x7ba4>
   19d94:	ldr	r0, [pc, #868]	; 1a100 <bcmp@plt+0x7e24>
   19d98:	mov	r4, #0
   19d9c:	ldr	r0, [pc, r0]
   19da0:	ldr	r0, [r0]
   19da4:	cmp	r0, #2
   19da8:	blt	1a050 <bcmp@plt+0x7d74>
   19dac:	ldr	r0, [r7]
   19db0:	ldr	r1, [r7, #4]
   19db4:	bl	44b6c <bcmp@plt+0x32890>
   19db8:	mov	r3, r1
   19dbc:	ldr	r1, [pc, #832]	; 1a104 <bcmp@plt+0x7e28>
   19dc0:	mov	r2, r0
   19dc4:	mov	r0, #6
   19dc8:	add	r1, pc, r1
   19dcc:	bl	40d10 <bcmp@plt+0x2ea34>
   19dd0:	b	1a050 <bcmp@plt+0x7d74>
   19dd4:	ldrb	r0, [r6, #3]
   19dd8:	ldr	r8, [pc, #844]	; 1a12c <bcmp@plt+0x7e50>
   19ddc:	ldr	r8, [pc, r8]
   19de0:	cmp	r0, #2
   19de4:	bcc	19e04 <bcmp@plt+0x7b28>
   19de8:	ldr	r0, [r8]
   19dec:	cmp	r0, #1
   19df0:	blt	19e04 <bcmp@plt+0x7b28>
   19df4:	ldr	r1, [pc, #820]	; 1a130 <bcmp@plt+0x7e54>
   19df8:	mov	r0, #5
   19dfc:	add	r1, pc, r1
   19e00:	bl	40d10 <bcmp@plt+0x2ea34>
   19e04:	bl	3ad10 <bcmp@plt+0x28a34>
   19e08:	mov	r7, r0
   19e0c:	add	r0, sp, #8
   19e10:	sub	r2, fp, #32
   19e14:	mov	r1, r7
   19e18:	bl	3210c <bcmp@plt+0x1fe30>
   19e1c:	cmp	r0, #1
   19e20:	bne	1a03c <bcmp@plt+0x7d60>
   19e24:	mov	r0, r7
   19e28:	bl	3b960 <bcmp@plt+0x29684>
   19e2c:	cmp	r0, #0
   19e30:	beq	1a05c <bcmp@plt+0x7d80>
   19e34:	ldr	r0, [r8]
   19e38:	cmp	r0, #1
   19e3c:	bge	1a02c <bcmp@plt+0x7d50>
   19e40:	b	1a03c <bcmp@plt+0x7d60>
   19e44:	ldr	r5, [r6, #4]
   19e48:	sub	r0, r4, #12
   19e4c:	mov	r2, #0
   19e50:	mov	sl, #0
   19e54:	mov	r1, r5
   19e58:	bl	16b5c <bcmp@plt+0x4880>
   19e5c:	ldr	r0, [r4, #20]
   19e60:	mov	r1, r5
   19e64:	bl	17acc <bcmp@plt+0x57f0>
   19e68:	bl	4329c <bcmp@plt+0x30fc0>
   19e6c:	ldr	r0, [r4, #20]
   19e70:	mov	r1, #7
   19e74:	bl	17b8c <bcmp@plt+0x58b0>
   19e78:	cmp	r9, #0
   19e7c:	beq	1a070 <bcmp@plt+0x7d94>
   19e80:	str	sl, [sp]
   19e84:	sub	r0, r4, #12
   19e88:	add	sl, sp, #8
   19e8c:	sub	r5, fp, #32
   19e90:	str	r0, [sp, #4]
   19e94:	b	19eac <bcmp@plt+0x7bd0>
   19e98:	ldr	r0, [r4, #20]
   19e9c:	mov	r1, #7
   19ea0:	bl	17b8c <bcmp@plt+0x58b0>
   19ea4:	subs	r9, r9, #1
   19ea8:	beq	1a008 <bcmp@plt+0x7d2c>
   19eac:	bl	3ad10 <bcmp@plt+0x28a34>
   19eb0:	mov	r7, r0
   19eb4:	mov	r0, sl
   19eb8:	mov	r2, r5
   19ebc:	mov	r1, r7
   19ec0:	bl	3210c <bcmp@plt+0x1fe30>
   19ec4:	cmp	r0, #1
   19ec8:	bne	1a03c <bcmp@plt+0x7d60>
   19ecc:	mov	r0, r7
   19ed0:	bl	3b960 <bcmp@plt+0x29684>
   19ed4:	cmp	r0, #0
   19ed8:	bne	1a018 <bcmp@plt+0x7d3c>
   19edc:	cmp	r8, #0
   19ee0:	beq	19f30 <bcmp@plt+0x7c54>
   19ee4:	mov	r0, r4
   19ee8:	mov	r1, r7
   19eec:	bl	1a398 <bcmp@plt+0x80bc>
   19ef0:	cmp	r0, #1
   19ef4:	bne	19e98 <bcmp@plt+0x7bbc>
   19ef8:	ldr	r0, [r4, #20]
   19efc:	mov	r1, r7
   19f00:	bl	17b24 <bcmp@plt+0x5848>
   19f04:	mov	r6, r0
   19f08:	mov	r0, r4
   19f0c:	mov	r1, r6
   19f10:	bl	1a27c <bcmp@plt+0x7fa0>
   19f14:	ldr	r0, [sp, #4]
   19f18:	mov	r1, r7
   19f1c:	mov	r2, #0
   19f20:	bl	16b5c <bcmp@plt+0x4880>
   19f24:	mov	r0, r7
   19f28:	bl	3ae38 <bcmp@plt+0x28b5c>
   19f2c:	b	19e98 <bcmp@plt+0x7bbc>
   19f30:	ldr	r0, [r4, #20]
   19f34:	mov	r1, r7
   19f38:	bl	17b24 <bcmp@plt+0x5848>
   19f3c:	cmp	r0, #0
   19f40:	beq	19f80 <bcmp@plt+0x7ca4>
   19f44:	mov	r6, r0
   19f48:	ldr	r0, [pc, #452]	; 1a114 <bcmp@plt+0x7e38>
   19f4c:	ldr	r0, [pc, r0]
   19f50:	ldr	r0, [r0]
   19f54:	cmp	r0, #2
   19f58:	blt	19f6c <bcmp@plt+0x7c90>
   19f5c:	ldr	r1, [pc, #436]	; 1a118 <bcmp@plt+0x7e3c>
   19f60:	mov	r0, #6
   19f64:	add	r1, pc, r1
   19f68:	bl	40d10 <bcmp@plt+0x2ea34>
   19f6c:	mov	r0, r7
   19f70:	bl	3ae38 <bcmp@plt+0x28b5c>
   19f74:	subs	r9, r9, #1
   19f78:	bne	19eac <bcmp@plt+0x7bd0>
   19f7c:	b	1a008 <bcmp@plt+0x7d2c>
   19f80:	mov	r0, r4
   19f84:	mov	r1, r7
   19f88:	mov	r2, #1
   19f8c:	mov	r3, #1
   19f90:	bl	1a180 <bcmp@plt+0x7ea4>
   19f94:	cmp	r0, #0
   19f98:	beq	19fe0 <bcmp@plt+0x7d04>
   19f9c:	mov	r6, r0
   19fa0:	mov	r0, r4
   19fa4:	mov	r1, r6
   19fa8:	bl	1a27c <bcmp@plt+0x7fa0>
   19fac:	ldr	r0, [pc, #360]	; 1a11c <bcmp@plt+0x7e40>
   19fb0:	ldr	r0, [pc, r0]
   19fb4:	ldr	r0, [r0]
   19fb8:	cmp	r0, #1
   19fbc:	blt	19e98 <bcmp@plt+0x7bbc>
   19fc0:	mov	r0, r7
   19fc4:	bl	342fc <bcmp@plt+0x22020>
   19fc8:	ldr	r1, [pc, #336]	; 1a120 <bcmp@plt+0x7e44>
   19fcc:	mov	r2, r0
   19fd0:	mov	r0, #5
   19fd4:	add	r1, pc, r1
   19fd8:	bl	40d10 <bcmp@plt+0x2ea34>
   19fdc:	b	19e98 <bcmp@plt+0x7bbc>
   19fe0:	ldr	r1, [pc, #316]	; 1a124 <bcmp@plt+0x7e48>
   19fe4:	mov	r0, #2
   19fe8:	mov	r2, r7
   19fec:	add	r1, pc, r1
   19ff0:	bl	40d10 <bcmp@plt+0x2ea34>
   19ff4:	mov	r0, r7
   19ff8:	bl	3ae38 <bcmp@plt+0x28b5c>
   19ffc:	mov	r6, #0
   1a000:	subs	r9, r9, #1
   1a004:	bne	19eac <bcmp@plt+0x7bd0>
   1a008:	ldr	r5, [pc, #280]	; 1a128 <bcmp@plt+0x7e4c>
   1a00c:	ldr	r5, [pc, r5]
   1a010:	ldr	sl, [sp]
   1a014:	b	1a0ac <bcmp@plt+0x7dd0>
   1a018:	ldr	r0, [pc, #236]	; 1a10c <bcmp@plt+0x7e30>
   1a01c:	ldr	r0, [pc, r0]
   1a020:	ldr	r0, [r0]
   1a024:	cmp	r0, #1
   1a028:	blt	1a03c <bcmp@plt+0x7d60>
   1a02c:	ldr	r1, [pc, #220]	; 1a110 <bcmp@plt+0x7e34>
   1a030:	mov	r0, #5
   1a034:	add	r1, pc, r1
   1a038:	bl	40d10 <bcmp@plt+0x2ea34>
   1a03c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a040:	bl	3a80c <bcmp@plt+0x28530>
   1a044:	mov	r0, r7
   1a048:	bl	3ae38 <bcmp@plt+0x28b5c>
   1a04c:	mov	r4, #0
   1a050:	mov	r0, r4
   1a054:	sub	sp, fp, #28
   1a058:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a05c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a060:	cmp	r0, #0
   1a064:	beq	1a078 <bcmp@plt+0x7d9c>
   1a068:	ldr	r9, [r0]
   1a06c:	b	1a07c <bcmp@plt+0x7da0>
   1a070:	mov	r4, #1
   1a074:	b	1a050 <bcmp@plt+0x7d74>
   1a078:	add	r9, r9, #28
   1a07c:	ldr	r0, [r4, #20]
   1a080:	mov	r1, r7
   1a084:	bl	17b24 <bcmp@plt+0x5848>
   1a088:	cmp	r0, #0
   1a08c:	beq	1a0d8 <bcmp@plt+0x7dfc>
   1a090:	mov	r6, r0
   1a094:	mov	r0, r4
   1a098:	mov	r2, r9
   1a09c:	mov	r1, r6
   1a0a0:	bl	1a454 <bcmp@plt+0x8178>
   1a0a4:	mov	r0, r7
   1a0a8:	bl	3ae38 <bcmp@plt+0x28b5c>
   1a0ac:	mov	r4, #1
   1a0b0:	cmp	sl, #0
   1a0b4:	beq	1a050 <bcmp@plt+0x7d74>
   1a0b8:	ldr	r3, [r5]
   1a0bc:	ldr	r0, [pc, #116]	; 1a138 <bcmp@plt+0x7e5c>
   1a0c0:	mov	r1, sl
   1a0c4:	ldr	r0, [pc, r0]
   1a0c8:	ldr	r2, [r0]
   1a0cc:	mov	r0, r6
   1a0d0:	bl	4a490 <bcmp@plt+0x381b4>
   1a0d4:	b	1a050 <bcmp@plt+0x7d74>
   1a0d8:	ldr	r0, [r8]
   1a0dc:	mov	r4, #0
   1a0e0:	cmp	r0, #2
   1a0e4:	blt	1a050 <bcmp@plt+0x7d74>
   1a0e8:	ldr	r1, [pc, #68]	; 1a134 <bcmp@plt+0x7e58>
   1a0ec:	mov	r0, #6
   1a0f0:	add	r1, pc, r1
   1a0f4:	bl	40d10 <bcmp@plt+0x2ea34>
   1a0f8:	b	1a050 <bcmp@plt+0x7d74>
   1a0fc:	ldrdeq	ip, [r5], -ip	; <UNPREDICTABLE>
   1a100:	andeq	ip, r5, ip, ror #11
   1a104:	andeq	lr, r3, r7, lsr r3
   1a108:	andeq	lr, r3, r0, asr #7
   1a10c:	andeq	ip, r5, ip, ror #6
   1a110:	andeq	lr, r3, fp, asr r1
   1a114:	andeq	ip, r5, ip, lsr r4
   1a118:	andeq	lr, r3, r5, lsl #5
   1a11c:	ldrdeq	ip, [r5], -r8
   1a120:	andeq	lr, r3, r1, ror #4
   1a124:	andeq	lr, r3, r3, lsl #5
   1a128:	andeq	ip, r5, r0, lsl #4
   1a12c:	andeq	ip, r5, ip, lsr #11
   1a130:	andeq	lr, r3, pc, lsr #9
   1a134:	andeq	lr, r3, ip, lsl #4
   1a138:	andeq	ip, r5, r4, asr r1
   1a13c:	push	{r4, r5, fp, lr}
   1a140:	add	fp, sp, #8
   1a144:	ldr	r5, [r1, #4]
   1a148:	mov	r4, r0
   1a14c:	sub	r0, r0, #12
   1a150:	mov	r2, #0
   1a154:	mov	r1, r5
   1a158:	bl	16b5c <bcmp@plt+0x4880>
   1a15c:	ldr	r0, [r4, #20]
   1a160:	mov	r1, r5
   1a164:	bl	17acc <bcmp@plt+0x57f0>
   1a168:	bl	4329c <bcmp@plt+0x30fc0>
   1a16c:	ldr	r0, [r4, #20]
   1a170:	mov	r1, #7
   1a174:	bl	17b8c <bcmp@plt+0x58b0>
   1a178:	mov	r0, #1
   1a17c:	pop	{r4, r5, fp, pc}
   1a180:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1a184:	add	fp, sp, #24
   1a188:	mov	r8, r3
   1a18c:	mov	r4, r2
   1a190:	mov	r6, r1
   1a194:	mov	r7, r0
   1a198:	mov	r9, #0
   1a19c:	bl	43244 <bcmp@plt+0x30f68>
   1a1a0:	cmp	r0, #0
   1a1a4:	beq	1a20c <bcmp@plt+0x7f30>
   1a1a8:	mov	r5, r0
   1a1ac:	mov	r1, r6
   1a1b0:	cmp	r4, #1
   1a1b4:	bne	1a1c0 <bcmp@plt+0x7ee4>
   1a1b8:	bl	43274 <bcmp@plt+0x30f98>
   1a1bc:	b	1a1c4 <bcmp@plt+0x7ee8>
   1a1c0:	bl	43284 <bcmp@plt+0x30fa8>
   1a1c4:	ldr	r1, [r7, #24]
   1a1c8:	ldr	r0, [r7, #28]
   1a1cc:	ldr	r2, [r1, #16]
   1a1d0:	mov	r1, r5
   1a1d4:	blx	r2
   1a1d8:	cmp	r0, #1
   1a1dc:	bne	1a214 <bcmp@plt+0x7f38>
   1a1e0:	ldr	r0, [r7, #20]
   1a1e4:	mov	r1, r6
   1a1e8:	mov	r2, r5
   1a1ec:	bl	17ac4 <bcmp@plt+0x57e8>
   1a1f0:	cmp	r0, #1
   1a1f4:	bne	1a230 <bcmp@plt+0x7f54>
   1a1f8:	cmp	r8, #0
   1a1fc:	mov	r9, r5
   1a200:	moveq	r0, #0
   1a204:	movne	r0, #1
   1a208:	strb	r0, [r5, #8]
   1a20c:	mov	r0, r9
   1a210:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a214:	mov	r0, r6
   1a218:	bl	342fc <bcmp@plt+0x22020>
   1a21c:	ldr	r1, [pc, #76]	; 1a270 <bcmp@plt+0x7f94>
   1a220:	mov	r2, r0
   1a224:	mov	r0, #3
   1a228:	add	r1, pc, r1
   1a22c:	b	1a25c <bcmp@plt+0x7f80>
   1a230:	ldr	r0, [pc, #60]	; 1a274 <bcmp@plt+0x7f98>
   1a234:	ldr	r0, [pc, r0]
   1a238:	ldr	r0, [r0]
   1a23c:	cmp	r0, #1
   1a240:	blt	1a260 <bcmp@plt+0x7f84>
   1a244:	mov	r0, r6
   1a248:	bl	342fc <bcmp@plt+0x22020>
   1a24c:	ldr	r1, [pc, #36]	; 1a278 <bcmp@plt+0x7f9c>
   1a250:	mov	r2, r0
   1a254:	mov	r0, #5
   1a258:	add	r1, pc, r1
   1a25c:	bl	40d10 <bcmp@plt+0x2ea34>
   1a260:	mov	r0, r5
   1a264:	bl	4329c <bcmp@plt+0x30fc0>
   1a268:	mov	r0, r9
   1a26c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a270:	muleq	r3, fp, r5
   1a274:	andeq	ip, r5, r4, asr r1
   1a278:	andeq	lr, r3, r9, asr #11
   1a27c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1a280:	add	fp, sp, #24
   1a284:	mov	r5, r0
   1a288:	ldrb	r0, [r1]
   1a28c:	mov	r9, r1
   1a290:	cmp	r0, #1
   1a294:	bne	1a2d8 <bcmp@plt+0x7ffc>
   1a298:	ldr	r0, [pc, #232]	; 1a388 <bcmp@plt+0x80ac>
   1a29c:	mov	r1, #1
   1a2a0:	ldr	r0, [pc, r0]
   1a2a4:	ldr	r3, [r0]
   1a2a8:	ldr	r0, [pc, #220]	; 1a38c <bcmp@plt+0x80b0>
   1a2ac:	ldr	r0, [pc, r0]
   1a2b0:	ldr	r2, [r0]
   1a2b4:	mov	r0, r9
   1a2b8:	bl	4a5c4 <bcmp@plt+0x382e8>
   1a2bc:	ldr	r0, [r9, #4]
   1a2c0:	mov	r1, r9
   1a2c4:	ldr	r0, [r0, #36]	; 0x24
   1a2c8:	rsb	r0, r0, r0, lsl #4
   1a2cc:	lsl	r2, r0, #2
   1a2d0:	mov	r0, r5
   1a2d4:	bl	1af10 <bcmp@plt+0x8c34>
   1a2d8:	ldr	r0, [r5, #8]
   1a2dc:	cmp	r0, #0
   1a2e0:	beq	1a384 <bcmp@plt+0x80a8>
   1a2e4:	ldr	r0, [pc, #164]	; 1a390 <bcmp@plt+0x80b4>
   1a2e8:	mov	r1, #5
   1a2ec:	ldr	r0, [pc, r0]
   1a2f0:	ldr	r3, [r0]
   1a2f4:	ldr	r0, [pc, #152]	; 1a394 <bcmp@plt+0x80b8>
   1a2f8:	ldr	r0, [pc, r0]
   1a2fc:	ldr	r2, [r0]
   1a300:	mov	r0, r9
   1a304:	bl	4a5c4 <bcmp@plt+0x382e8>
   1a308:	ldr	r8, [r9, #4]
   1a30c:	ldr	r0, [r8, #32]
   1a310:	ldr	r7, [r0, #4]
   1a314:	cmp	r7, r0
   1a318:	bne	1a330 <bcmp@plt+0x8054>
   1a31c:	b	1a384 <bcmp@plt+0x80a8>
   1a320:	ldr	r0, [r8, #32]
   1a324:	ldr	r7, [r7, #4]
   1a328:	cmp	r7, r0
   1a32c:	beq	1a384 <bcmp@plt+0x80a8>
   1a330:	ldr	r6, [r7, #8]
   1a334:	ldr	r1, [r6, #12]
   1a338:	cmp	r1, #0
   1a33c:	beq	1a324 <bcmp@plt+0x8048>
   1a340:	ldr	r4, [r6, #4]
   1a344:	ldr	r2, [r4, #8]
   1a348:	ldr	r1, [r2]
   1a34c:	ldr	r1, [r1, #24]
   1a350:	cmp	r1, #0
   1a354:	cmpne	r4, r6
   1a358:	beq	1a324 <bcmp@plt+0x8048>
   1a35c:	ldr	r3, [r5, #8]
   1a360:	mov	r0, r5
   1a364:	mov	r1, r9
   1a368:	bl	1b0c4 <bcmp@plt+0x8de8>
   1a36c:	ldr	r4, [r4, #4]
   1a370:	cmp	r4, r6
   1a374:	beq	1a320 <bcmp@plt+0x8044>
   1a378:	ldr	r3, [r5, #8]
   1a37c:	ldr	r2, [r4, #8]
   1a380:	b	1a360 <bcmp@plt+0x8084>
   1a384:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a388:	andeq	fp, r5, ip, ror #30
   1a38c:	andeq	fp, r5, ip, ror #30
   1a390:	andeq	fp, r5, r0, lsr #30
   1a394:	andeq	fp, r5, r0, lsr #30
   1a398:	push	{r4, r5, r6, sl, fp, lr}
   1a39c:	add	fp, sp, #16
   1a3a0:	mov	r4, r0
   1a3a4:	ldr	r0, [r0, #20]
   1a3a8:	mov	r5, r1
   1a3ac:	bl	17b24 <bcmp@plt+0x5848>
   1a3b0:	mov	r6, r0
   1a3b4:	ldr	r0, [pc, #140]	; 1a448 <bcmp@plt+0x816c>
   1a3b8:	cmp	r6, #0
   1a3bc:	ldr	r0, [pc, r0]
   1a3c0:	ldr	r0, [r0]
   1a3c4:	beq	1a418 <bcmp@plt+0x813c>
   1a3c8:	cmp	r0, #2
   1a3cc:	blt	1a3ec <bcmp@plt+0x8110>
   1a3d0:	mov	r0, r5
   1a3d4:	bl	342fc <bcmp@plt+0x22020>
   1a3d8:	ldr	r1, [pc, #112]	; 1a450 <bcmp@plt+0x8174>
   1a3dc:	mov	r2, r0
   1a3e0:	mov	r0, #6
   1a3e4:	add	r1, pc, r1
   1a3e8:	bl	40d10 <bcmp@plt+0x2ea34>
   1a3ec:	ldr	r1, [r5, #32]
   1a3f0:	ldr	r0, [r6, #4]
   1a3f4:	bl	3b4d0 <bcmp@plt+0x291f4>
   1a3f8:	ldr	r1, [r4, #24]
   1a3fc:	ldr	r0, [r4, #28]
   1a400:	ldr	r2, [r1, #28]
   1a404:	mov	r1, r6
   1a408:	blx	r2
   1a40c:	mov	r4, #1
   1a410:	mov	r0, r4
   1a414:	pop	{r4, r5, r6, sl, fp, pc}
   1a418:	mov	r4, #0
   1a41c:	cmp	r0, #2
   1a420:	blt	1a440 <bcmp@plt+0x8164>
   1a424:	mov	r0, r5
   1a428:	bl	342fc <bcmp@plt+0x22020>
   1a42c:	ldr	r1, [pc, #24]	; 1a44c <bcmp@plt+0x8170>
   1a430:	mov	r2, r0
   1a434:	mov	r0, #6
   1a438:	add	r1, pc, r1
   1a43c:	bl	40d10 <bcmp@plt+0x2ea34>
   1a440:	mov	r0, r4
   1a444:	pop	{r4, r5, r6, sl, fp, pc}
   1a448:	andeq	fp, r5, ip, asr #31
   1a44c:	andeq	lr, r3, lr, lsr r4
   1a450:	andeq	lr, r3, ip, lsr #9
   1a454:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1a458:	add	fp, sp, #24
   1a45c:	ldr	r8, [r1, #4]
   1a460:	mov	r5, r1
   1a464:	mov	r6, r0
   1a468:	mov	r1, r2
   1a46c:	mov	r4, r2
   1a470:	mov	r0, r8
   1a474:	bl	3b368 <bcmp@plt+0x2908c>
   1a478:	ldr	r9, [pc, #268]	; 1a58c <bcmp@plt+0x82b0>
   1a47c:	mov	r7, r0
   1a480:	cmp	r7, #0
   1a484:	ldr	r9, [pc, r9]
   1a488:	ldr	r0, [r9]
   1a48c:	beq	1a544 <bcmp@plt+0x8268>
   1a490:	cmp	r0, #1
   1a494:	blt	1a4c4 <bcmp@plt+0x81e8>
   1a498:	ldr	r0, [r7]
   1a49c:	bl	342fc <bcmp@plt+0x22020>
   1a4a0:	mov	r4, r0
   1a4a4:	mov	r0, r8
   1a4a8:	bl	342fc <bcmp@plt+0x22020>
   1a4ac:	ldr	r1, [pc, #224]	; 1a594 <bcmp@plt+0x82b8>
   1a4b0:	mov	r3, r0
   1a4b4:	mov	r0, #5
   1a4b8:	mov	r2, r4
   1a4bc:	add	r1, pc, r1
   1a4c0:	bl	40d10 <bcmp@plt+0x2ea34>
   1a4c4:	ldrb	r0, [r7, #4]
   1a4c8:	cmp	r0, #0
   1a4cc:	bne	1a524 <bcmp@plt+0x8248>
   1a4d0:	mov	r0, #1
   1a4d4:	strb	r0, [r7, #4]
   1a4d8:	ldr	r0, [r9]
   1a4dc:	cmp	r0, #1
   1a4e0:	blt	1a500 <bcmp@plt+0x8224>
   1a4e4:	ldr	r0, [r7]
   1a4e8:	bl	342fc <bcmp@plt+0x22020>
   1a4ec:	ldr	r1, [pc, #164]	; 1a598 <bcmp@plt+0x82bc>
   1a4f0:	mov	r2, r0
   1a4f4:	mov	r0, #5
   1a4f8:	add	r1, pc, r1
   1a4fc:	bl	40d10 <bcmp@plt+0x2ea34>
   1a500:	ldr	r1, [r6, #24]
   1a504:	ldr	r0, [r6, #28]
   1a508:	ldr	r2, [r1, #28]
   1a50c:	mov	r1, r5
   1a510:	blx	r2
   1a514:	sub	r0, r6, #12
   1a518:	mov	r1, r8
   1a51c:	mov	r2, #0
   1a520:	bl	16b5c <bcmp@plt+0x4880>
   1a524:	ldr	r3, [r6, #8]
   1a528:	mov	r0, r6
   1a52c:	mov	r1, r5
   1a530:	mov	r2, r7
   1a534:	bl	1b0c4 <bcmp@plt+0x8de8>
   1a538:	mov	r5, #1
   1a53c:	mov	r0, r5
   1a540:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a544:	mvn	r5, #5
   1a548:	cmp	r0, #2
   1a54c:	bge	1a558 <bcmp@plt+0x827c>
   1a550:	mov	r0, r5
   1a554:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a558:	mov	r0, r4
   1a55c:	bl	342fc <bcmp@plt+0x22020>
   1a560:	mov	r4, r0
   1a564:	mov	r0, r8
   1a568:	bl	342fc <bcmp@plt+0x22020>
   1a56c:	ldr	r1, [pc, #28]	; 1a590 <bcmp@plt+0x82b4>
   1a570:	mov	r3, r0
   1a574:	mov	r0, #6
   1a578:	mov	r2, r4
   1a57c:	add	r1, pc, r1
   1a580:	bl	40d10 <bcmp@plt+0x2ea34>
   1a584:	mov	r0, r5
   1a588:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a58c:	andeq	fp, r5, r4, lsl #30
   1a590:	strdeq	lr, [r3], -r9
   1a594:	andeq	lr, r3, sl, ror #3
   1a598:	andeq	lr, r3, r6, ror #3
   1a59c:	push	{r4, r5, r6, r7, fp, lr}
   1a5a0:	add	fp, sp, #16
   1a5a4:	sub	sp, sp, #8
   1a5a8:	mov	r5, r0
   1a5ac:	ldr	r0, [r0, #20]
   1a5b0:	mov	r6, r1
   1a5b4:	mov	r1, r2
   1a5b8:	mov	r7, r2
   1a5bc:	bl	17ad4 <bcmp@plt+0x57f8>
   1a5c0:	cmp	r0, #0
   1a5c4:	beq	1a638 <bcmp@plt+0x835c>
   1a5c8:	mov	r4, r0
   1a5cc:	mov	r0, #8
   1a5d0:	bl	449c8 <bcmp@plt+0x326ec>
   1a5d4:	mov	r7, r0
   1a5d8:	str	r4, [r0]
   1a5dc:	mov	r0, r6
   1a5e0:	bl	34af8 <bcmp@plt+0x2281c>
   1a5e4:	str	r0, [r7, #4]
   1a5e8:	sub	r1, r5, #12
   1a5ec:	mov	r3, r7
   1a5f0:	ldr	r0, [pc, #136]	; 1a680 <bcmp@plt+0x83a4>
   1a5f4:	ldr	r0, [pc, r0]
   1a5f8:	str	r0, [sp]
   1a5fc:	mov	r0, #7
   1a600:	ldr	r2, [pc, #124]	; 1a684 <bcmp@plt+0x83a8>
   1a604:	ldr	r2, [pc, r2]
   1a608:	bl	4a440 <bcmp@plt+0x38164>
   1a60c:	mov	r5, r0
   1a610:	ldr	r0, [pc, #112]	; 1a688 <bcmp@plt+0x83ac>
   1a614:	mov	r1, r4
   1a618:	mov	r2, r5
   1a61c:	ldr	r0, [pc, r0]
   1a620:	ldr	r0, [r0]
   1a624:	bl	4a738 <bcmp@plt+0x3845c>
   1a628:	mov	r0, r5
   1a62c:	bl	1a6c0 <bcmp@plt+0x83e4>
   1a630:	mov	r4, #1
   1a634:	b	1a66c <bcmp@plt+0x8390>
   1a638:	ldr	r0, [pc, #56]	; 1a678 <bcmp@plt+0x839c>
   1a63c:	mov	r4, #0
   1a640:	ldr	r0, [pc, r0]
   1a644:	ldr	r0, [r0]
   1a648:	cmp	r0, #2
   1a64c:	blt	1a66c <bcmp@plt+0x8390>
   1a650:	mov	r0, r7
   1a654:	bl	342fc <bcmp@plt+0x22020>
   1a658:	ldr	r1, [pc, #28]	; 1a67c <bcmp@plt+0x83a0>
   1a65c:	mov	r2, r0
   1a660:	mov	r0, #6
   1a664:	add	r1, pc, r1
   1a668:	bl	40d10 <bcmp@plt+0x2ea34>
   1a66c:	mov	r0, r4
   1a670:	sub	sp, fp, #16
   1a674:	pop	{r4, r5, r6, r7, fp, pc}
   1a678:	andeq	fp, r5, r8, asr #26
   1a67c:	andeq	sp, r3, r1, asr #25
   1a680:	ldrdeq	fp, [r5], -r0
   1a684:	andeq	fp, r5, r0, lsr sp
   1a688:	strdeq	fp, [r5], -ip
   1a68c:	push	{r4, r5, r6, sl, fp, lr}
   1a690:	add	fp, sp, #16
   1a694:	mov	r5, r0
   1a698:	mov	r0, #8
   1a69c:	mov	r4, r1
   1a6a0:	bl	449c8 <bcmp@plt+0x326ec>
   1a6a4:	mov	r6, r0
   1a6a8:	str	r5, [r0]
   1a6ac:	mov	r0, r4
   1a6b0:	bl	34af8 <bcmp@plt+0x2281c>
   1a6b4:	str	r0, [r6, #4]
   1a6b8:	mov	r0, r6
   1a6bc:	pop	{r4, r5, r6, sl, fp, pc}
   1a6c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a6c4:	add	fp, sp, #28
   1a6c8:	sub	sp, sp, #100	; 0x64
   1a6cc:	mov	r4, r0
   1a6d0:	bl	4a294 <bcmp@plt+0x37fb8>
   1a6d4:	mov	r6, r0
   1a6d8:	mov	r0, r4
   1a6dc:	bl	4a2a4 <bcmp@plt+0x37fc8>
   1a6e0:	mov	r7, r0
   1a6e4:	mov	r0, r4
   1a6e8:	bl	4a28c <bcmp@plt+0x37fb0>
   1a6ec:	mov	r5, r0
   1a6f0:	mov	r0, r7
   1a6f4:	bl	45374 <bcmp@plt+0x33098>
   1a6f8:	cmp	r0, #2
   1a6fc:	bgt	1a7d4 <bcmp@plt+0x84f8>
   1a700:	str	r7, [sp, #20]
   1a704:	bl	452ac <bcmp@plt+0x32fd0>
   1a708:	str	r0, [sp, #36]	; 0x24
   1a70c:	str	r1, [sp, #32]
   1a710:	ldm	r6, {r0, r8}
   1a714:	ldr	r9, [r0, #4]
   1a718:	mov	r0, r9
   1a71c:	bl	34418 <bcmp@plt+0x2213c>
   1a720:	mov	sl, r0
   1a724:	ldr	r0, [pc, #756]	; 1aa20 <bcmp@plt+0x8744>
   1a728:	ldr	r0, [pc, r0]
   1a72c:	ldr	r0, [r0]
   1a730:	cmp	r0, #1
   1a734:	blt	1a754 <bcmp@plt+0x8478>
   1a738:	mov	r0, r9
   1a73c:	bl	342fc <bcmp@plt+0x22020>
   1a740:	ldr	r1, [pc, #732]	; 1aa24 <bcmp@plt+0x8748>
   1a744:	mov	r2, r0
   1a748:	mov	r0, #5
   1a74c:	add	r1, pc, r1
   1a750:	bl	40d10 <bcmp@plt+0x2ea34>
   1a754:	mov	r0, r5
   1a758:	bl	16a68 <bcmp@plt+0x478c>
   1a75c:	bl	16800 <bcmp@plt+0x4524>
   1a760:	mov	r7, r0
   1a764:	mov	r0, r8
   1a768:	mov	r2, r9
   1a76c:	mov	r1, r7
   1a770:	bl	33274 <bcmp@plt+0x20f98>
   1a774:	cmp	r0, #0
   1a778:	beq	1a844 <bcmp@plt+0x8568>
   1a77c:	mov	r6, r0
   1a780:	ldrh	r0, [r0, #28]
   1a784:	ldr	r2, [sp, #32]
   1a788:	str	r7, [sp, #28]
   1a78c:	ldr	r1, [r6, #36]	; 0x24
   1a790:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   1a794:	str	r2, [r1, #8]
   1a798:	ldr	r2, [sp, #36]	; 0x24
   1a79c:	orr	r0, r0, #16384	; 0x4000
   1a7a0:	str	r2, [r1, #4]
   1a7a4:	strh	r0, [r1]
   1a7a8:	mov	r0, r9
   1a7ac:	bl	34284 <bcmp@plt+0x21fa8>
   1a7b0:	bl	46da8 <bcmp@plt+0x34acc>
   1a7b4:	str	r0, [sp, #24]
   1a7b8:	mov	r0, r8
   1a7bc:	bl	34418 <bcmp@plt+0x2213c>
   1a7c0:	cmp	r0, sl
   1a7c4:	bne	1a860 <bcmp@plt+0x8584>
   1a7c8:	mov	r0, r8
   1a7cc:	bl	34548 <bcmp@plt+0x2226c>
   1a7d0:	b	1a878 <bcmp@plt+0x859c>
   1a7d4:	ldr	r0, [pc, #612]	; 1aa40 <bcmp@plt+0x8764>
   1a7d8:	ldr	r0, [pc, r0]
   1a7dc:	ldr	r0, [r0]
   1a7e0:	cmp	r0, #1
   1a7e4:	blt	1a808 <bcmp@plt+0x852c>
   1a7e8:	ldr	r0, [r6]
   1a7ec:	ldr	r0, [r0, #4]
   1a7f0:	bl	342fc <bcmp@plt+0x22020>
   1a7f4:	ldr	r1, [pc, #584]	; 1aa44 <bcmp@plt+0x8768>
   1a7f8:	mov	r2, r0
   1a7fc:	mov	r0, #5
   1a800:	add	r1, pc, r1
   1a804:	bl	40d10 <bcmp@plt+0x2ea34>
   1a808:	ldr	r0, [r6]
   1a80c:	mov	r2, #0
   1a810:	mov	r7, #0
   1a814:	ldr	r4, [r0, #4]
   1a818:	mov	r0, r5
   1a81c:	mov	r1, r4
   1a820:	bl	16b5c <bcmp@plt+0x4880>
   1a824:	ldr	r0, [r5, #32]
   1a828:	mov	r1, r4
   1a82c:	bl	17acc <bcmp@plt+0x57f0>
   1a830:	bl	4329c <bcmp@plt+0x30fc0>
   1a834:	ldr	r0, [r5, #32]
   1a838:	mov	r1, #7
   1a83c:	bl	17b8c <bcmp@plt+0x58b0>
   1a840:	b	1aa14 <bcmp@plt+0x8738>
   1a844:	ldr	r1, [pc, #476]	; 1aa28 <bcmp@plt+0x874c>
   1a848:	mov	r0, #3
   1a84c:	add	r1, pc, r1
   1a850:	bl	40d10 <bcmp@plt+0x2ea34>
   1a854:	mov	r0, r7
   1a858:	bl	3e398 <bcmp@plt+0x2c0bc>
   1a85c:	b	1aa10 <bcmp@plt+0x8734>
   1a860:	mov	r0, r5
   1a864:	bl	16a68 <bcmp@plt+0x478c>
   1a868:	mov	r1, sl
   1a86c:	bl	167f4 <bcmp@plt+0x4518>
   1a870:	cmp	r0, #0
   1a874:	beq	1a9d8 <bcmp@plt+0x86fc>
   1a878:	bl	34af8 <bcmp@plt+0x2281c>
   1a87c:	mov	r7, r0
   1a880:	add	r0, r5, #12
   1a884:	str	r0, [sp, #16]
   1a888:	ldr	r0, [pc, #412]	; 1aa2c <bcmp@plt+0x8750>
   1a88c:	ldr	r0, [pc, r0]
   1a890:	ldr	sl, [sp, #28]
   1a894:	ldr	r0, [r0]
   1a898:	cmp	r0, #1
   1a89c:	blt	1a8f8 <bcmp@plt+0x861c>
   1a8a0:	mov	r0, r6
   1a8a4:	bl	338dc <bcmp@plt+0x21600>
   1a8a8:	str	r0, [sp, #12]
   1a8ac:	mov	r0, sl
   1a8b0:	bl	33f64 <bcmp@plt+0x21c88>
   1a8b4:	mov	sl, r0
   1a8b8:	mov	r0, r8
   1a8bc:	bl	342fc <bcmp@plt+0x22020>
   1a8c0:	mov	r8, r7
   1a8c4:	mov	r7, r0
   1a8c8:	mov	r0, r9
   1a8cc:	bl	342fc <bcmp@plt+0x22020>
   1a8d0:	str	r7, [sp]
   1a8d4:	str	r0, [sp, #4]
   1a8d8:	mov	r3, sl
   1a8dc:	mov	r0, #5
   1a8e0:	mov	r7, r8
   1a8e4:	ldr	r1, [pc, #324]	; 1aa30 <bcmp@plt+0x8754>
   1a8e8:	ldr	r2, [sp, #12]
   1a8ec:	ldr	sl, [sp, #28]
   1a8f0:	add	r1, pc, r1
   1a8f4:	bl	40d10 <bcmp@plt+0x2ea34>
   1a8f8:	ldr	r9, [sp, #24]
   1a8fc:	mov	r0, r6
   1a900:	movw	r1, #4342	; 0x10f6
   1a904:	movw	r2, #4342	; 0x10f6
   1a908:	mov	r3, r7
   1a90c:	str	r9, [sp]
   1a910:	bl	32fac <bcmp@plt+0x20cd0>
   1a914:	ldr	r0, [sp, #16]
   1a918:	bl	1ac5c <bcmp@plt+0x8980>
   1a91c:	cmp	r0, #0
   1a920:	beq	1a9b4 <bcmp@plt+0x86d8>
   1a924:	str	r0, [sp]
   1a928:	add	r0, sp, #40	; 0x28
   1a92c:	movw	r1, #4342	; 0x10f6
   1a930:	movw	r2, #4342	; 0x10f6
   1a934:	mov	r3, #0
   1a938:	mov	r8, r7
   1a93c:	mov	r7, #0
   1a940:	bl	48348 <bcmp@plt+0x3606c>
   1a944:	mov	r0, r5
   1a948:	mov	r1, r6
   1a94c:	add	r2, sp, #40	; 0x28
   1a950:	bl	16b4c <bcmp@plt+0x4870>
   1a954:	mov	r5, r0
   1a958:	mov	r0, sl
   1a95c:	bl	3e398 <bcmp@plt+0x2c0bc>
   1a960:	mov	r0, r6
   1a964:	bl	40320 <bcmp@plt+0x2e044>
   1a968:	mov	r0, r8
   1a96c:	bl	340dc <bcmp@plt+0x21e00>
   1a970:	mov	r0, r9
   1a974:	bl	340dc <bcmp@plt+0x21e00>
   1a978:	cmp	r5, #1
   1a97c:	bne	1aa14 <bcmp@plt+0x8738>
   1a980:	ldr	r0, [pc, #180]	; 1aa3c <bcmp@plt+0x8760>
   1a984:	ldr	r0, [pc, r0]
   1a988:	ldr	r1, [sp, #20]
   1a98c:	ldr	r2, [sp, #36]	; 0x24
   1a990:	ldr	r3, [sp, #32]
   1a994:	ldr	r0, [r0]
   1a998:	str	r1, [sp]
   1a99c:	bl	44bac <bcmp@plt+0x328d0>
   1a9a0:	mov	r0, r4
   1a9a4:	mov	r1, #3
   1a9a8:	bl	4a2ac <bcmp@plt+0x37fd0>
   1a9ac:	mov	r7, #1
   1a9b0:	b	1aa14 <bcmp@plt+0x8738>
   1a9b4:	mov	r0, sl
   1a9b8:	bl	3e398 <bcmp@plt+0x2c0bc>
   1a9bc:	mov	r0, r7
   1a9c0:	bl	340dc <bcmp@plt+0x21e00>
   1a9c4:	mov	r0, r9
   1a9c8:	bl	340dc <bcmp@plt+0x21e00>
   1a9cc:	mov	r0, r6
   1a9d0:	bl	40320 <bcmp@plt+0x2e044>
   1a9d4:	b	1aa10 <bcmp@plt+0x8734>
   1a9d8:	ldr	r0, [pc, #84]	; 1aa34 <bcmp@plt+0x8758>
   1a9dc:	ldr	r0, [pc, r0]
   1a9e0:	ldr	r0, [r0]
   1a9e4:	cmp	r0, #1
   1a9e8:	blt	1aa08 <bcmp@plt+0x872c>
   1a9ec:	mov	r0, r9
   1a9f0:	bl	342fc <bcmp@plt+0x22020>
   1a9f4:	ldr	r1, [pc, #60]	; 1aa38 <bcmp@plt+0x875c>
   1a9f8:	mov	r2, r0
   1a9fc:	mov	r0, #5
   1aa00:	add	r1, pc, r1
   1aa04:	bl	40d10 <bcmp@plt+0x2ea34>
   1aa08:	ldr	r0, [sp, #24]
   1aa0c:	bl	340dc <bcmp@plt+0x21e00>
   1aa10:	mov	r7, #0
   1aa14:	mov	r0, r7
   1aa18:	sub	sp, fp, #28
   1aa1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aa20:	andeq	fp, r5, r0, ror #24
   1aa24:	muleq	r3, pc, r1	; <UNPREDICTABLE>
   1aa28:	strheq	lr, [r3], -ip
   1aa2c:	strdeq	fp, [r5], -ip
   1aa30:	strheq	lr, [r3], -r0
   1aa34:	andeq	fp, r5, ip, lsr #19
   1aa38:	andeq	sp, r3, sl, asr #30
   1aa3c:	andeq	fp, r5, r8, lsl #17
   1aa40:			; <UNDEFINED> instruction: 0x0005bbb0
   1aa44:	andeq	sp, r3, ip, lsr #25
   1aa48:	push	{r4, sl, fp, lr}
   1aa4c:	add	fp, sp, #8
   1aa50:	mov	r4, r0
   1aa54:	ldr	r0, [r0, #4]
   1aa58:	bl	340dc <bcmp@plt+0x21e00>
   1aa5c:	mov	r0, r4
   1aa60:	pop	{r4, sl, fp, lr}
   1aa64:	b	11f10 <free@plt>
   1aa68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aa6c:	add	fp, sp, #28
   1aa70:	sub	sp, sp, #76	; 0x4c
   1aa74:	mov	r5, r0
   1aa78:	ldr	r0, [r0, #32]
   1aa7c:	ldr	r0, [r0, #12]
   1aa80:	cmp	r0, #0
   1aa84:	beq	1abd8 <bcmp@plt+0x88fc>
   1aa88:	ldr	r9, [r2, #4]
   1aa8c:	sub	sl, r5, #12
   1aa90:	mov	r6, r1
   1aa94:	mov	r0, sl
   1aa98:	bl	16a68 <bcmp@plt+0x478c>
   1aa9c:	bl	16800 <bcmp@plt+0x4524>
   1aaa0:	ldr	r8, [pc, #420]	; 1ac4c <bcmp@plt+0x8970>
   1aaa4:	mov	r4, r0
   1aaa8:	ldr	r8, [pc, r8]
   1aaac:	ldr	r0, [r8]
   1aab0:	cmp	r0, #1
   1aab4:	blt	1aad4 <bcmp@plt+0x87f8>
   1aab8:	mov	r0, r4
   1aabc:	bl	33f64 <bcmp@plt+0x21c88>
   1aac0:	ldr	r1, [pc, #392]	; 1ac50 <bcmp@plt+0x8974>
   1aac4:	mov	r2, r0
   1aac8:	mov	r0, #5
   1aacc:	add	r1, pc, r1
   1aad0:	bl	40d10 <bcmp@plt+0x2ea34>
   1aad4:	mov	r0, r6
   1aad8:	mov	r1, r4
   1aadc:	mov	r2, r9
   1aae0:	bl	33274 <bcmp@plt+0x20f98>
   1aae4:	cmp	r0, #0
   1aae8:	beq	1ac04 <bcmp@plt+0x8928>
   1aaec:	mov	r7, r0
   1aaf0:	ldr	r0, [fp, #12]
   1aaf4:	ldr	r1, [fp, #8]
   1aaf8:	ldrh	r2, [r7, #28]
   1aafc:	ldr	r3, [r7, #36]	; 0x24
   1ab00:	add	r2, r3, r2
   1ab04:	str	r0, [r2, #8]
   1ab08:	str	r1, [r2, #4]
   1ab0c:	ldr	r0, [r8]
   1ab10:	cmp	r0, #1
   1ab14:	blt	1ab6c <bcmp@plt+0x8890>
   1ab18:	mov	r0, r7
   1ab1c:	bl	338dc <bcmp@plt+0x21600>
   1ab20:	str	r0, [sp, #8]
   1ab24:	mov	r0, r4
   1ab28:	bl	33f64 <bcmp@plt+0x21c88>
   1ab2c:	str	sl, [sp, #12]
   1ab30:	mov	sl, r0
   1ab34:	mov	r0, r6
   1ab38:	bl	342fc <bcmp@plt+0x22020>
   1ab3c:	mov	r8, r0
   1ab40:	mov	r0, r9
   1ab44:	bl	342fc <bcmp@plt+0x22020>
   1ab48:	str	r0, [sp, #4]
   1ab4c:	str	r8, [sp]
   1ab50:	mov	r3, sl
   1ab54:	mov	r0, #5
   1ab58:	ldr	r1, [pc, #248]	; 1ac58 <bcmp@plt+0x897c>
   1ab5c:	ldr	r2, [sp, #8]
   1ab60:	ldr	sl, [sp, #12]
   1ab64:	add	r1, pc, r1
   1ab68:	bl	40d10 <bcmp@plt+0x2ea34>
   1ab6c:	mov	r0, r4
   1ab70:	bl	3e398 <bcmp@plt+0x2c0bc>
   1ab74:	mov	r0, r7
   1ab78:	movw	r1, #4342	; 0x10f6
   1ab7c:	movw	r2, #4342	; 0x10f6
   1ab80:	mov	r3, r6
   1ab84:	str	r9, [sp]
   1ab88:	bl	32fac <bcmp@plt+0x20cd0>
   1ab8c:	mov	r0, r5
   1ab90:	bl	1ac5c <bcmp@plt+0x8980>
   1ab94:	cmp	r0, #0
   1ab98:	beq	1ac2c <bcmp@plt+0x8950>
   1ab9c:	add	r4, sp, #16
   1aba0:	str	r0, [sp]
   1aba4:	movw	r1, #4342	; 0x10f6
   1aba8:	movw	r2, #4342	; 0x10f6
   1abac:	mov	r3, #0
   1abb0:	mov	r0, r4
   1abb4:	bl	48348 <bcmp@plt+0x3606c>
   1abb8:	mov	r0, sl
   1abbc:	mov	r1, r7
   1abc0:	mov	r2, r4
   1abc4:	bl	16b4c <bcmp@plt+0x4870>
   1abc8:	mov	r0, r7
   1abcc:	bl	40320 <bcmp@plt+0x2e044>
   1abd0:	mov	r4, #1
   1abd4:	b	1ac38 <bcmp@plt+0x895c>
   1abd8:	ldr	r0, [pc, #100]	; 1ac44 <bcmp@plt+0x8968>
   1abdc:	mov	r4, #0
   1abe0:	ldr	r0, [pc, r0]
   1abe4:	ldr	r0, [r0]
   1abe8:	cmp	r0, #1
   1abec:	blt	1ac38 <bcmp@plt+0x895c>
   1abf0:	ldr	r1, [pc, #80]	; 1ac48 <bcmp@plt+0x896c>
   1abf4:	mov	r0, #5
   1abf8:	add	r1, pc, r1
   1abfc:	bl	40d10 <bcmp@plt+0x2ea34>
   1ac00:	b	1ac38 <bcmp@plt+0x895c>
   1ac04:	ldr	r0, [r8]
   1ac08:	cmp	r0, #1
   1ac0c:	blt	1ac20 <bcmp@plt+0x8944>
   1ac10:	ldr	r1, [pc, #60]	; 1ac54 <bcmp@plt+0x8978>
   1ac14:	mov	r0, #5
   1ac18:	add	r1, pc, r1
   1ac1c:	bl	40d10 <bcmp@plt+0x2ea34>
   1ac20:	mov	r0, r4
   1ac24:	bl	3e398 <bcmp@plt+0x2c0bc>
   1ac28:	b	1ac34 <bcmp@plt+0x8958>
   1ac2c:	mov	r0, r7
   1ac30:	bl	40320 <bcmp@plt+0x2e044>
   1ac34:	mov	r4, #0
   1ac38:	mov	r0, r4
   1ac3c:	sub	sp, fp, #28
   1ac40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ac44:	andeq	fp, r5, r8, lsr #15
   1ac48:	andeq	sp, r3, sp, ror r7
   1ac4c:	andeq	fp, r5, r0, ror #17
   1ac50:	andeq	sp, r3, r5, ror #17
   1ac54:	andeq	sp, r3, lr, lsr #15
   1ac58:	andeq	sp, r3, fp, lsr #17
   1ac5c:	push	{r4, r5, r6, r7, fp, lr}
   1ac60:	add	fp, sp, #16
   1ac64:	mov	r4, r0
   1ac68:	sub	r0, r0, #12
   1ac6c:	bl	16a68 <bcmp@plt+0x478c>
   1ac70:	bl	168a0 <bcmp@plt+0x45c4>
   1ac74:	mov	r6, r0
   1ac78:	tst	r0, #2
   1ac7c:	beq	1acb4 <bcmp@plt+0x89d8>
   1ac80:	ldr	r0, [r4, #32]
   1ac84:	ldr	r7, [r0, #4]
   1ac88:	cmp	r7, r0
   1ac8c:	beq	1acb4 <bcmp@plt+0x89d8>
   1ac90:	ldr	r5, [r7, #8]
   1ac94:	mov	r0, r5
   1ac98:	bl	34418 <bcmp@plt+0x2213c>
   1ac9c:	cmp	r0, #10
   1aca0:	beq	1ad18 <bcmp@plt+0x8a3c>
   1aca4:	ldr	r7, [r7, #4]
   1aca8:	ldr	r0, [r4, #32]
   1acac:	cmp	r7, r0
   1acb0:	bne	1ac90 <bcmp@plt+0x89b4>
   1acb4:	tst	r6, #1
   1acb8:	beq	1acf0 <bcmp@plt+0x8a14>
   1acbc:	ldr	r0, [r4, #32]
   1acc0:	ldr	r6, [r0, #4]
   1acc4:	cmp	r6, r0
   1acc8:	beq	1acf0 <bcmp@plt+0x8a14>
   1accc:	ldr	r5, [r6, #8]
   1acd0:	mov	r0, r5
   1acd4:	bl	34418 <bcmp@plt+0x2213c>
   1acd8:	cmp	r0, #2
   1acdc:	beq	1ad18 <bcmp@plt+0x8a3c>
   1ace0:	ldr	r6, [r6, #4]
   1ace4:	ldr	r0, [r4, #32]
   1ace8:	cmp	r6, r0
   1acec:	bne	1accc <bcmp@plt+0x89f0>
   1acf0:	ldr	r0, [pc, #40]	; 1ad20 <bcmp@plt+0x8a44>
   1acf4:	mov	r5, #0
   1acf8:	ldr	r0, [pc, r0]
   1acfc:	ldr	r0, [r0]
   1ad00:	cmp	r0, #1
   1ad04:	blt	1ad18 <bcmp@plt+0x8a3c>
   1ad08:	ldr	r1, [pc, #20]	; 1ad24 <bcmp@plt+0x8a48>
   1ad0c:	mov	r0, #5
   1ad10:	add	r1, pc, r1
   1ad14:	bl	40d10 <bcmp@plt+0x2ea34>
   1ad18:	mov	r0, r5
   1ad1c:	pop	{r4, r5, r6, r7, fp, pc}
   1ad20:	muleq	r5, r0, r6
   1ad24:	andeq	sp, r3, pc, lsr #23
   1ad28:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1ad2c:	add	fp, sp, #24
   1ad30:	sub	sp, sp, #96	; 0x60
   1ad34:	sub	r8, r0, #12
   1ad38:	mov	r7, r0
   1ad3c:	mov	r5, r2
   1ad40:	mov	r6, r1
   1ad44:	mov	r0, r8
   1ad48:	bl	16a68 <bcmp@plt+0x478c>
   1ad4c:	mov	r4, r0
   1ad50:	ldr	r0, [r7, #24]
   1ad54:	ldr	r5, [r5]
   1ad58:	ldr	r7, [r0, #36]	; 0x24
   1ad5c:	mov	r0, r4
   1ad60:	bl	1686c <bcmp@plt+0x4590>
   1ad64:	mov	r1, r0
   1ad68:	mov	r0, r5
   1ad6c:	blx	r7
   1ad70:	add	r5, sp, #8
   1ad74:	mov	r9, r0
   1ad78:	mov	r1, #0
   1ad7c:	mov	r7, #0
   1ad80:	mov	r0, r5
   1ad84:	bl	343a4 <bcmp@plt+0x220c8>
   1ad88:	mov	r0, r4
   1ad8c:	bl	16800 <bcmp@plt+0x4524>
   1ad90:	mov	r4, r0
   1ad94:	mov	r0, r5
   1ad98:	mov	r2, r6
   1ad9c:	mov	r1, r4
   1ada0:	bl	33274 <bcmp@plt+0x20f98>
   1ada4:	mov	r6, r0
   1ada8:	mov	r0, r4
   1adac:	bl	3e398 <bcmp@plt+0x2c0bc>
   1adb0:	cmp	r6, #0
   1adb4:	beq	1ae14 <bcmp@plt+0x8b38>
   1adb8:	ldrh	r2, [r6, #28]
   1adbc:	ldr	r3, [r6, #36]	; 0x24
   1adc0:	ldr	r0, [fp, #12]
   1adc4:	ldr	r1, [fp, #8]
   1adc8:	add	r4, sp, #36	; 0x24
   1adcc:	ldrh	r2, [r3, r2]!	; <UNPREDICTABLE>
   1add0:	str	r0, [r3, #8]
   1add4:	str	r1, [r3, #4]
   1add8:	movw	r1, #4342	; 0x10f6
   1addc:	orr	r0, r2, #2
   1ade0:	movw	r2, #4342	; 0x10f6
   1ade4:	strh	r0, [r3]
   1ade8:	mov	r0, r4
   1adec:	mov	r3, #0
   1adf0:	str	r9, [sp]
   1adf4:	bl	48348 <bcmp@plt+0x3606c>
   1adf8:	mov	r0, r8
   1adfc:	mov	r1, r6
   1ae00:	mov	r2, r4
   1ae04:	bl	16b4c <bcmp@plt+0x4870>
   1ae08:	mov	r7, r0
   1ae0c:	mov	r0, r6
   1ae10:	bl	40320 <bcmp@plt+0x2e044>
   1ae14:	mov	r0, r7
   1ae18:	sub	sp, fp, #24
   1ae1c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ae20:	push	{r4, r5, r6, sl, fp, lr}
   1ae24:	add	fp, sp, #16
   1ae28:	mov	r4, r0
   1ae2c:	bl	4a294 <bcmp@plt+0x37fb8>
   1ae30:	ldr	r6, [r0, #4]
   1ae34:	mov	r5, r0
   1ae38:	mov	r0, r4
   1ae3c:	bl	4a28c <bcmp@plt+0x37fb0>
   1ae40:	mov	r4, r0
   1ae44:	ldr	r0, [pc, #96]	; 1aeac <bcmp@plt+0x8bd0>
   1ae48:	ldr	r0, [pc, r0]
   1ae4c:	ldr	r0, [r0]
   1ae50:	cmp	r0, #1
   1ae54:	blt	1ae74 <bcmp@plt+0x8b98>
   1ae58:	mov	r0, r6
   1ae5c:	bl	342fc <bcmp@plt+0x22020>
   1ae60:	ldr	r1, [pc, #72]	; 1aeb0 <bcmp@plt+0x8bd4>
   1ae64:	mov	r2, r0
   1ae68:	mov	r0, #5
   1ae6c:	add	r1, pc, r1
   1ae70:	bl	40d10 <bcmp@plt+0x2ea34>
   1ae74:	ldr	r5, [r5, #4]
   1ae78:	mov	r0, r4
   1ae7c:	mov	r2, #0
   1ae80:	mov	r1, r5
   1ae84:	bl	16b5c <bcmp@plt+0x4880>
   1ae88:	ldr	r0, [r4, #32]
   1ae8c:	mov	r1, r5
   1ae90:	bl	17acc <bcmp@plt+0x57f0>
   1ae94:	bl	4329c <bcmp@plt+0x30fc0>
   1ae98:	ldr	r0, [r4, #32]
   1ae9c:	mov	r1, #7
   1aea0:	bl	17b8c <bcmp@plt+0x58b0>
   1aea4:	mov	r0, #1
   1aea8:	pop	{r4, r5, r6, sl, fp, pc}
   1aeac:	andeq	fp, r5, r0, asr #10
   1aeb0:	andeq	ip, r3, pc, lsl sl
   1aeb4:	push	{r4, r5, fp, lr}
   1aeb8:	add	fp, sp, #8
   1aebc:	mov	r5, r0
   1aec0:	ldr	r0, [pc, #64]	; 1af08 <bcmp@plt+0x8c2c>
   1aec4:	mov	r4, r1
   1aec8:	ldr	r0, [pc, r0]
   1aecc:	ldr	r3, [r0]
   1aed0:	ldr	r0, [pc, #52]	; 1af0c <bcmp@plt+0x8c30>
   1aed4:	ldr	r0, [pc, r0]
   1aed8:	ldr	r2, [r0]
   1aedc:	mov	r0, r1
   1aee0:	mov	r1, #1
   1aee4:	bl	4a5c4 <bcmp@plt+0x382e8>
   1aee8:	ldr	r0, [r4, #4]
   1aeec:	mov	r1, r4
   1aef0:	ldr	r0, [r0, #36]	; 0x24
   1aef4:	rsb	r0, r0, r0, lsl #4
   1aef8:	lsl	r2, r0, #2
   1aefc:	mov	r0, r5
   1af00:	pop	{r4, r5, fp, lr}
   1af04:	b	1af10 <bcmp@plt+0x8c34>
   1af08:	andeq	fp, r5, r4, asr #6
   1af0c:	andeq	fp, r5, r4, asr #6
   1af10:	push	{r4, r5, r6, sl, fp, lr}
   1af14:	add	fp, sp, #16
   1af18:	sub	sp, sp, #8
   1af1c:	mov	r5, r1
   1af20:	mov	r1, #0
   1af24:	mov	r4, r2
   1af28:	str	r1, [sp]
   1af2c:	sub	r1, r0, #12
   1af30:	mov	r0, #1
   1af34:	mov	r3, r5
   1af38:	ldr	r2, [pc, #168]	; 1afe8 <bcmp@plt+0x8d0c>
   1af3c:	ldr	r2, [pc, r2]
   1af40:	bl	4a3f0 <bcmp@plt+0x38114>
   1af44:	mov	r6, r0
   1af48:	ldr	r0, [pc, #156]	; 1afec <bcmp@plt+0x8d10>
   1af4c:	mov	r1, r5
   1af50:	mov	r2, r6
   1af54:	ldr	r0, [pc, r0]
   1af58:	ldr	r0, [r0]
   1af5c:	bl	4a738 <bcmp@plt+0x3845c>
   1af60:	mov	r0, r6
   1af64:	mov	r1, r4
   1af68:	bl	4a2ac <bcmp@plt+0x37fd0>
   1af6c:	ldr	r0, [pc, #124]	; 1aff0 <bcmp@plt+0x8d14>
   1af70:	cmp	r4, #61	; 0x3d
   1af74:	ldr	r0, [pc, r0]
   1af78:	ldr	r0, [r0]
   1af7c:	blt	1afb0 <bcmp@plt+0x8cd4>
   1af80:	cmp	r0, #1
   1af84:	blt	1afe0 <bcmp@plt+0x8d04>
   1af88:	movw	r0, #34953	; 0x8889
   1af8c:	movt	r0, #34952	; 0x8888
   1af90:	umull	r0, r1, r4, r0
   1af94:	ldr	r0, [r5, #4]
   1af98:	lsr	r4, r1, #5
   1af9c:	bl	342fc <bcmp@plt+0x22020>
   1afa0:	ldr	r1, [pc, #76]	; 1aff4 <bcmp@plt+0x8d18>
   1afa4:	mov	r2, r0
   1afa8:	add	r1, pc, r1
   1afac:	b	1afcc <bcmp@plt+0x8cf0>
   1afb0:	cmp	r0, #1
   1afb4:	blt	1afe0 <bcmp@plt+0x8d04>
   1afb8:	ldr	r0, [r5, #4]
   1afbc:	bl	342fc <bcmp@plt+0x22020>
   1afc0:	ldr	r1, [pc, #48]	; 1aff8 <bcmp@plt+0x8d1c>
   1afc4:	mov	r2, r0
   1afc8:	add	r1, pc, r1
   1afcc:	mov	r0, #5
   1afd0:	mov	r3, r4
   1afd4:	sub	sp, fp, #16
   1afd8:	pop	{r4, r5, r6, sl, fp, lr}
   1afdc:	b	40d10 <bcmp@plt+0x2ea34>
   1afe0:	sub	sp, fp, #16
   1afe4:	pop	{r4, r5, r6, sl, fp, pc}
   1afe8:	andeq	fp, r5, r8, lsl #6
   1afec:	andeq	fp, r5, r4, asr #5
   1aff0:	andeq	fp, r5, r4, lsl r4
   1aff4:	muleq	r3, r2, r4
   1aff8:	andeq	sp, r3, fp, lsr #9
   1affc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1b000:	add	fp, sp, #24
   1b004:	mov	r5, r0
   1b008:	ldr	r0, [r0, #8]
   1b00c:	cmp	r0, #0
   1b010:	beq	1b0b8 <bcmp@plt+0x8ddc>
   1b014:	ldr	r0, [pc, #160]	; 1b0bc <bcmp@plt+0x8de0>
   1b018:	mov	r9, r1
   1b01c:	ldr	r0, [pc, r0]
   1b020:	ldr	r3, [r0]
   1b024:	ldr	r0, [pc, #148]	; 1b0c0 <bcmp@plt+0x8de4>
   1b028:	ldr	r0, [pc, r0]
   1b02c:	ldr	r2, [r0]
   1b030:	mov	r0, r1
   1b034:	mov	r1, #5
   1b038:	bl	4a5c4 <bcmp@plt+0x382e8>
   1b03c:	ldr	r8, [r9, #4]
   1b040:	ldr	r0, [r8, #32]
   1b044:	ldr	r7, [r0, #4]
   1b048:	cmp	r7, r0
   1b04c:	bne	1b064 <bcmp@plt+0x8d88>
   1b050:	b	1b0b8 <bcmp@plt+0x8ddc>
   1b054:	ldr	r0, [r8, #32]
   1b058:	ldr	r7, [r7, #4]
   1b05c:	cmp	r7, r0
   1b060:	beq	1b0b8 <bcmp@plt+0x8ddc>
   1b064:	ldr	r6, [r7, #8]
   1b068:	ldr	r1, [r6, #12]
   1b06c:	cmp	r1, #0
   1b070:	beq	1b058 <bcmp@plt+0x8d7c>
   1b074:	ldr	r4, [r6, #4]
   1b078:	ldr	r2, [r4, #8]
   1b07c:	ldr	r1, [r2]
   1b080:	ldr	r1, [r1, #24]
   1b084:	cmp	r1, #0
   1b088:	cmpne	r4, r6
   1b08c:	beq	1b058 <bcmp@plt+0x8d7c>
   1b090:	ldr	r3, [r5, #8]
   1b094:	mov	r0, r5
   1b098:	mov	r1, r9
   1b09c:	bl	1b0c4 <bcmp@plt+0x8de8>
   1b0a0:	ldr	r4, [r4, #4]
   1b0a4:	cmp	r4, r6
   1b0a8:	beq	1b054 <bcmp@plt+0x8d78>
   1b0ac:	ldr	r3, [r5, #8]
   1b0b0:	ldr	r2, [r4, #8]
   1b0b4:	b	1b094 <bcmp@plt+0x8db8>
   1b0b8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1b0bc:	strdeq	fp, [r5], -r0
   1b0c0:	strdeq	fp, [r5], -r0
   1b0c4:	push	{r4, r5, r6, r7, fp, lr}
   1b0c8:	add	fp, sp, #16
   1b0cc:	sub	sp, sp, #8
   1b0d0:	mov	r7, r0
   1b0d4:	ldrb	r0, [r2, #6]
   1b0d8:	cmp	r0, #0
   1b0dc:	beq	1b198 <bcmp@plt+0x8ebc>
   1b0e0:	ldrb	r0, [r2, #7]
   1b0e4:	mov	r5, r2
   1b0e8:	cmp	r0, #255	; 0xff
   1b0ec:	beq	1b198 <bcmp@plt+0x8ebc>
   1b0f0:	mov	r0, #8
   1b0f4:	mov	r4, r3
   1b0f8:	mov	r6, r1
   1b0fc:	bl	449c8 <bcmp@plt+0x326ec>
   1b100:	str	r6, [r0]
   1b104:	str	r5, [r0, #4]
   1b108:	mov	r3, r0
   1b10c:	sub	r1, r7, #12
   1b110:	ldr	r0, [pc, #136]	; 1b1a0 <bcmp@plt+0x8ec4>
   1b114:	ldr	r0, [pc, r0]
   1b118:	str	r0, [sp]
   1b11c:	mov	r0, #5
   1b120:	ldr	r2, [pc, #124]	; 1b1a4 <bcmp@plt+0x8ec8>
   1b124:	ldr	r2, [pc, r2]
   1b128:	bl	4a440 <bcmp@plt+0x38164>
   1b12c:	mov	r7, r0
   1b130:	ldr	r0, [pc, #112]	; 1b1a8 <bcmp@plt+0x8ecc>
   1b134:	mov	r1, r6
   1b138:	mov	r2, r7
   1b13c:	ldr	r0, [pc, r0]
   1b140:	ldr	r0, [r0]
   1b144:	bl	4a738 <bcmp@plt+0x3845c>
   1b148:	mov	r0, r7
   1b14c:	mov	r1, r4
   1b150:	bl	4a2ac <bcmp@plt+0x37fd0>
   1b154:	ldr	r0, [pc, #80]	; 1b1ac <bcmp@plt+0x8ed0>
   1b158:	ldr	r0, [pc, r0]
   1b15c:	ldr	r0, [r0]
   1b160:	cmp	r0, #2
   1b164:	blt	1b198 <bcmp@plt+0x8ebc>
   1b168:	ldr	r0, [r6, #4]
   1b16c:	bl	342fc <bcmp@plt+0x22020>
   1b170:	mov	r6, r0
   1b174:	ldr	r0, [r5]
   1b178:	bl	342fc <bcmp@plt+0x22020>
   1b17c:	str	r4, [sp]
   1b180:	mov	r3, r0
   1b184:	mov	r0, #6
   1b188:	mov	r2, r6
   1b18c:	ldr	r1, [pc, #28]	; 1b1b0 <bcmp@plt+0x8ed4>
   1b190:	add	r1, pc, r1
   1b194:	bl	40d10 <bcmp@plt+0x2ea34>
   1b198:	sub	sp, fp, #16
   1b19c:	pop	{r4, r5, r6, r7, fp, pc}
   1b1a0:	andeq	fp, r5, r4, lsl #5
   1b1a4:	andeq	fp, r5, ip, lsl #3
   1b1a8:	ldrdeq	fp, [r5], -ip
   1b1ac:	andeq	fp, r5, r0, lsr r2
   1b1b0:	andeq	sp, r3, sp, asr #6
   1b1b4:	push	{r4, r5, fp, lr}
   1b1b8:	add	fp, sp, #8
   1b1bc:	mov	r5, r0
   1b1c0:	mov	r0, #8
   1b1c4:	mov	r4, r1
   1b1c8:	bl	449c8 <bcmp@plt+0x326ec>
   1b1cc:	str	r5, [r0]
   1b1d0:	str	r4, [r0, #4]
   1b1d4:	pop	{r4, r5, fp, pc}
   1b1d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b1dc:	add	fp, sp, #28
   1b1e0:	sub	sp, sp, #12
   1b1e4:	mov	r5, r0
   1b1e8:	bl	4a294 <bcmp@plt+0x37fb8>
   1b1ec:	mov	r7, r0
   1b1f0:	mov	r0, r5
   1b1f4:	bl	4a2a4 <bcmp@plt+0x37fc8>
   1b1f8:	mov	sl, r0
   1b1fc:	mov	r0, r5
   1b200:	bl	4a28c <bcmp@plt+0x37fb0>
   1b204:	mov	r4, r0
   1b208:	ldm	r7, {r0, r8}
   1b20c:	ldr	r7, [r8]
   1b210:	ldr	r9, [r0, #4]
   1b214:	ldr	r0, [r4, #36]	; 0x24
   1b218:	ldr	r6, [r0, #36]	; 0x24
   1b21c:	mov	r0, r4
   1b220:	bl	16a68 <bcmp@plt+0x478c>
   1b224:	bl	1686c <bcmp@plt+0x4590>
   1b228:	mov	r1, r0
   1b22c:	mov	r0, r7
   1b230:	blx	r6
   1b234:	str	r0, [sp, #8]
   1b238:	mov	r0, sl
   1b23c:	bl	45374 <bcmp@plt+0x33098>
   1b240:	ldr	r1, [r4, #24]
   1b244:	cmp	r0, r1
   1b248:	bgt	1b2d4 <bcmp@plt+0x8ff8>
   1b24c:	bl	452ac <bcmp@plt+0x32fd0>
   1b250:	mov	r7, r0
   1b254:	stm	sp, {r0, r1}
   1b258:	mov	r6, r1
   1b25c:	add	r0, r4, #12
   1b260:	mov	r1, r9
   1b264:	mov	r2, r8
   1b268:	bl	1ad28 <bcmp@plt+0x8a4c>
   1b26c:	cmp	r0, #1
   1b270:	bne	1b2d4 <bcmp@plt+0x8ff8>
   1b274:	mov	r0, sl
   1b278:	bl	45374 <bcmp@plt+0x33098>
   1b27c:	ldr	r1, [pc, #488]	; 1b46c <bcmp@plt+0x9190>
   1b280:	cmp	r0, #1
   1b284:	ldr	r1, [pc, r1]
   1b288:	ldr	r1, [r1]
   1b28c:	blt	1b400 <bcmp@plt+0x9124>
   1b290:	cmp	r1, #1
   1b294:	blt	1b434 <bcmp@plt+0x9158>
   1b298:	ldr	r0, [sp, #8]
   1b29c:	bl	342fc <bcmp@plt+0x22020>
   1b2a0:	mov	r8, r0
   1b2a4:	mov	r0, r9
   1b2a8:	bl	342fc <bcmp@plt+0x22020>
   1b2ac:	mov	r9, r0
   1b2b0:	mov	r0, sl
   1b2b4:	bl	45374 <bcmp@plt+0x33098>
   1b2b8:	str	r0, [sp]
   1b2bc:	mov	r0, #5
   1b2c0:	mov	r2, r8
   1b2c4:	mov	r3, r9
   1b2c8:	ldr	r1, [pc, #416]	; 1b470 <bcmp@plt+0x9194>
   1b2cc:	add	r1, pc, r1
   1b2d0:	b	1b430 <bcmp@plt+0x9154>
   1b2d4:	ldrb	r0, [r8, #4]
   1b2d8:	cmp	r0, #1
   1b2dc:	bne	1b36c <bcmp@plt+0x9090>
   1b2e0:	mov	r0, #0
   1b2e4:	strb	r0, [r8, #4]
   1b2e8:	ldr	r0, [pc, #396]	; 1b47c <bcmp@plt+0x91a0>
   1b2ec:	ldr	r0, [pc, r0]
   1b2f0:	ldr	r0, [r0]
   1b2f4:	cmp	r0, #1
   1b2f8:	blt	1b328 <bcmp@plt+0x904c>
   1b2fc:	ldr	r0, [sp, #8]
   1b300:	bl	342fc <bcmp@plt+0x22020>
   1b304:	mov	r7, r0
   1b308:	mov	r0, r9
   1b30c:	bl	342fc <bcmp@plt+0x22020>
   1b310:	ldr	r1, [pc, #360]	; 1b480 <bcmp@plt+0x91a4>
   1b314:	mov	r3, r0
   1b318:	mov	r0, #5
   1b31c:	mov	r2, r7
   1b320:	add	r1, pc, r1
   1b324:	bl	40d10 <bcmp@plt+0x2ea34>
   1b328:	ldr	r0, [r4, #32]
   1b32c:	mov	r1, r9
   1b330:	bl	17b24 <bcmp@plt+0x5848>
   1b334:	cmp	r0, #0
   1b338:	beq	1b3dc <bcmp@plt+0x9100>
   1b33c:	ldr	r1, [r4, #36]	; 0x24
   1b340:	mov	r7, r0
   1b344:	ldr	r0, [r4, #40]	; 0x28
   1b348:	ldr	r2, [r1, #28]
   1b34c:	mov	r1, r7
   1b350:	blx	r2
   1b354:	mov	r0, r7
   1b358:	bl	433c0 <bcmp@plt+0x310e4>
   1b35c:	mov	r1, r0
   1b360:	mov	r0, r4
   1b364:	mov	r2, #0
   1b368:	bl	16b5c <bcmp@plt+0x4880>
   1b36c:	ldr	r0, [pc, #276]	; 1b488 <bcmp@plt+0x91ac>
   1b370:	mov	r1, sl
   1b374:	ldr	r0, [pc, r0]
   1b378:	ldr	r0, [r0]
   1b37c:	bl	4510c <bcmp@plt+0x32e30>
   1b380:	ldr	r1, [r4, #20]
   1b384:	mov	r0, r5
   1b388:	bl	4a2ac <bcmp@plt+0x37fd0>
   1b38c:	ldr	r0, [pc, #248]	; 1b48c <bcmp@plt+0x91b0>
   1b390:	mov	r5, #0
   1b394:	ldr	r0, [pc, r0]
   1b398:	ldr	r0, [r0]
   1b39c:	cmp	r0, #2
   1b3a0:	blt	1b460 <bcmp@plt+0x9184>
   1b3a4:	ldr	r0, [sp, #8]
   1b3a8:	bl	342fc <bcmp@plt+0x22020>
   1b3ac:	mov	r6, r0
   1b3b0:	mov	r0, r9
   1b3b4:	bl	342fc <bcmp@plt+0x22020>
   1b3b8:	mov	r3, r0
   1b3bc:	ldr	r0, [r4, #20]
   1b3c0:	mov	r2, r6
   1b3c4:	str	r0, [sp]
   1b3c8:	mov	r0, #6
   1b3cc:	ldr	r1, [pc, #188]	; 1b490 <bcmp@plt+0x91b4>
   1b3d0:	add	r1, pc, r1
   1b3d4:	bl	40d10 <bcmp@plt+0x2ea34>
   1b3d8:	b	1b460 <bcmp@plt+0x9184>
   1b3dc:	mov	r0, r9
   1b3e0:	bl	342fc <bcmp@plt+0x22020>
   1b3e4:	ldr	r1, [pc, #152]	; 1b484 <bcmp@plt+0x91a8>
   1b3e8:	mov	r2, r0
   1b3ec:	mov	r0, #2
   1b3f0:	add	r1, pc, r1
   1b3f4:	bl	40d10 <bcmp@plt+0x2ea34>
   1b3f8:	mov	r5, #0
   1b3fc:	b	1b460 <bcmp@plt+0x9184>
   1b400:	cmp	r1, #1
   1b404:	blt	1b434 <bcmp@plt+0x9158>
   1b408:	ldr	r0, [sp, #8]
   1b40c:	bl	342fc <bcmp@plt+0x22020>
   1b410:	mov	r8, r0
   1b414:	mov	r0, r9
   1b418:	bl	342fc <bcmp@plt+0x22020>
   1b41c:	ldr	r1, [pc, #80]	; 1b474 <bcmp@plt+0x9198>
   1b420:	mov	r3, r0
   1b424:	mov	r0, #5
   1b428:	mov	r2, r8
   1b42c:	add	r1, pc, r1
   1b430:	bl	40d10 <bcmp@plt+0x2ea34>
   1b434:	ldr	r0, [pc, #60]	; 1b478 <bcmp@plt+0x919c>
   1b438:	mov	r2, r7
   1b43c:	mov	r3, r6
   1b440:	ldr	r0, [pc, r0]
   1b444:	str	sl, [sp]
   1b448:	ldr	r0, [r0]
   1b44c:	bl	44bac <bcmp@plt+0x328d0>
   1b450:	ldr	r1, [r4, #28]
   1b454:	mov	r0, r5
   1b458:	bl	4a2ac <bcmp@plt+0x37fd0>
   1b45c:	mov	r5, #1
   1b460:	mov	r0, r5
   1b464:	sub	sp, fp, #28
   1b468:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b46c:	andeq	fp, r5, r4, lsl #2
   1b470:	andeq	sp, r3, r9, asr #4
   1b474:	andeq	sp, r3, r9, lsr #2
   1b478:	andeq	sl, r5, ip, asr #27
   1b47c:	muleq	r5, ip, r0
   1b480:	andeq	sp, r3, r2, ror #4
   1b484:	strdeq	sp, [r3], -r8
   1b488:	muleq	r5, r8, lr
   1b48c:	strdeq	sl, [r5], -r4
   1b490:	andeq	sp, r3, lr, asr r2
   1b494:	b	11f10 <free@plt>
   1b498:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1b49c:	add	fp, sp, #24
   1b4a0:	sub	sp, sp, #8
   1b4a4:	mov	r6, r0
   1b4a8:	mov	r0, r1
   1b4ac:	mov	r8, r2
   1b4b0:	mov	r7, r1
   1b4b4:	bl	3ad70 <bcmp@plt+0x28a94>
   1b4b8:	mov	r1, r0
   1b4bc:	mov	r0, #1
   1b4c0:	mov	r2, #1
   1b4c4:	mov	r3, #0
   1b4c8:	mov	r5, #0
   1b4cc:	strb	r0, [r1, #40]	; 0x28
   1b4d0:	mov	r0, r6
   1b4d4:	bl	1a180 <bcmp@plt+0x7ea4>
   1b4d8:	mov	r4, r0
   1b4dc:	mov	r0, r7
   1b4e0:	bl	342fc <bcmp@plt+0x22020>
   1b4e4:	mov	r2, r0
   1b4e8:	cmp	r4, #0
   1b4ec:	beq	1b5ec <bcmp@plt+0x9310>
   1b4f0:	ldr	r0, [pc, #284]	; 1b614 <bcmp@plt+0x9338>
   1b4f4:	mov	r1, r2
   1b4f8:	add	r0, pc, r0
   1b4fc:	bl	11d9c <printf@plt>
   1b500:	mov	r0, #8
   1b504:	bl	449c8 <bcmp@plt+0x326ec>
   1b508:	mov	r5, r0
   1b50c:	str	r4, [r0]
   1b510:	mov	r0, r8
   1b514:	bl	34af8 <bcmp@plt+0x2281c>
   1b518:	str	r0, [r5, #4]
   1b51c:	sub	r6, r6, #12
   1b520:	mov	r3, r5
   1b524:	ldr	r0, [pc, #236]	; 1b618 <bcmp@plt+0x933c>
   1b528:	mov	r1, r6
   1b52c:	ldr	r0, [pc, r0]
   1b530:	str	r0, [sp]
   1b534:	mov	r0, #4
   1b538:	ldr	r2, [pc, #220]	; 1b61c <bcmp@plt+0x9340>
   1b53c:	ldr	r2, [pc, r2]
   1b540:	bl	4a440 <bcmp@plt+0x38164>
   1b544:	ldr	r7, [pc, #212]	; 1b620 <bcmp@plt+0x9344>
   1b548:	mov	r5, r0
   1b54c:	mov	r1, r4
   1b550:	mov	r2, r5
   1b554:	ldr	r7, [pc, r7]
   1b558:	ldr	r0, [r7]
   1b55c:	bl	4a738 <bcmp@plt+0x3845c>
   1b560:	mov	r0, r5
   1b564:	bl	1b630 <bcmp@plt+0x9354>
   1b568:	mov	r5, r0
   1b56c:	cmp	r0, #0
   1b570:	bne	1b604 <bcmp@plt+0x9328>
   1b574:	mov	r5, #0
   1b578:	mov	r0, #1
   1b57c:	mov	r1, r6
   1b580:	mov	r3, r4
   1b584:	str	r5, [sp]
   1b588:	ldr	r2, [pc, #148]	; 1b624 <bcmp@plt+0x9348>
   1b58c:	ldr	r2, [pc, r2]
   1b590:	bl	4a3f0 <bcmp@plt+0x38114>
   1b594:	mov	r6, r0
   1b598:	ldr	r0, [r7]
   1b59c:	mov	r1, r4
   1b5a0:	mov	r2, r6
   1b5a4:	bl	4a738 <bcmp@plt+0x3845c>
   1b5a8:	mov	r0, r6
   1b5ac:	mov	r1, #10
   1b5b0:	bl	4a2ac <bcmp@plt+0x37fd0>
   1b5b4:	ldr	r0, [pc, #108]	; 1b628 <bcmp@plt+0x934c>
   1b5b8:	ldr	r0, [pc, r0]
   1b5bc:	ldr	r0, [r0]
   1b5c0:	cmp	r0, #1
   1b5c4:	blt	1b604 <bcmp@plt+0x9328>
   1b5c8:	ldr	r0, [r4, #4]
   1b5cc:	bl	342fc <bcmp@plt+0x22020>
   1b5d0:	ldr	r1, [pc, #84]	; 1b62c <bcmp@plt+0x9350>
   1b5d4:	mov	r2, r0
   1b5d8:	mov	r0, #5
   1b5dc:	mov	r3, #10
   1b5e0:	add	r1, pc, r1
   1b5e4:	bl	40d10 <bcmp@plt+0x2ea34>
   1b5e8:	b	1b604 <bcmp@plt+0x9328>
   1b5ec:	ldr	r1, [pc, #28]	; 1b610 <bcmp@plt+0x9334>
   1b5f0:	mov	r0, #3
   1b5f4:	add	r1, pc, r1
   1b5f8:	bl	40d10 <bcmp@plt+0x2ea34>
   1b5fc:	mov	r0, #0
   1b600:	bl	4329c <bcmp@plt+0x30fc0>
   1b604:	mov	r0, r5
   1b608:	sub	sp, fp, #24
   1b60c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1b610:	andeq	sp, r3, sl, lsl #2
   1b614:	andeq	sp, r3, r8, lsr r2
   1b618:	muleq	r5, r8, sp
   1b61c:	andeq	sl, r5, r0, lsl lr
   1b620:	andeq	sl, r5, r4, asr #25
   1b624:			; <UNDEFINED> instruction: 0x0005acb8
   1b628:	ldrdeq	sl, [r5], -r0
   1b62c:	muleq	r3, r3, lr
   1b630:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1b634:	add	fp, sp, #24
   1b638:	sub	sp, sp, #8
   1b63c:	mov	r4, r0
   1b640:	bl	4a294 <bcmp@plt+0x37fb8>
   1b644:	mov	r9, r0
   1b648:	mov	r0, r4
   1b64c:	bl	4a2a4 <bcmp@plt+0x37fc8>
   1b650:	mov	r8, r0
   1b654:	mov	r0, r4
   1b658:	bl	4a28c <bcmp@plt+0x37fb0>
   1b65c:	mov	r7, r0
   1b660:	mov	r0, r8
   1b664:	bl	45374 <bcmp@plt+0x33098>
   1b668:	mov	r5, r0
   1b66c:	ldr	r0, [r9]
   1b670:	ldr	r6, [r0, #4]
   1b674:	ldr	r0, [r7, #16]
   1b678:	cmp	r5, r0
   1b67c:	ble	1b6f8 <bcmp@plt+0x941c>
   1b680:	ldr	r0, [pc, #288]	; 1b7a8 <bcmp@plt+0x94cc>
   1b684:	ldr	r0, [pc, r0]
   1b688:	ldr	r0, [r0]
   1b68c:	cmp	r0, #1
   1b690:	blt	1b6c0 <bcmp@plt+0x93e4>
   1b694:	mov	r0, r6
   1b698:	sub	r4, r5, #1
   1b69c:	bl	342fc <bcmp@plt+0x22020>
   1b6a0:	ldr	r1, [pc, #260]	; 1b7ac <bcmp@plt+0x94d0>
   1b6a4:	mov	r2, r0
   1b6a8:	mov	r0, #5
   1b6ac:	mov	r3, r4
   1b6b0:	add	r1, pc, r1
   1b6b4:	bl	40d10 <bcmp@plt+0x2ea34>
   1b6b8:	ldr	r0, [r9]
   1b6bc:	ldr	r6, [r0, #4]
   1b6c0:	mov	r0, r7
   1b6c4:	mov	r1, r6
   1b6c8:	mov	r2, #0
   1b6cc:	bl	16b5c <bcmp@plt+0x4880>
   1b6d0:	ldr	r0, [r7, #32]
   1b6d4:	mov	r1, r6
   1b6d8:	bl	17acc <bcmp@plt+0x57f0>
   1b6dc:	bl	4329c <bcmp@plt+0x30fc0>
   1b6e0:	ldr	r0, [r7, #32]
   1b6e4:	mov	r1, #7
   1b6e8:	bl	17b8c <bcmp@plt+0x58b0>
   1b6ec:	mvn	r0, #98	; 0x62
   1b6f0:	sub	sp, fp, #24
   1b6f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1b6f8:	add	r7, r7, #12
   1b6fc:	cmp	r5, #1
   1b700:	blt	1b738 <bcmp@plt+0x945c>
   1b704:	ldr	r0, [pc, #144]	; 1b79c <bcmp@plt+0x94c0>
   1b708:	ldr	r0, [pc, r0]
   1b70c:	ldr	r0, [r0]
   1b710:	cmp	r0, #1
   1b714:	blt	1b738 <bcmp@plt+0x945c>
   1b718:	mov	r0, r6
   1b71c:	bl	342fc <bcmp@plt+0x22020>
   1b720:	ldr	r1, [pc, #120]	; 1b7a0 <bcmp@plt+0x94c4>
   1b724:	mov	r2, r0
   1b728:	mov	r0, #5
   1b72c:	mov	r3, r5
   1b730:	add	r1, pc, r1
   1b734:	bl	40d10 <bcmp@plt+0x2ea34>
   1b738:	bl	452ac <bcmp@plt+0x32fd0>
   1b73c:	mov	r6, r1
   1b740:	ldr	r2, [r9]
   1b744:	ldr	r1, [r9, #4]
   1b748:	mov	r5, r0
   1b74c:	stm	sp, {r0, r6}
   1b750:	mov	r0, r7
   1b754:	bl	1aa68 <bcmp@plt+0x878c>
   1b758:	mov	r1, r0
   1b75c:	mov	r0, #0
   1b760:	cmp	r1, #1
   1b764:	bne	1b794 <bcmp@plt+0x94b8>
   1b768:	ldr	r0, [pc, #52]	; 1b7a4 <bcmp@plt+0x94c8>
   1b76c:	mov	r2, r5
   1b770:	mov	r3, r6
   1b774:	ldr	r0, [pc, r0]
   1b778:	str	r8, [sp]
   1b77c:	ldr	r0, [r0]
   1b780:	bl	44bac <bcmp@plt+0x328d0>
   1b784:	mov	r0, r4
   1b788:	mov	r1, #2
   1b78c:	bl	4a2ac <bcmp@plt+0x37fd0>
   1b790:	mov	r0, #1
   1b794:	sub	sp, fp, #24
   1b798:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1b79c:	andeq	sl, r5, r0, lsl #25
   1b7a0:	andeq	sp, r3, fp, lsr #32
   1b7a4:	muleq	r5, r8, sl
   1b7a8:	andeq	sl, r5, r4, lsl #26
   1b7ac:	ldrdeq	sp, [r3], -pc	; <UNPREDICTABLE>
   1b7b0:	ldr	r0, [r0, #20]
   1b7b4:	b	17b2c <bcmp@plt+0x5850>
   1b7b8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1b7bc:	add	fp, sp, #24
   1b7c0:	sub	sp, sp, #32
   1b7c4:	mov	r4, r0
   1b7c8:	ldr	r0, [r0, #4]
   1b7cc:	ldr	r1, [pc, #344]	; 1b92c <bcmp@plt+0x9650>
   1b7d0:	ldr	r1, [pc, r1]
   1b7d4:	cmp	r0, r1
   1b7d8:	bne	1b910 <bcmp@plt+0x9634>
   1b7dc:	add	r0, r4, #12
   1b7e0:	bl	19c04 <bcmp@plt+0x7928>
   1b7e4:	bl	16e54 <bcmp@plt+0x4b78>
   1b7e8:	str	r0, [r4, #68]	; 0x44
   1b7ec:	ldr	r0, [pc, #316]	; 1b930 <bcmp@plt+0x9654>
   1b7f0:	ldr	r0, [pc, r0]
   1b7f4:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   1b7f8:	str	r0, [r4, #72]	; 0x48
   1b7fc:	ldr	r0, [pc, #304]	; 1b934 <bcmp@plt+0x9658>
   1b800:	ldr	r0, [pc, r0]
   1b804:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   1b808:	str	r0, [r4, #64]	; 0x40
   1b80c:	bl	43244 <bcmp@plt+0x30f68>
   1b810:	mov	r7, r0
   1b814:	bl	43244 <bcmp@plt+0x30f68>
   1b818:	mov	r6, r0
   1b81c:	ldr	r0, [r4, #68]	; 0x44
   1b820:	mov	r5, #0
   1b824:	cmp	r0, #0
   1b828:	beq	1b84c <bcmp@plt+0x9570>
   1b82c:	ldr	r0, [r4, #72]	; 0x48
   1b830:	cmp	r0, #0
   1b834:	cmpne	r6, #0
   1b838:	beq	1b84c <bcmp@plt+0x9570>
   1b83c:	cmp	r7, #0
   1b840:	ldrne	r0, [r4, #64]	; 0x40
   1b844:	cmpne	r0, #0
   1b848:	bne	1b858 <bcmp@plt+0x957c>
   1b84c:	mov	r0, r5
   1b850:	sub	sp, fp, #24
   1b854:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1b858:	ldr	r0, [pc, #216]	; 1b938 <bcmp@plt+0x965c>
   1b85c:	add	r8, sp, #4
   1b860:	mov	r1, r8
   1b864:	add	r0, pc, r0
   1b868:	bl	3511c <bcmp@plt+0x22e40>
   1b86c:	mov	r0, r8
   1b870:	bl	3ad70 <bcmp@plt+0x28a94>
   1b874:	mov	r5, #1
   1b878:	mov	r1, r0
   1b87c:	strb	r5, [r0, #40]	; 0x28
   1b880:	mov	r0, r7
   1b884:	bl	43284 <bcmp@plt+0x30fa8>
   1b888:	ldr	r9, [r4, #32]
   1b88c:	mov	r0, r7
   1b890:	bl	433c0 <bcmp@plt+0x310e4>
   1b894:	mov	r1, r0
   1b898:	mov	r0, r9
   1b89c:	mov	r2, r7
   1b8a0:	bl	17ac4 <bcmp@plt+0x57e8>
   1b8a4:	ldr	r0, [pc, #144]	; 1b93c <bcmp@plt+0x9660>
   1b8a8:	mov	r1, r8
   1b8ac:	add	r0, pc, r0
   1b8b0:	bl	3511c <bcmp@plt+0x22e40>
   1b8b4:	mov	r0, r8
   1b8b8:	bl	3ad70 <bcmp@plt+0x28a94>
   1b8bc:	mov	r1, r0
   1b8c0:	strb	r5, [r0, #40]	; 0x28
   1b8c4:	mov	r0, r6
   1b8c8:	bl	43284 <bcmp@plt+0x30fa8>
   1b8cc:	ldr	r4, [r4, #32]
   1b8d0:	mov	r0, r6
   1b8d4:	bl	433c0 <bcmp@plt+0x310e4>
   1b8d8:	mov	r1, r0
   1b8dc:	mov	r0, r4
   1b8e0:	mov	r2, r6
   1b8e4:	bl	17ac4 <bcmp@plt+0x57e8>
   1b8e8:	ldr	r0, [pc, #80]	; 1b940 <bcmp@plt+0x9664>
   1b8ec:	ldr	r0, [pc, r0]
   1b8f0:	ldr	r0, [r0]
   1b8f4:	cmp	r0, #1
   1b8f8:	blt	1b84c <bcmp@plt+0x9570>
   1b8fc:	ldr	r1, [pc, #64]	; 1b944 <bcmp@plt+0x9668>
   1b900:	mov	r0, #5
   1b904:	add	r1, pc, r1
   1b908:	bl	40d10 <bcmp@plt+0x2ea34>
   1b90c:	b	1b84c <bcmp@plt+0x9570>
   1b910:	ldr	r0, [pc, #48]	; 1b948 <bcmp@plt+0x966c>
   1b914:	ldr	r1, [pc, #48]	; 1b94c <bcmp@plt+0x9670>
   1b918:	ldr	r2, [pc, #48]	; 1b950 <bcmp@plt+0x9674>
   1b91c:	add	r0, pc, r0
   1b920:	add	r1, pc, r1
   1b924:	add	r2, pc, r2
   1b928:	bl	44ad4 <bcmp@plt+0x327f8>
   1b92c:	andeq	sl, r5, ip, asr #22
   1b930:	andeq	sl, r5, r8, lsr fp
   1b934:	strdeq	sl, [r5], -r0
   1b938:	andeq	fp, r3, r6, lsl r0
   1b93c:	andeq	fp, r3, r5, ror #28
   1b940:	muleq	r5, ip, sl
   1b944:	andeq	sp, r3, r3, lsr #9
   1b948:	andeq	sp, r3, r3, ror r1
   1b94c:	andeq	sp, r3, r6, lsl #3
   1b950:	muleq	r3, r0, r1
   1b954:	push	{fp, lr}
   1b958:	mov	fp, sp
   1b95c:	ldr	r1, [r0, #4]
   1b960:	ldr	r2, [pc, #80]	; 1b9b8 <bcmp@plt+0x96dc>
   1b964:	ldr	r2, [pc, r2]
   1b968:	cmp	r1, r2
   1b96c:	bne	1b99c <bcmp@plt+0x96c0>
   1b970:	bl	11f10 <free@plt>
   1b974:	ldr	r0, [pc, #64]	; 1b9bc <bcmp@plt+0x96e0>
   1b978:	ldr	r0, [pc, r0]
   1b97c:	ldr	r0, [r0]
   1b980:	cmp	r0, #1
   1b984:	poplt	{fp, pc}
   1b988:	ldr	r1, [pc, #60]	; 1b9cc <bcmp@plt+0x96f0>
   1b98c:	mov	r0, #5
   1b990:	add	r1, pc, r1
   1b994:	pop	{fp, lr}
   1b998:	b	40d10 <bcmp@plt+0x2ea34>
   1b99c:	ldr	r0, [pc, #28]	; 1b9c0 <bcmp@plt+0x96e4>
   1b9a0:	ldr	r1, [pc, #28]	; 1b9c4 <bcmp@plt+0x96e8>
   1b9a4:	ldr	r2, [pc, #28]	; 1b9c8 <bcmp@plt+0x96ec>
   1b9a8:	add	r0, pc, r0
   1b9ac:	add	r1, pc, r1
   1b9b0:	add	r2, pc, r2
   1b9b4:	bl	44ad4 <bcmp@plt+0x327f8>
   1b9b8:			; <UNDEFINED> instruction: 0x0005a9b8
   1b9bc:	andeq	sl, r5, r0, lsl sl
   1b9c0:	andeq	sp, r3, r7, ror #1
   1b9c4:	strdeq	sp, [r3], -sl
   1b9c8:	andeq	sp, r3, r4, lsl #2
   1b9cc:	andeq	sp, r3, r1, lsr r4
   1b9d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b9d4:	add	fp, sp, #28
   1b9d8:	sub	sp, sp, #20
   1b9dc:	sub	sp, sp, #1024	; 0x400
   1b9e0:	mov	r4, r0
   1b9e4:	ldr	r0, [r0, #4]
   1b9e8:	ldr	r1, [pc, #768]	; 1bcf0 <bcmp@plt+0x9a14>
   1b9ec:	ldr	r1, [pc, r1]
   1b9f0:	cmp	r0, r1
   1b9f4:	bne	1bcd4 <bcmp@plt+0x99f8>
   1b9f8:	add	r0, r4, #12
   1b9fc:	bl	19c84 <bcmp@plt+0x79a8>
   1ba00:	bl	3dc9c <bcmp@plt+0x2b9c0>
   1ba04:	mov	r5, r0
   1ba08:	ldr	r0, [r4, #68]	; 0x44
   1ba0c:	mov	r1, r5
   1ba10:	ldr	r0, [r0]
   1ba14:	ldr	r0, [r0]
   1ba18:	bl	3dd80 <bcmp@plt+0x2baa4>
   1ba1c:	ldr	r0, [r4, #68]	; 0x44
   1ba20:	mov	r1, r5
   1ba24:	str	r5, [sp, #4]
   1ba28:	ldr	r0, [r0]
   1ba2c:	ldr	r0, [r0, #4]
   1ba30:	bl	3dd80 <bcmp@plt+0x2baa4>
   1ba34:	ldr	r0, [r4, #68]	; 0x44
   1ba38:	ldr	r1, [r0]
   1ba3c:	ldr	r2, [r1, #8]
   1ba40:	ldr	r2, [r2]
   1ba44:	ldr	r3, [r2]
   1ba48:	cmp	r3, #0
   1ba4c:	beq	1bab4 <bcmp@plt+0x97d8>
   1ba50:	mov	r5, #0
   1ba54:	mvn	r8, #3
   1ba58:	mov	r7, #3
   1ba5c:	mov	r6, #0
   1ba60:	b	1ba84 <bcmp@plt+0x97a8>
   1ba64:	ldr	r1, [r0]
   1ba68:	add	r6, r6, #1
   1ba6c:	add	r5, r5, #2
   1ba70:	ldr	r2, [r1, #8]
   1ba74:	ldr	r2, [r2]
   1ba78:	ldr	r3, [r2]
   1ba7c:	cmp	r6, r3
   1ba80:	beq	1bab4 <bcmp@plt+0x97d8>
   1ba84:	ldr	r3, [r2, #16]
   1ba88:	and	r1, r8, r6, lsr #2
   1ba8c:	ldr	r1, [r3, r1]
   1ba90:	and	r3, r5, #30
   1ba94:	tst	r1, r7, lsl r3
   1ba98:	bne	1ba64 <bcmp@plt+0x9788>
   1ba9c:	ldr	r0, [r2, #24]
   1baa0:	ldr	r1, [sp, #4]
   1baa4:	ldr	r0, [r0, r6, lsl #2]
   1baa8:	bl	3dd80 <bcmp@plt+0x2baa4>
   1baac:	ldr	r0, [r4, #68]	; 0x44
   1bab0:	b	1ba64 <bcmp@plt+0x9788>
   1bab4:	ldr	r2, [r1, #12]
   1bab8:	ldr	r2, [r2]
   1babc:	ldr	r3, [r2]
   1bac0:	cmp	r3, #0
   1bac4:	beq	1bb2c <bcmp@plt+0x9850>
   1bac8:	mov	r5, #0
   1bacc:	mvn	r8, #3
   1bad0:	mov	r7, #3
   1bad4:	mov	r6, #0
   1bad8:	b	1bafc <bcmp@plt+0x9820>
   1badc:	ldr	r1, [r0]
   1bae0:	add	r6, r6, #1
   1bae4:	add	r5, r5, #2
   1bae8:	ldr	r2, [r1, #12]
   1baec:	ldr	r2, [r2]
   1baf0:	ldr	r3, [r2]
   1baf4:	cmp	r6, r3
   1baf8:	beq	1bb2c <bcmp@plt+0x9850>
   1bafc:	ldr	r3, [r2, #16]
   1bb00:	and	r1, r8, r6, lsr #2
   1bb04:	ldr	r1, [r3, r1]
   1bb08:	and	r3, r5, #30
   1bb0c:	tst	r1, r7, lsl r3
   1bb10:	bne	1badc <bcmp@plt+0x9800>
   1bb14:	ldr	r0, [r2, #24]
   1bb18:	ldr	r1, [sp, #4]
   1bb1c:	ldr	r0, [r0, r6, lsl #2]
   1bb20:	bl	3dd80 <bcmp@plt+0x2baa4>
   1bb24:	ldr	r0, [r4, #68]	; 0x44
   1bb28:	b	1badc <bcmp@plt+0x9800>
   1bb2c:	ldr	r5, [sp, #4]
   1bb30:	ldr	r0, [r1, #16]
   1bb34:	mov	r1, r5
   1bb38:	bl	3dd80 <bcmp@plt+0x2baa4>
   1bb3c:	ldr	r0, [r4, #68]	; 0x44
   1bb40:	mov	r1, r5
   1bb44:	ldr	r0, [r0]
   1bb48:	ldr	r0, [r0, #16]
   1bb4c:	bl	3dd80 <bcmp@plt+0x2baa4>
   1bb50:	ldr	sl, [r5, #4]
   1bb54:	cmp	sl, r5
   1bb58:	beq	1bc78 <bcmp@plt+0x999c>
   1bb5c:	add	r5, sp, #8
   1bb60:	b	1bb74 <bcmp@plt+0x9898>
   1bb64:	ldr	sl, [sl, #4]
   1bb68:	ldr	r0, [sp, #4]
   1bb6c:	cmp	sl, r0
   1bb70:	beq	1bc78 <bcmp@plt+0x999c>
   1bb74:	ldr	r0, [sl, #8]
   1bb78:	ldr	r6, [r0]
   1bb7c:	cmp	r6, #0
   1bb80:	beq	1bb64 <bcmp@plt+0x9888>
   1bb84:	mov	r7, #0
   1bb88:	b	1bbb8 <bcmp@plt+0x98dc>
   1bb8c:	ldr	r0, [r6, #8]
   1bb90:	ldr	r6, [r6, #12]
   1bb94:	cmp	r0, #0
   1bb98:	beq	1bc50 <bcmp@plt+0x9974>
   1bb9c:	cmp	r6, #0
   1bba0:	addne	r1, sp, #524	; 0x20c
   1bba4:	strne	r6, [r1, r7, lsl #2]
   1bba8:	addne	r7, r7, #1
   1bbac:	mov	r6, r0
   1bbb0:	cmp	r6, #0
   1bbb4:	beq	1bb64 <bcmp@plt+0x9888>
   1bbb8:	ldr	r0, [r6, #4]
   1bbbc:	cmp	r0, #0
   1bbc0:	beq	1bb8c <bcmp@plt+0x98b0>
   1bbc4:	ldr	r0, [r6, #20]
   1bbc8:	ldr	r9, [r0]
   1bbcc:	cmp	r9, #0
   1bbd0:	beq	1bb8c <bcmp@plt+0x98b0>
   1bbd4:	mov	r8, #0
   1bbd8:	b	1bbf4 <bcmp@plt+0x9918>
   1bbdc:	cmp	r9, #0
   1bbe0:	strne	r9, [r5, r8, lsl #2]
   1bbe4:	addne	r8, r8, #1
   1bbe8:	mov	r9, r0
   1bbec:	cmp	r9, #0
   1bbf0:	beq	1bb8c <bcmp@plt+0x98b0>
   1bbf4:	ldr	r0, [r9, #4]
   1bbf8:	cmp	r0, #0
   1bbfc:	beq	1bc1c <bcmp@plt+0x9940>
   1bc00:	ldr	r0, [r9, #20]
   1bc04:	cmp	r0, #0
   1bc08:	beq	1bc1c <bcmp@plt+0x9940>
   1bc0c:	bl	443f4 <bcmp@plt+0x32118>
   1bc10:	mov	r1, r0
   1bc14:	mov	r0, r4
   1bc18:	bl	16990 <bcmp@plt+0x46b4>
   1bc1c:	ldr	r0, [r9, #8]
   1bc20:	ldr	r9, [r9, #12]
   1bc24:	cmp	r0, #0
   1bc28:	bne	1bbdc <bcmp@plt+0x9900>
   1bc2c:	cmp	r9, #0
   1bc30:	bne	1bbec <bcmp@plt+0x9910>
   1bc34:	cmp	r8, #0
   1bc38:	beq	1bb8c <bcmp@plt+0x98b0>
   1bc3c:	sub	r8, r8, #1
   1bc40:	ldr	r9, [r5, r8, lsl #2]
   1bc44:	cmp	r9, #0
   1bc48:	bne	1bbf4 <bcmp@plt+0x9918>
   1bc4c:	b	1bb8c <bcmp@plt+0x98b0>
   1bc50:	cmp	r6, #0
   1bc54:	bne	1bbb0 <bcmp@plt+0x98d4>
   1bc58:	cmp	r7, #0
   1bc5c:	beq	1bb64 <bcmp@plt+0x9888>
   1bc60:	sub	r7, r7, #1
   1bc64:	add	r0, sp, #524	; 0x20c
   1bc68:	ldr	r6, [r0, r7, lsl #2]
   1bc6c:	cmp	r6, #0
   1bc70:	bne	1bbb8 <bcmp@plt+0x98dc>
   1bc74:	b	1bb64 <bcmp@plt+0x9888>
   1bc78:	ldr	r0, [sp, #4]
   1bc7c:	bl	3e398 <bcmp@plt+0x2c0bc>
   1bc80:	ldr	r0, [r4, #68]	; 0x44
   1bc84:	bl	16ea8 <bcmp@plt+0x4bcc>
   1bc88:	ldr	r0, [r4, #64]	; 0x40
   1bc8c:	bl	3e398 <bcmp@plt+0x2c0bc>
   1bc90:	ldr	r0, [r4, #72]	; 0x48
   1bc94:	bl	3e398 <bcmp@plt+0x2c0bc>
   1bc98:	ldr	r0, [r4, #112]	; 0x70
   1bc9c:	bl	4a1b8 <bcmp@plt+0x37edc>
   1bca0:	ldr	r0, [pc, #76]	; 1bcf4 <bcmp@plt+0x9a18>
   1bca4:	ldr	r0, [pc, r0]
   1bca8:	ldr	r0, [r0]
   1bcac:	cmp	r0, #1
   1bcb0:	blt	1bccc <bcmp@plt+0x99f0>
   1bcb4:	ldr	r1, [pc, #72]	; 1bd04 <bcmp@plt+0x9a28>
   1bcb8:	mov	r0, #5
   1bcbc:	add	r1, pc, r1
   1bcc0:	sub	sp, fp, #28
   1bcc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bcc8:	b	40d10 <bcmp@plt+0x2ea34>
   1bccc:	sub	sp, fp, #28
   1bcd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bcd4:	ldr	r0, [pc, #28]	; 1bcf8 <bcmp@plt+0x9a1c>
   1bcd8:	ldr	r1, [pc, #28]	; 1bcfc <bcmp@plt+0x9a20>
   1bcdc:	ldr	r2, [pc, #28]	; 1bd00 <bcmp@plt+0x9a24>
   1bce0:	add	r0, pc, r0
   1bce4:	add	r1, pc, r1
   1bce8:	add	r2, pc, r2
   1bcec:	bl	44ad4 <bcmp@plt+0x327f8>
   1bcf0:	andeq	sl, r5, r0, lsr r9
   1bcf4:	andeq	sl, r5, r4, ror #13
   1bcf8:	andeq	ip, r3, pc, lsr #27
   1bcfc:	andeq	ip, r3, r2, asr #27
   1bd00:	andeq	ip, r3, ip, asr #27
   1bd04:	andeq	sp, r3, r3, lsl r1
   1bd08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bd0c:	add	fp, sp, #28
   1bd10:	sub	sp, sp, #76	; 0x4c
   1bd14:	sub	sp, sp, #1024	; 0x400
   1bd18:	mov	r9, r0
   1bd1c:	ldr	r0, [r0, #4]
   1bd20:	ldr	r1, [pc, #3976]	; 1ccb0 <bcmp@plt+0xa9d4>
   1bd24:	ldr	r1, [pc, r1]
   1bd28:	cmp	r0, r1
   1bd2c:	bne	1cc94 <bcmp@plt+0xa9b8>
   1bd30:	ldr	r0, [r9]
   1bd34:	cmp	r0, #3
   1bd38:	bne	1bd64 <bcmp@plt+0x9a88>
   1bd3c:	ldr	r0, [pc, #3952]	; 1ccb4 <bcmp@plt+0xa9d8>
   1bd40:	ldr	r0, [pc, r0]
   1bd44:	ldr	r0, [r0]
   1bd48:	cmp	r0, #1
   1bd4c:	blt	1bd90 <bcmp@plt+0x9ab4>
   1bd50:	ldr	r1, [pc, #3936]	; 1ccb8 <bcmp@plt+0xa9dc>
   1bd54:	mov	r0, #5
   1bd58:	add	r1, pc, r1
   1bd5c:	bl	40d10 <bcmp@plt+0x2ea34>
   1bd60:	ldr	r0, [r9]
   1bd64:	cmp	r0, #0
   1bd68:	bne	1bd90 <bcmp@plt+0x9ab4>
   1bd6c:	ldr	r0, [pc, #3912]	; 1ccbc <bcmp@plt+0xa9e0>
   1bd70:	ldr	r0, [pc, r0]
   1bd74:	ldr	r0, [r0]
   1bd78:	cmp	r0, #1
   1bd7c:	blt	1bd90 <bcmp@plt+0x9ab4>
   1bd80:	ldr	r1, [pc, #3896]	; 1ccc0 <bcmp@plt+0xa9e4>
   1bd84:	mov	r0, #5
   1bd88:	add	r1, pc, r1
   1bd8c:	bl	40d10 <bcmp@plt+0x2ea34>
   1bd90:	ldr	r0, [r9, #72]	; 0x48
   1bd94:	ldr	r0, [r0, #12]
   1bd98:	cmp	r0, #0
   1bd9c:	bne	1bdb8 <bcmp@plt+0x9adc>
   1bda0:	ldr	r1, [pc, #3868]	; 1ccc4 <bcmp@plt+0xa9e8>
   1bda4:	mov	r0, #3
   1bda8:	add	r1, pc, r1
   1bdac:	bl	40d10 <bcmp@plt+0x2ea34>
   1bdb0:	mov	r0, #2
   1bdb4:	bl	4a340 <bcmp@plt+0x38064>
   1bdb8:	ldr	r0, [r9, #44]	; 0x2c
   1bdbc:	add	r5, r9, #12
   1bdc0:	ldr	r1, [r0, #12]
   1bdc4:	cmp	r1, #0
   1bdc8:	bne	1bde4 <bcmp@plt+0x9b08>
   1bdcc:	ldr	r1, [pc, #3828]	; 1ccc8 <bcmp@plt+0xa9ec>
   1bdd0:	mov	r0, #1
   1bdd4:	add	r1, pc, r1
   1bdd8:	bl	40d10 <bcmp@plt+0x2ea34>
   1bddc:	mov	r0, #2
   1bde0:	bl	4a340 <bcmp@plt+0x38064>
   1bde4:	mov	r0, r5
   1bde8:	mov	r1, #2
   1bdec:	bl	1b7b0 <bcmp@plt+0x94d4>
   1bdf0:	mov	r6, r0
   1bdf4:	mov	r0, r5
   1bdf8:	mov	r1, #10
   1bdfc:	str	r5, [sp, #8]
   1be00:	bl	1b7b0 <bcmp@plt+0x94d4>
   1be04:	mov	r5, r0
   1be08:	mov	r0, r6
   1be0c:	bl	433c8 <bcmp@plt+0x310ec>
   1be10:	cmp	r0, #0
   1be14:	bne	1be28 <bcmp@plt+0x9b4c>
   1be18:	mov	r0, r5
   1be1c:	bl	433c8 <bcmp@plt+0x310ec>
   1be20:	cmp	r0, #0
   1be24:	beq	1cc78 <bcmp@plt+0xa99c>
   1be28:	ldr	r1, [r9, #36]	; 0x24
   1be2c:	ldr	r0, [r9, #40]	; 0x28
   1be30:	ldr	r2, [r1, #28]
   1be34:	mov	r1, r6
   1be38:	blx	r2
   1be3c:	mov	r0, r6
   1be40:	bl	433c0 <bcmp@plt+0x310e4>
   1be44:	mov	r1, r0
   1be48:	mov	r0, r9
   1be4c:	mov	r2, #0
   1be50:	bl	16b5c <bcmp@plt+0x4880>
   1be54:	ldr	r1, [r9, #36]	; 0x24
   1be58:	ldr	r0, [r9, #40]	; 0x28
   1be5c:	ldr	r2, [r1, #28]
   1be60:	mov	r1, r5
   1be64:	blx	r2
   1be68:	mov	r0, r5
   1be6c:	bl	433c0 <bcmp@plt+0x310e4>
   1be70:	mov	r1, r0
   1be74:	mov	r0, r9
   1be78:	mov	r2, #0
   1be7c:	bl	16b5c <bcmp@plt+0x4880>
   1be80:	ldr	r0, [r9, #76]	; 0x4c
   1be84:	str	r9, [sp, #52]	; 0x34
   1be88:	str	r6, [sp, #36]	; 0x24
   1be8c:	str	r5, [sp, #28]
   1be90:	cmp	r0, #1
   1be94:	bne	1c2cc <bcmp@plt+0x9ff0>
   1be98:	ldr	r0, [r9, #72]	; 0x48
   1be9c:	ldr	r1, [r0, #12]
   1bea0:	cmp	r1, #2
   1bea4:	blt	1bec4 <bcmp@plt+0x9be8>
   1bea8:	ldr	r1, [pc, #3616]	; 1ccd0 <bcmp@plt+0xa9f4>
   1beac:	mov	r0, #2
   1beb0:	add	r1, pc, r1
   1beb4:	bl	40d10 <bcmp@plt+0x2ea34>
   1beb8:	bl	4e79c <bcmp@plt+0x3c4c0>
   1bebc:	ldr	r0, [r9, #72]	; 0x48
   1bec0:	ldr	r1, [r0, #12]
   1bec4:	cmp	r1, #1
   1bec8:	bne	1bef8 <bcmp@plt+0x9c1c>
   1becc:	ldr	r0, [r0, #4]
   1bed0:	ldr	r0, [r0, #8]
   1bed4:	ldr	r0, [r0]
   1bed8:	bl	34418 <bcmp@plt+0x2213c>
   1bedc:	cmp	r0, #2
   1bee0:	beq	1bef8 <bcmp@plt+0x9c1c>
   1bee4:	ldr	r1, [pc, #3560]	; 1ccd4 <bcmp@plt+0xa9f8>
   1bee8:	mov	r0, #2
   1beec:	add	r1, pc, r1
   1bef0:	bl	40d10 <bcmp@plt+0x2ea34>
   1bef4:	bl	4e79c <bcmp@plt+0x3c4c0>
   1bef8:	ldr	r0, [r9, #44]	; 0x2c
   1befc:	ldr	r0, [r0, #12]
   1bf00:	cmp	r0, #1
   1bf04:	blt	1bf20 <bcmp@plt+0x9c44>
   1bf08:	ldr	r1, [pc, #3528]	; 1ccd8 <bcmp@plt+0xa9fc>
   1bf0c:	mov	r0, #4
   1bf10:	add	r1, pc, r1
   1bf14:	bl	40d10 <bcmp@plt+0x2ea34>
   1bf18:	ldr	r0, [r9, #44]	; 0x2c
   1bf1c:	bl	3e314 <bcmp@plt+0x2c038>
   1bf20:	ldr	r0, [r9, #20]
   1bf24:	cmp	r0, #1
   1bf28:	blt	1bf44 <bcmp@plt+0x9c68>
   1bf2c:	mov	r0, #0
   1bf30:	str	r0, [r9, #20]
   1bf34:	mov	r0, #4
   1bf38:	ldr	r1, [pc, #3484]	; 1ccdc <bcmp@plt+0xaa00>
   1bf3c:	add	r1, pc, r1
   1bf40:	bl	40d10 <bcmp@plt+0x2ea34>
   1bf44:	bl	3dc9c <bcmp@plt+0x2b9c0>
   1bf48:	mov	r5, r0
   1bf4c:	ldr	r0, [r9, #68]	; 0x44
   1bf50:	mov	r1, r5
   1bf54:	ldr	r0, [r0]
   1bf58:	ldr	r0, [r0]
   1bf5c:	bl	3dd80 <bcmp@plt+0x2baa4>
   1bf60:	ldr	r0, [r9, #68]	; 0x44
   1bf64:	mov	r1, r5
   1bf68:	str	r5, [sp, #32]
   1bf6c:	ldr	r0, [r0]
   1bf70:	ldr	r0, [r0, #4]
   1bf74:	bl	3dd80 <bcmp@plt+0x2baa4>
   1bf78:	ldr	r0, [r9, #68]	; 0x44
   1bf7c:	ldr	r1, [r0]
   1bf80:	ldr	r2, [r1, #8]
   1bf84:	ldr	r2, [r2]
   1bf88:	ldr	r3, [r2]
   1bf8c:	cmp	r3, #0
   1bf90:	beq	1bffc <bcmp@plt+0x9d20>
   1bf94:	mov	r4, #0
   1bf98:	mvn	r5, #3
   1bf9c:	mov	r6, #3
   1bfa0:	mov	r7, #0
   1bfa4:	b	1bfc8 <bcmp@plt+0x9cec>
   1bfa8:	ldr	r1, [r0]
   1bfac:	add	r7, r7, #1
   1bfb0:	add	r4, r4, #2
   1bfb4:	ldr	r2, [r1, #8]
   1bfb8:	ldr	r2, [r2]
   1bfbc:	ldr	r3, [r2]
   1bfc0:	cmp	r7, r3
   1bfc4:	beq	1bffc <bcmp@plt+0x9d20>
   1bfc8:	ldr	r3, [r2, #16]
   1bfcc:	and	r1, r5, r7, lsr #2
   1bfd0:	ldr	r1, [r3, r1]
   1bfd4:	and	r3, r4, #30
   1bfd8:	tst	r1, r6, lsl r3
   1bfdc:	bne	1bfa8 <bcmp@plt+0x9ccc>
   1bfe0:	ldr	r0, [r2, #24]
   1bfe4:	ldr	r1, [sp, #32]
   1bfe8:	ldr	r0, [r0, r7, lsl #2]
   1bfec:	bl	3dd80 <bcmp@plt+0x2baa4>
   1bff0:	ldr	r0, [sp, #52]	; 0x34
   1bff4:	ldr	r0, [r0, #68]	; 0x44
   1bff8:	b	1bfa8 <bcmp@plt+0x9ccc>
   1bffc:	ldr	r2, [r1, #12]
   1c000:	ldr	r2, [r2]
   1c004:	ldr	r3, [r2]
   1c008:	cmp	r3, #0
   1c00c:	beq	1c078 <bcmp@plt+0x9d9c>
   1c010:	mov	r4, #0
   1c014:	mvn	r5, #3
   1c018:	mov	r6, #3
   1c01c:	mov	r7, #0
   1c020:	b	1c044 <bcmp@plt+0x9d68>
   1c024:	ldr	r1, [r0]
   1c028:	add	r7, r7, #1
   1c02c:	add	r4, r4, #2
   1c030:	ldr	r2, [r1, #12]
   1c034:	ldr	r2, [r2]
   1c038:	ldr	r3, [r2]
   1c03c:	cmp	r7, r3
   1c040:	beq	1c078 <bcmp@plt+0x9d9c>
   1c044:	ldr	r3, [r2, #16]
   1c048:	and	r1, r5, r7, lsr #2
   1c04c:	ldr	r1, [r3, r1]
   1c050:	and	r3, r4, #30
   1c054:	tst	r1, r6, lsl r3
   1c058:	bne	1c024 <bcmp@plt+0x9d48>
   1c05c:	ldr	r0, [r2, #24]
   1c060:	ldr	r1, [sp, #32]
   1c064:	ldr	r0, [r0, r7, lsl #2]
   1c068:	bl	3dd80 <bcmp@plt+0x2baa4>
   1c06c:	ldr	r0, [sp, #52]	; 0x34
   1c070:	ldr	r0, [r0, #68]	; 0x44
   1c074:	b	1c024 <bcmp@plt+0x9d48>
   1c078:	ldr	r5, [sp, #32]
   1c07c:	ldr	r0, [r1, #16]
   1c080:	mov	r1, r5
   1c084:	bl	3dd80 <bcmp@plt+0x2baa4>
   1c088:	ldr	r9, [sp, #52]	; 0x34
   1c08c:	mov	r1, r5
   1c090:	ldr	r0, [r9, #68]	; 0x44
   1c094:	ldr	r0, [r0]
   1c098:	ldr	r0, [r0, #16]
   1c09c:	bl	3dd80 <bcmp@plt+0x2baa4>
   1c0a0:	ldr	r0, [r5, #4]
   1c0a4:	cmp	r0, r5
   1c0a8:	beq	1c2c4 <bcmp@plt+0x9fe8>
   1c0ac:	ldr	r8, [pc, #3116]	; 1cce0 <bcmp@plt+0xaa04>
   1c0b0:	mov	r5, #0
   1c0b4:	mov	r4, #0
   1c0b8:	add	r8, pc, r8
   1c0bc:	b	1c0d8 <bcmp@plt+0x9dfc>
   1c0c0:	ldr	r1, [sp, #40]	; 0x28
   1c0c4:	ldr	r0, [sp, #32]
   1c0c8:	ldr	r1, [r1, #4]
   1c0cc:	cmp	r1, r0
   1c0d0:	mov	r0, r1
   1c0d4:	beq	1c2c4 <bcmp@plt+0x9fe8>
   1c0d8:	str	r0, [sp, #40]	; 0x28
   1c0dc:	ldr	r0, [r0, #8]
   1c0e0:	ldr	r3, [r0]
   1c0e4:	cmp	r3, #0
   1c0e8:	beq	1c0c0 <bcmp@plt+0x9de4>
   1c0ec:	mov	r2, #0
   1c0f0:	b	1c110 <bcmp@plt+0x9e34>
   1c0f4:	cmp	r3, #0
   1c0f8:	subne	r1, fp, #548	; 0x224
   1c0fc:	strne	r3, [r1, r2, lsl #2]
   1c100:	addne	r2, r2, #1
   1c104:	mov	r3, r0
   1c108:	cmp	r3, #0
   1c10c:	beq	1c0c0 <bcmp@plt+0x9de4>
   1c110:	ldr	r0, [r3, #4]
   1c114:	cmp	r0, #0
   1c118:	beq	1c28c <bcmp@plt+0x9fb0>
   1c11c:	ldr	r0, [r3, #20]
   1c120:	str	r2, [sp, #48]	; 0x30
   1c124:	str	r3, [sp, #44]	; 0x2c
   1c128:	ldr	r6, [r0]
   1c12c:	cmp	r6, #0
   1c130:	beq	1c284 <bcmp@plt+0x9fa8>
   1c134:	mov	r2, #0
   1c138:	b	1c158 <bcmp@plt+0x9e7c>
   1c13c:	cmp	r6, #0
   1c140:	addne	r1, sp, #64	; 0x40
   1c144:	strne	r6, [r1, r2, lsl #2]
   1c148:	addne	r2, r2, #1
   1c14c:	mov	r6, r0
   1c150:	cmp	r6, #0
   1c154:	beq	1c284 <bcmp@plt+0x9fa8>
   1c158:	ldr	r0, [r6, #4]
   1c15c:	cmp	r0, #0
   1c160:	beq	1c250 <bcmp@plt+0x9f74>
   1c164:	ldr	r7, [r6, #20]
   1c168:	cmp	r7, #0
   1c16c:	beq	1c250 <bcmp@plt+0x9f74>
   1c170:	cmp	r4, #1
   1c174:	str	r2, [sp, #56]	; 0x38
   1c178:	str	r4, [sp, #60]	; 0x3c
   1c17c:	blt	1c194 <bcmp@plt+0x9eb8>
   1c180:	ldr	r1, [pc, #2908]	; 1cce4 <bcmp@plt+0xaa08>
   1c184:	mov	r0, #2
   1c188:	add	r1, pc, r1
   1c18c:	bl	40d10 <bcmp@plt+0x2ea34>
   1c190:	bl	4e79c <bcmp@plt+0x3c4c0>
   1c194:	mov	r0, r7
   1c198:	bl	443f4 <bcmp@plt+0x32118>
   1c19c:	ldr	r0, [r0, #32]
   1c1a0:	ldr	r4, [r0, #4]
   1c1a4:	b	1c1ac <bcmp@plt+0x9ed0>
   1c1a8:	ldr	r4, [r4, #4]
   1c1ac:	mov	r0, r7
   1c1b0:	bl	443f4 <bcmp@plt+0x32118>
   1c1b4:	ldr	r0, [r0, #32]
   1c1b8:	cmp	r4, r0
   1c1bc:	beq	1c218 <bcmp@plt+0x9f3c>
   1c1c0:	ldr	r9, [r4, #8]
   1c1c4:	ldr	r0, [r9, #12]
   1c1c8:	cmp	r0, #0
   1c1cc:	beq	1c1a8 <bcmp@plt+0x9ecc>
   1c1d0:	ldr	sl, [r9, #4]
   1c1d4:	cmp	sl, r9
   1c1d8:	bne	1c1ec <bcmp@plt+0x9f10>
   1c1dc:	b	1c1a8 <bcmp@plt+0x9ecc>
   1c1e0:	ldr	sl, [sl, #4]
   1c1e4:	cmp	sl, r9
   1c1e8:	beq	1c1a8 <bcmp@plt+0x9ecc>
   1c1ec:	ldr	r0, [sl, #8]
   1c1f0:	strb	r5, [r0, #6]
   1c1f4:	ldr	r0, [r0]
   1c1f8:	ldr	r0, [r0, #24]
   1c1fc:	cmp	r0, #3
   1c200:	bne	1c1e0 <bcmp@plt+0x9f04>
   1c204:	mov	r0, #2
   1c208:	mov	r1, r8
   1c20c:	bl	40d10 <bcmp@plt+0x2ea34>
   1c210:	bl	4e79c <bcmp@plt+0x3c4c0>
   1c214:	b	1c1e0 <bcmp@plt+0x9f04>
   1c218:	ldr	r4, [sp, #60]	; 0x3c
   1c21c:	ldr	r1, [pc, #2756]	; 1cce8 <bcmp@plt+0xaa0c>
   1c220:	mov	r0, #2
   1c224:	add	r1, pc, r1
   1c228:	add	r4, r4, #1
   1c22c:	bl	40d10 <bcmp@plt+0x2ea34>
   1c230:	ldr	r0, [sp, #36]	; 0x24
   1c234:	ldr	r0, [r0, #4]
   1c238:	bl	3b4b0 <bcmp@plt+0x291d4>
   1c23c:	ldr	r0, [sp, #28]
   1c240:	ldr	r0, [r0, #4]
   1c244:	bl	3b4b0 <bcmp@plt+0x291d4>
   1c248:	ldr	r9, [sp, #52]	; 0x34
   1c24c:	ldr	r2, [sp, #56]	; 0x38
   1c250:	ldr	r0, [r6, #8]
   1c254:	ldr	r6, [r6, #12]
   1c258:	cmp	r0, #0
   1c25c:	bne	1c13c <bcmp@plt+0x9e60>
   1c260:	cmp	r6, #0
   1c264:	bne	1c150 <bcmp@plt+0x9e74>
   1c268:	cmp	r2, #0
   1c26c:	beq	1c284 <bcmp@plt+0x9fa8>
   1c270:	sub	r2, r2, #1
   1c274:	add	r0, sp, #64	; 0x40
   1c278:	ldr	r6, [r0, r2, lsl #2]
   1c27c:	cmp	r6, #0
   1c280:	bne	1c158 <bcmp@plt+0x9e7c>
   1c284:	ldr	r2, [sp, #48]	; 0x30
   1c288:	ldr	r3, [sp, #44]	; 0x2c
   1c28c:	ldr	r0, [r3, #8]
   1c290:	ldr	r3, [r3, #12]
   1c294:	cmp	r0, #0
   1c298:	bne	1c0f4 <bcmp@plt+0x9e18>
   1c29c:	cmp	r3, #0
   1c2a0:	bne	1c108 <bcmp@plt+0x9e2c>
   1c2a4:	cmp	r2, #0
   1c2a8:	beq	1c0c0 <bcmp@plt+0x9de4>
   1c2ac:	sub	r2, r2, #1
   1c2b0:	sub	r0, fp, #548	; 0x224
   1c2b4:	ldr	r3, [r0, r2, lsl #2]
   1c2b8:	cmp	r3, #0
   1c2bc:	bne	1c110 <bcmp@plt+0x9e34>
   1c2c0:	b	1c0c0 <bcmp@plt+0x9de4>
   1c2c4:	ldr	r0, [sp, #32]
   1c2c8:	bl	3e398 <bcmp@plt+0x2c0bc>
   1c2cc:	ldr	r0, [r9]
   1c2d0:	cmp	r0, #3
   1c2d4:	bne	1c328 <bcmp@plt+0xa04c>
   1c2d8:	ldr	r0, [r9, #68]	; 0x44
   1c2dc:	mov	r1, #2
   1c2e0:	bl	1749c <bcmp@plt+0x51c0>
   1c2e4:	cmp	r0, #2
   1c2e8:	blt	1c300 <bcmp@plt+0xa024>
   1c2ec:	ldr	r1, [pc, #2552]	; 1ccec <bcmp@plt+0xaa10>
   1c2f0:	mov	r0, #2
   1c2f4:	add	r1, pc, r1
   1c2f8:	bl	40d10 <bcmp@plt+0x2ea34>
   1c2fc:	bl	4e79c <bcmp@plt+0x3c4c0>
   1c300:	ldr	r0, [r9, #68]	; 0x44
   1c304:	mov	r1, #10
   1c308:	bl	1749c <bcmp@plt+0x51c0>
   1c30c:	cmp	r0, #2
   1c310:	blt	1c328 <bcmp@plt+0xa04c>
   1c314:	ldr	r1, [pc, #2516]	; 1ccf0 <bcmp@plt+0xaa14>
   1c318:	mov	r0, #2
   1c31c:	add	r1, pc, r1
   1c320:	bl	40d10 <bcmp@plt+0x2ea34>
   1c324:	bl	4e79c <bcmp@plt+0x3c4c0>
   1c328:	ldr	r5, [pc, #2500]	; 1ccf4 <bcmp@plt+0xaa18>
   1c32c:	ldr	r5, [pc, r5]
   1c330:	ldr	r0, [r5]
   1c334:	cmp	r0, #1
   1c338:	blt	1c368 <bcmp@plt+0xa08c>
   1c33c:	ldr	r1, [pc, #2484]	; 1ccf8 <bcmp@plt+0xaa1c>
   1c340:	mov	r0, #5
   1c344:	add	r1, pc, r1
   1c348:	bl	40d10 <bcmp@plt+0x2ea34>
   1c34c:	ldr	r0, [r5]
   1c350:	cmp	r0, #1
   1c354:	blt	1c368 <bcmp@plt+0xa08c>
   1c358:	ldr	r1, [pc, #2460]	; 1ccfc <bcmp@plt+0xaa20>
   1c35c:	mov	r0, #5
   1c360:	add	r1, pc, r1
   1c364:	bl	40d10 <bcmp@plt+0x2ea34>
   1c368:	ldr	r0, [r9, #68]	; 0x44
   1c36c:	mov	r1, #5
   1c370:	bl	1773c <bcmp@plt+0x5460>
   1c374:	ldr	r0, [r9, #32]
   1c378:	mov	r1, #5
   1c37c:	bl	17b8c <bcmp@plt+0x58b0>
   1c380:	mov	r0, r9
   1c384:	mov	r1, #5
   1c388:	bl	1fa48 <bcmp@plt+0xd76c>
   1c38c:	ldr	r0, [r5]
   1c390:	cmp	r0, #1
   1c394:	blt	1c3b0 <bcmp@plt+0xa0d4>
   1c398:	ldr	r1, [pc, #2400]	; 1cd00 <bcmp@plt+0xaa24>
   1c39c:	ldr	r2, [pc, #2400]	; 1cd04 <bcmp@plt+0xaa28>
   1c3a0:	mov	r0, #5
   1c3a4:	add	r1, pc, r1
   1c3a8:	add	r2, pc, r2
   1c3ac:	bl	40d10 <bcmp@plt+0x2ea34>
   1c3b0:	ldr	r0, [r9, #44]	; 0x2c
   1c3b4:	ldr	r1, [pc, #2380]	; 1cd08 <bcmp@plt+0xaa2c>
   1c3b8:	mov	r2, #5
   1c3bc:	ldr	r1, [pc, r1]
   1c3c0:	bl	3e00c <bcmp@plt+0x2bd30>
   1c3c4:	ldr	r0, [r5]
   1c3c8:	cmp	r0, #1
   1c3cc:	blt	1c3e0 <bcmp@plt+0xa104>
   1c3d0:	ldr	r1, [pc, #2356]	; 1cd0c <bcmp@plt+0xaa30>
   1c3d4:	mov	r0, #5
   1c3d8:	add	r1, pc, r1
   1c3dc:	bl	40d10 <bcmp@plt+0x2ea34>
   1c3e0:	mov	r0, r9
   1c3e4:	mov	r1, #5
   1c3e8:	bl	1f724 <bcmp@plt+0xd448>
   1c3ec:	ldr	r0, [r5]
   1c3f0:	cmp	r0, #1
   1c3f4:	blt	1c410 <bcmp@plt+0xa134>
   1c3f8:	ldr	r1, [pc, #2320]	; 1cd10 <bcmp@plt+0xaa34>
   1c3fc:	ldr	r2, [pc, #2320]	; 1cd14 <bcmp@plt+0xaa38>
   1c400:	mov	r0, #5
   1c404:	add	r1, pc, r1
   1c408:	add	r2, pc, r2
   1c40c:	bl	40d10 <bcmp@plt+0x2ea34>
   1c410:	ldr	r0, [r9, #64]	; 0x40
   1c414:	ldr	r1, [pc, #2300]	; 1cd18 <bcmp@plt+0xaa3c>
   1c418:	mov	r2, #5
   1c41c:	ldr	r1, [pc, r1]
   1c420:	bl	3e00c <bcmp@plt+0x2bd30>
   1c424:	ldr	r0, [r5]
   1c428:	cmp	r0, #1
   1c42c:	blt	1c440 <bcmp@plt+0xa164>
   1c430:	ldr	r1, [pc, #2276]	; 1cd1c <bcmp@plt+0xaa40>
   1c434:	mov	r0, #5
   1c438:	add	r1, pc, r1
   1c43c:	bl	40d10 <bcmp@plt+0x2ea34>
   1c440:	ldr	r0, [r9, #60]	; 0x3c
   1c444:	ldr	r1, [r0, #12]
   1c448:	cmp	r1, #0
   1c44c:	beq	1c4a4 <bcmp@plt+0xa1c8>
   1c450:	ldr	r1, [r5]
   1c454:	cmp	r1, #1
   1c458:	blt	1c478 <bcmp@plt+0xa19c>
   1c45c:	ldr	r1, [pc, #2236]	; 1cd20 <bcmp@plt+0xaa44>
   1c460:	ldr	r2, [pc, #2236]	; 1cd24 <bcmp@plt+0xaa48>
   1c464:	mov	r0, #5
   1c468:	add	r1, pc, r1
   1c46c:	add	r2, pc, r2
   1c470:	bl	40d10 <bcmp@plt+0x2ea34>
   1c474:	ldr	r0, [r9, #60]	; 0x3c
   1c478:	ldr	r1, [pc, #2216]	; 1cd28 <bcmp@plt+0xaa4c>
   1c47c:	mov	r2, #5
   1c480:	ldr	r1, [pc, r1]
   1c484:	bl	3e00c <bcmp@plt+0x2bd30>
   1c488:	ldr	r0, [r5]
   1c48c:	cmp	r0, #1
   1c490:	blt	1c4a4 <bcmp@plt+0xa1c8>
   1c494:	ldr	r1, [pc, #2192]	; 1cd2c <bcmp@plt+0xaa50>
   1c498:	mov	r0, #5
   1c49c:	add	r1, pc, r1
   1c4a0:	bl	40d10 <bcmp@plt+0x2ea34>
   1c4a4:	bl	3dc9c <bcmp@plt+0x2b9c0>
   1c4a8:	mov	r5, r0
   1c4ac:	ldr	r0, [r9, #68]	; 0x44
   1c4b0:	mov	r1, r5
   1c4b4:	ldr	r0, [r0]
   1c4b8:	ldr	r0, [r0]
   1c4bc:	bl	3dd80 <bcmp@plt+0x2baa4>
   1c4c0:	ldr	r0, [r9, #68]	; 0x44
   1c4c4:	mov	r1, r5
   1c4c8:	str	r5, [sp, #56]	; 0x38
   1c4cc:	ldr	r0, [r0]
   1c4d0:	ldr	r0, [r0, #4]
   1c4d4:	bl	3dd80 <bcmp@plt+0x2baa4>
   1c4d8:	ldr	r0, [r9, #68]	; 0x44
   1c4dc:	ldr	r1, [r0]
   1c4e0:	ldr	r2, [r1, #8]
   1c4e4:	ldr	r2, [r2]
   1c4e8:	ldr	r3, [r2]
   1c4ec:	cmp	r3, #0
   1c4f0:	beq	1c55c <bcmp@plt+0xa280>
   1c4f4:	mov	r4, #0
   1c4f8:	mvn	r5, #3
   1c4fc:	mov	r6, #3
   1c500:	mov	r7, #0
   1c504:	b	1c528 <bcmp@plt+0xa24c>
   1c508:	ldr	r1, [r0]
   1c50c:	add	r7, r7, #1
   1c510:	add	r4, r4, #2
   1c514:	ldr	r2, [r1, #8]
   1c518:	ldr	r2, [r2]
   1c51c:	ldr	r3, [r2]
   1c520:	cmp	r7, r3
   1c524:	beq	1c55c <bcmp@plt+0xa280>
   1c528:	ldr	r3, [r2, #16]
   1c52c:	and	r1, r5, r7, lsr #2
   1c530:	ldr	r1, [r3, r1]
   1c534:	and	r3, r4, #30
   1c538:	tst	r1, r6, lsl r3
   1c53c:	bne	1c508 <bcmp@plt+0xa22c>
   1c540:	ldr	r0, [r2, #24]
   1c544:	ldr	r1, [sp, #56]	; 0x38
   1c548:	ldr	r0, [r0, r7, lsl #2]
   1c54c:	bl	3dd80 <bcmp@plt+0x2baa4>
   1c550:	ldr	r0, [sp, #52]	; 0x34
   1c554:	ldr	r0, [r0, #68]	; 0x44
   1c558:	b	1c508 <bcmp@plt+0xa22c>
   1c55c:	ldr	r2, [r1, #12]
   1c560:	ldr	r2, [r2]
   1c564:	ldr	r3, [r2]
   1c568:	cmp	r3, #0
   1c56c:	beq	1c5d8 <bcmp@plt+0xa2fc>
   1c570:	mov	r4, #0
   1c574:	mvn	r5, #3
   1c578:	mov	r6, #3
   1c57c:	mov	r7, #0
   1c580:	b	1c5a4 <bcmp@plt+0xa2c8>
   1c584:	ldr	r1, [r0]
   1c588:	add	r7, r7, #1
   1c58c:	add	r4, r4, #2
   1c590:	ldr	r2, [r1, #12]
   1c594:	ldr	r2, [r2]
   1c598:	ldr	r3, [r2]
   1c59c:	cmp	r7, r3
   1c5a0:	beq	1c5d8 <bcmp@plt+0xa2fc>
   1c5a4:	ldr	r3, [r2, #16]
   1c5a8:	and	r1, r5, r7, lsr #2
   1c5ac:	ldr	r1, [r3, r1]
   1c5b0:	and	r3, r4, #30
   1c5b4:	tst	r1, r6, lsl r3
   1c5b8:	bne	1c584 <bcmp@plt+0xa2a8>
   1c5bc:	ldr	r0, [r2, #24]
   1c5c0:	ldr	r1, [sp, #56]	; 0x38
   1c5c4:	ldr	r0, [r0, r7, lsl #2]
   1c5c8:	bl	3dd80 <bcmp@plt+0x2baa4>
   1c5cc:	ldr	r0, [sp, #52]	; 0x34
   1c5d0:	ldr	r0, [r0, #68]	; 0x44
   1c5d4:	b	1c584 <bcmp@plt+0xa2a8>
   1c5d8:	ldr	r5, [sp, #56]	; 0x38
   1c5dc:	ldr	r0, [r1, #16]
   1c5e0:	mov	r1, r5
   1c5e4:	bl	3dd80 <bcmp@plt+0x2baa4>
   1c5e8:	ldr	r4, [sp, #52]	; 0x34
   1c5ec:	mov	r1, r5
   1c5f0:	ldr	r0, [r4, #68]	; 0x44
   1c5f4:	ldr	r0, [r0]
   1c5f8:	ldr	r0, [r0, #16]
   1c5fc:	bl	3dd80 <bcmp@plt+0x2baa4>
   1c600:	ldr	r1, [r5, #4]
   1c604:	cmp	r1, r5
   1c608:	beq	1c774 <bcmp@plt+0xa498>
   1c60c:	add	r8, sp, #64	; 0x40
   1c610:	b	1c628 <bcmp@plt+0xa34c>
   1c614:	ldr	r1, [sp, #60]	; 0x3c
   1c618:	ldr	r0, [sp, #56]	; 0x38
   1c61c:	ldr	r1, [r1, #4]
   1c620:	cmp	r1, r0
   1c624:	beq	1c774 <bcmp@plt+0xa498>
   1c628:	ldr	r0, [r1, #8]
   1c62c:	str	r1, [sp, #60]	; 0x3c
   1c630:	ldr	sl, [r0]
   1c634:	cmp	sl, #0
   1c638:	beq	1c614 <bcmp@plt+0xa338>
   1c63c:	mov	r9, #0
   1c640:	b	1c670 <bcmp@plt+0xa394>
   1c644:	ldr	r0, [sl, #8]
   1c648:	ldr	sl, [sl, #12]
   1c64c:	cmp	r0, #0
   1c650:	beq	1c74c <bcmp@plt+0xa470>
   1c654:	cmp	sl, #0
   1c658:	subne	r1, fp, #548	; 0x224
   1c65c:	strne	sl, [r1, r9, lsl #2]
   1c660:	addne	r9, r9, #1
   1c664:	mov	sl, r0
   1c668:	cmp	sl, #0
   1c66c:	beq	1c614 <bcmp@plt+0xa338>
   1c670:	ldr	r0, [sl, #4]
   1c674:	cmp	r0, #0
   1c678:	beq	1c644 <bcmp@plt+0xa368>
   1c67c:	ldr	r0, [sl, #20]
   1c680:	ldr	r6, [r0]
   1c684:	cmp	r6, #0
   1c688:	beq	1c644 <bcmp@plt+0xa368>
   1c68c:	mov	r5, #0
   1c690:	b	1c6ac <bcmp@plt+0xa3d0>
   1c694:	cmp	r6, #0
   1c698:	strne	r6, [r8, r5, lsl #2]
   1c69c:	addne	r5, r5, #1
   1c6a0:	mov	r6, r0
   1c6a4:	cmp	r6, #0
   1c6a8:	beq	1c644 <bcmp@plt+0xa368>
   1c6ac:	ldr	r0, [r6, #4]
   1c6b0:	cmp	r0, #0
   1c6b4:	beq	1c718 <bcmp@plt+0xa43c>
   1c6b8:	ldr	r7, [r6, #20]
   1c6bc:	cmp	r7, #0
   1c6c0:	beq	1c718 <bcmp@plt+0xa43c>
   1c6c4:	mov	r0, r7
   1c6c8:	bl	443f4 <bcmp@plt+0x32118>
   1c6cc:	mov	r1, r0
   1c6d0:	mov	r0, r4
   1c6d4:	bl	16924 <bcmp@plt+0x4648>
   1c6d8:	cmp	r0, #1
   1c6dc:	beq	1c704 <bcmp@plt+0xa428>
   1c6e0:	mov	r0, r7
   1c6e4:	bl	4445c <bcmp@plt+0x32180>
   1c6e8:	bl	342fc <bcmp@plt+0x22020>
   1c6ec:	ldr	r1, [pc, #1596]	; 1cd30 <bcmp@plt+0xaa54>
   1c6f0:	mov	r2, r0
   1c6f4:	mov	r0, #2
   1c6f8:	add	r1, pc, r1
   1c6fc:	bl	40d10 <bcmp@plt+0x2ea34>
   1c700:	bl	4e79c <bcmp@plt+0x3c4c0>
   1c704:	ldr	r1, [r4, #36]	; 0x24
   1c708:	ldr	r0, [r4, #40]	; 0x28
   1c70c:	ldr	r2, [r1, #24]
   1c710:	mov	r1, r7
   1c714:	blx	r2
   1c718:	ldr	r0, [r6, #8]
   1c71c:	ldr	r6, [r6, #12]
   1c720:	cmp	r0, #0
   1c724:	bne	1c694 <bcmp@plt+0xa3b8>
   1c728:	cmp	r6, #0
   1c72c:	bne	1c6a4 <bcmp@plt+0xa3c8>
   1c730:	cmp	r5, #0
   1c734:	beq	1c644 <bcmp@plt+0xa368>
   1c738:	sub	r5, r5, #1
   1c73c:	ldr	r6, [r8, r5, lsl #2]
   1c740:	cmp	r6, #0
   1c744:	bne	1c6ac <bcmp@plt+0xa3d0>
   1c748:	b	1c644 <bcmp@plt+0xa368>
   1c74c:	cmp	sl, #0
   1c750:	bne	1c668 <bcmp@plt+0xa38c>
   1c754:	cmp	r9, #0
   1c758:	beq	1c614 <bcmp@plt+0xa338>
   1c75c:	sub	r9, r9, #1
   1c760:	sub	r0, fp, #548	; 0x224
   1c764:	ldr	sl, [r0, r9, lsl #2]
   1c768:	cmp	sl, #0
   1c76c:	bne	1c670 <bcmp@plt+0xa394>
   1c770:	b	1c614 <bcmp@plt+0xa338>
   1c774:	ldr	r0, [sp, #56]	; 0x38
   1c778:	bl	3e398 <bcmp@plt+0x2c0bc>
   1c77c:	ldr	r0, [r4, #76]	; 0x4c
   1c780:	cmp	r0, #0
   1c784:	beq	1cbf0 <bcmp@plt+0xa914>
   1c788:	ldr	r0, [r4, #72]	; 0x48
   1c78c:	ldr	r5, [sp, #36]	; 0x24
   1c790:	ldr	r0, [r0, #12]
   1c794:	cmp	r0, #0
   1c798:	beq	1cc54 <bcmp@plt+0xa978>
   1c79c:	bl	3dc9c <bcmp@plt+0x2b9c0>
   1c7a0:	mov	r6, r0
   1c7a4:	ldr	r0, [r4, #68]	; 0x44
   1c7a8:	mov	r1, r6
   1c7ac:	ldr	r0, [r0]
   1c7b0:	ldr	r0, [r0]
   1c7b4:	bl	3dd80 <bcmp@plt+0x2baa4>
   1c7b8:	ldr	r0, [r4, #68]	; 0x44
   1c7bc:	mov	r1, r6
   1c7c0:	str	r6, [sp, #12]
   1c7c4:	ldr	r0, [r0]
   1c7c8:	ldr	r0, [r0, #4]
   1c7cc:	bl	3dd80 <bcmp@plt+0x2baa4>
   1c7d0:	ldr	r0, [r4, #68]	; 0x44
   1c7d4:	ldr	r1, [r0]
   1c7d8:	ldr	r2, [r1, #8]
   1c7dc:	ldr	r2, [r2]
   1c7e0:	ldr	r3, [r2]
   1c7e4:	cmp	r3, #0
   1c7e8:	beq	1c854 <bcmp@plt+0xa578>
   1c7ec:	mov	r4, #0
   1c7f0:	mvn	r8, #3
   1c7f4:	mov	r6, #3
   1c7f8:	mov	r7, #0
   1c7fc:	b	1c820 <bcmp@plt+0xa544>
   1c800:	ldr	r1, [r0]
   1c804:	add	r7, r7, #1
   1c808:	add	r4, r4, #2
   1c80c:	ldr	r2, [r1, #8]
   1c810:	ldr	r2, [r2]
   1c814:	ldr	r3, [r2]
   1c818:	cmp	r7, r3
   1c81c:	beq	1c854 <bcmp@plt+0xa578>
   1c820:	ldr	r3, [r2, #16]
   1c824:	and	r1, r8, r7, lsr #2
   1c828:	ldr	r1, [r3, r1]
   1c82c:	and	r3, r4, #30
   1c830:	tst	r1, r6, lsl r3
   1c834:	bne	1c800 <bcmp@plt+0xa524>
   1c838:	ldr	r0, [r2, #24]
   1c83c:	ldr	r1, [sp, #12]
   1c840:	ldr	r0, [r0, r7, lsl #2]
   1c844:	bl	3dd80 <bcmp@plt+0x2baa4>
   1c848:	ldr	r0, [sp, #52]	; 0x34
   1c84c:	ldr	r0, [r0, #68]	; 0x44
   1c850:	b	1c800 <bcmp@plt+0xa524>
   1c854:	ldr	r2, [r1, #12]
   1c858:	ldr	r2, [r2]
   1c85c:	ldr	r3, [r2]
   1c860:	cmp	r3, #0
   1c864:	beq	1c8d0 <bcmp@plt+0xa5f4>
   1c868:	mov	r4, #0
   1c86c:	mvn	r8, #3
   1c870:	mov	r6, #3
   1c874:	mov	r7, #0
   1c878:	b	1c89c <bcmp@plt+0xa5c0>
   1c87c:	ldr	r1, [r0]
   1c880:	add	r7, r7, #1
   1c884:	add	r4, r4, #2
   1c888:	ldr	r2, [r1, #12]
   1c88c:	ldr	r2, [r2]
   1c890:	ldr	r3, [r2]
   1c894:	cmp	r7, r3
   1c898:	beq	1c8d0 <bcmp@plt+0xa5f4>
   1c89c:	ldr	r3, [r2, #16]
   1c8a0:	and	r1, r8, r7, lsr #2
   1c8a4:	ldr	r1, [r3, r1]
   1c8a8:	and	r3, r4, #30
   1c8ac:	tst	r1, r6, lsl r3
   1c8b0:	bne	1c87c <bcmp@plt+0xa5a0>
   1c8b4:	ldr	r0, [r2, #24]
   1c8b8:	ldr	r1, [sp, #12]
   1c8bc:	ldr	r0, [r0, r7, lsl #2]
   1c8c0:	bl	3dd80 <bcmp@plt+0x2baa4>
   1c8c4:	ldr	r0, [sp, #52]	; 0x34
   1c8c8:	ldr	r0, [r0, #68]	; 0x44
   1c8cc:	b	1c87c <bcmp@plt+0xa5a0>
   1c8d0:	ldr	r4, [sp, #12]
   1c8d4:	ldr	r0, [r1, #16]
   1c8d8:	mov	r1, r4
   1c8dc:	bl	3dd80 <bcmp@plt+0x2baa4>
   1c8e0:	ldr	r0, [sp, #52]	; 0x34
   1c8e4:	mov	r1, r4
   1c8e8:	ldr	r0, [r0, #68]	; 0x44
   1c8ec:	ldr	r0, [r0]
   1c8f0:	ldr	r0, [r0, #16]
   1c8f4:	bl	3dd80 <bcmp@plt+0x2baa4>
   1c8f8:	ldr	r0, [r4, #4]
   1c8fc:	cmp	r0, r4
   1c900:	beq	1cbe4 <bcmp@plt+0xa908>
   1c904:	ldr	r4, [pc, #1064]	; 1cd34 <bcmp@plt+0xaa58>
   1c908:	ldr	r4, [pc, r4]
   1c90c:	b	1c928 <bcmp@plt+0xa64c>
   1c910:	ldr	r1, [sp, #16]
   1c914:	ldr	r0, [sp, #12]
   1c918:	ldr	r1, [r1, #4]
   1c91c:	cmp	r1, r0
   1c920:	mov	r0, r1
   1c924:	beq	1cbe4 <bcmp@plt+0xa908>
   1c928:	str	r0, [sp, #16]
   1c92c:	ldr	r0, [r0, #8]
   1c930:	ldr	r0, [r0]
   1c934:	cmp	r0, #0
   1c938:	beq	1c910 <bcmp@plt+0xa634>
   1c93c:	mov	r1, r0
   1c940:	mov	r0, #0
   1c944:	str	r0, [sp, #20]
   1c948:	mov	r0, r1
   1c94c:	b	1c964 <bcmp@plt+0xa688>
   1c950:	cmp	r3, #0
   1c954:	beq	1cbb8 <bcmp@plt+0xa8dc>
   1c958:	mov	r0, r3
   1c95c:	cmp	r0, #0
   1c960:	beq	1c910 <bcmp@plt+0xa634>
   1c964:	str	r0, [sp, #24]
   1c968:	ldr	r0, [sp, #24]
   1c96c:	ldr	r3, [sp, #24]
   1c970:	ldr	r0, [r0, #4]
   1c974:	cmp	r0, #0
   1c978:	beq	1cb80 <bcmp@plt+0xa8a4>
   1c97c:	ldr	r0, [r3, #20]
   1c980:	ldr	r8, [r0]
   1c984:	cmp	r8, #0
   1c988:	beq	1cb7c <bcmp@plt+0xa8a0>
   1c98c:	mov	r0, #0
   1c990:	str	r0, [sp, #32]
   1c994:	b	1c9a4 <bcmp@plt+0xa6c8>
   1c998:	mov	r8, r0
   1c99c:	cmp	r8, #0
   1c9a0:	beq	1cb7c <bcmp@plt+0xa8a0>
   1c9a4:	ldr	r0, [r8, #4]
   1c9a8:	cmp	r0, #0
   1c9ac:	beq	1cb08 <bcmp@plt+0xa82c>
   1c9b0:	ldr	r5, [r8, #20]
   1c9b4:	cmp	r5, #0
   1c9b8:	beq	1cb08 <bcmp@plt+0xa82c>
   1c9bc:	mov	r0, r5
   1c9c0:	bl	443f4 <bcmp@plt+0x32118>
   1c9c4:	mov	r7, r0
   1c9c8:	ldr	r2, [r4]
   1c9cc:	ldr	r0, [pc, #868]	; 1cd38 <bcmp@plt+0xaa5c>
   1c9d0:	mov	r1, #8
   1c9d4:	ldr	r0, [pc, r0]
   1c9d8:	ldr	r3, [r0]
   1c9dc:	mov	r0, r5
   1c9e0:	bl	4a5c4 <bcmp@plt+0x382e8>
   1c9e4:	ldr	r0, [r7, #32]
   1c9e8:	str	r7, [sp, #44]	; 0x2c
   1c9ec:	ldr	r2, [r0, #4]
   1c9f0:	cmp	r2, r0
   1c9f4:	beq	1cb08 <bcmp@plt+0xa82c>
   1c9f8:	str	r8, [sp, #40]	; 0x28
   1c9fc:	b	1ca1c <bcmp@plt+0xa740>
   1ca00:	ldr	r0, [sp, #44]	; 0x2c
   1ca04:	ldr	r8, [sp, #40]	; 0x28
   1ca08:	ldr	r2, [sp, #48]	; 0x30
   1ca0c:	ldr	r0, [r0, #32]
   1ca10:	ldr	r2, [r2, #4]
   1ca14:	cmp	r2, r0
   1ca18:	beq	1cb08 <bcmp@plt+0xa82c>
   1ca1c:	ldr	r3, [r2, #8]
   1ca20:	ldr	r1, [r3, #12]
   1ca24:	cmp	r1, #0
   1ca28:	beq	1ca10 <bcmp@plt+0xa734>
   1ca2c:	ldr	r6, [r3, #4]
   1ca30:	ldr	r9, [r6, #8]
   1ca34:	ldr	r1, [r9]
   1ca38:	ldr	r1, [r1, #24]
   1ca3c:	cmp	r1, #0
   1ca40:	cmpne	r6, r3
   1ca44:	beq	1ca10 <bcmp@plt+0xa734>
   1ca48:	str	r6, [sp, #60]	; 0x3c
   1ca4c:	str	r3, [sp, #56]	; 0x38
   1ca50:	str	r2, [sp, #48]	; 0x30
   1ca54:	ldrb	r0, [r9, #5]
   1ca58:	ldr	r6, [sp, #52]	; 0x34
   1ca5c:	cmp	r0, #0
   1ca60:	beq	1cae8 <bcmp@plt+0xa80c>
   1ca64:	ldr	r0, [r6, #72]	; 0x48
   1ca68:	ldr	sl, [r0, #4]
   1ca6c:	cmp	sl, r0
   1ca70:	beq	1cae8 <bcmp@plt+0xa80c>
   1ca74:	ldr	r7, [sl, #8]
   1ca78:	mov	r0, #12
   1ca7c:	bl	449c8 <bcmp@plt+0x326ec>
   1ca80:	stm	r0, {r5, r9}
   1ca84:	mov	r8, r0
   1ca88:	str	r7, [r0, #8]
   1ca8c:	mov	r0, r5
   1ca90:	mov	r1, #4
   1ca94:	bl	44654 <bcmp@plt+0x32378>
   1ca98:	ldr	r0, [pc, #668]	; 1cd3c <bcmp@plt+0xaa60>
   1ca9c:	mov	r1, r6
   1caa0:	mov	r3, r8
   1caa4:	add	r0, pc, r0
   1caa8:	str	r0, [sp]
   1caac:	mov	r0, #8
   1cab0:	ldr	r2, [pc, #648]	; 1cd40 <bcmp@plt+0xaa64>
   1cab4:	add	r2, pc, r2
   1cab8:	bl	4a440 <bcmp@plt+0x38164>
   1cabc:	mov	r7, r0
   1cac0:	ldr	r0, [r4]
   1cac4:	mov	r1, r5
   1cac8:	mov	r2, r7
   1cacc:	bl	4a738 <bcmp@plt+0x3845c>
   1cad0:	mov	r0, r7
   1cad4:	bl	1fcc8 <bcmp@plt+0xd9ec>
   1cad8:	ldr	sl, [sl, #4]
   1cadc:	ldr	r0, [r6, #72]	; 0x48
   1cae0:	cmp	sl, r0
   1cae4:	bne	1ca74 <bcmp@plt+0xa798>
   1cae8:	ldr	r1, [sp, #60]	; 0x3c
   1caec:	ldr	r0, [sp, #56]	; 0x38
   1caf0:	ldr	r1, [r1, #4]
   1caf4:	cmp	r1, r0
   1caf8:	beq	1ca00 <bcmp@plt+0xa724>
   1cafc:	ldr	r9, [r1, #8]
   1cb00:	str	r1, [sp, #60]	; 0x3c
   1cb04:	b	1ca54 <bcmp@plt+0xa778>
   1cb08:	ldr	r0, [r8, #8]
   1cb0c:	ldr	r8, [r8, #12]
   1cb10:	cmp	r0, #0
   1cb14:	beq	1cb48 <bcmp@plt+0xa86c>
   1cb18:	ldr	r5, [sp, #36]	; 0x24
   1cb1c:	cmp	r8, #0
   1cb20:	beq	1c998 <bcmp@plt+0xa6bc>
   1cb24:	ldr	r2, [sp, #32]
   1cb28:	add	r1, sp, #64	; 0x40
   1cb2c:	str	r8, [r1, r2, lsl #2]
   1cb30:	add	r2, r2, #1
   1cb34:	mov	r8, r0
   1cb38:	str	r2, [sp, #32]
   1cb3c:	cmp	r8, #0
   1cb40:	bne	1c9a4 <bcmp@plt+0xa6c8>
   1cb44:	b	1cb7c <bcmp@plt+0xa8a0>
   1cb48:	ldr	r5, [sp, #36]	; 0x24
   1cb4c:	cmp	r8, #0
   1cb50:	bne	1c99c <bcmp@plt+0xa6c0>
   1cb54:	ldr	r0, [sp, #32]
   1cb58:	cmp	r0, #0
   1cb5c:	beq	1cb7c <bcmp@plt+0xa8a0>
   1cb60:	ldr	r1, [sp, #32]
   1cb64:	add	r0, sp, #64	; 0x40
   1cb68:	sub	r1, r1, #1
   1cb6c:	ldr	r8, [r0, r1, lsl #2]
   1cb70:	str	r1, [sp, #32]
   1cb74:	cmp	r8, #0
   1cb78:	bne	1c9a4 <bcmp@plt+0xa6c8>
   1cb7c:	ldr	r3, [sp, #24]
   1cb80:	ldr	r0, [r3, #8]
   1cb84:	ldr	r3, [r3, #12]
   1cb88:	cmp	r0, #0
   1cb8c:	beq	1c950 <bcmp@plt+0xa674>
   1cb90:	cmp	r3, #0
   1cb94:	beq	1c95c <bcmp@plt+0xa680>
   1cb98:	ldr	r2, [sp, #20]
   1cb9c:	sub	r1, fp, #548	; 0x224
   1cba0:	str	r3, [r1, r2, lsl #2]
   1cba4:	add	r2, r2, #1
   1cba8:	str	r2, [sp, #20]
   1cbac:	cmp	r0, #0
   1cbb0:	bne	1c964 <bcmp@plt+0xa688>
   1cbb4:	b	1c910 <bcmp@plt+0xa634>
   1cbb8:	ldr	r0, [sp, #20]
   1cbbc:	cmp	r0, #0
   1cbc0:	beq	1c910 <bcmp@plt+0xa634>
   1cbc4:	ldr	r1, [sp, #20]
   1cbc8:	sub	r0, fp, #548	; 0x224
   1cbcc:	sub	r1, r1, #1
   1cbd0:	ldr	r0, [r0, r1, lsl #2]
   1cbd4:	str	r1, [sp, #20]
   1cbd8:	cmp	r0, #0
   1cbdc:	bne	1c964 <bcmp@plt+0xa688>
   1cbe0:	b	1c910 <bcmp@plt+0xa634>
   1cbe4:	ldr	r0, [sp, #12]
   1cbe8:	bl	3e398 <bcmp@plt+0x2c0bc>
   1cbec:	b	1cc54 <bcmp@plt+0xa978>
   1cbf0:	ldr	r0, [pc, #332]	; 1cd44 <bcmp@plt+0xaa68>
   1cbf4:	ldr	r0, [pc, r0]
   1cbf8:	ldr	r5, [sp, #36]	; 0x24
   1cbfc:	ldr	r0, [r0]
   1cc00:	cmp	r0, #1
   1cc04:	blt	1cc1c <bcmp@plt+0xa940>
   1cc08:	ldr	r1, [pc, #312]	; 1cd48 <bcmp@plt+0xaa6c>
   1cc0c:	mov	r0, #5
   1cc10:	mov	r2, #1
   1cc14:	add	r1, pc, r1
   1cc18:	bl	40d10 <bcmp@plt+0x2ea34>
   1cc1c:	ldr	r0, [r4, #112]	; 0x70
   1cc20:	cmp	r0, #0
   1cc24:	bne	1cc4c <bcmp@plt+0xa970>
   1cc28:	mov	r0, #0
   1cc2c:	mov	r1, r4
   1cc30:	mov	r3, r4
   1cc34:	str	r0, [sp]
   1cc38:	mov	r0, #6
   1cc3c:	ldr	r2, [pc, #264]	; 1cd4c <bcmp@plt+0xaa70>
   1cc40:	add	r2, pc, r2
   1cc44:	bl	4a3f0 <bcmp@plt+0x38114>
   1cc48:	str	r0, [r4, #112]	; 0x70
   1cc4c:	mov	r1, #1
   1cc50:	bl	4a2ac <bcmp@plt+0x37fd0>
   1cc54:	ldr	r4, [sp, #8]
   1cc58:	mov	r1, r5
   1cc5c:	mov	r0, r4
   1cc60:	bl	1affc <bcmp@plt+0x8d20>
   1cc64:	ldr	r1, [sp, #28]
   1cc68:	mov	r0, r4
   1cc6c:	sub	sp, fp, #28
   1cc70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cc74:	b	1affc <bcmp@plt+0x8d20>
   1cc78:	ldr	r1, [pc, #76]	; 1cccc <bcmp@plt+0xa9f0>
   1cc7c:	mov	r0, #3
   1cc80:	add	r1, pc, r1
   1cc84:	bl	40d10 <bcmp@plt+0x2ea34>
   1cc88:	mov	r0, #2
   1cc8c:	bl	4a340 <bcmp@plt+0x38064>
   1cc90:	b	1be80 <bcmp@plt+0x9ba4>
   1cc94:	ldr	r0, [pc, #180]	; 1cd50 <bcmp@plt+0xaa74>
   1cc98:	ldr	r1, [pc, #180]	; 1cd54 <bcmp@plt+0xaa78>
   1cc9c:	ldr	r2, [pc, #180]	; 1cd58 <bcmp@plt+0xaa7c>
   1cca0:	add	r0, pc, r0
   1cca4:	add	r1, pc, r1
   1cca8:	add	r2, pc, r2
   1ccac:	bl	44ad4 <bcmp@plt+0x327f8>
   1ccb0:	strdeq	sl, [r5], -r8
   1ccb4:	andeq	sl, r5, r8, asr #12
   1ccb8:	andeq	sp, r3, ip, lsl #1
   1ccbc:	andeq	sl, r5, r8, lsl r6
   1ccc0:	andeq	sp, r3, r2, ror r0
   1ccc4:	andeq	sp, r3, r5, rrx
   1ccc8:	andeq	sp, r3, pc, lsl #1
   1cccc:	andeq	ip, r3, r9, lsr r2
   1ccd0:	andeq	sp, r3, r1, lsr #1
   1ccd4:	andeq	sp, r3, r7, lsr #1
   1ccd8:	andeq	sp, r3, r6, asr #1
   1ccdc:	andeq	sp, r3, r8, asr #1
   1cce0:	andeq	ip, r3, r2, lsr #31
   1cce4:	andeq	ip, r3, r3, lsr #29
   1cce8:	andeq	ip, r3, r4, lsl #29
   1ccec:	ldrdeq	ip, [r3], -r3
   1ccf0:	andeq	ip, r3, fp, lsr #27
   1ccf4:	andeq	sl, r5, ip, asr r0
   1ccf8:	andeq	r6, r4, r6, lsl #1
   1ccfc:			; <UNDEFINED> instruction: 0x0003cdb9
   1cd00:	andeq	ip, r3, r9, lsr #27
   1cd04:			; <UNDEFINED> instruction: 0x000467bb
   1cd08:	andeq	r9, r5, r8, asr lr
   1cd0c:	andeq	ip, r3, sp, lsr r8
   1cd10:	andeq	ip, r3, r9, asr #26
   1cd14:	andeq	ip, r3, r8, ror #26
   1cd18:	strdeq	r9, [r5], -r8
   1cd1c:	ldrdeq	ip, [r3], -sp
   1cd20:	andeq	ip, r3, r5, ror #25
   1cd24:	andeq	ip, r3, pc, lsl #26
   1cd28:	muleq	r5, r4, sp
   1cd2c:	andeq	ip, r3, r9, ror r7
   1cd30:	muleq	r3, r5, sl
   1cd34:	andeq	r9, r5, r0, lsl r9
   1cd38:	andeq	r9, r5, r8, lsr r8
   1cd3c:	andeq	r3, r0, ip, lsr #11
   1cd40:	andeq	r3, r0, ip, lsl #4
   1cd44:	muleq	r5, r4, r7
   1cd48:	muleq	r3, r7, r6
   1cd4c:	andeq	r3, r0, r4, lsl r4
   1cd50:	andeq	fp, r3, pc, ror #27
   1cd54:	andeq	fp, r3, r2, lsl #28
   1cd58:	andeq	fp, r3, ip, lsl #28
   1cd5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cd60:	add	fp, sp, #28
   1cd64:	sub	sp, sp, #236	; 0xec
   1cd68:	mov	r4, r0
   1cd6c:	mov	r5, r1
   1cd70:	ldr	r0, [r0, #4]
   1cd74:	ldr	r1, [pc, #3668]	; 1dbd0 <bcmp@plt+0xb8f4>
   1cd78:	ldr	r1, [pc, r1]
   1cd7c:	cmp	r0, r1
   1cd80:	bne	1dbb4 <bcmp@plt+0xb8d8>
   1cd84:	mov	r0, r5
   1cd88:	mov	r7, r2
   1cd8c:	bl	31ab0 <bcmp@plt+0x1f7d4>
   1cd90:	cmp	r0, #8
   1cd94:	bne	1ce2c <bcmp@plt+0xab50>
   1cd98:	mov	r0, r5
   1cd9c:	bl	31ad8 <bcmp@plt+0x1f7fc>
   1cda0:	ldrb	r0, [r0]
   1cda4:	tst	r0, #8
   1cda8:	bne	1cf08 <bcmp@plt+0xac2c>
   1cdac:	mov	r0, r5
   1cdb0:	bl	31b10 <bcmp@plt+0x1f834>
   1cdb4:	cmp	r0, #1
   1cdb8:	bne	1cf70 <bcmp@plt+0xac94>
   1cdbc:	add	r6, sp, #112	; 0x70
   1cdc0:	mov	r0, r5
   1cdc4:	mov	r1, r6
   1cdc8:	bl	45fc4 <bcmp@plt+0x33ce8>
   1cdcc:	ldrh	r1, [sp, #170]	; 0xaa
   1cdd0:	ldrh	r2, [sp, #168]	; 0xa8
   1cdd4:	add	r8, sp, #52	; 0x34
   1cdd8:	add	r3, r6, #28
   1cddc:	str	r6, [sp]
   1cde0:	mov	r0, r8
   1cde4:	bl	48348 <bcmp@plt+0x3606c>
   1cde8:	mov	r0, r5
   1cdec:	bl	31ab0 <bcmp@plt+0x1f7d4>
   1cdf0:	mov	r6, r0
   1cdf4:	ldr	r0, [pc, #3552]	; 1dbdc <bcmp@plt+0xb900>
   1cdf8:	ldr	r0, [pc, r0]
   1cdfc:	ldr	r0, [r0]
   1ce00:	cmp	r0, #1
   1ce04:	blt	1ce24 <bcmp@plt+0xab48>
   1ce08:	mov	r0, r5
   1ce0c:	bl	338dc <bcmp@plt+0x21600>
   1ce10:	ldr	r1, [pc, #3528]	; 1dbe0 <bcmp@plt+0xb904>
   1ce14:	mov	r2, r0
   1ce18:	mov	r0, #5
   1ce1c:	add	r1, pc, r1
   1ce20:	bl	40d10 <bcmp@plt+0x2ea34>
   1ce24:	mov	r9, r7
   1ce28:	b	1ce38 <bcmp@plt+0xab5c>
   1ce2c:	mov	r6, r0
   1ce30:	mov	r9, #0
   1ce34:	mov	r8, r7
   1ce38:	sub	r0, r6, #1
   1ce3c:	cmp	r0, #6
   1ce40:	bhi	1cf44 <bcmp@plt+0xac68>
   1ce44:	add	r1, pc, #4
   1ce48:	ldr	r0, [r1, r0, lsl #2]
   1ce4c:	add	pc, r1, r0
   1ce50:	andeq	r0, r0, ip, lsl r0
   1ce54:	andeq	r0, r0, r8, lsr #2
   1ce58:	andeq	r0, r0, r4, asr #2
   1ce5c:	andeq	r0, r0, ip, ror #2
   1ce60:	strdeq	r0, [r0], -r4
   1ce64:	strdeq	r0, [r0], -r4
   1ce68:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1ce6c:	add	r0, r5, #16
   1ce70:	mov	r1, #28
   1ce74:	sub	r7, fp, #80	; 0x50
   1ce78:	vld1.32	{d18-d19}, [r0]
   1ce7c:	vld1.32	{d16-d17}, [r5], r1
   1ce80:	add	r0, r7, #16
   1ce84:	vld1.32	{d20-d21}, [r5]
   1ce88:	vst1.64	{d18-d19}, [r0]
   1ce8c:	mov	r0, r7
   1ce90:	vst1.64	{d16-d17}, [r0], r1
   1ce94:	vst1.32	{d20-d21}, [r0]
   1ce98:	bl	340d4 <bcmp@plt+0x21df8>
   1ce9c:	mov	r6, r0
   1cea0:	bl	340d4 <bcmp@plt+0x21df8>
   1cea4:	mov	r5, r0
   1cea8:	mov	r0, r7
   1ceac:	bl	32520 <bcmp@plt+0x20244>
   1ceb0:	mov	sl, r0
   1ceb4:	mov	r0, r7
   1ceb8:	mov	r1, r6
   1cebc:	bl	31cc0 <bcmp@plt+0x1f9e4>
   1cec0:	cmp	r0, #1
   1cec4:	bne	1d200 <bcmp@plt+0xaf24>
   1cec8:	ldrb	r0, [sl, #2]
   1cecc:	ldrh	r1, [sl]
   1ced0:	orr	r0, r1, r0, lsl #16
   1ced4:	tst	r0, #2
   1ced8:	beq	1d1c8 <bcmp@plt+0xaeec>
   1cedc:	ldrb	r1, [sl, #3]
   1cee0:	cmp	r1, #2
   1cee4:	bcc	1d1c8 <bcmp@plt+0xaeec>
   1cee8:	ldr	r0, [pc, #3316]	; 1dbe4 <bcmp@plt+0xb908>
   1ceec:	ldr	r0, [pc, r0]
   1cef0:	ldr	r0, [r0]
   1cef4:	cmp	r0, #1
   1cef8:	blt	1d200 <bcmp@plt+0xaf24>
   1cefc:	ldr	r1, [pc, #3300]	; 1dbe8 <bcmp@plt+0xb90c>
   1cf00:	add	r1, pc, r1
   1cf04:	b	1d1f8 <bcmp@plt+0xaf1c>
   1cf08:	mov	r0, r5
   1cf0c:	bl	339b8 <bcmp@plt+0x216dc>
   1cf10:	ldr	r0, [pc, #3260]	; 1dbd4 <bcmp@plt+0xb8f8>
   1cf14:	ldr	r0, [pc, r0]
   1cf18:	ldr	r0, [r0]
   1cf1c:	cmp	r0, #2
   1cf20:	blt	1cf70 <bcmp@plt+0xac94>
   1cf24:	mov	r0, r5
   1cf28:	bl	339b8 <bcmp@plt+0x216dc>
   1cf2c:	ldr	r1, [pc, #3236]	; 1dbd8 <bcmp@plt+0xb8fc>
   1cf30:	mov	r2, r0
   1cf34:	mov	r0, #6
   1cf38:	add	r1, pc, r1
   1cf3c:	bl	40d10 <bcmp@plt+0x2ea34>
   1cf40:	b	1cf70 <bcmp@plt+0xac94>
   1cf44:	ldr	r0, [pc, #3420]	; 1dca8 <bcmp@plt+0xb9cc>
   1cf48:	ldr	r0, [pc, r0]
   1cf4c:	ldr	r0, [r0]
   1cf50:	cmp	r0, #1
   1cf54:	blt	1cf70 <bcmp@plt+0xac94>
   1cf58:	ldr	r1, [pc, #3404]	; 1dcac <bcmp@plt+0xb9d0>
   1cf5c:	mov	r0, #5
   1cf60:	mov	r2, r6
   1cf64:	add	r1, pc, r1
   1cf68:	bl	40d10 <bcmp@plt+0x2ea34>
   1cf6c:	b	1cf94 <bcmp@plt+0xacb8>
   1cf70:	mov	r4, #0
   1cf74:	b	1d7d4 <bcmp@plt+0xb4f8>
   1cf78:	add	r0, r4, #12
   1cf7c:	mov	r1, r5
   1cf80:	mov	r2, r8
   1cf84:	bl	19cd8 <bcmp@plt+0x79fc>
   1cf88:	mov	r7, r0
   1cf8c:	cmp	r7, #1
   1cf90:	beq	1d7ac <bcmp@plt+0xb4d0>
   1cf94:	ldr	r0, [pc, #3348]	; 1dcb0 <bcmp@plt+0xb9d4>
   1cf98:	mov	r4, #0
   1cf9c:	ldr	r0, [pc, r0]
   1cfa0:	ldr	r0, [r0]
   1cfa4:	cmp	r0, #1
   1cfa8:	blt	1d7d4 <bcmp@plt+0xb4f8>
   1cfac:	ldr	r1, [pc, #3328]	; 1dcb4 <bcmp@plt+0xb9d8>
   1cfb0:	mov	r0, #5
   1cfb4:	add	r1, pc, r1
   1cfb8:	b	1d7d0 <bcmp@plt+0xb4f4>
   1cfbc:	add	r1, r5, #16
   1cfc0:	mov	r2, #28
   1cfc4:	mov	r3, r5
   1cfc8:	add	r0, sp, #112	; 0x70
   1cfcc:	vld1.32	{d18-d19}, [r1]
   1cfd0:	vld1.32	{d16-d17}, [r3], r2
   1cfd4:	add	r1, r0, #16
   1cfd8:	vld1.32	{d20-d21}, [r3]
   1cfdc:	vst1.64	{d18-d19}, [r1]
   1cfe0:	mov	r1, r0
   1cfe4:	vst1.64	{d16-d17}, [r1], r2
   1cfe8:	vst1.32	{d20-d21}, [r1]
   1cfec:	bl	32520 <bcmp@plt+0x20244>
   1cff0:	mov	r6, r0
   1cff4:	mov	r9, r0
   1cff8:	ldr	r3, [r0, #8]
   1cffc:	ldr	r2, [r6, #4]!
   1d000:	ldr	r0, [pc, #3084]	; 1dc14 <bcmp@plt+0xb938>
   1d004:	ldr	r0, [pc, r0]
   1d008:	ldr	r0, [r0]
   1d00c:	bl	45018 <bcmp@plt+0x32d3c>
   1d010:	cmp	r0, #0
   1d014:	beq	1d210 <bcmp@plt+0xaf34>
   1d018:	mov	r8, r0
   1d01c:	bl	452f0 <bcmp@plt+0x33014>
   1d020:	mov	r6, r0
   1d024:	ldrb	r0, [r9]
   1d028:	tst	r0, #8
   1d02c:	bne	1d24c <bcmp@plt+0xaf70>
   1d030:	mov	r0, r6
   1d034:	bl	4a294 <bcmp@plt+0x37fb8>
   1d038:	ldr	r7, [r0, #4]
   1d03c:	b	1d294 <bcmp@plt+0xafb8>
   1d040:	mov	r1, #28
   1d044:	mov	r2, r5
   1d048:	add	r3, r5, #16
   1d04c:	add	r0, sp, #112	; 0x70
   1d050:	vld1.32	{d16-d17}, [r2], r1
   1d054:	vld1.32	{d18-d19}, [r3]
   1d058:	add	r3, r0, #16
   1d05c:	vld1.32	{d20-d21}, [r2]
   1d060:	mov	r2, r0
   1d064:	vst1.64	{d16-d17}, [r2], r1
   1d068:	vst1.64	{d18-d19}, [r3]
   1d06c:	vst1.32	{d20-d21}, [r2]
   1d070:	bl	32520 <bcmp@plt+0x20244>
   1d074:	mov	r6, r0
   1d078:	ldrb	r0, [r0]
   1d07c:	tst	r0, #8
   1d080:	bne	1d0a8 <bcmp@plt+0xadcc>
   1d084:	ldr	r0, [pc, #3000]	; 1dc44 <bcmp@plt+0xb968>
   1d088:	mov	r7, #0
   1d08c:	ldr	r0, [pc, r0]
   1d090:	ldr	r0, [r0]
   1d094:	cmp	r0, #1
   1d098:	blt	1d7a4 <bcmp@plt+0xb4c8>
   1d09c:	ldr	r1, [pc, #2980]	; 1dc48 <bcmp@plt+0xb96c>
   1d0a0:	add	r1, pc, r1
   1d0a4:	b	1d3d8 <bcmp@plt+0xb0fc>
   1d0a8:	ldr	r0, [pc, #2972]	; 1dc4c <bcmp@plt+0xb970>
   1d0ac:	ldr	r0, [pc, r0]
   1d0b0:	ldr	r2, [r6, #4]!
   1d0b4:	ldr	r3, [r6, #4]
   1d0b8:	ldr	r0, [r0]
   1d0bc:	bl	45018 <bcmp@plt+0x32d3c>
   1d0c0:	cmp	r0, #0
   1d0c4:	beq	1d51c <bcmp@plt+0xb240>
   1d0c8:	mov	r7, r0
   1d0cc:	bl	452f0 <bcmp@plt+0x33014>
   1d0d0:	bl	4a294 <bcmp@plt+0x37fb8>
   1d0d4:	ldr	r8, [r0]
   1d0d8:	str	r0, [sp, #36]	; 0x24
   1d0dc:	add	r0, sp, #112	; 0x70
   1d0e0:	bl	33d84 <bcmp@plt+0x21aa8>
   1d0e4:	mov	sl, r0
   1d0e8:	ldr	r0, [sp, #124]	; 0x7c
   1d0ec:	mov	r6, #0
   1d0f0:	cmp	r0, #6
   1d0f4:	bcc	1d10c <bcmp@plt+0xae30>
   1d0f8:	sub	r0, r0, #6
   1d0fc:	str	r0, [sp, #124]	; 0x7c
   1d100:	ldr	r6, [sp, #152]	; 0x98
   1d104:	add	r0, r6, #6
   1d108:	str	r0, [sp, #152]	; 0x98
   1d10c:	bl	340d4 <bcmp@plt+0x21df8>
   1d110:	mov	r9, r0
   1d114:	ldr	r0, [sp, #152]	; 0x98
   1d118:	mov	r1, r9
   1d11c:	bl	34cac <bcmp@plt+0x229d0>
   1d120:	cmp	r0, #0
   1d124:	ble	1d1bc <bcmp@plt+0xaee0>
   1d128:	ldr	r1, [sp, #124]	; 0x7c
   1d12c:	str	sl, [sp, #44]	; 0x2c
   1d130:	str	r7, [sp, #28]
   1d134:	cmp	r1, r0
   1d138:	bcc	1d150 <bcmp@plt+0xae74>
   1d13c:	sub	r1, r1, r0
   1d140:	str	r1, [sp, #124]	; 0x7c
   1d144:	ldr	r1, [sp, #152]	; 0x98
   1d148:	add	r0, r1, r0
   1d14c:	str	r0, [sp, #152]	; 0x98
   1d150:	ldrb	r1, [r6, #5]
   1d154:	mov	r0, r9
   1d158:	bl	34754 <bcmp@plt+0x22478>
   1d15c:	mov	r0, r8
   1d160:	bl	4445c <bcmp@plt+0x32180>
   1d164:	mov	sl, r0
   1d168:	mov	r0, r9
   1d16c:	mov	r1, sl
   1d170:	bl	34da0 <bcmp@plt+0x22ac4>
   1d174:	cmp	r0, #0
   1d178:	beq	1d654 <bcmp@plt+0xb378>
   1d17c:	ldr	r0, [pc, #2772]	; 1dc58 <bcmp@plt+0xb97c>
   1d180:	ldr	r0, [pc, r0]
   1d184:	ldr	r0, [r0]
   1d188:	cmp	r0, #2
   1d18c:	blt	1d1bc <bcmp@plt+0xaee0>
   1d190:	mov	r0, sl
   1d194:	bl	342fc <bcmp@plt+0x22020>
   1d198:	mov	r4, r0
   1d19c:	mov	r0, r9
   1d1a0:	bl	342fc <bcmp@plt+0x22020>
   1d1a4:	ldr	r1, [pc, #2736]	; 1dc5c <bcmp@plt+0xb980>
   1d1a8:	mov	r3, r0
   1d1ac:	mov	r0, #6
   1d1b0:	mov	r2, r4
   1d1b4:	add	r1, pc, r1
   1d1b8:	bl	40d10 <bcmp@plt+0x2ea34>
   1d1bc:	mov	r0, r9
   1d1c0:	bl	340dc <bcmp@plt+0x21e00>
   1d1c4:	b	1d620 <bcmp@plt+0xb344>
   1d1c8:	tst	r0, #1
   1d1cc:	beq	1d3ec <bcmp@plt+0xb110>
   1d1d0:	ldrb	r0, [sl, #3]
   1d1d4:	cmp	r0, #2
   1d1d8:	bcc	1d3ec <bcmp@plt+0xb110>
   1d1dc:	ldr	r0, [pc, #2568]	; 1dbec <bcmp@plt+0xb910>
   1d1e0:	ldr	r0, [pc, r0]
   1d1e4:	ldr	r0, [r0]
   1d1e8:	cmp	r0, #1
   1d1ec:	blt	1d200 <bcmp@plt+0xaf24>
   1d1f0:	ldr	r1, [pc, #2552]	; 1dbf0 <bcmp@plt+0xb914>
   1d1f4:	add	r1, pc, r1
   1d1f8:	mov	r0, #5
   1d1fc:	bl	40d10 <bcmp@plt+0x2ea34>
   1d200:	mov	r0, #0
   1d204:	mov	r7, #0
   1d208:	bl	3e398 <bcmp@plt+0x2c0bc>
   1d20c:	b	1d794 <bcmp@plt+0xb4b8>
   1d210:	ldr	r0, [pc, #2560]	; 1dc18 <bcmp@plt+0xb93c>
   1d214:	mov	r7, #0
   1d218:	ldr	r0, [pc, r0]
   1d21c:	ldr	r0, [r0]
   1d220:	cmp	r0, #1
   1d224:	blt	1d7a4 <bcmp@plt+0xb4c8>
   1d228:	ldr	r0, [r6]
   1d22c:	ldr	r1, [r6, #4]
   1d230:	bl	44b6c <bcmp@plt+0x32890>
   1d234:	mov	r3, r1
   1d238:	ldr	r1, [pc, #2524]	; 1dc1c <bcmp@plt+0xb940>
   1d23c:	mov	r2, r0
   1d240:	add	r1, pc, r1
   1d244:	mov	r0, #5
   1d248:	b	1d554 <bcmp@plt+0xb278>
   1d24c:	ldr	r0, [pc, #2508]	; 1dc20 <bcmp@plt+0xb944>
   1d250:	ldr	r0, [pc, r0]
   1d254:	ldr	r0, [r0]
   1d258:	cmp	r0, #1
   1d25c:	blt	1d270 <bcmp@plt+0xaf94>
   1d260:	ldr	r1, [pc, #2492]	; 1dc24 <bcmp@plt+0xb948>
   1d264:	mov	r0, #5
   1d268:	add	r1, pc, r1
   1d26c:	bl	40d10 <bcmp@plt+0x2ea34>
   1d270:	mov	r0, r6
   1d274:	bl	4a294 <bcmp@plt+0x37fb8>
   1d278:	ldr	r7, [r0, #4]
   1d27c:	ldrb	r0, [r9]
   1d280:	tst	r0, #4
   1d284:	beq	1d294 <bcmp@plt+0xafb8>
   1d288:	ldr	r0, [r5, #12]
   1d28c:	sub	r0, r0, #4
   1d290:	str	r0, [r5, #12]
   1d294:	add	r0, sp, #112	; 0x70
   1d298:	bl	33d84 <bcmp@plt+0x21aa8>
   1d29c:	ldr	r2, [r7, #8]
   1d2a0:	mov	r1, r0
   1d2a4:	mov	r0, r5
   1d2a8:	bl	33b78 <bcmp@plt+0x2189c>
   1d2ac:	cmp	r0, #1
   1d2b0:	bne	1d3b8 <bcmp@plt+0xb0dc>
   1d2b4:	ldrb	r0, [r9, #3]
   1d2b8:	mov	r7, #1
   1d2bc:	cmp	r0, #0
   1d2c0:	beq	1d7a4 <bcmp@plt+0xb4c8>
   1d2c4:	str	r6, [sp, #44]	; 0x2c
   1d2c8:	mov	r5, #0
   1d2cc:	ldr	r6, [pc, #2388]	; 1dc28 <bcmp@plt+0xb94c>
   1d2d0:	ldr	r6, [pc, r6]
   1d2d4:	b	1d310 <bcmp@plt+0xb034>
   1d2d8:	mov	r0, sl
   1d2dc:	bl	3ae38 <bcmp@plt+0x28b5c>
   1d2e0:	ldr	r0, [pc, #2392]	; 1dc40 <bcmp@plt+0xb964>
   1d2e4:	mov	r1, r8
   1d2e8:	ldr	r0, [pc, r0]
   1d2ec:	ldr	r0, [r0]
   1d2f0:	bl	4510c <bcmp@plt+0x32e30>
   1d2f4:	ldr	r0, [sp, #44]	; 0x2c
   1d2f8:	mov	r1, #60	; 0x3c
   1d2fc:	bl	4a2ac <bcmp@plt+0x37fd0>
   1d300:	ldrb	r0, [r9, #3]
   1d304:	add	r5, r5, #1
   1d308:	cmp	r5, r0
   1d30c:	bcs	1d7a4 <bcmp@plt+0xb4c8>
   1d310:	bl	3ad10 <bcmp@plt+0x28a34>
   1d314:	mov	sl, r0
   1d318:	add	r0, sp, #112	; 0x70
   1d31c:	sub	r2, fp, #80	; 0x50
   1d320:	mov	r1, sl
   1d324:	bl	3210c <bcmp@plt+0x1fe30>
   1d328:	cmp	r0, #1
   1d32c:	bne	1d618 <bcmp@plt+0xb33c>
   1d330:	ldr	r0, [r4, #68]	; 0x44
   1d334:	mov	r1, sl
   1d338:	bl	170d4 <bcmp@plt+0x4df8>
   1d33c:	ldr	r1, [r6]
   1d340:	cmp	r0, #0
   1d344:	beq	1d390 <bcmp@plt+0xb0b4>
   1d348:	cmp	r1, #1
   1d34c:	blt	1d2d8 <bcmp@plt+0xaffc>
   1d350:	mov	r0, sl
   1d354:	bl	342fc <bcmp@plt+0x22020>
   1d358:	ldr	r1, [pc, #2264]	; 1dc38 <bcmp@plt+0xb95c>
   1d35c:	mov	r2, r0
   1d360:	mov	r0, #5
   1d364:	add	r1, pc, r1
   1d368:	bl	40d10 <bcmp@plt+0x2ea34>
   1d36c:	ldr	r0, [r6]
   1d370:	cmp	r0, #1
   1d374:	blt	1d2d8 <bcmp@plt+0xaffc>
   1d378:	ldr	r1, [pc, #2236]	; 1dc3c <bcmp@plt+0xb960>
   1d37c:	mov	r0, #5
   1d380:	mov	r2, #60	; 0x3c
   1d384:	add	r1, pc, r1
   1d388:	bl	40d10 <bcmp@plt+0x2ea34>
   1d38c:	b	1d2d8 <bcmp@plt+0xaffc>
   1d390:	cmp	r1, #1
   1d394:	blt	1d300 <bcmp@plt+0xb024>
   1d398:	mov	r0, sl
   1d39c:	bl	342fc <bcmp@plt+0x22020>
   1d3a0:	ldr	r1, [pc, #2188]	; 1dc34 <bcmp@plt+0xb958>
   1d3a4:	mov	r2, r0
   1d3a8:	mov	r0, #5
   1d3ac:	add	r1, pc, r1
   1d3b0:	bl	40d10 <bcmp@plt+0x2ea34>
   1d3b4:	b	1d300 <bcmp@plt+0xb024>
   1d3b8:	ldr	r0, [pc, #2156]	; 1dc2c <bcmp@plt+0xb950>
   1d3bc:	mov	r7, #0
   1d3c0:	ldr	r0, [pc, r0]
   1d3c4:	ldr	r0, [r0]
   1d3c8:	cmp	r0, #1
   1d3cc:	blt	1d7a4 <bcmp@plt+0xb4c8>
   1d3d0:	ldr	r1, [pc, #2136]	; 1dc30 <bcmp@plt+0xb954>
   1d3d4:	add	r1, pc, r1
   1d3d8:	mov	r0, #5
   1d3dc:	bl	40d10 <bcmp@plt+0x2ea34>
   1d3e0:	cmp	r7, #1
   1d3e4:	beq	1d7ac <bcmp@plt+0xb4d0>
   1d3e8:	b	1cf94 <bcmp@plt+0xacb8>
   1d3ec:	ldr	r0, [pc, #2048]	; 1dbf4 <bcmp@plt+0xb918>
   1d3f0:	ldr	r0, [pc, r0]
   1d3f4:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   1d3f8:	mov	r1, r0
   1d3fc:	sub	r0, fp, #80	; 0x50
   1d400:	str	r1, [sp, #36]	; 0x24
   1d404:	bl	31d60 <bcmp@plt+0x1fa84>
   1d408:	mov	r0, #2
   1d40c:	bl	33148 <bcmp@plt+0x20e6c>
   1d410:	str	r0, [sp, #44]	; 0x2c
   1d414:	ldrb	r0, [sl, #3]
   1d418:	cmp	r0, #0
   1d41c:	beq	1d564 <bcmp@plt+0xb288>
   1d420:	add	r0, r4, #12
   1d424:	mov	r7, #0
   1d428:	str	r0, [sp, #40]	; 0x28
   1d42c:	b	1d440 <bcmp@plt+0xb164>
   1d430:	ldrb	r0, [sl, #3]
   1d434:	add	r7, r7, #1
   1d438:	cmp	r7, r0
   1d43c:	bcs	1d564 <bcmp@plt+0xb288>
   1d440:	sub	r0, fp, #80	; 0x50
   1d444:	mov	r1, r5
   1d448:	bl	31d10 <bcmp@plt+0x1fa34>
   1d44c:	cmp	r0, #1
   1d450:	bne	1d774 <bcmp@plt+0xb498>
   1d454:	ldr	r0, [pc, #1948]	; 1dbf8 <bcmp@plt+0xb91c>
   1d458:	ldr	r0, [pc, r0]
   1d45c:	ldr	r0, [r0]
   1d460:	cmp	r0, #1
   1d464:	blt	1d484 <bcmp@plt+0xb1a8>
   1d468:	mov	r0, r5
   1d46c:	bl	342fc <bcmp@plt+0x22020>
   1d470:	ldr	r1, [pc, #1924]	; 1dbfc <bcmp@plt+0xb920>
   1d474:	mov	r2, r0
   1d478:	mov	r0, #5
   1d47c:	add	r1, pc, r1
   1d480:	bl	40d10 <bcmp@plt+0x2ea34>
   1d484:	ldr	r0, [r4, #68]	; 0x44
   1d488:	mov	r1, r5
   1d48c:	mov	r2, #1
   1d490:	bl	16f54 <bcmp@plt+0x4c78>
   1d494:	cmp	r0, #0
   1d498:	beq	1d744 <bcmp@plt+0xb468>
   1d49c:	bl	443f4 <bcmp@plt+0x32118>
   1d4a0:	mov	r1, r0
   1d4a4:	ldrh	r0, [sl]
   1d4a8:	lsl	r0, r0, #30
   1d4ac:	and	r2, r8, r0, asr #31
   1d4b0:	ldr	r0, [sp, #44]	; 0x2c
   1d4b4:	bl	326f8 <bcmp@plt+0x2041c>
   1d4b8:	ldr	r0, [r6, #24]
   1d4bc:	cmp	r0, #0
   1d4c0:	beq	1d430 <bcmp@plt+0xb154>
   1d4c4:	ldrh	r0, [sl]
   1d4c8:	tst	r0, #1
   1d4cc:	beq	1d430 <bcmp@plt+0xb154>
   1d4d0:	mov	r0, r5
   1d4d4:	bl	34284 <bcmp@plt+0x21fa8>
   1d4d8:	mov	r1, #1
   1d4dc:	bl	343a4 <bcmp@plt+0x220c8>
   1d4e0:	ldr	r0, [sp, #40]	; 0x28
   1d4e4:	mov	r1, r5
   1d4e8:	mov	r2, r6
   1d4ec:	bl	1a59c <bcmp@plt+0x82c0>
   1d4f0:	cmp	r0, #1
   1d4f4:	bne	1d774 <bcmp@plt+0xb498>
   1d4f8:	ldrh	r0, [sl]
   1d4fc:	tst	r0, #2
   1d500:	bne	1d430 <bcmp@plt+0xb154>
   1d504:	ldr	r0, [sp, #36]	; 0x24
   1d508:	bl	3e398 <bcmp@plt+0x2c0bc>
   1d50c:	ldr	r7, [sp, #44]	; 0x2c
   1d510:	cmp	r7, #0
   1d514:	bne	1d608 <bcmp@plt+0xb32c>
   1d518:	b	1d610 <bcmp@plt+0xb334>
   1d51c:	ldr	r0, [pc, #1836]	; 1dc50 <bcmp@plt+0xb974>
   1d520:	mov	r7, #0
   1d524:	ldr	r0, [pc, r0]
   1d528:	ldr	r0, [r0]
   1d52c:	cmp	r0, #2
   1d530:	blt	1d7a4 <bcmp@plt+0xb4c8>
   1d534:	ldr	r0, [r6]
   1d538:	ldr	r1, [r6, #4]
   1d53c:	bl	44b6c <bcmp@plt+0x32890>
   1d540:	mov	r3, r1
   1d544:	ldr	r1, [pc, #1800]	; 1dc54 <bcmp@plt+0xb978>
   1d548:	mov	r2, r0
   1d54c:	mov	r0, #6
   1d550:	add	r1, pc, r1
   1d554:	bl	40d10 <bcmp@plt+0x2ea34>
   1d558:	cmp	r7, #1
   1d55c:	beq	1d7ac <bcmp@plt+0xb4d0>
   1d560:	b	1cf94 <bcmp@plt+0xacb8>
   1d564:	ldr	r7, [sp, #44]	; 0x2c
   1d568:	ldrb	r2, [sl]
   1d56c:	mov	r3, r9
   1d570:	ldrh	r0, [r7, #28]
   1d574:	ldr	r1, [r7, #36]	; 0x24
   1d578:	and	r2, r2, #2
   1d57c:	ldrb	r0, [r1, r0]!
   1d580:	and	r0, r0, #247	; 0xf7
   1d584:	orr	r0, r0, r2, lsl #2
   1d588:	strb	r0, [r1]
   1d58c:	ldr	r0, [sl, #4]
   1d590:	ldr	r2, [sl, #8]
   1d594:	ldr	sl, [sp, #36]	; 0x24
   1d598:	str	r0, [r1, #4]
   1d59c:	add	r0, sp, #112	; 0x70
   1d5a0:	str	r2, [r1, #8]
   1d5a4:	mov	r1, sl
   1d5a8:	mov	r2, r8
   1d5ac:	str	r0, [sp]
   1d5b0:	mov	r0, r4
   1d5b4:	bl	16cf4 <bcmp@plt+0x4a18>
   1d5b8:	ldr	r1, [pc, #1608]	; 1dc08 <bcmp@plt+0xb92c>
   1d5bc:	cmp	r0, #1
   1d5c0:	ldr	r1, [pc, r1]
   1d5c4:	ldr	r1, [r1]
   1d5c8:	bne	1d630 <bcmp@plt+0xb354>
   1d5cc:	cmp	r1, #1
   1d5d0:	blt	1d5f0 <bcmp@plt+0xb314>
   1d5d4:	mov	r0, r7
   1d5d8:	bl	338dc <bcmp@plt+0x21600>
   1d5dc:	ldr	r1, [pc, #1580]	; 1dc10 <bcmp@plt+0xb934>
   1d5e0:	mov	r2, r0
   1d5e4:	mov	r0, #5
   1d5e8:	add	r1, pc, r1
   1d5ec:	bl	40d10 <bcmp@plt+0x2ea34>
   1d5f0:	add	r2, sp, #112	; 0x70
   1d5f4:	mov	r0, r4
   1d5f8:	mov	r1, r7
   1d5fc:	bl	16b4c <bcmp@plt+0x4870>
   1d600:	mov	r0, sl
   1d604:	bl	3e398 <bcmp@plt+0x2c0bc>
   1d608:	mov	r0, r7
   1d60c:	bl	40320 <bcmp@plt+0x2e044>
   1d610:	mov	r7, #1
   1d614:	b	1d794 <bcmp@plt+0xb4b8>
   1d618:	mov	r0, sl
   1d61c:	bl	3ae38 <bcmp@plt+0x28b5c>
   1d620:	mov	r7, #0
   1d624:	cmp	r7, #1
   1d628:	beq	1d7ac <bcmp@plt+0xb4d0>
   1d62c:	b	1cf94 <bcmp@plt+0xacb8>
   1d630:	cmp	r1, #1
   1d634:	blt	1d648 <bcmp@plt+0xb36c>
   1d638:	ldr	r1, [pc, #1484]	; 1dc0c <bcmp@plt+0xb930>
   1d63c:	mov	r0, #5
   1d640:	add	r1, pc, r1
   1d644:	bl	40d10 <bcmp@plt+0x2ea34>
   1d648:	mov	r0, sl
   1d64c:	bl	3e398 <bcmp@plt+0x2c0bc>
   1d650:	b	1d788 <bcmp@plt+0xb4ac>
   1d654:	mov	r0, r9
   1d658:	str	r6, [sp, #20]
   1d65c:	bl	340dc <bcmp@plt+0x21e00>
   1d660:	ldr	r9, [sp, #36]	; 0x24
   1d664:	ldr	r1, [sp, #44]	; 0x2c
   1d668:	ldr	r0, [r9, #8]
   1d66c:	ldr	r2, [r0, #8]
   1d670:	mov	r0, r5
   1d674:	bl	33b78 <bcmp@plt+0x2189c>
   1d678:	cmp	r0, #1
   1d67c:	bne	1d7e0 <bcmp@plt+0xb504>
   1d680:	str	r8, [sp, #32]
   1d684:	bl	340d4 <bcmp@plt+0x21df8>
   1d688:	mov	r8, r0
   1d68c:	ldr	r0, [sp, #152]	; 0x98
   1d690:	mov	r1, r8
   1d694:	bl	34cac <bcmp@plt+0x229d0>
   1d698:	cmp	r0, #0
   1d69c:	ble	1d818 <bcmp@plt+0xb53c>
   1d6a0:	mov	r0, r8
   1d6a4:	bl	38574 <bcmp@plt+0x26298>
   1d6a8:	bl	39d94 <bcmp@plt+0x27ab8>
   1d6ac:	mov	r5, r0
   1d6b0:	ldr	r0, [pc, #1464]	; 1dc70 <bcmp@plt+0xb994>
   1d6b4:	ldr	r0, [pc, r0]
   1d6b8:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   1d6bc:	mov	r7, r0
   1d6c0:	mov	r0, r5
   1d6c4:	mov	r1, #1
   1d6c8:	bl	4ab08 <bcmp@plt+0x3882c>
   1d6cc:	ldr	r0, [r5, #12]
   1d6d0:	cmp	r0, #0
   1d6d4:	beq	1d6f4 <bcmp@plt+0xb418>
   1d6d8:	ldr	r0, [r5, #4]
   1d6dc:	ldr	r0, [r0, #8]
   1d6e0:	cmp	r0, #0
   1d6e4:	beq	1d6f4 <bcmp@plt+0xb418>
   1d6e8:	bl	34af8 <bcmp@plt+0x2281c>
   1d6ec:	mov	r1, r7
   1d6f0:	bl	3dd80 <bcmp@plt+0x2baa4>
   1d6f4:	ldr	r0, [r7, #12]
   1d6f8:	cmp	r0, #0
   1d6fc:	beq	1d848 <bcmp@plt+0xb56c>
   1d700:	ldr	r0, [sp, #32]
   1d704:	bl	443f4 <bcmp@plt+0x32118>
   1d708:	ldr	r6, [r7, #4]
   1d70c:	str	r8, [sp, #16]
   1d710:	cmp	r6, r7
   1d714:	beq	1d73c <bcmp@plt+0xb460>
   1d718:	mov	r5, r0
   1d71c:	ldr	r1, [r6, #8]
   1d720:	mov	r0, r5
   1d724:	bl	3b368 <bcmp@plt+0x2908c>
   1d728:	cmp	r0, #0
   1d72c:	beq	1d87c <bcmp@plt+0xb5a0>
   1d730:	ldr	r6, [r6, #4]
   1d734:	cmp	r6, r7
   1d738:	bne	1d71c <bcmp@plt+0xb440>
   1d73c:	mov	r0, #0
   1d740:	b	1d880 <bcmp@plt+0xb5a4>
   1d744:	ldr	r0, [pc, #1204]	; 1dc00 <bcmp@plt+0xb924>
   1d748:	ldr	r0, [pc, r0]
   1d74c:	ldr	r0, [r0]
   1d750:	cmp	r0, #1
   1d754:	blt	1d774 <bcmp@plt+0xb498>
   1d758:	mov	r0, r5
   1d75c:	bl	342fc <bcmp@plt+0x22020>
   1d760:	ldr	r1, [pc, #1180]	; 1dc04 <bcmp@plt+0xb928>
   1d764:	mov	r2, r0
   1d768:	mov	r0, #5
   1d76c:	add	r1, pc, r1
   1d770:	bl	40d10 <bcmp@plt+0x2ea34>
   1d774:	ldr	r0, [sp, #36]	; 0x24
   1d778:	bl	3e398 <bcmp@plt+0x2c0bc>
   1d77c:	ldr	r7, [sp, #44]	; 0x2c
   1d780:	cmp	r7, #0
   1d784:	beq	1d790 <bcmp@plt+0xb4b4>
   1d788:	mov	r0, r7
   1d78c:	bl	40320 <bcmp@plt+0x2e044>
   1d790:	mov	r7, #0
   1d794:	mov	r0, r6
   1d798:	bl	340dc <bcmp@plt+0x21e00>
   1d79c:	mov	r0, r5
   1d7a0:	bl	340dc <bcmp@plt+0x21e00>
   1d7a4:	cmp	r7, #1
   1d7a8:	bne	1cf94 <bcmp@plt+0xacb8>
   1d7ac:	ldr	r0, [pc, #1284]	; 1dcb8 <bcmp@plt+0xb9dc>
   1d7b0:	mov	r4, #1
   1d7b4:	ldr	r0, [pc, r0]
   1d7b8:	ldr	r0, [r0]
   1d7bc:	cmp	r0, #3
   1d7c0:	blt	1d7d4 <bcmp@plt+0xb4f8>
   1d7c4:	ldr	r1, [pc, #1264]	; 1dcbc <bcmp@plt+0xb9e0>
   1d7c8:	mov	r0, #7
   1d7cc:	add	r1, pc, r1
   1d7d0:	bl	40d10 <bcmp@plt+0x2ea34>
   1d7d4:	mov	r0, r4
   1d7d8:	sub	sp, fp, #28
   1d7dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d7e0:	ldr	r0, [pc, #1144]	; 1dc60 <bcmp@plt+0xb984>
   1d7e4:	mov	r7, #0
   1d7e8:	ldr	r0, [pc, r0]
   1d7ec:	ldr	r0, [r0]
   1d7f0:	cmp	r0, #1
   1d7f4:	blt	1d7a4 <bcmp@plt+0xb4c8>
   1d7f8:	mov	r0, sl
   1d7fc:	bl	342fc <bcmp@plt+0x22020>
   1d800:	mov	r2, r0
   1d804:	ldr	r0, [r9, #8]
   1d808:	ldr	r3, [r0, #8]
   1d80c:	ldr	r1, [pc, #1104]	; 1dc64 <bcmp@plt+0xb988>
   1d810:	add	r1, pc, r1
   1d814:	b	1d244 <bcmp@plt+0xaf68>
   1d818:	mov	r0, r8
   1d81c:	bl	340dc <bcmp@plt+0x21e00>
   1d820:	ldr	r0, [pc, #1088]	; 1dc68 <bcmp@plt+0xb98c>
   1d824:	mov	r7, #0
   1d828:	ldr	r0, [pc, r0]
   1d82c:	ldr	r0, [r0]
   1d830:	cmp	r0, #2
   1d834:	blt	1d7a4 <bcmp@plt+0xb4c8>
   1d838:	ldr	r1, [pc, #1068]	; 1dc6c <bcmp@plt+0xb990>
   1d83c:	mov	r0, #6
   1d840:	add	r1, pc, r1
   1d844:	b	1d3dc <bcmp@plt+0xb100>
   1d848:	ldr	r0, [pc, #1060]	; 1dc74 <bcmp@plt+0xb998>
   1d84c:	ldr	r0, [pc, r0]
   1d850:	ldr	r0, [r0]
   1d854:	cmp	r0, #1
   1d858:	blt	1d86c <bcmp@plt+0xb590>
   1d85c:	ldr	r1, [pc, #1044]	; 1dc78 <bcmp@plt+0xb99c>
   1d860:	mov	r0, #5
   1d864:	add	r1, pc, r1
   1d868:	bl	40d10 <bcmp@plt+0x2ea34>
   1d86c:	mov	r0, r7
   1d870:	bl	3e398 <bcmp@plt+0x2c0bc>
   1d874:	mov	r0, r8
   1d878:	b	1d1c0 <bcmp@plt+0xaee4>
   1d87c:	mov	r0, #1
   1d880:	ldr	r5, [sp, #32]
   1d884:	ldr	r1, [r9, #4]
   1d888:	str	r0, [sp, #8]
   1d88c:	mov	r2, r7
   1d890:	str	r7, [sp, #12]
   1d894:	mov	r0, r5
   1d898:	bl	446a4 <bcmp@plt+0x323c8>
   1d89c:	ldr	r1, [r4, #36]	; 0x24
   1d8a0:	ldr	r0, [r4, #40]	; 0x28
   1d8a4:	ldr	r2, [r1, #24]
   1d8a8:	mov	r1, r5
   1d8ac:	blx	r2
   1d8b0:	mov	r0, r5
   1d8b4:	bl	4445c <bcmp@plt+0x32180>
   1d8b8:	mov	r1, r0
   1d8bc:	mov	r0, r4
   1d8c0:	mov	r2, #1
   1d8c4:	bl	16b5c <bcmp@plt+0x4880>
   1d8c8:	mov	r0, r4
   1d8cc:	mov	r1, #2
   1d8d0:	bl	20258 <bcmp@plt+0xdf7c>
   1d8d4:	mov	r0, r4
   1d8d8:	mov	r1, #10
   1d8dc:	bl	20258 <bcmp@plt+0xdf7c>
   1d8e0:	ldr	r0, [r4, #72]	; 0x48
   1d8e4:	str	r4, [sp, #48]	; 0x30
   1d8e8:	ldr	r0, [r0, #12]
   1d8ec:	cmp	r0, #0
   1d8f0:	beq	1da74 <bcmp@plt+0xb798>
   1d8f4:	ldr	r0, [sp, #36]	; 0x24
   1d8f8:	mov	r2, #3
   1d8fc:	ldr	r5, [r0, #4]
   1d900:	ldr	r4, [pc, #884]	; 1dc7c <bcmp@plt+0xb9a0>
   1d904:	ldr	r4, [pc, r4]
   1d908:	ldr	r1, [sp, #32]
   1d90c:	ldr	r0, [r4]
   1d910:	bl	4a798 <bcmp@plt+0x384bc>
   1d914:	ldr	r7, [r0, #4]
   1d918:	mov	r8, r0
   1d91c:	cmp	r7, r0
   1d920:	bne	1d934 <bcmp@plt+0xb658>
   1d924:	b	1d96c <bcmp@plt+0xb690>
   1d928:	ldr	r7, [r7, #4]
   1d92c:	cmp	r7, r8
   1d930:	beq	1d96c <bcmp@plt+0xb690>
   1d934:	ldr	r6, [r7, #8]
   1d938:	mov	r0, r6
   1d93c:	bl	4a294 <bcmp@plt+0x37fb8>
   1d940:	ldr	r0, [r0, #8]
   1d944:	cmp	r0, r5
   1d948:	bne	1d928 <bcmp@plt+0xb64c>
   1d94c:	ldr	r0, [pc, #812]	; 1dc80 <bcmp@plt+0xb9a4>
   1d950:	mov	r1, r6
   1d954:	ldr	r0, [pc, r0]
   1d958:	ldr	r2, [r4]
   1d95c:	ldr	r3, [r0]
   1d960:	ldr	r0, [sp, #32]
   1d964:	bl	4a490 <bcmp@plt+0x381b4>
   1d968:	b	1d928 <bcmp@plt+0xb64c>
   1d96c:	mov	r0, r8
   1d970:	bl	3e398 <bcmp@plt+0x2c0bc>
   1d974:	ldr	r1, [r5]
   1d978:	ldr	r0, [sp, #32]
   1d97c:	bl	4491c <bcmp@plt+0x32640>
   1d980:	ldr	r1, [r0, #4]
   1d984:	str	r0, [sp, #24]
   1d988:	cmp	r1, r0
   1d98c:	str	r1, [sp, #40]	; 0x28
   1d990:	beq	1da74 <bcmp@plt+0xb798>
   1d994:	ldr	r0, [sp, #48]	; 0x30
   1d998:	ldr	r0, [r0, #72]	; 0x48
   1d99c:	ldr	r8, [pc, #736]	; 1dc84 <bcmp@plt+0xb9a8>
   1d9a0:	ldr	r9, [pc, #736]	; 1dc88 <bcmp@plt+0xb9ac>
   1d9a4:	ldr	sl, [sp, #32]
   1d9a8:	add	r8, pc, r8
   1d9ac:	add	r9, pc, r9
   1d9b0:	b	1d9cc <bcmp@plt+0xb6f0>
   1d9b4:	ldr	r2, [sp, #40]	; 0x28
   1d9b8:	ldr	r1, [sp, #24]
   1d9bc:	ldr	r2, [r2, #4]
   1d9c0:	cmp	r2, r1
   1d9c4:	str	r2, [sp, #40]	; 0x28
   1d9c8:	beq	1da74 <bcmp@plt+0xb798>
   1d9cc:	ldr	r7, [r0, #4]
   1d9d0:	cmp	r7, r0
   1d9d4:	beq	1d9b4 <bcmp@plt+0xb6d8>
   1d9d8:	ldr	r0, [sp, #40]	; 0x28
   1d9dc:	ldr	r0, [r0, #8]
   1d9e0:	str	r0, [sp, #44]	; 0x2c
   1d9e4:	mov	r4, r9
   1d9e8:	mov	r9, r8
   1d9ec:	ldr	r8, [r7, #8]
   1d9f0:	mov	r0, #16
   1d9f4:	bl	449c8 <bcmp@plt+0x326ec>
   1d9f8:	str	sl, [r0]
   1d9fc:	str	r8, [r0, #4]
   1da00:	mov	r6, r0
   1da04:	mov	r8, r9
   1da08:	mov	r9, r4
   1da0c:	ldr	r0, [pc, #632]	; 1dc8c <bcmp@plt+0xb9b0>
   1da10:	ldr	r0, [pc, r0]
   1da14:	str	r5, [r6, #8]
   1da18:	mov	r4, r0
   1da1c:	ldr	r0, [sp, #44]	; 0x2c
   1da20:	bl	34af8 <bcmp@plt+0x2281c>
   1da24:	ldr	r1, [sp, #48]	; 0x30
   1da28:	str	r0, [r6, #12]
   1da2c:	mov	r0, #3
   1da30:	mov	r2, r9
   1da34:	mov	r3, r6
   1da38:	str	r8, [sp]
   1da3c:	bl	4a440 <bcmp@plt+0x38164>
   1da40:	mov	r6, r0
   1da44:	ldr	r0, [r4]
   1da48:	mov	r1, sl
   1da4c:	mov	r2, r6
   1da50:	bl	4a738 <bcmp@plt+0x3845c>
   1da54:	mov	r0, r6
   1da58:	bl	205dc <bcmp@plt+0xe300>
   1da5c:	ldr	r1, [sp, #48]	; 0x30
   1da60:	ldr	r7, [r7, #4]
   1da64:	ldr	r0, [r1, #72]	; 0x48
   1da68:	cmp	r7, r0
   1da6c:	bne	1d9e4 <bcmp@plt+0xb708>
   1da70:	b	1d9b4 <bcmp@plt+0xb6d8>
   1da74:	ldr	r0, [pc, #532]	; 1dc90 <bcmp@plt+0xb9b4>
   1da78:	ldr	r0, [pc, r0]
   1da7c:	ldr	r5, [sp, #28]
   1da80:	ldr	r0, [r0]
   1da84:	mov	r1, r5
   1da88:	bl	4510c <bcmp@plt+0x32e30>
   1da8c:	ldr	r1, [sp, #20]
   1da90:	ldr	r0, [r5, #4]
   1da94:	ldr	r1, [r1]
   1da98:	rev	r7, r1
   1da9c:	rsb	r1, r7, r7, lsl #4
   1daa0:	lsl	r1, r1, #2
   1daa4:	bl	4a2ac <bcmp@plt+0x37fd0>
   1daa8:	ldr	r8, [pc, #484]	; 1dc94 <bcmp@plt+0xb9b8>
   1daac:	ldr	r8, [pc, r8]
   1dab0:	ldr	r0, [r8]
   1dab4:	cmp	r0, #1
   1dab8:	blt	1db08 <bcmp@plt+0xb82c>
   1dabc:	ldr	r0, [sp, #32]
   1dac0:	bl	4445c <bcmp@plt+0x32180>
   1dac4:	bl	342fc <bcmp@plt+0x22020>
   1dac8:	ldr	r5, [sp, #36]	; 0x24
   1dacc:	mov	r9, r0
   1dad0:	ldr	r0, [r5, #8]
   1dad4:	ldr	r0, [r0]
   1dad8:	bl	342fc <bcmp@plt+0x22020>
   1dadc:	mov	r6, r0
   1dae0:	ldr	r0, [r5, #4]
   1dae4:	ldr	r0, [r0]
   1dae8:	bl	342fc <bcmp@plt+0x22020>
   1daec:	stm	sp, {r0, r7}
   1daf0:	mov	r0, #5
   1daf4:	mov	r2, r9
   1daf8:	mov	r3, r6
   1dafc:	ldr	r1, [pc, #404]	; 1dc98 <bcmp@plt+0xb9bc>
   1db00:	add	r1, pc, r1
   1db04:	bl	40d10 <bcmp@plt+0x2ea34>
   1db08:	ldr	r0, [sp, #8]
   1db0c:	ldr	r5, [sp, #16]
   1db10:	ldr	r6, [sp, #12]
   1db14:	ldr	r4, [sp, #48]	; 0x30
   1db18:	cmp	r0, #0
   1db1c:	beq	1db94 <bcmp@plt+0xb8b8>
   1db20:	ldr	r0, [r8]
   1db24:	cmp	r0, #1
   1db28:	blt	1db5c <bcmp@plt+0xb880>
   1db2c:	ldr	r1, [pc, #360]	; 1dc9c <bcmp@plt+0xb9c0>
   1db30:	mov	r0, #5
   1db34:	add	r1, pc, r1
   1db38:	bl	40d10 <bcmp@plt+0x2ea34>
   1db3c:	ldr	r0, [r8]
   1db40:	cmp	r0, #1
   1db44:	blt	1db5c <bcmp@plt+0xb880>
   1db48:	ldr	r1, [pc, #336]	; 1dca0 <bcmp@plt+0xb9c4>
   1db4c:	mov	r0, #5
   1db50:	mov	r2, #1
   1db54:	add	r1, pc, r1
   1db58:	bl	40d10 <bcmp@plt+0x2ea34>
   1db5c:	ldr	r0, [r4, #112]	; 0x70
   1db60:	cmp	r0, #0
   1db64:	bne	1db8c <bcmp@plt+0xb8b0>
   1db68:	mov	r0, #0
   1db6c:	mov	r1, r4
   1db70:	mov	r3, r4
   1db74:	str	r0, [sp]
   1db78:	mov	r0, #6
   1db7c:	ldr	r2, [pc, #288]	; 1dca4 <bcmp@plt+0xb9c8>
   1db80:	add	r2, pc, r2
   1db84:	bl	4a3f0 <bcmp@plt+0x38114>
   1db88:	str	r0, [r4, #112]	; 0x70
   1db8c:	mov	r1, #1
   1db90:	bl	4a2ac <bcmp@plt+0x37fd0>
   1db94:	mov	r0, r5
   1db98:	bl	340dc <bcmp@plt+0x21e00>
   1db9c:	mov	r0, r6
   1dba0:	bl	3e398 <bcmp@plt+0x2c0bc>
   1dba4:	mov	r7, #1
   1dba8:	cmp	r7, #1
   1dbac:	beq	1d7ac <bcmp@plt+0xb4d0>
   1dbb0:	b	1cf94 <bcmp@plt+0xacb8>
   1dbb4:	ldr	r0, [pc, #260]	; 1dcc0 <bcmp@plt+0xb9e4>
   1dbb8:	ldr	r1, [pc, #260]	; 1dcc4 <bcmp@plt+0xb9e8>
   1dbbc:	ldr	r2, [pc, #260]	; 1dcc8 <bcmp@plt+0xb9ec>
   1dbc0:	add	r0, pc, r0
   1dbc4:	add	r1, pc, r1
   1dbc8:	add	r2, pc, r2
   1dbcc:	bl	44ad4 <bcmp@plt+0x327f8>
   1dbd0:	andeq	r9, r5, r4, lsr #11
   1dbd4:	andeq	r9, r5, r4, ror r4
   1dbd8:			; <UNDEFINED> instruction: 0x0003c4b0
   1dbdc:	muleq	r5, r0, r5
   1dbe0:	andeq	ip, r3, fp, lsl r5
   1dbe4:	muleq	r5, ip, r4
   1dbe8:	andeq	sl, r3, r5, asr #26
   1dbec:	andeq	r9, r5, r8, lsr #3
   1dbf0:	andeq	sl, r3, r5, lsl #21
   1dbf4:	andeq	r8, r5, r0, lsl #28
   1dbf8:	andeq	r8, r5, r0, lsr pc
   1dbfc:	andeq	sl, r3, r2, lsr r8
   1dc00:	andeq	r8, r5, r0, asr #24
   1dc04:	muleq	r3, fp, ip
   1dc08:	andeq	r8, r5, r8, asr #27
   1dc0c:	andeq	fp, r3, r6, ror #27
   1dc10:	andeq	sl, r3, r3, lsl #14
   1dc14:	andeq	r9, r5, r8, lsl #4
   1dc18:	andeq	r9, r5, r0, ror r1
   1dc1c:	andeq	ip, r3, r6, lsl r2
   1dc20:	andeq	r9, r5, r8, lsr r1
   1dc24:	andeq	ip, r3, r8, lsr #4
   1dc28:	strheq	r9, [r5], -r8
   1dc2c:	andeq	r8, r5, r8, asr #31
   1dc30:	andeq	sl, r3, r9, lsr #21
   1dc34:	strdeq	ip, [r3], -sp
   1dc38:	andeq	ip, r3, r3, lsl #3
   1dc3c:	muleq	r3, sl, r1
   1dc40:	andeq	r8, r5, r4, lsr #30
   1dc44:	strdeq	r9, [r5], -ip
   1dc48:	andeq	ip, r3, r9, lsr #9
   1dc4c:	andeq	r9, r5, r0, ror #2
   1dc50:	andeq	r8, r5, r4, ror #28
   1dc54:	andeq	ip, r3, sl, lsr #32
   1dc58:	andeq	r9, r5, r8, lsl #4
   1dc5c:	andeq	ip, r3, ip, lsl #8
   1dc60:	andeq	r8, r5, r0, lsr #23
   1dc64:	andeq	fp, r3, sp, ror #27
   1dc68:	andeq	r8, r5, r0, ror #22
   1dc6c:	andeq	fp, r3, pc, lsl #28
   1dc70:	andeq	r8, r5, ip, lsr fp
   1dc74:	andeq	r8, r5, ip, lsr fp
   1dc78:	andeq	fp, r3, ip, lsl lr
   1dc7c:	andeq	r8, r5, r4, lsl r9
   1dc80:			; <UNDEFINED> instruction: 0x000588b8
   1dc84:	andeq	r3, r0, r4, lsl #1
   1dc88:	andeq	r2, r0, r8, lsr #24
   1dc8c:	andeq	r8, r5, r8, lsl #16
   1dc90:	muleq	r5, r4, r7
   1dc94:	ldrdeq	r8, [r5], -ip
   1dc98:			; <UNDEFINED> instruction: 0x0003bbb3
   1dc9c:	andeq	fp, r3, r1, asr #23
   1dca0:	andeq	fp, r3, r7, asr r7
   1dca4:	ldrdeq	r2, [r0], -r4
   1dca8:	andeq	r9, r5, r0, asr #8
   1dcac:	strdeq	ip, [r3], -r1
   1dcb0:	andeq	r9, r5, ip, ror #7
   1dcb4:	ldrdeq	ip, [r3], -r6
   1dcb8:	ldrdeq	r8, [r5], -r4
   1dcbc:	andeq	fp, r3, sl, ror #23
   1dcc0:	andeq	sl, r3, pc, asr #29
   1dcc4:	andeq	sl, r3, r2, ror #29
   1dcc8:	andeq	sl, r3, ip, ror #29
   1dccc:	push	{r4, r5, r6, r7, fp, lr}
   1dcd0:	add	fp, sp, #16
   1dcd4:	mov	r4, r0
   1dcd8:	mov	r7, r1
   1dcdc:	ldr	r0, [r0, #4]
   1dce0:	ldr	r1, [pc, #316]	; 1de24 <bcmp@plt+0xbb48>
   1dce4:	ldr	r1, [pc, r1]
   1dce8:	cmp	r0, r1
   1dcec:	bne	1de08 <bcmp@plt+0xbb2c>
   1dcf0:	ldr	r0, [r4, #48]	; 0x30
   1dcf4:	mov	r1, r7
   1dcf8:	mov	r6, r2
   1dcfc:	bl	49664 <bcmp@plt+0x37388>
   1dd00:	cmp	r0, #0
   1dd04:	beq	1ddcc <bcmp@plt+0xbaf0>
   1dd08:	mov	r5, r0
   1dd0c:	ldr	r0, [r0, #8]
   1dd10:	ldr	r1, [r0, #4]
   1dd14:	cmp	r1, r0
   1dd18:	beq	1dd30 <bcmp@plt+0xba54>
   1dd1c:	ldr	r2, [r1, #8]
   1dd20:	strb	r6, [r2, #4]
   1dd24:	ldr	r1, [r1, #4]
   1dd28:	cmp	r1, r0
   1dd2c:	bne	1dd1c <bcmp@plt+0xba40>
   1dd30:	ldr	r0, [r5, #12]
   1dd34:	ldr	r1, [r0, #4]
   1dd38:	cmp	r1, r0
   1dd3c:	beq	1dd54 <bcmp@plt+0xba78>
   1dd40:	ldr	r2, [r1, #8]
   1dd44:	strb	r6, [r2, #4]
   1dd48:	ldr	r1, [r1, #4]
   1dd4c:	cmp	r1, r0
   1dd50:	bne	1dd40 <bcmp@plt+0xba64>
   1dd54:	ldrb	r0, [r5, #16]
   1dd58:	subs	r0, r0, #1
   1dd5c:	movwne	r0, #1
   1dd60:	strb	r0, [r5, #16]
   1dd64:	ldr	r0, [r5, #4]
   1dd68:	ldr	r7, [r0, #4]
   1dd6c:	cmp	r7, r0
   1dd70:	beq	1ddb4 <bcmp@plt+0xbad8>
   1dd74:	ldr	r1, [r4, #36]	; 0x24
   1dd78:	ldr	r6, [r7, #8]
   1dd7c:	ldr	r0, [r4, #40]	; 0x28
   1dd80:	ldr	r2, [r1, #24]
   1dd84:	mov	r1, r6
   1dd88:	blx	r2
   1dd8c:	mov	r0, r6
   1dd90:	bl	4445c <bcmp@plt+0x32180>
   1dd94:	mov	r1, r0
   1dd98:	mov	r0, r4
   1dd9c:	mov	r2, #1
   1dda0:	bl	16b5c <bcmp@plt+0x4880>
   1dda4:	ldr	r7, [r7, #4]
   1dda8:	ldr	r0, [r5, #4]
   1ddac:	cmp	r7, r0
   1ddb0:	bne	1dd74 <bcmp@plt+0xba98>
   1ddb4:	mov	r0, r4
   1ddb8:	mov	r1, r5
   1ddbc:	bl	1e8a0 <bcmp@plt+0xc5c4>
   1ddc0:	mov	r4, #1
   1ddc4:	mov	r0, r4
   1ddc8:	pop	{r4, r5, r6, r7, fp, pc}
   1ddcc:	ldr	r0, [pc, #84]	; 1de28 <bcmp@plt+0xbb4c>
   1ddd0:	mov	r4, #0
   1ddd4:	ldr	r0, [pc, r0]
   1ddd8:	ldr	r0, [r0]
   1dddc:	cmp	r0, #2
   1dde0:	bge	1ddec <bcmp@plt+0xbb10>
   1dde4:	mov	r0, r4
   1dde8:	pop	{r4, r5, r6, r7, fp, pc}
   1ddec:	ldr	r1, [pc, #56]	; 1de2c <bcmp@plt+0xbb50>
   1ddf0:	mov	r0, #6
   1ddf4:	mov	r2, r7
   1ddf8:	add	r1, pc, r1
   1ddfc:	bl	40d10 <bcmp@plt+0x2ea34>
   1de00:	mov	r0, r4
   1de04:	pop	{r4, r5, r6, r7, fp, pc}
   1de08:	ldr	r0, [pc, #32]	; 1de30 <bcmp@plt+0xbb54>
   1de0c:	ldr	r1, [pc, #32]	; 1de34 <bcmp@plt+0xbb58>
   1de10:	ldr	r2, [pc, #32]	; 1de38 <bcmp@plt+0xbb5c>
   1de14:	add	r0, pc, r0
   1de18:	add	r1, pc, r1
   1de1c:	add	r2, pc, r2
   1de20:	bl	44ad4 <bcmp@plt+0x327f8>
   1de24:	andeq	r8, r5, r8, lsr r6
   1de28:			; <UNDEFINED> instruction: 0x000585b4
   1de2c:	andeq	fp, r3, fp, lsl #22
   1de30:	andeq	sl, r3, fp, ror ip
   1de34:	andeq	sl, r3, lr, lsl #25
   1de38:	muleq	r3, r8, ip
   1de3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1de40:	add	fp, sp, #28
   1de44:	sub	sp, sp, #12
   1de48:	mov	r8, r0
   1de4c:	mov	r7, r1
   1de50:	ldr	r0, [r0, #4]
   1de54:	ldr	r1, [pc, #952]	; 1e214 <bcmp@plt+0xbf38>
   1de58:	ldr	r1, [pc, r1]
   1de5c:	cmp	r0, r1
   1de60:	bne	1e1f8 <bcmp@plt+0xbf1c>
   1de64:	ldr	r0, [r8, #48]	; 0x30
   1de68:	mov	r1, r7
   1de6c:	mov	r4, r3
   1de70:	mov	r6, r2
   1de74:	bl	49664 <bcmp@plt+0x37388>
   1de78:	cmp	r0, #0
   1de7c:	beq	1df6c <bcmp@plt+0xbc90>
   1de80:	mov	r5, r0
   1de84:	mov	r0, r6
   1de88:	mov	r1, r4
   1de8c:	bl	34da0 <bcmp@plt+0x22ac4>
   1de90:	mov	r9, #1
   1de94:	cmp	r0, #0
   1de98:	beq	1e1ec <bcmp@plt+0xbf10>
   1de9c:	ldr	r0, [r4, #24]
   1dea0:	cmp	r0, #1
   1dea4:	beq	1df9c <bcmp@plt+0xbcc0>
   1dea8:	cmp	r0, #0
   1deac:	bne	1dfc8 <bcmp@plt+0xbcec>
   1deb0:	ldr	r0, [r6, #24]
   1deb4:	str	r6, [sp, #4]
   1deb8:	mov	sl, #24
   1debc:	str	r5, [sp, #8]
   1dec0:	cmp	r0, #2
   1dec4:	mov	r0, #12
   1dec8:	movweq	r0, #8
   1decc:	movweq	sl, #20
   1ded0:	ldr	r6, [r5, r0]
   1ded4:	ldr	r0, [r6, #4]
   1ded8:	cmp	r0, r6
   1dedc:	beq	1dff4 <bcmp@plt+0xbd18>
   1dee0:	ldr	r9, [pc, #824]	; 1e220 <bcmp@plt+0xbf44>
   1dee4:	add	r9, pc, r9
   1dee8:	b	1def8 <bcmp@plt+0xbc1c>
   1deec:	cmp	r5, r6
   1def0:	mov	r0, r5
   1def4:	beq	1dff4 <bcmp@plt+0xbd18>
   1def8:	ldmib	r0, {r5, r7}
   1defc:	ldr	r0, [r7]
   1df00:	ldr	r0, [r0, #24]
   1df04:	cmp	r0, #1
   1df08:	beq	1df18 <bcmp@plt+0xbc3c>
   1df0c:	mov	r0, #2
   1df10:	mov	r1, r9
   1df14:	bl	40d10 <bcmp@plt+0x2ea34>
   1df18:	ldr	r0, [r8, #68]	; 0x44
   1df1c:	mov	r1, r7
   1df20:	bl	1e5a8 <bcmp@plt+0xc2cc>
   1df24:	cmp	r0, #0
   1df28:	beq	1deec <bcmp@plt+0xbc10>
   1df2c:	mov	r4, r0
   1df30:	bl	443f4 <bcmp@plt+0x32118>
   1df34:	mov	r1, r7
   1df38:	bl	3b844 <bcmp@plt+0x29568>
   1df3c:	ldr	r1, [r8, #36]	; 0x24
   1df40:	ldr	r0, [r8, #40]	; 0x28
   1df44:	ldr	r2, [r1, #24]
   1df48:	mov	r1, r4
   1df4c:	blx	r2
   1df50:	mov	r0, r4
   1df54:	bl	4445c <bcmp@plt+0x32180>
   1df58:	mov	r1, r0
   1df5c:	mov	r0, r8
   1df60:	mov	r2, #1
   1df64:	bl	16b5c <bcmp@plt+0x4880>
   1df68:	b	1deec <bcmp@plt+0xbc10>
   1df6c:	ldr	r0, [pc, #676]	; 1e218 <bcmp@plt+0xbf3c>
   1df70:	mov	r9, #0
   1df74:	ldr	r0, [pc, r0]
   1df78:	ldr	r0, [r0]
   1df7c:	cmp	r0, #2
   1df80:	blt	1e1ec <bcmp@plt+0xbf10>
   1df84:	ldr	r1, [pc, #656]	; 1e21c <bcmp@plt+0xbf40>
   1df88:	mov	r0, #6
   1df8c:	mov	r2, r7
   1df90:	add	r1, pc, r1
   1df94:	bl	40d10 <bcmp@plt+0x2ea34>
   1df98:	b	1e1ec <bcmp@plt+0xbf10>
   1df9c:	mov	r0, r4
   1dfa0:	bl	34418 <bcmp@plt+0x2213c>
   1dfa4:	cmp	r0, #2
   1dfa8:	beq	1e018 <bcmp@plt+0xbd3c>
   1dfac:	cmp	r0, #10
   1dfb0:	bne	1dfc8 <bcmp@plt+0xbcec>
   1dfb4:	mov	r0, #24
   1dfb8:	str	r6, [sp, #4]
   1dfbc:	str	r0, [sp]
   1dfc0:	mov	r0, #12
   1dfc4:	b	1e028 <bcmp@plt+0xbd4c>
   1dfc8:	ldr	r0, [pc, #604]	; 1e22c <bcmp@plt+0xbf50>
   1dfcc:	mov	r9, #0
   1dfd0:	ldr	r0, [pc, r0]
   1dfd4:	ldr	r0, [r0]
   1dfd8:	cmp	r0, #2
   1dfdc:	blt	1e1ec <bcmp@plt+0xbf10>
   1dfe0:	ldr	r1, [pc, #584]	; 1e230 <bcmp@plt+0xbf54>
   1dfe4:	mov	r0, #6
   1dfe8:	add	r1, pc, r1
   1dfec:	bl	40d10 <bcmp@plt+0x2ea34>
   1dff0:	b	1e1ec <bcmp@plt+0xbf10>
   1dff4:	ldr	r7, [sp, #8]
   1dff8:	mov	r9, #1
   1dffc:	ldr	r0, [r7, sl]
   1e000:	cmp	r0, #0
   1e004:	bne	1e1e0 <bcmp@plt+0xbf04>
   1e008:	ldr	r0, [sp, #4]
   1e00c:	bl	34af8 <bcmp@plt+0x2281c>
   1e010:	str	r0, [r7, sl]
   1e014:	b	1e1e0 <bcmp@plt+0xbf04>
   1e018:	mov	r0, #20
   1e01c:	str	r6, [sp, #4]
   1e020:	str	r0, [sp]
   1e024:	mov	r0, #8
   1e028:	str	r5, [sp, #8]
   1e02c:	ldr	r5, [r5, r0]
   1e030:	ldr	r6, [r5, #4]
   1e034:	cmp	r6, r5
   1e038:	bne	1e064 <bcmp@plt+0xbd88>
   1e03c:	b	1e158 <bcmp@plt+0xbe7c>
   1e040:	ldr	r1, [pc, #492]	; 1e234 <bcmp@plt+0xbf58>
   1e044:	mov	r0, #2
   1e048:	add	r1, pc, r1
   1e04c:	bl	40d10 <bcmp@plt+0x2ea34>
   1e050:	mov	r0, r9
   1e054:	mov	r1, r4
   1e058:	bl	3ace0 <bcmp@plt+0x28a04>
   1e05c:	cmp	r6, r5
   1e060:	beq	1e158 <bcmp@plt+0xbe7c>
   1e064:	mov	r0, r6
   1e068:	ldr	r6, [r6, #4]
   1e06c:	ldr	r9, [r0, #8]
   1e070:	ldr	r0, [r9]
   1e074:	ldr	r0, [r0, #24]
   1e078:	cmp	r0, #1
   1e07c:	beq	1e050 <bcmp@plt+0xbd74>
   1e080:	cmp	r0, #0
   1e084:	bne	1e040 <bcmp@plt+0xbd64>
   1e088:	ldr	r0, [r8, #68]	; 0x44
   1e08c:	mov	r1, r9
   1e090:	bl	1e5a8 <bcmp@plt+0xc2cc>
   1e094:	cmp	r0, #0
   1e098:	beq	1e05c <bcmp@plt+0xbd80>
   1e09c:	mov	sl, r0
   1e0a0:	bl	443f4 <bcmp@plt+0x32118>
   1e0a4:	mov	r1, r4
   1e0a8:	mov	r7, r0
   1e0ac:	bl	3b368 <bcmp@plt+0x2908c>
   1e0b0:	cmp	r0, #0
   1e0b4:	beq	1e114 <bcmp@plt+0xbe38>
   1e0b8:	ldr	r0, [pc, #356]	; 1e224 <bcmp@plt+0xbf48>
   1e0bc:	ldr	r0, [pc, r0]
   1e0c0:	ldr	r0, [r0]
   1e0c4:	cmp	r0, #2
   1e0c8:	blt	1e0dc <bcmp@plt+0xbe00>
   1e0cc:	ldr	r1, [pc, #340]	; 1e228 <bcmp@plt+0xbf4c>
   1e0d0:	mov	r0, #6
   1e0d4:	add	r1, pc, r1
   1e0d8:	bl	40d10 <bcmp@plt+0x2ea34>
   1e0dc:	mov	r0, r7
   1e0e0:	mov	r1, #0
   1e0e4:	mov	r2, #0
   1e0e8:	bl	3b54c <bcmp@plt+0x29270>
   1e0ec:	mov	r7, r0
   1e0f0:	ldr	r0, [r8, #48]	; 0x30
   1e0f4:	mov	r1, r9
   1e0f8:	bl	3f220 <bcmp@plt+0x2cf44>
   1e0fc:	mov	r0, r9
   1e100:	mov	r1, r7
   1e104:	bl	3e29c <bcmp@plt+0x2bfc0>
   1e108:	cmp	r6, r5
   1e10c:	bne	1e064 <bcmp@plt+0xbd88>
   1e110:	b	1e158 <bcmp@plt+0xbe7c>
   1e114:	mov	r0, r7
   1e118:	mov	r1, r9
   1e11c:	mov	r2, r4
   1e120:	bl	3b72c <bcmp@plt+0x29450>
   1e124:	ldr	r1, [r8, #36]	; 0x24
   1e128:	ldr	r0, [r8, #40]	; 0x28
   1e12c:	ldr	r2, [r1, #24]
   1e130:	mov	r1, sl
   1e134:	blx	r2
   1e138:	mov	r0, sl
   1e13c:	bl	4445c <bcmp@plt+0x32180>
   1e140:	mov	r1, r0
   1e144:	mov	r0, r8
   1e148:	mov	r2, #1
   1e14c:	bl	16b5c <bcmp@plt+0x4880>
   1e150:	cmp	r6, r5
   1e154:	bne	1e064 <bcmp@plt+0xbd88>
   1e158:	ldr	r7, [sp, #8]
   1e15c:	ldr	r5, [sp]
   1e160:	mov	r9, #1
   1e164:	ldr	r0, [r7, r5]
   1e168:	cmp	r0, #0
   1e16c:	beq	1e190 <bcmp@plt+0xbeb4>
   1e170:	mov	r1, r4
   1e174:	bl	34da0 <bcmp@plt+0x22ac4>
   1e178:	cmp	r0, #0
   1e17c:	bne	1e1b0 <bcmp@plt+0xbed4>
   1e180:	ldr	r0, [r7, r5]
   1e184:	bl	340dc <bcmp@plt+0x21e00>
   1e188:	mov	r0, #0
   1e18c:	b	1e1ac <bcmp@plt+0xbed0>
   1e190:	ldr	r0, [sp, #4]
   1e194:	cmp	r0, #0
   1e198:	beq	1e1a4 <bcmp@plt+0xbec8>
   1e19c:	bl	34af8 <bcmp@plt+0x2281c>
   1e1a0:	b	1e1ac <bcmp@plt+0xbed0>
   1e1a4:	mov	r0, #0
   1e1a8:	bl	34018 <bcmp@plt+0x21d3c>
   1e1ac:	str	r0, [r7, r5]
   1e1b0:	ldr	r0, [r7, #4]
   1e1b4:	ldr	r5, [r0, #4]
   1e1b8:	cmp	r5, r0
   1e1bc:	beq	1e1e0 <bcmp@plt+0xbf04>
   1e1c0:	ldr	r0, [r5, #8]
   1e1c4:	bl	443f4 <bcmp@plt+0x32118>
   1e1c8:	mov	r1, r4
   1e1cc:	bl	3b6d8 <bcmp@plt+0x293fc>
   1e1d0:	ldr	r5, [r5, #4]
   1e1d4:	ldr	r0, [r7, #4]
   1e1d8:	cmp	r5, r0
   1e1dc:	bne	1e1c0 <bcmp@plt+0xbee4>
   1e1e0:	mov	r0, r8
   1e1e4:	mov	r1, r7
   1e1e8:	bl	1e8a0 <bcmp@plt+0xc5c4>
   1e1ec:	mov	r0, r9
   1e1f0:	sub	sp, fp, #28
   1e1f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e1f8:	ldr	r0, [pc, #56]	; 1e238 <bcmp@plt+0xbf5c>
   1e1fc:	ldr	r1, [pc, #56]	; 1e23c <bcmp@plt+0xbf60>
   1e200:	ldr	r2, [pc, #56]	; 1e240 <bcmp@plt+0xbf64>
   1e204:	add	r0, pc, r0
   1e208:	add	r1, pc, r1
   1e20c:	add	r2, pc, r2
   1e210:	bl	44ad4 <bcmp@plt+0x327f8>
   1e214:	andeq	r8, r5, r4, asr #9
   1e218:	andeq	r8, r5, r4, lsl r4
   1e21c:	andeq	sl, r3, sl, lsr sl
   1e220:			; <UNDEFINED> instruction: 0x000398b6
   1e224:	andeq	r8, r5, ip, asr #5
   1e228:	andeq	sl, r3, r7, ror r9
   1e22c:			; <UNDEFINED> instruction: 0x000583b8
   1e230:	andeq	sl, r3, lr, lsr #20
   1e234:	andeq	r9, r3, r2, asr r7
   1e238:	andeq	sl, r3, fp, lsl #17
   1e23c:	muleq	r3, lr, r8
   1e240:	andeq	sl, r3, r8, lsr #17
   1e244:	push	{r4, sl, fp, lr}
   1e248:	add	fp, sp, #8
   1e24c:	mov	r4, r0
   1e250:	mov	r1, r2
   1e254:	ldr	r0, [r0, #4]
   1e258:	ldr	r2, [pc, #64]	; 1e2a0 <bcmp@plt+0xbfc4>
   1e25c:	ldr	r2, [pc, r2]
   1e260:	cmp	r0, r2
   1e264:	bne	1e284 <bcmp@plt+0xbfa8>
   1e268:	ldr	r0, [r4, #48]	; 0x30
   1e26c:	bl	49664 <bcmp@plt+0x37388>
   1e270:	mov	r1, r0
   1e274:	mov	r0, r4
   1e278:	bl	1e8a0 <bcmp@plt+0xc5c4>
   1e27c:	mov	r0, #1
   1e280:	pop	{r4, sl, fp, pc}
   1e284:	ldr	r0, [pc, #24]	; 1e2a4 <bcmp@plt+0xbfc8>
   1e288:	ldr	r1, [pc, #24]	; 1e2a8 <bcmp@plt+0xbfcc>
   1e28c:	ldr	r2, [pc, #24]	; 1e2ac <bcmp@plt+0xbfd0>
   1e290:	add	r0, pc, r0
   1e294:	add	r1, pc, r1
   1e298:	add	r2, pc, r2
   1e29c:	bl	44ad4 <bcmp@plt+0x327f8>
   1e2a0:	andeq	r8, r5, r0, asr #1
   1e2a4:	strdeq	sl, [r3], -pc	; <UNPREDICTABLE>
   1e2a8:	andeq	sl, r3, r2, lsl r8
   1e2ac:	andeq	sl, r3, ip, lsl r8
   1e2b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e2b4:	add	fp, sp, #28
   1e2b8:	sub	sp, sp, #20
   1e2bc:	mov	r6, r0
   1e2c0:	mov	r5, r1
   1e2c4:	ldr	r0, [r0, #4]
   1e2c8:	ldr	r1, [pc, #612]	; 1e534 <bcmp@plt+0xc258>
   1e2cc:	ldr	r1, [pc, r1]
   1e2d0:	cmp	r0, r1
   1e2d4:	bne	1e518 <bcmp@plt+0xc23c>
   1e2d8:	bl	30de8 <bcmp@plt+0x1eb0c>
   1e2dc:	cmp	r0, #0
   1e2e0:	beq	1e35c <bcmp@plt+0xc080>
   1e2e4:	mov	r4, r0
   1e2e8:	ldr	r0, [r6, #68]	; 0x44
   1e2ec:	mov	r1, r5
   1e2f0:	mov	r2, #0
   1e2f4:	bl	16f54 <bcmp@plt+0x4c78>
   1e2f8:	cmp	r0, #0
   1e2fc:	beq	1e370 <bcmp@plt+0xc094>
   1e300:	str	r0, [sp, #12]
   1e304:	bl	4445c <bcmp@plt+0x32180>
   1e308:	mov	r7, r0
   1e30c:	bl	34284 <bcmp@plt+0x21fa8>
   1e310:	str	r0, [sp, #16]
   1e314:	mov	r0, r7
   1e318:	bl	39874 <bcmp@plt+0x27598>
   1e31c:	cmp	r0, #0
   1e320:	beq	1e3a8 <bcmp@plt+0xc0cc>
   1e324:	mov	r0, r7
   1e328:	bl	38b64 <bcmp@plt+0x26888>
   1e32c:	cmp	r0, #0
   1e330:	str	r0, [r5, #64]	; 0x40
   1e334:	beq	1e3b0 <bcmp@plt+0xc0d4>
   1e338:	mov	r1, r5
   1e33c:	mov	r2, #32
   1e340:	bl	398f0 <bcmp@plt+0x27614>
   1e344:	mov	r8, r0
   1e348:	ldr	r0, [r5, #64]	; 0x40
   1e34c:	add	r1, r5, #28
   1e350:	mov	r2, #32
   1e354:	bl	398f0 <bcmp@plt+0x27614>
   1e358:	b	1e3c4 <bcmp@plt+0xc0e8>
   1e35c:	ldr	r1, [pc, #468]	; 1e538 <bcmp@plt+0xc25c>
   1e360:	mov	r0, #3
   1e364:	add	r1, pc, r1
   1e368:	bl	40d10 <bcmp@plt+0x2ea34>
   1e36c:	b	1e3a0 <bcmp@plt+0xc0c4>
   1e370:	ldr	r0, [pc, #452]	; 1e53c <bcmp@plt+0xc260>
   1e374:	ldr	r0, [pc, r0]
   1e378:	ldr	r0, [r0]
   1e37c:	cmp	r0, #3
   1e380:	blt	1e3a0 <bcmp@plt+0xc0c4>
   1e384:	mov	r0, r5
   1e388:	bl	342fc <bcmp@plt+0x22020>
   1e38c:	ldr	r1, [pc, #428]	; 1e540 <bcmp@plt+0xc264>
   1e390:	mov	r2, r0
   1e394:	mov	r0, #7
   1e398:	add	r1, pc, r1
   1e39c:	bl	40d10 <bcmp@plt+0x2ea34>
   1e3a0:	mov	r4, #0
   1e3a4:	b	1e50c <bcmp@plt+0xc230>
   1e3a8:	mov	r0, #0
   1e3ac:	str	r0, [r5, #64]	; 0x40
   1e3b0:	mov	r0, r5
   1e3b4:	bl	34af8 <bcmp@plt+0x2281c>
   1e3b8:	mov	r8, r0
   1e3bc:	add	r0, r5, #28
   1e3c0:	bl	34af8 <bcmp@plt+0x2281c>
   1e3c4:	mov	r1, r0
   1e3c8:	ldr	r0, [r6, #76]	; 0x4c
   1e3cc:	ldr	r7, [r6, #32]
   1e3d0:	cmp	r0, #0
   1e3d4:	beq	1e3f4 <bcmp@plt+0xc118>
   1e3d8:	add	r0, r5, #28
   1e3dc:	mov	sl, r1
   1e3e0:	bl	34418 <bcmp@plt+0x2213c>
   1e3e4:	mov	r1, r0
   1e3e8:	mov	r0, r7
   1e3ec:	bl	17b2c <bcmp@plt+0x5850>
   1e3f0:	b	1e400 <bcmp@plt+0xc124>
   1e3f4:	mov	r0, r7
   1e3f8:	mov	sl, r1
   1e3fc:	bl	17ad4 <bcmp@plt+0x57f8>
   1e400:	mov	r9, r0
   1e404:	add	r7, r6, #12
   1e408:	cmp	r0, #0
   1e40c:	beq	1e460 <bcmp@plt+0xc184>
   1e410:	mov	r0, r9
   1e414:	bl	433c0 <bcmp@plt+0x310e4>
   1e418:	bl	34af8 <bcmp@plt+0x2281c>
   1e41c:	str	r0, [r4]
   1e420:	ldrb	r0, [r9, #8]
   1e424:	cmp	r0, #0
   1e428:	bne	1e4bc <bcmp@plt+0xc1e0>
   1e42c:	ldr	r0, [pc, #280]	; 1e54c <bcmp@plt+0xc270>
   1e430:	ldr	r0, [pc, r0]
   1e434:	ldr	r0, [r0]
   1e438:	cmp	r0, #2
   1e43c:	blt	1e4bc <bcmp@plt+0xc1e0>
   1e440:	mov	r0, sl
   1e444:	bl	342fc <bcmp@plt+0x22020>
   1e448:	ldr	r1, [pc, #256]	; 1e550 <bcmp@plt+0xc274>
   1e44c:	mov	r2, r0
   1e450:	mov	r0, #6
   1e454:	add	r1, pc, r1
   1e458:	bl	40d10 <bcmp@plt+0x2ea34>
   1e45c:	b	1e4bc <bcmp@plt+0xc1e0>
   1e460:	ldr	r0, [pc, #220]	; 1e544 <bcmp@plt+0xc268>
   1e464:	ldr	r0, [pc, r0]
   1e468:	ldr	r0, [r0]
   1e46c:	cmp	r0, #1
   1e470:	blt	1e490 <bcmp@plt+0xc1b4>
   1e474:	mov	r0, sl
   1e478:	bl	342fc <bcmp@plt+0x22020>
   1e47c:	ldr	r1, [pc, #196]	; 1e548 <bcmp@plt+0xc26c>
   1e480:	mov	r2, r0
   1e484:	mov	r0, #5
   1e488:	add	r1, pc, r1
   1e48c:	bl	40d10 <bcmp@plt+0x2ea34>
   1e490:	mov	r0, r7
   1e494:	mov	r1, sl
   1e498:	mov	r2, r8
   1e49c:	bl	1b498 <bcmp@plt+0x91bc>
   1e4a0:	ldr	r0, [r6, #32]
   1e4a4:	mov	r1, sl
   1e4a8:	bl	17ad4 <bcmp@plt+0x57f8>
   1e4ac:	mov	r9, r0
   1e4b0:	bl	433c0 <bcmp@plt+0x310e4>
   1e4b4:	bl	34af8 <bcmp@plt+0x2281c>
   1e4b8:	str	r0, [r4]
   1e4bc:	ldr	r0, [sp, #16]
   1e4c0:	bl	34418 <bcmp@plt+0x2213c>
   1e4c4:	mov	r1, r0
   1e4c8:	mov	r0, r7
   1e4cc:	bl	1b7b0 <bcmp@plt+0x94d4>
   1e4d0:	ldr	r1, [r6, #36]	; 0x24
   1e4d4:	mov	r3, r0
   1e4d8:	ldr	r0, [r6, #40]	; 0x28
   1e4dc:	mov	r2, r9
   1e4e0:	ldr	r7, [r1, #32]
   1e4e4:	ldr	r1, [sp, #12]
   1e4e8:	str	r5, [sp]
   1e4ec:	str	r4, [sp, #4]
   1e4f0:	blx	r7
   1e4f4:	ldr	r0, [r6, #52]	; 0x34
   1e4f8:	str	r0, [r4, #12]
   1e4fc:	mov	r0, r8
   1e500:	bl	340dc <bcmp@plt+0x21e00>
   1e504:	mov	r0, sl
   1e508:	bl	340dc <bcmp@plt+0x21e00>
   1e50c:	mov	r0, r4
   1e510:	sub	sp, fp, #28
   1e514:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e518:	ldr	r0, [pc, #52]	; 1e554 <bcmp@plt+0xc278>
   1e51c:	ldr	r1, [pc, #52]	; 1e558 <bcmp@plt+0xc27c>
   1e520:	ldr	r2, [pc, #52]	; 1e55c <bcmp@plt+0xc280>
   1e524:	add	r0, pc, r0
   1e528:	add	r1, pc, r1
   1e52c:	add	r2, pc, r2
   1e530:	bl	44ad4 <bcmp@plt+0x327f8>
   1e534:	andeq	r8, r5, r0, asr r0
   1e538:	strdeq	r9, [r3], -pc	; <UNPREDICTABLE>
   1e53c:	andeq	r8, r5, r4, lsl r0
   1e540:			; <UNDEFINED> instruction: 0x0003b5b9
   1e544:	andeq	r7, r5, r4, lsr #30
   1e548:	andeq	r9, r3, r5, lsl ip
   1e54c:	andeq	r7, r5, r8, asr pc
   1e550:	andeq	r9, r3, r7, ror ip
   1e554:	andeq	sl, r3, fp, ror #10
   1e558:	andeq	sl, r3, lr, ror r5
   1e55c:	andeq	sl, r3, r8, lsl #11
   1e560:	push	{fp, lr}
   1e564:	mov	fp, sp
   1e568:	ldr	r1, [r0, #4]
   1e56c:	ldr	r2, [pc, #36]	; 1e598 <bcmp@plt+0xc2bc>
   1e570:	ldr	r2, [pc, r2]
   1e574:	cmp	r1, r2
   1e578:	popeq	{fp, pc}
   1e57c:	ldr	r0, [pc, #24]	; 1e59c <bcmp@plt+0xc2c0>
   1e580:	ldr	r1, [pc, #24]	; 1e5a0 <bcmp@plt+0xc2c4>
   1e584:	ldr	r2, [pc, #24]	; 1e5a4 <bcmp@plt+0xc2c8>
   1e588:	add	r0, pc, r0
   1e58c:	add	r1, pc, r1
   1e590:	add	r2, pc, r2
   1e594:	bl	44ad4 <bcmp@plt+0x327f8>
   1e598:	andeq	r7, r5, ip, lsr #27
   1e59c:	andeq	sl, r3, r7, lsl #10
   1e5a0:	andeq	sl, r3, sl, lsl r5
   1e5a4:	andeq	sl, r3, r4, lsr #10
   1e5a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e5ac:	add	fp, sp, #28
   1e5b0:	sub	sp, sp, #20
   1e5b4:	sub	sp, sp, #1024	; 0x400
   1e5b8:	mov	r9, r1
   1e5bc:	mov	r8, r0
   1e5c0:	bl	3dc9c <bcmp@plt+0x2b9c0>
   1e5c4:	mov	sl, r0
   1e5c8:	ldr	r0, [r8]
   1e5cc:	mov	r1, sl
   1e5d0:	ldr	r0, [r0]
   1e5d4:	bl	3dd80 <bcmp@plt+0x2baa4>
   1e5d8:	ldr	r0, [r8]
   1e5dc:	mov	r1, sl
   1e5e0:	ldr	r0, [r0, #4]
   1e5e4:	bl	3dd80 <bcmp@plt+0x2baa4>
   1e5e8:	ldr	r0, [r8]
   1e5ec:	ldr	r1, [r0, #8]
   1e5f0:	ldr	r1, [r1]
   1e5f4:	ldr	r2, [r1]
   1e5f8:	cmp	r2, #0
   1e5fc:	beq	1e660 <bcmp@plt+0xc384>
   1e600:	mov	r4, #0
   1e604:	mvn	r7, #3
   1e608:	mov	r5, #3
   1e60c:	mov	r6, #0
   1e610:	b	1e630 <bcmp@plt+0xc354>
   1e614:	ldr	r1, [r0, #8]
   1e618:	add	r6, r6, #1
   1e61c:	add	r4, r4, #2
   1e620:	ldr	r1, [r1]
   1e624:	ldr	r2, [r1]
   1e628:	cmp	r6, r2
   1e62c:	beq	1e660 <bcmp@plt+0xc384>
   1e630:	ldr	r3, [r1, #16]
   1e634:	and	r2, r7, r6, lsr #2
   1e638:	ldr	r2, [r3, r2]
   1e63c:	and	r3, r4, #30
   1e640:	tst	r2, r5, lsl r3
   1e644:	bne	1e614 <bcmp@plt+0xc338>
   1e648:	ldr	r0, [r1, #24]
   1e64c:	mov	r1, sl
   1e650:	ldr	r0, [r0, r6, lsl #2]
   1e654:	bl	3dd80 <bcmp@plt+0x2baa4>
   1e658:	ldr	r0, [r8]
   1e65c:	b	1e614 <bcmp@plt+0xc338>
   1e660:	ldr	r1, [r0, #12]
   1e664:	ldr	r1, [r1]
   1e668:	ldr	r2, [r1]
   1e66c:	cmp	r2, #0
   1e670:	beq	1e6d4 <bcmp@plt+0xc3f8>
   1e674:	mov	r4, #0
   1e678:	mvn	r7, #3
   1e67c:	mov	r5, #3
   1e680:	mov	r6, #0
   1e684:	b	1e6a4 <bcmp@plt+0xc3c8>
   1e688:	ldr	r1, [r0, #12]
   1e68c:	add	r6, r6, #1
   1e690:	add	r4, r4, #2
   1e694:	ldr	r1, [r1]
   1e698:	ldr	r2, [r1]
   1e69c:	cmp	r6, r2
   1e6a0:	beq	1e6d4 <bcmp@plt+0xc3f8>
   1e6a4:	ldr	r3, [r1, #16]
   1e6a8:	and	r2, r7, r6, lsr #2
   1e6ac:	ldr	r2, [r3, r2]
   1e6b0:	and	r3, r4, #30
   1e6b4:	tst	r2, r5, lsl r3
   1e6b8:	bne	1e688 <bcmp@plt+0xc3ac>
   1e6bc:	ldr	r0, [r1, #24]
   1e6c0:	mov	r1, sl
   1e6c4:	ldr	r0, [r0, r6, lsl #2]
   1e6c8:	bl	3dd80 <bcmp@plt+0x2baa4>
   1e6cc:	ldr	r0, [r8]
   1e6d0:	b	1e688 <bcmp@plt+0xc3ac>
   1e6d4:	ldr	r0, [r0, #16]
   1e6d8:	mov	r1, sl
   1e6dc:	bl	3dd80 <bcmp@plt+0x2baa4>
   1e6e0:	ldr	r0, [r8]
   1e6e4:	mov	r1, sl
   1e6e8:	ldr	r0, [r0, #16]
   1e6ec:	bl	3dd80 <bcmp@plt+0x2baa4>
   1e6f0:	ldr	r0, [sl, #4]
   1e6f4:	cmp	r0, sl
   1e6f8:	beq	1e83c <bcmp@plt+0xc560>
   1e6fc:	add	r7, sp, #8
   1e700:	mov	r5, r9
   1e704:	b	1e718 <bcmp@plt+0xc43c>
   1e708:	ldr	r0, [sp]
   1e70c:	ldr	r0, [r0, #4]
   1e710:	cmp	r0, sl
   1e714:	beq	1e890 <bcmp@plt+0xc5b4>
   1e718:	str	r0, [sp]
   1e71c:	ldr	r0, [r0, #8]
   1e720:	ldr	r8, [r0]
   1e724:	cmp	r8, #0
   1e728:	beq	1e708 <bcmp@plt+0xc42c>
   1e72c:	mov	r2, #0
   1e730:	b	1e750 <bcmp@plt+0xc474>
   1e734:	cmp	r8, #0
   1e738:	addne	r1, sp, #524	; 0x20c
   1e73c:	strne	r8, [r1, r2, lsl #2]
   1e740:	addne	r2, r2, #1
   1e744:	mov	r8, r0
   1e748:	cmp	r8, #0
   1e74c:	beq	1e708 <bcmp@plt+0xc42c>
   1e750:	ldr	r0, [r8, #4]
   1e754:	cmp	r0, #0
   1e758:	beq	1e7fc <bcmp@plt+0xc520>
   1e75c:	ldr	r0, [r8, #20]
   1e760:	mov	r4, sl
   1e764:	str	r2, [sp, #4]
   1e768:	ldr	sl, [r0]
   1e76c:	cmp	sl, #0
   1e770:	beq	1e7f4 <bcmp@plt+0xc518>
   1e774:	mov	r9, #0
   1e778:	b	1e794 <bcmp@plt+0xc4b8>
   1e77c:	cmp	sl, #0
   1e780:	strne	sl, [r7, r9, lsl #2]
   1e784:	addne	r9, r9, #1
   1e788:	mov	sl, r0
   1e78c:	cmp	sl, #0
   1e790:	beq	1e7f4 <bcmp@plt+0xc518>
   1e794:	ldr	r0, [sl, #4]
   1e798:	cmp	r0, #0
   1e79c:	beq	1e7c4 <bcmp@plt+0xc4e8>
   1e7a0:	ldr	r6, [sl, #20]
   1e7a4:	cmp	r6, #0
   1e7a8:	beq	1e7c4 <bcmp@plt+0xc4e8>
   1e7ac:	mov	r0, r6
   1e7b0:	bl	443f4 <bcmp@plt+0x32118>
   1e7b4:	mov	r1, r5
   1e7b8:	bl	3b654 <bcmp@plt+0x29378>
   1e7bc:	cmp	r0, #1
   1e7c0:	beq	1e834 <bcmp@plt+0xc558>
   1e7c4:	ldr	r0, [sl, #8]
   1e7c8:	ldr	sl, [sl, #12]
   1e7cc:	cmp	r0, #0
   1e7d0:	bne	1e77c <bcmp@plt+0xc4a0>
   1e7d4:	cmp	sl, #0
   1e7d8:	bne	1e78c <bcmp@plt+0xc4b0>
   1e7dc:	cmp	r9, #0
   1e7e0:	beq	1e7f4 <bcmp@plt+0xc518>
   1e7e4:	sub	r9, r9, #1
   1e7e8:	ldr	sl, [r7, r9, lsl #2]
   1e7ec:	cmp	sl, #0
   1e7f0:	bne	1e794 <bcmp@plt+0xc4b8>
   1e7f4:	ldr	r2, [sp, #4]
   1e7f8:	mov	sl, r4
   1e7fc:	ldr	r0, [r8, #8]
   1e800:	ldr	r8, [r8, #12]
   1e804:	cmp	r0, #0
   1e808:	bne	1e734 <bcmp@plt+0xc458>
   1e80c:	cmp	r8, #0
   1e810:	bne	1e748 <bcmp@plt+0xc46c>
   1e814:	cmp	r2, #0
   1e818:	beq	1e708 <bcmp@plt+0xc42c>
   1e81c:	sub	r2, r2, #1
   1e820:	add	r0, sp, #524	; 0x20c
   1e824:	ldr	r8, [r0, r2, lsl #2]
   1e828:	cmp	r8, #0
   1e82c:	bne	1e750 <bcmp@plt+0xc474>
   1e830:	b	1e708 <bcmp@plt+0xc42c>
   1e834:	mov	sl, r4
   1e838:	b	1e844 <bcmp@plt+0xc568>
   1e83c:	mov	r6, #0
   1e840:	mov	r5, r9
   1e844:	mov	r0, sl
   1e848:	bl	3e398 <bcmp@plt+0x2c0bc>
   1e84c:	cmp	r6, #0
   1e850:	bne	1e884 <bcmp@plt+0xc5a8>
   1e854:	ldr	r0, [pc, #60]	; 1e898 <bcmp@plt+0xc5bc>
   1e858:	ldr	r0, [pc, r0]
   1e85c:	ldr	r0, [r0]
   1e860:	cmp	r0, #2
   1e864:	blt	1e884 <bcmp@plt+0xc5a8>
   1e868:	ldr	r0, [r5]
   1e86c:	bl	342fc <bcmp@plt+0x22020>
   1e870:	ldr	r1, [pc, #36]	; 1e89c <bcmp@plt+0xc5c0>
   1e874:	mov	r2, r0
   1e878:	mov	r0, #6
   1e87c:	add	r1, pc, r1
   1e880:	bl	40d10 <bcmp@plt+0x2ea34>
   1e884:	mov	r0, r6
   1e888:	sub	sp, fp, #28
   1e88c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e890:	mov	r6, #0
   1e894:	b	1e844 <bcmp@plt+0xc568>
   1e898:	andeq	r7, r5, r0, lsr fp
   1e89c:	andeq	fp, r3, r7, lsl #5
   1e8a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e8a4:	add	fp, sp, #28
   1e8a8:	sub	sp, sp, #28
   1e8ac:	mov	r5, r0
   1e8b0:	ldr	r0, [r0, #76]	; 0x4c
   1e8b4:	cmp	r0, #1
   1e8b8:	bne	1eb54 <bcmp@plt+0xc878>
   1e8bc:	ldr	r0, [r1, #8]
   1e8c0:	ldr	r2, [r0, #12]
   1e8c4:	cmp	r2, #0
   1e8c8:	beq	1ebbc <bcmp@plt+0xc8e0>
   1e8cc:	ldr	r0, [r0, #4]
   1e8d0:	ldr	r0, [r0, #8]
   1e8d4:	ldr	r0, [r0]
   1e8d8:	str	r0, [sp, #20]
   1e8dc:	ldr	r0, [r0, #24]
   1e8e0:	cmp	r0, #0
   1e8e4:	beq	1ebbc <bcmp@plt+0xc8e0>
   1e8e8:	ldr	r0, [r1, #4]
   1e8ec:	ldr	r2, [r0, #4]
   1e8f0:	cmp	r2, r0
   1e8f4:	beq	1ebbc <bcmp@plt+0xc8e0>
   1e8f8:	ldr	r8, [pc, #708]	; 1ebc4 <bcmp@plt+0xc8e8>
   1e8fc:	ldr	r8, [pc, r8]
   1e900:	str	r5, [sp, #8]
   1e904:	str	r1, [sp, #12]
   1e908:	b	1e934 <bcmp@plt+0xc658>
   1e90c:	mov	r0, r5
   1e910:	bl	3e398 <bcmp@plt+0x2c0bc>
   1e914:	ldr	r8, [pc, #712]	; 1ebe4 <bcmp@plt+0xc908>
   1e918:	ldr	r8, [pc, r8]
   1e91c:	ldr	r2, [sp, #24]
   1e920:	ldr	r1, [sp, #12]
   1e924:	ldr	r2, [r2, #4]
   1e928:	ldr	r0, [r1, #4]
   1e92c:	cmp	r2, r0
   1e930:	beq	1ebbc <bcmp@plt+0xc8e0>
   1e934:	ldr	sl, [r2, #8]
   1e938:	str	r2, [sp, #24]
   1e93c:	mov	r0, sl
   1e940:	bl	443f4 <bcmp@plt+0x32118>
   1e944:	str	r0, [sp, #16]
   1e948:	ldr	r1, [sp, #20]
   1e94c:	bl	3b368 <bcmp@plt+0x2908c>
   1e950:	mov	r6, r0
   1e954:	ldr	r0, [r8]
   1e958:	mov	r1, sl
   1e95c:	mov	r2, #8
   1e960:	bl	4a798 <bcmp@plt+0x384bc>
   1e964:	ldr	r4, [r0, #4]
   1e968:	mov	r9, r0
   1e96c:	cmp	r4, r0
   1e970:	bne	1e984 <bcmp@plt+0xc6a8>
   1e974:	b	1e9bc <bcmp@plt+0xc6e0>
   1e978:	ldr	r4, [r4, #4]
   1e97c:	cmp	r4, r9
   1e980:	beq	1e9bc <bcmp@plt+0xc6e0>
   1e984:	ldr	r7, [r4, #8]
   1e988:	mov	r0, r7
   1e98c:	bl	4a294 <bcmp@plt+0x37fb8>
   1e990:	ldr	r0, [r0, #4]
   1e994:	cmp	r0, r6
   1e998:	bne	1e978 <bcmp@plt+0xc69c>
   1e99c:	ldr	r0, [pc, #548]	; 1ebc8 <bcmp@plt+0xc8ec>
   1e9a0:	mov	r1, r7
   1e9a4:	ldr	r0, [pc, r0]
   1e9a8:	ldr	r2, [r8]
   1e9ac:	ldr	r3, [r0]
   1e9b0:	mov	r0, sl
   1e9b4:	bl	4a490 <bcmp@plt+0x381b4>
   1e9b8:	b	1e978 <bcmp@plt+0xc69c>
   1e9bc:	mov	r0, r9
   1e9c0:	bl	3e398 <bcmp@plt+0x2c0bc>
   1e9c4:	ldr	r0, [r8]
   1e9c8:	mov	r1, sl
   1e9cc:	mov	r2, #3
   1e9d0:	bl	4a798 <bcmp@plt+0x384bc>
   1e9d4:	ldr	r5, [r0, #4]
   1e9d8:	ldr	r9, [pc, #492]	; 1ebcc <bcmp@plt+0xc8f0>
   1e9dc:	mov	r7, r0
   1e9e0:	cmp	r5, r0
   1e9e4:	add	r9, pc, r9
   1e9e8:	bne	1e9fc <bcmp@plt+0xc720>
   1e9ec:	b	1ea34 <bcmp@plt+0xc758>
   1e9f0:	ldr	r5, [r5, #4]
   1e9f4:	cmp	r5, r7
   1e9f8:	beq	1ea34 <bcmp@plt+0xc758>
   1e9fc:	ldr	r4, [r5, #8]
   1ea00:	mov	r0, r4
   1ea04:	bl	4a294 <bcmp@plt+0x37fb8>
   1ea08:	ldr	r0, [r0, #8]
   1ea0c:	cmp	r0, r6
   1ea10:	bne	1e9f0 <bcmp@plt+0xc714>
   1ea14:	ldr	r0, [pc, #436]	; 1ebd0 <bcmp@plt+0xc8f4>
   1ea18:	mov	r1, r4
   1ea1c:	ldr	r0, [pc, r0]
   1ea20:	ldr	r2, [r8]
   1ea24:	ldr	r3, [r0]
   1ea28:	mov	r0, sl
   1ea2c:	bl	4a490 <bcmp@plt+0x381b4>
   1ea30:	b	1e9f0 <bcmp@plt+0xc714>
   1ea34:	mov	r0, r7
   1ea38:	bl	3e398 <bcmp@plt+0x2c0bc>
   1ea3c:	ldrb	r0, [r6, #4]
   1ea40:	cmp	r0, #1
   1ea44:	bne	1eb18 <bcmp@plt+0xc83c>
   1ea48:	ldr	r0, [pc, #388]	; 1ebd4 <bcmp@plt+0xc8f8>
   1ea4c:	ldr	r0, [pc, r0]
   1ea50:	ldr	r0, [r0]
   1ea54:	cmp	r0, #2
   1ea58:	blt	1ea88 <bcmp@plt+0xc7ac>
   1ea5c:	ldr	r0, [sp, #20]
   1ea60:	bl	342fc <bcmp@plt+0x22020>
   1ea64:	mov	r4, r0
   1ea68:	ldr	r0, [sp, #16]
   1ea6c:	bl	342fc <bcmp@plt+0x22020>
   1ea70:	ldr	r1, [pc, #352]	; 1ebd8 <bcmp@plt+0xc8fc>
   1ea74:	mov	r3, r0
   1ea78:	mov	r0, #6
   1ea7c:	mov	r2, r4
   1ea80:	add	r1, pc, r1
   1ea84:	bl	40d10 <bcmp@plt+0x2ea34>
   1ea88:	ldr	r5, [sp, #8]
   1ea8c:	ldr	r0, [r5, #72]	; 0x48
   1ea90:	ldr	r1, [r0, #12]
   1ea94:	ldr	r8, [pc, #320]	; 1ebdc <bcmp@plt+0xc900>
   1ea98:	ldr	r8, [pc, r8]
   1ea9c:	cmp	r1, #0
   1eaa0:	beq	1e91c <bcmp@plt+0xc640>
   1eaa4:	ldr	r7, [r0, #4]
   1eaa8:	cmp	r7, r0
   1eaac:	beq	1e91c <bcmp@plt+0xc640>
   1eab0:	ldr	r4, [r7, #8]
   1eab4:	mov	r0, #12
   1eab8:	bl	449c8 <bcmp@plt+0x326ec>
   1eabc:	str	sl, [r0]
   1eac0:	str	r6, [r0, #4]
   1eac4:	str	r4, [r0, #8]
   1eac8:	str	r9, [sp]
   1eacc:	mov	r3, r0
   1ead0:	mov	r0, #8
   1ead4:	mov	r1, r5
   1ead8:	ldr	r2, [pc, #256]	; 1ebe0 <bcmp@plt+0xc904>
   1eadc:	add	r2, pc, r2
   1eae0:	bl	4a440 <bcmp@plt+0x38164>
   1eae4:	mov	r4, r0
   1eae8:	ldr	r0, [r8]
   1eaec:	mov	r1, sl
   1eaf0:	mov	r2, r4
   1eaf4:	bl	4a738 <bcmp@plt+0x3845c>
   1eaf8:	mov	r0, r4
   1eafc:	mov	r1, #2
   1eb00:	bl	4a2ac <bcmp@plt+0x37fd0>
   1eb04:	ldr	r7, [r7, #4]
   1eb08:	ldr	r0, [r5, #72]	; 0x48
   1eb0c:	cmp	r7, r0
   1eb10:	bne	1eab0 <bcmp@plt+0xc7d4>
   1eb14:	b	1e91c <bcmp@plt+0xc640>
   1eb18:	ldr	r0, [r8]
   1eb1c:	mov	r1, sl
   1eb20:	mov	r2, #3
   1eb24:	bl	4a798 <bcmp@plt+0x384bc>
   1eb28:	ldr	r4, [r0, #4]
   1eb2c:	mov	r5, r0
   1eb30:	cmp	r4, r0
   1eb34:	beq	1e90c <bcmp@plt+0xc630>
   1eb38:	ldr	r0, [r4, #8]
   1eb3c:	mov	r1, #2
   1eb40:	bl	4a2ac <bcmp@plt+0x37fd0>
   1eb44:	ldr	r4, [r4, #4]
   1eb48:	cmp	r4, r5
   1eb4c:	bne	1eb38 <bcmp@plt+0xc85c>
   1eb50:	b	1e90c <bcmp@plt+0xc630>
   1eb54:	ldr	r0, [pc, #140]	; 1ebe8 <bcmp@plt+0xc90c>
   1eb58:	ldr	r0, [pc, r0]
   1eb5c:	ldr	r0, [r0]
   1eb60:	cmp	r0, #1
   1eb64:	blt	1eb7c <bcmp@plt+0xc8a0>
   1eb68:	ldr	r1, [pc, #124]	; 1ebec <bcmp@plt+0xc910>
   1eb6c:	mov	r0, #5
   1eb70:	mov	r2, #4
   1eb74:	add	r1, pc, r1
   1eb78:	bl	40d10 <bcmp@plt+0x2ea34>
   1eb7c:	ldr	r0, [r5, #112]	; 0x70
   1eb80:	cmp	r0, #0
   1eb84:	bne	1ebac <bcmp@plt+0xc8d0>
   1eb88:	mov	r0, #0
   1eb8c:	mov	r1, r5
   1eb90:	mov	r3, r5
   1eb94:	str	r0, [sp]
   1eb98:	mov	r0, #6
   1eb9c:	ldr	r2, [pc, #76]	; 1ebf0 <bcmp@plt+0xc914>
   1eba0:	add	r2, pc, r2
   1eba4:	bl	4a3f0 <bcmp@plt+0x38114>
   1eba8:	str	r0, [r5, #112]	; 0x70
   1ebac:	mov	r1, #4
   1ebb0:	sub	sp, fp, #28
   1ebb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ebb8:	b	4a2ac <bcmp@plt+0x37fd0>
   1ebbc:	sub	sp, fp, #28
   1ebc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ebc4:	andeq	r7, r5, ip, lsl r9
   1ebc8:	andeq	r7, r5, r8, ror #16
   1ebcc:	andeq	r1, r0, ip, ror #12
   1ebd0:	strdeq	r7, [r5], -r0
   1ebd4:	andeq	r7, r5, ip, lsr r9
   1ebd8:	andeq	fp, r3, r0, lsr r0
   1ebdc:	andeq	r7, r5, r0, lsl #15
   1ebe0:	andeq	r1, r0, r4, ror #3
   1ebe4:	andeq	r7, r5, r0, lsl #18
   1ebe8:	andeq	r7, r5, r0, lsr r8
   1ebec:	andeq	sl, r3, r7, lsr r7
   1ebf0:			; <UNDEFINED> instruction: 0x000014b4
   1ebf4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ebf8:	add	fp, sp, #28
   1ebfc:	sub	sp, sp, #44	; 0x2c
   1ec00:	sub	sp, sp, #1024	; 0x400
   1ec04:	mov	r4, r0
   1ec08:	ldr	r0, [r0, #72]	; 0x48
   1ec0c:	ldr	r0, [r0, #12]
   1ec10:	cmp	r0, #0
   1ec14:	beq	1efc8 <bcmp@plt+0xccec>
   1ec18:	bl	3dc9c <bcmp@plt+0x2b9c0>
   1ec1c:	mov	r5, r0
   1ec20:	ldr	r0, [r4, #68]	; 0x44
   1ec24:	mov	r1, r5
   1ec28:	ldr	r0, [r0]
   1ec2c:	ldr	r0, [r0]
   1ec30:	bl	3dd80 <bcmp@plt+0x2baa4>
   1ec34:	ldr	r0, [r4, #68]	; 0x44
   1ec38:	mov	r1, r5
   1ec3c:	str	r5, [sp, #4]
   1ec40:	ldr	r0, [r0]
   1ec44:	ldr	r0, [r0, #4]
   1ec48:	bl	3dd80 <bcmp@plt+0x2baa4>
   1ec4c:	ldr	r0, [r4, #68]	; 0x44
   1ec50:	str	r4, [sp, #20]
   1ec54:	ldr	r1, [r0]
   1ec58:	ldr	r2, [r1, #8]
   1ec5c:	ldr	r2, [r2]
   1ec60:	ldr	r3, [r2]
   1ec64:	cmp	r3, #0
   1ec68:	beq	1ecd4 <bcmp@plt+0xc9f8>
   1ec6c:	mov	r5, #0
   1ec70:	mvn	r8, #3
   1ec74:	mov	r7, #3
   1ec78:	mov	r6, #0
   1ec7c:	b	1eca0 <bcmp@plt+0xc9c4>
   1ec80:	ldr	r1, [r0]
   1ec84:	add	r6, r6, #1
   1ec88:	add	r5, r5, #2
   1ec8c:	ldr	r2, [r1, #8]
   1ec90:	ldr	r2, [r2]
   1ec94:	ldr	r3, [r2]
   1ec98:	cmp	r6, r3
   1ec9c:	beq	1ecd4 <bcmp@plt+0xc9f8>
   1eca0:	ldr	r3, [r2, #16]
   1eca4:	and	r1, r8, r6, lsr #2
   1eca8:	ldr	r1, [r3, r1]
   1ecac:	and	r3, r5, #30
   1ecb0:	tst	r1, r7, lsl r3
   1ecb4:	bne	1ec80 <bcmp@plt+0xc9a4>
   1ecb8:	ldr	r0, [r2, #24]
   1ecbc:	ldr	r1, [sp, #4]
   1ecc0:	ldr	r0, [r0, r6, lsl #2]
   1ecc4:	bl	3dd80 <bcmp@plt+0x2baa4>
   1ecc8:	ldr	r0, [sp, #20]
   1eccc:	ldr	r0, [r0, #68]	; 0x44
   1ecd0:	b	1ec80 <bcmp@plt+0xc9a4>
   1ecd4:	ldr	r2, [r1, #12]
   1ecd8:	ldr	r2, [r2]
   1ecdc:	ldr	r3, [r2]
   1ece0:	cmp	r3, #0
   1ece4:	beq	1ed50 <bcmp@plt+0xca74>
   1ece8:	mov	r5, #0
   1ecec:	mvn	r8, #3
   1ecf0:	mov	r7, #3
   1ecf4:	mov	r6, #0
   1ecf8:	b	1ed1c <bcmp@plt+0xca40>
   1ecfc:	ldr	r1, [r0]
   1ed00:	add	r6, r6, #1
   1ed04:	add	r5, r5, #2
   1ed08:	ldr	r2, [r1, #12]
   1ed0c:	ldr	r2, [r2]
   1ed10:	ldr	r3, [r2]
   1ed14:	cmp	r6, r3
   1ed18:	beq	1ed50 <bcmp@plt+0xca74>
   1ed1c:	ldr	r3, [r2, #16]
   1ed20:	and	r1, r8, r6, lsr #2
   1ed24:	ldr	r1, [r3, r1]
   1ed28:	and	r3, r5, #30
   1ed2c:	tst	r1, r7, lsl r3
   1ed30:	bne	1ecfc <bcmp@plt+0xca20>
   1ed34:	ldr	r0, [r2, #24]
   1ed38:	ldr	r1, [sp, #4]
   1ed3c:	ldr	r0, [r0, r6, lsl #2]
   1ed40:	bl	3dd80 <bcmp@plt+0x2baa4>
   1ed44:	ldr	r0, [sp, #20]
   1ed48:	ldr	r0, [r0, #68]	; 0x44
   1ed4c:	b	1ecfc <bcmp@plt+0xca20>
   1ed50:	ldr	r5, [sp, #4]
   1ed54:	ldr	r0, [r1, #16]
   1ed58:	mov	r1, r5
   1ed5c:	bl	3dd80 <bcmp@plt+0x2baa4>
   1ed60:	ldr	r0, [sp, #20]
   1ed64:	mov	r1, r5
   1ed68:	ldr	r0, [r0, #68]	; 0x44
   1ed6c:	ldr	r0, [r0]
   1ed70:	ldr	r0, [r0, #16]
   1ed74:	bl	3dd80 <bcmp@plt+0x2baa4>
   1ed78:	ldr	r0, [r5, #4]
   1ed7c:	cmp	r0, r5
   1ed80:	beq	1efb4 <bcmp@plt+0xccd8>
   1ed84:	ldr	r6, [pc, #584]	; 1efd4 <bcmp@plt+0xccf8>
   1ed88:	ldr	r9, [pc, #584]	; 1efd8 <bcmp@plt+0xccfc>
   1ed8c:	ldr	r4, [pc, #584]	; 1efdc <bcmp@plt+0xcd00>
   1ed90:	ldr	r4, [pc, r4]
   1ed94:	ldr	r8, [sp, #20]
   1ed98:	add	r6, pc, r6
   1ed9c:	add	r9, pc, r9
   1eda0:	b	1edbc <bcmp@plt+0xcae0>
   1eda4:	ldr	r1, [sp, #8]
   1eda8:	ldr	r0, [sp, #4]
   1edac:	ldr	r1, [r1, #4]
   1edb0:	cmp	r1, r0
   1edb4:	mov	r0, r1
   1edb8:	beq	1efb4 <bcmp@plt+0xccd8>
   1edbc:	str	r0, [sp, #8]
   1edc0:	ldr	r0, [r0, #8]
   1edc4:	ldr	r0, [r0]
   1edc8:	cmp	r0, #0
   1edcc:	beq	1eda4 <bcmp@plt+0xcac8>
   1edd0:	mov	r1, r0
   1edd4:	mov	r0, #0
   1edd8:	str	r0, [sp, #12]
   1eddc:	mov	r0, r1
   1ede0:	b	1edf8 <bcmp@plt+0xcb1c>
   1ede4:	cmp	r3, #0
   1ede8:	beq	1ef88 <bcmp@plt+0xccac>
   1edec:	mov	r0, r3
   1edf0:	cmp	r0, #0
   1edf4:	beq	1eda4 <bcmp@plt+0xcac8>
   1edf8:	str	r0, [sp, #16]
   1edfc:	ldr	r0, [sp, #16]
   1ee00:	ldr	r3, [sp, #16]
   1ee04:	ldr	r0, [r0, #4]
   1ee08:	cmp	r0, #0
   1ee0c:	beq	1ef50 <bcmp@plt+0xcc74>
   1ee10:	ldr	r0, [r3, #20]
   1ee14:	ldr	r3, [r0]
   1ee18:	cmp	r3, #0
   1ee1c:	beq	1ef4c <bcmp@plt+0xcc70>
   1ee20:	mov	r0, #0
   1ee24:	str	r0, [sp, #24]
   1ee28:	b	1ee4c <bcmp@plt+0xcb70>
   1ee2c:	ldr	r2, [sp, #24]
   1ee30:	add	r1, sp, #32
   1ee34:	str	r3, [r1, r2, lsl #2]
   1ee38:	add	r2, r2, #1
   1ee3c:	mov	r3, r0
   1ee40:	str	r2, [sp, #24]
   1ee44:	cmp	r3, #0
   1ee48:	beq	1ef4c <bcmp@plt+0xcc70>
   1ee4c:	ldr	r0, [r3, #4]
   1ee50:	str	r3, [sp, #28]
   1ee54:	cmp	r0, #0
   1ee58:	beq	1eef0 <bcmp@plt+0xcc14>
   1ee5c:	ldr	r0, [sp, #28]
   1ee60:	ldr	r7, [r0, #20]
   1ee64:	cmp	r7, #0
   1ee68:	beq	1eef0 <bcmp@plt+0xcc14>
   1ee6c:	ldr	r0, [pc, #364]	; 1efe0 <bcmp@plt+0xcd04>
   1ee70:	mov	r1, #2
   1ee74:	ldr	r0, [pc, r0]
   1ee78:	ldr	r2, [r4]
   1ee7c:	ldr	r3, [r0]
   1ee80:	mov	r0, r7
   1ee84:	bl	4a5c4 <bcmp@plt+0x382e8>
   1ee88:	ldr	r0, [r8, #72]	; 0x48
   1ee8c:	ldr	sl, [r0, #4]
   1ee90:	cmp	sl, r0
   1ee94:	beq	1eef0 <bcmp@plt+0xcc14>
   1ee98:	ldr	r5, [sl, #8]
   1ee9c:	mov	r0, #8
   1eea0:	bl	449c8 <bcmp@plt+0x326ec>
   1eea4:	str	r7, [r0]
   1eea8:	str	r5, [r0, #4]
   1eeac:	mov	r3, r0
   1eeb0:	mov	r0, #2
   1eeb4:	mov	r1, r8
   1eeb8:	mov	r2, r9
   1eebc:	str	r6, [sp]
   1eec0:	bl	4a440 <bcmp@plt+0x38164>
   1eec4:	mov	r5, r0
   1eec8:	ldr	r0, [r4]
   1eecc:	mov	r1, r7
   1eed0:	mov	r2, r5
   1eed4:	bl	4a738 <bcmp@plt+0x3845c>
   1eed8:	mov	r0, r5
   1eedc:	bl	1efe4 <bcmp@plt+0xcd08>
   1eee0:	ldr	sl, [sl, #4]
   1eee4:	ldr	r0, [r8, #72]	; 0x48
   1eee8:	cmp	sl, r0
   1eeec:	bne	1ee98 <bcmp@plt+0xcbbc>
   1eef0:	ldr	r3, [sp, #28]
   1eef4:	ldr	r0, [r3, #8]
   1eef8:	ldr	r3, [r3, #12]
   1eefc:	cmp	r0, #0
   1ef00:	beq	1ef1c <bcmp@plt+0xcc40>
   1ef04:	cmp	r3, #0
   1ef08:	bne	1ee2c <bcmp@plt+0xcb50>
   1ef0c:	mov	r3, r0
   1ef10:	cmp	r3, #0
   1ef14:	bne	1ee4c <bcmp@plt+0xcb70>
   1ef18:	b	1ef4c <bcmp@plt+0xcc70>
   1ef1c:	cmp	r3, #0
   1ef20:	bne	1ee44 <bcmp@plt+0xcb68>
   1ef24:	ldr	r0, [sp, #24]
   1ef28:	cmp	r0, #0
   1ef2c:	beq	1ef4c <bcmp@plt+0xcc70>
   1ef30:	ldr	r1, [sp, #24]
   1ef34:	add	r0, sp, #32
   1ef38:	sub	r1, r1, #1
   1ef3c:	ldr	r3, [r0, r1, lsl #2]
   1ef40:	str	r1, [sp, #24]
   1ef44:	cmp	r3, #0
   1ef48:	bne	1ee4c <bcmp@plt+0xcb70>
   1ef4c:	ldr	r3, [sp, #16]
   1ef50:	ldr	r0, [r3, #8]
   1ef54:	ldr	r3, [r3, #12]
   1ef58:	cmp	r0, #0
   1ef5c:	beq	1ede4 <bcmp@plt+0xcb08>
   1ef60:	cmp	r3, #0
   1ef64:	beq	1edf0 <bcmp@plt+0xcb14>
   1ef68:	ldr	r2, [sp, #12]
   1ef6c:	add	r1, sp, #548	; 0x224
   1ef70:	str	r3, [r1, r2, lsl #2]
   1ef74:	add	r2, r2, #1
   1ef78:	str	r2, [sp, #12]
   1ef7c:	cmp	r0, #0
   1ef80:	bne	1edf8 <bcmp@plt+0xcb1c>
   1ef84:	b	1eda4 <bcmp@plt+0xcac8>
   1ef88:	ldr	r0, [sp, #12]
   1ef8c:	cmp	r0, #0
   1ef90:	beq	1eda4 <bcmp@plt+0xcac8>
   1ef94:	ldr	r1, [sp, #12]
   1ef98:	add	r0, sp, #548	; 0x224
   1ef9c:	sub	r1, r1, #1
   1efa0:	ldr	r0, [r0, r1, lsl #2]
   1efa4:	str	r1, [sp, #12]
   1efa8:	cmp	r0, #0
   1efac:	bne	1edf8 <bcmp@plt+0xcb1c>
   1efb0:	b	1eda4 <bcmp@plt+0xcac8>
   1efb4:	ldr	r0, [sp, #4]
   1efb8:	bl	3e398 <bcmp@plt+0x2c0bc>
   1efbc:	mov	r0, #1
   1efc0:	sub	sp, fp, #28
   1efc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1efc8:	mov	r0, #0
   1efcc:	sub	sp, fp, #28
   1efd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1efd4:	strdeq	r0, [r0], -ip
   1efd8:	andeq	r0, r0, r0, asr #4
   1efdc:	andeq	r7, r5, r8, lsl #9
   1efe0:	muleq	r5, r8, r3
   1efe4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1efe8:	add	fp, sp, #28
   1efec:	sub	sp, sp, #84	; 0x54
   1eff0:	mov	r4, r0
   1eff4:	bl	4a294 <bcmp@plt+0x37fb8>
   1eff8:	mov	r7, r0
   1effc:	mov	r0, r4
   1f000:	bl	4a2a4 <bcmp@plt+0x37fc8>
   1f004:	mov	r5, r0
   1f008:	mov	r0, r4
   1f00c:	bl	4a28c <bcmp@plt+0x37fb0>
   1f010:	mov	sl, r0
   1f014:	ldr	r0, [r7]
   1f018:	bl	443f4 <bcmp@plt+0x32118>
   1f01c:	ldr	r9, [r7, #4]
   1f020:	mov	r8, r0
   1f024:	mov	r0, r5
   1f028:	bl	45374 <bcmp@plt+0x33098>
   1f02c:	movw	r1, #10000	; 0x2710
   1f030:	cmp	r0, r1
   1f034:	bgt	1f078 <bcmp@plt+0xcd9c>
   1f038:	bl	452ac <bcmp@plt+0x32fd0>
   1f03c:	str	r1, [sp, #20]
   1f040:	ldrb	r1, [r9, #4]
   1f044:	mov	r6, r0
   1f048:	mov	r0, r8
   1f04c:	bl	33824 <bcmp@plt+0x21548>
   1f050:	cmp	r0, #0
   1f054:	beq	1f204 <bcmp@plt+0xcf28>
   1f058:	mov	r7, r0
   1f05c:	ldrh	r0, [r0, #28]
   1f060:	movw	r1, #65535	; 0xffff
   1f064:	cmp	r0, r1
   1f068:	beq	1f0d0 <bcmp@plt+0xcdf4>
   1f06c:	ldr	r1, [r7, #36]	; 0x24
   1f070:	add	r0, r1, r0
   1f074:	b	1f0d4 <bcmp@plt+0xcdf8>
   1f078:	ldr	r0, [pc, #532]	; 1f294 <bcmp@plt+0xcfb8>
   1f07c:	mov	r1, r5
   1f080:	ldr	r0, [pc, r0]
   1f084:	ldr	r0, [r0]
   1f088:	bl	4510c <bcmp@plt+0x32e30>
   1f08c:	mov	r0, r4
   1f090:	mov	r1, #60	; 0x3c
   1f094:	mov	r5, #60	; 0x3c
   1f098:	bl	4a2ac <bcmp@plt+0x37fd0>
   1f09c:	mov	r0, r8
   1f0a0:	bl	342fc <bcmp@plt+0x22020>
   1f0a4:	mov	r4, r0
   1f0a8:	ldr	r0, [r9]
   1f0ac:	bl	342fc <bcmp@plt+0x22020>
   1f0b0:	str	r5, [sp]
   1f0b4:	mov	r3, r0
   1f0b8:	mov	r0, #3
   1f0bc:	mov	r2, r4
   1f0c0:	ldr	r1, [pc, #464]	; 1f298 <bcmp@plt+0xcfbc>
   1f0c4:	add	r1, pc, r1
   1f0c8:	bl	40d10 <bcmp@plt+0x2ea34>
   1f0cc:	b	1f204 <bcmp@plt+0xcf28>
   1f0d0:	mov	r0, #0
   1f0d4:	ldr	r2, [sp, #20]
   1f0d8:	ldrb	r1, [r9, #12]
   1f0dc:	str	r6, [r0, #4]
   1f0e0:	str	r2, [r0, #8]
   1f0e4:	and	r1, r1, #1
   1f0e8:	ldrb	r2, [r0]
   1f0ec:	and	r2, r2, #247	; 0xf7
   1f0f0:	orr	r1, r2, r1, lsl #3
   1f0f4:	strb	r1, [r0]
   1f0f8:	add	r1, r0, #12
   1f0fc:	mov	r0, r7
   1f100:	ldr	r3, [r9, #8]
   1f104:	ldrb	r2, [r9, #4]
   1f108:	bl	33a98 <bcmp@plt+0x217bc>
   1f10c:	cmp	r0, #1
   1f110:	bne	1f204 <bcmp@plt+0xcf28>
   1f114:	str	r6, [sp, #16]
   1f118:	ldr	r6, [r9]
   1f11c:	ldr	r0, [pc, #344]	; 1f27c <bcmp@plt+0xcfa0>
   1f120:	ldr	r0, [pc, r0]
   1f124:	ldr	r0, [r0]
   1f128:	cmp	r0, #1
   1f12c:	blt	1f16c <bcmp@plt+0xce90>
   1f130:	mov	r0, r7
   1f134:	bl	338dc <bcmp@plt+0x21600>
   1f138:	str	r0, [sp, #12]
   1f13c:	mov	r0, r8
   1f140:	bl	342fc <bcmp@plt+0x22020>
   1f144:	str	r0, [sp, #8]
   1f148:	mov	r0, r6
   1f14c:	bl	342fc <bcmp@plt+0x22020>
   1f150:	str	r0, [sp]
   1f154:	mov	r0, #5
   1f158:	ldr	r1, [pc, #288]	; 1f280 <bcmp@plt+0xcfa4>
   1f15c:	ldr	r2, [sp, #12]
   1f160:	ldr	r3, [sp, #8]
   1f164:	add	r1, pc, r1
   1f168:	bl	40d10 <bcmp@plt+0x2ea34>
   1f16c:	str	r6, [sp]
   1f170:	add	r6, sp, #24
   1f174:	movw	r1, #4342	; 0x10f6
   1f178:	movw	r2, #4342	; 0x10f6
   1f17c:	mov	r3, #0
   1f180:	mov	r0, r6
   1f184:	bl	48348 <bcmp@plt+0x3606c>
   1f188:	mov	r0, sl
   1f18c:	mov	r1, r7
   1f190:	mov	r2, r6
   1f194:	bl	16b4c <bcmp@plt+0x4870>
   1f198:	mov	r0, r7
   1f19c:	bl	40320 <bcmp@plt+0x2e044>
   1f1a0:	mov	r0, r5
   1f1a4:	bl	45374 <bcmp@plt+0x33098>
   1f1a8:	ldr	r1, [pc, #212]	; 1f284 <bcmp@plt+0xcfa8>
   1f1ac:	cmp	r0, #1
   1f1b0:	ldr	r1, [pc, r1]
   1f1b4:	ldr	r1, [r1]
   1f1b8:	blt	1f210 <bcmp@plt+0xcf34>
   1f1bc:	ldr	r7, [sp, #16]
   1f1c0:	cmp	r1, #1
   1f1c4:	blt	1f248 <bcmp@plt+0xcf6c>
   1f1c8:	mov	r0, r8
   1f1cc:	bl	342fc <bcmp@plt+0x22020>
   1f1d0:	mov	r8, r0
   1f1d4:	ldr	r0, [r9]
   1f1d8:	bl	342fc <bcmp@plt+0x22020>
   1f1dc:	mov	r6, r0
   1f1e0:	mov	r0, r5
   1f1e4:	bl	45374 <bcmp@plt+0x33098>
   1f1e8:	str	r0, [sp]
   1f1ec:	mov	r0, #5
   1f1f0:	mov	r2, r8
   1f1f4:	mov	r3, r6
   1f1f8:	ldr	r1, [pc, #136]	; 1f288 <bcmp@plt+0xcfac>
   1f1fc:	add	r1, pc, r1
   1f200:	b	1f244 <bcmp@plt+0xcf68>
   1f204:	mov	r0, #0
   1f208:	sub	sp, fp, #28
   1f20c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f210:	ldr	r7, [sp, #16]
   1f214:	cmp	r1, #1
   1f218:	blt	1f248 <bcmp@plt+0xcf6c>
   1f21c:	mov	r0, r8
   1f220:	bl	342fc <bcmp@plt+0x22020>
   1f224:	mov	r6, r0
   1f228:	ldr	r0, [r9]
   1f22c:	bl	342fc <bcmp@plt+0x22020>
   1f230:	ldr	r1, [pc, #84]	; 1f28c <bcmp@plt+0xcfb0>
   1f234:	mov	r3, r0
   1f238:	mov	r0, #5
   1f23c:	mov	r2, r6
   1f240:	add	r1, pc, r1
   1f244:	bl	40d10 <bcmp@plt+0x2ea34>
   1f248:	ldr	r0, [pc, #64]	; 1f290 <bcmp@plt+0xcfb4>
   1f24c:	mov	r2, r7
   1f250:	ldr	r0, [pc, r0]
   1f254:	ldr	r3, [sp, #20]
   1f258:	str	r5, [sp]
   1f25c:	ldr	r0, [r0]
   1f260:	bl	44bac <bcmp@plt+0x328d0>
   1f264:	mov	r0, r4
   1f268:	mov	r1, #3
   1f26c:	bl	4a2ac <bcmp@plt+0x37fd0>
   1f270:	mov	r0, #1
   1f274:	sub	sp, fp, #28
   1f278:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f27c:	andeq	r7, r5, r8, ror #4
   1f280:	andeq	sl, r3, r3, lsr r1
   1f284:	ldrdeq	r7, [r5], -r8
   1f288:	muleq	r3, r8, r7
   1f28c:	andeq	sl, r3, lr, lsl #15
   1f290:			; <UNDEFINED> instruction: 0x00056fbc
   1f294:	andeq	r7, r5, ip, lsl #3
   1f298:	andeq	sl, r3, r2, lsr r9
   1f29c:	b	11f10 <free@plt>
   1f2a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f2a4:	add	fp, sp, #28
   1f2a8:	sub	sp, sp, #532	; 0x214
   1f2ac:	cmp	r1, #0
   1f2b0:	beq	1f574 <bcmp@plt+0xd298>
   1f2b4:	mov	r4, r0
   1f2b8:	mov	r0, r1
   1f2bc:	mov	sl, r1
   1f2c0:	bl	443f4 <bcmp@plt+0x32118>
   1f2c4:	mov	r5, r0
   1f2c8:	ldr	r0, [r4, #76]	; 0x4c
   1f2cc:	cmp	r0, #0
   1f2d0:	beq	1f4bc <bcmp@plt+0xd1e0>
   1f2d4:	ldr	r6, [pc, #716]	; 1f5a8 <bcmp@plt+0xd2cc>
   1f2d8:	ldr	r6, [pc, r6]
   1f2dc:	ldr	r0, [r6]
   1f2e0:	cmp	r0, #1
   1f2e4:	blt	1f304 <bcmp@plt+0xd028>
   1f2e8:	mov	r0, r5
   1f2ec:	bl	342fc <bcmp@plt+0x22020>
   1f2f0:	ldr	r1, [pc, #692]	; 1f5ac <bcmp@plt+0xd2d0>
   1f2f4:	mov	r2, r0
   1f2f8:	mov	r0, #5
   1f2fc:	add	r1, pc, r1
   1f300:	bl	40d10 <bcmp@plt+0x2ea34>
   1f304:	ldr	r0, [r4, #32]
   1f308:	mov	r1, r5
   1f30c:	ldr	r0, [r0]
   1f310:	bl	41234 <bcmp@plt+0x2ef58>
   1f314:	cmp	r0, #0
   1f318:	beq	1f464 <bcmp@plt+0xd188>
   1f31c:	ldr	r7, [r0]
   1f320:	cmp	r7, #0
   1f324:	beq	1f45c <bcmp@plt+0xd180>
   1f328:	mov	r0, #0
   1f32c:	str	r0, [sp, #8]
   1f330:	b	1f354 <bcmp@plt+0xd078>
   1f334:	ldr	r1, [sp, #8]
   1f338:	add	r2, sp, #12
   1f33c:	str	r7, [r2, r1, lsl #2]
   1f340:	add	r1, r1, #1
   1f344:	mov	r7, r0
   1f348:	str	r1, [sp, #8]
   1f34c:	cmp	r7, #0
   1f350:	beq	1f45c <bcmp@plt+0xd180>
   1f354:	ldr	r0, [r7, #4]
   1f358:	cmp	r0, #0
   1f35c:	beq	1f404 <bcmp@plt+0xd128>
   1f360:	ldr	r0, [r7, #20]
   1f364:	cmp	r0, #0
   1f368:	beq	1f404 <bcmp@plt+0xd128>
   1f36c:	ldrb	r1, [r0, #8]
   1f370:	cmp	r1, #0
   1f374:	beq	1f404 <bcmp@plt+0xd128>
   1f378:	ldr	r6, [r0, #4]
   1f37c:	ldr	r0, [r6, #32]
   1f380:	ldr	r8, [r0, #4]
   1f384:	cmp	r8, r0
   1f388:	bne	1f3a0 <bcmp@plt+0xd0c4>
   1f38c:	b	1f404 <bcmp@plt+0xd128>
   1f390:	ldr	r0, [r6, #32]
   1f394:	ldr	r8, [r8, #4]
   1f398:	cmp	r8, r0
   1f39c:	beq	1f404 <bcmp@plt+0xd128>
   1f3a0:	ldr	r9, [r8, #8]
   1f3a4:	ldr	r1, [r9, #12]
   1f3a8:	cmp	r1, #0
   1f3ac:	beq	1f394 <bcmp@plt+0xd0b8>
   1f3b0:	ldr	sl, [r9, #4]
   1f3b4:	ldr	r1, [sl, #8]
   1f3b8:	ldr	r2, [r1]
   1f3bc:	ldr	r2, [r2, #24]
   1f3c0:	cmp	r2, #0
   1f3c4:	cmpne	sl, r9
   1f3c8:	beq	1f394 <bcmp@plt+0xd0b8>
   1f3cc:	b	1f3e0 <bcmp@plt+0xd104>
   1f3d0:	ldr	sl, [sl, #4]
   1f3d4:	cmp	sl, r9
   1f3d8:	beq	1f390 <bcmp@plt+0xd0b4>
   1f3dc:	ldr	r1, [sl, #8]
   1f3e0:	ldrb	r0, [r1, #4]
   1f3e4:	cmp	r0, #1
   1f3e8:	bne	1f3d0 <bcmp@plt+0xd0f4>
   1f3ec:	ldr	r3, [r1]
   1f3f0:	mov	r0, r4
   1f3f4:	mov	r1, r5
   1f3f8:	mov	r2, r6
   1f3fc:	bl	1f5c4 <bcmp@plt+0xd2e8>
   1f400:	b	1f3d0 <bcmp@plt+0xd0f4>
   1f404:	ldr	r0, [r7, #8]
   1f408:	ldr	r7, [r7, #12]
   1f40c:	cmp	r0, #0
   1f410:	beq	1f42c <bcmp@plt+0xd150>
   1f414:	cmp	r7, #0
   1f418:	bne	1f334 <bcmp@plt+0xd058>
   1f41c:	mov	r7, r0
   1f420:	cmp	r7, #0
   1f424:	bne	1f354 <bcmp@plt+0xd078>
   1f428:	b	1f45c <bcmp@plt+0xd180>
   1f42c:	cmp	r7, #0
   1f430:	bne	1f34c <bcmp@plt+0xd070>
   1f434:	ldr	r0, [sp, #8]
   1f438:	cmp	r0, #0
   1f43c:	beq	1f45c <bcmp@plt+0xd180>
   1f440:	ldr	r0, [sp, #8]
   1f444:	add	r1, sp, #12
   1f448:	sub	r0, r0, #1
   1f44c:	ldr	r7, [r1, r0, lsl #2]
   1f450:	str	r0, [sp, #8]
   1f454:	cmp	r7, #0
   1f458:	bne	1f354 <bcmp@plt+0xd078>
   1f45c:	ldr	r6, [pc, #332]	; 1f5b0 <bcmp@plt+0xd2d4>
   1f460:	ldr	r6, [pc, r6]
   1f464:	ldr	r0, [r6]
   1f468:	cmp	r0, #1
   1f46c:	blt	1f480 <bcmp@plt+0xd1a4>
   1f470:	ldr	r1, [pc, #316]	; 1f5b4 <bcmp@plt+0xd2d8>
   1f474:	mov	r0, #5
   1f478:	add	r1, pc, r1
   1f47c:	bl	40d10 <bcmp@plt+0x2ea34>
   1f480:	ldr	r0, [r4, #64]	; 0x40
   1f484:	ldr	r6, [r0, #4]
   1f488:	cmp	r6, r0
   1f48c:	beq	1f4b4 <bcmp@plt+0xd1d8>
   1f490:	ldr	r3, [r6, #8]
   1f494:	mov	r0, r4
   1f498:	mov	r1, r5
   1f49c:	mov	r2, r5
   1f4a0:	bl	1f5c4 <bcmp@plt+0xd2e8>
   1f4a4:	ldr	r6, [r6, #4]
   1f4a8:	ldr	r0, [r4, #64]	; 0x40
   1f4ac:	cmp	r6, r0
   1f4b0:	bne	1f490 <bcmp@plt+0xd1b4>
   1f4b4:	sub	sp, fp, #28
   1f4b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f4bc:	ldr	r0, [r4, #72]	; 0x48
   1f4c0:	ldr	r0, [r0, #12]
   1f4c4:	cmp	r0, #0
   1f4c8:	beq	1f2d4 <bcmp@plt+0xcff8>
   1f4cc:	ldr	r0, [pc, #192]	; 1f594 <bcmp@plt+0xd2b8>
   1f4d0:	mov	r1, #2
   1f4d4:	ldr	r0, [pc, r0]
   1f4d8:	ldr	r3, [r0]
   1f4dc:	ldr	r0, [pc, #180]	; 1f598 <bcmp@plt+0xd2bc>
   1f4e0:	ldr	r0, [pc, r0]
   1f4e4:	ldr	r2, [r0]
   1f4e8:	mov	r0, sl
   1f4ec:	bl	4a5c4 <bcmp@plt+0x382e8>
   1f4f0:	ldr	r0, [r4, #72]	; 0x48
   1f4f4:	ldr	r6, [r0, #4]
   1f4f8:	cmp	r6, r0
   1f4fc:	beq	1f2d4 <bcmp@plt+0xcff8>
   1f500:	ldr	r9, [pc, #148]	; 1f59c <bcmp@plt+0xd2c0>
   1f504:	ldr	r8, [pc, #148]	; 1f5a0 <bcmp@plt+0xd2c4>
   1f508:	add	r9, pc, r9
   1f50c:	add	r8, pc, r8
   1f510:	ldr	r7, [r6, #8]
   1f514:	mov	r0, #8
   1f518:	bl	449c8 <bcmp@plt+0x326ec>
   1f51c:	str	sl, [r0]
   1f520:	str	r7, [r0, #4]
   1f524:	mov	r3, r0
   1f528:	mov	r0, #2
   1f52c:	mov	r1, r4
   1f530:	mov	r2, r8
   1f534:	str	r9, [sp]
   1f538:	bl	4a440 <bcmp@plt+0x38164>
   1f53c:	mov	r7, r0
   1f540:	ldr	r0, [pc, #92]	; 1f5a4 <bcmp@plt+0xd2c8>
   1f544:	mov	r1, sl
   1f548:	mov	r2, r7
   1f54c:	ldr	r0, [pc, r0]
   1f550:	ldr	r0, [r0]
   1f554:	bl	4a738 <bcmp@plt+0x3845c>
   1f558:	mov	r0, r7
   1f55c:	bl	1efe4 <bcmp@plt+0xcd08>
   1f560:	ldr	r6, [r6, #4]
   1f564:	ldr	r0, [r4, #72]	; 0x48
   1f568:	cmp	r6, r0
   1f56c:	bne	1f510 <bcmp@plt+0xd234>
   1f570:	b	1f2d4 <bcmp@plt+0xcff8>
   1f574:	ldr	r0, [pc, #60]	; 1f5b8 <bcmp@plt+0xd2dc>
   1f578:	ldr	r1, [pc, #60]	; 1f5bc <bcmp@plt+0xd2e0>
   1f57c:	ldr	r3, [pc, #60]	; 1f5c0 <bcmp@plt+0xd2e4>
   1f580:	movw	r2, #1451	; 0x5ab
   1f584:	add	r0, pc, r0
   1f588:	add	r1, pc, r1
   1f58c:	add	r3, pc, r3
   1f590:	bl	11e08 <__assert_fail@plt>
   1f594:	andeq	r6, r5, r8, lsr sp
   1f598:	andeq	r6, r5, r8, lsr sp
   1f59c:			; <UNDEFINED> instruction: 0xfffffd8c
   1f5a0:			; <UNDEFINED> instruction: 0xfffffad0
   1f5a4:	andeq	r6, r5, ip, asr #25
   1f5a8:	strheq	r7, [r5], -r0
   1f5ac:	andeq	r9, r3, pc, lsr r8
   1f5b0:	andeq	r6, r5, r8, lsr #30
   1f5b4:	ldrdeq	r9, [r3], -lr
   1f5b8:	andeq	r9, r3, r3, asr r5
   1f5bc:	andeq	r9, r3, r9, asr r5
   1f5c0:	andeq	r9, r3, r8, ror #10
   1f5c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f5c8:	add	fp, sp, #28
   1f5cc:	sub	sp, sp, #76	; 0x4c
   1f5d0:	mov	r5, r3
   1f5d4:	mov	r6, r2
   1f5d8:	mov	r9, r1
   1f5dc:	mov	sl, r0
   1f5e0:	bl	16a68 <bcmp@plt+0x478c>
   1f5e4:	bl	16800 <bcmp@plt+0x4524>
   1f5e8:	mov	r7, r0
   1f5ec:	mov	r0, r9
   1f5f0:	mov	r2, r6
   1f5f4:	mov	r1, r7
   1f5f8:	bl	33274 <bcmp@plt+0x20f98>
   1f5fc:	cmp	r0, #0
   1f600:	beq	1f70c <bcmp@plt+0xd430>
   1f604:	mov	r4, r0
   1f608:	ldrh	r0, [r0, #28]
   1f60c:	ldr	r1, [r4, #36]	; 0x24
   1f610:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   1f614:	orr	r0, r0, #1
   1f618:	strh	r0, [r1]
   1f61c:	ldr	r8, [pc, #240]	; 1f714 <bcmp@plt+0xd438>
   1f620:	ldr	r8, [pc, r8]
   1f624:	ldr	r0, [r8]
   1f628:	cmp	r0, #1
   1f62c:	blt	1f684 <bcmp@plt+0xd3a8>
   1f630:	mov	r0, r4
   1f634:	bl	338dc <bcmp@plt+0x21600>
   1f638:	str	r0, [sp, #12]
   1f63c:	mov	r0, r7
   1f640:	bl	33f64 <bcmp@plt+0x21c88>
   1f644:	str	r0, [sp, #8]
   1f648:	mov	r0, r9
   1f64c:	bl	342fc <bcmp@plt+0x22020>
   1f650:	mov	r8, r0
   1f654:	mov	r0, r6
   1f658:	bl	342fc <bcmp@plt+0x22020>
   1f65c:	str	r8, [sp]
   1f660:	ldr	r8, [pc, #176]	; 1f718 <bcmp@plt+0xd43c>
   1f664:	ldr	r8, [pc, r8]
   1f668:	str	r0, [sp, #4]
   1f66c:	mov	r0, #5
   1f670:	ldr	r1, [pc, #164]	; 1f71c <bcmp@plt+0xd440>
   1f674:	ldr	r2, [sp, #12]
   1f678:	ldr	r3, [sp, #8]
   1f67c:	add	r1, pc, r1
   1f680:	bl	40d10 <bcmp@plt+0x2ea34>
   1f684:	mov	r0, r7
   1f688:	bl	3e398 <bcmp@plt+0x2c0bc>
   1f68c:	ldr	r6, [sl, #8]
   1f690:	mov	r0, r5
   1f694:	bl	34418 <bcmp@plt+0x2213c>
   1f698:	mov	r1, r0
   1f69c:	mov	r0, r6
   1f6a0:	bl	167f4 <bcmp@plt+0x4518>
   1f6a4:	cmp	r0, #0
   1f6a8:	beq	1f6dc <bcmp@plt+0xd400>
   1f6ac:	add	r6, sp, #16
   1f6b0:	mov	r3, r0
   1f6b4:	movw	r1, #4342	; 0x10f6
   1f6b8:	movw	r2, #4342	; 0x10f6
   1f6bc:	str	r5, [sp]
   1f6c0:	mov	r0, r6
   1f6c4:	bl	48348 <bcmp@plt+0x3606c>
   1f6c8:	mov	r0, sl
   1f6cc:	mov	r1, r4
   1f6d0:	mov	r2, r6
   1f6d4:	bl	16b4c <bcmp@plt+0x4870>
   1f6d8:	b	1f704 <bcmp@plt+0xd428>
   1f6dc:	ldr	r0, [r8]
   1f6e0:	cmp	r0, #2
   1f6e4:	blt	1f704 <bcmp@plt+0xd428>
   1f6e8:	mov	r0, r9
   1f6ec:	bl	342fc <bcmp@plt+0x22020>
   1f6f0:	ldr	r1, [pc, #40]	; 1f720 <bcmp@plt+0xd444>
   1f6f4:	mov	r2, r0
   1f6f8:	mov	r0, #6
   1f6fc:	add	r1, pc, r1
   1f700:	bl	40d10 <bcmp@plt+0x2ea34>
   1f704:	mov	r0, r4
   1f708:	bl	40320 <bcmp@plt+0x2e044>
   1f70c:	sub	sp, fp, #28
   1f710:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f714:	andeq	r6, r5, r8, ror #26
   1f718:	andeq	r6, r5, r4, lsr #26
   1f71c:	andeq	sl, r3, r1, asr #7
   1f720:	andeq	sl, r3, lr, ror #6
   1f724:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f728:	add	fp, sp, #28
   1f72c:	sub	sp, sp, #4
   1f730:	mov	r5, r0
   1f734:	ldr	r0, [r0, #32]
   1f738:	mov	r4, r1
   1f73c:	mov	r1, #2
   1f740:	bl	17b2c <bcmp@plt+0x5850>
   1f744:	mov	r9, r0
   1f748:	ldr	r0, [r5, #32]
   1f74c:	mov	r1, #10
   1f750:	bl	17b2c <bcmp@plt+0x5850>
   1f754:	cmp	r4, #4
   1f758:	mov	r6, r0
   1f75c:	str	r0, [sp]
   1f760:	bgt	1f778 <bcmp@plt+0xd49c>
   1f764:	ldr	r1, [pc, #668]	; 1fa08 <bcmp@plt+0xd72c>
   1f768:	mov	r0, r4
   1f76c:	add	r1, pc, r1
   1f770:	bl	40d10 <bcmp@plt+0x2ea34>
   1f774:	b	1f7b0 <bcmp@plt+0xd4d4>
   1f778:	ldr	r5, [pc, #652]	; 1fa0c <bcmp@plt+0xd730>
   1f77c:	ldr	r5, [pc, r5]
   1f780:	ldr	r0, [r5]
   1f784:	add	r0, r0, #4
   1f788:	cmp	r0, r4
   1f78c:	blt	1f7a8 <bcmp@plt+0xd4cc>
   1f790:	ldr	r1, [pc, #632]	; 1fa10 <bcmp@plt+0xd734>
   1f794:	mov	r0, r4
   1f798:	add	r1, pc, r1
   1f79c:	bl	40d10 <bcmp@plt+0x2ea34>
   1f7a0:	ldr	r0, [r5]
   1f7a4:	add	r0, r0, #4
   1f7a8:	cmp	r0, r4
   1f7ac:	blt	1f7c0 <bcmp@plt+0xd4e4>
   1f7b0:	ldr	r1, [pc, #604]	; 1fa14 <bcmp@plt+0xd738>
   1f7b4:	mov	r0, r4
   1f7b8:	add	r1, pc, r1
   1f7bc:	bl	40d10 <bcmp@plt+0x2ea34>
   1f7c0:	ldr	r0, [r9, #4]
   1f7c4:	ldr	r0, [r0, #32]
   1f7c8:	ldr	r5, [r0, #4]
   1f7cc:	cmp	r5, r0
   1f7d0:	beq	1f86c <bcmp@plt+0xd590>
   1f7d4:	ldr	r7, [pc, #572]	; 1fa18 <bcmp@plt+0xd73c>
   1f7d8:	ldr	sl, [pc, #572]	; 1fa1c <bcmp@plt+0xd740>
   1f7dc:	ldr	sl, [pc, sl]
   1f7e0:	add	r7, pc, r7
   1f7e4:	b	1f7fc <bcmp@plt+0xd520>
   1f7e8:	ldr	r0, [r9, #4]
   1f7ec:	ldr	r5, [r5, #4]
   1f7f0:	ldr	r0, [r0, #32]
   1f7f4:	cmp	r5, r0
   1f7f8:	beq	1f86c <bcmp@plt+0xd590>
   1f7fc:	ldr	r6, [r5, #8]
   1f800:	ldr	r0, [r6, #12]
   1f804:	cmp	r0, #0
   1f808:	beq	1f7e8 <bcmp@plt+0xd50c>
   1f80c:	ldr	r8, [r6, #4]
   1f810:	ldr	r0, [r8, #8]
   1f814:	ldr	r1, [r0]
   1f818:	ldr	r1, [r1, #24]
   1f81c:	cmp	r1, #0
   1f820:	cmpne	r8, r6
   1f824:	beq	1f7e8 <bcmp@plt+0xd50c>
   1f828:	b	1f850 <bcmp@plt+0xd574>
   1f82c:	bl	3a540 <bcmp@plt+0x28264>
   1f830:	mov	r2, r0
   1f834:	mov	r0, r4
   1f838:	mov	r1, r7
   1f83c:	bl	40d10 <bcmp@plt+0x2ea34>
   1f840:	ldr	r8, [r8, #4]
   1f844:	cmp	r8, r6
   1f848:	beq	1f7e8 <bcmp@plt+0xd50c>
   1f84c:	ldr	r0, [r8, #8]
   1f850:	cmp	r4, #5
   1f854:	blt	1f82c <bcmp@plt+0xd550>
   1f858:	ldr	r1, [sl]
   1f85c:	add	r1, r1, #4
   1f860:	cmp	r1, r4
   1f864:	bge	1f82c <bcmp@plt+0xd550>
   1f868:	b	1f840 <bcmp@plt+0xd564>
   1f86c:	cmp	r4, #4
   1f870:	bgt	1f89c <bcmp@plt+0xd5c0>
   1f874:	ldr	r1, [pc, #420]	; 1fa20 <bcmp@plt+0xd744>
   1f878:	mov	r0, r4
   1f87c:	add	r1, pc, r1
   1f880:	bl	40d10 <bcmp@plt+0x2ea34>
   1f884:	ldr	r1, [pc, #408]	; 1fa24 <bcmp@plt+0xd748>
   1f888:	mov	r0, r4
   1f88c:	add	r1, pc, r1
   1f890:	bl	40d10 <bcmp@plt+0x2ea34>
   1f894:	ldr	sl, [sp]
   1f898:	b	1f8c8 <bcmp@plt+0xd5ec>
   1f89c:	ldr	r5, [pc, #388]	; 1fa28 <bcmp@plt+0xd74c>
   1f8a0:	ldr	r5, [pc, r5]
   1f8a4:	ldr	sl, [sp]
   1f8a8:	ldr	r0, [r5]
   1f8ac:	add	r0, r0, #4
   1f8b0:	cmp	r0, r4
   1f8b4:	bge	1f9c4 <bcmp@plt+0xd6e8>
   1f8b8:	cmp	r0, r4
   1f8bc:	bge	1f9e4 <bcmp@plt+0xd708>
   1f8c0:	cmp	r0, r4
   1f8c4:	blt	1f8d8 <bcmp@plt+0xd5fc>
   1f8c8:	ldr	r1, [pc, #356]	; 1fa34 <bcmp@plt+0xd758>
   1f8cc:	mov	r0, r4
   1f8d0:	add	r1, pc, r1
   1f8d4:	bl	40d10 <bcmp@plt+0x2ea34>
   1f8d8:	ldr	r0, [sl, #4]
   1f8dc:	ldr	r0, [r0, #32]
   1f8e0:	ldr	r5, [r0, #4]
   1f8e4:	cmp	r5, r0
   1f8e8:	beq	1f984 <bcmp@plt+0xd6a8>
   1f8ec:	ldr	r8, [pc, #324]	; 1fa38 <bcmp@plt+0xd75c>
   1f8f0:	ldr	r9, [pc, #324]	; 1fa3c <bcmp@plt+0xd760>
   1f8f4:	ldr	r9, [pc, r9]
   1f8f8:	add	r8, pc, r8
   1f8fc:	b	1f914 <bcmp@plt+0xd638>
   1f900:	ldr	r0, [sl, #4]
   1f904:	ldr	r5, [r5, #4]
   1f908:	ldr	r0, [r0, #32]
   1f90c:	cmp	r5, r0
   1f910:	beq	1f984 <bcmp@plt+0xd6a8>
   1f914:	ldr	r7, [r5, #8]
   1f918:	ldr	r0, [r7, #12]
   1f91c:	cmp	r0, #0
   1f920:	beq	1f900 <bcmp@plt+0xd624>
   1f924:	ldr	r6, [r7, #4]
   1f928:	ldr	r0, [r6, #8]
   1f92c:	ldr	r1, [r0]
   1f930:	ldr	r1, [r1, #24]
   1f934:	cmp	r1, #0
   1f938:	cmpne	r6, r7
   1f93c:	beq	1f900 <bcmp@plt+0xd624>
   1f940:	b	1f968 <bcmp@plt+0xd68c>
   1f944:	bl	3a540 <bcmp@plt+0x28264>
   1f948:	mov	r2, r0
   1f94c:	mov	r0, r4
   1f950:	mov	r1, r8
   1f954:	bl	40d10 <bcmp@plt+0x2ea34>
   1f958:	ldr	r6, [r6, #4]
   1f95c:	cmp	r6, r7
   1f960:	beq	1f900 <bcmp@plt+0xd624>
   1f964:	ldr	r0, [r6, #8]
   1f968:	cmp	r4, #5
   1f96c:	blt	1f944 <bcmp@plt+0xd668>
   1f970:	ldr	r1, [r9]
   1f974:	add	r1, r1, #4
   1f978:	cmp	r1, r4
   1f97c:	bge	1f944 <bcmp@plt+0xd668>
   1f980:	b	1f958 <bcmp@plt+0xd67c>
   1f984:	cmp	r4, #5
   1f988:	blt	1f9ac <bcmp@plt+0xd6d0>
   1f98c:	ldr	r0, [pc, #172]	; 1fa40 <bcmp@plt+0xd764>
   1f990:	ldr	r0, [pc, r0]
   1f994:	ldr	r0, [r0]
   1f998:	add	r0, r0, #4
   1f99c:	cmp	r0, r4
   1f9a0:	bge	1f9ac <bcmp@plt+0xd6d0>
   1f9a4:	sub	sp, fp, #28
   1f9a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f9ac:	ldr	r1, [pc, #144]	; 1fa44 <bcmp@plt+0xd768>
   1f9b0:	mov	r0, r4
   1f9b4:	add	r1, pc, r1
   1f9b8:	sub	sp, fp, #28
   1f9bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f9c0:	b	40d10 <bcmp@plt+0x2ea34>
   1f9c4:	ldr	r1, [pc, #96]	; 1fa2c <bcmp@plt+0xd750>
   1f9c8:	mov	r0, r4
   1f9cc:	add	r1, pc, r1
   1f9d0:	bl	40d10 <bcmp@plt+0x2ea34>
   1f9d4:	ldr	r0, [r5]
   1f9d8:	add	r0, r0, #4
   1f9dc:	cmp	r0, r4
   1f9e0:	blt	1f8c0 <bcmp@plt+0xd5e4>
   1f9e4:	ldr	r1, [pc, #68]	; 1fa30 <bcmp@plt+0xd754>
   1f9e8:	mov	r0, r4
   1f9ec:	add	r1, pc, r1
   1f9f0:	bl	40d10 <bcmp@plt+0x2ea34>
   1f9f4:	ldr	r0, [r5]
   1f9f8:	add	r0, r0, #4
   1f9fc:	cmp	r0, r4
   1fa00:	bge	1f8c8 <bcmp@plt+0xd5ec>
   1fa04:	b	1f8d8 <bcmp@plt+0xd5fc>
   1fa08:	andeq	r9, r3, r0, lsl #8
   1fa0c:	andeq	r6, r5, ip, lsl #24
   1fa10:	ldrdeq	r9, [r3], -r4
   1fa14:	strdeq	r9, [r3], -fp
   1fa18:	andeq	r7, r3, fp, ror sl
   1fa1c:	andeq	r6, r5, ip, lsr #23
   1fa20:	andeq	r9, r3, lr, ror r3
   1fa24:			; <UNDEFINED> instruction: 0x000393b6
   1fa28:	andeq	r6, r5, r8, ror #21
   1fa2c:	andeq	r9, r3, lr, lsr #4
   1fa30:	andeq	r9, r3, r6, asr r2
   1fa34:	andeq	r9, r3, r3, ror #5
   1fa38:	andeq	r7, r3, r3, ror #18
   1fa3c:	muleq	r5, r4, sl
   1fa40:	strdeq	r6, [r5], -r8
   1fa44:	andeq	r9, r3, r6, asr #4
   1fa48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fa4c:	add	fp, sp, #28
   1fa50:	sub	sp, sp, #84	; 0x54
   1fa54:	mov	r5, r0
   1fa58:	ldr	r0, [r0, #72]	; 0x48
   1fa5c:	ldr	r0, [r0, #12]
   1fa60:	cmp	r0, #0
   1fa64:	beq	1fbe4 <bcmp@plt+0xd908>
   1fa68:	mov	r4, r1
   1fa6c:	cmp	r1, #4
   1fa70:	bgt	1fa88 <bcmp@plt+0xd7ac>
   1fa74:	ldr	r1, [pc, #368]	; 1fbec <bcmp@plt+0xd910>
   1fa78:	mov	r0, r4
   1fa7c:	add	r1, pc, r1
   1fa80:	bl	40d10 <bcmp@plt+0x2ea34>
   1fa84:	b	1fac0 <bcmp@plt+0xd7e4>
   1fa88:	ldr	r6, [pc, #352]	; 1fbf0 <bcmp@plt+0xd914>
   1fa8c:	ldr	r6, [pc, r6]
   1fa90:	ldr	r0, [r6]
   1fa94:	add	r0, r0, #4
   1fa98:	cmp	r0, r4
   1fa9c:	blt	1fbe4 <bcmp@plt+0xd908>
   1faa0:	ldr	r1, [pc, #332]	; 1fbf4 <bcmp@plt+0xd918>
   1faa4:	mov	r0, r4
   1faa8:	add	r1, pc, r1
   1faac:	bl	40d10 <bcmp@plt+0x2ea34>
   1fab0:	ldr	r0, [r6]
   1fab4:	add	r0, r0, #4
   1fab8:	cmp	r0, r4
   1fabc:	blt	1fad0 <bcmp@plt+0xd7f4>
   1fac0:	ldr	r1, [pc, #304]	; 1fbf8 <bcmp@plt+0xd91c>
   1fac4:	mov	r0, r4
   1fac8:	add	r1, pc, r1
   1facc:	bl	40d10 <bcmp@plt+0x2ea34>
   1fad0:	ldr	r0, [r5, #72]	; 0x48
   1fad4:	ldr	sl, [r0, #4]
   1fad8:	cmp	sl, r0
   1fadc:	beq	1fbb4 <bcmp@plt+0xd8d8>
   1fae0:	ldr	r9, [pc, #276]	; 1fbfc <bcmp@plt+0xd920>
   1fae4:	add	r6, sp, #4
   1fae8:	add	r9, pc, r9
   1faec:	b	1fb14 <bcmp@plt+0xd838>
   1faf0:	ldr	r1, [pc, #280]	; 1fc10 <bcmp@plt+0xd934>
   1faf4:	mov	r0, r4
   1faf8:	mov	r2, r6
   1fafc:	add	r1, pc, r1
   1fb00:	bl	40d10 <bcmp@plt+0x2ea34>
   1fb04:	ldr	sl, [sl, #4]
   1fb08:	ldr	r0, [r5, #72]	; 0x48
   1fb0c:	cmp	sl, r0
   1fb10:	beq	1fbb4 <bcmp@plt+0xd8d8>
   1fb14:	ldr	r7, [sl, #8]
   1fb18:	ldr	r0, [r7]
   1fb1c:	bl	342fc <bcmp@plt+0x22020>
   1fb20:	mov	r3, r0
   1fb24:	mov	r0, r6
   1fb28:	mov	r1, #80	; 0x50
   1fb2c:	mov	r2, r9
   1fb30:	bl	120a8 <snprintf@plt>
   1fb34:	ldrb	r8, [r7, #4]
   1fb38:	mov	r0, r6
   1fb3c:	cmp	r8, #0
   1fb40:	beq	1fb68 <bcmp@plt+0xd88c>
   1fb44:	bl	1203c <strlen@plt>
   1fb48:	mov	r1, r0
   1fb4c:	add	r0, r6, r0
   1fb50:	cmp	r8, #1
   1fb54:	rsb	r1, r1, #80	; 0x50
   1fb58:	bne	1fb84 <bcmp@plt+0xd8a8>
   1fb5c:	ldr	r2, [pc, #160]	; 1fc04 <bcmp@plt+0xd928>
   1fb60:	add	r2, pc, r2
   1fb64:	b	1fb8c <bcmp@plt+0xd8b0>
   1fb68:	bl	1203c <strlen@plt>
   1fb6c:	add	r2, r6, r0
   1fb70:	rsb	r1, r0, #80	; 0x50
   1fb74:	mov	r0, r2
   1fb78:	ldr	r2, [pc, #128]	; 1fc00 <bcmp@plt+0xd924>
   1fb7c:	add	r2, pc, r2
   1fb80:	b	1fb8c <bcmp@plt+0xd8b0>
   1fb84:	ldr	r2, [pc, #124]	; 1fc08 <bcmp@plt+0xd92c>
   1fb88:	add	r2, pc, r2
   1fb8c:	bl	120a8 <snprintf@plt>
   1fb90:	cmp	r4, #5
   1fb94:	blt	1faf0 <bcmp@plt+0xd814>
   1fb98:	ldr	r0, [pc, #108]	; 1fc0c <bcmp@plt+0xd930>
   1fb9c:	ldr	r0, [pc, r0]
   1fba0:	ldr	r0, [r0]
   1fba4:	add	r0, r0, #4
   1fba8:	cmp	r0, r4
   1fbac:	bge	1faf0 <bcmp@plt+0xd814>
   1fbb0:	b	1fb04 <bcmp@plt+0xd828>
   1fbb4:	cmp	r4, #5
   1fbb8:	blt	1fbd4 <bcmp@plt+0xd8f8>
   1fbbc:	ldr	r0, [pc, #80]	; 1fc14 <bcmp@plt+0xd938>
   1fbc0:	ldr	r0, [pc, r0]
   1fbc4:	ldr	r0, [r0]
   1fbc8:	add	r0, r0, #4
   1fbcc:	cmp	r0, r4
   1fbd0:	blt	1fbe4 <bcmp@plt+0xd908>
   1fbd4:	ldr	r1, [pc, #60]	; 1fc18 <bcmp@plt+0xd93c>
   1fbd8:	mov	r0, r4
   1fbdc:	add	r1, pc, r1
   1fbe0:	bl	40d10 <bcmp@plt+0x2ea34>
   1fbe4:	sub	sp, fp, #28
   1fbe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fbec:	andeq	r9, r3, sp, lsl #4
   1fbf0:	strdeq	r6, [r5], -ip
   1fbf4:	andeq	r9, r3, r1, ror #3
   1fbf8:	andeq	r9, r3, r7, lsl #4
   1fbfc:	andeq	r9, r3, sp, lsr #4
   1fc00:	andeq	r9, r3, r2, lsr #3
   1fc04:	ldrdeq	r9, [r3], -r9	; <UNPREDICTABLE>
   1fc08:	andeq	r9, r3, ip, asr #3
   1fc0c:	andeq	r6, r5, ip, ror #15
   1fc10:	andeq	r7, r3, pc, asr r7
   1fc14:	andeq	r6, r5, r8, asr #15
   1fc18:	andeq	r9, r3, pc, lsl r0
   1fc1c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1fc20:	add	fp, sp, #24
   1fc24:	mov	r4, r0
   1fc28:	mov	r0, #16
   1fc2c:	mov	r8, r3
   1fc30:	mov	r6, r2
   1fc34:	mov	r7, r1
   1fc38:	bl	44994 <bcmp@plt+0x326b8>
   1fc3c:	cmp	r0, #0
   1fc40:	beq	1fc70 <bcmp@plt+0xd994>
   1fc44:	mov	r5, r0
   1fc48:	mov	r0, r4
   1fc4c:	bl	34af8 <bcmp@plt+0x2281c>
   1fc50:	strb	r7, [r5, #4]
   1fc54:	str	r0, [r5]
   1fc58:	mov	r0, r6
   1fc5c:	bl	12030 <strdup@plt>
   1fc60:	strb	r8, [r5, #12]
   1fc64:	str	r0, [r5, #8]
   1fc68:	mov	r0, r5
   1fc6c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1fc70:	ldr	r1, [pc, #20]	; 1fc8c <bcmp@plt+0xd9b0>
   1fc74:	mov	r0, #3
   1fc78:	add	r1, pc, r1
   1fc7c:	bl	40d10 <bcmp@plt+0x2ea34>
   1fc80:	mov	r5, #0
   1fc84:	mov	r0, r5
   1fc88:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1fc8c:	strdeq	r9, [r3], -r7
   1fc90:	cmp	r0, #0
   1fc94:	bxeq	lr
   1fc98:	push	{r4, sl, fp, lr}
   1fc9c:	add	fp, sp, #8
   1fca0:	mov	r4, r0
   1fca4:	ldr	r0, [r0]
   1fca8:	bl	340dc <bcmp@plt+0x21e00>
   1fcac:	ldr	r0, [r4, #8]
   1fcb0:	bl	11f10 <free@plt>
   1fcb4:	mov	r0, r4
   1fcb8:	pop	{r4, sl, fp, lr}
   1fcbc:	b	11f10 <free@plt>
   1fcc0:	mov	r0, #120	; 0x78
   1fcc4:	b	44994 <bcmp@plt+0x326b8>
   1fcc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fccc:	add	fp, sp, #28
   1fcd0:	sub	sp, sp, #100	; 0x64
   1fcd4:	mov	r4, r0
   1fcd8:	bl	4a294 <bcmp@plt+0x37fb8>
   1fcdc:	mov	r6, r0
   1fce0:	mov	r0, r4
   1fce4:	bl	4a2a4 <bcmp@plt+0x37fc8>
   1fce8:	mov	r5, r0
   1fcec:	mov	r0, r4
   1fcf0:	bl	4a28c <bcmp@plt+0x37fb0>
   1fcf4:	mov	r9, r0
   1fcf8:	ldr	r0, [r6]
   1fcfc:	bl	443f4 <bcmp@plt+0x32118>
   1fd00:	ldr	sl, [r6, #4]
   1fd04:	ldr	r8, [r6, #8]
   1fd08:	mov	r7, r0
   1fd0c:	mov	r0, r5
   1fd10:	bl	45374 <bcmp@plt+0x33098>
   1fd14:	ldr	r1, [r9, #16]
   1fd18:	cmp	r0, r1
   1fd1c:	ble	1fd84 <bcmp@plt+0xdaa8>
   1fd20:	ldr	r0, [pc, #808]	; 20050 <bcmp@plt+0xdd74>
   1fd24:	mov	r1, r5
   1fd28:	ldr	r0, [pc, r0]
   1fd2c:	ldr	r0, [r0]
   1fd30:	bl	4510c <bcmp@plt+0x32e30>
   1fd34:	mov	r0, r4
   1fd38:	mov	r1, #60	; 0x3c
   1fd3c:	mov	r6, #60	; 0x3c
   1fd40:	bl	4a2ac <bcmp@plt+0x37fd0>
   1fd44:	mov	r0, r7
   1fd48:	bl	342fc <bcmp@plt+0x22020>
   1fd4c:	mov	r4, r0
   1fd50:	ldr	r0, [r8]
   1fd54:	bl	342fc <bcmp@plt+0x22020>
   1fd58:	mov	r5, r0
   1fd5c:	ldr	r0, [sl]
   1fd60:	bl	342fc <bcmp@plt+0x22020>
   1fd64:	stm	sp, {r0, r6}
   1fd68:	mov	r0, #3
   1fd6c:	mov	r2, r4
   1fd70:	mov	r3, r5
   1fd74:	ldr	r1, [pc, #728]	; 20054 <bcmp@plt+0xdd78>
   1fd78:	add	r1, pc, r1
   1fd7c:	bl	40d10 <bcmp@plt+0x2ea34>
   1fd80:	b	2001c <bcmp@plt+0xdd40>
   1fd84:	bl	452ac <bcmp@plt+0x32fd0>
   1fd88:	str	r0, [sp, #36]	; 0x24
   1fd8c:	mov	r0, r5
   1fd90:	str	r1, [sp, #32]
   1fd94:	bl	45374 <bcmp@plt+0x33098>
   1fd98:	cmp	r0, #1
   1fd9c:	blt	1fe04 <bcmp@plt+0xdb28>
   1fda0:	ldr	r0, [pc, #640]	; 20028 <bcmp@plt+0xdd4c>
   1fda4:	ldr	r0, [pc, r0]
   1fda8:	ldr	r0, [r0]
   1fdac:	cmp	r0, #1
   1fdb0:	blt	1fef8 <bcmp@plt+0xdc1c>
   1fdb4:	mov	r0, r7
   1fdb8:	bl	342fc <bcmp@plt+0x22020>
   1fdbc:	str	r0, [sp, #24]
   1fdc0:	ldr	r0, [r8]
   1fdc4:	str	r7, [sp, #28]
   1fdc8:	bl	342fc <bcmp@plt+0x22020>
   1fdcc:	mov	r6, r0
   1fdd0:	ldr	r0, [sl]
   1fdd4:	bl	342fc <bcmp@plt+0x22020>
   1fdd8:	mov	r7, r0
   1fddc:	mov	r0, r5
   1fde0:	bl	45374 <bcmp@plt+0x33098>
   1fde4:	str	r0, [sp, #4]
   1fde8:	str	r7, [sp]
   1fdec:	mov	r0, #5
   1fdf0:	ldr	r1, [pc, #564]	; 2002c <bcmp@plt+0xdd50>
   1fdf4:	ldr	r2, [sp, #24]
   1fdf8:	ldr	r7, [sp, #28]
   1fdfc:	add	r1, pc, r1
   1fe00:	b	1fef0 <bcmp@plt+0xdc14>
   1fe04:	str	r8, [sp, #16]
   1fe08:	str	r7, [sp, #28]
   1fe0c:	str	r9, [sp, #20]
   1fe10:	str	r5, [sp, #24]
   1fe14:	ldr	r6, [r6]
   1fe18:	mov	r2, #3
   1fe1c:	ldr	r0, [pc, #524]	; 20030 <bcmp@plt+0xdd54>
   1fe20:	mov	r1, r6
   1fe24:	ldr	r0, [pc, r0]
   1fe28:	ldr	r0, [r0]
   1fe2c:	bl	4a798 <bcmp@plt+0x384bc>
   1fe30:	ldr	r9, [r0, #4]
   1fe34:	mov	r7, r0
   1fe38:	cmp	r9, r0
   1fe3c:	beq	1fe90 <bcmp@plt+0xdbb4>
   1fe40:	ldr	r8, [pc, #492]	; 20034 <bcmp@plt+0xdd58>
   1fe44:	ldr	r8, [pc, r8]
   1fe48:	b	1fe58 <bcmp@plt+0xdb7c>
   1fe4c:	ldr	r9, [r9, #4]
   1fe50:	cmp	r9, r7
   1fe54:	beq	1fe90 <bcmp@plt+0xdbb4>
   1fe58:	ldr	r5, [r9, #8]
   1fe5c:	mov	r0, r5
   1fe60:	bl	4a294 <bcmp@plt+0x37fb8>
   1fe64:	ldr	r0, [r0, #8]
   1fe68:	cmp	r0, sl
   1fe6c:	bne	1fe4c <bcmp@plt+0xdb70>
   1fe70:	ldr	r3, [r8]
   1fe74:	ldr	r0, [pc, #444]	; 20038 <bcmp@plt+0xdd5c>
   1fe78:	mov	r1, r5
   1fe7c:	ldr	r0, [pc, r0]
   1fe80:	ldr	r2, [r0]
   1fe84:	mov	r0, r6
   1fe88:	bl	4a490 <bcmp@plt+0x381b4>
   1fe8c:	b	1fe4c <bcmp@plt+0xdb70>
   1fe90:	mov	r0, r7
   1fe94:	bl	3e398 <bcmp@plt+0x2c0bc>
   1fe98:	ldr	r0, [pc, #412]	; 2003c <bcmp@plt+0xdd60>
   1fe9c:	ldr	r0, [pc, r0]
   1fea0:	ldr	r5, [sp, #24]
   1fea4:	ldr	r9, [sp, #20]
   1fea8:	ldr	r7, [sp, #28]
   1feac:	ldr	r8, [sp, #16]
   1feb0:	ldr	r0, [r0]
   1feb4:	cmp	r0, #1
   1feb8:	blt	1fef8 <bcmp@plt+0xdc1c>
   1febc:	mov	r0, r7
   1fec0:	bl	342fc <bcmp@plt+0x22020>
   1fec4:	str	r0, [sp, #12]
   1fec8:	ldr	r0, [r8]
   1fecc:	bl	342fc <bcmp@plt+0x22020>
   1fed0:	mov	r6, r0
   1fed4:	ldr	r0, [sl]
   1fed8:	bl	342fc <bcmp@plt+0x22020>
   1fedc:	str	r0, [sp]
   1fee0:	mov	r0, #5
   1fee4:	ldr	r1, [pc, #340]	; 20040 <bcmp@plt+0xdd64>
   1fee8:	ldr	r2, [sp, #12]
   1feec:	add	r1, pc, r1
   1fef0:	mov	r3, r6
   1fef4:	bl	40d10 <bcmp@plt+0x2ea34>
   1fef8:	ldrb	r1, [r8, #4]
   1fefc:	mov	r0, r7
   1ff00:	bl	33484 <bcmp@plt+0x211a8>
   1ff04:	cmp	r0, #0
   1ff08:	beq	2001c <bcmp@plt+0xdd40>
   1ff0c:	mov	r6, r0
   1ff10:	ldrh	r0, [r0, #28]
   1ff14:	movw	r1, #65535	; 0xffff
   1ff18:	cmp	r0, r1
   1ff1c:	beq	1ff2c <bcmp@plt+0xdc50>
   1ff20:	ldr	r1, [r6, #36]	; 0x24
   1ff24:	add	r0, r1, r0
   1ff28:	b	1ff30 <bcmp@plt+0xdc54>
   1ff2c:	mov	r0, #0
   1ff30:	ldr	r1, [sp, #36]	; 0x24
   1ff34:	str	r1, [r0, #4]
   1ff38:	ldr	r1, [sp, #32]
   1ff3c:	str	r1, [r0, #8]
   1ff40:	add	r1, r0, #12
   1ff44:	mov	r0, r6
   1ff48:	ldr	r3, [r8, #8]
   1ff4c:	ldrb	r2, [r8, #4]
   1ff50:	bl	33a98 <bcmp@plt+0x217bc>
   1ff54:	cmp	r0, #1
   1ff58:	bne	2001c <bcmp@plt+0xdd40>
   1ff5c:	ldr	r8, [r8]
   1ff60:	ldr	sl, [sl]
   1ff64:	ldr	r0, [pc, #216]	; 20044 <bcmp@plt+0xdd68>
   1ff68:	ldr	r0, [pc, r0]
   1ff6c:	ldr	r0, [r0]
   1ff70:	cmp	r0, #1
   1ff74:	blt	1ffb4 <bcmp@plt+0xdcd8>
   1ff78:	mov	r0, r6
   1ff7c:	bl	338dc <bcmp@plt+0x21600>
   1ff80:	str	r0, [sp, #28]
   1ff84:	mov	r0, r7
   1ff88:	bl	342fc <bcmp@plt+0x22020>
   1ff8c:	mov	r7, r0
   1ff90:	mov	r0, r8
   1ff94:	bl	342fc <bcmp@plt+0x22020>
   1ff98:	str	r0, [sp]
   1ff9c:	mov	r0, #5
   1ffa0:	mov	r3, r7
   1ffa4:	ldr	r1, [pc, #156]	; 20048 <bcmp@plt+0xdd6c>
   1ffa8:	ldr	r2, [sp, #28]
   1ffac:	add	r1, pc, r1
   1ffb0:	bl	40d10 <bcmp@plt+0x2ea34>
   1ffb4:	add	r7, sp, #40	; 0x28
   1ffb8:	movw	r1, #4342	; 0x10f6
   1ffbc:	movw	r2, #4342	; 0x10f6
   1ffc0:	mov	r3, sl
   1ffc4:	str	r8, [sp]
   1ffc8:	mov	r0, r7
   1ffcc:	bl	48348 <bcmp@plt+0x3606c>
   1ffd0:	mov	r0, r9
   1ffd4:	mov	r1, r6
   1ffd8:	mov	r2, r7
   1ffdc:	bl	16b4c <bcmp@plt+0x4870>
   1ffe0:	mov	r0, r6
   1ffe4:	bl	40320 <bcmp@plt+0x2e044>
   1ffe8:	ldr	r0, [pc, #92]	; 2004c <bcmp@plt+0xdd70>
   1ffec:	ldr	r0, [pc, r0]
   1fff0:	ldr	r2, [sp, #36]	; 0x24
   1fff4:	ldr	r3, [sp, #32]
   1fff8:	str	r5, [sp]
   1fffc:	ldr	r0, [r0]
   20000:	bl	44bac <bcmp@plt+0x328d0>
   20004:	mov	r0, r4
   20008:	mov	r1, #3
   2000c:	bl	4a2ac <bcmp@plt+0x37fd0>
   20010:	mov	r0, #1
   20014:	sub	sp, fp, #28
   20018:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2001c:	mov	r0, #0
   20020:	sub	sp, fp, #28
   20024:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20028:	andeq	r6, r5, r4, ror #11
   2002c:	andeq	r9, r3, r4, asr #7
   20030:	strdeq	r6, [r5], -r4
   20034:	andeq	r6, r5, r8, asr #7
   20038:	muleq	r5, ip, r3
   2003c:	andeq	r6, r5, ip, ror #9
   20040:	andeq	r9, r3, sp, lsl r3
   20044:	andeq	r6, r5, r0, lsr #8
   20048:	andeq	r9, r3, fp, ror #5
   2004c:	andeq	r6, r5, r0, lsr #4
   20050:	andeq	r6, r5, r4, ror #9
   20054:	andeq	r9, r3, r8, asr #9
   20058:	b	11f10 <free@plt>
   2005c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20060:	add	fp, sp, #28
   20064:	sub	sp, sp, #12
   20068:	bl	4a294 <bcmp@plt+0x37fb8>
   2006c:	mov	r4, r0
   20070:	ldr	r0, [pc, #464]	; 20248 <bcmp@plt+0xdf6c>
   20074:	ldr	r0, [pc, r0]
   20078:	ldr	r0, [r0]
   2007c:	cmp	r0, #1
   20080:	blt	20094 <bcmp@plt+0xddb8>
   20084:	ldr	r1, [pc, #448]	; 2024c <bcmp@plt+0xdf70>
   20088:	mov	r0, #5
   2008c:	add	r1, pc, r1
   20090:	bl	40d10 <bcmp@plt+0x2ea34>
   20094:	bl	3dc9c <bcmp@plt+0x2b9c0>
   20098:	mov	r5, r0
   2009c:	ldr	r0, [r4, #48]	; 0x30
   200a0:	bl	498e0 <bcmp@plt+0x37604>
   200a4:	ldr	r2, [r0, #4]
   200a8:	str	r0, [sp, #4]
   200ac:	cmp	r2, r0
   200b0:	beq	201e4 <bcmp@plt+0xdf08>
   200b4:	mov	r8, #0
   200b8:	mov	r9, #0
   200bc:	b	200d4 <bcmp@plt+0xddf8>
   200c0:	ldr	r2, [sp, #8]
   200c4:	ldr	r0, [sp, #4]
   200c8:	ldr	r2, [r2, #4]
   200cc:	cmp	r2, r0
   200d0:	beq	201e4 <bcmp@plt+0xdf08>
   200d4:	ldr	r7, [r2, #8]
   200d8:	str	r2, [sp, #8]
   200dc:	ldrb	r0, [r7, #16]
   200e0:	cmp	r0, #1
   200e4:	bne	200f8 <bcmp@plt+0xde1c>
   200e8:	ldr	r9, [r7, #8]
   200ec:	ldr	r8, [r7, #12]
   200f0:	ldr	r0, [r7, #20]
   200f4:	b	20110 <bcmp@plt+0xde34>
   200f8:	ldr	r0, [r7, #20]
   200fc:	ldr	r1, [r7, #24]
   20100:	cmp	r0, #0
   20104:	ldrne	r9, [r7, #8]
   20108:	cmp	r1, #0
   2010c:	ldrne	r8, [r7, #12]
   20110:	mov	r6, #0
   20114:	strb	r6, [r7, #16]
   20118:	bl	340dc <bcmp@plt+0x21e00>
   2011c:	ldr	r0, [r7, #24]
   20120:	bl	340dc <bcmp@plt+0x21e00>
   20124:	cmp	r9, #0
   20128:	str	r6, [r7, #20]
   2012c:	str	r6, [r7, #24]
   20130:	beq	20188 <bcmp@plt+0xdeac>
   20134:	ldr	sl, [r9, #4]
   20138:	cmp	sl, r9
   2013c:	bne	20150 <bcmp@plt+0xde74>
   20140:	b	20188 <bcmp@plt+0xdeac>
   20144:	ldr	sl, [sl, #4]
   20148:	cmp	sl, r9
   2014c:	beq	20188 <bcmp@plt+0xdeac>
   20150:	ldr	r0, [r4, #68]	; 0x44
   20154:	ldr	r1, [sl, #8]
   20158:	bl	1e5a8 <bcmp@plt+0xc2cc>
   2015c:	cmp	r0, #0
   20160:	beq	20144 <bcmp@plt+0xde68>
   20164:	mov	r1, r5
   20168:	mov	r7, r0
   2016c:	bl	3df28 <bcmp@plt+0x2bc4c>
   20170:	cmp	r0, #0
   20174:	bne	20144 <bcmp@plt+0xde68>
   20178:	mov	r0, r7
   2017c:	mov	r1, r5
   20180:	bl	3dd80 <bcmp@plt+0x2baa4>
   20184:	b	20144 <bcmp@plt+0xde68>
   20188:	cmp	r8, #0
   2018c:	beq	200c0 <bcmp@plt+0xdde4>
   20190:	ldr	r6, [r8, #4]
   20194:	cmp	r6, r8
   20198:	bne	201ac <bcmp@plt+0xded0>
   2019c:	b	200c0 <bcmp@plt+0xdde4>
   201a0:	ldr	r6, [r6, #4]
   201a4:	cmp	r6, r8
   201a8:	beq	200c0 <bcmp@plt+0xdde4>
   201ac:	ldr	r0, [r4, #68]	; 0x44
   201b0:	ldr	r1, [r6, #8]
   201b4:	bl	1e5a8 <bcmp@plt+0xc2cc>
   201b8:	cmp	r0, #0
   201bc:	beq	201a0 <bcmp@plt+0xdec4>
   201c0:	mov	r1, r5
   201c4:	mov	r7, r0
   201c8:	bl	3df28 <bcmp@plt+0x2bc4c>
   201cc:	cmp	r0, #0
   201d0:	bne	201a0 <bcmp@plt+0xdec4>
   201d4:	mov	r0, r7
   201d8:	mov	r1, r5
   201dc:	bl	3dd80 <bcmp@plt+0x2baa4>
   201e0:	b	201a0 <bcmp@plt+0xdec4>
   201e4:	ldr	r0, [sp, #4]
   201e8:	bl	3e398 <bcmp@plt+0x2c0bc>
   201ec:	ldr	r6, [r5, #4]
   201f0:	cmp	r6, r5
   201f4:	beq	20210 <bcmp@plt+0xdf34>
   201f8:	ldr	r1, [r6, #8]
   201fc:	mov	r0, r4
   20200:	bl	1f2a0 <bcmp@plt+0xcfc4>
   20204:	ldr	r6, [r6, #4]
   20208:	cmp	r6, r5
   2020c:	bne	201f8 <bcmp@plt+0xdf1c>
   20210:	mov	r0, r5
   20214:	bl	3e398 <bcmp@plt+0x2c0bc>
   20218:	ldr	r0, [pc, #48]	; 20250 <bcmp@plt+0xdf74>
   2021c:	ldr	r0, [pc, r0]
   20220:	ldr	r0, [r0]
   20224:	cmp	r0, #2
   20228:	blt	2023c <bcmp@plt+0xdf60>
   2022c:	ldr	r1, [pc, #32]	; 20254 <bcmp@plt+0xdf78>
   20230:	mov	r0, #6
   20234:	add	r1, pc, r1
   20238:	bl	40d10 <bcmp@plt+0x2ea34>
   2023c:	mov	r0, #1
   20240:	sub	sp, fp, #28
   20244:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20248:	andeq	r6, r5, r4, lsl r3
   2024c:	andeq	r9, r3, lr, lsr r2
   20250:	andeq	r6, r5, ip, ror #2
   20254:	ldrdeq	r9, [r3], -fp
   20258:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2025c:	add	fp, sp, #28
   20260:	sub	sp, sp, #60	; 0x3c
   20264:	sub	sp, sp, #1024	; 0x400
   20268:	mov	r9, r0
   2026c:	ldr	r0, [r0, #32]
   20270:	bl	17b2c <bcmp@plt+0x5850>
   20274:	ldr	r6, [r0, #4]
   20278:	str	r0, [sp, #16]
   2027c:	mov	r0, r6
   20280:	bl	3b4b0 <bcmp@plt+0x291d4>
   20284:	bl	3dc9c <bcmp@plt+0x2b9c0>
   20288:	mov	r4, r0
   2028c:	ldr	r0, [r9, #68]	; 0x44
   20290:	mov	r1, r4
   20294:	ldr	r0, [r0]
   20298:	ldr	r0, [r0]
   2029c:	bl	3dd80 <bcmp@plt+0x2baa4>
   202a0:	ldr	r0, [r9, #68]	; 0x44
   202a4:	mov	r1, r4
   202a8:	str	r4, [sp, #24]
   202ac:	ldr	r0, [r0]
   202b0:	ldr	r0, [r0, #4]
   202b4:	bl	3dd80 <bcmp@plt+0x2baa4>
   202b8:	ldr	r0, [r9, #68]	; 0x44
   202bc:	ldr	r1, [r0]
   202c0:	ldr	r2, [r1, #8]
   202c4:	ldr	r2, [r2]
   202c8:	ldr	r3, [r2]
   202cc:	cmp	r3, #0
   202d0:	beq	20338 <bcmp@plt+0xe05c>
   202d4:	mov	r4, #0
   202d8:	mvn	r8, #3
   202dc:	mov	r7, #3
   202e0:	mov	r5, #0
   202e4:	b	20308 <bcmp@plt+0xe02c>
   202e8:	ldr	r1, [r0]
   202ec:	add	r5, r5, #1
   202f0:	add	r4, r4, #2
   202f4:	ldr	r2, [r1, #8]
   202f8:	ldr	r2, [r2]
   202fc:	ldr	r3, [r2]
   20300:	cmp	r5, r3
   20304:	beq	20338 <bcmp@plt+0xe05c>
   20308:	ldr	r3, [r2, #16]
   2030c:	and	r1, r8, r5, lsr #2
   20310:	ldr	r1, [r3, r1]
   20314:	and	r3, r4, #30
   20318:	tst	r1, r7, lsl r3
   2031c:	bne	202e8 <bcmp@plt+0xe00c>
   20320:	ldr	r0, [r2, #24]
   20324:	ldr	r1, [sp, #24]
   20328:	ldr	r0, [r0, r5, lsl #2]
   2032c:	bl	3dd80 <bcmp@plt+0x2baa4>
   20330:	ldr	r0, [r9, #68]	; 0x44
   20334:	b	202e8 <bcmp@plt+0xe00c>
   20338:	ldr	r2, [r1, #12]
   2033c:	ldr	r2, [r2]
   20340:	ldr	r3, [r2]
   20344:	cmp	r3, #0
   20348:	beq	203b0 <bcmp@plt+0xe0d4>
   2034c:	mov	r4, #0
   20350:	mvn	r8, #3
   20354:	mov	r7, #3
   20358:	mov	r5, #0
   2035c:	b	20380 <bcmp@plt+0xe0a4>
   20360:	ldr	r1, [r0]
   20364:	add	r5, r5, #1
   20368:	add	r4, r4, #2
   2036c:	ldr	r2, [r1, #12]
   20370:	ldr	r2, [r2]
   20374:	ldr	r3, [r2]
   20378:	cmp	r5, r3
   2037c:	beq	203b0 <bcmp@plt+0xe0d4>
   20380:	ldr	r3, [r2, #16]
   20384:	and	r1, r8, r5, lsr #2
   20388:	ldr	r1, [r3, r1]
   2038c:	and	r3, r4, #30
   20390:	tst	r1, r7, lsl r3
   20394:	bne	20360 <bcmp@plt+0xe084>
   20398:	ldr	r0, [r2, #24]
   2039c:	ldr	r1, [sp, #24]
   203a0:	ldr	r0, [r0, r5, lsl #2]
   203a4:	bl	3dd80 <bcmp@plt+0x2baa4>
   203a8:	ldr	r0, [r9, #68]	; 0x44
   203ac:	b	20360 <bcmp@plt+0xe084>
   203b0:	ldr	r4, [sp, #24]
   203b4:	ldr	r0, [r1, #16]
   203b8:	mov	r1, r4
   203bc:	bl	3dd80 <bcmp@plt+0x2baa4>
   203c0:	ldr	r0, [r9, #68]	; 0x44
   203c4:	mov	r1, r4
   203c8:	str	r9, [sp, #20]
   203cc:	ldr	r0, [r0]
   203d0:	ldr	r0, [r0, #16]
   203d4:	bl	3dd80 <bcmp@plt+0x2baa4>
   203d8:	ldr	r0, [r4, #4]
   203dc:	cmp	r0, r4
   203e0:	beq	205ac <bcmp@plt+0xe2d0>
   203e4:	mov	sl, #0
   203e8:	mov	r7, #255	; 0xff
   203ec:	mov	r4, #100	; 0x64
   203f0:	mov	r8, #1
   203f4:	b	20410 <bcmp@plt+0xe134>
   203f8:	ldr	r1, [sp, #28]
   203fc:	ldr	r0, [sp, #24]
   20400:	ldr	r1, [r1, #4]
   20404:	cmp	r1, r0
   20408:	mov	r0, r1
   2040c:	beq	205ac <bcmp@plt+0xe2d0>
   20410:	str	r0, [sp, #28]
   20414:	ldr	r0, [r0, #8]
   20418:	ldr	r0, [r0]
   2041c:	cmp	r0, #0
   20420:	beq	203f8 <bcmp@plt+0xe11c>
   20424:	mov	r1, r0
   20428:	mov	r0, #0
   2042c:	str	r0, [sp, #32]
   20430:	mov	r0, r1
   20434:	b	2044c <bcmp@plt+0xe170>
   20438:	cmp	r3, #0
   2043c:	beq	20580 <bcmp@plt+0xe2a4>
   20440:	mov	r0, r3
   20444:	cmp	r0, #0
   20448:	beq	203f8 <bcmp@plt+0xe11c>
   2044c:	str	r0, [sp, #36]	; 0x24
   20450:	ldr	r0, [sp, #36]	; 0x24
   20454:	ldr	r3, [sp, #36]	; 0x24
   20458:	ldr	r0, [r0, #4]
   2045c:	cmp	r0, #0
   20460:	beq	20548 <bcmp@plt+0xe26c>
   20464:	ldr	r0, [r3, #20]
   20468:	ldr	r3, [r0]
   2046c:	cmp	r3, #0
   20470:	beq	20544 <bcmp@plt+0xe268>
   20474:	mov	r2, #0
   20478:	b	20498 <bcmp@plt+0xe1bc>
   2047c:	cmp	r3, #0
   20480:	addne	r1, sp, #48	; 0x30
   20484:	strne	r3, [r1, r2, lsl #2]
   20488:	addne	r2, r2, #1
   2048c:	mov	r3, r0
   20490:	cmp	r3, #0
   20494:	beq	20544 <bcmp@plt+0xe268>
   20498:	ldr	r0, [r3, #4]
   2049c:	cmp	r0, #0
   204a0:	beq	20510 <bcmp@plt+0xe234>
   204a4:	ldr	r0, [r3, #20]
   204a8:	cmp	r0, #0
   204ac:	beq	20510 <bcmp@plt+0xe234>
   204b0:	str	r3, [sp, #40]	; 0x28
   204b4:	str	r2, [sp, #44]	; 0x2c
   204b8:	bl	448a0 <bcmp@plt+0x325c4>
   204bc:	ldr	r9, [r0, #4]
   204c0:	mov	r5, r0
   204c4:	cmp	r9, r0
   204c8:	beq	20500 <bcmp@plt+0xe224>
   204cc:	ldr	r0, [r9, #8]
   204d0:	mov	r1, #1
   204d4:	mov	r2, #0
   204d8:	mov	r3, #1
   204dc:	str	r8, [sp]
   204e0:	stmib	sp, {r4, r7, sl}
   204e4:	bl	3a4cc <bcmp@plt+0x281f0>
   204e8:	mov	r1, r0
   204ec:	mov	r0, r6
   204f0:	bl	3b164 <bcmp@plt+0x28e88>
   204f4:	ldr	r9, [r9, #4]
   204f8:	cmp	r9, r5
   204fc:	bne	204cc <bcmp@plt+0xe1f0>
   20500:	mov	r0, r5
   20504:	bl	3e398 <bcmp@plt+0x2c0bc>
   20508:	ldr	r2, [sp, #44]	; 0x2c
   2050c:	ldr	r3, [sp, #40]	; 0x28
   20510:	ldr	r0, [r3, #8]
   20514:	ldr	r3, [r3, #12]
   20518:	cmp	r0, #0
   2051c:	bne	2047c <bcmp@plt+0xe1a0>
   20520:	cmp	r3, #0
   20524:	bne	20490 <bcmp@plt+0xe1b4>
   20528:	cmp	r2, #0
   2052c:	beq	20544 <bcmp@plt+0xe268>
   20530:	sub	r2, r2, #1
   20534:	add	r0, sp, #48	; 0x30
   20538:	ldr	r3, [r0, r2, lsl #2]
   2053c:	cmp	r3, #0
   20540:	bne	20498 <bcmp@plt+0xe1bc>
   20544:	ldr	r3, [sp, #36]	; 0x24
   20548:	ldr	r0, [r3, #8]
   2054c:	ldr	r3, [r3, #12]
   20550:	cmp	r0, #0
   20554:	beq	20438 <bcmp@plt+0xe15c>
   20558:	cmp	r3, #0
   2055c:	beq	20444 <bcmp@plt+0xe168>
   20560:	ldr	r2, [sp, #32]
   20564:	sub	r1, fp, #548	; 0x224
   20568:	str	r3, [r1, r2, lsl #2]
   2056c:	add	r2, r2, #1
   20570:	str	r2, [sp, #32]
   20574:	cmp	r0, #0
   20578:	bne	2044c <bcmp@plt+0xe170>
   2057c:	b	203f8 <bcmp@plt+0xe11c>
   20580:	ldr	r0, [sp, #32]
   20584:	cmp	r0, #0
   20588:	beq	203f8 <bcmp@plt+0xe11c>
   2058c:	ldr	r1, [sp, #32]
   20590:	sub	r0, fp, #548	; 0x224
   20594:	sub	r1, r1, #1
   20598:	ldr	r0, [r0, r1, lsl #2]
   2059c:	str	r1, [sp, #32]
   205a0:	cmp	r0, #0
   205a4:	bne	2044c <bcmp@plt+0xe170>
   205a8:	b	203f8 <bcmp@plt+0xe11c>
   205ac:	ldr	r0, [sp, #24]
   205b0:	bl	3e398 <bcmp@plt+0x2c0bc>
   205b4:	ldr	r4, [sp, #20]
   205b8:	ldr	r1, [r4, #36]	; 0x24
   205bc:	ldr	r0, [r4, #40]	; 0x28
   205c0:	ldr	r2, [r1, #28]
   205c4:	ldr	r1, [sp, #16]
   205c8:	blx	r2
   205cc:	mov	r0, r4
   205d0:	sub	sp, fp, #28
   205d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   205d8:	b	16b68 <bcmp@plt+0x488c>
   205dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   205e0:	add	fp, sp, #28
   205e4:	sub	sp, sp, #108	; 0x6c
   205e8:	mov	r4, r0
   205ec:	bl	4a294 <bcmp@plt+0x37fb8>
   205f0:	mov	r7, r0
   205f4:	mov	r0, r4
   205f8:	bl	4a2a4 <bcmp@plt+0x37fc8>
   205fc:	mov	r6, r0
   20600:	mov	r0, r4
   20604:	bl	4a28c <bcmp@plt+0x37fb0>
   20608:	mov	r8, r0
   2060c:	ldr	r0, [r7]
   20610:	bl	443f4 <bcmp@plt+0x32118>
   20614:	mov	r5, r0
   20618:	ldr	r0, [r7, #8]
   2061c:	ldr	sl, [r7, #4]
   20620:	ldr	r9, [r7, #12]
   20624:	ldr	r7, [r0]
   20628:	mov	r0, r6
   2062c:	bl	45374 <bcmp@plt+0x33098>
   20630:	ldr	r1, [r8, #24]
   20634:	cmp	r0, r1
   20638:	ble	206c8 <bcmp@plt+0xe3ec>
   2063c:	ldr	r0, [pc, #996]	; 20a28 <bcmp@plt+0xe74c>
   20640:	mov	r1, r6
   20644:	ldr	r0, [pc, r0]
   20648:	ldr	r0, [r0]
   2064c:	bl	4510c <bcmp@plt+0x32e30>
   20650:	mov	r0, r4
   20654:	mov	r1, #60	; 0x3c
   20658:	mov	r8, #60	; 0x3c
   2065c:	bl	4a2ac <bcmp@plt+0x37fd0>
   20660:	ldr	r0, [pc, #964]	; 20a2c <bcmp@plt+0xe750>
   20664:	mov	r4, #0
   20668:	ldr	r0, [pc, r0]
   2066c:	ldr	r0, [r0]
   20670:	cmp	r0, #1
   20674:	blt	209f4 <bcmp@plt+0xe718>
   20678:	mov	r0, r5
   2067c:	bl	342fc <bcmp@plt+0x22020>
   20680:	mov	r5, r0
   20684:	ldr	r0, [sl]
   20688:	bl	342fc <bcmp@plt+0x22020>
   2068c:	mov	r6, r0
   20690:	mov	r0, r7
   20694:	bl	342fc <bcmp@plt+0x22020>
   20698:	mov	r7, r0
   2069c:	mov	r0, r9
   206a0:	bl	342fc <bcmp@plt+0x22020>
   206a4:	str	r7, [sp]
   206a8:	stmib	sp, {r0, r8}
   206ac:	mov	r0, #5
   206b0:	mov	r2, r5
   206b4:	mov	r3, r6
   206b8:	ldr	r1, [pc, #880]	; 20a30 <bcmp@plt+0xe754>
   206bc:	add	r1, pc, r1
   206c0:	bl	40d10 <bcmp@plt+0x2ea34>
   206c4:	b	209f4 <bcmp@plt+0xe718>
   206c8:	str	r4, [sp, #28]
   206cc:	str	r7, [sp, #44]	; 0x2c
   206d0:	str	r9, [sp, #36]	; 0x24
   206d4:	bl	452ac <bcmp@plt+0x32fd0>
   206d8:	mov	r4, r1
   206dc:	ldrb	r1, [sl, #4]
   206e0:	str	r0, [sp, #40]	; 0x28
   206e4:	mov	r0, r5
   206e8:	str	r5, [sp, #32]
   206ec:	bl	33824 <bcmp@plt+0x21548>
   206f0:	add	r1, r8, #96	; 0x60
   206f4:	add	r2, r8, #88	; 0x58
   206f8:	mov	r9, r0
   206fc:	bl	32f78 <bcmp@plt+0x20c9c>
   20700:	ldrh	r0, [r9, #28]
   20704:	movw	r1, #65535	; 0xffff
   20708:	cmp	r0, r1
   2070c:	beq	2071c <bcmp@plt+0xe440>
   20710:	ldr	r1, [r9, #36]	; 0x24
   20714:	add	r7, r1, r0
   20718:	b	20720 <bcmp@plt+0xe444>
   2071c:	mov	r7, #0
   20720:	ldr	r0, [sp, #40]	; 0x28
   20724:	str	r4, [r7, #8]
   20728:	str	r4, [sp, #24]
   2072c:	str	r0, [r7, #4]
   20730:	ldrb	r0, [r7]
   20734:	orr	r0, r0, #11
   20738:	strb	r0, [r7]
   2073c:	ldr	r0, [sl]
   20740:	bl	34418 <bcmp@plt+0x2213c>
   20744:	mov	r5, sl
   20748:	mov	sl, r0
   2074c:	ldr	r0, [sp, #44]	; 0x2c
   20750:	bl	34418 <bcmp@plt+0x2213c>
   20754:	cmp	sl, r0
   20758:	bne	208f4 <bcmp@plt+0xe618>
   2075c:	ldr	r3, [r5, #8]
   20760:	ldrb	r2, [r5, #4]
   20764:	add	r1, r7, #12
   20768:	mov	r0, r9
   2076c:	bl	33a98 <bcmp@plt+0x217bc>
   20770:	cmp	r0, #1
   20774:	bne	20938 <bcmp@plt+0xe65c>
   20778:	ldr	r0, [r5]
   2077c:	ldr	r4, [sp, #44]	; 0x2c
   20780:	movw	r1, #4342	; 0x10f6
   20784:	movw	r2, #4342	; 0x10f6
   20788:	mov	r7, r5
   2078c:	str	r0, [sp]
   20790:	mov	r0, r9
   20794:	mov	r3, r4
   20798:	bl	32fac <bcmp@plt+0x20cd0>
   2079c:	ldrh	r0, [r9, #22]
   207a0:	ldr	r1, [r9, #36]	; 0x24
   207a4:	add	r0, r1, r0
   207a8:	ldrh	r1, [r0]
   207ac:	orr	r1, r1, #16384	; 0x4000
   207b0:	strh	r1, [r0]
   207b4:	ldr	r0, [pc, #596]	; 20a10 <bcmp@plt+0xe734>
   207b8:	ldr	r0, [pc, r0]
   207bc:	ldr	r5, [sp, #36]	; 0x24
   207c0:	ldr	r0, [r0]
   207c4:	cmp	r0, #1
   207c8:	blt	20828 <bcmp@plt+0xe54c>
   207cc:	mov	r0, r9
   207d0:	bl	338dc <bcmp@plt+0x21600>
   207d4:	str	r0, [sp, #20]
   207d8:	mov	r0, r4
   207dc:	bl	342fc <bcmp@plt+0x22020>
   207e0:	str	r0, [sp, #16]
   207e4:	ldr	r0, [r7]
   207e8:	bl	342fc <bcmp@plt+0x22020>
   207ec:	str	r0, [sp, #12]
   207f0:	ldr	r0, [sp, #32]
   207f4:	bl	342fc <bcmp@plt+0x22020>
   207f8:	mov	sl, r0
   207fc:	mov	r0, r5
   20800:	bl	342fc <bcmp@plt+0x22020>
   20804:	ldr	r1, [sp, #12]
   20808:	stm	sp, {r1, sl}
   2080c:	str	r0, [sp, #8]
   20810:	mov	r0, #5
   20814:	ldr	r1, [pc, #504]	; 20a14 <bcmp@plt+0xe738>
   20818:	ldr	r2, [sp, #20]
   2081c:	ldr	r3, [sp, #16]
   20820:	add	r1, pc, r1
   20824:	bl	40d10 <bcmp@plt+0x2ea34>
   20828:	ldrh	r1, [r8, #56]	; 0x38
   2082c:	add	sl, sp, #48	; 0x30
   20830:	movw	r2, #4342	; 0x10f6
   20834:	mov	r3, r4
   20838:	str	r7, [sp, #20]
   2083c:	str	r5, [sp]
   20840:	mov	r7, r4
   20844:	mov	r0, sl
   20848:	bl	48348 <bcmp@plt+0x3606c>
   2084c:	mov	r0, r8
   20850:	mov	r1, r9
   20854:	mov	r2, sl
   20858:	bl	16b4c <bcmp@plt+0x4870>
   2085c:	mov	r0, r9
   20860:	bl	40320 <bcmp@plt+0x2e044>
   20864:	mov	r0, r6
   20868:	mov	r5, r6
   2086c:	bl	45374 <bcmp@plt+0x33098>
   20870:	ldr	r1, [pc, #416]	; 20a18 <bcmp@plt+0xe73c>
   20874:	cmp	r0, #1
   20878:	ldr	r1, [pc, r1]
   2087c:	ldr	r4, [sp, #28]
   20880:	ldr	r1, [r1]
   20884:	blt	2096c <bcmp@plt+0xe690>
   20888:	ldr	sl, [sp, #24]
   2088c:	cmp	r1, #1
   20890:	blt	209c8 <bcmp@plt+0xe6ec>
   20894:	ldr	r0, [sp, #32]
   20898:	bl	342fc <bcmp@plt+0x22020>
   2089c:	mov	r8, r0
   208a0:	ldr	r0, [sp, #20]
   208a4:	ldr	r0, [r0]
   208a8:	bl	342fc <bcmp@plt+0x22020>
   208ac:	mov	r9, r0
   208b0:	mov	r0, r7
   208b4:	bl	342fc <bcmp@plt+0x22020>
   208b8:	mov	r7, r0
   208bc:	ldr	r0, [sp, #36]	; 0x24
   208c0:	bl	342fc <bcmp@plt+0x22020>
   208c4:	mov	r6, r0
   208c8:	mov	r0, r5
   208cc:	bl	45374 <bcmp@plt+0x33098>
   208d0:	str	r0, [sp, #8]
   208d4:	str	r7, [sp]
   208d8:	str	r6, [sp, #4]
   208dc:	mov	r0, #5
   208e0:	mov	r2, r8
   208e4:	mov	r3, r9
   208e8:	ldr	r1, [pc, #300]	; 20a1c <bcmp@plt+0xe740>
   208ec:	add	r1, pc, r1
   208f0:	b	209c4 <bcmp@plt+0xe6e8>
   208f4:	ldr	r0, [pc, #260]	; 20a00 <bcmp@plt+0xe724>
   208f8:	ldr	r0, [pc, r0]
   208fc:	ldr	r0, [r0]
   20900:	cmp	r0, #1
   20904:	blt	20924 <bcmp@plt+0xe648>
   20908:	ldr	r0, [sp, #44]	; 0x2c
   2090c:	bl	342fc <bcmp@plt+0x22020>
   20910:	ldr	r1, [pc, #236]	; 20a04 <bcmp@plt+0xe728>
   20914:	mov	r2, r0
   20918:	mov	r0, #5
   2091c:	add	r1, pc, r1
   20920:	bl	40d10 <bcmp@plt+0x2ea34>
   20924:	cmp	r9, #0
   20928:	beq	2094c <bcmp@plt+0xe670>
   2092c:	mov	r0, r9
   20930:	bl	40320 <bcmp@plt+0x2e044>
   20934:	b	2094c <bcmp@plt+0xe670>
   20938:	ldr	r0, [pc, #200]	; 20a08 <bcmp@plt+0xe72c>
   2093c:	ldr	r0, [pc, r0]
   20940:	ldr	r0, [r0]
   20944:	cmp	r0, #2
   20948:	bge	20954 <bcmp@plt+0xe678>
   2094c:	mov	r4, #0
   20950:	b	209f4 <bcmp@plt+0xe718>
   20954:	ldr	r1, [pc, #176]	; 20a0c <bcmp@plt+0xe730>
   20958:	mov	r0, #6
   2095c:	add	r1, pc, r1
   20960:	bl	40d10 <bcmp@plt+0x2ea34>
   20964:	mov	r4, #0
   20968:	b	209f4 <bcmp@plt+0xe718>
   2096c:	ldr	sl, [sp, #24]
   20970:	cmp	r1, #1
   20974:	blt	209c8 <bcmp@plt+0xe6ec>
   20978:	ldr	r0, [sp, #32]
   2097c:	bl	342fc <bcmp@plt+0x22020>
   20980:	mov	r8, r0
   20984:	ldr	r0, [sp, #20]
   20988:	ldr	r0, [r0]
   2098c:	bl	342fc <bcmp@plt+0x22020>
   20990:	mov	r6, r0
   20994:	mov	r0, r7
   20998:	bl	342fc <bcmp@plt+0x22020>
   2099c:	mov	r7, r0
   209a0:	ldr	r0, [sp, #36]	; 0x24
   209a4:	bl	342fc <bcmp@plt+0x22020>
   209a8:	str	r0, [sp, #4]
   209ac:	str	r7, [sp]
   209b0:	mov	r0, #5
   209b4:	mov	r2, r8
   209b8:	mov	r3, r6
   209bc:	ldr	r1, [pc, #92]	; 20a20 <bcmp@plt+0xe744>
   209c0:	add	r1, pc, r1
   209c4:	bl	40d10 <bcmp@plt+0x2ea34>
   209c8:	ldr	r0, [pc, #84]	; 20a24 <bcmp@plt+0xe748>
   209cc:	mov	r3, sl
   209d0:	ldr	r0, [pc, r0]
   209d4:	ldr	r2, [sp, #40]	; 0x28
   209d8:	str	r5, [sp]
   209dc:	ldr	r0, [r0]
   209e0:	bl	44bac <bcmp@plt+0x328d0>
   209e4:	mov	r0, r4
   209e8:	mov	r1, #3
   209ec:	bl	4a2ac <bcmp@plt+0x37fd0>
   209f0:	mov	r4, #1
   209f4:	mov	r0, r4
   209f8:	sub	sp, fp, #28
   209fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20a00:	muleq	r5, r0, sl
   20a04:	andeq	r8, r3, r4, lsr #30
   20a08:	andeq	r5, r5, ip, asr #20
   20a0c:	andeq	r8, r3, ip, lsr pc
   20a10:	ldrdeq	r5, [r5], -r0
   20a14:	strheq	r9, [r3], -sl
   20a18:	andeq	r5, r5, r0, lsl fp
   20a1c:	andeq	r8, r3, r8, lsr lr
   20a20:	andeq	r8, r3, r2, asr #27
   20a24:	andeq	r5, r5, ip, lsr r8
   20a28:	andeq	r5, r5, r8, asr #23
   20a2c:	andeq	r5, r5, r0, lsr #26
   20a30:	andeq	r9, r3, r2, lsl r1
   20a34:	push	{r4, sl, fp, lr}
   20a38:	add	fp, sp, #8
   20a3c:	mov	r4, r0
   20a40:	ldr	r0, [r0, #12]
   20a44:	bl	340dc <bcmp@plt+0x21e00>
   20a48:	mov	r0, r4
   20a4c:	pop	{r4, sl, fp, lr}
   20a50:	b	11f10 <free@plt>
   20a54:	cmp	r1, #0
   20a58:	moveq	r0, #0
   20a5c:	bxeq	lr
   20a60:	push	{fp, lr}
   20a64:	mov	fp, sp
   20a68:	mov	r2, r1
   20a6c:	ldr	r1, [r1]
   20a70:	ldr	r0, [r0, #12]
   20a74:	bl	417c8 <bcmp@plt+0x2f4ec>
   20a78:	cmp	r0, #0
   20a7c:	movwne	r0, #1
   20a80:	pop	{fp, pc}
   20a84:	cmp	r1, #0
   20a88:	moveq	r0, #0
   20a8c:	bxeq	lr
   20a90:	push	{r4, r5, fp, lr}
   20a94:	add	fp, sp, #8
   20a98:	mov	r5, r0
   20a9c:	mov	r0, #8
   20aa0:	mov	r4, r1
   20aa4:	bl	44994 <bcmp@plt+0x326b8>
   20aa8:	str	r4, [r0]
   20aac:	mov	r2, r0
   20ab0:	mov	r1, r4
   20ab4:	ldr	r0, [r5, #16]
   20ab8:	bl	417c8 <bcmp@plt+0x2f4ec>
   20abc:	cmp	r0, #0
   20ac0:	movwne	r0, #1
   20ac4:	pop	{r4, r5, fp, pc}
   20ac8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20acc:	add	fp, sp, #28
   20ad0:	sub	sp, sp, #36	; 0x24
   20ad4:	sub	sp, sp, #1024	; 0x400
   20ad8:	mov	r4, r1
   20adc:	mov	r8, r0
   20ae0:	cmp	r1, #5
   20ae4:	blt	20b00 <bcmp@plt+0xe824>
   20ae8:	ldr	r0, [pc, #1052]	; 20f0c <bcmp@plt+0xec30>
   20aec:	ldr	r0, [pc, r0]
   20af0:	ldr	r0, [r0]
   20af4:	add	r0, r0, #4
   20af8:	cmp	r0, r4
   20afc:	blt	20eec <bcmp@plt+0xec10>
   20b00:	ldr	r1, [pc, #1032]	; 20f10 <bcmp@plt+0xec34>
   20b04:	mov	r0, r4
   20b08:	add	r1, pc, r1
   20b0c:	bl	40d10 <bcmp@plt+0x2ea34>
   20b10:	bl	3dc9c <bcmp@plt+0x2b9c0>
   20b14:	mov	r5, r0
   20b18:	ldr	r0, [r8, #12]
   20b1c:	mov	r1, r5
   20b20:	ldr	r0, [r0]
   20b24:	bl	3dd80 <bcmp@plt+0x2baa4>
   20b28:	ldr	r0, [r8, #12]
   20b2c:	mov	r1, r5
   20b30:	str	r5, [sp, #12]
   20b34:	ldr	r0, [r0, #4]
   20b38:	bl	3dd80 <bcmp@plt+0x2baa4>
   20b3c:	ldr	r0, [r8, #12]
   20b40:	ldr	r1, [r0, #8]
   20b44:	ldr	r1, [r1]
   20b48:	ldr	r2, [r1]
   20b4c:	cmp	r2, #0
   20b50:	beq	20bb4 <bcmp@plt+0xe8d8>
   20b54:	mov	r6, #0
   20b58:	mvn	r9, #3
   20b5c:	mov	r5, #3
   20b60:	mov	r7, #0
   20b64:	b	20b84 <bcmp@plt+0xe8a8>
   20b68:	ldr	r1, [r0, #8]
   20b6c:	add	r7, r7, #1
   20b70:	add	r6, r6, #2
   20b74:	ldr	r1, [r1]
   20b78:	ldr	r2, [r1]
   20b7c:	cmp	r7, r2
   20b80:	beq	20bb4 <bcmp@plt+0xe8d8>
   20b84:	ldr	r3, [r1, #16]
   20b88:	and	r2, r9, r7, lsr #2
   20b8c:	ldr	r2, [r3, r2]
   20b90:	and	r3, r6, #30
   20b94:	tst	r2, r5, lsl r3
   20b98:	bne	20b68 <bcmp@plt+0xe88c>
   20b9c:	ldr	r0, [r1, #24]
   20ba0:	ldr	r1, [sp, #12]
   20ba4:	ldr	r0, [r0, r7, lsl #2]
   20ba8:	bl	3dd80 <bcmp@plt+0x2baa4>
   20bac:	ldr	r0, [r8, #12]
   20bb0:	b	20b68 <bcmp@plt+0xe88c>
   20bb4:	ldr	r1, [r0, #12]
   20bb8:	ldr	r1, [r1]
   20bbc:	ldr	r2, [r1]
   20bc0:	cmp	r2, #0
   20bc4:	beq	20c28 <bcmp@plt+0xe94c>
   20bc8:	mov	r6, #0
   20bcc:	mvn	r9, #3
   20bd0:	mov	r5, #3
   20bd4:	mov	r7, #0
   20bd8:	b	20bf8 <bcmp@plt+0xe91c>
   20bdc:	ldr	r1, [r0, #12]
   20be0:	add	r7, r7, #1
   20be4:	add	r6, r6, #2
   20be8:	ldr	r1, [r1]
   20bec:	ldr	r2, [r1]
   20bf0:	cmp	r7, r2
   20bf4:	beq	20c28 <bcmp@plt+0xe94c>
   20bf8:	ldr	r3, [r1, #16]
   20bfc:	and	r2, r9, r7, lsr #2
   20c00:	ldr	r2, [r3, r2]
   20c04:	and	r3, r6, #30
   20c08:	tst	r2, r5, lsl r3
   20c0c:	bne	20bdc <bcmp@plt+0xe900>
   20c10:	ldr	r0, [r1, #24]
   20c14:	ldr	r1, [sp, #12]
   20c18:	ldr	r0, [r0, r7, lsl #2]
   20c1c:	bl	3dd80 <bcmp@plt+0x2baa4>
   20c20:	ldr	r0, [r8, #12]
   20c24:	b	20bdc <bcmp@plt+0xe900>
   20c28:	ldr	r5, [sp, #12]
   20c2c:	ldr	r0, [r0, #16]
   20c30:	mov	r1, r5
   20c34:	bl	3dd80 <bcmp@plt+0x2baa4>
   20c38:	ldr	r0, [r8, #12]
   20c3c:	mov	r1, r5
   20c40:	ldr	r0, [r0, #16]
   20c44:	bl	3dd80 <bcmp@plt+0x2baa4>
   20c48:	ldr	r1, [r5, #4]
   20c4c:	cmp	r1, r5
   20c50:	beq	20ec4 <bcmp@plt+0xebe8>
   20c54:	ldr	sl, [pc, #696]	; 20f14 <bcmp@plt+0xec38>
   20c58:	ldr	r9, [pc, #696]	; 20f18 <bcmp@plt+0xec3c>
   20c5c:	add	sl, pc, sl
   20c60:	add	r9, pc, r9
   20c64:	b	20c7c <bcmp@plt+0xe9a0>
   20c68:	ldr	r1, [sp, #16]
   20c6c:	ldr	r0, [sp, #12]
   20c70:	ldr	r1, [r1, #4]
   20c74:	cmp	r1, r0
   20c78:	beq	20ec4 <bcmp@plt+0xebe8>
   20c7c:	ldr	r0, [r1, #8]
   20c80:	str	r1, [sp, #16]
   20c84:	ldr	r6, [r0]
   20c88:	cmp	r6, #0
   20c8c:	beq	20c68 <bcmp@plt+0xe98c>
   20c90:	mov	r0, #0
   20c94:	str	r0, [sp, #20]
   20c98:	b	20cbc <bcmp@plt+0xe9e0>
   20c9c:	ldr	r2, [sp, #20]
   20ca0:	add	r1, sp, #540	; 0x21c
   20ca4:	str	r6, [r1, r2, lsl #2]
   20ca8:	add	r2, r2, #1
   20cac:	mov	r6, r0
   20cb0:	str	r2, [sp, #20]
   20cb4:	cmp	r6, #0
   20cb8:	beq	20c68 <bcmp@plt+0xe98c>
   20cbc:	ldr	r0, [r6, #4]
   20cc0:	cmp	r0, #0
   20cc4:	beq	20e68 <bcmp@plt+0xeb8c>
   20cc8:	ldr	r0, [r6, #20]
   20ccc:	ldr	r7, [r0]
   20cd0:	cmp	r7, #0
   20cd4:	beq	20e68 <bcmp@plt+0xeb8c>
   20cd8:	mov	r5, #0
   20cdc:	b	20d44 <bcmp@plt+0xea68>
   20ce0:	cmp	r1, #0
   20ce4:	ble	20e48 <bcmp@plt+0xeb6c>
   20ce8:	ldr	r0, [r8]
   20cec:	bl	342fc <bcmp@plt+0x22020>
   20cf0:	ldr	r1, [pc, #560]	; 20f28 <bcmp@plt+0xec4c>
   20cf4:	mov	r2, r0
   20cf8:	mov	r0, r4
   20cfc:	add	r1, pc, r1
   20d00:	bl	40d10 <bcmp@plt+0x2ea34>
   20d04:	ldr	r0, [r8, #20]
   20d08:	ldr	r1, [pc, #540]	; 20f2c <bcmp@plt+0xec50>
   20d0c:	mov	r2, r4
   20d10:	ldr	r1, [pc, r1]
   20d14:	bl	3e00c <bcmp@plt+0x2bd30>
   20d18:	ldr	r0, [r7, #8]
   20d1c:	ldr	r7, [r7, #12]
   20d20:	cmp	r0, #0
   20d24:	beq	20d90 <bcmp@plt+0xeab4>
   20d28:	cmp	r7, #0
   20d2c:	addne	r1, sp, #24
   20d30:	strne	r7, [r1, r5, lsl #2]
   20d34:	addne	r5, r5, #1
   20d38:	mov	r7, r0
   20d3c:	cmp	r7, #0
   20d40:	beq	20e68 <bcmp@plt+0xeb8c>
   20d44:	ldr	r0, [r7, #4]
   20d48:	cmp	r0, #0
   20d4c:	beq	20d18 <bcmp@plt+0xea3c>
   20d50:	ldr	r8, [r7, #20]
   20d54:	cmp	r8, #0
   20d58:	beq	20d18 <bcmp@plt+0xea3c>
   20d5c:	cmp	r4, #5
   20d60:	blt	20db8 <bcmp@plt+0xeadc>
   20d64:	ldr	r0, [pc, #432]	; 20f1c <bcmp@plt+0xec40>
   20d68:	ldr	r0, [pc, r0]
   20d6c:	ldr	r0, [r0]
   20d70:	add	r0, r0, #4
   20d74:	cmp	r0, r4
   20d78:	bge	20db8 <bcmp@plt+0xeadc>
   20d7c:	ldr	r0, [r8, #20]
   20d80:	ldr	r1, [r0, #12]
   20d84:	cmp	r1, #0
   20d88:	bgt	20d08 <bcmp@plt+0xea2c>
   20d8c:	b	20d18 <bcmp@plt+0xea3c>
   20d90:	cmp	r7, #0
   20d94:	bne	20d3c <bcmp@plt+0xea60>
   20d98:	cmp	r5, #0
   20d9c:	beq	20e68 <bcmp@plt+0xeb8c>
   20da0:	sub	r5, r5, #1
   20da4:	add	r0, sp, #24
   20da8:	ldr	r7, [r0, r5, lsl #2]
   20dac:	cmp	r7, #0
   20db0:	bne	20d44 <bcmp@plt+0xea68>
   20db4:	b	20e68 <bcmp@plt+0xeb8c>
   20db8:	ldr	r0, [r8]
   20dbc:	bl	342fc <bcmp@plt+0x22020>
   20dc0:	mov	r2, r0
   20dc4:	ldrb	r0, [r8, #4]
   20dc8:	ldrb	r3, [r8, #16]
   20dcc:	ldrb	r1, [r8, #5]
   20dd0:	cmp	r0, #0
   20dd4:	mov	r0, r9
   20dd8:	moveq	r0, sl
   20ddc:	cmp	r3, #0
   20de0:	mov	r3, r9
   20de4:	moveq	r3, sl
   20de8:	str	r0, [sp, #4]
   20dec:	cmp	r1, #0
   20df0:	mov	r0, r4
   20df4:	str	r3, [sp]
   20df8:	mov	r3, r9
   20dfc:	moveq	r3, sl
   20e00:	ldr	r1, [pc, #280]	; 20f20 <bcmp@plt+0xec44>
   20e04:	add	r1, pc, r1
   20e08:	bl	40d10 <bcmp@plt+0x2ea34>
   20e0c:	ldr	r0, [r8, #20]
   20e10:	cmp	r4, #5
   20e14:	ldr	r1, [r0, #12]
   20e18:	blt	20ce0 <bcmp@plt+0xea04>
   20e1c:	ldr	r2, [pc, #256]	; 20f24 <bcmp@plt+0xec48>
   20e20:	cmp	r1, #0
   20e24:	ldr	r2, [pc, r2]
   20e28:	ldr	r2, [r2]
   20e2c:	add	r2, r2, #4
   20e30:	ble	20e40 <bcmp@plt+0xeb64>
   20e34:	cmp	r2, r4
   20e38:	bge	20ce8 <bcmp@plt+0xea0c>
   20e3c:	b	20d08 <bcmp@plt+0xea2c>
   20e40:	cmp	r2, r4
   20e44:	blt	20d18 <bcmp@plt+0xea3c>
   20e48:	ldr	r0, [r8]
   20e4c:	bl	342fc <bcmp@plt+0x22020>
   20e50:	ldr	r1, [pc, #216]	; 20f30 <bcmp@plt+0xec54>
   20e54:	mov	r2, r0
   20e58:	mov	r0, r4
   20e5c:	add	r1, pc, r1
   20e60:	bl	40d10 <bcmp@plt+0x2ea34>
   20e64:	b	20d18 <bcmp@plt+0xea3c>
   20e68:	ldr	r0, [r6, #8]
   20e6c:	ldr	r6, [r6, #12]
   20e70:	cmp	r0, #0
   20e74:	beq	20e90 <bcmp@plt+0xebb4>
   20e78:	cmp	r6, #0
   20e7c:	bne	20c9c <bcmp@plt+0xe9c0>
   20e80:	mov	r6, r0
   20e84:	cmp	r6, #0
   20e88:	bne	20cbc <bcmp@plt+0xe9e0>
   20e8c:	b	20c68 <bcmp@plt+0xe98c>
   20e90:	cmp	r6, #0
   20e94:	bne	20cb4 <bcmp@plt+0xe9d8>
   20e98:	ldr	r0, [sp, #20]
   20e9c:	cmp	r0, #0
   20ea0:	beq	20c68 <bcmp@plt+0xe98c>
   20ea4:	ldr	r1, [sp, #20]
   20ea8:	add	r0, sp, #540	; 0x21c
   20eac:	sub	r1, r1, #1
   20eb0:	ldr	r6, [r0, r1, lsl #2]
   20eb4:	str	r1, [sp, #20]
   20eb8:	cmp	r6, #0
   20ebc:	bne	20cbc <bcmp@plt+0xe9e0>
   20ec0:	b	20c68 <bcmp@plt+0xe98c>
   20ec4:	ldr	r0, [sp, #12]
   20ec8:	bl	3e398 <bcmp@plt+0x2c0bc>
   20ecc:	cmp	r4, #5
   20ed0:	blt	20ef4 <bcmp@plt+0xec18>
   20ed4:	ldr	r0, [pc, #88]	; 20f34 <bcmp@plt+0xec58>
   20ed8:	ldr	r0, [pc, r0]
   20edc:	ldr	r0, [r0]
   20ee0:	add	r0, r0, #4
   20ee4:	cmp	r0, r4
   20ee8:	bge	20ef4 <bcmp@plt+0xec18>
   20eec:	sub	sp, fp, #28
   20ef0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20ef4:	ldr	r1, [pc, #60]	; 20f38 <bcmp@plt+0xec5c>
   20ef8:	mov	r0, r4
   20efc:	add	r1, pc, r1
   20f00:	sub	sp, fp, #28
   20f04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20f08:	b	40d10 <bcmp@plt+0x2ea34>
   20f0c:	muleq	r5, ip, r8
   20f10:	andeq	r9, r3, sl, asr #32
   20f14:	andeq	r8, r3, r6, ror #30
   20f18:	andeq	r3, r4, r0, asr r2
   20f1c:	andeq	r5, r5, r0, lsr #12
   20f20:	andeq	r8, r3, r8, lsl #27
   20f24:	andeq	r5, r5, r4, ror #10
   20f28:	andeq	r8, r3, sl, asr #29
   20f2c:	andeq	r5, r5, r4, lsl #10
   20f30:	andeq	r8, r3, r3, lsl #27
   20f34:			; <UNDEFINED> instruction: 0x000554b0
   20f38:	andeq	r7, r3, sp, lsl #26
   20f3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20f40:	add	fp, sp, #28
   20f44:	sub	sp, sp, #20
   20f48:	sub	sp, sp, #1024	; 0x400
   20f4c:	mov	r4, r1
   20f50:	mov	r8, r0
   20f54:	cmp	r1, #5
   20f58:	blt	20f74 <bcmp@plt+0xec98>
   20f5c:	ldr	r0, [pc, #772]	; 21268 <bcmp@plt+0xef8c>
   20f60:	ldr	r0, [pc, r0]
   20f64:	ldr	r0, [r0]
   20f68:	add	r0, r0, #4
   20f6c:	cmp	r0, r4
   20f70:	blt	21248 <bcmp@plt+0xef6c>
   20f74:	ldr	r1, [pc, #752]	; 2126c <bcmp@plt+0xef90>
   20f78:	mov	r0, r4
   20f7c:	add	r1, pc, r1
   20f80:	bl	40d10 <bcmp@plt+0x2ea34>
   20f84:	bl	3dc9c <bcmp@plt+0x2b9c0>
   20f88:	mov	r5, r0
   20f8c:	ldr	r0, [r8, #16]
   20f90:	mov	r1, r5
   20f94:	ldr	r0, [r0]
   20f98:	bl	3dd80 <bcmp@plt+0x2baa4>
   20f9c:	ldr	r0, [r8, #16]
   20fa0:	mov	r1, r5
   20fa4:	str	r5, [sp]
   20fa8:	ldr	r0, [r0, #4]
   20fac:	bl	3dd80 <bcmp@plt+0x2baa4>
   20fb0:	ldr	r0, [r8, #16]
   20fb4:	ldr	r1, [r0, #8]
   20fb8:	ldr	r1, [r1]
   20fbc:	ldr	r2, [r1]
   20fc0:	cmp	r2, #0
   20fc4:	beq	21028 <bcmp@plt+0xed4c>
   20fc8:	mov	r5, #0
   20fcc:	mvn	r9, #3
   20fd0:	mov	r6, #3
   20fd4:	mov	r7, #0
   20fd8:	b	20ff8 <bcmp@plt+0xed1c>
   20fdc:	ldr	r1, [r0, #8]
   20fe0:	add	r7, r7, #1
   20fe4:	add	r5, r5, #2
   20fe8:	ldr	r1, [r1]
   20fec:	ldr	r2, [r1]
   20ff0:	cmp	r7, r2
   20ff4:	beq	21028 <bcmp@plt+0xed4c>
   20ff8:	ldr	r3, [r1, #16]
   20ffc:	and	r2, r9, r7, lsr #2
   21000:	ldr	r2, [r3, r2]
   21004:	and	r3, r5, #30
   21008:	tst	r2, r6, lsl r3
   2100c:	bne	20fdc <bcmp@plt+0xed00>
   21010:	ldr	r0, [r1, #24]
   21014:	ldr	r1, [sp]
   21018:	ldr	r0, [r0, r7, lsl #2]
   2101c:	bl	3dd80 <bcmp@plt+0x2baa4>
   21020:	ldr	r0, [r8, #16]
   21024:	b	20fdc <bcmp@plt+0xed00>
   21028:	ldr	r1, [r0, #12]
   2102c:	ldr	r1, [r1]
   21030:	ldr	r2, [r1]
   21034:	cmp	r2, #0
   21038:	beq	2109c <bcmp@plt+0xedc0>
   2103c:	mov	r5, #0
   21040:	mvn	r9, #3
   21044:	mov	r6, #3
   21048:	mov	r7, #0
   2104c:	b	2106c <bcmp@plt+0xed90>
   21050:	ldr	r1, [r0, #12]
   21054:	add	r7, r7, #1
   21058:	add	r5, r5, #2
   2105c:	ldr	r1, [r1]
   21060:	ldr	r2, [r1]
   21064:	cmp	r7, r2
   21068:	beq	2109c <bcmp@plt+0xedc0>
   2106c:	ldr	r3, [r1, #16]
   21070:	and	r2, r9, r7, lsr #2
   21074:	ldr	r2, [r3, r2]
   21078:	and	r3, r5, #30
   2107c:	tst	r2, r6, lsl r3
   21080:	bne	21050 <bcmp@plt+0xed74>
   21084:	ldr	r0, [r1, #24]
   21088:	ldr	r1, [sp]
   2108c:	ldr	r0, [r0, r7, lsl #2]
   21090:	bl	3dd80 <bcmp@plt+0x2baa4>
   21094:	ldr	r0, [r8, #16]
   21098:	b	21050 <bcmp@plt+0xed74>
   2109c:	ldr	r5, [sp]
   210a0:	ldr	r0, [r0, #16]
   210a4:	mov	r1, r5
   210a8:	bl	3dd80 <bcmp@plt+0x2baa4>
   210ac:	ldr	r0, [r8, #16]
   210b0:	mov	r1, r5
   210b4:	ldr	r0, [r0, #16]
   210b8:	bl	3dd80 <bcmp@plt+0x2baa4>
   210bc:	ldr	r1, [r5, #4]
   210c0:	cmp	r1, r5
   210c4:	beq	21220 <bcmp@plt+0xef44>
   210c8:	ldr	r6, [pc, #416]	; 21270 <bcmp@plt+0xef94>
   210cc:	add	r5, sp, #8
   210d0:	add	r6, pc, r6
   210d4:	b	210ec <bcmp@plt+0xee10>
   210d8:	ldr	r1, [sp, #4]
   210dc:	ldr	r0, [sp]
   210e0:	ldr	r1, [r1, #4]
   210e4:	cmp	r1, r0
   210e8:	beq	21220 <bcmp@plt+0xef44>
   210ec:	ldr	r0, [r1, #8]
   210f0:	str	r1, [sp, #4]
   210f4:	ldr	r9, [r0]
   210f8:	cmp	r9, #0
   210fc:	beq	210d8 <bcmp@plt+0xedfc>
   21100:	mov	r8, #0
   21104:	b	21134 <bcmp@plt+0xee58>
   21108:	ldr	r0, [r9, #8]
   2110c:	ldr	r9, [r9, #12]
   21110:	cmp	r0, #0
   21114:	beq	211f8 <bcmp@plt+0xef1c>
   21118:	cmp	r9, #0
   2111c:	addne	r1, sp, #524	; 0x20c
   21120:	strne	r9, [r1, r8, lsl #2]
   21124:	addne	r8, r8, #1
   21128:	mov	r9, r0
   2112c:	cmp	r9, #0
   21130:	beq	210d8 <bcmp@plt+0xedfc>
   21134:	ldr	r0, [r9, #4]
   21138:	cmp	r0, #0
   2113c:	beq	21108 <bcmp@plt+0xee2c>
   21140:	ldr	r0, [r9, #20]
   21144:	ldr	r7, [r0]
   21148:	cmp	r7, #0
   2114c:	beq	21108 <bcmp@plt+0xee2c>
   21150:	mov	sl, #0
   21154:	b	21198 <bcmp@plt+0xeebc>
   21158:	ldr	r0, [r0]
   2115c:	bl	3afdc <bcmp@plt+0x28d00>
   21160:	mov	r2, r0
   21164:	mov	r0, r4
   21168:	mov	r1, r6
   2116c:	bl	40d10 <bcmp@plt+0x2ea34>
   21170:	ldr	r0, [r7, #8]
   21174:	ldr	r7, [r7, #12]
   21178:	cmp	r0, #0
   2117c:	beq	211d4 <bcmp@plt+0xeef8>
   21180:	cmp	r7, #0
   21184:	strne	r7, [r5, sl, lsl #2]
   21188:	addne	sl, sl, #1
   2118c:	mov	r7, r0
   21190:	cmp	r7, #0
   21194:	beq	21108 <bcmp@plt+0xee2c>
   21198:	ldr	r0, [r7, #4]
   2119c:	cmp	r0, #0
   211a0:	beq	21170 <bcmp@plt+0xee94>
   211a4:	ldr	r0, [r7, #20]
   211a8:	cmp	r0, #0
   211ac:	beq	21170 <bcmp@plt+0xee94>
   211b0:	cmp	r4, #5
   211b4:	blt	21158 <bcmp@plt+0xee7c>
   211b8:	ldr	r1, [pc, #180]	; 21274 <bcmp@plt+0xef98>
   211bc:	ldr	r1, [pc, r1]
   211c0:	ldr	r1, [r1]
   211c4:	add	r1, r1, #4
   211c8:	cmp	r1, r4
   211cc:	bge	21158 <bcmp@plt+0xee7c>
   211d0:	b	21170 <bcmp@plt+0xee94>
   211d4:	cmp	r7, #0
   211d8:	bne	21190 <bcmp@plt+0xeeb4>
   211dc:	cmp	sl, #0
   211e0:	beq	21108 <bcmp@plt+0xee2c>
   211e4:	sub	sl, sl, #1
   211e8:	ldr	r7, [r5, sl, lsl #2]
   211ec:	cmp	r7, #0
   211f0:	bne	21198 <bcmp@plt+0xeebc>
   211f4:	b	21108 <bcmp@plt+0xee2c>
   211f8:	cmp	r9, #0
   211fc:	bne	2112c <bcmp@plt+0xee50>
   21200:	cmp	r8, #0
   21204:	beq	210d8 <bcmp@plt+0xedfc>
   21208:	sub	r8, r8, #1
   2120c:	add	r0, sp, #524	; 0x20c
   21210:	ldr	r9, [r0, r8, lsl #2]
   21214:	cmp	r9, #0
   21218:	bne	21134 <bcmp@plt+0xee58>
   2121c:	b	210d8 <bcmp@plt+0xedfc>
   21220:	ldr	r0, [sp]
   21224:	bl	3e398 <bcmp@plt+0x2c0bc>
   21228:	cmp	r4, #5
   2122c:	blt	21250 <bcmp@plt+0xef74>
   21230:	ldr	r0, [pc, #64]	; 21278 <bcmp@plt+0xef9c>
   21234:	ldr	r0, [pc, r0]
   21238:	ldr	r0, [r0]
   2123c:	add	r0, r0, #4
   21240:	cmp	r0, r4
   21244:	bge	21250 <bcmp@plt+0xef74>
   21248:	sub	sp, fp, #28
   2124c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21250:	ldr	r1, [pc, #36]	; 2127c <bcmp@plt+0xefa0>
   21254:	mov	r0, r4
   21258:	add	r1, pc, r1
   2125c:	sub	sp, fp, #28
   21260:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21264:	b	40d10 <bcmp@plt+0x2ea34>
   21268:	andeq	r5, r5, r8, lsr #8
   2126c:	andeq	r8, r3, sp, ror ip
   21270:	andeq	r6, r3, fp, lsl #3
   21274:	andeq	r5, r5, ip, asr #3
   21278:	andeq	r5, r5, r4, asr r1
   2127c:			; <UNDEFINED> instruction: 0x000379b1
   21280:	push	{fp, lr}
   21284:	mov	fp, sp
   21288:	ldr	r1, [r0, #4]
   2128c:	ldr	r2, [pc, #36]	; 212b8 <bcmp@plt+0xefdc>
   21290:	ldr	r2, [pc, r2]
   21294:	cmp	r1, r2
   21298:	popeq	{fp, pc}
   2129c:	ldr	r0, [pc, #24]	; 212bc <bcmp@plt+0xefe0>
   212a0:	ldr	r1, [pc, #24]	; 212c0 <bcmp@plt+0xefe4>
   212a4:	ldr	r2, [pc, #24]	; 212c4 <bcmp@plt+0xefe8>
   212a8:	add	r0, pc, r0
   212ac:	add	r1, pc, r1
   212b0:	add	r2, pc, r2
   212b4:	bl	44ad4 <bcmp@plt+0x327f8>
   212b8:	muleq	r5, r4, r0
   212bc:	andeq	r8, r3, sl, lsl #19
   212c0:	muleq	r3, ip, r9
   212c4:	andeq	r8, r3, r5, lsr #19
   212c8:	mov	r0, #1
   212cc:	bx	lr
   212d0:	mov	r0, #1
   212d4:	bx	lr
   212d8:	mov	r0, #1
   212dc:	bx	lr
   212e0:	mov	r0, #0
   212e4:	bx	lr
   212e8:	push	{r4, sl, fp, lr}
   212ec:	add	fp, sp, #8
   212f0:	mov	r4, r0
   212f4:	ldr	r0, [r0, #4]
   212f8:	ldr	r1, [pc, #84]	; 21354 <bcmp@plt+0xf078>
   212fc:	ldr	r1, [pc, r1]
   21300:	cmp	r0, r1
   21304:	bne	21338 <bcmp@plt+0xf05c>
   21308:	ldr	r0, [pc, #72]	; 21358 <bcmp@plt+0xf07c>
   2130c:	ldr	r0, [pc, r0]
   21310:	ldr	r0, [r0]
   21314:	cmp	r0, #1
   21318:	blt	2132c <bcmp@plt+0xf050>
   2131c:	ldr	r1, [pc, #56]	; 2135c <bcmp@plt+0xf080>
   21320:	mov	r0, #5
   21324:	add	r1, pc, r1
   21328:	bl	40d10 <bcmp@plt+0x2ea34>
   2132c:	mov	r0, r4
   21330:	pop	{r4, sl, fp, lr}
   21334:	b	11f10 <free@plt>
   21338:	ldr	r0, [pc, #32]	; 21360 <bcmp@plt+0xf084>
   2133c:	ldr	r1, [pc, #32]	; 21364 <bcmp@plt+0xf088>
   21340:	ldr	r2, [pc, #32]	; 21368 <bcmp@plt+0xf08c>
   21344:	add	r0, pc, r0
   21348:	add	r1, pc, r1
   2134c:	add	r2, pc, r2
   21350:	bl	44ad4 <bcmp@plt+0x327f8>
   21354:	andeq	r5, r5, r8, lsr #32
   21358:	andeq	r5, r5, ip, ror r0
   2135c:	andeq	r8, r3, r3, asr r9
   21360:	andeq	r8, r3, lr, ror #17
   21364:	andeq	r8, r3, r0, lsl #18
   21368:	andeq	r8, r3, r9, lsl #18
   2136c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   21370:	add	fp, sp, #24
   21374:	mov	r4, r0
   21378:	ldr	r0, [r0, #4]
   2137c:	ldr	r1, [pc, #308]	; 214b8 <bcmp@plt+0xf1dc>
   21380:	ldr	r1, [pc, r1]
   21384:	cmp	r0, r1
   21388:	bne	2149c <bcmp@plt+0xf1c0>
   2138c:	ldr	r6, [pc, #296]	; 214bc <bcmp@plt+0xf1e0>
   21390:	ldr	r6, [pc, r6]
   21394:	ldr	r0, [r6]
   21398:	cmp	r0, #1
   2139c:	blt	213b0 <bcmp@plt+0xf0d4>
   213a0:	ldr	r1, [pc, #280]	; 214c0 <bcmp@plt+0xf1e4>
   213a4:	mov	r0, #5
   213a8:	add	r1, pc, r1
   213ac:	bl	40d10 <bcmp@plt+0x2ea34>
   213b0:	mov	r0, r4
   213b4:	mov	r1, #5
   213b8:	bl	20ac8 <bcmp@plt+0xe7ec>
   213bc:	mov	r0, r4
   213c0:	mov	r1, #5
   213c4:	bl	20f3c <bcmp@plt+0xec60>
   213c8:	ldr	r0, [r4, #32]
   213cc:	cmp	r0, #0
   213d0:	beq	21478 <bcmp@plt+0xf19c>
   213d4:	ldr	r0, [r6]
   213d8:	cmp	r0, #1
   213dc:	blt	21498 <bcmp@plt+0xf1bc>
   213e0:	ldr	r1, [pc, #220]	; 214c4 <bcmp@plt+0xf1e8>
   213e4:	mov	r0, #5
   213e8:	add	r1, pc, r1
   213ec:	bl	40d10 <bcmp@plt+0x2ea34>
   213f0:	ldr	r0, [r6]
   213f4:	cmp	r0, #1
   213f8:	blt	21498 <bcmp@plt+0xf1bc>
   213fc:	ldr	r7, [r4, #32]
   21400:	mov	r0, #5
   21404:	ldm	r7, {r2, r3}
   21408:	ldr	r1, [pc, #184]	; 214c8 <bcmp@plt+0xf1ec>
   2140c:	add	r1, pc, r1
   21410:	bl	40d10 <bcmp@plt+0x2ea34>
   21414:	ldr	r0, [r7, #8]
   21418:	ldr	r5, [r0, #4]
   2141c:	cmp	r5, r0
   21420:	beq	21478 <bcmp@plt+0xf19c>
   21424:	ldr	r8, [pc, #160]	; 214cc <bcmp@plt+0xf1f0>
   21428:	mov	r4, #1
   2142c:	add	r8, pc, r8
   21430:	b	21444 <bcmp@plt+0xf168>
   21434:	ldr	r5, [r5, #4]
   21438:	add	r4, r4, #1
   2143c:	cmp	r5, r0
   21440:	beq	21478 <bcmp@plt+0xf19c>
   21444:	ldr	r1, [r6]
   21448:	cmp	r1, #1
   2144c:	blt	21434 <bcmp@plt+0xf158>
   21450:	ldr	r0, [r5, #8]
   21454:	ldr	r0, [r0, #4]
   21458:	bl	342fc <bcmp@plt+0x22020>
   2145c:	mov	r3, r0
   21460:	mov	r0, #5
   21464:	mov	r1, r8
   21468:	mov	r2, r4
   2146c:	bl	40d10 <bcmp@plt+0x2ea34>
   21470:	ldr	r0, [r7, #8]
   21474:	b	21434 <bcmp@plt+0xf158>
   21478:	ldr	r0, [r6]
   2147c:	cmp	r0, #1
   21480:	blt	21498 <bcmp@plt+0xf1bc>
   21484:	ldr	r1, [pc, #80]	; 214dc <bcmp@plt+0xf200>
   21488:	mov	r0, #5
   2148c:	add	r1, pc, r1
   21490:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   21494:	b	40d10 <bcmp@plt+0x2ea34>
   21498:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2149c:	ldr	r0, [pc, #44]	; 214d0 <bcmp@plt+0xf1f4>
   214a0:	ldr	r1, [pc, #44]	; 214d4 <bcmp@plt+0xf1f8>
   214a4:	ldr	r2, [pc, #44]	; 214d8 <bcmp@plt+0xf1fc>
   214a8:	add	r0, pc, r0
   214ac:	add	r1, pc, r1
   214b0:	add	r2, pc, r2
   214b4:	bl	44ad4 <bcmp@plt+0x327f8>
   214b8:	andeq	r4, r5, r4, lsr #31
   214bc:	strdeq	r4, [r5], -r8
   214c0:	andeq	r8, r3, r6, ror #17
   214c4:	ldrdeq	r8, [r3], -r1
   214c8:	andeq	r8, r3, pc, lsl r9
   214cc:	andeq	r8, r3, ip, lsl r9
   214d0:	andeq	r8, r3, sl, lsl #15
   214d4:	muleq	r3, ip, r7
   214d8:	andeq	r8, r3, r5, lsr #15
   214dc:	andeq	r8, r3, r8, asr #16
   214e0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   214e4:	add	fp, sp, #24
   214e8:	mov	r4, r1
   214ec:	mov	r5, r0
   214f0:	cmp	r1, #5
   214f4:	blt	21510 <bcmp@plt+0xf234>
   214f8:	ldr	r0, [pc, #160]	; 215a0 <bcmp@plt+0xf2c4>
   214fc:	ldr	r0, [pc, r0]
   21500:	ldr	r0, [r0]
   21504:	add	r0, r0, #4
   21508:	cmp	r0, r4
   2150c:	blt	2159c <bcmp@plt+0xf2c0>
   21510:	ldm	r5, {r2, r3}
   21514:	ldr	r1, [pc, #136]	; 215a4 <bcmp@plt+0xf2c8>
   21518:	mov	r0, r4
   2151c:	add	r1, pc, r1
   21520:	bl	40d10 <bcmp@plt+0x2ea34>
   21524:	ldr	r0, [r5, #8]
   21528:	ldr	r7, [r0, #4]
   2152c:	cmp	r7, r0
   21530:	beq	2159c <bcmp@plt+0xf2c0>
   21534:	ldr	r8, [pc, #108]	; 215a8 <bcmp@plt+0xf2cc>
   21538:	ldr	r9, [pc, #108]	; 215ac <bcmp@plt+0xf2d0>
   2153c:	mov	r6, #1
   21540:	ldr	r9, [pc, r9]
   21544:	add	r8, pc, r8
   21548:	b	2157c <bcmp@plt+0xf2a0>
   2154c:	ldr	r0, [r1, #4]
   21550:	bl	342fc <bcmp@plt+0x22020>
   21554:	mov	r3, r0
   21558:	mov	r0, r4
   2155c:	mov	r1, r8
   21560:	mov	r2, r6
   21564:	bl	40d10 <bcmp@plt+0x2ea34>
   21568:	ldr	r0, [r5, #8]
   2156c:	ldr	r7, [r7, #4]
   21570:	add	r6, r6, #1
   21574:	cmp	r7, r0
   21578:	beq	2159c <bcmp@plt+0xf2c0>
   2157c:	ldr	r1, [r7, #8]
   21580:	cmp	r4, #5
   21584:	blt	2154c <bcmp@plt+0xf270>
   21588:	ldr	r2, [r9]
   2158c:	add	r2, r2, #4
   21590:	cmp	r2, r4
   21594:	bge	2154c <bcmp@plt+0xf270>
   21598:	b	2156c <bcmp@plt+0xf290>
   2159c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   215a0:	andeq	r4, r5, ip, lsl #29
   215a4:	andeq	r8, r3, pc, lsl #16
   215a8:	andeq	r8, r3, r4, lsl #16
   215ac:	andeq	r4, r5, r8, asr #28
   215b0:	push	{r4, r5, fp, lr}
   215b4:	add	fp, sp, #8
   215b8:	mov	r4, r0
   215bc:	ldr	r0, [r0, #4]
   215c0:	ldr	r1, [pc, #172]	; 21674 <bcmp@plt+0xf398>
   215c4:	ldr	r1, [pc, r1]
   215c8:	cmp	r0, r1
   215cc:	bne	21658 <bcmp@plt+0xf37c>
   215d0:	bl	41304 <bcmp@plt+0x2f028>
   215d4:	str	r0, [r4, #16]
   215d8:	bl	41304 <bcmp@plt+0x2f028>
   215dc:	str	r0, [r4, #12]
   215e0:	ldr	r0, [pc, #144]	; 21678 <bcmp@plt+0xf39c>
   215e4:	ldr	r0, [pc, r0]
   215e8:	bl	49148 <bcmp@plt+0x36e6c>
   215ec:	str	r0, [r4, #20]
   215f0:	ldr	r0, [pc, #132]	; 2167c <bcmp@plt+0xf3a0>
   215f4:	ldr	r0, [pc, r0]
   215f8:	bl	49148 <bcmp@plt+0x36e6c>
   215fc:	str	r0, [r4, #24]
   21600:	bl	49118 <bcmp@plt+0x36e3c>
   21604:	mov	r5, #0
   21608:	str	r0, [r4, #28]
   2160c:	str	r5, [r4, #32]
   21610:	ldr	r0, [r4, #16]
   21614:	cmp	r0, #0
   21618:	beq	21650 <bcmp@plt+0xf374>
   2161c:	ldr	r0, [r4, #12]
   21620:	cmp	r0, #0
   21624:	beq	21650 <bcmp@plt+0xf374>
   21628:	ldr	r0, [pc, #80]	; 21680 <bcmp@plt+0xf3a4>
   2162c:	mov	r5, #1
   21630:	ldr	r0, [pc, r0]
   21634:	ldr	r0, [r0]
   21638:	cmp	r0, #1
   2163c:	blt	21650 <bcmp@plt+0xf374>
   21640:	ldr	r1, [pc, #60]	; 21684 <bcmp@plt+0xf3a8>
   21644:	mov	r0, #5
   21648:	add	r1, pc, r1
   2164c:	bl	40d10 <bcmp@plt+0x2ea34>
   21650:	mov	r0, r5
   21654:	pop	{r4, r5, fp, pc}
   21658:	ldr	r0, [pc, #40]	; 21688 <bcmp@plt+0xf3ac>
   2165c:	ldr	r1, [pc, #40]	; 2168c <bcmp@plt+0xf3b0>
   21660:	ldr	r2, [pc, #40]	; 21690 <bcmp@plt+0xf3b4>
   21664:	add	r0, pc, r0
   21668:	add	r1, pc, r1
   2166c:	add	r2, pc, r2
   21670:	bl	44ad4 <bcmp@plt+0x327f8>
   21674:	andeq	r4, r5, r0, ror #26
   21678:	strdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   2167c:	andeq	r4, r5, r0, asr sp
   21680:	andeq	r4, r5, r8, asr sp
   21684:	andeq	r8, r3, r0, lsl r7
   21688:	andeq	r8, r3, lr, asr #11
   2168c:	andeq	r8, r3, r0, ror #11
   21690:	andeq	r8, r3, r9, ror #11
   21694:	push	{r4, sl, fp, lr}
   21698:	add	fp, sp, #8
   2169c:	mov	r4, r0
   216a0:	ldr	r0, [r0, #4]
   216a4:	ldr	r1, [pc, #96]	; 2170c <bcmp@plt+0xf430>
   216a8:	ldr	r1, [pc, r1]
   216ac:	cmp	r0, r1
   216b0:	bne	216f0 <bcmp@plt+0xf414>
   216b4:	ldr	r0, [r4, #12]
   216b8:	ldr	r1, [pc, #92]	; 2171c <bcmp@plt+0xf440>
   216bc:	ldr	r1, [pc, r1]
   216c0:	bl	41548 <bcmp@plt+0x2f26c>
   216c4:	ldr	r0, [r4, #16]
   216c8:	ldr	r1, [pc, #80]	; 21720 <bcmp@plt+0xf444>
   216cc:	ldr	r1, [pc, r1]
   216d0:	bl	41548 <bcmp@plt+0x2f26c>
   216d4:	ldr	r0, [r4, #20]
   216d8:	bl	49794 <bcmp@plt+0x374b8>
   216dc:	ldr	r0, [r4, #24]
   216e0:	bl	49794 <bcmp@plt+0x374b8>
   216e4:	ldr	r0, [r4, #28]
   216e8:	pop	{r4, sl, fp, lr}
   216ec:	b	49794 <bcmp@plt+0x374b8>
   216f0:	ldr	r0, [pc, #24]	; 21710 <bcmp@plt+0xf434>
   216f4:	ldr	r1, [pc, #24]	; 21714 <bcmp@plt+0xf438>
   216f8:	ldr	r2, [pc, #24]	; 21718 <bcmp@plt+0xf43c>
   216fc:	add	r0, pc, r0
   21700:	add	r1, pc, r1
   21704:	add	r2, pc, r2
   21708:	bl	44ad4 <bcmp@plt+0x327f8>
   2170c:	andeq	r4, r5, ip, ror ip
   21710:	andeq	r8, r3, r6, lsr r5
   21714:	andeq	r8, r3, r8, asr #10
   21718:	andeq	r8, r3, r1, asr r5
   2171c:	andeq	r4, r5, ip, asr #22
   21720:	andeq	r4, r5, ip, ror #22
   21724:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21728:	add	fp, sp, #28
   2172c:	sub	sp, sp, #308	; 0x134
   21730:	mov	sl, r0
   21734:	mov	r7, r1
   21738:	ldr	r0, [r0, #4]
   2173c:	ldr	r1, [pc, #4032]	; 22704 <bcmp@plt+0x10428>
   21740:	ldr	r1, [pc, r1]
   21744:	cmp	r0, r1
   21748:	bne	22f98 <bcmp@plt+0x10cbc>
   2174c:	mov	r0, r7
   21750:	mov	r5, r2
   21754:	bl	31ab0 <bcmp@plt+0x1f7d4>
   21758:	cmp	r0, #8
   2175c:	bne	217cc <bcmp@plt+0xf4f0>
   21760:	mov	r0, r7
   21764:	bl	31ad8 <bcmp@plt+0x1f7fc>
   21768:	ldrb	r0, [r0]
   2176c:	tst	r0, #8
   21770:	bne	21834 <bcmp@plt+0xf558>
   21774:	mov	r0, r7
   21778:	bl	31b10 <bcmp@plt+0x1f834>
   2177c:	cmp	r0, #1
   21780:	bne	2186c <bcmp@plt+0xf590>
   21784:	add	r4, sp, #120	; 0x78
   21788:	mov	r0, r7
   2178c:	mov	r1, r4
   21790:	bl	45fc4 <bcmp@plt+0x33ce8>
   21794:	ldrh	r1, [sp, #178]	; 0xb2
   21798:	ldrh	r2, [sp, #176]	; 0xb0
   2179c:	add	r9, sp, #60	; 0x3c
   217a0:	add	r3, r4, #28
   217a4:	str	r4, [sp]
   217a8:	mov	r0, r9
   217ac:	bl	48348 <bcmp@plt+0x3606c>
   217b0:	ldrh	r0, [r7, #22]
   217b4:	movw	r1, #65535	; 0xffff
   217b8:	cmp	r0, r1
   217bc:	beq	220e4 <bcmp@plt+0xfe08>
   217c0:	ldr	r1, [r7, #36]	; 0x24
   217c4:	add	r8, r1, r0
   217c8:	b	220e8 <bcmp@plt+0xfe0c>
   217cc:	mov	r4, r7
   217d0:	mov	r6, r0
   217d4:	mov	r7, #0
   217d8:	mov	r9, r5
   217dc:	mov	r8, #0
   217e0:	sub	r0, r6, #1
   217e4:	cmp	r0, #6
   217e8:	bhi	21874 <bcmp@plt+0xf598>
   217ec:	add	r1, pc, #4
   217f0:	ldr	r0, [r1, r0, lsl #2]
   217f4:	add	pc, r1, r0
   217f8:	andeq	r0, r0, r8, lsr #1
   217fc:	andeq	r0, r0, ip, lsl r0
   21800:	andeq	r0, r0, r4, lsl #3
   21804:	andeq	r0, r0, ip, lsl r0
   21808:	andeq	r0, r0, ip, ror r0
   2180c:	andeq	r0, r0, ip, ror r0
   21810:	ldrdeq	r0, [r0], -r4
   21814:	ldr	r0, [pc, #4000]	; 227bc <bcmp@plt+0x104e0>
   21818:	ldr	r0, [pc, r0]
   2181c:	ldr	r0, [r0]
   21820:	cmp	r0, #3
   21824:	blt	22cb8 <bcmp@plt+0x109dc>
   21828:	ldr	r1, [pc, #3984]	; 227c0 <bcmp@plt+0x104e4>
   2182c:	add	r1, pc, r1
   21830:	b	21890 <bcmp@plt+0xf5b4>
   21834:	mov	r0, r7
   21838:	bl	339b8 <bcmp@plt+0x216dc>
   2183c:	ldr	r0, [pc, #3968]	; 227c4 <bcmp@plt+0x104e8>
   21840:	ldr	r0, [pc, r0]
   21844:	ldr	r0, [r0]
   21848:	cmp	r0, #2
   2184c:	blt	2186c <bcmp@plt+0xf590>
   21850:	mov	r0, r7
   21854:	bl	339b8 <bcmp@plt+0x216dc>
   21858:	ldr	r1, [pc, #3944]	; 227c8 <bcmp@plt+0x104ec>
   2185c:	mov	r2, r0
   21860:	mov	r0, #6
   21864:	add	r1, pc, r1
   21868:	bl	40d10 <bcmp@plt+0x2ea34>
   2186c:	mov	r4, #0
   21870:	b	22cd4 <bcmp@plt+0x109f8>
   21874:	ldr	r0, [pc, #3920]	; 227cc <bcmp@plt+0x104f0>
   21878:	ldr	r0, [pc, r0]
   2187c:	ldr	r0, [r0]
   21880:	cmp	r0, #3
   21884:	blt	22cb8 <bcmp@plt+0x109dc>
   21888:	ldr	r1, [pc, #3904]	; 227d0 <bcmp@plt+0x104f4>
   2188c:	add	r1, pc, r1
   21890:	mov	r0, #7
   21894:	mov	r2, r6
   21898:	bl	40d10 <bcmp@plt+0x2ea34>
   2189c:	b	22cac <bcmp@plt+0x109d0>
   218a0:	cmp	r7, #0
   218a4:	beq	2214c <bcmp@plt+0xfe70>
   218a8:	mov	r0, #28
   218ac:	mov	r1, r4
   218b0:	add	r2, r4, #16
   218b4:	str	r4, [sp, #40]	; 0x28
   218b8:	sub	r4, fp, #80	; 0x50
   218bc:	vld1.32	{d16-d17}, [r1], r0
   218c0:	vld1.32	{d18-d19}, [r2]
   218c4:	add	r2, r4, #16
   218c8:	vld1.32	{d20-d21}, [r1]
   218cc:	mov	r1, r4
   218d0:	vst1.64	{d16-d17}, [r1], r0
   218d4:	vst1.64	{d18-d19}, [r2]
   218d8:	vst1.32	{d20-d21}, [r1]
   218dc:	ldrh	r5, [r7]
   218e0:	bl	340d4 <bcmp@plt+0x21df8>
   218e4:	mov	r6, r0
   218e8:	mov	r0, r4
   218ec:	bl	32520 <bcmp@plt+0x20244>
   218f0:	mov	r7, r0
   218f4:	mov	r0, r4
   218f8:	mov	r1, r6
   218fc:	bl	31cc0 <bcmp@plt+0x1f9e4>
   21900:	cmp	r0, #1
   21904:	bne	221ac <bcmp@plt+0xfed0>
   21908:	ldrb	r0, [r7, #2]
   2190c:	ldrh	r1, [r7]
   21910:	orr	r0, r1, r0, lsl #16
   21914:	tst	r0, #2
   21918:	bne	22250 <bcmp@plt+0xff74>
   2191c:	tst	r0, #1
   21920:	bne	22b9c <bcmp@plt+0x108c0>
   21924:	str	r6, [sp, #44]	; 0x2c
   21928:	str	sl, [sp, #48]	; 0x30
   2192c:	ldr	r0, [pc, #3744]	; 227d4 <bcmp@plt+0x104f8>
   21930:	ldr	r0, [pc, r0]
   21934:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   21938:	mov	sl, r0
   2193c:	sub	r0, fp, #80	; 0x50
   21940:	mov	r1, sl
   21944:	bl	31d60 <bcmp@plt+0x1fa84>
   21948:	ldrb	r0, [r7, #3]
   2194c:	cmp	r0, #0
   21950:	beq	22df0 <bcmp@plt+0x10b14>
   21954:	and	r0, r5, #4
   21958:	mov	r6, #0
   2195c:	mov	r4, #0
   21960:	str	r9, [sp, #28]
   21964:	str	sl, [sp, #20]
   21968:	str	r7, [sp, #24]
   2196c:	str	r0, [sp, #32]
   21970:	add	r0, r7, #4
   21974:	str	r0, [sp, #36]	; 0x24
   21978:	b	22294 <bcmp@plt+0xffb8>
   2197c:	mov	r1, #0
   21980:	mov	r2, #28
   21984:	str	r4, [sp, #40]	; 0x28
   21988:	mov	r0, #0
   2198c:	cmp	r7, #0
   21990:	str	r1, [fp, #-36]	; 0xffffffdc
   21994:	add	r1, r4, #16
   21998:	str	r0, [sp, #52]	; 0x34
   2199c:	add	r0, sp, #120	; 0x78
   219a0:	moveq	r8, r9
   219a4:	vld1.32	{d18-d19}, [r1]
   219a8:	vld1.32	{d16-d17}, [r4], r2
   219ac:	add	r1, r0, #16
   219b0:	vld1.32	{d20-d21}, [r4]
   219b4:	vst1.64	{d18-d19}, [r1]
   219b8:	mov	r1, r0
   219bc:	vst1.64	{d16-d17}, [r1], r2
   219c0:	vst1.32	{d20-d21}, [r1]
   219c4:	bl	32520 <bcmp@plt+0x20244>
   219c8:	str	r0, [sp, #56]	; 0x38
   219cc:	ldrb	r0, [r0, #2]
   219d0:	mov	r4, #0
   219d4:	tst	r0, #1
   219d8:	beq	219f0 <bcmp@plt+0xf714>
   219dc:	mov	r0, #4
   219e0:	bl	33148 <bcmp@plt+0x20e6c>
   219e4:	mov	r1, #1
   219e8:	mov	r4, r0
   219ec:	bl	335d0 <bcmp@plt+0x212f4>
   219f0:	add	r0, sp, #20
   219f4:	str	r4, [sp, #44]	; 0x2c
   219f8:	stm	r0, {r7, r8, r9}
   219fc:	add	r0, sp, #120	; 0x78
   21a00:	bl	33d84 <bcmp@plt+0x21aa8>
   21a04:	ldr	r6, [sp, #56]	; 0x38
   21a08:	str	r0, [sp, #36]	; 0x24
   21a0c:	ldrb	r0, [r6, #3]
   21a10:	cmp	r0, #0
   21a14:	beq	22180 <bcmp@plt+0xfea4>
   21a18:	mov	r0, #0
   21a1c:	mov	r8, #1
   21a20:	mov	r7, #0
   21a24:	str	sl, [sp, #48]	; 0x30
   21a28:	str	r0, [sp, #32]
   21a2c:	mov	r0, #0
   21a30:	str	r0, [sp, #52]	; 0x34
   21a34:	bl	3ad10 <bcmp@plt+0x28a34>
   21a38:	mov	r5, r0
   21a3c:	add	r0, sp, #120	; 0x78
   21a40:	sub	r2, fp, #36	; 0x24
   21a44:	mov	r1, r5
   21a48:	bl	3210c <bcmp@plt+0x1fe30>
   21a4c:	cmp	r0, #1
   21a50:	bne	22c84 <bcmp@plt+0x109a8>
   21a54:	ldr	r0, [r5, #32]
   21a58:	ldr	r1, [r0, #4]
   21a5c:	cmp	r1, r0
   21a60:	bne	21a74 <bcmp@plt+0xf798>
   21a64:	b	21aa8 <bcmp@plt+0xf7cc>
   21a68:	ldr	r1, [r1, #4]
   21a6c:	cmp	r1, r0
   21a70:	beq	21aa8 <bcmp@plt+0xf7cc>
   21a74:	ldr	r2, [r1, #8]
   21a78:	ldr	r3, [r2, #12]
   21a7c:	cmp	r3, #0
   21a80:	beq	21a68 <bcmp@plt+0xf78c>
   21a84:	ldr	r3, [r2, #4]
   21a88:	cmp	r3, r2
   21a8c:	beq	21a68 <bcmp@plt+0xf78c>
   21a90:	ldr	r6, [r3, #8]
   21a94:	strh	r8, [r6, #4]
   21a98:	ldr	r3, [r3, #4]
   21a9c:	cmp	r3, r2
   21aa0:	bne	21a90 <bcmp@plt+0xf7b4>
   21aa4:	b	21a68 <bcmp@plt+0xf78c>
   21aa8:	ldrb	r0, [r5, #41]	; 0x29
   21aac:	cmp	r0, #0
   21ab0:	bne	21ad0 <bcmp@plt+0xf7f4>
   21ab4:	mov	r0, r5
   21ab8:	bl	342fc <bcmp@plt+0x22020>
   21abc:	ldr	r1, [pc, #3964]	; 22a40 <bcmp@plt+0x10764>
   21ac0:	mov	r2, r0
   21ac4:	mov	r0, #3
   21ac8:	add	r1, pc, r1
   21acc:	bl	40d10 <bcmp@plt+0x2ea34>
   21ad0:	mov	r0, r5
   21ad4:	bl	47064 <bcmp@plt+0x34d88>
   21ad8:	ldr	r0, [sl, #12]
   21adc:	mov	r1, r5
   21ae0:	bl	42420 <bcmp@plt+0x30144>
   21ae4:	cmp	r0, #0
   21ae8:	beq	21b24 <bcmp@plt+0xf848>
   21aec:	ldr	r6, [sp, #52]	; 0x34
   21af0:	ldr	r4, [r0, #12]
   21af4:	mov	r9, r0
   21af8:	cmp	r6, #0
   21afc:	beq	21b54 <bcmp@plt+0xf878>
   21b00:	mov	r0, r6
   21b04:	bl	1203c <strlen@plt>
   21b08:	mov	r2, r0
   21b0c:	mov	r0, r6
   21b10:	mov	r1, r4
   21b14:	bl	11de4 <strncmp@plt>
   21b18:	cmp	r0, #0
   21b1c:	beq	21ba4 <bcmp@plt+0xf8c8>
   21b20:	b	22b68 <bcmp@plt+0x1088c>
   21b24:	ldr	r0, [pc, #4088]	; 22b24 <bcmp@plt+0x10848>
   21b28:	ldr	r0, [pc, r0]
   21b2c:	ldr	r0, [r0]
   21b30:	cmp	r0, #1
   21b34:	blt	21c60 <bcmp@plt+0xf984>
   21b38:	mov	r0, r5
   21b3c:	bl	342fc <bcmp@plt+0x22020>
   21b40:	ldr	r1, [pc, #4064]	; 22b28 <bcmp@plt+0x1084c>
   21b44:	mov	r2, r0
   21b48:	mov	r0, #5
   21b4c:	add	r1, pc, r1
   21b50:	b	21c04 <bcmp@plt+0xf928>
   21b54:	ldr	r0, [sp, #40]	; 0x28
   21b58:	ldr	r1, [sp, #36]	; 0x24
   21b5c:	mov	r2, r4
   21b60:	bl	33b78 <bcmp@plt+0x2189c>
   21b64:	ldr	r1, [pc, #4084]	; 22b60 <bcmp@plt+0x10884>
   21b68:	cmp	r0, #1
   21b6c:	ldr	r1, [pc, r1]
   21b70:	ldr	r1, [r1]
   21b74:	bne	22c5c <bcmp@plt+0x10980>
   21b78:	cmp	r1, #2
   21b7c:	blt	21b9c <bcmp@plt+0xf8c0>
   21b80:	mov	r0, r5
   21b84:	bl	342fc <bcmp@plt+0x22020>
   21b88:	ldr	r1, [pc, #4052]	; 22b64 <bcmp@plt+0x10888>
   21b8c:	mov	r2, r0
   21b90:	mov	r0, #6
   21b94:	add	r1, pc, r1
   21b98:	bl	40d10 <bcmp@plt+0x2ea34>
   21b9c:	ldr	r0, [r9, #12]
   21ba0:	str	r0, [sp, #52]	; 0x34
   21ba4:	ldrb	r1, [r9, #5]
   21ba8:	ldr	r0, [r9]
   21bac:	cmp	r1, #1
   21bb0:	bne	21c10 <bcmp@plt+0xf934>
   21bb4:	bl	34284 <bcmp@plt+0x21fa8>
   21bb8:	mov	r4, r0
   21bbc:	mov	r0, r5
   21bc0:	bl	34284 <bcmp@plt+0x21fa8>
   21bc4:	mov	r1, r0
   21bc8:	mov	r0, r4
   21bcc:	bl	46f48 <bcmp@plt+0x34c6c>
   21bd0:	cmp	r0, #0
   21bd4:	bne	21c68 <bcmp@plt+0xf98c>
   21bd8:	ldr	r0, [pc, #4068]	; 22bc4 <bcmp@plt+0x108e8>
   21bdc:	ldr	r0, [pc, r0]
   21be0:	ldr	r0, [r0]
   21be4:	cmp	r0, #1
   21be8:	blt	21c60 <bcmp@plt+0xf984>
   21bec:	mov	r0, r5
   21bf0:	bl	342fc <bcmp@plt+0x22020>
   21bf4:	ldr	r1, [pc, #4044]	; 22bc8 <bcmp@plt+0x108ec>
   21bf8:	mov	r2, r0
   21bfc:	mov	r0, #5
   21c00:	add	r1, pc, r1
   21c04:	bl	40d10 <bcmp@plt+0x2ea34>
   21c08:	ldr	r6, [sp, #56]	; 0x38
   21c0c:	b	21eac <bcmp@plt+0xfbd0>
   21c10:	mov	r1, r5
   21c14:	bl	34da0 <bcmp@plt+0x22ac4>
   21c18:	cmp	r0, #0
   21c1c:	beq	21c68 <bcmp@plt+0xf98c>
   21c20:	ldr	r0, [pc, #4004]	; 22bcc <bcmp@plt+0x108f0>
   21c24:	ldr	r0, [pc, r0]
   21c28:	ldr	r0, [r0]
   21c2c:	cmp	r0, #1
   21c30:	blt	21c60 <bcmp@plt+0xf984>
   21c34:	mov	r0, r5
   21c38:	bl	342fc <bcmp@plt+0x22020>
   21c3c:	mov	r4, r0
   21c40:	ldr	r0, [r9]
   21c44:	bl	342fc <bcmp@plt+0x22020>
   21c48:	ldr	r1, [pc, #3968]	; 22bd0 <bcmp@plt+0x108f4>
   21c4c:	mov	r3, r0
   21c50:	mov	r0, #5
   21c54:	mov	r2, r4
   21c58:	add	r1, pc, r1
   21c5c:	bl	40d10 <bcmp@plt+0x2ea34>
   21c60:	ldr	r6, [sp, #56]	; 0x38
   21c64:	b	21eac <bcmp@plt+0xfbd0>
   21c68:	ldr	r0, [sl, #16]
   21c6c:	mov	r1, r5
   21c70:	bl	42444 <bcmp@plt+0x30168>
   21c74:	mov	r6, sl
   21c78:	mov	sl, r0
   21c7c:	cmp	r0, #0
   21c80:	beq	21cc4 <bcmp@plt+0xf9e8>
   21c84:	ldr	r0, [sl]
   21c88:	mov	r1, r5
   21c8c:	bl	3ae68 <bcmp@plt+0x28b8c>
   21c90:	cmp	r0, #0
   21c94:	beq	21dc8 <bcmp@plt+0xfaec>
   21c98:	ldrb	r0, [r9, #16]
   21c9c:	cmp	r0, #0
   21ca0:	beq	21d80 <bcmp@plt+0xfaa4>
   21ca4:	mov	r0, r5
   21ca8:	bl	342fc <bcmp@plt+0x22020>
   21cac:	ldr	r1, [pc, #4004]	; 22c58 <bcmp@plt+0x1097c>
   21cb0:	mov	r2, r0
   21cb4:	mov	r0, #3
   21cb8:	add	r1, pc, r1
   21cbc:	bl	40d10 <bcmp@plt+0x2ea34>
   21cc0:	b	21dbc <bcmp@plt+0xfae0>
   21cc4:	mov	r0, #8
   21cc8:	bl	44994 <bcmp@plt+0x326b8>
   21ccc:	str	r5, [r0]
   21cd0:	mov	r4, r0
   21cd4:	mov	r1, r5
   21cd8:	ldr	r0, [r6, #16]
   21cdc:	mov	r2, r4
   21ce0:	bl	417c8 <bcmp@plt+0x2f4ec>
   21ce4:	mov	r0, #0
   21ce8:	mov	r1, r6
   21cec:	mov	r3, r4
   21cf0:	str	r0, [sp]
   21cf4:	mov	r0, #11
   21cf8:	ldr	r2, [pc, #4064]	; 22ce0 <bcmp@plt+0x10a04>
   21cfc:	add	r2, pc, r2
   21d00:	bl	4a3f0 <bcmp@plt+0x38114>
   21d04:	mov	r6, r0
   21d08:	ldr	r0, [pc, #4052]	; 22ce4 <bcmp@plt+0x10a08>
   21d0c:	mov	r1, r4
   21d10:	mov	r2, r6
   21d14:	ldr	r0, [pc, r0]
   21d18:	ldr	r0, [r0]
   21d1c:	bl	4a738 <bcmp@plt+0x3845c>
   21d20:	mov	r0, r6
   21d24:	mov	r1, #182	; 0xb6
   21d28:	bl	4a2ac <bcmp@plt+0x37fd0>
   21d2c:	ldr	r0, [pc, #4020]	; 22ce8 <bcmp@plt+0x10a0c>
   21d30:	ldr	r0, [pc, r0]
   21d34:	ldr	r0, [r0]
   21d38:	cmp	r0, #2
   21d3c:	blt	21d60 <bcmp@plt+0xfa84>
   21d40:	ldr	r0, [r4]
   21d44:	bl	342fc <bcmp@plt+0x22020>
   21d48:	ldr	r1, [pc, #3996]	; 22cec <bcmp@plt+0x10a10>
   21d4c:	mov	r2, r0
   21d50:	mov	r0, #6
   21d54:	mov	r3, #180	; 0xb4
   21d58:	add	r1, pc, r1
   21d5c:	bl	40d10 <bcmp@plt+0x2ea34>
   21d60:	ldr	r6, [sp, #56]	; 0x38
   21d64:	mov	r1, #7
   21d68:	ldrb	r0, [r6]
   21d6c:	ubfx	r0, r0, #3, #1
   21d70:	strb	r0, [r4, #4]
   21d74:	ldr	r0, [sp, #48]	; 0x30
   21d78:	bl	20f3c <bcmp@plt+0xec60>
   21d7c:	b	21e80 <bcmp@plt+0xfba4>
   21d80:	ldr	r0, [pc, #3944]	; 22cf0 <bcmp@plt+0x10a14>
   21d84:	ldr	r0, [pc, r0]
   21d88:	ldr	r0, [r0]
   21d8c:	cmp	r0, #3
   21d90:	blt	21db0 <bcmp@plt+0xfad4>
   21d94:	mov	r0, r5
   21d98:	bl	342fc <bcmp@plt+0x22020>
   21d9c:	ldr	r1, [pc, #3920]	; 22cf4 <bcmp@plt+0x10a18>
   21da0:	mov	r2, r0
   21da4:	mov	r0, #7
   21da8:	add	r1, pc, r1
   21dac:	bl	40d10 <bcmp@plt+0x2ea34>
   21db0:	ldr	r1, [r5, #32]
   21db4:	ldr	r0, [sl]
   21db8:	bl	3b4d0 <bcmp@plt+0x291f4>
   21dbc:	ldr	r0, [sp, #48]	; 0x30
   21dc0:	mov	r1, #7
   21dc4:	bl	20f3c <bcmp@plt+0xec60>
   21dc8:	ldr	r6, [sp, #56]	; 0x38
   21dcc:	mov	r1, sl
   21dd0:	mov	r2, #11
   21dd4:	ldrb	r0, [r6]
   21dd8:	ubfx	r0, r0, #3, #1
   21ddc:	strb	r0, [sl, #4]
   21de0:	ldr	r0, [pc, #3856]	; 22cf8 <bcmp@plt+0x10a1c>
   21de4:	ldr	r0, [pc, r0]
   21de8:	ldr	r0, [r0]
   21dec:	bl	4a798 <bcmp@plt+0x384bc>
   21df0:	ldr	r2, [r0, #12]
   21df4:	mov	r4, r0
   21df8:	cmp	r2, #1
   21dfc:	bne	21e54 <bcmp@plt+0xfb78>
   21e00:	ldr	r0, [r4, #4]
   21e04:	ldr	r9, [r0, #8]
   21e08:	mov	r0, r4
   21e0c:	bl	3e398 <bcmp@plt+0x2c0bc>
   21e10:	mov	r0, r9
   21e14:	mov	r1, #182	; 0xb6
   21e18:	bl	4a2ac <bcmp@plt+0x37fd0>
   21e1c:	ldr	r0, [pc, #4064]	; 22e04 <bcmp@plt+0x10b28>
   21e20:	ldr	r0, [pc, r0]
   21e24:	ldr	r0, [r0]
   21e28:	cmp	r0, #2
   21e2c:	blt	21e80 <bcmp@plt+0xfba4>
   21e30:	ldr	r0, [sl]
   21e34:	bl	342fc <bcmp@plt+0x22020>
   21e38:	ldr	r1, [pc, #4084]	; 22e34 <bcmp@plt+0x10b58>
   21e3c:	mov	r2, r0
   21e40:	mov	r0, #6
   21e44:	mov	r3, #180	; 0xb4
   21e48:	add	r1, pc, r1
   21e4c:	bl	40d10 <bcmp@plt+0x2ea34>
   21e50:	b	21e80 <bcmp@plt+0xfba4>
   21e54:	ldr	r0, [pc, #4060]	; 22e38 <bcmp@plt+0x10b5c>
   21e58:	ldr	r0, [pc, r0]
   21e5c:	ldr	r0, [r0]
   21e60:	cmp	r0, #1
   21e64:	blt	21e78 <bcmp@plt+0xfb9c>
   21e68:	ldr	r1, [pc, #4044]	; 22e3c <bcmp@plt+0x10b60>
   21e6c:	mov	r0, #5
   21e70:	add	r1, pc, r1
   21e74:	bl	40d10 <bcmp@plt+0x2ea34>
   21e78:	mov	r0, r4
   21e7c:	bl	3e398 <bcmp@plt+0x2c0bc>
   21e80:	ldr	r0, [sp, #44]	; 0x2c
   21e84:	cmp	r0, #0
   21e88:	beq	21ea0 <bcmp@plt+0xfbc4>
   21e8c:	mov	r1, r5
   21e90:	mov	r2, #0
   21e94:	bl	326f8 <bcmp@plt+0x2041c>
   21e98:	mov	r0, #1
   21e9c:	str	r0, [sp, #32]
   21ea0:	cmp	sl, #0
   21ea4:	ldr	sl, [sp, #48]	; 0x30
   21ea8:	beq	21eb8 <bcmp@plt+0xfbdc>
   21eac:	mov	r0, r5
   21eb0:	bl	3ae38 <bcmp@plt+0x28b5c>
   21eb4:	mov	r5, #0
   21eb8:	ldrb	r0, [r6, #3]
   21ebc:	add	r7, r7, #1
   21ec0:	cmp	r7, r0
   21ec4:	bcc	21a34 <bcmp@plt+0xf758>
   21ec8:	b	2218c <bcmp@plt+0xfeb0>
   21ecc:	add	r1, r4, #16
   21ed0:	mov	r2, #28
   21ed4:	mov	r3, r4
   21ed8:	sub	r0, fp, #144	; 0x90
   21edc:	str	sl, [sp, #48]	; 0x30
   21ee0:	vld1.32	{d18-d19}, [r1]
   21ee4:	vld1.32	{d16-d17}, [r3], r2
   21ee8:	add	r1, r0, #16
   21eec:	vld1.32	{d20-d21}, [r3]
   21ef0:	vst1.64	{d18-d19}, [r1]
   21ef4:	mov	r1, r0
   21ef8:	vst1.64	{d16-d17}, [r1], r2
   21efc:	vst1.32	{d20-d21}, [r1]
   21f00:	bl	32520 <bcmp@plt+0x20244>
   21f04:	ldrb	r1, [r0]
   21f08:	tst	r1, #8
   21f0c:	bne	220c0 <bcmp@plt+0xfde4>
   21f10:	sub	r7, fp, #144	; 0x90
   21f14:	str	r0, [sp, #56]	; 0x38
   21f18:	mov	r0, r7
   21f1c:	bl	33d84 <bcmp@plt+0x21aa8>
   21f20:	mov	r8, r0
   21f24:	bl	340d4 <bcmp@plt+0x21df8>
   21f28:	mov	r6, r0
   21f2c:	sub	r2, fp, #36	; 0x24
   21f30:	mov	r0, r7
   21f34:	mov	r1, r6
   21f38:	bl	32448 <bcmp@plt+0x2016c>
   21f3c:	mov	r7, #0
   21f40:	cmp	r0, #1
   21f44:	mov	r9, #0
   21f48:	mov	sl, #0
   21f4c:	bne	22c10 <bcmp@plt+0x10934>
   21f50:	ldr	r0, [sp, #48]	; 0x30
   21f54:	mov	r1, r6
   21f58:	ldr	r0, [r0, #12]
   21f5c:	bl	42420 <bcmp@plt+0x30144>
   21f60:	cmp	r0, #0
   21f64:	beq	22b2c <bcmp@plt+0x10850>
   21f68:	ldr	r2, [r0, #12]
   21f6c:	mov	r9, r0
   21f70:	mov	r0, r4
   21f74:	mov	r1, r8
   21f78:	bl	33b78 <bcmp@plt+0x2189c>
   21f7c:	cmp	r0, #1
   21f80:	bne	22bd4 <bcmp@plt+0x108f8>
   21f84:	str	r9, [sp, #52]	; 0x34
   21f88:	str	r6, [sp, #44]	; 0x2c
   21f8c:	bl	3dc9c <bcmp@plt+0x2b9c0>
   21f90:	ldr	r8, [sp, #48]	; 0x30
   21f94:	mov	sl, r0
   21f98:	ldr	r0, [r8, #32]
   21f9c:	ldr	r0, [r0, #8]
   21fa0:	ldr	r4, [r0, #4]
   21fa4:	cmp	r4, r0
   21fa8:	beq	21fd0 <bcmp@plt+0xfcf4>
   21fac:	ldr	r0, [r4, #8]
   21fb0:	mov	r1, sl
   21fb4:	ldr	r0, [r0, #4]
   21fb8:	bl	3dd80 <bcmp@plt+0x2baa4>
   21fbc:	ldr	r0, [r8, #32]
   21fc0:	ldr	r4, [r4, #4]
   21fc4:	ldr	r0, [r0, #8]
   21fc8:	cmp	r4, r0
   21fcc:	bne	21fac <bcmp@plt+0xfcd0>
   21fd0:	sub	r4, fp, #80	; 0x50
   21fd4:	mov	r1, #0
   21fd8:	mov	r0, r4
   21fdc:	bl	343a4 <bcmp@plt+0x220c8>
   21fe0:	ldrh	r2, [r5, #58]	; 0x3a
   21fe4:	add	r3, r5, #28
   21fe8:	movw	r0, #4342	; 0x10f6
   21fec:	mov	r1, r5
   21ff0:	stm	sp, {r4, sl}
   21ff4:	str	r3, [sp, #40]	; 0x28
   21ff8:	bl	39ec0 <bcmp@plt+0x27be4>
   21ffc:	mov	r9, r0
   22000:	ldr	r0, [sp, #52]	; 0x34
   22004:	ldr	r6, [sp, #44]	; 0x2c
   22008:	mov	r1, r9
   2200c:	ldr	r2, [r0, #8]
   22010:	ldr	r0, [r8, #32]
   22014:	ldr	r3, [r0, #4]
   22018:	mov	r0, r6
   2201c:	bl	336d0 <bcmp@plt+0x213f4>
   22020:	cmp	r0, #0
   22024:	beq	22e08 <bcmp@plt+0x10b2c>
   22028:	mov	r4, r0
   2202c:	mov	r0, sl
   22030:	bl	3e398 <bcmp@plt+0x2c0bc>
   22034:	mov	r0, r9
   22038:	bl	340dc <bcmp@plt+0x21e00>
   2203c:	mov	r0, r6
   22040:	bl	340dc <bcmp@plt+0x21e00>
   22044:	ldrh	r0, [r4, #28]
   22048:	movw	r1, #65535	; 0xffff
   2204c:	mov	r7, #0
   22050:	cmp	r0, r1
   22054:	ldrne	r1, [r4, #36]	; 0x24
   22058:	addne	r7, r1, r0
   2205c:	ldr	r1, [sp, #56]	; 0x38
   22060:	ldr	r0, [r1, #4]
   22064:	ldr	r1, [r1, #8]
   22068:	str	r0, [r7, #4]
   2206c:	ldr	r0, [sp, #52]	; 0x34
   22070:	str	r1, [r7, #8]
   22074:	add	r1, r7, #12
   22078:	ldr	r2, [r0, #8]
   2207c:	ldr	r3, [r0, #12]
   22080:	mov	r0, r4
   22084:	bl	33a98 <bcmp@plt+0x217bc>
   22088:	ldr	r0, [sp, #40]	; 0x28
   2208c:	ldrh	r2, [r5, #58]	; 0x3a
   22090:	add	r6, sp, #120	; 0x78
   22094:	movw	r1, #4342	; 0x10f6
   22098:	mov	r3, r5
   2209c:	str	r0, [sp]
   220a0:	mov	r0, r6
   220a4:	bl	48348 <bcmp@plt+0x3606c>
   220a8:	ldr	r0, [sp, #48]	; 0x30
   220ac:	mov	r1, r4
   220b0:	mov	r2, r6
   220b4:	bl	16b4c <bcmp@plt+0x4870>
   220b8:	mov	r0, r4
   220bc:	b	22f84 <bcmp@plt+0x10ca8>
   220c0:	ldr	r0, [pc, #4032]	; 23088 <bcmp@plt+0x10dac>
   220c4:	mov	r7, #0
   220c8:	ldr	r0, [pc, r0]
   220cc:	ldr	r0, [r0]
   220d0:	cmp	r0, #1
   220d4:	blt	22c28 <bcmp@plt+0x1094c>
   220d8:	ldr	r1, [pc, #4012]	; 2308c <bcmp@plt+0x10db0>
   220dc:	add	r1, pc, r1
   220e0:	b	2216c <bcmp@plt+0xfe90>
   220e4:	mov	r8, #0
   220e8:	mov	r0, r7
   220ec:	bl	31ab0 <bcmp@plt+0x1f7d4>
   220f0:	mov	r6, r0
   220f4:	ldr	r0, [pc, #3768]	; 22fb4 <bcmp@plt+0x10cd8>
   220f8:	ldr	r0, [pc, r0]
   220fc:	ldr	r0, [r0]
   22100:	cmp	r0, #1
   22104:	blt	22138 <bcmp@plt+0xfe5c>
   22108:	mov	r0, r7
   2210c:	mov	r4, r7
   22110:	bl	338dc <bcmp@plt+0x21600>
   22114:	ldr	r1, [pc, #3740]	; 22fb8 <bcmp@plt+0x10cdc>
   22118:	mov	r2, r0
   2211c:	mov	r0, #5
   22120:	add	r1, pc, r1
   22124:	bl	40d10 <bcmp@plt+0x2ea34>
   22128:	mov	r0, r5
   2212c:	mov	r7, r8
   22130:	mov	r8, r0
   22134:	b	217e0 <bcmp@plt+0xf504>
   22138:	mov	r4, r7
   2213c:	mov	r7, r8
   22140:	mov	r0, r5
   22144:	mov	r8, r5
   22148:	b	217e0 <bcmp@plt+0xf504>
   2214c:	ldr	r0, [pc, #3688]	; 22fbc <bcmp@plt+0x10ce0>
   22150:	mov	r7, #0
   22154:	ldr	r0, [pc, r0]
   22158:	ldr	r0, [r0]
   2215c:	cmp	r0, #1
   22160:	blt	22c28 <bcmp@plt+0x1094c>
   22164:	ldr	r1, [pc, #3668]	; 22fc0 <bcmp@plt+0x10ce4>
   22168:	add	r1, pc, r1
   2216c:	mov	r0, #5
   22170:	bl	40d10 <bcmp@plt+0x2ea34>
   22174:	cmp	r7, #0
   22178:	bne	22c30 <bcmp@plt+0x10954>
   2217c:	b	22cac <bcmp@plt+0x109d0>
   22180:	mov	r0, #0
   22184:	mov	r5, #0
   22188:	str	r0, [sp, #32]
   2218c:	ldrb	r0, [r6]
   22190:	tst	r0, #2
   22194:	bne	221d0 <bcmp@plt+0xfef4>
   22198:	ldr	r7, [sp, #44]	; 0x2c
   2219c:	ldr	r4, [sp, #28]
   221a0:	cmp	r7, #0
   221a4:	bne	22230 <bcmp@plt+0xff54>
   221a8:	b	22f88 <bcmp@plt+0x10cac>
   221ac:	mov	r0, #0
   221b0:	str	r6, [sp, #44]	; 0x2c
   221b4:	mov	r7, #0
   221b8:	bl	3e398 <bcmp@plt+0x2c0bc>
   221bc:	mov	r0, r7
   221c0:	bl	340dc <bcmp@plt+0x21e00>
   221c4:	ldr	r0, [sp, #44]	; 0x2c
   221c8:	bl	340dc <bcmp@plt+0x21e00>
   221cc:	b	22ca0 <bcmp@plt+0x109c4>
   221d0:	add	r0, sp, #120	; 0x78
   221d4:	sub	r1, fp, #144	; 0x90
   221d8:	sub	r2, fp, #80	; 0x50
   221dc:	bl	324c0 <bcmp@plt+0x201e4>
   221e0:	ldr	r0, [pc, #3720]	; 23070 <bcmp@plt+0x10d94>
   221e4:	ldr	r0, [pc, r0]
   221e8:	ldr	r4, [sp, #28]
   221ec:	ldr	r7, [sp, #44]	; 0x2c
   221f0:	ldr	r0, [r0]
   221f4:	cmp	r0, #1
   221f8:	blt	22218 <bcmp@plt+0xff3c>
   221fc:	sub	r0, fp, #144	; 0x90
   22200:	bl	4a93c <bcmp@plt+0x38660>
   22204:	ldr	r1, [pc, #3688]	; 23074 <bcmp@plt+0x10d98>
   22208:	mov	r2, r0
   2220c:	mov	r0, #5
   22210:	add	r1, pc, r1
   22214:	bl	40d10 <bcmp@plt+0x2ea34>
   22218:	cmp	r7, #0
   2221c:	beq	22f88 <bcmp@plt+0x10cac>
   22220:	sub	r1, fp, #144	; 0x90
   22224:	sub	r2, fp, #80	; 0x50
   22228:	mov	r0, r7
   2222c:	bl	32f78 <bcmp@plt+0x20c9c>
   22230:	ldr	r0, [sp, #52]	; 0x34
   22234:	cmp	r0, #0
   22238:	ldrne	r0, [sp, #32]
   2223c:	cmpne	r0, #0
   22240:	bne	22b08 <bcmp@plt+0x1082c>
   22244:	mov	r0, r5
   22248:	bl	3ae38 <bcmp@plt+0x28b5c>
   2224c:	b	22c98 <bcmp@plt+0x109bc>
   22250:	ldr	r0, [pc, #3444]	; 22fcc <bcmp@plt+0x10cf0>
   22254:	mov	r7, #0
   22258:	ldr	r0, [pc, r0]
   2225c:	ldr	r0, [r0]
   22260:	cmp	r0, #2
   22264:	blt	22c28 <bcmp@plt+0x1094c>
   22268:	ldr	r1, [pc, #3424]	; 22fd0 <bcmp@plt+0x10cf4>
   2226c:	add	r1, pc, r1
   22270:	b	22bbc <bcmp@plt+0x108e0>
   22274:	ldr	r4, [sp, #56]	; 0x38
   22278:	mov	r0, r7
   2227c:	bl	340dc <bcmp@plt+0x21e00>
   22280:	ldr	r7, [sp, #24]
   22284:	add	r4, r4, #1
   22288:	ldrb	r0, [r7, #3]
   2228c:	cmp	r4, r0
   22290:	bcs	22df0 <bcmp@plt+0x10b14>
   22294:	bl	340d4 <bcmp@plt+0x21df8>
   22298:	mov	r7, r0
   2229c:	sub	r0, fp, #80	; 0x50
   222a0:	mov	r1, r7
   222a4:	bl	31d10 <bcmp@plt+0x1fa34>
   222a8:	cmp	r0, #1
   222ac:	bne	22e9c <bcmp@plt+0x10bc0>
   222b0:	str	r4, [sp, #56]	; 0x38
   222b4:	ldr	r4, [sp, #48]	; 0x30
   222b8:	mov	r1, r7
   222bc:	str	r6, [sp, #52]	; 0x34
   222c0:	ldr	r0, [r4, #12]
   222c4:	bl	42420 <bcmp@plt+0x30144>
   222c8:	mov	r5, r0
   222cc:	ldr	r0, [r4, #16]
   222d0:	mov	r1, r7
   222d4:	bl	42420 <bcmp@plt+0x30144>
   222d8:	mov	r6, r0
   222dc:	orrs	r0, r5, r0
   222e0:	beq	223ac <bcmp@plt+0x100d0>
   222e4:	cmp	r6, #0
   222e8:	beq	225d4 <bcmp@plt+0x102f8>
   222ec:	ldr	r0, [sp, #32]
   222f0:	cmp	r0, #0
   222f4:	beq	22808 <bcmp@plt+0x1052c>
   222f8:	ldr	r9, [r6]
   222fc:	ldrb	r4, [r5, #17]
   22300:	mov	r0, #6
   22304:	bl	33148 <bcmp@plt+0x20e6c>
   22308:	mov	sl, r0
   2230c:	ldr	r0, [r5, #20]
   22310:	clz	r1, r4
   22314:	mov	r2, #2
   22318:	mov	r3, #1
   2231c:	str	r8, [sp, #12]
   22320:	lsr	r1, r1, #5
   22324:	str	r1, [sp]
   22328:	mov	r1, #1440	; 0x5a0
   2232c:	str	r0, [sp, #4]
   22330:	mov	r0, #0
   22334:	str	r0, [sp, #8]
   22338:	mov	r0, r9
   2233c:	bl	3bb9c <bcmp@plt+0x298c0>
   22340:	mov	r4, r0
   22344:	mov	r0, sl
   22348:	mov	r1, r4
   2234c:	bl	32a6c <bcmp@plt+0x20790>
   22350:	ldrh	r0, [sl, #28]
   22354:	ldr	r1, [sl, #36]	; 0x24
   22358:	ldr	r2, [sp, #36]	; 0x24
   2235c:	add	r0, r1, r0
   22360:	ldr	r1, [r2]
   22364:	ldr	r2, [r2, #4]
   22368:	str	r2, [r0, #8]
   2236c:	str	r1, [r0, #4]
   22370:	ldr	r0, [sp, #48]	; 0x30
   22374:	mov	r1, sl
   22378:	mov	r2, r8
   2237c:	bl	16b4c <bcmp@plt+0x4870>
   22380:	ldr	r1, [pc, #3240]	; 23030 <bcmp@plt+0x10d54>
   22384:	cmp	r0, #1
   22388:	ldr	r1, [pc, r1]
   2238c:	ldr	r1, [r1]
   22390:	bne	227d8 <bcmp@plt+0x104fc>
   22394:	cmp	r1, #1
   22398:	blt	227f0 <bcmp@plt+0x10514>
   2239c:	ldr	r1, [pc, #3220]	; 23038 <bcmp@plt+0x10d5c>
   223a0:	mov	r0, #5
   223a4:	add	r1, pc, r1
   223a8:	b	227ec <bcmp@plt+0x10510>
   223ac:	ldr	r0, [sp, #32]
   223b0:	sub	r6, fp, #144	; 0x90
   223b4:	cmp	r0, #0
   223b8:	bne	22508 <bcmp@plt+0x1022c>
   223bc:	ldr	r0, [sp, #48]	; 0x30
   223c0:	mov	r1, r7
   223c4:	mov	r4, r6
   223c8:	ldr	r0, [r0, #12]
   223cc:	bl	42464 <bcmp@plt+0x30188>
   223d0:	mov	r5, r0
   223d4:	mov	r0, r7
   223d8:	bl	39874 <bcmp@plt+0x27598>
   223dc:	ldr	r2, [sp, #36]	; 0x24
   223e0:	clz	r0, r0
   223e4:	mov	r3, #1
   223e8:	str	r5, [sp, #52]	; 0x34
   223ec:	ldr	r1, [r2]
   223f0:	ldr	r2, [r2, #4]
   223f4:	stm	sp, {r1, r2}
   223f8:	lsr	r2, r0, #5
   223fc:	mov	r0, r5
   22400:	mov	r1, #15
   22404:	bl	33364 <bcmp@plt+0x21088>
   22408:	mov	r6, r0
   2240c:	ldr	r0, [pc, #3032]	; 22fec <bcmp@plt+0x10d10>
   22410:	ldr	r0, [pc, r0]
   22414:	ldr	r0, [r0]
   22418:	cmp	r0, #1
   2241c:	blt	22484 <bcmp@plt+0x101a8>
   22420:	mov	r0, r7
   22424:	bl	342fc <bcmp@plt+0x22020>
   22428:	ldr	r1, [pc, #3008]	; 22ff0 <bcmp@plt+0x10d14>
   2242c:	mov	r2, r0
   22430:	mov	r0, #5
   22434:	add	r1, pc, r1
   22438:	bl	40d10 <bcmp@plt+0x2ea34>
   2243c:	ldr	r0, [pc, #2992]	; 22ff4 <bcmp@plt+0x10d18>
   22440:	ldr	r0, [pc, r0]
   22444:	ldr	r0, [r0]
   22448:	cmp	r0, #2
   2244c:	blt	22484 <bcmp@plt+0x101a8>
   22450:	mov	r0, r6
   22454:	bl	338dc <bcmp@plt+0x21600>
   22458:	mov	r5, r4
   2245c:	mov	r4, r0
   22460:	mov	r0, r7
   22464:	bl	342fc <bcmp@plt+0x22020>
   22468:	ldr	r1, [pc, #2952]	; 22ff8 <bcmp@plt+0x10d1c>
   2246c:	mov	r3, r0
   22470:	mov	r2, r4
   22474:	mov	r0, #6
   22478:	mov	r4, r5
   2247c:	add	r1, pc, r1
   22480:	bl	40d10 <bcmp@plt+0x2ea34>
   22484:	str	r4, [sp]
   22488:	mov	r5, r4
   2248c:	ldr	r4, [sp, #48]	; 0x30
   22490:	mov	r1, sl
   22494:	mov	r2, r9
   22498:	mov	r3, r8
   2249c:	mov	r0, r4
   224a0:	bl	16cf4 <bcmp@plt+0x4a18>
   224a4:	cmp	r0, #1
   224a8:	bne	22e78 <bcmp@plt+0x10b9c>
   224ac:	mov	r0, r4
   224b0:	mov	r1, r6
   224b4:	mov	r2, r5
   224b8:	bl	16b4c <bcmp@plt+0x4870>
   224bc:	cmp	r0, #1
   224c0:	beq	224e8 <bcmp@plt+0x1020c>
   224c4:	ldr	r0, [pc, #2872]	; 23004 <bcmp@plt+0x10d28>
   224c8:	ldr	r0, [pc, r0]
   224cc:	ldr	r0, [r0]
   224d0:	cmp	r0, #1
   224d4:	blt	224e8 <bcmp@plt+0x1020c>
   224d8:	ldr	r1, [pc, #2856]	; 23008 <bcmp@plt+0x10d2c>
   224dc:	mov	r0, #5
   224e0:	add	r1, pc, r1
   224e4:	bl	40d10 <bcmp@plt+0x2ea34>
   224e8:	ldr	r4, [sp, #56]	; 0x38
   224ec:	cmp	r6, #0
   224f0:	beq	224fc <bcmp@plt+0x10220>
   224f4:	mov	r0, r6
   224f8:	bl	40320 <bcmp@plt+0x2e044>
   224fc:	ldr	r0, [sp, #52]	; 0x34
   22500:	bl	340dc <bcmp@plt+0x21e00>
   22504:	b	22278 <bcmp@plt+0xff9c>
   22508:	ldr	r1, [sp, #36]	; 0x24
   2250c:	mov	r2, #5
   22510:	mov	r3, #0
   22514:	ldr	r0, [r1]
   22518:	ldr	r1, [r1, #4]
   2251c:	str	r0, [sp, #8]
   22520:	mov	r0, #1
   22524:	str	r1, [sp, #12]
   22528:	mov	r1, #0
   2252c:	str	r0, [sp]
   22530:	mov	r0, r7
   22534:	bl	333f0 <bcmp@plt+0x21114>
   22538:	mov	r4, r0
   2253c:	ldr	r0, [pc, #2712]	; 22fdc <bcmp@plt+0x10d00>
   22540:	ldr	r0, [pc, r0]
   22544:	ldr	r0, [r0]
   22548:	cmp	r0, #1
   2254c:	blt	225ac <bcmp@plt+0x102d0>
   22550:	mov	r0, r7
   22554:	bl	342fc <bcmp@plt+0x22020>
   22558:	ldr	r1, [pc, #2688]	; 22fe0 <bcmp@plt+0x10d04>
   2255c:	mov	r2, r0
   22560:	mov	r0, #5
   22564:	add	r1, pc, r1
   22568:	bl	40d10 <bcmp@plt+0x2ea34>
   2256c:	ldr	r0, [pc, #2672]	; 22fe4 <bcmp@plt+0x10d08>
   22570:	ldr	r0, [pc, r0]
   22574:	ldr	r0, [r0]
   22578:	cmp	r0, #2
   2257c:	blt	225ac <bcmp@plt+0x102d0>
   22580:	mov	r0, r4
   22584:	bl	338dc <bcmp@plt+0x21600>
   22588:	mov	r5, r0
   2258c:	mov	r0, r7
   22590:	bl	342fc <bcmp@plt+0x22020>
   22594:	ldr	r1, [pc, #2636]	; 22fe8 <bcmp@plt+0x10d0c>
   22598:	mov	r3, r0
   2259c:	mov	r0, #6
   225a0:	mov	r2, r5
   225a4:	add	r1, pc, r1
   225a8:	bl	40d10 <bcmp@plt+0x2ea34>
   225ac:	ldr	r0, [sp, #48]	; 0x30
   225b0:	mov	r1, r4
   225b4:	mov	r2, r8
   225b8:	bl	16b4c <bcmp@plt+0x4870>
   225bc:	ldr	r6, [sp, #52]	; 0x34
   225c0:	cmp	r4, #0
   225c4:	beq	22274 <bcmp@plt+0xff98>
   225c8:	mov	r0, r4
   225cc:	bl	40320 <bcmp@plt+0x2e044>
   225d0:	b	22274 <bcmp@plt+0xff98>
   225d4:	ldrb	r0, [r5, #5]
   225d8:	mov	r9, r7
   225dc:	cmp	r0, #0
   225e0:	ldr	r0, [sp, #32]
   225e4:	ldreq	r9, [r5]
   225e8:	cmp	r0, #0
   225ec:	bne	22708 <bcmp@plt+0x1042c>
   225f0:	ldr	r1, [sp, #36]	; 0x24
   225f4:	mov	r2, #1
   225f8:	mov	r3, #1
   225fc:	ldr	r0, [r1]
   22600:	ldr	r1, [r1, #4]
   22604:	stm	sp, {r0, r1}
   22608:	mov	r0, r9
   2260c:	mov	r1, #1
   22610:	bl	33364 <bcmp@plt+0x21088>
   22614:	mov	r6, r0
   22618:	ldr	r0, [pc, #2552]	; 23018 <bcmp@plt+0x10d3c>
   2261c:	sub	r5, fp, #144	; 0x90
   22620:	ldr	r0, [pc, r0]
   22624:	ldr	r0, [r0]
   22628:	cmp	r0, #1
   2262c:	blt	2268c <bcmp@plt+0x103b0>
   22630:	mov	r0, r7
   22634:	bl	342fc <bcmp@plt+0x22020>
   22638:	ldr	r1, [pc, #2524]	; 2301c <bcmp@plt+0x10d40>
   2263c:	mov	r2, r0
   22640:	mov	r0, #5
   22644:	add	r1, pc, r1
   22648:	bl	40d10 <bcmp@plt+0x2ea34>
   2264c:	ldr	r0, [pc, #2508]	; 23020 <bcmp@plt+0x10d44>
   22650:	ldr	r0, [pc, r0]
   22654:	ldr	r0, [r0]
   22658:	cmp	r0, #2
   2265c:	blt	2268c <bcmp@plt+0x103b0>
   22660:	mov	r0, r6
   22664:	bl	338dc <bcmp@plt+0x21600>
   22668:	mov	r4, r0
   2266c:	mov	r0, r9
   22670:	bl	342fc <bcmp@plt+0x22020>
   22674:	ldr	r1, [pc, #2472]	; 23024 <bcmp@plt+0x10d48>
   22678:	mov	r3, r0
   2267c:	mov	r0, #6
   22680:	mov	r2, r4
   22684:	add	r1, pc, r1
   22688:	bl	40d10 <bcmp@plt+0x2ea34>
   2268c:	ldr	r4, [sp, #48]	; 0x30
   22690:	ldr	r9, [sp, #28]
   22694:	mov	r1, sl
   22698:	mov	r3, r8
   2269c:	str	r5, [sp]
   226a0:	mov	r0, r4
   226a4:	mov	r2, r9
   226a8:	bl	16cf4 <bcmp@plt+0x4a18>
   226ac:	cmp	r0, #1
   226b0:	bne	22e78 <bcmp@plt+0x10b9c>
   226b4:	mov	r0, r4
   226b8:	mov	r1, r6
   226bc:	mov	r2, r5
   226c0:	bl	16b4c <bcmp@plt+0x4870>
   226c4:	cmp	r0, #1
   226c8:	beq	226f0 <bcmp@plt+0x10414>
   226cc:	ldr	r0, [pc, #2388]	; 23028 <bcmp@plt+0x10d4c>
   226d0:	ldr	r0, [pc, r0]
   226d4:	ldr	r0, [r0]
   226d8:	cmp	r0, #1
   226dc:	blt	226f0 <bcmp@plt+0x10414>
   226e0:	ldr	r1, [pc, #2372]	; 2302c <bcmp@plt+0x10d50>
   226e4:	mov	r0, #5
   226e8:	add	r1, pc, r1
   226ec:	bl	40d10 <bcmp@plt+0x2ea34>
   226f0:	ldr	r4, [sp, #56]	; 0x38
   226f4:	cmp	r6, #0
   226f8:	bne	22930 <bcmp@plt+0x10654>
   226fc:	mov	r6, #0
   22700:	b	22278 <bcmp@plt+0xff9c>
   22704:	andeq	r4, r5, r4, ror #23
   22708:	ldrb	r4, [r5, #17]
   2270c:	mov	r0, #6
   22710:	bl	33148 <bcmp@plt+0x20e6c>
   22714:	mov	r6, r0
   22718:	ldr	r0, [r5, #20]
   2271c:	clz	r1, r4
   22720:	mov	r2, #3
   22724:	mov	r3, #1
   22728:	str	r8, [sp, #12]
   2272c:	lsr	r1, r1, #5
   22730:	str	r1, [sp]
   22734:	mov	r1, #15
   22738:	str	r0, [sp, #4]
   2273c:	mov	r0, #0
   22740:	str	r0, [sp, #8]
   22744:	mov	r0, r9
   22748:	bl	3bb9c <bcmp@plt+0x298c0>
   2274c:	mov	r4, r0
   22750:	mov	r0, r6
   22754:	mov	r1, r4
   22758:	bl	32a6c <bcmp@plt+0x20790>
   2275c:	ldrh	r0, [r6, #28]
   22760:	ldr	r1, [r6, #36]	; 0x24
   22764:	ldr	r2, [sp, #36]	; 0x24
   22768:	add	r0, r1, r0
   2276c:	ldr	r1, [r2]
   22770:	ldr	r2, [r2, #4]
   22774:	str	r2, [r0, #8]
   22778:	str	r1, [r0, #4]
   2277c:	ldr	r0, [sp, #48]	; 0x30
   22780:	mov	r1, r6
   22784:	mov	r2, r8
   22788:	bl	16b4c <bcmp@plt+0x4870>
   2278c:	ldr	r1, [pc, #2168]	; 2300c <bcmp@plt+0x10d30>
   22790:	cmp	r0, #1
   22794:	ldr	r1, [pc, r1]
   22798:	ldr	r1, [r1]
   2279c:	bne	2293c <bcmp@plt+0x10660>
   227a0:	ldr	r9, [sp, #28]
   227a4:	cmp	r1, #1
   227a8:	blt	22958 <bcmp@plt+0x1067c>
   227ac:	ldr	r1, [pc, #2144]	; 23014 <bcmp@plt+0x10d38>
   227b0:	mov	r0, #5
   227b4:	add	r1, pc, r1
   227b8:	b	22954 <bcmp@plt+0x10678>
   227bc:	andeq	r4, r5, r0, ror fp
   227c0:	andeq	r8, r3, r2, ror r5
   227c4:	andeq	r4, r5, r8, asr #22
   227c8:	andeq	r7, r3, r4, lsl #23
   227cc:	andeq	r4, r5, r0, lsl fp
   227d0:	andeq	r8, r3, r1, asr r5
   227d4:	andeq	r4, r5, r0, asr #17
   227d8:	cmp	r1, #1
   227dc:	blt	227f0 <bcmp@plt+0x10514>
   227e0:	ldr	r1, [pc, #2124]	; 23034 <bcmp@plt+0x10d58>
   227e4:	mov	r0, #5
   227e8:	add	r1, pc, r1
   227ec:	bl	40d10 <bcmp@plt+0x2ea34>
   227f0:	mov	r0, r4
   227f4:	bl	3bef0 <bcmp@plt+0x29c14>
   227f8:	cmp	sl, #0
   227fc:	beq	22808 <bcmp@plt+0x1052c>
   22800:	mov	r0, sl
   22804:	bl	40320 <bcmp@plt+0x2e044>
   22808:	ldr	r9, [r6]
   2280c:	cmp	r5, #0
   22810:	beq	2282c <bcmp@plt+0x10550>
   22814:	ldrb	r0, [r5, #4]
   22818:	cmp	r0, #0
   2281c:	bne	2282c <bcmp@plt+0x10550>
   22820:	ldrb	r0, [r6, #4]
   22824:	cmp	r0, #0
   22828:	beq	2297c <bcmp@plt+0x106a0>
   2282c:	ldr	r0, [pc, #2080]	; 23054 <bcmp@plt+0x10d78>
   22830:	ldr	r0, [pc, r0]
   22834:	ldr	sl, [sp, #20]
   22838:	ldr	r0, [r0]
   2283c:	cmp	r0, #1
   22840:	blt	22870 <bcmp@plt+0x10594>
   22844:	mov	r0, r7
   22848:	bl	342fc <bcmp@plt+0x22020>
   2284c:	mov	r4, r0
   22850:	mov	r0, r9
   22854:	bl	342fc <bcmp@plt+0x22020>
   22858:	ldr	r1, [pc, #2040]	; 23058 <bcmp@plt+0x10d7c>
   2285c:	mov	r3, r0
   22860:	mov	r0, #5
   22864:	mov	r2, r4
   22868:	add	r1, pc, r1
   2286c:	bl	40d10 <bcmp@plt+0x2ea34>
   22870:	mov	r0, #2
   22874:	bl	33148 <bcmp@plt+0x20e6c>
   22878:	mov	r1, r9
   2287c:	mov	r2, #0
   22880:	mov	r6, r0
   22884:	bl	326f8 <bcmp@plt+0x2041c>
   22888:	ldrb	r1, [r0, #6]
   2288c:	ldr	r2, [sp, #36]	; 0x24
   22890:	ldr	r4, [sp, #48]	; 0x30
   22894:	ldr	r9, [sp, #28]
   22898:	sub	r5, fp, #144	; 0x90
   2289c:	mov	r3, r8
   228a0:	and	r1, r1, #239	; 0xef
   228a4:	strb	r1, [r0, #6]
   228a8:	ldrh	r0, [r6, #28]
   228ac:	ldr	r1, [r6, #36]	; 0x24
   228b0:	ldrb	r0, [r1, r0]!
   228b4:	and	r0, r0, #247	; 0xf7
   228b8:	strb	r0, [r1]
   228bc:	ldr	r0, [r2]
   228c0:	ldr	r2, [r2, #4]
   228c4:	str	r2, [r1, #8]
   228c8:	str	r0, [r1, #4]
   228cc:	mov	r0, r4
   228d0:	mov	r1, sl
   228d4:	mov	r2, r9
   228d8:	str	r5, [sp]
   228dc:	bl	16cf4 <bcmp@plt+0x4a18>
   228e0:	cmp	r0, #1
   228e4:	bne	22e78 <bcmp@plt+0x10b9c>
   228e8:	mov	r0, r4
   228ec:	mov	r1, r6
   228f0:	mov	r2, r5
   228f4:	bl	16b4c <bcmp@plt+0x4870>
   228f8:	cmp	r0, #1
   228fc:	beq	22924 <bcmp@plt+0x10648>
   22900:	ldr	r0, [pc, #1876]	; 2305c <bcmp@plt+0x10d80>
   22904:	ldr	r0, [pc, r0]
   22908:	ldr	r0, [r0]
   2290c:	cmp	r0, #1
   22910:	blt	22924 <bcmp@plt+0x10648>
   22914:	ldr	r1, [pc, #1860]	; 23060 <bcmp@plt+0x10d84>
   22918:	mov	r0, #5
   2291c:	add	r1, pc, r1
   22920:	bl	40d10 <bcmp@plt+0x2ea34>
   22924:	ldr	r4, [sp, #56]	; 0x38
   22928:	cmp	r6, #0
   2292c:	beq	22278 <bcmp@plt+0xff9c>
   22930:	mov	r0, r6
   22934:	bl	40320 <bcmp@plt+0x2e044>
   22938:	b	22278 <bcmp@plt+0xff9c>
   2293c:	ldr	r9, [sp, #28]
   22940:	cmp	r1, #1
   22944:	blt	22958 <bcmp@plt+0x1067c>
   22948:	ldr	r1, [pc, #1728]	; 23010 <bcmp@plt+0x10d34>
   2294c:	mov	r0, #5
   22950:	add	r1, pc, r1
   22954:	bl	40d10 <bcmp@plt+0x2ea34>
   22958:	mov	r0, r4
   2295c:	bl	3bef0 <bcmp@plt+0x29c14>
   22960:	cmp	r6, #0
   22964:	beq	22970 <bcmp@plt+0x10694>
   22968:	mov	r0, r6
   2296c:	bl	40320 <bcmp@plt+0x2e044>
   22970:	ldr	r4, [sp, #56]	; 0x38
   22974:	ldr	r6, [sp, #52]	; 0x34
   22978:	b	22278 <bcmp@plt+0xff9c>
   2297c:	ldr	r0, [sp, #48]	; 0x30
   22980:	bl	16a68 <bcmp@plt+0x478c>
   22984:	mov	r4, r0
   22988:	bl	168a0 <bcmp@plt+0x45c4>
   2298c:	ldr	sl, [sp, #20]
   22990:	tst	r0, #1
   22994:	beq	229ac <bcmp@plt+0x106d0>
   22998:	mov	r0, r9
   2299c:	mov	r1, #2
   229a0:	bl	23228 <bcmp@plt+0x10f4c>
   229a4:	cmp	r0, #0
   229a8:	bne	229d0 <bcmp@plt+0x106f4>
   229ac:	mov	r0, r4
   229b0:	bl	168a0 <bcmp@plt+0x45c4>
   229b4:	tst	r0, #2
   229b8:	beq	22a14 <bcmp@plt+0x10738>
   229bc:	mov	r0, r9
   229c0:	mov	r1, #10
   229c4:	bl	23228 <bcmp@plt+0x10f4c>
   229c8:	cmp	r0, #0
   229cc:	beq	22a14 <bcmp@plt+0x10738>
   229d0:	ldr	r0, [r0]
   229d4:	bl	34548 <bcmp@plt+0x2226c>
   229d8:	mov	r5, r0
   229dc:	ldr	r0, [r0, #24]
   229e0:	ldr	r6, [sp, #52]	; 0x34
   229e4:	cmp	r0, #3
   229e8:	bne	22a78 <bcmp@plt+0x1079c>
   229ec:	mov	r0, r5
   229f0:	bl	383c0 <bcmp@plt+0x260e4>
   229f4:	cmp	r0, #10
   229f8:	bne	22a44 <bcmp@plt+0x10768>
   229fc:	mov	r0, r5
   22a00:	bl	3a17c <bcmp@plt+0x27ea0>
   22a04:	ldr	r0, [r0]
   22a08:	ldr	r0, [r0, #8]
   22a0c:	ldr	r5, [r0, #4]
   22a10:	b	22a78 <bcmp@plt+0x1079c>
   22a14:	ldr	r0, [pc, #1568]	; 2303c <bcmp@plt+0x10d60>
   22a18:	ldr	r0, [pc, r0]
   22a1c:	ldr	r9, [sp, #28]
   22a20:	ldr	r6, [sp, #52]	; 0x34
   22a24:	ldr	r0, [r0]
   22a28:	cmp	r0, #1
   22a2c:	blt	22924 <bcmp@plt+0x10648>
   22a30:	ldr	r1, [pc, #1544]	; 23040 <bcmp@plt+0x10d64>
   22a34:	mov	r0, #5
   22a38:	add	r1, pc, r1
   22a3c:	b	22920 <bcmp@plt+0x10644>
   22a40:	andeq	r8, r3, r3, lsr #12
   22a44:	ldr	r0, [pc, #1528]	; 23044 <bcmp@plt+0x10d68>
   22a48:	ldr	r0, [pc, r0]
   22a4c:	ldr	r0, [r0]
   22a50:	cmp	r0, #1
   22a54:	blt	22b00 <bcmp@plt+0x10824>
   22a58:	mov	r0, r5
   22a5c:	bl	383c0 <bcmp@plt+0x260e4>
   22a60:	ldr	r1, [pc, #1504]	; 23048 <bcmp@plt+0x10d6c>
   22a64:	mov	r2, r0
   22a68:	mov	r0, #5
   22a6c:	add	r1, pc, r1
   22a70:	bl	40d10 <bcmp@plt+0x2ea34>
   22a74:	mov	r5, #0
   22a78:	ldr	r0, [pc, #1484]	; 2304c <bcmp@plt+0x10d70>
   22a7c:	ldr	r0, [pc, r0]
   22a80:	ldr	r0, [r0]
   22a84:	cmp	r0, #2
   22a88:	ble	22aa8 <bcmp@plt+0x107cc>
   22a8c:	mov	r0, r5
   22a90:	bl	342fc <bcmp@plt+0x22020>
   22a94:	ldr	r1, [pc, #1460]	; 23050 <bcmp@plt+0x10d74>
   22a98:	mov	r2, r0
   22a9c:	mov	r0, #7
   22aa0:	add	r1, pc, r1
   22aa4:	bl	40d10 <bcmp@plt+0x2ea34>
   22aa8:	ldr	r4, [sp, #40]	; 0x28
   22aac:	ldr	r9, [sp, #28]
   22ab0:	ldrh	r0, [r4, #22]
   22ab4:	ldr	r1, [r4, #36]	; 0x24
   22ab8:	add	r0, r1, r0
   22abc:	ldrh	r1, [r0]
   22ac0:	bic	r1, r1, #4
   22ac4:	strh	r1, [r0]
   22ac8:	mov	r0, r4
   22acc:	bl	409b8 <bcmp@plt+0x2e6dc>
   22ad0:	str	r5, [sp]
   22ad4:	add	r5, sp, #120	; 0x78
   22ad8:	movw	r1, #4342	; 0x10f6
   22adc:	movw	r2, #4342	; 0x10f6
   22ae0:	mov	r3, #0
   22ae4:	mov	r0, r5
   22ae8:	bl	48348 <bcmp@plt+0x3606c>
   22aec:	ldr	r0, [sp, #48]	; 0x30
   22af0:	mov	r1, r4
   22af4:	mov	r2, r5
   22af8:	bl	16b4c <bcmp@plt+0x4870>
   22afc:	b	22924 <bcmp@plt+0x10648>
   22b00:	mov	r5, #0
   22b04:	b	22aa8 <bcmp@plt+0x107cc>
   22b08:	ldrh	r0, [r7, #28]
   22b0c:	movw	r1, #65535	; 0xffff
   22b10:	cmp	r0, r1
   22b14:	beq	22cfc <bcmp@plt+0x10a20>
   22b18:	ldr	r1, [r7, #36]	; 0x24
   22b1c:	add	r7, r1, r0
   22b20:	b	22d00 <bcmp@plt+0x10a24>
   22b24:	andeq	r4, r5, r0, ror #16
   22b28:	strdeq	r8, [r3], -r0
   22b2c:	ldr	r0, [pc, #1372]	; 23090 <bcmp@plt+0x10db4>
   22b30:	ldr	r0, [pc, r0]
   22b34:	ldr	r0, [r0]
   22b38:	cmp	r0, #1
   22b3c:	blt	22c08 <bcmp@plt+0x1092c>
   22b40:	mov	r0, r6
   22b44:	bl	342fc <bcmp@plt+0x22020>
   22b48:	ldr	r1, [pc, #1348]	; 23094 <bcmp@plt+0x10db8>
   22b4c:	mov	r2, r0
   22b50:	mov	r0, #5
   22b54:	add	r1, pc, r1
   22b58:	bl	40d10 <bcmp@plt+0x2ea34>
   22b5c:	b	22c08 <bcmp@plt+0x1092c>
   22b60:	andeq	r4, r5, ip, lsl r8
   22b64:	andeq	r8, r3, r9, lsr #12
   22b68:	ldr	r0, [pc, #1272]	; 23068 <bcmp@plt+0x10d8c>
   22b6c:	ldr	r0, [pc, r0]
   22b70:	ldr	r0, [r0]
   22b74:	cmp	r0, #1
   22b78:	blt	22c84 <bcmp@plt+0x109a8>
   22b7c:	mov	r0, r5
   22b80:	bl	342fc <bcmp@plt+0x22020>
   22b84:	ldr	r1, [pc, #1248]	; 2306c <bcmp@plt+0x10d90>
   22b88:	mov	r2, r0
   22b8c:	mov	r0, #5
   22b90:	add	r1, pc, r1
   22b94:	bl	40d10 <bcmp@plt+0x2ea34>
   22b98:	b	22c84 <bcmp@plt+0x109a8>
   22b9c:	ldr	r0, [pc, #1072]	; 22fd4 <bcmp@plt+0x10cf8>
   22ba0:	mov	r7, #0
   22ba4:	ldr	r0, [pc, r0]
   22ba8:	ldr	r0, [r0]
   22bac:	cmp	r0, #2
   22bb0:	blt	22c28 <bcmp@plt+0x1094c>
   22bb4:	ldr	r1, [pc, #1052]	; 22fd8 <bcmp@plt+0x10cfc>
   22bb8:	add	r1, pc, r1
   22bbc:	mov	r0, #6
   22bc0:	b	22170 <bcmp@plt+0xfe94>
   22bc4:	andeq	r4, r5, ip, lsr #15
   22bc8:	andeq	r8, r3, r3, lsr r6
   22bcc:	andeq	r4, r5, r4, ror #14
   22bd0:	andeq	r8, r3, r7, lsl r6
   22bd4:	ldr	r0, [pc, #1212]	; 23098 <bcmp@plt+0x10dbc>
   22bd8:	ldr	r0, [pc, r0]
   22bdc:	ldr	r0, [r0]
   22be0:	cmp	r0, #1
   22be4:	blt	22c08 <bcmp@plt+0x1092c>
   22be8:	mov	r0, r6
   22bec:	bl	342fc <bcmp@plt+0x22020>
   22bf0:	ldr	r3, [r9, #12]
   22bf4:	ldr	r1, [pc, #1184]	; 2309c <bcmp@plt+0x10dc0>
   22bf8:	mov	r2, r0
   22bfc:	mov	r0, #5
   22c00:	add	r1, pc, r1
   22c04:	bl	40d10 <bcmp@plt+0x2ea34>
   22c08:	mov	r9, #0
   22c0c:	mov	sl, #0
   22c10:	mov	r0, sl
   22c14:	bl	3e398 <bcmp@plt+0x2c0bc>
   22c18:	mov	r0, r6
   22c1c:	bl	340dc <bcmp@plt+0x21e00>
   22c20:	mov	r0, r9
   22c24:	bl	340dc <bcmp@plt+0x21e00>
   22c28:	cmp	r7, #0
   22c2c:	beq	22cac <bcmp@plt+0x109d0>
   22c30:	ldr	r0, [pc, #908]	; 22fc4 <bcmp@plt+0x10ce8>
   22c34:	mov	r4, #1
   22c38:	ldr	r0, [pc, r0]
   22c3c:	ldr	r0, [r0]
   22c40:	cmp	r0, #3
   22c44:	blt	22cd4 <bcmp@plt+0x109f8>
   22c48:	ldr	r1, [pc, #888]	; 22fc8 <bcmp@plt+0x10cec>
   22c4c:	mov	r0, #7
   22c50:	add	r1, pc, r1
   22c54:	b	22cd0 <bcmp@plt+0x109f4>
   22c58:	andeq	r8, r3, sl, lsr r6
   22c5c:	cmp	r1, #1
   22c60:	blt	22c84 <bcmp@plt+0x109a8>
   22c64:	mov	r0, r5
   22c68:	bl	342fc <bcmp@plt+0x22020>
   22c6c:	ldr	r3, [r9, #12]
   22c70:	ldr	r1, [pc, #1004]	; 23064 <bcmp@plt+0x10d88>
   22c74:	mov	r2, r0
   22c78:	mov	r0, #5
   22c7c:	add	r1, pc, r1
   22c80:	bl	40d10 <bcmp@plt+0x2ea34>
   22c84:	mov	r0, r5
   22c88:	bl	3ae38 <bcmp@plt+0x28b5c>
   22c8c:	ldr	r7, [sp, #44]	; 0x2c
   22c90:	cmp	r7, #0
   22c94:	beq	22ca0 <bcmp@plt+0x109c4>
   22c98:	mov	r0, r7
   22c9c:	bl	40320 <bcmp@plt+0x2e044>
   22ca0:	mov	r7, #0
   22ca4:	cmp	r7, #0
   22ca8:	bne	22c30 <bcmp@plt+0x10954>
   22cac:	ldr	r0, [pc, #1012]	; 230a8 <bcmp@plt+0x10dcc>
   22cb0:	ldr	r0, [pc, r0]
   22cb4:	ldr	r0, [r0]
   22cb8:	mov	r4, #0
   22cbc:	cmp	r0, #1
   22cc0:	blt	22cd4 <bcmp@plt+0x109f8>
   22cc4:	ldr	r1, [pc, #992]	; 230ac <bcmp@plt+0x10dd0>
   22cc8:	mov	r0, #5
   22ccc:	add	r1, pc, r1
   22cd0:	bl	40d10 <bcmp@plt+0x2ea34>
   22cd4:	mov	r0, r4
   22cd8:	sub	sp, fp, #28
   22cdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22ce0:	strdeq	r1, [r0], -r4
   22ce4:	andeq	r4, r5, r4, lsl #10
   22ce8:	andeq	r4, r5, r8, asr r6
   22cec:	andeq	r8, r3, r5, ror #12
   22cf0:	andeq	r4, r5, r4, lsl #12
   22cf4:	andeq	r8, r3, sl, lsl r5
   22cf8:	andeq	r4, r5, r4, lsr r4
   22cfc:	mov	r7, #0
   22d00:	ldr	r0, [r6, #4]
   22d04:	ldr	r1, [r6, #8]
   22d08:	str	r1, [r7, #8]
   22d0c:	str	r0, [r7, #4]
   22d10:	ldrb	r1, [r6]
   22d14:	ldrb	r0, [r7]
   22d18:	ubfx	r1, r1, #1, #29
   22d1c:	bfi	r0, r1, #3, #1
   22d20:	ldr	r1, [sp, #20]
   22d24:	strb	r0, [r7]
   22d28:	cmp	r1, #0
   22d2c:	bne	22d40 <bcmp@plt+0x10a64>
   22d30:	ldrb	r1, [r6]
   22d34:	and	r0, r0, #251	; 0xfb
   22d38:	bfi	r0, r1, #2, #1
   22d3c:	strb	r0, [r7]
   22d40:	ldr	r0, [sp, #44]	; 0x2c
   22d44:	ldr	r3, [sp, #52]	; 0x34
   22d48:	add	r1, r7, #12
   22d4c:	mov	r2, #1
   22d50:	bl	33a98 <bcmp@plt+0x217bc>
   22d54:	ldrb	r0, [r6]
   22d58:	tst	r0, #2
   22d5c:	beq	22f10 <bcmp@plt+0x10c34>
   22d60:	ldr	r0, [sl, #32]
   22d64:	cmp	r0, #0
   22d68:	beq	22f10 <bcmp@plt+0x10c34>
   22d6c:	ldr	r0, [sp, #24]
   22d70:	ldr	r6, [sl, #28]
   22d74:	add	r8, r0, #28
   22d78:	mov	r0, r8
   22d7c:	bl	342fc <bcmp@plt+0x22020>
   22d80:	mov	r1, r0
   22d84:	mov	r0, r6
   22d88:	bl	49664 <bcmp@plt+0x37388>
   22d8c:	cmp	r0, #0
   22d90:	beq	22e40 <bcmp@plt+0x10b64>
   22d94:	mov	r6, r0
   22d98:	ldr	r0, [r0, #12]
   22d9c:	cmp	r0, #0
   22da0:	beq	22f10 <bcmp@plt+0x10c34>
   22da4:	ldr	r0, [sp, #20]
   22da8:	cmp	r0, #0
   22dac:	beq	22dbc <bcmp@plt+0x10ae0>
   22db0:	ldrb	r0, [r0, #1]
   22db4:	tst	r0, #32
   22db8:	bne	22eb8 <bcmp@plt+0x10bdc>
   22dbc:	ldrb	r0, [r7]
   22dc0:	tst	r0, #4
   22dc4:	beq	22f10 <bcmp@plt+0x10c34>
   22dc8:	ldr	r4, [sp, #44]	; 0x2c
   22dcc:	mov	r1, #1
   22dd0:	mov	r0, r4
   22dd4:	bl	335d0 <bcmp@plt+0x212f4>
   22dd8:	ldr	r2, [r6, #8]
   22ddc:	ldr	r3, [r6, #12]
   22de0:	mov	r1, r0
   22de4:	mov	r0, r4
   22de8:	bl	33a98 <bcmp@plt+0x217bc>
   22dec:	b	22f10 <bcmp@plt+0x10c34>
   22df0:	mov	r0, sl
   22df4:	bl	3e398 <bcmp@plt+0x2c0bc>
   22df8:	ldr	r0, [sp, #44]	; 0x2c
   22dfc:	bl	340dc <bcmp@plt+0x21e00>
   22e00:	b	22f88 <bcmp@plt+0x10cac>
   22e04:	andeq	r4, r5, r8, ror #10
   22e08:	ldr	r0, [pc, #656]	; 230a0 <bcmp@plt+0x10dc4>
   22e0c:	ldr	r0, [pc, r0]
   22e10:	ldr	r0, [r0]
   22e14:	cmp	r0, #1
   22e18:	blt	22e2c <bcmp@plt+0x10b50>
   22e1c:	ldr	r1, [pc, #640]	; 230a4 <bcmp@plt+0x10dc8>
   22e20:	mov	r0, #5
   22e24:	add	r1, pc, r1
   22e28:	bl	40d10 <bcmp@plt+0x2ea34>
   22e2c:	ldr	r6, [sp, #44]	; 0x2c
   22e30:	b	22c10 <bcmp@plt+0x10934>
   22e34:	andeq	r8, r3, r5, ror r5
   22e38:	andeq	r4, r5, r0, lsr r5
   22e3c:	strdeq	r8, [r3], -sl
   22e40:	ldr	r0, [pc, #560]	; 23078 <bcmp@plt+0x10d9c>
   22e44:	ldr	r0, [pc, r0]
   22e48:	ldr	r7, [sp, #44]	; 0x2c
   22e4c:	ldr	r0, [r0]
   22e50:	cmp	r0, #1
   22e54:	blt	22244 <bcmp@plt+0xff68>
   22e58:	mov	r0, r8
   22e5c:	bl	342fc <bcmp@plt+0x22020>
   22e60:	ldr	r1, [pc, #532]	; 2307c <bcmp@plt+0x10da0>
   22e64:	mov	r2, r0
   22e68:	mov	r0, #5
   22e6c:	add	r1, pc, r1
   22e70:	bl	40d10 <bcmp@plt+0x2ea34>
   22e74:	b	22244 <bcmp@plt+0xff68>
   22e78:	ldr	r0, [pc, #380]	; 22ffc <bcmp@plt+0x10d20>
   22e7c:	ldr	r0, [pc, r0]
   22e80:	ldr	r0, [r0]
   22e84:	cmp	r0, #1
   22e88:	blt	22e9c <bcmp@plt+0x10bc0>
   22e8c:	ldr	r1, [pc, #364]	; 23000 <bcmp@plt+0x10d24>
   22e90:	mov	r0, #5
   22e94:	add	r1, pc, r1
   22e98:	bl	40d10 <bcmp@plt+0x2ea34>
   22e9c:	mov	r0, sl
   22ea0:	bl	3e398 <bcmp@plt+0x2c0bc>
   22ea4:	cmp	r6, #0
   22ea8:	beq	221bc <bcmp@plt+0xfee0>
   22eac:	mov	r0, r6
   22eb0:	bl	40320 <bcmp@plt+0x2e044>
   22eb4:	b	221bc <bcmp@plt+0xfee0>
   22eb8:	ldr	r5, [sp, #44]	; 0x2c
   22ebc:	add	r0, r4, #28
   22ec0:	movw	r1, #4342	; 0x10f6
   22ec4:	movw	r2, #4342	; 0x10f6
   22ec8:	mov	r3, r4
   22ecc:	str	r0, [sp]
   22ed0:	mov	r0, r5
   22ed4:	bl	45ca8 <bcmp@plt+0x339cc>
   22ed8:	ldr	r1, [r6, #8]
   22edc:	mov	r0, r5
   22ee0:	bl	33c70 <bcmp@plt+0x21994>
   22ee4:	ldr	r2, [r6, #8]
   22ee8:	ldr	r3, [r6, #12]
   22eec:	mov	r1, r0
   22ef0:	mov	r0, r5
   22ef4:	bl	339ec <bcmp@plt+0x21710>
   22ef8:	mov	r0, r5
   22efc:	bl	330d0 <bcmp@plt+0x20df4>
   22f00:	ldrh	r1, [r0]
   22f04:	movw	r2, #16392	; 0x4008
   22f08:	orr	r1, r1, r2
   22f0c:	strh	r1, [r0]
   22f10:	ldr	r0, [pc, #360]	; 23080 <bcmp@plt+0x10da4>
   22f14:	ldr	r0, [pc, r0]
   22f18:	ldr	r6, [sp, #24]
   22f1c:	ldr	r7, [sp, #44]	; 0x2c
   22f20:	ldr	r0, [r0]
   22f24:	cmp	r0, #1
   22f28:	blt	22f70 <bcmp@plt+0x10c94>
   22f2c:	mov	r0, r7
   22f30:	bl	338dc <bcmp@plt+0x21600>
   22f34:	mov	r4, r0
   22f38:	mov	r0, r6
   22f3c:	bl	342fc <bcmp@plt+0x22020>
   22f40:	mov	r5, r0
   22f44:	add	r0, r6, #28
   22f48:	bl	342fc <bcmp@plt+0x22020>
   22f4c:	ldrh	r1, [r6, #56]	; 0x38
   22f50:	ldrh	r2, [r6, #58]	; 0x3a
   22f54:	stm	sp, {r0, r1, r2}
   22f58:	mov	r0, #5
   22f5c:	mov	r2, r4
   22f60:	mov	r3, r5
   22f64:	ldr	r1, [pc, #280]	; 23084 <bcmp@plt+0x10da8>
   22f68:	add	r1, pc, r1
   22f6c:	bl	40d10 <bcmp@plt+0x2ea34>
   22f70:	mov	r0, sl
   22f74:	mov	r1, r7
   22f78:	mov	r2, r6
   22f7c:	bl	16b4c <bcmp@plt+0x4870>
   22f80:	mov	r0, r7
   22f84:	bl	40320 <bcmp@plt+0x2e044>
   22f88:	mov	r7, #1
   22f8c:	cmp	r7, #0
   22f90:	bne	22c30 <bcmp@plt+0x10954>
   22f94:	b	22cac <bcmp@plt+0x109d0>
   22f98:	ldr	r0, [pc, #272]	; 230b0 <bcmp@plt+0x10dd4>
   22f9c:	ldr	r1, [pc, #272]	; 230b4 <bcmp@plt+0x10dd8>
   22fa0:	ldr	r2, [pc, #272]	; 230b8 <bcmp@plt+0x10ddc>
   22fa4:	add	r0, pc, r0
   22fa8:	add	r1, pc, r1
   22fac:	add	r2, pc, r2
   22fb0:	bl	44ad4 <bcmp@plt+0x327f8>
   22fb4:	muleq	r5, r0, r2
   22fb8:	andeq	r7, r3, r9, asr ip
   22fbc:	andeq	r4, r5, r4, lsr r2
   22fc0:	andeq	r7, r3, r4, lsl sp
   22fc4:	andeq	r3, r5, r0, asr r7
   22fc8:	strdeq	r7, [r3], -r8
   22fcc:	andeq	r4, r5, r0, lsr r1
   22fd0:	andeq	r7, r3, r5, asr #24
   22fd4:	andeq	r3, r5, r4, ror #15
   22fd8:	andeq	r7, r3, r4, lsl r3
   22fdc:	andeq	r3, r5, r8, asr #28
   22fe0:	andeq	r7, r3, r1, lsl #19
   22fe4:	andeq	r3, r5, r8, lsl lr
   22fe8:	muleq	r3, fp, r9
   22fec:	andeq	r3, r5, r8, ror pc
   22ff0:	andeq	r7, r3, r1, lsr #22
   22ff4:	andeq	r3, r5, r8, asr #30
   22ff8:	andeq	r7, r3, r3, asr #21
   22ffc:	andeq	r3, r5, ip, lsl #10
   23000:	andeq	r4, r3, r7, lsr #28
   23004:	andeq	r3, r5, r0, asr #29
   23008:	andeq	r7, r3, ip, lsr #21
   2300c:	strdeq	r3, [r5], -r4
   23010:	andeq	r7, r3, r5, asr r6
   23014:	andeq	r7, r3, sp, lsl #16
   23018:	andeq	r3, r5, r8, ror #26
   2301c:	muleq	r3, r0, r9
   23020:	andeq	r3, r5, r8, lsr sp
   23024:			; <UNDEFINED> instruction: 0x000378bb
   23028:			; <UNDEFINED> instruction: 0x00053cb8
   2302c:	andeq	r7, r3, r4, lsr #17
   23030:	andeq	r4, r5, r0
   23034:			; <UNDEFINED> instruction: 0x000377bd
   23038:	andeq	r7, r3, sp, lsl ip
   2303c:	andeq	r3, r5, r0, ror r9
   23040:	andeq	r7, r3, ip, lsl #12
   23044:	andeq	r3, r5, r0, asr #18
   23048:	andeq	r7, r3, r0, asr r6
   2304c:	andeq	r3, r5, ip, lsl #18
   23050:	andeq	r7, r3, r5, ror #11
   23054:	andeq	r3, r5, r8, asr fp
   23058:	muleq	r3, r3, r7
   2305c:	andeq	r3, r5, r4, lsl #21
   23060:	andeq	r7, r3, r0, ror r6
   23064:	strdeq	r7, [r3], -sl
   23068:	andeq	r3, r5, ip, lsl r8
   2306c:	andeq	r7, r3, sp, asr r6
   23070:	andeq	r4, r5, r4, lsr #3
   23074:	andeq	r8, r3, r0, lsl #2
   23078:	andeq	r3, r5, r4, asr #10
   2307c:			; <UNDEFINED> instruction: 0x000374b1
   23080:	andeq	r3, r5, r4, ror r4
   23084:	ldrdeq	r8, [r3], -fp
   23088:	andeq	r4, r5, r0, asr #5
   2308c:	andeq	r8, r3, r6, asr #6
   23090:	andeq	r3, r5, r8, asr r8
   23094:	andeq	r7, r3, r3, lsl #18
   23098:			; <UNDEFINED> instruction: 0x000537b0
   2309c:	muleq	r3, r9, r8
   230a0:	andeq	r3, r5, ip, ror r5
   230a4:	andeq	r7, r3, r1, asr #13
   230a8:	ldrdeq	r3, [r5], -r8
   230ac:	andeq	r7, r3, sp, asr #2
   230b0:	andeq	r6, r3, lr, lsl #25
   230b4:	andeq	r6, r3, r0, lsr #25
   230b8:	andeq	r6, r3, r9, lsr #25
   230bc:	push	{r4, r5, r6, r7, fp, lr}
   230c0:	add	fp, sp, #16
   230c4:	mov	r7, r0
   230c8:	mov	r0, #16
   230cc:	mov	r5, r2
   230d0:	mov	r6, r1
   230d4:	bl	44994 <bcmp@plt+0x326b8>
   230d8:	cmp	r0, #0
   230dc:	beq	23118 <bcmp@plt+0x10e3c>
   230e0:	mov	r4, r0
   230e4:	mov	r0, r7
   230e8:	bl	12030 <strdup@plt>
   230ec:	str	r0, [r4]
   230f0:	mov	r0, r6
   230f4:	bl	34af8 <bcmp@plt+0x2281c>
   230f8:	str	r0, [r4, #4]
   230fc:	mov	r0, r5
   23100:	bl	12030 <strdup@plt>
   23104:	mov	r1, #1
   23108:	str	r1, [r4, #8]
   2310c:	str	r0, [r4, #12]
   23110:	mov	r0, r4
   23114:	pop	{r4, r5, r6, r7, fp, pc}
   23118:	ldr	r0, [pc, #40]	; 23148 <bcmp@plt+0x10e6c>
   2311c:	mov	r4, #0
   23120:	ldr	r0, [pc, r0]
   23124:	ldr	r0, [r0]
   23128:	cmp	r0, #1
   2312c:	blt	23110 <bcmp@plt+0x10e34>
   23130:	ldr	r1, [pc, #20]	; 2314c <bcmp@plt+0x10e70>
   23134:	mov	r0, #5
   23138:	add	r1, pc, r1
   2313c:	bl	40d10 <bcmp@plt+0x2ea34>
   23140:	mov	r0, r4
   23144:	pop	{r4, r5, r6, r7, fp, pc}
   23148:	andeq	r3, r5, r8, ror #4
   2314c:			; <UNDEFINED> instruction: 0x00036bb4
   23150:	push	{r4, sl, fp, lr}
   23154:	add	fp, sp, #8
   23158:	mov	r4, r0
   2315c:	ldr	r0, [r0, #4]
   23160:	bl	340dc <bcmp@plt+0x21e00>
   23164:	ldr	r0, [r4]
   23168:	bl	11f10 <free@plt>
   2316c:	ldr	r0, [r4, #12]
   23170:	bl	11f10 <free@plt>
   23174:	mov	r0, r4
   23178:	pop	{r4, sl, fp, lr}
   2317c:	b	11f10 <free@plt>
   23180:	push	{r4, r5, r6, sl, fp, lr}
   23184:	add	fp, sp, #16
   23188:	mov	r6, r0
   2318c:	mov	r0, #12
   23190:	mov	r5, r1
   23194:	bl	44994 <bcmp@plt+0x326b8>
   23198:	cmp	r0, #0
   2319c:	beq	231c0 <bcmp@plt+0x10ee4>
   231a0:	mov	r4, r0
   231a4:	mov	r0, r6
   231a8:	bl	12030 <strdup@plt>
   231ac:	stm	r4, {r0, r5}
   231b0:	bl	3dc9c <bcmp@plt+0x2b9c0>
   231b4:	str	r0, [r4, #8]
   231b8:	mov	r0, r4
   231bc:	pop	{r4, r5, r6, sl, fp, pc}
   231c0:	ldr	r0, [pc, #40]	; 231f0 <bcmp@plt+0x10f14>
   231c4:	mov	r4, #0
   231c8:	ldr	r0, [pc, r0]
   231cc:	ldr	r0, [r0]
   231d0:	cmp	r0, #1
   231d4:	blt	231b8 <bcmp@plt+0x10edc>
   231d8:	ldr	r1, [pc, #20]	; 231f4 <bcmp@plt+0x10f18>
   231dc:	mov	r0, #5
   231e0:	add	r1, pc, r1
   231e4:	bl	40d10 <bcmp@plt+0x2ea34>
   231e8:	mov	r0, r4
   231ec:	pop	{r4, r5, r6, sl, fp, pc}
   231f0:	andeq	r3, r5, r0, asr #3
   231f4:	andeq	r6, r3, ip, lsr #22
   231f8:	push	{r4, sl, fp, lr}
   231fc:	add	fp, sp, #8
   23200:	mov	r4, r0
   23204:	ldr	r0, [r0]
   23208:	bl	11f10 <free@plt>
   2320c:	ldr	r0, [r4, #8]
   23210:	bl	3e398 <bcmp@plt+0x2c0bc>
   23214:	mov	r0, r4
   23218:	pop	{r4, sl, fp, lr}
   2321c:	b	11f10 <free@plt>
   23220:	mov	r0, #36	; 0x24
   23224:	b	44994 <bcmp@plt+0x326b8>
   23228:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2322c:	add	fp, sp, #28
   23230:	sub	sp, sp, #12
   23234:	mov	sl, r0
   23238:	mov	r0, #0
   2323c:	str	r0, [sp, #8]
   23240:	str	r0, [sp, #4]
   23244:	ldr	r0, [sl, #32]
   23248:	ldr	r5, [r0, #4]
   2324c:	cmp	r5, r0
   23250:	beq	232e8 <bcmp@plt+0x1100c>
   23254:	mov	r4, r1
   23258:	add	r9, sp, #4
   2325c:	b	23270 <bcmp@plt+0x10f94>
   23260:	ldr	r5, [r5, #4]
   23264:	ldr	r0, [sl, #32]
   23268:	cmp	r5, r0
   2326c:	beq	232e8 <bcmp@plt+0x1100c>
   23270:	ldr	r6, [r5, #8]
   23274:	add	r1, sp, #8
   23278:	mov	r2, r9
   2327c:	mov	r0, r6
   23280:	bl	3a8c4 <bcmp@plt+0x285e8>
   23284:	ldr	r0, [sp, #8]
   23288:	cmp	r0, #0
   2328c:	beq	23260 <bcmp@plt+0x10f84>
   23290:	cmp	r0, #1
   23294:	bne	232a4 <bcmp@plt+0x10fc8>
   23298:	ldr	r0, [sp, #4]
   2329c:	cmp	r0, r4
   232a0:	bne	23260 <bcmp@plt+0x10f84>
   232a4:	ldr	r8, [r6, #4]
   232a8:	cmp	r8, r6
   232ac:	bne	232c0 <bcmp@plt+0x10fe4>
   232b0:	b	23260 <bcmp@plt+0x10f84>
   232b4:	ldr	r8, [r8, #4]
   232b8:	cmp	r8, r6
   232bc:	beq	23260 <bcmp@plt+0x10f84>
   232c0:	ldr	r7, [r8, #8]
   232c4:	ldrb	r0, [r7, #4]
   232c8:	cmp	r0, #0
   232cc:	beq	232b4 <bcmp@plt+0x10fd8>
   232d0:	ldr	r0, [r7]
   232d4:	bl	34548 <bcmp@plt+0x2226c>
   232d8:	bl	34418 <bcmp@plt+0x2213c>
   232dc:	cmp	r0, r4
   232e0:	bne	232b4 <bcmp@plt+0x10fd8>
   232e4:	b	232ec <bcmp@plt+0x11010>
   232e8:	mov	r7, #0
   232ec:	mov	r0, r7
   232f0:	sub	sp, fp, #28
   232f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   232f8:	push	{r4, r5, r6, sl, fp, lr}
   232fc:	add	fp, sp, #16
   23300:	ldr	r4, [r0, #28]
   23304:	bl	4a294 <bcmp@plt+0x37fb8>
   23308:	mov	r5, r0
   2330c:	ldr	r6, [r0]
   23310:	ldr	r0, [pc, #80]	; 23368 <bcmp@plt+0x1108c>
   23314:	ldr	r0, [pc, r0]
   23318:	ldr	r0, [r0]
   2331c:	cmp	r0, #1
   23320:	blt	23340 <bcmp@plt+0x11064>
   23324:	mov	r0, r6
   23328:	bl	342fc <bcmp@plt+0x22020>
   2332c:	ldr	r1, [pc, #56]	; 2336c <bcmp@plt+0x11090>
   23330:	mov	r2, r0
   23334:	mov	r0, #5
   23338:	add	r1, pc, r1
   2333c:	bl	40d10 <bcmp@plt+0x2ea34>
   23340:	ldr	r0, [r4, #16]
   23344:	mov	r1, r6
   23348:	bl	41c84 <bcmp@plt+0x2f9a8>
   2334c:	mov	r0, r5
   23350:	bl	40cc8 <bcmp@plt+0x2e9ec>
   23354:	mov	r0, r4
   23358:	mov	r1, #7
   2335c:	bl	20f3c <bcmp@plt+0xec60>
   23360:	mov	r0, #1
   23364:	pop	{r4, r5, r6, sl, fp, pc}
   23368:	andeq	r3, r5, r4, ror r0
   2336c:	strheq	r7, [r3], -pc	; <UNPREDICTABLE>
   23370:	push	{r4, r5, fp, lr}
   23374:	add	fp, sp, #8
   23378:	mov	r5, r0
   2337c:	ldr	r0, [r0, #4]
   23380:	ldr	r1, [pc, #128]	; 23408 <bcmp@plt+0x1112c>
   23384:	ldr	r1, [pc, r1]
   23388:	cmp	r0, r1
   2338c:	bne	233ec <bcmp@plt+0x11110>
   23390:	bl	41304 <bcmp@plt+0x2f028>
   23394:	str	r0, [r5, #12]
   23398:	bl	41304 <bcmp@plt+0x2f028>
   2339c:	str	r0, [r5, #16]
   233a0:	cmp	r0, #0
   233a4:	mov	r4, #0
   233a8:	ldrne	r0, [r5, #12]
   233ac:	cmpne	r0, #0
   233b0:	bne	233bc <bcmp@plt+0x110e0>
   233b4:	mov	r0, r4
   233b8:	pop	{r4, r5, fp, pc}
   233bc:	ldr	r0, [pc, #72]	; 2340c <bcmp@plt+0x11130>
   233c0:	mov	r4, #1
   233c4:	ldr	r0, [pc, r0]
   233c8:	ldr	r0, [r0]
   233cc:	cmp	r0, #1
   233d0:	blt	233b4 <bcmp@plt+0x110d8>
   233d4:	ldr	r1, [pc, #52]	; 23410 <bcmp@plt+0x11134>
   233d8:	mov	r0, #5
   233dc:	add	r1, pc, r1
   233e0:	bl	40d10 <bcmp@plt+0x2ea34>
   233e4:	mov	r0, r4
   233e8:	pop	{r4, r5, fp, pc}
   233ec:	ldr	r0, [pc, #32]	; 23414 <bcmp@plt+0x11138>
   233f0:	ldr	r1, [pc, #32]	; 23418 <bcmp@plt+0x1113c>
   233f4:	ldr	r2, [pc, #32]	; 2341c <bcmp@plt+0x11140>
   233f8:	add	r0, pc, r0
   233fc:	add	r1, pc, r1
   23400:	add	r2, pc, r2
   23404:	bl	44ad4 <bcmp@plt+0x327f8>
   23408:	andeq	r2, r5, r4, asr #30
   2340c:	andeq	r2, r5, r4, asr #31
   23410:	muleq	r3, sp, r4
   23414:	andeq	r7, r3, r0, lsr #9
   23418:			; <UNDEFINED> instruction: 0x000374b8
   2341c:	andeq	r7, r3, r7, asr #9
   23420:	push	{r4, sl, fp, lr}
   23424:	add	fp, sp, #8
   23428:	mov	r4, r0
   2342c:	ldr	r0, [r0, #4]
   23430:	ldr	r1, [pc, #84]	; 2348c <bcmp@plt+0x111b0>
   23434:	ldr	r1, [pc, r1]
   23438:	cmp	r0, r1
   2343c:	bne	23470 <bcmp@plt+0x11194>
   23440:	ldr	r0, [pc, #72]	; 23490 <bcmp@plt+0x111b4>
   23444:	ldr	r0, [pc, r0]
   23448:	ldr	r0, [r0]
   2344c:	cmp	r0, #1
   23450:	blt	23464 <bcmp@plt+0x11188>
   23454:	ldr	r1, [pc, #56]	; 23494 <bcmp@plt+0x111b8>
   23458:	mov	r0, #5
   2345c:	add	r1, pc, r1
   23460:	bl	40d10 <bcmp@plt+0x2ea34>
   23464:	mov	r0, r4
   23468:	pop	{r4, sl, fp, lr}
   2346c:	b	11f10 <free@plt>
   23470:	ldr	r0, [pc, #32]	; 23498 <bcmp@plt+0x111bc>
   23474:	ldr	r1, [pc, #32]	; 2349c <bcmp@plt+0x111c0>
   23478:	ldr	r2, [pc, #32]	; 234a0 <bcmp@plt+0x111c4>
   2347c:	add	r0, pc, r0
   23480:	add	r1, pc, r1
   23484:	add	r2, pc, r2
   23488:	bl	44ad4 <bcmp@plt+0x327f8>
   2348c:	muleq	r5, r4, lr
   23490:	andeq	r2, r5, r4, asr #30
   23494:	muleq	r3, r1, r1
   23498:	andeq	r7, r3, ip, lsl r4
   2349c:	andeq	r7, r3, r4, lsr r4
   234a0:	andeq	r7, r3, r3, asr #8
   234a4:	push	{r4, sl, fp, lr}
   234a8:	add	fp, sp, #8
   234ac:	mov	r4, r0
   234b0:	ldr	r0, [r0, #4]
   234b4:	ldr	r1, [pc, #72]	; 23504 <bcmp@plt+0x11228>
   234b8:	ldr	r1, [pc, r1]
   234bc:	cmp	r0, r1
   234c0:	bne	234e8 <bcmp@plt+0x1120c>
   234c4:	ldr	r0, [r4, #16]
   234c8:	ldr	r1, [pc, #68]	; 23514 <bcmp@plt+0x11238>
   234cc:	ldr	r1, [pc, r1]
   234d0:	bl	41548 <bcmp@plt+0x2f26c>
   234d4:	ldr	r0, [r4, #12]
   234d8:	ldr	r1, [pc, #56]	; 23518 <bcmp@plt+0x1123c>
   234dc:	ldr	r1, [pc, r1]
   234e0:	pop	{r4, sl, fp, lr}
   234e4:	b	41548 <bcmp@plt+0x2f26c>
   234e8:	ldr	r0, [pc, #24]	; 23508 <bcmp@plt+0x1122c>
   234ec:	ldr	r1, [pc, #24]	; 2350c <bcmp@plt+0x11230>
   234f0:	ldr	r2, [pc, #24]	; 23510 <bcmp@plt+0x11234>
   234f4:	add	r0, pc, r0
   234f8:	add	r1, pc, r1
   234fc:	add	r2, pc, r2
   23500:	bl	44ad4 <bcmp@plt+0x327f8>
   23504:	andeq	r2, r5, r0, lsl lr
   23508:	andeq	r7, r3, r4, lsr #7
   2350c:			; <UNDEFINED> instruction: 0x000373bc
   23510:	andeq	r7, r3, fp, asr #7
   23514:	strdeq	r2, [r5], -ip
   23518:	andeq	r2, r5, ip, ror #28
   2351c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23520:	add	fp, sp, #28
   23524:	sub	sp, sp, #44	; 0x2c
   23528:	sub	sp, sp, #1024	; 0x400
   2352c:	mov	r9, r0
   23530:	ldr	r0, [r0, #4]
   23534:	ldr	r1, [pc, #1936]	; 23ccc <bcmp@plt+0x119f0>
   23538:	ldr	r1, [pc, r1]
   2353c:	cmp	r0, r1
   23540:	bne	23cb0 <bcmp@plt+0x119d4>
   23544:	bl	3dc9c <bcmp@plt+0x2b9c0>
   23548:	mov	r6, r0
   2354c:	bl	3dc9c <bcmp@plt+0x2b9c0>
   23550:	str	r0, [sp, #28]
   23554:	bl	3dc9c <bcmp@plt+0x2b9c0>
   23558:	mov	r4, r0
   2355c:	ldr	r0, [r9, #12]
   23560:	mov	r1, r4
   23564:	ldr	r0, [r0]
   23568:	bl	3dd80 <bcmp@plt+0x2baa4>
   2356c:	ldr	r0, [r9, #12]
   23570:	mov	r1, r4
   23574:	str	r4, [sp, #4]
   23578:	ldr	r0, [r0, #4]
   2357c:	bl	3dd80 <bcmp@plt+0x2baa4>
   23580:	ldr	r0, [r9, #12]
   23584:	ldr	r1, [r0, #8]
   23588:	ldr	r1, [r1]
   2358c:	ldr	r2, [r1]
   23590:	cmp	r2, #0
   23594:	beq	235f8 <bcmp@plt+0x1131c>
   23598:	mov	r4, #0
   2359c:	mvn	r8, #3
   235a0:	mov	r7, #3
   235a4:	mov	r5, #0
   235a8:	b	235c8 <bcmp@plt+0x112ec>
   235ac:	ldr	r1, [r0, #8]
   235b0:	add	r5, r5, #1
   235b4:	add	r4, r4, #2
   235b8:	ldr	r1, [r1]
   235bc:	ldr	r2, [r1]
   235c0:	cmp	r5, r2
   235c4:	beq	235f8 <bcmp@plt+0x1131c>
   235c8:	ldr	r3, [r1, #16]
   235cc:	and	r2, r8, r5, lsr #2
   235d0:	ldr	r2, [r3, r2]
   235d4:	and	r3, r4, #30
   235d8:	tst	r2, r7, lsl r3
   235dc:	bne	235ac <bcmp@plt+0x112d0>
   235e0:	ldr	r0, [r1, #24]
   235e4:	ldr	r1, [sp, #4]
   235e8:	ldr	r0, [r0, r5, lsl #2]
   235ec:	bl	3dd80 <bcmp@plt+0x2baa4>
   235f0:	ldr	r0, [r9, #12]
   235f4:	b	235ac <bcmp@plt+0x112d0>
   235f8:	ldr	r1, [r0, #12]
   235fc:	ldr	r1, [r1]
   23600:	ldr	r2, [r1]
   23604:	cmp	r2, #0
   23608:	beq	2366c <bcmp@plt+0x11390>
   2360c:	mov	r4, #0
   23610:	mvn	r8, #3
   23614:	mov	r7, #3
   23618:	mov	r5, #0
   2361c:	b	2363c <bcmp@plt+0x11360>
   23620:	ldr	r1, [r0, #12]
   23624:	add	r5, r5, #1
   23628:	add	r4, r4, #2
   2362c:	ldr	r1, [r1]
   23630:	ldr	r2, [r1]
   23634:	cmp	r5, r2
   23638:	beq	2366c <bcmp@plt+0x11390>
   2363c:	ldr	r3, [r1, #16]
   23640:	and	r2, r8, r5, lsr #2
   23644:	ldr	r2, [r3, r2]
   23648:	and	r3, r4, #30
   2364c:	tst	r2, r7, lsl r3
   23650:	bne	23620 <bcmp@plt+0x11344>
   23654:	ldr	r0, [r1, #24]
   23658:	ldr	r1, [sp, #4]
   2365c:	ldr	r0, [r0, r5, lsl #2]
   23660:	bl	3dd80 <bcmp@plt+0x2baa4>
   23664:	ldr	r0, [r9, #12]
   23668:	b	23620 <bcmp@plt+0x11344>
   2366c:	ldr	r4, [sp, #4]
   23670:	ldr	r0, [r0, #16]
   23674:	mov	r1, r4
   23678:	bl	3dd80 <bcmp@plt+0x2baa4>
   2367c:	ldr	r0, [r9, #12]
   23680:	mov	r1, r4
   23684:	ldr	r0, [r0, #16]
   23688:	bl	3dd80 <bcmp@plt+0x2baa4>
   2368c:	ldr	r0, [r4, #4]
   23690:	str	r9, [sp, #20]
   23694:	cmp	r0, r4
   23698:	beq	2387c <bcmp@plt+0x115a0>
   2369c:	mov	r1, r0
   236a0:	mov	r0, #0
   236a4:	str	r0, [sp, #24]
   236a8:	mov	r0, r1
   236ac:	b	236c8 <bcmp@plt+0x113ec>
   236b0:	ldr	r1, [sp, #8]
   236b4:	ldr	r0, [sp, #4]
   236b8:	ldr	r1, [r1, #4]
   236bc:	cmp	r1, r0
   236c0:	mov	r0, r1
   236c4:	beq	23884 <bcmp@plt+0x115a8>
   236c8:	str	r0, [sp, #8]
   236cc:	ldr	r0, [r0, #8]
   236d0:	ldr	r3, [r0]
   236d4:	cmp	r3, #0
   236d8:	beq	236b0 <bcmp@plt+0x113d4>
   236dc:	mov	r2, #0
   236e0:	b	23700 <bcmp@plt+0x11424>
   236e4:	cmp	r3, #0
   236e8:	addne	r1, sp, #548	; 0x224
   236ec:	strne	r3, [r1, r2, lsl #2]
   236f0:	addne	r2, r2, #1
   236f4:	mov	r3, r0
   236f8:	cmp	r3, #0
   236fc:	beq	236b0 <bcmp@plt+0x113d4>
   23700:	ldr	r0, [r3, #4]
   23704:	cmp	r0, #0
   23708:	beq	23844 <bcmp@plt+0x11568>
   2370c:	ldr	r0, [r3, #20]
   23710:	str	r2, [sp, #16]
   23714:	str	r3, [sp, #12]
   23718:	ldr	r9, [r0]
   2371c:	cmp	r9, #0
   23720:	beq	23838 <bcmp@plt+0x1155c>
   23724:	mov	r5, #0
   23728:	b	23764 <bcmp@plt+0x11488>
   2372c:	mov	r0, r7
   23730:	mov	r1, r6
   23734:	bl	3dd80 <bcmp@plt+0x2baa4>
   23738:	ldr	r0, [r9, #8]
   2373c:	ldr	r9, [r9, #12]
   23740:	cmp	r0, #0
   23744:	beq	237d8 <bcmp@plt+0x114fc>
   23748:	cmp	r9, #0
   2374c:	addne	r1, sp, #32
   23750:	strne	r9, [r1, r5, lsl #2]
   23754:	addne	r5, r5, #1
   23758:	mov	r9, r0
   2375c:	cmp	r9, #0
   23760:	beq	23838 <bcmp@plt+0x1155c>
   23764:	ldr	r0, [r9, #4]
   23768:	cmp	r0, #0
   2376c:	beq	23738 <bcmp@plt+0x1145c>
   23770:	ldr	r0, [r9, #20]
   23774:	cmp	r0, #0
   23778:	beq	23738 <bcmp@plt+0x1145c>
   2377c:	ldr	r7, [r0]
   23780:	mov	r0, r7
   23784:	bl	3465c <bcmp@plt+0x22380>
   23788:	ldr	r8, [r6, #4]
   2378c:	mov	r4, r0
   23790:	cmp	r8, r6
   23794:	beq	2372c <bcmp@plt+0x11450>
   23798:	ldr	sl, [r8, #8]
   2379c:	mov	r0, sl
   237a0:	bl	3465c <bcmp@plt+0x22380>
   237a4:	cmp	r4, r0
   237a8:	movcs	r0, sl
   237ac:	movcs	r1, r7
   237b0:	movcc	r0, r7
   237b4:	movcc	r1, sl
   237b8:	bl	46f48 <bcmp@plt+0x34c6c>
   237bc:	uxtb	r0, r0
   237c0:	cmp	r0, #1
   237c4:	beq	23800 <bcmp@plt+0x11524>
   237c8:	ldr	r8, [r8, #4]
   237cc:	cmp	r8, r6
   237d0:	bne	23798 <bcmp@plt+0x114bc>
   237d4:	b	2372c <bcmp@plt+0x11450>
   237d8:	cmp	r9, #0
   237dc:	bne	2375c <bcmp@plt+0x11480>
   237e0:	cmp	r5, #0
   237e4:	beq	23838 <bcmp@plt+0x1155c>
   237e8:	sub	r5, r5, #1
   237ec:	add	r0, sp, #32
   237f0:	ldr	r9, [r0, r5, lsl #2]
   237f4:	cmp	r9, #0
   237f8:	bne	23764 <bcmp@plt+0x11488>
   237fc:	b	23838 <bcmp@plt+0x1155c>
   23800:	mov	r0, r7
   23804:	bl	342fc <bcmp@plt+0x22020>
   23808:	mov	r4, r0
   2380c:	mov	r0, sl
   23810:	bl	342fc <bcmp@plt+0x22020>
   23814:	ldr	r1, [pc, #1204]	; 23cd0 <bcmp@plt+0x119f4>
   23818:	mov	r3, r0
   2381c:	mov	r0, #2
   23820:	mov	r2, r4
   23824:	add	r1, pc, r1
   23828:	bl	40d10 <bcmp@plt+0x2ea34>
   2382c:	mov	r0, #1
   23830:	str	r0, [sp, #24]
   23834:	b	23738 <bcmp@plt+0x1145c>
   23838:	ldr	r9, [sp, #20]
   2383c:	ldr	r2, [sp, #16]
   23840:	ldr	r3, [sp, #12]
   23844:	ldr	r0, [r3, #8]
   23848:	ldr	r3, [r3, #12]
   2384c:	cmp	r0, #0
   23850:	bne	236e4 <bcmp@plt+0x11408>
   23854:	cmp	r3, #0
   23858:	bne	236f8 <bcmp@plt+0x1141c>
   2385c:	cmp	r2, #0
   23860:	beq	236b0 <bcmp@plt+0x113d4>
   23864:	sub	r2, r2, #1
   23868:	add	r0, sp, #548	; 0x224
   2386c:	ldr	r3, [r0, r2, lsl #2]
   23870:	cmp	r3, #0
   23874:	bne	23700 <bcmp@plt+0x11424>
   23878:	b	236b0 <bcmp@plt+0x113d4>
   2387c:	mov	r0, #0
   23880:	str	r0, [sp, #24]
   23884:	ldr	r0, [sp, #4]
   23888:	bl	3e398 <bcmp@plt+0x2c0bc>
   2388c:	mov	r0, r6
   23890:	bl	3e398 <bcmp@plt+0x2c0bc>
   23894:	bl	3dc9c <bcmp@plt+0x2b9c0>
   23898:	mov	r4, r0
   2389c:	ldr	r0, [r9, #16]
   238a0:	mov	r1, r4
   238a4:	ldr	r0, [r0]
   238a8:	bl	3dd80 <bcmp@plt+0x2baa4>
   238ac:	ldr	r0, [r9, #16]
   238b0:	mov	r1, r4
   238b4:	str	r4, [sp, #4]
   238b8:	ldr	r0, [r0, #4]
   238bc:	bl	3dd80 <bcmp@plt+0x2baa4>
   238c0:	ldr	r0, [r9, #16]
   238c4:	ldr	r1, [r0, #8]
   238c8:	ldr	r1, [r1]
   238cc:	ldr	r2, [r1]
   238d0:	cmp	r2, #0
   238d4:	beq	23938 <bcmp@plt+0x1165c>
   238d8:	mov	r4, #0
   238dc:	mvn	r5, #3
   238e0:	mov	r6, #3
   238e4:	mov	r7, #0
   238e8:	b	23908 <bcmp@plt+0x1162c>
   238ec:	ldr	r1, [r0, #8]
   238f0:	add	r7, r7, #1
   238f4:	add	r4, r4, #2
   238f8:	ldr	r1, [r1]
   238fc:	ldr	r2, [r1]
   23900:	cmp	r7, r2
   23904:	beq	23938 <bcmp@plt+0x1165c>
   23908:	ldr	r3, [r1, #16]
   2390c:	and	r2, r5, r7, lsr #2
   23910:	ldr	r2, [r3, r2]
   23914:	and	r3, r4, #30
   23918:	tst	r2, r6, lsl r3
   2391c:	bne	238ec <bcmp@plt+0x11610>
   23920:	ldr	r0, [r1, #24]
   23924:	ldr	r1, [sp, #4]
   23928:	ldr	r0, [r0, r7, lsl #2]
   2392c:	bl	3dd80 <bcmp@plt+0x2baa4>
   23930:	ldr	r0, [r9, #16]
   23934:	b	238ec <bcmp@plt+0x11610>
   23938:	ldr	r1, [r0, #12]
   2393c:	ldr	r1, [r1]
   23940:	ldr	r2, [r1]
   23944:	cmp	r2, #0
   23948:	beq	239ac <bcmp@plt+0x116d0>
   2394c:	mov	r4, #0
   23950:	mvn	r5, #3
   23954:	mov	r6, #3
   23958:	mov	r7, #0
   2395c:	b	2397c <bcmp@plt+0x116a0>
   23960:	ldr	r1, [r0, #12]
   23964:	add	r7, r7, #1
   23968:	add	r4, r4, #2
   2396c:	ldr	r1, [r1]
   23970:	ldr	r2, [r1]
   23974:	cmp	r7, r2
   23978:	beq	239ac <bcmp@plt+0x116d0>
   2397c:	ldr	r3, [r1, #16]
   23980:	and	r2, r5, r7, lsr #2
   23984:	ldr	r2, [r3, r2]
   23988:	and	r3, r4, #30
   2398c:	tst	r2, r6, lsl r3
   23990:	bne	23960 <bcmp@plt+0x11684>
   23994:	ldr	r0, [r1, #24]
   23998:	ldr	r1, [sp, #4]
   2399c:	ldr	r0, [r0, r7, lsl #2]
   239a0:	bl	3dd80 <bcmp@plt+0x2baa4>
   239a4:	ldr	r0, [r9, #16]
   239a8:	b	23960 <bcmp@plt+0x11684>
   239ac:	ldr	r4, [sp, #4]
   239b0:	ldr	r0, [r0, #16]
   239b4:	mov	r1, r4
   239b8:	bl	3dd80 <bcmp@plt+0x2baa4>
   239bc:	ldr	r0, [r9, #16]
   239c0:	mov	r1, r4
   239c4:	ldr	r0, [r0, #16]
   239c8:	bl	3dd80 <bcmp@plt+0x2baa4>
   239cc:	ldr	r1, [r4, #4]
   239d0:	cmp	r1, r4
   239d4:	beq	23c28 <bcmp@plt+0x1194c>
   239d8:	add	r8, sp, #32
   239dc:	b	239f4 <bcmp@plt+0x11718>
   239e0:	ldr	r1, [sp, #8]
   239e4:	ldr	r0, [sp, #4]
   239e8:	ldr	r1, [r1, #4]
   239ec:	cmp	r1, r0
   239f0:	beq	23c28 <bcmp@plt+0x1194c>
   239f4:	ldr	r0, [r1, #8]
   239f8:	str	r1, [sp, #8]
   239fc:	ldr	r3, [r0]
   23a00:	cmp	r3, #0
   23a04:	beq	239e0 <bcmp@plt+0x11704>
   23a08:	mov	r2, #0
   23a0c:	b	23a2c <bcmp@plt+0x11750>
   23a10:	cmp	r3, #0
   23a14:	addne	r1, sp, #548	; 0x224
   23a18:	strne	r3, [r1, r2, lsl #2]
   23a1c:	addne	r2, r2, #1
   23a20:	mov	r3, r0
   23a24:	cmp	r3, #0
   23a28:	beq	239e0 <bcmp@plt+0x11704>
   23a2c:	ldr	r0, [r3, #4]
   23a30:	cmp	r0, #0
   23a34:	beq	23bf0 <bcmp@plt+0x11914>
   23a38:	ldr	r0, [r3, #20]
   23a3c:	str	r2, [sp, #16]
   23a40:	str	r3, [sp, #12]
   23a44:	ldr	r7, [r0]
   23a48:	cmp	r7, #0
   23a4c:	beq	23be8 <bcmp@plt+0x1190c>
   23a50:	mov	r5, #0
   23a54:	b	23aa4 <bcmp@plt+0x117c8>
   23a58:	mov	r0, r6
   23a5c:	bl	342fc <bcmp@plt+0x22020>
   23a60:	ldr	r1, [pc, #620]	; 23cd4 <bcmp@plt+0x119f8>
   23a64:	mov	r2, r0
   23a68:	mov	r0, #2
   23a6c:	add	r1, pc, r1
   23a70:	bl	40d10 <bcmp@plt+0x2ea34>
   23a74:	mov	r0, #1
   23a78:	str	r0, [sp, #24]
   23a7c:	ldr	r0, [r7, #8]
   23a80:	ldr	r7, [r7, #12]
   23a84:	cmp	r0, #0
   23a88:	beq	23b58 <bcmp@plt+0x1187c>
   23a8c:	cmp	r7, #0
   23a90:	strne	r7, [r8, r5, lsl #2]
   23a94:	addne	r5, r5, #1
   23a98:	mov	r7, r0
   23a9c:	cmp	r7, #0
   23aa0:	beq	23be8 <bcmp@plt+0x1190c>
   23aa4:	ldr	r0, [r7, #4]
   23aa8:	cmp	r0, #0
   23aac:	beq	23a7c <bcmp@plt+0x117a0>
   23ab0:	ldr	r1, [r7, #20]
   23ab4:	cmp	r1, #0
   23ab8:	beq	23a7c <bcmp@plt+0x117a0>
   23abc:	ldr	r6, [r1]
   23ac0:	ldr	r0, [r9, #12]
   23ac4:	mov	r1, r6
   23ac8:	bl	42420 <bcmp@plt+0x30144>
   23acc:	cmp	r0, #0
   23ad0:	beq	23a58 <bcmp@plt+0x1177c>
   23ad4:	ldr	r4, [r0]
   23ad8:	mov	r0, r6
   23adc:	mov	r1, r4
   23ae0:	bl	34da0 <bcmp@plt+0x22ac4>
   23ae4:	cmp	r0, #0
   23ae8:	beq	23b7c <bcmp@plt+0x118a0>
   23aec:	mov	r0, r6
   23af0:	bl	3465c <bcmp@plt+0x22380>
   23af4:	mov	r4, r0
   23af8:	ldr	r0, [sp, #28]
   23afc:	ldr	sl, [r0, #4]
   23b00:	cmp	sl, r0
   23b04:	beq	23b48 <bcmp@plt+0x1186c>
   23b08:	ldr	r9, [sl, #8]
   23b0c:	mov	r0, r9
   23b10:	bl	3465c <bcmp@plt+0x22380>
   23b14:	cmp	r4, r0
   23b18:	movcs	r0, r9
   23b1c:	movcs	r1, r6
   23b20:	movcc	r0, r6
   23b24:	movcc	r1, r9
   23b28:	bl	46f48 <bcmp@plt+0x34c6c>
   23b2c:	uxtb	r0, r0
   23b30:	cmp	r0, #1
   23b34:	beq	23bac <bcmp@plt+0x118d0>
   23b38:	ldr	sl, [sl, #4]
   23b3c:	ldr	r0, [sp, #28]
   23b40:	cmp	sl, r0
   23b44:	bne	23b08 <bcmp@plt+0x1182c>
   23b48:	ldr	r1, [sp, #28]
   23b4c:	mov	r0, r6
   23b50:	bl	3dd80 <bcmp@plt+0x2baa4>
   23b54:	b	23be0 <bcmp@plt+0x11904>
   23b58:	cmp	r7, #0
   23b5c:	bne	23a9c <bcmp@plt+0x117c0>
   23b60:	cmp	r5, #0
   23b64:	beq	23be8 <bcmp@plt+0x1190c>
   23b68:	sub	r5, r5, #1
   23b6c:	ldr	r7, [r8, r5, lsl #2]
   23b70:	cmp	r7, #0
   23b74:	bne	23aa4 <bcmp@plt+0x117c8>
   23b78:	b	23be8 <bcmp@plt+0x1190c>
   23b7c:	mov	r0, r6
   23b80:	bl	342fc <bcmp@plt+0x22020>
   23b84:	mov	r6, r0
   23b88:	mov	r0, r4
   23b8c:	bl	342fc <bcmp@plt+0x22020>
   23b90:	ldr	r1, [pc, #320]	; 23cd8 <bcmp@plt+0x119fc>
   23b94:	mov	r3, r0
   23b98:	mov	r0, #2
   23b9c:	mov	r2, r6
   23ba0:	add	r1, pc, r1
   23ba4:	bl	40d10 <bcmp@plt+0x2ea34>
   23ba8:	b	23a74 <bcmp@plt+0x11798>
   23bac:	mov	r0, r6
   23bb0:	bl	342fc <bcmp@plt+0x22020>
   23bb4:	mov	r4, r0
   23bb8:	mov	r0, r9
   23bbc:	bl	342fc <bcmp@plt+0x22020>
   23bc0:	ldr	r1, [pc, #276]	; 23cdc <bcmp@plt+0x11a00>
   23bc4:	mov	r3, r0
   23bc8:	mov	r0, #2
   23bcc:	mov	r2, r4
   23bd0:	add	r1, pc, r1
   23bd4:	bl	40d10 <bcmp@plt+0x2ea34>
   23bd8:	mov	r0, #1
   23bdc:	str	r0, [sp, #24]
   23be0:	ldr	r9, [sp, #20]
   23be4:	b	23a7c <bcmp@plt+0x117a0>
   23be8:	ldr	r2, [sp, #16]
   23bec:	ldr	r3, [sp, #12]
   23bf0:	ldr	r0, [r3, #8]
   23bf4:	ldr	r3, [r3, #12]
   23bf8:	cmp	r0, #0
   23bfc:	bne	23a10 <bcmp@plt+0x11734>
   23c00:	cmp	r3, #0
   23c04:	bne	23a24 <bcmp@plt+0x11748>
   23c08:	cmp	r2, #0
   23c0c:	beq	239e0 <bcmp@plt+0x11704>
   23c10:	sub	r2, r2, #1
   23c14:	add	r0, sp, #548	; 0x224
   23c18:	ldr	r3, [r0, r2, lsl #2]
   23c1c:	cmp	r3, #0
   23c20:	bne	23a2c <bcmp@plt+0x11750>
   23c24:	b	239e0 <bcmp@plt+0x11704>
   23c28:	ldr	r0, [sp, #4]
   23c2c:	bl	3e398 <bcmp@plt+0x2c0bc>
   23c30:	ldr	r0, [sp, #28]
   23c34:	bl	3e398 <bcmp@plt+0x2c0bc>
   23c38:	ldr	r0, [sp, #24]
   23c3c:	tst	r0, #255	; 0xff
   23c40:	beq	23c48 <bcmp@plt+0x1196c>
   23c44:	bl	4e79c <bcmp@plt+0x3c4c0>
   23c48:	ldr	r4, [pc, #144]	; 23ce0 <bcmp@plt+0x11a04>
   23c4c:	ldr	r4, [pc, r4]
   23c50:	ldr	r0, [r4]
   23c54:	cmp	r0, #1
   23c58:	blt	23c6c <bcmp@plt+0x11990>
   23c5c:	ldr	r1, [pc, #128]	; 23ce4 <bcmp@plt+0x11a08>
   23c60:	mov	r0, #5
   23c64:	add	r1, pc, r1
   23c68:	bl	40d10 <bcmp@plt+0x2ea34>
   23c6c:	mov	r0, r9
   23c70:	mov	r1, #5
   23c74:	bl	24404 <bcmp@plt+0x12128>
   23c78:	mov	r0, r9
   23c7c:	mov	r1, #5
   23c80:	bl	24748 <bcmp@plt+0x1246c>
   23c84:	ldr	r0, [r4]
   23c88:	cmp	r0, #1
   23c8c:	blt	23ca8 <bcmp@plt+0x119cc>
   23c90:	ldr	r1, [pc, #92]	; 23cf4 <bcmp@plt+0x11a18>
   23c94:	mov	r0, #5
   23c98:	add	r1, pc, r1
   23c9c:	sub	sp, fp, #28
   23ca0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23ca4:	b	40d10 <bcmp@plt+0x2ea34>
   23ca8:	sub	sp, fp, #28
   23cac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23cb0:	ldr	r0, [pc, #48]	; 23ce8 <bcmp@plt+0x11a0c>
   23cb4:	ldr	r1, [pc, #48]	; 23cec <bcmp@plt+0x11a10>
   23cb8:	ldr	r2, [pc, #48]	; 23cf0 <bcmp@plt+0x11a14>
   23cbc:	add	r0, pc, r0
   23cc0:	add	r1, pc, r1
   23cc4:	add	r2, pc, r2
   23cc8:	bl	44ad4 <bcmp@plt+0x327f8>
   23ccc:	muleq	r5, r0, sp
   23cd0:	ldrdeq	r6, [r3], -lr
   23cd4:	ldrdeq	r6, [r3], -r1
   23cd8:	andeq	r6, r3, r4, ror #21
   23cdc:	strdeq	r6, [r3], -r9
   23ce0:	andeq	r2, r5, ip, lsr r7
   23ce4:	andeq	r6, r3, sl, lsr #32
   23ce8:	ldrdeq	r6, [r3], -ip
   23cec:	strdeq	r6, [r3], -r4
   23cf0:	andeq	r6, r3, r3, lsl #24
   23cf4:	andeq	r6, r3, r8, ror #20
   23cf8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23cfc:	add	fp, sp, #28
   23d00:	sub	sp, sp, #164	; 0xa4
   23d04:	mov	r5, r0
   23d08:	mov	r6, r1
   23d0c:	ldr	r0, [r0, #4]
   23d10:	ldr	r1, [pc, #1512]	; 24300 <bcmp@plt+0x12024>
   23d14:	ldr	r1, [pc, r1]
   23d18:	cmp	r0, r1
   23d1c:	bne	242e4 <bcmp@plt+0x12008>
   23d20:	mov	r0, r6
   23d24:	mov	r4, r2
   23d28:	bl	31ab0 <bcmp@plt+0x1f7d4>
   23d2c:	cmp	r0, #8
   23d30:	bne	23dc0 <bcmp@plt+0x11ae4>
   23d34:	mov	r0, r6
   23d38:	bl	31ad8 <bcmp@plt+0x1f7fc>
   23d3c:	ldrb	r0, [r0]
   23d40:	tst	r0, #8
   23d44:	bne	241e0 <bcmp@plt+0x11f04>
   23d48:	mov	r0, r6
   23d4c:	bl	31b10 <bcmp@plt+0x1f834>
   23d50:	cmp	r0, #1
   23d54:	bne	24218 <bcmp@plt+0x11f3c>
   23d58:	add	r7, sp, #96	; 0x60
   23d5c:	mov	r0, r6
   23d60:	mov	r1, r7
   23d64:	bl	45fc4 <bcmp@plt+0x33ce8>
   23d68:	ldrh	r1, [sp, #154]	; 0x9a
   23d6c:	ldrh	r2, [sp, #152]	; 0x98
   23d70:	add	r3, r7, #28
   23d74:	add	r0, sp, #36	; 0x24
   23d78:	str	r7, [sp]
   23d7c:	bl	48348 <bcmp@plt+0x3606c>
   23d80:	mov	r0, r6
   23d84:	bl	31ab0 <bcmp@plt+0x1f7d4>
   23d88:	mov	r7, r0
   23d8c:	ldr	r0, [pc, #1400]	; 2430c <bcmp@plt+0x12030>
   23d90:	ldr	r0, [pc, r0]
   23d94:	ldr	r0, [r0]
   23d98:	cmp	r0, #1
   23d9c:	blt	23dc8 <bcmp@plt+0x11aec>
   23da0:	mov	r0, r6
   23da4:	bl	338dc <bcmp@plt+0x21600>
   23da8:	ldr	r1, [pc, #1376]	; 24310 <bcmp@plt+0x12034>
   23dac:	mov	r2, r0
   23db0:	mov	r0, #5
   23db4:	add	r1, pc, r1
   23db8:	bl	40d10 <bcmp@plt+0x2ea34>
   23dbc:	b	23dc8 <bcmp@plt+0x11aec>
   23dc0:	mov	r7, r0
   23dc4:	mov	r4, #0
   23dc8:	sub	r0, r7, #2
   23dcc:	cmp	r0, #3
   23dd0:	bcc	2418c <bcmp@plt+0x11eb0>
   23dd4:	cmp	r7, #7
   23dd8:	beq	2418c <bcmp@plt+0x11eb0>
   23ddc:	cmp	r7, #1
   23de0:	bne	24228 <bcmp@plt+0x11f4c>
   23de4:	add	r1, r6, #16
   23de8:	mov	r0, #28
   23dec:	add	r7, sp, #96	; 0x60
   23df0:	vld1.32	{d18-d19}, [r1]
   23df4:	vld1.32	{d16-d17}, [r6], r0
   23df8:	add	r1, r7, #16
   23dfc:	vld1.32	{d20-d21}, [r6]
   23e00:	vst1.64	{d18-d19}, [r1]
   23e04:	mov	r1, r7
   23e08:	vst1.64	{d16-d17}, [r1], r0
   23e0c:	vst1.32	{d20-d21}, [r1]
   23e10:	bl	340d4 <bcmp@plt+0x21df8>
   23e14:	mov	r6, r0
   23e18:	mov	r0, r7
   23e1c:	bl	32520 <bcmp@plt+0x20244>
   23e20:	mov	r8, r0
   23e24:	mov	r0, r7
   23e28:	mov	r1, r6
   23e2c:	bl	31cc0 <bcmp@plt+0x1f9e4>
   23e30:	cmp	r0, #1
   23e34:	bne	24248 <bcmp@plt+0x11f6c>
   23e38:	ldr	r7, [pc, #1236]	; 24314 <bcmp@plt+0x12038>
   23e3c:	ldr	r7, [pc, r7]
   23e40:	ldr	r0, [r7]
   23e44:	cmp	r0, #1
   23e48:	blt	23e68 <bcmp@plt+0x11b8c>
   23e4c:	mov	r0, r6
   23e50:	bl	342fc <bcmp@plt+0x22020>
   23e54:	ldr	r1, [pc, #1212]	; 24318 <bcmp@plt+0x1203c>
   23e58:	mov	r2, r0
   23e5c:	mov	r0, #5
   23e60:	add	r1, pc, r1
   23e64:	bl	40d10 <bcmp@plt+0x2ea34>
   23e68:	ldrb	r0, [r8, #2]
   23e6c:	ldrh	r1, [r8]
   23e70:	orr	r0, r1, r0, lsl #16
   23e74:	tst	r0, #2
   23e78:	bne	24268 <bcmp@plt+0x11f8c>
   23e7c:	tst	r0, #1
   23e80:	bne	24280 <bcmp@plt+0x11fa4>
   23e84:	str	r6, [sp, #20]
   23e88:	ldr	r0, [pc, #1172]	; 24324 <bcmp@plt+0x12048>
   23e8c:	ldr	r0, [pc, r0]
   23e90:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   23e94:	mov	r1, r0
   23e98:	add	r0, sp, #96	; 0x60
   23e9c:	str	r1, [sp, #16]
   23ea0:	bl	31d60 <bcmp@plt+0x1fa84>
   23ea4:	ldrb	r0, [r8, #3]
   23ea8:	cmp	r0, #0
   23eac:	beq	242a0 <bcmp@plt+0x11fc4>
   23eb0:	str	r8, [sp, #32]
   23eb4:	bl	340d4 <bcmp@plt+0x21df8>
   23eb8:	mov	r8, r0
   23ebc:	add	r0, sp, #96	; 0x60
   23ec0:	mov	r1, r8
   23ec4:	bl	31d10 <bcmp@plt+0x1fa34>
   23ec8:	cmp	r0, #1
   23ecc:	bne	242d4 <bcmp@plt+0x11ff8>
   23ed0:	ldr	r0, [sp, #32]
   23ed4:	mov	r9, #0
   23ed8:	add	r0, r0, #4
   23edc:	str	r0, [sp, #28]
   23ee0:	ldr	r0, [r5, #12]
   23ee4:	mov	r1, r8
   23ee8:	bl	42420 <bcmp@plt+0x30144>
   23eec:	cmp	r0, #0
   23ef0:	beq	23f8c <bcmp@plt+0x11cb0>
   23ef4:	mov	r7, r0
   23ef8:	ldr	r0, [r5, #16]
   23efc:	mov	r1, r8
   23f00:	bl	42420 <bcmp@plt+0x30144>
   23f04:	cmp	r0, #0
   23f08:	beq	24044 <bcmp@plt+0x11d68>
   23f0c:	mov	r6, r0
   23f10:	mov	r0, #6
   23f14:	bl	33148 <bcmp@plt+0x20e6c>
   23f18:	ldr	r1, [r6]
   23f1c:	mov	sl, r0
   23f20:	bl	32a6c <bcmp@plt+0x20790>
   23f24:	ldrh	r0, [sl, #28]
   23f28:	ldr	r1, [sl, #36]	; 0x24
   23f2c:	ldr	r2, [sp, #28]
   23f30:	add	r0, r1, r0
   23f34:	ldr	r1, [r2]
   23f38:	ldr	r2, [r2, #4]
   23f3c:	str	r2, [r0, #8]
   23f40:	str	r1, [r0, #4]
   23f44:	mov	r0, r5
   23f48:	mov	r1, sl
   23f4c:	mov	r2, r4
   23f50:	bl	16b4c <bcmp@plt+0x4870>
   23f54:	ldr	r7, [pc, #984]	; 24334 <bcmp@plt+0x12058>
   23f58:	cmp	r0, #1
   23f5c:	ldr	r7, [pc, r7]
   23f60:	ldr	r1, [r7]
   23f64:	bne	24110 <bcmp@plt+0x11e34>
   23f68:	cmp	r1, #1
   23f6c:	blt	24128 <bcmp@plt+0x11e4c>
   23f70:	ldr	r1, [pc, #964]	; 2433c <bcmp@plt+0x12060>
   23f74:	mov	r0, #5
   23f78:	add	r1, pc, r1
   23f7c:	bl	40d10 <bcmp@plt+0x2ea34>
   23f80:	cmp	sl, #0
   23f84:	bne	24130 <bcmp@plt+0x11e54>
   23f88:	b	24138 <bcmp@plt+0x11e5c>
   23f8c:	ldr	r1, [sp, #28]
   23f90:	mov	r2, #5
   23f94:	mov	r3, #0
   23f98:	ldr	r0, [r1]
   23f9c:	ldr	r1, [r1, #4]
   23fa0:	str	r0, [sp, #8]
   23fa4:	mov	r0, #1
   23fa8:	str	r1, [sp, #12]
   23fac:	mov	r1, #0
   23fb0:	str	r0, [sp]
   23fb4:	mov	r0, r8
   23fb8:	bl	333f0 <bcmp@plt+0x21114>
   23fbc:	ldr	r7, [pc, #868]	; 24328 <bcmp@plt+0x1204c>
   23fc0:	mov	sl, r0
   23fc4:	ldr	r7, [pc, r7]
   23fc8:	ldr	r0, [r7]
   23fcc:	cmp	r0, #1
   23fd0:	blt	24028 <bcmp@plt+0x11d4c>
   23fd4:	mov	r0, r8
   23fd8:	bl	342fc <bcmp@plt+0x22020>
   23fdc:	ldr	r1, [pc, #840]	; 2432c <bcmp@plt+0x12050>
   23fe0:	mov	r2, r0
   23fe4:	mov	r0, #5
   23fe8:	add	r1, pc, r1
   23fec:	bl	40d10 <bcmp@plt+0x2ea34>
   23ff0:	ldr	r0, [r7]
   23ff4:	cmp	r0, #2
   23ff8:	blt	24028 <bcmp@plt+0x11d4c>
   23ffc:	mov	r0, sl
   24000:	bl	338dc <bcmp@plt+0x21600>
   24004:	mov	r6, r0
   24008:	mov	r0, r8
   2400c:	bl	342fc <bcmp@plt+0x22020>
   24010:	ldr	r1, [pc, #792]	; 24330 <bcmp@plt+0x12054>
   24014:	mov	r3, r0
   24018:	mov	r0, #6
   2401c:	mov	r2, r6
   24020:	add	r1, pc, r1
   24024:	bl	40d10 <bcmp@plt+0x2ea34>
   24028:	mov	r0, r5
   2402c:	mov	r1, sl
   24030:	mov	r2, r4
   24034:	bl	16b4c <bcmp@plt+0x4870>
   24038:	cmp	sl, #0
   2403c:	bne	24130 <bcmp@plt+0x11e54>
   24040:	b	24138 <bcmp@plt+0x11e5c>
   24044:	ldr	r0, [r5, #16]
   24048:	mov	r1, r8
   2404c:	bl	42464 <bcmp@plt+0x30188>
   24050:	mov	r6, r0
   24054:	bl	34238 <bcmp@plt+0x21f5c>
   24058:	mov	sl, r0
   2405c:	ldr	r0, [r7]
   24060:	bl	34238 <bcmp@plt+0x21f5c>
   24064:	ldr	r1, [sp, #28]
   24068:	cmp	sl, r0
   2406c:	str	r6, [sp, #24]
   24070:	mov	r2, #4
   24074:	mov	r3, #1
   24078:	ldrcc	r6, [r7]
   2407c:	ldr	r0, [r1]
   24080:	ldr	r1, [r1, #4]
   24084:	str	r0, [sp, #8]
   24088:	mov	r0, #0
   2408c:	str	r1, [sp, #12]
   24090:	mov	r1, #15
   24094:	str	r0, [sp]
   24098:	mov	r0, r6
   2409c:	bl	333f0 <bcmp@plt+0x21114>
   240a0:	ldr	r7, [pc, #664]	; 24340 <bcmp@plt+0x12064>
   240a4:	mov	sl, r0
   240a8:	ldr	r7, [pc, r7]
   240ac:	ldr	r0, [r7]
   240b0:	cmp	r0, #1
   240b4:	blt	240ec <bcmp@plt+0x11e10>
   240b8:	mov	r0, r8
   240bc:	bl	342fc <bcmp@plt+0x22020>
   240c0:	mov	r7, r0
   240c4:	mov	r0, r6
   240c8:	bl	342fc <bcmp@plt+0x22020>
   240cc:	ldr	r1, [pc, #624]	; 24344 <bcmp@plt+0x12068>
   240d0:	mov	r2, r7
   240d4:	ldr	r7, [pc, #620]	; 24348 <bcmp@plt+0x1206c>
   240d8:	mov	r3, r0
   240dc:	mov	r0, #5
   240e0:	ldr	r7, [pc, r7]
   240e4:	add	r1, pc, r1
   240e8:	bl	40d10 <bcmp@plt+0x2ea34>
   240ec:	mov	r0, r5
   240f0:	mov	r1, sl
   240f4:	mov	r2, r4
   240f8:	bl	16b4c <bcmp@plt+0x4870>
   240fc:	ldr	r0, [sp, #24]
   24100:	bl	340dc <bcmp@plt+0x21e00>
   24104:	cmp	sl, #0
   24108:	bne	24130 <bcmp@plt+0x11e54>
   2410c:	b	24138 <bcmp@plt+0x11e5c>
   24110:	cmp	r1, #1
   24114:	blt	24128 <bcmp@plt+0x11e4c>
   24118:	ldr	r1, [pc, #536]	; 24338 <bcmp@plt+0x1205c>
   2411c:	mov	r0, #5
   24120:	add	r1, pc, r1
   24124:	bl	40d10 <bcmp@plt+0x2ea34>
   24128:	cmp	sl, #0
   2412c:	beq	24138 <bcmp@plt+0x11e5c>
   24130:	mov	r0, sl
   24134:	bl	40320 <bcmp@plt+0x2e044>
   24138:	mov	r0, r8
   2413c:	bl	340dc <bcmp@plt+0x21e00>
   24140:	ldr	r0, [sp, #32]
   24144:	add	r9, r9, #1
   24148:	ldrb	r0, [r0, #3]
   2414c:	cmp	r9, r0
   24150:	bcs	242a0 <bcmp@plt+0x11fc4>
   24154:	bl	340d4 <bcmp@plt+0x21df8>
   24158:	mov	r8, r0
   2415c:	add	r0, sp, #96	; 0x60
   24160:	mov	r1, r8
   24164:	bl	31d10 <bcmp@plt+0x1fa34>
   24168:	cmp	r0, #1
   2416c:	beq	23ee0 <bcmp@plt+0x11c04>
   24170:	ldr	r0, [sp, #16]
   24174:	bl	3e398 <bcmp@plt+0x2c0bc>
   24178:	cmp	sl, #0
   2417c:	beq	242dc <bcmp@plt+0x12000>
   24180:	mov	r0, sl
   24184:	bl	40320 <bcmp@plt+0x2e044>
   24188:	b	242dc <bcmp@plt+0x12000>
   2418c:	ldr	r0, [pc, #444]	; 24350 <bcmp@plt+0x12074>
   24190:	ldr	r0, [pc, r0]
   24194:	ldr	r0, [r0]
   24198:	cmp	r0, #3
   2419c:	blt	241c0 <bcmp@plt+0x11ee4>
   241a0:	ldr	r1, [pc, #428]	; 24354 <bcmp@plt+0x12078>
   241a4:	add	r1, pc, r1
   241a8:	mov	r0, #7
   241ac:	mov	r2, r7
   241b0:	bl	40d10 <bcmp@plt+0x2ea34>
   241b4:	ldr	r0, [pc, #412]	; 24358 <bcmp@plt+0x1207c>
   241b8:	ldr	r0, [pc, r0]
   241bc:	ldr	r0, [r0]
   241c0:	mov	r4, #0
   241c4:	cmp	r0, #1
   241c8:	blt	2421c <bcmp@plt+0x11f40>
   241cc:	ldr	r1, [pc, #392]	; 2435c <bcmp@plt+0x12080>
   241d0:	mov	r0, #5
   241d4:	add	r1, pc, r1
   241d8:	bl	40d10 <bcmp@plt+0x2ea34>
   241dc:	b	2421c <bcmp@plt+0x11f40>
   241e0:	mov	r0, r6
   241e4:	bl	339b8 <bcmp@plt+0x216dc>
   241e8:	ldr	r0, [pc, #276]	; 24304 <bcmp@plt+0x12028>
   241ec:	ldr	r0, [pc, r0]
   241f0:	ldr	r0, [r0]
   241f4:	cmp	r0, #2
   241f8:	blt	24218 <bcmp@plt+0x11f3c>
   241fc:	mov	r0, r6
   24200:	bl	339b8 <bcmp@plt+0x216dc>
   24204:	ldr	r1, [pc, #252]	; 24308 <bcmp@plt+0x1202c>
   24208:	mov	r2, r0
   2420c:	mov	r0, #6
   24210:	add	r1, pc, r1
   24214:	bl	40d10 <bcmp@plt+0x2ea34>
   24218:	mov	r4, #0
   2421c:	mov	r0, r4
   24220:	sub	sp, fp, #28
   24224:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24228:	ldr	r0, [pc, #304]	; 24360 <bcmp@plt+0x12084>
   2422c:	ldr	r0, [pc, r0]
   24230:	ldr	r0, [r0]
   24234:	cmp	r0, #3
   24238:	blt	241c0 <bcmp@plt+0x11ee4>
   2423c:	ldr	r1, [pc, #288]	; 24364 <bcmp@plt+0x12088>
   24240:	add	r1, pc, r1
   24244:	b	241a8 <bcmp@plt+0x11ecc>
   24248:	mov	r0, #0
   2424c:	mov	r8, #0
   24250:	bl	3e398 <bcmp@plt+0x2c0bc>
   24254:	mov	r0, r8
   24258:	bl	340dc <bcmp@plt+0x21e00>
   2425c:	mov	r0, r6
   24260:	bl	340dc <bcmp@plt+0x21e00>
   24264:	b	241b4 <bcmp@plt+0x11ed8>
   24268:	ldr	r0, [r7]
   2426c:	cmp	r0, #2
   24270:	blt	241b4 <bcmp@plt+0x11ed8>
   24274:	ldr	r1, [pc, #160]	; 2431c <bcmp@plt+0x12040>
   24278:	add	r1, pc, r1
   2427c:	b	24294 <bcmp@plt+0x11fb8>
   24280:	ldr	r0, [r7]
   24284:	cmp	r0, #2
   24288:	blt	241b4 <bcmp@plt+0x11ed8>
   2428c:	ldr	r1, [pc, #140]	; 24320 <bcmp@plt+0x12044>
   24290:	add	r1, pc, r1
   24294:	mov	r0, #6
   24298:	bl	40d10 <bcmp@plt+0x2ea34>
   2429c:	b	241b4 <bcmp@plt+0x11ed8>
   242a0:	ldr	r0, [sp, #16]
   242a4:	bl	3e398 <bcmp@plt+0x2c0bc>
   242a8:	ldr	r0, [sp, #20]
   242ac:	bl	340dc <bcmp@plt+0x21e00>
   242b0:	ldr	r0, [r7]
   242b4:	mov	r4, #1
   242b8:	cmp	r0, #3
   242bc:	blt	2421c <bcmp@plt+0x11f40>
   242c0:	ldr	r1, [pc, #132]	; 2434c <bcmp@plt+0x12070>
   242c4:	mov	r0, #7
   242c8:	add	r1, pc, r1
   242cc:	bl	40d10 <bcmp@plt+0x2ea34>
   242d0:	b	2421c <bcmp@plt+0x11f40>
   242d4:	ldr	r0, [sp, #16]
   242d8:	bl	3e398 <bcmp@plt+0x2c0bc>
   242dc:	ldr	r6, [sp, #20]
   242e0:	b	24254 <bcmp@plt+0x11f78>
   242e4:	ldr	r0, [pc, #124]	; 24368 <bcmp@plt+0x1208c>
   242e8:	ldr	r1, [pc, #124]	; 2436c <bcmp@plt+0x12090>
   242ec:	ldr	r2, [pc, #124]	; 24370 <bcmp@plt+0x12094>
   242f0:	add	r0, pc, r0
   242f4:	add	r1, pc, r1
   242f8:	add	r2, pc, r2
   242fc:	bl	44ad4 <bcmp@plt+0x327f8>
   24300:			; <UNDEFINED> instruction: 0x000525b4
   24304:	muleq	r5, ip, r1
   24308:	ldrdeq	r5, [r3], -r8
   2430c:	strdeq	r2, [r5], -r8
   24310:	andeq	r6, r3, r2, ror #18
   24314:	andeq	r2, r5, ip, asr #10
   24318:	andeq	r6, r3, pc, lsr #19
   2431c:	andeq	r5, r3, r9, lsr ip
   24320:	andeq	r5, r3, ip, lsr ip
   24324:	andeq	r2, r5, r4, ror #6
   24328:	andeq	r2, r5, r4, asr #7
   2432c:	strdeq	r5, [r3], -sp
   24330:	andeq	r5, r3, pc, lsl pc
   24334:	andeq	r2, r5, ip, lsr #8
   24338:	andeq	r5, r3, r5, lsl #29
   2433c:	andeq	r6, r3, r9, asr #32
   24340:	andeq	r2, r5, r0, ror #5
   24344:	andeq	r6, r3, r8, lsr r7
   24348:	andeq	r2, r5, r8, lsr #5
   2434c:	andeq	r6, r3, r5, lsl r5
   24350:	strdeq	r2, [r5], -r8
   24354:	muleq	r3, r5, r5
   24358:	ldrdeq	r2, [r5], -r0
   2435c:	ldrdeq	r6, [r3], -ip
   24360:	andeq	r2, r5, ip, asr r1
   24364:	andeq	r6, r3, r6, lsr r5
   24368:	andeq	r6, r3, r8, lsr #11
   2436c:	andeq	r6, r3, r0, asr #11
   24370:	andeq	r6, r3, pc, asr #11
   24374:	mov	r0, #1
   24378:	bx	lr
   2437c:	mov	r0, #1
   24380:	bx	lr
   24384:	mov	r0, #1
   24388:	bx	lr
   2438c:	mov	r0, #0
   24390:	bx	lr
   24394:	cmp	r1, #0
   24398:	moveq	r0, #0
   2439c:	bxeq	lr
   243a0:	push	{fp, lr}
   243a4:	mov	fp, sp
   243a8:	mov	r2, r1
   243ac:	ldr	r1, [r1]
   243b0:	ldr	r0, [r0, #12]
   243b4:	bl	417c8 <bcmp@plt+0x2f4ec>
   243b8:	cmp	r0, #0
   243bc:	movwne	r0, #1
   243c0:	pop	{fp, pc}
   243c4:	ldr	r0, [r0, #12]
   243c8:	b	41c84 <bcmp@plt+0x2f9a8>
   243cc:	cmp	r1, #0
   243d0:	moveq	r0, #0
   243d4:	bxeq	lr
   243d8:	push	{fp, lr}
   243dc:	mov	fp, sp
   243e0:	mov	r2, r1
   243e4:	ldr	r1, [r1]
   243e8:	ldr	r0, [r0, #16]
   243ec:	bl	417c8 <bcmp@plt+0x2f4ec>
   243f0:	cmp	r0, #0
   243f4:	movwne	r0, #1
   243f8:	pop	{fp, pc}
   243fc:	ldr	r0, [r0, #16]
   24400:	b	41c84 <bcmp@plt+0x2f9a8>
   24404:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24408:	add	fp, sp, #28
   2440c:	sub	sp, sp, #20
   24410:	sub	sp, sp, #1024	; 0x400
   24414:	mov	r4, r1
   24418:	mov	r8, r0
   2441c:	cmp	r1, #5
   24420:	blt	2443c <bcmp@plt+0x12160>
   24424:	ldr	r0, [pc, #772]	; 24730 <bcmp@plt+0x12454>
   24428:	ldr	r0, [pc, r0]
   2442c:	ldr	r0, [r0]
   24430:	add	r0, r0, #4
   24434:	cmp	r0, r4
   24438:	blt	24710 <bcmp@plt+0x12434>
   2443c:	ldr	r1, [pc, #752]	; 24734 <bcmp@plt+0x12458>
   24440:	mov	r0, r4
   24444:	add	r1, pc, r1
   24448:	bl	40d10 <bcmp@plt+0x2ea34>
   2444c:	bl	3dc9c <bcmp@plt+0x2b9c0>
   24450:	mov	r5, r0
   24454:	ldr	r0, [r8, #12]
   24458:	mov	r1, r5
   2445c:	ldr	r0, [r0]
   24460:	bl	3dd80 <bcmp@plt+0x2baa4>
   24464:	ldr	r0, [r8, #12]
   24468:	mov	r1, r5
   2446c:	str	r5, [sp]
   24470:	ldr	r0, [r0, #4]
   24474:	bl	3dd80 <bcmp@plt+0x2baa4>
   24478:	ldr	r0, [r8, #12]
   2447c:	ldr	r1, [r0, #8]
   24480:	ldr	r1, [r1]
   24484:	ldr	r2, [r1]
   24488:	cmp	r2, #0
   2448c:	beq	244f0 <bcmp@plt+0x12214>
   24490:	mov	r5, #0
   24494:	mvn	r9, #3
   24498:	mov	r6, #3
   2449c:	mov	r7, #0
   244a0:	b	244c0 <bcmp@plt+0x121e4>
   244a4:	ldr	r1, [r0, #8]
   244a8:	add	r7, r7, #1
   244ac:	add	r5, r5, #2
   244b0:	ldr	r1, [r1]
   244b4:	ldr	r2, [r1]
   244b8:	cmp	r7, r2
   244bc:	beq	244f0 <bcmp@plt+0x12214>
   244c0:	ldr	r3, [r1, #16]
   244c4:	and	r2, r9, r7, lsr #2
   244c8:	ldr	r2, [r3, r2]
   244cc:	and	r3, r5, #30
   244d0:	tst	r2, r6, lsl r3
   244d4:	bne	244a4 <bcmp@plt+0x121c8>
   244d8:	ldr	r0, [r1, #24]
   244dc:	ldr	r1, [sp]
   244e0:	ldr	r0, [r0, r7, lsl #2]
   244e4:	bl	3dd80 <bcmp@plt+0x2baa4>
   244e8:	ldr	r0, [r8, #12]
   244ec:	b	244a4 <bcmp@plt+0x121c8>
   244f0:	ldr	r1, [r0, #12]
   244f4:	ldr	r1, [r1]
   244f8:	ldr	r2, [r1]
   244fc:	cmp	r2, #0
   24500:	beq	24564 <bcmp@plt+0x12288>
   24504:	mov	r5, #0
   24508:	mvn	r9, #3
   2450c:	mov	r6, #3
   24510:	mov	r7, #0
   24514:	b	24534 <bcmp@plt+0x12258>
   24518:	ldr	r1, [r0, #12]
   2451c:	add	r7, r7, #1
   24520:	add	r5, r5, #2
   24524:	ldr	r1, [r1]
   24528:	ldr	r2, [r1]
   2452c:	cmp	r7, r2
   24530:	beq	24564 <bcmp@plt+0x12288>
   24534:	ldr	r3, [r1, #16]
   24538:	and	r2, r9, r7, lsr #2
   2453c:	ldr	r2, [r3, r2]
   24540:	and	r3, r5, #30
   24544:	tst	r2, r6, lsl r3
   24548:	bne	24518 <bcmp@plt+0x1223c>
   2454c:	ldr	r0, [r1, #24]
   24550:	ldr	r1, [sp]
   24554:	ldr	r0, [r0, r7, lsl #2]
   24558:	bl	3dd80 <bcmp@plt+0x2baa4>
   2455c:	ldr	r0, [r8, #12]
   24560:	b	24518 <bcmp@plt+0x1223c>
   24564:	ldr	r5, [sp]
   24568:	ldr	r0, [r0, #16]
   2456c:	mov	r1, r5
   24570:	bl	3dd80 <bcmp@plt+0x2baa4>
   24574:	ldr	r0, [r8, #12]
   24578:	mov	r1, r5
   2457c:	ldr	r0, [r0, #16]
   24580:	bl	3dd80 <bcmp@plt+0x2baa4>
   24584:	ldr	r1, [r5, #4]
   24588:	cmp	r1, r5
   2458c:	beq	246e8 <bcmp@plt+0x1240c>
   24590:	ldr	r6, [pc, #416]	; 24738 <bcmp@plt+0x1245c>
   24594:	add	r5, sp, #8
   24598:	add	r6, pc, r6
   2459c:	b	245b4 <bcmp@plt+0x122d8>
   245a0:	ldr	r1, [sp, #4]
   245a4:	ldr	r0, [sp]
   245a8:	ldr	r1, [r1, #4]
   245ac:	cmp	r1, r0
   245b0:	beq	246e8 <bcmp@plt+0x1240c>
   245b4:	ldr	r0, [r1, #8]
   245b8:	str	r1, [sp, #4]
   245bc:	ldr	r9, [r0]
   245c0:	cmp	r9, #0
   245c4:	beq	245a0 <bcmp@plt+0x122c4>
   245c8:	mov	r8, #0
   245cc:	b	245fc <bcmp@plt+0x12320>
   245d0:	ldr	r0, [r9, #8]
   245d4:	ldr	r9, [r9, #12]
   245d8:	cmp	r0, #0
   245dc:	beq	246c0 <bcmp@plt+0x123e4>
   245e0:	cmp	r9, #0
   245e4:	addne	r1, sp, #524	; 0x20c
   245e8:	strne	r9, [r1, r8, lsl #2]
   245ec:	addne	r8, r8, #1
   245f0:	mov	r9, r0
   245f4:	cmp	r9, #0
   245f8:	beq	245a0 <bcmp@plt+0x122c4>
   245fc:	ldr	r0, [r9, #4]
   24600:	cmp	r0, #0
   24604:	beq	245d0 <bcmp@plt+0x122f4>
   24608:	ldr	r0, [r9, #20]
   2460c:	ldr	r7, [r0]
   24610:	cmp	r7, #0
   24614:	beq	245d0 <bcmp@plt+0x122f4>
   24618:	mov	sl, #0
   2461c:	b	24660 <bcmp@plt+0x12384>
   24620:	ldr	r0, [r0]
   24624:	bl	342fc <bcmp@plt+0x22020>
   24628:	mov	r2, r0
   2462c:	mov	r0, r4
   24630:	mov	r1, r6
   24634:	bl	40d10 <bcmp@plt+0x2ea34>
   24638:	ldr	r0, [r7, #8]
   2463c:	ldr	r7, [r7, #12]
   24640:	cmp	r0, #0
   24644:	beq	2469c <bcmp@plt+0x123c0>
   24648:	cmp	r7, #0
   2464c:	strne	r7, [r5, sl, lsl #2]
   24650:	addne	sl, sl, #1
   24654:	mov	r7, r0
   24658:	cmp	r7, #0
   2465c:	beq	245d0 <bcmp@plt+0x122f4>
   24660:	ldr	r0, [r7, #4]
   24664:	cmp	r0, #0
   24668:	beq	24638 <bcmp@plt+0x1235c>
   2466c:	ldr	r0, [r7, #20]
   24670:	cmp	r0, #0
   24674:	beq	24638 <bcmp@plt+0x1235c>
   24678:	cmp	r4, #5
   2467c:	blt	24620 <bcmp@plt+0x12344>
   24680:	ldr	r1, [pc, #180]	; 2473c <bcmp@plt+0x12460>
   24684:	ldr	r1, [pc, r1]
   24688:	ldr	r1, [r1]
   2468c:	add	r1, r1, #4
   24690:	cmp	r1, r4
   24694:	bge	24620 <bcmp@plt+0x12344>
   24698:	b	24638 <bcmp@plt+0x1235c>
   2469c:	cmp	r7, #0
   246a0:	bne	24658 <bcmp@plt+0x1237c>
   246a4:	cmp	sl, #0
   246a8:	beq	245d0 <bcmp@plt+0x122f4>
   246ac:	sub	sl, sl, #1
   246b0:	ldr	r7, [r5, sl, lsl #2]
   246b4:	cmp	r7, #0
   246b8:	bne	24660 <bcmp@plt+0x12384>
   246bc:	b	245d0 <bcmp@plt+0x122f4>
   246c0:	cmp	r9, #0
   246c4:	bne	245f4 <bcmp@plt+0x12318>
   246c8:	cmp	r8, #0
   246cc:	beq	245a0 <bcmp@plt+0x122c4>
   246d0:	sub	r8, r8, #1
   246d4:	add	r0, sp, #524	; 0x20c
   246d8:	ldr	r9, [r0, r8, lsl #2]
   246dc:	cmp	r9, #0
   246e0:	bne	245fc <bcmp@plt+0x12320>
   246e4:	b	245a0 <bcmp@plt+0x122c4>
   246e8:	ldr	r0, [sp]
   246ec:	bl	3e398 <bcmp@plt+0x2c0bc>
   246f0:	cmp	r4, #5
   246f4:	blt	24718 <bcmp@plt+0x1243c>
   246f8:	ldr	r0, [pc, #64]	; 24740 <bcmp@plt+0x12464>
   246fc:	ldr	r0, [pc, r0]
   24700:	ldr	r0, [r0]
   24704:	add	r0, r0, #4
   24708:	cmp	r0, r4
   2470c:	bge	24718 <bcmp@plt+0x1243c>
   24710:	sub	sp, fp, #28
   24714:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24718:	ldr	r1, [pc, #36]	; 24744 <bcmp@plt+0x12468>
   2471c:	mov	r0, r4
   24720:	add	r1, pc, r1
   24724:	sub	sp, fp, #28
   24728:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2472c:	b	40d10 <bcmp@plt+0x2ea34>
   24730:	andeq	r1, r5, r0, ror #30
   24734:	ldrdeq	r6, [r3], -sl
   24738:	andeq	r5, r3, r9, asr #31
   2473c:	andeq	r1, r5, r4, lsl #26
   24740:	andeq	r1, r5, ip, lsl #25
   24744:	andeq	r4, r3, r9, ror #9
   24748:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2474c:	add	fp, sp, #28
   24750:	sub	sp, sp, #36	; 0x24
   24754:	sub	sp, sp, #1024	; 0x400
   24758:	mov	r4, r1
   2475c:	mov	r8, r0
   24760:	cmp	r1, #5
   24764:	blt	24780 <bcmp@plt+0x124a4>
   24768:	ldr	r0, [pc, #1072]	; 24ba0 <bcmp@plt+0x128c4>
   2476c:	ldr	r0, [pc, r0]
   24770:	ldr	r0, [r0]
   24774:	add	r0, r0, #4
   24778:	cmp	r0, r4
   2477c:	blt	24b80 <bcmp@plt+0x128a4>
   24780:	ldr	r1, [pc, #1052]	; 24ba4 <bcmp@plt+0x128c8>
   24784:	mov	r0, r4
   24788:	add	r1, pc, r1
   2478c:	bl	40d10 <bcmp@plt+0x2ea34>
   24790:	bl	3dc9c <bcmp@plt+0x2b9c0>
   24794:	mov	r5, r0
   24798:	ldr	r0, [r8, #16]
   2479c:	mov	r1, r5
   247a0:	ldr	r0, [r0]
   247a4:	bl	3dd80 <bcmp@plt+0x2baa4>
   247a8:	ldr	r0, [r8, #16]
   247ac:	mov	r1, r5
   247b0:	str	r5, [sp]
   247b4:	ldr	r0, [r0, #4]
   247b8:	bl	3dd80 <bcmp@plt+0x2baa4>
   247bc:	ldr	r0, [r8, #16]
   247c0:	ldr	r1, [r0, #8]
   247c4:	ldr	r1, [r1]
   247c8:	ldr	r2, [r1]
   247cc:	cmp	r2, #0
   247d0:	beq	24834 <bcmp@plt+0x12558>
   247d4:	mov	r5, #0
   247d8:	mvn	r9, #3
   247dc:	mov	r6, #3
   247e0:	mov	r7, #0
   247e4:	b	24804 <bcmp@plt+0x12528>
   247e8:	ldr	r1, [r0, #8]
   247ec:	add	r7, r7, #1
   247f0:	add	r5, r5, #2
   247f4:	ldr	r1, [r1]
   247f8:	ldr	r2, [r1]
   247fc:	cmp	r7, r2
   24800:	beq	24834 <bcmp@plt+0x12558>
   24804:	ldr	r3, [r1, #16]
   24808:	and	r2, r9, r7, lsr #2
   2480c:	ldr	r2, [r3, r2]
   24810:	and	r3, r5, #30
   24814:	tst	r2, r6, lsl r3
   24818:	bne	247e8 <bcmp@plt+0x1250c>
   2481c:	ldr	r0, [r1, #24]
   24820:	ldr	r1, [sp]
   24824:	ldr	r0, [r0, r7, lsl #2]
   24828:	bl	3dd80 <bcmp@plt+0x2baa4>
   2482c:	ldr	r0, [r8, #16]
   24830:	b	247e8 <bcmp@plt+0x1250c>
   24834:	ldr	r1, [r0, #12]
   24838:	ldr	r1, [r1]
   2483c:	ldr	r2, [r1]
   24840:	cmp	r2, #0
   24844:	beq	248a8 <bcmp@plt+0x125cc>
   24848:	mov	r5, #0
   2484c:	mvn	r9, #3
   24850:	mov	r6, #3
   24854:	mov	r7, #0
   24858:	b	24878 <bcmp@plt+0x1259c>
   2485c:	ldr	r1, [r0, #12]
   24860:	add	r7, r7, #1
   24864:	add	r5, r5, #2
   24868:	ldr	r1, [r1]
   2486c:	ldr	r2, [r1]
   24870:	cmp	r7, r2
   24874:	beq	248a8 <bcmp@plt+0x125cc>
   24878:	ldr	r3, [r1, #16]
   2487c:	and	r2, r9, r7, lsr #2
   24880:	ldr	r2, [r3, r2]
   24884:	and	r3, r5, #30
   24888:	tst	r2, r6, lsl r3
   2488c:	bne	2485c <bcmp@plt+0x12580>
   24890:	ldr	r0, [r1, #24]
   24894:	ldr	r1, [sp]
   24898:	ldr	r0, [r0, r7, lsl #2]
   2489c:	bl	3dd80 <bcmp@plt+0x2baa4>
   248a0:	ldr	r0, [r8, #16]
   248a4:	b	2485c <bcmp@plt+0x12580>
   248a8:	ldr	r5, [sp]
   248ac:	ldr	r0, [r0, #16]
   248b0:	mov	r1, r5
   248b4:	bl	3dd80 <bcmp@plt+0x2baa4>
   248b8:	ldr	r0, [r8, #16]
   248bc:	mov	r1, r5
   248c0:	ldr	r0, [r0, #16]
   248c4:	bl	3dd80 <bcmp@plt+0x2baa4>
   248c8:	ldr	r0, [r5, #4]
   248cc:	cmp	r0, r5
   248d0:	beq	24b58 <bcmp@plt+0x1287c>
   248d4:	ldr	r7, [pc, #716]	; 24ba8 <bcmp@plt+0x128cc>
   248d8:	ldr	sl, [pc, #716]	; 24bac <bcmp@plt+0x128d0>
   248dc:	ldr	sl, [pc, sl]
   248e0:	add	r7, pc, r7
   248e4:	b	24900 <bcmp@plt+0x12624>
   248e8:	ldr	r1, [sp, #4]
   248ec:	ldr	r0, [sp]
   248f0:	ldr	r1, [r1, #4]
   248f4:	cmp	r1, r0
   248f8:	mov	r0, r1
   248fc:	beq	24b58 <bcmp@plt+0x1287c>
   24900:	str	r0, [sp, #4]
   24904:	ldr	r0, [r0, #8]
   24908:	ldr	r0, [r0]
   2490c:	cmp	r0, #0
   24910:	beq	248e8 <bcmp@plt+0x1260c>
   24914:	mov	r1, r0
   24918:	mov	r0, #0
   2491c:	str	r0, [sp, #8]
   24920:	mov	r0, r1
   24924:	b	2493c <bcmp@plt+0x12660>
   24928:	cmp	r3, #0
   2492c:	beq	24b2c <bcmp@plt+0x12850>
   24930:	mov	r0, r3
   24934:	cmp	r0, #0
   24938:	beq	248e8 <bcmp@plt+0x1260c>
   2493c:	str	r0, [sp, #12]
   24940:	ldr	r0, [sp, #12]
   24944:	ldr	r3, [sp, #12]
   24948:	ldr	r0, [r0, #4]
   2494c:	cmp	r0, #0
   24950:	beq	24af4 <bcmp@plt+0x12818>
   24954:	ldr	r0, [r3, #20]
   24958:	ldr	r3, [r0]
   2495c:	cmp	r3, #0
   24960:	beq	24af0 <bcmp@plt+0x12814>
   24964:	mov	r0, #0
   24968:	str	r0, [sp, #16]
   2496c:	b	24990 <bcmp@plt+0x126b4>
   24970:	ldr	r2, [sp, #16]
   24974:	add	r1, sp, #24
   24978:	str	r3, [r1, r2, lsl #2]
   2497c:	add	r2, r2, #1
   24980:	mov	r3, r0
   24984:	str	r2, [sp, #16]
   24988:	cmp	r3, #0
   2498c:	beq	24af0 <bcmp@plt+0x12814>
   24990:	ldr	r0, [r3, #4]
   24994:	str	r3, [sp, #20]
   24998:	cmp	r0, #0
   2499c:	beq	24a94 <bcmp@plt+0x127b8>
   249a0:	ldr	r0, [sp, #20]
   249a4:	ldr	r5, [r0, #20]
   249a8:	cmp	r5, #0
   249ac:	beq	24a94 <bcmp@plt+0x127b8>
   249b0:	cmp	r4, #5
   249b4:	blt	249c8 <bcmp@plt+0x126ec>
   249b8:	ldr	r0, [sl]
   249bc:	add	r0, r0, #4
   249c0:	cmp	r0, r4
   249c4:	blt	24a04 <bcmp@plt+0x12728>
   249c8:	ldr	r0, [r5]
   249cc:	bl	342fc <bcmp@plt+0x22020>
   249d0:	mov	r2, r0
   249d4:	ldr	r0, [r5]
   249d8:	ldrb	r0, [r0, #44]	; 0x2c
   249dc:	ldr	r3, [pc, #460]	; 24bb0 <bcmp@plt+0x128d4>
   249e0:	cmp	r0, #0
   249e4:	ldr	r0, [pc, #456]	; 24bb4 <bcmp@plt+0x128d8>
   249e8:	ldr	r1, [pc, #456]	; 24bb8 <bcmp@plt+0x128dc>
   249ec:	add	r3, pc, r3
   249f0:	add	r0, pc, r0
   249f4:	add	r1, pc, r1
   249f8:	moveq	r3, r0
   249fc:	mov	r0, r4
   24a00:	bl	40d10 <bcmp@plt+0x2ea34>
   24a04:	ldr	r0, [r5]
   24a08:	ldr	r0, [r0, #32]
   24a0c:	ldr	r9, [r0, #4]
   24a10:	cmp	r9, r0
   24a14:	bne	24a30 <bcmp@plt+0x12754>
   24a18:	b	24a94 <bcmp@plt+0x127b8>
   24a1c:	ldr	r0, [r5]
   24a20:	ldr	r9, [r9, #4]
   24a24:	ldr	r0, [r0, #32]
   24a28:	cmp	r9, r0
   24a2c:	beq	24a94 <bcmp@plt+0x127b8>
   24a30:	ldr	r6, [r9, #8]
   24a34:	ldr	r0, [r6, #12]
   24a38:	cmp	r0, #0
   24a3c:	beq	24a1c <bcmp@plt+0x12740>
   24a40:	ldr	r8, [r6, #4]
   24a44:	cmp	r8, r6
   24a48:	bne	24a74 <bcmp@plt+0x12798>
   24a4c:	b	24a1c <bcmp@plt+0x12740>
   24a50:	ldr	r0, [r0]
   24a54:	bl	342fc <bcmp@plt+0x22020>
   24a58:	mov	r2, r0
   24a5c:	mov	r0, r4
   24a60:	mov	r1, r7
   24a64:	bl	40d10 <bcmp@plt+0x2ea34>
   24a68:	ldr	r8, [r8, #4]
   24a6c:	cmp	r8, r6
   24a70:	beq	24a1c <bcmp@plt+0x12740>
   24a74:	ldr	r0, [r8, #8]
   24a78:	cmp	r4, #5
   24a7c:	blt	24a50 <bcmp@plt+0x12774>
   24a80:	ldr	r1, [sl]
   24a84:	add	r1, r1, #4
   24a88:	cmp	r1, r4
   24a8c:	bge	24a50 <bcmp@plt+0x12774>
   24a90:	b	24a68 <bcmp@plt+0x1278c>
   24a94:	ldr	r3, [sp, #20]
   24a98:	ldr	r0, [r3, #8]
   24a9c:	ldr	r3, [r3, #12]
   24aa0:	cmp	r0, #0
   24aa4:	beq	24ac0 <bcmp@plt+0x127e4>
   24aa8:	cmp	r3, #0
   24aac:	bne	24970 <bcmp@plt+0x12694>
   24ab0:	mov	r3, r0
   24ab4:	cmp	r3, #0
   24ab8:	bne	24990 <bcmp@plt+0x126b4>
   24abc:	b	24af0 <bcmp@plt+0x12814>
   24ac0:	cmp	r3, #0
   24ac4:	bne	24988 <bcmp@plt+0x126ac>
   24ac8:	ldr	r0, [sp, #16]
   24acc:	cmp	r0, #0
   24ad0:	beq	24af0 <bcmp@plt+0x12814>
   24ad4:	ldr	r1, [sp, #16]
   24ad8:	add	r0, sp, #24
   24adc:	sub	r1, r1, #1
   24ae0:	ldr	r3, [r0, r1, lsl #2]
   24ae4:	str	r1, [sp, #16]
   24ae8:	cmp	r3, #0
   24aec:	bne	24990 <bcmp@plt+0x126b4>
   24af0:	ldr	r3, [sp, #12]
   24af4:	ldr	r0, [r3, #8]
   24af8:	ldr	r3, [r3, #12]
   24afc:	cmp	r0, #0
   24b00:	beq	24928 <bcmp@plt+0x1264c>
   24b04:	cmp	r3, #0
   24b08:	beq	24934 <bcmp@plt+0x12658>
   24b0c:	ldr	r2, [sp, #8]
   24b10:	add	r1, sp, #540	; 0x21c
   24b14:	str	r3, [r1, r2, lsl #2]
   24b18:	add	r2, r2, #1
   24b1c:	str	r2, [sp, #8]
   24b20:	cmp	r0, #0
   24b24:	bne	2493c <bcmp@plt+0x12660>
   24b28:	b	248e8 <bcmp@plt+0x1260c>
   24b2c:	ldr	r0, [sp, #8]
   24b30:	cmp	r0, #0
   24b34:	beq	248e8 <bcmp@plt+0x1260c>
   24b38:	ldr	r1, [sp, #8]
   24b3c:	add	r0, sp, #540	; 0x21c
   24b40:	sub	r1, r1, #1
   24b44:	ldr	r0, [r0, r1, lsl #2]
   24b48:	str	r1, [sp, #8]
   24b4c:	cmp	r0, #0
   24b50:	bne	2493c <bcmp@plt+0x12660>
   24b54:	b	248e8 <bcmp@plt+0x1260c>
   24b58:	ldr	r0, [sp]
   24b5c:	bl	3e398 <bcmp@plt+0x2c0bc>
   24b60:	cmp	r4, #5
   24b64:	blt	24b88 <bcmp@plt+0x128ac>
   24b68:	ldr	r0, [pc, #76]	; 24bbc <bcmp@plt+0x128e0>
   24b6c:	ldr	r0, [pc, r0]
   24b70:	ldr	r0, [r0]
   24b74:	add	r0, r0, #4
   24b78:	cmp	r0, r4
   24b7c:	bge	24b88 <bcmp@plt+0x128ac>
   24b80:	sub	sp, fp, #28
   24b84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24b88:	ldr	r1, [pc, #48]	; 24bc0 <bcmp@plt+0x128e4>
   24b8c:	mov	r0, r4
   24b90:	add	r1, pc, r1
   24b94:	sub	sp, fp, #28
   24b98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24b9c:	b	40d10 <bcmp@plt+0x2ea34>
   24ba0:	andeq	r1, r5, ip, lsl ip
   24ba4:	andeq	r5, r3, r2, ror #27
   24ba8:	andeq	r5, r3, r4, lsl #26
   24bac:	andeq	r1, r5, ip, lsr #21
   24bb0:	ldrdeq	pc, [r3], -sl
   24bb4:	andeq	r5, r3, r9, ror #23
   24bb8:			; <UNDEFINED> instruction: 0x00035bb5
   24bbc:	andeq	r1, r5, ip, lsl r8
   24bc0:	andeq	r4, r3, r9, ror r0
   24bc4:	push	{r4, r5, r6, sl, fp, lr}
   24bc8:	add	fp, sp, #16
   24bcc:	mov	r5, r0
   24bd0:	mov	r0, #4
   24bd4:	mov	r6, r1
   24bd8:	bl	44994 <bcmp@plt+0x326b8>
   24bdc:	mov	r4, r0
   24be0:	cmp	r6, #0
   24be4:	beq	24c0c <bcmp@plt+0x12930>
   24be8:	mov	r0, r5
   24bec:	bl	34418 <bcmp@plt+0x2213c>
   24bf0:	cmp	r0, #2
   24bf4:	mov	r2, #128	; 0x80
   24bf8:	mov	r0, r6
   24bfc:	mov	r1, r5
   24c00:	movweq	r2, #32
   24c04:	bl	398f0 <bcmp@plt+0x27614>
   24c08:	b	24c14 <bcmp@plt+0x12938>
   24c0c:	mov	r0, r5
   24c10:	bl	34af8 <bcmp@plt+0x2281c>
   24c14:	str	r0, [r4]
   24c18:	mov	r0, r4
   24c1c:	pop	{r4, r5, r6, sl, fp, pc}
   24c20:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   24c24:	add	fp, sp, #24
   24c28:	sub	sp, sp, #16
   24c2c:	mov	r7, r0
   24c30:	mov	r0, #4
   24c34:	mov	r6, r3
   24c38:	mov	r8, r2
   24c3c:	mov	r5, r1
   24c40:	bl	44994 <bcmp@plt+0x326b8>
   24c44:	mov	r4, r0
   24c48:	cmp	r5, #0
   24c4c:	beq	24c74 <bcmp@plt+0x12998>
   24c50:	mov	r0, r7
   24c54:	bl	34418 <bcmp@plt+0x2213c>
   24c58:	cmp	r0, #2
   24c5c:	mov	r2, #128	; 0x80
   24c60:	mov	r0, r5
   24c64:	mov	r1, r7
   24c68:	movweq	r2, #32
   24c6c:	bl	398f0 <bcmp@plt+0x27614>
   24c70:	b	24c7c <bcmp@plt+0x129a0>
   24c74:	mov	r0, r7
   24c78:	bl	34af8 <bcmp@plt+0x2281c>
   24c7c:	mov	r7, r0
   24c80:	mov	r0, #0
   24c84:	mov	r1, #1440	; 0x5a0
   24c88:	mov	r2, r8
   24c8c:	mov	r3, #1
   24c90:	stm	sp, {r0, r6}
   24c94:	str	r0, [sp, #8]
   24c98:	str	r0, [sp, #12]
   24c9c:	mov	r0, r7
   24ca0:	bl	3bb9c <bcmp@plt+0x298c0>
   24ca4:	str	r0, [r4]
   24ca8:	mov	r0, r7
   24cac:	bl	340dc <bcmp@plt+0x21e00>
   24cb0:	mov	r0, r4
   24cb4:	sub	sp, fp, #24
   24cb8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   24cbc:	cmp	r0, #0
   24cc0:	bxeq	lr
   24cc4:	push	{r4, sl, fp, lr}
   24cc8:	add	fp, sp, #8
   24ccc:	mov	r4, r0
   24cd0:	ldr	r0, [r0]
   24cd4:	bl	340dc <bcmp@plt+0x21e00>
   24cd8:	mov	r0, r4
   24cdc:	pop	{r4, sl, fp, lr}
   24ce0:	b	11f10 <free@plt>
   24ce4:	cmp	r0, #0
   24ce8:	bxeq	lr
   24cec:	push	{r4, sl, fp, lr}
   24cf0:	add	fp, sp, #8
   24cf4:	mov	r4, r0
   24cf8:	ldr	r0, [r0]
   24cfc:	bl	3bef0 <bcmp@plt+0x29c14>
   24d00:	mov	r0, r4
   24d04:	pop	{r4, sl, fp, lr}
   24d08:	b	11f10 <free@plt>
   24d0c:	mov	r0, #20
   24d10:	b	44994 <bcmp@plt+0x326b8>
   24d14:	push	{r4, r5, fp, lr}
   24d18:	add	fp, sp, #8
   24d1c:	mov	r5, r0
   24d20:	ldr	r0, [r0, #4]
   24d24:	ldr	r1, [pc, #128]	; 24dac <bcmp@plt+0x12ad0>
   24d28:	ldr	r1, [pc, r1]
   24d2c:	cmp	r0, r1
   24d30:	bne	24d90 <bcmp@plt+0x12ab4>
   24d34:	bl	41304 <bcmp@plt+0x2f028>
   24d38:	str	r0, [r5, #12]
   24d3c:	bl	41304 <bcmp@plt+0x2f028>
   24d40:	str	r0, [r5, #16]
   24d44:	cmp	r0, #0
   24d48:	mov	r4, #0
   24d4c:	ldrne	r0, [r5, #12]
   24d50:	cmpne	r0, #0
   24d54:	bne	24d60 <bcmp@plt+0x12a84>
   24d58:	mov	r0, r4
   24d5c:	pop	{r4, r5, fp, pc}
   24d60:	ldr	r0, [pc, #72]	; 24db0 <bcmp@plt+0x12ad4>
   24d64:	mov	r4, #1
   24d68:	ldr	r0, [pc, r0]
   24d6c:	ldr	r0, [r0]
   24d70:	cmp	r0, #1
   24d74:	blt	24d58 <bcmp@plt+0x12a7c>
   24d78:	ldr	r1, [pc, #52]	; 24db4 <bcmp@plt+0x12ad8>
   24d7c:	mov	r0, #5
   24d80:	add	r1, pc, r1
   24d84:	bl	40d10 <bcmp@plt+0x2ea34>
   24d88:	mov	r0, r4
   24d8c:	pop	{r4, r5, fp, pc}
   24d90:	ldr	r0, [pc, #32]	; 24db8 <bcmp@plt+0x12adc>
   24d94:	ldr	r1, [pc, #32]	; 24dbc <bcmp@plt+0x12ae0>
   24d98:	ldr	r2, [pc, #32]	; 24dc0 <bcmp@plt+0x12ae4>
   24d9c:	add	r0, pc, r0
   24da0:	add	r1, pc, r1
   24da4:	add	r2, pc, r2
   24da8:	bl	44ad4 <bcmp@plt+0x327f8>
   24dac:	ldrdeq	r1, [r5], -r8
   24db0:	andeq	r1, r5, r0, lsr #12
   24db4:			; <UNDEFINED> instruction: 0x000361b2
   24db8:			; <UNDEFINED> instruction: 0x000361bd
   24dbc:	ldrdeq	r6, [r3], -r3
   24dc0:	andeq	r6, r3, r0, ror #3
   24dc4:	push	{r4, sl, fp, lr}
   24dc8:	add	fp, sp, #8
   24dcc:	mov	r4, r0
   24dd0:	ldr	r0, [r0, #4]
   24dd4:	ldr	r1, [pc, #84]	; 24e30 <bcmp@plt+0x12b54>
   24dd8:	ldr	r1, [pc, r1]
   24ddc:	cmp	r0, r1
   24de0:	bne	24e14 <bcmp@plt+0x12b38>
   24de4:	ldr	r0, [pc, #72]	; 24e34 <bcmp@plt+0x12b58>
   24de8:	ldr	r0, [pc, r0]
   24dec:	ldr	r0, [r0]
   24df0:	cmp	r0, #1
   24df4:	blt	24e08 <bcmp@plt+0x12b2c>
   24df8:	ldr	r1, [pc, #56]	; 24e38 <bcmp@plt+0x12b5c>
   24dfc:	mov	r0, #5
   24e00:	add	r1, pc, r1
   24e04:	bl	40d10 <bcmp@plt+0x2ea34>
   24e08:	mov	r0, r4
   24e0c:	pop	{r4, sl, fp, lr}
   24e10:	b	11f10 <free@plt>
   24e14:	ldr	r0, [pc, #32]	; 24e3c <bcmp@plt+0x12b60>
   24e18:	ldr	r1, [pc, #32]	; 24e40 <bcmp@plt+0x12b64>
   24e1c:	ldr	r2, [pc, #32]	; 24e44 <bcmp@plt+0x12b68>
   24e20:	add	r0, pc, r0
   24e24:	add	r1, pc, r1
   24e28:	add	r2, pc, r2
   24e2c:	bl	44ad4 <bcmp@plt+0x327f8>
   24e30:	andeq	r1, r5, r8, lsr #8
   24e34:	andeq	r1, r5, r0, lsr #11
   24e38:	andeq	r5, r3, r7, ror #24
   24e3c:	andeq	r6, r3, r9, lsr r1
   24e40:	andeq	r6, r3, pc, asr #2
   24e44:	andeq	r6, r3, ip, asr r1
   24e48:	push	{r4, sl, fp, lr}
   24e4c:	add	fp, sp, #8
   24e50:	mov	r4, r0
   24e54:	ldr	r0, [r0, #4]
   24e58:	ldr	r1, [pc, #88]	; 24eb8 <bcmp@plt+0x12bdc>
   24e5c:	ldr	r1, [pc, r1]
   24e60:	cmp	r0, r1
   24e64:	bne	24e9c <bcmp@plt+0x12bc0>
   24e68:	ldr	r0, [r4, #12]
   24e6c:	ldr	r1, [pc, #72]	; 24ebc <bcmp@plt+0x12be0>
   24e70:	ldr	r1, [pc, r1]
   24e74:	bl	41548 <bcmp@plt+0x2f26c>
   24e78:	ldr	r0, [r4, #16]
   24e7c:	ldr	r1, [pc, #60]	; 24ec0 <bcmp@plt+0x12be4>
   24e80:	ldr	r1, [pc, r1]
   24e84:	bl	41548 <bcmp@plt+0x2f26c>
   24e88:	ldr	r0, [r4, #20]
   24e8c:	cmp	r0, #0
   24e90:	popeq	{r4, sl, fp, pc}
   24e94:	pop	{r4, sl, fp, lr}
   24e98:	b	435ec <bcmp@plt+0x31310>
   24e9c:	ldr	r0, [pc, #32]	; 24ec4 <bcmp@plt+0x12be8>
   24ea0:	ldr	r1, [pc, #32]	; 24ec8 <bcmp@plt+0x12bec>
   24ea4:	ldr	r2, [pc, #32]	; 24ecc <bcmp@plt+0x12bf0>
   24ea8:	add	r0, pc, r0
   24eac:	add	r1, pc, r1
   24eb0:	add	r2, pc, r2
   24eb4:	bl	44ad4 <bcmp@plt+0x327f8>
   24eb8:	andeq	r1, r5, r4, lsr #7
   24ebc:	andeq	r1, r5, r0, lsl r4
   24ec0:	muleq	r5, r0, r4
   24ec4:	strheq	r6, [r3], -r1
   24ec8:	andeq	r6, r3, r7, asr #1
   24ecc:	ldrdeq	r6, [r3], -r4
   24ed0:	push	{r4, r5, fp, lr}
   24ed4:	add	fp, sp, #8
   24ed8:	mov	r4, r0
   24edc:	ldr	r0, [r0, #4]
   24ee0:	ldr	r1, [pc, #116]	; 24f5c <bcmp@plt+0x12c80>
   24ee4:	ldr	r1, [pc, r1]
   24ee8:	cmp	r0, r1
   24eec:	bne	24f40 <bcmp@plt+0x12c64>
   24ef0:	ldr	r5, [pc, #104]	; 24f60 <bcmp@plt+0x12c84>
   24ef4:	ldr	r5, [pc, r5]
   24ef8:	ldr	r0, [r5]
   24efc:	cmp	r0, #1
   24f00:	blt	24f14 <bcmp@plt+0x12c38>
   24f04:	ldr	r1, [pc, #88]	; 24f64 <bcmp@plt+0x12c88>
   24f08:	mov	r0, #5
   24f0c:	add	r1, pc, r1
   24f10:	bl	40d10 <bcmp@plt+0x2ea34>
   24f14:	mov	r0, r4
   24f18:	mov	r1, #5
   24f1c:	bl	265f0 <bcmp@plt+0x14314>
   24f20:	ldr	r0, [r5]
   24f24:	cmp	r0, #1
   24f28:	poplt	{r4, r5, fp, pc}
   24f2c:	ldr	r1, [pc, #64]	; 24f74 <bcmp@plt+0x12c98>
   24f30:	mov	r0, #5
   24f34:	add	r1, pc, r1
   24f38:	pop	{r4, r5, fp, lr}
   24f3c:	b	40d10 <bcmp@plt+0x2ea34>
   24f40:	ldr	r0, [pc, #32]	; 24f68 <bcmp@plt+0x12c8c>
   24f44:	ldr	r1, [pc, #32]	; 24f6c <bcmp@plt+0x12c90>
   24f48:	ldr	r2, [pc, #32]	; 24f70 <bcmp@plt+0x12c94>
   24f4c:	add	r0, pc, r0
   24f50:	add	r1, pc, r1
   24f54:	add	r2, pc, r2
   24f58:	bl	44ad4 <bcmp@plt+0x327f8>
   24f5c:	andeq	r1, r5, ip, lsl r3
   24f60:	muleq	r5, r4, r4
   24f64:	andeq	r4, r3, r2, lsl #27
   24f68:	andeq	r6, r3, sp
   24f6c:	andeq	r6, r3, r3, lsr #32
   24f70:	andeq	r6, r3, r0, lsr r0
   24f74:	andeq	r5, r3, r0, asr fp
   24f78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24f7c:	add	fp, sp, #28
   24f80:	sub	sp, sp, #228	; 0xe4
   24f84:	mov	sl, r0
   24f88:	mov	r7, r1
   24f8c:	ldr	r0, [r0, #4]
   24f90:	ldr	r1, [pc, #3912]	; 25ee0 <bcmp@plt+0x13c04>
   24f94:	ldr	r1, [pc, r1]
   24f98:	cmp	r0, r1
   24f9c:	bne	25ec4 <bcmp@plt+0x13be8>
   24fa0:	mov	r0, r7
   24fa4:	mov	r6, r2
   24fa8:	bl	31ab0 <bcmp@plt+0x1f7d4>
   24fac:	cmp	r0, #8
   24fb0:	bne	25048 <bcmp@plt+0x12d6c>
   24fb4:	mov	r0, r7
   24fb8:	bl	31ad8 <bcmp@plt+0x1f7fc>
   24fbc:	ldrb	r0, [r0]
   24fc0:	tst	r0, #8
   24fc4:	bne	250b4 <bcmp@plt+0x12dd8>
   24fc8:	mov	r0, r7
   24fcc:	bl	31b10 <bcmp@plt+0x1f834>
   24fd0:	cmp	r0, #1
   24fd4:	bne	250ec <bcmp@plt+0x12e10>
   24fd8:	add	r4, sp, #108	; 0x6c
   24fdc:	mov	r0, r7
   24fe0:	mov	r1, r4
   24fe4:	bl	45fc4 <bcmp@plt+0x33ce8>
   24fe8:	ldrh	r1, [sp, #166]	; 0xa6
   24fec:	ldrh	r2, [sp, #164]	; 0xa4
   24ff0:	add	r8, sp, #48	; 0x30
   24ff4:	add	r3, r4, #28
   24ff8:	str	r4, [sp]
   24ffc:	mov	r0, r8
   25000:	bl	48348 <bcmp@plt+0x3606c>
   25004:	mov	r0, r7
   25008:	bl	31ab0 <bcmp@plt+0x1f7d4>
   2500c:	mov	r5, r0
   25010:	ldr	r0, [pc, #3796]	; 25eec <bcmp@plt+0x13c10>
   25014:	ldr	r0, [pc, r0]
   25018:	ldr	r0, [r0]
   2501c:	cmp	r0, #1
   25020:	blt	25040 <bcmp@plt+0x12d64>
   25024:	mov	r0, r7
   25028:	bl	338dc <bcmp@plt+0x21600>
   2502c:	ldr	r1, [pc, #3772]	; 25ef0 <bcmp@plt+0x13c14>
   25030:	mov	r2, r0
   25034:	mov	r0, #5
   25038:	add	r1, pc, r1
   2503c:	bl	40d10 <bcmp@plt+0x2ea34>
   25040:	mov	r9, r6
   25044:	b	25054 <bcmp@plt+0x12d78>
   25048:	mov	r5, r0
   2504c:	mov	r9, #0
   25050:	mov	r8, r6
   25054:	sub	r0, r5, #1
   25058:	cmp	r0, #6
   2505c:	bhi	253b8 <bcmp@plt+0x130dc>
   25060:	add	r1, pc, #4
   25064:	ldr	r0, [r1, r0, lsl #2]
   25068:	add	pc, r1, r0
   2506c:	andeq	r0, r0, r4, ror #3
   25070:	andeq	r0, r0, ip, lsl r0
   25074:	andeq	r0, r0, ip, lsl r0
   25078:	andeq	r0, r0, ip, lsl r0
   2507c:	andeq	r0, r0, ip, asr #6
   25080:	andeq	r0, r0, r8, lsl #1
   25084:	andeq	r0, r0, ip, lsl r0
   25088:	ldr	r0, [pc, #3836]	; 25f8c <bcmp@plt+0x13cb0>
   2508c:	ldr	r0, [pc, r0]
   25090:	ldr	r0, [r0]
   25094:	cmp	r0, #3
   25098:	blt	258c0 <bcmp@plt+0x135e4>
   2509c:	ldr	r1, [pc, #3820]	; 25f90 <bcmp@plt+0x13cb4>
   250a0:	add	r1, pc, r1
   250a4:	mov	r0, #7
   250a8:	mov	r2, r5
   250ac:	bl	40d10 <bcmp@plt+0x2ea34>
   250b0:	b	258b4 <bcmp@plt+0x135d8>
   250b4:	mov	r0, r7
   250b8:	bl	339b8 <bcmp@plt+0x216dc>
   250bc:	ldr	r0, [pc, #3616]	; 25ee4 <bcmp@plt+0x13c08>
   250c0:	ldr	r0, [pc, r0]
   250c4:	ldr	r0, [r0]
   250c8:	cmp	r0, #2
   250cc:	blt	250ec <bcmp@plt+0x12e10>
   250d0:	mov	r0, r7
   250d4:	bl	339b8 <bcmp@plt+0x216dc>
   250d8:	ldr	r1, [pc, #3592]	; 25ee8 <bcmp@plt+0x13c0c>
   250dc:	mov	r2, r0
   250e0:	mov	r0, #6
   250e4:	add	r1, pc, r1
   250e8:	bl	40d10 <bcmp@plt+0x2ea34>
   250ec:	mov	r4, #0
   250f0:	b	258dc <bcmp@plt+0x13600>
   250f4:	add	r2, r7, #16
   250f8:	mov	r1, #28
   250fc:	sub	r0, fp, #80	; 0x50
   25100:	vld1.32	{d18-d19}, [r2]
   25104:	vld1.32	{d16-d17}, [r7], r1
   25108:	add	r2, r0, #16
   2510c:	vld1.32	{d20-d21}, [r7]
   25110:	vst1.64	{d18-d19}, [r2]
   25114:	mov	r2, r0
   25118:	vst1.64	{d16-d17}, [r2], r1
   2511c:	vst1.32	{d20-d21}, [r2]
   25120:	bl	32520 <bcmp@plt+0x20244>
   25124:	mov	r6, r0
   25128:	mov	r4, r0
   2512c:	ldr	r3, [r0, #8]
   25130:	ldr	r2, [r6, #4]!
   25134:	ldr	r0, [pc, #3588]	; 25f40 <bcmp@plt+0x13c64>
   25138:	ldr	r0, [pc, r0]
   2513c:	ldr	r0, [r0]
   25140:	bl	45018 <bcmp@plt+0x32d3c>
   25144:	cmp	r0, #0
   25148:	beq	258e8 <bcmp@plt+0x1360c>
   2514c:	mov	r5, r0
   25150:	ldrb	r0, [r4, #3]
   25154:	cmp	r0, #2
   25158:	bcc	2516c <bcmp@plt+0x12e90>
   2515c:	ldr	r1, [pc, #3560]	; 25f4c <bcmp@plt+0x13c70>
   25160:	mov	r0, #4
   25164:	add	r1, pc, r1
   25168:	bl	40d10 <bcmp@plt+0x2ea34>
   2516c:	bl	3ba74 <bcmp@plt+0x29798>
   25170:	mov	r7, r0
   25174:	sub	r0, fp, #80	; 0x50
   25178:	mov	r1, r7
   2517c:	bl	3236c <bcmp@plt+0x20090>
   25180:	cmp	r0, #1
   25184:	bne	259e0 <bcmp@plt+0x13704>
   25188:	mov	r0, r5
   2518c:	bl	452f0 <bcmp@plt+0x33014>
   25190:	mov	r6, r0
   25194:	bl	4a294 <bcmp@plt+0x37fb8>
   25198:	ldr	r0, [r0]
   2519c:	ldr	r1, [sl, #20]
   251a0:	str	r0, [sp, #44]	; 0x2c
   251a4:	ldr	r0, [r0, #20]
   251a8:	cmp	r0, r1
   251ac:	beq	251c4 <bcmp@plt+0x12ee8>
   251b0:	bl	436bc <bcmp@plt+0x313e0>
   251b4:	mov	r1, r7
   251b8:	bl	46f48 <bcmp@plt+0x34c6c>
   251bc:	cmp	r0, #0
   251c0:	beq	2597c <bcmp@plt+0x136a0>
   251c4:	ldrb	r0, [r7, #44]	; 0x2c
   251c8:	cmp	r0, #5
   251cc:	bhi	25e88 <bcmp@plt+0x13bac>
   251d0:	add	r1, pc, #4
   251d4:	ldr	r0, [r1, r0, lsl #2]
   251d8:	add	pc, r1, r0
   251dc:	andeq	r0, r0, r8, lsl r0
   251e0:	andeq	r0, r0, r8, lsl r0
   251e4:	strdeq	r0, [r0], -r8
   251e8:	andeq	r0, r0, r4, lsr #20
   251ec:			; <UNDEFINED> instruction: 0x00000ab0
   251f0:	strdeq	r0, [r0], -r8
   251f4:	ldr	r0, [sp, #44]	; 0x2c
   251f8:	ldr	r1, [sl, #20]
   251fc:	ldr	r0, [r0, #20]
   25200:	cmp	r0, r1
   25204:	beq	25a40 <bcmp@plt+0x13764>
   25208:	bl	436bc <bcmp@plt+0x313e0>
   2520c:	mov	r1, r0
   25210:	mov	r0, r7
   25214:	bl	46f48 <bcmp@plt+0x34c6c>
   25218:	cmp	r0, #0
   2521c:	beq	25a40 <bcmp@plt+0x13764>
   25220:	ldr	r4, [sp, #44]	; 0x2c
   25224:	ldr	r0, [r4]
   25228:	bl	342fc <bcmp@plt+0x22020>
   2522c:	ldr	r1, [pc, #3372]	; 25f60 <bcmp@plt+0x13c84>
   25230:	mov	r2, r0
   25234:	mov	r0, #3
   25238:	add	r1, pc, r1
   2523c:	bl	40d10 <bcmp@plt+0x2ea34>
   25240:	ldr	r0, [r4, #8]
   25244:	cmp	r0, #1
   25248:	beq	25e24 <bcmp@plt+0x13b48>
   2524c:	b	25d48 <bcmp@plt+0x13a6c>
   25250:	mov	r1, #28
   25254:	add	r0, r7, #16
   25258:	sub	r2, fp, #80	; 0x50
   2525c:	vld1.32	{d16-d17}, [r7], r1
   25260:	vld1.32	{d18-d19}, [r0]
   25264:	add	r0, r2, #16
   25268:	vld1.32	{d20-d21}, [r7]
   2526c:	vst1.64	{d16-d17}, [r2], r1
   25270:	vst1.64	{d18-d19}, [r0]
   25274:	vst1.32	{d20-d21}, [r2]
   25278:	bl	340d4 <bcmp@plt+0x21df8>
   2527c:	mov	r6, r0
   25280:	ldr	r0, [pc, #3180]	; 25ef4 <bcmp@plt+0x13c18>
   25284:	ldr	r0, [pc, r0]
   25288:	ldr	r0, [r0]
   2528c:	cmp	r0, #1
   25290:	blt	252e8 <bcmp@plt+0x1300c>
   25294:	mov	r0, r8
   25298:	bl	342fc <bcmp@plt+0x22020>
   2529c:	mov	r4, r0
   252a0:	add	r0, r8, #28
   252a4:	bl	342fc <bcmp@plt+0x22020>
   252a8:	mov	r5, r0
   252ac:	mov	r0, r9
   252b0:	bl	342fc <bcmp@plt+0x22020>
   252b4:	mov	r7, r6
   252b8:	mov	r6, r0
   252bc:	add	r0, r9, #28
   252c0:	bl	342fc <bcmp@plt+0x22020>
   252c4:	str	r6, [sp]
   252c8:	str	r0, [sp, #4]
   252cc:	mov	r0, #5
   252d0:	mov	r2, r4
   252d4:	mov	r3, r5
   252d8:	mov	r6, r7
   252dc:	ldr	r1, [pc, #3092]	; 25ef8 <bcmp@plt+0x13c1c>
   252e0:	add	r1, pc, r1
   252e4:	bl	40d10 <bcmp@plt+0x2ea34>
   252e8:	sub	r4, fp, #80	; 0x50
   252ec:	mov	r0, r4
   252f0:	bl	32520 <bcmp@plt+0x20244>
   252f4:	mov	r5, r0
   252f8:	mov	r0, r4
   252fc:	mov	r1, r6
   25300:	bl	31cc0 <bcmp@plt+0x1f9e4>
   25304:	cmp	r0, #1
   25308:	bne	2588c <bcmp@plt+0x135b0>
   2530c:	ldr	r0, [pc, #3048]	; 25efc <bcmp@plt+0x13c20>
   25310:	ldr	r0, [pc, r0]
   25314:	ldr	r0, [r0]
   25318:	cmp	r0, #1
   2531c:	blt	2533c <bcmp@plt+0x13060>
   25320:	mov	r0, r6
   25324:	bl	342fc <bcmp@plt+0x22020>
   25328:	ldr	r1, [pc, #3024]	; 25f00 <bcmp@plt+0x13c24>
   2532c:	mov	r2, r0
   25330:	mov	r0, #5
   25334:	add	r1, pc, r1
   25338:	bl	40d10 <bcmp@plt+0x2ea34>
   2533c:	ldrb	r0, [r5, #2]
   25340:	ldrh	r1, [r5]
   25344:	orr	r0, r1, r0, lsl #16
   25348:	tst	r0, #2
   2534c:	bne	25924 <bcmp@plt+0x13648>
   25350:	tst	r0, #1
   25354:	bne	25948 <bcmp@plt+0x1366c>
   25358:	ldr	r0, [pc, #2996]	; 25f14 <bcmp@plt+0x13c38>
   2535c:	ldr	r0, [pc, r0]
   25360:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   25364:	mov	r1, r0
   25368:	sub	r0, fp, #80	; 0x50
   2536c:	str	r1, [sp, #28]
   25370:	bl	31d60 <bcmp@plt+0x1fa84>
   25374:	ldrb	r0, [r5, #3]
   25378:	cmp	r0, #0
   2537c:	beq	25a1c <bcmp@plt+0x13740>
   25380:	add	r0, r8, #28
   25384:	str	r9, [sp, #20]
   25388:	sub	r7, fp, #80	; 0x50
   2538c:	mov	r9, #0
   25390:	str	r5, [sp, #36]	; 0x24
   25394:	str	sl, [sp, #40]	; 0x28
   25398:	str	r0, [sp, #24]
   2539c:	add	r0, r5, #4
   253a0:	str	r0, [sp, #32]
   253a4:	mov	r0, #0
   253a8:	str	r0, [sp, #12]
   253ac:	mov	r0, #0
   253b0:	str	r0, [sp, #16]
   253b4:	b	253fc <bcmp@plt+0x13120>
   253b8:	ldr	r0, [pc, #3028]	; 25f94 <bcmp@plt+0x13cb8>
   253bc:	ldr	r0, [pc, r0]
   253c0:	ldr	r0, [r0]
   253c4:	cmp	r0, #3
   253c8:	blt	258c0 <bcmp@plt+0x135e4>
   253cc:	ldr	r1, [pc, #3012]	; 25f98 <bcmp@plt+0x13cbc>
   253d0:	add	r1, pc, r1
   253d4:	b	250a4 <bcmp@plt+0x12dc8>
   253d8:	mov	r0, r5
   253dc:	bl	3dd80 <bcmp@plt+0x2baa4>
   253e0:	ldr	r4, [sp, #36]	; 0x24
   253e4:	mov	r6, r8
   253e8:	sub	r7, fp, #80	; 0x50
   253ec:	ldrb	r0, [r4, #3]
   253f0:	add	r9, r9, #1
   253f4:	cmp	r9, r0
   253f8:	bcs	25a24 <bcmp@plt+0x13748>
   253fc:	bl	340d4 <bcmp@plt+0x21df8>
   25400:	mov	r4, r0
   25404:	mov	r0, r7
   25408:	mov	r1, r4
   2540c:	bl	31d10 <bcmp@plt+0x1fa34>
   25410:	cmp	r0, #1
   25414:	bne	25ab8 <bcmp@plt+0x137dc>
   25418:	ldr	r0, [sl, #16]
   2541c:	mov	r1, r4
   25420:	bl	42444 <bcmp@plt+0x30168>
   25424:	cmp	r0, #0
   25428:	str	r4, [sp, #44]	; 0x2c
   2542c:	beq	254e0 <bcmp@plt+0x13204>
   25430:	mov	r7, r0
   25434:	mov	r0, #24
   25438:	bl	44994 <bcmp@plt+0x326b8>
   2543c:	ldr	r1, [sp, #32]
   25440:	mov	r5, r0
   25444:	mov	r8, r6
   25448:	ldr	r0, [r1]
   2544c:	ldr	r1, [r1, #4]
   25450:	strd	r0, [r5]
   25454:	mov	r0, r6
   25458:	bl	34af8 <bcmp@plt+0x2281c>
   2545c:	str	r0, [r5, #8]
   25460:	ldr	r0, [sp, #24]
   25464:	bl	34af8 <bcmp@plt+0x2281c>
   25468:	str	r0, [r5, #12]
   2546c:	ldr	r0, [sp, #28]
   25470:	ldr	r1, [pc, #2720]	; 25f18 <bcmp@plt+0x13c3c>
   25474:	ldr	r1, [pc, r1]
   25478:	bl	3dd18 <bcmp@plt+0x2ba3c>
   2547c:	str	r0, [r5, #16]
   25480:	ldr	r1, [r7, #4]
   25484:	ldr	r4, [r1, #4]
   25488:	cmp	r4, r1
   2548c:	bne	254a4 <bcmp@plt+0x131c8>
   25490:	b	253d8 <bcmp@plt+0x130fc>
   25494:	ldr	r1, [r7, #4]
   25498:	ldr	r4, [r4, #4]
   2549c:	cmp	r4, r1
   254a0:	beq	253d8 <bcmp@plt+0x130fc>
   254a4:	ldr	r6, [r4, #8]
   254a8:	ldr	r1, [r5, #8]
   254ac:	ldr	r0, [r6, #8]
   254b0:	bl	34da0 <bcmp@plt+0x22ac4>
   254b4:	cmp	r0, #0
   254b8:	bne	25494 <bcmp@plt+0x131b8>
   254bc:	ldr	r1, [r5, #12]
   254c0:	ldr	r0, [r6, #12]
   254c4:	bl	34da0 <bcmp@plt+0x22ac4>
   254c8:	cmp	r0, #0
   254cc:	bne	25494 <bcmp@plt+0x131b8>
   254d0:	ldr	r1, [r7, #4]
   254d4:	mov	r0, r4
   254d8:	bl	3e180 <bcmp@plt+0x2bea4>
   254dc:	b	25494 <bcmp@plt+0x131b8>
   254e0:	ldr	r0, [sl, #12]
   254e4:	mov	r1, r4
   254e8:	bl	42420 <bcmp@plt+0x30144>
   254ec:	mov	r8, r0
   254f0:	cmp	r0, #0
   254f4:	bne	25504 <bcmp@plt+0x13228>
   254f8:	ldr	r8, [sl, #20]
   254fc:	mov	r0, #1
   25500:	str	r0, [sp, #16]
   25504:	ldr	r0, [r8, #4]
   25508:	ldrb	r1, [r0, #44]	; 0x2c
   2550c:	cmp	r1, #2
   25510:	beq	25588 <bcmp@plt+0x132ac>
   25514:	cmp	r1, #3
   25518:	beq	255f8 <bcmp@plt+0x1331c>
   2551c:	ldr	r4, [sp, #36]	; 0x24
   25520:	cmp	r1, #4
   25524:	bne	25688 <bcmp@plt+0x133ac>
   25528:	mov	r0, r8
   2552c:	bl	436bc <bcmp@plt+0x313e0>
   25530:	ldr	r2, [sp, #32]
   25534:	mov	r3, #1
   25538:	ldr	r1, [r2]
   2553c:	ldr	r2, [r2, #4]
   25540:	stm	sp, {r1, r2}
   25544:	mov	r1, #15
   25548:	mov	r2, #0
   2554c:	bl	33364 <bcmp@plt+0x21088>
   25550:	mov	r5, r0
   25554:	ldr	r0, [pc, #2496]	; 25f1c <bcmp@plt+0x13c40>
   25558:	ldr	r0, [pc, r0]
   2555c:	ldr	r0, [r0]
   25560:	cmp	r0, #2
   25564:	blt	25660 <bcmp@plt+0x13384>
   25568:	mov	r0, r8
   2556c:	bl	436bc <bcmp@plt+0x313e0>
   25570:	ldr	r1, [pc, #2472]	; 25f20 <bcmp@plt+0x13c44>
   25574:	mov	r2, r0
   25578:	mov	r0, #6
   2557c:	mov	r3, #15
   25580:	add	r1, pc, r1
   25584:	b	2565c <bcmp@plt+0x13380>
   25588:	mov	r8, r6
   2558c:	bl	3c5bc <bcmp@plt+0x2a2e0>
   25590:	sub	r7, fp, #80	; 0x50
   25594:	mov	r4, r0
   25598:	mov	r0, r7
   2559c:	bl	409b8 <bcmp@plt+0x2e6dc>
   255a0:	ldr	r5, [r4, #4]
   255a4:	add	r6, sp, #108	; 0x6c
   255a8:	cmp	r5, r4
   255ac:	beq	255ec <bcmp@plt+0x13310>
   255b0:	ldr	r0, [r5, #8]
   255b4:	bl	34548 <bcmp@plt+0x2226c>
   255b8:	str	r0, [sp]
   255bc:	mov	r0, r6
   255c0:	movw	r1, #4342	; 0x10f6
   255c4:	movw	r2, #4342	; 0x10f6
   255c8:	mov	r3, #0
   255cc:	bl	48348 <bcmp@plt+0x3606c>
   255d0:	mov	r0, sl
   255d4:	mov	r1, r7
   255d8:	mov	r2, r6
   255dc:	bl	16b4c <bcmp@plt+0x4870>
   255e0:	ldr	r5, [r5, #4]
   255e4:	cmp	r5, r4
   255e8:	bne	255b0 <bcmp@plt+0x132d4>
   255ec:	mov	r0, r4
   255f0:	bl	3e398 <bcmp@plt+0x2c0bc>
   255f4:	b	25880 <bcmp@plt+0x135a4>
   255f8:	mov	r0, r8
   255fc:	bl	436bc <bcmp@plt+0x313e0>
   25600:	ldr	r2, [sp, #32]
   25604:	mov	r3, #1
   25608:	ldr	r1, [r2]
   2560c:	ldr	r2, [r2, #4]
   25610:	stm	sp, {r1, r2}
   25614:	mov	r1, #1
   25618:	mov	r2, #0
   2561c:	bl	33364 <bcmp@plt+0x21088>
   25620:	mov	r5, r0
   25624:	ldr	r0, [pc, #2296]	; 25f24 <bcmp@plt+0x13c48>
   25628:	ldr	r0, [pc, r0]
   2562c:	ldr	r4, [sp, #36]	; 0x24
   25630:	ldr	r0, [r0]
   25634:	cmp	r0, #2
   25638:	blt	25660 <bcmp@plt+0x13384>
   2563c:	mov	r0, r8
   25640:	bl	436bc <bcmp@plt+0x313e0>
   25644:	bl	342fc <bcmp@plt+0x22020>
   25648:	ldr	r1, [pc, #2264]	; 25f28 <bcmp@plt+0x13c4c>
   2564c:	mov	r2, r0
   25650:	mov	r0, #6
   25654:	mov	r3, #1
   25658:	add	r1, pc, r1
   2565c:	bl	40d10 <bcmp@plt+0x2ea34>
   25660:	ldr	r2, [sp, #20]
   25664:	mov	r0, sl
   25668:	mov	r1, r5
   2566c:	bl	16b4c <bcmp@plt+0x4870>
   25670:	cmp	r5, #0
   25674:	beq	25704 <bcmp@plt+0x13428>
   25678:	mov	r0, r5
   2567c:	str	r5, [sp, #12]
   25680:	bl	40320 <bcmp@plt+0x2e044>
   25684:	b	253e8 <bcmp@plt+0x1310c>
   25688:	mov	r0, #36	; 0x24
   2568c:	bl	44994 <bcmp@plt+0x326b8>
   25690:	mov	sl, r0
   25694:	ldr	r0, [sp, #44]	; 0x2c
   25698:	bl	34af8 <bcmp@plt+0x2281c>
   2569c:	str	r0, [sl]
   256a0:	ldr	r0, [pc, #2180]	; 25f2c <bcmp@plt+0x13c50>
   256a4:	ldr	r0, [pc, r0]
   256a8:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   256ac:	str	r0, [sl, #4]
   256b0:	mov	r0, #0
   256b4:	str	r0, [sl, #8]
   256b8:	ldr	r0, [sp, #16]
   256bc:	cmp	r0, #1
   256c0:	bne	25714 <bcmp@plt+0x13438>
   256c4:	ldr	r1, [sp, #40]	; 0x28
   256c8:	ldr	r0, [sl, #24]
   256cc:	ldr	r4, [r1, #20]
   256d0:	cmp	r0, #0
   256d4:	beq	256dc <bcmp@plt+0x13400>
   256d8:	bl	3e398 <bcmp@plt+0x2c0bc>
   256dc:	str	r4, [sl, #20]
   256e0:	ldr	r0, [r4, #4]
   256e4:	bl	3c5bc <bcmp@plt+0x2a2e0>
   256e8:	str	r0, [sl, #24]
   256ec:	mov	r0, #0
   256f0:	mov	r1, #1
   256f4:	str	r0, [sl, #28]
   256f8:	str	r0, [sl, #32]
   256fc:	str	r1, [sl, #8]
   25700:	b	25740 <bcmp@plt+0x13464>
   25704:	mov	r0, #0
   25708:	sub	r7, fp, #80	; 0x50
   2570c:	str	r0, [sp, #12]
   25710:	b	253ec <bcmp@plt+0x13110>
   25714:	ldr	r0, [sl, #24]
   25718:	cmp	r0, #0
   2571c:	beq	25724 <bcmp@plt+0x13448>
   25720:	bl	3e398 <bcmp@plt+0x2c0bc>
   25724:	str	r8, [sl, #20]
   25728:	ldr	r0, [r8, #4]
   2572c:	bl	3c5bc <bcmp@plt+0x2a2e0>
   25730:	str	r0, [sl, #24]
   25734:	mov	r0, #0
   25738:	str	r0, [sl, #28]
   2573c:	str	r0, [sl, #32]
   25740:	str	r0, [sl, #12]
   25744:	str	r0, [sl, #16]
   25748:	mov	r0, #24
   2574c:	sub	r7, fp, #80	; 0x50
   25750:	bl	44994 <bcmp@plt+0x326b8>
   25754:	ldr	r1, [sp, #32]
   25758:	mov	r5, r0
   2575c:	mov	r8, r6
   25760:	ldr	r0, [r1]
   25764:	ldr	r1, [r1, #4]
   25768:	strd	r0, [r5]
   2576c:	mov	r0, r6
   25770:	bl	34af8 <bcmp@plt+0x2281c>
   25774:	str	r0, [r5, #8]
   25778:	ldr	r0, [sp, #24]
   2577c:	bl	34af8 <bcmp@plt+0x2281c>
   25780:	str	r0, [r5, #12]
   25784:	ldr	r0, [sp, #28]
   25788:	ldr	r1, [pc, #1952]	; 25f30 <bcmp@plt+0x13c54>
   2578c:	ldr	r1, [pc, r1]
   25790:	bl	3dd18 <bcmp@plt+0x2ba3c>
   25794:	str	r0, [r5, #16]
   25798:	ldr	r1, [sl, #4]
   2579c:	ldr	r4, [r1, #4]
   257a0:	cmp	r4, r1
   257a4:	bne	257bc <bcmp@plt+0x134e0>
   257a8:	b	257f8 <bcmp@plt+0x1351c>
   257ac:	ldr	r1, [sl, #4]
   257b0:	ldr	r4, [r4, #4]
   257b4:	cmp	r4, r1
   257b8:	beq	257f8 <bcmp@plt+0x1351c>
   257bc:	ldr	r6, [r4, #8]
   257c0:	ldr	r1, [r5, #8]
   257c4:	ldr	r0, [r6, #8]
   257c8:	bl	34da0 <bcmp@plt+0x22ac4>
   257cc:	cmp	r0, #0
   257d0:	bne	257ac <bcmp@plt+0x134d0>
   257d4:	ldr	r1, [r5, #12]
   257d8:	ldr	r0, [r6, #12]
   257dc:	bl	34da0 <bcmp@plt+0x22ac4>
   257e0:	cmp	r0, #0
   257e4:	bne	257ac <bcmp@plt+0x134d0>
   257e8:	ldr	r1, [sl, #4]
   257ec:	mov	r0, r4
   257f0:	bl	3e180 <bcmp@plt+0x2bea4>
   257f4:	b	257ac <bcmp@plt+0x134d0>
   257f8:	mov	r0, r5
   257fc:	bl	3dd80 <bcmp@plt+0x2baa4>
   25800:	ldr	r5, [sp, #40]	; 0x28
   25804:	ldr	r1, [sl]
   25808:	mov	r2, sl
   2580c:	ldr	r0, [r5, #16]
   25810:	bl	417c8 <bcmp@plt+0x2f4ec>
   25814:	mov	r0, #12
   25818:	bl	449c8 <bcmp@plt+0x326ec>
   2581c:	str	sl, [r0]
   25820:	mov	r4, r0
   25824:	str	r5, [r0, #4]
   25828:	ldr	r0, [sp, #20]
   2582c:	bl	34af8 <bcmp@plt+0x2281c>
   25830:	str	r0, [r4, #8]
   25834:	mov	r1, r5
   25838:	mov	r3, r4
   2583c:	ldr	r0, [pc, #1776]	; 25f34 <bcmp@plt+0x13c58>
   25840:	ldr	r0, [pc, r0]
   25844:	str	r0, [sp]
   25848:	mov	r0, #12
   2584c:	ldr	r2, [pc, #1764]	; 25f38 <bcmp@plt+0x13c5c>
   25850:	add	r2, pc, r2
   25854:	bl	4a440 <bcmp@plt+0x38164>
   25858:	mov	r4, r0
   2585c:	ldr	r0, [pc, #1752]	; 25f3c <bcmp@plt+0x13c60>
   25860:	mov	r1, sl
   25864:	mov	sl, r5
   25868:	mov	r2, r4
   2586c:	ldr	r0, [pc, r0]
   25870:	ldr	r0, [r0]
   25874:	bl	4a738 <bcmp@plt+0x3845c>
   25878:	mov	r0, r4
   2587c:	bl	26af0 <bcmp@plt+0x14814>
   25880:	ldr	r4, [sp, #36]	; 0x24
   25884:	mov	r6, r8
   25888:	b	253ec <bcmp@plt+0x13110>
   2588c:	mov	r0, #0
   25890:	mov	r4, #0
   25894:	bl	3e398 <bcmp@plt+0x2c0bc>
   25898:	mov	r0, r4
   2589c:	bl	340dc <bcmp@plt+0x21e00>
   258a0:	mov	r0, r6
   258a4:	bl	340dc <bcmp@plt+0x21e00>
   258a8:	mov	r5, #0
   258ac:	cmp	r5, #0
   258b0:	bne	259f4 <bcmp@plt+0x13718>
   258b4:	ldr	r0, [pc, #1760]	; 25f9c <bcmp@plt+0x13cc0>
   258b8:	ldr	r0, [pc, r0]
   258bc:	ldr	r0, [r0]
   258c0:	mov	r4, #0
   258c4:	cmp	r0, #1
   258c8:	blt	258dc <bcmp@plt+0x13600>
   258cc:	ldr	r1, [pc, #1740]	; 25fa0 <bcmp@plt+0x13cc4>
   258d0:	mov	r0, #5
   258d4:	add	r1, pc, r1
   258d8:	bl	40d10 <bcmp@plt+0x2ea34>
   258dc:	mov	r0, r4
   258e0:	sub	sp, fp, #28
   258e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   258e8:	ldr	r0, [pc, #1620]	; 25f44 <bcmp@plt+0x13c68>
   258ec:	mov	r5, #0
   258f0:	ldr	r0, [pc, r0]
   258f4:	ldr	r0, [r0]
   258f8:	cmp	r0, #2
   258fc:	blt	259ec <bcmp@plt+0x13710>
   25900:	ldr	r2, [r6]
   25904:	ldr	r3, [r6, #4]
   25908:	ldr	r1, [pc, #1592]	; 25f48 <bcmp@plt+0x13c6c>
   2590c:	mov	r0, #6
   25910:	add	r1, pc, r1
   25914:	bl	40d10 <bcmp@plt+0x2ea34>
   25918:	cmp	r5, #0
   2591c:	beq	258b4 <bcmp@plt+0x135d8>
   25920:	b	259f4 <bcmp@plt+0x13718>
   25924:	ldr	r0, [pc, #1496]	; 25f04 <bcmp@plt+0x13c28>
   25928:	mov	r5, #0
   2592c:	ldr	r0, [pc, r0]
   25930:	ldr	r0, [r0]
   25934:	cmp	r0, #2
   25938:	blt	259ec <bcmp@plt+0x13710>
   2593c:	ldr	r1, [pc, #1476]	; 25f08 <bcmp@plt+0x13c2c>
   25940:	add	r1, pc, r1
   25944:	b	25968 <bcmp@plt+0x1368c>
   25948:	ldr	r0, [pc, #1468]	; 25f0c <bcmp@plt+0x13c30>
   2594c:	mov	r5, #0
   25950:	ldr	r0, [pc, r0]
   25954:	ldr	r0, [r0]
   25958:	cmp	r0, #2
   2595c:	blt	259ec <bcmp@plt+0x13710>
   25960:	ldr	r1, [pc, #1448]	; 25f10 <bcmp@plt+0x13c34>
   25964:	add	r1, pc, r1
   25968:	mov	r0, #6
   2596c:	bl	40d10 <bcmp@plt+0x2ea34>
   25970:	cmp	r5, #0
   25974:	beq	258b4 <bcmp@plt+0x135d8>
   25978:	b	259f4 <bcmp@plt+0x13718>
   2597c:	ldr	r0, [pc, #1484]	; 25f50 <bcmp@plt+0x13c74>
   25980:	ldr	r0, [pc, r0]
   25984:	ldr	r5, [sp, #44]	; 0x2c
   25988:	ldr	r0, [r0]
   2598c:	cmp	r0, #2
   25990:	blt	259c4 <bcmp@plt+0x136e8>
   25994:	mov	r0, r7
   25998:	bl	342fc <bcmp@plt+0x22020>
   2599c:	mov	r4, r0
   259a0:	ldr	r0, [r5, #20]
   259a4:	bl	436bc <bcmp@plt+0x313e0>
   259a8:	bl	342fc <bcmp@plt+0x22020>
   259ac:	ldr	r1, [pc, #1440]	; 25f54 <bcmp@plt+0x13c78>
   259b0:	mov	r3, r0
   259b4:	mov	r0, #6
   259b8:	mov	r2, r4
   259bc:	add	r1, pc, r1
   259c0:	bl	40d10 <bcmp@plt+0x2ea34>
   259c4:	ldr	r0, [r5]
   259c8:	bl	342fc <bcmp@plt+0x22020>
   259cc:	ldr	r1, [pc, #1412]	; 25f58 <bcmp@plt+0x13c7c>
   259d0:	mov	r2, r0
   259d4:	mov	r0, #3
   259d8:	add	r1, pc, r1
   259dc:	bl	40d10 <bcmp@plt+0x2ea34>
   259e0:	mov	r0, r7
   259e4:	bl	3bef0 <bcmp@plt+0x29c14>
   259e8:	mov	r5, #0
   259ec:	cmp	r5, #0
   259f0:	beq	258b4 <bcmp@plt+0x135d8>
   259f4:	ldr	r0, [pc, #1448]	; 25fa4 <bcmp@plt+0x13cc8>
   259f8:	mov	r4, #1
   259fc:	ldr	r0, [pc, r0]
   25a00:	ldr	r0, [r0]
   25a04:	cmp	r0, #3
   25a08:	blt	258dc <bcmp@plt+0x13600>
   25a0c:	ldr	r1, [pc, #1428]	; 25fa8 <bcmp@plt+0x13ccc>
   25a10:	mov	r0, #7
   25a14:	add	r1, pc, r1
   25a18:	b	258d8 <bcmp@plt+0x135fc>
   25a1c:	mov	r0, #0
   25a20:	str	r0, [sp, #44]	; 0x2c
   25a24:	ldr	r0, [sp, #28]
   25a28:	bl	3e398 <bcmp@plt+0x2c0bc>
   25a2c:	mov	r0, r6
   25a30:	bl	340dc <bcmp@plt+0x21e00>
   25a34:	ldr	r0, [sp, #44]	; 0x2c
   25a38:	bl	340dc <bcmp@plt+0x21e00>
   25a3c:	b	25e90 <bcmp@plt+0x13bb4>
   25a40:	bl	435a4 <bcmp@plt+0x312c8>
   25a44:	mov	r1, r7
   25a48:	mov	r4, r0
   25a4c:	bl	435cc <bcmp@plt+0x312f0>
   25a50:	mov	r0, sl
   25a54:	mov	r1, r4
   25a58:	bl	26468 <bcmp@plt+0x1418c>
   25a5c:	ldr	r0, [sp, #44]	; 0x2c
   25a60:	ldr	r0, [r0, #24]
   25a64:	cmp	r0, #0
   25a68:	beq	25a70 <bcmp@plt+0x13794>
   25a6c:	bl	3e398 <bcmp@plt+0x2c0bc>
   25a70:	ldr	r7, [sp, #44]	; 0x2c
   25a74:	str	r4, [r7, #20]
   25a78:	ldr	r0, [r4, #4]
   25a7c:	bl	3c5bc <bcmp@plt+0x2a2e0>
   25a80:	mov	r1, #0
   25a84:	str	r0, [r7, #24]
   25a88:	str	r1, [r7, #28]
   25a8c:	str	r1, [r7, #32]
   25a90:	str	r1, [r7, #12]
   25a94:	str	r1, [r7, #16]
   25a98:	mov	r1, r5
   25a9c:	ldr	r0, [pc, #1208]	; 25f5c <bcmp@plt+0x13c80>
   25aa0:	ldr	r0, [pc, r0]
   25aa4:	ldr	r0, [r0]
   25aa8:	bl	4510c <bcmp@plt+0x32e30>
   25aac:	mov	r0, r6
   25ab0:	bl	26af0 <bcmp@plt+0x14814>
   25ab4:	b	25e90 <bcmp@plt+0x13bb4>
   25ab8:	ldr	r0, [sp, #28]
   25abc:	bl	3e398 <bcmp@plt+0x2c0bc>
   25ac0:	ldr	r0, [sp, #12]
   25ac4:	cmp	r0, #0
   25ac8:	beq	25898 <bcmp@plt+0x135bc>
   25acc:	bl	40320 <bcmp@plt+0x2e044>
   25ad0:	b	25898 <bcmp@plt+0x135bc>
   25ad4:	cmp	r9, #0
   25ad8:	add	r4, r9, #28
   25adc:	str	r7, [sp, #32]
   25ae0:	str	sl, [sp, #40]	; 0x28
   25ae4:	addeq	r4, r8, #28
   25ae8:	bl	3dc9c <bcmp@plt+0x2b9c0>
   25aec:	mov	r8, r0
   25af0:	mov	r0, r4
   25af4:	mov	r1, r8
   25af8:	bl	3dd80 <bcmp@plt+0x2baa4>
   25afc:	ldr	r5, [sp, #44]	; 0x2c
   25b00:	ldr	r0, [r5, #4]
   25b04:	ldr	r1, [r0, #4]
   25b08:	cmp	r1, r0
   25b0c:	str	r1, [sp, #36]	; 0x24
   25b10:	beq	25c2c <bcmp@plt+0x13950>
   25b14:	add	r6, sp, #108	; 0x6c
   25b18:	b	25b34 <bcmp@plt+0x13858>
   25b1c:	ldr	r1, [sp, #36]	; 0x24
   25b20:	ldr	r0, [r5, #4]
   25b24:	ldr	r1, [r1, #4]
   25b28:	cmp	r1, r0
   25b2c:	str	r1, [sp, #36]	; 0x24
   25b30:	beq	25c2c <bcmp@plt+0x13950>
   25b34:	ldr	r9, [r8, #4]
   25b38:	cmp	r9, r8
   25b3c:	beq	25b1c <bcmp@plt+0x13840>
   25b40:	ldr	r0, [sp, #36]	; 0x24
   25b44:	ldr	sl, [r0, #8]
   25b48:	b	25b5c <bcmp@plt+0x13880>
   25b4c:	ldr	r9, [r9, #4]
   25b50:	ldr	r5, [sp, #44]	; 0x2c
   25b54:	cmp	r9, r8
   25b58:	beq	25b1c <bcmp@plt+0x13840>
   25b5c:	ldr	r2, [r5]
   25b60:	ldr	r0, [sl, #8]
   25b64:	ldr	r1, [sl, #16]
   25b68:	bl	33274 <bcmp@plt+0x20f98>
   25b6c:	mov	r4, r0
   25b70:	ldrh	r0, [r0, #28]
   25b74:	ldrd	r2, [sl]
   25b78:	ldr	r1, [r4, #36]	; 0x24
   25b7c:	add	r0, r1, r0
   25b80:	str	r3, [r0, #8]
   25b84:	str	r2, [r0, #4]
   25b88:	ldr	r0, [r5]
   25b8c:	ldr	r7, [sl, #12]
   25b90:	bl	34284 <bcmp@plt+0x21fa8>
   25b94:	bl	34af8 <bcmp@plt+0x2281c>
   25b98:	mov	r1, #1
   25b9c:	mov	r5, r0
   25ba0:	bl	343a4 <bcmp@plt+0x220c8>
   25ba4:	mov	r0, r4
   25ba8:	movw	r1, #4342	; 0x10f6
   25bac:	movw	r2, #4342	; 0x10f6
   25bb0:	mov	r3, r7
   25bb4:	str	r5, [sp]
   25bb8:	bl	32fac <bcmp@plt+0x20cd0>
   25bbc:	ldr	r0, [r9, #8]
   25bc0:	bl	34548 <bcmp@plt+0x2226c>
   25bc4:	str	r0, [sp]
   25bc8:	mov	r0, r6
   25bcc:	movw	r1, #4342	; 0x10f6
   25bd0:	movw	r2, #4342	; 0x10f6
   25bd4:	mov	r3, #0
   25bd8:	bl	48348 <bcmp@plt+0x3606c>
   25bdc:	ldr	r0, [sp, #40]	; 0x28
   25be0:	mov	r1, r4
   25be4:	mov	r2, r6
   25be8:	bl	16b4c <bcmp@plt+0x4870>
   25bec:	cmp	r4, #0
   25bf0:	beq	25b4c <bcmp@plt+0x13870>
   25bf4:	mov	r0, r4
   25bf8:	bl	40320 <bcmp@plt+0x2e044>
   25bfc:	b	25b4c <bcmp@plt+0x13870>
   25c00:	ldr	r4, [sp, #44]	; 0x2c
   25c04:	mov	r5, #1
   25c08:	str	r5, [r4, #12]
   25c0c:	ldrb	r0, [r7, #46]	; 0x2e
   25c10:	cmp	r0, #0
   25c14:	beq	25dd4 <bcmp@plt+0x13af8>
   25c18:	mov	r0, r6
   25c1c:	bl	26af0 <bcmp@plt+0x14814>
   25c20:	cmp	r5, #0
   25c24:	beq	258b4 <bcmp@plt+0x135d8>
   25c28:	b	259f4 <bcmp@plt+0x13718>
   25c2c:	ldr	r0, [sp, #40]	; 0x28
   25c30:	ldr	r1, [r5]
   25c34:	ldr	r0, [r0, #16]
   25c38:	bl	41c84 <bcmp@plt+0x2f9a8>
   25c3c:	ldr	r0, [pc, #832]	; 25f84 <bcmp@plt+0x13ca8>
   25c40:	ldr	r0, [pc, r0]
   25c44:	ldr	r1, [r0]
   25c48:	ldr	r0, [pc, #824]	; 25f88 <bcmp@plt+0x13cac>
   25c4c:	ldr	r0, [pc, r0]
   25c50:	ldr	r2, [r0]
   25c54:	mov	r0, r5
   25c58:	bl	4a52c <bcmp@plt+0x38250>
   25c5c:	ldr	r0, [r5]
   25c60:	bl	340dc <bcmp@plt+0x21e00>
   25c64:	ldr	r0, [r5, #4]
   25c68:	bl	3e398 <bcmp@plt+0x2c0bc>
   25c6c:	ldr	r0, [r5, #16]
   25c70:	bl	435ec <bcmp@plt+0x31310>
   25c74:	ldr	r0, [r5, #24]
   25c78:	bl	3e398 <bcmp@plt+0x2c0bc>
   25c7c:	mov	r0, r5
   25c80:	bl	11f10 <free@plt>
   25c84:	ldr	r0, [sp, #32]
   25c88:	b	25e8c <bcmp@plt+0x13bb0>
   25c8c:	bl	435a4 <bcmp@plt+0x312c8>
   25c90:	mov	r1, r7
   25c94:	mov	r4, r0
   25c98:	bl	435cc <bcmp@plt+0x312f0>
   25c9c:	mov	r0, sl
   25ca0:	mov	r1, r4
   25ca4:	bl	26468 <bcmp@plt+0x1418c>
   25ca8:	mov	r0, r4
   25cac:	bl	436bc <bcmp@plt+0x313e0>
   25cb0:	ldr	r4, [sp, #44]	; 0x2c
   25cb4:	mov	r2, r0
   25cb8:	mov	r0, sl
   25cbc:	mov	r1, r4
   25cc0:	bl	2699c <bcmp@plt+0x146c0>
   25cc4:	mov	r0, sl
   25cc8:	mov	r1, r4
   25ccc:	bl	268cc <bcmp@plt+0x145f0>
   25cd0:	b	25e90 <bcmp@plt+0x13bb4>
   25cd4:	ldr	r4, [sp, #44]	; 0x2c
   25cd8:	ldr	r0, [r4]
   25cdc:	bl	342fc <bcmp@plt+0x22020>
   25ce0:	ldr	r1, [pc, #656]	; 25f78 <bcmp@plt+0x13c9c>
   25ce4:	mov	r2, r0
   25ce8:	mov	r0, #3
   25cec:	add	r1, pc, r1
   25cf0:	bl	40d10 <bcmp@plt+0x2ea34>
   25cf4:	ldr	r0, [r4, #8]
   25cf8:	cmp	r0, #1
   25cfc:	bne	25d48 <bcmp@plt+0x13a6c>
   25d00:	ldr	r1, [r4, #24]
   25d04:	ldr	r0, [r4, #28]
   25d08:	ldr	r2, [r1, #12]
   25d0c:	cmp	r2, #0
   25d10:	beq	25e18 <bcmp@plt+0x13b3c>
   25d14:	ldr	r1, [r1]
   25d18:	cmp	r0, r1
   25d1c:	beq	25e24 <bcmp@plt+0x13b48>
   25d20:	ldr	r0, [pc, #596]	; 25f7c <bcmp@plt+0x13ca0>
   25d24:	ldr	r0, [pc, r0]
   25d28:	ldr	r0, [r0]
   25d2c:	cmp	r0, #2
   25d30:	blt	25dc8 <bcmp@plt+0x13aec>
   25d34:	ldr	r1, [pc, #580]	; 25f80 <bcmp@plt+0x13ca4>
   25d38:	mov	r0, #6
   25d3c:	add	r1, pc, r1
   25d40:	bl	40d10 <bcmp@plt+0x2ea34>
   25d44:	b	25dc8 <bcmp@plt+0x13aec>
   25d48:	ldr	r0, [pc, #540]	; 25f6c <bcmp@plt+0x13c90>
   25d4c:	ldr	r0, [pc, r0]
   25d50:	ldr	r0, [r0]
   25d54:	cmp	r0, #1
   25d58:	blt	25d6c <bcmp@plt+0x13a90>
   25d5c:	ldr	r1, [pc, #524]	; 25f70 <bcmp@plt+0x13c94>
   25d60:	mov	r0, #5
   25d64:	add	r1, pc, r1
   25d68:	bl	40d10 <bcmp@plt+0x2ea34>
   25d6c:	ldr	r0, [sp, #44]	; 0x2c
   25d70:	ldr	r8, [sl, #20]
   25d74:	ldr	r0, [r0, #24]
   25d78:	cmp	r0, #0
   25d7c:	beq	25d84 <bcmp@plt+0x13aa8>
   25d80:	bl	3e398 <bcmp@plt+0x2c0bc>
   25d84:	ldr	r4, [sp, #44]	; 0x2c
   25d88:	str	r8, [r4, #20]
   25d8c:	ldr	r0, [r8, #4]
   25d90:	bl	3c5bc <bcmp@plt+0x2a2e0>
   25d94:	str	r0, [r4, #24]
   25d98:	mov	r1, #0
   25d9c:	mov	r0, #1
   25da0:	str	r1, [r4, #28]
   25da4:	str	r1, [r4, #32]
   25da8:	str	r0, [r4, #8]
   25dac:	str	r1, [r4, #12]
   25db0:	str	r1, [r4, #16]
   25db4:	mov	r1, r5
   25db8:	ldr	r0, [pc, #436]	; 25f74 <bcmp@plt+0x13c98>
   25dbc:	ldr	r0, [pc, r0]
   25dc0:	ldr	r0, [r0]
   25dc4:	bl	4510c <bcmp@plt+0x32e30>
   25dc8:	mov	r0, r6
   25dcc:	bl	26af0 <bcmp@plt+0x14814>
   25dd0:	b	25e88 <bcmp@plt+0x13bac>
   25dd4:	ldr	r0, [r4, #16]
   25dd8:	cmp	r0, #0
   25ddc:	beq	25ea0 <bcmp@plt+0x13bc4>
   25de0:	bl	436bc <bcmp@plt+0x313e0>
   25de4:	mov	r1, r7
   25de8:	bl	46f48 <bcmp@plt+0x34c6c>
   25dec:	cmp	r0, #0
   25df0:	beq	25eb8 <bcmp@plt+0x13bdc>
   25df4:	ldr	r8, [sp, #44]	; 0x2c
   25df8:	ldr	r0, [r8, #16]
   25dfc:	bl	435ec <bcmp@plt+0x31310>
   25e00:	bl	435a4 <bcmp@plt+0x312c8>
   25e04:	mov	r1, r7
   25e08:	mov	r4, r0
   25e0c:	bl	435cc <bcmp@plt+0x312f0>
   25e10:	str	r4, [r8, #16]
   25e14:	b	25c18 <bcmp@plt+0x1393c>
   25e18:	mov	r1, #0
   25e1c:	cmp	r0, r1
   25e20:	bne	25d20 <bcmp@plt+0x13a44>
   25e24:	ldr	r2, [r4]
   25e28:	mov	r0, sl
   25e2c:	mov	r1, r4
   25e30:	bl	2699c <bcmp@plt+0x146c0>
   25e34:	ldr	r1, [r4]
   25e38:	ldr	r0, [sl, #16]
   25e3c:	bl	41c84 <bcmp@plt+0x2f9a8>
   25e40:	ldr	r0, [pc, #284]	; 25f64 <bcmp@plt+0x13c88>
   25e44:	ldr	r0, [pc, r0]
   25e48:	ldr	r1, [r0]
   25e4c:	ldr	r0, [pc, #276]	; 25f68 <bcmp@plt+0x13c8c>
   25e50:	ldr	r0, [pc, r0]
   25e54:	ldr	r2, [r0]
   25e58:	mov	r0, r4
   25e5c:	bl	4a52c <bcmp@plt+0x38250>
   25e60:	ldr	r0, [r4]
   25e64:	bl	340dc <bcmp@plt+0x21e00>
   25e68:	ldr	r0, [r4, #4]
   25e6c:	bl	3e398 <bcmp@plt+0x2c0bc>
   25e70:	ldr	r0, [r4, #16]
   25e74:	bl	435ec <bcmp@plt+0x31310>
   25e78:	ldr	r0, [r4, #24]
   25e7c:	bl	3e398 <bcmp@plt+0x2c0bc>
   25e80:	mov	r0, r4
   25e84:	bl	11f10 <free@plt>
   25e88:	mov	r0, r7
   25e8c:	bl	3bef0 <bcmp@plt+0x29c14>
   25e90:	mov	r5, #1
   25e94:	cmp	r5, #0
   25e98:	beq	258b4 <bcmp@plt+0x135d8>
   25e9c:	b	259f4 <bcmp@plt+0x13718>
   25ea0:	bl	435a4 <bcmp@plt+0x312c8>
   25ea4:	mov	r1, r7
   25ea8:	mov	r8, r0
   25eac:	bl	435cc <bcmp@plt+0x312f0>
   25eb0:	str	r8, [r4, #16]
   25eb4:	b	25c18 <bcmp@plt+0x1393c>
   25eb8:	mov	r0, r7
   25ebc:	bl	3bef0 <bcmp@plt+0x29c14>
   25ec0:	b	25c18 <bcmp@plt+0x1393c>
   25ec4:	ldr	r0, [pc, #224]	; 25fac <bcmp@plt+0x13cd0>
   25ec8:	ldr	r1, [pc, #224]	; 25fb0 <bcmp@plt+0x13cd4>
   25ecc:	ldr	r2, [pc, #224]	; 25fb4 <bcmp@plt+0x13cd8>
   25ed0:	add	r0, pc, r0
   25ed4:	add	r1, pc, r1
   25ed8:	add	r2, pc, r2
   25edc:	bl	44ad4 <bcmp@plt+0x327f8>
   25ee0:	andeq	r1, r5, ip, ror #4
   25ee4:	andeq	r1, r5, r8, asr #5
   25ee8:	andeq	r4, r3, r4, lsl #6
   25eec:	andeq	r1, r5, r4, ror r3
   25ef0:	andeq	r5, r3, r1, asr #22
   25ef4:	andeq	r1, r5, r4, lsl #2
   25ef8:			; <UNDEFINED> instruction: 0x000359b6
   25efc:	andeq	r1, r5, r8, ror r0
   25f00:	ldrdeq	r5, [r3], -fp
   25f04:	andeq	r0, r5, ip, asr sl
   25f08:	andeq	r4, r3, r1, ror r5
   25f0c:	andeq	r0, r5, r8, lsr sl
   25f10:	andeq	r4, r3, r8, ror #10
   25f14:	muleq	r5, r4, lr
   25f18:	andeq	r0, r5, r8, lsl #29
   25f1c:	andeq	r0, r5, r0, lsr lr
   25f20:	andeq	r5, r3, r8, asr r7
   25f24:	andeq	r0, r5, r0, ror #26
   25f28:	andeq	r5, r3, r0, lsl #13
   25f2c:	andeq	r0, r5, r0, ror #24
   25f30:	andeq	r0, r5, r0, ror fp
   25f34:	andeq	r0, r5, r0, lsl fp
   25f38:	muleq	r0, r8, r2
   25f3c:	andeq	r0, r5, ip, lsr #19
   25f40:	ldrdeq	r1, [r5], -r4
   25f44:	muleq	r5, r8, sl
   25f48:	andeq	r5, r3, r0, asr r4
   25f4c:	andeq	r5, r3, r5, asr #24
   25f50:	andeq	r0, r5, r8, lsl #20
   25f54:	andeq	r5, r3, fp, lsr r4
   25f58:	andeq	r5, r3, pc, ror #8
   25f5c:	andeq	r0, r5, ip, ror #14
   25f60:	andeq	r5, r3, r7, lsr ip
   25f64:	ldrdeq	r0, [r5], -r4
   25f68:			; <UNDEFINED> instruction: 0x000503bc
   25f6c:	andeq	r0, r5, ip, lsr r6
   25f70:	andeq	r4, r3, r9, asr #31
   25f74:	andeq	r0, r5, r0, asr r4
   25f78:	andeq	r5, r3, r6, asr #3
   25f7c:	andeq	r0, r5, r4, ror #12
   25f80:			; <UNDEFINED> instruction: 0x000351b7
   25f84:	ldrdeq	r0, [r5], -r8
   25f88:	andeq	r0, r5, r0, asr #11
   25f8c:	strdeq	r1, [r5], -ip
   25f90:	andeq	r5, r3, r0, lsl #22
   25f94:	andeq	r0, r5, ip, asr #31
   25f98:	andeq	r5, r3, r5, lsl r8
   25f9c:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   25fa0:	andeq	r5, r3, r3, asr r3
   25fa4:	andeq	r0, r5, ip, lsl #19
   25fa8:	andeq	r5, r3, r8, asr #4
   25fac:	andeq	r5, r3, r9, lsl #1
   25fb0:	muleq	r3, pc, r0	; <UNPREDICTABLE>
   25fb4:	andeq	r5, r3, ip, lsr #1
   25fb8:	mov	r0, #1
   25fbc:	bx	lr
   25fc0:	mov	r0, #1
   25fc4:	bx	lr
   25fc8:	mov	r0, #1
   25fcc:	bx	lr
   25fd0:	mov	r0, #0
   25fd4:	bx	lr
   25fd8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   25fdc:	add	fp, sp, #24
   25fe0:	sub	sp, sp, #8
   25fe4:	mov	r6, #0
   25fe8:	cmp	r1, #0
   25fec:	beq	26124 <bcmp@plt+0x13e48>
   25ff0:	ldr	r7, [r0, #12]
   25ff4:	mov	r4, r0
   25ff8:	mov	r0, r1
   25ffc:	mov	r5, r1
   26000:	bl	436bc <bcmp@plt+0x313e0>
   26004:	mov	r1, r0
   26008:	mov	r0, r7
   2600c:	mov	r2, r5
   26010:	bl	417c8 <bcmp@plt+0x2f4ec>
   26014:	cmp	r0, #0
   26018:	beq	26124 <bcmp@plt+0x13e48>
   2601c:	ldr	r0, [r5, #4]
   26020:	mov	r6, #0
   26024:	ldr	r8, [r0, #40]	; 0x28
   26028:	mov	r0, #0
   2602c:	bl	4a244 <bcmp@plt+0x37f68>
   26030:	str	r6, [sp]
   26034:	str	r6, [sp, #4]
   26038:	mov	r1, r4
   2603c:	mov	r3, r5
   26040:	mov	r7, r0
   26044:	ldr	r2, [pc, #228]	; 26130 <bcmp@plt+0x13e54>
   26048:	add	r2, pc, r2
   2604c:	bl	4a26c <bcmp@plt+0x37f90>
   26050:	ldr	r0, [pc, #220]	; 26134 <bcmp@plt+0x13e58>
   26054:	mov	r1, r5
   26058:	mov	r2, r7
   2605c:	ldr	r0, [pc, r0]
   26060:	ldr	r0, [r0]
   26064:	bl	4a738 <bcmp@plt+0x3845c>
   26068:	rsb	r0, r8, r8, lsl #4
   2606c:	lsl	r6, r0, #2
   26070:	mov	r0, r7
   26074:	mov	r1, r6
   26078:	bl	4a2ac <bcmp@plt+0x37fd0>
   2607c:	ldr	r0, [pc, #180]	; 26138 <bcmp@plt+0x13e5c>
   26080:	cmp	r6, #61	; 0x3d
   26084:	ldr	r0, [pc, r0]
   26088:	ldr	r5, [r5, #4]
   2608c:	ldr	r0, [r0]
   26090:	blt	260dc <bcmp@plt+0x13e00>
   26094:	cmp	r0, #1
   26098:	blt	26114 <bcmp@plt+0x13e38>
   2609c:	movw	r0, #34953	; 0x8889
   260a0:	movt	r0, #34952	; 0x8888
   260a4:	umull	r0, r1, r6, r0
   260a8:	mov	r0, r5
   260ac:	lsr	r7, r1, #5
   260b0:	bl	342fc <bcmp@plt+0x22020>
   260b4:	mov	r6, r0
   260b8:	ldrb	r0, [r5, #44]	; 0x2c
   260bc:	bl	3d138 <bcmp@plt+0x2ae5c>
   260c0:	str	r7, [sp]
   260c4:	mov	r3, r0
   260c8:	mov	r0, #5
   260cc:	mov	r2, r6
   260d0:	ldr	r1, [pc, #100]	; 2613c <bcmp@plt+0x13e60>
   260d4:	add	r1, pc, r1
   260d8:	b	26110 <bcmp@plt+0x13e34>
   260dc:	cmp	r0, #1
   260e0:	blt	26114 <bcmp@plt+0x13e38>
   260e4:	mov	r0, r5
   260e8:	bl	342fc <bcmp@plt+0x22020>
   260ec:	mov	r7, r0
   260f0:	ldrb	r0, [r5, #44]	; 0x2c
   260f4:	bl	3d138 <bcmp@plt+0x2ae5c>
   260f8:	str	r6, [sp]
   260fc:	mov	r3, r0
   26100:	mov	r0, #5
   26104:	mov	r2, r7
   26108:	ldr	r1, [pc, #48]	; 26140 <bcmp@plt+0x13e64>
   2610c:	add	r1, pc, r1
   26110:	bl	40d10 <bcmp@plt+0x2ea34>
   26114:	ldr	r0, [r4, #12]
   26118:	mov	r1, #7
   2611c:	bl	26144 <bcmp@plt+0x13e68>
   26120:	mov	r6, #1
   26124:	mov	r0, r6
   26128:	sub	sp, fp, #24
   2612c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   26130:	andeq	r0, r0, ip, lsl #20
   26134:			; <UNDEFINED> instruction: 0x000501bc
   26138:	andeq	r0, r5, r4, lsl #6
   2613c:	andeq	r4, r3, lr, asr #19
   26140:	ldrdeq	r4, [r3], -r8
   26144:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26148:	add	fp, sp, #28
   2614c:	sub	sp, sp, #20
   26150:	sub	sp, sp, #1024	; 0x400
   26154:	mov	r4, r1
   26158:	mov	r8, r0
   2615c:	cmp	r1, #5
   26160:	blt	2617c <bcmp@plt+0x13ea0>
   26164:	ldr	r0, [pc, #680]	; 26414 <bcmp@plt+0x14138>
   26168:	ldr	r0, [pc, r0]
   2616c:	ldr	r0, [r0]
   26170:	add	r0, r0, #4
   26174:	cmp	r0, r4
   26178:	blt	263f4 <bcmp@plt+0x14118>
   2617c:	ldr	r1, [pc, #660]	; 26418 <bcmp@plt+0x1413c>
   26180:	mov	r0, r4
   26184:	add	r1, pc, r1
   26188:	bl	40d10 <bcmp@plt+0x2ea34>
   2618c:	bl	3dc9c <bcmp@plt+0x2b9c0>
   26190:	mov	r5, r0
   26194:	ldr	r0, [r8]
   26198:	mov	r1, r5
   2619c:	bl	3dd80 <bcmp@plt+0x2baa4>
   261a0:	ldr	r0, [r8, #4]
   261a4:	mov	r1, r5
   261a8:	str	r5, [sp, #4]
   261ac:	bl	3dd80 <bcmp@plt+0x2baa4>
   261b0:	ldr	r0, [r8, #8]
   261b4:	ldr	r1, [r0]
   261b8:	ldr	r2, [r1]
   261bc:	cmp	r2, #0
   261c0:	beq	26220 <bcmp@plt+0x13f44>
   261c4:	mov	r5, #0
   261c8:	mvn	r9, #3
   261cc:	mov	r6, #3
   261d0:	mov	r7, #0
   261d4:	b	261f0 <bcmp@plt+0x13f14>
   261d8:	ldr	r1, [r0]
   261dc:	add	r7, r7, #1
   261e0:	add	r5, r5, #2
   261e4:	ldr	r2, [r1]
   261e8:	cmp	r7, r2
   261ec:	beq	26220 <bcmp@plt+0x13f44>
   261f0:	ldr	r3, [r1, #16]
   261f4:	and	r2, r9, r7, lsr #2
   261f8:	ldr	r2, [r3, r2]
   261fc:	and	r3, r5, #30
   26200:	tst	r2, r6, lsl r3
   26204:	bne	261d8 <bcmp@plt+0x13efc>
   26208:	ldr	r0, [r1, #24]
   2620c:	ldr	r1, [sp, #4]
   26210:	ldr	r0, [r0, r7, lsl #2]
   26214:	bl	3dd80 <bcmp@plt+0x2baa4>
   26218:	ldr	r0, [r8, #8]
   2621c:	b	261d8 <bcmp@plt+0x13efc>
   26220:	ldr	r0, [r8, #12]
   26224:	ldr	r1, [r0]
   26228:	ldr	r2, [r1]
   2622c:	cmp	r2, #0
   26230:	beq	26290 <bcmp@plt+0x13fb4>
   26234:	mov	r5, #0
   26238:	mvn	r9, #3
   2623c:	mov	r6, #3
   26240:	mov	r7, #0
   26244:	b	26260 <bcmp@plt+0x13f84>
   26248:	ldr	r1, [r0]
   2624c:	add	r7, r7, #1
   26250:	add	r5, r5, #2
   26254:	ldr	r2, [r1]
   26258:	cmp	r7, r2
   2625c:	beq	26290 <bcmp@plt+0x13fb4>
   26260:	ldr	r3, [r1, #16]
   26264:	and	r2, r9, r7, lsr #2
   26268:	ldr	r2, [r3, r2]
   2626c:	and	r3, r5, #30
   26270:	tst	r2, r6, lsl r3
   26274:	bne	26248 <bcmp@plt+0x13f6c>
   26278:	ldr	r0, [r1, #24]
   2627c:	ldr	r1, [sp, #4]
   26280:	ldr	r0, [r0, r7, lsl #2]
   26284:	bl	3dd80 <bcmp@plt+0x2baa4>
   26288:	ldr	r0, [r8, #12]
   2628c:	b	26248 <bcmp@plt+0x13f6c>
   26290:	ldr	r5, [sp, #4]
   26294:	ldr	r0, [r8, #16]
   26298:	mov	r1, r5
   2629c:	bl	3dd80 <bcmp@plt+0x2baa4>
   262a0:	ldr	r0, [r8, #16]
   262a4:	mov	r1, r5
   262a8:	bl	3dd80 <bcmp@plt+0x2baa4>
   262ac:	ldr	sl, [r5, #4]
   262b0:	cmp	sl, r5
   262b4:	beq	263cc <bcmp@plt+0x140f0>
   262b8:	add	r5, sp, #8
   262bc:	b	262d0 <bcmp@plt+0x13ff4>
   262c0:	ldr	sl, [sl, #4]
   262c4:	ldr	r0, [sp, #4]
   262c8:	cmp	sl, r0
   262cc:	beq	263cc <bcmp@plt+0x140f0>
   262d0:	ldr	r0, [sl, #8]
   262d4:	ldr	r6, [r0]
   262d8:	cmp	r6, #0
   262dc:	beq	262c0 <bcmp@plt+0x13fe4>
   262e0:	mov	r7, #0
   262e4:	b	26314 <bcmp@plt+0x14038>
   262e8:	ldr	r0, [r6, #8]
   262ec:	ldr	r6, [r6, #12]
   262f0:	cmp	r0, #0
   262f4:	beq	263a4 <bcmp@plt+0x140c8>
   262f8:	cmp	r6, #0
   262fc:	addne	r1, sp, #524	; 0x20c
   26300:	strne	r6, [r1, r7, lsl #2]
   26304:	addne	r7, r7, #1
   26308:	mov	r6, r0
   2630c:	cmp	r6, #0
   26310:	beq	262c0 <bcmp@plt+0x13fe4>
   26314:	ldr	r0, [r6, #4]
   26318:	cmp	r0, #0
   2631c:	beq	262e8 <bcmp@plt+0x1400c>
   26320:	ldr	r0, [r6, #20]
   26324:	ldr	r9, [r0]
   26328:	cmp	r9, #0
   2632c:	beq	262e8 <bcmp@plt+0x1400c>
   26330:	mov	r8, #0
   26334:	b	26350 <bcmp@plt+0x14074>
   26338:	cmp	r9, #0
   2633c:	strne	r9, [r5, r8, lsl #2]
   26340:	addne	r8, r8, #1
   26344:	mov	r9, r0
   26348:	cmp	r9, #0
   2634c:	beq	262e8 <bcmp@plt+0x1400c>
   26350:	ldr	r0, [r9, #4]
   26354:	cmp	r0, #0
   26358:	beq	26370 <bcmp@plt+0x14094>
   2635c:	ldr	r0, [r9, #20]
   26360:	cmp	r0, #0
   26364:	beq	26370 <bcmp@plt+0x14094>
   26368:	mov	r1, r4
   2636c:	bl	436d8 <bcmp@plt+0x313fc>
   26370:	ldr	r0, [r9, #8]
   26374:	ldr	r9, [r9, #12]
   26378:	cmp	r0, #0
   2637c:	bne	26338 <bcmp@plt+0x1405c>
   26380:	cmp	r9, #0
   26384:	bne	26348 <bcmp@plt+0x1406c>
   26388:	cmp	r8, #0
   2638c:	beq	262e8 <bcmp@plt+0x1400c>
   26390:	sub	r8, r8, #1
   26394:	ldr	r9, [r5, r8, lsl #2]
   26398:	cmp	r9, #0
   2639c:	bne	26350 <bcmp@plt+0x14074>
   263a0:	b	262e8 <bcmp@plt+0x1400c>
   263a4:	cmp	r6, #0
   263a8:	bne	2630c <bcmp@plt+0x14030>
   263ac:	cmp	r7, #0
   263b0:	beq	262c0 <bcmp@plt+0x13fe4>
   263b4:	sub	r7, r7, #1
   263b8:	add	r0, sp, #524	; 0x20c
   263bc:	ldr	r6, [r0, r7, lsl #2]
   263c0:	cmp	r6, #0
   263c4:	bne	26314 <bcmp@plt+0x14038>
   263c8:	b	262c0 <bcmp@plt+0x13fe4>
   263cc:	ldr	r0, [sp, #4]
   263d0:	bl	3e398 <bcmp@plt+0x2c0bc>
   263d4:	cmp	r4, #5
   263d8:	blt	263fc <bcmp@plt+0x14120>
   263dc:	ldr	r0, [pc, #56]	; 2641c <bcmp@plt+0x14140>
   263e0:	ldr	r0, [pc, r0]
   263e4:	ldr	r0, [r0]
   263e8:	add	r0, r0, #4
   263ec:	cmp	r0, r4
   263f0:	bge	263fc <bcmp@plt+0x14120>
   263f4:	sub	sp, fp, #28
   263f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   263fc:	ldr	r1, [pc, #28]	; 26420 <bcmp@plt+0x14144>
   26400:	mov	r0, r4
   26404:	add	r1, pc, r1
   26408:	sub	sp, fp, #28
   2640c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26410:	b	40d10 <bcmp@plt+0x2ea34>
   26414:	andeq	r0, r5, r0, lsr #4
   26418:	andeq	r4, r3, r6, lsr #17
   2641c:	andeq	pc, r4, r8, lsr #31
   26420:	andeq	r2, r3, r5, lsl #16
   26424:	cmp	r1, #0
   26428:	moveq	r0, #0
   2642c:	bxeq	lr
   26430:	push	{r4, sl, fp, lr}
   26434:	add	fp, sp, #8
   26438:	mov	r4, r0
   2643c:	mov	r0, r1
   26440:	bl	436bc <bcmp@plt+0x313e0>
   26444:	mov	r1, r0
   26448:	ldr	r0, [r4, #12]
   2644c:	bl	41c84 <bcmp@plt+0x2f9a8>
   26450:	bl	435ec <bcmp@plt+0x31310>
   26454:	ldr	r0, [r4, #12]
   26458:	mov	r1, #7
   2645c:	bl	26144 <bcmp@plt+0x13e68>
   26460:	mov	r0, #1
   26464:	pop	{r4, sl, fp, pc}
   26468:	push	{r4, r5, r6, r7, fp, lr}
   2646c:	add	fp, sp, #16
   26470:	cmp	r1, #0
   26474:	beq	26520 <bcmp@plt+0x14244>
   26478:	ldr	r6, [r0, #12]
   2647c:	mov	r5, r0
   26480:	mov	r0, r1
   26484:	mov	r4, r1
   26488:	bl	436bc <bcmp@plt+0x313e0>
   2648c:	mov	r1, r0
   26490:	mov	r0, r6
   26494:	bl	42444 <bcmp@plt+0x30168>
   26498:	cmp	r0, #0
   2649c:	beq	26510 <bcmp@plt+0x14234>
   264a0:	mov	r6, r0
   264a4:	ldr	r1, [r0, #4]
   264a8:	ldr	r0, [r4, #4]
   264ac:	bl	3bf28 <bcmp@plt+0x29c4c>
   264b0:	ldr	r1, [pc, #236]	; 265a4 <bcmp@plt+0x142c8>
   264b4:	cmp	r0, #0
   264b8:	ldr	r1, [pc, r1]
   264bc:	ldr	r1, [r1]
   264c0:	beq	26528 <bcmp@plt+0x1424c>
   264c4:	cmp	r1, #2
   264c8:	blt	264ec <bcmp@plt+0x14210>
   264cc:	mov	r0, r4
   264d0:	bl	436bc <bcmp@plt+0x313e0>
   264d4:	bl	342fc <bcmp@plt+0x22020>
   264d8:	ldr	r1, [pc, #208]	; 265b0 <bcmp@plt+0x142d4>
   264dc:	mov	r2, r0
   264e0:	mov	r0, #6
   264e4:	add	r1, pc, r1
   264e8:	bl	40d10 <bcmp@plt+0x2ea34>
   264ec:	mov	r0, r6
   264f0:	bl	436bc <bcmp@plt+0x313e0>
   264f4:	mov	r1, r0
   264f8:	ldr	r0, [r5, #12]
   264fc:	bl	41c84 <bcmp@plt+0x2f9a8>
   26500:	bl	435ec <bcmp@plt+0x31310>
   26504:	ldr	r0, [r5, #12]
   26508:	mov	r1, #7
   2650c:	bl	26144 <bcmp@plt+0x13e68>
   26510:	mov	r0, r5
   26514:	mov	r1, r4
   26518:	pop	{r4, r5, r6, r7, fp, lr}
   2651c:	b	25fd8 <bcmp@plt+0x13cfc>
   26520:	mov	r0, #0
   26524:	pop	{r4, r5, r6, r7, fp, pc}
   26528:	cmp	r1, #2
   2652c:	blt	26550 <bcmp@plt+0x14274>
   26530:	mov	r0, r4
   26534:	bl	436bc <bcmp@plt+0x313e0>
   26538:	bl	342fc <bcmp@plt+0x22020>
   2653c:	ldr	r1, [pc, #100]	; 265a8 <bcmp@plt+0x142cc>
   26540:	mov	r2, r0
   26544:	mov	r0, #6
   26548:	add	r1, pc, r1
   2654c:	bl	40d10 <bcmp@plt+0x2ea34>
   26550:	ldr	r0, [pc, #84]	; 265ac <bcmp@plt+0x142d0>
   26554:	mov	r1, r6
   26558:	mov	r2, #0
   2655c:	mov	r7, #0
   26560:	ldr	r0, [pc, r0]
   26564:	ldr	r0, [r0]
   26568:	bl	4a6b4 <bcmp@plt+0x383d8>
   2656c:	mov	r5, r0
   26570:	ldr	r0, [r0, #12]
   26574:	cmp	r0, #0
   26578:	beq	26584 <bcmp@plt+0x142a8>
   2657c:	ldr	r0, [r5, #4]
   26580:	ldr	r7, [r0, #8]
   26584:	ldr	r0, [r4, #4]
   26588:	ldr	r1, [r0, #40]	; 0x28
   2658c:	mov	r0, r7
   26590:	bl	4a2ac <bcmp@plt+0x37fd0>
   26594:	mov	r0, r5
   26598:	bl	3e398 <bcmp@plt+0x2c0bc>
   2659c:	mov	r0, #1
   265a0:	pop	{r4, r5, r6, r7, fp, pc}
   265a4:	ldrdeq	pc, [r4], -r0
   265a8:	andeq	r4, r3, r7, lsr #7
   265ac:			; <UNDEFINED> instruction: 0x0004fcb8
   265b0:	andeq	r4, r3, r6, asr r4
   265b4:	cmp	r1, #0
   265b8:	moveq	r0, #0
   265bc:	bxeq	lr
   265c0:	push	{fp, lr}
   265c4:	mov	fp, sp
   265c8:	mov	r2, r1
   265cc:	ldr	r1, [r1]
   265d0:	ldr	r0, [r0, #16]
   265d4:	bl	417c8 <bcmp@plt+0x2f4ec>
   265d8:	cmp	r0, #0
   265dc:	movwne	r0, #1
   265e0:	pop	{fp, pc}
   265e4:	str	r1, [r0, #20]
   265e8:	mov	r0, #1
   265ec:	bx	lr
   265f0:	push	{r4, r5, r6, sl, fp, lr}
   265f4:	add	fp, sp, #16
   265f8:	mov	r4, r1
   265fc:	mov	r5, r0
   26600:	cmp	r1, #4
   26604:	bgt	2661c <bcmp@plt+0x14340>
   26608:	ldr	r1, [pc, #168]	; 266b8 <bcmp@plt+0x143dc>
   2660c:	mov	r0, r4
   26610:	add	r1, pc, r1
   26614:	bl	40d10 <bcmp@plt+0x2ea34>
   26618:	b	26664 <bcmp@plt+0x14388>
   2661c:	ldr	r6, [pc, #160]	; 266c4 <bcmp@plt+0x143e8>
   26620:	ldr	r6, [pc, r6]
   26624:	ldr	r0, [r6]
   26628:	add	r0, r0, #4
   2662c:	cmp	r0, r4
   26630:	poplt	{r4, r5, r6, sl, fp, pc}
   26634:	ldr	r1, [pc, #140]	; 266c8 <bcmp@plt+0x143ec>
   26638:	mov	r0, r4
   2663c:	add	r1, pc, r1
   26640:	bl	40d10 <bcmp@plt+0x2ea34>
   26644:	ldr	r0, [r6]
   26648:	add	r0, r0, #4
   2664c:	cmp	r0, r4
   26650:	bge	26664 <bcmp@plt+0x14388>
   26654:	ldr	r0, [r5, #20]
   26658:	mov	r1, r4
   2665c:	bl	436d8 <bcmp@plt+0x313fc>
   26660:	b	26688 <bcmp@plt+0x143ac>
   26664:	ldr	r1, [pc, #80]	; 266bc <bcmp@plt+0x143e0>
   26668:	mov	r0, r4
   2666c:	add	r1, pc, r1
   26670:	bl	40d10 <bcmp@plt+0x2ea34>
   26674:	ldr	r0, [r5, #20]
   26678:	mov	r1, r4
   2667c:	bl	436d8 <bcmp@plt+0x313fc>
   26680:	cmp	r4, #5
   26684:	blt	266a4 <bcmp@plt+0x143c8>
   26688:	ldr	r0, [pc, #60]	; 266cc <bcmp@plt+0x143f0>
   2668c:	ldr	r0, [pc, r0]
   26690:	ldr	r0, [r0]
   26694:	add	r0, r0, #4
   26698:	cmp	r0, r4
   2669c:	bge	266a4 <bcmp@plt+0x143c8>
   266a0:	pop	{r4, r5, r6, sl, fp, pc}
   266a4:	ldr	r1, [pc, #20]	; 266c0 <bcmp@plt+0x143e4>
   266a8:	mov	r0, r4
   266ac:	add	r1, pc, r1
   266b0:	pop	{r4, r5, r6, sl, fp, lr}
   266b4:	b	40d10 <bcmp@plt+0x2ea34>
   266b8:	muleq	r3, ip, r3
   266bc:	andeq	r4, r3, ip, ror r3
   266c0:	andeq	r2, r3, sp, asr r5
   266c4:	andeq	pc, r4, r8, ror #26
   266c8:	andeq	r4, r3, r0, ror r3
   266cc:	strdeq	pc, [r4], -ip
   266d0:	push	{r4, r5, fp, lr}
   266d4:	add	fp, sp, #8
   266d8:	mov	r4, r0
   266dc:	mov	r0, #36	; 0x24
   266e0:	bl	44994 <bcmp@plt+0x326b8>
   266e4:	mov	r5, r0
   266e8:	mov	r0, r4
   266ec:	bl	34af8 <bcmp@plt+0x2281c>
   266f0:	str	r0, [r5]
   266f4:	ldr	r0, [pc, #20]	; 26710 <bcmp@plt+0x14434>
   266f8:	ldr	r0, [pc, r0]
   266fc:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   26700:	mov	r1, #0
   26704:	stmib	r5, {r0, r1}
   26708:	mov	r0, r5
   2670c:	pop	{r4, r5, fp, pc}
   26710:	andeq	pc, r4, ip, lsl #24
   26714:	push	{r4, sl, fp, lr}
   26718:	add	fp, sp, #8
   2671c:	mov	r4, r0
   26720:	ldr	r0, [r0, #8]
   26724:	bl	340dc <bcmp@plt+0x21e00>
   26728:	ldr	r0, [r4, #12]
   2672c:	bl	340dc <bcmp@plt+0x21e00>
   26730:	ldr	r0, [r4, #16]
   26734:	bl	3e398 <bcmp@plt+0x2c0bc>
   26738:	mov	r0, r4
   2673c:	pop	{r4, sl, fp, lr}
   26740:	b	11f10 <free@plt>
   26744:	push	{r4, r5, fp, lr}
   26748:	add	fp, sp, #8
   2674c:	mov	r4, r0
   26750:	ldr	r0, [r0, #24]
   26754:	mov	r5, r1
   26758:	cmp	r0, #0
   2675c:	beq	26764 <bcmp@plt+0x14488>
   26760:	bl	3e398 <bcmp@plt+0x2c0bc>
   26764:	str	r5, [r4, #20]
   26768:	ldr	r0, [r5, #4]
   2676c:	bl	3c5bc <bcmp@plt+0x2a2e0>
   26770:	mov	r1, #0
   26774:	str	r0, [r4, #24]
   26778:	str	r1, [r4, #28]
   2677c:	str	r1, [r4, #32]
   26780:	str	r1, [r4, #12]
   26784:	str	r1, [r4, #16]
   26788:	pop	{r4, r5, fp, pc}
   2678c:	push	{r4, r5, fp, lr}
   26790:	add	fp, sp, #8
   26794:	mov	r4, r0
   26798:	ldr	r0, [r0, #24]
   2679c:	mov	r5, r1
   267a0:	cmp	r0, #0
   267a4:	beq	267ac <bcmp@plt+0x144d0>
   267a8:	bl	3e398 <bcmp@plt+0x2c0bc>
   267ac:	str	r5, [r4, #20]
   267b0:	ldr	r0, [r5, #4]
   267b4:	bl	3c5bc <bcmp@plt+0x2a2e0>
   267b8:	str	r0, [r4, #24]
   267bc:	mov	r1, #0
   267c0:	mov	r0, #1
   267c4:	str	r1, [r4, #28]
   267c8:	str	r1, [r4, #32]
   267cc:	str	r0, [r4, #8]
   267d0:	str	r1, [r4, #12]
   267d4:	str	r1, [r4, #16]
   267d8:	pop	{r4, r5, fp, pc}
   267dc:	push	{r4, r5, r6, r7, fp, lr}
   267e0:	add	fp, sp, #16
   267e4:	mov	r4, r1
   267e8:	ldr	r1, [r0, #4]
   267ec:	ldr	r6, [r1, #4]
   267f0:	cmp	r6, r1
   267f4:	beq	2684c <bcmp@plt+0x14570>
   267f8:	mov	r5, r0
   267fc:	b	26810 <bcmp@plt+0x14534>
   26800:	ldr	r1, [r5, #4]
   26804:	ldr	r6, [r6, #4]
   26808:	cmp	r6, r1
   2680c:	beq	2684c <bcmp@plt+0x14570>
   26810:	ldr	r7, [r6, #8]
   26814:	ldr	r1, [r4, #8]
   26818:	ldr	r0, [r7, #8]
   2681c:	bl	34da0 <bcmp@plt+0x22ac4>
   26820:	cmp	r0, #0
   26824:	bne	26800 <bcmp@plt+0x14524>
   26828:	ldr	r1, [r4, #12]
   2682c:	ldr	r0, [r7, #12]
   26830:	bl	34da0 <bcmp@plt+0x22ac4>
   26834:	cmp	r0, #0
   26838:	bne	26800 <bcmp@plt+0x14524>
   2683c:	ldr	r1, [r5, #4]
   26840:	mov	r0, r6
   26844:	bl	3e180 <bcmp@plt+0x2bea4>
   26848:	b	26800 <bcmp@plt+0x14524>
   2684c:	mov	r0, r4
   26850:	pop	{r4, r5, r6, r7, fp, lr}
   26854:	b	3dd80 <bcmp@plt+0x2baa4>
   26858:	cmp	r0, #0
   2685c:	bxeq	lr
   26860:	b	435ec <bcmp@plt+0x31310>
   26864:	cmp	r0, #0
   26868:	bxeq	lr
   2686c:	push	{r4, sl, fp, lr}
   26870:	add	fp, sp, #8
   26874:	mov	r4, r0
   26878:	ldr	r0, [pc, #68]	; 268c4 <bcmp@plt+0x145e8>
   2687c:	ldr	r0, [pc, r0]
   26880:	ldr	r2, [r0]
   26884:	ldr	r0, [pc, #60]	; 268c8 <bcmp@plt+0x145ec>
   26888:	ldr	r0, [pc, r0]
   2688c:	ldr	r1, [r0]
   26890:	mov	r0, r4
   26894:	bl	4a52c <bcmp@plt+0x38250>
   26898:	ldr	r0, [r4]
   2689c:	bl	340dc <bcmp@plt+0x21e00>
   268a0:	ldr	r0, [r4, #4]
   268a4:	bl	3e398 <bcmp@plt+0x2c0bc>
   268a8:	ldr	r0, [r4, #16]
   268ac:	bl	435ec <bcmp@plt+0x31310>
   268b0:	ldr	r0, [r4, #24]
   268b4:	bl	3e398 <bcmp@plt+0x2c0bc>
   268b8:	mov	r0, r4
   268bc:	pop	{r4, sl, fp, lr}
   268c0:	b	11f10 <free@plt>
   268c4:	muleq	r4, r0, r9
   268c8:	muleq	r4, r0, r9
   268cc:	cmp	r1, #0
   268d0:	bxeq	lr
   268d4:	push	{r4, sl, fp, lr}
   268d8:	add	fp, sp, #8
   268dc:	mov	r4, r1
   268e0:	ldr	r1, [r1]
   268e4:	ldr	r0, [r0, #16]
   268e8:	bl	41c84 <bcmp@plt+0x2f9a8>
   268ec:	ldr	r0, [pc, #68]	; 26938 <bcmp@plt+0x1465c>
   268f0:	ldr	r0, [pc, r0]
   268f4:	ldr	r1, [r0]
   268f8:	ldr	r0, [pc, #60]	; 2693c <bcmp@plt+0x14660>
   268fc:	ldr	r0, [pc, r0]
   26900:	ldr	r2, [r0]
   26904:	mov	r0, r4
   26908:	bl	4a52c <bcmp@plt+0x38250>
   2690c:	ldr	r0, [r4]
   26910:	bl	340dc <bcmp@plt+0x21e00>
   26914:	ldr	r0, [r4, #4]
   26918:	bl	3e398 <bcmp@plt+0x2c0bc>
   2691c:	ldr	r0, [r4, #16]
   26920:	bl	435ec <bcmp@plt+0x31310>
   26924:	ldr	r0, [r4, #24]
   26928:	bl	3e398 <bcmp@plt+0x2c0bc>
   2692c:	mov	r0, r4
   26930:	pop	{r4, sl, fp, lr}
   26934:	b	11f10 <free@plt>
   26938:	andeq	pc, r4, r8, lsr #18
   2693c:	andeq	pc, r4, r0, lsl r9	; <UNPREDICTABLE>
   26940:	push	{r4, r5, r6, r7, fp, lr}
   26944:	add	fp, sp, #16
   26948:	mov	r6, r0
   2694c:	mov	r0, #12
   26950:	mov	r4, r2
   26954:	mov	r5, r1
   26958:	bl	449c8 <bcmp@plt+0x326ec>
   2695c:	str	r6, [r0]
   26960:	mov	r7, r0
   26964:	str	r5, [r0, #4]
   26968:	mov	r0, r4
   2696c:	bl	34af8 <bcmp@plt+0x2281c>
   26970:	str	r0, [r7, #8]
   26974:	mov	r0, r7
   26978:	pop	{r4, r5, r6, r7, fp, pc}
   2697c:	push	{r4, sl, fp, lr}
   26980:	add	fp, sp, #8
   26984:	mov	r4, r0
   26988:	ldr	r0, [r0, #8]
   2698c:	bl	340dc <bcmp@plt+0x21e00>
   26990:	mov	r0, r4
   26994:	pop	{r4, sl, fp, lr}
   26998:	b	11f10 <free@plt>
   2699c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   269a0:	add	fp, sp, #28
   269a4:	sub	sp, sp, #68	; 0x44
   269a8:	mov	r9, r0
   269ac:	ldr	r0, [r1, #4]
   269b0:	ldr	r6, [r0, #4]
   269b4:	cmp	r6, r0
   269b8:	beq	26a4c <bcmp@plt+0x14770>
   269bc:	mov	r8, r2
   269c0:	mov	sl, r1
   269c4:	add	r7, sp, #8
   269c8:	b	269dc <bcmp@plt+0x14700>
   269cc:	ldr	r6, [r6, #4]
   269d0:	ldr	r0, [sl, #4]
   269d4:	cmp	r6, r0
   269d8:	beq	26a4c <bcmp@plt+0x14770>
   269dc:	ldr	r5, [r6, #8]
   269e0:	mov	r2, #0
   269e4:	mov	r3, #0
   269e8:	ldrd	r0, [r5]
   269ec:	stm	sp, {r0, r1}
   269f0:	mov	r0, r8
   269f4:	mov	r1, #15
   269f8:	bl	33364 <bcmp@plt+0x21088>
   269fc:	mov	r4, r0
   26a00:	ldr	r0, [r5, #16]
   26a04:	ldr	r0, [r0, #4]
   26a08:	ldr	r0, [r0, #8]
   26a0c:	bl	34548 <bcmp@plt+0x2226c>
   26a10:	str	r0, [sp]
   26a14:	mov	r0, r7
   26a18:	movw	r1, #4342	; 0x10f6
   26a1c:	movw	r2, #4342	; 0x10f6
   26a20:	mov	r3, #0
   26a24:	bl	48348 <bcmp@plt+0x3606c>
   26a28:	mov	r0, r9
   26a2c:	mov	r1, r4
   26a30:	mov	r2, r7
   26a34:	bl	16b4c <bcmp@plt+0x4870>
   26a38:	cmp	r4, #0
   26a3c:	beq	269cc <bcmp@plt+0x146f0>
   26a40:	mov	r0, r4
   26a44:	bl	40320 <bcmp@plt+0x2e044>
   26a48:	b	269cc <bcmp@plt+0x146f0>
   26a4c:	sub	sp, fp, #28
   26a50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26a54:	mov	r0, #24
   26a58:	b	44994 <bcmp@plt+0x326b8>
   26a5c:	push	{r4, r5, r6, sl, fp, lr}
   26a60:	add	fp, sp, #16
   26a64:	mov	r4, r0
   26a68:	bl	4a294 <bcmp@plt+0x37fb8>
   26a6c:	ldr	r6, [r0, #4]
   26a70:	mov	r5, r0
   26a74:	mov	r0, r4
   26a78:	bl	4a28c <bcmp@plt+0x37fb0>
   26a7c:	mov	r4, r0
   26a80:	ldr	r0, [pc, #92]	; 26ae4 <bcmp@plt+0x14808>
   26a84:	ldr	r0, [pc, r0]
   26a88:	ldr	r0, [r0]
   26a8c:	cmp	r0, #1
   26a90:	blt	26ab0 <bcmp@plt+0x147d4>
   26a94:	mov	r0, r6
   26a98:	bl	342fc <bcmp@plt+0x22020>
   26a9c:	ldr	r1, [pc, #68]	; 26ae8 <bcmp@plt+0x1480c>
   26aa0:	mov	r2, r0
   26aa4:	mov	r0, #5
   26aa8:	add	r1, pc, r1
   26aac:	bl	40d10 <bcmp@plt+0x2ea34>
   26ab0:	ldr	r6, [r4, #12]
   26ab4:	mov	r0, r5
   26ab8:	bl	436bc <bcmp@plt+0x313e0>
   26abc:	ldr	r2, [pc, #40]	; 26aec <bcmp@plt+0x14810>
   26ac0:	mov	r1, r0
   26ac4:	mov	r0, r6
   26ac8:	ldr	r2, [pc, r2]
   26acc:	bl	42008 <bcmp@plt+0x2fd2c>
   26ad0:	ldr	r0, [r4, #12]
   26ad4:	mov	r1, #7
   26ad8:	bl	26144 <bcmp@plt+0x13e68>
   26adc:	mov	r0, #1
   26ae0:	pop	{r4, r5, r6, sl, fp, pc}
   26ae4:	andeq	pc, r4, r4, lsl #18
   26ae8:	andeq	r4, r3, lr, ror r0
   26aec:			; <UNDEFINED> instruction: 0x0004f8b4
   26af0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26af4:	add	fp, sp, #28
   26af8:	sub	sp, sp, #76	; 0x4c
   26afc:	mov	sl, r0
   26b00:	bl	4a294 <bcmp@plt+0x37fb8>
   26b04:	mov	r4, r0
   26b08:	mov	r0, sl
   26b0c:	bl	4a2a4 <bcmp@plt+0x37fc8>
   26b10:	ldr	r6, [r4]
   26b14:	mov	r7, r0
   26b18:	ldr	r5, [r4, #4]
   26b1c:	ldr	r3, [r6, #4]
   26b20:	ldr	r0, [r6, #24]
   26b24:	ldr	r1, [r6, #28]
   26b28:	ldr	r3, [r3]
   26b2c:	ldr	r2, [r0, #12]
   26b30:	cmp	r1, #0
   26b34:	ldr	r4, [r3, #8]
   26b38:	beq	26b58 <bcmp@plt+0x1487c>
   26b3c:	cmp	r2, #0
   26b40:	beq	26b50 <bcmp@plt+0x14874>
   26b44:	ldr	r2, [r0]
   26b48:	cmp	r1, r2
   26b4c:	beq	26b68 <bcmp@plt+0x1488c>
   26b50:	ldr	r1, [r1, #4]
   26b54:	b	26bb0 <bcmp@plt+0x148d4>
   26b58:	cmp	r2, #0
   26b5c:	beq	26bac <bcmp@plt+0x148d0>
   26b60:	ldr	r1, [r0, #4]
   26b64:	b	26bb0 <bcmp@plt+0x148d4>
   26b68:	ldr	r1, [r6, #12]
   26b6c:	cmp	r1, #0
   26b70:	beq	26db8 <bcmp@plt+0x14adc>
   26b74:	ldr	r0, [r6, #16]
   26b78:	cmp	r0, #0
   26b7c:	beq	26dc8 <bcmp@plt+0x14aec>
   26b80:	ldr	r1, [r0, #4]
   26b84:	mov	r2, #1
   26b88:	str	r2, [r1, #40]	; 0x28
   26b8c:	bl	43858 <bcmp@plt+0x3157c>
   26b90:	mov	r1, r0
   26b94:	mov	r0, r5
   26b98:	bl	26468 <bcmp@plt+0x1418c>
   26b9c:	ldr	r0, [r6, #16]
   26ba0:	bl	436bc <bcmp@plt+0x313e0>
   26ba4:	mov	r2, r0
   26ba8:	b	26bd0 <bcmp@plt+0x148f4>
   26bac:	mov	r1, #0
   26bb0:	str	r1, [r6, #28]
   26bb4:	ldr	r1, [r6, #32]
   26bb8:	cmp	r1, #3
   26bbc:	blt	26bec <bcmp@plt+0x14910>
   26bc0:	ldr	r1, [r6, #8]
   26bc4:	cmp	r1, #1
   26bc8:	bne	26c24 <bcmp@plt+0x14948>
   26bcc:	ldr	r2, [r6]
   26bd0:	mov	r0, r5
   26bd4:	mov	r1, r6
   26bd8:	bl	2699c <bcmp@plt+0x146c0>
   26bdc:	mov	r0, r5
   26be0:	mov	r1, r6
   26be4:	bl	268cc <bcmp@plt+0x145f0>
   26be8:	b	26dac <bcmp@plt+0x14ad0>
   26bec:	ldr	r2, [r6]
   26bf0:	ldr	r0, [r4, #8]
   26bf4:	ldr	r1, [r4, #16]
   26bf8:	str	r7, [sp, #8]
   26bfc:	str	r5, [sp, #12]
   26c00:	bl	33274 <bcmp@plt+0x20f98>
   26c04:	mov	r7, r0
   26c08:	ldrh	r0, [r0, #28]
   26c0c:	movw	r1, #65535	; 0xffff
   26c10:	cmp	r0, r1
   26c14:	beq	26ca8 <bcmp@plt+0x149cc>
   26c18:	ldr	r1, [r7, #36]	; 0x24
   26c1c:	add	r5, r1, r0
   26c20:	b	26cac <bcmp@plt+0x149d0>
   26c24:	ldr	r1, [pc, #472]	; 26e04 <bcmp@plt+0x14b28>
   26c28:	ldr	r1, [pc, r1]
   26c2c:	ldr	r1, [r1]
   26c30:	cmp	r1, #1
   26c34:	blt	26c4c <bcmp@plt+0x14970>
   26c38:	ldr	r1, [pc, #456]	; 26e08 <bcmp@plt+0x14b2c>
   26c3c:	mov	r0, #5
   26c40:	add	r1, pc, r1
   26c44:	bl	40d10 <bcmp@plt+0x2ea34>
   26c48:	ldr	r0, [r6, #24]
   26c4c:	ldr	r4, [r5, #20]
   26c50:	cmp	r0, #0
   26c54:	beq	26c5c <bcmp@plt+0x14980>
   26c58:	bl	3e398 <bcmp@plt+0x2c0bc>
   26c5c:	str	r4, [r6, #20]
   26c60:	ldr	r0, [r4, #4]
   26c64:	bl	3c5bc <bcmp@plt+0x2a2e0>
   26c68:	str	r0, [r6, #24]
   26c6c:	mov	r1, #0
   26c70:	mov	r0, #1
   26c74:	str	r1, [r6, #28]
   26c78:	str	r1, [r6, #32]
   26c7c:	str	r0, [r6, #8]
   26c80:	str	r1, [r6, #12]
   26c84:	str	r1, [r6, #16]
   26c88:	mov	r1, r7
   26c8c:	ldr	r0, [pc, #376]	; 26e0c <bcmp@plt+0x14b30>
   26c90:	ldr	r0, [pc, r0]
   26c94:	ldr	r0, [r0]
   26c98:	bl	4510c <bcmp@plt+0x32e30>
   26c9c:	mov	r0, sl
   26ca0:	bl	26af0 <bcmp@plt+0x14814>
   26ca4:	b	26dac <bcmp@plt+0x14ad0>
   26ca8:	mov	r5, #0
   26cac:	bl	452ac <bcmp@plt+0x32fd0>
   26cb0:	str	r1, [r5, #8]
   26cb4:	str	r0, [r5, #4]
   26cb8:	mov	r5, r0
   26cbc:	str	r1, [sp, #4]
   26cc0:	ldr	r0, [r6]
   26cc4:	ldr	r9, [r4, #12]
   26cc8:	bl	34284 <bcmp@plt+0x21fa8>
   26ccc:	bl	34af8 <bcmp@plt+0x2281c>
   26cd0:	mov	r1, #1
   26cd4:	mov	r8, r0
   26cd8:	bl	343a4 <bcmp@plt+0x220c8>
   26cdc:	mov	r0, r7
   26ce0:	movw	r1, #4342	; 0x10f6
   26ce4:	movw	r2, #4342	; 0x10f6
   26ce8:	mov	r3, r9
   26cec:	str	r8, [sp]
   26cf0:	bl	32fac <bcmp@plt+0x20cd0>
   26cf4:	ldrh	r0, [r7, #22]
   26cf8:	ldr	r1, [r7, #36]	; 0x24
   26cfc:	add	r0, r1, r0
   26d00:	ldrh	r1, [r0]
   26d04:	orr	r1, r1, #4
   26d08:	strh	r1, [r0]
   26d0c:	ldr	r0, [r6, #28]
   26d10:	ldr	r0, [r0, #8]
   26d14:	bl	34548 <bcmp@plt+0x2226c>
   26d18:	str	r0, [sp]
   26d1c:	add	r0, sp, #16
   26d20:	movw	r1, #4342	; 0x10f6
   26d24:	movw	r2, #4342	; 0x10f6
   26d28:	mov	r3, #0
   26d2c:	bl	48348 <bcmp@plt+0x3606c>
   26d30:	ldr	r0, [pc, #216]	; 26e10 <bcmp@plt+0x14b34>
   26d34:	ldr	r0, [pc, r0]
   26d38:	ldr	r0, [r0]
   26d3c:	cmp	r0, #1
   26d40:	blt	26d60 <bcmp@plt+0x14a84>
   26d44:	mov	r0, r7
   26d48:	bl	338dc <bcmp@plt+0x21600>
   26d4c:	ldr	r1, [pc, #192]	; 26e14 <bcmp@plt+0x14b38>
   26d50:	mov	r2, r0
   26d54:	mov	r0, #5
   26d58:	add	r1, pc, r1
   26d5c:	bl	40d10 <bcmp@plt+0x2ea34>
   26d60:	ldr	r0, [sp, #12]
   26d64:	add	r2, sp, #16
   26d68:	mov	r1, r7
   26d6c:	bl	16b4c <bcmp@plt+0x4870>
   26d70:	mov	r0, r8
   26d74:	bl	340dc <bcmp@plt+0x21e00>
   26d78:	ldr	r0, [pc, #152]	; 26e18 <bcmp@plt+0x14b3c>
   26d7c:	mov	r2, r5
   26d80:	ldr	r0, [pc, r0]
   26d84:	ldr	r1, [sp, #8]
   26d88:	ldr	r3, [sp, #4]
   26d8c:	ldr	r0, [r0]
   26d90:	str	r1, [sp]
   26d94:	bl	44bac <bcmp@plt+0x328d0>
   26d98:	mov	r0, sl
   26d9c:	mov	r1, #2
   26da0:	bl	4a2ac <bcmp@plt+0x37fd0>
   26da4:	mov	r0, r7
   26da8:	bl	40320 <bcmp@plt+0x2e044>
   26dac:	mov	r0, #1
   26db0:	sub	sp, fp, #28
   26db4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26db8:	ldr	r1, [r6, #32]
   26dbc:	add	r1, r1, #1
   26dc0:	str	r1, [r6, #32]
   26dc4:	b	26b60 <bcmp@plt+0x14884>
   26dc8:	ldr	r0, [pc, #44]	; 26dfc <bcmp@plt+0x14b20>
   26dcc:	ldr	r0, [pc, r0]
   26dd0:	ldr	r0, [r0]
   26dd4:	cmp	r0, #3
   26dd8:	blt	26bcc <bcmp@plt+0x148f0>
   26ddc:	ldr	r0, [r6]
   26de0:	bl	342fc <bcmp@plt+0x22020>
   26de4:	ldr	r1, [pc, #20]	; 26e00 <bcmp@plt+0x14b24>
   26de8:	mov	r2, r0
   26dec:	mov	r0, #7
   26df0:	add	r1, pc, r1
   26df4:	bl	40d10 <bcmp@plt+0x2ea34>
   26df8:	b	26bcc <bcmp@plt+0x148f0>
   26dfc:			; <UNDEFINED> instruction: 0x0004f5bc
   26e00:	andeq	r3, r3, r3, lsl pc
   26e04:	andeq	pc, r4, r0, ror #14
   26e08:	andeq	r4, r3, sp, ror #1
   26e0c:	andeq	pc, r4, ip, ror r5	; <UNPREDICTABLE>
   26e10:	andeq	pc, r4, r4, asr r6	; <UNPREDICTABLE>
   26e14:	strdeq	r3, [r3], -r7
   26e18:	andeq	pc, r4, ip, lsl #9
   26e1c:	mov	r0, #24
   26e20:	b	44994 <bcmp@plt+0x326b8>
   26e24:	ldr	r0, [pc, #4]	; 26e30 <bcmp@plt+0x14b54>
   26e28:	ldr	r0, [pc, r0]
   26e2c:	bx	lr
   26e30:			; <UNDEFINED> instruction: 0x0004f5bc
   26e34:	push	{r4, r5, fp, lr}
   26e38:	add	fp, sp, #8
   26e3c:	ldr	r5, [pc, #136]	; 26ecc <bcmp@plt+0x14bf0>
   26e40:	mov	r4, r0
   26e44:	ldr	r5, [pc, r5]
   26e48:	ldr	r0, [r5]
   26e4c:	cmp	r0, #10
   26e50:	beq	26e88 <bcmp@plt+0x14bac>
   26e54:	mov	r0, #2
   26e58:	bl	47c8c <bcmp@plt+0x359b0>
   26e5c:	mov	r3, r0
   26e60:	ldr	r0, [pc, #104]	; 26ed0 <bcmp@plt+0x14bf4>
   26e64:	mov	r2, r4
   26e68:	ldr	r0, [pc, r0]
   26e6c:	ldr	r0, [r0]
   26e70:	ldr	r1, [pc, #92]	; 26ed4 <bcmp@plt+0x14bf8>
   26e74:	ldr	r1, [pc, r1]
   26e78:	bl	47a14 <bcmp@plt+0x35738>
   26e7c:	ldr	r0, [r5]
   26e80:	cmp	r0, #2
   26e84:	beq	26eb0 <bcmp@plt+0x14bd4>
   26e88:	mov	r0, #10
   26e8c:	bl	47c8c <bcmp@plt+0x359b0>
   26e90:	mov	r3, r0
   26e94:	ldr	r0, [pc, #60]	; 26ed8 <bcmp@plt+0x14bfc>
   26e98:	mov	r2, r4
   26e9c:	ldr	r0, [pc, r0]
   26ea0:	ldr	r0, [r0]
   26ea4:	ldr	r1, [pc, #48]	; 26edc <bcmp@plt+0x14c00>
   26ea8:	ldr	r1, [pc, r1]
   26eac:	bl	47a14 <bcmp@plt+0x35738>
   26eb0:	mov	r0, #8
   26eb4:	bl	449c8 <bcmp@plt+0x326ec>
   26eb8:	ldr	r1, [r4, #20]
   26ebc:	str	r0, [r1, #40]	; 0x28
   26ec0:	bl	274d0 <bcmp@plt+0x151f4>
   26ec4:	mov	r0, #1
   26ec8:	pop	{r4, r5, fp, pc}
   26ecc:	andeq	pc, r4, ip, lsr #9
   26ed0:	andeq	pc, r4, r0, lsr #9
   26ed4:	andeq	pc, r4, ip, asr r4	; <UNPREDICTABLE>
   26ed8:	andeq	pc, r4, ip, ror #8
   26edc:	andeq	pc, r4, r8, lsr #8
   26ee0:	ldr	r0, [r0, #20]
   26ee4:	ldr	r0, [r0, #40]	; 0x28
   26ee8:	b	11f10 <free@plt>
   26eec:	push	{fp, lr}
   26ef0:	mov	fp, sp
   26ef4:	ldr	r0, [pc, #64]	; 26f3c <bcmp@plt+0x14c60>
   26ef8:	cmp	r2, #10
   26efc:	ldr	r0, [pc, r0]
   26f00:	ldr	r0, [r0, #40]	; 0x28
   26f04:	beq	26f20 <bcmp@plt+0x14c44>
   26f08:	cmp	r2, #2
   26f0c:	bne	26f34 <bcmp@plt+0x14c58>
   26f10:	cmp	r0, #0
   26f14:	beq	26f34 <bcmp@plt+0x14c58>
   26f18:	ldr	r1, [r0]
   26f1c:	b	26f2c <bcmp@plt+0x14c50>
   26f20:	cmp	r0, #0
   26f24:	beq	26f34 <bcmp@plt+0x14c58>
   26f28:	ldr	r1, [r0, #4]
   26f2c:	cmp	r1, #0
   26f30:	bleq	274d0 <bcmp@plt+0x151f4>
   26f34:	mov	r0, #1
   26f38:	pop	{fp, pc}
   26f3c:	andeq	pc, r4, r8, ror #9
   26f40:	mov	r0, #1
   26f44:	bx	lr
   26f48:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   26f4c:	add	fp, sp, #24
   26f50:	sub	sp, sp, #72	; 0x48
   26f54:	mov	r6, r0
   26f58:	ldr	r0, [r0, #8]
   26f5c:	ldr	r0, [r0]
   26f60:	ldr	r1, [r0, #12]
   26f64:	cmp	r1, #0
   26f68:	beq	26f78 <bcmp@plt+0x14c9c>
   26f6c:	ldr	r0, [r0, #4]
   26f70:	ldr	r5, [r0, #8]
   26f74:	b	26f7c <bcmp@plt+0x14ca0>
   26f78:	mov	r5, #0
   26f7c:	movw	r0, #4342	; 0x10f6
   26f80:	strh	r0, [sp, #68]	; 0x44
   26f84:	bl	33120 <bcmp@plt+0x20e44>
   26f88:	mov	r4, r0
   26f8c:	ldr	r0, [r6, #12]
   26f90:	add	r6, sp, #12
   26f94:	mov	r1, r4
   26f98:	mov	r2, r6
   26f9c:	bl	47f24 <bcmp@plt+0x35c48>
   26fa0:	cmp	r0, #1
   26fa4:	bne	26fe0 <bcmp@plt+0x14d04>
   26fa8:	ldr	r0, [r4, #12]
   26fac:	cmp	r0, #3
   26fb0:	bhi	27014 <bcmp@plt+0x14d38>
   26fb4:	ldr	r0, [pc, #240]	; 270ac <bcmp@plt+0x14dd0>
   26fb8:	mov	r4, #0
   26fbc:	ldr	r0, [pc, r0]
   26fc0:	ldr	r0, [r0]
   26fc4:	cmp	r0, #3
   26fc8:	blt	27098 <bcmp@plt+0x14dbc>
   26fcc:	ldr	r1, [pc, #220]	; 270b0 <bcmp@plt+0x14dd4>
   26fd0:	mov	r0, #7
   26fd4:	add	r1, pc, r1
   26fd8:	bl	40d10 <bcmp@plt+0x2ea34>
   26fdc:	b	27098 <bcmp@plt+0x14dbc>
   26fe0:	ldr	r0, [pc, #188]	; 270a4 <bcmp@plt+0x14dc8>
   26fe4:	ldr	r0, [pc, r0]
   26fe8:	ldr	r0, [r0]
   26fec:	cmp	r0, #1
   26ff0:	blt	27004 <bcmp@plt+0x14d28>
   26ff4:	ldr	r1, [pc, #172]	; 270a8 <bcmp@plt+0x14dcc>
   26ff8:	mov	r0, #5
   26ffc:	add	r1, pc, r1
   27000:	bl	40d10 <bcmp@plt+0x2ea34>
   27004:	mov	r0, r4
   27008:	bl	40320 <bcmp@plt+0x2e044>
   2700c:	mov	r4, #0
   27010:	b	27098 <bcmp@plt+0x14dbc>
   27014:	ldr	r0, [r4, #36]	; 0x24
   27018:	ldr	r1, [r4, #40]	; 0x28
   2701c:	sub	r0, r1, r0
   27020:	strh	r0, [r4, #28]
   27024:	ldr	r0, [pc, #136]	; 270b4 <bcmp@plt+0x14dd8>
   27028:	ldr	r0, [pc, r0]
   2702c:	ldr	r0, [r0]
   27030:	cmp	r0, #1
   27034:	blt	2707c <bcmp@plt+0x14da0>
   27038:	mov	r0, r4
   2703c:	bl	338dc <bcmp@plt+0x21600>
   27040:	mov	r8, r0
   27044:	add	r0, r6, #28
   27048:	bl	342fc <bcmp@plt+0x22020>
   2704c:	mov	r7, r0
   27050:	mov	r0, r6
   27054:	bl	342fc <bcmp@plt+0x22020>
   27058:	ldrh	r1, [sp, #70]	; 0x46
   2705c:	ldrh	r2, [sp, #68]	; 0x44
   27060:	stm	sp, {r0, r1, r2}
   27064:	mov	r0, #5
   27068:	mov	r2, r8
   2706c:	mov	r3, r7
   27070:	ldr	r1, [pc, #64]	; 270b8 <bcmp@plt+0x14ddc>
   27074:	add	r1, pc, r1
   27078:	bl	40d10 <bcmp@plt+0x2ea34>
   2707c:	add	r2, sp, #12
   27080:	mov	r0, r5
   27084:	mov	r1, r4
   27088:	bl	16a70 <bcmp@plt+0x4794>
   2708c:	mov	r0, r4
   27090:	bl	40320 <bcmp@plt+0x2e044>
   27094:	mov	r4, #1
   27098:	mov	r0, r4
   2709c:	sub	sp, fp, #24
   270a0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   270a4:	andeq	pc, r4, r4, lsr #7
   270a8:	andeq	r3, r3, lr, lsr #31
   270ac:	andeq	pc, r4, ip, asr #7
   270b0:	andeq	r4, r3, r2, lsr #32
   270b4:	andeq	pc, r4, r0, ror #6
   270b8:	andeq	r3, r3, r6, asr #31
   270bc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   270c0:	add	fp, sp, #24
   270c4:	sub	sp, sp, #8
   270c8:	mov	r4, r0
   270cc:	ldr	r0, [r2, #52]	; 0x34
   270d0:	add	r5, r2, #28
   270d4:	cmp	r0, #1
   270d8:	bne	271e0 <bcmp@plt+0x14f04>
   270dc:	ldr	r0, [r2, #24]
   270e0:	mov	r6, r2
   270e4:	mov	r9, r1
   270e8:	cmp	r0, #1
   270ec:	beq	27128 <bcmp@plt+0x14e4c>
   270f0:	ldr	r0, [pc, #456]	; 272c0 <bcmp@plt+0x14fe4>
   270f4:	ldr	r0, [pc, r0]
   270f8:	ldr	r0, [r0]
   270fc:	ldr	r1, [r0, #16]
   27100:	mov	r0, r5
   27104:	blx	r1
   27108:	cmp	r0, #0
   2710c:	beq	27254 <bcmp@plt+0x14f78>
   27110:	mov	r7, r0
   27114:	mov	r0, r6
   27118:	mov	r1, r7
   2711c:	bl	3486c <bcmp@plt+0x22590>
   27120:	mov	r0, r7
   27124:	bl	340dc <bcmp@plt+0x21e00>
   27128:	ldr	r0, [r4, #20]
   2712c:	mov	r1, r6
   27130:	ldr	r0, [r0, #40]	; 0x28
   27134:	bl	275ac <bcmp@plt+0x152d0>
   27138:	mov	r8, #0
   2713c:	cmn	r0, #9
   27140:	beq	272ac <bcmp@plt+0x14fd0>
   27144:	mov	r4, r0
   27148:	mov	r0, r6
   2714c:	bl	351f8 <bcmp@plt+0x22f1c>
   27150:	mov	r7, r0
   27154:	mov	r0, r5
   27158:	bl	351f8 <bcmp@plt+0x22f1c>
   2715c:	cmp	r7, r0
   27160:	bne	27218 <bcmp@plt+0x14f3c>
   27164:	ldrh	r2, [r6, #58]	; 0x3a
   27168:	ldrh	r1, [r6, #56]	; 0x38
   2716c:	mov	r0, r9
   27170:	mov	r3, r6
   27174:	str	r5, [sp]
   27178:	bl	45b38 <bcmp@plt+0x3385c>
   2717c:	ldr	r2, [r9, #12]
   27180:	ldr	r1, [r9, #40]	; 0x28
   27184:	mov	r0, r4
   27188:	mov	r3, r5
   2718c:	bl	48ce4 <bcmp@plt+0x36a08>
   27190:	ldr	r1, [pc, #312]	; 272d0 <bcmp@plt+0x14ff4>
   27194:	cmp	r0, #1
   27198:	ldr	r1, [pc, r1]
   2719c:	ldr	r1, [r1]
   271a0:	bne	27278 <bcmp@plt+0x14f9c>
   271a4:	mov	r8, #1
   271a8:	cmp	r1, #1
   271ac:	blt	272ac <bcmp@plt+0x14fd0>
   271b0:	mov	r0, r6
   271b4:	bl	342fc <bcmp@plt+0x22020>
   271b8:	mov	r4, r0
   271bc:	mov	r0, r5
   271c0:	bl	342fc <bcmp@plt+0x22020>
   271c4:	mov	r3, r0
   271c8:	ldrh	r0, [r6, #56]	; 0x38
   271cc:	ldrh	r1, [r6, #58]	; 0x3a
   271d0:	stm	sp, {r0, r1}
   271d4:	ldr	r1, [pc, #252]	; 272d8 <bcmp@plt+0x14ffc>
   271d8:	add	r1, pc, r1
   271dc:	b	272a0 <bcmp@plt+0x14fc4>
   271e0:	ldr	r0, [pc, #208]	; 272b8 <bcmp@plt+0x14fdc>
   271e4:	mov	r8, #0
   271e8:	ldr	r0, [pc, r0]
   271ec:	ldr	r0, [r0]
   271f0:	cmp	r0, #2
   271f4:	blt	272ac <bcmp@plt+0x14fd0>
   271f8:	mov	r0, r5
   271fc:	bl	342fc <bcmp@plt+0x22020>
   27200:	ldr	r1, [pc, #180]	; 272bc <bcmp@plt+0x14fe0>
   27204:	mov	r2, r0
   27208:	mov	r0, #6
   2720c:	add	r1, pc, r1
   27210:	bl	40d10 <bcmp@plt+0x2ea34>
   27214:	b	272ac <bcmp@plt+0x14fd0>
   27218:	ldr	r0, [pc, #168]	; 272c8 <bcmp@plt+0x14fec>
   2721c:	ldr	r0, [pc, r0]
   27220:	ldr	r0, [r0]
   27224:	cmp	r0, #2
   27228:	blt	272ac <bcmp@plt+0x14fd0>
   2722c:	mov	r0, r6
   27230:	bl	35420 <bcmp@plt+0x23144>
   27234:	mov	r4, r0
   27238:	mov	r0, r5
   2723c:	bl	35420 <bcmp@plt+0x23144>
   27240:	ldr	r1, [pc, #132]	; 272cc <bcmp@plt+0x14ff0>
   27244:	mov	r3, r0
   27248:	mov	r0, #6
   2724c:	add	r1, pc, r1
   27250:	b	272a4 <bcmp@plt+0x14fc8>
   27254:	mov	r0, r5
   27258:	bl	342fc <bcmp@plt+0x22020>
   2725c:	ldr	r1, [pc, #96]	; 272c4 <bcmp@plt+0x14fe8>
   27260:	mov	r2, r0
   27264:	mov	r0, #2
   27268:	add	r1, pc, r1
   2726c:	bl	40d10 <bcmp@plt+0x2ea34>
   27270:	mvn	r8, #8
   27274:	b	272ac <bcmp@plt+0x14fd0>
   27278:	cmp	r1, #1
   2727c:	blt	272ac <bcmp@plt+0x14fd0>
   27280:	mov	r0, r6
   27284:	bl	342fc <bcmp@plt+0x22020>
   27288:	mov	r4, r0
   2728c:	mov	r0, r5
   27290:	bl	342fc <bcmp@plt+0x22020>
   27294:	ldr	r1, [pc, #56]	; 272d4 <bcmp@plt+0x14ff8>
   27298:	mov	r3, r0
   2729c:	add	r1, pc, r1
   272a0:	mov	r0, #5
   272a4:	mov	r2, r4
   272a8:	bl	40d10 <bcmp@plt+0x2ea34>
   272ac:	mov	r0, r8
   272b0:	sub	sp, fp, #24
   272b4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   272b8:	andeq	pc, r4, r0, lsr #3
   272bc:	andeq	r3, r3, r7, asr lr
   272c0:	andeq	pc, r4, r8, ror #5
   272c4:	andeq	r3, r3, r6, asr lr
   272c8:	andeq	pc, r4, ip, ror #2
   272cc:	andeq	r3, r3, fp, lsr #29
   272d0:	strdeq	pc, [r4], -r0
   272d4:			; <UNDEFINED> instruction: 0x00033ebb
   272d8:			; <UNDEFINED> instruction: 0x00033fb1
   272dc:	push	{r4, sl, fp, lr}
   272e0:	add	fp, sp, #8
   272e4:	ldr	r0, [r0, #20]
   272e8:	cmp	r1, #10
   272ec:	ldr	r0, [r0, #40]	; 0x28
   272f0:	beq	27318 <bcmp@plt+0x1503c>
   272f4:	mov	r2, r1
   272f8:	cmp	r1, #2
   272fc:	bne	27330 <bcmp@plt+0x15054>
   27300:	ldr	r0, [r0]
   27304:	cmp	r0, #0
   27308:	beq	27360 <bcmp@plt+0x15084>
   2730c:	ldr	r4, [r0, #12]
   27310:	mov	r0, r4
   27314:	pop	{r4, sl, fp, pc}
   27318:	ldr	r0, [r0, #4]
   2731c:	cmp	r0, #0
   27320:	beq	27360 <bcmp@plt+0x15084>
   27324:	ldr	r4, [r0, #16]
   27328:	mov	r0, r4
   2732c:	pop	{r4, sl, fp, pc}
   27330:	ldr	r0, [pc, #52]	; 2736c <bcmp@plt+0x15090>
   27334:	mov	r4, #0
   27338:	ldr	r0, [pc, r0]
   2733c:	ldr	r0, [r0]
   27340:	cmp	r0, #2
   27344:	blt	27358 <bcmp@plt+0x1507c>
   27348:	ldr	r1, [pc, #32]	; 27370 <bcmp@plt+0x15094>
   2734c:	mov	r0, #6
   27350:	add	r1, pc, r1
   27354:	bl	40d10 <bcmp@plt+0x2ea34>
   27358:	mov	r0, r4
   2735c:	pop	{r4, sl, fp, pc}
   27360:	mov	r4, #0
   27364:	mov	r0, r4
   27368:	pop	{r4, sl, fp, pc}
   2736c:	andeq	pc, r4, r0, asr r0	; <UNPREDICTABLE>
   27370:	andeq	r3, r3, lr, lsr #31
   27374:	mov	r0, #1
   27378:	bx	lr
   2737c:	push	{r4, r5, fp, lr}
   27380:	add	fp, sp, #8
   27384:	ldr	r0, [r0, #20]
   27388:	mov	r5, r1
   2738c:	ldr	r1, [r3, #24]
   27390:	ldr	r4, [r0, #40]	; 0x28
   27394:	cmp	r1, #0
   27398:	beq	273f0 <bcmp@plt+0x15114>
   2739c:	ldrb	r0, [r5, #8]
   273a0:	cmp	r0, #1
   273a4:	bne	27410 <bcmp@plt+0x15134>
   273a8:	mov	r0, r3
   273ac:	bl	34418 <bcmp@plt+0x2213c>
   273b0:	cmp	r0, #2
   273b4:	ldreq	r1, [r4]
   273b8:	cmpeq	r1, #0
   273bc:	beq	273d0 <bcmp@plt+0x150f4>
   273c0:	cmp	r0, #10
   273c4:	ldreq	r0, [r4, #4]
   273c8:	cmpeq	r0, #0
   273cc:	bne	27410 <bcmp@plt+0x15134>
   273d0:	ldr	r0, [pc, #124]	; 27454 <bcmp@plt+0x15178>
   273d4:	ldr	r0, [pc, r0]
   273d8:	ldr	r0, [r0]
   273dc:	cmp	r0, #2
   273e0:	blt	2743c <bcmp@plt+0x15160>
   273e4:	ldr	r1, [pc, #108]	; 27458 <bcmp@plt+0x1517c>
   273e8:	add	r1, pc, r1
   273ec:	b	27434 <bcmp@plt+0x15158>
   273f0:	mov	r0, r2
   273f4:	bl	34418 <bcmp@plt+0x2213c>
   273f8:	cmp	r0, #2
   273fc:	mov	r0, r4
   27400:	addne	r0, r0, #4
   27404:	ldr	r0, [r0]
   27408:	cmp	r0, r5
   2740c:	beq	27418 <bcmp@plt+0x1513c>
   27410:	mov	r0, #1
   27414:	pop	{r4, r5, fp, pc}
   27418:	ldr	r0, [pc, #44]	; 2744c <bcmp@plt+0x15170>
   2741c:	ldr	r0, [pc, r0]
   27420:	ldr	r0, [r0]
   27424:	cmp	r0, #2
   27428:	blt	2743c <bcmp@plt+0x15160>
   2742c:	ldr	r1, [pc, #28]	; 27450 <bcmp@plt+0x15174>
   27430:	add	r1, pc, r1
   27434:	mov	r0, #6
   27438:	bl	40d10 <bcmp@plt+0x2ea34>
   2743c:	mov	r0, r4
   27440:	bl	274d0 <bcmp@plt+0x151f4>
   27444:	mov	r0, #1
   27448:	pop	{r4, r5, fp, pc}
   2744c:	andeq	lr, r4, ip, ror #30
   27450:	andeq	r3, r3, r9, lsl #27
   27454:			; <UNDEFINED> instruction: 0x0004efb4
   27458:	andeq	r3, r3, r2, lsr #28
   2745c:	push	{r4, sl, fp, lr}
   27460:	add	fp, sp, #8
   27464:	ldr	r0, [r0, #20]
   27468:	ldr	r4, [r0, #40]	; 0x28
   2746c:	ldr	r0, [r4]
   27470:	cmp	r0, r1
   27474:	beq	27488 <bcmp@plt+0x151ac>
   27478:	ldr	r2, [r4, #4]
   2747c:	cmp	r2, #0
   27480:	cmpne	r0, #0
   27484:	bne	274bc <bcmp@plt+0x151e0>
   27488:	ldr	r0, [pc, #56]	; 274c8 <bcmp@plt+0x151ec>
   2748c:	ldr	r0, [pc, r0]
   27490:	ldr	r0, [r0]
   27494:	cmp	r0, #2
   27498:	blt	274ac <bcmp@plt+0x151d0>
   2749c:	ldr	r1, [pc, #40]	; 274cc <bcmp@plt+0x151f0>
   274a0:	mov	r0, #6
   274a4:	add	r1, pc, r1
   274a8:	bl	40d10 <bcmp@plt+0x2ea34>
   274ac:	mov	r0, r4
   274b0:	bl	274d0 <bcmp@plt+0x151f4>
   274b4:	mov	r0, #1
   274b8:	pop	{r4, sl, fp, pc}
   274bc:	cmp	r2, r1
   274c0:	bne	274b4 <bcmp@plt+0x151d8>
   274c4:	b	27488 <bcmp@plt+0x151ac>
   274c8:	strdeq	lr, [r4], -ip
   274cc:	andeq	r3, r3, r6, lsr #27
   274d0:	push	{r4, r5, r6, sl, fp, lr}
   274d4:	add	fp, sp, #16
   274d8:	mov	r4, r0
   274dc:	mov	r0, #2
   274e0:	bl	4e47c <bcmp@plt+0x3c1a0>
   274e4:	str	r0, [r4]
   274e8:	cmp	r0, #0
   274ec:	ldr	r6, [pc, #168]	; 2759c <bcmp@plt+0x152c0>
   274f0:	ldr	r6, [pc, r6]
   274f4:	beq	27528 <bcmp@plt+0x1524c>
   274f8:	ldr	r1, [r6]
   274fc:	cmp	r1, #2
   27500:	blt	27528 <bcmp@plt+0x1524c>
   27504:	ldr	r5, [r0]
   27508:	ldr	r0, [r0, #12]
   2750c:	bl	342fc <bcmp@plt+0x22020>
   27510:	ldr	r1, [pc, #136]	; 275a0 <bcmp@plt+0x152c4>
   27514:	mov	r3, r0
   27518:	mov	r0, #6
   2751c:	mov	r2, r5
   27520:	add	r1, pc, r1
   27524:	bl	40d10 <bcmp@plt+0x2ea34>
   27528:	mov	r0, #10
   2752c:	bl	4e47c <bcmp@plt+0x3c1a0>
   27530:	cmp	r0, #0
   27534:	str	r0, [r4, #4]
   27538:	beq	2756c <bcmp@plt+0x15290>
   2753c:	ldr	r1, [r6]
   27540:	cmp	r1, #2
   27544:	blt	2756c <bcmp@plt+0x15290>
   27548:	ldr	r5, [r0]
   2754c:	ldr	r0, [r0, #16]
   27550:	bl	342fc <bcmp@plt+0x22020>
   27554:	ldr	r1, [pc, #72]	; 275a4 <bcmp@plt+0x152c8>
   27558:	mov	r3, r0
   2755c:	mov	r0, #6
   27560:	mov	r2, r5
   27564:	add	r1, pc, r1
   27568:	bl	40d10 <bcmp@plt+0x2ea34>
   2756c:	ldr	r0, [r4]
   27570:	cmp	r0, #0
   27574:	popne	{r4, r5, r6, sl, fp, pc}
   27578:	ldr	r0, [r4, #4]
   2757c:	cmp	r0, #0
   27580:	beq	27588 <bcmp@plt+0x152ac>
   27584:	pop	{r4, r5, r6, sl, fp, pc}
   27588:	ldr	r1, [pc, #24]	; 275a8 <bcmp@plt+0x152cc>
   2758c:	mov	r0, #2
   27590:	add	r1, pc, r1
   27594:	pop	{r4, r5, r6, sl, fp, lr}
   27598:	b	40d10 <bcmp@plt+0x2ea34>
   2759c:	muleq	r4, r8, lr
   275a0:	andeq	r3, r3, ip, ror #26
   275a4:	andeq	r3, r3, fp, asr #26
   275a8:	andeq	r3, r3, r2, asr #26
   275ac:	push	{r4, r5, r6, r7, fp, lr}
   275b0:	add	fp, sp, #16
   275b4:	mov	r5, r0
   275b8:	add	r0, r1, #28
   275bc:	mov	r6, r1
   275c0:	bl	34418 <bcmp@plt+0x2213c>
   275c4:	mov	r4, r0
   275c8:	ldr	r0, [r6, #24]
   275cc:	cmp	r0, #0
   275d0:	beq	2760c <bcmp@plt+0x15330>
   275d4:	mov	r0, r6
   275d8:	bl	4e154 <bcmp@plt+0x3be78>
   275dc:	cmp	r0, #0
   275e0:	beq	27630 <bcmp@plt+0x15354>
   275e4:	mov	r1, r4
   275e8:	bl	4e58c <bcmp@plt+0x3c2b0>
   275ec:	cmn	r0, #1
   275f0:	popgt	{r4, r5, r6, r7, fp, pc}
   275f4:	ldr	r1, [pc, #464]	; 277cc <bcmp@plt+0x154f0>
   275f8:	mov	r0, #2
   275fc:	add	r1, pc, r1
   27600:	bl	40d10 <bcmp@plt+0x2ea34>
   27604:	mvn	r0, #8
   27608:	pop	{r4, r5, r6, r7, fp, pc}
   2760c:	cmp	r4, #10
   27610:	beq	27684 <bcmp@plt+0x153a8>
   27614:	cmp	r4, #2
   27618:	bne	276ac <bcmp@plt+0x153d0>
   2761c:	ldr	r0, [r5]
   27620:	cmp	r0, #0
   27624:	beq	276d4 <bcmp@plt+0x153f8>
   27628:	add	r0, r0, #12
   2762c:	b	27694 <bcmp@plt+0x153b8>
   27630:	ldr	r7, [pc, #380]	; 277b4 <bcmp@plt+0x154d8>
   27634:	ldr	r7, [pc, r7]
   27638:	ldr	r0, [r7]
   2763c:	cmp	r0, #2
   27640:	blt	27660 <bcmp@plt+0x15384>
   27644:	mov	r0, r6
   27648:	bl	342fc <bcmp@plt+0x22020>
   2764c:	ldr	r1, [pc, #356]	; 277b8 <bcmp@plt+0x154dc>
   27650:	mov	r2, r0
   27654:	mov	r0, #6
   27658:	add	r1, pc, r1
   2765c:	bl	40d10 <bcmp@plt+0x2ea34>
   27660:	cmp	r4, #10
   27664:	beq	276f4 <bcmp@plt+0x15418>
   27668:	cmp	r4, #2
   2766c:	bne	2773c <bcmp@plt+0x15460>
   27670:	ldr	r0, [r5]
   27674:	cmp	r0, #0
   27678:	beq	2775c <bcmp@plt+0x15480>
   2767c:	add	r0, r0, #12
   27680:	b	27704 <bcmp@plt+0x15428>
   27684:	ldr	r0, [r5, #4]
   27688:	cmp	r0, #0
   2768c:	beq	276d4 <bcmp@plt+0x153f8>
   27690:	add	r0, r0, #16
   27694:	ldr	r1, [r0]
   27698:	cmp	r1, #0
   2769c:	beq	276d4 <bcmp@plt+0x153f8>
   276a0:	mov	r0, r6
   276a4:	bl	3486c <bcmp@plt+0x22590>
   276a8:	b	275d4 <bcmp@plt+0x152f8>
   276ac:	ldr	r0, [pc, #236]	; 277a0 <bcmp@plt+0x154c4>
   276b0:	ldr	r0, [pc, r0]
   276b4:	ldr	r0, [r0]
   276b8:	cmp	r0, #2
   276bc:	blt	276d4 <bcmp@plt+0x153f8>
   276c0:	ldr	r1, [pc, #220]	; 277a4 <bcmp@plt+0x154c8>
   276c4:	mov	r0, #6
   276c8:	mov	r2, r4
   276cc:	add	r1, pc, r1
   276d0:	bl	40d10 <bcmp@plt+0x2ea34>
   276d4:	ldr	r0, [pc, #204]	; 277a8 <bcmp@plt+0x154cc>
   276d8:	ldr	r2, [pc, #204]	; 277ac <bcmp@plt+0x154d0>
   276dc:	ldr	r1, [pc, #204]	; 277b0 <bcmp@plt+0x154d4>
   276e0:	cmp	r4, #2
   276e4:	add	r0, pc, r0
   276e8:	add	r2, pc, r2
   276ec:	add	r1, pc, r1
   276f0:	b	27778 <bcmp@plt+0x1549c>
   276f4:	ldr	r0, [r5, #4]
   276f8:	cmp	r0, #0
   276fc:	beq	2775c <bcmp@plt+0x15480>
   27700:	add	r0, r0, #16
   27704:	ldr	r1, [r0]
   27708:	cmp	r1, #0
   2770c:	beq	2775c <bcmp@plt+0x15480>
   27710:	mov	r0, r6
   27714:	bl	3486c <bcmp@plt+0x22590>
   27718:	cmp	r4, #10
   2771c:	beq	2778c <bcmp@plt+0x154b0>
   27720:	cmp	r4, #2
   27724:	bne	275f4 <bcmp@plt+0x15318>
   27728:	ldr	r0, [r5]
   2772c:	cmp	r0, #0
   27730:	beq	275f4 <bcmp@plt+0x15318>
   27734:	ldr	r0, [r0, #28]
   27738:	b	275ec <bcmp@plt+0x15310>
   2773c:	ldr	r0, [r7]
   27740:	cmp	r0, #2
   27744:	blt	2775c <bcmp@plt+0x15480>
   27748:	ldr	r1, [pc, #108]	; 277bc <bcmp@plt+0x154e0>
   2774c:	mov	r0, #6
   27750:	mov	r2, r4
   27754:	add	r1, pc, r1
   27758:	bl	40d10 <bcmp@plt+0x2ea34>
   2775c:	ldr	r0, [pc, #92]	; 277c0 <bcmp@plt+0x154e4>
   27760:	ldr	r2, [pc, #92]	; 277c4 <bcmp@plt+0x154e8>
   27764:	ldr	r1, [pc, #92]	; 277c8 <bcmp@plt+0x154ec>
   27768:	cmp	r4, #2
   2776c:	add	r0, pc, r0
   27770:	add	r2, pc, r2
   27774:	add	r1, pc, r1
   27778:	moveq	r2, r0
   2777c:	mov	r0, #2
   27780:	bl	40d10 <bcmp@plt+0x2ea34>
   27784:	mvn	r0, #8
   27788:	pop	{r4, r5, r6, r7, fp, pc}
   2778c:	ldr	r0, [r5, #4]
   27790:	cmp	r0, #0
   27794:	beq	275f4 <bcmp@plt+0x15318>
   27798:	ldr	r0, [r0, #32]
   2779c:	b	275ec <bcmp@plt+0x15310>
   277a0:	ldrdeq	lr, [r4], -r8
   277a4:	andeq	r3, r3, r2, lsr ip
   277a8:	andeq	pc, r2, lr, lsl #28
   277ac:	andeq	pc, r2, pc, lsl #28
   277b0:	andeq	r3, r3, pc, asr #24
   277b4:	andeq	lr, r4, r4, asr sp
   277b8:	andeq	r3, r3, r3, lsr sp
   277bc:	andeq	r3, r3, sl, lsr #23
   277c0:	andeq	pc, r2, r6, lsl #27
   277c4:	andeq	pc, r2, r7, lsl #27
   277c8:	andeq	r3, r3, r9, ror ip
   277cc:	andeq	r3, r3, r9, asr #28
   277d0:	push	{r4, sl, fp, lr}
   277d4:	add	fp, sp, #8
   277d8:	cmp	r1, #10
   277dc:	beq	27804 <bcmp@plt+0x15528>
   277e0:	mov	r2, r1
   277e4:	cmp	r1, #2
   277e8:	bne	2781c <bcmp@plt+0x15540>
   277ec:	ldr	r0, [r0]
   277f0:	cmp	r0, #0
   277f4:	beq	2784c <bcmp@plt+0x15570>
   277f8:	ldr	r4, [r0, #12]
   277fc:	mov	r0, r4
   27800:	pop	{r4, sl, fp, pc}
   27804:	ldr	r0, [r0, #4]
   27808:	cmp	r0, #0
   2780c:	beq	2784c <bcmp@plt+0x15570>
   27810:	ldr	r4, [r0, #16]
   27814:	mov	r0, r4
   27818:	pop	{r4, sl, fp, pc}
   2781c:	ldr	r0, [pc, #52]	; 27858 <bcmp@plt+0x1557c>
   27820:	mov	r4, #0
   27824:	ldr	r0, [pc, r0]
   27828:	ldr	r0, [r0]
   2782c:	cmp	r0, #2
   27830:	blt	27844 <bcmp@plt+0x15568>
   27834:	ldr	r1, [pc, #32]	; 2785c <bcmp@plt+0x15580>
   27838:	mov	r0, #6
   2783c:	add	r1, pc, r1
   27840:	bl	40d10 <bcmp@plt+0x2ea34>
   27844:	mov	r0, r4
   27848:	pop	{r4, sl, fp, pc}
   2784c:	mov	r4, #0
   27850:	mov	r0, r4
   27854:	pop	{r4, sl, fp, pc}
   27858:	andeq	lr, r4, r4, ror #22
   2785c:	andeq	r3, r3, r2, asr #21
   27860:	cmp	r1, #10
   27864:	beq	2787c <bcmp@plt+0x155a0>
   27868:	cmp	r1, #2
   2786c:	mov	r2, #0
   27870:	ldreq	r2, [r0]
   27874:	mov	r0, r2
   27878:	bx	lr
   2787c:	add	r0, r0, #4
   27880:	ldr	r2, [r0]
   27884:	mov	r0, r2
   27888:	bx	lr
   2788c:	mov	r2, r0
   27890:	cmp	r1, #10
   27894:	beq	278b8 <bcmp@plt+0x155dc>
   27898:	mvn	r0, #0
   2789c:	cmp	r1, #2
   278a0:	bxne	lr
   278a4:	ldr	r0, [r2]
   278a8:	cmp	r0, #0
   278ac:	ldrne	r0, [r0, #28]
   278b0:	bxne	lr
   278b4:	b	278cc <bcmp@plt+0x155f0>
   278b8:	ldr	r0, [r2, #4]
   278bc:	cmp	r0, #0
   278c0:	beq	278cc <bcmp@plt+0x155f0>
   278c4:	ldr	r0, [r0, #32]
   278c8:	bx	lr
   278cc:	mvn	r0, #8
   278d0:	bx	lr
   278d4:	push	{fp, lr}
   278d8:	mov	fp, sp
   278dc:	bl	34418 <bcmp@plt+0x2213c>
   278e0:	cmp	r0, #2
   278e4:	mov	r1, #2
   278e8:	movweq	r1, #1
   278ec:	mov	r0, r1
   278f0:	pop	{fp, pc}
   278f4:	push	{r4, r5, fp, lr}
   278f8:	add	fp, sp, #8
   278fc:	mov	r5, r0
   27900:	mov	r0, #8
   27904:	mov	r4, r2
   27908:	mov	r2, #0
   2790c:	str	r0, [r5]
   27910:	mov	r0, r5
   27914:	str	r2, [r0, #4]!
   27918:	bl	46ca8 <bcmp@plt+0x349cc>
   2791c:	strb	r4, [r5, #3]
   27920:	ldrb	r0, [r5]
   27924:	orr	r0, r0, #4
   27928:	strb	r0, [r5]
   2792c:	pop	{r4, r5, fp, pc}
   27930:	push	{r4, r5, r6, r7, fp, lr}
   27934:	add	fp, sp, #16
   27938:	mov	r5, r1
   2793c:	mov	r1, #8
   27940:	mov	r4, r2
   27944:	mov	r7, #8
   27948:	bl	4067c <bcmp@plt+0x2e3a0>
   2794c:	mov	r1, #0
   27950:	mov	r6, r0
   27954:	str	r7, [r0]
   27958:	str	r1, [r0, #4]!
   2795c:	mov	r1, r5
   27960:	bl	46ca8 <bcmp@plt+0x349cc>
   27964:	strb	r4, [r6, #3]
   27968:	ldrb	r0, [r6]
   2796c:	orr	r0, r0, #4
   27970:	strb	r0, [r6]
   27974:	mov	r0, r6
   27978:	pop	{r4, r5, r6, r7, fp, pc}
   2797c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27980:	add	fp, sp, #28
   27984:	sub	sp, sp, #20
   27988:	mov	r5, #0
   2798c:	mov	r4, r0
   27990:	mov	r8, r2
   27994:	mov	r6, r1
   27998:	add	r1, sp, #16
   2799c:	add	r2, sp, #12
   279a0:	mov	sl, r3
   279a4:	str	r5, [sp, #16]
   279a8:	str	r5, [sp, #12]
   279ac:	ldr	r0, [r0, #40]	; 0x28
   279b0:	bl	467f0 <bcmp@plt+0x34514>
   279b4:	ldr	r0, [fp, #16]
   279b8:	bl	34418 <bcmp@plt+0x2213c>
   279bc:	cmp	r0, #2
   279c0:	beq	279d8 <bcmp@plt+0x156fc>
   279c4:	cmp	r0, #10
   279c8:	bne	27a5c <bcmp@plt+0x15780>
   279cc:	mov	r9, #2
   279d0:	str	sl, [sp, #8]
   279d4:	b	279e0 <bcmp@plt+0x15704>
   279d8:	str	sl, [sp, #8]
   279dc:	mov	r9, #1
   279e0:	mov	r0, r4
   279e4:	mov	r1, #8
   279e8:	mov	sl, #8
   279ec:	bl	4067c <bcmp@plt+0x2e3a0>
   279f0:	ldr	r1, [fp, #12]
   279f4:	mov	r7, r0
   279f8:	str	sl, [r0]
   279fc:	str	r5, [r0, #4]!
   27a00:	bl	46ca8 <bcmp@plt+0x349cc>
   27a04:	strb	r9, [r7, #3]
   27a08:	ldr	r3, [sp, #8]
   27a0c:	uxth	r1, r6
   27a10:	uxth	r2, r8
   27a14:	ldrb	r0, [r7]
   27a18:	orr	r0, r0, #4
   27a1c:	strb	r0, [r7]
   27a20:	ldr	r0, [fp, #8]
   27a24:	str	r0, [sp]
   27a28:	mov	r0, r4
   27a2c:	bl	45b38 <bcmp@plt+0x3385c>
   27a30:	ldrh	r0, [r4, #18]
   27a34:	movw	r1, #65535	; 0xffff
   27a38:	ldr	r2, [sp, #12]
   27a3c:	cmp	r0, r1
   27a40:	ldrne	r1, [r4, #36]	; 0x24
   27a44:	addne	r5, r1, r0
   27a48:	ldr	r1, [sp, #16]
   27a4c:	mov	r0, r5
   27a50:	bl	46764 <bcmp@plt+0x34488>
   27a54:	ldr	r4, [r4, #40]	; 0x28
   27a58:	b	27a84 <bcmp@plt+0x157a8>
   27a5c:	ldr	r0, [pc, #44]	; 27a90 <bcmp@plt+0x157b4>
   27a60:	mov	r4, #0
   27a64:	ldr	r0, [pc, r0]
   27a68:	ldr	r0, [r0]
   27a6c:	cmp	r0, #1
   27a70:	blt	27a84 <bcmp@plt+0x157a8>
   27a74:	ldr	r1, [pc, #24]	; 27a94 <bcmp@plt+0x157b8>
   27a78:	mov	r0, #5
   27a7c:	add	r1, pc, r1
   27a80:	bl	40d10 <bcmp@plt+0x2ea34>
   27a84:	mov	r0, r4
   27a88:	sub	sp, fp, #28
   27a8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27a90:	andeq	lr, r4, r4, lsr #18
   27a94:	andeq	r3, r3, pc, ror #19
   27a98:	ldr	r2, [r0, #12]
   27a9c:	mov	r1, #0
   27aa0:	cmp	r2, #8
   27aa4:	bcc	27abc <bcmp@plt+0x157e0>
   27aa8:	sub	r1, r2, #8
   27aac:	str	r1, [r0, #12]
   27ab0:	ldr	r1, [r0, #40]	; 0x28
   27ab4:	add	r2, r1, #8
   27ab8:	str	r2, [r0, #40]	; 0x28
   27abc:	mov	r0, r1
   27ac0:	bx	lr
   27ac4:	add	r0, r0, #4
   27ac8:	b	46cc8 <bcmp@plt+0x349ec>
   27acc:	ldr	r0, [pc, #16]	; 27ae4 <bcmp@plt+0x15808>
   27ad0:	ldr	r0, [pc, r0]
   27ad4:	ldr	r1, [pc, #12]	; 27ae8 <bcmp@plt+0x1580c>
   27ad8:	ldr	r1, [pc, r1]
   27adc:	str	r1, [r0]
   27ae0:	bx	lr
   27ae4:	muleq	r4, r4, r7
   27ae8:	andeq	lr, r4, r0, ror #16
   27aec:	andeq	r0, r0, r0
   27af0:	push	{r4, sl, fp, lr}
   27af4:	add	fp, sp, #8
   27af8:	mov	r4, r0
   27afc:	mov	r0, #1
   27b00:	mov	r1, #28
   27b04:	bl	12204 <calloc@plt>
   27b08:	add	r1, r4, #4
   27b0c:	stm	r4, {r0, r1}
   27b10:	str	r1, [r4, #8]
   27b14:	pop	{r4, sl, fp, pc}
   27b18:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   27b1c:	add	fp, sp, #24
   27b20:	ldr	r4, [r0]
   27b24:	mov	r8, r0
   27b28:	ldr	r0, [r4]
   27b2c:	cmp	r0, #0
   27b30:	beq	27b88 <bcmp@plt+0x158ac>
   27b34:	mov	r6, #0
   27b38:	mvn	r9, #3
   27b3c:	mov	r5, #3
   27b40:	mov	r7, #0
   27b44:	b	27b5c <bcmp@plt+0x15880>
   27b48:	ldr	r0, [r4]
   27b4c:	add	r7, r7, #1
   27b50:	add	r6, r6, #2
   27b54:	cmp	r7, r0
   27b58:	beq	27b88 <bcmp@plt+0x158ac>
   27b5c:	ldr	r1, [r4, #16]
   27b60:	and	r0, r9, r7, lsr #2
   27b64:	ldr	r0, [r1, r0]
   27b68:	and	r1, r6, #30
   27b6c:	tst	r0, r5, lsl r1
   27b70:	bne	27b48 <bcmp@plt+0x1586c>
   27b74:	ldr	r0, [r4, #24]
   27b78:	ldr	r0, [r0, r7, lsl #2]
   27b7c:	bl	30df0 <bcmp@plt+0x1eb14>
   27b80:	ldr	r4, [r8]
   27b84:	b	27b48 <bcmp@plt+0x1586c>
   27b88:	cmp	r4, #0
   27b8c:	beq	27bb4 <bcmp@plt+0x158d8>
   27b90:	ldr	r0, [r4, #20]
   27b94:	bl	11f10 <free@plt>
   27b98:	ldr	r0, [r4, #16]
   27b9c:	bl	11f10 <free@plt>
   27ba0:	ldr	r0, [r4, #24]
   27ba4:	bl	11f10 <free@plt>
   27ba8:	mov	r0, r4
   27bac:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   27bb0:	b	11f10 <free@plt>
   27bb4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   27bb8:	push	{r4, sl, fp, lr}
   27bbc:	add	fp, sp, #8
   27bc0:	mov	r0, #12
   27bc4:	bl	44994 <bcmp@plt+0x326b8>
   27bc8:	mov	r4, r0
   27bcc:	mov	r0, #1
   27bd0:	mov	r1, #28
   27bd4:	bl	12204 <calloc@plt>
   27bd8:	add	r1, r4, #4
   27bdc:	stm	r4, {r0, r1}
   27be0:	mov	r0, r4
   27be4:	str	r1, [r4, #8]
   27be8:	pop	{r4, sl, fp, pc}
   27bec:	push	{r4, sl, fp, lr}
   27bf0:	add	fp, sp, #8
   27bf4:	mov	r4, r0
   27bf8:	bl	27b18 <bcmp@plt+0x1583c>
   27bfc:	mov	r0, r4
   27c00:	pop	{r4, sl, fp, lr}
   27c04:	b	11f10 <free@plt>
   27c08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27c0c:	add	fp, sp, #28
   27c10:	sub	sp, sp, #28
   27c14:	ldr	r6, [r0]
   27c18:	mov	r7, r1
   27c1c:	movw	r1, #10000	; 0x2710
   27c20:	mov	sl, r6
   27c24:	ldr	r3, [sl, #4]!
   27c28:	cmp	r3, r1
   27c2c:	bcc	27c5c <bcmp@plt+0x15980>
   27c30:	ldr	r0, [pc, #700]	; 27ef4 <bcmp@plt+0x15c18>
   27c34:	mov	r5, #0
   27c38:	ldr	r0, [pc, r0]
   27c3c:	ldr	r0, [r0]
   27c40:	cmp	r0, #1
   27c44:	blt	27ee8 <bcmp@plt+0x15c0c>
   27c48:	ldr	r1, [pc, #680]	; 27ef8 <bcmp@plt+0x15c1c>
   27c4c:	mov	r0, #5
   27c50:	add	r1, pc, r1
   27c54:	bl	40d10 <bcmp@plt+0x2ea34>
   27c58:	b	27ee8 <bcmp@plt+0x15c0c>
   27c5c:	mov	r4, r6
   27c60:	str	r2, [sp, #12]
   27c64:	str	r0, [sp, #16]
   27c68:	ldr	r1, [r4, #8]!
   27c6c:	ldr	r2, [r4, #4]
   27c70:	cmp	r1, r2
   27c74:	bcc	27c94 <bcmp@plt+0x159b8>
   27c78:	ldr	r1, [r6]
   27c7c:	mov	r2, #1
   27c80:	mov	r0, r6
   27c84:	cmp	r1, r3, lsl #1
   27c88:	mvnhi	r2, #0
   27c8c:	add	r1, r1, r2
   27c90:	bl	28240 <bcmp@plt+0x15f64>
   27c94:	ldr	r8, [r6]
   27c98:	mov	r0, r7
   27c9c:	sub	r5, r8, #1
   27ca0:	bl	461e4 <bcmp@plt+0x33f08>
   27ca4:	and	r9, r0, r5
   27ca8:	mvn	r1, #3
   27cac:	mov	lr, #30
   27cb0:	str	r6, [sp, #24]
   27cb4:	mov	ip, #2
   27cb8:	and	r2, r1, r9, lsr #2
   27cbc:	ldr	r1, [r6, #16]
   27cc0:	and	r6, lr, r9, lsl #1
   27cc4:	ldr	r2, [r1, r2]
   27cc8:	tst	r2, ip, lsl r6
   27ccc:	beq	27ce4 <bcmp@plt+0x15a08>
   27cd0:	mov	r3, r7
   27cd4:	ldr	r7, [sp, #12]
   27cd8:	ldr	r8, [sp, #16]
   27cdc:	ldr	r6, [sp, #24]
   27ce0:	b	27e14 <bcmp@plt+0x15b38>
   27ce4:	lsr	r2, r0, #3
   27ce8:	str	r4, [sp, #8]
   27cec:	str	sl, [sp, #4]
   27cf0:	mov	r3, r5
   27cf4:	str	r7, [sp, #20]
   27cf8:	mov	sl, #1
   27cfc:	str	r8, [sp]
   27d00:	mov	r4, r8
   27d04:	mov	r8, r9
   27d08:	eor	r0, r2, r0, lsl #3
   27d0c:	orr	r0, r0, #1
   27d10:	and	r7, r0, r5
   27d14:	b	27d30 <bcmp@plt+0x15a54>
   27d18:	tst	r0, sl, lsl r5
   27d1c:	add	r0, r8, r7
   27d20:	movne	r4, r8
   27d24:	and	r8, r0, r3
   27d28:	cmp	r8, r9
   27d2c:	beq	27d9c <bcmp@plt+0x15ac0>
   27d30:	lsr	r6, r8, #4
   27d34:	and	r5, lr, r8, lsl #1
   27d38:	ldr	r0, [r1, r6, lsl #2]
   27d3c:	tst	ip, r0, lsr r5
   27d40:	bne	27d90 <bcmp@plt+0x15ab4>
   27d44:	lsr	r2, r0, r5
   27d48:	tst	r2, #1
   27d4c:	bne	27d18 <bcmp@plt+0x15a3c>
   27d50:	ldr	r0, [sp, #24]
   27d54:	ldr	r1, [sp, #20]
   27d58:	mov	sl, r3
   27d5c:	ldr	r0, [r0, #20]
   27d60:	ldr	r0, [r0, r8, lsl #2]
   27d64:	bl	46340 <bcmp@plt+0x34064>
   27d68:	ldr	r1, [sp, #24]
   27d6c:	cmp	r0, #0
   27d70:	ldr	r1, [r1, #16]
   27d74:	bne	27db0 <bcmp@plt+0x15ad4>
   27d78:	ldr	r0, [r1, r6, lsl #2]
   27d7c:	mov	r3, sl
   27d80:	mov	lr, #30
   27d84:	mov	ip, #2
   27d88:	mov	sl, #1
   27d8c:	b	27d18 <bcmp@plt+0x15a3c>
   27d90:	ldr	r7, [sp, #12]
   27d94:	ldm	sp, {r5, sl}
   27d98:	b	27dc4 <bcmp@plt+0x15ae8>
   27d9c:	ldr	r7, [sp, #12]
   27da0:	ldr	sl, [sp, #4]
   27da4:	mov	r8, r9
   27da8:	mov	r5, r4
   27dac:	b	27dc4 <bcmp@plt+0x15ae8>
   27db0:	ldr	r7, [sp, #12]
   27db4:	ldr	sl, [sp, #4]
   27db8:	ldr	r5, [sp]
   27dbc:	mov	lr, #30
   27dc0:	mov	ip, #2
   27dc4:	ldr	r6, [sp, #24]
   27dc8:	ldr	r0, [r6]
   27dcc:	cmp	r5, r0
   27dd0:	bne	27e04 <bcmp@plt+0x15b28>
   27dd4:	mvn	r0, #3
   27dd8:	mov	r2, #30
   27ddc:	mov	r3, #2
   27de0:	mov	r9, r4
   27de4:	and	r0, r0, r8, lsr #2
   27de8:	and	r2, r2, r8, lsl #1
   27dec:	ldr	r0, [r1, r0]
   27df0:	tst	r0, r3, lsl r2
   27df4:	moveq	r9, r8
   27df8:	cmp	r4, r5
   27dfc:	moveq	r9, r8
   27e00:	b	27e08 <bcmp@plt+0x15b2c>
   27e04:	mov	r9, r5
   27e08:	ldr	r3, [sp, #20]
   27e0c:	ldr	r8, [sp, #16]
   27e10:	ldr	r4, [sp, #8]
   27e14:	lsr	r5, r9, #4
   27e18:	ldr	r2, [r1, r5, lsl #2]
   27e1c:	and	r1, lr, r9, lsl #1
   27e20:	tst	ip, r2, lsr r1
   27e24:	bne	27e68 <bcmp@plt+0x15b8c>
   27e28:	lsr	r2, r2, r1
   27e2c:	mov	r0, r3
   27e30:	tst	r2, #1
   27e34:	beq	27eac <bcmp@plt+0x15bd0>
   27e38:	ldr	r2, [r6, #20]
   27e3c:	mov	r4, sl
   27e40:	str	r0, [r2, r9, lsl #2]
   27e44:	ldr	r2, [r6, #16]
   27e48:	mov	r6, r7
   27e4c:	mov	r7, #3
   27e50:	ldr	r0, [r2, r5, lsl #2]
   27e54:	bic	r1, r0, r7, lsl r1
   27e58:	mov	r7, r6
   27e5c:	mov	r0, r3
   27e60:	str	r1, [r2, r5, lsl #2]
   27e64:	b	27ea0 <bcmp@plt+0x15bc4>
   27e68:	ldr	r2, [r6, #20]
   27e6c:	mov	r0, r3
   27e70:	mov	ip, r7
   27e74:	mov	r7, r6
   27e78:	str	r3, [r2, r9, lsl #2]
   27e7c:	ldr	r2, [r6, #16]
   27e80:	mov	r6, #3
   27e84:	ldr	r3, [r2, r5, lsl #2]
   27e88:	bic	r1, r3, r6, lsl r1
   27e8c:	str	r1, [r2, r5, lsl #2]
   27e90:	ldr	r1, [r7, #4]
   27e94:	add	r1, r1, #1
   27e98:	str	r1, [r7, #4]
   27e9c:	mov	r7, ip
   27ea0:	ldr	r1, [r4]
   27ea4:	add	r1, r1, #1
   27ea8:	str	r1, [r4]
   27eac:	ldr	r1, [r8]
   27eb0:	mov	r5, #1
   27eb4:	ldr	r1, [r1, #24]
   27eb8:	str	r7, [r1, r9, lsl #2]
   27ebc:	ldr	r1, [pc, #56]	; 27efc <bcmp@plt+0x15c20>
   27ec0:	ldr	r1, [pc, r1]
   27ec4:	ldr	r1, [r1]
   27ec8:	cmp	r1, #3
   27ecc:	blt	27ee8 <bcmp@plt+0x15c0c>
   27ed0:	bl	46440 <bcmp@plt+0x34164>
   27ed4:	ldr	r1, [pc, #36]	; 27f00 <bcmp@plt+0x15c24>
   27ed8:	mov	r2, r0
   27edc:	mov	r0, #7
   27ee0:	add	r1, pc, r1
   27ee4:	bl	40d10 <bcmp@plt+0x2ea34>
   27ee8:	mov	r0, r5
   27eec:	sub	sp, fp, #28
   27ef0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27ef4:	andeq	lr, r4, r0, asr r7
   27ef8:	andeq	r3, r3, sp, asr #16
   27efc:	andeq	lr, r4, r8, asr #9
   27f00:	strdeq	r3, [r3], -r2
   27f04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27f08:	add	fp, sp, #28
   27f0c:	sub	sp, sp, #12
   27f10:	ldr	r6, [r0]
   27f14:	mov	r4, r0
   27f18:	ldr	r0, [r6]
   27f1c:	cmp	r0, #0
   27f20:	beq	27fd0 <bcmp@plt+0x15cf4>
   27f24:	sub	sl, r0, #1
   27f28:	mov	r0, r1
   27f2c:	str	r4, [sp, #4]
   27f30:	str	r1, [sp, #8]
   27f34:	bl	461e4 <bcmp@plt+0x33f08>
   27f38:	lsr	r1, r0, #3
   27f3c:	and	r5, r0, sl
   27f40:	mov	r2, #2
   27f44:	eor	r0, r1, r0, lsl #3
   27f48:	mov	r1, #30
   27f4c:	mov	r7, r5
   27f50:	orr	r0, r0, #1
   27f54:	and	r4, r0, sl
   27f58:	b	27f6c <bcmp@plt+0x15c90>
   27f5c:	add	r0, r7, r4
   27f60:	and	r7, r0, sl
   27f64:	cmp	r7, r5
   27f68:	beq	27fd8 <bcmp@plt+0x15cfc>
   27f6c:	ldr	r0, [r6, #16]
   27f70:	lsr	r9, r7, #4
   27f74:	and	r8, r1, r7, lsl #1
   27f78:	ldr	r0, [r0, r9, lsl #2]
   27f7c:	tst	r2, r0, lsr r8
   27f80:	bne	27fb8 <bcmp@plt+0x15cdc>
   27f84:	lsr	r0, r0, r8
   27f88:	tst	r0, #1
   27f8c:	bne	27f5c <bcmp@plt+0x15c80>
   27f90:	ldr	r0, [r6, #20]
   27f94:	ldr	r1, [sp, #8]
   27f98:	ldr	r0, [r0, r7, lsl #2]
   27f9c:	bl	46340 <bcmp@plt+0x34064>
   27fa0:	mov	r2, #2
   27fa4:	mov	r1, #30
   27fa8:	cmp	r0, #0
   27fac:	beq	27f5c <bcmp@plt+0x15c80>
   27fb0:	ldr	r0, [r6, #16]
   27fb4:	ldr	r0, [r0, r9, lsl #2]
   27fb8:	mov	r2, #3
   27fbc:	ldr	r4, [sp, #4]
   27fc0:	ldr	r1, [sp, #8]
   27fc4:	tst	r0, r2, lsl r8
   27fc8:	ldrne	r7, [r6]
   27fcc:	b	27fe4 <bcmp@plt+0x15d08>
   27fd0:	mov	r7, #0
   27fd4:	b	27fe4 <bcmp@plt+0x15d08>
   27fd8:	ldr	r7, [r6]
   27fdc:	ldr	r4, [sp, #4]
   27fe0:	ldr	r1, [sp, #8]
   27fe4:	ldr	r0, [r4]
   27fe8:	ldr	r2, [r0]
   27fec:	cmp	r7, r2
   27ff0:	beq	28064 <bcmp@plt+0x15d88>
   27ff4:	ldr	r0, [r0, #24]
   27ff8:	ldr	r6, [r0, r7, lsl #2]
   27ffc:	ldr	r0, [pc, #136]	; 2808c <bcmp@plt+0x15db0>
   28000:	ldr	r0, [pc, r0]
   28004:	ldr	r0, [r0]
   28008:	cmp	r0, #3
   2800c:	blt	2802c <bcmp@plt+0x15d50>
   28010:	mov	r0, r1
   28014:	bl	46440 <bcmp@plt+0x34164>
   28018:	ldr	r1, [pc, #112]	; 28090 <bcmp@plt+0x15db4>
   2801c:	mov	r2, r0
   28020:	mov	r0, #7
   28024:	add	r1, pc, r1
   28028:	bl	40d10 <bcmp@plt+0x2ea34>
   2802c:	mov	r0, r6
   28030:	bl	30df0 <bcmp@plt+0x1eb14>
   28034:	ldr	r0, [r4]
   28038:	ldr	r1, [r0]
   2803c:	cmp	r1, r7
   28040:	beq	28064 <bcmp@plt+0x15d88>
   28044:	mov	r1, #30
   28048:	lsr	r3, r7, #4
   2804c:	mov	r6, #3
   28050:	and	r2, r1, r7, lsl #1
   28054:	ldr	r1, [r0, #16]
   28058:	ldr	r7, [r1, r3, lsl #2]
   2805c:	tst	r7, r6, lsl r2
   28060:	beq	2806c <bcmp@plt+0x15d90>
   28064:	sub	sp, fp, #28
   28068:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2806c:	mov	r6, #1
   28070:	orr	r2, r7, r6, lsl r2
   28074:	str	r2, [r1, r3, lsl #2]
   28078:	ldr	r1, [r0, #4]
   2807c:	sub	r1, r1, #1
   28080:	str	r1, [r0, #4]
   28084:	sub	sp, fp, #28
   28088:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2808c:	andeq	lr, r4, r8, lsl #7
   28090:	ldrdeq	r3, [r3], -r1
   28094:	push	{r4, r5, r6, sl, fp, lr}
   28098:	add	fp, sp, #16
   2809c:	mov	r5, r0
   280a0:	ldr	r0, [r0]
   280a4:	mov	r4, r1
   280a8:	ldr	r0, [r0, #24]
   280ac:	ldr	r6, [r0, r1, lsl #2]
   280b0:	ldr	r0, [pc, #124]	; 28134 <bcmp@plt+0x15e58>
   280b4:	ldr	r0, [pc, r0]
   280b8:	ldr	r0, [r0]
   280bc:	cmp	r0, #3
   280c0:	blt	280e0 <bcmp@plt+0x15e04>
   280c4:	ldr	r0, [r6, #4]
   280c8:	bl	46440 <bcmp@plt+0x34164>
   280cc:	ldr	r1, [pc, #100]	; 28138 <bcmp@plt+0x15e5c>
   280d0:	mov	r2, r0
   280d4:	mov	r0, #7
   280d8:	add	r1, pc, r1
   280dc:	bl	40d10 <bcmp@plt+0x2ea34>
   280e0:	mov	r0, r6
   280e4:	bl	30df0 <bcmp@plt+0x1eb14>
   280e8:	ldr	r0, [r5]
   280ec:	ldr	r1, [r0]
   280f0:	cmp	r1, r4
   280f4:	beq	28130 <bcmp@plt+0x15e54>
   280f8:	mov	r1, #30
   280fc:	lsr	r3, r4, #4
   28100:	mov	r5, #3
   28104:	and	r2, r1, r4, lsl #1
   28108:	ldr	r1, [r0, #16]
   2810c:	ldr	r6, [r1, r3, lsl #2]
   28110:	tst	r6, r5, lsl r2
   28114:	popne	{r4, r5, r6, sl, fp, pc}
   28118:	mov	r5, #1
   2811c:	orr	r2, r6, r5, lsl r2
   28120:	str	r2, [r1, r3, lsl #2]
   28124:	ldr	r1, [r0, #4]
   28128:	sub	r1, r1, #1
   2812c:	str	r1, [r0, #4]
   28130:	pop	{r4, r5, r6, sl, fp, pc}
   28134:	ldrdeq	lr, [r4], -r4
   28138:	andeq	r3, r3, lr, lsr r4
   2813c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28140:	add	fp, sp, #28
   28144:	sub	sp, sp, #12
   28148:	ldr	r7, [r0]
   2814c:	mov	r2, r0
   28150:	mov	r0, #0
   28154:	mov	r4, #0
   28158:	ldr	r3, [r7]
   2815c:	cmp	r3, #0
   28160:	beq	2821c <bcmp@plt+0x15f40>
   28164:	mov	r0, r1
   28168:	str	r2, [sp, #4]
   2816c:	sub	r5, r3, #1
   28170:	str	r1, [sp, #8]
   28174:	bl	461e4 <bcmp@plt+0x33f08>
   28178:	lsr	r1, r0, #3
   2817c:	and	r6, r0, r5
   28180:	mov	r2, #2
   28184:	eor	r0, r1, r0, lsl #3
   28188:	mov	r1, #30
   2818c:	mov	r4, r6
   28190:	orr	r0, r0, #1
   28194:	and	r8, r0, r5
   28198:	b	281ac <bcmp@plt+0x15ed0>
   2819c:	add	r0, r4, r8
   281a0:	and	r4, r0, r5
   281a4:	cmp	r4, r6
   281a8:	beq	28210 <bcmp@plt+0x15f34>
   281ac:	ldr	r0, [r7, #16]
   281b0:	lsr	sl, r4, #4
   281b4:	and	r9, r1, r4, lsl #1
   281b8:	ldr	r0, [r0, sl, lsl #2]
   281bc:	tst	r2, r0, lsr r9
   281c0:	bne	281f8 <bcmp@plt+0x15f1c>
   281c4:	lsr	r0, r0, r9
   281c8:	tst	r0, #1
   281cc:	bne	2819c <bcmp@plt+0x15ec0>
   281d0:	ldr	r0, [r7, #20]
   281d4:	ldr	r1, [sp, #8]
   281d8:	ldr	r0, [r0, r4, lsl #2]
   281dc:	bl	46340 <bcmp@plt+0x34064>
   281e0:	mov	r2, #2
   281e4:	mov	r1, #30
   281e8:	cmp	r0, #0
   281ec:	beq	2819c <bcmp@plt+0x15ec0>
   281f0:	ldr	r0, [r7, #16]
   281f4:	ldr	r0, [r0, sl, lsl #2]
   281f8:	mov	r1, #3
   281fc:	ldr	r2, [sp, #4]
   28200:	tst	r0, r1, lsl r9
   28204:	mov	r0, #0
   28208:	ldrne	r4, [r7]
   2820c:	b	2821c <bcmp@plt+0x15f40>
   28210:	ldr	r4, [r7]
   28214:	ldr	r2, [sp, #4]
   28218:	mov	r0, #0
   2821c:	ldr	r2, [r2]
   28220:	ldr	r1, [r2]
   28224:	cmp	r4, r1
   28228:	beq	28234 <bcmp@plt+0x15f58>
   2822c:	ldr	r0, [r2, #24]
   28230:	ldr	r0, [r0, r4, lsl #2]
   28234:	sub	sp, fp, #28
   28238:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2823c:	nop	{0}
   28240:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28244:	add	fp, sp, #28
   28248:	sub	sp, sp, #20
   2824c:	mov	r2, r0
   28250:	sub	r0, r1, #1
   28254:	vldr	d16, [pc, #580]	; 284a0 <bcmp@plt+0x161c4>
   28258:	vmov.f64	d17, #96	; 0x3f000000  0.5
   2825c:	orr	r0, r0, r0, lsr #1
   28260:	orr	r0, r0, r0, lsr #2
   28264:	orr	r0, r0, r0, lsr #4
   28268:	orr	r0, r0, r0, lsr #8
   2826c:	orr	r0, r0, r0, lsr #16
   28270:	add	r7, r0, #1
   28274:	cmp	r7, #4
   28278:	movls	r7, #4
   2827c:	vmov	s0, r7
   28280:	vcvt.f64.u32	d18, s0
   28284:	vmla.f64	d17, d18, d16
   28288:	vcvt.u32.f64	s0, d17
   2828c:	ldr	r0, [r2, #4]
   28290:	vmov	r8, s0
   28294:	cmp	r0, r8
   28298:	bcs	28494 <bcmp@plt+0x161b8>
   2829c:	mvn	r0, #3
   282a0:	cmp	r7, #16
   282a4:	str	r2, [sp, #12]
   282a8:	and	r6, r0, r7, lsr #2
   282ac:	movwcc	r6, #4
   282b0:	mov	r0, r6
   282b4:	bl	11fe8 <malloc@plt>
   282b8:	mov	r1, #170	; 0xaa
   282bc:	mov	r2, r6
   282c0:	mov	r5, r0
   282c4:	bl	12144 <memset@plt>
   282c8:	ldr	r4, [sp, #12]
   282cc:	ldr	ip, [r4]
   282d0:	cmp	ip, r7
   282d4:	bcs	2830c <bcmp@plt+0x16030>
   282d8:	ldr	r0, [r4, #20]
   282dc:	lsl	r6, r7, #2
   282e0:	mov	r1, r6
   282e4:	bl	12228 <realloc@plt>
   282e8:	ldr	r1, [sp, #12]
   282ec:	str	r0, [r1, #20]
   282f0:	ldr	r0, [sp, #12]
   282f4:	mov	r1, r6
   282f8:	ldr	r0, [r0, #24]
   282fc:	bl	12228 <realloc@plt>
   28300:	ldr	r4, [sp, #12]
   28304:	str	r0, [r4, #24]
   28308:	ldr	ip, [r4]
   2830c:	cmp	ip, #0
   28310:	beq	28478 <bcmp@plt+0x1619c>
   28314:	str	r8, [sp]
   28318:	str	r7, [sp, #4]
   2831c:	sub	r7, r7, #1
   28320:	mov	r6, #0
   28324:	mov	r8, #30
   28328:	mvn	r0, #3
   2832c:	mov	r9, #2
   28330:	b	2835c <bcmp@plt+0x16080>
   28334:	ldr	r2, [r4, #20]
   28338:	ldr	r0, [sp, #16]
   2833c:	ldr	r6, [sp, #8]
   28340:	str	sl, [r2, r1, lsl #2]
   28344:	ldr	r2, [r4, #24]
   28348:	str	r0, [r2, r1, lsl #2]
   2834c:	mvn	r0, #3
   28350:	add	r6, r6, #1
   28354:	cmp	r6, ip
   28358:	beq	28438 <bcmp@plt+0x1615c>
   2835c:	ldr	r1, [r4, #16]
   28360:	and	r3, r0, r6, lsr #2
   28364:	and	lr, r8, r6, lsl #1
   28368:	mov	r2, #3
   2836c:	ldr	r3, [r1, r3]!
   28370:	tst	r3, r2, lsl lr
   28374:	bne	28350 <bcmp@plt+0x16074>
   28378:	mov	r0, #1
   2837c:	ldr	r2, [r4, #20]
   28380:	str	r6, [sp, #8]
   28384:	orr	r0, r3, r0, lsl lr
   28388:	ldr	r3, [r4, #24]
   2838c:	ldr	sl, [r2, r6, lsl #2]
   28390:	ldr	r3, [r3, r6, lsl #2]
   28394:	str	r3, [sp, #16]
   28398:	str	r0, [r1]
   2839c:	mov	r0, sl
   283a0:	bl	461e4 <bcmp@plt+0x33f08>
   283a4:	lsr	r1, r0, #3
   283a8:	eor	r1, r1, r0, lsl #3
   283ac:	orr	r1, r1, #1
   283b0:	and	r4, r1, r7
   283b4:	and	r1, r0, r7
   283b8:	lsr	r3, r1, #4
   283bc:	and	r2, r8, r1, lsl #1
   283c0:	add	r0, r1, r4
   283c4:	ldr	r6, [r5, r3, lsl #2]
   283c8:	tst	r6, r9, lsl r2
   283cc:	beq	283b4 <bcmp@plt+0x160d8>
   283d0:	ldr	r4, [sp, #12]
   283d4:	lsl	r0, r9, r2
   283d8:	bic	r0, r6, r0
   283dc:	str	r0, [r5, r3, lsl #2]
   283e0:	ldr	ip, [r4]
   283e4:	cmp	r1, ip
   283e8:	bcs	28334 <bcmp@plt+0x16058>
   283ec:	ldr	r6, [r4, #16]
   283f0:	mov	r0, #3
   283f4:	ldr	r6, [r6, r3, lsl #2]
   283f8:	tst	r6, r0, lsl r2
   283fc:	bne	28334 <bcmp@plt+0x16058>
   28400:	ldr	r0, [r4, #20]
   28404:	ldr	r6, [sp, #16]
   28408:	ldr	ip, [r0, r1, lsl #2]
   2840c:	str	sl, [r0, r1, lsl #2]
   28410:	ldr	r0, [r4, #24]
   28414:	mov	sl, ip
   28418:	ldr	lr, [r0, r1, lsl #2]
   2841c:	str	r6, [r0, r1, lsl #2]
   28420:	ldr	r1, [r4, #16]
   28424:	str	lr, [sp, #16]
   28428:	ldr	r0, [r1, r3, lsl #2]!
   2842c:	mov	r3, #1
   28430:	orr	r0, r0, r3, lsl r2
   28434:	b	28398 <bcmp@plt+0x160bc>
   28438:	ldr	r7, [sp, #4]
   2843c:	ldr	r8, [sp]
   28440:	cmp	ip, r7
   28444:	bls	28478 <bcmp@plt+0x1619c>
   28448:	ldr	r0, [r4, #20]
   2844c:	lsl	r6, r7, #2
   28450:	mov	r1, r6
   28454:	bl	12228 <realloc@plt>
   28458:	ldr	r1, [sp, #12]
   2845c:	str	r0, [r1, #20]
   28460:	ldr	r0, [sp, #12]
   28464:	mov	r1, r6
   28468:	ldr	r0, [r0, #24]
   2846c:	bl	12228 <realloc@plt>
   28470:	ldr	r4, [sp, #12]
   28474:	str	r0, [r4, #24]
   28478:	ldr	r0, [r4, #16]
   2847c:	bl	11f10 <free@plt>
   28480:	str	r7, [r4]
   28484:	ldr	r0, [r4, #4]
   28488:	str	r0, [r4, #8]
   2848c:	str	r8, [r4, #12]
   28490:	str	r5, [r4, #16]
   28494:	sub	sp, fp, #28
   28498:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2849c:	nop	{0}
   284a0:	beq	f84738 <bcmp@plt+0xf7245c>
   284a4:	svccc	0x00e8a3d7
   284a8:	push	{r4, r5, r6, r7, fp, lr}
   284ac:	add	fp, sp, #16
   284b0:	sub	sp, sp, #16
   284b4:	mov	r4, r1
   284b8:	add	r1, sp, #14
   284bc:	mov	r7, #0
   284c0:	mov	r5, r2
   284c4:	add	r2, sp, #8
   284c8:	add	r3, sp, #15
   284cc:	str	r1, [sp]
   284d0:	mov	r1, r4
   284d4:	strb	r7, [sp, #15]
   284d8:	strb	r7, [sp, #14]
   284dc:	bl	48130 <bcmp@plt+0x35e54>
   284e0:	cmp	r0, #1
   284e4:	bne	2861c <bcmp@plt+0x16340>
   284e8:	ldr	r0, [r4, #36]	; 0x24
   284ec:	ldr	r1, [r4, #40]	; 0x28
   284f0:	sub	r0, r1, r0
   284f4:	ldr	r1, [sp, #8]
   284f8:	cmp	r1, #2
   284fc:	bne	28518 <bcmp@plt+0x1623c>
   28500:	strh	r0, [r4, #18]
   28504:	mov	r0, r4
   28508:	bl	457a8 <bcmp@plt+0x334cc>
   2850c:	ldr	r0, [r4, #36]	; 0x24
   28510:	ldr	r1, [r4, #40]	; 0x28
   28514:	sub	r0, r1, r0
   28518:	strh	r0, [r4, #20]
   2851c:	mov	r0, r4
   28520:	bl	457f8 <bcmp@plt+0x3351c>
   28524:	ldrh	r1, [r0, #4]
   28528:	mvn	r7, #7
   2852c:	rev16	r1, r1
   28530:	cmp	r1, #16
   28534:	bcc	2861c <bcmp@plt+0x16340>
   28538:	ldrh	r0, [r0, #2]
   2853c:	movw	r6, #4790	; 0x12b6
   28540:	rev	r0, r0
   28544:	cmp	r6, r0, lsr #16
   28548:	beq	28584 <bcmp@plt+0x162a8>
   2854c:	lsr	r0, r0, #16
   28550:	movw	r6, #4341	; 0x10f5
   28554:	cmp	r0, r6
   28558:	bne	2861c <bcmp@plt+0x16340>
   2855c:	mov	r0, r4
   28560:	bl	33e94 <bcmp@plt+0x21bb8>
   28564:	ldrb	r2, [r0]
   28568:	mov	r1, r0
   2856c:	mov	r0, #0
   28570:	tst	r2, #8
   28574:	beq	285a0 <bcmp@plt+0x162c4>
   28578:	mov	r0, r1
   2857c:	bl	35180 <bcmp@plt+0x22ea4>
   28580:	b	285a0 <bcmp@plt+0x162c4>
   28584:	mov	r0, r4
   28588:	bl	27a98 <bcmp@plt+0x157bc>
   2858c:	ldrb	r1, [r0]
   28590:	tst	r1, #8
   28594:	beq	285a4 <bcmp@plt+0x162c8>
   28598:	bl	27ac4 <bcmp@plt+0x157e8>
   2859c:	movw	r6, #4790	; 0x12b6
   285a0:	str	r0, [r5]
   285a4:	ldr	r1, [r4, #36]	; 0x24
   285a8:	ldr	r0, [r4, #40]	; 0x28
   285ac:	sub	r1, r0, r1
   285b0:	strh	r1, [r4, #24]
   285b4:	ldrb	r1, [sp, #15]
   285b8:	ldrb	r2, [sp, #14]
   285bc:	bl	46764 <bcmp@plt+0x34488>
   285c0:	ldr	r0, [pc, #96]	; 28628 <bcmp@plt+0x1634c>
   285c4:	mov	r7, #1
   285c8:	ldr	r0, [pc, r0]
   285cc:	ldr	r0, [r0]
   285d0:	cmp	r0, #3
   285d4:	blt	2861c <bcmp@plt+0x16340>
   285d8:	ldrh	r0, [r4, #24]
   285dc:	movw	r1, #65535	; 0xffff
   285e0:	cmp	r0, r1
   285e4:	beq	285f4 <bcmp@plt+0x16318>
   285e8:	ldr	r1, [r4, #36]	; 0x24
   285ec:	add	r0, r1, r0
   285f0:	b	285f8 <bcmp@plt+0x1631c>
   285f4:	mov	r0, #0
   285f8:	ldr	r1, [pc, #44]	; 2862c <bcmp@plt+0x16350>
   285fc:	add	r1, pc, r1
   28600:	bl	46be0 <bcmp@plt+0x34904>
   28604:	ldr	r1, [pc, #36]	; 28630 <bcmp@plt+0x16354>
   28608:	mov	r3, r0
   2860c:	mov	r0, #7
   28610:	mov	r2, r6
   28614:	add	r1, pc, r1
   28618:	bl	40d10 <bcmp@plt+0x2ea34>
   2861c:	mov	r0, r7
   28620:	sub	sp, fp, #16
   28624:	pop	{r4, r5, r6, r7, fp, pc}
   28628:	andeq	sp, r4, r0, asr #27
   2862c:	andeq	r2, r3, r6, asr pc
   28630:	andeq	r2, r3, pc, lsr #30
   28634:	push	{r4, r5, fp, lr}
   28638:	add	fp, sp, #8
   2863c:	sub	sp, sp, #8
   28640:	ldr	r5, [pc, #168]	; 286f0 <bcmp@plt+0x16414>
   28644:	ldr	r1, [pc, #168]	; 286f4 <bcmp@plt+0x16418>
   28648:	mov	r4, r0
   2864c:	mov	r2, #4096	; 0x1000
   28650:	add	r5, pc, r5
   28654:	add	r1, pc, r1
   28658:	mov	r0, r5
   2865c:	bl	40224 <bcmp@plt+0x2df48>
   28660:	ldr	r0, [r4, #12]
   28664:	add	r2, sp, #4
   28668:	mov	r1, r5
   2866c:	bl	284a8 <bcmp@plt+0x161cc>
   28670:	mov	r4, #0
   28674:	cmp	r0, #1
   28678:	bne	286e4 <bcmp@plt+0x16408>
   2867c:	ldrh	r0, [r5, #24]
   28680:	ldr	r3, [r5, #36]	; 0x24
   28684:	movw	r1, #65535	; 0xffff
   28688:	ldr	r2, [r5, #12]
   2868c:	subs	r1, r0, r1
   28690:	addne	r1, r3, r0
   28694:	ldr	r0, [pc, #92]	; 286f8 <bcmp@plt+0x1641c>
   28698:	ldr	r0, [pc, r0]
   2869c:	ldr	r0, [r0]
   286a0:	bl	11d84 <write@plt>
   286a4:	mov	r4, #1
   286a8:	cmn	r0, #1
   286ac:	bgt	286e4 <bcmp@plt+0x16408>
   286b0:	ldr	r0, [pc, #68]	; 286fc <bcmp@plt+0x16420>
   286b4:	ldr	r0, [pc, r0]
   286b8:	ldr	r0, [r0]
   286bc:	cmp	r0, #2
   286c0:	blt	286e4 <bcmp@plt+0x16408>
   286c4:	bl	11eb0 <__errno_location@plt>
   286c8:	ldr	r0, [r0]
   286cc:	bl	11e2c <strerror@plt>
   286d0:	ldr	r1, [pc, #40]	; 28700 <bcmp@plt+0x16424>
   286d4:	mov	r2, r0
   286d8:	mov	r0, #6
   286dc:	add	r1, pc, r1
   286e0:	bl	40d10 <bcmp@plt+0x2ea34>
   286e4:	mov	r0, r4
   286e8:	sub	sp, fp, #8
   286ec:	pop	{r4, r5, fp, pc}
   286f0:	andeq	r0, r5, r0, lsr #15
   286f4:	andeq	r0, r5, r8, asr #15
   286f8:	andeq	sp, r4, r0, ror #25
   286fc:	ldrdeq	sp, [r4], -r4
   28700:	andeq	r2, r3, r9, lsl #29
   28704:	push	{r4, r5, fp, lr}
   28708:	add	fp, sp, #8
   2870c:	sub	sp, sp, #72	; 0x48
   28710:	ldr	r4, [pc, #180]	; 287cc <bcmp@plt+0x164f0>
   28714:	ldr	r1, [pc, #180]	; 287d0 <bcmp@plt+0x164f4>
   28718:	mov	r5, r0
   2871c:	mov	r2, #4096	; 0x1000
   28720:	add	r4, pc, r4
   28724:	add	r1, pc, r1
   28728:	mov	r0, r4
   2872c:	bl	40224 <bcmp@plt+0x2df48>
   28730:	mov	r0, r4
   28734:	mov	r1, #100	; 0x64
   28738:	bl	403e0 <bcmp@plt+0x2e104>
   2873c:	ldr	r0, [r5, #12]
   28740:	add	r1, sp, #4
   28744:	add	r2, r1, #64	; 0x40
   28748:	mov	r1, r4
   2874c:	bl	284a8 <bcmp@plt+0x161cc>
   28750:	mov	r5, #0
   28754:	cmp	r0, #1
   28758:	bne	287c0 <bcmp@plt+0x164e4>
   2875c:	ldr	r0, [pc, #112]	; 287d4 <bcmp@plt+0x164f8>
   28760:	ldr	r0, [pc, r0]
   28764:	ldr	r0, [r0]
   28768:	cmp	r0, #3
   2876c:	blt	28780 <bcmp@plt+0x164a4>
   28770:	ldr	r1, [pc, #96]	; 287d8 <bcmp@plt+0x164fc>
   28774:	mov	r0, #7
   28778:	add	r1, pc, r1
   2877c:	bl	40d10 <bcmp@plt+0x2ea34>
   28780:	mov	r0, r4
   28784:	bl	40a3c <bcmp@plt+0x2e760>
   28788:	ldr	r0, [r4, #36]	; 0x24
   2878c:	ldr	r1, [r4, #40]	; 0x28
   28790:	sub	r0, r1, r0
   28794:	add	r1, sp, #4
   28798:	strh	r0, [r4, #18]
   2879c:	mov	r0, r4
   287a0:	bl	45e18 <bcmp@plt+0x33b3c>
   287a4:	cmp	r0, #1
   287a8:	bne	287c0 <bcmp@plt+0x164e4>
   287ac:	ldr	r0, [pc, #40]	; 287dc <bcmp@plt+0x16500>
   287b0:	add	r1, sp, #4
   287b4:	add	r0, pc, r0
   287b8:	bl	28800 <bcmp@plt+0x16524>
   287bc:	mov	r5, #1
   287c0:	mov	r0, r5
   287c4:	sub	sp, fp, #8
   287c8:	pop	{r4, r5, fp, pc}
   287cc:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   287d0:	strdeq	r0, [r5], -r8
   287d4:	andeq	sp, r4, r8, lsr #24
   287d8:	andeq	r2, r3, fp, lsl #28
   287dc:	andeq	r0, r5, ip, lsr r6
   287e0:	push	{r4, sl, fp, lr}
   287e4:	add	fp, sp, #8
   287e8:	mov	r4, r0
   287ec:	bl	29d84 <bcmp@plt+0x17aa8>
   287f0:	add	r0, r0, #16
   287f4:	mov	r1, r4
   287f8:	pop	{r4, sl, fp, lr}
   287fc:	b	27f04 <bcmp@plt+0x15c28>
   28800:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28804:	add	fp, sp, #28
   28808:	sub	sp, sp, #20
   2880c:	ldr	sl, [pc, #1068]	; 28c40 <bcmp@plt+0x16964>
   28810:	mov	r4, r0
   28814:	mov	r7, r1
   28818:	ldr	sl, [pc, sl]
   2881c:	ldr	r0, [sl]
   28820:	cmp	r0, #3
   28824:	blt	28864 <bcmp@plt+0x16588>
   28828:	mov	r0, r7
   2882c:	bl	342fc <bcmp@plt+0x22020>
   28830:	mov	r5, r0
   28834:	add	r0, r7, #28
   28838:	bl	342fc <bcmp@plt+0x22020>
   2883c:	mov	r3, r0
   28840:	ldrb	r0, [r7, #60]	; 0x3c
   28844:	ldrh	r1, [r7, #56]	; 0x38
   28848:	ldrh	r2, [r7, #58]	; 0x3a
   2884c:	stm	sp, {r0, r1, r2}
   28850:	mov	r0, #7
   28854:	mov	r2, r5
   28858:	ldr	r1, [pc, #996]	; 28c44 <bcmp@plt+0x16968>
   2885c:	add	r1, pc, r1
   28860:	bl	40d10 <bcmp@plt+0x2ea34>
   28864:	mov	r0, r7
   28868:	bl	46718 <bcmp@plt+0x3443c>
   2886c:	cmp	r0, #0
   28870:	beq	288a4 <bcmp@plt+0x165c8>
   28874:	ldr	r0, [sl]
   28878:	cmp	r0, #3
   2887c:	blt	28890 <bcmp@plt+0x165b4>
   28880:	ldr	r1, [pc, #960]	; 28c48 <bcmp@plt+0x1696c>
   28884:	mov	r0, #7
   28888:	add	r1, pc, r1
   2888c:	bl	40d10 <bcmp@plt+0x2ea34>
   28890:	add	r1, r7, #28
   28894:	mov	r0, r4
   28898:	sub	sp, fp, #28
   2889c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   288a0:	b	28c78 <bcmp@plt+0x1699c>
   288a4:	add	r5, r7, #28
   288a8:	mov	r0, r5
   288ac:	bl	35f88 <bcmp@plt+0x23cac>
   288b0:	cmp	r0, #0
   288b4:	beq	288d8 <bcmp@plt+0x165fc>
   288b8:	ldr	r0, [sl]
   288bc:	cmp	r0, #1
   288c0:	blt	28b8c <bcmp@plt+0x168b0>
   288c4:	ldr	r1, [pc, #896]	; 28c4c <bcmp@plt+0x16970>
   288c8:	mov	r0, #5
   288cc:	add	r1, pc, r1
   288d0:	bl	40d10 <bcmp@plt+0x2ea34>
   288d4:	b	28b8c <bcmp@plt+0x168b0>
   288d8:	str	r5, [sp, #16]
   288dc:	ldr	r5, [r7, #64]	; 0x40
   288e0:	bl	29d84 <bcmp@plt+0x17aa8>
   288e4:	add	r9, r0, #16
   288e8:	mov	r6, r0
   288ec:	mov	r1, r7
   288f0:	mov	r0, r9
   288f4:	bl	2813c <bcmp@plt+0x15e60>
   288f8:	cmp	r0, #0
   288fc:	beq	289d4 <bcmp@plt+0x166f8>
   28900:	ldr	r8, [r0, #4]
   28904:	mov	r3, r0
   28908:	ldr	r0, [r8, #4]
   2890c:	cmp	r0, #0
   28910:	beq	28920 <bcmp@plt+0x16644>
   28914:	ldr	r1, [r8, #8]
   28918:	cmp	r1, #0
   2891c:	bne	28960 <bcmp@plt+0x16684>
   28920:	ldr	r1, [r3, #8]
   28924:	sub	r2, r1, #2
   28928:	cmp	r2, #2
   2892c:	bcc	28940 <bcmp@plt+0x16664>
   28930:	cmp	r1, #1
   28934:	beq	28b98 <bcmp@plt+0x168bc>
   28938:	cmp	r1, #0
   2893c:	bne	28960 <bcmp@plt+0x16684>
   28940:	ldr	r0, [sl]
   28944:	cmp	r0, #3
   28948:	blt	28b8c <bcmp@plt+0x168b0>
   2894c:	ldr	r1, [pc, #796]	; 28c70 <bcmp@plt+0x16994>
   28950:	add	r1, pc, r1
   28954:	mov	r0, #7
   28958:	bl	40d10 <bcmp@plt+0x2ea34>
   2895c:	b	28b8c <bcmp@plt+0x168b0>
   28960:	ldr	r1, [sl]
   28964:	cmp	r1, #3
   28968:	blt	2899c <bcmp@plt+0x166c0>
   2896c:	mov	r6, r3
   28970:	bl	342fc <bcmp@plt+0x22020>
   28974:	mov	r5, r0
   28978:	ldr	r0, [r8, #8]
   2897c:	bl	342fc <bcmp@plt+0x22020>
   28980:	ldr	r1, [pc, #748]	; 28c74 <bcmp@plt+0x16998>
   28984:	mov	r3, r0
   28988:	mov	r0, #7
   2898c:	mov	r2, r5
   28990:	add	r1, pc, r1
   28994:	bl	40d10 <bcmp@plt+0x2ea34>
   28998:	mov	r3, r6
   2899c:	ldr	r0, [r3, #12]
   289a0:	cmp	r0, #1
   289a4:	beq	28b4c <bcmp@plt+0x16870>
   289a8:	cmp	r0, #0
   289ac:	bne	28b74 <bcmp@plt+0x16898>
   289b0:	ldr	r0, [r8, #8]
   289b4:	ldrh	r2, [r8, #14]
   289b8:	ldrh	r1, [r8, #12]
   289bc:	ldr	r3, [r8, #4]
   289c0:	ldr	r7, [r8, #20]
   289c4:	stm	sp, {r0, r7}
   289c8:	mov	r0, r4
   289cc:	bl	33e10 <bcmp@plt+0x21b34>
   289d0:	b	28b74 <bcmp@plt+0x16898>
   289d4:	mov	r0, r7
   289d8:	str	r5, [sp, #12]
   289dc:	bl	168a8 <bcmp@plt+0x45cc>
   289e0:	cmp	r0, #0
   289e4:	beq	28b8c <bcmp@plt+0x168b0>
   289e8:	ldr	r8, [r0, #4]
   289ec:	mov	r5, r0
   289f0:	cmp	r8, #0
   289f4:	beq	28b8c <bcmp@plt+0x168b0>
   289f8:	ldr	r0, [r8, #4]
   289fc:	cmp	r0, #0
   28a00:	beq	28a18 <bcmp@plt+0x1673c>
   28a04:	ldr	r1, [r8, #8]
   28a08:	cmp	r1, #0
   28a0c:	beq	28a18 <bcmp@plt+0x1673c>
   28a10:	bl	4e220 <bcmp@plt+0x3bf44>
   28a14:	str	r0, [r8, #16]
   28a18:	ldr	r1, [r8]
   28a1c:	ldr	r0, [sp, #12]
   28a20:	mov	r2, r5
   28a24:	str	r0, [r1, #64]	; 0x40
   28a28:	mov	r0, r9
   28a2c:	bl	27c08 <bcmp@plt+0x1592c>
   28a30:	cmp	r0, #1
   28a34:	beq	28a4c <bcmp@plt+0x16770>
   28a38:	bl	2a5a4 <bcmp@plt+0x182c8>
   28a3c:	ldr	r1, [r8]
   28a40:	mov	r0, r9
   28a44:	mov	r2, r5
   28a48:	bl	27c08 <bcmp@plt+0x1592c>
   28a4c:	ldr	r0, [r5]
   28a50:	ldr	r9, [r6, #12]
   28a54:	str	r5, [sp, #12]
   28a58:	bl	342fc <bcmp@plt+0x22020>
   28a5c:	mov	r1, r0
   28a60:	mov	r0, r9
   28a64:	bl	49664 <bcmp@plt+0x37388>
   28a68:	mov	r5, r0
   28a6c:	cmp	r0, #0
   28a70:	bne	28aa8 <bcmp@plt+0x167cc>
   28a74:	ldr	r0, [pc, #468]	; 28c50 <bcmp@plt+0x16974>
   28a78:	ldr	r0, [pc, r0]
   28a7c:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   28a80:	mov	r5, r0
   28a84:	ldr	r0, [sp, #12]
   28a88:	ldr	r9, [r6, #12]
   28a8c:	ldr	r0, [r0]
   28a90:	bl	342fc <bcmp@plt+0x22020>
   28a94:	bl	12030 <strdup@plt>
   28a98:	mov	r1, r0
   28a9c:	mov	r0, r9
   28aa0:	mov	r2, r5
   28aa4:	bl	4917c <bcmp@plt+0x36ea0>
   28aa8:	ldr	r0, [r8]
   28aac:	mov	r1, r5
   28ab0:	bl	3dd80 <bcmp@plt+0x2baa4>
   28ab4:	ldr	r0, [sl]
   28ab8:	cmp	r0, #3
   28abc:	blt	28af0 <bcmp@plt+0x16814>
   28ac0:	mov	r0, r7
   28ac4:	bl	46440 <bcmp@plt+0x34164>
   28ac8:	mov	r5, r0
   28acc:	ldr	r0, [sp, #12]
   28ad0:	ldr	r0, [r0]
   28ad4:	bl	342fc <bcmp@plt+0x22020>
   28ad8:	ldr	r1, [pc, #372]	; 28c54 <bcmp@plt+0x16978>
   28adc:	mov	r3, r0
   28ae0:	mov	r0, #7
   28ae4:	mov	r2, r5
   28ae8:	add	r1, pc, r1
   28aec:	bl	40d10 <bcmp@plt+0x2ea34>
   28af0:	ldr	r3, [sp, #12]
   28af4:	ldr	r0, [r3, #8]
   28af8:	cmp	r0, #1
   28afc:	bne	28908 <bcmp@plt+0x1662c>
   28b00:	ldr	r0, [r3]
   28b04:	bl	34418 <bcmp@plt+0x2213c>
   28b08:	cmp	r0, #10
   28b0c:	beq	28ba8 <bcmp@plt+0x168cc>
   28b10:	cmp	r0, #2
   28b14:	bne	28be4 <bcmp@plt+0x16908>
   28b18:	ldr	r0, [r6, #12]
   28b1c:	ldr	r1, [pc, #308]	; 28c58 <bcmp@plt+0x1697c>
   28b20:	add	r1, pc, r1
   28b24:	bl	49664 <bcmp@plt+0x37388>
   28b28:	mov	r5, r0
   28b2c:	cmp	r0, #0
   28b30:	bne	28bc4 <bcmp@plt+0x168e8>
   28b34:	bl	3dc9c <bcmp@plt+0x2b9c0>
   28b38:	mov	r5, r0
   28b3c:	ldr	r7, [r6, #12]
   28b40:	ldr	r0, [pc, #276]	; 28c5c <bcmp@plt+0x16980>
   28b44:	add	r0, pc, r0
   28b48:	b	28c28 <bcmp@plt+0x1694c>
   28b4c:	ldr	r0, [r8, #8]
   28b50:	ldr	r3, [r8, #4]
   28b54:	ldr	r1, [r8, #20]
   28b58:	movw	r2, #4790	; 0x12b6
   28b5c:	stm	sp, {r0, r1}
   28b60:	movw	r1, #4790	; 0x12b6
   28b64:	ldr	r0, [sp, #16]
   28b68:	str	r0, [sp, #8]
   28b6c:	mov	r0, r4
   28b70:	bl	2797c <bcmp@plt+0x156a0>
   28b74:	ldr	r0, [r8, #16]
   28b78:	ldr	r2, [r4, #12]
   28b7c:	ldr	r1, [r4, #40]	; 0x28
   28b80:	ldr	r3, [r8, #8]
   28b84:	ldr	r0, [r0]
   28b88:	bl	48ce4 <bcmp@plt+0x36a08>
   28b8c:	mov	r0, #1
   28b90:	sub	sp, fp, #28
   28b94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28b98:	ldr	r1, [sp, #16]
   28b9c:	mov	r0, r4
   28ba0:	bl	28c78 <bcmp@plt+0x1699c>
   28ba4:	b	28b8c <bcmp@plt+0x168b0>
   28ba8:	ldr	r0, [r6, #12]
   28bac:	ldr	r1, [pc, #172]	; 28c60 <bcmp@plt+0x16984>
   28bb0:	add	r1, pc, r1
   28bb4:	bl	49664 <bcmp@plt+0x37388>
   28bb8:	mov	r5, r0
   28bbc:	cmp	r0, #0
   28bc0:	beq	28c14 <bcmp@plt+0x16938>
   28bc4:	ldr	r0, [r8]
   28bc8:	mov	r1, r5
   28bcc:	bl	3dd80 <bcmp@plt+0x2baa4>
   28bd0:	ldr	r0, [sl]
   28bd4:	cmp	r0, #3
   28bd8:	bge	28bfc <bcmp@plt+0x16920>
   28bdc:	ldr	r3, [sp, #12]
   28be0:	b	28908 <bcmp@plt+0x1662c>
   28be4:	ldr	r0, [sl]
   28be8:	cmp	r0, #3
   28bec:	blt	28b8c <bcmp@plt+0x168b0>
   28bf0:	ldr	r1, [pc, #112]	; 28c68 <bcmp@plt+0x1698c>
   28bf4:	add	r1, pc, r1
   28bf8:	b	28954 <bcmp@plt+0x16678>
   28bfc:	ldr	r1, [pc, #104]	; 28c6c <bcmp@plt+0x16990>
   28c00:	mov	r0, #7
   28c04:	add	r1, pc, r1
   28c08:	bl	40d10 <bcmp@plt+0x2ea34>
   28c0c:	ldr	r3, [sp, #12]
   28c10:	b	28908 <bcmp@plt+0x1662c>
   28c14:	bl	3dc9c <bcmp@plt+0x2b9c0>
   28c18:	ldr	r7, [r6, #12]
   28c1c:	mov	r5, r0
   28c20:	ldr	r0, [pc, #60]	; 28c64 <bcmp@plt+0x16988>
   28c24:	add	r0, pc, r0
   28c28:	bl	12030 <strdup@plt>
   28c2c:	mov	r1, r0
   28c30:	mov	r0, r7
   28c34:	mov	r2, r5
   28c38:	bl	4917c <bcmp@plt+0x36ea0>
   28c3c:	b	28bc4 <bcmp@plt+0x168e8>
   28c40:	andeq	sp, r4, r0, ror fp
   28c44:	andeq	r2, r3, r7, asr sp
   28c48:	andeq	r2, r3, r5, ror #26
   28c4c:	ldrdeq	r2, [r3], -r1
   28c50:	andeq	sp, r4, ip, lsr #16
   28c54:	ldrdeq	r2, [r3], -lr
   28c58:	andeq	sp, r2, sl, asr sp
   28c5c:	andeq	sp, r2, r6, lsr sp
   28c60:	andeq	lr, r2, r1, ror #22
   28c64:	andeq	lr, r2, sp, ror #21
   28c68:	andeq	r2, r3, r9, lsl fp
   28c6c:	andeq	r2, r3, r0, ror #22
   28c70:	andeq	r2, r3, r5, lsr #28
   28c74:	andeq	r2, r3, r8, lsl #28
   28c78:	push	{r4, r5, r6, r7, fp, lr}
   28c7c:	add	fp, sp, #16
   28c80:	ldr	r7, [pc, #132]	; 28d0c <bcmp@plt+0x16a30>
   28c84:	mov	r5, r0
   28c88:	mov	r4, r1
   28c8c:	ldr	r7, [pc, r7]
   28c90:	ldr	r0, [r7]
   28c94:	cmp	r0, #3
   28c98:	blt	28cb8 <bcmp@plt+0x169dc>
   28c9c:	mov	r0, r4
   28ca0:	bl	342fc <bcmp@plt+0x22020>
   28ca4:	ldr	r1, [pc, #100]	; 28d10 <bcmp@plt+0x16a34>
   28ca8:	mov	r2, r0
   28cac:	mov	r0, #7
   28cb0:	add	r1, pc, r1
   28cb4:	bl	40d10 <bcmp@plt+0x2ea34>
   28cb8:	mov	r0, r4
   28cbc:	bl	34418 <bcmp@plt+0x2213c>
   28cc0:	mov	r6, r0
   28cc4:	bl	2a504 <bcmp@plt+0x18228>
   28cc8:	cmn	r0, #9
   28ccc:	bne	28cf8 <bcmp@plt+0x16a1c>
   28cd0:	ldr	r0, [r7]
   28cd4:	cmp	r0, #2
   28cd8:	blt	28cf0 <bcmp@plt+0x16a14>
   28cdc:	ldr	r1, [pc, #48]	; 28d14 <bcmp@plt+0x16a38>
   28ce0:	mov	r0, #6
   28ce4:	mov	r2, r6
   28ce8:	add	r1, pc, r1
   28cec:	bl	40d10 <bcmp@plt+0x2ea34>
   28cf0:	mov	r0, #0
   28cf4:	pop	{r4, r5, r6, r7, fp, pc}
   28cf8:	ldr	r2, [r5, #12]
   28cfc:	ldr	r1, [r5, #40]	; 0x28
   28d00:	mov	r3, r4
   28d04:	pop	{r4, r5, r6, r7, fp, lr}
   28d08:	b	48ce4 <bcmp@plt+0x36a08>
   28d0c:	strdeq	sp, [r4], -ip
   28d10:	muleq	r3, r6, r9
   28d14:	andeq	r2, r3, r2, lsl #19
   28d18:	push	{r4, r5, fp, lr}
   28d1c:	add	fp, sp, #8
   28d20:	sub	sp, sp, #72	; 0x48
   28d24:	ldr	r4, [pc, #164]	; 28dd0 <bcmp@plt+0x16af4>
   28d28:	ldr	r1, [pc, #164]	; 28dd4 <bcmp@plt+0x16af8>
   28d2c:	mov	r5, r0
   28d30:	mov	r2, #2048	; 0x800
   28d34:	add	r4, pc, r4
   28d38:	add	r1, pc, r1
   28d3c:	mov	r0, r4
   28d40:	bl	40224 <bcmp@plt+0x2df48>
   28d44:	mov	r0, r4
   28d48:	mov	r1, #100	; 0x64
   28d4c:	bl	403e0 <bcmp@plt+0x2e104>
   28d50:	ldr	r0, [r5, #12]
   28d54:	mov	r1, r4
   28d58:	bl	47eb0 <bcmp@plt+0x35bd4>
   28d5c:	cmp	r0, #1
   28d60:	bne	28db4 <bcmp@plt+0x16ad8>
   28d64:	ldr	r0, [r4, #36]	; 0x24
   28d68:	ldr	r1, [r4, #40]	; 0x28
   28d6c:	sub	r0, r1, r0
   28d70:	add	r1, sp, #4
   28d74:	strh	r0, [r4, #18]
   28d78:	mov	r0, r4
   28d7c:	bl	45e18 <bcmp@plt+0x33b3c>
   28d80:	mov	r1, r0
   28d84:	mov	r0, #0
   28d88:	cmp	r1, #1
   28d8c:	bne	28dac <bcmp@plt+0x16ad0>
   28d90:	mov	r0, #0
   28d94:	add	r1, sp, #4
   28d98:	str	r0, [sp, #68]	; 0x44
   28d9c:	ldr	r0, [pc, #56]	; 28ddc <bcmp@plt+0x16b00>
   28da0:	add	r0, pc, r0
   28da4:	bl	28800 <bcmp@plt+0x16524>
   28da8:	mov	r0, #1
   28dac:	sub	sp, fp, #8
   28db0:	pop	{r4, r5, fp, pc}
   28db4:	ldr	r1, [pc, #28]	; 28dd8 <bcmp@plt+0x16afc>
   28db8:	mov	r0, #3
   28dbc:	add	r1, pc, r1
   28dc0:	bl	40d10 <bcmp@plt+0x2ea34>
   28dc4:	mov	r0, #0
   28dc8:	sub	sp, fp, #8
   28dcc:	pop	{r4, r5, fp, pc}
   28dd0:	andeq	r1, r5, ip, ror #1
   28dd4:	andeq	r1, r5, r4, lsl r1
   28dd8:	andeq	r2, r3, r4, ror #16
   28ddc:	andeq	r1, r5, r0, lsl #1
   28de0:	sub	sp, sp, #8
   28de4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28de8:	add	fp, sp, #28
   28dec:	sub	sp, sp, #20
   28df0:	mov	r7, r0
   28df4:	add	r0, fp, #8
   28df8:	str	r2, [fp, #8]
   28dfc:	str	r3, [fp, #12]
   28e00:	mov	r8, r1
   28e04:	mov	r4, r2
   28e08:	mov	r2, #1440	; 0x5a0
   28e0c:	mov	r6, #0
   28e10:	orr	r0, r0, #4
   28e14:	str	r0, [sp, #16]
   28e18:	mov	r0, #0
   28e1c:	ldr	r1, [pc, #480]	; 29004 <bcmp@plt+0x16d28>
   28e20:	add	r1, pc, r1
   28e24:	bl	3fb18 <bcmp@plt+0x2d83c>
   28e28:	ldr	r5, [pc, #472]	; 29008 <bcmp@plt+0x16d2c>
   28e2c:	cmp	r0, #1
   28e30:	ldr	r5, [pc, r5]
   28e34:	str	r0, [r5]
   28e38:	blt	28ff0 <bcmp@plt+0x16d14>
   28e3c:	ldr	r0, [pc, #456]	; 2900c <bcmp@plt+0x16d30>
   28e40:	add	r0, pc, r0
   28e44:	bl	1215c <if_nametoindex@plt>
   28e48:	ldr	r1, [pc, #448]	; 29010 <bcmp@plt+0x16d34>
   28e4c:	cmp	r7, #3
   28e50:	ldr	r1, [pc, r1]
   28e54:	str	r0, [r1]
   28e58:	beq	28ecc <bcmp@plt+0x16bf0>
   28e5c:	cmp	r7, #2
   28e60:	beq	28f0c <bcmp@plt+0x16c30>
   28e64:	cmp	r7, #0
   28e68:	bne	28ff0 <bcmp@plt+0x16d14>
   28e6c:	ldr	r9, [pc, #420]	; 29018 <bcmp@plt+0x16d3c>
   28e70:	add	r9, pc, r9
   28e74:	mov	r0, r9
   28e78:	bl	1215c <if_nametoindex@plt>
   28e7c:	mov	r7, #100	; 0x64
   28e80:	mov	r1, r0
   28e84:	mov	sl, #0
   28e88:	mov	r0, #2
   28e8c:	mov	r2, #0
   28e90:	mov	r3, #0
   28e94:	str	sl, [sp]
   28e98:	str	r7, [sp, #4]
   28e9c:	str	r7, [sp, #8]
   28ea0:	bl	47714 <bcmp@plt+0x35438>
   28ea4:	mov	r0, r9
   28ea8:	bl	1215c <if_nametoindex@plt>
   28eac:	mov	r1, r0
   28eb0:	mov	r0, #10
   28eb4:	mov	r2, #0
   28eb8:	mov	r3, #0
   28ebc:	str	sl, [sp]
   28ec0:	str	r7, [sp, #4]
   28ec4:	str	r7, [sp, #8]
   28ec8:	bl	47714 <bcmp@plt+0x35438>
   28ecc:	ldr	r3, [r5]
   28ed0:	ldr	r0, [pc, #324]	; 2901c <bcmp@plt+0x16d40>
   28ed4:	mov	r2, #0
   28ed8:	ldr	r0, [pc, r0]
   28edc:	ldr	r0, [r0]
   28ee0:	ldr	r1, [pc, #312]	; 29020 <bcmp@plt+0x16d44>
   28ee4:	ldr	r1, [pc, r1]
   28ee8:	bl	47a14 <bcmp@plt+0x35738>
   28eec:	ldr	r7, [pc, #304]	; 29024 <bcmp@plt+0x16d48>
   28ef0:	ldr	r7, [pc, r7]
   28ef4:	cmp	r8, #0
   28ef8:	beq	28f1c <bcmp@plt+0x16c40>
   28efc:	cmp	r8, #1
   28f00:	bne	28ff0 <bcmp@plt+0x16d14>
   28f04:	movw	r6, #4790	; 0x12b6
   28f08:	b	28f20 <bcmp@plt+0x16c44>
   28f0c:	ldr	r7, [pc, #256]	; 29014 <bcmp@plt+0x16d38>
   28f10:	ldr	r7, [pc, r7]
   28f14:	cmp	r8, #0
   28f18:	bne	28efc <bcmp@plt+0x16c20>
   28f1c:	movw	r6, #4341	; 0x10f5
   28f20:	ldr	r5, [pc, #256]	; 29028 <bcmp@plt+0x16d4c>
   28f24:	ldr	r5, [pc, r5]
   28f28:	ldr	r0, [r5]
   28f2c:	cmp	r0, #10
   28f30:	beq	28f68 <bcmp@plt+0x16c8c>
   28f34:	mov	r0, #2
   28f38:	mov	r1, r6
   28f3c:	bl	47d78 <bcmp@plt+0x35a9c>
   28f40:	mov	r3, r0
   28f44:	ldr	r0, [pc, #224]	; 2902c <bcmp@plt+0x16d50>
   28f48:	mov	r1, r7
   28f4c:	mov	r2, #0
   28f50:	ldr	r0, [pc, r0]
   28f54:	ldr	r0, [r0]
   28f58:	bl	47a14 <bcmp@plt+0x35738>
   28f5c:	ldr	r0, [r5]
   28f60:	cmp	r0, #2
   28f64:	beq	28f90 <bcmp@plt+0x16cb4>
   28f68:	mov	r0, #10
   28f6c:	mov	r1, r6
   28f70:	bl	47d78 <bcmp@plt+0x35a9c>
   28f74:	mov	r3, r0
   28f78:	ldr	r0, [pc, #176]	; 29030 <bcmp@plt+0x16d54>
   28f7c:	mov	r1, r7
   28f80:	mov	r2, #0
   28f84:	ldr	r0, [pc, r0]
   28f88:	ldr	r0, [r0]
   28f8c:	bl	47a14 <bcmp@plt+0x35738>
   28f90:	mov	r0, #32
   28f94:	bl	449c8 <bcmp@plt+0x326ec>
   28f98:	cmp	r0, #0
   28f9c:	beq	28fd8 <bcmp@plt+0x16cfc>
   28fa0:	str	r8, [r0]
   28fa4:	mov	r6, r0
   28fa8:	ldr	r0, [pc, #132]	; 29034 <bcmp@plt+0x16d58>
   28fac:	ldr	r0, [pc, r0]
   28fb0:	bl	49148 <bcmp@plt+0x36e6c>
   28fb4:	str	r0, [r6, #12]
   28fb8:	mov	r0, r4
   28fbc:	ldr	r1, [pc, #116]	; 29038 <bcmp@plt+0x16d5c>
   28fc0:	ldr	r1, [pc, r1]
   28fc4:	bl	3dd18 <bcmp@plt+0x2ba3c>
   28fc8:	str	r0, [r6, #28]
   28fcc:	add	r0, r6, #16
   28fd0:	bl	27af0 <bcmp@plt+0x15814>
   28fd4:	b	28fdc <bcmp@plt+0x16d00>
   28fd8:	mov	r6, #0
   28fdc:	ldr	r0, [pc, #88]	; 2903c <bcmp@plt+0x16d60>
   28fe0:	ldr	r0, [pc, r0]
   28fe4:	str	r6, [r0, #56]	; 0x38
   28fe8:	bl	2a37c <bcmp@plt+0x180a0>
   28fec:	mov	r6, #1
   28ff0:	mov	r0, r6
   28ff4:	sub	sp, fp, #28
   28ff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28ffc:	add	sp, sp, #8
   29000:	bx	lr
   29004:	andeq	r2, r3, ip, lsr #19
   29008:	andeq	sp, r4, r8, asr #10
   2900c:	andeq	r2, r3, ip, lsl #19
   29010:	andeq	sp, r4, r4, ror #10
   29014:	andeq	sp, r4, r4, ror #8
   29018:	andeq	r2, r3, ip, asr r9
   2901c:	andeq	sp, r4, r0, lsr r4
   29020:	andeq	sp, r4, r4, ror r4
   29024:	muleq	r4, r4, r4
   29028:	andeq	sp, r4, ip, asr #7
   2902c:			; <UNDEFINED> instruction: 0x0004d3b8
   29030:	andeq	sp, r4, r4, lsl #7
   29034:	andeq	sp, r4, r4, asr r3
   29038:	andeq	sp, r4, ip, lsr r3
   2903c:	andeq	sp, r4, r8, asr r3
   29040:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29044:	add	fp, sp, #28
   29048:	sub	sp, sp, #20
   2904c:	mov	r5, r0
   29050:	ldr	r0, [pc, #208]	; 29128 <bcmp@plt+0x16e4c>
   29054:	mov	r6, r1
   29058:	ldr	r0, [pc, r0]
   2905c:	ldr	r4, [r5, #4]
   29060:	ldr	r8, [r0, #56]	; 0x38
   29064:	mov	r0, r5
   29068:	bl	4ddd0 <bcmp@plt+0x3baf4>
   2906c:	mov	sl, #0
   29070:	cmp	r0, #0
   29074:	beq	2911c <bcmp@plt+0x16e40>
   29078:	mov	r7, r0
   2907c:	ldr	r0, [r0, #24]
   29080:	cmp	r0, #0
   29084:	beq	2911c <bcmp@plt+0x16e40>
   29088:	mov	r0, r6
   2908c:	str	r8, [sp, #16]
   29090:	add	r9, r4, #10
   29094:	bl	48468 <bcmp@plt+0x3618c>
   29098:	mov	r1, r6
   2909c:	mov	r2, r7
   290a0:	mov	r3, #0
   290a4:	mov	r8, r0
   290a8:	mov	r4, #0
   290ac:	bl	48b7c <bcmp@plt+0x368a0>
   290b0:	uxtb	r2, r9
   290b4:	mov	sl, #1
   290b8:	mov	r0, r6
   290bc:	mov	r1, #0
   290c0:	mov	r3, r9
   290c4:	str	r7, [sp, #4]
   290c8:	str	r4, [sp, #8]
   290cc:	str	r4, [sp, #12]
   290d0:	str	sl, [sp]
   290d4:	bl	473b4 <bcmp@plt+0x350d8>
   290d8:	cmp	r6, #10
   290dc:	beq	29100 <bcmp@plt+0x16e24>
   290e0:	cmp	r6, #2
   290e4:	bne	2911c <bcmp@plt+0x16e40>
   290e8:	ldr	r0, [sp, #16]
   290ec:	str	r8, [r5, #28]
   290f0:	cmp	r0, #0
   290f4:	beq	2911c <bcmp@plt+0x16e40>
   290f8:	ldr	r0, [r0, #4]
   290fc:	b	29114 <bcmp@plt+0x16e38>
   29100:	ldr	r0, [sp, #16]
   29104:	str	r8, [r5, #32]
   29108:	cmp	r0, #0
   2910c:	beq	2911c <bcmp@plt+0x16e40>
   29110:	ldr	r0, [r0, #8]
   29114:	cmp	r0, #0
   29118:	bleq	2a37c <bcmp@plt+0x180a0>
   2911c:	mov	r0, sl
   29120:	sub	sp, fp, #28
   29124:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29128:	andeq	sp, r4, r0, ror #5
   2912c:	push	{r4, r5, r6, sl, fp, lr}
   29130:	add	fp, sp, #16
   29134:	sub	sp, sp, #16
   29138:	ldr	r6, [r0, #4]
   2913c:	mov	r4, r1
   29140:	mov	r5, r0
   29144:	bl	4dda4 <bcmp@plt+0x3bac8>
   29148:	mov	r1, #0
   2914c:	cmp	r0, #0
   29150:	beq	29188 <bcmp@plt+0x16eac>
   29154:	ldr	r2, [r0, #24]
   29158:	cmp	r2, #0
   2915c:	beq	29188 <bcmp@plt+0x16eac>
   29160:	ldr	r1, [r5, #4]
   29164:	add	r2, r6, #10
   29168:	mov	r3, #100	; 0x64
   2916c:	stm	sp, {r0, r3}
   29170:	mov	r0, r4
   29174:	mov	r3, #0
   29178:	str	r2, [sp, #8]
   2917c:	mov	r2, #0
   29180:	bl	47714 <bcmp@plt+0x35438>
   29184:	mov	r1, #1
   29188:	mov	r0, r1
   2918c:	sub	sp, fp, #16
   29190:	pop	{r4, r5, r6, sl, fp, pc}
   29194:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29198:	add	fp, sp, #28
   2919c:	sub	sp, sp, #20
   291a0:	mov	r6, r0
   291a4:	mov	r0, r1
   291a8:	bl	34284 <bcmp@plt+0x21fa8>
   291ac:	mov	r8, r0
   291b0:	bl	34418 <bcmp@plt+0x2213c>
   291b4:	cmp	r0, #0
   291b8:	beq	29258 <bcmp@plt+0x16f7c>
   291bc:	cmp	r6, #3
   291c0:	beq	29260 <bcmp@plt+0x16f84>
   291c4:	cmp	r6, #0
   291c8:	bne	29268 <bcmp@plt+0x16f8c>
   291cc:	mov	r5, r0
   291d0:	ldr	r0, [pc, #256]	; 292d8 <bcmp@plt+0x16ffc>
   291d4:	ldr	r0, [pc, r0]
   291d8:	ldr	r9, [r0, #56]	; 0x38
   291dc:	ldr	r0, [r9, #28]
   291e0:	ldr	r1, [r0, #12]
   291e4:	cmp	r1, #0
   291e8:	beq	29270 <bcmp@plt+0x16f94>
   291ec:	ldr	r4, [r0, #4]
   291f0:	cmp	r4, r0
   291f4:	beq	292a0 <bcmp@plt+0x16fc4>
   291f8:	mov	sl, #1
   291fc:	mov	r6, #0
   29200:	b	29214 <bcmp@plt+0x16f38>
   29204:	ldr	r4, [r4, #4]
   29208:	ldr	r0, [r9, #28]
   2920c:	cmp	r4, r0
   29210:	beq	292a0 <bcmp@plt+0x16fc4>
   29214:	ldr	r7, [r4, #8]
   29218:	mov	r0, r7
   2921c:	bl	34418 <bcmp@plt+0x2213c>
   29220:	cmp	r0, r5
   29224:	bne	29204 <bcmp@plt+0x16f28>
   29228:	mov	r0, r5
   2922c:	mov	r1, #0
   29230:	mov	r2, #100	; 0x64
   29234:	mov	r3, #100	; 0x64
   29238:	str	sl, [sp]
   2923c:	str	r8, [sp, #4]
   29240:	str	r7, [sp, #8]
   29244:	str	r6, [sp, #12]
   29248:	bl	473b4 <bcmp@plt+0x350d8>
   2924c:	cmp	r0, #1
   29250:	beq	29204 <bcmp@plt+0x16f28>
   29254:	b	292cc <bcmp@plt+0x16ff0>
   29258:	mov	r6, #0
   2925c:	b	292cc <bcmp@plt+0x16ff0>
   29260:	mov	r0, r8
   29264:	bl	2a020 <bcmp@plt+0x17d44>
   29268:	mov	r6, #1
   2926c:	b	292cc <bcmp@plt+0x16ff0>
   29270:	mov	r0, #1
   29274:	mov	r6, #0
   29278:	mov	r1, #0
   2927c:	mov	r2, #100	; 0x64
   29280:	mov	r3, #100	; 0x64
   29284:	stm	sp, {r0, r8}
   29288:	mov	r0, r5
   2928c:	str	r6, [sp, #8]
   29290:	str	r6, [sp, #12]
   29294:	bl	473b4 <bcmp@plt+0x350d8>
   29298:	cmp	r0, #1
   2929c:	bne	292cc <bcmp@plt+0x16ff0>
   292a0:	mov	r0, #1
   292a4:	mov	r6, #0
   292a8:	mov	r1, #0
   292ac:	mov	r2, #254	; 0xfe
   292b0:	mov	r3, #99	; 0x63
   292b4:	stm	sp, {r0, r6, r8}
   292b8:	mov	r0, r5
   292bc:	str	r6, [sp, #12]
   292c0:	bl	473b4 <bcmp@plt+0x350d8>
   292c4:	cmp	r0, #1
   292c8:	moveq	r6, #1
   292cc:	mov	r0, r6
   292d0:	sub	sp, fp, #28
   292d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   292d8:	andeq	sp, r4, r4, ror #2
   292dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   292e0:	add	fp, sp, #28
   292e4:	sub	sp, sp, #20
   292e8:	mov	r6, r0
   292ec:	mov	r0, r1
   292f0:	bl	34284 <bcmp@plt+0x21fa8>
   292f4:	mov	r8, r0
   292f8:	bl	34418 <bcmp@plt+0x2213c>
   292fc:	cmp	r0, #0
   29300:	beq	293a0 <bcmp@plt+0x170c4>
   29304:	cmp	r6, #3
   29308:	beq	293a8 <bcmp@plt+0x170cc>
   2930c:	cmp	r6, #0
   29310:	bne	293b0 <bcmp@plt+0x170d4>
   29314:	mov	r5, r0
   29318:	ldr	r0, [pc, #256]	; 29420 <bcmp@plt+0x17144>
   2931c:	ldr	r0, [pc, r0]
   29320:	ldr	r9, [r0, #56]	; 0x38
   29324:	ldr	r0, [r9, #28]
   29328:	ldr	r1, [r0, #12]
   2932c:	cmp	r1, #0
   29330:	beq	293b8 <bcmp@plt+0x170dc>
   29334:	ldr	r4, [r0, #4]
   29338:	cmp	r4, r0
   2933c:	beq	293e8 <bcmp@plt+0x1710c>
   29340:	mov	sl, #1
   29344:	mov	r6, #0
   29348:	b	2935c <bcmp@plt+0x17080>
   2934c:	ldr	r4, [r4, #4]
   29350:	ldr	r0, [r9, #28]
   29354:	cmp	r4, r0
   29358:	beq	293e8 <bcmp@plt+0x1710c>
   2935c:	ldr	r7, [r4, #8]
   29360:	mov	r0, r7
   29364:	bl	34418 <bcmp@plt+0x2213c>
   29368:	cmp	r0, r5
   2936c:	bne	2934c <bcmp@plt+0x17070>
   29370:	mov	r0, r5
   29374:	mov	r1, #0
   29378:	mov	r2, #100	; 0x64
   2937c:	mov	r3, #100	; 0x64
   29380:	str	sl, [sp]
   29384:	str	r8, [sp, #4]
   29388:	str	r7, [sp, #8]
   2938c:	str	r6, [sp, #12]
   29390:	bl	47454 <bcmp@plt+0x35178>
   29394:	cmp	r0, #1
   29398:	beq	2934c <bcmp@plt+0x17070>
   2939c:	b	29414 <bcmp@plt+0x17138>
   293a0:	mov	r6, #0
   293a4:	b	29414 <bcmp@plt+0x17138>
   293a8:	mov	r0, r8
   293ac:	bl	2a104 <bcmp@plt+0x17e28>
   293b0:	mov	r6, #1
   293b4:	b	29414 <bcmp@plt+0x17138>
   293b8:	mov	r0, #1
   293bc:	mov	r6, #0
   293c0:	mov	r1, #0
   293c4:	mov	r2, #100	; 0x64
   293c8:	mov	r3, #100	; 0x64
   293cc:	stm	sp, {r0, r8}
   293d0:	mov	r0, r5
   293d4:	str	r6, [sp, #8]
   293d8:	str	r6, [sp, #12]
   293dc:	bl	47454 <bcmp@plt+0x35178>
   293e0:	cmp	r0, #1
   293e4:	bne	29414 <bcmp@plt+0x17138>
   293e8:	mov	r0, #1
   293ec:	mov	r6, #0
   293f0:	mov	r1, #0
   293f4:	mov	r2, #254	; 0xfe
   293f8:	mov	r3, #99	; 0x63
   293fc:	stm	sp, {r0, r6, r8}
   29400:	mov	r0, r5
   29404:	str	r6, [sp, #12]
   29408:	bl	47454 <bcmp@plt+0x35178>
   2940c:	cmp	r0, #1
   29410:	moveq	r6, #1
   29414:	mov	r0, r6
   29418:	sub	sp, fp, #28
   2941c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29420:	andeq	sp, r4, ip, lsl r0
   29424:	push	{r4, r5, r6, r7, fp, lr}
   29428:	add	fp, sp, #16
   2942c:	sub	sp, sp, #16
   29430:	ldr	r4, [fp, #8]
   29434:	mov	r7, r0
   29438:	mov	r6, r3
   2943c:	mov	r5, r1
   29440:	mov	r0, r4
   29444:	bl	34418 <bcmp@plt+0x2213c>
   29448:	cmp	r7, #1
   2944c:	bne	294c0 <bcmp@plt+0x171e4>
   29450:	cmp	r0, #0
   29454:	beq	295c8 <bcmp@plt+0x172ec>
   29458:	mov	r0, r6
   2945c:	bl	34418 <bcmp@plt+0x2213c>
   29460:	cmp	r0, #0
   29464:	bne	295c8 <bcmp@plt+0x172ec>
   29468:	mov	r0, r4
   2946c:	bl	35e00 <bcmp@plt+0x23b24>
   29470:	ldr	r1, [pc, #348]	; 295d4 <bcmp@plt+0x172f8>
   29474:	cmp	r0, #1
   29478:	ldr	r1, [pc, r1]
   2947c:	ldr	r1, [r1]
   29480:	beq	294f4 <bcmp@plt+0x17218>
   29484:	cmp	r1, #1
   29488:	blt	294b0 <bcmp@plt+0x171d4>
   2948c:	ldr	r6, [r5]
   29490:	mov	r0, r4
   29494:	bl	342fc <bcmp@plt+0x22020>
   29498:	ldr	r1, [pc, #316]	; 295dc <bcmp@plt+0x17300>
   2949c:	mov	r3, r0
   294a0:	mov	r0, #5
   294a4:	mov	r2, r6
   294a8:	add	r1, pc, r1
   294ac:	bl	40d10 <bcmp@plt+0x2ea34>
   294b0:	mov	r0, r5
   294b4:	mov	r1, r4
   294b8:	bl	2a1f0 <bcmp@plt+0x17f14>
   294bc:	b	295c8 <bcmp@plt+0x172ec>
   294c0:	cmp	r0, #0
   294c4:	beq	295c8 <bcmp@plt+0x172ec>
   294c8:	mov	r0, r6
   294cc:	bl	34418 <bcmp@plt+0x2213c>
   294d0:	cmp	r0, #0
   294d4:	bne	295c8 <bcmp@plt+0x172ec>
   294d8:	mov	r0, r4
   294dc:	bl	35e00 <bcmp@plt+0x23b24>
   294e0:	ldr	r1, [pc, #248]	; 295e0 <bcmp@plt+0x17304>
   294e4:	cmp	r0, #1
   294e8:	ldr	r1, [pc, r1]
   294ec:	ldr	r1, [r1]
   294f0:	bne	2951c <bcmp@plt+0x17240>
   294f4:	cmp	r1, #3
   294f8:	blt	295c8 <bcmp@plt+0x172ec>
   294fc:	mov	r0, r4
   29500:	bl	342fc <bcmp@plt+0x22020>
   29504:	ldr	r1, [pc, #204]	; 295d8 <bcmp@plt+0x172fc>
   29508:	mov	r2, r0
   2950c:	mov	r0, #7
   29510:	add	r1, pc, r1
   29514:	bl	40d10 <bcmp@plt+0x2ea34>
   29518:	b	295c8 <bcmp@plt+0x172ec>
   2951c:	cmp	r1, #1
   29520:	blt	29548 <bcmp@plt+0x1726c>
   29524:	ldr	r6, [r5]
   29528:	mov	r0, r4
   2952c:	bl	342fc <bcmp@plt+0x22020>
   29530:	ldr	r1, [pc, #172]	; 295e4 <bcmp@plt+0x17308>
   29534:	mov	r3, r0
   29538:	mov	r0, #5
   2953c:	mov	r2, r6
   29540:	add	r1, pc, r1
   29544:	bl	40d10 <bcmp@plt+0x2ea34>
   29548:	ldr	r7, [r5, #4]
   2954c:	mov	r0, r4
   29550:	bl	34418 <bcmp@plt+0x2213c>
   29554:	cmp	r0, #10
   29558:	beq	29570 <bcmp@plt+0x17294>
   2955c:	cmp	r0, #2
   29560:	bne	295c8 <bcmp@plt+0x172ec>
   29564:	add	r6, r5, #20
   29568:	mov	r0, #2
   2956c:	b	29578 <bcmp@plt+0x1729c>
   29570:	add	r6, r5, #24
   29574:	mov	r0, #10
   29578:	ldr	r1, [r6]
   2957c:	cmp	r1, #0
   29580:	beq	295c8 <bcmp@plt+0x172ec>
   29584:	ldr	r1, [r1, #24]
   29588:	cmp	r1, #0
   2958c:	beq	295c8 <bcmp@plt+0x172ec>
   29590:	ldr	r1, [r5, #4]
   29594:	add	r2, r7, #10
   29598:	mov	r3, #100	; 0x64
   2959c:	str	r4, [sp]
   295a0:	str	r3, [sp, #4]
   295a4:	str	r2, [sp, #8]
   295a8:	mov	r2, #0
   295ac:	mov	r3, #0
   295b0:	bl	477ec <bcmp@plt+0x35510>
   295b4:	ldr	r0, [r6]
   295b8:	bl	340dc <bcmp@plt+0x21e00>
   295bc:	mov	r0, #0
   295c0:	bl	34018 <bcmp@plt+0x21d3c>
   295c4:	str	r0, [r6]
   295c8:	mov	r0, #1
   295cc:	sub	sp, fp, #16
   295d0:	pop	{r4, r5, r6, r7, fp, pc}
   295d4:	andeq	ip, r4, r0, lsl pc
   295d8:	andeq	r2, r3, r5, asr #5
   295dc:	muleq	r3, r5, r3
   295e0:	andeq	ip, r4, r0, lsr #29
   295e4:	andeq	r2, r3, r7, asr #6
   295e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   295ec:	add	fp, sp, #28
   295f0:	sub	sp, sp, #20
   295f4:	mov	r7, r0
   295f8:	ldr	r0, [pc, #696]	; 298b8 <bcmp@plt+0x175dc>
   295fc:	mov	r4, r1
   29600:	ldr	r0, [pc, r0]
   29604:	ldr	r9, [r0, #56]	; 0x38
   29608:	ldr	r0, [r7, #4]
   2960c:	add	r8, r0, #10
   29610:	ldr	r0, [r2, #24]
   29614:	cmp	r0, #0
   29618:	beq	29668 <bcmp@plt+0x1738c>
   2961c:	ldr	r6, [r4, #24]
   29620:	mov	r0, r2
   29624:	mov	r5, r2
   29628:	bl	34418 <bcmp@plt+0x2213c>
   2962c:	mov	sl, r0
   29630:	mov	r0, r4
   29634:	mov	r1, r5
   29638:	bl	34da0 <bcmp@plt+0x22ac4>
   2963c:	cmp	r0, #0
   29640:	beq	2969c <bcmp@plt+0x173c0>
   29644:	cmp	r6, #0
   29648:	beq	296f4 <bcmp@plt+0x17418>
   2964c:	cmp	sl, #10
   29650:	beq	297c4 <bcmp@plt+0x174e8>
   29654:	mov	r6, #0
   29658:	cmp	sl, #2
   2965c:	bne	298ac <bcmp@plt+0x175d0>
   29660:	add	r0, r7, #28
   29664:	b	297c8 <bcmp@plt+0x174ec>
   29668:	mov	r0, r4
   2966c:	bl	34418 <bcmp@plt+0x2213c>
   29670:	mov	r5, r0
   29674:	cmp	r0, #10
   29678:	beq	2974c <bcmp@plt+0x17470>
   2967c:	cmp	r5, #2
   29680:	bne	2976c <bcmp@plt+0x17490>
   29684:	ldr	r0, [r7, #28]
   29688:	bl	11f1c <close@plt>
   2968c:	mov	r0, #0
   29690:	str	r0, [r7, #28]
   29694:	add	r0, r9, #4
   29698:	b	29760 <bcmp@plt+0x17484>
   2969c:	ldr	r0, [pc, #544]	; 298c4 <bcmp@plt+0x175e8>
   296a0:	ldr	r0, [pc, r0]
   296a4:	ldr	r0, [r0]
   296a8:	cmp	r0, #2
   296ac:	blt	296d4 <bcmp@plt+0x173f8>
   296b0:	ldr	r4, [r7]
   296b4:	mov	r0, r5
   296b8:	bl	342fc <bcmp@plt+0x22020>
   296bc:	ldr	r1, [pc, #516]	; 298c8 <bcmp@plt+0x175ec>
   296c0:	mov	r3, r0
   296c4:	mov	r0, #6
   296c8:	mov	r2, r4
   296cc:	add	r1, pc, r1
   296d0:	bl	40d10 <bcmp@plt+0x2ea34>
   296d4:	mov	r6, #1
   296d8:	cmp	sl, #10
   296dc:	beq	297f8 <bcmp@plt+0x1751c>
   296e0:	cmp	sl, #2
   296e4:	bne	298ac <bcmp@plt+0x175d0>
   296e8:	ldr	r0, [r7, #28]
   296ec:	mov	r1, #2
   296f0:	b	298a0 <bcmp@plt+0x175c4>
   296f4:	ldr	r4, [pc, #464]	; 298cc <bcmp@plt+0x175f0>
   296f8:	ldr	r4, [pc, r4]
   296fc:	ldr	r0, [r4]
   29700:	cmp	r0, #2
   29704:	blt	29724 <bcmp@plt+0x17448>
   29708:	mov	r0, r5
   2970c:	bl	342fc <bcmp@plt+0x22020>
   29710:	ldr	r1, [pc, #440]	; 298d0 <bcmp@plt+0x175f4>
   29714:	mov	r2, r0
   29718:	mov	r0, #6
   2971c:	add	r1, pc, r1
   29720:	bl	40d10 <bcmp@plt+0x2ea34>
   29724:	cmp	sl, #10
   29728:	beq	29804 <bcmp@plt+0x17528>
   2972c:	mov	r6, #0
   29730:	cmp	sl, #2
   29734:	bne	298ac <bcmp@plt+0x175d0>
   29738:	mov	r0, #2
   2973c:	bl	48468 <bcmp@plt+0x3618c>
   29740:	mov	r1, r0
   29744:	str	r0, [r7, #28]
   29748:	b	29814 <bcmp@plt+0x17538>
   2974c:	ldr	r0, [r7, #32]
   29750:	bl	11f1c <close@plt>
   29754:	mov	r0, #0
   29758:	str	r0, [r7, #32]
   2975c:	add	r0, r9, #8
   29760:	ldr	r0, [r0]
   29764:	cmp	r0, r7
   29768:	bne	29794 <bcmp@plt+0x174b8>
   2976c:	ldr	r0, [pc, #328]	; 298bc <bcmp@plt+0x175e0>
   29770:	ldr	r0, [pc, r0]
   29774:	ldr	r0, [r0]
   29778:	cmp	r0, #2
   2977c:	blt	29790 <bcmp@plt+0x174b4>
   29780:	ldr	r1, [pc, #312]	; 298c0 <bcmp@plt+0x175e4>
   29784:	mov	r0, #6
   29788:	add	r1, pc, r1
   2978c:	bl	40d10 <bcmp@plt+0x2ea34>
   29790:	bl	2a37c <bcmp@plt+0x180a0>
   29794:	mov	r0, #0
   29798:	uxtb	r2, r8
   2979c:	mov	r6, #1
   297a0:	mov	r1, #0
   297a4:	mov	r3, r8
   297a8:	str	r4, [sp, #4]
   297ac:	str	r0, [sp, #8]
   297b0:	str	r0, [sp, #12]
   297b4:	mov	r0, r5
   297b8:	str	r6, [sp]
   297bc:	bl	47454 <bcmp@plt+0x35178>
   297c0:	b	298ac <bcmp@plt+0x175d0>
   297c4:	add	r0, r7, #32
   297c8:	ldr	r7, [r0]
   297cc:	mov	r1, #1
   297d0:	mov	r0, #0
   297d4:	uxtb	r2, r8
   297d8:	mov	r3, r8
   297dc:	stm	sp, {r1, r4}
   297e0:	str	r0, [sp, #8]
   297e4:	str	r0, [sp, #12]
   297e8:	mov	r0, sl
   297ec:	mov	r1, #0
   297f0:	bl	47454 <bcmp@plt+0x35178>
   297f4:	b	2986c <bcmp@plt+0x17590>
   297f8:	ldr	r0, [r7, #32]
   297fc:	mov	r1, #10
   29800:	b	298a0 <bcmp@plt+0x175c4>
   29804:	mov	r0, #10
   29808:	bl	48468 <bcmp@plt+0x3618c>
   2980c:	mov	r1, r0
   29810:	str	r0, [r7, #32]
   29814:	ldrb	r0, [r7, #8]
   29818:	cmp	r0, #1
   2981c:	bne	29868 <bcmp@plt+0x1758c>
   29820:	cmp	sl, #2
   29824:	mov	r7, r1
   29828:	ldreq	r0, [r9, #4]
   2982c:	cmpeq	r0, #0
   29830:	beq	29844 <bcmp@plt+0x17568>
   29834:	cmp	sl, #10
   29838:	ldreq	r0, [r9, #8]
   2983c:	cmpeq	r0, #0
   29840:	bne	2986c <bcmp@plt+0x17590>
   29844:	ldr	r0, [r4]
   29848:	cmp	r0, #2
   2984c:	blt	29860 <bcmp@plt+0x17584>
   29850:	ldr	r1, [pc, #124]	; 298d4 <bcmp@plt+0x175f8>
   29854:	mov	r0, #6
   29858:	add	r1, pc, r1
   2985c:	bl	40d10 <bcmp@plt+0x2ea34>
   29860:	bl	2a37c <bcmp@plt+0x180a0>
   29864:	b	2986c <bcmp@plt+0x17590>
   29868:	mov	r7, r1
   2986c:	mov	r0, #0
   29870:	uxtb	r2, r8
   29874:	mov	r6, #1
   29878:	mov	r1, #0
   2987c:	mov	r3, r8
   29880:	str	r5, [sp, #4]
   29884:	str	r0, [sp, #8]
   29888:	str	r0, [sp, #12]
   2988c:	mov	r0, sl
   29890:	str	r6, [sp]
   29894:	bl	473b4 <bcmp@plt+0x350d8>
   29898:	mov	r0, r7
   2989c:	mov	r1, sl
   298a0:	mov	r2, r5
   298a4:	mov	r3, #0
   298a8:	bl	48b7c <bcmp@plt+0x368a0>
   298ac:	mov	r0, r6
   298b0:	sub	sp, fp, #28
   298b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   298b8:	andeq	ip, r4, r8, lsr sp
   298bc:	andeq	ip, r4, r8, lsl ip
   298c0:	andeq	r2, r3, ip, asr #2
   298c4:	andeq	ip, r4, r8, ror #25
   298c8:	andeq	r2, r3, r1, asr r2
   298cc:	muleq	r4, r0, ip
   298d0:	andeq	r2, r3, r7, asr r2
   298d4:	andeq	r2, r3, r1, ror #2
   298d8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   298dc:	add	fp, sp, #24
   298e0:	sub	sp, sp, #16
   298e4:	mov	r4, r0
   298e8:	ldr	r0, [pc, #432]	; 29aa0 <bcmp@plt+0x177c4>
   298ec:	cmp	r1, r2
   298f0:	ldr	r0, [pc, r0]
   298f4:	ldr	r7, [r0, #56]	; 0x38
   298f8:	beq	29a44 <bcmp@plt+0x17768>
   298fc:	ldr	r0, [pc, #416]	; 29aa4 <bcmp@plt+0x177c8>
   29900:	mov	r5, r2
   29904:	mov	r6, r1
   29908:	ldr	r0, [pc, r0]
   2990c:	ldr	r0, [r0]
   29910:	cmp	r0, #2
   29914:	blt	2992c <bcmp@plt+0x17650>
   29918:	ldm	r4, {r2, r3}
   2991c:	ldr	r1, [pc, #388]	; 29aa8 <bcmp@plt+0x177cc>
   29920:	mov	r0, #6
   29924:	add	r1, pc, r1
   29928:	bl	40d10 <bcmp@plt+0x2ea34>
   2992c:	ldr	r0, [r4, #12]
   29930:	add	r8, r5, #10
   29934:	add	r6, r6, #10
   29938:	cmp	r0, #0
   2993c:	beq	299bc <bcmp@plt+0x176e0>
   29940:	ldr	r1, [r0, #24]
   29944:	cmp	r1, #0
   29948:	beq	299bc <bcmp@plt+0x176e0>
   2994c:	mov	r9, #1
   29950:	uxtb	r2, r6
   29954:	mov	r5, #0
   29958:	mov	r1, #0
   2995c:	mov	r3, r6
   29960:	str	r9, [sp]
   29964:	stmib	sp, {r0, r5}
   29968:	mov	r0, #2
   2996c:	str	r5, [sp, #12]
   29970:	bl	47454 <bcmp@plt+0x35178>
   29974:	ldr	r0, [r4, #12]
   29978:	uxtb	r2, r8
   2997c:	str	r9, [sp]
   29980:	mov	r1, #0
   29984:	mov	r3, r8
   29988:	stmib	sp, {r0, r5}
   2998c:	mov	r0, #2
   29990:	str	r5, [sp, #12]
   29994:	bl	473b4 <bcmp@plt+0x350d8>
   29998:	ldr	r0, [r4, #28]
   2999c:	bl	11f1c <close@plt>
   299a0:	mov	r0, #2
   299a4:	bl	48468 <bcmp@plt+0x3618c>
   299a8:	str	r0, [r4, #28]
   299ac:	mov	r1, #2
   299b0:	mov	r3, #0
   299b4:	ldr	r2, [r4, #12]
   299b8:	bl	48b7c <bcmp@plt+0x368a0>
   299bc:	ldr	r0, [r4, #16]
   299c0:	cmp	r0, #0
   299c4:	beq	29a44 <bcmp@plt+0x17768>
   299c8:	ldr	r1, [r0, #24]
   299cc:	cmp	r1, #0
   299d0:	beq	29a44 <bcmp@plt+0x17768>
   299d4:	mov	r9, #1
   299d8:	uxtb	r2, r6
   299dc:	mov	r5, #0
   299e0:	mov	r1, #0
   299e4:	mov	r3, r6
   299e8:	str	r9, [sp]
   299ec:	stmib	sp, {r0, r5}
   299f0:	mov	r0, #10
   299f4:	str	r5, [sp, #12]
   299f8:	bl	47454 <bcmp@plt+0x35178>
   299fc:	ldr	r0, [r4, #16]
   29a00:	uxtb	r2, r8
   29a04:	str	r9, [sp]
   29a08:	mov	r1, #0
   29a0c:	mov	r3, r8
   29a10:	stmib	sp, {r0, r5}
   29a14:	mov	r0, #10
   29a18:	str	r5, [sp, #12]
   29a1c:	bl	473b4 <bcmp@plt+0x350d8>
   29a20:	ldr	r0, [r4, #32]
   29a24:	bl	11f1c <close@plt>
   29a28:	mov	r0, #10
   29a2c:	bl	48468 <bcmp@plt+0x3618c>
   29a30:	str	r0, [r4, #32]
   29a34:	mov	r1, #10
   29a38:	mov	r3, #0
   29a3c:	ldr	r2, [r4, #16]
   29a40:	bl	48b7c <bcmp@plt+0x368a0>
   29a44:	ldr	r0, [r7, #4]
   29a48:	cmp	r0, r4
   29a4c:	beq	29a60 <bcmp@plt+0x17784>
   29a50:	ldr	r1, [r7, #8]
   29a54:	cmp	r1, #0
   29a58:	cmpne	r0, #0
   29a5c:	bne	29a94 <bcmp@plt+0x177b8>
   29a60:	ldr	r0, [pc, #68]	; 29aac <bcmp@plt+0x177d0>
   29a64:	ldr	r0, [pc, r0]
   29a68:	ldr	r0, [r0]
   29a6c:	cmp	r0, #2
   29a70:	blt	29a84 <bcmp@plt+0x177a8>
   29a74:	ldr	r1, [pc, #52]	; 29ab0 <bcmp@plt+0x177d4>
   29a78:	mov	r0, #6
   29a7c:	add	r1, pc, r1
   29a80:	bl	40d10 <bcmp@plt+0x2ea34>
   29a84:	bl	2a37c <bcmp@plt+0x180a0>
   29a88:	mov	r0, #1
   29a8c:	sub	sp, fp, #24
   29a90:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   29a94:	cmp	r1, r4
   29a98:	bne	29a88 <bcmp@plt+0x177ac>
   29a9c:	b	29a60 <bcmp@plt+0x17784>
   29aa0:	andeq	ip, r4, r8, asr #20
   29aa4:	andeq	ip, r4, r0, lsl #21
   29aa8:	ldrdeq	r2, [r3], -r3
   29aac:	andeq	ip, r4, r4, lsr #18
   29ab0:	andeq	r1, r3, sl, asr #31
   29ab4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29ab8:	add	fp, sp, #28
   29abc:	sub	sp, sp, #4
   29ac0:	mov	r5, r1
   29ac4:	bl	342fc <bcmp@plt+0x22020>
   29ac8:	mov	r4, r0
   29acc:	ldr	r0, [pc, #636]	; 29d50 <bcmp@plt+0x17a74>
   29ad0:	cmp	r5, #0
   29ad4:	ldr	r0, [pc, r0]
   29ad8:	ldr	r6, [r0, #56]	; 0x38
   29adc:	beq	29b08 <bcmp@plt+0x1782c>
   29ae0:	ldr	r0, [r6, #12]
   29ae4:	bl	49794 <bcmp@plt+0x374b8>
   29ae8:	ldr	r0, [pc, #612]	; 29d54 <bcmp@plt+0x17a78>
   29aec:	ldr	r0, [pc, r0]
   29af0:	bl	49148 <bcmp@plt+0x36e6c>
   29af4:	str	r0, [r6, #12]
   29af8:	mov	r5, #1
   29afc:	mov	r0, r5
   29b00:	sub	sp, fp, #28
   29b04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29b08:	ldr	r5, [pc, #584]	; 29d58 <bcmp@plt+0x17a7c>
   29b0c:	mov	r0, r4
   29b10:	add	r5, pc, r5
   29b14:	mov	r1, r5
   29b18:	bl	120fc <strcmp@plt>
   29b1c:	cmp	r0, #0
   29b20:	beq	29b98 <bcmp@plt+0x178bc>
   29b24:	ldr	r8, [pc, #572]	; 29d68 <bcmp@plt+0x17a8c>
   29b28:	mov	r0, r4
   29b2c:	add	r8, pc, r8
   29b30:	mov	r1, r8
   29b34:	bl	120fc <strcmp@plt>
   29b38:	ldr	r9, [pc, #556]	; 29d6c <bcmp@plt+0x17a90>
   29b3c:	cmp	r0, #0
   29b40:	ldr	r9, [pc, r9]
   29b44:	ldr	r1, [r9]
   29b48:	beq	29c18 <bcmp@plt+0x1793c>
   29b4c:	cmp	r1, #3
   29b50:	blt	29b68 <bcmp@plt+0x1788c>
   29b54:	ldr	r1, [pc, #540]	; 29d78 <bcmp@plt+0x17a9c>
   29b58:	mov	r0, #7
   29b5c:	mov	r2, r4
   29b60:	add	r1, pc, r1
   29b64:	bl	40d10 <bcmp@plt+0x2ea34>
   29b68:	ldr	r0, [r6, #12]
   29b6c:	mov	r1, r4
   29b70:	bl	49664 <bcmp@plt+0x37388>
   29b74:	cmp	r0, #0
   29b78:	beq	29c8c <bcmp@plt+0x179b0>
   29b7c:	mov	sl, r0
   29b80:	ldr	r0, [r0, #12]
   29b84:	cmp	r0, #0
   29b88:	beq	29cb4 <bcmp@plt+0x179d8>
   29b8c:	ldr	r0, [sl, #4]
   29b90:	ldr	r1, [r0, #8]
   29b94:	b	29cb8 <bcmp@plt+0x179dc>
   29b98:	ldr	r0, [pc, #444]	; 29d5c <bcmp@plt+0x17a80>
   29b9c:	ldr	r0, [pc, r0]
   29ba0:	ldr	r0, [r0]
   29ba4:	cmp	r0, #3
   29ba8:	blt	29bbc <bcmp@plt+0x178e0>
   29bac:	ldr	r1, [pc, #428]	; 29d60 <bcmp@plt+0x17a84>
   29bb0:	mov	r0, #7
   29bb4:	add	r1, pc, r1
   29bb8:	bl	40d10 <bcmp@plt+0x2ea34>
   29bbc:	ldr	r0, [r6, #12]
   29bc0:	ldr	r1, [pc, #412]	; 29d64 <bcmp@plt+0x17a88>
   29bc4:	add	r1, pc, r1
   29bc8:	bl	49664 <bcmp@plt+0x37388>
   29bcc:	mov	r5, #1
   29bd0:	cmp	r0, #0
   29bd4:	beq	29afc <bcmp@plt+0x17820>
   29bd8:	mov	r4, r0
   29bdc:	ldr	r0, [r0, #12]
   29be0:	cmp	r0, #1
   29be4:	blt	29afc <bcmp@plt+0x17820>
   29be8:	add	r6, r6, #16
   29bec:	ldr	r0, [r4, #4]
   29bf0:	ldr	r1, [r0, #8]
   29bf4:	mov	r0, r6
   29bf8:	bl	2813c <bcmp@plt+0x15e60>
   29bfc:	ldr	r0, [r0]
   29c00:	mov	r1, #0
   29c04:	bl	29ab4 <bcmp@plt+0x177d8>
   29c08:	ldr	r0, [r4, #12]
   29c0c:	cmp	r0, #0
   29c10:	bgt	29bec <bcmp@plt+0x17910>
   29c14:	b	29afc <bcmp@plt+0x17820>
   29c18:	cmp	r1, #3
   29c1c:	blt	29c30 <bcmp@plt+0x17954>
   29c20:	ldr	r1, [pc, #328]	; 29d70 <bcmp@plt+0x17a94>
   29c24:	mov	r0, #7
   29c28:	add	r1, pc, r1
   29c2c:	bl	40d10 <bcmp@plt+0x2ea34>
   29c30:	ldr	r0, [r6, #12]
   29c34:	ldr	r1, [pc, #312]	; 29d74 <bcmp@plt+0x17a98>
   29c38:	add	r1, pc, r1
   29c3c:	bl	49664 <bcmp@plt+0x37388>
   29c40:	mov	r5, #1
   29c44:	cmp	r0, #0
   29c48:	beq	29afc <bcmp@plt+0x17820>
   29c4c:	mov	r4, r0
   29c50:	ldr	r0, [r0, #12]
   29c54:	cmp	r0, #1
   29c58:	blt	29afc <bcmp@plt+0x17820>
   29c5c:	add	r6, r6, #16
   29c60:	ldr	r0, [r4, #4]
   29c64:	ldr	r1, [r0, #8]
   29c68:	mov	r0, r6
   29c6c:	bl	2813c <bcmp@plt+0x15e60>
   29c70:	ldr	r0, [r0]
   29c74:	mov	r1, #0
   29c78:	bl	29ab4 <bcmp@plt+0x177d8>
   29c7c:	ldr	r0, [r4, #12]
   29c80:	cmp	r0, #0
   29c84:	bgt	29c60 <bcmp@plt+0x17984>
   29c88:	b	29afc <bcmp@plt+0x17820>
   29c8c:	ldr	r0, [r9]
   29c90:	mov	r5, #0
   29c94:	cmp	r0, #2
   29c98:	blt	29afc <bcmp@plt+0x17820>
   29c9c:	ldr	r1, [pc, #216]	; 29d7c <bcmp@plt+0x17aa0>
   29ca0:	mov	r0, #6
   29ca4:	mov	r2, r4
   29ca8:	add	r1, pc, r1
   29cac:	bl	40d10 <bcmp@plt+0x2ea34>
   29cb0:	b	29afc <bcmp@plt+0x17820>
   29cb4:	mov	r1, #0
   29cb8:	add	r0, r6, #16
   29cbc:	bl	2813c <bcmp@plt+0x15e60>
   29cc0:	ldr	r1, [r0, #8]
   29cc4:	cmp	r1, #1
   29cc8:	bne	29d1c <bcmp@plt+0x17a40>
   29ccc:	ldr	r0, [r0]
   29cd0:	bl	34418 <bcmp@plt+0x2213c>
   29cd4:	cmp	r0, #2
   29cd8:	beq	29ce8 <bcmp@plt+0x17a0c>
   29cdc:	cmp	r0, #10
   29ce0:	bne	29d2c <bcmp@plt+0x17a50>
   29ce4:	mov	r5, r8
   29ce8:	ldr	r0, [r6, #12]
   29cec:	mov	r1, r5
   29cf0:	bl	49664 <bcmp@plt+0x37388>
   29cf4:	ldr	r7, [sl, #4]
   29cf8:	cmp	r7, sl
   29cfc:	beq	29d1c <bcmp@plt+0x17a40>
   29d00:	mov	r5, r0
   29d04:	ldr	r0, [r7, #8]
   29d08:	mov	r1, r5
   29d0c:	bl	3e1e0 <bcmp@plt+0x2bf04>
   29d10:	ldr	r7, [r7, #4]
   29d14:	cmp	r7, sl
   29d18:	bne	29d04 <bcmp@plt+0x17a28>
   29d1c:	ldr	r0, [r6, #12]
   29d20:	mov	r1, r4
   29d24:	bl	494d0 <bcmp@plt+0x371f4>
   29d28:	b	29af8 <bcmp@plt+0x1781c>
   29d2c:	ldr	r0, [r9]
   29d30:	mov	r5, #0
   29d34:	cmp	r0, #1
   29d38:	blt	29afc <bcmp@plt+0x17820>
   29d3c:	ldr	r1, [pc, #60]	; 29d80 <bcmp@plt+0x17aa4>
   29d40:	mov	r0, #5
   29d44:	add	r1, pc, r1
   29d48:	bl	40d10 <bcmp@plt+0x2ea34>
   29d4c:	b	29afc <bcmp@plt+0x17820>
   29d50:	andeq	ip, r4, r4, ror #16
   29d54:	andeq	ip, r4, r4, lsl r8
   29d58:	andeq	ip, r2, sl, ror #26
   29d5c:	andeq	ip, r4, ip, ror #15
   29d60:	strdeq	r1, [r3], -r1	; <UNPREDICTABLE>
   29d64:			; <UNDEFINED> instruction: 0x0002ccb6
   29d68:	andeq	sp, r2, r5, ror #23
   29d6c:	andeq	ip, r4, r8, asr #16
   29d70:	andeq	r1, r3, r1, ror #31
   29d74:	ldrdeq	sp, [r2], -r9
   29d78:	andeq	r2, r3, sp, lsl #2
   29d7c:	andeq	r2, r3, ip, lsl r0
   29d80:			; <UNDEFINED> instruction: 0x00031fb9
   29d84:	ldr	r0, [pc, #8]	; 29d94 <bcmp@plt+0x17ab8>
   29d88:	ldr	r0, [pc, r0]
   29d8c:	ldr	r0, [r0, #56]	; 0x38
   29d90:	bx	lr
   29d94:			; <UNDEFINED> instruction: 0x0004c5b0
   29d98:	push	{r4, sl, fp, lr}
   29d9c:	add	fp, sp, #8
   29da0:	sub	sp, sp, #16
   29da4:	mov	r4, r0
   29da8:	ldr	r0, [pc, #52]	; 29de4 <bcmp@plt+0x17b08>
   29dac:	add	r0, pc, r0
   29db0:	bl	1215c <if_nametoindex@plt>
   29db4:	mov	r1, r0
   29db8:	mov	r0, #100	; 0x64
   29dbc:	mov	r2, #0
   29dc0:	mov	r3, #0
   29dc4:	str	r2, [sp]
   29dc8:	str	r0, [sp, #4]
   29dcc:	str	r0, [sp, #8]
   29dd0:	mov	r0, r4
   29dd4:	mov	r2, #0
   29dd8:	bl	47714 <bcmp@plt+0x35438>
   29ddc:	sub	sp, fp, #8
   29de0:	pop	{r4, sl, fp, pc}
   29de4:	andeq	r1, r3, r0, lsr #20
   29de8:	push	{r4, r5, r6, sl, fp, lr}
   29dec:	add	fp, sp, #16
   29df0:	mov	r6, r0
   29df4:	mov	r0, #32
   29df8:	mov	r5, r1
   29dfc:	bl	449c8 <bcmp@plt+0x326ec>
   29e00:	cmp	r0, #0
   29e04:	beq	29e44 <bcmp@plt+0x17b68>
   29e08:	str	r6, [r0]
   29e0c:	mov	r4, r0
   29e10:	ldr	r0, [pc, #56]	; 29e50 <bcmp@plt+0x17b74>
   29e14:	ldr	r0, [pc, r0]
   29e18:	bl	49148 <bcmp@plt+0x36e6c>
   29e1c:	str	r0, [r4, #12]
   29e20:	mov	r0, r5
   29e24:	ldr	r1, [pc, #40]	; 29e54 <bcmp@plt+0x17b78>
   29e28:	ldr	r1, [pc, r1]
   29e2c:	bl	3dd18 <bcmp@plt+0x2ba3c>
   29e30:	str	r0, [r4, #28]
   29e34:	add	r0, r4, #16
   29e38:	bl	27af0 <bcmp@plt+0x15814>
   29e3c:	mov	r0, r4
   29e40:	pop	{r4, r5, r6, sl, fp, pc}
   29e44:	mov	r4, #0
   29e48:	mov	r0, r4
   29e4c:	pop	{r4, r5, r6, sl, fp, pc}
   29e50:	andeq	ip, r4, ip, ror #9
   29e54:	ldrdeq	ip, [r4], -r4
   29e58:	push	{r4, r5, r6, sl, fp, lr}
   29e5c:	add	fp, sp, #16
   29e60:	ldr	r0, [pc, #100]	; 29ecc <bcmp@plt+0x17bf0>
   29e64:	ldr	r0, [pc, r0]
   29e68:	ldr	r4, [r0, #56]	; 0x38
   29e6c:	cmp	r4, #0
   29e70:	beq	29ec8 <bcmp@plt+0x17bec>
   29e74:	ldr	r5, [pc, #84]	; 29ed0 <bcmp@plt+0x17bf4>
   29e78:	ldr	r5, [pc, r5]
   29e7c:	ldr	r0, [r5]
   29e80:	ldr	r6, [r0, #4]
   29e84:	cmp	r6, r0
   29e88:	beq	29ea4 <bcmp@plt+0x17bc8>
   29e8c:	ldr	r0, [r6, #8]
   29e90:	bl	29ed4 <bcmp@plt+0x17bf8>
   29e94:	ldr	r6, [r6, #4]
   29e98:	ldr	r0, [r5]
   29e9c:	cmp	r6, r0
   29ea0:	bne	29e8c <bcmp@plt+0x17bb0>
   29ea4:	ldr	r0, [r4, #12]
   29ea8:	bl	49794 <bcmp@plt+0x374b8>
   29eac:	ldr	r0, [r4, #28]
   29eb0:	bl	3e398 <bcmp@plt+0x2c0bc>
   29eb4:	add	r0, r4, #16
   29eb8:	bl	27b18 <bcmp@plt+0x1583c>
   29ebc:	mov	r0, r4
   29ec0:	pop	{r4, r5, r6, sl, fp, lr}
   29ec4:	b	11f10 <free@plt>
   29ec8:	pop	{r4, r5, r6, sl, fp, pc}
   29ecc:	ldrdeq	ip, [r4], -r4
   29ed0:	strdeq	ip, [r4], -r0
   29ed4:	push	{r4, r5, fp, lr}
   29ed8:	add	fp, sp, #8
   29edc:	sub	sp, sp, #16
   29ee0:	ldr	r1, [r0, #4]
   29ee4:	mov	r5, r0
   29ee8:	ldr	r0, [r0, #12]
   29eec:	add	r4, r1, #10
   29ef0:	cmp	r0, #0
   29ef4:	beq	29f64 <bcmp@plt+0x17c88>
   29ef8:	ldr	r2, [r0, #24]
   29efc:	cmp	r2, #0
   29f00:	beq	29f64 <bcmp@plt+0x17c88>
   29f04:	ldr	r2, [r5, #20]
   29f08:	cmp	r2, #0
   29f0c:	beq	29f3c <bcmp@plt+0x17c60>
   29f10:	ldr	r3, [r2, #24]
   29f14:	cmp	r3, #0
   29f18:	beq	29f3c <bcmp@plt+0x17c60>
   29f1c:	mov	r0, #0
   29f20:	str	r2, [sp]
   29f24:	mov	r2, #0
   29f28:	mov	r3, #0
   29f2c:	stmib	sp, {r0, r4}
   29f30:	mov	r0, #2
   29f34:	bl	477ec <bcmp@plt+0x35510>
   29f38:	ldr	r0, [r5, #12]
   29f3c:	mov	r2, #1
   29f40:	mov	r1, #0
   29f44:	mov	r3, r4
   29f48:	str	r2, [sp]
   29f4c:	uxtb	r2, r4
   29f50:	stmib	sp, {r0, r1}
   29f54:	str	r1, [sp, #12]
   29f58:	mov	r0, #2
   29f5c:	mov	r1, #0
   29f60:	bl	47454 <bcmp@plt+0x35178>
   29f64:	ldr	r0, [r5, #16]
   29f68:	cmp	r0, #0
   29f6c:	beq	29fe0 <bcmp@plt+0x17d04>
   29f70:	ldr	r1, [r0, #24]
   29f74:	cmp	r1, #0
   29f78:	beq	29fe0 <bcmp@plt+0x17d04>
   29f7c:	ldr	r2, [r5, #24]
   29f80:	cmp	r2, #0
   29f84:	beq	29fb8 <bcmp@plt+0x17cdc>
   29f88:	ldr	r1, [r2, #24]
   29f8c:	cmp	r1, #0
   29f90:	beq	29fb8 <bcmp@plt+0x17cdc>
   29f94:	ldr	r1, [r5, #4]
   29f98:	mov	r0, #0
   29f9c:	str	r2, [sp]
   29fa0:	mov	r2, #0
   29fa4:	mov	r3, #0
   29fa8:	stmib	sp, {r0, r4}
   29fac:	mov	r0, #10
   29fb0:	bl	477ec <bcmp@plt+0x35510>
   29fb4:	ldr	r0, [r5, #16]
   29fb8:	mov	r2, #1
   29fbc:	mov	r1, #0
   29fc0:	mov	r3, r4
   29fc4:	str	r2, [sp]
   29fc8:	uxtb	r2, r4
   29fcc:	stmib	sp, {r0, r1}
   29fd0:	str	r1, [sp, #12]
   29fd4:	mov	r0, #10
   29fd8:	mov	r1, #0
   29fdc:	bl	47454 <bcmp@plt+0x35178>
   29fe0:	sub	sp, fp, #8
   29fe4:	pop	{r4, r5, fp, pc}
   29fe8:	cmp	r0, #0
   29fec:	bxeq	lr
   29ff0:	push	{r4, sl, fp, lr}
   29ff4:	add	fp, sp, #8
   29ff8:	mov	r4, r0
   29ffc:	ldr	r0, [r0, #12]
   2a000:	bl	49794 <bcmp@plt+0x374b8>
   2a004:	ldr	r0, [r4, #28]
   2a008:	bl	3e398 <bcmp@plt+0x2c0bc>
   2a00c:	add	r0, r4, #16
   2a010:	bl	27b18 <bcmp@plt+0x1583c>
   2a014:	mov	r0, r4
   2a018:	pop	{r4, sl, fp, lr}
   2a01c:	b	11f10 <free@plt>
   2a020:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a024:	add	fp, sp, #28
   2a028:	sub	sp, sp, #12
   2a02c:	mov	r9, r0
   2a030:	ldr	r0, [pc, #192]	; 2a0f8 <bcmp@plt+0x17e1c>
   2a034:	ldr	r0, [pc, r0]
   2a038:	ldr	r5, [r0, #56]	; 0x38
   2a03c:	mov	r0, r9
   2a040:	bl	34418 <bcmp@plt+0x2213c>
   2a044:	mov	r8, #0
   2a048:	cmp	r0, #0
   2a04c:	beq	2a0ec <bcmp@plt+0x17e10>
   2a050:	mov	r6, r0
   2a054:	ldr	r0, [pc, #160]	; 2a0fc <bcmp@plt+0x17e20>
   2a058:	mov	r1, r9
   2a05c:	add	r0, pc, r0
   2a060:	bl	3fe98 <bcmp@plt+0x2dbbc>
   2a064:	cmp	r0, #1
   2a068:	bne	2a0ec <bcmp@plt+0x17e10>
   2a06c:	ldr	r0, [r5, #28]
   2a070:	mov	r8, #1
   2a074:	ldr	r4, [r0, #4]
   2a078:	cmp	r4, r0
   2a07c:	beq	2a0ec <bcmp@plt+0x17e10>
   2a080:	mov	sl, #0
   2a084:	b	2a098 <bcmp@plt+0x17dbc>
   2a088:	ldr	r4, [r4, #4]
   2a08c:	ldr	r0, [r5, #28]
   2a090:	cmp	r4, r0
   2a094:	beq	2a0ec <bcmp@plt+0x17e10>
   2a098:	ldr	r7, [r4, #8]
   2a09c:	mov	r0, r7
   2a0a0:	bl	34418 <bcmp@plt+0x2213c>
   2a0a4:	cmp	r0, r6
   2a0a8:	bne	2a088 <bcmp@plt+0x17dac>
   2a0ac:	ldr	r0, [pc, #76]	; 2a100 <bcmp@plt+0x17e24>
   2a0b0:	mov	r2, r7
   2a0b4:	mov	r3, #0
   2a0b8:	ldr	r0, [pc, r0]
   2a0bc:	str	sl, [sp]
   2a0c0:	str	sl, [sp, #4]
   2a0c4:	ldr	r1, [r0]
   2a0c8:	mov	r0, #254	; 0xfe
   2a0cc:	str	r0, [sp, #8]
   2a0d0:	mov	r0, r6
   2a0d4:	bl	47714 <bcmp@plt+0x35438>
   2a0d8:	cmp	r0, #1
   2a0dc:	beq	2a088 <bcmp@plt+0x17dac>
   2a0e0:	mov	r0, r9
   2a0e4:	bl	2a104 <bcmp@plt+0x17e28>
   2a0e8:	mov	r8, #0
   2a0ec:	mov	r0, r8
   2a0f0:	sub	sp, fp, #28
   2a0f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a0f8:	andeq	ip, r4, r4, lsl #6
   2a0fc:	andeq	r1, r3, r0, ror r7
   2a100:	strdeq	ip, [r4], -ip	; <UNPREDICTABLE>
   2a104:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a108:	add	fp, sp, #28
   2a10c:	sub	sp, sp, #12
   2a110:	mov	r9, r0
   2a114:	ldr	r0, [pc, #200]	; 2a1e4 <bcmp@plt+0x17f08>
   2a118:	ldr	r0, [pc, r0]
   2a11c:	ldr	r5, [r0, #56]	; 0x38
   2a120:	mov	r0, r9
   2a124:	bl	34418 <bcmp@plt+0x2213c>
   2a128:	mov	r8, #0
   2a12c:	cmp	r0, #0
   2a130:	beq	2a1d8 <bcmp@plt+0x17efc>
   2a134:	mov	r6, r0
   2a138:	ldr	r0, [pc, #168]	; 2a1e8 <bcmp@plt+0x17f0c>
   2a13c:	mov	r1, r9
   2a140:	add	r0, pc, r0
   2a144:	bl	40048 <bcmp@plt+0x2dd6c>
   2a148:	cmp	r0, #1
   2a14c:	bne	2a1d8 <bcmp@plt+0x17efc>
   2a150:	ldr	r0, [r5, #28]
   2a154:	mov	r8, #1
   2a158:	ldr	r4, [r0, #4]
   2a15c:	cmp	r4, r0
   2a160:	beq	2a1d8 <bcmp@plt+0x17efc>
   2a164:	mov	sl, #0
   2a168:	b	2a17c <bcmp@plt+0x17ea0>
   2a16c:	ldr	r4, [r4, #4]
   2a170:	ldr	r0, [r5, #28]
   2a174:	cmp	r4, r0
   2a178:	beq	2a1d8 <bcmp@plt+0x17efc>
   2a17c:	ldr	r7, [r4, #8]
   2a180:	mov	r0, r7
   2a184:	bl	34418 <bcmp@plt+0x2213c>
   2a188:	cmp	r0, r6
   2a18c:	bne	2a16c <bcmp@plt+0x17e90>
   2a190:	ldr	r0, [pc, #84]	; 2a1ec <bcmp@plt+0x17f10>
   2a194:	mov	r2, r7
   2a198:	mov	r3, #0
   2a19c:	ldr	r0, [pc, r0]
   2a1a0:	str	sl, [sp]
   2a1a4:	str	sl, [sp, #4]
   2a1a8:	ldr	r1, [r0]
   2a1ac:	mov	r0, #254	; 0xfe
   2a1b0:	str	r0, [sp, #8]
   2a1b4:	mov	r0, r6
   2a1b8:	bl	477ec <bcmp@plt+0x35510>
   2a1bc:	cmp	r0, #1
   2a1c0:	beq	2a16c <bcmp@plt+0x17e90>
   2a1c4:	mov	r0, r9
   2a1c8:	bl	2a104 <bcmp@plt+0x17e28>
   2a1cc:	mov	r0, #0
   2a1d0:	sub	sp, fp, #28
   2a1d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a1d8:	mov	r0, r8
   2a1dc:	sub	sp, fp, #28
   2a1e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a1e4:	andeq	ip, r4, r0, lsr #4
   2a1e8:	andeq	r1, r3, ip, lsl #13
   2a1ec:	andeq	ip, r4, r8, lsl r2
   2a1f0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2a1f4:	add	fp, sp, #24
   2a1f8:	sub	sp, sp, #16
   2a1fc:	ldr	r7, [r0, #4]
   2a200:	mov	r5, r0
   2a204:	mov	r0, r1
   2a208:	mov	r4, r1
   2a20c:	bl	34418 <bcmp@plt+0x2213c>
   2a210:	cmp	r0, #10
   2a214:	beq	2a22c <bcmp@plt+0x17f50>
   2a218:	cmp	r0, #2
   2a21c:	bne	2a29c <bcmp@plt+0x17fc0>
   2a220:	add	r6, r5, #20
   2a224:	mov	r8, #2
   2a228:	b	2a234 <bcmp@plt+0x17f58>
   2a22c:	add	r6, r5, #24
   2a230:	mov	r8, #10
   2a234:	ldr	r0, [r6]
   2a238:	add	r7, r7, #10
   2a23c:	cmp	r0, #0
   2a240:	beq	2a268 <bcmp@plt+0x17f8c>
   2a244:	ldr	r1, [r0, #24]
   2a248:	cmp	r1, #0
   2a24c:	beq	2a268 <bcmp@plt+0x17f8c>
   2a250:	mov	r1, r4
   2a254:	bl	34da0 <bcmp@plt+0x22ac4>
   2a258:	cmp	r0, #0
   2a25c:	beq	2a2a4 <bcmp@plt+0x17fc8>
   2a260:	ldr	r0, [r6]
   2a264:	b	2a274 <bcmp@plt+0x17f98>
   2a268:	bl	340dc <bcmp@plt+0x21e00>
   2a26c:	bl	340d4 <bcmp@plt+0x21df8>
   2a270:	str	r0, [r6]
   2a274:	mov	r1, r4
   2a278:	bl	3486c <bcmp@plt+0x22590>
   2a27c:	ldr	r1, [r5, #4]
   2a280:	mov	r0, #100	; 0x64
   2a284:	str	r4, [sp]
   2a288:	mov	r2, #0
   2a28c:	mov	r3, #0
   2a290:	stmib	sp, {r0, r7}
   2a294:	mov	r0, r8
   2a298:	bl	47714 <bcmp@plt+0x35438>
   2a29c:	sub	sp, fp, #24
   2a2a0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a2a4:	ldr	r0, [pc, #44]	; 2a2d8 <bcmp@plt+0x17ffc>
   2a2a8:	ldr	r0, [pc, r0]
   2a2ac:	ldr	r0, [r0]
   2a2b0:	cmp	r0, #3
   2a2b4:	blt	2a27c <bcmp@plt+0x17fa0>
   2a2b8:	mov	r0, r4
   2a2bc:	bl	342fc <bcmp@plt+0x22020>
   2a2c0:	ldr	r1, [pc, #20]	; 2a2dc <bcmp@plt+0x18000>
   2a2c4:	mov	r2, r0
   2a2c8:	mov	r0, #7
   2a2cc:	add	r1, pc, r1
   2a2d0:	bl	40d10 <bcmp@plt+0x2ea34>
   2a2d4:	b	2a27c <bcmp@plt+0x17fa0>
   2a2d8:	andeq	ip, r4, r0, ror #1
   2a2dc:			; <UNDEFINED> instruction: 0x000317ba
   2a2e0:	push	{r4, r5, r6, r7, fp, lr}
   2a2e4:	add	fp, sp, #16
   2a2e8:	sub	sp, sp, #16
   2a2ec:	ldr	r7, [r0, #4]
   2a2f0:	mov	r5, r0
   2a2f4:	mov	r0, r1
   2a2f8:	mov	r4, r1
   2a2fc:	bl	34418 <bcmp@plt+0x2213c>
   2a300:	cmp	r0, #10
   2a304:	beq	2a31c <bcmp@plt+0x18040>
   2a308:	cmp	r0, #2
   2a30c:	bne	2a374 <bcmp@plt+0x18098>
   2a310:	add	r6, r5, #20
   2a314:	mov	r0, #2
   2a318:	b	2a324 <bcmp@plt+0x18048>
   2a31c:	add	r6, r5, #24
   2a320:	mov	r0, #10
   2a324:	ldr	r1, [r6]
   2a328:	cmp	r1, #0
   2a32c:	beq	2a374 <bcmp@plt+0x18098>
   2a330:	ldr	r1, [r1, #24]
   2a334:	cmp	r1, #0
   2a338:	beq	2a374 <bcmp@plt+0x18098>
   2a33c:	ldr	r1, [r5, #4]
   2a340:	add	r2, r7, #10
   2a344:	mov	r3, #100	; 0x64
   2a348:	str	r4, [sp]
   2a34c:	str	r3, [sp, #4]
   2a350:	str	r2, [sp, #8]
   2a354:	mov	r2, #0
   2a358:	mov	r3, #0
   2a35c:	bl	477ec <bcmp@plt+0x35510>
   2a360:	ldr	r0, [r6]
   2a364:	bl	340dc <bcmp@plt+0x21e00>
   2a368:	mov	r0, #0
   2a36c:	bl	34018 <bcmp@plt+0x21d3c>
   2a370:	str	r0, [r6]
   2a374:	sub	sp, fp, #16
   2a378:	pop	{r4, r5, r6, r7, fp, pc}
   2a37c:	push	{r4, r5, r6, sl, fp, lr}
   2a380:	add	fp, sp, #16
   2a384:	ldr	r0, [pc, #196]	; 2a450 <bcmp@plt+0x18174>
   2a388:	ldr	r0, [pc, r0]
   2a38c:	ldr	r5, [r0, #56]	; 0x38
   2a390:	mov	r0, #2
   2a394:	bl	4e47c <bcmp@plt+0x3c1a0>
   2a398:	str	r0, [r5, #4]
   2a39c:	cmp	r0, #0
   2a3a0:	ldr	r6, [pc, #172]	; 2a454 <bcmp@plt+0x18178>
   2a3a4:	ldr	r6, [pc, r6]
   2a3a8:	beq	2a3dc <bcmp@plt+0x18100>
   2a3ac:	ldr	r1, [r6]
   2a3b0:	cmp	r1, #2
   2a3b4:	blt	2a3dc <bcmp@plt+0x18100>
   2a3b8:	ldr	r4, [r0]
   2a3bc:	ldr	r0, [r0, #12]
   2a3c0:	bl	342fc <bcmp@plt+0x22020>
   2a3c4:	ldr	r1, [pc, #140]	; 2a458 <bcmp@plt+0x1817c>
   2a3c8:	mov	r3, r0
   2a3cc:	mov	r0, #6
   2a3d0:	mov	r2, r4
   2a3d4:	add	r1, pc, r1
   2a3d8:	bl	40d10 <bcmp@plt+0x2ea34>
   2a3dc:	mov	r0, #10
   2a3e0:	bl	4e47c <bcmp@plt+0x3c1a0>
   2a3e4:	cmp	r0, #0
   2a3e8:	str	r0, [r5, #8]
   2a3ec:	beq	2a420 <bcmp@plt+0x18144>
   2a3f0:	ldr	r1, [r6]
   2a3f4:	cmp	r1, #2
   2a3f8:	blt	2a420 <bcmp@plt+0x18144>
   2a3fc:	ldr	r4, [r0]
   2a400:	ldr	r0, [r0, #16]
   2a404:	bl	342fc <bcmp@plt+0x22020>
   2a408:	ldr	r1, [pc, #76]	; 2a45c <bcmp@plt+0x18180>
   2a40c:	mov	r3, r0
   2a410:	mov	r0, #6
   2a414:	mov	r2, r4
   2a418:	add	r1, pc, r1
   2a41c:	bl	40d10 <bcmp@plt+0x2ea34>
   2a420:	ldr	r0, [r5, #4]
   2a424:	cmp	r0, #0
   2a428:	popne	{r4, r5, r6, sl, fp, pc}
   2a42c:	ldr	r0, [r5, #8]
   2a430:	cmp	r0, #0
   2a434:	beq	2a43c <bcmp@plt+0x18160>
   2a438:	pop	{r4, r5, r6, sl, fp, pc}
   2a43c:	ldr	r1, [pc, #28]	; 2a460 <bcmp@plt+0x18184>
   2a440:	mov	r0, #1
   2a444:	add	r1, pc, r1
   2a448:	pop	{r4, r5, r6, sl, fp, lr}
   2a44c:	b	40d10 <bcmp@plt+0x2ea34>
   2a450:			; <UNDEFINED> instruction: 0x0004bfb0
   2a454:	andeq	fp, r4, r4, ror #31
   2a458:	andeq	r1, r3, r5, lsl #14
   2a45c:	andeq	r1, r3, r1, ror #13
   2a460:	ldrdeq	r1, [r3], -r5
   2a464:	push	{r4, sl, fp, lr}
   2a468:	add	fp, sp, #8
   2a46c:	mov	r2, r0
   2a470:	ldr	r0, [pc, #128]	; 2a4f8 <bcmp@plt+0x1821c>
   2a474:	cmp	r2, #10
   2a478:	ldr	r0, [pc, r0]
   2a47c:	ldr	r0, [r0, #56]	; 0x38
   2a480:	beq	2a4a4 <bcmp@plt+0x181c8>
   2a484:	cmp	r2, #2
   2a488:	bne	2a4bc <bcmp@plt+0x181e0>
   2a48c:	ldr	r0, [r0, #4]
   2a490:	cmp	r0, #0
   2a494:	beq	2a4ec <bcmp@plt+0x18210>
   2a498:	ldr	r4, [r0, #12]
   2a49c:	mov	r0, r4
   2a4a0:	pop	{r4, sl, fp, pc}
   2a4a4:	ldr	r0, [r0, #8]
   2a4a8:	cmp	r0, #0
   2a4ac:	beq	2a4ec <bcmp@plt+0x18210>
   2a4b0:	ldr	r4, [r0, #16]
   2a4b4:	mov	r0, r4
   2a4b8:	pop	{r4, sl, fp, pc}
   2a4bc:	ldr	r0, [pc, #56]	; 2a4fc <bcmp@plt+0x18220>
   2a4c0:	mov	r4, #0
   2a4c4:	ldr	r0, [pc, r0]
   2a4c8:	ldr	r0, [r0]
   2a4cc:	cmp	r0, #2
   2a4d0:	blt	2a4e4 <bcmp@plt+0x18208>
   2a4d4:	ldr	r1, [pc, #36]	; 2a500 <bcmp@plt+0x18224>
   2a4d8:	mov	r0, #6
   2a4dc:	add	r1, pc, r1
   2a4e0:	bl	40d10 <bcmp@plt+0x2ea34>
   2a4e4:	mov	r0, r4
   2a4e8:	pop	{r4, sl, fp, pc}
   2a4ec:	mov	r4, #0
   2a4f0:	mov	r0, r4
   2a4f4:	pop	{r4, sl, fp, pc}
   2a4f8:	andeq	fp, r4, r0, asr #29
   2a4fc:	andeq	fp, r4, r4, asr #29
   2a500:	andeq	r1, r3, r8, ror #12
   2a504:	push	{r4, sl, fp, lr}
   2a508:	add	fp, sp, #8
   2a50c:	mov	r2, r0
   2a510:	ldr	r0, [pc, #128]	; 2a598 <bcmp@plt+0x182bc>
   2a514:	cmp	r2, #10
   2a518:	ldr	r0, [pc, r0]
   2a51c:	ldr	r0, [r0, #56]	; 0x38
   2a520:	beq	2a544 <bcmp@plt+0x18268>
   2a524:	cmp	r2, #2
   2a528:	bne	2a55c <bcmp@plt+0x18280>
   2a52c:	ldr	r0, [r0, #4]
   2a530:	cmp	r0, #0
   2a534:	beq	2a58c <bcmp@plt+0x182b0>
   2a538:	ldr	r4, [r0, #28]
   2a53c:	mov	r0, r4
   2a540:	pop	{r4, sl, fp, pc}
   2a544:	ldr	r0, [r0, #8]
   2a548:	cmp	r0, #0
   2a54c:	beq	2a58c <bcmp@plt+0x182b0>
   2a550:	ldr	r4, [r0, #32]
   2a554:	mov	r0, r4
   2a558:	pop	{r4, sl, fp, pc}
   2a55c:	ldr	r0, [pc, #56]	; 2a59c <bcmp@plt+0x182c0>
   2a560:	mvn	r4, #8
   2a564:	ldr	r0, [pc, r0]
   2a568:	ldr	r0, [r0]
   2a56c:	cmp	r0, #2
   2a570:	blt	2a584 <bcmp@plt+0x182a8>
   2a574:	ldr	r1, [pc, #36]	; 2a5a0 <bcmp@plt+0x182c4>
   2a578:	mov	r0, #6
   2a57c:	add	r1, pc, r1
   2a580:	bl	40d10 <bcmp@plt+0x2ea34>
   2a584:	mov	r0, r4
   2a588:	pop	{r4, sl, fp, pc}
   2a58c:	mvn	r4, #8
   2a590:	mov	r0, r4
   2a594:	pop	{r4, sl, fp, pc}
   2a598:	andeq	fp, r4, r0, lsr #28
   2a59c:	andeq	fp, r4, r4, lsr #28
   2a5a0:	strdeq	r1, [r3], -r9
   2a5a4:	push	{r4, sl, fp, lr}
   2a5a8:	add	fp, sp, #8
   2a5ac:	ldr	r0, [pc, #36]	; 2a5d8 <bcmp@plt+0x182fc>
   2a5b0:	ldr	r0, [pc, r0]
   2a5b4:	ldr	r4, [r0, #56]	; 0x38
   2a5b8:	ldr	r0, [r4, #12]
   2a5bc:	bl	49794 <bcmp@plt+0x374b8>
   2a5c0:	ldr	r0, [pc, #20]	; 2a5dc <bcmp@plt+0x18300>
   2a5c4:	ldr	r0, [pc, r0]
   2a5c8:	bl	49148 <bcmp@plt+0x36e6c>
   2a5cc:	str	r0, [r4, #12]
   2a5d0:	mov	r0, #1
   2a5d4:	pop	{r4, sl, fp, pc}
   2a5d8:	andeq	fp, r4, r8, lsl #27
   2a5dc:	andeq	fp, r4, ip, lsr sp
   2a5e0:	ldr	r0, [pc, #4]	; 2a5ec <bcmp@plt+0x18310>
   2a5e4:	add	r0, pc, r0
   2a5e8:	bx	lr
   2a5ec:	andeq	r1, r3, ip, asr #14
   2a5f0:	push	{r4, r5, fp, lr}
   2a5f4:	add	fp, sp, #8
   2a5f8:	cmp	r0, #0
   2a5fc:	beq	2a67c <bcmp@plt+0x183a0>
   2a600:	mov	r4, r0
   2a604:	ldr	r0, [pc, #140]	; 2a698 <bcmp@plt+0x183bc>
   2a608:	mov	r1, r4
   2a60c:	add	r0, pc, r0
   2a610:	bl	120fc <strcmp@plt>
   2a614:	ldr	r5, [pc, #128]	; 2a69c <bcmp@plt+0x183c0>
   2a618:	cmp	r0, #0
   2a61c:	ldr	r5, [pc, r5]
   2a620:	beq	2a690 <bcmp@plt+0x183b4>
   2a624:	ldr	r0, [pc, #116]	; 2a6a0 <bcmp@plt+0x183c4>
   2a628:	mov	r1, r4
   2a62c:	add	r0, pc, r0
   2a630:	bl	120fc <strcmp@plt>
   2a634:	cmp	r0, #0
   2a638:	beq	2a690 <bcmp@plt+0x183b4>
   2a63c:	ldr	r0, [pc, #96]	; 2a6a4 <bcmp@plt+0x183c8>
   2a640:	mov	r1, r4
   2a644:	add	r0, pc, r0
   2a648:	bl	120fc <strcmp@plt>
   2a64c:	cmp	r0, #0
   2a650:	beq	2a688 <bcmp@plt+0x183ac>
   2a654:	ldr	r0, [pc, #80]	; 2a6ac <bcmp@plt+0x183d0>
   2a658:	mov	r1, r4
   2a65c:	add	r0, pc, r0
   2a660:	bl	120fc <strcmp@plt>
   2a664:	ldr	r1, [pc, #68]	; 2a6b0 <bcmp@plt+0x183d4>
   2a668:	cmp	r0, #0
   2a66c:	ldr	r1, [pc, r1]
   2a670:	movne	r1, #0
   2a674:	mov	r0, r1
   2a678:	pop	{r4, r5, fp, pc}
   2a67c:	mov	r5, #0
   2a680:	mov	r0, r5
   2a684:	pop	{r4, r5, fp, pc}
   2a688:	ldr	r5, [pc, #24]	; 2a6a8 <bcmp@plt+0x183cc>
   2a68c:	ldr	r5, [pc, r5]
   2a690:	mov	r0, r5
   2a694:	pop	{r4, r5, fp, pc}
   2a698:	andeq	r1, r3, r4, lsr r7
   2a69c:	andeq	fp, r4, r0, asr ip
   2a6a0:	andeq	r1, r3, r9, lsl r7
   2a6a4:	andeq	r1, r3, r5, lsl #14
   2a6a8:	andeq	fp, r4, r4, lsr #25
   2a6ac:	strdeq	r1, [r3], -r4
   2a6b0:	andeq	fp, r4, r0, ror ip
   2a6b4:	sub	r0, r0, #4
   2a6b8:	cmp	r0, #2
   2a6bc:	movhi	r0, #0
   2a6c0:	bxhi	lr
   2a6c4:	ldr	r1, [pc, #8]	; 2a6d4 <bcmp@plt+0x183f8>
   2a6c8:	add	r1, pc, r1
   2a6cc:	ldr	r0, [r1, r0, lsl #2]
   2a6d0:	bx	lr
   2a6d4:	andeq	sl, r4, r8, asr #20
   2a6d8:	mov	r1, #0
   2a6dc:	str	r1, [r0]
   2a6e0:	str	r1, [r0, #4]
   2a6e4:	str	r1, [r0, #8]
   2a6e8:	bx	lr
   2a6ec:	push	{r4, sl, fp, lr}
   2a6f0:	add	fp, sp, #8
   2a6f4:	cmp	r0, #0
   2a6f8:	beq	2a7d4 <bcmp@plt+0x184f8>
   2a6fc:	ldr	r1, [r0]
   2a700:	mov	r4, r0
   2a704:	cmp	r1, #0
   2a708:	popeq	{r4, sl, fp, pc}
   2a70c:	ldr	r0, [r4, #4]
   2a710:	cmp	r0, #0
   2a714:	beq	2a720 <bcmp@plt+0x18444>
   2a718:	ldr	r1, [r1, #36]	; 0x24
   2a71c:	blx	r1
   2a720:	ldr	r0, [r4, #8]
   2a724:	cmp	r0, #0
   2a728:	beq	2a7a0 <bcmp@plt+0x184c4>
   2a72c:	ldr	r1, [r4]
   2a730:	ldr	r2, [r1, #12]
   2a734:	cmp	r2, #0
   2a738:	beq	2a79c <bcmp@plt+0x184c0>
   2a73c:	mvn	r1, #0
   2a740:	mov	r3, #2
   2a744:	add	ip, r1, r2, lsl #1
   2a748:	tst	r3, r2, lsl #1
   2a74c:	lsl	r1, r2, #1
   2a750:	beq	2a770 <bcmp@plt+0x18494>
   2a754:	and	r2, r2, #1
   2a758:	mov	r3, #0
   2a75c:	sub	r2, r3, r2, lsl #1
   2a760:	strb	r3, [r0], #1
   2a764:	adds	r2, r2, #1
   2a768:	sub	r1, r1, #1
   2a76c:	bcc	2a760 <bcmp@plt+0x18484>
   2a770:	cmp	ip, #3
   2a774:	bcc	2a798 <bcmp@plt+0x184bc>
   2a778:	mov	r2, #0
   2a77c:	strb	r2, [r0]
   2a780:	strb	r2, [r0, #1]
   2a784:	strb	r2, [r0, #2]
   2a788:	strb	r2, [r0, #3]
   2a78c:	add	r0, r0, #4
   2a790:	subs	r1, r1, #4
   2a794:	bne	2a77c <bcmp@plt+0x184a0>
   2a798:	ldr	r0, [r4, #8]
   2a79c:	bl	11f10 <free@plt>
   2a7a0:	mov	r0, #0
   2a7a4:	strb	r0, [r4]
   2a7a8:	strb	r0, [r4, #1]
   2a7ac:	strb	r0, [r4, #2]
   2a7b0:	strb	r0, [r4, #3]
   2a7b4:	strb	r0, [r4, #4]
   2a7b8:	strb	r0, [r4, #5]
   2a7bc:	strb	r0, [r4, #6]
   2a7c0:	strb	r0, [r4, #7]
   2a7c4:	strb	r0, [r4, #8]
   2a7c8:	strb	r0, [r4, #9]
   2a7cc:	strb	r0, [r4, #10]
   2a7d0:	strb	r0, [r4, #11]
   2a7d4:	pop	{r4, sl, fp, pc}
   2a7d8:	push	{fp, lr}
   2a7dc:	mov	fp, sp
   2a7e0:	mov	r2, r0
   2a7e4:	movw	r0, #44800	; 0xaf00
   2a7e8:	movt	r0, #65535	; 0xffff
   2a7ec:	cmp	r2, #0
   2a7f0:	popeq	{fp, pc}
   2a7f4:	cmp	r1, #0
   2a7f8:	ldrne	r3, [r2]
   2a7fc:	cmpne	r3, #0
   2a800:	bne	2a808 <bcmp@plt+0x1852c>
   2a804:	pop	{fp, pc}
   2a808:	ldr	ip, [r1]
   2a80c:	cmp	ip, #0
   2a810:	beq	2a804 <bcmp@plt+0x18528>
   2a814:	cmp	r3, ip
   2a818:	bne	2a804 <bcmp@plt+0x18528>
   2a81c:	ldr	r0, [r2, #4]
   2a820:	ldr	r1, [r1, #4]
   2a824:	ldr	r2, [r3, #40]	; 0x28
   2a828:	blx	r2
   2a82c:	mov	r0, #0
   2a830:	pop	{fp, pc}
   2a834:	push	{r4, r5, r6, r7, fp, lr}
   2a838:	add	fp, sp, #16
   2a83c:	movw	r7, #44672	; 0xae80
   2a840:	mov	r5, r0
   2a844:	movt	r7, #65535	; 0xffff
   2a848:	cmp	r5, #0
   2a84c:	movne	r4, r1
   2a850:	cmpne	r1, #0
   2a854:	add	r0, r7, #128	; 0x80
   2a858:	bne	2a860 <bcmp@plt+0x18584>
   2a85c:	pop	{r4, r5, r6, r7, fp, pc}
   2a860:	ldr	r0, [r4, #32]
   2a864:	blx	r0
   2a868:	cmp	r0, #0
   2a86c:	str	r0, [r5, #4]
   2a870:	beq	2a89c <bcmp@plt+0x185c0>
   2a874:	ldr	r1, [r4, #12]
   2a878:	mov	r6, r0
   2a87c:	mov	r0, #2
   2a880:	bl	12204 <calloc@plt>
   2a884:	cmp	r0, #0
   2a888:	str	r0, [r5, #8]
   2a88c:	beq	2a8a4 <bcmp@plt+0x185c8>
   2a890:	mov	r0, #0
   2a894:	str	r4, [r5]
   2a898:	pop	{r4, r5, r6, r7, fp, pc}
   2a89c:	mov	r0, r7
   2a8a0:	pop	{r4, r5, r6, r7, fp, pc}
   2a8a4:	ldr	r1, [r4, #36]	; 0x24
   2a8a8:	mov	r0, r6
   2a8ac:	blx	r1
   2a8b0:	mov	r0, r7
   2a8b4:	pop	{r4, r5, r6, r7, fp, pc}
   2a8b8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2a8bc:	add	fp, sp, #24
   2a8c0:	movw	r8, #44672	; 0xae80
   2a8c4:	mov	r5, r0
   2a8c8:	movt	r8, #65535	; 0xffff
   2a8cc:	cmp	r5, #0
   2a8d0:	movne	r4, r1
   2a8d4:	cmpne	r1, #0
   2a8d8:	add	r0, r8, #128	; 0x80
   2a8dc:	bne	2a8e4 <bcmp@plt+0x18608>
   2a8e0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a8e4:	ldr	r0, [r4, #32]
   2a8e8:	mov	r7, r2
   2a8ec:	blx	r0
   2a8f0:	cmp	r0, #0
   2a8f4:	str	r0, [r5, #4]
   2a8f8:	beq	2a92c <bcmp@plt+0x18650>
   2a8fc:	cmp	r7, #0
   2a900:	beq	2a920 <bcmp@plt+0x18644>
   2a904:	ldr	r1, [r4, #12]
   2a908:	mov	r6, r0
   2a90c:	mov	r0, #2
   2a910:	bl	12204 <calloc@plt>
   2a914:	cmp	r0, #0
   2a918:	str	r0, [r5, #8]
   2a91c:	beq	2a934 <bcmp@plt+0x18658>
   2a920:	mov	r0, #0
   2a924:	str	r4, [r5]
   2a928:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a92c:	mov	r0, r8
   2a930:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a934:	ldr	r1, [r4, #36]	; 0x24
   2a938:	mov	r0, r6
   2a93c:	blx	r1
   2a940:	mov	r0, r8
   2a944:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a948:	push	{fp, lr}
   2a94c:	mov	fp, sp
   2a950:	mov	r1, r0
   2a954:	movw	r0, #44800	; 0xaf00
   2a958:	movt	r0, #65535	; 0xffff
   2a95c:	cmp	r1, #0
   2a960:	beq	2a980 <bcmp@plt+0x186a4>
   2a964:	ldr	r2, [r1]
   2a968:	cmp	r2, #0
   2a96c:	popeq	{fp, pc}
   2a970:	ldr	r0, [r1, #4]
   2a974:	ldr	r1, [r2, #16]
   2a978:	blx	r1
   2a97c:	mov	r0, #0
   2a980:	pop	{fp, pc}
   2a984:	push	{fp, lr}
   2a988:	mov	fp, sp
   2a98c:	mov	r3, r0
   2a990:	movw	r0, #44800	; 0xaf00
   2a994:	movt	r0, #65535	; 0xffff
   2a998:	cmp	r3, #0
   2a99c:	beq	2a9bc <bcmp@plt+0x186e0>
   2a9a0:	ldr	ip, [r3]
   2a9a4:	cmp	ip, #0
   2a9a8:	popeq	{fp, pc}
   2a9ac:	ldr	r0, [r3, #4]
   2a9b0:	ldr	r3, [ip, #20]
   2a9b4:	blx	r3
   2a9b8:	mov	r0, #0
   2a9bc:	pop	{fp, pc}
   2a9c0:	push	{fp, lr}
   2a9c4:	mov	fp, sp
   2a9c8:	mov	r2, r0
   2a9cc:	movw	r0, #44800	; 0xaf00
   2a9d0:	movt	r0, #65535	; 0xffff
   2a9d4:	cmp	r2, #0
   2a9d8:	beq	2a9f8 <bcmp@plt+0x1871c>
   2a9dc:	ldr	r3, [r2]
   2a9e0:	cmp	r3, #0
   2a9e4:	popeq	{fp, pc}
   2a9e8:	ldr	r0, [r2, #4]
   2a9ec:	ldr	r2, [r3, #24]
   2a9f0:	blx	r2
   2a9f4:	mov	r0, #0
   2a9f8:	pop	{fp, pc}
   2a9fc:	cmp	r0, #0
   2aa00:	movweq	r0, #44800	; 0xaf00
   2aa04:	movteq	r0, #65535	; 0xffff
   2aa08:	bxeq	lr
   2aa0c:	push	{fp, lr}
   2aa10:	mov	fp, sp
   2aa14:	ldr	ip, [r0, #28]
   2aa18:	mov	r0, r1
   2aa1c:	mov	r1, r2
   2aa20:	mov	r2, r3
   2aa24:	blx	ip
   2aa28:	mov	r0, #0
   2aa2c:	pop	{fp, pc}
   2aa30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2aa34:	add	fp, sp, #28
   2aa38:	sub	sp, sp, #36	; 0x24
   2aa3c:	movw	r5, #44800	; 0xaf00
   2aa40:	cmp	r0, #0
   2aa44:	movt	r5, #65535	; 0xffff
   2aa48:	beq	2ac58 <bcmp@plt+0x1897c>
   2aa4c:	mov	r9, r1
   2aa50:	ldr	r1, [r0]
   2aa54:	mov	r4, r0
   2aa58:	cmp	r1, #0
   2aa5c:	beq	2ac58 <bcmp@plt+0x1897c>
   2aa60:	ldr	r8, [r4, #8]
   2aa64:	cmp	r8, #0
   2aa68:	beq	2ac58 <bcmp@plt+0x1897c>
   2aa6c:	ldr	r5, [r1, #12]
   2aa70:	mov	r7, r2
   2aa74:	cmp	r5, r2
   2aa78:	bcs	2aac8 <bcmp@plt+0x187ec>
   2aa7c:	ldr	r0, [r4, #4]
   2aa80:	ldr	r1, [r1, #16]
   2aa84:	blx	r1
   2aa88:	ldr	r1, [r4]
   2aa8c:	ldr	r0, [r4, #4]
   2aa90:	mov	r2, r7
   2aa94:	ldr	r3, [r1, #20]
   2aa98:	mov	r1, r9
   2aa9c:	blx	r3
   2aaa0:	ldr	r1, [r4]
   2aaa4:	ldr	r0, [r4, #4]
   2aaa8:	add	r9, sp, #4
   2aaac:	ldr	r2, [r1, #24]
   2aab0:	mov	r1, r9
   2aab4:	blx	r2
   2aab8:	ldr	r0, [r4]
   2aabc:	ldr	r8, [r4, #8]
   2aac0:	ldr	r7, [r0, #8]
   2aac4:	ldr	r5, [r0, #12]
   2aac8:	mov	r0, r8
   2aacc:	mov	r1, #54	; 0x36
   2aad0:	mov	r2, r5
   2aad4:	bl	12144 <memset@plt>
   2aad8:	ldr	r0, [r4]
   2aadc:	add	r6, r8, r5
   2aae0:	mov	r1, #92	; 0x5c
   2aae4:	ldr	r2, [r0, #12]
   2aae8:	mov	r0, r6
   2aaec:	bl	12144 <memset@plt>
   2aaf0:	cmp	r7, #0
   2aaf4:	beq	2abac <bcmp@plt+0x188d0>
   2aaf8:	mov	r0, #0
   2aafc:	cmp	r7, #15
   2ab00:	bls	2ab74 <bcmp@plt+0x18898>
   2ab04:	add	lr, r8, r7
   2ab08:	add	r1, r9, r7
   2ab0c:	mov	ip, #0
   2ab10:	mov	r2, #0
   2ab14:	mov	sl, #0
   2ab18:	mov	r0, #0
   2ab1c:	cmp	r9, lr
   2ab20:	movwcc	ip, #1
   2ab24:	cmp	r8, r1
   2ab28:	movwcc	r2, #1
   2ab2c:	cmp	r6, r1
   2ab30:	add	r1, r5, r7
   2ab34:	add	r3, r8, r1
   2ab38:	movwcc	sl, #1
   2ab3c:	mov	r1, #0
   2ab40:	cmp	r9, r3
   2ab44:	movwcc	r1, #1
   2ab48:	cmp	r6, lr
   2ab4c:	mov	r6, #0
   2ab50:	movwcc	r6, #1
   2ab54:	cmp	r8, r3
   2ab58:	mov	r3, #0
   2ab5c:	movwcc	r3, #1
   2ab60:	tst	r3, r6
   2ab64:	bne	2ab74 <bcmp@plt+0x18898>
   2ab68:	ands	r2, r2, ip
   2ab6c:	andseq	r1, sl, r1
   2ab70:	beq	2ac64 <bcmp@plt+0x18988>
   2ab74:	add	r1, r9, r0
   2ab78:	add	r2, r8, r0
   2ab7c:	sub	r0, r7, r0
   2ab80:	ldrb	r3, [r2]
   2ab84:	ldrb	r7, [r1]
   2ab88:	subs	r0, r0, #1
   2ab8c:	eor	r3, r7, r3
   2ab90:	strb	r3, [r2]
   2ab94:	ldrb	r3, [r2, r5]
   2ab98:	ldrb	r7, [r1], #1
   2ab9c:	eor	r3, r7, r3
   2aba0:	strb	r3, [r2, r5]
   2aba4:	add	r2, r2, #1
   2aba8:	bne	2ab80 <bcmp@plt+0x188a4>
   2abac:	mov	r5, #0
   2abb0:	strb	r5, [sp, #4]
   2abb4:	strb	r5, [sp, #5]
   2abb8:	strb	r5, [sp, #6]
   2abbc:	strb	r5, [sp, #7]
   2abc0:	strb	r5, [sp, #8]
   2abc4:	strb	r5, [sp, #9]
   2abc8:	strb	r5, [sp, #10]
   2abcc:	strb	r5, [sp, #11]
   2abd0:	strb	r5, [sp, #12]
   2abd4:	strb	r5, [sp, #13]
   2abd8:	strb	r5, [sp, #14]
   2abdc:	strb	r5, [sp, #15]
   2abe0:	strb	r5, [sp, #16]
   2abe4:	strb	r5, [sp, #17]
   2abe8:	strb	r5, [sp, #18]
   2abec:	strb	r5, [sp, #19]
   2abf0:	strb	r5, [sp, #20]
   2abf4:	strb	r5, [sp, #21]
   2abf8:	strb	r5, [sp, #22]
   2abfc:	strb	r5, [sp, #23]
   2ac00:	strb	r5, [sp, #24]
   2ac04:	strb	r5, [sp, #25]
   2ac08:	strb	r5, [sp, #26]
   2ac0c:	strb	r5, [sp, #27]
   2ac10:	strb	r5, [sp, #28]
   2ac14:	strb	r5, [sp, #29]
   2ac18:	strb	r5, [sp, #30]
   2ac1c:	strb	r5, [sp, #31]
   2ac20:	strb	r5, [sp, #32]
   2ac24:	strb	r5, [sp, #33]	; 0x21
   2ac28:	strb	r5, [sp, #34]	; 0x22
   2ac2c:	strb	r5, [sp, #35]	; 0x23
   2ac30:	ldr	r1, [r4]
   2ac34:	ldr	r0, [r4, #4]
   2ac38:	ldr	r1, [r1, #16]
   2ac3c:	blx	r1
   2ac40:	ldr	r1, [r4]
   2ac44:	ldr	r0, [r4, #4]
   2ac48:	ldr	r2, [r1, #12]
   2ac4c:	ldr	r3, [r1, #20]
   2ac50:	mov	r1, r8
   2ac54:	blx	r3
   2ac58:	mov	r0, r5
   2ac5c:	sub	sp, fp, #28
   2ac60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ac64:	bic	r0, r7, #15
   2ac68:	mov	r2, r9
   2ac6c:	mov	r3, r8
   2ac70:	mov	r1, r0
   2ac74:	mov	r6, r3
   2ac78:	vld1.8	{d18-d19}, [r2]
   2ac7c:	subs	r1, r1, #16
   2ac80:	vld1.8	{d16-d17}, [r6], r5
   2ac84:	veor	q8, q9, q8
   2ac88:	vst1.8	{d16-d17}, [r3]!
   2ac8c:	vld1.8	{d18-d19}, [r2]!
   2ac90:	vld1.8	{d16-d17}, [r6]
   2ac94:	veor	q8, q9, q8
   2ac98:	vst1.8	{d16-d17}, [r6]
   2ac9c:	bne	2ac74 <bcmp@plt+0x18998>
   2aca0:	cmp	r7, r0
   2aca4:	bne	2ab74 <bcmp@plt+0x18898>
   2aca8:	b	2abac <bcmp@plt+0x188d0>
   2acac:	push	{fp, lr}
   2acb0:	mov	fp, sp
   2acb4:	mov	lr, r0
   2acb8:	movw	r0, #44800	; 0xaf00
   2acbc:	movt	r0, #65535	; 0xffff
   2acc0:	cmp	lr, #0
   2acc4:	beq	2acf0 <bcmp@plt+0x18a14>
   2acc8:	ldr	ip, [lr]
   2accc:	cmp	ip, #0
   2acd0:	beq	2acf0 <bcmp@plt+0x18a14>
   2acd4:	ldr	r3, [lr, #8]
   2acd8:	cmp	r3, #0
   2acdc:	popeq	{fp, pc}
   2ace0:	ldr	r0, [lr, #4]
   2ace4:	ldr	r3, [ip, #20]
   2ace8:	blx	r3
   2acec:	mov	r0, #0
   2acf0:	pop	{fp, pc}
   2acf4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2acf8:	add	fp, sp, #24
   2acfc:	sub	sp, sp, #32
   2ad00:	mov	r5, r0
   2ad04:	movw	r0, #44800	; 0xaf00
   2ad08:	movt	r0, #65535	; 0xffff
   2ad0c:	cmp	r5, #0
   2ad10:	beq	2ada0 <bcmp@plt+0x18ac4>
   2ad14:	mov	r4, r1
   2ad18:	ldr	r1, [r5]
   2ad1c:	cmp	r1, #0
   2ad20:	beq	2ada0 <bcmp@plt+0x18ac4>
   2ad24:	ldr	r7, [r5, #8]
   2ad28:	cmp	r7, #0
   2ad2c:	beq	2ada0 <bcmp@plt+0x18ac4>
   2ad30:	ldr	r0, [r5, #4]
   2ad34:	ldr	r2, [r1, #24]
   2ad38:	ldr	r6, [r1, #12]
   2ad3c:	mov	r8, sp
   2ad40:	mov	r1, r8
   2ad44:	blx	r2
   2ad48:	ldr	r1, [r5]
   2ad4c:	ldr	r0, [r5, #4]
   2ad50:	ldr	r1, [r1, #16]
   2ad54:	blx	r1
   2ad58:	ldr	r3, [r5]
   2ad5c:	ldr	r0, [r5, #4]
   2ad60:	add	r1, r7, r6
   2ad64:	ldr	r2, [r3, #12]
   2ad68:	ldr	r3, [r3, #20]
   2ad6c:	blx	r3
   2ad70:	ldr	r1, [r5]
   2ad74:	ldr	r0, [r5, #4]
   2ad78:	ldr	r2, [r1, #8]
   2ad7c:	ldr	r3, [r1, #20]
   2ad80:	mov	r1, r8
   2ad84:	blx	r3
   2ad88:	ldr	r1, [r5]
   2ad8c:	ldr	r0, [r5, #4]
   2ad90:	ldr	r2, [r1, #24]
   2ad94:	mov	r1, r4
   2ad98:	blx	r2
   2ad9c:	mov	r0, #0
   2ada0:	sub	sp, fp, #24
   2ada4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2ada8:	push	{r4, r5, fp, lr}
   2adac:	add	fp, sp, #8
   2adb0:	mov	r4, r0
   2adb4:	movw	r0, #44800	; 0xaf00
   2adb8:	movt	r0, #65535	; 0xffff
   2adbc:	cmp	r4, #0
   2adc0:	beq	2ae04 <bcmp@plt+0x18b28>
   2adc4:	ldr	r1, [r4]
   2adc8:	cmp	r1, #0
   2adcc:	beq	2ae04 <bcmp@plt+0x18b28>
   2add0:	ldr	r5, [r4, #8]
   2add4:	cmp	r5, #0
   2add8:	beq	2ae04 <bcmp@plt+0x18b28>
   2addc:	ldr	r0, [r4, #4]
   2ade0:	ldr	r1, [r1, #16]
   2ade4:	blx	r1
   2ade8:	ldr	r1, [r4]
   2adec:	ldr	r0, [r4, #4]
   2adf0:	ldr	r2, [r1, #12]
   2adf4:	ldr	r3, [r1, #20]
   2adf8:	mov	r1, r5
   2adfc:	blx	r3
   2ae00:	mov	r0, #0
   2ae04:	pop	{r4, r5, fp, pc}
   2ae08:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2ae0c:	add	fp, sp, #24
   2ae10:	sub	sp, sp, #48	; 0x30
   2ae14:	movw	r4, #44672	; 0xae80
   2ae18:	cmp	r0, #0
   2ae1c:	movt	r4, #65535	; 0xffff
   2ae20:	beq	2b014 <bcmp@plt+0x18d38>
   2ae24:	mov	r5, r0
   2ae28:	mov	r0, #0
   2ae2c:	mov	r8, r3
   2ae30:	mov	r9, r2
   2ae34:	mov	r7, r1
   2ae38:	str	r0, [sp, #4]
   2ae3c:	str	r0, [sp]
   2ae40:	str	r0, [sp, #8]
   2ae44:	ldr	r0, [r5, #32]
   2ae48:	blx	r0
   2ae4c:	cmp	r0, #0
   2ae50:	str	r0, [sp, #4]
   2ae54:	beq	2b030 <bcmp@plt+0x18d54>
   2ae58:	ldr	r1, [r5, #12]
   2ae5c:	mov	r6, r0
   2ae60:	mov	r0, #2
   2ae64:	bl	12204 <calloc@plt>
   2ae68:	cmp	r0, #0
   2ae6c:	str	r0, [sp, #8]
   2ae70:	beq	2b01c <bcmp@plt+0x18d40>
   2ae74:	mov	r0, sp
   2ae78:	mov	r1, r7
   2ae7c:	mov	r2, r9
   2ae80:	str	r5, [sp]
   2ae84:	bl	2aa30 <bcmp@plt+0x18754>
   2ae88:	ldr	r1, [sp]
   2ae8c:	cmp	r1, #0
   2ae90:	beq	2b02c <bcmp@plt+0x18d50>
   2ae94:	ldr	r0, [sp, #8]
   2ae98:	cmp	r0, #0
   2ae9c:	beq	2af48 <bcmp@plt+0x18c6c>
   2aea0:	ldr	r3, [r1, #20]
   2aea4:	ldr	r2, [fp, #8]
   2aea8:	ldr	r0, [sp, #4]
   2aeac:	mov	r1, r8
   2aeb0:	blx	r3
   2aeb4:	ldr	r1, [sp]
   2aeb8:	cmp	r1, #0
   2aebc:	beq	2b02c <bcmp@plt+0x18d50>
   2aec0:	ldr	r6, [sp, #8]
   2aec4:	cmp	r6, #0
   2aec8:	beq	2af48 <bcmp@plt+0x18c6c>
   2aecc:	ldr	r2, [r1, #24]
   2aed0:	ldr	r0, [sp, #4]
   2aed4:	ldr	r4, [fp, #12]
   2aed8:	ldr	r7, [r1, #12]
   2aedc:	add	r5, sp, #16
   2aee0:	mov	r1, r5
   2aee4:	blx	r2
   2aee8:	ldr	r1, [sp]
   2aeec:	ldr	r0, [sp, #4]
   2aef0:	ldr	r1, [r1, #16]
   2aef4:	blx	r1
   2aef8:	ldr	r3, [sp]
   2aefc:	ldr	r0, [sp, #4]
   2af00:	add	r1, r6, r7
   2af04:	ldr	r2, [r3, #12]
   2af08:	ldr	r3, [r3, #20]
   2af0c:	blx	r3
   2af10:	ldr	r1, [sp]
   2af14:	ldr	r0, [sp, #4]
   2af18:	ldr	r2, [r1, #8]
   2af1c:	ldr	r3, [r1, #20]
   2af20:	mov	r1, r5
   2af24:	blx	r3
   2af28:	ldr	r1, [sp]
   2af2c:	ldr	r0, [sp, #4]
   2af30:	ldr	r2, [r1, #24]
   2af34:	mov	r1, r4
   2af38:	blx	r2
   2af3c:	ldr	r1, [sp]
   2af40:	cmp	r1, #0
   2af44:	beq	2b02c <bcmp@plt+0x18d50>
   2af48:	ldr	r0, [sp, #4]
   2af4c:	cmp	r0, #0
   2af50:	beq	2af5c <bcmp@plt+0x18c80>
   2af54:	ldr	r1, [r1, #36]	; 0x24
   2af58:	blx	r1
   2af5c:	ldr	r0, [sp, #8]
   2af60:	cmp	r0, #0
   2af64:	beq	2afdc <bcmp@plt+0x18d00>
   2af68:	ldr	r1, [sp]
   2af6c:	ldr	r3, [r1, #12]
   2af70:	cmp	r3, #0
   2af74:	beq	2afd8 <bcmp@plt+0x18cfc>
   2af78:	mvn	r1, #0
   2af7c:	mov	r7, #2
   2af80:	add	r2, r1, r3, lsl #1
   2af84:	tst	r7, r3, lsl #1
   2af88:	lsl	r1, r3, #1
   2af8c:	beq	2afac <bcmp@plt+0x18cd0>
   2af90:	and	r7, r3, #1
   2af94:	mov	r3, #0
   2af98:	sub	r7, r3, r7, lsl #1
   2af9c:	strb	r3, [r0], #1
   2afa0:	adds	r7, r7, #1
   2afa4:	sub	r1, r1, #1
   2afa8:	bcc	2af9c <bcmp@plt+0x18cc0>
   2afac:	cmp	r2, #3
   2afb0:	bcc	2afd4 <bcmp@plt+0x18cf8>
   2afb4:	mov	r2, #0
   2afb8:	strb	r2, [r0]
   2afbc:	strb	r2, [r0, #1]
   2afc0:	strb	r2, [r0, #2]
   2afc4:	strb	r2, [r0, #3]
   2afc8:	add	r0, r0, #4
   2afcc:	subs	r1, r1, #4
   2afd0:	bne	2afb8 <bcmp@plt+0x18cdc>
   2afd4:	ldr	r0, [sp, #8]
   2afd8:	bl	11f10 <free@plt>
   2afdc:	mov	r4, #0
   2afe0:	strb	r4, [sp]
   2afe4:	strb	r4, [sp, #1]
   2afe8:	strb	r4, [sp, #2]
   2afec:	strb	r4, [sp, #3]
   2aff0:	strb	r4, [sp, #4]
   2aff4:	strb	r4, [sp, #5]
   2aff8:	strb	r4, [sp, #6]
   2affc:	strb	r4, [sp, #7]
   2b000:	strb	r4, [sp, #8]
   2b004:	strb	r4, [sp, #9]
   2b008:	strb	r4, [sp, #10]
   2b00c:	strb	r4, [sp, #11]
   2b010:	b	2b030 <bcmp@plt+0x18d54>
   2b014:	add	r4, r4, #128	; 0x80
   2b018:	b	2b030 <bcmp@plt+0x18d54>
   2b01c:	ldr	r1, [r5, #36]	; 0x24
   2b020:	mov	r0, r6
   2b024:	blx	r1
   2b028:	b	2b030 <bcmp@plt+0x18d54>
   2b02c:	mov	r4, #0
   2b030:	mov	r0, r4
   2b034:	sub	sp, fp, #24
   2b038:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2b03c:	push	{fp, lr}
   2b040:	mov	fp, sp
   2b044:	mov	r2, r0
   2b048:	movw	r0, #44800	; 0xaf00
   2b04c:	movt	r0, #65535	; 0xffff
   2b050:	cmp	r2, #0
   2b054:	beq	2b074 <bcmp@plt+0x18d98>
   2b058:	ldr	r3, [r2]
   2b05c:	cmp	r3, #0
   2b060:	popeq	{fp, pc}
   2b064:	ldr	r0, [r2, #4]
   2b068:	ldr	r2, [r3, #44]	; 0x2c
   2b06c:	blx	r2
   2b070:	mov	r0, #0
   2b074:	pop	{fp, pc}
   2b078:	cmp	r0, #0
   2b07c:	ldrne	r0, [r0, #8]
   2b080:	moveq	r0, #0
   2b084:	uxtb	r0, r0
   2b088:	bx	lr
   2b08c:	cmp	r0, #0
   2b090:	ldrne	r0, [r0]
   2b094:	moveq	r0, #0
   2b098:	bx	lr
   2b09c:	cmp	r0, #0
   2b0a0:	ldrne	r0, [r0, #4]
   2b0a4:	moveq	r0, #0
   2b0a8:	bx	lr
   2b0ac:	andeq	r0, r0, r0
   2b0b0:	vmov.i32	q8, #0	; 0x00000000
   2b0b4:	mov	r1, #76	; 0x4c
   2b0b8:	mov	r2, r0
   2b0bc:	vst1.32	{d16-d17}, [r2], r1
   2b0c0:	add	r1, r0, #64	; 0x40
   2b0c4:	vst1.32	{d16-d17}, [r2]
   2b0c8:	vst1.32	{d16-d17}, [r1]
   2b0cc:	add	r1, r0, #48	; 0x30
   2b0d0:	vst1.32	{d16-d17}, [r1]
   2b0d4:	add	r1, r0, #32
   2b0d8:	add	r0, r0, #16
   2b0dc:	vst1.32	{d16-d17}, [r1]
   2b0e0:	vst1.32	{d16-d17}, [r0]
   2b0e4:	bx	lr
   2b0e8:	cmp	r0, #0
   2b0ec:	bxeq	lr
   2b0f0:	mov	r1, #0
   2b0f4:	mov	r2, #0
   2b0f8:	mov	r3, r0
   2b0fc:	strb	r1, [r3, r2]!
   2b100:	add	r2, r2, #4
   2b104:	cmp	r2, #92	; 0x5c
   2b108:	strb	r1, [r3, #1]
   2b10c:	strb	r1, [r3, #2]
   2b110:	strb	r1, [r3, #3]
   2b114:	bne	2b0f8 <bcmp@plt+0x18e1c>
   2b118:	bx	lr
   2b11c:	mov	r2, #92	; 0x5c
   2b120:	b	11f34 <memcpy@plt>
   2b124:	nop	{0}
   2b128:	nop	{0}
   2b12c:	nop	{0}
   2b130:	add	r2, pc, #56	; 0x38
   2b134:	movw	r1, #57840	; 0xe1f0
   2b138:	vld1.64	{d16-d17}, [r2 :128]
   2b13c:	movw	r2, #21622	; 0x5476
   2b140:	movt	r1, #50130	; 0xc3d2
   2b144:	movt	r2, #4146	; 0x1032
   2b148:	str	r2, [r0, #20]
   2b14c:	str	r1, [r0, #24]
   2b150:	movw	r1, #56574	; 0xdcfe
   2b154:	movt	r1, #39098	; 0x98ba
   2b158:	vst1.32	{d16-d17}, [r0]!
   2b15c:	str	r1, [r0]
   2b160:	bx	lr
   2b164:	nop	{0}
   2b168:	nop	{0}
   2b16c:	nop	{0}
	...
   2b178:	strbvs	r2, [r5, -r1, lsl #6]
   2b17c:	svc	0x00cdab89
   2b180:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b184:	add	fp, sp, #28
   2b188:	sub	sp, sp, #172	; 0xac
   2b18c:	ldr	r5, [r0, #16]
   2b190:	ldr	r7, [r0, #12]
   2b194:	ldr	r3, [r1, #4]
   2b198:	ldr	r4, [r0, #8]
   2b19c:	ldr	r2, [r0, #20]
   2b1a0:	mov	sl, r0
   2b1a4:	str	r0, [sp, #80]	; 0x50
   2b1a8:	ldr	lr, [r1]
   2b1ac:	movw	ip, #31129	; 0x7999
   2b1b0:	ldr	r9, [r1, #8]
   2b1b4:	ldr	r8, [r1, #12]
   2b1b8:	movt	ip, #23170	; 0x5a82
   2b1bc:	eor	r0, r5, r7, ror #2
   2b1c0:	rev	r3, r3
   2b1c4:	mov	r6, r5
   2b1c8:	str	r5, [sp, #84]	; 0x54
   2b1cc:	str	r2, [sp, #92]	; 0x5c
   2b1d0:	str	r7, [sp, #96]	; 0x60
   2b1d4:	str	r4, [sp, #88]	; 0x58
   2b1d8:	str	r3, [fp, #-32]	; 0xffffffe0
   2b1dc:	add	r3, r3, r2
   2b1e0:	and	r0, r0, r4
   2b1e4:	eor	r0, r0, r5
   2b1e8:	add	r0, r3, r0
   2b1ec:	eor	r3, r2, r5
   2b1f0:	ldr	r5, [sl, #24]
   2b1f4:	mov	sl, ip
   2b1f8:	and	r3, r3, r7
   2b1fc:	eor	r3, r3, r2
   2b200:	rev	r2, lr
   2b204:	str	r2, [fp, #-36]	; 0xffffffdc
   2b208:	add	r2, r2, r4, ror #27
   2b20c:	str	r5, [sp, #76]	; 0x4c
   2b210:	add	r2, r2, r5
   2b214:	add	r2, r2, r3
   2b218:	add	r3, r2, ip
   2b21c:	add	r0, r0, r3, ror #27
   2b220:	add	r5, r0, ip
   2b224:	ror	r0, r7, #2
   2b228:	eor	r0, r0, r4, ror #2
   2b22c:	and	r0, r3, r0
   2b230:	eor	ip, r0, r7, ror #2
   2b234:	rev	r0, r9
   2b238:	add	r2, r0, r6
   2b23c:	str	r0, [fp, #-96]	; 0xffffffa0
   2b240:	add	r0, r2, ip
   2b244:	add	r0, r0, r5, ror #27
   2b248:	add	r6, r0, sl
   2b24c:	ror	r0, r3, #2
   2b250:	eor	r0, r0, r4, ror #2
   2b254:	and	r0, r5, r0
   2b258:	eor	ip, r0, r4, ror #2
   2b25c:	rev	r0, r8
   2b260:	add	r2, r0, r7, ror #2
   2b264:	str	r0, [fp, #-64]	; 0xffffffc0
   2b268:	ldr	r7, [r1, #16]
   2b26c:	add	r0, r2, ip
   2b270:	ror	r2, r5, #2
   2b274:	eor	r2, r2, r3, ror #2
   2b278:	add	r0, r0, r6, ror #27
   2b27c:	and	r2, r6, r2
   2b280:	add	r0, r0, sl
   2b284:	eor	ip, r2, r3, ror #2
   2b288:	rev	r2, r7
   2b28c:	add	r7, r2, r4, ror #2
   2b290:	ldr	r4, [r1, #20]
   2b294:	str	r2, [fp, #-68]	; 0xffffffbc
   2b298:	add	r2, r7, ip
   2b29c:	ror	r7, r6, #2
   2b2a0:	mov	ip, sl
   2b2a4:	eor	r7, r7, r5, ror #2
   2b2a8:	add	r2, r2, r0, ror #27
   2b2ac:	rev	r4, r4
   2b2b0:	and	r7, r0, r7
   2b2b4:	add	r3, r4, r3, ror #2
   2b2b8:	str	r4, [fp, #-92]	; 0xffffffa4
   2b2bc:	ror	r4, r0, #2
   2b2c0:	add	r2, r2, sl
   2b2c4:	eor	r7, r7, r5, ror #2
   2b2c8:	eor	r4, r4, r6, ror #2
   2b2cc:	add	r3, r3, r7
   2b2d0:	ldr	r7, [r1, #24]
   2b2d4:	and	r4, r2, r4
   2b2d8:	add	r3, r3, r2, ror #27
   2b2dc:	eor	r4, r4, r6, ror #2
   2b2e0:	add	r3, r3, sl
   2b2e4:	rev	r7, r7
   2b2e8:	add	r5, r7, r5, ror #2
   2b2ec:	str	r7, [fp, #-88]	; 0xffffffa8
   2b2f0:	ldr	r7, [r1, #28]
   2b2f4:	add	r4, r5, r4
   2b2f8:	add	r4, r4, r3, ror #27
   2b2fc:	rev	r7, r7
   2b300:	add	r5, r4, sl
   2b304:	ror	r4, r2, #2
   2b308:	add	r6, r7, r6, ror #2
   2b30c:	str	r7, [fp, #-60]	; 0xffffffc4
   2b310:	ldr	r7, [r1, #32]
   2b314:	eor	r4, r4, r0, ror #2
   2b318:	and	r4, r3, r4
   2b31c:	eor	r4, r4, r0, ror #2
   2b320:	rev	lr, r7
   2b324:	ldr	r7, [r1, #36]	; 0x24
   2b328:	add	r0, lr, r0, ror #2
   2b32c:	str	lr, [sp, #64]	; 0x40
   2b330:	add	r4, r6, r4
   2b334:	add	r4, r4, r5, ror #27
   2b338:	rev	r7, r7
   2b33c:	add	r6, r4, sl
   2b340:	ror	r4, r3, #2
   2b344:	str	r7, [fp, #-56]	; 0xffffffc8
   2b348:	eor	r4, r4, r2, ror #2
   2b34c:	and	r4, r5, r4
   2b350:	eor	r4, r4, r2, ror #2
   2b354:	add	r2, r7, r2, ror #2
   2b358:	add	r0, r0, r4
   2b35c:	ror	r4, r5, #2
   2b360:	eor	r4, r4, r3, ror #2
   2b364:	add	r0, r0, r6, ror #27
   2b368:	and	r4, r6, r4
   2b36c:	add	r0, r0, sl
   2b370:	eor	r4, r4, r3, ror #2
   2b374:	add	r2, r2, r4
   2b378:	ldr	r4, [r1, #40]	; 0x28
   2b37c:	add	r2, r2, r0, ror #27
   2b380:	add	r8, r2, sl
   2b384:	ror	r2, r6, #2
   2b388:	eor	r2, r2, r5, ror #2
   2b38c:	rev	r7, r4
   2b390:	ldr	r4, [r1, #52]	; 0x34
   2b394:	add	r3, r7, r3, ror #2
   2b398:	str	r7, [fp, #-52]	; 0xffffffcc
   2b39c:	and	r2, r0, r2
   2b3a0:	eor	r2, r2, r5, ror #2
   2b3a4:	rev	r4, r4
   2b3a8:	add	r2, r3, r2
   2b3ac:	ldr	r3, [r1, #44]	; 0x2c
   2b3b0:	mov	r7, r4
   2b3b4:	str	r4, [fp, #-80]	; 0xffffffb0
   2b3b8:	add	r2, r2, r8, ror #27
   2b3bc:	add	r9, r2, sl
   2b3c0:	ror	r2, r0, #2
   2b3c4:	eor	r2, r2, r6, ror #2
   2b3c8:	rev	r3, r3
   2b3cc:	str	r3, [fp, #-48]	; 0xffffffd0
   2b3d0:	add	r3, r3, r5, ror #2
   2b3d4:	and	r2, r8, r2
   2b3d8:	eor	r2, r2, r6, ror #2
   2b3dc:	add	r2, r3, r2
   2b3e0:	ldr	r3, [r1, #48]	; 0x30
   2b3e4:	add	r2, r2, r9, ror #27
   2b3e8:	add	r5, r2, sl
   2b3ec:	ror	r2, r8, #2
   2b3f0:	eor	r2, r2, r0, ror #2
   2b3f4:	rev	r3, r3
   2b3f8:	str	r3, [fp, #-44]	; 0xffffffd4
   2b3fc:	add	r3, r3, r6, ror #2
   2b400:	and	r2, r9, r2
   2b404:	eor	r2, r2, r0, ror #2
   2b408:	add	r0, r4, r0, ror #2
   2b40c:	ldr	r4, [r1, #56]	; 0x38
   2b410:	ldr	r1, [r1, #60]	; 0x3c
   2b414:	add	r2, r3, r2
   2b418:	add	r2, r2, r5, ror #27
   2b41c:	rev	r6, r4
   2b420:	add	r3, r2, sl
   2b424:	ror	r2, r9, #2
   2b428:	add	r4, r6, r8, ror #2
   2b42c:	str	r6, [fp, #-40]	; 0xffffffd8
   2b430:	eor	r2, r2, r8, ror #2
   2b434:	and	r2, r5, r2
   2b438:	eor	r2, r2, r8, ror #2
   2b43c:	add	r0, r0, r2
   2b440:	add	r0, r0, r3, ror #27
   2b444:	add	r2, r0, sl
   2b448:	ror	r0, r5, #2
   2b44c:	eor	r0, r0, r9, ror #2
   2b450:	and	r0, r3, r0
   2b454:	eor	r0, r0, r9, ror #2
   2b458:	add	r0, r4, r0
   2b45c:	ror	r4, r3, #2
   2b460:	add	r0, r0, r2, ror #27
   2b464:	eor	r4, r4, r5, ror #2
   2b468:	and	r4, r2, r4
   2b46c:	add	r0, r0, sl
   2b470:	rev	sl, r1
   2b474:	add	r1, sl, r9, ror #2
   2b478:	eor	r4, r4, r5, ror #2
   2b47c:	ldr	r9, [fp, #-96]	; 0xffffffa0
   2b480:	str	sl, [fp, #-84]	; 0xffffffac
   2b484:	add	r1, r1, r4
   2b488:	ror	r4, r2, #2
   2b48c:	eor	r4, r4, r3, ror #2
   2b490:	add	r1, r1, r0, ror #27
   2b494:	and	r4, r0, r4
   2b498:	add	r1, r1, ip
   2b49c:	eor	r8, r4, r3, ror #2
   2b4a0:	ldr	r4, [fp, #-36]	; 0xffffffdc
   2b4a4:	eor	r6, r9, r4
   2b4a8:	ror	r4, r0, #2
   2b4ac:	eor	r6, r6, lr
   2b4b0:	eor	r4, r4, r2, ror #2
   2b4b4:	eor	r7, r6, r7
   2b4b8:	ror	r6, r7, #31
   2b4bc:	str	r7, [fp, #-76]	; 0xffffffb4
   2b4c0:	ldr	r7, [fp, #-40]	; 0xffffffd8
   2b4c4:	and	r4, r1, r4
   2b4c8:	add	r6, r6, r5, ror #2
   2b4cc:	ldr	r5, [fp, #-32]	; 0xffffffe0
   2b4d0:	eor	r4, r4, r2, ror #2
   2b4d4:	add	r6, r6, r8
   2b4d8:	ldr	r8, [fp, #-64]	; 0xffffffc0
   2b4dc:	add	r6, r6, r1, ror #27
   2b4e0:	add	lr, r6, ip
   2b4e4:	eor	r6, r8, r5
   2b4e8:	ldr	r5, [fp, #-56]	; 0xffffffc8
   2b4ec:	eor	r6, r6, r5
   2b4f0:	mov	r5, ip
   2b4f4:	eor	r7, r6, r7
   2b4f8:	ror	r6, r7, #31
   2b4fc:	str	r7, [fp, #-72]	; 0xffffffb8
   2b500:	ldr	r7, [fp, #-68]	; 0xffffffbc
   2b504:	add	r3, r6, r3, ror #2
   2b508:	ldr	r6, [fp, #-52]	; 0xffffffcc
   2b50c:	add	r3, r3, r4
   2b510:	add	r3, r3, lr, ror #27
   2b514:	eor	r4, r7, r9
   2b518:	eor	r4, r4, r6
   2b51c:	add	ip, r3, ip
   2b520:	ror	r3, r1, #2
   2b524:	eor	r4, r4, sl
   2b528:	eor	r3, r3, r0, ror #2
   2b52c:	ror	r6, r4, #31
   2b530:	mov	r9, r4
   2b534:	add	r2, r6, r2, ror #2
   2b538:	str	r6, [sp, #72]	; 0x48
   2b53c:	ldr	r6, [fp, #-92]	; 0xffffffa4
   2b540:	str	r9, [sp, #100]	; 0x64
   2b544:	and	r3, lr, r3
   2b548:	eor	r3, r3, r0, ror #2
   2b54c:	add	r2, r2, r3
   2b550:	eor	r4, r6, r8
   2b554:	movw	r8, #60321	; 0xeba1
   2b558:	add	r2, r2, ip, ror #27
   2b55c:	movt	r8, #28377	; 0x6ed9
   2b560:	add	r3, r2, r5
   2b564:	ror	r2, lr, #2
   2b568:	eor	r2, r2, r1, ror #2
   2b56c:	and	r2, ip, r2
   2b570:	eor	sl, r2, r1, ror #2
   2b574:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2b578:	eor	r4, r4, r2
   2b57c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   2b580:	eor	r2, r4, r2, ror #31
   2b584:	str	r2, [fp, #-64]	; 0xffffffc0
   2b588:	ror	r2, r2, #31
   2b58c:	add	r0, r2, r0, ror #2
   2b590:	str	r2, [sp, #68]	; 0x44
   2b594:	add	r0, r0, sl
   2b598:	ldr	sl, [fp, #-88]	; 0xffffffa8
   2b59c:	add	r0, r0, r3, ror #27
   2b5a0:	add	r2, r0, r5
   2b5a4:	ldr	r5, [fp, #-72]	; 0xffffffb8
   2b5a8:	ror	r0, ip, #2
   2b5ac:	eor	r4, sl, r7
   2b5b0:	ldr	r7, [fp, #-44]	; 0xffffffd4
   2b5b4:	eor	r0, r0, lr, ror #2
   2b5b8:	eor	r0, r0, r3
   2b5bc:	eor	r4, r4, r7
   2b5c0:	ldr	r7, [fp, #-60]	; 0xffffffc4
   2b5c4:	eor	r4, r4, r5, ror #31
   2b5c8:	ror	r5, r4, #31
   2b5cc:	str	r4, [fp, #-68]	; 0xffffffbc
   2b5d0:	ldr	r4, [fp, #-80]	; 0xffffffb0
   2b5d4:	add	r1, r5, r1, ror #2
   2b5d8:	eor	r6, r7, r6
   2b5dc:	str	r5, [sp, #48]	; 0x30
   2b5e0:	add	r0, r1, r0
   2b5e4:	eor	r6, r6, r4
   2b5e8:	add	r0, r0, r2, ror #27
   2b5ec:	ldr	r4, [sp, #64]	; 0x40
   2b5f0:	eor	r9, r6, r9, ror #31
   2b5f4:	add	r1, r0, r8
   2b5f8:	ror	r0, r3, #2
   2b5fc:	eor	r0, r0, ip, ror #2
   2b600:	ror	r5, r9, #31
   2b604:	str	r9, [fp, #-92]	; 0xffffffa4
   2b608:	add	r6, r5, lr, ror #2
   2b60c:	str	r5, [sp, #36]	; 0x24
   2b610:	eor	r5, r4, sl
   2b614:	eor	r0, r0, r2
   2b618:	add	r0, r6, r0
   2b61c:	ror	r6, r2, #2
   2b620:	eor	r6, r6, r3, ror #2
   2b624:	add	r0, r0, r1, ror #27
   2b628:	eor	lr, r6, r1
   2b62c:	ldr	r6, [fp, #-40]	; 0xffffffd8
   2b630:	add	r0, r0, r8
   2b634:	eor	r5, r5, r6
   2b638:	ldr	r6, [fp, #-64]	; 0xffffffc0
   2b63c:	eor	sl, r5, r6, ror #31
   2b640:	ror	r6, sl, #31
   2b644:	str	sl, [fp, #-96]	; 0xffffffa0
   2b648:	add	r5, r6, ip, ror #2
   2b64c:	ldr	ip, [fp, #-56]	; 0xffffffc8
   2b650:	str	r6, [sp, #20]
   2b654:	add	r6, r5, lr
   2b658:	add	r6, r6, r0, ror #27
   2b65c:	eor	r5, ip, r7
   2b660:	ldr	r7, [fp, #-84]	; 0xffffffac
   2b664:	add	lr, r6, r8
   2b668:	ror	r6, r1, #2
   2b66c:	eor	r6, r6, r2, ror #2
   2b670:	eor	r5, r5, r7
   2b674:	ldr	r7, [fp, #-68]	; 0xffffffbc
   2b678:	eor	r6, r6, r0
   2b67c:	eor	r5, r5, r7, ror #31
   2b680:	ror	r7, r5, #31
   2b684:	str	r5, [fp, #-36]	; 0xffffffdc
   2b688:	add	r3, r7, r3, ror #2
   2b68c:	str	r7, [sp, #12]
   2b690:	ldr	r7, [fp, #-52]	; 0xffffffcc
   2b694:	add	r3, r3, r6
   2b698:	ror	r6, r0, #2
   2b69c:	eor	r6, r6, r1, ror #2
   2b6a0:	add	r3, r3, lr, ror #27
   2b6a4:	eor	r5, r7, r4
   2b6a8:	ldr	r4, [fp, #-76]	; 0xffffffb4
   2b6ac:	eor	r6, r6, lr
   2b6b0:	add	r3, r3, r8
   2b6b4:	eor	r5, r5, r4, ror #31
   2b6b8:	eor	r5, r5, r9, ror #31
   2b6bc:	ldr	r9, [fp, #-48]	; 0xffffffd0
   2b6c0:	ror	r4, r5, #31
   2b6c4:	str	r5, [fp, #-32]	; 0xffffffe0
   2b6c8:	add	r2, r4, r2, ror #2
   2b6cc:	str	r4, [sp, #8]
   2b6d0:	ldr	r4, [fp, #-72]	; 0xffffffb8
   2b6d4:	eor	r5, r9, ip
   2b6d8:	ldr	ip, [fp, #-44]	; 0xffffffd4
   2b6dc:	add	r2, r2, r6
   2b6e0:	ror	r6, lr, #2
   2b6e4:	eor	r6, r6, r0, ror #2
   2b6e8:	add	r2, r2, r3, ror #27
   2b6ec:	eor	r5, r5, r4, ror #31
   2b6f0:	ldr	r4, [sp, #100]	; 0x64
   2b6f4:	eor	r6, r6, r3
   2b6f8:	add	r2, r2, r8
   2b6fc:	eor	r5, r5, sl, ror #31
   2b700:	ldr	sl, [fp, #-40]	; 0xffffffd8
   2b704:	str	r5, [fp, #-60]	; 0xffffffc4
   2b708:	ror	r5, r5, #31
   2b70c:	add	r1, r5, r1, ror #2
   2b710:	str	r5, [sp, #64]	; 0x40
   2b714:	eor	r5, ip, r7
   2b718:	mov	r7, r8
   2b71c:	eor	r5, r5, r4, ror #31
   2b720:	ldr	r4, [fp, #-36]	; 0xffffffdc
   2b724:	add	r1, r1, r6
   2b728:	ror	r6, r3, #2
   2b72c:	eor	r6, r6, lr, ror #2
   2b730:	add	r1, r1, r2, ror #27
   2b734:	eor	r4, r5, r4, ror #31
   2b738:	eor	r6, r6, r2
   2b73c:	add	r1, r1, r8
   2b740:	ror	r5, r4, #31
   2b744:	str	r4, [fp, #-56]	; 0xffffffc8
   2b748:	ldr	r4, [fp, #-64]	; 0xffffffc0
   2b74c:	add	r0, r5, r0, ror #2
   2b750:	str	r5, [sp, #4]
   2b754:	add	r0, r0, r6
   2b758:	ror	r6, r2, #2
   2b75c:	add	r0, r0, r1, ror #27
   2b760:	eor	r6, r6, r3, ror #2
   2b764:	add	r0, r0, r8
   2b768:	ldr	r8, [fp, #-80]	; 0xffffffb0
   2b76c:	eor	r6, r6, r1
   2b770:	eor	r5, r8, r9
   2b774:	ldr	r9, [fp, #-76]	; 0xffffffb4
   2b778:	eor	r5, r5, r4, ror #31
   2b77c:	ldr	r4, [fp, #-32]	; 0xffffffe0
   2b780:	eor	r4, r5, r4, ror #31
   2b784:	str	r4, [fp, #-52]	; 0xffffffcc
   2b788:	ror	r4, r4, #31
   2b78c:	add	r5, r4, lr, ror #2
   2b790:	str	r4, [sp, #16]
   2b794:	mov	r4, r7
   2b798:	add	r6, r5, r6
   2b79c:	eor	r5, sl, ip
   2b7a0:	mov	ip, r4
   2b7a4:	add	r6, r6, r0, ror #27
   2b7a8:	add	lr, r6, r7
   2b7ac:	ldr	r7, [fp, #-68]	; 0xffffffbc
   2b7b0:	ror	r6, r1, #2
   2b7b4:	eor	r6, r6, r2, ror #2
   2b7b8:	eor	r6, r6, r0
   2b7bc:	eor	r5, r5, r7, ror #31
   2b7c0:	ldr	r7, [fp, #-60]	; 0xffffffc4
   2b7c4:	eor	r7, r5, r7, ror #31
   2b7c8:	ldr	r5, [fp, #-92]	; 0xffffffa4
   2b7cc:	str	r7, [fp, #-48]	; 0xffffffd0
   2b7d0:	ror	r7, r7, #31
   2b7d4:	add	r3, r7, r3, ror #2
   2b7d8:	str	r7, [sp, #60]	; 0x3c
   2b7dc:	add	r3, r3, r6
   2b7e0:	ror	r6, r0, #2
   2b7e4:	add	r3, r3, lr, ror #27
   2b7e8:	eor	r6, r6, r1, ror #2
   2b7ec:	add	r3, r3, r4
   2b7f0:	ldr	r4, [fp, #-84]	; 0xffffffac
   2b7f4:	eor	r6, r6, lr
   2b7f8:	eor	r7, r4, r8
   2b7fc:	ldr	r8, [fp, #-72]	; 0xffffffb8
   2b800:	eor	r7, r7, r5, ror #31
   2b804:	ldr	r5, [fp, #-56]	; 0xffffffc8
   2b808:	eor	r5, r7, r5, ror #31
   2b80c:	ldr	r7, [fp, #-96]	; 0xffffffa0
   2b810:	str	r5, [fp, #-44]	; 0xffffffd4
   2b814:	ror	r5, r5, #31
   2b818:	add	r2, r5, r2, ror #2
   2b81c:	str	r5, [sp, #56]	; 0x38
   2b820:	add	r2, r2, r6
   2b824:	ror	r6, lr, #2
   2b828:	eor	r6, r6, r0, ror #2
   2b82c:	add	r2, r2, r3, ror #27
   2b830:	eor	r5, r6, r3
   2b834:	eor	r6, sl, r9, ror #31
   2b838:	add	r2, r2, ip
   2b83c:	eor	r6, r6, r7, ror #31
   2b840:	ldr	r7, [fp, #-52]	; 0xffffffcc
   2b844:	eor	r6, r6, r7, ror #31
   2b848:	ldr	r7, [fp, #-36]	; 0xffffffdc
   2b84c:	str	r6, [fp, #-40]	; 0xffffffd8
   2b850:	ror	r6, r6, #31
   2b854:	add	r1, r6, r1, ror #2
   2b858:	str	r6, [sp, #52]	; 0x34
   2b85c:	mov	r6, ip
   2b860:	add	r1, r1, r5
   2b864:	ror	r5, r3, #2
   2b868:	add	r1, r1, r2, ror #27
   2b86c:	eor	r5, r5, lr, ror #2
   2b870:	add	r1, r1, ip
   2b874:	eor	ip, r5, r2
   2b878:	eor	r5, r4, r8, ror #31
   2b87c:	ldr	r4, [fp, #-48]	; 0xffffffd0
   2b880:	eor	r5, r5, r7, ror #31
   2b884:	eor	r4, r5, r4, ror #31
   2b888:	ror	r5, r2, #2
   2b88c:	eor	r5, r5, r3, ror #2
   2b890:	ror	r7, r4, #31
   2b894:	str	r4, [fp, #-88]	; 0xffffffa8
   2b898:	add	r0, r7, r0, ror #2
   2b89c:	str	r7, [sp, #24]
   2b8a0:	ldr	r7, [fp, #-32]	; 0xffffffe0
   2b8a4:	add	r0, r0, ip
   2b8a8:	eor	ip, r5, r1
   2b8ac:	ldr	r5, [sp, #72]	; 0x48
   2b8b0:	add	r0, r0, r1, ror #27
   2b8b4:	add	r0, r0, r6
   2b8b8:	eor	r6, r5, r9, ror #31
   2b8bc:	ldr	r5, [fp, #-44]	; 0xffffffd4
   2b8c0:	eor	r6, r6, r7, ror #31
   2b8c4:	movw	r7, #60321	; 0xeba1
   2b8c8:	movt	r7, #28377	; 0x6ed9
   2b8cc:	eor	sl, r6, r5, ror #31
   2b8d0:	ror	r5, sl, #31
   2b8d4:	str	sl, [sp]
   2b8d8:	add	r6, r5, lr, ror #2
   2b8dc:	str	r5, [sp, #44]	; 0x2c
   2b8e0:	add	r6, r6, ip
   2b8e4:	add	r6, r6, r0, ror #27
   2b8e8:	add	r9, r6, r7
   2b8ec:	ldr	r7, [sp, #68]	; 0x44
   2b8f0:	ror	r6, r1, #2
   2b8f4:	eor	r6, r6, r2, ror #2
   2b8f8:	eor	r6, r6, r0
   2b8fc:	eor	r5, r7, r8, ror #31
   2b900:	ldr	r7, [fp, #-60]	; 0xffffffc4
   2b904:	eor	r5, r5, r7, ror #31
   2b908:	ldr	r7, [fp, #-40]	; 0xffffffd8
   2b90c:	eor	r7, r5, r7, ror #31
   2b910:	ror	r5, r7, #31
   2b914:	mov	r8, r7
   2b918:	str	r7, [fp, #-84]	; 0xffffffac
   2b91c:	ldr	r7, [sp, #48]	; 0x30
   2b920:	add	r3, r5, r3, ror #2
   2b924:	str	r5, [sp, #40]	; 0x28
   2b928:	movw	r5, #60321	; 0xeba1
   2b92c:	movt	r5, #28377	; 0x6ed9
   2b930:	add	r3, r3, r6
   2b934:	ldr	r6, [sp, #100]	; 0x64
   2b938:	add	r3, r3, r9, ror #27
   2b93c:	add	ip, r3, r5
   2b940:	ror	r3, r0, #2
   2b944:	eor	r6, r7, r6, ror #31
   2b948:	ldr	r7, [fp, #-56]	; 0xffffffc8
   2b94c:	eor	r3, r3, r1, ror #2
   2b950:	eor	r3, r3, r9
   2b954:	eor	r6, r6, r7, ror #31
   2b958:	eor	r7, r6, r4, ror #31
   2b95c:	ldr	r4, [fp, #-64]	; 0xffffffc0
   2b960:	ror	r6, r7, #31
   2b964:	str	r7, [fp, #-80]	; 0xffffffb0
   2b968:	add	r2, r6, r2, ror #2
   2b96c:	str	r6, [sp, #32]
   2b970:	add	r2, r2, r3
   2b974:	ldr	r3, [sp, #36]	; 0x24
   2b978:	add	r2, r2, ip, ror #27
   2b97c:	add	lr, r2, r5
   2b980:	ror	r2, r9, #2
   2b984:	eor	r3, r3, r4, ror #31
   2b988:	ldr	r4, [fp, #-52]	; 0xffffffcc
   2b98c:	eor	r2, r2, r0, ror #2
   2b990:	eor	r2, r2, ip
   2b994:	eor	r3, r3, r4, ror #31
   2b998:	eor	r3, r3, sl, ror #31
   2b99c:	ror	r4, r3, #31
   2b9a0:	mov	r6, r3
   2b9a4:	str	r3, [fp, #-76]	; 0xffffffb4
   2b9a8:	ldr	r3, [sp, #20]
   2b9ac:	add	r1, r4, r1, ror #2
   2b9b0:	str	r4, [sp, #28]
   2b9b4:	ldr	r4, [fp, #-68]	; 0xffffffbc
   2b9b8:	add	r1, r1, r2
   2b9bc:	add	r1, r1, lr, ror #27
   2b9c0:	eor	r3, r3, r4, ror #31
   2b9c4:	ldr	r4, [fp, #-48]	; 0xffffffd0
   2b9c8:	add	r2, r1, r5
   2b9cc:	ror	r1, ip, #2
   2b9d0:	eor	r1, r1, r9, ror #2
   2b9d4:	eor	r3, r3, r4, ror #31
   2b9d8:	eor	r1, r1, lr
   2b9dc:	eor	r3, r3, r8, ror #31
   2b9e0:	mov	r8, r5
   2b9e4:	ror	r4, r3, #31
   2b9e8:	str	r3, [sp, #100]	; 0x64
   2b9ec:	ldr	r3, [sp, #12]
   2b9f0:	add	r0, r4, r0, ror #2
   2b9f4:	str	r4, [sp, #36]	; 0x24
   2b9f8:	ldr	r4, [fp, #-92]	; 0xffffffa4
   2b9fc:	add	r0, r0, r1
   2ba00:	add	r0, r0, r2, ror #27
   2ba04:	eor	r3, r3, r4, ror #31
   2ba08:	ldr	r4, [fp, #-44]	; 0xffffffd4
   2ba0c:	add	r1, r0, r5
   2ba10:	ror	r0, lr, #2
   2ba14:	eor	r0, r0, ip, ror #2
   2ba18:	eor	r3, r3, r4, ror #31
   2ba1c:	eor	r0, r0, r2
   2ba20:	eor	r3, r3, r7, ror #31
   2ba24:	ldr	r7, [fp, #-96]	; 0xffffffa0
   2ba28:	ror	r5, r3, #31
   2ba2c:	mov	r4, r3
   2ba30:	str	r3, [fp, #-68]	; 0xffffffbc
   2ba34:	add	r3, r5, r9, ror #2
   2ba38:	str	r5, [sp, #48]	; 0x30
   2ba3c:	ldr	r5, [sp, #8]
   2ba40:	add	r0, r3, r0
   2ba44:	add	r0, r0, r1, ror #27
   2ba48:	eor	r5, r5, r7, ror #31
   2ba4c:	ldr	r7, [fp, #-40]	; 0xffffffd8
   2ba50:	add	r3, r0, r8
   2ba54:	ror	r0, r2, #2
   2ba58:	eor	r0, r0, lr, ror #2
   2ba5c:	eor	r5, r5, r7, ror #31
   2ba60:	eor	r0, r0, r1
   2ba64:	ldr	r7, [fp, #-32]	; 0xffffffe0
   2ba68:	eor	r5, r5, r6, ror #31
   2ba6c:	ror	r6, r5, #31
   2ba70:	str	r5, [fp, #-64]	; 0xffffffc0
   2ba74:	str	r6, [sp, #68]	; 0x44
   2ba78:	add	r6, r6, ip, ror #2
   2ba7c:	add	r0, r6, r0
   2ba80:	add	r0, r0, r3, ror #27
   2ba84:	add	r0, r0, r8
   2ba88:	orr	r6, r0, r3, ror #2
   2ba8c:	and	r5, r0, r3, ror #2
   2ba90:	and	r6, r6, r1, ror #2
   2ba94:	orr	r6, r6, r5
   2ba98:	ldr	r5, [sp, #4]
   2ba9c:	eor	r5, r5, r7, ror #31
   2baa0:	eor	r5, r5, sl, ror #31
   2baa4:	ldr	sl, [sp, #100]	; 0x64
   2baa8:	eor	r5, r5, r4, ror #31
   2baac:	ror	r7, r5, #31
   2bab0:	mov	r9, r5
   2bab4:	str	r5, [fp, #-72]	; 0xffffffb8
   2bab8:	add	r5, r7, r2, ror #2
   2babc:	str	r7, [sp, #72]	; 0x48
   2bac0:	ldr	r7, [sp, #64]	; 0x40
   2bac4:	add	r6, r5, r6
   2bac8:	ror	r5, r1, #2
   2bacc:	eor	r2, r5, r2, ror #2
   2bad0:	ldr	r5, [fp, #-36]	; 0xffffffdc
   2bad4:	eor	r2, r2, r3
   2bad8:	eor	r5, r7, r5, ror #31
   2badc:	ldr	r7, [fp, #-88]	; 0xffffffa8
   2bae0:	eor	r5, r5, r7, ror #31
   2bae4:	eor	r7, r5, sl, ror #31
   2bae8:	ror	r5, r7, #31
   2baec:	str	r7, [fp, #-96]	; 0xffffffa0
   2baf0:	str	r5, [sp, #20]
   2baf4:	add	r5, r5, lr, ror #2
   2baf8:	add	r2, r5, r2
   2bafc:	add	r2, r2, r0, ror #27
   2bb00:	add	r4, r2, r8
   2bb04:	add	r2, r6, r4, ror #27
   2bb08:	movw	r6, #48348	; 0xbcdc
   2bb0c:	and	r5, r4, r0, ror #2
   2bb10:	movt	r6, #36635	; 0x8f1b
   2bb14:	add	r2, r2, r6
   2bb18:	mov	ip, r6
   2bb1c:	orr	r6, r4, r0, ror #2
   2bb20:	and	r6, r6, r3, ror #2
   2bb24:	orr	r8, r6, r5
   2bb28:	ldr	r6, [sp, #16]
   2bb2c:	ldr	r5, [fp, #-60]	; 0xffffffc4
   2bb30:	eor	r5, r6, r5, ror #31
   2bb34:	ldr	r6, [fp, #-84]	; 0xffffffac
   2bb38:	eor	r5, r5, r6, ror #31
   2bb3c:	ldr	r6, [fp, #-64]	; 0xffffffc0
   2bb40:	eor	lr, r5, r6, ror #31
   2bb44:	and	r5, r2, r4, ror #2
   2bb48:	ror	r6, lr, #31
   2bb4c:	str	lr, [fp, #-60]	; 0xffffffc4
   2bb50:	add	r1, r6, r1, ror #2
   2bb54:	str	r6, [sp, #64]	; 0x40
   2bb58:	orr	r6, r2, r4, ror #2
   2bb5c:	add	r1, r1, r8
   2bb60:	and	r6, r6, r0, ror #2
   2bb64:	mov	r8, ip
   2bb68:	add	r1, r1, r2, ror #27
   2bb6c:	add	r1, r1, ip
   2bb70:	orr	ip, r6, r5
   2bb74:	ldr	r5, [sp, #60]	; 0x3c
   2bb78:	ldr	r6, [fp, #-56]	; 0xffffffc8
   2bb7c:	eor	r5, r5, r6, ror #31
   2bb80:	ldr	r6, [fp, #-80]	; 0xffffffb0
   2bb84:	eor	r5, r5, r6, ror #31
   2bb88:	orr	r6, r1, r2, ror #2
   2bb8c:	eor	r5, r5, r7, ror #31
   2bb90:	and	r6, r6, r4, ror #2
   2bb94:	ror	r7, r5, #31
   2bb98:	str	r5, [fp, #-32]	; 0xffffffe0
   2bb9c:	and	r5, r1, r2, ror #2
   2bba0:	add	r3, r7, r3, ror #2
   2bba4:	str	r7, [sp, #60]	; 0x3c
   2bba8:	ldr	r7, [fp, #-52]	; 0xffffffcc
   2bbac:	orr	r6, r6, r5
   2bbb0:	ldr	r5, [sp, #56]	; 0x38
   2bbb4:	add	r3, r3, ip
   2bbb8:	mov	ip, r8
   2bbbc:	add	r3, r3, r1, ror #27
   2bbc0:	eor	r5, r5, r7, ror #31
   2bbc4:	ldr	r7, [fp, #-76]	; 0xffffffb4
   2bbc8:	add	r3, r3, r8
   2bbcc:	eor	r5, r5, r7, ror #31
   2bbd0:	eor	r5, r5, r9, ror #31
   2bbd4:	ror	r7, r5, #31
   2bbd8:	mov	r9, r5
   2bbdc:	str	r5, [fp, #-52]	; 0xffffffcc
   2bbe0:	and	r5, r3, r1, ror #2
   2bbe4:	add	r0, r7, r0, ror #2
   2bbe8:	str	r7, [sp, #56]	; 0x38
   2bbec:	ldr	r7, [fp, #-48]	; 0xffffffd0
   2bbf0:	add	r0, r0, r6
   2bbf4:	orr	r6, r3, r1, ror #2
   2bbf8:	add	r0, r0, r3, ror #27
   2bbfc:	and	r6, r6, r2, ror #2
   2bc00:	add	r0, r0, r8
   2bc04:	orr	r6, r6, r5
   2bc08:	ldr	r5, [sp, #52]	; 0x34
   2bc0c:	eor	r5, r5, r7, ror #31
   2bc10:	eor	r5, r5, sl, ror #31
   2bc14:	eor	r5, r5, lr, ror #31
   2bc18:	ror	r7, r5, #31
   2bc1c:	mov	lr, r5
   2bc20:	add	r5, r7, r4, ror #2
   2bc24:	str	r7, [sp, #52]	; 0x34
   2bc28:	ldr	r7, [sp, #24]
   2bc2c:	str	lr, [sp, #16]
   2bc30:	add	r6, r5, r6
   2bc34:	and	r5, r0, r3, ror #2
   2bc38:	add	r6, r6, r0, ror #27
   2bc3c:	add	sl, r6, r8
   2bc40:	orr	r6, r0, r3, ror #2
   2bc44:	and	r6, r6, r1, ror #2
   2bc48:	orr	r6, r6, r5
   2bc4c:	ldr	r5, [fp, #-44]	; 0xffffffd4
   2bc50:	eor	r7, r7, r5, ror #31
   2bc54:	ldr	r5, [fp, #-68]	; 0xffffffbc
   2bc58:	eor	r7, r7, r5, ror #31
   2bc5c:	ldr	r5, [fp, #-32]	; 0xffffffe0
   2bc60:	eor	r8, r7, r5, ror #31
   2bc64:	ldr	r5, [fp, #-64]	; 0xffffffc0
   2bc68:	ror	r4, r8, #31
   2bc6c:	str	r8, [fp, #-48]	; 0xffffffd0
   2bc70:	add	r2, r4, r2, ror #2
   2bc74:	str	r4, [fp, #-44]	; 0xffffffd4
   2bc78:	ldr	r4, [sp, #44]	; 0x2c
   2bc7c:	add	r2, r2, r6
   2bc80:	and	r6, sl, r0, ror #2
   2bc84:	add	r2, r2, sl, ror #27
   2bc88:	add	r7, r2, ip
   2bc8c:	orr	r2, sl, r0, ror #2
   2bc90:	and	r2, r2, r3, ror #2
   2bc94:	orr	r2, r2, r6
   2bc98:	ldr	r6, [fp, #-40]	; 0xffffffd8
   2bc9c:	eor	r6, r4, r6, ror #31
   2bca0:	and	r4, r7, sl, ror #2
   2bca4:	eor	r6, r6, r5, ror #31
   2bca8:	eor	r6, r6, r9, ror #31
   2bcac:	mov	r9, lr
   2bcb0:	ror	r5, r6, #31
   2bcb4:	str	r6, [fp, #-56]	; 0xffffffc8
   2bcb8:	add	r1, r5, r1, ror #2
   2bcbc:	str	r5, [sp, #44]	; 0x2c
   2bcc0:	ldr	r5, [sp, #40]	; 0x28
   2bcc4:	add	r1, r1, r2
   2bcc8:	orr	r2, r7, sl, ror #2
   2bccc:	add	r1, r1, r7, ror #27
   2bcd0:	and	r2, r2, r0, ror #2
   2bcd4:	add	r1, r1, ip
   2bcd8:	orr	r2, r2, r4
   2bcdc:	ldr	r4, [fp, #-88]	; 0xffffffa8
   2bce0:	eor	r4, r5, r4, ror #31
   2bce4:	ldr	r5, [fp, #-96]	; 0xffffffa0
   2bce8:	eor	r4, r4, r5, ror #31
   2bcec:	eor	lr, r4, lr, ror #31
   2bcf0:	and	r4, r1, r7, ror #2
   2bcf4:	ror	r5, lr, #31
   2bcf8:	str	lr, [fp, #-88]	; 0xffffffa8
   2bcfc:	add	r3, r5, r3, ror #2
   2bd00:	str	r5, [sp, #40]	; 0x28
   2bd04:	ldr	r5, [sp]
   2bd08:	add	r2, r3, r2
   2bd0c:	add	r2, r2, r1, ror #27
   2bd10:	add	r3, r2, ip
   2bd14:	orr	r2, r1, r7, ror #2
   2bd18:	and	r2, r2, sl, ror #2
   2bd1c:	orr	r2, r2, r4
   2bd20:	ldr	r4, [sp, #32]
   2bd24:	eor	r4, r4, r5, ror #31
   2bd28:	ldr	r5, [fp, #-72]	; 0xffffffb8
   2bd2c:	eor	r4, r4, r5, ror #31
   2bd30:	ldr	r5, [fp, #-84]	; 0xffffffac
   2bd34:	eor	r8, r4, r8, ror #31
   2bd38:	and	r4, r3, r1, ror #2
   2bd3c:	ror	ip, r8, #31
   2bd40:	str	r8, [fp, #-92]	; 0xffffffa4
   2bd44:	add	r0, ip, r0, ror #2
   2bd48:	str	ip, [sp, #32]
   2bd4c:	movw	ip, #48348	; 0xbcdc
   2bd50:	movt	ip, #36635	; 0x8f1b
   2bd54:	add	r0, r0, r2
   2bd58:	orr	r2, r3, r1, ror #2
   2bd5c:	add	r0, r0, r3, ror #27
   2bd60:	and	r2, r2, r7, ror #2
   2bd64:	add	r0, r0, ip
   2bd68:	orr	r2, r2, r4
   2bd6c:	ldr	r4, [sp, #28]
   2bd70:	eor	r4, r4, r5, ror #31
   2bd74:	ldr	r5, [fp, #-60]	; 0xffffffc4
   2bd78:	eor	r4, r4, r5, ror #31
   2bd7c:	ldr	r5, [fp, #-76]	; 0xffffffb4
   2bd80:	eor	r4, r4, r6, ror #31
   2bd84:	ror	r6, r4, #31
   2bd88:	str	r4, [fp, #-36]	; 0xffffffdc
   2bd8c:	add	r4, r6, sl, ror #2
   2bd90:	str	r6, [sp, #28]
   2bd94:	add	r2, r4, r2
   2bd98:	and	r4, r0, r3, ror #2
   2bd9c:	add	r2, r2, r0, ror #27
   2bda0:	add	r6, r2, ip
   2bda4:	orr	r2, r0, r3, ror #2
   2bda8:	and	r2, r2, r1, ror #2
   2bdac:	orr	sl, r2, r4
   2bdb0:	ldr	r4, [sp, #36]	; 0x24
   2bdb4:	ldr	r2, [fp, #-80]	; 0xffffffb0
   2bdb8:	eor	r4, r4, r2, ror #31
   2bdbc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2bdc0:	eor	r4, r4, r2, ror #31
   2bdc4:	eor	lr, r4, lr, ror #31
   2bdc8:	ror	r2, lr, #31
   2bdcc:	str	lr, [fp, #-80]	; 0xffffffb0
   2bdd0:	add	r4, r2, r7, ror #2
   2bdd4:	str	r2, [sp, #36]	; 0x24
   2bdd8:	add	r2, r4, sl
   2bddc:	and	r4, r6, r0, ror #2
   2bde0:	add	r2, r2, r6, ror #27
   2bde4:	add	r7, r2, ip
   2bde8:	orr	r2, r6, r0, ror #2
   2bdec:	and	r2, r2, r3, ror #2
   2bdf0:	orr	r2, r2, r4
   2bdf4:	ldr	r4, [sp, #48]	; 0x30
   2bdf8:	eor	r4, r4, r5, ror #31
   2bdfc:	ldr	r5, [fp, #-52]	; 0xffffffcc
   2be00:	eor	r4, r4, r5, ror #31
   2be04:	eor	r4, r4, r8, ror #31
   2be08:	ror	r5, r4, #31
   2be0c:	mov	r8, r4
   2be10:	str	r4, [fp, #-84]	; 0xffffffac
   2be14:	and	r4, r7, r6, ror #2
   2be18:	add	r1, r5, r1, ror #2
   2be1c:	str	r5, [sp, #48]	; 0x30
   2be20:	ldr	r5, [sp, #100]	; 0x64
   2be24:	add	r1, r1, r2
   2be28:	orr	r2, r7, r6, ror #2
   2be2c:	add	r1, r1, r7, ror #27
   2be30:	and	r2, r2, r0, ror #2
   2be34:	add	r1, r1, ip
   2be38:	orr	r2, r2, r4
   2be3c:	ldr	r4, [sp, #68]	; 0x44
   2be40:	eor	r4, r4, r5, ror #31
   2be44:	ldr	r5, [fp, #-36]	; 0xffffffdc
   2be48:	eor	r4, r4, r9, ror #31
   2be4c:	eor	sl, r4, r5, ror #31
   2be50:	and	r4, r1, r7, ror #2
   2be54:	ror	r5, sl, #31
   2be58:	str	sl, [sp, #12]
   2be5c:	add	r3, r5, r3, ror #2
   2be60:	str	r5, [sp, #100]	; 0x64
   2be64:	ldr	r5, [sp, #20]
   2be68:	add	r2, r3, r2
   2be6c:	add	r2, r2, r1, ror #27
   2be70:	add	r3, r2, ip
   2be74:	orr	r2, r1, r7, ror #2
   2be78:	and	r2, r2, r6, ror #2
   2be7c:	orr	r2, r2, r4
   2be80:	ldr	r4, [fp, #-68]	; 0xffffffbc
   2be84:	eor	r4, r5, r4, ror #31
   2be88:	ldr	r5, [fp, #-48]	; 0xffffffd0
   2be8c:	eor	r4, r4, r5, ror #31
   2be90:	eor	r4, r4, lr, ror #31
   2be94:	ror	r5, r4, #31
   2be98:	mov	lr, r4
   2be9c:	str	r4, [fp, #-68]	; 0xffffffbc
   2bea0:	and	r4, r3, r1, ror #2
   2bea4:	add	r0, r5, r0, ror #2
   2bea8:	str	r5, [sp, #68]	; 0x44
   2beac:	ldr	r5, [fp, #-64]	; 0xffffffc0
   2beb0:	add	r0, r0, r2
   2beb4:	add	r0, r0, r3, ror #27
   2beb8:	add	r2, r0, ip
   2bebc:	orr	r0, r3, r1, ror #2
   2bec0:	and	r0, r0, r7, ror #2
   2bec4:	orr	r0, r0, r4
   2bec8:	ldr	r4, [sp, #72]	; 0x48
   2becc:	eor	r4, r4, r5, ror #31
   2bed0:	ldr	r5, [fp, #-56]	; 0xffffffc8
   2bed4:	eor	r4, r4, r5, ror #31
   2bed8:	eor	r4, r4, r8, ror #31
   2bedc:	mov	r8, ip
   2bee0:	ror	r5, r4, #31
   2bee4:	str	r4, [fp, #-40]	; 0xffffffd8
   2bee8:	add	r4, r5, r6, ror #2
   2beec:	str	r5, [sp, #72]	; 0x48
   2bef0:	ldr	r5, [fp, #-96]	; 0xffffffa0
   2bef4:	add	r0, r4, r0
   2bef8:	and	r4, r2, r3, ror #2
   2befc:	add	r0, r0, r2, ror #27
   2bf00:	add	r9, r0, ip
   2bf04:	orr	r0, r2, r3, ror #2
   2bf08:	and	r0, r0, r1, ror #2
   2bf0c:	orr	r0, r0, r4
   2bf10:	ldr	r4, [sp, #64]	; 0x40
   2bf14:	eor	r4, r4, r5, ror #31
   2bf18:	ldr	r5, [fp, #-88]	; 0xffffffa8
   2bf1c:	eor	r4, r4, r5, ror #31
   2bf20:	eor	r4, r4, sl, ror #31
   2bf24:	ror	r5, r4, #31
   2bf28:	mov	r6, r4
   2bf2c:	str	r4, [fp, #-64]	; 0xffffffc0
   2bf30:	add	r4, r5, r7, ror #2
   2bf34:	str	r5, [fp, #-96]	; 0xffffffa0
   2bf38:	and	r5, r9, r2, ror #2
   2bf3c:	ldr	r7, [fp, #-72]	; 0xffffffb8
   2bf40:	add	r0, r4, r0
   2bf44:	orr	r4, r9, r2, ror #2
   2bf48:	add	r0, r0, r9, ror #27
   2bf4c:	and	r4, r4, r3, ror #2
   2bf50:	add	r0, r0, ip
   2bf54:	orr	r4, r4, r5
   2bf58:	ldr	r5, [sp, #60]	; 0x3c
   2bf5c:	eor	r5, r5, r7, ror #31
   2bf60:	ldr	r7, [fp, #-92]	; 0xffffffa4
   2bf64:	eor	r5, r5, r7, ror #31
   2bf68:	eor	r5, r5, lr, ror #31
   2bf6c:	ror	r7, r5, #31
   2bf70:	mov	lr, r5
   2bf74:	str	r5, [fp, #-72]	; 0xffffffb8
   2bf78:	and	r5, r0, r9, ror #2
   2bf7c:	add	r1, r7, r1, ror #2
   2bf80:	str	r7, [sp, #64]	; 0x40
   2bf84:	ldr	r7, [fp, #-60]	; 0xffffffc4
   2bf88:	add	r1, r1, r4
   2bf8c:	orr	r4, r0, r9, ror #2
   2bf90:	add	r1, r1, r0, ror #27
   2bf94:	and	r4, r4, r2, ror #2
   2bf98:	add	r1, r1, ip
   2bf9c:	orr	r4, r4, r5
   2bfa0:	ldr	r5, [sp, #56]	; 0x38
   2bfa4:	eor	r5, r5, r7, ror #31
   2bfa8:	ldr	r7, [fp, #-36]	; 0xffffffdc
   2bfac:	eor	r5, r5, r7, ror #31
   2bfb0:	ldr	r7, [fp, #-40]	; 0xffffffd8
   2bfb4:	eor	ip, r5, r7, ror #31
   2bfb8:	and	r5, r1, r0, ror #2
   2bfbc:	ror	r7, ip, #31
   2bfc0:	str	ip, [fp, #-60]	; 0xffffffc4
   2bfc4:	add	r3, r7, r3, ror #2
   2bfc8:	str	r7, [sp, #56]	; 0x38
   2bfcc:	ldr	r7, [fp, #-32]	; 0xffffffe0
   2bfd0:	add	r3, r3, r4
   2bfd4:	orr	r4, r1, r0, ror #2
   2bfd8:	add	r3, r3, r1, ror #27
   2bfdc:	and	r4, r4, r9, ror #2
   2bfe0:	add	r3, r3, r8
   2bfe4:	orr	r4, r4, r5
   2bfe8:	ldr	r5, [sp, #52]	; 0x34
   2bfec:	eor	r5, r5, r7, ror #31
   2bff0:	ldr	r7, [fp, #-80]	; 0xffffffb0
   2bff4:	eor	r5, r5, r7, ror #31
   2bff8:	eor	r5, r5, r6, ror #31
   2bffc:	ror	r6, r5, #31
   2c000:	str	r5, [fp, #-32]	; 0xffffffe0
   2c004:	and	r5, r3, r1, ror #2
   2c008:	add	r2, r6, r2, ror #2
   2c00c:	str	r6, [sp, #52]	; 0x34
   2c010:	ldr	r6, [fp, #-44]	; 0xffffffd4
   2c014:	add	r2, r2, r4
   2c018:	orr	r4, r3, r1, ror #2
   2c01c:	add	r2, r2, r3, ror #27
   2c020:	and	r4, r4, r0, ror #2
   2c024:	add	r2, r2, r8
   2c028:	orr	r4, r4, r5
   2c02c:	ldr	r5, [fp, #-52]	; 0xffffffcc
   2c030:	eor	r5, r6, r5, ror #31
   2c034:	ldr	r6, [fp, #-84]	; 0xffffffac
   2c038:	eor	r5, r5, r6, ror #31
   2c03c:	ldr	r6, [sp, #44]	; 0x2c
   2c040:	eor	r7, r5, lr, ror #31
   2c044:	str	r7, [fp, #-44]	; 0xffffffd4
   2c048:	ror	r7, r7, #31
   2c04c:	add	r5, r7, r9, ror #2
   2c050:	str	r7, [sp, #24]
   2c054:	ror	r7, r3, #2
   2c058:	eor	r7, r7, r1, ror #2
   2c05c:	add	r4, r5, r4
   2c060:	ldr	r5, [sp, #16]
   2c064:	add	r4, r4, r2, ror #27
   2c068:	eor	r7, r7, r2
   2c06c:	add	r4, r4, r8
   2c070:	eor	r6, r6, r5, ror #31
   2c074:	eor	r6, r6, sl, ror #31
   2c078:	eor	lr, r6, ip, ror #31
   2c07c:	ror	r6, lr, #31
   2c080:	str	lr, [fp, #-52]	; 0xffffffcc
   2c084:	add	r0, r6, r0, ror #2
   2c088:	str	r6, [sp, #20]
   2c08c:	ldr	r6, [sp, #40]	; 0x28
   2c090:	add	r0, r0, r7
   2c094:	movw	r7, #49622	; 0xc1d6
   2c098:	movt	r7, #51810	; 0xca62
   2c09c:	add	r0, r0, r4, ror #27
   2c0a0:	add	ip, r0, r7
   2c0a4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2c0a8:	mov	r9, r7
   2c0ac:	ror	r7, r2, #2
   2c0b0:	eor	r7, r7, r3, ror #2
   2c0b4:	mov	r5, r9
   2c0b8:	eor	r7, r7, r4
   2c0bc:	eor	r6, r6, r0, ror #31
   2c0c0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2c0c4:	eor	r6, r6, r0, ror #31
   2c0c8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2c0cc:	eor	r8, r6, r0, ror #31
   2c0d0:	ror	r0, r8, #31
   2c0d4:	str	r8, [fp, #-76]	; 0xffffffb4
   2c0d8:	add	r1, r0, r1, ror #2
   2c0dc:	str	r0, [sp, #40]	; 0x28
   2c0e0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2c0e4:	add	r1, r1, r7
   2c0e8:	ldr	r7, [sp, #32]
   2c0ec:	add	r1, r1, ip, ror #27
   2c0f0:	add	r6, r1, r9
   2c0f4:	ror	r1, r4, #2
   2c0f8:	eor	r7, r7, r0, ror #31
   2c0fc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2c100:	eor	r1, r1, r2, ror #2
   2c104:	eor	r1, r1, ip
   2c108:	eor	r7, r7, r0, ror #31
   2c10c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2c110:	eor	r7, r7, r0, ror #31
   2c114:	ror	r0, r7, #31
   2c118:	mov	r9, r7
   2c11c:	str	r7, [fp, #-56]	; 0xffffffc8
   2c120:	add	r3, r0, r3, ror #2
   2c124:	str	r0, [sp, #44]	; 0x2c
   2c128:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2c12c:	add	r1, r3, r1
   2c130:	ror	r3, ip, #2
   2c134:	add	r1, r1, r6, ror #27
   2c138:	eor	r3, r3, r4, ror #2
   2c13c:	add	r1, r1, r5
   2c140:	ldr	r5, [sp, #28]
   2c144:	eor	r3, r3, r6
   2c148:	eor	r7, r5, r0, ror #31
   2c14c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2c150:	movw	r5, #49622	; 0xc1d6
   2c154:	movt	r5, #51810	; 0xca62
   2c158:	eor	r7, r7, r0, ror #31
   2c15c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   2c160:	eor	sl, r7, lr, ror #31
   2c164:	ror	lr, sl, #31
   2c168:	str	sl, [fp, #-48]	; 0xffffffd0
   2c16c:	add	r2, lr, r2, ror #2
   2c170:	str	lr, [sp, #60]	; 0x3c
   2c174:	add	r2, r2, r3
   2c178:	ldr	r3, [sp, #36]	; 0x24
   2c17c:	add	r2, r2, r1, ror #27
   2c180:	add	r7, r2, r5
   2c184:	ror	r2, r6, #2
   2c188:	eor	r3, r3, r0, ror #31
   2c18c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2c190:	eor	r2, r2, ip, ror #2
   2c194:	eor	r2, r2, r1
   2c198:	eor	r3, r3, r0, ror #31
   2c19c:	eor	r0, r3, r8, ror #31
   2c1a0:	mov	r8, r5
   2c1a4:	ror	r3, r0, #31
   2c1a8:	mov	lr, r0
   2c1ac:	str	r0, [fp, #-92]	; 0xffffffa4
   2c1b0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c1b4:	str	r3, [fp, #-88]	; 0xffffffa8
   2c1b8:	add	r3, r3, r4, ror #2
   2c1bc:	ldr	r4, [sp, #48]	; 0x30
   2c1c0:	add	r2, r3, r2
   2c1c4:	ror	r3, r1, #2
   2c1c8:	eor	r3, r3, r6, ror #2
   2c1cc:	add	r2, r2, r7, ror #27
   2c1d0:	eor	r4, r4, r0, ror #31
   2c1d4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2c1d8:	eor	r3, r3, r7
   2c1dc:	add	r2, r2, r5
   2c1e0:	eor	r4, r4, r0, ror #31
   2c1e4:	eor	r9, r4, r9, ror #31
   2c1e8:	ror	r4, r9, #31
   2c1ec:	str	r9, [sp, #48]	; 0x30
   2c1f0:	add	r0, r4, ip, ror #2
   2c1f4:	str	r4, [fp, #-36]	; 0xffffffdc
   2c1f8:	ldr	r4, [sp, #100]	; 0x64
   2c1fc:	mov	ip, r8
   2c200:	add	r0, r0, r3
   2c204:	ror	r3, r7, #2
   2c208:	add	r0, r0, r2, ror #27
   2c20c:	eor	r3, r3, r1, ror #2
   2c210:	add	r0, r0, r5
   2c214:	ldr	r5, [fp, #-80]	; 0xffffffb0
   2c218:	eor	r3, r3, r2
   2c21c:	eor	r4, r4, r5, ror #31
   2c220:	ldr	r5, [fp, #-32]	; 0xffffffe0
   2c224:	eor	r4, r4, r5, ror #31
   2c228:	eor	r5, r4, sl, ror #31
   2c22c:	ror	r4, r5, #31
   2c230:	mov	sl, r5
   2c234:	str	r5, [sp, #100]	; 0x64
   2c238:	ldr	r5, [fp, #-84]	; 0xffffffac
   2c23c:	add	r6, r4, r6, ror #2
   2c240:	add	r3, r6, r3
   2c244:	ror	r6, r2, #2
   2c248:	eor	r6, r6, r7, ror #2
   2c24c:	add	r3, r3, r0, ror #27
   2c250:	eor	r4, r6, r0
   2c254:	ldr	r6, [sp, #68]	; 0x44
   2c258:	add	r3, r3, r8
   2c25c:	eor	r6, r6, r5, ror #31
   2c260:	ldr	r5, [fp, #-44]	; 0xffffffd4
   2c264:	eor	r6, r6, r5, ror #31
   2c268:	ldr	r5, [sp, #12]
   2c26c:	eor	r8, r6, lr, ror #31
   2c270:	ror	r6, r8, #31
   2c274:	str	r8, [sp, #68]	; 0x44
   2c278:	add	r1, r6, r1, ror #2
   2c27c:	ror	r6, r0, #2
   2c280:	eor	r6, r6, r2, ror #2
   2c284:	add	r1, r1, r4
   2c288:	ldr	r4, [sp, #72]	; 0x48
   2c28c:	add	r1, r1, r3, ror #27
   2c290:	eor	r6, r6, r3
   2c294:	add	r1, r1, ip
   2c298:	eor	r4, r4, r5, ror #31
   2c29c:	ldr	r5, [fp, #-52]	; 0xffffffcc
   2c2a0:	eor	r4, r4, r5, ror #31
   2c2a4:	ldr	r5, [fp, #-76]	; 0xffffffb4
   2c2a8:	eor	lr, r4, r9, ror #31
   2c2ac:	ror	r4, lr, #31
   2c2b0:	str	lr, [fp, #-84]	; 0xffffffac
   2c2b4:	add	r7, r4, r7, ror #2
   2c2b8:	ror	r4, r3, #2
   2c2bc:	eor	r4, r4, r0, ror #2
   2c2c0:	add	r7, r7, r6
   2c2c4:	movw	r6, #49622	; 0xc1d6
   2c2c8:	add	r7, r7, r1, ror #27
   2c2cc:	movt	r6, #51810	; 0xca62
   2c2d0:	eor	r4, r4, r1
   2c2d4:	add	ip, r7, r6
   2c2d8:	ldr	r6, [fp, #-96]	; 0xffffffa0
   2c2dc:	ldr	r7, [fp, #-68]	; 0xffffffbc
   2c2e0:	eor	r6, r6, r7, ror #31
   2c2e4:	eor	r6, r6, r5, ror #31
   2c2e8:	eor	r7, r6, sl, ror #31
   2c2ec:	movw	sl, #49622	; 0xc1d6
   2c2f0:	movt	sl, #51810	; 0xca62
   2c2f4:	ror	r6, r7, #31
   2c2f8:	mov	r5, r7
   2c2fc:	str	r7, [fp, #-80]	; 0xffffffb0
   2c300:	ldr	r7, [fp, #-40]	; 0xffffffd8
   2c304:	add	r2, r6, r2, ror #2
   2c308:	ldr	r6, [sp, #64]	; 0x40
   2c30c:	add	r2, r2, r4
   2c310:	ror	r4, r1, #2
   2c314:	eor	r4, r4, r3, ror #2
   2c318:	add	r2, r2, ip, ror #27
   2c31c:	eor	r6, r6, r7, ror #31
   2c320:	ldr	r7, [fp, #-56]	; 0xffffffc8
   2c324:	eor	r4, r4, ip
   2c328:	add	r2, r2, sl
   2c32c:	eor	r6, r6, r7, ror #31
   2c330:	ldr	r7, [fp, #-64]	; 0xffffffc0
   2c334:	eor	r9, r6, r8, ror #31
   2c338:	ror	r6, r9, #31
   2c33c:	str	r9, [fp, #-68]	; 0xffffffbc
   2c340:	add	r0, r6, r0, ror #2
   2c344:	ldr	r6, [sp, #56]	; 0x38
   2c348:	add	r0, r0, r4
   2c34c:	ror	r4, ip, #2
   2c350:	eor	r4, r4, r1, ror #2
   2c354:	add	r0, r0, r2, ror #27
   2c358:	eor	r6, r6, r7, ror #31
   2c35c:	ldr	r7, [fp, #-48]	; 0xffffffd0
   2c360:	eor	r4, r4, r2
   2c364:	add	r0, r0, sl
   2c368:	eor	r6, r6, r7, ror #31
   2c36c:	ldr	r7, [fp, #-72]	; 0xffffffb8
   2c370:	eor	r8, r6, lr, ror #31
   2c374:	ror	r6, r8, #31
   2c378:	str	r8, [fp, #-40]	; 0xffffffd8
   2c37c:	add	r3, r6, r3, ror #2
   2c380:	add	r3, r3, r4
   2c384:	ror	r4, r2, #2
   2c388:	eor	r4, r4, ip, ror #2
   2c38c:	add	r3, r3, r0, ror #27
   2c390:	eor	r6, r4, r0
   2c394:	ldr	r4, [sp, #52]	; 0x34
   2c398:	add	r3, r3, sl
   2c39c:	eor	r4, r4, r7, ror #31
   2c3a0:	ldr	r7, [fp, #-92]	; 0xffffffa4
   2c3a4:	eor	r4, r4, r7, ror #31
   2c3a8:	eor	r4, r4, r5, ror #31
   2c3ac:	ldr	r5, [fp, #-60]	; 0xffffffc4
   2c3b0:	ror	r7, r4, #31
   2c3b4:	add	r1, r7, r1, ror #2
   2c3b8:	add	r1, r1, r6
   2c3bc:	ldr	r6, [sp, #24]
   2c3c0:	add	r1, r1, r3, ror #27
   2c3c4:	add	lr, r1, sl
   2c3c8:	ror	r1, r0, #2
   2c3cc:	eor	r6, r6, r5, ror #31
   2c3d0:	ldr	r5, [sp, #48]	; 0x30
   2c3d4:	eor	r1, r1, r2, ror #2
   2c3d8:	eor	r1, r1, r3
   2c3dc:	eor	r6, r6, r5, ror #31
   2c3e0:	ldr	r5, [fp, #-32]	; 0xffffffe0
   2c3e4:	eor	r9, r6, r9, ror #31
   2c3e8:	ror	r6, r9, #31
   2c3ec:	add	r7, r6, ip, ror #2
   2c3f0:	ldr	r6, [sp, #20]
   2c3f4:	add	r1, r7, r1
   2c3f8:	ror	r7, r3, #2
   2c3fc:	eor	r7, r7, r0, ror #2
   2c400:	add	r1, r1, lr, ror #27
   2c404:	eor	r6, r6, r5, ror #31
   2c408:	ldr	r5, [sp, #100]	; 0x64
   2c40c:	eor	r7, r7, lr
   2c410:	add	r1, r1, sl
   2c414:	eor	r6, r6, r5, ror #31
   2c418:	ldr	r5, [fp, #-44]	; 0xffffffd4
   2c41c:	eor	ip, r6, r8, ror #31
   2c420:	mov	r8, sl
   2c424:	ror	r6, ip, #31
   2c428:	add	r2, r6, r2, ror #2
   2c42c:	ldr	r6, [sp, #40]	; 0x28
   2c430:	add	r2, r2, r7
   2c434:	ror	r7, lr, #2
   2c438:	add	r2, r2, r1, ror #27
   2c43c:	eor	r7, r7, r3, ror #2
   2c440:	eor	r6, r6, r5, ror #31
   2c444:	ldr	r5, [sp, #68]	; 0x44
   2c448:	add	r2, r2, sl
   2c44c:	eor	r7, r7, r1
   2c450:	eor	r6, r6, r5, ror #31
   2c454:	ldr	r5, [sp, #80]	; 0x50
   2c458:	eor	sl, r6, r4, ror #31
   2c45c:	ldr	r6, [fp, #-52]	; 0xffffffcc
   2c460:	ror	r4, sl, #31
   2c464:	add	r0, r4, r0, ror #2
   2c468:	add	r0, r0, r7
   2c46c:	ldr	r7, [sp, #76]	; 0x4c
   2c470:	add	r0, r0, r2, ror #27
   2c474:	add	r0, r0, r8
   2c478:	add	r7, r7, r0, ror #2
   2c47c:	str	r7, [r5, #24]
   2c480:	ror	r7, r1, #2
   2c484:	eor	r7, r7, lr, ror #2
   2c488:	eor	r4, r7, r2
   2c48c:	ldr	r7, [sp, #44]	; 0x2c
   2c490:	eor	r7, r7, r6, ror #31
   2c494:	ldr	r6, [fp, #-84]	; 0xffffffac
   2c498:	eor	r7, r7, r6, ror #31
   2c49c:	ldr	r6, [fp, #-76]	; 0xffffffb4
   2c4a0:	eor	r9, r7, r9, ror #31
   2c4a4:	ror	r7, r9, #31
   2c4a8:	add	r3, r7, r3, ror #2
   2c4ac:	add	r3, r3, r4
   2c4b0:	ldr	r4, [sp, #92]	; 0x5c
   2c4b4:	add	r3, r3, r0, ror #27
   2c4b8:	add	r3, r3, r8
   2c4bc:	mov	r8, r5
   2c4c0:	add	r4, r4, r3, ror #2
   2c4c4:	str	r4, [r5, #20]
   2c4c8:	ldr	r5, [sp, #60]	; 0x3c
   2c4cc:	ror	r4, r2, #2
   2c4d0:	eor	r4, r4, r1, ror #2
   2c4d4:	eor	r4, r4, r0
   2c4d8:	eor	r7, r5, r6, ror #31
   2c4dc:	ldr	r5, [fp, #-80]	; 0xffffffb0
   2c4e0:	movw	r6, #49622	; 0xc1d6
   2c4e4:	movt	r6, #51810	; 0xca62
   2c4e8:	eor	r7, r7, r5, ror #31
   2c4ec:	ldr	r5, [sp, #84]	; 0x54
   2c4f0:	eor	r7, r7, ip, ror #31
   2c4f4:	ror	r7, r7, #31
   2c4f8:	add	r7, r7, lr, ror #2
   2c4fc:	add	r7, r7, r4
   2c500:	add	r7, r7, r3, ror #27
   2c504:	add	r7, r7, r6
   2c508:	ldr	r6, [fp, #-56]	; 0xffffffc8
   2c50c:	add	r4, r5, r7, ror #2
   2c510:	ldr	r5, [fp, #-88]	; 0xffffffa8
   2c514:	str	r4, [r8, #16]
   2c518:	ror	r4, r0, #2
   2c51c:	eor	r4, r4, r2, ror #2
   2c520:	eor	r5, r5, r6, ror #31
   2c524:	ldr	r6, [fp, #-68]	; 0xffffffbc
   2c528:	eor	r4, r4, r3
   2c52c:	ror	r3, r3, #2
   2c530:	eor	r0, r3, r0, ror #2
   2c534:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2c538:	eor	r5, r5, r6, ror #31
   2c53c:	eor	r0, r0, r7
   2c540:	eor	r6, r5, sl, ror #31
   2c544:	movw	r5, #49622	; 0xc1d6
   2c548:	movt	r5, #51810	; 0xca62
   2c54c:	ror	r6, r6, #31
   2c550:	add	r1, r6, r1, ror #2
   2c554:	ldr	r6, [sp, #96]	; 0x60
   2c558:	add	r1, r1, r4
   2c55c:	add	r1, r1, r7, ror #27
   2c560:	ldr	r7, [fp, #-48]	; 0xffffffd0
   2c564:	add	r1, r1, r5
   2c568:	add	r6, r1, r6
   2c56c:	eor	r3, r3, r7, ror #31
   2c570:	ldr	r7, [fp, #-40]	; 0xffffffd8
   2c574:	str	r6, [r8, #12]
   2c578:	eor	r3, r3, r7, ror #31
   2c57c:	ldr	r7, [sp, #88]	; 0x58
   2c580:	eor	r3, r3, r9, ror #31
   2c584:	add	r3, r7, r3, ror #31
   2c588:	add	r2, r3, r2, ror #2
   2c58c:	add	r0, r2, r0
   2c590:	add	r0, r0, r1, ror #27
   2c594:	add	r0, r0, r5
   2c598:	str	r0, [r8, #8]
   2c59c:	sub	sp, fp, #28
   2c5a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c5a4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2c5a8:	add	fp, sp, #24
   2c5ac:	cmp	r2, #0
   2c5b0:	beq	2c680 <bcmp@plt+0x1a3a4>
   2c5b4:	mov	r6, r0
   2c5b8:	ldr	r0, [r0]
   2c5bc:	mov	r5, r1
   2c5c0:	mov	r4, r2
   2c5c4:	adds	r1, r0, r2
   2c5c8:	and	r0, r0, #63	; 0x3f
   2c5cc:	str	r1, [r6]
   2c5d0:	bcc	2c5e0 <bcmp@plt+0x1a304>
   2c5d4:	ldr	r1, [r6, #4]
   2c5d8:	add	r1, r1, #1
   2c5dc:	str	r1, [r6, #4]
   2c5e0:	mov	r9, #0
   2c5e4:	cmp	r0, #0
   2c5e8:	beq	2c5fc <bcmp@plt+0x1a320>
   2c5ec:	rsb	r7, r0, #64	; 0x40
   2c5f0:	cmp	r7, r4
   2c5f4:	bls	2c624 <bcmp@plt+0x1a348>
   2c5f8:	mov	r9, r0
   2c5fc:	cmp	r4, #64	; 0x40
   2c600:	bcs	2c654 <bcmp@plt+0x1a378>
   2c604:	cmp	r4, #0
   2c608:	beq	2c680 <bcmp@plt+0x1a3a4>
   2c60c:	add	r0, r6, r9
   2c610:	mov	r1, r5
   2c614:	mov	r2, r4
   2c618:	add	r0, r0, #28
   2c61c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   2c620:	b	11f34 <memcpy@plt>
   2c624:	add	r8, r6, #28
   2c628:	mov	r1, r5
   2c62c:	mov	r2, r7
   2c630:	add	r0, r8, r0
   2c634:	bl	11f34 <memcpy@plt>
   2c638:	mov	r0, r6
   2c63c:	mov	r1, r8
   2c640:	bl	2b180 <bcmp@plt+0x18ea4>
   2c644:	sub	r4, r4, r7
   2c648:	add	r5, r5, r7
   2c64c:	cmp	r4, #64	; 0x40
   2c650:	bcc	2c604 <bcmp@plt+0x1a328>
   2c654:	mov	r7, r4
   2c658:	mov	r0, r6
   2c65c:	mov	r1, r5
   2c660:	bl	2b180 <bcmp@plt+0x18ea4>
   2c664:	sub	r7, r7, #64	; 0x40
   2c668:	add	r5, r5, #64	; 0x40
   2c66c:	cmp	r7, #63	; 0x3f
   2c670:	bhi	2c658 <bcmp@plt+0x1a37c>
   2c674:	and	r4, r4, #63	; 0x3f
   2c678:	cmp	r4, #0
   2c67c:	bne	2c60c <bcmp@plt+0x1a330>
   2c680:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2c684:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c688:	add	fp, sp, #28
   2c68c:	sub	sp, sp, #12
   2c690:	ldr	r2, [r0]
   2c694:	mov	r4, r1
   2c698:	mov	r5, r0
   2c69c:	ldr	r0, [r0, #4]
   2c6a0:	mov	r3, #120	; 0x78
   2c6a4:	lsl	r1, r2, #3
   2c6a8:	strb	r1, [sp, #7]
   2c6ac:	lsr	r1, r2, #5
   2c6b0:	strb	r1, [sp, #6]
   2c6b4:	lsr	r1, r2, #13
   2c6b8:	strb	r1, [sp, #5]
   2c6bc:	lsr	r1, r2, #21
   2c6c0:	strb	r1, [sp, #4]
   2c6c4:	lsr	r1, r0, #5
   2c6c8:	strb	r1, [sp, #2]
   2c6cc:	lsr	r1, r0, #13
   2c6d0:	strb	r1, [sp, #1]
   2c6d4:	lsr	r1, r0, #21
   2c6d8:	strb	r1, [sp]
   2c6dc:	lsl	r1, r0, #3
   2c6e0:	orr	r1, r1, r2, lsr #29
   2c6e4:	strb	r1, [sp, #3]
   2c6e8:	and	r1, r2, #63	; 0x3f
   2c6ec:	cmp	r1, #56	; 0x38
   2c6f0:	movwcc	r3, #56	; 0x38
   2c6f4:	subs	r9, r3, r1
   2c6f8:	beq	2c754 <bcmp@plt+0x1a478>
   2c6fc:	adds	r2, r9, r2
   2c700:	mov	sl, #0
   2c704:	addcs	r0, r0, #1
   2c708:	str	r2, [r5]
   2c70c:	strcs	r0, [r5, #4]
   2c710:	cmp	r1, #0
   2c714:	ldr	r7, [pc, #480]	; 2c8fc <bcmp@plt+0x1a620>
   2c718:	add	r7, pc, r7
   2c71c:	beq	2c730 <bcmp@plt+0x1a454>
   2c720:	rsb	r8, r1, #64	; 0x40
   2c724:	cmp	r9, r8
   2c728:	bcs	2c894 <bcmp@plt+0x1a5b8>
   2c72c:	mov	sl, r1
   2c730:	cmp	r9, #64	; 0x40
   2c734:	bcs	2c8cc <bcmp@plt+0x1a5f0>
   2c738:	cmp	r9, #0
   2c73c:	beq	2c754 <bcmp@plt+0x1a478>
   2c740:	add	r0, r5, sl
   2c744:	mov	r1, r7
   2c748:	mov	r2, r9
   2c74c:	add	r0, r0, #28
   2c750:	bl	11f34 <memcpy@plt>
   2c754:	ldr	r0, [r5]
   2c758:	adds	r1, r0, #8
   2c75c:	and	r6, r0, #63	; 0x3f
   2c760:	str	r1, [r5]
   2c764:	bcc	2c774 <bcmp@plt+0x1a498>
   2c768:	ldr	r0, [r5, #4]
   2c76c:	add	r0, r0, #1
   2c770:	str	r0, [r5, #4]
   2c774:	mov	r2, #8
   2c778:	mov	r7, #0
   2c77c:	mov	r1, sp
   2c780:	cmp	r6, #0
   2c784:	beq	2c7cc <bcmp@plt+0x1a4f0>
   2c788:	cmp	r6, #56	; 0x38
   2c78c:	bcs	2c798 <bcmp@plt+0x1a4bc>
   2c790:	mov	r7, r6
   2c794:	b	2c7cc <bcmp@plt+0x1a4f0>
   2c798:	rsb	r9, r6, #64	; 0x40
   2c79c:	add	sl, r5, #28
   2c7a0:	mov	r8, sp
   2c7a4:	add	r0, sl, r6
   2c7a8:	mov	r1, r8
   2c7ac:	mov	r2, r9
   2c7b0:	bl	11f34 <memcpy@plt>
   2c7b4:	mov	r0, r5
   2c7b8:	mov	r1, sl
   2c7bc:	bl	2b180 <bcmp@plt+0x18ea4>
   2c7c0:	subs	r2, r6, #56	; 0x38
   2c7c4:	beq	2c7d8 <bcmp@plt+0x1a4fc>
   2c7c8:	add	r1, r8, r9
   2c7cc:	add	r0, r5, r7
   2c7d0:	add	r0, r0, #28
   2c7d4:	bl	11f34 <memcpy@plt>
   2c7d8:	ldrb	r0, [r5, #11]
   2c7dc:	strb	r0, [r4]
   2c7e0:	ldrh	r0, [r5, #10]
   2c7e4:	strb	r0, [r4, #1]
   2c7e8:	ldr	r0, [r5, #8]
   2c7ec:	lsr	r0, r0, #8
   2c7f0:	strb	r0, [r4, #2]
   2c7f4:	ldr	r0, [r5, #8]
   2c7f8:	strb	r0, [r4, #3]
   2c7fc:	ldrb	r0, [r5, #15]
   2c800:	strb	r0, [r4, #4]
   2c804:	ldrh	r0, [r5, #14]
   2c808:	strb	r0, [r4, #5]
   2c80c:	ldr	r0, [r5, #12]
   2c810:	lsr	r0, r0, #8
   2c814:	strb	r0, [r4, #6]
   2c818:	ldr	r0, [r5, #12]
   2c81c:	strb	r0, [r4, #7]
   2c820:	ldrb	r0, [r5, #19]
   2c824:	strb	r0, [r4, #8]
   2c828:	ldrh	r0, [r5, #18]
   2c82c:	strb	r0, [r4, #9]
   2c830:	ldr	r0, [r5, #16]
   2c834:	lsr	r0, r0, #8
   2c838:	strb	r0, [r4, #10]
   2c83c:	ldr	r0, [r5, #16]
   2c840:	strb	r0, [r4, #11]
   2c844:	ldrb	r0, [r5, #23]
   2c848:	strb	r0, [r4, #12]
   2c84c:	ldrh	r0, [r5, #22]
   2c850:	strb	r0, [r4, #13]
   2c854:	ldr	r0, [r5, #20]
   2c858:	lsr	r0, r0, #8
   2c85c:	strb	r0, [r4, #14]
   2c860:	ldr	r0, [r5, #20]
   2c864:	strb	r0, [r4, #15]
   2c868:	ldrb	r0, [r5, #27]
   2c86c:	strb	r0, [r4, #16]
   2c870:	ldrh	r0, [r5, #26]
   2c874:	strb	r0, [r4, #17]
   2c878:	ldr	r0, [r5, #24]
   2c87c:	lsr	r0, r0, #8
   2c880:	strb	r0, [r4, #18]
   2c884:	ldr	r0, [r5, #24]
   2c888:	strb	r0, [r4, #19]
   2c88c:	sub	sp, fp, #28
   2c890:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c894:	ldr	r6, [pc, #100]	; 2c900 <bcmp@plt+0x1a624>
   2c898:	add	r7, r5, #28
   2c89c:	mov	r2, r8
   2c8a0:	add	r0, r7, r1
   2c8a4:	add	r6, pc, r6
   2c8a8:	mov	r1, r6
   2c8ac:	bl	11f34 <memcpy@plt>
   2c8b0:	mov	r0, r5
   2c8b4:	mov	r1, r7
   2c8b8:	bl	2b180 <bcmp@plt+0x18ea4>
   2c8bc:	sub	r9, r9, r8
   2c8c0:	add	r7, r6, r8
   2c8c4:	cmp	r9, #64	; 0x40
   2c8c8:	bcc	2c738 <bcmp@plt+0x1a45c>
   2c8cc:	mov	r6, r9
   2c8d0:	mov	r0, r5
   2c8d4:	mov	r1, r7
   2c8d8:	bl	2b180 <bcmp@plt+0x18ea4>
   2c8dc:	sub	r6, r6, #64	; 0x40
   2c8e0:	add	r7, r7, #64	; 0x40
   2c8e4:	cmp	r6, #63	; 0x3f
   2c8e8:	bhi	2c8d0 <bcmp@plt+0x1a5f4>
   2c8ec:	and	r9, r9, #63	; 0x3f
   2c8f0:	cmp	r9, #0
   2c8f4:	bne	2c740 <bcmp@plt+0x1a464>
   2c8f8:	b	2c754 <bcmp@plt+0x1a478>
   2c8fc:	andeq	pc, r2, r0, asr #12
   2c900:			; <UNDEFINED> instruction: 0x0002f4b4
   2c904:	nop	{0}
   2c908:	nop	{0}
   2c90c:	nop	{0}
   2c910:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2c914:	add	fp, sp, #24
   2c918:	sub	sp, sp, #96	; 0x60
   2c91c:	vmov.i32	q8, #0	; 0x00000000
   2c920:	mov	r4, sp
   2c924:	mov	r7, r0
   2c928:	mov	r9, r1
   2c92c:	mov	r8, r2
   2c930:	add	r0, r4, #16
   2c934:	cmp	r9, #0
   2c938:	vst1.64	{d16-d17}, [r0]
   2c93c:	add	r0, r4, #76	; 0x4c
   2c940:	add	r1, pc, #200	; 0xc8
   2c944:	vst1.32	{d16-d17}, [r0]
   2c948:	add	r0, r4, #64	; 0x40
   2c94c:	vld1.64	{d18-d19}, [r1 :128]
   2c950:	mov	r1, r4
   2c954:	vst1.64	{d16-d17}, [r0]
   2c958:	add	r0, r4, #48	; 0x30
   2c95c:	vst1.64	{d16-d17}, [r0]
   2c960:	add	r0, r4, #32
   2c964:	vst1.64	{d16-d17}, [r0]
   2c968:	mov	r0, #24
   2c96c:	vst1.64	{d16-d17}, [r1], r0
   2c970:	movw	r0, #57840	; 0xe1f0
   2c974:	movt	r0, #50130	; 0xc3d2
   2c978:	str	r0, [r1]
   2c97c:	add	r0, r4, #8
   2c980:	vst1.64	{d18-d19}, [r0]
   2c984:	beq	2c9d0 <bcmp@plt+0x1a6f4>
   2c988:	cmp	r9, #64	; 0x40
   2c98c:	str	r9, [sp]
   2c990:	bcc	2c9c0 <bcmp@plt+0x1a6e4>
   2c994:	mov	r5, sp
   2c998:	mov	r6, r9
   2c99c:	mov	r0, r5
   2c9a0:	mov	r1, r7
   2c9a4:	bl	2b180 <bcmp@plt+0x18ea4>
   2c9a8:	sub	r6, r6, #64	; 0x40
   2c9ac:	add	r7, r7, #64	; 0x40
   2c9b0:	cmp	r6, #63	; 0x3f
   2c9b4:	bhi	2c99c <bcmp@plt+0x1a6c0>
   2c9b8:	ands	r9, r9, #63	; 0x3f
   2c9bc:	beq	2c9d0 <bcmp@plt+0x1a6f4>
   2c9c0:	add	r0, r4, #28
   2c9c4:	mov	r1, r7
   2c9c8:	mov	r2, r9
   2c9cc:	bl	11f34 <memcpy@plt>
   2c9d0:	mov	r0, r4
   2c9d4:	mov	r1, r8
   2c9d8:	bl	2c684 <bcmp@plt+0x1a3a8>
   2c9dc:	mov	r0, #0
   2c9e0:	mov	r1, #0
   2c9e4:	strb	r0, [r4, r1]
   2c9e8:	add	r2, r4, r1
   2c9ec:	add	r1, r1, #4
   2c9f0:	cmp	r1, #92	; 0x5c
   2c9f4:	strb	r0, [r2, #1]
   2c9f8:	strb	r0, [r2, #2]
   2c9fc:	strb	r0, [r2, #3]
   2ca00:	bne	2c9e4 <bcmp@plt+0x1a708>
   2ca04:	sub	sp, fp, #24
   2ca08:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2ca0c:	nop	{0}
   2ca10:	strbvs	r2, [r5, -r1, lsl #6]
   2ca14:	svc	0x00cdab89
   2ca18:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   2ca1c:	eorsne	r5, r2, r6, ror r4
   2ca20:	vmov.i32	q8, #0	; 0x00000000
   2ca24:	mov	r1, #92	; 0x5c
   2ca28:	mov	r2, r0
   2ca2c:	vst1.32	{d16-d17}, [r2], r1
   2ca30:	add	r1, r0, #80	; 0x50
   2ca34:	vst1.32	{d16-d17}, [r2]
   2ca38:	vst1.32	{d16-d17}, [r1]
   2ca3c:	add	r1, r0, #64	; 0x40
   2ca40:	vst1.32	{d16-d17}, [r1]
   2ca44:	add	r1, r0, #48	; 0x30
   2ca48:	vst1.32	{d16-d17}, [r1]
   2ca4c:	add	r1, r0, #32
   2ca50:	add	r0, r0, #16
   2ca54:	vst1.32	{d16-d17}, [r1]
   2ca58:	vst1.32	{d16-d17}, [r0]
   2ca5c:	bx	lr
   2ca60:	cmp	r0, #0
   2ca64:	bxeq	lr
   2ca68:	mov	r1, #0
   2ca6c:	mov	r2, #0
   2ca70:	mov	r3, r0
   2ca74:	strb	r1, [r3, r2]!
   2ca78:	add	r2, r2, #6
   2ca7c:	cmp	r2, #108	; 0x6c
   2ca80:	strb	r1, [r3, #1]
   2ca84:	strb	r1, [r3, #2]
   2ca88:	strb	r1, [r3, #3]
   2ca8c:	strb	r1, [r3, #4]
   2ca90:	strb	r1, [r3, #5]
   2ca94:	bne	2ca70 <bcmp@plt+0x1a794>
   2ca98:	bx	lr
   2ca9c:	mov	r2, #108	; 0x6c
   2caa0:	b	11f34 <memcpy@plt>
   2caa4:	nop	{0}
   2caa8:	nop	{0}
   2caac:	nop	{0}
   2cab0:	push	{fp, lr}
   2cab4:	mov	fp, sp
   2cab8:	clz	r2, r1
   2cabc:	add	ip, pc, #92	; 0x5c
   2cac0:	add	lr, pc, #104	; 0x68
   2cac4:	lsr	r2, r2, #5
   2cac8:	vld1.64	{d22-d23}, [lr :128]
   2cacc:	vld1.64	{d24-d25}, [ip :128]
   2cad0:	vdup.16	d16, r2
   2cad4:	add	r2, pc, #100	; 0x64
   2cad8:	add	r3, pc, #112	; 0x70
   2cadc:	str	r1, [r0, #104]	; 0x68
   2cae0:	mov	r1, #0
   2cae4:	vld1.64	{d18-d19}, [r3 :128]
   2cae8:	vld1.64	{d20-d21}, [r2 :128]
   2caec:	str	r1, [r0]
   2caf0:	str	r1, [r0, #4]
   2caf4:	add	r1, r0, #24
   2caf8:	add	r0, r0, #8
   2cafc:	vmovl.u16	q8, d16
   2cb00:	vshl.s32	q8, q8, #31
   2cb04:	vshr.s32	q8, q8, #31
   2cb08:	vorr	q13, q8, q8
   2cb0c:	vbsl	q8, q12, q11
   2cb10:	vbsl	q13, q10, q9
   2cb14:	vst1.32	{d26-d27}, [r1]
   2cb18:	vst1.32	{d16-d17}, [r0]
   2cb1c:	pop	{fp, pc}
   2cb20:	bvs	2a64c4 <bcmp@plt+0x2941e8>
   2cb24:	bllt	1a18540 <bcmp@plt+0x1a06264>
   2cb28:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   2cb2c:	strbge	pc, [pc, #-1338]	; 2c5fa <bcmp@plt+0x1a31e>	; <UNPREDICTABLE>
   2cb30:	ldrdgt	r9, [r5, -r8]
   2cb34:	ldrbtcc	sp, [ip], -r7, lsl #10
   2cb38:	rsbscc	sp, r0, r7, lsl sp
   2cb3c:			; <UNDEFINED> instruction: 0xf70e5939
   2cb40:	tstpl	lr, pc, ror r2
   2cb44:	blls	186d7c <bcmp@plt+0x174aa0>
   2cb48:	svcne	0x0083d9ab
   2cb4c:	blpl	ff85ffb8 <bcmp@plt+0xff84dcdc>
   2cb50:			; <UNDEFINED> instruction: 0xffc00b31
   2cb54:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   2cb58:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   2cb5c:	cdplt	15, 15, cr4, cr10, cr4, {5}
   2cb60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cb64:	add	fp, sp, #28
   2cb68:	sub	sp, sp, #372	; 0x174
   2cb6c:	add	r2, r0, #8
   2cb70:	add	r3, r0, #24
   2cb74:	str	r0, [sp]
   2cb78:	add	r0, sp, #80	; 0x50
   2cb7c:	vld1.32	{d16-d17}, [r2]
   2cb80:	vld1.32	{d18-d19}, [r3]
   2cb84:	vst1.64	{d16-d17}, [r0]!
   2cb88:	vst1.64	{d18-d19}, [r0]
   2cb8c:	mov	r0, #0
   2cb90:	ldr	r2, [r1, r0]
   2cb94:	add	r3, sp, #112	; 0x70
   2cb98:	rev	r2, r2
   2cb9c:	str	r2, [r3, r0]
   2cba0:	add	r0, r0, #4
   2cba4:	cmp	r0, #64	; 0x40
   2cba8:	bne	2cb90 <bcmp@plt+0x1a8b4>
   2cbac:	ldr	r0, [sp, #92]	; 0x5c
   2cbb0:	add	lr, sp, #80	; 0x50
   2cbb4:	ldr	r9, [sp, #100]	; 0x64
   2cbb8:	ldr	r5, [sp, #96]	; 0x60
   2cbbc:	mov	r1, #0
   2cbc0:	ldm	lr, {r4, ip, lr}
   2cbc4:	str	r0, [sp, #72]	; 0x48
   2cbc8:	ldr	r0, [sp, #104]	; 0x68
   2cbcc:	str	r0, [sp, #76]	; 0x4c
   2cbd0:	ldr	r0, [sp, #108]	; 0x6c
   2cbd4:	str	r0, [sp, #68]	; 0x44
   2cbd8:	mov	r0, #0
   2cbdc:	str	r0, [sp, #52]	; 0x34
   2cbe0:	str	r1, [sp, #64]	; 0x40
   2cbe4:	orr	r2, ip, r4
   2cbe8:	and	r0, ip, r4
   2cbec:	mov	sl, lr
   2cbf0:	mov	r7, r9
   2cbf4:	ldr	r8, [pc, #2348]	; 2d528 <bcmp@plt+0x1b24c>
   2cbf8:	and	r2, lr, r2
   2cbfc:	str	r9, [sp, #60]	; 0x3c
   2cc00:	str	r4, [sp, #44]	; 0x2c
   2cc04:	orr	r2, r2, r0
   2cc08:	ror	r0, r5, #6
   2cc0c:	eor	r0, r0, r5, ror #11
   2cc10:	add	r8, pc, r8
   2cc14:	eor	r3, r0, r5, ror #25
   2cc18:	ldr	r0, [sp, #68]	; 0x44
   2cc1c:	ldr	r6, [r8, r1]!
   2cc20:	str	r8, [sp, #56]	; 0x38
   2cc24:	add	r6, r6, r0
   2cc28:	add	r0, sp, #112	; 0x70
   2cc2c:	mov	r1, r0
   2cc30:	ldr	r0, [sp, #64]	; 0x40
   2cc34:	add	r3, r6, r3
   2cc38:	ldr	r6, [r1, r0]
   2cc3c:	ldr	r0, [sp, #76]	; 0x4c
   2cc40:	add	r3, r3, r6
   2cc44:	eor	r6, r9, r0
   2cc48:	and	r6, r6, r5
   2cc4c:	eor	r6, r6, r0
   2cc50:	add	r3, r3, r6
   2cc54:	ror	r6, r4, #2
   2cc58:	eor	r6, r6, r4, ror #13
   2cc5c:	add	r2, r2, r3
   2cc60:	eor	r6, r6, r4, ror #22
   2cc64:	add	lr, r2, r6
   2cc68:	orr	r2, lr, r4
   2cc6c:	and	r6, lr, r4
   2cc70:	and	r2, r2, ip
   2cc74:	orr	r2, r2, r6
   2cc78:	ror	r6, lr, #2
   2cc7c:	eor	r6, r6, lr, ror #13
   2cc80:	eor	r6, r6, lr, ror #22
   2cc84:	add	r2, r6, r2
   2cc88:	ldr	r6, [sp, #72]	; 0x48
   2cc8c:	add	r9, r6, r3
   2cc90:	ror	r3, r9, #6
   2cc94:	eor	r3, r3, r9, ror #11
   2cc98:	eor	r6, r3, r9, ror #25
   2cc9c:	eor	r3, r7, r5
   2cca0:	and	r3, r9, r3
   2cca4:	eor	r3, r3, r7
   2cca8:	ldr	r7, [r8, #4]
   2ccac:	add	r3, r3, r0
   2ccb0:	ldr	r0, [r8, #8]
   2ccb4:	add	r7, r3, r7
   2ccb8:	str	r0, [sp, #40]	; 0x28
   2ccbc:	ldr	r0, [r8, #12]
   2ccc0:	str	r0, [sp, #68]	; 0x44
   2ccc4:	ldr	r0, [r8, #16]
   2ccc8:	str	r0, [sp, #76]	; 0x4c
   2cccc:	ldr	r0, [sp, #64]	; 0x40
   2ccd0:	add	r0, r1, r0
   2ccd4:	ldr	r3, [r0, #4]
   2ccd8:	ldr	r1, [r0, #8]
   2ccdc:	str	r0, [sp, #48]	; 0x30
   2cce0:	ldr	r8, [r0, #12]
   2cce4:	ldr	r0, [r0, #16]
   2cce8:	add	r3, r7, r3
   2ccec:	str	r0, [sp, #72]	; 0x48
   2ccf0:	mov	r0, r4
   2ccf4:	mov	r4, ip
   2ccf8:	str	r1, [sp, #36]	; 0x24
   2ccfc:	ldr	r7, [sp, #40]	; 0x28
   2cd00:	add	r3, r3, r6
   2cd04:	add	ip, r2, r3
   2cd08:	orr	r2, ip, lr
   2cd0c:	and	r6, ip, lr
   2cd10:	and	r2, r2, r0
   2cd14:	orr	r2, r2, r6
   2cd18:	ror	r6, ip, #2
   2cd1c:	eor	r6, r6, ip, ror #13
   2cd20:	eor	r6, r6, ip, ror #22
   2cd24:	add	r1, r6, r2
   2cd28:	ldr	r6, [sp, #60]	; 0x3c
   2cd2c:	add	r2, r3, sl
   2cd30:	eor	sl, r9, r5
   2cd34:	ror	r3, r2, #6
   2cd38:	and	r0, r2, sl
   2cd3c:	eor	r3, r3, r2, ror #11
   2cd40:	eor	r0, r0, r5
   2cd44:	add	r6, r7, r6
   2cd48:	ldr	r7, [sp, #36]	; 0x24
   2cd4c:	eor	r3, r3, r2, ror #25
   2cd50:	add	r6, r6, r7
   2cd54:	mov	r7, r5
   2cd58:	add	r0, r6, r0
   2cd5c:	add	r0, r0, r3
   2cd60:	add	r6, r1, r0
   2cd64:	orr	r3, r6, ip
   2cd68:	and	r1, r6, ip
   2cd6c:	and	r3, r3, lr
   2cd70:	orr	r1, r3, r1
   2cd74:	ror	r3, r6, #2
   2cd78:	eor	r3, r3, r6, ror #13
   2cd7c:	eor	r3, r3, r6, ror #22
   2cd80:	add	r5, r3, r1
   2cd84:	add	r1, r0, r4
   2cd88:	ldr	r4, [sp, #68]	; 0x44
   2cd8c:	eor	r3, r2, r9
   2cd90:	ror	r0, r1, #6
   2cd94:	and	r3, r1, r3
   2cd98:	eor	r0, r0, r1, ror #11
   2cd9c:	eor	r3, r3, r9
   2cda0:	add	r4, r4, r7
   2cda4:	eor	r0, r0, r1, ror #25
   2cda8:	add	r4, r4, r8
   2cdac:	add	r3, r4, r3
   2cdb0:	add	r0, r3, r0
   2cdb4:	ldr	r3, [sp, #44]	; 0x2c
   2cdb8:	add	r7, r5, r0
   2cdbc:	orr	r4, r7, r6
   2cdc0:	and	r5, r4, ip
   2cdc4:	and	r4, r7, r6
   2cdc8:	orr	r5, r5, r4
   2cdcc:	ror	r4, r7, #2
   2cdd0:	eor	r4, r4, r7, ror #13
   2cdd4:	eor	r4, r4, r7, ror #22
   2cdd8:	add	r8, r4, r5
   2cddc:	add	r4, r0, r3
   2cde0:	ldr	r3, [sp, #72]	; 0x48
   2cde4:	ror	r0, r4, #6
   2cde8:	eor	r0, r0, r4, ror #11
   2cdec:	eor	r5, r0, r4, ror #25
   2cdf0:	eor	r0, r1, r2
   2cdf4:	and	r0, r4, r0
   2cdf8:	eor	sl, r0, r2
   2cdfc:	ldr	r0, [sp, #76]	; 0x4c
   2ce00:	add	r0, r0, r9
   2ce04:	add	r0, r0, r3
   2ce08:	add	r0, r0, sl
   2ce0c:	add	r0, r0, r5
   2ce10:	add	r3, r8, r0
   2ce14:	ldr	r8, [sp, #48]	; 0x30
   2ce18:	add	sl, r0, lr
   2ce1c:	orr	r5, r3, r7
   2ce20:	ror	r0, sl, #6
   2ce24:	str	r3, [sp, #72]	; 0x48
   2ce28:	str	sl, [sp, #68]	; 0x44
   2ce2c:	and	r9, r5, r6
   2ce30:	and	r5, r3, r7
   2ce34:	eor	r0, r0, sl, ror #11
   2ce38:	orr	r9, r9, r5
   2ce3c:	ror	r5, r3, #2
   2ce40:	eor	r5, r5, r3, ror #13
   2ce44:	eor	lr, r0, sl, ror #25
   2ce48:	eor	r0, r4, r1
   2ce4c:	and	r0, sl, r0
   2ce50:	eor	r5, r5, r3, ror #22
   2ce54:	eor	r0, r0, r1
   2ce58:	add	r9, r5, r9
   2ce5c:	ldr	r5, [sp, #56]	; 0x38
   2ce60:	ldr	r5, [r5, #20]
   2ce64:	add	r2, r5, r2
   2ce68:	ldr	r5, [r8, #20]
   2ce6c:	add	r2, r2, r5
   2ce70:	add	r0, r2, r0
   2ce74:	add	r0, r0, lr
   2ce78:	add	lr, r9, r0
   2ce7c:	add	r9, r0, ip
   2ce80:	orr	r2, lr, r3
   2ce84:	and	r5, lr, r3
   2ce88:	ror	r0, r9, #6
   2ce8c:	and	r2, r2, r7
   2ce90:	eor	r0, r0, r9, ror #11
   2ce94:	orr	r2, r2, r5
   2ce98:	ror	r5, lr, #2
   2ce9c:	eor	r5, r5, lr, ror #13
   2cea0:	eor	r0, r0, r9, ror #25
   2cea4:	eor	r5, r5, lr, ror #22
   2cea8:	add	r2, r5, r2
   2ceac:	eor	r5, sl, r4
   2ceb0:	str	r2, [sp, #76]	; 0x4c
   2ceb4:	ldr	r2, [sp, #56]	; 0x38
   2ceb8:	and	r5, r9, r5
   2cebc:	eor	r5, r5, r4
   2cec0:	ldr	r2, [r2, #24]
   2cec4:	add	r1, r2, r1
   2cec8:	ldr	r2, [r8, #24]
   2cecc:	add	r1, r1, r2
   2ced0:	add	r1, r1, r5
   2ced4:	add	r0, r1, r0
   2ced8:	ldr	r1, [sp, #76]	; 0x4c
   2cedc:	str	r9, [sp, #76]	; 0x4c
   2cee0:	add	ip, r1, r0
   2cee4:	orr	r1, ip, lr
   2cee8:	and	r2, ip, lr
   2ceec:	and	r1, r1, r3
   2cef0:	ldr	r3, [sp, #56]	; 0x38
   2cef4:	orr	r1, r1, r2
   2cef8:	ror	r2, ip, #2
   2cefc:	eor	r2, r2, ip, ror #13
   2cf00:	ldr	r5, [r3, #28]
   2cf04:	eor	r2, r2, ip, ror #22
   2cf08:	add	r2, r2, r1
   2cf0c:	add	r1, r0, r6
   2cf10:	eor	r6, r9, sl
   2cf14:	ror	r0, r1, #6
   2cf18:	and	r6, r1, r6
   2cf1c:	mov	r9, r1
   2cf20:	add	r5, r4, r5
   2cf24:	ldr	r4, [r8, #28]
   2cf28:	eor	r0, r0, r1, ror #11
   2cf2c:	eor	r6, r6, sl
   2cf30:	eor	r0, r0, r1, ror #25
   2cf34:	ldr	r1, [sp, #64]	; 0x40
   2cf38:	add	r5, r5, r4
   2cf3c:	add	r6, r5, r6
   2cf40:	add	r0, r6, r0
   2cf44:	add	r1, r1, #32
   2cf48:	add	r4, r2, r0
   2cf4c:	add	r5, r0, r7
   2cf50:	ldr	r0, [sp, #52]	; 0x34
   2cf54:	add	r0, r0, #8
   2cf58:	cmp	r0, #16
   2cf5c:	bcc	2cbdc <bcmp@plt+0x1a900>
   2cf60:	ldr	r0, [sp, #76]	; 0x4c
   2cf64:	mov	r3, #0
   2cf68:	mov	r2, #92	; 0x5c
   2cf6c:	str	r0, [sp, #104]	; 0x68
   2cf70:	ldr	r0, [sp, #68]	; 0x44
   2cf74:	str	r5, [sp, #96]	; 0x60
   2cf78:	str	r0, [sp, #108]	; 0x6c
   2cf7c:	ldr	r0, [sp, #72]	; 0x48
   2cf80:	str	r9, [sp, #100]	; 0x64
   2cf84:	str	r0, [sp, #92]	; 0x5c
   2cf88:	add	r0, sp, #80	; 0x50
   2cf8c:	stm	r0, {r4, ip, lr}
   2cf90:	str	r2, [sp, #64]	; 0x40
   2cf94:	add	r0, sp, #112	; 0x70
   2cf98:	str	r3, [sp, #56]	; 0x38
   2cf9c:	str	ip, [sp, #52]	; 0x34
   2cfa0:	str	lr, [sp, #24]
   2cfa4:	str	r5, [sp, #16]
   2cfa8:	str	r9, [sp, #60]	; 0x3c
   2cfac:	mov	r9, r4
   2cfb0:	ldr	r2, [sp, #64]	; 0x40
   2cfb4:	add	r3, r0, r3, lsl #2
   2cfb8:	mov	r1, r0
   2cfbc:	ldr	r0, [r3, #36]	; 0x24
   2cfc0:	ldmib	r3, {sl, ip}
   2cfc4:	ldr	r8, [r3, #12]
   2cfc8:	ldr	r5, [r3, #44]	; 0x2c
   2cfcc:	add	r2, r1, r2
   2cfd0:	ldr	r2, [r2, #-92]	; 0xffffffa4
   2cfd4:	add	r0, r2, r0
   2cfd8:	ldr	r2, [r3, #56]	; 0x38
   2cfdc:	ror	r6, r2, #19
   2cfe0:	eor	r6, r6, r2, lsr #10
   2cfe4:	eor	r2, r6, r2, ror #17
   2cfe8:	ror	r6, sl, #18
   2cfec:	eor	r6, r6, sl, lsr #3
   2cff0:	add	r0, r0, r2
   2cff4:	ldr	r2, [r3, #16]
   2cff8:	eor	r6, r6, sl, ror #7
   2cffc:	add	lr, r0, r6
   2d000:	ror	r6, lr, #19
   2d004:	eor	r6, r6, lr, lsr #10
   2d008:	eor	r6, r6, lr, ror #17
   2d00c:	add	r6, r5, r6
   2d010:	ror	r5, r8, #18
   2d014:	eor	r5, r5, r8, lsr #3
   2d018:	add	r6, r6, ip
   2d01c:	eor	r5, r5, r8, ror #7
   2d020:	add	r0, r6, r5
   2d024:	ldr	r5, [r3, #52]	; 0x34
   2d028:	ror	r6, r0, #19
   2d02c:	mov	r7, r0
   2d030:	str	r0, [sp, #20]
   2d034:	eor	r6, r6, r0, lsr #10
   2d038:	eor	r6, r6, r0, ror #17
   2d03c:	add	r5, r2, r5
   2d040:	add	r5, r5, r6
   2d044:	ldr	r6, [r3, #20]
   2d048:	ror	r4, r6, #18
   2d04c:	eor	r4, r4, r6, lsr #3
   2d050:	eor	r4, r4, r6, ror #7
   2d054:	add	r0, r5, r4
   2d058:	ldr	r4, [r3, #60]	; 0x3c
   2d05c:	ror	r5, r0, #19
   2d060:	str	r0, [sp, #36]	; 0x24
   2d064:	eor	r5, r5, r0, lsr #10
   2d068:	eor	r1, r5, r0, ror #17
   2d06c:	ldr	r5, [r3, #40]	; 0x28
   2d070:	str	r1, [sp, #48]	; 0x30
   2d074:	ror	r1, r4, #19
   2d078:	eor	r1, r1, r4, lsr #10
   2d07c:	add	r5, sl, r5
   2d080:	add	sl, sp, #112	; 0x70
   2d084:	eor	r1, r1, r4, ror #17
   2d088:	add	r1, r5, r1
   2d08c:	ror	r5, ip, #18
   2d090:	eor	r5, r5, ip, lsr #3
   2d094:	eor	r5, r5, ip, ror #7
   2d098:	add	r5, r1, r5
   2d09c:	ror	r1, r5, #19
   2d0a0:	mov	r4, r5
   2d0a4:	str	r5, [sp, #12]
   2d0a8:	eor	r1, r1, r5, lsr #10
   2d0ac:	eor	r1, r1, r5, ror #17
   2d0b0:	ldr	r5, [r3, #48]	; 0x30
   2d0b4:	str	lr, [r3, #64]	; 0x40
   2d0b8:	add	r5, r8, r5
   2d0bc:	add	r1, r5, r1
   2d0c0:	ror	r5, r2, #18
   2d0c4:	eor	r5, r5, r2, lsr #3
   2d0c8:	eor	r2, r5, r2, ror #7
   2d0cc:	add	r8, r1, r2
   2d0d0:	add	r1, r3, #68	; 0x44
   2d0d4:	stm	r1, {r4, r7, r8}
   2d0d8:	str	r0, [r3, #80]	; 0x50
   2d0dc:	ldr	r0, [sp, #48]	; 0x30
   2d0e0:	str	r8, [sp, #28]
   2d0e4:	ldr	r2, [r3, #60]	; 0x3c
   2d0e8:	ldr	r5, [r3, #24]
   2d0ec:	ldr	r4, [r3, #28]
   2d0f0:	ldr	ip, [r3, #56]	; 0x38
   2d0f4:	ldr	r1, [r3, #32]
   2d0f8:	add	r2, r5, r2
   2d0fc:	add	r2, r2, r0
   2d100:	ror	r0, r4, #18
   2d104:	eor	r0, r0, r4, lsr #3
   2d108:	eor	r0, r0, r4, ror #7
   2d10c:	add	r7, r2, r0
   2d110:	ror	r0, r8, #19
   2d114:	add	r2, r6, ip
   2d118:	eor	r0, r0, r8, lsr #10
   2d11c:	str	r7, [sp, #40]	; 0x28
   2d120:	eor	r0, r0, r8, ror #17
   2d124:	ldr	r8, [sp, #16]
   2d128:	add	r0, r2, r0
   2d12c:	ror	r2, r5, #18
   2d130:	eor	r2, r2, r5, lsr #3
   2d134:	eor	r2, r2, r5, ror #7
   2d138:	add	r2, r0, r2
   2d13c:	ror	r0, r2, #19
   2d140:	str	r2, [r3, #84]	; 0x54
   2d144:	str	r2, [sp, #32]
   2d148:	str	r7, [r3, #88]	; 0x58
   2d14c:	eor	r0, r0, r2, lsr #10
   2d150:	eor	r0, r0, r2, ror #17
   2d154:	add	r2, r4, lr
   2d158:	add	r0, r2, r0
   2d15c:	ror	r2, r1, #18
   2d160:	eor	r2, r2, r1, lsr #3
   2d164:	eor	r1, r2, r1, ror #7
   2d168:	add	r1, r0, r1
   2d16c:	ldr	r0, [sp, #64]	; 0x40
   2d170:	str	r1, [sp, #44]	; 0x2c
   2d174:	str	r1, [sl, r0]
   2d178:	ror	r0, r8, #6
   2d17c:	ldr	r1, [pc, #936]	; 2d52c <bcmp@plt+0x1b250>
   2d180:	ldr	r2, [sp, #56]	; 0x38
   2d184:	eor	r0, r0, r8, ror #11
   2d188:	ldr	ip, [sp, #60]	; 0x3c
   2d18c:	ldr	r7, [sp, #52]	; 0x34
   2d190:	eor	r0, r0, r8, ror #25
   2d194:	add	r1, pc, r1
   2d198:	and	r6, r7, r9
   2d19c:	eor	r4, ip, r8
   2d1a0:	add	r2, r1, r2, lsl #2
   2d1a4:	ldr	r3, [r2, #72]	; 0x48
   2d1a8:	ldr	r1, [r2, #64]	; 0x40
   2d1ac:	str	r2, [sp, #48]	; 0x30
   2d1b0:	ldr	sl, [r2, #68]	; 0x44
   2d1b4:	ldr	r2, [r2, #76]	; 0x4c
   2d1b8:	str	r3, [sp, #4]
   2d1bc:	ldr	r3, [sp, #68]	; 0x44
   2d1c0:	str	r2, [sp, #8]
   2d1c4:	add	r1, r1, r3
   2d1c8:	ldr	r3, [sp, #76]	; 0x4c
   2d1cc:	add	r0, r1, r0
   2d1d0:	eor	r1, ip, r3
   2d1d4:	add	r2, sl, r3
   2d1d8:	and	r1, r1, r8
   2d1dc:	eor	r1, r1, r3
   2d1e0:	ldr	r3, [sp, #4]
   2d1e4:	add	r0, r0, r1
   2d1e8:	orr	r1, r7, r9
   2d1ec:	add	r0, r0, lr
   2d1f0:	ldr	lr, [sp, #24]
   2d1f4:	add	r3, r3, ip
   2d1f8:	and	r1, lr, r1
   2d1fc:	orr	r1, r1, r6
   2d200:	ror	r6, r9, #2
   2d204:	eor	r6, r6, r9, ror #13
   2d208:	eor	r6, r6, r9, ror #22
   2d20c:	add	r1, r6, r1
   2d210:	add	r5, r1, r0
   2d214:	orr	r1, r5, r9
   2d218:	and	r6, r5, r9
   2d21c:	and	r1, r1, r7
   2d220:	orr	r1, r1, r6
   2d224:	ror	r6, r5, #2
   2d228:	eor	r6, r6, r5, ror #13
   2d22c:	eor	r6, r6, r5, ror #22
   2d230:	add	r1, r6, r1
   2d234:	ldr	r6, [sp, #72]	; 0x48
   2d238:	add	r6, r0, r6
   2d23c:	ror	r0, r6, #6
   2d240:	and	r4, r6, r4
   2d244:	eor	r0, r0, r6, ror #11
   2d248:	eor	r4, r4, ip
   2d24c:	add	r2, r2, r4
   2d250:	eor	r4, r6, r8
   2d254:	eor	r0, r0, r6, ror #25
   2d258:	add	r0, r2, r0
   2d25c:	ldr	r2, [sp, #12]
   2d260:	add	r0, r0, r2
   2d264:	add	sl, r1, r0
   2d268:	orr	r1, sl, r5
   2d26c:	and	r2, sl, r5
   2d270:	and	r1, r1, r9
   2d274:	orr	r1, r1, r2
   2d278:	ror	r2, sl, #2
   2d27c:	eor	r2, r2, sl, ror #13
   2d280:	eor	r2, r2, sl, ror #22
   2d284:	add	r1, r2, r1
   2d288:	add	r2, r0, lr
   2d28c:	ror	r0, r2, #6
   2d290:	and	r4, r2, r4
   2d294:	eor	r0, r0, r2, ror #11
   2d298:	eor	r4, r4, r8
   2d29c:	add	r3, r3, r4
   2d2a0:	eor	r0, r0, r2, ror #25
   2d2a4:	add	r0, r3, r0
   2d2a8:	ldr	r3, [sp, #20]
   2d2ac:	add	r3, r0, r3
   2d2b0:	ldr	r0, [sp, #52]	; 0x34
   2d2b4:	add	r7, r1, r3
   2d2b8:	orr	r1, r7, sl
   2d2bc:	and	r4, r7, sl
   2d2c0:	str	r7, [sp, #76]	; 0x4c
   2d2c4:	and	r1, r1, r5
   2d2c8:	orr	r1, r1, r4
   2d2cc:	ror	r4, r7, #2
   2d2d0:	eor	r4, r4, r7, ror #13
   2d2d4:	eor	r4, r4, r7, ror #22
   2d2d8:	add	ip, r4, r1
   2d2dc:	add	r1, r3, r0
   2d2e0:	ldr	r0, [sp, #8]
   2d2e4:	eor	r4, r2, r6
   2d2e8:	ror	r3, r1, #6
   2d2ec:	and	r4, r1, r4
   2d2f0:	eor	r3, r3, r1, ror #11
   2d2f4:	eor	r4, r4, r6
   2d2f8:	eor	lr, r3, r1, ror #25
   2d2fc:	add	r3, r0, r8
   2d300:	ldr	r0, [sp, #28]
   2d304:	add	r3, r3, r4
   2d308:	add	r3, r3, lr
   2d30c:	ldr	lr, [sp, #48]	; 0x30
   2d310:	add	r4, r3, r0
   2d314:	ldr	r3, [sp, #36]	; 0x24
   2d318:	add	r8, ip, r4
   2d31c:	add	r4, r4, r9
   2d320:	orr	r0, r8, r7
   2d324:	and	ip, r0, sl
   2d328:	and	r0, r8, r7
   2d32c:	orr	ip, ip, r0
   2d330:	ror	r0, r8, #2
   2d334:	eor	r0, r0, r8, ror #13
   2d338:	eor	r0, r0, r8, ror #22
   2d33c:	add	ip, r0, ip
   2d340:	ror	r0, r4, #6
   2d344:	eor	r0, r0, r4, ror #11
   2d348:	eor	r7, r0, r4, ror #25
   2d34c:	eor	r0, r1, r2
   2d350:	and	r0, r4, r0
   2d354:	eor	r9, r0, r2
   2d358:	ldr	r0, [lr, #80]	; 0x50
   2d35c:	add	r0, r0, r6
   2d360:	add	r0, r0, r9
   2d364:	add	r0, r0, r3
   2d368:	ldr	r3, [sp, #76]	; 0x4c
   2d36c:	add	r0, r0, r7
   2d370:	add	r7, ip, r0
   2d374:	orr	r6, r7, r8
   2d378:	str	r7, [sp, #72]	; 0x48
   2d37c:	and	ip, r6, r3
   2d380:	and	r6, r7, r8
   2d384:	add	r3, r0, r5
   2d388:	eor	r5, r4, r1
   2d38c:	orr	ip, ip, r6
   2d390:	ror	r6, r7, #2
   2d394:	ror	r0, r3, #6
   2d398:	and	r5, r3, r5
   2d39c:	str	r3, [sp, #68]	; 0x44
   2d3a0:	eor	r6, r6, r7, ror #13
   2d3a4:	eor	r0, r0, r3, ror #11
   2d3a8:	eor	r5, r5, r1
   2d3ac:	eor	r6, r6, r7, ror #22
   2d3b0:	eor	r0, r0, r3, ror #25
   2d3b4:	add	ip, r6, ip
   2d3b8:	ldr	r6, [lr, #84]	; 0x54
   2d3bc:	add	r2, r6, r2
   2d3c0:	ldr	r6, [sp, #32]
   2d3c4:	add	r2, r2, r5
   2d3c8:	add	r2, r2, r6
   2d3cc:	add	r0, r2, r0
   2d3d0:	add	r9, r0, sl
   2d3d4:	ldr	sl, [sp, #48]	; 0x30
   2d3d8:	add	lr, ip, r0
   2d3dc:	orr	r2, lr, r7
   2d3e0:	and	r6, lr, r7
   2d3e4:	ror	r0, r9, #6
   2d3e8:	and	r2, r2, r8
   2d3ec:	eor	r0, r0, r9, ror #11
   2d3f0:	orr	r2, r2, r6
   2d3f4:	ror	r6, lr, #2
   2d3f8:	ldr	r5, [sl, #88]	; 0x58
   2d3fc:	eor	r6, r6, lr, ror #13
   2d400:	eor	r0, r0, r9, ror #25
   2d404:	eor	r6, r6, lr, ror #22
   2d408:	add	r1, r5, r1
   2d40c:	ldr	r5, [sp, #40]	; 0x28
   2d410:	add	r2, r6, r2
   2d414:	eor	r6, r3, r4
   2d418:	and	r6, r9, r6
   2d41c:	eor	r6, r6, r4
   2d420:	add	r1, r1, r5
   2d424:	add	r1, r1, r6
   2d428:	ldr	r6, [sl, #92]	; 0x5c
   2d42c:	add	r0, r1, r0
   2d430:	add	ip, r2, r0
   2d434:	orr	r1, ip, lr
   2d438:	and	r2, ip, lr
   2d43c:	and	r1, r1, r7
   2d440:	add	r6, r6, r4
   2d444:	orr	r1, r1, r2
   2d448:	ror	r2, ip, #2
   2d44c:	eor	r2, r2, ip, ror #13
   2d450:	eor	r2, r2, ip, ror #22
   2d454:	add	r1, r2, r1
   2d458:	ldr	r2, [sp, #76]	; 0x4c
   2d45c:	str	r9, [sp, #76]	; 0x4c
   2d460:	add	r5, r0, r2
   2d464:	eor	r2, r9, r3
   2d468:	and	r2, r5, r2
   2d46c:	ror	r0, r5, #6
   2d470:	mov	r9, r5
   2d474:	eor	r2, r2, r3
   2d478:	ldr	r3, [sp, #44]	; 0x2c
   2d47c:	eor	r0, r0, r5, ror #11
   2d480:	eor	r0, r0, r5, ror #25
   2d484:	add	r6, r6, r3
   2d488:	add	r2, r6, r2
   2d48c:	add	r0, r2, r0
   2d490:	ldr	r2, [sp, #64]	; 0x40
   2d494:	add	r4, r1, r0
   2d498:	ldr	r1, [sp, #56]	; 0x38
   2d49c:	add	r5, r0, r8
   2d4a0:	add	r2, r2, #32
   2d4a4:	add	r0, r1, #8
   2d4a8:	add	r1, r1, #24
   2d4ac:	cmp	r1, #64	; 0x40
   2d4b0:	mov	r3, r0
   2d4b4:	bcc	2cf90 <bcmp@plt+0x1acb4>
   2d4b8:	ldr	r1, [sp]
   2d4bc:	add	r6, r1, #8
   2d4c0:	ldm	r6, {r0, r2, r3, r6}
   2d4c4:	add	r0, r0, r4
   2d4c8:	str	r0, [r1, #8]
   2d4cc:	add	r0, r2, ip
   2d4d0:	ldr	r2, [sp, #76]	; 0x4c
   2d4d4:	str	r0, [r1, #12]
   2d4d8:	add	r0, r3, lr
   2d4dc:	str	r0, [r1, #16]
   2d4e0:	ldr	r0, [sp, #72]	; 0x48
   2d4e4:	add	r0, r6, r0
   2d4e8:	str	r0, [r1, #20]
   2d4ec:	ldr	r0, [r1, #24]
   2d4f0:	add	r0, r0, r5
   2d4f4:	str	r0, [r1, #24]
   2d4f8:	ldr	r0, [r1, #28]
   2d4fc:	add	r0, r0, r9
   2d500:	str	r0, [r1, #28]
   2d504:	ldr	r0, [r1, #32]
   2d508:	add	r0, r0, r2
   2d50c:	ldr	r2, [sp, #68]	; 0x44
   2d510:	str	r0, [r1, #32]
   2d514:	ldr	r0, [r1, #36]	; 0x24
   2d518:	add	r0, r0, r2
   2d51c:	str	r0, [r1, #36]	; 0x24
   2d520:	sub	sp, fp, #28
   2d524:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d528:	andeq	pc, r2, r8, lsl #3
   2d52c:	andeq	lr, r2, r4, lsl #24
   2d530:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2d534:	add	fp, sp, #24
   2d538:	cmp	r2, #0
   2d53c:	beq	2d60c <bcmp@plt+0x1b330>
   2d540:	mov	r6, r0
   2d544:	ldr	r0, [r0]
   2d548:	mov	r5, r1
   2d54c:	mov	r4, r2
   2d550:	adds	r1, r0, r2
   2d554:	and	r0, r0, #63	; 0x3f
   2d558:	str	r1, [r6]
   2d55c:	bcc	2d56c <bcmp@plt+0x1b290>
   2d560:	ldr	r1, [r6, #4]
   2d564:	add	r1, r1, #1
   2d568:	str	r1, [r6, #4]
   2d56c:	mov	r9, #0
   2d570:	cmp	r0, #0
   2d574:	beq	2d588 <bcmp@plt+0x1b2ac>
   2d578:	rsb	r7, r0, #64	; 0x40
   2d57c:	cmp	r7, r4
   2d580:	bls	2d5b0 <bcmp@plt+0x1b2d4>
   2d584:	mov	r9, r0
   2d588:	cmp	r4, #64	; 0x40
   2d58c:	bcs	2d5e0 <bcmp@plt+0x1b304>
   2d590:	cmp	r4, #0
   2d594:	beq	2d60c <bcmp@plt+0x1b330>
   2d598:	add	r0, r6, r9
   2d59c:	mov	r1, r5
   2d5a0:	mov	r2, r4
   2d5a4:	add	r0, r0, #40	; 0x28
   2d5a8:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   2d5ac:	b	11f34 <memcpy@plt>
   2d5b0:	add	r8, r6, #40	; 0x28
   2d5b4:	mov	r1, r5
   2d5b8:	mov	r2, r7
   2d5bc:	add	r0, r8, r0
   2d5c0:	bl	11f34 <memcpy@plt>
   2d5c4:	mov	r0, r6
   2d5c8:	mov	r1, r8
   2d5cc:	bl	2cb60 <bcmp@plt+0x1a884>
   2d5d0:	sub	r4, r4, r7
   2d5d4:	add	r5, r5, r7
   2d5d8:	cmp	r4, #64	; 0x40
   2d5dc:	bcc	2d590 <bcmp@plt+0x1b2b4>
   2d5e0:	mov	r7, r4
   2d5e4:	mov	r0, r6
   2d5e8:	mov	r1, r5
   2d5ec:	bl	2cb60 <bcmp@plt+0x1a884>
   2d5f0:	sub	r7, r7, #64	; 0x40
   2d5f4:	add	r5, r5, #64	; 0x40
   2d5f8:	cmp	r7, #63	; 0x3f
   2d5fc:	bhi	2d5e4 <bcmp@plt+0x1b308>
   2d600:	and	r4, r4, #63	; 0x3f
   2d604:	cmp	r4, #0
   2d608:	bne	2d598 <bcmp@plt+0x1b2bc>
   2d60c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2d610:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d614:	add	fp, sp, #28
   2d618:	sub	sp, sp, #12
   2d61c:	ldr	r2, [r0]
   2d620:	mov	r4, r1
   2d624:	mov	r5, r0
   2d628:	ldr	r0, [r0, #4]
   2d62c:	mov	r3, #120	; 0x78
   2d630:	lsl	r1, r2, #3
   2d634:	strb	r1, [sp, #7]
   2d638:	lsr	r1, r2, #5
   2d63c:	strb	r1, [sp, #6]
   2d640:	lsr	r1, r2, #13
   2d644:	strb	r1, [sp, #5]
   2d648:	lsr	r1, r2, #21
   2d64c:	strb	r1, [sp, #4]
   2d650:	lsr	r1, r0, #5
   2d654:	strb	r1, [sp, #2]
   2d658:	lsr	r1, r0, #13
   2d65c:	strb	r1, [sp, #1]
   2d660:	lsr	r1, r0, #21
   2d664:	strb	r1, [sp]
   2d668:	lsl	r1, r0, #3
   2d66c:	orr	r1, r1, r2, lsr #29
   2d670:	strb	r1, [sp, #3]
   2d674:	and	r1, r2, #63	; 0x3f
   2d678:	cmp	r1, #56	; 0x38
   2d67c:	movwcc	r3, #56	; 0x38
   2d680:	subs	r9, r3, r1
   2d684:	beq	2d6e0 <bcmp@plt+0x1b404>
   2d688:	adds	r2, r9, r2
   2d68c:	mov	sl, #0
   2d690:	addcs	r0, r0, #1
   2d694:	str	r2, [r5]
   2d698:	strcs	r0, [r5, #4]
   2d69c:	cmp	r1, #0
   2d6a0:	ldr	r7, [pc, #608]	; 2d908 <bcmp@plt+0x1b62c>
   2d6a4:	add	r7, pc, r7
   2d6a8:	beq	2d6bc <bcmp@plt+0x1b3e0>
   2d6ac:	rsb	r8, r1, #64	; 0x40
   2d6b0:	cmp	r9, r8
   2d6b4:	bcs	2d8a0 <bcmp@plt+0x1b5c4>
   2d6b8:	mov	sl, r1
   2d6bc:	cmp	r9, #64	; 0x40
   2d6c0:	bcs	2d8d8 <bcmp@plt+0x1b5fc>
   2d6c4:	cmp	r9, #0
   2d6c8:	beq	2d6e0 <bcmp@plt+0x1b404>
   2d6cc:	add	r0, r5, sl
   2d6d0:	mov	r1, r7
   2d6d4:	mov	r2, r9
   2d6d8:	add	r0, r0, #40	; 0x28
   2d6dc:	bl	11f34 <memcpy@plt>
   2d6e0:	ldr	r0, [r5]
   2d6e4:	adds	r1, r0, #8
   2d6e8:	and	r6, r0, #63	; 0x3f
   2d6ec:	str	r1, [r5]
   2d6f0:	bcc	2d700 <bcmp@plt+0x1b424>
   2d6f4:	ldr	r0, [r5, #4]
   2d6f8:	add	r0, r0, #1
   2d6fc:	str	r0, [r5, #4]
   2d700:	mov	r2, #8
   2d704:	mov	r7, #0
   2d708:	mov	r1, sp
   2d70c:	cmp	r6, #0
   2d710:	beq	2d758 <bcmp@plt+0x1b47c>
   2d714:	cmp	r6, #56	; 0x38
   2d718:	bcs	2d724 <bcmp@plt+0x1b448>
   2d71c:	mov	r7, r6
   2d720:	b	2d758 <bcmp@plt+0x1b47c>
   2d724:	rsb	r9, r6, #64	; 0x40
   2d728:	add	sl, r5, #40	; 0x28
   2d72c:	mov	r8, sp
   2d730:	add	r0, sl, r6
   2d734:	mov	r1, r8
   2d738:	mov	r2, r9
   2d73c:	bl	11f34 <memcpy@plt>
   2d740:	mov	r0, r5
   2d744:	mov	r1, sl
   2d748:	bl	2cb60 <bcmp@plt+0x1a884>
   2d74c:	subs	r2, r6, #56	; 0x38
   2d750:	beq	2d764 <bcmp@plt+0x1b488>
   2d754:	add	r1, r8, r9
   2d758:	add	r0, r5, r7
   2d75c:	add	r0, r0, #40	; 0x28
   2d760:	bl	11f34 <memcpy@plt>
   2d764:	ldrb	r0, [r5, #11]
   2d768:	strb	r0, [r4]
   2d76c:	ldrh	r0, [r5, #10]
   2d770:	strb	r0, [r4, #1]
   2d774:	ldr	r0, [r5, #8]
   2d778:	lsr	r0, r0, #8
   2d77c:	strb	r0, [r4, #2]
   2d780:	ldr	r0, [r5, #8]
   2d784:	strb	r0, [r4, #3]
   2d788:	ldrb	r0, [r5, #15]
   2d78c:	strb	r0, [r4, #4]
   2d790:	ldrh	r0, [r5, #14]
   2d794:	strb	r0, [r4, #5]
   2d798:	ldr	r0, [r5, #12]
   2d79c:	lsr	r0, r0, #8
   2d7a0:	strb	r0, [r4, #6]
   2d7a4:	ldr	r0, [r5, #12]
   2d7a8:	strb	r0, [r4, #7]
   2d7ac:	ldrb	r0, [r5, #19]
   2d7b0:	strb	r0, [r4, #8]
   2d7b4:	ldrh	r0, [r5, #18]
   2d7b8:	strb	r0, [r4, #9]
   2d7bc:	ldr	r0, [r5, #16]
   2d7c0:	lsr	r0, r0, #8
   2d7c4:	strb	r0, [r4, #10]
   2d7c8:	ldr	r0, [r5, #16]
   2d7cc:	strb	r0, [r4, #11]
   2d7d0:	ldrb	r0, [r5, #23]
   2d7d4:	strb	r0, [r4, #12]
   2d7d8:	ldrh	r0, [r5, #22]
   2d7dc:	strb	r0, [r4, #13]
   2d7e0:	ldr	r0, [r5, #20]
   2d7e4:	lsr	r0, r0, #8
   2d7e8:	strb	r0, [r4, #14]
   2d7ec:	ldr	r0, [r5, #20]
   2d7f0:	strb	r0, [r4, #15]
   2d7f4:	ldrb	r0, [r5, #27]
   2d7f8:	strb	r0, [r4, #16]
   2d7fc:	ldrh	r0, [r5, #26]
   2d800:	strb	r0, [r4, #17]
   2d804:	ldr	r0, [r5, #24]
   2d808:	lsr	r0, r0, #8
   2d80c:	strb	r0, [r4, #18]
   2d810:	ldr	r0, [r5, #24]
   2d814:	strb	r0, [r4, #19]
   2d818:	ldrb	r0, [r5, #31]
   2d81c:	strb	r0, [r4, #20]
   2d820:	ldrh	r0, [r5, #30]
   2d824:	strb	r0, [r4, #21]
   2d828:	ldr	r0, [r5, #28]
   2d82c:	lsr	r0, r0, #8
   2d830:	strb	r0, [r4, #22]
   2d834:	ldr	r0, [r5, #28]
   2d838:	strb	r0, [r4, #23]
   2d83c:	ldrb	r0, [r5, #35]	; 0x23
   2d840:	strb	r0, [r4, #24]
   2d844:	ldrh	r0, [r5, #34]	; 0x22
   2d848:	strb	r0, [r4, #25]
   2d84c:	ldr	r0, [r5, #32]
   2d850:	lsr	r0, r0, #8
   2d854:	strb	r0, [r4, #26]
   2d858:	ldr	r0, [r5, #32]
   2d85c:	strb	r0, [r4, #27]
   2d860:	ldr	r0, [r5, #104]	; 0x68
   2d864:	cmp	r0, #0
   2d868:	beq	2d874 <bcmp@plt+0x1b598>
   2d86c:	sub	sp, fp, #28
   2d870:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d874:	ldrb	r0, [r5, #39]	; 0x27
   2d878:	strb	r0, [r4, #28]
   2d87c:	ldrh	r0, [r5, #38]	; 0x26
   2d880:	strb	r0, [r4, #29]
   2d884:	ldr	r0, [r5, #36]	; 0x24
   2d888:	lsr	r0, r0, #8
   2d88c:	strb	r0, [r4, #30]
   2d890:	ldr	r0, [r5, #36]	; 0x24
   2d894:	strb	r0, [r4, #31]
   2d898:	sub	sp, fp, #28
   2d89c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d8a0:	ldr	r6, [pc, #100]	; 2d90c <bcmp@plt+0x1b630>
   2d8a4:	add	r7, r5, #40	; 0x28
   2d8a8:	mov	r2, r8
   2d8ac:	add	r0, r7, r1
   2d8b0:	add	r6, pc, r6
   2d8b4:	mov	r1, r6
   2d8b8:	bl	11f34 <memcpy@plt>
   2d8bc:	mov	r0, r5
   2d8c0:	mov	r1, r7
   2d8c4:	bl	2cb60 <bcmp@plt+0x1a884>
   2d8c8:	sub	r9, r9, r8
   2d8cc:	add	r7, r6, r8
   2d8d0:	cmp	r9, #64	; 0x40
   2d8d4:	bcc	2d6c4 <bcmp@plt+0x1b3e8>
   2d8d8:	mov	r6, r9
   2d8dc:	mov	r0, r5
   2d8e0:	mov	r1, r7
   2d8e4:	bl	2cb60 <bcmp@plt+0x1a884>
   2d8e8:	sub	r6, r6, #64	; 0x40
   2d8ec:	add	r7, r7, #64	; 0x40
   2d8f0:	cmp	r6, #63	; 0x3f
   2d8f4:	bhi	2d8dc <bcmp@plt+0x1b600>
   2d8f8:	and	r9, r9, #63	; 0x3f
   2d8fc:	cmp	r9, #0
   2d900:	bne	2d6cc <bcmp@plt+0x1b3f0>
   2d904:	b	2d6e0 <bcmp@plt+0x1b404>
   2d908:	strdeq	lr, [r2], -r4
   2d90c:	andeq	lr, r2, r8, ror #11
   2d910:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d914:	add	fp, sp, #28
   2d918:	sub	sp, sp, #108	; 0x6c
   2d91c:	mov	r7, r0
   2d920:	clz	r0, r3
   2d924:	vmov.i32	q9, #0	; 0x00000000
   2d928:	mov	r4, sp
   2d92c:	mov	r9, r1
   2d930:	mov	r8, r2
   2d934:	mov	r6, #0
   2d938:	lsr	r0, r0, #5
   2d93c:	mov	r1, r4
   2d940:	cmp	r9, #0
   2d944:	vdup.16	d16, r0
   2d948:	add	r0, r4, #32
   2d94c:	vst1.64	{d18-d19}, [r0]
   2d950:	add	r0, r4, #16
   2d954:	vst1.64	{d18-d19}, [r0]
   2d958:	mov	r0, #100	; 0x64
   2d95c:	vst1.64	{d18-d19}, [r1], r0
   2d960:	add	ip, pc, #248	; 0xf8
   2d964:	add	r2, pc, #260	; 0x104
   2d968:	add	r5, pc, #272	; 0x110
   2d96c:	add	r0, pc, #284	; 0x11c
   2d970:	vld1.64	{d20-d21}, [r0 :128]
   2d974:	add	r0, r4, #80	; 0x50
   2d978:	vld1.64	{d22-d23}, [r5 :128]
   2d97c:	vld1.64	{d24-d25}, [r2 :128]
   2d980:	vld1.64	{d26-d27}, [ip :128]
   2d984:	str	r6, [r1]
   2d988:	vst1.64	{d18-d19}, [r0]
   2d98c:	add	r0, r4, #64	; 0x40
   2d990:	vst1.64	{d18-d19}, [r0]
   2d994:	add	r0, r4, #48	; 0x30
   2d998:	vst1.64	{d18-d19}, [r0]
   2d99c:	add	r0, r4, #24
   2d9a0:	vmovl.u16	q8, d16
   2d9a4:	vshl.s32	q8, q8, #31
   2d9a8:	vshr.s32	q8, q8, #31
   2d9ac:	vorr	q9, q8, q8
   2d9b0:	vbsl	q8, q13, q12
   2d9b4:	vbsl	q9, q11, q10
   2d9b8:	vst1.64	{d18-d19}, [r0]
   2d9bc:	add	r0, r4, #8
   2d9c0:	vst1.64	{d16-d17}, [r0]
   2d9c4:	str	r6, [sp, #96]	; 0x60
   2d9c8:	str	r3, [sp, #104]	; 0x68
   2d9cc:	beq	2da18 <bcmp@plt+0x1b73c>
   2d9d0:	cmp	r9, #64	; 0x40
   2d9d4:	str	r9, [sp]
   2d9d8:	bcc	2da08 <bcmp@plt+0x1b72c>
   2d9dc:	mov	sl, sp
   2d9e0:	mov	r5, r9
   2d9e4:	mov	r0, sl
   2d9e8:	mov	r1, r7
   2d9ec:	bl	2cb60 <bcmp@plt+0x1a884>
   2d9f0:	sub	r5, r5, #64	; 0x40
   2d9f4:	add	r7, r7, #64	; 0x40
   2d9f8:	cmp	r5, #63	; 0x3f
   2d9fc:	bhi	2d9e4 <bcmp@plt+0x1b708>
   2da00:	ands	r9, r9, #63	; 0x3f
   2da04:	beq	2da18 <bcmp@plt+0x1b73c>
   2da08:	add	r0, r4, #40	; 0x28
   2da0c:	mov	r1, r7
   2da10:	mov	r2, r9
   2da14:	bl	11f34 <memcpy@plt>
   2da18:	mov	r0, r4
   2da1c:	mov	r1, r8
   2da20:	bl	2d610 <bcmp@plt+0x1b334>
   2da24:	mov	r0, #0
   2da28:	strb	r6, [r4, r0]
   2da2c:	add	r1, r4, r0
   2da30:	add	r0, r0, #6
   2da34:	cmp	r0, #108	; 0x6c
   2da38:	strb	r6, [r1, #1]
   2da3c:	strb	r6, [r1, #2]
   2da40:	strb	r6, [r1, #3]
   2da44:	strb	r6, [r1, #4]
   2da48:	strb	r6, [r1, #5]
   2da4c:	bne	2da28 <bcmp@plt+0x1b74c>
   2da50:	sub	sp, fp, #28
   2da54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2da58:	nop	{0}
   2da5c:	nop	{0}
   2da60:	bvs	2a7404 <bcmp@plt+0x295128>
   2da64:	bllt	1a19480 <bcmp@plt+0x1a071a4>
   2da68:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   2da6c:	strbge	pc, [pc, #-1338]	; 2d53a <bcmp@plt+0x1b25e>	; <UNPREDICTABLE>
   2da70:	ldrdgt	r9, [r5, -r8]
   2da74:	ldrbtcc	sp, [ip], -r7, lsl #10
   2da78:	rsbscc	sp, r0, r7, lsl sp
   2da7c:			; <UNDEFINED> instruction: 0xf70e5939
   2da80:	tstpl	lr, pc, ror r2
   2da84:	blls	187cbc <bcmp@plt+0x1759e0>
   2da88:	svcne	0x0083d9ab
   2da8c:	blpl	ff860ef8 <bcmp@plt+0xff84ec1c>
   2da90:			; <UNDEFINED> instruction: 0xffc00b31
   2da94:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   2da98:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   2da9c:	cdplt	15, 15, cr4, cr10, cr4, {5}
   2daa0:	b	2b130 <bcmp@plt+0x18e54>
   2daa4:	b	2c5a4 <bcmp@plt+0x1a2c8>
   2daa8:	b	2c684 <bcmp@plt+0x1a3a8>
   2daac:	push	{r4, sl, fp, lr}
   2dab0:	add	fp, sp, #8
   2dab4:	mov	r0, #1
   2dab8:	mov	r1, #92	; 0x5c
   2dabc:	bl	12204 <calloc@plt>
   2dac0:	mov	r4, r0
   2dac4:	cmp	r0, #0
   2dac8:	beq	2dad4 <bcmp@plt+0x1b7f8>
   2dacc:	mov	r0, r4
   2dad0:	bl	2b0b0 <bcmp@plt+0x18dd4>
   2dad4:	mov	r0, r4
   2dad8:	pop	{r4, sl, fp, pc}
   2dadc:	push	{r4, sl, fp, lr}
   2dae0:	add	fp, sp, #8
   2dae4:	mov	r4, r0
   2dae8:	bl	2b0e8 <bcmp@plt+0x18e0c>
   2daec:	mov	r0, r4
   2daf0:	pop	{r4, sl, fp, lr}
   2daf4:	b	11f10 <free@plt>
   2daf8:	b	2b11c <bcmp@plt+0x18e40>
   2dafc:	b	2b180 <bcmp@plt+0x18ea4>
   2db00:	mov	r1, #1
   2db04:	b	2cab0 <bcmp@plt+0x1a7d4>
   2db08:	b	2d530 <bcmp@plt+0x1b254>
   2db0c:	b	2d610 <bcmp@plt+0x1b334>
   2db10:	mov	r3, #1
   2db14:	b	2d910 <bcmp@plt+0x1b634>
   2db18:	push	{r4, sl, fp, lr}
   2db1c:	add	fp, sp, #8
   2db20:	mov	r0, #1
   2db24:	mov	r1, #108	; 0x6c
   2db28:	bl	12204 <calloc@plt>
   2db2c:	mov	r4, r0
   2db30:	cmp	r0, #0
   2db34:	beq	2db40 <bcmp@plt+0x1b864>
   2db38:	mov	r0, r4
   2db3c:	bl	2ca20 <bcmp@plt+0x1a744>
   2db40:	mov	r0, r4
   2db44:	pop	{r4, sl, fp, pc}
   2db48:	push	{r4, sl, fp, lr}
   2db4c:	add	fp, sp, #8
   2db50:	mov	r4, r0
   2db54:	bl	2ca60 <bcmp@plt+0x1a784>
   2db58:	mov	r0, r4
   2db5c:	pop	{r4, sl, fp, lr}
   2db60:	b	11f10 <free@plt>
   2db64:	b	2ca9c <bcmp@plt+0x1a7c0>
   2db68:	b	2cb60 <bcmp@plt+0x1a884>
   2db6c:	mov	r1, #0
   2db70:	b	2cab0 <bcmp@plt+0x1a7d4>
   2db74:	mov	r3, #0
   2db78:	b	2d910 <bcmp@plt+0x1b634>
   2db7c:	cmp	r0, #0
   2db80:	addne	r0, r0, #8
   2db84:	bx	lr
   2db88:	push	{r4, r5, r6, r7, fp, lr}
   2db8c:	add	fp, sp, #16
   2db90:	lsr	r6, r2, #3
   2db94:	mov	r7, r2
   2db98:	mov	r4, r1
   2db9c:	mov	r5, r0
   2dba0:	mov	r2, r6
   2dba4:	bl	122dc <bcmp@plt>
   2dba8:	mov	r1, r0
   2dbac:	mov	r0, #0
   2dbb0:	cmp	r1, #0
   2dbb4:	popne	{r4, r5, r6, r7, fp, pc}
   2dbb8:	ands	r0, r7, #7
   2dbbc:	beq	2dbe4 <bcmp@plt+0x1b908>
   2dbc0:	ldrb	r1, [r5, r6]
   2dbc4:	ldrb	r2, [r4, r6]
   2dbc8:	rsb	r0, r0, #8
   2dbcc:	eor	r1, r2, r1
   2dbd0:	mvn	r2, #0
   2dbd4:	and	r0, r1, r2, lsl r0
   2dbd8:	clz	r0, r0
   2dbdc:	lsr	r0, r0, #5
   2dbe0:	pop	{r4, r5, r6, r7, fp, pc}
   2dbe4:	mov	r0, #1
   2dbe8:	pop	{r4, r5, r6, r7, fp, pc}
   2dbec:	push	{r4, r5, r6, r7, fp, lr}
   2dbf0:	add	fp, sp, #16
   2dbf4:	sub	sp, sp, #8
   2dbf8:	mov	r4, r2
   2dbfc:	mov	r5, r1
   2dc00:	cmp	r0, #10
   2dc04:	beq	2dc48 <bcmp@plt+0x1b96c>
   2dc08:	mov	r1, r0
   2dc0c:	mvn	r0, #0
   2dc10:	cmp	r1, #2
   2dc14:	bne	2dc40 <bcmp@plt+0x1b964>
   2dc18:	mov	r6, #0
   2dc1c:	str	r6, [sp, #4]
   2dc20:	ldrb	r7, [r5]
   2dc24:	bl	11dc0 <__ctype_b_loc@plt>
   2dc28:	ldr	r1, [r0]
   2dc2c:	add	r0, r1, r7, lsl #1
   2dc30:	ldrb	r0, [r0, #1]
   2dc34:	tst	r0, #8
   2dc38:	bne	2dc60 <bcmp@plt+0x1b984>
   2dc3c:	mvn	r0, #0
   2dc40:	sub	sp, fp, #16
   2dc44:	pop	{r4, r5, r6, r7, fp, pc}
   2dc48:	mov	r0, #10
   2dc4c:	mov	r1, r5
   2dc50:	mov	r2, r4
   2dc54:	sub	sp, fp, #16
   2dc58:	pop	{r4, r5, r6, r7, fp, lr}
   2dc5c:	b	121ec <inet_pton@plt>
   2dc60:	add	r2, r5, #1
   2dc64:	add	r0, r6, r6, lsl #2
   2dc68:	add	r0, r7, r0, lsl #1
   2dc6c:	sub	r6, r0, #48	; 0x30
   2dc70:	cmp	r6, #255	; 0xff
   2dc74:	bgt	2ddc0 <bcmp@plt+0x1bae4>
   2dc78:	ldrb	r7, [r2], #1
   2dc7c:	cmp	r7, #0
   2dc80:	beq	2ddcc <bcmp@plt+0x1baf0>
   2dc84:	add	r0, r1, r7, lsl #1
   2dc88:	ldrb	r0, [r0, #1]
   2dc8c:	tst	r0, #8
   2dc90:	bne	2dc64 <bcmp@plt+0x1b988>
   2dc94:	mov	r0, #0
   2dc98:	cmp	r7, #46	; 0x2e
   2dc9c:	strb	r6, [sp, #4]
   2dca0:	bne	2dc40 <bcmp@plt+0x1b964>
   2dca4:	ldrb	r3, [r2]
   2dca8:	add	r0, r1, r3, lsl #1
   2dcac:	ldrb	r0, [r0, #1]
   2dcb0:	tst	r0, #8
   2dcb4:	beq	2dc3c <bcmp@plt+0x1b960>
   2dcb8:	add	r2, r2, #1
   2dcbc:	mov	r0, #0
   2dcc0:	mov	r6, #0
   2dcc4:	add	r7, r6, r6, lsl #2
   2dcc8:	add	r3, r3, r7, lsl #1
   2dccc:	sub	r6, r3, #48	; 0x30
   2dcd0:	cmp	r6, #255	; 0xff
   2dcd4:	bgt	2dc40 <bcmp@plt+0x1b964>
   2dcd8:	ldrb	r3, [r2], #1
   2dcdc:	cmp	r3, #0
   2dce0:	beq	2ddf0 <bcmp@plt+0x1bb14>
   2dce4:	add	r7, r1, r3, lsl #1
   2dce8:	ldrb	r7, [r7, #1]
   2dcec:	tst	r7, #8
   2dcf0:	bne	2dcc4 <bcmp@plt+0x1b9e8>
   2dcf4:	cmp	r3, #46	; 0x2e
   2dcf8:	strb	r6, [sp, #5]
   2dcfc:	bne	2dc40 <bcmp@plt+0x1b964>
   2dd00:	ldrb	r3, [r2]
   2dd04:	add	r0, r1, r3, lsl #1
   2dd08:	ldrb	r0, [r0, #1]
   2dd0c:	tst	r0, #8
   2dd10:	beq	2dc3c <bcmp@plt+0x1b960>
   2dd14:	add	r2, r2, #2
   2dd18:	mov	r0, #0
   2dd1c:	mov	r6, #0
   2dd20:	add	r7, r6, r6, lsl #2
   2dd24:	add	r3, r3, r7, lsl #1
   2dd28:	sub	r6, r3, #48	; 0x30
   2dd2c:	cmp	r6, #255	; 0xff
   2dd30:	bgt	2dc40 <bcmp@plt+0x1b964>
   2dd34:	ldrb	r3, [r2, #-1]
   2dd38:	cmp	r3, #0
   2dd3c:	beq	2ddf8 <bcmp@plt+0x1bb1c>
   2dd40:	add	r7, r1, r3, lsl #1
   2dd44:	add	r2, r2, #1
   2dd48:	ldrb	r7, [r7, #1]
   2dd4c:	tst	r7, #8
   2dd50:	bne	2dd20 <bcmp@plt+0x1ba44>
   2dd54:	cmp	r3, #46	; 0x2e
   2dd58:	strb	r6, [sp, #6]
   2dd5c:	bne	2dc40 <bcmp@plt+0x1b964>
   2dd60:	ldrb	r3, [r2, #-1]
   2dd64:	add	r0, r1, r3, lsl #1
   2dd68:	ldrb	r0, [r0, #1]
   2dd6c:	tst	r0, #8
   2dd70:	mvn	r0, #0
   2dd74:	beq	2dc40 <bcmp@plt+0x1b964>
   2dd78:	mov	r0, #0
   2dd7c:	mov	r6, #0
   2dd80:	add	r7, r6, r6, lsl #2
   2dd84:	add	r3, r3, r7, lsl #1
   2dd88:	sub	r6, r3, #48	; 0x30
   2dd8c:	cmp	r6, #255	; 0xff
   2dd90:	bgt	2dc40 <bcmp@plt+0x1b964>
   2dd94:	ldrb	r3, [r2]
   2dd98:	cmp	r3, #0
   2dd9c:	beq	2de00 <bcmp@plt+0x1bb24>
   2dda0:	add	r7, r1, r3, lsl #1
   2dda4:	add	r2, r2, #1
   2dda8:	ldrb	r7, [r7, #1]
   2ddac:	tst	r7, #8
   2ddb0:	bne	2dd80 <bcmp@plt+0x1baa4>
   2ddb4:	strb	r6, [sp, #7]
   2ddb8:	sub	sp, fp, #16
   2ddbc:	pop	{r4, r5, r6, r7, fp, pc}
   2ddc0:	mov	r0, #0
   2ddc4:	sub	sp, fp, #16
   2ddc8:	pop	{r4, r5, r6, r7, fp, pc}
   2ddcc:	mov	r0, #0
   2ddd0:	add	r1, sp, #4
   2ddd4:	orr	r0, r1, r0
   2ddd8:	strb	r6, [r0]
   2dddc:	ldr	r0, [sp, #4]
   2dde0:	str	r0, [r4]
   2dde4:	mov	r0, #1
   2dde8:	sub	sp, fp, #16
   2ddec:	pop	{r4, r5, r6, r7, fp, pc}
   2ddf0:	mov	r0, #1
   2ddf4:	b	2ddd0 <bcmp@plt+0x1baf4>
   2ddf8:	mov	r0, #2
   2ddfc:	b	2ddd0 <bcmp@plt+0x1baf4>
   2de00:	mov	r0, #3
   2de04:	b	2ddd0 <bcmp@plt+0x1baf4>
   2de08:	push	{r4, r5, r6, sl, fp, lr}
   2de0c:	add	fp, sp, #16
   2de10:	sub	sp, sp, #16
   2de14:	cmp	r0, #0
   2de18:	beq	2deac <bcmp@plt+0x1bbd0>
   2de1c:	mov	r6, r0
   2de20:	ldr	r0, [r0, #4]
   2de24:	cmn	r0, #1
   2de28:	ble	2df28 <bcmp@plt+0x1bc4c>
   2de2c:	mov	r5, r2
   2de30:	mov	r4, r1
   2de34:	cmp	r1, #0
   2de38:	bne	2de5c <bcmp@plt+0x1bb80>
   2de3c:	ldr	r0, [pc, #328]	; 2df8c <bcmp@plt+0x1bcb0>
   2de40:	add	r0, pc, r0
   2de44:	ldr	r1, [r0, #848]	; 0x350
   2de48:	add	r2, r1, #1
   2de4c:	and	r1, r1, #15
   2de50:	str	r2, [r0, #848]	; 0x350
   2de54:	mov	r2, #53	; 0x35
   2de58:	smlabb	r4, r1, r2, r0
   2de5c:	ldrh	r1, [r6]
   2de60:	cmp	r1, #10
   2de64:	beq	2debc <bcmp@plt+0x1bbe0>
   2de68:	mov	r0, #0
   2de6c:	cmp	r1, #2
   2de70:	bne	2df20 <bcmp@plt+0x1bc44>
   2de74:	ldrh	r0, [r6, #2]
   2de78:	cmp	r0, #33	; 0x21
   2de7c:	bcs	2df48 <bcmp@plt+0x1bc6c>
   2de80:	ldrb	r2, [r6, #8]
   2de84:	ldrb	r3, [r6, #9]
   2de88:	ldrb	r1, [r6, #10]
   2de8c:	ldrb	r6, [r6, #11]
   2de90:	cmp	r5, #0
   2de94:	beq	2df08 <bcmp@plt+0x1bc2c>
   2de98:	stm	sp, {r1, r6}
   2de9c:	str	r0, [sp, #8]
   2dea0:	ldr	r1, [pc, #232]	; 2df90 <bcmp@plt+0x1bcb4>
   2dea4:	add	r1, pc, r1
   2dea8:	b	2df14 <bcmp@plt+0x1bc38>
   2deac:	ldr	r0, [pc, #212]	; 2df88 <bcmp@plt+0x1bcac>
   2deb0:	add	r0, pc, r0
   2deb4:	sub	sp, fp, #16
   2deb8:	pop	{r4, r5, r6, sl, fp, pc}
   2debc:	add	r1, r6, #8
   2dec0:	mov	r0, #10
   2dec4:	mov	r2, r4
   2dec8:	mov	r3, #48	; 0x30
   2decc:	bl	11d3c <inet_ntop@plt>
   2ded0:	cmp	r5, #0
   2ded4:	cmpne	r0, #0
   2ded8:	beq	2df1c <bcmp@plt+0x1bc40>
   2dedc:	ldrh	r5, [r6, #2]
   2dee0:	cmp	r5, #129	; 0x81
   2dee4:	bcs	2df68 <bcmp@plt+0x1bc8c>
   2dee8:	mov	r0, r4
   2deec:	bl	1203c <strlen@plt>
   2def0:	ldr	r1, [pc, #160]	; 2df98 <bcmp@plt+0x1bcbc>
   2def4:	add	r0, r4, r0
   2def8:	mov	r2, r5
   2defc:	add	r1, pc, r1
   2df00:	bl	1209c <sprintf@plt>
   2df04:	b	2df1c <bcmp@plt+0x1bc40>
   2df08:	stm	sp, {r1, r6}
   2df0c:	ldr	r1, [pc, #128]	; 2df94 <bcmp@plt+0x1bcb8>
   2df10:	add	r1, pc, r1
   2df14:	mov	r0, r4
   2df18:	bl	1209c <sprintf@plt>
   2df1c:	mov	r0, r4
   2df20:	sub	sp, fp, #16
   2df24:	pop	{r4, r5, r6, sl, fp, pc}
   2df28:	ldr	r0, [pc, #108]	; 2df9c <bcmp@plt+0x1bcc0>
   2df2c:	ldr	r1, [pc, #108]	; 2dfa0 <bcmp@plt+0x1bcc4>
   2df30:	ldr	r3, [pc, #108]	; 2dfa4 <bcmp@plt+0x1bcc8>
   2df34:	mov	r2, #113	; 0x71
   2df38:	add	r0, pc, r0
   2df3c:	add	r1, pc, r1
   2df40:	add	r3, pc, r3
   2df44:	bl	11e08 <__assert_fail@plt>
   2df48:	ldr	r0, [pc, #88]	; 2dfa8 <bcmp@plt+0x1bccc>
   2df4c:	ldr	r1, [pc, #88]	; 2dfac <bcmp@plt+0x1bcd0>
   2df50:	ldr	r3, [pc, #88]	; 2dfb0 <bcmp@plt+0x1bcd4>
   2df54:	mov	r2, #139	; 0x8b
   2df58:	add	r0, pc, r0
   2df5c:	add	r1, pc, r1
   2df60:	add	r3, pc, r3
   2df64:	bl	11e08 <__assert_fail@plt>
   2df68:	ldr	r0, [pc, #68]	; 2dfb4 <bcmp@plt+0x1bcd8>
   2df6c:	ldr	r1, [pc, #68]	; 2dfb8 <bcmp@plt+0x1bcdc>
   2df70:	ldr	r3, [pc, #68]	; 2dfbc <bcmp@plt+0x1bce0>
   2df74:	mov	r2, #155	; 0x9b
   2df78:	add	r0, pc, r0
   2df7c:	add	r1, pc, r1
   2df80:	add	r3, pc, r3
   2df84:	bl	11e08 <__assert_fail@plt>
   2df88:	andeq	lr, r2, r8, lsr #32
   2df8c:	andeq	ip, r4, ip, lsl #16
   2df90:	andeq	lr, r2, r5, asr #1
   2df94:	andeq	lr, r2, r8, rrx
   2df98:	andeq	r0, r3, lr, lsl #3
   2df9c:	andeq	sp, r2, r7, lsr #31
   2dfa0:			; <UNDEFINED> instruction: 0x0002dfba
   2dfa4:	ldrdeq	sp, [r2], -r0
   2dfa8:	andeq	sp, r2, r4, ror #31
   2dfac:	muleq	r2, sl, pc	; <UNPREDICTABLE>
   2dfb0:			; <UNDEFINED> instruction: 0x0002dfb0
   2dfb4:	andeq	lr, r2, ip
   2dfb8:	andeq	sp, r2, sl, ror pc
   2dfbc:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   2dfc0:	mov	r2, #1
   2dfc4:	b	2de08 <bcmp@plt+0x1bb2c>
   2dfc8:	mov	r1, #0
   2dfcc:	mov	r2, #1
   2dfd0:	b	2de08 <bcmp@plt+0x1bb2c>
   2dfd4:	push	{r4, r5, r6, sl, fp, lr}
   2dfd8:	add	fp, sp, #16
   2dfdc:	mov	r5, r0
   2dfe0:	mov	r4, r2
   2dfe4:	mov	r6, r1
   2dfe8:	mov	r0, #0
   2dfec:	cmp	r3, #0
   2dff0:	beq	2e014 <bcmp@plt+0x1bd38>
   2dff4:	cmp	r5, #10
   2dff8:	beq	2e050 <bcmp@plt+0x1bd74>
   2dffc:	cmp	r5, #2
   2e000:	bne	2e07c <bcmp@plt+0x1bda0>
   2e004:	ldr	r1, [r6]
   2e008:	str	r1, [r3, #8]
   2e00c:	mov	r1, #32
   2e010:	b	2e060 <bcmp@plt+0x1bd84>
   2e014:	mov	r0, #24
   2e018:	bl	449c8 <bcmp@plt+0x326ec>
   2e01c:	cmp	r0, #0
   2e020:	beq	2e088 <bcmp@plt+0x1bdac>
   2e024:	vmov.i32	q8, #0	; 0x00000000
   2e028:	mov	r3, r0
   2e02c:	mov	r1, #20
   2e030:	mov	r0, #0
   2e034:	mov	r2, r3
   2e038:	str	r0, [r3, #16]
   2e03c:	vst1.32	{d16-d17}, [r2], r1
   2e040:	str	r0, [r2]
   2e044:	mov	r0, #1
   2e048:	cmp	r5, #10
   2e04c:	bne	2dffc <bcmp@plt+0x1bd20>
   2e050:	vld1.8	{d16-d17}, [r6]
   2e054:	add	r1, r3, #8
   2e058:	vst1.8	{d16-d17}, [r1]
   2e05c:	mov	r1, #128	; 0x80
   2e060:	cmn	r4, #1
   2e064:	str	r0, [r3, #4]
   2e068:	mov	r0, r3
   2e06c:	strh	r5, [r3]
   2e070:	movgt	r1, r4
   2e074:	strh	r1, [r3, #2]
   2e078:	pop	{r4, r5, r6, sl, fp, pc}
   2e07c:	mov	r0, r3
   2e080:	bl	11f10 <free@plt>
   2e084:	b	2e098 <bcmp@plt+0x1bdbc>
   2e088:	ldr	r1, [pc, #20]	; 2e0a4 <bcmp@plt+0x1bdc8>
   2e08c:	mov	r0, #24
   2e090:	add	r1, pc, r1
   2e094:	bl	11f64 <syslog@plt>
   2e098:	mov	r3, #0
   2e09c:	mov	r0, r3
   2e0a0:	pop	{r4, r5, r6, sl, fp, pc}
   2e0a4:	andeq	sp, r2, r2, lsr #30
   2e0a8:	push	{r4, r5, r6, sl, fp, lr}
   2e0ac:	add	fp, sp, #16
   2e0b0:	mov	r5, r0
   2e0b4:	mov	r0, #24
   2e0b8:	mov	r4, r2
   2e0bc:	mov	r6, r1
   2e0c0:	bl	449c8 <bcmp@plt+0x326ec>
   2e0c4:	cmp	r0, #0
   2e0c8:	beq	2e108 <bcmp@plt+0x1be2c>
   2e0cc:	vmov.i32	q8, #0	; 0x00000000
   2e0d0:	mov	r2, #20
   2e0d4:	mov	r3, r0
   2e0d8:	mov	r1, #0
   2e0dc:	cmp	r5, #10
   2e0e0:	str	r1, [r0, #16]
   2e0e4:	vst1.32	{d16-d17}, [r3], r2
   2e0e8:	str	r1, [r3]
   2e0ec:	beq	2e120 <bcmp@plt+0x1be44>
   2e0f0:	cmp	r5, #2
   2e0f4:	bne	2e14c <bcmp@plt+0x1be70>
   2e0f8:	ldr	r1, [r6]
   2e0fc:	str	r1, [r0, #8]
   2e100:	mov	r1, #32
   2e104:	b	2e130 <bcmp@plt+0x1be54>
   2e108:	ldr	r1, [pc, #72]	; 2e158 <bcmp@plt+0x1be7c>
   2e10c:	mov	r0, #24
   2e110:	add	r1, pc, r1
   2e114:	bl	11f64 <syslog@plt>
   2e118:	mov	r0, #0
   2e11c:	pop	{r4, r5, r6, sl, fp, pc}
   2e120:	vld1.8	{d16-d17}, [r6]
   2e124:	add	r1, r0, #8
   2e128:	vst1.8	{d16-d17}, [r1]
   2e12c:	mov	r1, #128	; 0x80
   2e130:	cmn	r4, #1
   2e134:	mov	r2, #1
   2e138:	movgt	r1, r4
   2e13c:	str	r2, [r0, #4]
   2e140:	strh	r5, [r0]
   2e144:	strh	r1, [r0, #2]
   2e148:	pop	{r4, r5, r6, sl, fp, pc}
   2e14c:	bl	11f10 <free@plt>
   2e150:	mov	r0, #0
   2e154:	pop	{r4, r5, r6, sl, fp, pc}
   2e158:	andeq	sp, r2, r2, lsr #29
   2e15c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e160:	add	fp, sp, #28
   2e164:	sub	sp, sp, #20
   2e168:	sub	sp, sp, #1024	; 0x400
   2e16c:	mov	r9, #0
   2e170:	cmp	r1, #0
   2e174:	beq	2e498 <bcmp@plt+0x1c1bc>
   2e178:	mov	r7, r1
   2e17c:	mov	r6, r0
   2e180:	mov	sl, #32
   2e184:	cmp	r0, #2
   2e188:	beq	2e198 <bcmp@plt+0x1bebc>
   2e18c:	cmp	r6, #10
   2e190:	bne	2e40c <bcmp@plt+0x1c130>
   2e194:	mov	sl, #128	; 0x80
   2e198:	mov	r0, r7
   2e19c:	mov	r1, #47	; 0x2f
   2e1a0:	bl	11ea4 <strchr@plt>
   2e1a4:	cmp	r0, #0
   2e1a8:	beq	2e370 <bcmp@plt+0x1c094>
   2e1ac:	mov	r4, r0
   2e1b0:	add	r0, r0, #1
   2e1b4:	mov	r1, #0
   2e1b8:	mov	r2, #10
   2e1bc:	bl	121b0 <strtol@plt>
   2e1c0:	sub	r5, r4, r7
   2e1c4:	cmp	r5, #1024	; 0x400
   2e1c8:	bge	2e4bc <bcmp@plt+0x1c1e0>
   2e1cc:	mov	r4, sp
   2e1d0:	mov	r8, r0
   2e1d4:	mov	r1, r7
   2e1d8:	mov	r2, r5
   2e1dc:	mov	r0, r4
   2e1e0:	bl	11f34 <memcpy@plt>
   2e1e4:	cmp	r8, sl
   2e1e8:	mov	r0, #0
   2e1ec:	movhi	r8, sl
   2e1f0:	strb	r0, [r4, r5]
   2e1f4:	cmp	r6, #10
   2e1f8:	beq	2e380 <bcmp@plt+0x1c0a4>
   2e1fc:	cmp	r6, #2
   2e200:	bne	2e498 <bcmp@plt+0x1c1bc>
   2e204:	mov	r5, #0
   2e208:	str	r5, [fp, #-48]	; 0xffffffd0
   2e20c:	ldrb	r6, [r4]
   2e210:	bl	11dc0 <__ctype_b_loc@plt>
   2e214:	ldr	r0, [r0]
   2e218:	add	r1, r0, r6, lsl #1
   2e21c:	ldrb	r1, [r1, #1]
   2e220:	tst	r1, #8
   2e224:	beq	2e494 <bcmp@plt+0x1c1b8>
   2e228:	add	r1, r4, #1
   2e22c:	add	r2, r5, r5, lsl #2
   2e230:	add	r2, r6, r2, lsl #1
   2e234:	sub	r5, r2, #48	; 0x30
   2e238:	cmp	r5, #255	; 0xff
   2e23c:	bgt	2e494 <bcmp@plt+0x1c1b8>
   2e240:	ldrb	r6, [r1], #1
   2e244:	cmp	r6, #0
   2e248:	beq	2e42c <bcmp@plt+0x1c150>
   2e24c:	add	r2, r0, r6, lsl #1
   2e250:	ldrb	r2, [r2, #1]
   2e254:	tst	r2, #8
   2e258:	bne	2e22c <bcmp@plt+0x1bf50>
   2e25c:	cmp	r6, #46	; 0x2e
   2e260:	strb	r5, [fp, #-48]	; 0xffffffd0
   2e264:	bne	2e494 <bcmp@plt+0x1c1b8>
   2e268:	ldrb	r2, [r1]
   2e26c:	add	r3, r0, r2, lsl #1
   2e270:	ldrb	r3, [r3, #1]
   2e274:	tst	r3, #8
   2e278:	beq	2e494 <bcmp@plt+0x1c1b8>
   2e27c:	add	r1, r1, #1
   2e280:	mov	r5, #0
   2e284:	add	r3, r5, r5, lsl #2
   2e288:	add	r2, r2, r3, lsl #1
   2e28c:	sub	r5, r2, #48	; 0x30
   2e290:	cmp	r5, #255	; 0xff
   2e294:	bgt	2e494 <bcmp@plt+0x1c1b8>
   2e298:	ldrb	r2, [r1], #1
   2e29c:	cmp	r2, #0
   2e2a0:	beq	2e4a4 <bcmp@plt+0x1c1c8>
   2e2a4:	add	r3, r0, r2, lsl #1
   2e2a8:	ldrb	r3, [r3, #1]
   2e2ac:	tst	r3, #8
   2e2b0:	bne	2e284 <bcmp@plt+0x1bfa8>
   2e2b4:	cmp	r2, #46	; 0x2e
   2e2b8:	strb	r5, [fp, #-47]	; 0xffffffd1
   2e2bc:	bne	2e494 <bcmp@plt+0x1c1b8>
   2e2c0:	ldrb	r2, [r1]
   2e2c4:	add	r3, r0, r2, lsl #1
   2e2c8:	ldrb	r3, [r3, #1]
   2e2cc:	tst	r3, #8
   2e2d0:	beq	2e494 <bcmp@plt+0x1c1b8>
   2e2d4:	add	r1, r1, #2
   2e2d8:	mov	r5, #0
   2e2dc:	add	r3, r5, r5, lsl #2
   2e2e0:	add	r2, r2, r3, lsl #1
   2e2e4:	sub	r5, r2, #48	; 0x30
   2e2e8:	cmp	r5, #255	; 0xff
   2e2ec:	bgt	2e494 <bcmp@plt+0x1c1b8>
   2e2f0:	ldrb	r2, [r1, #-1]
   2e2f4:	cmp	r2, #0
   2e2f8:	beq	2e4ac <bcmp@plt+0x1c1d0>
   2e2fc:	add	r3, r0, r2, lsl #1
   2e300:	add	r1, r1, #1
   2e304:	ldrb	r3, [r3, #1]
   2e308:	tst	r3, #8
   2e30c:	bne	2e2dc <bcmp@plt+0x1c000>
   2e310:	cmp	r2, #46	; 0x2e
   2e314:	strb	r5, [fp, #-46]	; 0xffffffd2
   2e318:	bne	2e494 <bcmp@plt+0x1c1b8>
   2e31c:	ldrb	r2, [r1, #-1]
   2e320:	add	r3, r0, r2, lsl #1
   2e324:	ldrb	r3, [r3, #1]
   2e328:	tst	r3, #8
   2e32c:	beq	2e494 <bcmp@plt+0x1c1b8>
   2e330:	mov	r5, #0
   2e334:	add	r3, r5, r5, lsl #2
   2e338:	add	r2, r2, r3, lsl #1
   2e33c:	sub	r5, r2, #48	; 0x30
   2e340:	cmp	r5, #255	; 0xff
   2e344:	bgt	2e494 <bcmp@plt+0x1c1b8>
   2e348:	ldrb	r2, [r1]
   2e34c:	cmp	r2, #0
   2e350:	beq	2e4b4 <bcmp@plt+0x1c1d8>
   2e354:	add	r3, r0, r2, lsl #1
   2e358:	add	r1, r1, #1
   2e35c:	ldrb	r3, [r3, #1]
   2e360:	tst	r3, #8
   2e364:	bne	2e334 <bcmp@plt+0x1c058>
   2e368:	strb	r5, [fp, #-45]	; 0xffffffd3
   2e36c:	b	2e494 <bcmp@plt+0x1c1b8>
   2e370:	mov	r4, r7
   2e374:	mov	r8, sl
   2e378:	cmp	r6, #10
   2e37c:	bne	2e1fc <bcmp@plt+0x1bf20>
   2e380:	sub	r6, fp, #48	; 0x30
   2e384:	mov	r0, #10
   2e388:	mov	r1, r4
   2e38c:	mov	r2, r6
   2e390:	bl	121ec <inet_pton@plt>
   2e394:	cmp	r0, #1
   2e398:	blt	2e498 <bcmp@plt+0x1c1bc>
   2e39c:	mov	r0, #24
   2e3a0:	bl	449c8 <bcmp@plt+0x326ec>
   2e3a4:	cmp	r0, #0
   2e3a8:	beq	2e3f8 <bcmp@plt+0x1c11c>
   2e3ac:	vmov.i32	q8, #0	; 0x00000000
   2e3b0:	mov	r2, #20
   2e3b4:	mov	r3, r0
   2e3b8:	mov	r1, #0
   2e3bc:	cmn	r8, #1
   2e3c0:	mov	r9, r0
   2e3c4:	str	r1, [r0, #16]
   2e3c8:	movle	r8, #128	; 0x80
   2e3cc:	vst1.32	{d16-d17}, [r3], r2
   2e3d0:	str	r1, [r3]
   2e3d4:	mov	r1, #1
   2e3d8:	vld1.64	{d16-d17}, [r6]
   2e3dc:	strh	r8, [r0, #2]
   2e3e0:	str	r1, [r0, #4]
   2e3e4:	mov	r1, #10
   2e3e8:	strh	r1, [r0]
   2e3ec:	add	r1, r0, #8
   2e3f0:	vst1.32	{d16-d17}, [r1]
   2e3f4:	b	2e498 <bcmp@plt+0x1c1bc>
   2e3f8:	ldr	r1, [pc, #224]	; 2e4e0 <bcmp@plt+0x1c204>
   2e3fc:	mov	r0, #24
   2e400:	add	r1, pc, r1
   2e404:	bl	11f64 <syslog@plt>
   2e408:	b	2e498 <bcmp@plt+0x1c1bc>
   2e40c:	ldr	r0, [pc, #208]	; 2e4e4 <bcmp@plt+0x1c208>
   2e410:	mov	r2, r6
   2e414:	ldr	r0, [pc, r0]
   2e418:	ldr	r0, [r0]
   2e41c:	ldr	r1, [pc, #196]	; 2e4e8 <bcmp@plt+0x1c20c>
   2e420:	add	r1, pc, r1
   2e424:	bl	11d48 <fprintf@plt>
   2e428:	b	2e498 <bcmp@plt+0x1c1bc>
   2e42c:	mov	r0, #0
   2e430:	sub	r1, fp, #48	; 0x30
   2e434:	orr	r0, r1, r0
   2e438:	strb	r5, [r0]
   2e43c:	mov	r0, #24
   2e440:	ldr	r4, [fp, #-48]	; 0xffffffd0
   2e444:	bl	449c8 <bcmp@plt+0x326ec>
   2e448:	cmp	r0, #0
   2e44c:	beq	2e484 <bcmp@plt+0x1c1a8>
   2e450:	cmn	r8, #1
   2e454:	mov	r9, r0
   2e458:	mov	r1, #1
   2e45c:	mov	r0, #0
   2e460:	stmib	r9, {r1, r4}
   2e464:	str	r0, [r9, #12]
   2e468:	str	r0, [r9, #16]
   2e46c:	str	r0, [r9, #20]
   2e470:	mov	r0, #2
   2e474:	movle	r8, #32
   2e478:	strh	r0, [r9]
   2e47c:	strh	r8, [r9, #2]
   2e480:	b	2e498 <bcmp@plt+0x1c1bc>
   2e484:	ldr	r1, [pc, #80]	; 2e4dc <bcmp@plt+0x1c200>
   2e488:	mov	r0, #24
   2e48c:	add	r1, pc, r1
   2e490:	bl	11f64 <syslog@plt>
   2e494:	mov	r9, #0
   2e498:	mov	r0, r9
   2e49c:	sub	sp, fp, #28
   2e4a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e4a4:	mov	r0, #1
   2e4a8:	b	2e430 <bcmp@plt+0x1c154>
   2e4ac:	mov	r0, #2
   2e4b0:	b	2e430 <bcmp@plt+0x1c154>
   2e4b4:	mov	r0, #3
   2e4b8:	b	2e430 <bcmp@plt+0x1c154>
   2e4bc:	ldr	r0, [pc, #40]	; 2e4ec <bcmp@plt+0x1c210>
   2e4c0:	ldr	r1, [pc, #40]	; 2e4f0 <bcmp@plt+0x1c214>
   2e4c4:	ldr	r3, [pc, #40]	; 2e4f4 <bcmp@plt+0x1c218>
   2e4c8:	mov	r2, #254	; 0xfe
   2e4cc:	add	r0, pc, r0
   2e4d0:	add	r1, pc, r1
   2e4d4:	add	r3, pc, r3
   2e4d8:	bl	11e08 <__assert_fail@plt>
   2e4dc:	andeq	sp, r2, r6, lsr #22
   2e4e0:			; <UNDEFINED> instruction: 0x0002dbb2
   2e4e4:	andeq	r7, r4, ip, lsl #31
   2e4e8:			; <UNDEFINED> instruction: 0x0002dbb9
   2e4ec:	andeq	sp, r2, pc, lsl fp
   2e4f0:	andeq	sp, r2, r6, lsr #20
   2e4f4:	andeq	sp, r2, sp, lsr #22
   2e4f8:	push	{r4, r5, r6, sl, fp, lr}
   2e4fc:	add	fp, sp, #16
   2e500:	mov	r4, r0
   2e504:	mov	r0, #0
   2e508:	cmp	r4, #0
   2e50c:	beq	2e528 <bcmp@plt+0x1c24c>
   2e510:	ldr	r0, [r4, #4]
   2e514:	cmp	r0, #0
   2e518:	beq	2e52c <bcmp@plt+0x1c250>
   2e51c:	add	r0, r0, #1
   2e520:	str	r0, [r4, #4]
   2e524:	mov	r0, r4
   2e528:	pop	{r4, r5, r6, sl, fp, pc}
   2e52c:	ldrh	r5, [r4, #2]
   2e530:	ldrh	r6, [r4]
   2e534:	mov	r0, #24
   2e538:	bl	449c8 <bcmp@plt+0x326ec>
   2e53c:	cmp	r0, #0
   2e540:	beq	2e580 <bcmp@plt+0x1c2a4>
   2e544:	vmov.i32	q8, #0	; 0x00000000
   2e548:	add	r1, r4, #8
   2e54c:	mov	r3, #20
   2e550:	mov	r4, r0
   2e554:	mov	r2, #0
   2e558:	cmp	r6, #10
   2e55c:	str	r2, [r0, #16]
   2e560:	vst1.32	{d16-d17}, [r4], r3
   2e564:	str	r2, [r4]
   2e568:	beq	2e598 <bcmp@plt+0x1c2bc>
   2e56c:	cmp	r6, #2
   2e570:	bne	2e5b8 <bcmp@plt+0x1c2dc>
   2e574:	ldr	r1, [r1]
   2e578:	str	r1, [r0, #8]
   2e57c:	b	2e5a4 <bcmp@plt+0x1c2c8>
   2e580:	ldr	r1, [pc, #60]	; 2e5c4 <bcmp@plt+0x1c2e8>
   2e584:	mov	r0, #24
   2e588:	add	r1, pc, r1
   2e58c:	bl	11f64 <syslog@plt>
   2e590:	mov	r0, #0
   2e594:	pop	{r4, r5, r6, sl, fp, pc}
   2e598:	vld1.8	{d16-d17}, [r1]
   2e59c:	add	r1, r0, #8
   2e5a0:	vst1.8	{d16-d17}, [r1]
   2e5a4:	mov	r1, #1
   2e5a8:	str	r1, [r0, #4]
   2e5ac:	strh	r6, [r0]
   2e5b0:	strh	r5, [r0, #2]
   2e5b4:	pop	{r4, r5, r6, sl, fp, pc}
   2e5b8:	bl	11f10 <free@plt>
   2e5bc:	mov	r0, #0
   2e5c0:	pop	{r4, r5, r6, sl, fp, pc}
   2e5c4:	andeq	sp, r2, sl, lsr #20
   2e5c8:	push	{fp, lr}
   2e5cc:	mov	fp, sp
   2e5d0:	cmp	r0, #0
   2e5d4:	popeq	{fp, pc}
   2e5d8:	ldr	r1, [r0, #4]
   2e5dc:	cmp	r1, #0
   2e5e0:	ble	2e5fc <bcmp@plt+0x1c320>
   2e5e4:	subs	r1, r1, #1
   2e5e8:	str	r1, [r0, #4]
   2e5ec:	bne	2e5f8 <bcmp@plt+0x1c31c>
   2e5f0:	pop	{fp, lr}
   2e5f4:	b	11f10 <free@plt>
   2e5f8:	pop	{fp, pc}
   2e5fc:	ldr	r0, [pc, #24]	; 2e61c <bcmp@plt+0x1c340>
   2e600:	ldr	r1, [pc, #24]	; 2e620 <bcmp@plt+0x1c344>
   2e604:	ldr	r3, [pc, #24]	; 2e624 <bcmp@plt+0x1c348>
   2e608:	movw	r2, #301	; 0x12d
   2e60c:	add	r0, pc, r0
   2e610:	add	r1, pc, r1
   2e614:	add	r3, pc, r3
   2e618:	bl	11e08 <__assert_fail@plt>
   2e61c:	andeq	sp, r2, r9, lsl sl
   2e620:	andeq	sp, r2, r6, ror #17
   2e624:	andeq	sp, r2, r7, lsr #20
   2e628:	push	{r4, sl, fp, lr}
   2e62c:	add	fp, sp, #8
   2e630:	mov	r4, r0
   2e634:	mov	r0, #1
   2e638:	mov	r1, #12
   2e63c:	bl	44944 <bcmp@plt+0x32668>
   2e640:	mov	r1, #0
   2e644:	cmp	r4, #129	; 0x81
   2e648:	stm	r0, {r1, r4}
   2e64c:	str	r1, [r0, #8]
   2e650:	ldrcc	r1, [pc, #52]	; 2e68c <bcmp@plt+0x1c3b0>
   2e654:	ldrcc	r1, [pc, r1]
   2e658:	ldrcc	r2, [pc, #48]	; 2e690 <bcmp@plt+0x1c3b4>
   2e65c:	addcc	r1, r1, #1
   2e660:	addcc	r2, pc, r2
   2e664:	strcc	r1, [r2]
   2e668:	popcc	{r4, sl, fp, pc}
   2e66c:	ldr	r0, [pc, #32]	; 2e694 <bcmp@plt+0x1c3b8>
   2e670:	ldr	r1, [pc, #32]	; 2e698 <bcmp@plt+0x1c3bc>
   2e674:	ldr	r3, [pc, #32]	; 2e69c <bcmp@plt+0x1c3c0>
   2e678:	movw	r2, #327	; 0x147
   2e67c:	add	r0, pc, r0
   2e680:	add	r1, pc, r1
   2e684:	add	r3, pc, r3
   2e688:	bl	11e08 <__assert_fail@plt>
   2e68c:	andeq	ip, r4, ip, asr #6
   2e690:	andeq	ip, r4, r0, asr #6
   2e694:	ldrdeq	sp, [r2], -sp	; <UNPREDICTABLE>
   2e698:	andeq	sp, r2, r6, ror r8
   2e69c:	strdeq	sp, [r2], -r1
   2e6a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e6a4:	add	fp, sp, #28
   2e6a8:	sub	sp, sp, #524	; 0x20c
   2e6ac:	cmp	r0, #0
   2e6b0:	beq	2e7f8 <bcmp@plt+0x1c51c>
   2e6b4:	ldr	r6, [r0]
   2e6b8:	mov	r4, r0
   2e6bc:	cmp	r6, #0
   2e6c0:	beq	2e788 <bcmp@plt+0x1c4ac>
   2e6c4:	mov	r9, r1
   2e6c8:	mov	sl, #0
   2e6cc:	add	r8, sp, #4
   2e6d0:	b	2e6ec <bcmp@plt+0x1c410>
   2e6d4:	cmp	r7, #0
   2e6d8:	mov	r6, r5
   2e6dc:	strne	r7, [r8, sl, lsl #2]
   2e6e0:	addne	sl, sl, #1
   2e6e4:	cmp	r6, #0
   2e6e8:	beq	2e78c <bcmp@plt+0x1c4b0>
   2e6ec:	ldmib	r6, {r0, r5, r7}
   2e6f0:	cmp	r0, #0
   2e6f4:	beq	2e72c <bcmp@plt+0x1c450>
   2e6f8:	ldr	r1, [r0, #4]
   2e6fc:	cmp	r1, #0
   2e700:	ble	2e7b8 <bcmp@plt+0x1c4dc>
   2e704:	subs	r1, r1, #1
   2e708:	str	r1, [r0, #4]
   2e70c:	bne	2e714 <bcmp@plt+0x1c438>
   2e710:	bl	11f10 <free@plt>
   2e714:	cmp	r9, #0
   2e718:	ldrne	r0, [r6, #20]
   2e71c:	cmpne	r0, #0
   2e720:	beq	2e738 <bcmp@plt+0x1c45c>
   2e724:	blx	r9
   2e728:	b	2e738 <bcmp@plt+0x1c45c>
   2e72c:	ldr	r0, [r6, #20]
   2e730:	cmp	r0, #0
   2e734:	bne	2e7d8 <bcmp@plt+0x1c4fc>
   2e738:	mov	r0, r6
   2e73c:	bl	11f10 <free@plt>
   2e740:	ldr	r0, [r4, #8]
   2e744:	cmp	r5, #0
   2e748:	sub	r0, r0, #1
   2e74c:	str	r0, [r4, #8]
   2e750:	bne	2e6d4 <bcmp@plt+0x1c3f8>
   2e754:	cmp	r7, #0
   2e758:	beq	2e76c <bcmp@plt+0x1c490>
   2e75c:	mov	r6, r7
   2e760:	cmp	r6, #0
   2e764:	bne	2e6ec <bcmp@plt+0x1c410>
   2e768:	b	2e78c <bcmp@plt+0x1c4b0>
   2e76c:	cmp	sl, #0
   2e770:	beq	2e78c <bcmp@plt+0x1c4b0>
   2e774:	sub	sl, sl, #1
   2e778:	ldr	r6, [r8, sl, lsl #2]
   2e77c:	cmp	r6, #0
   2e780:	bne	2e6ec <bcmp@plt+0x1c410>
   2e784:	b	2e78c <bcmp@plt+0x1c4b0>
   2e788:	ldr	r0, [r4, #8]
   2e78c:	cmp	r0, #0
   2e790:	subeq	sp, fp, #28
   2e794:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e798:	ldr	r0, [pc, #156]	; 2e83c <bcmp@plt+0x1c560>
   2e79c:	ldr	r1, [pc, #156]	; 2e840 <bcmp@plt+0x1c564>
   2e7a0:	ldr	r3, [pc, #156]	; 2e844 <bcmp@plt+0x1c568>
   2e7a4:	movw	r2, #375	; 0x177
   2e7a8:	add	r0, pc, r0
   2e7ac:	add	r1, pc, r1
   2e7b0:	add	r3, pc, r3
   2e7b4:	bl	11e08 <__assert_fail@plt>
   2e7b8:	ldr	r0, [pc, #100]	; 2e824 <bcmp@plt+0x1c548>
   2e7bc:	ldr	r1, [pc, #100]	; 2e828 <bcmp@plt+0x1c54c>
   2e7c0:	ldr	r3, [pc, #100]	; 2e82c <bcmp@plt+0x1c550>
   2e7c4:	movw	r2, #301	; 0x12d
   2e7c8:	add	r0, pc, r0
   2e7cc:	add	r1, pc, r1
   2e7d0:	add	r3, pc, r3
   2e7d4:	bl	11e08 <__assert_fail@plt>
   2e7d8:	ldr	r0, [pc, #80]	; 2e830 <bcmp@plt+0x1c554>
   2e7dc:	ldr	r1, [pc, #80]	; 2e834 <bcmp@plt+0x1c558>
   2e7e0:	ldr	r3, [pc, #80]	; 2e838 <bcmp@plt+0x1c55c>
   2e7e4:	mov	r2, #356	; 0x164
   2e7e8:	add	r0, pc, r0
   2e7ec:	add	r1, pc, r1
   2e7f0:	add	r3, pc, r3
   2e7f4:	bl	11e08 <__assert_fail@plt>
   2e7f8:	ldr	r0, [pc, #24]	; 2e818 <bcmp@plt+0x1c53c>
   2e7fc:	ldr	r1, [pc, #24]	; 2e81c <bcmp@plt+0x1c540>
   2e800:	ldr	r3, [pc, #24]	; 2e820 <bcmp@plt+0x1c544>
   2e804:	mov	r2, #340	; 0x154
   2e808:	add	r0, pc, r0
   2e80c:	add	r1, pc, r1
   2e810:	add	r3, pc, r3
   2e814:	bl	11e08 <__assert_fail@plt>
   2e818:	muleq	r2, r0, r8
   2e81c:	andeq	sp, r2, sl, ror #13
   2e820:	muleq	r2, r1, r8
   2e824:	andeq	sp, r2, sp, asr r8
   2e828:	andeq	sp, r2, sl, lsr #14
   2e82c:	andeq	sp, r2, fp, ror #16
   2e830:	andeq	sp, r2, fp, ror #17
   2e834:	andeq	sp, r2, sl, lsl #14
   2e838:			; <UNDEFINED> instruction: 0x0002d8b1
   2e83c:	andeq	sp, r2, sp, lsr r9
   2e840:	andeq	sp, r2, sl, asr #14
   2e844:	strdeq	sp, [r2], -r1
   2e848:	push	{r4, sl, fp, lr}
   2e84c:	add	fp, sp, #8
   2e850:	mov	r4, r0
   2e854:	bl	2e6a0 <bcmp@plt+0x1c3c4>
   2e858:	mov	r0, r4
   2e85c:	bl	11f10 <free@plt>
   2e860:	ldr	r0, [pc, #20]	; 2e87c <bcmp@plt+0x1c5a0>
   2e864:	ldr	r0, [pc, r0]
   2e868:	ldr	r1, [pc, #16]	; 2e880 <bcmp@plt+0x1c5a4>
   2e86c:	sub	r0, r0, #1
   2e870:	add	r1, pc, r1
   2e874:	str	r0, [r1]
   2e878:	pop	{r4, sl, fp, pc}
   2e87c:	andeq	ip, r4, ip, lsr r1
   2e880:	andeq	ip, r4, r0, lsr r1
   2e884:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2e888:	add	fp, sp, #24
   2e88c:	sub	sp, sp, #520	; 0x208
   2e890:	cmp	r1, #0
   2e894:	beq	2e918 <bcmp@plt+0x1c63c>
   2e898:	ldr	r7, [r0]
   2e89c:	cmp	r7, #0
   2e8a0:	beq	2e910 <bcmp@plt+0x1c634>
   2e8a4:	mov	r4, r1
   2e8a8:	mov	r5, #0
   2e8ac:	add	r6, sp, #4
   2e8b0:	b	2e8cc <bcmp@plt+0x1c5f0>
   2e8b4:	cmp	r7, #0
   2e8b8:	strne	r7, [r6, r5, lsl #2]
   2e8bc:	addne	r5, r5, #1
   2e8c0:	mov	r7, r0
   2e8c4:	cmp	r7, #0
   2e8c8:	beq	2e910 <bcmp@plt+0x1c634>
   2e8cc:	ldr	r0, [r7, #4]
   2e8d0:	cmp	r0, #0
   2e8d4:	beq	2e8e0 <bcmp@plt+0x1c604>
   2e8d8:	ldr	r1, [r7, #20]
   2e8dc:	blx	r4
   2e8e0:	ldr	r0, [r7, #8]
   2e8e4:	ldr	r7, [r7, #12]
   2e8e8:	cmp	r0, #0
   2e8ec:	bne	2e8b4 <bcmp@plt+0x1c5d8>
   2e8f0:	cmp	r7, #0
   2e8f4:	bne	2e8c4 <bcmp@plt+0x1c5e8>
   2e8f8:	cmp	r5, #0
   2e8fc:	beq	2e910 <bcmp@plt+0x1c634>
   2e900:	sub	r5, r5, #1
   2e904:	ldr	r7, [r6, r5, lsl #2]
   2e908:	cmp	r7, #0
   2e90c:	bne	2e8cc <bcmp@plt+0x1c5f0>
   2e910:	sub	sp, fp, #24
   2e914:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2e918:	ldr	r0, [pc, #24]	; 2e938 <bcmp@plt+0x1c65c>
   2e91c:	ldr	r1, [pc, #24]	; 2e93c <bcmp@plt+0x1c660>
   2e920:	ldr	r3, [pc, #24]	; 2e940 <bcmp@plt+0x1c664>
   2e924:	movw	r2, #397	; 0x18d
   2e928:	add	r0, pc, r0
   2e92c:	add	r1, pc, r1
   2e930:	add	r3, pc, r3
   2e934:	bl	11e08 <__assert_fail@plt>
   2e938:	ldrdeq	sp, [r2], -ip
   2e93c:	andeq	sp, r2, sl, asr #11
   2e940:	ldrdeq	sp, [r2], -r9
   2e944:	push	{r4, r5, r6, sl, fp, lr}
   2e948:	add	fp, sp, #16
   2e94c:	cmp	r1, #0
   2e950:	beq	2e9b8 <bcmp@plt+0x1c6dc>
   2e954:	mov	r5, r0
   2e958:	ldr	r0, [r0, #8]
   2e95c:	mov	r4, r1
   2e960:	cmp	r0, #0
   2e964:	beq	2e978 <bcmp@plt+0x1c69c>
   2e968:	mov	r1, r4
   2e96c:	bl	2e944 <bcmp@plt+0x1c668>
   2e970:	mov	r6, r0
   2e974:	b	2e97c <bcmp@plt+0x1c6a0>
   2e978:	mov	r6, #0
   2e97c:	ldr	r0, [r5, #4]
   2e980:	cmp	r0, #0
   2e984:	beq	2e994 <bcmp@plt+0x1c6b8>
   2e988:	ldr	r1, [r5, #20]
   2e98c:	blx	r4
   2e990:	add	r6, r6, #1
   2e994:	ldr	r0, [r5, #12]
   2e998:	cmp	r0, #0
   2e99c:	beq	2e9b0 <bcmp@plt+0x1c6d4>
   2e9a0:	mov	r1, r4
   2e9a4:	bl	2e944 <bcmp@plt+0x1c668>
   2e9a8:	add	r0, r0, r6
   2e9ac:	pop	{r4, r5, r6, sl, fp, pc}
   2e9b0:	mov	r0, r6
   2e9b4:	pop	{r4, r5, r6, sl, fp, pc}
   2e9b8:	ldr	r0, [pc, #24]	; 2e9d8 <bcmp@plt+0x1c6fc>
   2e9bc:	ldr	r1, [pc, #24]	; 2e9dc <bcmp@plt+0x1c700>
   2e9c0:	ldr	r3, [pc, #24]	; 2e9e0 <bcmp@plt+0x1c704>
   2e9c4:	mov	r2, #408	; 0x198
   2e9c8:	add	r0, pc, r0
   2e9cc:	add	r1, pc, r1
   2e9d0:	add	r3, pc, r3
   2e9d4:	bl	11e08 <__assert_fail@plt>
   2e9d8:	andeq	sp, r2, ip, lsr r7
   2e9dc:	andeq	sp, r2, sl, lsr #10
   2e9e0:	andeq	sp, r2, sp, ror #14
   2e9e4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2e9e8:	add	fp, sp, #24
   2e9ec:	cmp	r0, #0
   2e9f0:	beq	2eacc <bcmp@plt+0x1c7f0>
   2e9f4:	cmp	r1, #0
   2e9f8:	beq	2eaec <bcmp@plt+0x1c810>
   2e9fc:	ldrh	r6, [r1, #2]
   2ea00:	ldr	r2, [r0, #4]
   2ea04:	cmp	r2, r6
   2ea08:	bcc	2eb0c <bcmp@plt+0x1c830>
   2ea0c:	ldr	r4, [r0]
   2ea10:	cmp	r4, #0
   2ea14:	beq	2ea94 <bcmp@plt+0x1c7b8>
   2ea18:	add	r5, r1, #8
   2ea1c:	mov	r0, #128	; 0x80
   2ea20:	ldr	r1, [r4]
   2ea24:	cmp	r1, r6
   2ea28:	bcs	2ea50 <bcmp@plt+0x1c774>
   2ea2c:	ldrb	r2, [r5, r1, lsr #3]
   2ea30:	and	r1, r1, #7
   2ea34:	tst	r2, r0, lsr r1
   2ea38:	mov	r1, #12
   2ea3c:	movweq	r1, #8
   2ea40:	ldr	r4, [r4, r1]
   2ea44:	cmp	r4, #0
   2ea48:	bne	2ea20 <bcmp@plt+0x1c744>
   2ea4c:	b	2ea94 <bcmp@plt+0x1c7b8>
   2ea50:	bhi	2ea94 <bcmp@plt+0x1c7b8>
   2ea54:	ldr	r0, [r4, #4]
   2ea58:	cmp	r0, #0
   2ea5c:	beq	2ea94 <bcmp@plt+0x1c7b8>
   2ea60:	cmp	r1, r6
   2ea64:	bne	2eb2c <bcmp@plt+0x1c850>
   2ea68:	ldrh	r1, [r0, #2]
   2ea6c:	cmp	r6, r1
   2ea70:	bne	2eb4c <bcmp@plt+0x1c870>
   2ea74:	add	r8, r0, #8
   2ea78:	lsr	r7, r6, #3
   2ea7c:	mov	r1, r5
   2ea80:	mov	r0, r8
   2ea84:	mov	r2, r7
   2ea88:	bl	122dc <bcmp@plt>
   2ea8c:	cmp	r0, #0
   2ea90:	beq	2eaa0 <bcmp@plt+0x1c7c4>
   2ea94:	mov	r4, #0
   2ea98:	mov	r0, r4
   2ea9c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2eaa0:	ands	r0, r6, #7
   2eaa4:	beq	2ea98 <bcmp@plt+0x1c7bc>
   2eaa8:	ldrb	r1, [r8, r7]
   2eaac:	ldrb	r2, [r5, r7]
   2eab0:	rsb	r0, r0, #8
   2eab4:	eor	r1, r2, r1
   2eab8:	mvn	r2, #0
   2eabc:	tst	r1, r2, lsl r0
   2eac0:	movne	r4, #0
   2eac4:	mov	r0, r4
   2eac8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2eacc:	ldr	r0, [pc, #152]	; 2eb6c <bcmp@plt+0x1c890>
   2ead0:	ldr	r1, [pc, #152]	; 2eb70 <bcmp@plt+0x1c894>
   2ead4:	ldr	r3, [pc, #152]	; 2eb74 <bcmp@plt+0x1c898>
   2ead8:	movw	r2, #433	; 0x1b1
   2eadc:	add	r0, pc, r0
   2eae0:	add	r1, pc, r1
   2eae4:	add	r3, pc, r3
   2eae8:	bl	11e08 <__assert_fail@plt>
   2eaec:	ldr	r0, [pc, #132]	; 2eb78 <bcmp@plt+0x1c89c>
   2eaf0:	ldr	r1, [pc, #132]	; 2eb7c <bcmp@plt+0x1c8a0>
   2eaf4:	ldr	r3, [pc, #132]	; 2eb80 <bcmp@plt+0x1c8a4>
   2eaf8:	movw	r2, #434	; 0x1b2
   2eafc:	add	r0, pc, r0
   2eb00:	add	r1, pc, r1
   2eb04:	add	r3, pc, r3
   2eb08:	bl	11e08 <__assert_fail@plt>
   2eb0c:	ldr	r0, [pc, #112]	; 2eb84 <bcmp@plt+0x1c8a8>
   2eb10:	ldr	r1, [pc, #112]	; 2eb88 <bcmp@plt+0x1c8ac>
   2eb14:	ldr	r3, [pc, #112]	; 2eb8c <bcmp@plt+0x1c8b0>
   2eb18:	movw	r2, #435	; 0x1b3
   2eb1c:	add	r0, pc, r0
   2eb20:	add	r1, pc, r1
   2eb24:	add	r3, pc, r3
   2eb28:	bl	11e08 <__assert_fail@plt>
   2eb2c:	ldr	r0, [pc, #92]	; 2eb90 <bcmp@plt+0x1c8b4>
   2eb30:	ldr	r1, [pc, #92]	; 2eb94 <bcmp@plt+0x1c8b8>
   2eb34:	ldr	r3, [pc, #92]	; 2eb98 <bcmp@plt+0x1c8bc>
   2eb38:	movw	r2, #481	; 0x1e1
   2eb3c:	add	r0, pc, r0
   2eb40:	add	r1, pc, r1
   2eb44:	add	r3, pc, r3
   2eb48:	bl	11e08 <__assert_fail@plt>
   2eb4c:	ldr	r0, [pc, #72]	; 2eb9c <bcmp@plt+0x1c8c0>
   2eb50:	ldr	r1, [pc, #72]	; 2eba0 <bcmp@plt+0x1c8c4>
   2eb54:	ldr	r3, [pc, #72]	; 2eba4 <bcmp@plt+0x1c8c8>
   2eb58:	movw	r2, #482	; 0x1e2
   2eb5c:	add	r0, pc, r0
   2eb60:	add	r1, pc, r1
   2eb64:	add	r3, pc, r3
   2eb68:	bl	11e08 <__assert_fail@plt>
   2eb6c:			; <UNDEFINED> instruction: 0x0002d5bc
   2eb70:	andeq	sp, r2, r6, lsl r4
   2eb74:	muleq	r2, r4, r6
   2eb78:	andeq	r4, r3, r0, lsr r4
   2eb7c:	strdeq	sp, [r2], -r6
   2eb80:	andeq	sp, r2, r4, ror r6
   2eb84:	andeq	sp, r2, r2, lsr #13
   2eb88:	ldrdeq	sp, [r2], -r6
   2eb8c:	andeq	sp, r2, r4, asr r6
   2eb90:	andeq	sp, r2, r6, lsr #13
   2eb94:			; <UNDEFINED> instruction: 0x0002d3b6
   2eb98:	andeq	sp, r2, r4, lsr r6
   2eb9c:	muleq	r2, sl, r6
   2eba0:	muleq	r2, r6, r3
   2eba4:	andeq	sp, r2, r4, lsl r6
   2eba8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ebac:	add	fp, sp, #28
   2ebb0:	sub	sp, sp, #524	; 0x20c
   2ebb4:	cmp	r0, #0
   2ebb8:	beq	2ecec <bcmp@plt+0x1ca10>
   2ebbc:	cmp	r1, #0
   2ebc0:	beq	2ed0c <bcmp@plt+0x1ca30>
   2ebc4:	ldrh	r5, [r1, #2]
   2ebc8:	ldr	r3, [r0, #4]
   2ebcc:	cmp	r3, r5
   2ebd0:	bcc	2ed2c <bcmp@plt+0x1ca50>
   2ebd4:	ldr	r3, [r0]
   2ebd8:	cmp	r3, #0
   2ebdc:	beq	2ecdc <bcmp@plt+0x1ca00>
   2ebe0:	add	r9, r1, #8
   2ebe4:	mov	r4, #0
   2ebe8:	mov	r1, #128	; 0x80
   2ebec:	add	r0, sp, #4
   2ebf0:	ldr	r7, [r3]
   2ebf4:	cmp	r7, r5
   2ebf8:	bcs	2ec30 <bcmp@plt+0x1c954>
   2ebfc:	ldr	r6, [r3, #4]
   2ec00:	cmp	r6, #0
   2ec04:	strne	r3, [r0, r4, lsl #2]
   2ec08:	addne	r4, r4, #1
   2ec0c:	ldrb	r6, [r9, r7, lsr #3]
   2ec10:	and	r7, r7, #7
   2ec14:	tst	r6, r1, lsr r7
   2ec18:	mov	r7, #12
   2ec1c:	movweq	r7, #8
   2ec20:	ldr	r3, [r3, r7]
   2ec24:	cmp	r3, #0
   2ec28:	bne	2ebf0 <bcmp@plt+0x1c914>
   2ec2c:	b	2ec48 <bcmp@plt+0x1c96c>
   2ec30:	cmp	r2, #0
   2ec34:	beq	2ec48 <bcmp@plt+0x1c96c>
   2ec38:	ldr	r1, [r3, #4]
   2ec3c:	cmp	r1, #0
   2ec40:	strne	r3, [r0, r4, lsl #2]
   2ec44:	addne	r4, r4, #1
   2ec48:	cmp	r4, #1
   2ec4c:	blt	2ecdc <bcmp@plt+0x1ca00>
   2ec50:	sub	sl, r0, #4
   2ec54:	str	r5, [sp]
   2ec58:	b	2ec74 <bcmp@plt+0x1c998>
   2ec5c:	ldr	r0, [sp]
   2ec60:	cmp	r8, r0
   2ec64:	bls	2ece0 <bcmp@plt+0x1ca04>
   2ec68:	sub	r4, r4, #1
   2ec6c:	cmp	r4, #0
   2ec70:	ble	2ecdc <bcmp@plt+0x1ca00>
   2ec74:	ldr	r5, [sl, r4, lsl #2]
   2ec78:	mov	r1, r9
   2ec7c:	ldr	r6, [r5, #4]
   2ec80:	ldrh	r8, [r6, #2]
   2ec84:	cmp	r6, #0
   2ec88:	addne	r6, r6, #8
   2ec8c:	mov	r0, r6
   2ec90:	lsr	r7, r8, #3
   2ec94:	mov	r2, r7
   2ec98:	bl	122dc <bcmp@plt>
   2ec9c:	cmp	r0, #0
   2eca0:	bne	2ec68 <bcmp@plt+0x1c98c>
   2eca4:	ands	r0, r8, #7
   2eca8:	beq	2ec5c <bcmp@plt+0x1c980>
   2ecac:	ldr	r1, [sp]
   2ecb0:	cmp	r8, r1
   2ecb4:	bhi	2ec68 <bcmp@plt+0x1c98c>
   2ecb8:	ldrb	r1, [r6, r7]
   2ecbc:	ldrb	r2, [r9, r7]
   2ecc0:	rsb	r0, r0, #8
   2ecc4:	eor	r1, r2, r1
   2ecc8:	mvn	r2, #0
   2eccc:	and	r0, r1, r2, lsl r0
   2ecd0:	cmp	r0, #0
   2ecd4:	bne	2ec68 <bcmp@plt+0x1c98c>
   2ecd8:	b	2ece0 <bcmp@plt+0x1ca04>
   2ecdc:	mov	r5, #0
   2ece0:	mov	r0, r5
   2ece4:	sub	sp, fp, #28
   2ece8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ecec:	ldr	r0, [pc, #88]	; 2ed4c <bcmp@plt+0x1ca70>
   2ecf0:	ldr	r1, [pc, #88]	; 2ed50 <bcmp@plt+0x1ca74>
   2ecf4:	ldr	r3, [pc, #88]	; 2ed54 <bcmp@plt+0x1ca78>
   2ecf8:	movw	r2, #505	; 0x1f9
   2ecfc:	add	r0, pc, r0
   2ed00:	add	r1, pc, r1
   2ed04:	add	r3, pc, r3
   2ed08:	bl	11e08 <__assert_fail@plt>
   2ed0c:	ldr	r0, [pc, #68]	; 2ed58 <bcmp@plt+0x1ca7c>
   2ed10:	ldr	r1, [pc, #68]	; 2ed5c <bcmp@plt+0x1ca80>
   2ed14:	ldr	r3, [pc, #68]	; 2ed60 <bcmp@plt+0x1ca84>
   2ed18:	movw	r2, #506	; 0x1fa
   2ed1c:	add	r0, pc, r0
   2ed20:	add	r1, pc, r1
   2ed24:	add	r3, pc, r3
   2ed28:	bl	11e08 <__assert_fail@plt>
   2ed2c:	ldr	r0, [pc, #48]	; 2ed64 <bcmp@plt+0x1ca88>
   2ed30:	ldr	r1, [pc, #48]	; 2ed68 <bcmp@plt+0x1ca8c>
   2ed34:	ldr	r3, [pc, #48]	; 2ed6c <bcmp@plt+0x1ca90>
   2ed38:	movw	r2, #507	; 0x1fb
   2ed3c:	add	r0, pc, r0
   2ed40:	add	r1, pc, r1
   2ed44:	add	r3, pc, r3
   2ed48:	bl	11e08 <__assert_fail@plt>
   2ed4c:	muleq	r2, ip, r3
   2ed50:	strdeq	sp, [r2], -r6
   2ed54:	andeq	sp, r2, r4, lsl r5
   2ed58:	andeq	r4, r3, r0, lsl r2
   2ed5c:	ldrdeq	sp, [r2], -r6
   2ed60:	strdeq	sp, [r2], -r4
   2ed64:	andeq	sp, r2, r2, lsl #9
   2ed68:			; <UNDEFINED> instruction: 0x0002d1b6
   2ed6c:	ldrdeq	sp, [r2], -r4
   2ed70:	mov	r2, #1
   2ed74:	b	2eba8 <bcmp@plt+0x1c8cc>
   2ed78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ed7c:	add	fp, sp, #28
   2ed80:	sub	sp, sp, #12
   2ed84:	cmp	r0, #0
   2ed88:	beq	2f370 <bcmp@plt+0x1d094>
   2ed8c:	mov	r9, r1
   2ed90:	cmp	r1, #0
   2ed94:	beq	2f390 <bcmp@plt+0x1d0b4>
   2ed98:	ldr	r2, [r0, #4]
   2ed9c:	ldrh	r4, [r9, #2]
   2eda0:	mov	r6, r0
   2eda4:	cmp	r2, r4
   2eda8:	bcc	2f3b0 <bcmp@plt+0x1d0d4>
   2edac:	ldr	r0, [r6]
   2edb0:	cmp	r0, #0
   2edb4:	beq	2eeb0 <bcmp@plt+0x1cbd4>
   2edb8:	add	r8, r9, #8
   2edbc:	mov	r3, #128	; 0x80
   2edc0:	b	2edd0 <bcmp@plt+0x1caf4>
   2edc4:	ldr	r0, [r5, #8]
   2edc8:	cmp	r0, #0
   2edcc:	beq	2ee10 <bcmp@plt+0x1cb34>
   2edd0:	ldr	r1, [r0]
   2edd4:	mov	r5, r0
   2edd8:	cmp	r1, r4
   2eddc:	bcc	2edec <bcmp@plt+0x1cb10>
   2ede0:	ldr	r0, [r5, #4]
   2ede4:	cmp	r0, #0
   2ede8:	bne	2ee10 <bcmp@plt+0x1cb34>
   2edec:	cmp	r1, r2
   2edf0:	bcs	2edc4 <bcmp@plt+0x1cae8>
   2edf4:	ldrb	r0, [r8, r1, lsr #3]
   2edf8:	and	r7, r1, #7
   2edfc:	tst	r0, r3, lsr r7
   2ee00:	beq	2edc4 <bcmp@plt+0x1cae8>
   2ee04:	ldr	r0, [r5, #12]
   2ee08:	cmp	r0, #0
   2ee0c:	bne	2edd0 <bcmp@plt+0x1caf4>
   2ee10:	ldr	r3, [r5, #4]
   2ee14:	cmp	r3, #0
   2ee18:	beq	2f3d0 <bcmp@plt+0x1d0f4>
   2ee1c:	cmp	r1, r4
   2ee20:	add	r2, r3, #8
   2ee24:	movcs	r1, r4
   2ee28:	str	r2, [sp, #8]
   2ee2c:	cmp	r1, #0
   2ee30:	beq	2ef04 <bcmp@plt+0x1cc28>
   2ee34:	ldrb	r0, [r8]
   2ee38:	ldrb	r2, [r2]
   2ee3c:	mov	lr, r6
   2ee40:	mov	ip, #0
   2ee44:	eor	r7, r2, r0
   2ee48:	mov	r2, #0
   2ee4c:	tst	r7, #255	; 0xff
   2ee50:	bne	2ee84 <bcmp@plt+0x1cba8>
   2ee54:	add	r0, r9, #9
   2ee58:	add	r3, r3, #9
   2ee5c:	mov	r2, #0
   2ee60:	add	sl, r2, #8
   2ee64:	cmp	sl, r1
   2ee68:	bcs	2eea8 <bcmp@plt+0x1cbcc>
   2ee6c:	ldrb	r7, [r0], #1
   2ee70:	ldrb	r6, [r3], #1
   2ee74:	add	r2, r2, #8
   2ee78:	eor	r7, r6, r7
   2ee7c:	tst	r7, #255	; 0xff
   2ee80:	beq	2ee60 <bcmp@plt+0x1cb84>
   2ee84:	tst	r7, #128	; 0x80
   2ee88:	bne	2eea4 <bcmp@plt+0x1cbc8>
   2ee8c:	uxtb	r0, r7
   2ee90:	mov	ip, #1
   2ee94:	tst	r0, #64	; 0x40
   2ee98:	moveq	ip, #2
   2ee9c:	tsteq	r0, #32
   2eea0:	beq	2f098 <bcmp@plt+0x1cdbc>
   2eea4:	orr	sl, ip, r2
   2eea8:	mov	r6, lr
   2eeac:	b	2ef08 <bcmp@plt+0x1cc2c>
   2eeb0:	mov	r0, #1
   2eeb4:	mov	r1, #28
   2eeb8:	bl	44944 <bcmp@plt+0x32668>
   2eebc:	ldrh	r4, [r9, #2]
   2eec0:	mov	r7, r0
   2eec4:	str	r4, [r0]
   2eec8:	ldr	r0, [r9, #4]
   2eecc:	cmp	r0, #0
   2eed0:	beq	2f020 <bcmp@plt+0x1cd44>
   2eed4:	add	r0, r0, #1
   2eed8:	str	r0, [r9, #4]
   2eedc:	mov	r0, r9
   2eee0:	vmov.i32	q8, #0	; 0x00000000
   2eee4:	str	r0, [r7, #4]
   2eee8:	add	r0, r7, #8
   2eeec:	vst1.32	{d16-d17}, [r0]
   2eef0:	str	r7, [r6]
   2eef4:	ldr	r0, [r6, #8]
   2eef8:	add	r0, r0, #1
   2eefc:	str	r0, [r6, #8]
   2ef00:	b	2f2a0 <bcmp@plt+0x1cfc4>
   2ef04:	mov	sl, #0
   2ef08:	cmp	sl, r1
   2ef0c:	movhi	sl, r1
   2ef10:	mov	r7, r5
   2ef14:	ldr	r5, [r5, #16]
   2ef18:	cmp	r5, #0
   2ef1c:	beq	2ef2c <bcmp@plt+0x1cc50>
   2ef20:	ldr	r0, [r5]
   2ef24:	cmp	r0, sl
   2ef28:	bcs	2ef10 <bcmp@plt+0x1cc34>
   2ef2c:	cmp	sl, r4
   2ef30:	bne	2ef90 <bcmp@plt+0x1ccb4>
   2ef34:	ldr	r0, [r7]
   2ef38:	cmp	r0, r4
   2ef3c:	bne	2ef90 <bcmp@plt+0x1ccb4>
   2ef40:	ldr	r0, [r7, #4]
   2ef44:	cmp	r0, #0
   2ef48:	bne	2f2a0 <bcmp@plt+0x1cfc4>
   2ef4c:	ldr	r0, [r9, #4]
   2ef50:	cmp	r0, #0
   2ef54:	beq	2f2d8 <bcmp@plt+0x1cffc>
   2ef58:	add	r0, r0, #1
   2ef5c:	str	r0, [r9, #4]
   2ef60:	str	r9, [r7, #4]
   2ef64:	ldr	r0, [r7, #20]
   2ef68:	cmp	r0, #0
   2ef6c:	beq	2f2a0 <bcmp@plt+0x1cfc4>
   2ef70:	ldr	r0, [pc, #1280]	; 2f478 <bcmp@plt+0x1d19c>
   2ef74:	ldr	r1, [pc, #1280]	; 2f47c <bcmp@plt+0x1d1a0>
   2ef78:	ldr	r3, [pc, #1280]	; 2f480 <bcmp@plt+0x1d1a4>
   2ef7c:	mov	r2, #716	; 0x2cc
   2ef80:	add	r0, pc, r0
   2ef84:	add	r1, pc, r1
   2ef88:	add	r3, pc, r3
   2ef8c:	bl	11e08 <__assert_fail@plt>
   2ef90:	mov	r0, #1
   2ef94:	mov	r1, #28
   2ef98:	bl	44944 <bcmp@plt+0x32668>
   2ef9c:	ldrh	r1, [r9, #2]
   2efa0:	mov	r5, r0
   2efa4:	str	r1, [r0]
   2efa8:	ldr	r0, [r9, #4]
   2efac:	cmp	r0, #0
   2efb0:	beq	2efc0 <bcmp@plt+0x1cce4>
   2efb4:	add	r0, r0, #1
   2efb8:	str	r0, [r9, #4]
   2efbc:	b	2f120 <bcmp@plt+0x1ce44>
   2efc0:	stm	sp, {r1, r5}
   2efc4:	mov	r0, #24
   2efc8:	ldrh	r5, [r9]
   2efcc:	bl	449c8 <bcmp@plt+0x326ec>
   2efd0:	cmp	r0, #0
   2efd4:	beq	2f06c <bcmp@plt+0x1cd90>
   2efd8:	vmov.i32	q8, #0	; 0x00000000
   2efdc:	mov	r9, r0
   2efe0:	mov	r1, #20
   2efe4:	mov	r0, #0
   2efe8:	cmp	r5, #10
   2efec:	mov	r2, r9
   2eff0:	str	r0, [r9, #16]
   2eff4:	vst1.32	{d16-d17}, [r2], r1
   2eff8:	str	r0, [r2]
   2effc:	mov	r2, r5
   2f000:	beq	2f0ec <bcmp@plt+0x1ce10>
   2f004:	ldr	r1, [sp]
   2f008:	cmp	r2, #2
   2f00c:	bne	2f110 <bcmp@plt+0x1ce34>
   2f010:	ldr	r0, [r8]
   2f014:	ldr	r5, [sp, #4]
   2f018:	str	r0, [r9, #8]
   2f01c:	b	2f0fc <bcmp@plt+0x1ce20>
   2f020:	ldrh	r5, [r9], #8
   2f024:	mov	r0, #24
   2f028:	bl	449c8 <bcmp@plt+0x326ec>
   2f02c:	cmp	r0, #0
   2f030:	beq	2f080 <bcmp@plt+0x1cda4>
   2f034:	vmov.i32	q8, #0	; 0x00000000
   2f038:	mov	r2, #20
   2f03c:	mov	r3, r0
   2f040:	mov	r1, #0
   2f044:	cmp	r5, #10
   2f048:	str	r1, [r0, #16]
   2f04c:	vst1.32	{d16-d17}, [r3], r2
   2f050:	str	r1, [r3]
   2f054:	beq	2f2ac <bcmp@plt+0x1cfd0>
   2f058:	cmp	r5, #2
   2f05c:	bne	2f2cc <bcmp@plt+0x1cff0>
   2f060:	ldr	r1, [r9]
   2f064:	str	r1, [r0, #8]
   2f068:	b	2f2b8 <bcmp@plt+0x1cfdc>
   2f06c:	ldr	r1, [pc, #1040]	; 2f484 <bcmp@plt+0x1d1a8>
   2f070:	mov	r0, #24
   2f074:	add	r1, pc, r1
   2f078:	bl	11f64 <syslog@plt>
   2f07c:	b	2f118 <bcmp@plt+0x1ce3c>
   2f080:	ldr	r1, [pc, #1000]	; 2f470 <bcmp@plt+0x1d194>
   2f084:	mov	r0, #24
   2f088:	add	r1, pc, r1
   2f08c:	bl	11f64 <syslog@plt>
   2f090:	mov	r0, #0
   2f094:	b	2eee0 <bcmp@plt+0x1cc04>
   2f098:	mov	ip, #3
   2f09c:	tst	r0, #16
   2f0a0:	bne	2eea4 <bcmp@plt+0x1cbc8>
   2f0a4:	tst	r0, #8
   2f0a8:	mov	ip, #4
   2f0ac:	moveq	ip, #5
   2f0b0:	tsteq	r0, #4
   2f0b4:	bne	2eea4 <bcmp@plt+0x1cbc8>
   2f0b8:	tst	r0, #2
   2f0bc:	mov	ip, #6
   2f0c0:	moveq	ip, #7
   2f0c4:	tsteq	r0, #1
   2f0c8:	bne	2eea4 <bcmp@plt+0x1cbc8>
   2f0cc:	ldr	r0, [pc, #972]	; 2f4a0 <bcmp@plt+0x1d1c4>
   2f0d0:	ldr	r1, [pc, #972]	; 2f4a4 <bcmp@plt+0x1d1c8>
   2f0d4:	ldr	r3, [pc, #972]	; 2f4a8 <bcmp@plt+0x1d1cc>
   2f0d8:	mov	r2, #680	; 0x2a8
   2f0dc:	add	r0, pc, r0
   2f0e0:	add	r1, pc, r1
   2f0e4:	add	r3, pc, r3
   2f0e8:	bl	11e08 <__assert_fail@plt>
   2f0ec:	vld1.8	{d16-d17}, [r8]
   2f0f0:	add	r0, r9, #8
   2f0f4:	vst1.8	{d16-d17}, [r0]
   2f0f8:	ldm	sp, {r1, r5}
   2f0fc:	mov	r0, #1
   2f100:	str	r0, [r9, #4]
   2f104:	strh	r2, [r9]
   2f108:	strh	r1, [r9, #2]
   2f10c:	b	2f120 <bcmp@plt+0x1ce44>
   2f110:	mov	r0, r9
   2f114:	bl	11f10 <free@plt>
   2f118:	ldr	r5, [sp, #4]
   2f11c:	mov	r9, #0
   2f120:	vmov.i32	q8, #0	; 0x00000000
   2f124:	add	r0, r5, #8
   2f128:	str	r9, [r5, #4]
   2f12c:	vst1.32	{d16-d17}, [r0]
   2f130:	ldr	r1, [r6, #8]
   2f134:	add	r1, r1, #1
   2f138:	str	r1, [r6, #8]
   2f13c:	ldr	r1, [r7]
   2f140:	cmp	r1, sl
   2f144:	bne	2f180 <bcmp@plt+0x1cea4>
   2f148:	str	r7, [r5, #16]
   2f14c:	ldr	r0, [r6, #4]
   2f150:	cmp	sl, r0
   2f154:	bcs	2f1d8 <bcmp@plt+0x1cefc>
   2f158:	ldrb	r0, [r8, sl, lsr #3]
   2f15c:	and	r1, sl, #7
   2f160:	mov	r2, #128	; 0x80
   2f164:	tst	r0, r2, lsr r1
   2f168:	beq	2f1d8 <bcmp@plt+0x1cefc>
   2f16c:	ldr	r0, [r7, #12]
   2f170:	cmp	r0, #0
   2f174:	bne	2f410 <bcmp@plt+0x1d134>
   2f178:	str	r5, [r7, #12]
   2f17c:	b	2f29c <bcmp@plt+0x1cfc0>
   2f180:	cmp	sl, r4
   2f184:	bne	2f1ec <bcmp@plt+0x1cf10>
   2f188:	ldr	r1, [r6, #4]
   2f18c:	cmp	r1, r4
   2f190:	bls	2f1ac <bcmp@plt+0x1ced0>
   2f194:	ldr	r1, [sp, #8]
   2f198:	and	r2, r4, #7
   2f19c:	mov	r3, #128	; 0x80
   2f1a0:	ldrb	r1, [r1, r4, lsr #3]
   2f1a4:	tst	r1, r3, lsr r2
   2f1a8:	addne	r0, r5, #12
   2f1ac:	str	r7, [r0]
   2f1b0:	ldr	r0, [r7, #16]
   2f1b4:	str	r0, [r5, #16]
   2f1b8:	ldr	r0, [r7, #16]
   2f1bc:	cmp	r0, #0
   2f1c0:	beq	2f270 <bcmp@plt+0x1cf94>
   2f1c4:	mov	r6, r0
   2f1c8:	ldr	r1, [r6, #12]!
   2f1cc:	cmp	r1, r7
   2f1d0:	addne	r6, r0, #8
   2f1d4:	b	2f27c <bcmp@plt+0x1cfa0>
   2f1d8:	ldr	r0, [r7, #8]
   2f1dc:	cmp	r0, #0
   2f1e0:	bne	2f3f0 <bcmp@plt+0x1d114>
   2f1e4:	str	r5, [r7, #8]
   2f1e8:	b	2f29c <bcmp@plt+0x1cfc0>
   2f1ec:	mov	r0, #1
   2f1f0:	mov	r1, #28
   2f1f4:	bl	44944 <bcmp@plt+0x32668>
   2f1f8:	mov	r1, #0
   2f1fc:	str	sl, [r0]
   2f200:	str	r1, [r0, #4]
   2f204:	ldr	r2, [r7, #16]
   2f208:	str	r2, [r0, #16]
   2f20c:	str	r1, [r0, #20]
   2f210:	ldmib	r6, {r1, r2}
   2f214:	add	r2, r2, #1
   2f218:	str	r2, [r6, #8]
   2f21c:	cmp	sl, r1
   2f220:	bcs	2f244 <bcmp@plt+0x1cf68>
   2f224:	ldrb	r1, [r8, sl, lsr #3]
   2f228:	and	r2, sl, #7
   2f22c:	mov	r3, #128	; 0x80
   2f230:	tst	r1, r3, lsr r2
   2f234:	beq	2f244 <bcmp@plt+0x1cf68>
   2f238:	str	r7, [r0, #8]
   2f23c:	str	r5, [r0, #12]
   2f240:	b	2f24c <bcmp@plt+0x1cf70>
   2f244:	str	r5, [r0, #8]
   2f248:	str	r7, [r0, #12]
   2f24c:	str	r0, [r5, #16]
   2f250:	ldr	r1, [r7, #16]
   2f254:	cmp	r1, #0
   2f258:	beq	2f288 <bcmp@plt+0x1cfac>
   2f25c:	mov	r6, r1
   2f260:	ldr	r2, [r6, #12]!
   2f264:	cmp	r2, r7
   2f268:	addne	r6, r1, #8
   2f26c:	b	2f294 <bcmp@plt+0x1cfb8>
   2f270:	ldr	r0, [r6]
   2f274:	cmp	r0, r7
   2f278:	bne	2f430 <bcmp@plt+0x1d154>
   2f27c:	str	r5, [r6]
   2f280:	str	r5, [r7, #16]
   2f284:	b	2f29c <bcmp@plt+0x1cfc0>
   2f288:	ldr	r1, [r6]
   2f28c:	cmp	r1, r7
   2f290:	bne	2f450 <bcmp@plt+0x1d174>
   2f294:	str	r0, [r6]
   2f298:	str	r0, [r7, #16]
   2f29c:	mov	r7, r5
   2f2a0:	mov	r0, r7
   2f2a4:	sub	sp, fp, #28
   2f2a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f2ac:	vld1.8	{d16-d17}, [r9]
   2f2b0:	add	r1, r0, #8
   2f2b4:	vst1.8	{d16-d17}, [r1]
   2f2b8:	mov	r1, #1
   2f2bc:	str	r1, [r0, #4]
   2f2c0:	strh	r5, [r0]
   2f2c4:	strh	r4, [r0, #2]
   2f2c8:	b	2eee0 <bcmp@plt+0x1cc04>
   2f2cc:	bl	11f10 <free@plt>
   2f2d0:	mov	r0, #0
   2f2d4:	b	2eee0 <bcmp@plt+0x1cc04>
   2f2d8:	ldrh	r5, [r9]
   2f2dc:	mov	r0, #24
   2f2e0:	bl	449c8 <bcmp@plt+0x326ec>
   2f2e4:	cmp	r0, #0
   2f2e8:	beq	2f328 <bcmp@plt+0x1d04c>
   2f2ec:	vmov.i32	q8, #0	; 0x00000000
   2f2f0:	mov	r9, r0
   2f2f4:	mov	r1, #20
   2f2f8:	mov	r0, #0
   2f2fc:	cmp	r5, #10
   2f300:	mov	r2, r9
   2f304:	str	r0, [r9, #16]
   2f308:	vst1.32	{d16-d17}, [r2], r1
   2f30c:	str	r0, [r2]
   2f310:	beq	2f340 <bcmp@plt+0x1d064>
   2f314:	cmp	r5, #2
   2f318:	bne	2f360 <bcmp@plt+0x1d084>
   2f31c:	ldr	r0, [r8]
   2f320:	str	r0, [r9, #8]
   2f324:	b	2f34c <bcmp@plt+0x1d070>
   2f328:	ldr	r1, [pc, #324]	; 2f474 <bcmp@plt+0x1d198>
   2f32c:	mov	r0, #24
   2f330:	add	r1, pc, r1
   2f334:	bl	11f64 <syslog@plt>
   2f338:	mov	r9, #0
   2f33c:	b	2ef60 <bcmp@plt+0x1cc84>
   2f340:	vld1.8	{d16-d17}, [r8]
   2f344:	add	r0, r9, #8
   2f348:	vst1.8	{d16-d17}, [r0]
   2f34c:	mov	r0, #1
   2f350:	str	r0, [r9, #4]
   2f354:	strh	r5, [r9]
   2f358:	strh	r4, [r9, #2]
   2f35c:	b	2ef60 <bcmp@plt+0x1cc84>
   2f360:	mov	r0, r9
   2f364:	bl	11f10 <free@plt>
   2f368:	mov	r9, #0
   2f36c:	b	2ef60 <bcmp@plt+0x1cc84>
   2f370:	ldr	r0, [pc, #308]	; 2f4ac <bcmp@plt+0x1d1d0>
   2f374:	ldr	r1, [pc, #308]	; 2f4b0 <bcmp@plt+0x1d1d4>
   2f378:	ldr	r3, [pc, #308]	; 2f4b4 <bcmp@plt+0x1d1d8>
   2f37c:	mov	r2, #604	; 0x25c
   2f380:	add	r0, pc, r0
   2f384:	add	r1, pc, r1
   2f388:	add	r3, pc, r3
   2f38c:	bl	11e08 <__assert_fail@plt>
   2f390:	ldr	r0, [pc, #288]	; 2f4b8 <bcmp@plt+0x1d1dc>
   2f394:	ldr	r1, [pc, #288]	; 2f4bc <bcmp@plt+0x1d1e0>
   2f398:	ldr	r3, [pc, #288]	; 2f4c0 <bcmp@plt+0x1d1e4>
   2f39c:	movw	r2, #605	; 0x25d
   2f3a0:	add	r0, pc, r0
   2f3a4:	add	r1, pc, r1
   2f3a8:	add	r3, pc, r3
   2f3ac:	bl	11e08 <__assert_fail@plt>
   2f3b0:	ldr	r0, [pc, #268]	; 2f4c4 <bcmp@plt+0x1d1e8>
   2f3b4:	ldr	r1, [pc, #268]	; 2f4c8 <bcmp@plt+0x1d1ec>
   2f3b8:	ldr	r3, [pc, #268]	; 2f4cc <bcmp@plt+0x1d1f0>
   2f3bc:	movw	r2, #606	; 0x25e
   2f3c0:	add	r0, pc, r0
   2f3c4:	add	r1, pc, r1
   2f3c8:	add	r3, pc, r3
   2f3cc:	bl	11e08 <__assert_fail@plt>
   2f3d0:	ldr	r0, [pc, #248]	; 2f4d0 <bcmp@plt+0x1d1f4>
   2f3d4:	ldr	r1, [pc, #248]	; 2f4d4 <bcmp@plt+0x1d1f8>
   2f3d8:	ldr	r3, [pc, #248]	; 2f4d8 <bcmp@plt+0x1d1fc>
   2f3dc:	movw	r2, #659	; 0x293
   2f3e0:	add	r0, pc, r0
   2f3e4:	add	r1, pc, r1
   2f3e8:	add	r3, pc, r3
   2f3ec:	bl	11e08 <__assert_fail@plt>
   2f3f0:	ldr	r0, [pc, #240]	; 2f4e8 <bcmp@plt+0x1d20c>
   2f3f4:	ldr	r1, [pc, #240]	; 2f4ec <bcmp@plt+0x1d210>
   2f3f8:	ldr	r3, [pc, #240]	; 2f4f0 <bcmp@plt+0x1d214>
   2f3fc:	mov	r2, #736	; 0x2e0
   2f400:	add	r0, pc, r0
   2f404:	add	r1, pc, r1
   2f408:	add	r3, pc, r3
   2f40c:	bl	11e08 <__assert_fail@plt>
   2f410:	ldr	r0, [pc, #196]	; 2f4dc <bcmp@plt+0x1d200>
   2f414:	ldr	r1, [pc, #196]	; 2f4e0 <bcmp@plt+0x1d204>
   2f418:	ldr	r3, [pc, #196]	; 2f4e4 <bcmp@plt+0x1d208>
   2f41c:	mov	r2, #732	; 0x2dc
   2f420:	add	r0, pc, r0
   2f424:	add	r1, pc, r1
   2f428:	add	r3, pc, r3
   2f42c:	bl	11e08 <__assert_fail@plt>
   2f430:	ldr	r0, [pc, #80]	; 2f488 <bcmp@plt+0x1d1ac>
   2f434:	ldr	r1, [pc, #80]	; 2f48c <bcmp@plt+0x1d1b0>
   2f438:	ldr	r3, [pc, #80]	; 2f490 <bcmp@plt+0x1d1b4>
   2f43c:	mov	r2, #756	; 0x2f4
   2f440:	add	r0, pc, r0
   2f444:	add	r1, pc, r1
   2f448:	add	r3, pc, r3
   2f44c:	bl	11e08 <__assert_fail@plt>
   2f450:	ldr	r0, [pc, #60]	; 2f494 <bcmp@plt+0x1d1b8>
   2f454:	ldr	r1, [pc, #60]	; 2f498 <bcmp@plt+0x1d1bc>
   2f458:	ldr	r3, [pc, #60]	; 2f49c <bcmp@plt+0x1d1c0>
   2f45c:	movw	r2, #790	; 0x316
   2f460:	add	r0, pc, r0
   2f464:	add	r1, pc, r1
   2f468:	add	r3, pc, r3
   2f46c:	bl	11e08 <__assert_fail@plt>
   2f470:	andeq	ip, r2, sl, lsr #30
   2f474:	andeq	ip, r2, r2, lsl #25
   2f478:	andeq	sp, r2, r6, lsr r3
   2f47c:	andeq	ip, r2, r2, ror pc
   2f480:	ldrdeq	sp, [r2], -fp
   2f484:	andeq	ip, r2, lr, lsr pc
   2f488:	andeq	ip, r2, r9, lsr #29
   2f48c:			; <UNDEFINED> instruction: 0x0002cab2
   2f490:	andeq	ip, r2, fp, lsl lr
   2f494:	andeq	ip, r2, r9, lsl #29
   2f498:	muleq	r2, r2, sl
   2f49c:	strdeq	ip, [r2], -fp
   2f4a0:	ldrdeq	sp, [r2], -r4
   2f4a4:	andeq	ip, r2, r6, lsl lr
   2f4a8:	andeq	sp, r2, pc, ror r1
   2f4ac:	andeq	ip, r2, r8, lsl sp
   2f4b0:	andeq	ip, r2, r2, ror fp
   2f4b4:	ldrdeq	ip, [r2], -fp
   2f4b8:	andeq	r3, r3, ip, lsl #23
   2f4bc:	andeq	ip, r2, r2, asr fp
   2f4c0:			; <UNDEFINED> instruction: 0x0002cebb
   2f4c4:	strdeq	ip, [r2], -lr
   2f4c8:	andeq	ip, r2, r2, lsr fp
   2f4cc:	muleq	r2, fp, lr
   2f4d0:	andeq	ip, r2, r3, asr #29
   2f4d4:	andeq	ip, r2, r2, lsl fp
   2f4d8:	andeq	ip, r2, fp, ror lr
   2f4dc:	andeq	ip, r2, r9, lsr #29
   2f4e0:	ldrdeq	ip, [r2], -r2
   2f4e4:	andeq	ip, r2, fp, lsr lr
   2f4e8:	ldrdeq	ip, [r2], -r9
   2f4ec:	strdeq	ip, [r2], -r2
   2f4f0:	andeq	ip, r2, fp, asr lr
   2f4f4:	push	{r4, r5, r6, r7, fp, lr}
   2f4f8:	add	fp, sp, #16
   2f4fc:	cmp	r0, #0
   2f500:	beq	2f748 <bcmp@plt+0x1d46c>
   2f504:	mov	r5, r1
   2f508:	cmp	r1, #0
   2f50c:	beq	2f768 <bcmp@plt+0x1d48c>
   2f510:	ldr	r6, [r5, #12]
   2f514:	mov	r4, r0
   2f518:	ldr	r0, [r5, #8]
   2f51c:	cmp	r6, #0
   2f520:	beq	2f564 <bcmp@plt+0x1d288>
   2f524:	cmp	r0, #0
   2f528:	beq	2f570 <bcmp@plt+0x1d294>
   2f52c:	ldr	r0, [r5, #4]
   2f530:	cmp	r0, #0
   2f534:	beq	2f554 <bcmp@plt+0x1d278>
   2f538:	ldr	r1, [r0, #4]
   2f53c:	cmp	r1, #0
   2f540:	ble	2f788 <bcmp@plt+0x1d4ac>
   2f544:	subs	r1, r1, #1
   2f548:	str	r1, [r0, #4]
   2f54c:	bne	2f554 <bcmp@plt+0x1d278>
   2f550:	bl	11f10 <free@plt>
   2f554:	mov	r0, #0
   2f558:	str	r0, [r5, #20]
   2f55c:	str	r0, [r5, #4]
   2f560:	pop	{r4, r5, r6, r7, fp, pc}
   2f564:	cmp	r0, #0
   2f568:	mov	r6, r0
   2f56c:	beq	2f60c <bcmp@plt+0x1d330>
   2f570:	ldr	r7, [r5, #16]
   2f574:	str	r7, [r6, #16]
   2f578:	ldr	r0, [r5, #4]
   2f57c:	cmp	r0, #0
   2f580:	beq	2f5a0 <bcmp@plt+0x1d2c4>
   2f584:	ldr	r1, [r0, #4]
   2f588:	cmp	r1, #0
   2f58c:	ble	2f788 <bcmp@plt+0x1d4ac>
   2f590:	subs	r1, r1, #1
   2f594:	str	r1, [r0, #4]
   2f598:	bne	2f5a0 <bcmp@plt+0x1d2c4>
   2f59c:	bl	11f10 <free@plt>
   2f5a0:	mov	r0, r5
   2f5a4:	bl	11f10 <free@plt>
   2f5a8:	ldr	r0, [r4, #8]
   2f5ac:	cmp	r7, #0
   2f5b0:	sub	r0, r0, #1
   2f5b4:	str	r0, [r4, #8]
   2f5b8:	beq	2f5dc <bcmp@plt+0x1d300>
   2f5bc:	ldr	r0, [r7, #12]
   2f5c0:	cmp	r0, r5
   2f5c4:	beq	2f678 <bcmp@plt+0x1d39c>
   2f5c8:	ldr	r0, [r7, #8]
   2f5cc:	cmp	r0, r5
   2f5d0:	bne	2f7a8 <bcmp@plt+0x1d4cc>
   2f5d4:	str	r6, [r7, #8]
   2f5d8:	pop	{r4, r5, r6, r7, fp, pc}
   2f5dc:	ldr	r0, [r4]
   2f5e0:	cmp	r0, r5
   2f5e4:	streq	r6, [r4]
   2f5e8:	popeq	{r4, r5, r6, r7, fp, pc}
   2f5ec:	ldr	r0, [pc, #616]	; 2f85c <bcmp@plt+0x1d580>
   2f5f0:	ldr	r1, [pc, #616]	; 2f860 <bcmp@plt+0x1d584>
   2f5f4:	ldr	r3, [pc, #616]	; 2f864 <bcmp@plt+0x1d588>
   2f5f8:	mov	r2, #900	; 0x384
   2f5fc:	add	r0, pc, r0
   2f600:	add	r1, pc, r1
   2f604:	add	r3, pc, r3
   2f608:	bl	11e08 <__assert_fail@plt>
   2f60c:	ldr	r0, [r5, #4]
   2f610:	ldr	r6, [r5, #16]
   2f614:	cmp	r0, #0
   2f618:	beq	2f638 <bcmp@plt+0x1d35c>
   2f61c:	ldr	r1, [r0, #4]
   2f620:	cmp	r1, #0
   2f624:	ble	2f788 <bcmp@plt+0x1d4ac>
   2f628:	subs	r1, r1, #1
   2f62c:	str	r1, [r0, #4]
   2f630:	bne	2f638 <bcmp@plt+0x1d35c>
   2f634:	bl	11f10 <free@plt>
   2f638:	mov	r0, r5
   2f63c:	bl	11f10 <free@plt>
   2f640:	ldr	r0, [r4, #8]
   2f644:	cmp	r6, #0
   2f648:	sub	r0, r0, #1
   2f64c:	str	r0, [r4, #8]
   2f650:	beq	2f680 <bcmp@plt+0x1d3a4>
   2f654:	ldr	r0, [r6, #12]
   2f658:	cmp	r0, r5
   2f65c:	beq	2f6b4 <bcmp@plt+0x1d3d8>
   2f660:	ldr	r1, [r6, #8]
   2f664:	cmp	r1, r5
   2f668:	bne	2f7c8 <bcmp@plt+0x1d4ec>
   2f66c:	mov	r1, #0
   2f670:	str	r1, [r6, #8]
   2f674:	b	2f6c0 <bcmp@plt+0x1d3e4>
   2f678:	str	r6, [r7, #12]
   2f67c:	pop	{r4, r5, r6, r7, fp, pc}
   2f680:	ldr	r0, [r4]
   2f684:	cmp	r0, r5
   2f688:	moveq	r0, #0
   2f68c:	streq	r0, [r4]
   2f690:	popeq	{r4, r5, r6, r7, fp, pc}
   2f694:	ldr	r0, [pc, #412]	; 2f838 <bcmp@plt+0x1d55c>
   2f698:	ldr	r1, [pc, #412]	; 2f83c <bcmp@plt+0x1d560>
   2f69c:	ldr	r3, [pc, #412]	; 2f840 <bcmp@plt+0x1d564>
   2f6a0:	mov	r2, #844	; 0x34c
   2f6a4:	add	r0, pc, r0
   2f6a8:	add	r1, pc, r1
   2f6ac:	add	r3, pc, r3
   2f6b0:	bl	11e08 <__assert_fail@plt>
   2f6b4:	mov	r0, #0
   2f6b8:	str	r0, [r6, #12]
   2f6bc:	ldr	r0, [r6, #8]
   2f6c0:	ldr	r1, [r6, #4]
   2f6c4:	cmp	r1, #0
   2f6c8:	popne	{r4, r5, r6, r7, fp, pc}
   2f6cc:	ldr	r1, [r6, #16]
   2f6d0:	cmp	r1, #0
   2f6d4:	beq	2f718 <bcmp@plt+0x1d43c>
   2f6d8:	mov	r2, r1
   2f6dc:	ldr	r3, [r2, #12]!
   2f6e0:	cmp	r3, r6
   2f6e4:	beq	2f728 <bcmp@plt+0x1d44c>
   2f6e8:	mov	r2, r1
   2f6ec:	ldr	r3, [r2, #8]!
   2f6f0:	cmp	r3, r6
   2f6f4:	beq	2f728 <bcmp@plt+0x1d44c>
   2f6f8:	ldr	r0, [pc, #336]	; 2f850 <bcmp@plt+0x1d574>
   2f6fc:	ldr	r1, [pc, #336]	; 2f854 <bcmp@plt+0x1d578>
   2f700:	ldr	r3, [pc, #336]	; 2f858 <bcmp@plt+0x1d57c>
   2f704:	mov	r2, #872	; 0x368
   2f708:	add	r0, pc, r0
   2f70c:	add	r1, pc, r1
   2f710:	add	r3, pc, r3
   2f714:	bl	11e08 <__assert_fail@plt>
   2f718:	ldr	r2, [r4]
   2f71c:	cmp	r2, r6
   2f720:	mov	r2, r4
   2f724:	bne	2f7e8 <bcmp@plt+0x1d50c>
   2f728:	str	r0, [r2]
   2f72c:	str	r1, [r0, #16]
   2f730:	mov	r0, r6
   2f734:	bl	11f10 <free@plt>
   2f738:	ldr	r0, [r4, #8]
   2f73c:	sub	r0, r0, #1
   2f740:	str	r0, [r4, #8]
   2f744:	pop	{r4, r5, r6, r7, fp, pc}
   2f748:	ldr	r0, [pc, #196]	; 2f814 <bcmp@plt+0x1d538>
   2f74c:	ldr	r1, [pc, #196]	; 2f818 <bcmp@plt+0x1d53c>
   2f750:	ldr	r3, [pc, #196]	; 2f81c <bcmp@plt+0x1d540>
   2f754:	movw	r2, #814	; 0x32e
   2f758:	add	r0, pc, r0
   2f75c:	add	r1, pc, r1
   2f760:	add	r3, pc, r3
   2f764:	bl	11e08 <__assert_fail@plt>
   2f768:	ldr	r0, [pc, #176]	; 2f820 <bcmp@plt+0x1d544>
   2f76c:	ldr	r1, [pc, #176]	; 2f824 <bcmp@plt+0x1d548>
   2f770:	ldr	r3, [pc, #176]	; 2f828 <bcmp@plt+0x1d54c>
   2f774:	movw	r2, #815	; 0x32f
   2f778:	add	r0, pc, r0
   2f77c:	add	r1, pc, r1
   2f780:	add	r3, pc, r3
   2f784:	bl	11e08 <__assert_fail@plt>
   2f788:	ldr	r0, [pc, #156]	; 2f82c <bcmp@plt+0x1d550>
   2f78c:	ldr	r1, [pc, #156]	; 2f830 <bcmp@plt+0x1d554>
   2f790:	ldr	r3, [pc, #156]	; 2f834 <bcmp@plt+0x1d558>
   2f794:	movw	r2, #301	; 0x12d
   2f798:	add	r0, pc, r0
   2f79c:	add	r1, pc, r1
   2f7a0:	add	r3, pc, r3
   2f7a4:	bl	11e08 <__assert_fail@plt>
   2f7a8:	ldr	r0, [pc, #184]	; 2f868 <bcmp@plt+0x1d58c>
   2f7ac:	ldr	r1, [pc, #184]	; 2f86c <bcmp@plt+0x1d590>
   2f7b0:	ldr	r3, [pc, #184]	; 2f870 <bcmp@plt+0x1d594>
   2f7b4:	movw	r2, #909	; 0x38d
   2f7b8:	add	r0, pc, r0
   2f7bc:	add	r1, pc, r1
   2f7c0:	add	r3, pc, r3
   2f7c4:	bl	11e08 <__assert_fail@plt>
   2f7c8:	ldr	r0, [pc, #116]	; 2f844 <bcmp@plt+0x1d568>
   2f7cc:	ldr	r1, [pc, #116]	; 2f848 <bcmp@plt+0x1d56c>
   2f7d0:	ldr	r3, [pc, #116]	; 2f84c <bcmp@plt+0x1d570>
   2f7d4:	movw	r2, #854	; 0x356
   2f7d8:	add	r0, pc, r0
   2f7dc:	add	r1, pc, r1
   2f7e0:	add	r3, pc, r3
   2f7e4:	bl	11e08 <__assert_fail@plt>
   2f7e8:	ldr	r0, [pc, #24]	; 2f808 <bcmp@plt+0x1d52c>
   2f7ec:	ldr	r1, [pc, #24]	; 2f80c <bcmp@plt+0x1d530>
   2f7f0:	ldr	r3, [pc, #24]	; 2f810 <bcmp@plt+0x1d534>
   2f7f4:	movw	r2, #865	; 0x361
   2f7f8:	add	r0, pc, r0
   2f7fc:	add	r1, pc, r1
   2f800:	add	r3, pc, r3
   2f804:	bl	11e08 <__assert_fail@plt>
   2f808:	andeq	ip, r2, r5, asr fp
   2f80c:	strdeq	ip, [r2], -sl
   2f810:	andeq	ip, r2, r0, lsl #22
   2f814:	andeq	ip, r2, r0, asr #18
   2f818:	muleq	r2, sl, r7
   2f81c:	andeq	ip, r2, r0, lsr #23
   2f820:	andeq	ip, r2, r3, lsl #23
   2f824:	andeq	ip, r2, sl, ror r7
   2f828:	andeq	ip, r2, r0, lsl #23
   2f82c:	andeq	ip, r2, sp, lsl #17
   2f830:	andeq	ip, r2, sl, asr r7
   2f834:	muleq	r2, fp, r8
   2f838:	andeq	ip, r2, r5, asr #24
   2f83c:	andeq	ip, r2, lr, asr #16
   2f840:	andeq	ip, r2, r4, asr ip
   2f844:	andeq	ip, r2, r3, ror #22
   2f848:	andeq	ip, r2, sl, lsl r7
   2f84c:	andeq	ip, r2, r0, lsr #22
   2f850:	andeq	ip, r2, lr, asr ip
   2f854:	andeq	ip, r2, sl, ror #15
   2f858:	strdeq	ip, [r2], -r0
   2f85c:	andeq	ip, r2, sp, ror #25
   2f860:	strdeq	ip, [r2], -r6
   2f864:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   2f868:	andeq	ip, r2, r3, lsl #23
   2f86c:	andeq	ip, r2, sl, lsr r7
   2f870:	andeq	ip, r2, r0, asr #22
   2f874:	push	{r4, r5, fp, lr}
   2f878:	add	fp, sp, #8
   2f87c:	mov	r5, r0
   2f880:	mov	r0, r1
   2f884:	mov	r1, r2
   2f888:	bl	2e15c <bcmp@plt+0x1be80>
   2f88c:	mov	r4, r0
   2f890:	mov	r0, r5
   2f894:	mov	r1, r4
   2f898:	bl	2ed78 <bcmp@plt+0x1ca9c>
   2f89c:	mov	r5, r0
   2f8a0:	cmp	r4, #0
   2f8a4:	beq	2f8c8 <bcmp@plt+0x1d5ec>
   2f8a8:	ldr	r0, [r4, #4]
   2f8ac:	cmp	r0, #0
   2f8b0:	ble	2f8d0 <bcmp@plt+0x1d5f4>
   2f8b4:	subs	r0, r0, #1
   2f8b8:	str	r0, [r4, #4]
   2f8bc:	bne	2f8c8 <bcmp@plt+0x1d5ec>
   2f8c0:	mov	r0, r4
   2f8c4:	bl	11f10 <free@plt>
   2f8c8:	mov	r0, r5
   2f8cc:	pop	{r4, r5, fp, pc}
   2f8d0:	ldr	r0, [pc, #24]	; 2f8f0 <bcmp@plt+0x1d614>
   2f8d4:	ldr	r1, [pc, #24]	; 2f8f4 <bcmp@plt+0x1d618>
   2f8d8:	ldr	r3, [pc, #24]	; 2f8f8 <bcmp@plt+0x1d61c>
   2f8dc:	movw	r2, #301	; 0x12d
   2f8e0:	add	r0, pc, r0
   2f8e4:	add	r1, pc, r1
   2f8e8:	add	r3, pc, r3
   2f8ec:	bl	11e08 <__assert_fail@plt>
   2f8f0:	andeq	ip, r2, r5, asr #14
   2f8f4:	andeq	ip, r2, r2, lsl r6
   2f8f8:	andeq	ip, r2, r3, asr r7
   2f8fc:	push	{r4, r5, fp, lr}
   2f900:	add	fp, sp, #8
   2f904:	mov	r5, r0
   2f908:	mov	r0, r1
   2f90c:	mov	r1, r2
   2f910:	bl	2e15c <bcmp@plt+0x1be80>
   2f914:	mov	r4, r0
   2f918:	mov	r0, r5
   2f91c:	mov	r1, r4
   2f920:	bl	2e9e4 <bcmp@plt+0x1c708>
   2f924:	mov	r5, r0
   2f928:	cmp	r4, #0
   2f92c:	beq	2f950 <bcmp@plt+0x1d674>
   2f930:	ldr	r0, [r4, #4]
   2f934:	cmp	r0, #0
   2f938:	ble	2f958 <bcmp@plt+0x1d67c>
   2f93c:	subs	r0, r0, #1
   2f940:	str	r0, [r4, #4]
   2f944:	bne	2f950 <bcmp@plt+0x1d674>
   2f948:	mov	r0, r4
   2f94c:	bl	11f10 <free@plt>
   2f950:	mov	r0, r5
   2f954:	pop	{r4, r5, fp, pc}
   2f958:	ldr	r0, [pc, #24]	; 2f978 <bcmp@plt+0x1d69c>
   2f95c:	ldr	r1, [pc, #24]	; 2f97c <bcmp@plt+0x1d6a0>
   2f960:	ldr	r3, [pc, #24]	; 2f980 <bcmp@plt+0x1d6a4>
   2f964:	movw	r2, #301	; 0x12d
   2f968:	add	r0, pc, r0
   2f96c:	add	r1, pc, r1
   2f970:	add	r3, pc, r3
   2f974:	bl	11e08 <__assert_fail@plt>
   2f978:			; <UNDEFINED> instruction: 0x0002c6bd
   2f97c:	andeq	ip, r2, sl, lsl #11
   2f980:	andeq	ip, r2, fp, asr #13
   2f984:	push	{r4, r5, r6, sl, fp, lr}
   2f988:	add	fp, sp, #16
   2f98c:	mov	r4, r0
   2f990:	mov	r0, r1
   2f994:	mov	r1, r2
   2f998:	bl	2e15c <bcmp@plt+0x1be80>
   2f99c:	mov	r6, r0
   2f9a0:	mov	r0, r4
   2f9a4:	mov	r1, r6
   2f9a8:	bl	2e9e4 <bcmp@plt+0x1c708>
   2f9ac:	mov	r5, r0
   2f9b0:	cmp	r6, #0
   2f9b4:	beq	2f9d8 <bcmp@plt+0x1d6fc>
   2f9b8:	ldr	r0, [r6, #4]
   2f9bc:	cmp	r0, #0
   2f9c0:	ble	2f9f4 <bcmp@plt+0x1d718>
   2f9c4:	subs	r0, r0, #1
   2f9c8:	str	r0, [r6, #4]
   2f9cc:	bne	2f9d8 <bcmp@plt+0x1d6fc>
   2f9d0:	mov	r0, r6
   2f9d4:	bl	11f10 <free@plt>
   2f9d8:	cmp	r5, #0
   2f9dc:	beq	2f9f0 <bcmp@plt+0x1d714>
   2f9e0:	mov	r0, r4
   2f9e4:	mov	r1, r5
   2f9e8:	pop	{r4, r5, r6, sl, fp, lr}
   2f9ec:	b	2f4f4 <bcmp@plt+0x1d218>
   2f9f0:	pop	{r4, r5, r6, sl, fp, pc}
   2f9f4:	ldr	r0, [pc, #24]	; 2fa14 <bcmp@plt+0x1d738>
   2f9f8:	ldr	r1, [pc, #24]	; 2fa18 <bcmp@plt+0x1d73c>
   2f9fc:	ldr	r3, [pc, #24]	; 2fa1c <bcmp@plt+0x1d740>
   2fa00:	movw	r2, #301	; 0x12d
   2fa04:	add	r0, pc, r0
   2fa08:	add	r1, pc, r1
   2fa0c:	add	r3, pc, r3
   2fa10:	bl	11e08 <__assert_fail@plt>
   2fa14:	andeq	ip, r2, r1, lsr #12
   2fa18:	andeq	ip, r2, lr, ror #9
   2fa1c:	andeq	ip, r2, pc, lsr #12
   2fa20:	push	{r4, r5, fp, lr}
   2fa24:	add	fp, sp, #8
   2fa28:	mov	r5, r0
   2fa2c:	mov	r0, r1
   2fa30:	mov	r1, r2
   2fa34:	bl	2e15c <bcmp@plt+0x1be80>
   2fa38:	mov	r1, #0
   2fa3c:	mov	r2, #1
   2fa40:	mov	r4, r0
   2fa44:	bl	2de08 <bcmp@plt+0x1bb2c>
   2fa48:	mov	r1, r0
   2fa4c:	ldrh	r2, [r4, #2]
   2fa50:	ldr	r0, [pc, #176]	; 2fb08 <bcmp@plt+0x1d82c>
   2fa54:	add	r0, pc, r0
   2fa58:	bl	11d9c <printf@plt>
   2fa5c:	mov	r0, r5
   2fa60:	mov	r1, r4
   2fa64:	mov	r2, #1
   2fa68:	bl	2eba8 <bcmp@plt+0x1c8cc>
   2fa6c:	mov	r5, r0
   2fa70:	cmp	r0, #0
   2fa74:	beq	2faac <bcmp@plt+0x1d7d0>
   2fa78:	ldr	r0, [r5, #4]
   2fa7c:	mov	r1, #0
   2fa80:	mov	r2, #1
   2fa84:	bl	2de08 <bcmp@plt+0x1bb2c>
   2fa88:	mov	r1, r0
   2fa8c:	ldr	r0, [r5, #4]
   2fa90:	ldrh	r2, [r0, #2]
   2fa94:	ldr	r0, [pc, #116]	; 2fb10 <bcmp@plt+0x1d834>
   2fa98:	add	r0, pc, r0
   2fa9c:	bl	11d9c <printf@plt>
   2faa0:	cmp	r4, #0
   2faa4:	bne	2fac0 <bcmp@plt+0x1d7e4>
   2faa8:	b	2fae0 <bcmp@plt+0x1d804>
   2faac:	ldr	r0, [pc, #88]	; 2fb0c <bcmp@plt+0x1d830>
   2fab0:	add	r0, pc, r0
   2fab4:	bl	11e68 <puts@plt>
   2fab8:	cmp	r4, #0
   2fabc:	beq	2fae0 <bcmp@plt+0x1d804>
   2fac0:	ldr	r0, [r4, #4]
   2fac4:	cmp	r0, #0
   2fac8:	ble	2fae8 <bcmp@plt+0x1d80c>
   2facc:	subs	r0, r0, #1
   2fad0:	str	r0, [r4, #4]
   2fad4:	bne	2fae0 <bcmp@plt+0x1d804>
   2fad8:	mov	r0, r4
   2fadc:	bl	11f10 <free@plt>
   2fae0:	mov	r0, r5
   2fae4:	pop	{r4, r5, fp, pc}
   2fae8:	ldr	r0, [pc, #36]	; 2fb14 <bcmp@plt+0x1d838>
   2faec:	ldr	r1, [pc, #36]	; 2fb18 <bcmp@plt+0x1d83c>
   2faf0:	ldr	r3, [pc, #36]	; 2fb1c <bcmp@plt+0x1d840>
   2faf4:	movw	r2, #301	; 0x12d
   2faf8:	add	r0, pc, r0
   2fafc:	add	r1, pc, r1
   2fb00:	add	r3, pc, r3
   2fb04:	bl	11e08 <__assert_fail@plt>
   2fb08:	andeq	ip, r2, lr, lsr #18
   2fb0c:	andeq	ip, r2, r8, lsl #18
   2fb10:	andeq	ip, r2, r2, lsl #18
   2fb14:	andeq	ip, r2, sp, lsr #10
   2fb18:	strdeq	ip, [r2], -sl
   2fb1c:	andeq	ip, r2, fp, lsr r5
   2fb20:	push	{r4, r5, r6, r7, fp, lr}
   2fb24:	add	fp, sp, #16
   2fb28:	mov	r7, r0
   2fb2c:	mov	r0, #24
   2fb30:	mov	r5, r2
   2fb34:	mov	r6, r1
   2fb38:	bl	44994 <bcmp@plt+0x326b8>
   2fb3c:	mov	r4, r0
   2fb40:	cmp	r0, #0
   2fb44:	beq	2fb64 <bcmp@plt+0x1d888>
   2fb48:	mov	r0, r4
   2fb4c:	mov	r1, r7
   2fb50:	mov	r2, r6
   2fb54:	mov	r3, r5
   2fb58:	bl	2fb80 <bcmp@plt+0x1d8a4>
   2fb5c:	mov	r0, r4
   2fb60:	pop	{r4, r5, r6, r7, fp, pc}
   2fb64:	ldr	r1, [pc, #16]	; 2fb7c <bcmp@plt+0x1d8a0>
   2fb68:	mov	r0, #3
   2fb6c:	add	r1, pc, r1
   2fb70:	bl	40d10 <bcmp@plt+0x2ea34>
   2fb74:	mov	r0, r4
   2fb78:	pop	{r4, r5, r6, r7, fp, pc}
   2fb7c:	andeq	ip, r2, lr, lsl #18
   2fb80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fb84:	add	fp, sp, #28
   2fb88:	sub	sp, sp, #468	; 0x1d4
   2fb8c:	str	r3, [sp, #64]	; 0x40
   2fb90:	mov	r7, r2
   2fb94:	str	r1, [sp, #52]	; 0x34
   2fb98:	mov	r9, r0
   2fb9c:	bl	3dc9c <bcmp@plt+0x2b9c0>
   2fba0:	mov	r4, r0
   2fba4:	bl	3dc9c <bcmp@plt+0x2b9c0>
   2fba8:	mov	r8, r0
   2fbac:	mov	r0, #0
   2fbb0:	str	r0, [sp, #200]	; 0xc8
   2fbb4:	str	r0, [sp, #68]	; 0x44
   2fbb8:	ldr	r0, [r9, #8]
   2fbbc:	cmp	r0, #0
   2fbc0:	beq	2fbe0 <bcmp@plt+0x1d904>
   2fbc4:	ldr	r1, [r9]
   2fbc8:	cmp	r0, r1
   2fbcc:	beq	2fbe0 <bcmp@plt+0x1d904>
   2fbd0:	ldr	r1, [r9, #4]
   2fbd4:	cmp	r0, r1
   2fbd8:	beq	2fbe0 <bcmp@plt+0x1d904>
   2fbdc:	bl	11f10 <free@plt>
   2fbe0:	ldr	r0, [r9]
   2fbe4:	cmp	r0, #0
   2fbe8:	beq	2fbf0 <bcmp@plt+0x1d914>
   2fbec:	bl	11f10 <free@plt>
   2fbf0:	ldr	r0, [r9, #4]
   2fbf4:	cmp	r0, #0
   2fbf8:	beq	2fc00 <bcmp@plt+0x1d924>
   2fbfc:	bl	11f10 <free@plt>
   2fc00:	vmov.i32	q8, #0	; 0x00000000
   2fc04:	mov	r0, #20
   2fc08:	mov	r1, r9
   2fc0c:	mov	r2, #0
   2fc10:	mov	r3, r8
   2fc14:	str	r2, [r9, #16]
   2fc18:	vst1.32	{d16-d17}, [r1], r0
   2fc1c:	mov	r0, #0
   2fc20:	str	r2, [r1]
   2fc24:	str	r0, [sp, #28]
   2fc28:	mov	r1, r7
   2fc2c:	mov	r2, r4
   2fc30:	ldr	r0, [pc, #2636]	; 30684 <bcmp@plt+0x1e3a8>
   2fc34:	ldr	r0, [pc, r0]
   2fc38:	str	r0, [sp]
   2fc3c:	ldr	r0, [sp, #52]	; 0x34
   2fc40:	bl	30e2c <bcmp@plt+0x1eb50>
   2fc44:	ldr	r0, [r4, #12]
   2fc48:	mov	lr, #255	; 0xff
   2fc4c:	mov	sl, #0
   2fc50:	mov	ip, #255	; 0xff
   2fc54:	str	r8, [sp, #44]	; 0x2c
   2fc58:	str	r9, [sp, #48]	; 0x30
   2fc5c:	cmp	r0, #0
   2fc60:	mov	r0, #0
   2fc64:	str	r0, [sp, #40]	; 0x28
   2fc68:	beq	2ffcc <bcmp@plt+0x1dcf0>
   2fc6c:	ldr	r0, [r4, #4]
   2fc70:	mov	r1, #0
   2fc74:	mov	sl, #0
   2fc78:	mov	ip, #255	; 0xff
   2fc7c:	str	r1, [sp, #40]	; 0x28
   2fc80:	cmp	r0, r4
   2fc84:	beq	2ffcc <bcmp@plt+0x1dcf0>
   2fc88:	mov	r5, #255	; 0xff
   2fc8c:	mov	r1, #0
   2fc90:	mov	r2, #0
   2fc94:	b	2fcd8 <bcmp@plt+0x1d9fc>
   2fc98:	ldrb	r6, [r3, #5]
   2fc9c:	cmp	r6, #0
   2fca0:	beq	2fccc <bcmp@plt+0x1d9f0>
   2fca4:	cmp	r5, r7
   2fca8:	addeq	r6, sp, #68	; 0x44
   2fcac:	streq	r3, [r6, r2, lsl #2]
   2fcb0:	addeq	r2, r2, #1
   2fcb4:	streq	r1, [r6, r2, lsl #2]
   2fcb8:	cmp	r5, r7
   2fcbc:	movgt	r2, #1
   2fcc0:	movgt	r5, r7
   2fcc4:	strgt	r1, [sp, #72]	; 0x48
   2fcc8:	strgt	r3, [sp, #68]	; 0x44
   2fccc:	ldr	r0, [r0, #4]
   2fcd0:	cmp	r0, r4
   2fcd4:	beq	2fd10 <bcmp@plt+0x1da34>
   2fcd8:	ldr	r3, [r0, #8]
   2fcdc:	ldrb	r7, [r3, #4]
   2fce0:	cmp	r7, #0
   2fce4:	beq	2fccc <bcmp@plt+0x1d9f0>
   2fce8:	ldrb	r7, [r3, #7]
   2fcec:	cmp	r7, #255	; 0xff
   2fcf0:	beq	2fccc <bcmp@plt+0x1d9f0>
   2fcf4:	ldr	r6, [sp, #64]	; 0x40
   2fcf8:	cmp	r6, #0
   2fcfc:	beq	2fc98 <bcmp@plt+0x1d9bc>
   2fd00:	ldrb	r6, [r3, #6]
   2fd04:	cmp	r6, #0
   2fd08:	bne	2fca4 <bcmp@plt+0x1d9c8>
   2fd0c:	b	2fccc <bcmp@plt+0x1d9f0>
   2fd10:	cmp	r5, #255	; 0xff
   2fd14:	bne	2fd2c <bcmp@plt+0x1da50>
   2fd18:	mov	r0, #0
   2fd1c:	mov	ip, #255	; 0xff
   2fd20:	mov	sl, #0
   2fd24:	str	r0, [sp, #40]	; 0x28
   2fd28:	b	2ffcc <bcmp@plt+0x1dcf0>
   2fd2c:	ldr	r8, [sp, #68]	; 0x44
   2fd30:	str	r4, [sp, #20]
   2fd34:	str	r5, [sp, #60]	; 0x3c
   2fd38:	cmp	r8, #0
   2fd3c:	beq	2fdd0 <bcmp@plt+0x1daf4>
   2fd40:	ldrb	r2, [r8, #8]
   2fd44:	mov	r3, #0
   2fd48:	mov	r0, #0
   2fd4c:	mov	r1, r2
   2fd50:	uxtab	r3, r3, r2
   2fd54:	uxtb	r2, r2
   2fd58:	cmp	r2, #0
   2fd5c:	beq	2fd84 <bcmp@plt+0x1daa8>
   2fd60:	cmp	r1, #0
   2fd64:	beq	2fd8c <bcmp@plt+0x1dab0>
   2fd68:	mov	sl, r2
   2fd6c:	sdiv	r2, r1, r2
   2fd70:	mls	r2, r2, sl, r1
   2fd74:	mov	r1, sl
   2fd78:	cmp	r2, #0
   2fd7c:	bne	2fd68 <bcmp@plt+0x1da8c>
   2fd80:	b	2fd90 <bcmp@plt+0x1dab4>
   2fd84:	mov	sl, r1
   2fd88:	b	2fd90 <bcmp@plt+0x1dab4>
   2fd8c:	mov	sl, r2
   2fd90:	add	r0, r0, #1
   2fd94:	add	r1, sp, #68	; 0x44
   2fd98:	ldr	r1, [r1, r0, lsl #2]
   2fd9c:	cmp	r1, #0
   2fda0:	beq	2fdb0 <bcmp@plt+0x1dad4>
   2fda4:	ldrb	r2, [r1, #8]
   2fda8:	mov	r1, sl
   2fdac:	b	2fd50 <bcmp@plt+0x1da74>
   2fdb0:	add	r4, r9, #12
   2fdb4:	cmp	r3, #0
   2fdb8:	beq	2fdd8 <bcmp@plt+0x1dafc>
   2fdbc:	mov	r0, #1
   2fdc0:	str	r3, [sp, #40]	; 0x28
   2fdc4:	sdiv	r5, r3, sl
   2fdc8:	str	r0, [sp, #56]	; 0x38
   2fdcc:	b	2fe1c <bcmp@plt+0x1db40>
   2fdd0:	add	r4, r9, #12
   2fdd4:	mov	sl, #0
   2fdd8:	cmp	r8, #0
   2fddc:	beq	2fe08 <bcmp@plt+0x1db2c>
   2fde0:	add	r0, sp, #68	; 0x44
   2fde4:	mov	r1, #0
   2fde8:	mov	r5, #0
   2fdec:	add	r0, r0, #4
   2fdf0:	str	r1, [sp, #56]	; 0x38
   2fdf4:	ldr	r1, [r0, r5, lsl #2]
   2fdf8:	add	r5, r5, #1
   2fdfc:	cmp	r1, #0
   2fe00:	bne	2fdf4 <bcmp@plt+0x1db18>
   2fe04:	b	2fe14 <bcmp@plt+0x1db38>
   2fe08:	mov	r0, #0
   2fe0c:	mov	r5, #0
   2fe10:	str	r0, [sp, #56]	; 0x38
   2fe14:	mov	r0, #0
   2fe18:	str	r0, [sp, #40]	; 0x28
   2fe1c:	lsl	r0, r5, #2
   2fe20:	bl	449c8 <bcmp@plt+0x326ec>
   2fe24:	cmp	r8, #0
   2fe28:	mov	lr, #255	; 0xff
   2fe2c:	str	r5, [r4]
   2fe30:	beq	2ffbc <bcmp@plt+0x1dce0>
   2fe34:	add	r1, r0, #8
   2fe38:	mov	r5, #0
   2fe3c:	add	r4, sp, #68	; 0x44
   2fe40:	mov	r2, #0
   2fe44:	str	r1, [sp, #32]
   2fe48:	b	2fe68 <bcmp@plt+0x1db8c>
   2fe4c:	mov	r5, r8
   2fe50:	add	r2, r2, #1
   2fe54:	add	r1, sp, #68	; 0x44
   2fe58:	ldr	r8, [r1, r2, lsl #2]
   2fe5c:	add	r4, r1, r2, lsl #2
   2fe60:	cmp	r8, #0
   2fe64:	beq	2ffbc <bcmp@plt+0x1dce0>
   2fe68:	ldr	r1, [sp, #56]	; 0x38
   2fe6c:	mov	ip, #1
   2fe70:	cmp	r1, #0
   2fe74:	beq	2fe88 <bcmp@plt+0x1dbac>
   2fe78:	ldrb	r1, [r8, #8]
   2fe7c:	sdiv	ip, r1, sl
   2fe80:	cmp	ip, #1
   2fe84:	blt	2fe50 <bcmp@plt+0x1db74>
   2fe88:	add	r8, ip, r5
   2fe8c:	cmp	ip, #4
   2fe90:	mov	r7, r5
   2fe94:	bcc	2ff50 <bcmp@plt+0x1dc74>
   2fe98:	add	r1, sp, #68	; 0x44
   2fe9c:	add	r6, r0, r5, lsl #2
   2fea0:	add	r3, r1, r2, lsl #2
   2fea4:	orr	r3, r3, #1
   2fea8:	cmp	r6, r3
   2feac:	bcs	2fec8 <bcmp@plt+0x1dbec>
   2feb0:	lsl	r3, ip, #2
   2feb4:	mov	r7, r5
   2feb8:	add	r3, r3, r5, lsl #2
   2febc:	add	r3, r0, r3
   2fec0:	cmp	r3, r4
   2fec4:	bhi	2ff50 <bcmp@plt+0x1dc74>
   2fec8:	bic	r7, ip, #3
   2fecc:	mov	r1, #1
   2fed0:	subs	r3, r7, #4
   2fed4:	add	r3, r1, r3, lsr #2
   2fed8:	and	r1, r3, #1
   2fedc:	str	r1, [sp, #36]	; 0x24
   2fee0:	beq	2ff10 <bcmp@plt+0x1dc34>
   2fee4:	vld1.32	{d16[]-d17[]}, [r4 :32]
   2fee8:	sub	r9, r3, r1
   2feec:	mov	lr, #0
   2fef0:	mov	r1, #32
   2fef4:	add	r3, r6, #16
   2fef8:	subs	r9, r9, #2
   2fefc:	add	lr, lr, #8
   2ff00:	vst1.32	{d16-d17}, [r3]
   2ff04:	vst1.32	{d16-d17}, [r6], r1
   2ff08:	bne	2fef4 <bcmp@plt+0x1dc18>
   2ff0c:	b	2ff14 <bcmp@plt+0x1dc38>
   2ff10:	mov	lr, #0
   2ff14:	ldr	r1, [sp, #36]	; 0x24
   2ff18:	ldr	r9, [sp, #48]	; 0x30
   2ff1c:	cmp	r1, #0
   2ff20:	beq	2ff34 <bcmp@plt+0x1dc58>
   2ff24:	vld1.32	{d16[]-d17[]}, [r4 :32]
   2ff28:	add	r3, r5, lr
   2ff2c:	add	r3, r0, r3, lsl #2
   2ff30:	vst1.32	{d16-d17}, [r3]
   2ff34:	cmp	ip, r7
   2ff38:	bne	2ff48 <bcmp@plt+0x1dc6c>
   2ff3c:	mov	r5, r8
   2ff40:	mov	lr, #255	; 0xff
   2ff44:	b	2fe50 <bcmp@plt+0x1db74>
   2ff48:	add	r7, r5, r7
   2ff4c:	mov	lr, #255	; 0xff
   2ff50:	add	r6, ip, r5
   2ff54:	sub	r5, r6, r7
   2ff58:	ands	r3, r5, #3
   2ff5c:	sub	r5, r5, #1
   2ff60:	beq	2ff78 <bcmp@plt+0x1dc9c>
   2ff64:	ldr	r1, [r4]
   2ff68:	subs	r3, r3, #1
   2ff6c:	str	r1, [r0, r7, lsl #2]
   2ff70:	add	r7, r7, #1
   2ff74:	bne	2ff64 <bcmp@plt+0x1dc88>
   2ff78:	cmp	r5, #3
   2ff7c:	bcc	2fe4c <bcmp@plt+0x1db70>
   2ff80:	ldr	r1, [sp, #32]
   2ff84:	add	r5, r1, r7, lsl #2
   2ff88:	sub	r7, r6, r7
   2ff8c:	ldr	r1, [r4]
   2ff90:	subs	r7, r7, #4
   2ff94:	str	r1, [r5, #-8]
   2ff98:	ldr	r1, [r4]
   2ff9c:	str	r1, [r5, #-4]
   2ffa0:	ldr	r1, [r4]
   2ffa4:	str	r1, [r5]
   2ffa8:	ldr	r1, [r4]
   2ffac:	str	r1, [r5, #4]
   2ffb0:	add	r5, r5, #16
   2ffb4:	bne	2ff8c <bcmp@plt+0x1dcb0>
   2ffb8:	b	2fe4c <bcmp@plt+0x1db70>
   2ffbc:	ldr	r4, [sp, #20]
   2ffc0:	ldr	r8, [sp, #44]	; 0x2c
   2ffc4:	ldr	ip, [sp, #60]	; 0x3c
   2ffc8:	str	r0, [r9]
   2ffcc:	ldr	r0, [r8, #12]
   2ffd0:	cmp	r0, #0
   2ffd4:	beq	300a4 <bcmp@plt+0x1ddc8>
   2ffd8:	ldr	r0, [r8, #4]
   2ffdc:	mov	r7, #0
   2ffe0:	cmp	r0, r8
   2ffe4:	beq	30370 <bcmp@plt+0x1e094>
   2ffe8:	add	r2, sp, #68	; 0x44
   2ffec:	add	r1, sp, #68	; 0x44
   2fff0:	str	ip, [sp, #60]	; 0x3c
   2fff4:	mov	ip, #0
   2fff8:	mov	r3, #0
   2fffc:	add	r9, r1, #132	; 0x84
   30000:	mov	r1, #255	; 0xff
   30004:	add	r2, r2, #132	; 0x84
   30008:	b	30048 <bcmp@plt+0x1dd6c>
   3000c:	ldrb	r5, [r7, #5]
   30010:	cmp	r5, #0
   30014:	beq	3003c <bcmp@plt+0x1dd60>
   30018:	cmp	r1, r6
   3001c:	streq	r7, [r2, r3, lsl #2]
   30020:	addeq	r3, r3, #1
   30024:	streq	ip, [r2, r3, lsl #2]
   30028:	cmp	r1, r6
   3002c:	movgt	r3, #1
   30030:	movgt	r1, r6
   30034:	strgt	ip, [sp, #204]	; 0xcc
   30038:	strgt	r7, [sp, #200]	; 0xc8
   3003c:	ldr	r0, [r0, #4]
   30040:	cmp	r0, r8
   30044:	beq	30080 <bcmp@plt+0x1dda4>
   30048:	ldr	r7, [r0, #8]
   3004c:	ldrb	r6, [r7, #4]
   30050:	cmp	r6, #0
   30054:	beq	3003c <bcmp@plt+0x1dd60>
   30058:	ldrb	r6, [r7, #7]
   3005c:	cmp	r6, #255	; 0xff
   30060:	beq	3003c <bcmp@plt+0x1dd60>
   30064:	ldr	r5, [sp, #64]	; 0x40
   30068:	cmp	r5, #0
   3006c:	beq	3000c <bcmp@plt+0x1dd30>
   30070:	ldrb	r5, [r7, #6]
   30074:	cmp	r5, #0
   30078:	bne	30018 <bcmp@plt+0x1dd3c>
   3007c:	b	3003c <bcmp@plt+0x1dd60>
   30080:	cmp	r1, #255	; 0xff
   30084:	bne	300ac <bcmp@plt+0x1ddd0>
   30088:	ldr	r9, [sp, #48]	; 0x30
   3008c:	ldr	ip, [sp, #60]	; 0x3c
   30090:	mov	r0, #0
   30094:	mov	lr, #255	; 0xff
   30098:	mov	r7, #0
   3009c:	str	r0, [sp, #28]
   300a0:	b	30370 <bcmp@plt+0x1e094>
   300a4:	mov	r7, #0
   300a8:	b	30370 <bcmp@plt+0x1e094>
   300ac:	ldr	r5, [sp, #200]	; 0xc8
   300b0:	str	r1, [sp, #24]
   300b4:	str	r4, [sp, #20]
   300b8:	cmp	r5, #0
   300bc:	beq	30158 <bcmp@plt+0x1de7c>
   300c0:	ldrb	r2, [r5, #8]
   300c4:	mov	r3, #0
   300c8:	mov	r0, #0
   300cc:	mov	r1, r2
   300d0:	uxtab	r3, r3, r2
   300d4:	uxtb	r2, r2
   300d8:	cmp	r2, #0
   300dc:	beq	30104 <bcmp@plt+0x1de28>
   300e0:	cmp	r1, #0
   300e4:	beq	3010c <bcmp@plt+0x1de30>
   300e8:	mov	r7, r2
   300ec:	sdiv	r2, r1, r2
   300f0:	mls	r2, r2, r7, r1
   300f4:	mov	r1, r7
   300f8:	cmp	r2, #0
   300fc:	bne	300e8 <bcmp@plt+0x1de0c>
   30100:	b	30110 <bcmp@plt+0x1de34>
   30104:	mov	r7, r1
   30108:	b	30110 <bcmp@plt+0x1de34>
   3010c:	mov	r7, r2
   30110:	add	r0, r0, #1
   30114:	add	r1, sp, #68	; 0x44
   30118:	add	r1, r1, r0, lsl #2
   3011c:	ldr	r1, [r1, #132]	; 0x84
   30120:	cmp	r1, #0
   30124:	beq	30134 <bcmp@plt+0x1de58>
   30128:	ldrb	r2, [r1, #8]
   3012c:	mov	r1, r7
   30130:	b	300d0 <bcmp@plt+0x1ddf4>
   30134:	ldr	r0, [sp, #48]	; 0x30
   30138:	cmp	r3, #0
   3013c:	add	r4, r0, #16
   30140:	beq	30164 <bcmp@plt+0x1de88>
   30144:	mov	r0, #1
   30148:	str	r3, [sp, #28]
   3014c:	sdiv	r6, r3, r7
   30150:	str	r0, [sp, #56]	; 0x38
   30154:	b	301a8 <bcmp@plt+0x1decc>
   30158:	ldr	r0, [sp, #48]	; 0x30
   3015c:	mov	r7, #0
   30160:	add	r4, r0, #16
   30164:	cmp	r5, #0
   30168:	beq	30194 <bcmp@plt+0x1deb8>
   3016c:	add	r0, sp, #68	; 0x44
   30170:	mov	r1, #0
   30174:	mov	r6, #0
   30178:	add	r0, r0, #136	; 0x88
   3017c:	str	r1, [sp, #56]	; 0x38
   30180:	ldr	r1, [r0, r6, lsl #2]
   30184:	add	r6, r6, #1
   30188:	cmp	r1, #0
   3018c:	bne	30180 <bcmp@plt+0x1dea4>
   30190:	b	301a0 <bcmp@plt+0x1dec4>
   30194:	mov	r0, #0
   30198:	mov	r6, #0
   3019c:	str	r0, [sp, #56]	; 0x38
   301a0:	mov	r0, #0
   301a4:	str	r0, [sp, #28]
   301a8:	lsl	r0, r6, #2
   301ac:	bl	449c8 <bcmp@plt+0x326ec>
   301b0:	ldr	lr, [sp, #24]
   301b4:	ldr	ip, [sp, #60]	; 0x3c
   301b8:	cmp	r5, #0
   301bc:	str	r6, [r4]
   301c0:	beq	30364 <bcmp@plt+0x1e088>
   301c4:	add	r1, r0, #8
   301c8:	mov	r4, #0
   301cc:	mov	r2, #0
   301d0:	str	r1, [sp, #32]
   301d4:	b	301f4 <bcmp@plt+0x1df18>
   301d8:	ldr	r4, [sp, #64]	; 0x40
   301dc:	add	r2, r2, #1
   301e0:	add	r1, sp, #68	; 0x44
   301e4:	add	r9, r1, r2, lsl #2
   301e8:	ldr	r5, [r9, #132]!	; 0x84
   301ec:	cmp	r5, #0
   301f0:	beq	30364 <bcmp@plt+0x1e088>
   301f4:	ldr	r1, [sp, #56]	; 0x38
   301f8:	mov	r6, #1
   301fc:	cmp	r1, #0
   30200:	beq	30214 <bcmp@plt+0x1df38>
   30204:	ldrb	r1, [r5, #8]
   30208:	sdiv	r6, r1, r7
   3020c:	cmp	r6, #1
   30210:	blt	301dc <bcmp@plt+0x1df00>
   30214:	add	r1, r6, r4
   30218:	cmp	r6, #4
   3021c:	mov	r5, r4
   30220:	str	r1, [sp, #64]	; 0x40
   30224:	bcc	302e4 <bcmp@plt+0x1e008>
   30228:	add	r1, sp, #68	; 0x44
   3022c:	add	ip, r0, r4, lsl #2
   30230:	add	r3, r1, r2, lsl #2
   30234:	add	r3, r3, #133	; 0x85
   30238:	cmp	ip, r3
   3023c:	bcs	30258 <bcmp@plt+0x1df7c>
   30240:	lsl	r3, r6, #2
   30244:	mov	r5, r4
   30248:	add	r3, r3, r4, lsl #2
   3024c:	add	r3, r0, r3
   30250:	cmp	r3, r9
   30254:	bhi	302e4 <bcmp@plt+0x1e008>
   30258:	bic	r5, r6, #3
   3025c:	mov	r1, #1
   30260:	subs	r3, r5, #4
   30264:	add	r3, r1, r3, lsr #2
   30268:	and	r1, r3, #1
   3026c:	str	r1, [sp, #36]	; 0x24
   30270:	beq	302a0 <bcmp@plt+0x1dfc4>
   30274:	vld1.32	{d16[]-d17[]}, [r9 :32]
   30278:	sub	lr, r3, r1
   3027c:	mov	r8, #0
   30280:	mov	r1, #32
   30284:	add	r3, ip, #16
   30288:	subs	lr, lr, #2
   3028c:	add	r8, r8, #8
   30290:	vst1.32	{d16-d17}, [r3]
   30294:	vst1.32	{d16-d17}, [ip], r1
   30298:	bne	30284 <bcmp@plt+0x1dfa8>
   3029c:	b	302a4 <bcmp@plt+0x1dfc8>
   302a0:	mov	r8, #0
   302a4:	ldr	r1, [sp, #36]	; 0x24
   302a8:	ldr	lr, [sp, #24]
   302ac:	cmp	r1, #0
   302b0:	beq	302c4 <bcmp@plt+0x1dfe8>
   302b4:	vld1.32	{d16[]-d17[]}, [r9 :32]
   302b8:	add	r3, r4, r8
   302bc:	add	r3, r0, r3, lsl #2
   302c0:	vst1.32	{d16-d17}, [r3]
   302c4:	cmp	r6, r5
   302c8:	bne	302dc <bcmp@plt+0x1e000>
   302cc:	ldr	r4, [sp, #64]	; 0x40
   302d0:	ldr	r8, [sp, #44]	; 0x2c
   302d4:	ldr	ip, [sp, #60]	; 0x3c
   302d8:	b	301dc <bcmp@plt+0x1df00>
   302dc:	ldr	r8, [sp, #44]	; 0x2c
   302e0:	add	r5, r4, r5
   302e4:	add	r6, r6, r4
   302e8:	sub	r4, r6, r5
   302ec:	ands	r3, r4, #3
   302f0:	sub	r4, r4, #1
   302f4:	beq	3031c <bcmp@plt+0x1e040>
   302f8:	ldr	ip, [sp, #60]	; 0x3c
   302fc:	ldr	r1, [r9]
   30300:	subs	r3, r3, #1
   30304:	str	r1, [r0, r5, lsl #2]
   30308:	add	r5, r5, #1
   3030c:	bne	302fc <bcmp@plt+0x1e020>
   30310:	cmp	r4, #3
   30314:	bcc	301d8 <bcmp@plt+0x1defc>
   30318:	b	30328 <bcmp@plt+0x1e04c>
   3031c:	ldr	ip, [sp, #60]	; 0x3c
   30320:	cmp	r4, #3
   30324:	bcc	301d8 <bcmp@plt+0x1defc>
   30328:	ldr	r1, [sp, #32]
   3032c:	sub	r6, r6, r5
   30330:	add	r4, r1, r5, lsl #2
   30334:	ldr	r1, [r9]
   30338:	subs	r6, r6, #4
   3033c:	str	r1, [r4, #-8]
   30340:	ldr	r1, [r9]
   30344:	str	r1, [r4, #-4]
   30348:	ldr	r1, [r9]
   3034c:	str	r1, [r4]
   30350:	ldr	r1, [r9]
   30354:	str	r1, [r4, #4]
   30358:	add	r4, r4, #16
   3035c:	bne	30334 <bcmp@plt+0x1e058>
   30360:	b	301d8 <bcmp@plt+0x1defc>
   30364:	ldr	r9, [sp, #48]	; 0x30
   30368:	ldr	r4, [sp, #20]
   3036c:	str	r0, [r9, #4]
   30370:	ldr	r0, [r9]
   30374:	cmp	r0, #0
   30378:	beq	30644 <bcmp@plt+0x1e368>
   3037c:	ldr	r1, [r9, #4]
   30380:	cmp	r1, #0
   30384:	beq	30644 <bcmp@plt+0x1e368>
   30388:	cmp	ip, lr
   3038c:	bge	303a0 <bcmp@plt+0x1e0c4>
   30390:	str	r0, [r9, #8]
   30394:	ldr	r1, [r9, #12]
   30398:	str	r1, [r9, #20]
   3039c:	b	30644 <bcmp@plt+0x1e368>
   303a0:	ble	303b4 <bcmp@plt+0x1e0d8>
   303a4:	str	r1, [r9, #8]
   303a8:	ldr	r1, [r9, #16]
   303ac:	str	r1, [r9, #20]
   303b0:	b	30644 <bcmp@plt+0x1e368>
   303b4:	cmp	r7, #0
   303b8:	beq	303e8 <bcmp@plt+0x1e10c>
   303bc:	cmp	sl, #0
   303c0:	beq	303f0 <bcmp@plt+0x1e114>
   303c4:	ldr	ip, [sp, #28]
   303c8:	ldr	r5, [sp, #40]	; 0x28
   303cc:	sdiv	r0, sl, r7
   303d0:	mov	r6, r7
   303d4:	mls	r7, r0, r7, sl
   303d8:	mov	sl, r6
   303dc:	cmp	r7, #0
   303e0:	bne	303cc <bcmp@plt+0x1e0f0>
   303e4:	b	303fc <bcmp@plt+0x1e120>
   303e8:	mov	r6, sl
   303ec:	b	303f4 <bcmp@plt+0x1e118>
   303f0:	mov	r6, r7
   303f4:	ldr	ip, [sp, #28]
   303f8:	ldr	r5, [sp, #40]	; 0x28
   303fc:	ldr	r1, [sp, #68]	; 0x44
   30400:	mov	r0, #0
   30404:	cmp	r1, #0
   30408:	beq	30428 <bcmp@plt+0x1e14c>
   3040c:	add	r2, sp, #68	; 0x44
   30410:	add	r3, r2, r0, lsl #2
   30414:	add	r0, r0, #1
   30418:	str	r1, [r3, #264]	; 0x108
   3041c:	ldr	r1, [r3, #4]
   30420:	cmp	r1, #0
   30424:	bne	30410 <bcmp@plt+0x1e134>
   30428:	ldr	r1, [sp, #200]	; 0xc8
   3042c:	cmp	r1, #0
   30430:	beq	30454 <bcmp@plt+0x1e178>
   30434:	add	r3, sp, #68	; 0x44
   30438:	add	r2, r3, #136	; 0x88
   3043c:	add	r3, r3, #264	; 0x108
   30440:	str	r1, [r3, r0, lsl #2]
   30444:	add	r0, r0, #1
   30448:	ldr	r1, [r2], #4
   3044c:	cmp	r1, #0
   30450:	bne	30440 <bcmp@plt+0x1e164>
   30454:	add	sl, sp, #68	; 0x44
   30458:	mov	r1, #0
   3045c:	str	r4, [sp, #20]
   30460:	str	r6, [sp, #60]	; 0x3c
   30464:	add	r7, sl, #264	; 0x108
   30468:	str	r1, [r7, r0, lsl #2]
   3046c:	adds	r0, ip, r5
   30470:	str	r0, [sp, #64]	; 0x40
   30474:	beq	30480 <bcmp@plt+0x1e1a4>
   30478:	sdiv	r4, r0, r6
   3047c:	b	30498 <bcmp@plt+0x1e1bc>
   30480:	mov	r0, #66	; 0x42
   30484:	ldr	r1, [sl, r0, lsl #2]
   30488:	add	r0, r0, #1
   3048c:	cmp	r1, #0
   30490:	bne	30484 <bcmp@plt+0x1e1a8>
   30494:	sub	r4, r0, #67	; 0x43
   30498:	lsl	r0, r4, #2
   3049c:	bl	449c8 <bcmp@plt+0x326ec>
   304a0:	str	r4, [r9, #20]
   304a4:	ldr	ip, [sp, #64]	; 0x40
   304a8:	ldr	r4, [sp, #332]	; 0x14c
   304ac:	cmp	r4, #0
   304b0:	beq	30638 <bcmp@plt+0x1e35c>
   304b4:	add	r1, r0, #8
   304b8:	mov	r2, #0
   304bc:	str	r1, [sp, #40]	; 0x28
   304c0:	mov	r1, #0
   304c4:	b	304ec <bcmp@plt+0x1e210>
   304c8:	ldr	r9, [sp, #48]	; 0x30
   304cc:	mov	r1, sl
   304d0:	mov	sl, ip
   304d4:	ldr	ip, [sp, #64]	; 0x40
   304d8:	add	r2, r2, #1
   304dc:	add	r7, sl, r2, lsl #2
   304e0:	ldr	r4, [r7, #264]!	; 0x108
   304e4:	cmp	r4, #0
   304e8:	beq	30638 <bcmp@plt+0x1e35c>
   304ec:	cmp	ip, #0
   304f0:	mov	r5, #1
   304f4:	beq	3050c <bcmp@plt+0x1e230>
   304f8:	ldrb	r3, [r4, #8]
   304fc:	ldr	r6, [sp, #60]	; 0x3c
   30500:	sdiv	r5, r3, r6
   30504:	cmp	r5, #1
   30508:	blt	304d8 <bcmp@plt+0x1e1fc>
   3050c:	mov	ip, sl
   30510:	add	sl, r5, r1
   30514:	cmp	r5, #4
   30518:	mov	r4, r1
   3051c:	bcc	305cc <bcmp@plt+0x1e2f0>
   30520:	add	r3, ip, r2, lsl #2
   30524:	movw	r6, #265	; 0x109
   30528:	add	lr, r0, r1, lsl #2
   3052c:	add	r3, r3, r6
   30530:	cmp	lr, r3
   30534:	bcs	30550 <bcmp@plt+0x1e274>
   30538:	lsl	r3, r5, #2
   3053c:	mov	r4, r1
   30540:	add	r3, r3, r1, lsl #2
   30544:	add	r3, r0, r3
   30548:	cmp	r3, r7
   3054c:	bhi	305cc <bcmp@plt+0x1e2f0>
   30550:	bic	r3, r5, #3
   30554:	mov	r6, #1
   30558:	subs	r4, r3, #4
   3055c:	add	r4, r6, r4, lsr #2
   30560:	and	r6, r4, #1
   30564:	str	r6, [sp, #56]	; 0x38
   30568:	beq	30598 <bcmp@plt+0x1e2bc>
   3056c:	vld1.32	{d16[]-d17[]}, [r7 :32]
   30570:	sub	r8, r4, r6
   30574:	mov	r9, #0
   30578:	mov	r6, #32
   3057c:	add	r4, lr, #16
   30580:	subs	r8, r8, #2
   30584:	add	r9, r9, #8
   30588:	vst1.32	{d16-d17}, [r4]
   3058c:	vst1.32	{d16-d17}, [lr], r6
   30590:	bne	3057c <bcmp@plt+0x1e2a0>
   30594:	b	3059c <bcmp@plt+0x1e2c0>
   30598:	mov	r9, #0
   3059c:	ldr	r6, [sp, #56]	; 0x38
   305a0:	ldr	r8, [sp, #44]	; 0x2c
   305a4:	cmp	r6, #0
   305a8:	beq	305bc <bcmp@plt+0x1e2e0>
   305ac:	vld1.32	{d16[]-d17[]}, [r7 :32]
   305b0:	add	r4, r1, r9
   305b4:	add	r4, r0, r4, lsl #2
   305b8:	vst1.32	{d16-d17}, [r4]
   305bc:	cmp	r5, r3
   305c0:	beq	304c8 <bcmp@plt+0x1e1ec>
   305c4:	ldr	r9, [sp, #48]	; 0x30
   305c8:	add	r4, r1, r3
   305cc:	add	r1, r5, r1
   305d0:	sub	r5, r1, r4
   305d4:	ands	r3, r5, #3
   305d8:	sub	r5, r5, #1
   305dc:	beq	305f4 <bcmp@plt+0x1e318>
   305e0:	ldr	r6, [r7]
   305e4:	subs	r3, r3, #1
   305e8:	str	r6, [r0, r4, lsl #2]
   305ec:	add	r4, r4, #1
   305f0:	bne	305e0 <bcmp@plt+0x1e304>
   305f4:	cmp	r5, #3
   305f8:	bcc	304cc <bcmp@plt+0x1e1f0>
   305fc:	ldr	r3, [sp, #40]	; 0x28
   30600:	sub	r1, r1, r4
   30604:	add	r5, r3, r4, lsl #2
   30608:	ldr	r3, [r7]
   3060c:	subs	r1, r1, #4
   30610:	str	r3, [r5, #-8]
   30614:	ldr	r3, [r7]
   30618:	str	r3, [r5, #-4]
   3061c:	ldr	r3, [r7]
   30620:	str	r3, [r5]
   30624:	ldr	r3, [r7]
   30628:	str	r3, [r5, #4]
   3062c:	add	r5, r5, #16
   30630:	bne	30608 <bcmp@plt+0x1e32c>
   30634:	b	304cc <bcmp@plt+0x1e1f0>
   30638:	str	r0, [r9, #8]
   3063c:	ldr	r4, [sp, #20]
   30640:	ldr	r0, [r9]
   30644:	ldmib	r9, {r1, r2, r3, r7}
   30648:	ldr	r6, [r9, #20]
   3064c:	str	r7, [sp]
   30650:	ldr	r7, [sp, #52]	; 0x34
   30654:	mov	r5, #5
   30658:	str	r5, [sp, #12]
   3065c:	str	r6, [sp, #4]
   30660:	str	r7, [sp, #8]
   30664:	bl	306ec <bcmp@plt+0x1e410>
   30668:	mov	r0, r4
   3066c:	bl	3e398 <bcmp@plt+0x2c0bc>
   30670:	mov	r0, r8
   30674:	bl	3e398 <bcmp@plt+0x2c0bc>
   30678:	mov	r0, #1
   3067c:	sub	sp, fp, #28
   30680:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30684:	ldrdeq	r6, [r4], -r0
   30688:	push	{r4, sl, fp, lr}
   3068c:	add	fp, sp, #8
   30690:	mov	r4, r0
   30694:	ldr	r0, [r0, #8]
   30698:	cmp	r0, #0
   3069c:	beq	306bc <bcmp@plt+0x1e3e0>
   306a0:	ldr	r1, [r4]
   306a4:	cmp	r0, r1
   306a8:	beq	306c0 <bcmp@plt+0x1e3e4>
   306ac:	ldr	r1, [r4, #4]
   306b0:	cmp	r0, r1
   306b4:	beq	306bc <bcmp@plt+0x1e3e0>
   306b8:	bl	11f10 <free@plt>
   306bc:	ldr	r1, [r4]
   306c0:	cmp	r1, #0
   306c4:	beq	306d0 <bcmp@plt+0x1e3f4>
   306c8:	mov	r0, r1
   306cc:	bl	11f10 <free@plt>
   306d0:	ldr	r0, [r4, #4]
   306d4:	cmp	r0, #0
   306d8:	beq	306e0 <bcmp@plt+0x1e404>
   306dc:	bl	11f10 <free@plt>
   306e0:	mov	r0, r4
   306e4:	pop	{r4, sl, fp, lr}
   306e8:	b	11f10 <free@plt>
   306ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   306f0:	add	fp, sp, #28
   306f4:	sub	sp, sp, #956	; 0x3bc
   306f8:	sub	sp, sp, #2048	; 0x800
   306fc:	ldr	r8, [fp, #20]
   30700:	mov	r7, r3
   30704:	mov	r5, r2
   30708:	mov	r6, r1
   3070c:	mov	r4, r0
   30710:	cmp	r8, #5
   30714:	blt	30730 <bcmp@plt+0x1e454>
   30718:	ldr	r0, [pc, #596]	; 30974 <bcmp@plt+0x1e698>
   3071c:	ldr	r0, [pc, r0]
   30720:	ldr	r0, [r0]
   30724:	add	r0, r0, #4
   30728:	cmp	r0, r8
   3072c:	blt	3096c <bcmp@plt+0x1e690>
   30730:	ldr	r0, [fp, #16]
   30734:	bl	342fc <bcmp@plt+0x22020>
   30738:	ldr	r1, [pc, #568]	; 30978 <bcmp@plt+0x1e69c>
   3073c:	mov	r2, r0
   30740:	mov	r0, r8
   30744:	add	r1, pc, r1
   30748:	bl	40d10 <bcmp@plt+0x2ea34>
   3074c:	ldr	r1, [pc, #552]	; 3097c <bcmp@plt+0x1e6a0>
   30750:	mov	r9, sp
   30754:	mov	r2, r7
   30758:	mov	r0, r9
   3075c:	add	r1, pc, r1
   30760:	bl	1209c <sprintf@plt>
   30764:	cmp	r7, #1
   30768:	blt	307c4 <bcmp@plt+0x1e4e8>
   3076c:	movw	sl, #2851	; 0xb23
   30770:	mov	r0, r9
   30774:	bl	1203c <strlen@plt>
   30778:	add	r8, r9, r0
   3077c:	cmp	r0, sl
   30780:	bcs	307b0 <bcmp@plt+0x1e4d4>
   30784:	ldr	r0, [r4], #4
   30788:	ldr	r0, [r0]
   3078c:	bl	342fc <bcmp@plt+0x22020>
   30790:	ldr	r1, [pc, #488]	; 30980 <bcmp@plt+0x1e6a4>
   30794:	mov	r2, r0
   30798:	mov	r0, r8
   3079c:	add	r1, pc, r1
   307a0:	bl	1209c <sprintf@plt>
   307a4:	subs	r7, r7, #1
   307a8:	bne	30770 <bcmp@plt+0x1e494>
   307ac:	b	307c4 <bcmp@plt+0x1e4e8>
   307b0:	mov	r0, #0
   307b4:	strb	r0, [r8, #4]
   307b8:	movw	r0, #11808	; 0x2e20
   307bc:	movt	r0, #11822	; 0x2e2e
   307c0:	str	r0, [r8]
   307c4:	ldr	r0, [fp, #20]
   307c8:	ldr	r4, [fp, #8]
   307cc:	cmp	r0, #5
   307d0:	blt	307ec <bcmp@plt+0x1e510>
   307d4:	ldr	r1, [pc, #424]	; 30984 <bcmp@plt+0x1e6a8>
   307d8:	ldr	r1, [pc, r1]
   307dc:	ldr	r1, [r1]
   307e0:	add	r1, r1, #4
   307e4:	cmp	r1, r0
   307e8:	blt	307fc <bcmp@plt+0x1e520>
   307ec:	ldr	r1, [pc, #404]	; 30988 <bcmp@plt+0x1e6ac>
   307f0:	mov	r2, sp
   307f4:	add	r1, pc, r1
   307f8:	bl	40d10 <bcmp@plt+0x2ea34>
   307fc:	ldr	r1, [pc, #392]	; 3098c <bcmp@plt+0x1e6b0>
   30800:	mov	r8, sp
   30804:	mov	r2, r4
   30808:	mov	r0, r8
   3080c:	add	r1, pc, r1
   30810:	bl	1209c <sprintf@plt>
   30814:	cmp	r4, #1
   30818:	blt	30878 <bcmp@plt+0x1e59c>
   3081c:	ldr	r9, [pc, #364]	; 30990 <bcmp@plt+0x1e6b4>
   30820:	movw	sl, #2901	; 0xb55
   30824:	add	r9, pc, r9
   30828:	mov	r0, r8
   3082c:	bl	1203c <strlen@plt>
   30830:	add	r7, r8, r0
   30834:	cmp	r0, sl
   30838:	bcs	30864 <bcmp@plt+0x1e588>
   3083c:	ldr	r0, [r6], #4
   30840:	ldr	r0, [r0]
   30844:	bl	342fc <bcmp@plt+0x22020>
   30848:	mov	r2, r0
   3084c:	mov	r0, r7
   30850:	mov	r1, r9
   30854:	bl	1209c <sprintf@plt>
   30858:	subs	r4, r4, #1
   3085c:	bne	30828 <bcmp@plt+0x1e54c>
   30860:	b	30878 <bcmp@plt+0x1e59c>
   30864:	mov	r0, #0
   30868:	strb	r0, [r7, #4]
   3086c:	movw	r0, #11808	; 0x2e20
   30870:	movt	r0, #11822	; 0x2e2e
   30874:	str	r0, [r7]
   30878:	ldr	sl, [fp, #20]
   3087c:	ldr	r4, [fp, #12]
   30880:	cmp	sl, #5
   30884:	blt	308a0 <bcmp@plt+0x1e5c4>
   30888:	ldr	r0, [pc, #260]	; 30994 <bcmp@plt+0x1e6b8>
   3088c:	ldr	r0, [pc, r0]
   30890:	ldr	r0, [r0]
   30894:	add	r0, r0, #4
   30898:	cmp	r0, sl
   3089c:	blt	308b4 <bcmp@plt+0x1e5d8>
   308a0:	ldr	r1, [pc, #240]	; 30998 <bcmp@plt+0x1e6bc>
   308a4:	mov	r2, sp
   308a8:	mov	r0, sl
   308ac:	add	r1, pc, r1
   308b0:	bl	40d10 <bcmp@plt+0x2ea34>
   308b4:	ldr	r1, [pc, #224]	; 3099c <bcmp@plt+0x1e6c0>
   308b8:	mov	r6, sp
   308bc:	mov	r2, r4
   308c0:	mov	r0, r6
   308c4:	add	r1, pc, r1
   308c8:	bl	1209c <sprintf@plt>
   308cc:	cmp	r4, #1
   308d0:	blt	30918 <bcmp@plt+0x1e63c>
   308d4:	ldr	r8, [pc, #196]	; 309a0 <bcmp@plt+0x1e6c4>
   308d8:	movw	r9, #2951	; 0xb87
   308dc:	add	r8, pc, r8
   308e0:	mov	r0, r6
   308e4:	bl	1203c <strlen@plt>
   308e8:	add	r7, r6, r0
   308ec:	cmp	r0, r9
   308f0:	bcs	30924 <bcmp@plt+0x1e648>
   308f4:	ldr	r0, [r5], #4
   308f8:	ldr	r0, [r0]
   308fc:	bl	342fc <bcmp@plt+0x22020>
   30900:	mov	r2, r0
   30904:	mov	r0, r7
   30908:	mov	r1, r8
   3090c:	bl	1209c <sprintf@plt>
   30910:	subs	r4, r4, #1
   30914:	bne	308e0 <bcmp@plt+0x1e604>
   30918:	cmp	sl, #5
   3091c:	bge	30940 <bcmp@plt+0x1e664>
   30920:	b	30958 <bcmp@plt+0x1e67c>
   30924:	mov	r0, #0
   30928:	strb	r0, [r7, #4]
   3092c:	movw	r0, #11808	; 0x2e20
   30930:	movt	r0, #11822	; 0x2e2e
   30934:	str	r0, [r7]
   30938:	cmp	sl, #5
   3093c:	blt	30958 <bcmp@plt+0x1e67c>
   30940:	ldr	r0, [pc, #92]	; 309a4 <bcmp@plt+0x1e6c8>
   30944:	ldr	r0, [pc, r0]
   30948:	ldr	r0, [r0]
   3094c:	add	r0, r0, #4
   30950:	cmp	r0, sl
   30954:	blt	3096c <bcmp@plt+0x1e690>
   30958:	ldr	r1, [pc, #72]	; 309a8 <bcmp@plt+0x1e6cc>
   3095c:	mov	r2, sp
   30960:	mov	r0, sl
   30964:	add	r1, pc, r1
   30968:	bl	40d10 <bcmp@plt+0x2ea34>
   3096c:	sub	sp, fp, #28
   30970:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30974:	andeq	r5, r4, ip, ror #24
   30978:	andeq	fp, r2, pc, lsl #25
   3097c:	muleq	r2, r9, ip
   30980:	andeq	fp, r2, r1, lsl #25
   30984:			; <UNDEFINED> instruction: 0x00045bb0
   30988:	andeq	r6, r2, r7, ror #20
   3098c:	andeq	fp, r2, r7, lsl ip
   30990:	strdeq	fp, [r2], -r9
   30994:	strdeq	r5, [r4], -ip
   30998:	andeq	r6, r2, pc, lsr #19
   3099c:	andeq	fp, r2, r7, lsl #23
   309a0:	andeq	fp, r2, r1, asr #22
   309a4:	andeq	r5, r4, r4, asr #20
   309a8:	strdeq	r6, [r2], -r7
   309ac:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   309b0:	add	fp, sp, #24
   309b4:	ldr	r7, [r0]
   309b8:	ldr	r5, [r7, #4]
   309bc:	ldr	r0, [r7, #12]
   309c0:	cmp	r5, r7
   309c4:	beq	30a54 <bcmp@plt+0x1e778>
   309c8:	ldr	r8, [pc, #192]	; 30a90 <bcmp@plt+0x1e7b4>
   309cc:	mov	r9, r1
   309d0:	sub	r4, r0, #1
   309d4:	ldr	r8, [pc, r8]
   309d8:	b	30a0c <bcmp@plt+0x1e730>
   309dc:	mov	r0, r6
   309e0:	bl	34548 <bcmp@plt+0x2226c>
   309e4:	mov	r1, r9
   309e8:	mov	r2, r8
   309ec:	mov	r6, r0
   309f0:	bl	3df9c <bcmp@plt+0x2bcc0>
   309f4:	cmp	r0, #1
   309f8:	beq	30a6c <bcmp@plt+0x1e790>
   309fc:	ldr	r5, [r5, #4]
   30a00:	sub	r4, r4, #1
   30a04:	cmp	r5, r7
   30a08:	beq	30a50 <bcmp@plt+0x1e774>
   30a0c:	ldr	r0, [r5, #8]
   30a10:	bl	3a134 <bcmp@plt+0x27e58>
   30a14:	mov	r6, r0
   30a18:	ldr	r0, [r0, #24]
   30a1c:	cmp	r0, #3
   30a20:	bne	309dc <bcmp@plt+0x1e700>
   30a24:	mov	r0, r6
   30a28:	bl	345c0 <bcmp@plt+0x222e4>
   30a2c:	cmp	r0, #10
   30a30:	bne	309dc <bcmp@plt+0x1e700>
   30a34:	mov	r0, r6
   30a38:	mov	r1, r9
   30a3c:	bl	30ad8 <bcmp@plt+0x1e7fc>
   30a40:	cmp	r0, #0
   30a44:	beq	309fc <bcmp@plt+0x1e720>
   30a48:	mov	r6, r0
   30a4c:	b	30a88 <bcmp@plt+0x1e7ac>
   30a50:	ldr	r0, [r7, #12]
   30a54:	cmp	r0, #0
   30a58:	beq	30a64 <bcmp@plt+0x1e788>
   30a5c:	ldr	r0, [r7, #4]
   30a60:	b	30a78 <bcmp@plt+0x1e79c>
   30a64:	mov	r0, #0
   30a68:	b	30a7c <bcmp@plt+0x1e7a0>
   30a6c:	cmp	r4, #0
   30a70:	beq	30a88 <bcmp@plt+0x1e7ac>
   30a74:	ldr	r0, [r5, #4]
   30a78:	ldr	r0, [r0, #8]
   30a7c:	bl	3a134 <bcmp@plt+0x27e58>
   30a80:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   30a84:	b	34548 <bcmp@plt+0x2226c>
   30a88:	mov	r0, r6
   30a8c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   30a90:	andeq	r5, r4, r0, lsl #17
   30a94:	push	{fp, lr}
   30a98:	mov	fp, sp
   30a9c:	ldr	ip, [r0]
   30aa0:	mov	r0, #0
   30aa4:	ldr	r2, [ip, #4]
   30aa8:	cmp	r2, ip
   30aac:	popeq	{fp, pc}
   30ab0:	mvn	lr, #0
   30ab4:	ldr	r1, [r2, #8]
   30ab8:	ldr	r2, [r2, #4]
   30abc:	ldrb	r3, [r1, #4]
   30ac0:	cmp	lr, r3
   30ac4:	ldrlt	r0, [r1]
   30ac8:	movlt	lr, r3
   30acc:	cmp	r2, ip
   30ad0:	bne	30ab4 <bcmp@plt+0x1e7d8>
   30ad4:	pop	{fp, pc}
   30ad8:	push	{r4, r5, r6, sl, fp, lr}
   30adc:	add	fp, sp, #16
   30ae0:	mov	r4, r0
   30ae4:	ldr	r0, [r0, #24]
   30ae8:	cmp	r0, #1
   30aec:	beq	30b1c <bcmp@plt+0x1e840>
   30af0:	cmp	r0, #3
   30af4:	beq	30b24 <bcmp@plt+0x1e848>
   30af8:	cmp	r0, #2
   30afc:	bne	30b10 <bcmp@plt+0x1e834>
   30b00:	ldr	r1, [pc, #156]	; 30ba4 <bcmp@plt+0x1e8c8>
   30b04:	mov	r0, #3
   30b08:	add	r1, pc, r1
   30b0c:	bl	40d10 <bcmp@plt+0x2ea34>
   30b10:	mov	r5, #0
   30b14:	mov	r0, r5
   30b18:	pop	{r4, r5, r6, sl, fp, pc}
   30b1c:	mov	r0, r4
   30b20:	pop	{r4, r5, r6, sl, fp, pc}
   30b24:	mov	r0, r4
   30b28:	mov	r5, r1
   30b2c:	bl	383c0 <bcmp@plt+0x260e4>
   30b30:	ldr	r6, [pc, #112]	; 30ba8 <bcmp@plt+0x1e8cc>
   30b34:	ldr	r6, [pc, r6]
   30b38:	ldr	r0, [r6, r0, lsl #2]
   30b3c:	cmp	r0, #0
   30b40:	beq	30b68 <bcmp@plt+0x1e88c>
   30b44:	mov	r0, r4
   30b48:	bl	383c0 <bcmp@plt+0x260e4>
   30b4c:	ldr	r6, [r6, r0, lsl #2]
   30b50:	mov	r0, r4
   30b54:	bl	38474 <bcmp@plt+0x26198>
   30b58:	mov	r1, r5
   30b5c:	mov	r2, r6
   30b60:	pop	{r4, r5, r6, sl, fp, lr}
   30b64:	bx	r2
   30b68:	ldr	r0, [pc, #60]	; 30bac <bcmp@plt+0x1e8d0>
   30b6c:	mov	r5, #0
   30b70:	ldr	r0, [pc, r0]
   30b74:	ldr	r0, [r0]
   30b78:	cmp	r0, #1
   30b7c:	blt	30b9c <bcmp@plt+0x1e8c0>
   30b80:	mov	r0, r4
   30b84:	bl	383c0 <bcmp@plt+0x260e4>
   30b88:	ldr	r1, [pc, #32]	; 30bb0 <bcmp@plt+0x1e8d4>
   30b8c:	mov	r2, r0
   30b90:	mov	r0, #5
   30b94:	add	r1, pc, r1
   30b98:	bl	40d10 <bcmp@plt+0x2ea34>
   30b9c:	mov	r0, r5
   30ba0:	pop	{r4, r5, r6, sl, fp, pc}
   30ba4:	andeq	fp, r2, r4, asr #19
   30ba8:	strdeq	r5, [r4], -ip
   30bac:	andeq	r5, r4, r8, lsl r8
   30bb0:	andeq	fp, r2, sl, ror #18
   30bb4:	push	{r4, r5, r6, sl, fp, lr}
   30bb8:	add	fp, sp, #16
   30bbc:	mov	r5, r1
   30bc0:	mov	r4, r0
   30bc4:	bl	383c0 <bcmp@plt+0x260e4>
   30bc8:	ldr	r6, [pc, #104]	; 30c38 <bcmp@plt+0x1e95c>
   30bcc:	ldr	r6, [pc, r6]
   30bd0:	ldr	r0, [r6, r0, lsl #2]
   30bd4:	cmp	r0, #0
   30bd8:	beq	30c00 <bcmp@plt+0x1e924>
   30bdc:	mov	r0, r4
   30be0:	bl	383c0 <bcmp@plt+0x260e4>
   30be4:	ldr	r6, [r6, r0, lsl #2]
   30be8:	mov	r0, r4
   30bec:	bl	38474 <bcmp@plt+0x26198>
   30bf0:	mov	r1, r5
   30bf4:	mov	r2, r6
   30bf8:	pop	{r4, r5, r6, sl, fp, lr}
   30bfc:	bx	r2
   30c00:	ldr	r0, [pc, #52]	; 30c3c <bcmp@plt+0x1e960>
   30c04:	ldr	r0, [pc, r0]
   30c08:	ldr	r0, [r0]
   30c0c:	cmp	r0, #1
   30c10:	blt	30c30 <bcmp@plt+0x1e954>
   30c14:	mov	r0, r4
   30c18:	bl	383c0 <bcmp@plt+0x260e4>
   30c1c:	ldr	r1, [pc, #28]	; 30c40 <bcmp@plt+0x1e964>
   30c20:	mov	r2, r0
   30c24:	mov	r0, #5
   30c28:	add	r1, pc, r1
   30c2c:	bl	40d10 <bcmp@plt+0x2ea34>
   30c30:	mov	r0, #0
   30c34:	pop	{r4, r5, r6, sl, fp, pc}
   30c38:	andeq	r5, r4, r4, ror #12
   30c3c:	andeq	r5, r4, r4, lsl #15
   30c40:	ldrdeq	fp, [r2], -r6
   30c44:	push	{r4, sl, fp, lr}
   30c48:	add	fp, sp, #8
   30c4c:	ldr	r1, [pc, #92]	; 30cb0 <bcmp@plt+0x1e9d4>
   30c50:	mov	r4, r0
   30c54:	add	r1, pc, r1
   30c58:	bl	120fc <strcmp@plt>
   30c5c:	cmp	r0, #0
   30c60:	beq	30c98 <bcmp@plt+0x1e9bc>
   30c64:	ldr	r1, [pc, #76]	; 30cb8 <bcmp@plt+0x1e9dc>
   30c68:	mov	r0, r4
   30c6c:	add	r1, pc, r1
   30c70:	bl	120fc <strcmp@plt>
   30c74:	cmp	r0, #0
   30c78:	beq	30ca4 <bcmp@plt+0x1e9c8>
   30c7c:	ldr	r1, [pc, #60]	; 30cc0 <bcmp@plt+0x1e9e4>
   30c80:	mov	r0, #2
   30c84:	mov	r2, r4
   30c88:	add	r1, pc, r1
   30c8c:	bl	40d10 <bcmp@plt+0x2ea34>
   30c90:	mov	r0, #0
   30c94:	pop	{r4, sl, fp, pc}
   30c98:	ldr	r0, [pc, #20]	; 30cb4 <bcmp@plt+0x1e9d8>
   30c9c:	ldr	r0, [pc, r0]
   30ca0:	pop	{r4, sl, fp, pc}
   30ca4:	ldr	r0, [pc, #16]	; 30cbc <bcmp@plt+0x1e9e0>
   30ca8:	ldr	r0, [pc, r0]
   30cac:	pop	{r4, sl, fp, pc}
   30cb0:	ldrdeq	fp, [r2], -fp	; <UNPREDICTABLE>
   30cb4:	andeq	r5, r4, ip, lsl r6
   30cb8:	ldrdeq	fp, [r2], -r2
   30cbc:	andeq	r5, r4, r0, asr #11
   30cc0:	andeq	fp, r2, r4, asr #17
   30cc4:	push	{r4, sl, fp, lr}
   30cc8:	add	fp, sp, #8
   30ccc:	mov	r0, #4
   30cd0:	bl	44994 <bcmp@plt+0x326b8>
   30cd4:	mov	r4, r0
   30cd8:	ldr	r0, [pc, #16]	; 30cf0 <bcmp@plt+0x1ea14>
   30cdc:	ldr	r0, [pc, r0]
   30ce0:	bl	49148 <bcmp@plt+0x36e6c>
   30ce4:	str	r0, [r4]
   30ce8:	mov	r0, r4
   30cec:	pop	{r4, sl, fp, pc}
   30cf0:	andeq	r5, r4, ip, asr #11
   30cf4:	push	{r4, sl, fp, lr}
   30cf8:	add	fp, sp, #8
   30cfc:	mov	r4, r0
   30d00:	ldr	r0, [r0]
   30d04:	bl	49794 <bcmp@plt+0x374b8>
   30d08:	mov	r0, r4
   30d0c:	pop	{r4, sl, fp, lr}
   30d10:	b	11f10 <free@plt>
   30d14:	push	{r4, r5, fp, lr}
   30d18:	add	fp, sp, #8
   30d1c:	mov	r4, r0
   30d20:	mov	r0, #12
   30d24:	bl	44994 <bcmp@plt+0x326b8>
   30d28:	mov	r5, r0
   30d2c:	mov	r0, r4
   30d30:	bl	34af8 <bcmp@plt+0x2281c>
   30d34:	str	r0, [r5]
   30d38:	bl	49118 <bcmp@plt+0x36e3c>
   30d3c:	str	r0, [r5, #4]
   30d40:	ldr	r0, [pc, #16]	; 30d58 <bcmp@plt+0x1ea7c>
   30d44:	ldr	r0, [pc, r0]
   30d48:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   30d4c:	str	r0, [r5, #8]
   30d50:	mov	r0, r5
   30d54:	pop	{r4, r5, fp, pc}
   30d58:	andeq	r5, r4, ip, ror #12
   30d5c:	push	{r4, sl, fp, lr}
   30d60:	add	fp, sp, #8
   30d64:	mov	r4, r0
   30d68:	ldr	r0, [r0]
   30d6c:	bl	340dc <bcmp@plt+0x21e00>
   30d70:	ldr	r0, [r4, #4]
   30d74:	bl	49794 <bcmp@plt+0x374b8>
   30d78:	mov	r0, r4
   30d7c:	pop	{r4, sl, fp, lr}
   30d80:	b	11f10 <free@plt>
   30d84:	push	{r4, sl, fp, lr}
   30d88:	add	fp, sp, #8
   30d8c:	mov	r4, r0
   30d90:	ldr	r0, [r0]
   30d94:	bl	340dc <bcmp@plt+0x21e00>
   30d98:	ldr	r0, [r4, #4]
   30d9c:	bl	49794 <bcmp@plt+0x374b8>
   30da0:	ldr	r0, [r4, #8]
   30da4:	bl	3e398 <bcmp@plt+0x2c0bc>
   30da8:	mov	r0, r4
   30dac:	pop	{r4, sl, fp, lr}
   30db0:	b	11f10 <free@plt>
   30db4:	push	{r4, r5, fp, lr}
   30db8:	add	fp, sp, #8
   30dbc:	mov	r4, r0
   30dc0:	mov	r0, #8
   30dc4:	bl	44994 <bcmp@plt+0x326b8>
   30dc8:	mov	r5, r0
   30dcc:	mov	r0, r4
   30dd0:	bl	34af8 <bcmp@plt+0x2281c>
   30dd4:	str	r0, [r5]
   30dd8:	bl	49118 <bcmp@plt+0x36e3c>
   30ddc:	str	r0, [r5, #4]
   30de0:	mov	r0, r5
   30de4:	pop	{r4, r5, fp, pc}
   30de8:	mov	r0, #20
   30dec:	b	44994 <bcmp@plt+0x326b8>
   30df0:	push	{r4, sl, fp, lr}
   30df4:	add	fp, sp, #8
   30df8:	ldr	r1, [r0, #16]
   30dfc:	mov	r4, r0
   30e00:	cmp	r1, #0
   30e04:	beq	30e10 <bcmp@plt+0x1eb34>
   30e08:	ldr	r0, [r4, #4]
   30e0c:	blx	r1
   30e10:	ldr	r0, [r4]
   30e14:	cmp	r0, #0
   30e18:	beq	30e20 <bcmp@plt+0x1eb44>
   30e1c:	bl	340dc <bcmp@plt+0x21e00>
   30e20:	mov	r0, r4
   30e24:	pop	{r4, sl, fp, lr}
   30e28:	b	11f10 <free@plt>
   30e2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30e30:	add	fp, sp, #28
   30e34:	sub	sp, sp, #12
   30e38:	stmib	sp, {r2, r3}
   30e3c:	str	r0, [sp]
   30e40:	mov	r7, r1
   30e44:	ldr	r0, [r0, #32]
   30e48:	ldr	r1, [r0, #12]
   30e4c:	cmp	r1, #0
   30e50:	beq	30f2c <bcmp@plt+0x1ec50>
   30e54:	ldr	r8, [r0, #4]
   30e58:	cmp	r8, r0
   30e5c:	beq	30f40 <bcmp@plt+0x1ec64>
   30e60:	ldr	r9, [fp, #8]
   30e64:	b	30e74 <bcmp@plt+0x1eb98>
   30e68:	ldr	r8, [r8, #4]
   30e6c:	cmp	r8, r0
   30e70:	beq	30f40 <bcmp@plt+0x1ec64>
   30e74:	ldr	sl, [r8, #8]
   30e78:	ldr	r1, [sl, #12]
   30e7c:	cmp	r1, #0
   30e80:	beq	30e68 <bcmp@plt+0x1eb8c>
   30e84:	ldr	r6, [sl, #4]
   30e88:	ldr	r4, [r6, #8]
   30e8c:	ldr	r1, [r4]
   30e90:	ldr	r1, [r1, #24]
   30e94:	cmp	r1, #0
   30e98:	cmpne	r6, sl
   30e9c:	beq	30e68 <bcmp@plt+0x1eb8c>
   30ea0:	b	30ea8 <bcmp@plt+0x1ebcc>
   30ea4:	ldr	r4, [r6, #8]
   30ea8:	ldr	r5, [r4]
   30eac:	mov	r1, r7
   30eb0:	mov	r0, r5
   30eb4:	blx	r9
   30eb8:	cmp	r0, #0
   30ebc:	beq	30ed4 <bcmp@plt+0x1ebf8>
   30ec0:	bl	34418 <bcmp@plt+0x2213c>
   30ec4:	cmp	r0, #2
   30ec8:	bne	30f08 <bcmp@plt+0x1ec2c>
   30ecc:	ldr	r1, [sp, #4]
   30ed0:	b	30f0c <bcmp@plt+0x1ec30>
   30ed4:	ldr	r0, [pc, #152]	; 30f74 <bcmp@plt+0x1ec98>
   30ed8:	ldr	r0, [pc, r0]
   30edc:	ldr	r0, [r0]
   30ee0:	cmp	r0, #2
   30ee4:	blt	30f14 <bcmp@plt+0x1ec38>
   30ee8:	mov	r0, r5
   30eec:	bl	342fc <bcmp@plt+0x22020>
   30ef0:	ldr	r1, [pc, #128]	; 30f78 <bcmp@plt+0x1ec9c>
   30ef4:	mov	r2, r0
   30ef8:	mov	r0, #6
   30efc:	add	r1, pc, r1
   30f00:	bl	40d10 <bcmp@plt+0x2ea34>
   30f04:	b	30f14 <bcmp@plt+0x1ec38>
   30f08:	ldr	r1, [sp, #8]
   30f0c:	mov	r0, r4
   30f10:	bl	3dd80 <bcmp@plt+0x2baa4>
   30f14:	ldr	r6, [r6, #4]
   30f18:	cmp	r6, sl
   30f1c:	bne	30ea4 <bcmp@plt+0x1ebc8>
   30f20:	ldr	r0, [sp]
   30f24:	ldr	r0, [r0, #32]
   30f28:	b	30e68 <bcmp@plt+0x1eb8c>
   30f2c:	ldr	r0, [pc, #56]	; 30f6c <bcmp@plt+0x1ec90>
   30f30:	ldr	r0, [pc, r0]
   30f34:	ldr	r0, [r0]
   30f38:	cmp	r0, #3
   30f3c:	bge	30f48 <bcmp@plt+0x1ec6c>
   30f40:	sub	sp, fp, #28
   30f44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30f48:	ldr	r0, [sp]
   30f4c:	bl	342fc <bcmp@plt+0x22020>
   30f50:	ldr	r1, [pc, #24]	; 30f70 <bcmp@plt+0x1ec94>
   30f54:	mov	r2, r0
   30f58:	mov	r0, #7
   30f5c:	add	r1, pc, r1
   30f60:	sub	sp, fp, #28
   30f64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30f68:	b	40d10 <bcmp@plt+0x2ea34>
   30f6c:	andeq	r5, r4, r8, asr r4
   30f70:	andeq	fp, r2, r3, lsr #12
   30f74:			; <UNDEFINED> instruction: 0x000454b0
   30f78:	andeq	fp, r2, sp, asr #13
   30f7c:	push	{r4, r5, fp, lr}
   30f80:	add	fp, sp, #8
   30f84:	mov	r5, r0
   30f88:	mov	r0, #8
   30f8c:	bl	44994 <bcmp@plt+0x326b8>
   30f90:	mov	r4, r0
   30f94:	cmp	r0, #0
   30f98:	beq	30fc0 <bcmp@plt+0x1ece4>
   30f9c:	mov	r0, r5
   30fa0:	bl	16a60 <bcmp@plt+0x4784>
   30fa4:	str	r0, [r4]
   30fa8:	mov	r0, r5
   30fac:	bl	16a68 <bcmp@plt+0x478c>
   30fb0:	bl	1686c <bcmp@plt+0x4590>
   30fb4:	str	r0, [r4, #4]
   30fb8:	mov	r0, r4
   30fbc:	pop	{r4, r5, fp, pc}
   30fc0:	ldr	r1, [pc, #16]	; 30fd8 <bcmp@plt+0x1ecfc>
   30fc4:	mov	r0, #3
   30fc8:	add	r1, pc, r1
   30fcc:	bl	40d10 <bcmp@plt+0x2ea34>
   30fd0:	mov	r0, r4
   30fd4:	pop	{r4, r5, fp, pc}
   30fd8:	andeq	fp, r2, r0, lsr r6
   30fdc:	b	11f10 <free@plt>
   30fe0:	push	{r4, r5, fp, lr}
   30fe4:	add	fp, sp, #8
   30fe8:	mov	r5, r0
   30fec:	mov	r0, r1
   30ff0:	mov	r4, r1
   30ff4:	bl	443f4 <bcmp@plt+0x32118>
   30ff8:	ldr	r1, [r5, #4]
   30ffc:	mov	r2, #0
   31000:	mov	r5, #0
   31004:	bl	2fb20 <bcmp@plt+0x1d844>
   31008:	cmp	r0, #0
   3100c:	beq	31028 <bcmp@plt+0x1ed4c>
   31010:	ldr	r2, [pc, #24]	; 31030 <bcmp@plt+0x1ed54>
   31014:	mov	r1, r0
   31018:	mov	r0, r4
   3101c:	ldr	r2, [pc, r2]
   31020:	bl	4440c <bcmp@plt+0x32130>
   31024:	mov	r5, #1
   31028:	mov	r0, r5
   3102c:	pop	{r4, r5, fp, pc}
   31030:	ldrdeq	r5, [r4], -r8
   31034:	push	{r4, r5, fp, lr}
   31038:	add	fp, sp, #8
   3103c:	mov	r5, r1
   31040:	ldr	r1, [r0, #4]
   31044:	mov	r2, #1
   31048:	mov	r4, #1
   3104c:	ldr	r0, [r5, #4]
   31050:	bl	2fb20 <bcmp@plt+0x1d844>
   31054:	cmp	r0, #0
   31058:	beq	31074 <bcmp@plt+0x1ed98>
   3105c:	ldr	r1, [pc, #28]	; 31080 <bcmp@plt+0x1eda4>
   31060:	ldr	r1, [pc, r1]
   31064:	str	r0, [r5, #16]
   31068:	mov	r0, r4
   3106c:	str	r1, [r5, #20]
   31070:	pop	{r4, r5, fp, pc}
   31074:	mov	r4, #0
   31078:	mov	r0, r4
   3107c:	pop	{r4, r5, fp, pc}
   31080:	muleq	r4, r4, r2
   31084:	push	{r4, r5, r6, sl, fp, lr}
   31088:	add	fp, sp, #16
   3108c:	mov	r5, r0
   31090:	mov	r0, r1
   31094:	mov	r4, r1
   31098:	bl	44404 <bcmp@plt+0x32128>
   3109c:	mov	r6, r0
   310a0:	mov	r0, r4
   310a4:	bl	443f4 <bcmp@plt+0x32118>
   310a8:	ldr	r2, [r5, #4]
   310ac:	mov	r1, r0
   310b0:	mov	r0, r6
   310b4:	mov	r3, #0
   310b8:	pop	{r4, r5, r6, sl, fp, lr}
   310bc:	b	2fb80 <bcmp@plt+0x1d8a4>
   310c0:	ldr	r3, [r1, #4]
   310c4:	ldr	r2, [r0, #4]
   310c8:	ldr	r0, [r1, #16]
   310cc:	mov	r1, r3
   310d0:	mov	r3, #1
   310d4:	b	2fb80 <bcmp@plt+0x1d8a4>
   310d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   310dc:	add	fp, sp, #28
   310e0:	sub	sp, sp, #12
   310e4:	mov	sl, r0
   310e8:	mov	r0, r1
   310ec:	str	r3, [sp, #8]
   310f0:	mov	r5, r2
   310f4:	mov	r6, r1
   310f8:	bl	4445c <bcmp@plt+0x32180>
   310fc:	mov	r4, r0
   31100:	mov	r0, r5
   31104:	bl	433c0 <bcmp@plt+0x310e4>
   31108:	mov	r7, r0
   3110c:	mov	r0, r4
   31110:	mov	r1, r7
   31114:	bl	34f04 <bcmp@plt+0x22c28>
   31118:	ldr	r8, [fp, #12]
   3111c:	cmp	r0, #0
   31120:	beq	31140 <bcmp@plt+0x1ee64>
   31124:	ldr	r0, [r4, #24]
   31128:	cmp	r0, #0
   3112c:	beq	31140 <bcmp@plt+0x1ee64>
   31130:	mov	r0, r7
   31134:	bl	4aedc <bcmp@plt+0x38c00>
   31138:	cmp	r0, #0
   3113c:	beq	31230 <bcmp@plt+0x1ef54>
   31140:	ldr	r0, [sl]
   31144:	ldr	r9, [fp, #8]
   31148:	cmp	r0, #2
   3114c:	bne	3118c <bcmp@plt+0x1eeb0>
   31150:	ldr	r0, [r5, #24]
   31154:	cmp	r0, #0
   31158:	beq	3118c <bcmp@plt+0x1eeb0>
   3115c:	ldr	r0, [r0]
   31160:	cmp	r0, #0
   31164:	beq	3118c <bcmp@plt+0x1eeb0>
   31168:	mov	r1, r6
   3116c:	mov	r2, r5
   31170:	mov	r3, r9
   31174:	str	r8, [sp]
   31178:	bl	31334 <bcmp@plt+0x1f058>
   3117c:	mov	r4, #1
   31180:	cmn	r0, #10
   31184:	beq	311c0 <bcmp@plt+0x1eee4>
   31188:	b	312cc <bcmp@plt+0x1eff0>
   3118c:	mov	r0, sl
   31190:	mov	r1, r6
   31194:	mov	r2, r5
   31198:	mov	r3, r9
   3119c:	str	r8, [sp]
   311a0:	bl	3167c <bcmp@plt+0x1f3a0>
   311a4:	mov	r4, #1
   311a8:	cmn	r0, #10
   311ac:	bne	312cc <bcmp@plt+0x1eff0>
   311b0:	ldr	r0, [r5, #4]
   311b4:	ldr	r1, [r0, #24]
   311b8:	cmp	r1, #3
   311bc:	bne	311c8 <bcmp@plt+0x1eeec>
   311c0:	mov	r0, #3
   311c4:	b	312c8 <bcmp@plt+0x1efec>
   311c8:	ldrb	r0, [r0, #40]	; 0x28
   311cc:	cmp	r0, #1
   311d0:	bne	312cc <bcmp@plt+0x1eff0>
   311d4:	ldr	r5, [sp, #8]
   311d8:	cmp	r5, #0
   311dc:	beq	312c4 <bcmp@plt+0x1efe8>
   311e0:	mov	r0, sl
   311e4:	mov	r1, r6
   311e8:	mov	r2, r5
   311ec:	mov	r3, r9
   311f0:	str	r8, [sp]
   311f4:	bl	3167c <bcmp@plt+0x1f3a0>
   311f8:	cmn	r0, #10
   311fc:	bne	3127c <bcmp@plt+0x1efa0>
   31200:	mov	r0, r5
   31204:	bl	433c8 <bcmp@plt+0x310ec>
   31208:	ldr	r1, [pc, #208]	; 312e0 <bcmp@plt+0x1f004>
   3120c:	cmp	r0, #1
   31210:	ldr	r1, [pc, r1]
   31214:	ldr	r1, [r1]
   31218:	bne	312ac <bcmp@plt+0x1efd0>
   3121c:	cmp	r1, #3
   31220:	blt	312c4 <bcmp@plt+0x1efe8>
   31224:	ldr	r1, [pc, #184]	; 312e4 <bcmp@plt+0x1f008>
   31228:	add	r1, pc, r1
   3122c:	b	312bc <bcmp@plt+0x1efe0>
   31230:	ldr	r0, [pc, #160]	; 312d8 <bcmp@plt+0x1effc>
   31234:	ldr	r0, [pc, r0]
   31238:	ldr	r0, [r0]
   3123c:	cmp	r0, #3
   31240:	blt	31270 <bcmp@plt+0x1ef94>
   31244:	mov	r0, r4
   31248:	bl	342fc <bcmp@plt+0x22020>
   3124c:	mov	r4, r0
   31250:	mov	r0, r7
   31254:	bl	342fc <bcmp@plt+0x22020>
   31258:	ldr	r1, [pc, #124]	; 312dc <bcmp@plt+0x1f000>
   3125c:	mov	r3, r0
   31260:	mov	r0, #7
   31264:	mov	r2, r4
   31268:	add	r1, pc, r1
   3126c:	bl	40d10 <bcmp@plt+0x2ea34>
   31270:	mov	r0, #0
   31274:	mvn	r4, #9
   31278:	b	312c8 <bcmp@plt+0x1efec>
   3127c:	mov	r4, #1
   31280:	str	r4, [r8, #8]
   31284:	ldr	r0, [pc, #96]	; 312ec <bcmp@plt+0x1f010>
   31288:	ldr	r0, [pc, r0]
   3128c:	ldr	r0, [r0]
   31290:	cmp	r0, #3
   31294:	blt	312cc <bcmp@plt+0x1eff0>
   31298:	ldr	r1, [pc, #80]	; 312f0 <bcmp@plt+0x1f014>
   3129c:	mov	r0, #7
   312a0:	add	r1, pc, r1
   312a4:	bl	40d10 <bcmp@plt+0x2ea34>
   312a8:	b	312cc <bcmp@plt+0x1eff0>
   312ac:	cmp	r1, #3
   312b0:	blt	312c4 <bcmp@plt+0x1efe8>
   312b4:	ldr	r1, [pc, #44]	; 312e8 <bcmp@plt+0x1f00c>
   312b8:	add	r1, pc, r1
   312bc:	mov	r0, #7
   312c0:	bl	40d10 <bcmp@plt+0x2ea34>
   312c4:	mov	r0, #0
   312c8:	str	r0, [r8, #8]
   312cc:	mov	r0, r4
   312d0:	sub	sp, fp, #28
   312d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   312d8:	andeq	r5, r4, r4, asr r1
   312dc:	andeq	fp, r2, sl, asr #7
   312e0:	andeq	r5, r4, r8, ror r1
   312e4:	andeq	fp, r2, r1, asr r4
   312e8:	strdeq	fp, [r2], -lr
   312ec:	andeq	r5, r4, r0, lsl #2
   312f0:	andeq	fp, r2, sp, asr r4
   312f4:	push	{r4, sl, fp, lr}
   312f8:	add	fp, sp, #8
   312fc:	mov	r0, #8
   31300:	bl	44994 <bcmp@plt+0x326b8>
   31304:	mov	r4, r0
   31308:	cmp	r0, #0
   3130c:	beq	31318 <bcmp@plt+0x1f03c>
   31310:	mov	r0, r4
   31314:	pop	{r4, sl, fp, pc}
   31318:	ldr	r1, [pc, #16]	; 31330 <bcmp@plt+0x1f054>
   3131c:	mov	r0, #3
   31320:	add	r1, pc, r1
   31324:	bl	40d10 <bcmp@plt+0x2ea34>
   31328:	mov	r0, r4
   3132c:	pop	{r4, sl, fp, pc}
   31330:	ldrdeq	fp, [r2], -r8
   31334:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31338:	add	fp, sp, #28
   3133c:	sub	sp, sp, #44	; 0x2c
   31340:	mov	r0, r1
   31344:	ldr	r1, [r2, #24]
   31348:	mov	r9, r3
   3134c:	mov	r6, r2
   31350:	ldr	r5, [r1]
   31354:	bl	44404 <bcmp@plt+0x32128>
   31358:	ldr	r1, [r6, #4]
   3135c:	ldr	r4, [fp, #8]
   31360:	ldrh	r1, [r1, #28]
   31364:	cmp	r1, #0
   31368:	beq	314a0 <bcmp@plt+0x1f1c4>
   3136c:	ldr	r2, [r0, #8]
   31370:	ldr	r1, [r6, #16]
   31374:	cmp	r2, #0
   31378:	beq	3138c <bcmp@plt+0x1f0b0>
   3137c:	ldr	r7, [r1, #8]
   31380:	mov	r3, #20
   31384:	cmp	r7, #0
   31388:	bne	313c4 <bcmp@plt+0x1f0e8>
   3138c:	ldr	r2, [r0, #4]
   31390:	cmp	r2, #0
   31394:	beq	313a8 <bcmp@plt+0x1f0cc>
   31398:	ldr	r7, [r1, #4]
   3139c:	mov	r3, #16
   313a0:	cmp	r7, #0
   313a4:	bne	313c4 <bcmp@plt+0x1f0e8>
   313a8:	ldr	r0, [r0]
   313ac:	ldr	r7, [r1]
   313b0:	cmp	r0, #0
   313b4:	beq	315ac <bcmp@plt+0x1f2d0>
   313b8:	mov	r3, #12
   313bc:	cmp	r7, #0
   313c0:	beq	315b4 <bcmp@plt+0x1f2d8>
   313c4:	ldr	r4, [r1, r3]
   313c8:	mov	r0, r9
   313cc:	bl	461e4 <bcmp@plt+0x33f08>
   313d0:	cmp	r0, #0
   313d4:	beq	314cc <bcmp@plt+0x1f1f0>
   313d8:	udiv	r1, r0, r4
   313dc:	mls	r0, r1, r4, r0
   313e0:	ldr	r7, [r7, r0, lsl #2]
   313e4:	ldr	r0, [r5, #4]
   313e8:	mov	r1, r7
   313ec:	bl	3e9b0 <bcmp@plt+0x2c6d4>
   313f0:	cmp	r0, #0
   313f4:	beq	31508 <bcmp@plt+0x1f22c>
   313f8:	mov	r5, r0
   313fc:	ldrh	sl, [r0, #4]
   31400:	ldr	r7, [r0]
   31404:	ldr	r6, [r0, #12]
   31408:	ldr	r0, [pc, #608]	; 31670 <bcmp@plt+0x1f394>
   3140c:	mov	r8, #1
   31410:	ldr	r0, [pc, r0]
   31414:	ldr	r0, [r0]
   31418:	cmp	r0, #3
   3141c:	blt	31558 <bcmp@plt+0x1f27c>
   31420:	mov	r0, r9
   31424:	bl	342fc <bcmp@plt+0x22020>
   31428:	str	r0, [fp, #-32]	; 0xffffffe0
   3142c:	add	r0, r9, #28
   31430:	bl	342fc <bcmp@plt+0x22020>
   31434:	str	r0, [sp, #36]	; 0x24
   31438:	ldrb	r0, [r9, #60]	; 0x3c
   3143c:	str	r0, [sp, #32]
   31440:	ldrh	r0, [r9, #56]	; 0x38
   31444:	str	r0, [sp, #28]
   31448:	ldrh	r0, [r9, #58]	; 0x3a
   3144c:	str	r0, [sp, #24]
   31450:	ldr	r0, [r5, #12]
   31454:	bl	342fc <bcmp@plt+0x22020>
   31458:	mov	r4, r0
   3145c:	ldr	r0, [r5]
   31460:	bl	342fc <bcmp@plt+0x22020>
   31464:	ldr	r1, [sp, #32]
   31468:	str	r0, [sp, #16]
   3146c:	str	r4, [sp, #12]
   31470:	mov	r0, #7
   31474:	str	r1, [sp]
   31478:	ldr	r1, [sp, #28]
   3147c:	str	r1, [sp, #4]
   31480:	ldr	r1, [sp, #24]
   31484:	str	r1, [sp, #8]
   31488:	ldr	r1, [pc, #484]	; 31674 <bcmp@plt+0x1f398>
   3148c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   31490:	ldr	r3, [sp, #36]	; 0x24
   31494:	add	r1, pc, r1
   31498:	bl	40d10 <bcmp@plt+0x2ea34>
   3149c:	b	31558 <bcmp@plt+0x1f27c>
   314a0:	ldr	r0, [pc, #408]	; 31640 <bcmp@plt+0x1f364>
   314a4:	mvn	r8, #9
   314a8:	mov	r6, #0
   314ac:	ldr	r0, [pc, r0]
   314b0:	ldr	r0, [r0]
   314b4:	cmp	r0, #3
   314b8:	blt	314fc <bcmp@plt+0x1f220>
   314bc:	ldr	r1, [pc, #384]	; 31644 <bcmp@plt+0x1f368>
   314c0:	add	r1, pc, r1
   314c4:	mov	r0, #7
   314c8:	b	314f4 <bcmp@plt+0x1f218>
   314cc:	ldr	r0, [pc, #372]	; 31648 <bcmp@plt+0x1f36c>
   314d0:	ldr	r4, [fp, #8]
   314d4:	mvn	r8, #9
   314d8:	ldr	r0, [pc, r0]
   314dc:	ldr	r0, [r0]
   314e0:	cmp	r0, #1
   314e4:	blt	314f8 <bcmp@plt+0x1f21c>
   314e8:	ldr	r1, [pc, #372]	; 31664 <bcmp@plt+0x1f388>
   314ec:	mov	r0, #5
   314f0:	add	r1, pc, r1
   314f4:	bl	40d10 <bcmp@plt+0x2ea34>
   314f8:	mov	r6, #0
   314fc:	mov	r7, #0
   31500:	mov	sl, #0
   31504:	b	3155c <bcmp@plt+0x1f280>
   31508:	ldr	r0, [pc, #344]	; 31668 <bcmp@plt+0x1f38c>
   3150c:	mvn	r8, #9
   31510:	ldr	r0, [pc, r0]
   31514:	ldr	r0, [r0]
   31518:	cmp	r0, #1
   3151c:	blt	3154c <bcmp@plt+0x1f270>
   31520:	ldr	r0, [r7]
   31524:	bl	342fc <bcmp@plt+0x22020>
   31528:	mov	r5, r0
   3152c:	ldr	r0, [r6, #4]
   31530:	bl	3afdc <bcmp@plt+0x28d00>
   31534:	ldr	r1, [pc, #304]	; 3166c <bcmp@plt+0x1f390>
   31538:	mov	r3, r0
   3153c:	mov	r0, #5
   31540:	mov	r2, r5
   31544:	add	r1, pc, r1
   31548:	bl	40d10 <bcmp@plt+0x2ea34>
   3154c:	mov	r6, #0
   31550:	mov	r7, #0
   31554:	mov	sl, #0
   31558:	ldr	r4, [fp, #8]
   3155c:	ldr	r0, [r4, #4]
   31560:	cmp	r0, #0
   31564:	beq	3156c <bcmp@plt+0x1f290>
   31568:	bl	31a78 <bcmp@plt+0x1f79c>
   3156c:	ldr	r0, [r9, #64]	; 0x40
   31570:	mov	r1, #0
   31574:	str	sl, [sp]
   31578:	mov	r2, r7
   3157c:	movw	r3, #4342	; 0x10f6
   31580:	stmib	sp, {r0, r1}
   31584:	mov	r0, r9
   31588:	mov	r1, r6
   3158c:	bl	319f4 <bcmp@plt+0x1f718>
   31590:	ldr	r1, [pc, #224]	; 31678 <bcmp@plt+0x1f39c>
   31594:	ldr	r1, [pc, r1]
   31598:	str	r1, [r4, #16]
   3159c:	str	r0, [r4, #4]
   315a0:	mov	r0, r8
   315a4:	sub	sp, fp, #28
   315a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   315ac:	cmp	r7, #0
   315b0:	bne	315c8 <bcmp@plt+0x1f2ec>
   315b4:	cmp	r2, #0
   315b8:	beq	315f0 <bcmp@plt+0x1f314>
   315bc:	ldr	r0, [r1, #4]
   315c0:	cmp	r0, #0
   315c4:	beq	31618 <bcmp@plt+0x1f33c>
   315c8:	ldr	r0, [pc, #140]	; 3165c <bcmp@plt+0x1f380>
   315cc:	mvn	r8, #9
   315d0:	mov	r6, #0
   315d4:	ldr	r0, [pc, r0]
   315d8:	ldr	r0, [r0]
   315dc:	cmp	r0, #3
   315e0:	blt	314fc <bcmp@plt+0x1f220>
   315e4:	ldr	r1, [pc, #116]	; 31660 <bcmp@plt+0x1f384>
   315e8:	add	r1, pc, r1
   315ec:	b	314c4 <bcmp@plt+0x1f1e8>
   315f0:	ldr	r0, [pc, #84]	; 3164c <bcmp@plt+0x1f370>
   315f4:	mvn	r8, #9
   315f8:	mov	r6, #0
   315fc:	ldr	r0, [pc, r0]
   31600:	ldr	r0, [r0]
   31604:	cmp	r0, #3
   31608:	blt	314fc <bcmp@plt+0x1f220>
   3160c:	ldr	r1, [pc, #60]	; 31650 <bcmp@plt+0x1f374>
   31610:	add	r1, pc, r1
   31614:	b	314c4 <bcmp@plt+0x1f1e8>
   31618:	ldr	r0, [pc, #52]	; 31654 <bcmp@plt+0x1f378>
   3161c:	mvn	r8, #9
   31620:	mov	r6, #0
   31624:	ldr	r0, [pc, r0]
   31628:	ldr	r0, [r0]
   3162c:	cmp	r0, #3
   31630:	blt	314fc <bcmp@plt+0x1f220>
   31634:	ldr	r1, [pc, #28]	; 31658 <bcmp@plt+0x1f37c>
   31638:	add	r1, pc, r1
   3163c:	b	314c4 <bcmp@plt+0x1f1e8>
   31640:	ldrdeq	r4, [r4], -ip
   31644:	strdeq	fp, [r2], -r4
   31648:			; <UNDEFINED> instruction: 0x00044eb0
   3164c:	andeq	r4, r4, ip, lsl #27
   31650:	andeq	fp, r2, r4, ror #5
   31654:	andeq	r4, r4, r4, ror #26
   31658:	strdeq	fp, [r2], -r0
   3165c:			; <UNDEFINED> instruction: 0x00044db4
   31660:	andeq	fp, r2, r4, ror r3
   31664:			; <UNDEFINED> instruction: 0x0002b4b6
   31668:	andeq	r4, r4, r8, ror lr
   3166c:	andeq	fp, r2, sl, asr #9
   31670:	andeq	r4, r4, r8, ror pc
   31674:	andeq	fp, r2, r8, asr #7
   31678:	andeq	r4, r4, r8, lsr sp
   3167c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31680:	add	fp, sp, #28
   31684:	sub	sp, sp, #36	; 0x24
   31688:	mov	r9, r0
   3168c:	mov	r0, r1
   31690:	mov	sl, r3
   31694:	mov	r5, r2
   31698:	bl	44404 <bcmp@plt+0x32128>
   3169c:	ldr	r1, [r5, #4]
   316a0:	ldr	r4, [fp, #8]
   316a4:	ldrh	r2, [r1, #28]
   316a8:	cmp	r2, #0
   316ac:	beq	316f4 <bcmp@plt+0x1f418>
   316b0:	ldr	r4, [r5, #16]
   316b4:	ldr	r5, [r0, #8]
   316b8:	cmp	r5, #0
   316bc:	beq	316d0 <bcmp@plt+0x1f3f4>
   316c0:	ldr	r2, [r4, #8]
   316c4:	mov	r1, #20
   316c8:	cmp	r2, #0
   316cc:	bne	31748 <bcmp@plt+0x1f46c>
   316d0:	ldr	r2, [r0, #4]
   316d4:	cmp	r2, #0
   316d8:	beq	3172c <bcmp@plt+0x1f450>
   316dc:	ldr	r3, [r4, #4]
   316e0:	mov	r1, #16
   316e4:	cmp	r3, #0
   316e8:	beq	3172c <bcmp@plt+0x1f450>
   316ec:	mov	r5, r2
   316f0:	b	31748 <bcmp@plt+0x1f46c>
   316f4:	ldrb	r0, [r1, #40]	; 0x28
   316f8:	mvn	r6, #9
   316fc:	mov	r8, #0
   31700:	str	r0, [r4, #8]
   31704:	ldr	r0, [pc, #684]	; 319b8 <bcmp@plt+0x1f6dc>
   31708:	ldr	r0, [pc, r0]
   3170c:	ldr	r0, [r0]
   31710:	cmp	r0, #3
   31714:	blt	31934 <bcmp@plt+0x1f658>
   31718:	ldr	r1, [pc, #668]	; 319bc <bcmp@plt+0x1f6e0>
   3171c:	add	r1, pc, r1
   31720:	mov	r0, #7
   31724:	bl	40d10 <bcmp@plt+0x2ea34>
   31728:	b	31934 <bcmp@plt+0x1f658>
   3172c:	ldr	r5, [r0]
   31730:	cmp	r5, #0
   31734:	beq	318bc <bcmp@plt+0x1f5e0>
   31738:	ldr	r2, [r4]
   3173c:	mov	r1, #12
   31740:	cmp	r2, #0
   31744:	beq	318d0 <bcmp@plt+0x1f5f4>
   31748:	ldr	r6, [r0, r1]
   3174c:	mov	r0, sl
   31750:	bl	461e4 <bcmp@plt+0x33f08>
   31754:	cmp	r0, #0
   31758:	beq	317a0 <bcmp@plt+0x1f4c4>
   3175c:	mov	r7, r0
   31760:	udiv	r0, r0, r6
   31764:	ldr	r1, [r9, #4]
   31768:	mls	r0, r0, r6, r7
   3176c:	ldr	r0, [r5, r0, lsl #2]
   31770:	ldr	r5, [r0]
   31774:	mov	r0, r5
   31778:	bl	30ad8 <bcmp@plt+0x1e7fc>
   3177c:	mov	r8, r0
   31780:	bl	34418 <bcmp@plt+0x2213c>
   31784:	cmp	r0, #2
   31788:	beq	317cc <bcmp@plt+0x1f4f0>
   3178c:	cmp	r0, #10
   31790:	bne	31880 <bcmp@plt+0x1f5a4>
   31794:	add	r0, r4, #4
   31798:	mov	r1, #16
   3179c:	b	317d4 <bcmp@plt+0x1f4f8>
   317a0:	ldr	r0, [pc, #536]	; 319c0 <bcmp@plt+0x1f6e4>
   317a4:	mvn	r6, #9
   317a8:	mov	r8, #0
   317ac:	ldr	r0, [pc, r0]
   317b0:	ldr	r0, [r0]
   317b4:	cmp	r0, #1
   317b8:	blt	31930 <bcmp@plt+0x1f654>
   317bc:	ldr	r1, [pc, #512]	; 319c4 <bcmp@plt+0x1f6e8>
   317c0:	mov	r0, #5
   317c4:	add	r1, pc, r1
   317c8:	b	3192c <bcmp@plt+0x1f650>
   317cc:	mov	r1, #12
   317d0:	mov	r0, r4
   317d4:	ldr	r1, [r4, r1]
   317d8:	ldr	r0, [r0]
   317dc:	udiv	r2, r7, r1
   317e0:	mls	r1, r2, r1, r7
   317e4:	ldr	r0, [r0, r1, lsl #2]
   317e8:	ldr	r1, [r9, #4]
   317ec:	ldr	r0, [r0]
   317f0:	bl	30ad8 <bcmp@plt+0x1e7fc>
   317f4:	mov	r7, r0
   317f8:	ldr	r0, [pc, #484]	; 319e4 <bcmp@plt+0x1f708>
   317fc:	mov	r6, #1
   31800:	ldr	r0, [pc, r0]
   31804:	ldr	r0, [r0]
   31808:	cmp	r0, #3
   3180c:	blt	31878 <bcmp@plt+0x1f59c>
   31810:	mov	r0, sl
   31814:	bl	342fc <bcmp@plt+0x22020>
   31818:	str	r0, [sp, #32]
   3181c:	add	r0, sl, #28
   31820:	bl	342fc <bcmp@plt+0x22020>
   31824:	str	r0, [sp, #28]
   31828:	ldrh	r0, [sl, #58]	; 0x3a
   3182c:	ldrb	r4, [sl, #60]	; 0x3c
   31830:	ldrh	r9, [sl, #56]	; 0x38
   31834:	str	r0, [sp, #24]
   31838:	mov	r0, r8
   3183c:	bl	342fc <bcmp@plt+0x22020>
   31840:	mov	r5, r0
   31844:	mov	r0, r7
   31848:	bl	342fc <bcmp@plt+0x22020>
   3184c:	ldr	r1, [sp, #24]
   31850:	stm	sp, {r4, r9}
   31854:	str	r0, [sp, #16]
   31858:	str	r5, [sp, #12]
   3185c:	mov	r0, #7
   31860:	str	r1, [sp, #8]
   31864:	ldr	r1, [pc, #380]	; 319e8 <bcmp@plt+0x1f70c>
   31868:	ldr	r2, [sp, #32]
   3186c:	ldr	r3, [sp, #28]
   31870:	add	r1, pc, r1
   31874:	bl	40d10 <bcmp@plt+0x2ea34>
   31878:	ldr	r4, [fp, #8]
   3187c:	b	31938 <bcmp@plt+0x1f65c>
   31880:	ldr	r0, [pc, #356]	; 319ec <bcmp@plt+0x1f710>
   31884:	mvn	r6, #9
   31888:	mov	r8, #0
   3188c:	ldr	r0, [pc, r0]
   31890:	ldr	r0, [r0]
   31894:	cmp	r0, #2
   31898:	blt	31930 <bcmp@plt+0x1f654>
   3189c:	mov	r0, r5
   318a0:	bl	34418 <bcmp@plt+0x2213c>
   318a4:	ldr	r1, [pc, #324]	; 319f0 <bcmp@plt+0x1f714>
   318a8:	mov	r2, r0
   318ac:	mov	r0, #6
   318b0:	add	r1, pc, r1
   318b4:	bl	40d10 <bcmp@plt+0x2ea34>
   318b8:	b	31930 <bcmp@plt+0x1f654>
   318bc:	cmp	r2, #0
   318c0:	beq	31904 <bcmp@plt+0x1f628>
   318c4:	ldr	r0, [r4]
   318c8:	cmp	r0, #0
   318cc:	bne	318dc <bcmp@plt+0x1f600>
   318d0:	ldr	r0, [r4, #4]
   318d4:	cmp	r0, #0
   318d8:	beq	3198c <bcmp@plt+0x1f6b0>
   318dc:	ldr	r0, [pc, #248]	; 319dc <bcmp@plt+0x1f700>
   318e0:	mvn	r6, #9
   318e4:	mov	r8, #0
   318e8:	ldr	r0, [pc, r0]
   318ec:	ldr	r0, [r0]
   318f0:	cmp	r0, #3
   318f4:	blt	31930 <bcmp@plt+0x1f654>
   318f8:	ldr	r1, [pc, #224]	; 319e0 <bcmp@plt+0x1f704>
   318fc:	add	r1, pc, r1
   31900:	b	31928 <bcmp@plt+0x1f64c>
   31904:	ldr	r0, [pc, #188]	; 319c8 <bcmp@plt+0x1f6ec>
   31908:	mvn	r6, #9
   3190c:	mov	r8, #0
   31910:	ldr	r0, [pc, r0]
   31914:	ldr	r0, [r0]
   31918:	cmp	r0, #3
   3191c:	blt	31930 <bcmp@plt+0x1f654>
   31920:	ldr	r1, [pc, #164]	; 319cc <bcmp@plt+0x1f6f0>
   31924:	add	r1, pc, r1
   31928:	mov	r0, #7
   3192c:	bl	40d10 <bcmp@plt+0x2ea34>
   31930:	ldr	r4, [fp, #8]
   31934:	mov	r7, #0
   31938:	ldr	r0, [r4, #4]
   3193c:	cmp	r0, #0
   31940:	beq	31948 <bcmp@plt+0x1f66c>
   31944:	bl	31a78 <bcmp@plt+0x1f79c>
   31948:	ldr	r0, [sl, #64]	; 0x40
   3194c:	movw	r2, #4341	; 0x10f5
   31950:	mov	r1, #0
   31954:	movw	r3, #4341	; 0x10f5
   31958:	str	r2, [sp]
   3195c:	mov	r2, r7
   31960:	stmib	sp, {r0, r1}
   31964:	mov	r0, sl
   31968:	mov	r1, r8
   3196c:	bl	319f4 <bcmp@plt+0x1f718>
   31970:	ldr	r1, [pc, #92]	; 319d4 <bcmp@plt+0x1f6f8>
   31974:	ldr	r1, [pc, r1]
   31978:	str	r1, [r4, #16]
   3197c:	str	r0, [r4, #4]
   31980:	mov	r0, r6
   31984:	sub	sp, fp, #28
   31988:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3198c:	ldr	r0, [pc, #60]	; 319d0 <bcmp@plt+0x1f6f4>
   31990:	ldr	r4, [fp, #8]
   31994:	mvn	r6, #9
   31998:	mov	r8, #0
   3199c:	ldr	r0, [pc, r0]
   319a0:	ldr	r0, [r0]
   319a4:	cmp	r0, #3
   319a8:	blt	31934 <bcmp@plt+0x1f658>
   319ac:	ldr	r1, [pc, #36]	; 319d8 <bcmp@plt+0x1f6fc>
   319b0:	add	r1, pc, r1
   319b4:	b	31720 <bcmp@plt+0x1f444>
   319b8:	andeq	r4, r4, r0, lsl #25
   319bc:	strdeq	sl, [r2], -fp
   319c0:	ldrdeq	r4, [r4], -ip
   319c4:	andeq	fp, r2, sp
   319c8:	andeq	r4, r4, r8, ror sl
   319cc:	andeq	sl, r2, r3, lsl lr
   319d0:	andeq	r4, r4, ip, ror #19
   319d4:	andeq	r4, r4, r8, asr r9
   319d8:			; <UNDEFINED> instruction: 0x0002adb3
   319dc:	andeq	r4, r4, r0, lsr #21
   319e0:	muleq	r2, r3, lr
   319e4:	andeq	r4, r4, r8, lsl #23
   319e8:	andeq	sl, r2, ip, ror #31
   319ec:	strdeq	r4, [r4], -ip
   319f0:	andeq	sl, r2, r3, lsl #31
   319f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   319f8:	add	fp, sp, #28
   319fc:	sub	sp, sp, #4
   31a00:	mov	r5, r0
   31a04:	mov	r0, #24
   31a08:	mov	r8, r3
   31a0c:	mov	r6, r2
   31a10:	mov	r7, r1
   31a14:	bl	44994 <bcmp@plt+0x326b8>
   31a18:	cmp	r0, #0
   31a1c:	beq	31a68 <bcmp@plt+0x1f78c>
   31a20:	ldr	sl, [fp, #12]
   31a24:	ldr	r9, [fp, #8]
   31a28:	mov	r4, r0
   31a2c:	mov	r0, r5
   31a30:	bl	463c0 <bcmp@plt+0x340e4>
   31a34:	str	r0, [r4]
   31a38:	mov	r0, r7
   31a3c:	bl	34af8 <bcmp@plt+0x2281c>
   31a40:	str	r0, [r4, #4]
   31a44:	mov	r0, r6
   31a48:	bl	34af8 <bcmp@plt+0x2281c>
   31a4c:	strh	r9, [r4, #14]
   31a50:	strh	r8, [r4, #12]
   31a54:	str	r0, [r4, #8]
   31a58:	ldr	r0, [fp, #16]
   31a5c:	str	r0, [r4, #16]
   31a60:	str	sl, [r4, #20]
   31a64:	b	31a6c <bcmp@plt+0x1f790>
   31a68:	mov	r4, #0
   31a6c:	mov	r0, r4
   31a70:	sub	sp, fp, #28
   31a74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31a78:	cmp	r0, #0
   31a7c:	bxeq	lr
   31a80:	push	{r4, sl, fp, lr}
   31a84:	add	fp, sp, #8
   31a88:	mov	r4, r0
   31a8c:	ldr	r0, [r0]
   31a90:	bl	46418 <bcmp@plt+0x3413c>
   31a94:	ldr	r0, [r4, #4]
   31a98:	bl	340dc <bcmp@plt+0x21e00>
   31a9c:	ldr	r0, [r4, #8]
   31aa0:	bl	340dc <bcmp@plt+0x21e00>
   31aa4:	mov	r0, r4
   31aa8:	pop	{r4, sl, fp, lr}
   31aac:	b	11f10 <free@plt>
   31ab0:	ldrh	r2, [r0, #28]
   31ab4:	movw	r3, #65535	; 0xffff
   31ab8:	mov	r1, r0
   31abc:	mov	r0, #0
   31ac0:	cmp	r2, r3
   31ac4:	ldrne	r1, [r1, #36]	; 0x24
   31ac8:	addsne	r1, r1, r2
   31acc:	ldrhne	r0, [r1]
   31ad0:	ubfxne	r0, r0, #4, #4
   31ad4:	bx	lr
   31ad8:	ldr	r3, [r0, #12]
   31adc:	ldr	r1, [r0, #36]	; 0x24
   31ae0:	ldr	r2, [r0, #40]	; 0x28
   31ae4:	sub	r1, r2, r1
   31ae8:	cmp	r3, #4
   31aec:	strh	r1, [r0, #22]
   31af0:	mov	r1, #0
   31af4:	subcs	r1, r3, #4
   31af8:	strcs	r1, [r0, #12]
   31afc:	addcs	r1, r2, #4
   31b00:	strcs	r1, [r0, #40]	; 0x28
   31b04:	movcs	r1, r2
   31b08:	mov	r0, r1
   31b0c:	bx	lr
   31b10:	push	{r4, r5, r6, r7, fp, lr}
   31b14:	add	fp, sp, #16
   31b18:	sub	sp, sp, #8
   31b1c:	mov	r7, r0
   31b20:	ldr	r0, [r0, #36]	; 0x24
   31b24:	ldr	r1, [r7, #40]	; 0x28
   31b28:	sub	r0, r1, r0
   31b2c:	strh	r0, [r7, #24]
   31b30:	mov	r0, r7
   31b34:	bl	457a8 <bcmp@plt+0x334cc>
   31b38:	mov	r4, #0
   31b3c:	cmp	r0, #0
   31b40:	beq	31c9c <bcmp@plt+0x1f9c0>
   31b44:	mov	r5, r0
   31b48:	ldr	r0, [r7, #36]	; 0x24
   31b4c:	ldr	r1, [r7, #40]	; 0x28
   31b50:	sub	r0, r1, r0
   31b54:	strh	r0, [r7, #26]
   31b58:	mov	r0, r7
   31b5c:	bl	457f8 <bcmp@plt+0x3351c>
   31b60:	mov	r6, r0
   31b64:	ldr	r0, [r7, #36]	; 0x24
   31b68:	ldr	r1, [r7, #40]	; 0x28
   31b6c:	sub	r0, r1, r0
   31b70:	strh	r0, [r7, #28]
   31b74:	ldrb	r0, [r5]
   31b78:	ldrh	r7, [r6, #4]
   31b7c:	and	r0, r0, #240	; 0xf0
   31b80:	cmp	r0, #64	; 0x40
   31b84:	bne	31bc0 <bcmp@plt+0x1f8e4>
   31b88:	mov	r0, r5
   31b8c:	mov	r1, #20
   31b90:	bl	3d750 <bcmp@plt+0x2b474>
   31b94:	cmp	r0, #0
   31b98:	beq	31bc0 <bcmp@plt+0x1f8e4>
   31b9c:	ldr	r0, [pc, #260]	; 31ca8 <bcmp@plt+0x1f9cc>
   31ba0:	ldr	r0, [pc, r0]
   31ba4:	ldr	r0, [r0]
   31ba8:	cmp	r0, #2
   31bac:	blt	31bc0 <bcmp@plt+0x1f8e4>
   31bb0:	ldr	r1, [pc, #244]	; 31cac <bcmp@plt+0x1f9d0>
   31bb4:	mov	r0, #6
   31bb8:	add	r1, pc, r1
   31bbc:	bl	40d10 <bcmp@plt+0x2ea34>
   31bc0:	ldrh	r0, [r6, #6]
   31bc4:	cmp	r0, #0
   31bc8:	beq	31c20 <bcmp@plt+0x1f944>
   31bcc:	ldrb	r0, [r5]
   31bd0:	rev16	r7, r7
   31bd4:	lsr	r0, r0, #4
   31bd8:	bl	3606c <bcmp@plt+0x23d90>
   31bdc:	mov	r3, r0
   31be0:	mov	r0, r6
   31be4:	mov	r1, r7
   31be8:	mov	r2, r5
   31bec:	bl	3daf4 <bcmp@plt+0x2b818>
   31bf0:	cmp	r0, #0
   31bf4:	beq	31c20 <bcmp@plt+0x1f944>
   31bf8:	ldr	r0, [pc, #176]	; 31cb0 <bcmp@plt+0x1f9d4>
   31bfc:	ldr	r0, [pc, r0]
   31c00:	ldr	r0, [r0]
   31c04:	cmp	r0, #2
   31c08:	blt	31c9c <bcmp@plt+0x1f9c0>
   31c0c:	ldr	r1, [pc, #160]	; 31cb4 <bcmp@plt+0x1f9d8>
   31c10:	mov	r0, #6
   31c14:	add	r1, pc, r1
   31c18:	bl	40d10 <bcmp@plt+0x2ea34>
   31c1c:	b	31c9c <bcmp@plt+0x1f9c0>
   31c20:	ldr	r0, [pc, #144]	; 31cb8 <bcmp@plt+0x1f9dc>
   31c24:	mov	r4, #1
   31c28:	ldr	r0, [pc, r0]
   31c2c:	ldr	r0, [r0]
   31c30:	cmp	r0, #2
   31c34:	blt	31c9c <bcmp@plt+0x1f9c0>
   31c38:	mov	r7, r5
   31c3c:	ldrb	r0, [r7], #12
   31c40:	lsr	r0, r0, #4
   31c44:	bl	3606c <bcmp@plt+0x23d90>
   31c48:	mov	r1, r0
   31c4c:	mov	r0, r7
   31c50:	bl	354dc <bcmp@plt+0x23200>
   31c54:	mov	r7, r0
   31c58:	ldrb	r0, [r5], #16
   31c5c:	lsr	r0, r0, #4
   31c60:	bl	3606c <bcmp@plt+0x23d90>
   31c64:	mov	r1, r0
   31c68:	mov	r0, r5
   31c6c:	bl	354dc <bcmp@plt+0x23200>
   31c70:	mov	r3, r0
   31c74:	ldrh	r0, [r6]
   31c78:	ldrh	r1, [r6, #2]
   31c7c:	mov	r2, r7
   31c80:	rev16	r0, r0
   31c84:	rev16	r1, r1
   31c88:	stm	sp, {r0, r1}
   31c8c:	mov	r0, #6
   31c90:	ldr	r1, [pc, #36]	; 31cbc <bcmp@plt+0x1f9e0>
   31c94:	add	r1, pc, r1
   31c98:	bl	40d10 <bcmp@plt+0x2ea34>
   31c9c:	mov	r0, r4
   31ca0:	sub	sp, fp, #16
   31ca4:	pop	{r4, r5, r6, r7, fp, pc}
   31ca8:	andeq	r4, r4, r8, ror #15
   31cac:	andeq	sl, r2, ip, asr #29
   31cb0:	andeq	r4, r4, ip, lsl #15
   31cb4:	andeq	sl, r2, r4, lsl #29
   31cb8:	andeq	r4, r4, r0, ror #14
   31cbc:	andeq	sl, r2, r9, lsl lr
   31cc0:	push	{r4, sl, fp, lr}
   31cc4:	add	fp, sp, #8
   31cc8:	mov	r4, r0
   31ccc:	ldr	r0, [r0, #40]	; 0x28
   31cd0:	bl	34cac <bcmp@plt+0x229d0>
   31cd4:	cmp	r0, #0
   31cd8:	bmi	31d08 <bcmp@plt+0x1fa2c>
   31cdc:	ldr	r2, [r4, #12]
   31ce0:	mov	r1, r0
   31ce4:	mov	r0, #1
   31ce8:	cmp	r2, r1
   31cec:	popcc	{r4, sl, fp, pc}
   31cf0:	sub	r2, r2, r1
   31cf4:	str	r2, [r4, #12]
   31cf8:	ldr	r2, [r4, #40]	; 0x28
   31cfc:	add	r1, r2, r1
   31d00:	str	r1, [r4, #40]	; 0x28
   31d04:	pop	{r4, sl, fp, pc}
   31d08:	mov	r0, #0
   31d0c:	pop	{r4, sl, fp, pc}
   31d10:	push	{r4, r5, r6, sl, fp, lr}
   31d14:	add	fp, sp, #16
   31d18:	ldr	r6, [r0, #40]	; 0x28
   31d1c:	mov	r5, r0
   31d20:	mov	r4, r1
   31d24:	add	r0, r6, #2
   31d28:	bl	34cac <bcmp@plt+0x229d0>
   31d2c:	ldr	r1, [r5, #12]
   31d30:	cmp	r1, r0
   31d34:	bcc	31d4c <bcmp@plt+0x1fa70>
   31d38:	sub	r1, r1, r0
   31d3c:	str	r1, [r5, #12]
   31d40:	ldr	r1, [r5, #40]	; 0x28
   31d44:	add	r0, r1, r0
   31d48:	str	r0, [r5, #40]	; 0x28
   31d4c:	ldrb	r1, [r6, #1]
   31d50:	mov	r0, r4
   31d54:	bl	34754 <bcmp@plt+0x22478>
   31d58:	mov	r0, #1
   31d5c:	pop	{r4, r5, r6, sl, fp, pc}
   31d60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31d64:	add	fp, sp, #28
   31d68:	sub	sp, sp, #4
   31d6c:	mov	r5, r0
   31d70:	ldrh	r0, [r0, #28]
   31d74:	mov	r9, r1
   31d78:	movw	r1, #65535	; 0xffff
   31d7c:	mov	r7, #0
   31d80:	mov	r4, #0
   31d84:	cmp	r0, r1
   31d88:	ldrne	r1, [r5, #36]	; 0x24
   31d8c:	addne	r4, r1, r0
   31d90:	bl	340d4 <bcmp@plt+0x21df8>
   31d94:	ldr	sl, [pc, #180]	; 31e50 <bcmp@plt+0x1fb74>
   31d98:	mov	r6, r0
   31d9c:	ldr	sl, [pc, sl]
   31da0:	ldr	r8, [pc, #172]	; 31e54 <bcmp@plt+0x1fb78>
   31da4:	add	r8, pc, r8
   31da8:	b	31dc4 <bcmp@plt+0x1fae8>
   31dac:	ldrb	r0, [r4, #2]
   31db0:	add	r7, r7, #1
   31db4:	and	r0, r0, #31
   31db8:	add	r0, r0, #1
   31dbc:	cmp	r7, r0
   31dc0:	bcs	31e30 <bcmp@plt+0x1fb54>
   31dc4:	ldr	r0, [r5, #40]	; 0x28
   31dc8:	mov	r1, r6
   31dcc:	bl	34cac <bcmp@plt+0x229d0>
   31dd0:	cmp	r0, #0
   31dd4:	bmi	31e44 <bcmp@plt+0x1fb68>
   31dd8:	ldr	r1, [r5, #12]
   31ddc:	cmp	r1, r0
   31de0:	bcc	31df8 <bcmp@plt+0x1fb1c>
   31de4:	sub	r1, r1, r0
   31de8:	str	r1, [r5, #12]
   31dec:	ldr	r1, [r5, #40]	; 0x28
   31df0:	add	r0, r1, r0
   31df4:	str	r0, [r5, #40]	; 0x28
   31df8:	mov	r0, r6
   31dfc:	bl	34af8 <bcmp@plt+0x2281c>
   31e00:	mov	r1, r9
   31e04:	bl	3dd80 <bcmp@plt+0x2baa4>
   31e08:	ldr	r0, [sl]
   31e0c:	cmp	r0, #1
   31e10:	blt	31dac <bcmp@plt+0x1fad0>
   31e14:	mov	r0, r6
   31e18:	bl	342fc <bcmp@plt+0x22020>
   31e1c:	mov	r2, r0
   31e20:	mov	r0, #5
   31e24:	mov	r1, r8
   31e28:	bl	40d10 <bcmp@plt+0x2ea34>
   31e2c:	b	31dac <bcmp@plt+0x1fad0>
   31e30:	mov	r0, r6
   31e34:	bl	340dc <bcmp@plt+0x21e00>
   31e38:	mov	r0, #1
   31e3c:	sub	sp, fp, #28
   31e40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31e44:	mov	r0, #0
   31e48:	sub	sp, fp, #28
   31e4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31e50:	andeq	r4, r4, ip, ror #11
   31e54:	andeq	sl, r2, r1, lsr sp
   31e58:	push	{r4, r5, r6, sl, fp, lr}
   31e5c:	add	fp, sp, #16
   31e60:	ldr	r6, [r0, #40]	; 0x28
   31e64:	mov	r5, r0
   31e68:	mov	r4, r1
   31e6c:	mov	r0, r6
   31e70:	bl	3a708 <bcmp@plt+0x2842c>
   31e74:	cmp	r0, #1
   31e78:	blt	31ee8 <bcmp@plt+0x1fc0c>
   31e7c:	ldr	r1, [r5, #12]
   31e80:	cmp	r1, r0
   31e84:	bcc	31e9c <bcmp@plt+0x1fbc0>
   31e88:	sub	r1, r1, r0
   31e8c:	str	r1, [r5, #12]
   31e90:	ldr	r1, [r5, #40]	; 0x28
   31e94:	add	r0, r1, r0
   31e98:	str	r0, [r5, #40]	; 0x28
   31e9c:	ldr	r0, [pc, #80]	; 31ef4 <bcmp@plt+0x1fc18>
   31ea0:	mov	r5, #1
   31ea4:	ldr	r0, [pc, r0]
   31ea8:	ldr	r0, [r0]
   31eac:	cmp	r0, #1
   31eb0:	blt	31ee0 <bcmp@plt+0x1fc04>
   31eb4:	mov	r0, r6
   31eb8:	bl	3d648 <bcmp@plt+0x2b36c>
   31ebc:	mov	r6, r0
   31ec0:	ldr	r0, [r4]
   31ec4:	bl	342fc <bcmp@plt+0x22020>
   31ec8:	ldr	r1, [pc, #40]	; 31ef8 <bcmp@plt+0x1fc1c>
   31ecc:	mov	r3, r0
   31ed0:	mov	r0, #5
   31ed4:	mov	r2, r6
   31ed8:	add	r1, pc, r1
   31edc:	bl	40d10 <bcmp@plt+0x2ea34>
   31ee0:	mov	r0, r5
   31ee4:	pop	{r4, r5, r6, sl, fp, pc}
   31ee8:	mov	r5, #0
   31eec:	mov	r0, r5
   31ef0:	pop	{r4, r5, r6, sl, fp, pc}
   31ef4:	andeq	r4, r4, r4, ror #9
   31ef8:	andeq	sl, r2, fp, lsl #24
   31efc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31f00:	add	fp, sp, #28
   31f04:	sub	sp, sp, #12
   31f08:	mov	r4, r1
   31f0c:	ldr	r1, [r0, #12]
   31f10:	ldr	r7, [r0, #40]	; 0x28
   31f14:	mov	r6, r0
   31f18:	mov	r5, r3
   31f1c:	str	r2, [sp, #8]
   31f20:	cmp	r1, #10
   31f24:	mov	r0, r7
   31f28:	subcs	r0, r1, #10
   31f2c:	mov	r1, r4
   31f30:	strcs	r0, [r6, #12]
   31f34:	addcs	r0, r7, #10
   31f38:	strcs	r0, [r6, #40]	; 0x28
   31f3c:	bl	34cac <bcmp@plt+0x229d0>
   31f40:	cmp	r0, #1
   31f44:	blt	320c4 <bcmp@plt+0x1fde8>
   31f48:	ldr	r1, [r6, #12]
   31f4c:	cmp	r1, r0
   31f50:	bcc	31f68 <bcmp@plt+0x1fc8c>
   31f54:	sub	r1, r1, r0
   31f58:	str	r1, [r6, #12]
   31f5c:	ldr	r1, [r6, #40]	; 0x28
   31f60:	add	r0, r1, r0
   31f64:	str	r0, [r6, #40]	; 0x28
   31f68:	ldrb	r1, [r7, #5]
   31f6c:	mov	r0, r4
   31f70:	bl	34754 <bcmp@plt+0x22478>
   31f74:	ldr	r0, [pc, #376]	; 320f4 <bcmp@plt+0x1fe18>
   31f78:	ldr	r0, [pc, r0]
   31f7c:	ldr	r0, [r0]
   31f80:	cmp	r0, #1
   31f84:	blt	31fb4 <bcmp@plt+0x1fcd8>
   31f88:	mov	r0, r7
   31f8c:	bl	3d2b4 <bcmp@plt+0x2afd8>
   31f90:	mov	r8, r0
   31f94:	mov	r0, r4
   31f98:	bl	342fc <bcmp@plt+0x22020>
   31f9c:	ldr	r1, [pc, #340]	; 320f8 <bcmp@plt+0x1fe1c>
   31fa0:	mov	r3, r0
   31fa4:	mov	r0, #5
   31fa8:	mov	r2, r8
   31fac:	add	r1, pc, r1
   31fb0:	bl	40d10 <bcmp@plt+0x2ea34>
   31fb4:	ldrb	r0, [r7, #4]
   31fb8:	str	r5, [sp]
   31fbc:	cmp	r0, #0
   31fc0:	beq	320d0 <bcmp@plt+0x1fdf4>
   31fc4:	mov	r5, #0
   31fc8:	mov	r0, #0
   31fcc:	str	r0, [sp, #4]
   31fd0:	b	31fe8 <bcmp@plt+0x1fd0c>
   31fd4:	str	r9, [sp, #4]
   31fd8:	ldrb	r0, [r7, #4]
   31fdc:	add	r5, r5, #1
   31fe0:	cmp	r5, r0
   31fe4:	bcs	320d8 <bcmp@plt+0x1fdfc>
   31fe8:	ldr	sl, [r6, #40]	; 0x28
   31fec:	bl	3a4c4 <bcmp@plt+0x281e8>
   31ff0:	ldr	r8, [r6, #40]	; 0x28
   31ff4:	mov	r9, r0
   31ff8:	mov	r1, r9
   31ffc:	mov	r0, r8
   32000:	bl	3a708 <bcmp@plt+0x2842c>
   32004:	cmp	r0, #1
   32008:	blt	320c4 <bcmp@plt+0x1fde8>
   3200c:	ldr	r1, [r6, #12]
   32010:	cmp	r1, r0
   32014:	bcc	3202c <bcmp@plt+0x1fd50>
   32018:	sub	r1, r1, r0
   3201c:	str	r1, [r6, #12]
   32020:	ldr	r1, [r6, #40]	; 0x28
   32024:	add	r0, r1, r0
   32028:	str	r0, [r6, #40]	; 0x28
   3202c:	ldr	r0, [pc, #200]	; 320fc <bcmp@plt+0x1fe20>
   32030:	ldr	r0, [pc, r0]
   32034:	ldr	r0, [r0]
   32038:	cmp	r0, #1
   3203c:	blt	3206c <bcmp@plt+0x1fd90>
   32040:	mov	r0, r8
   32044:	bl	3d648 <bcmp@plt+0x2b36c>
   32048:	mov	r4, r0
   3204c:	ldr	r0, [r9]
   32050:	bl	342fc <bcmp@plt+0x22020>
   32054:	ldr	r1, [pc, #164]	; 32100 <bcmp@plt+0x1fe24>
   32058:	mov	r3, r0
   3205c:	mov	r0, #5
   32060:	mov	r2, r4
   32064:	add	r1, pc, r1
   32068:	bl	40d10 <bcmp@plt+0x2ea34>
   3206c:	ldr	r1, [sp, #8]
   32070:	mov	r0, r9
   32074:	bl	3dd80 <bcmp@plt+0x2baa4>
   32078:	ldrb	r0, [sl, #5]
   3207c:	tst	r0, #2
   32080:	beq	31fd8 <bcmp@plt+0x1fcfc>
   32084:	ldr	r0, [sp, #4]
   32088:	cmp	r0, #0
   3208c:	beq	31fd4 <bcmp@plt+0x1fcf8>
   32090:	ldr	r0, [pc, #108]	; 32104 <bcmp@plt+0x1fe28>
   32094:	ldr	r0, [pc, r0]
   32098:	ldr	r0, [r0]
   3209c:	cmp	r0, #1
   320a0:	blt	31fd8 <bcmp@plt+0x1fcfc>
   320a4:	ldr	r0, [r9]
   320a8:	bl	342fc <bcmp@plt+0x22020>
   320ac:	ldr	r1, [pc, #84]	; 32108 <bcmp@plt+0x1fe2c>
   320b0:	mov	r2, r0
   320b4:	mov	r0, #5
   320b8:	add	r1, pc, r1
   320bc:	bl	40d10 <bcmp@plt+0x2ea34>
   320c0:	b	31fd8 <bcmp@plt+0x1fcfc>
   320c4:	mov	r0, #0
   320c8:	sub	sp, fp, #28
   320cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   320d0:	mov	r0, #0
   320d4:	str	r0, [sp, #4]
   320d8:	ldr	r1, [sp]
   320dc:	mov	r0, #1
   320e0:	cmp	r1, #0
   320e4:	ldrne	r2, [sp, #4]
   320e8:	strne	r2, [r1]
   320ec:	sub	sp, fp, #28
   320f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   320f4:	andeq	r4, r4, r0, lsl r4
   320f8:	andeq	sl, r2, r8, asr #22
   320fc:	andeq	r4, r4, r8, asr r3
   32100:	andeq	sl, r2, pc, ror sl
   32104:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   32108:	andeq	sl, r2, r9, asr #20
   3210c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   32110:	add	fp, sp, #24
   32114:	cmp	r1, #0
   32118:	beq	321c4 <bcmp@plt+0x1fee8>
   3211c:	mov	r7, r0
   32120:	ldr	r0, [r0, #40]	; 0x28
   32124:	mov	r4, r1
   32128:	mov	r6, r2
   3212c:	ldr	r1, [r0]
   32130:	rev	r1, r1
   32134:	str	r1, [r4, #36]	; 0x24
   32138:	ldrb	r1, [r0, #6]
   3213c:	lsr	r1, r1, #5
   32140:	strb	r1, [r4, #40]	; 0x28
   32144:	ldrb	r0, [r0, #6]
   32148:	ubfx	r0, r0, #4, #1
   3214c:	strb	r0, [r4, #41]	; 0x29
   32150:	bl	3dc9c <bcmp@plt+0x2b9c0>
   32154:	mov	r9, r0
   32158:	mov	r0, r7
   3215c:	mov	r1, r4
   32160:	mov	r3, r6
   32164:	mov	r2, r9
   32168:	bl	31efc <bcmp@plt+0x1fc20>
   3216c:	mov	r8, #0
   32170:	cmp	r0, #1
   32174:	bne	321d4 <bcmp@plt+0x1fef8>
   32178:	ldr	r5, [r9, #4]
   3217c:	cmp	r5, r9
   32180:	bne	32194 <bcmp@plt+0x1feb8>
   32184:	b	321d0 <bcmp@plt+0x1fef4>
   32188:	ldr	r5, [r5, #4]
   3218c:	cmp	r5, r9
   32190:	beq	321d0 <bcmp@plt+0x1fef4>
   32194:	ldr	r7, [r5, #8]
   32198:	mov	r0, r4
   3219c:	mov	r1, r7
   321a0:	bl	3b164 <bcmp@plt+0x28e88>
   321a4:	cmp	r0, #1
   321a8:	beq	32188 <bcmp@plt+0x1feac>
   321ac:	mov	r6, r0
   321b0:	mov	r0, r7
   321b4:	bl	3a80c <bcmp@plt+0x28530>
   321b8:	cmn	r6, #5
   321bc:	beq	32188 <bcmp@plt+0x1feac>
   321c0:	b	321d4 <bcmp@plt+0x1fef8>
   321c4:	mov	r8, #0
   321c8:	mov	r0, r8
   321cc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   321d0:	mov	r8, #1
   321d4:	mov	r0, r9
   321d8:	bl	3e398 <bcmp@plt+0x2c0bc>
   321dc:	mov	r0, r8
   321e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   321e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   321e8:	add	fp, sp, #28
   321ec:	sub	sp, sp, #4
   321f0:	mov	r7, r1
   321f4:	ldr	r1, [r0, #12]
   321f8:	ldr	r6, [r0, #40]	; 0x28
   321fc:	mov	r5, r0
   32200:	mov	sl, r2
   32204:	cmp	r1, #10
   32208:	mov	r0, r6
   3220c:	subcs	r0, r1, #10
   32210:	mov	r1, r7
   32214:	strcs	r0, [r5, #12]
   32218:	addcs	r0, r6, #10
   3221c:	strcs	r0, [r5, #40]	; 0x28
   32220:	bl	34cac <bcmp@plt+0x229d0>
   32224:	cmp	r0, #1
   32228:	blt	32348 <bcmp@plt+0x2006c>
   3222c:	ldr	r1, [r5, #12]
   32230:	cmp	r1, r0
   32234:	bcc	3224c <bcmp@plt+0x1ff70>
   32238:	sub	r1, r1, r0
   3223c:	str	r1, [r5, #12]
   32240:	ldr	r1, [r5, #40]	; 0x28
   32244:	add	r0, r1, r0
   32248:	str	r0, [r5, #40]	; 0x28
   3224c:	ldrb	r1, [r6, #5]
   32250:	mov	r0, r7
   32254:	bl	34754 <bcmp@plt+0x22478>
   32258:	ldr	r8, [pc, #256]	; 32360 <bcmp@plt+0x20084>
   3225c:	ldr	r8, [pc, r8]
   32260:	ldr	r0, [r8]
   32264:	cmp	r0, #1
   32268:	blt	32298 <bcmp@plt+0x1ffbc>
   3226c:	mov	r0, r6
   32270:	bl	3d404 <bcmp@plt+0x2b128>
   32274:	mov	r4, r0
   32278:	mov	r0, r7
   3227c:	bl	342fc <bcmp@plt+0x22020>
   32280:	ldr	r1, [pc, #220]	; 32364 <bcmp@plt+0x20088>
   32284:	mov	r3, r0
   32288:	mov	r0, #5
   3228c:	mov	r2, r4
   32290:	add	r1, pc, r1
   32294:	bl	40d10 <bcmp@plt+0x2ea34>
   32298:	ldrb	r1, [r6, #4]
   3229c:	mov	r0, #1
   322a0:	cmp	r1, #0
   322a4:	beq	32358 <bcmp@plt+0x2007c>
   322a8:	mov	r9, #0
   322ac:	b	322cc <bcmp@plt+0x1fff0>
   322b0:	mov	r0, r7
   322b4:	mov	r1, sl
   322b8:	bl	3dd80 <bcmp@plt+0x2baa4>
   322bc:	ldrb	r0, [r6, #4]
   322c0:	add	r9, r9, #1
   322c4:	cmp	r9, r0
   322c8:	bcs	32354 <bcmp@plt+0x20078>
   322cc:	bl	3a4c4 <bcmp@plt+0x281e8>
   322d0:	ldr	r4, [r5, #40]	; 0x28
   322d4:	mov	r7, r0
   322d8:	mov	r1, r7
   322dc:	mov	r0, r4
   322e0:	bl	3a708 <bcmp@plt+0x2842c>
   322e4:	cmp	r0, #1
   322e8:	blt	32348 <bcmp@plt+0x2006c>
   322ec:	ldr	r1, [r5, #12]
   322f0:	cmp	r1, r0
   322f4:	bcc	3230c <bcmp@plt+0x20030>
   322f8:	sub	r1, r1, r0
   322fc:	str	r1, [r5, #12]
   32300:	ldr	r1, [r5, #40]	; 0x28
   32304:	add	r0, r1, r0
   32308:	str	r0, [r5, #40]	; 0x28
   3230c:	ldr	r0, [r8]
   32310:	cmp	r0, #1
   32314:	blt	322b0 <bcmp@plt+0x1ffd4>
   32318:	mov	r0, r4
   3231c:	bl	3d648 <bcmp@plt+0x2b36c>
   32320:	mov	r4, r0
   32324:	ldr	r0, [r7]
   32328:	bl	342fc <bcmp@plt+0x22020>
   3232c:	ldr	r1, [pc, #52]	; 32368 <bcmp@plt+0x2008c>
   32330:	mov	r3, r0
   32334:	mov	r0, #5
   32338:	mov	r2, r4
   3233c:	add	r1, pc, r1
   32340:	bl	40d10 <bcmp@plt+0x2ea34>
   32344:	b	322b0 <bcmp@plt+0x1ffd4>
   32348:	mov	r0, #0
   3234c:	sub	sp, fp, #28
   32350:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32354:	mov	r0, #1
   32358:	sub	sp, fp, #28
   3235c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32360:	andeq	r4, r4, ip, lsr #2
   32364:	andeq	sl, r2, r4, ror #16
   32368:	andeq	sl, r2, r7, lsr #15
   3236c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   32370:	add	fp, sp, #24
   32374:	cmp	r1, #0
   32378:	beq	32428 <bcmp@plt+0x2014c>
   3237c:	mov	r6, r0
   32380:	ldr	r0, [r0, #40]	; 0x28
   32384:	mov	r4, r1
   32388:	ldr	r1, [r0]
   3238c:	rev	r1, r1
   32390:	str	r1, [r4, #40]	; 0x28
   32394:	ldrb	r1, [r0, #6]
   32398:	lsr	r1, r1, #5
   3239c:	strb	r1, [r4, #44]	; 0x2c
   323a0:	ldrb	r1, [r0, #6]
   323a4:	ubfx	r1, r1, #4, #1
   323a8:	strb	r1, [r4, #45]	; 0x2d
   323ac:	ldrb	r0, [r0, #6]
   323b0:	ubfx	r0, r0, #3, #1
   323b4:	strb	r0, [r4, #46]	; 0x2e
   323b8:	bl	3dc9c <bcmp@plt+0x2b9c0>
   323bc:	mov	r9, r0
   323c0:	mov	r0, r6
   323c4:	mov	r1, r4
   323c8:	mov	r2, r9
   323cc:	bl	321e4 <bcmp@plt+0x1ff08>
   323d0:	mov	r8, #0
   323d4:	cmp	r0, #1
   323d8:	bne	32438 <bcmp@plt+0x2015c>
   323dc:	ldr	r5, [r9, #4]
   323e0:	cmp	r5, r9
   323e4:	bne	323f8 <bcmp@plt+0x2011c>
   323e8:	b	32434 <bcmp@plt+0x20158>
   323ec:	ldr	r5, [r5, #4]
   323f0:	cmp	r5, r9
   323f4:	beq	32434 <bcmp@plt+0x20158>
   323f8:	ldr	r7, [r5, #8]
   323fc:	mov	r0, r4
   32400:	mov	r1, r7
   32404:	bl	3bd18 <bcmp@plt+0x29a3c>
   32408:	cmp	r0, #1
   3240c:	beq	323ec <bcmp@plt+0x20110>
   32410:	mov	r6, r0
   32414:	mov	r0, r7
   32418:	bl	3a80c <bcmp@plt+0x28530>
   3241c:	cmn	r6, #5
   32420:	beq	323ec <bcmp@plt+0x20110>
   32424:	b	32438 <bcmp@plt+0x2015c>
   32428:	mov	r8, #0
   3242c:	mov	r0, r8
   32430:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   32434:	mov	r8, #1
   32438:	mov	r0, r9
   3243c:	bl	3e398 <bcmp@plt+0x2c0bc>
   32440:	mov	r0, r8
   32444:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   32448:	push	{r4, r5, r6, sl, fp, lr}
   3244c:	add	fp, sp, #16
   32450:	ldr	r6, [r0, #40]	; 0x28
   32454:	mov	r5, r0
   32458:	mov	r4, r1
   3245c:	mov	r1, r4
   32460:	ldr	r0, [r6]
   32464:	rev	r0, r0
   32468:	str	r0, [r2]
   3246c:	ldr	r0, [r5, #12]
   32470:	cmp	r0, #4
   32474:	subcs	r0, r0, #4
   32478:	addcs	r6, r6, #4
   3247c:	strcs	r0, [r5, #12]
   32480:	add	r0, r6, #2
   32484:	strcs	r6, [r5, #40]	; 0x28
   32488:	bl	34cac <bcmp@plt+0x229d0>
   3248c:	ldr	r1, [r5, #12]
   32490:	cmp	r1, r0
   32494:	bcc	324ac <bcmp@plt+0x201d0>
   32498:	sub	r1, r1, r0
   3249c:	str	r1, [r5, #12]
   324a0:	ldr	r1, [r5, #40]	; 0x28
   324a4:	add	r0, r1, r0
   324a8:	str	r0, [r5, #40]	; 0x28
   324ac:	ldrb	r1, [r6, #1]
   324b0:	mov	r0, r4
   324b4:	bl	34754 <bcmp@plt+0x22478>
   324b8:	mov	r0, #1
   324bc:	pop	{r4, r5, r6, sl, fp, pc}
   324c0:	push	{fp, lr}
   324c4:	mov	fp, sp
   324c8:	ldr	ip, [r0, #12]
   324cc:	mov	lr, #0
   324d0:	cmp	ip, #16
   324d4:	bcc	324ec <bcmp@plt+0x20210>
   324d8:	sub	r3, ip, #16
   324dc:	str	r3, [r0, #12]
   324e0:	ldr	lr, [r0, #40]	; 0x28
   324e4:	add	r3, lr, #16
   324e8:	str	r3, [r0, #40]	; 0x28
   324ec:	vld1.8	{d16-d17}, [lr]
   324f0:	vst1.8	{d16-d17}, [r1]
   324f4:	ldr	r3, [r0, #40]	; 0x28
   324f8:	ldr	ip, [r0, #12]
   324fc:	add	r1, r3, #8
   32500:	str	r1, [r0, #40]	; 0x28
   32504:	sub	r1, ip, #8
   32508:	str	r1, [r0, #12]
   3250c:	ldr	r0, [r3]
   32510:	ldr	r1, [r3, #4]
   32514:	strd	r0, [r2]
   32518:	mov	r0, #1
   3251c:	pop	{fp, pc}
   32520:	ldrh	r1, [r0, #28]
   32524:	movw	r2, #65535	; 0xffff
   32528:	cmp	r1, r2
   3252c:	ldrne	r2, [r0, #36]	; 0x24
   32530:	addsne	r1, r2, r1
   32534:	bne	3255c <bcmp@plt+0x20280>
   32538:	ldr	r3, [r0, #12]
   3253c:	mov	r2, #0
   32540:	sub	r1, r3, r2
   32544:	str	r1, [r0, #12]
   32548:	ldr	r1, [r0, #40]	; 0x28
   3254c:	add	r2, r1, r2
   32550:	str	r2, [r0, #40]	; 0x28
   32554:	mov	r0, r1
   32558:	bx	lr
   3255c:	ldrh	r1, [r1]
   32560:	ubfx	r1, r1, #4, #4
   32564:	cmp	r1, #7
   32568:	bhi	32538 <bcmp@plt+0x2025c>
   3256c:	mov	r2, #1
   32570:	mov	r3, #222	; 0xde
   32574:	tst	r3, r2, lsl r1
   32578:	beq	32538 <bcmp@plt+0x2025c>
   3257c:	ldr	r3, [r0, #12]
   32580:	mov	r2, #12
   32584:	mov	r1, #0
   32588:	cmp	r3, #12
   3258c:	bcs	32540 <bcmp@plt+0x20264>
   32590:	b	32554 <bcmp@plt+0x20278>
   32594:	push	{r4, r5, fp, lr}
   32598:	add	fp, sp, #8
   3259c:	mov	r4, r0
   325a0:	mov	r0, r1
   325a4:	mov	r5, r1
   325a8:	bl	341b8 <bcmp@plt+0x21edc>
   325ac:	mov	r1, r0
   325b0:	mov	r0, r4
   325b4:	bl	405a4 <bcmp@plt+0x2e2c8>
   325b8:	mov	r1, r5
   325bc:	mov	r4, r0
   325c0:	bl	34c04 <bcmp@plt+0x22928>
   325c4:	cmp	r0, #0
   325c8:	bgt	32600 <bcmp@plt+0x20324>
   325cc:	ldr	r0, [pc, #52]	; 32608 <bcmp@plt+0x2032c>
   325d0:	mov	r4, #0
   325d4:	ldr	r0, [pc, r0]
   325d8:	ldr	r0, [r0]
   325dc:	cmp	r0, #3
   325e0:	blt	32600 <bcmp@plt+0x20324>
   325e4:	mov	r0, r5
   325e8:	bl	342fc <bcmp@plt+0x22020>
   325ec:	ldr	r1, [pc, #24]	; 3260c <bcmp@plt+0x20330>
   325f0:	mov	r2, r0
   325f4:	mov	r0, #7
   325f8:	add	r1, pc, r1
   325fc:	bl	40d10 <bcmp@plt+0x2ea34>
   32600:	mov	r0, r4
   32604:	pop	{r4, r5, fp, pc}
   32608:			; <UNDEFINED> instruction: 0x00043db4
   3260c:	andeq	sl, r2, r2, asr #10
   32610:	push	{r4, r5, r6, sl, fp, lr}
   32614:	add	fp, sp, #16
   32618:	mov	r6, r1
   3261c:	mov	r1, #6
   32620:	mov	r5, r0
   32624:	bl	405a4 <bcmp@plt+0x2e2c8>
   32628:	mov	r4, r0
   3262c:	ldrb	r0, [r6, #7]
   32630:	strb	r0, [r4]
   32634:	ldrb	r0, [r6, #8]
   32638:	strb	r0, [r4, #1]
   3263c:	ldrb	r0, [r6, #9]
   32640:	strb	r0, [r4, #2]
   32644:	ldrb	r0, [r6, #10]
   32648:	strb	r0, [r4, #3]
   3264c:	ldrb	r0, [r4, #5]
   32650:	ldrb	r1, [r6, #5]
   32654:	bfi	r0, r1, #2, #1
   32658:	strb	r0, [r4, #5]
   3265c:	and	r0, r0, #254	; 0xfe
   32660:	ldrb	r1, [r6, #6]
   32664:	and	r1, r1, #1
   32668:	orr	r0, r0, r1
   3266c:	strb	r0, [r4, #5]
   32670:	ldr	r6, [r6]
   32674:	mov	r0, r6
   32678:	bl	341b8 <bcmp@plt+0x21edc>
   3267c:	mov	r1, r0
   32680:	mov	r0, r5
   32684:	bl	405a4 <bcmp@plt+0x2e2c8>
   32688:	mov	r1, r6
   3268c:	bl	34c04 <bcmp@plt+0x22928>
   32690:	cmp	r0, #0
   32694:	bgt	326c8 <bcmp@plt+0x203ec>
   32698:	ldr	r0, [pc, #48]	; 326d0 <bcmp@plt+0x203f4>
   3269c:	ldr	r0, [pc, r0]
   326a0:	ldr	r0, [r0]
   326a4:	cmp	r0, #3
   326a8:	blt	326c8 <bcmp@plt+0x203ec>
   326ac:	mov	r0, r6
   326b0:	bl	342fc <bcmp@plt+0x22020>
   326b4:	ldr	r1, [pc, #24]	; 326d4 <bcmp@plt+0x203f8>
   326b8:	mov	r2, r0
   326bc:	mov	r0, #7
   326c0:	add	r1, pc, r1
   326c4:	bl	40d10 <bcmp@plt+0x2ea34>
   326c8:	mov	r0, r4
   326cc:	pop	{r4, r5, r6, sl, fp, pc}
   326d0:	andeq	r3, r4, ip, ror #25
   326d4:	andeq	sl, r2, sl, ror r4
   326d8:	push	{r4, sl, fp, lr}
   326dc:	add	fp, sp, #8
   326e0:	mov	r1, #10
   326e4:	bl	405a4 <bcmp@plt+0x2e2c8>
   326e8:	mov	r4, r0
   326ec:	bl	3d000 <bcmp@plt+0x2ad24>
   326f0:	mov	r0, r4
   326f4:	pop	{r4, sl, fp, pc}
   326f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   326fc:	add	fp, sp, #28
   32700:	sub	sp, sp, #12
   32704:	mov	r6, r1
   32708:	mov	r1, #10
   3270c:	str	r2, [sp, #8]
   32710:	mov	r7, r0
   32714:	bl	405a4 <bcmp@plt+0x2e2c8>
   32718:	mov	r5, r0
   3271c:	bl	3d000 <bcmp@plt+0x2ad24>
   32720:	mov	r0, r6
   32724:	bl	34238 <bcmp@plt+0x21f5c>
   32728:	strb	r0, [r5, #5]
   3272c:	ldr	r0, [r6, #36]	; 0x24
   32730:	rev	r0, r0
   32734:	str	r0, [r5]
   32738:	ldrb	r0, [r5, #6]
   3273c:	ldrb	r1, [r6, #41]	; 0x29
   32740:	and	r0, r0, #239	; 0xef
   32744:	and	r1, r1, #1
   32748:	orr	r0, r0, r1, lsl #4
   3274c:	strb	r0, [r5, #6]
   32750:	mov	r0, r6
   32754:	bl	341b8 <bcmp@plt+0x21edc>
   32758:	mov	r1, r0
   3275c:	mov	r0, r7
   32760:	bl	405a4 <bcmp@plt+0x2e2c8>
   32764:	mov	r1, r6
   32768:	mov	r4, r0
   3276c:	str	r6, [sp, #4]
   32770:	bl	34c04 <bcmp@plt+0x22928>
   32774:	cmp	r0, #0
   32778:	ble	328bc <bcmp@plt+0x205e0>
   3277c:	cmp	r4, #0
   32780:	beq	328f4 <bcmp@plt+0x20618>
   32784:	ldr	r0, [sp, #4]
   32788:	str	r5, [sp]
   3278c:	mov	r5, #0
   32790:	ldr	r0, [r0, #32]
   32794:	ldr	r8, [r0, #4]
   32798:	cmp	r8, r0
   3279c:	bne	327b8 <bcmp@plt+0x204dc>
   327a0:	b	32854 <bcmp@plt+0x20578>
   327a4:	ldr	r0, [sp, #4]
   327a8:	ldr	r8, [r8, #4]
   327ac:	ldr	r0, [r0, #32]
   327b0:	cmp	r8, r0
   327b4:	beq	32854 <bcmp@plt+0x20578>
   327b8:	ldr	r9, [r8, #8]
   327bc:	ldr	r0, [r9, #12]
   327c0:	cmp	r0, #0
   327c4:	beq	327a4 <bcmp@plt+0x204c8>
   327c8:	ldr	sl, [r9, #4]
   327cc:	ldr	r4, [sl, #8]
   327d0:	ldr	r0, [r4]
   327d4:	ldr	r0, [r0, #24]
   327d8:	cmp	r0, #0
   327dc:	cmpne	sl, r9
   327e0:	beq	327a4 <bcmp@plt+0x204c8>
   327e4:	b	327ec <bcmp@plt+0x20510>
   327e8:	ldr	r4, [sl, #8]
   327ec:	ldrb	r0, [r4, #4]
   327f0:	cmp	r0, #0
   327f4:	beq	32844 <bcmp@plt+0x20568>
   327f8:	mov	r0, r7
   327fc:	mov	r1, r4
   32800:	mov	r6, r7
   32804:	bl	32610 <bcmp@plt+0x20334>
   32808:	mov	r7, r0
   3280c:	ldr	r0, [sp, #8]
   32810:	cmp	r0, #0
   32814:	beq	3283c <bcmp@plt+0x20560>
   32818:	ldr	r0, [r4]
   3281c:	bl	34548 <bcmp@plt+0x2226c>
   32820:	ldr	r1, [sp, #8]
   32824:	bl	34da0 <bcmp@plt+0x22ac4>
   32828:	cmp	r0, #0
   3282c:	bne	3283c <bcmp@plt+0x20560>
   32830:	ldrb	r0, [r7, #5]
   32834:	orr	r0, r0, #2
   32838:	strb	r0, [r7, #5]
   3283c:	add	r5, r5, #1
   32840:	mov	r7, r6
   32844:	ldr	sl, [sl, #4]
   32848:	cmp	sl, r9
   3284c:	bne	327e8 <bcmp@plt+0x2050c>
   32850:	b	327a4 <bcmp@plt+0x204c8>
   32854:	ldr	r4, [sp]
   32858:	movw	r1, #65535	; 0xffff
   3285c:	strb	r5, [r4, #4]
   32860:	ldrh	r0, [r7, #28]
   32864:	cmp	r0, r1
   32868:	ldrne	r1, [r7, #36]	; 0x24
   3286c:	addsne	r0, r1, r0
   32870:	beq	328f8 <bcmp@plt+0x2061c>
   32874:	ldrh	r1, [r0]
   32878:	ubfx	r1, r1, #4, #4
   3287c:	sub	r1, r1, #1
   32880:	cmp	r1, #5
   32884:	bhi	328f8 <bcmp@plt+0x2061c>
   32888:	add	r2, pc, #4
   3288c:	ldr	r1, [r2, r1, lsl #2]
   32890:	add	pc, r2, r1
   32894:	andeq	r0, r0, r8, lsl r0
   32898:	andeq	r0, r0, r8, lsl r0
   3289c:	andeq	r0, r0, r8, lsl r0
   328a0:	andeq	r0, r0, r8, lsl r0
   328a4:	andeq	r0, r0, r4, rrx
   328a8:	andeq	r0, r0, r8, lsl r0
   328ac:	ldrb	r1, [r0, #3]
   328b0:	add	r1, r1, #1
   328b4:	strb	r1, [r0, #3]
   328b8:	b	328f8 <bcmp@plt+0x2061c>
   328bc:	ldr	r0, [pc, #64]	; 32904 <bcmp@plt+0x20628>
   328c0:	mov	r4, #0
   328c4:	ldr	r0, [pc, r0]
   328c8:	ldr	r0, [r0]
   328cc:	cmp	r0, #3
   328d0:	blt	328f8 <bcmp@plt+0x2061c>
   328d4:	ldr	r0, [sp, #4]
   328d8:	bl	342fc <bcmp@plt+0x22020>
   328dc:	ldr	r1, [pc, #36]	; 32908 <bcmp@plt+0x2062c>
   328e0:	mov	r2, r0
   328e4:	mov	r0, #7
   328e8:	add	r1, pc, r1
   328ec:	bl	40d10 <bcmp@plt+0x2ea34>
   328f0:	b	328f8 <bcmp@plt+0x2061c>
   328f4:	mov	r4, #0
   328f8:	mov	r0, r4
   328fc:	sub	sp, fp, #28
   32900:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32904:	andeq	r3, r4, r4, asr #21
   32908:	andeq	sl, r2, r2, asr r2
   3290c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   32910:	add	fp, sp, #24
   32914:	mov	r6, r1
   32918:	mov	r1, #10
   3291c:	mov	r9, r3
   32920:	mov	r4, r2
   32924:	mov	r5, r0
   32928:	bl	405a4 <bcmp@plt+0x2e2c8>
   3292c:	mov	r7, r0
   32930:	bl	3d000 <bcmp@plt+0x2ad24>
   32934:	mov	r0, r6
   32938:	bl	34238 <bcmp@plt+0x21f5c>
   3293c:	ldrb	r1, [fp, #8]
   32940:	strb	r0, [r7, #5]
   32944:	mov	r8, #0
   32948:	rev	r0, r4
   3294c:	strb	r8, [r7, #4]
   32950:	str	r0, [r7]
   32954:	lsl	r0, r9, #5
   32958:	bfi	r0, r1, #4, #1
   3295c:	ldrb	r1, [r7, #6]
   32960:	and	r1, r1, #15
   32964:	orr	r0, r0, r1
   32968:	strb	r0, [r7, #6]
   3296c:	mov	r0, r6
   32970:	bl	341b8 <bcmp@plt+0x21edc>
   32974:	mov	r1, r0
   32978:	mov	r0, r5
   3297c:	bl	405a4 <bcmp@plt+0x2e2c8>
   32980:	mov	r1, r6
   32984:	mov	r4, r0
   32988:	bl	34c04 <bcmp@plt+0x22928>
   3298c:	cmp	r0, #0
   32990:	ble	32a04 <bcmp@plt+0x20728>
   32994:	cmp	r4, #0
   32998:	beq	32a18 <bcmp@plt+0x2073c>
   3299c:	ldrh	r0, [r5, #28]
   329a0:	movw	r1, #65535	; 0xffff
   329a4:	mov	r8, r7
   329a8:	cmp	r0, r1
   329ac:	ldrne	r1, [r5, #36]	; 0x24
   329b0:	addsne	r0, r1, r0
   329b4:	beq	32a18 <bcmp@plt+0x2073c>
   329b8:	ldrh	r1, [r0]
   329bc:	ubfx	r1, r1, #4, #4
   329c0:	sub	r1, r1, #1
   329c4:	cmp	r1, #5
   329c8:	bhi	32a18 <bcmp@plt+0x2073c>
   329cc:	add	r2, pc, #4
   329d0:	ldr	r1, [r2, r1, lsl #2]
   329d4:	add	pc, r2, r1
   329d8:	andeq	r0, r0, r8, lsl r0
   329dc:	andeq	r0, r0, r8, lsl r0
   329e0:	andeq	r0, r0, r8, lsl r0
   329e4:	andeq	r0, r0, r8, lsl r0
   329e8:	andeq	r0, r0, r0, asr #32
   329ec:	andeq	r0, r0, r8, lsl r0
   329f0:	ldrb	r1, [r0, #3]
   329f4:	add	r1, r1, #1
   329f8:	strb	r1, [r0, #3]
   329fc:	mov	r0, r8
   32a00:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   32a04:	ldr	r0, [pc, #56]	; 32a44 <bcmp@plt+0x20768>
   32a08:	ldr	r0, [pc, r0]
   32a0c:	ldr	r0, [r0]
   32a10:	cmp	r0, #3
   32a14:	bge	32a20 <bcmp@plt+0x20744>
   32a18:	mov	r0, r8
   32a1c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   32a20:	mov	r0, r6
   32a24:	bl	342fc <bcmp@plt+0x22020>
   32a28:	ldr	r1, [pc, #24]	; 32a48 <bcmp@plt+0x2076c>
   32a2c:	mov	r2, r0
   32a30:	mov	r0, #7
   32a34:	add	r1, pc, r1
   32a38:	bl	40d10 <bcmp@plt+0x2ea34>
   32a3c:	mov	r0, r8
   32a40:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   32a44:	andeq	r3, r4, r0, lsl #19
   32a48:	andeq	sl, r2, r6, lsl #2
   32a4c:	push	{r4, sl, fp, lr}
   32a50:	add	fp, sp, #8
   32a54:	mov	r1, #10
   32a58:	bl	405a4 <bcmp@plt+0x2e2c8>
   32a5c:	mov	r4, r0
   32a60:	bl	3d020 <bcmp@plt+0x2ad44>
   32a64:	mov	r0, r4
   32a68:	pop	{r4, sl, fp, pc}
   32a6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32a70:	add	fp, sp, #28
   32a74:	sub	sp, sp, #4
   32a78:	mov	r9, r1
   32a7c:	mov	r1, #10
   32a80:	mov	sl, r0
   32a84:	bl	405a4 <bcmp@plt+0x2e2c8>
   32a88:	mov	r8, r0
   32a8c:	bl	3d020 <bcmp@plt+0x2ad44>
   32a90:	mov	r0, r9
   32a94:	bl	34238 <bcmp@plt+0x21f5c>
   32a98:	strb	r0, [r8, #5]
   32a9c:	ldr	r0, [r9, #40]	; 0x28
   32aa0:	rev	r0, r0
   32aa4:	str	r0, [r8]
   32aa8:	ldrb	r0, [r8, #6]
   32aac:	ldrb	r1, [r9, #44]	; 0x2c
   32ab0:	and	r0, r0, #31
   32ab4:	orr	r0, r0, r1, lsl #5
   32ab8:	strb	r0, [r8, #6]
   32abc:	ldrb	r1, [r9, #45]	; 0x2d
   32ac0:	bfi	r0, r1, #4, #1
   32ac4:	strb	r0, [r8, #6]
   32ac8:	and	r0, r0, #247	; 0xf7
   32acc:	ldrb	r1, [r9, #46]	; 0x2e
   32ad0:	and	r1, r1, #1
   32ad4:	orr	r0, r0, r1, lsl #3
   32ad8:	strb	r0, [r8, #6]
   32adc:	mov	r0, r9
   32ae0:	bl	341b8 <bcmp@plt+0x21edc>
   32ae4:	mov	r1, r0
   32ae8:	mov	r0, sl
   32aec:	bl	405a4 <bcmp@plt+0x2e2c8>
   32af0:	mov	r1, r9
   32af4:	mov	r7, r0
   32af8:	bl	34c04 <bcmp@plt+0x22928>
   32afc:	cmp	r0, #0
   32b00:	ble	32bf0 <bcmp@plt+0x20914>
   32b04:	cmp	r7, #0
   32b08:	beq	32c28 <bcmp@plt+0x2094c>
   32b0c:	ldr	r0, [r9, #32]
   32b10:	mov	r7, #0
   32b14:	ldr	r4, [r0, #4]
   32b18:	cmp	r4, r0
   32b1c:	bne	32b34 <bcmp@plt+0x20858>
   32b20:	b	32b80 <bcmp@plt+0x208a4>
   32b24:	ldr	r4, [r4, #4]
   32b28:	ldr	r0, [r9, #32]
   32b2c:	cmp	r4, r0
   32b30:	beq	32b80 <bcmp@plt+0x208a4>
   32b34:	ldr	r6, [r4, #8]
   32b38:	ldr	r0, [r6, #12]
   32b3c:	cmp	r0, #0
   32b40:	beq	32b24 <bcmp@plt+0x20848>
   32b44:	ldr	r5, [r6, #4]
   32b48:	cmp	r5, r6
   32b4c:	bne	32b60 <bcmp@plt+0x20884>
   32b50:	b	32b24 <bcmp@plt+0x20848>
   32b54:	ldr	r5, [r5, #4]
   32b58:	cmp	r5, r6
   32b5c:	beq	32b24 <bcmp@plt+0x20848>
   32b60:	ldr	r1, [r5, #8]
   32b64:	ldrb	r0, [r1, #4]
   32b68:	cmp	r0, #0
   32b6c:	beq	32b54 <bcmp@plt+0x20878>
   32b70:	mov	r0, sl
   32b74:	bl	32610 <bcmp@plt+0x20334>
   32b78:	add	r7, r7, #1
   32b7c:	b	32b54 <bcmp@plt+0x20878>
   32b80:	strb	r7, [r8, #4]
   32b84:	movw	r1, #65535	; 0xffff
   32b88:	ldrb	r0, [r8, #8]
   32b8c:	and	r0, r0, #15
   32b90:	strb	r0, [r8, #8]
   32b94:	ldrh	r0, [sl, #28]
   32b98:	cmp	r0, r1
   32b9c:	ldrne	r1, [sl, #36]	; 0x24
   32ba0:	addsne	r0, r1, r0
   32ba4:	beq	32c2c <bcmp@plt+0x20950>
   32ba8:	ldrh	r1, [r0]
   32bac:	ubfx	r1, r1, #4, #4
   32bb0:	sub	r1, r1, #1
   32bb4:	cmp	r1, #5
   32bb8:	bhi	32c2c <bcmp@plt+0x20950>
   32bbc:	add	r2, pc, #4
   32bc0:	ldr	r1, [r2, r1, lsl #2]
   32bc4:	add	pc, r2, r1
   32bc8:	andeq	r0, r0, r8, lsl r0
   32bcc:	andeq	r0, r0, r8, lsl r0
   32bd0:	andeq	r0, r0, r8, lsl r0
   32bd4:	andeq	r0, r0, r8, lsl r0
   32bd8:	andeq	r0, r0, r4, rrx
   32bdc:	andeq	r0, r0, r8, lsl r0
   32be0:	ldrb	r1, [r0, #3]
   32be4:	add	r1, r1, #1
   32be8:	strb	r1, [r0, #3]
   32bec:	b	32c2c <bcmp@plt+0x20950>
   32bf0:	ldr	r0, [pc, #64]	; 32c38 <bcmp@plt+0x2095c>
   32bf4:	mov	r8, #0
   32bf8:	ldr	r0, [pc, r0]
   32bfc:	ldr	r0, [r0]
   32c00:	cmp	r0, #3
   32c04:	blt	32c2c <bcmp@plt+0x20950>
   32c08:	mov	r0, r9
   32c0c:	bl	342fc <bcmp@plt+0x22020>
   32c10:	ldr	r1, [pc, #36]	; 32c3c <bcmp@plt+0x20960>
   32c14:	mov	r2, r0
   32c18:	mov	r0, #7
   32c1c:	add	r1, pc, r1
   32c20:	bl	40d10 <bcmp@plt+0x2ea34>
   32c24:	b	32c2c <bcmp@plt+0x20950>
   32c28:	mov	r8, #0
   32c2c:	mov	r0, r8
   32c30:	sub	sp, fp, #28
   32c34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32c38:	muleq	r4, r0, r7
   32c3c:	andeq	r9, r2, lr, lsl pc
   32c40:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   32c44:	add	fp, sp, #24
   32c48:	mov	r6, r1
   32c4c:	mov	r1, #10
   32c50:	mov	r9, r3
   32c54:	mov	r4, r2
   32c58:	mov	r5, r0
   32c5c:	bl	405a4 <bcmp@plt+0x2e2c8>
   32c60:	mov	r7, r0
   32c64:	bl	3d020 <bcmp@plt+0x2ad44>
   32c68:	mov	r0, r6
   32c6c:	bl	34238 <bcmp@plt+0x21f5c>
   32c70:	strb	r0, [r7, #5]
   32c74:	mov	r8, #0
   32c78:	rev	r0, r4
   32c7c:	ldrb	r2, [fp, #8]
   32c80:	strb	r8, [r7, #4]
   32c84:	str	r0, [r7]
   32c88:	ldrb	r1, [r7, #8]
   32c8c:	ldrb	r0, [r7, #6]
   32c90:	and	r1, r1, #15
   32c94:	and	r0, r0, #7
   32c98:	strb	r1, [r7, #8]
   32c9c:	lsl	r1, r9, #5
   32ca0:	bfi	r1, r2, #4, #1
   32ca4:	ldrb	r2, [fp, #12]
   32ca8:	and	r2, r2, #1
   32cac:	orr	r1, r1, r2, lsl #3
   32cb0:	orr	r0, r1, r0
   32cb4:	strb	r0, [r7, #6]
   32cb8:	mov	r0, r6
   32cbc:	bl	341b8 <bcmp@plt+0x21edc>
   32cc0:	mov	r1, r0
   32cc4:	mov	r0, r5
   32cc8:	bl	405a4 <bcmp@plt+0x2e2c8>
   32ccc:	mov	r1, r6
   32cd0:	mov	r4, r0
   32cd4:	bl	34c04 <bcmp@plt+0x22928>
   32cd8:	cmp	r0, #0
   32cdc:	ble	32d50 <bcmp@plt+0x20a74>
   32ce0:	cmp	r4, #0
   32ce4:	beq	32d64 <bcmp@plt+0x20a88>
   32ce8:	ldrh	r0, [r5, #28]
   32cec:	movw	r1, #65535	; 0xffff
   32cf0:	mov	r8, r7
   32cf4:	cmp	r0, r1
   32cf8:	ldrne	r1, [r5, #36]	; 0x24
   32cfc:	addsne	r0, r1, r0
   32d00:	beq	32d64 <bcmp@plt+0x20a88>
   32d04:	ldrh	r1, [r0]
   32d08:	ubfx	r1, r1, #4, #4
   32d0c:	sub	r1, r1, #1
   32d10:	cmp	r1, #5
   32d14:	bhi	32d64 <bcmp@plt+0x20a88>
   32d18:	add	r2, pc, #4
   32d1c:	ldr	r1, [r2, r1, lsl #2]
   32d20:	add	pc, r2, r1
   32d24:	andeq	r0, r0, r8, lsl r0
   32d28:	andeq	r0, r0, r8, lsl r0
   32d2c:	andeq	r0, r0, r8, lsl r0
   32d30:	andeq	r0, r0, r8, lsl r0
   32d34:	andeq	r0, r0, r0, asr #32
   32d38:	andeq	r0, r0, r8, lsl r0
   32d3c:	ldrb	r1, [r0, #3]
   32d40:	add	r1, r1, #1
   32d44:	strb	r1, [r0, #3]
   32d48:	mov	r0, r8
   32d4c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   32d50:	ldr	r0, [pc, #56]	; 32d90 <bcmp@plt+0x20ab4>
   32d54:	ldr	r0, [pc, r0]
   32d58:	ldr	r0, [r0]
   32d5c:	cmp	r0, #3
   32d60:	bge	32d6c <bcmp@plt+0x20a90>
   32d64:	mov	r0, r8
   32d68:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   32d6c:	mov	r0, r6
   32d70:	bl	342fc <bcmp@plt+0x22020>
   32d74:	ldr	r1, [pc, #24]	; 32d94 <bcmp@plt+0x20ab8>
   32d78:	mov	r2, r0
   32d7c:	mov	r0, #7
   32d80:	add	r1, pc, r1
   32d84:	bl	40d10 <bcmp@plt+0x2ea34>
   32d88:	mov	r0, r8
   32d8c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   32d90:	andeq	r3, r4, r4, lsr r6
   32d94:			; <UNDEFINED> instruction: 0x00029dba
   32d98:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   32d9c:	add	fp, sp, #24
   32da0:	mov	r9, r0
   32da4:	ldr	r0, [r1, #12]
   32da8:	cmp	r0, #0
   32dac:	beq	32e78 <bcmp@plt+0x20b9c>
   32db0:	ldr	r5, [r1, #4]
   32db4:	ldr	r8, [r9, #40]	; 0x28
   32db8:	mov	r6, r1
   32dbc:	cmp	r5, r1
   32dc0:	beq	32e08 <bcmp@plt+0x20b2c>
   32dc4:	ldr	r7, [r5, #8]
   32dc8:	mov	r0, r7
   32dcc:	bl	341b8 <bcmp@plt+0x21edc>
   32dd0:	mov	r1, r0
   32dd4:	mov	r0, r9
   32dd8:	bl	405a4 <bcmp@plt+0x2e2c8>
   32ddc:	mov	r1, r7
   32de0:	mov	r4, r0
   32de4:	bl	34c04 <bcmp@plt+0x22928>
   32de8:	cmp	r0, #0
   32dec:	ble	32e48 <bcmp@plt+0x20b6c>
   32df0:	cmp	r4, #0
   32df4:	beq	32e78 <bcmp@plt+0x20b9c>
   32df8:	ldr	r5, [r5, #4]
   32dfc:	cmp	r5, r6
   32e00:	bne	32dc4 <bcmp@plt+0x20ae8>
   32e04:	ldr	r0, [r6, #12]
   32e08:	ldrh	r1, [r9, #28]
   32e0c:	ldr	r2, [r9, #36]	; 0x24
   32e10:	movw	r7, #65535	; 0xffff
   32e14:	sub	r0, r0, #1
   32e18:	movt	r7, #224	; 0xe0
   32e1c:	and	r0, r0, #31
   32e20:	ldrh	r1, [r2, r1]!	; <UNPREDICTABLE>
   32e24:	ldrb	r3, [r2, #2]
   32e28:	strh	r1, [r2]
   32e2c:	orr	r3, r1, r3, lsl #16
   32e30:	and	r3, r3, r7
   32e34:	orr	r0, r3, r0, lsl #16
   32e38:	lsr	r0, r0, #16
   32e3c:	strb	r0, [r2, #2]
   32e40:	mov	r0, r8
   32e44:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   32e48:	ldr	r0, [pc, #52]	; 32e84 <bcmp@plt+0x20ba8>
   32e4c:	ldr	r0, [pc, r0]
   32e50:	ldr	r0, [r0]
   32e54:	cmp	r0, #3
   32e58:	blt	32e78 <bcmp@plt+0x20b9c>
   32e5c:	mov	r0, r7
   32e60:	bl	342fc <bcmp@plt+0x22020>
   32e64:	ldr	r1, [pc, #28]	; 32e88 <bcmp@plt+0x20bac>
   32e68:	mov	r2, r0
   32e6c:	mov	r0, #7
   32e70:	add	r1, pc, r1
   32e74:	bl	40d10 <bcmp@plt+0x2ea34>
   32e78:	mov	r8, #0
   32e7c:	mov	r0, r8
   32e80:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   32e84:	andeq	r3, r4, ip, lsr r5
   32e88:	andeq	r9, r2, sl, asr #25
   32e8c:	push	{r4, r5, r6, sl, fp, lr}
   32e90:	add	fp, sp, #16
   32e94:	mov	r6, r1
   32e98:	mov	r1, #2
   32e9c:	mov	r5, r0
   32ea0:	bl	405a4 <bcmp@plt+0x2e2c8>
   32ea4:	mov	r4, r0
   32ea8:	bl	3d744 <bcmp@plt+0x2b468>
   32eac:	mov	r0, r6
   32eb0:	bl	34238 <bcmp@plt+0x21f5c>
   32eb4:	strb	r0, [r4, #1]
   32eb8:	mov	r0, r6
   32ebc:	bl	341b8 <bcmp@plt+0x21edc>
   32ec0:	mov	r1, r0
   32ec4:	mov	r0, r5
   32ec8:	bl	405a4 <bcmp@plt+0x2e2c8>
   32ecc:	mov	r1, r6
   32ed0:	bl	34c04 <bcmp@plt+0x22928>
   32ed4:	cmp	r0, #0
   32ed8:	bgt	32f0c <bcmp@plt+0x20c30>
   32edc:	ldr	r0, [pc, #140]	; 32f70 <bcmp@plt+0x20c94>
   32ee0:	ldr	r0, [pc, r0]
   32ee4:	ldr	r0, [r0]
   32ee8:	cmp	r0, #3
   32eec:	blt	32f0c <bcmp@plt+0x20c30>
   32ef0:	mov	r0, r6
   32ef4:	bl	342fc <bcmp@plt+0x22020>
   32ef8:	ldr	r1, [pc, #116]	; 32f74 <bcmp@plt+0x20c98>
   32efc:	mov	r2, r0
   32f00:	mov	r0, #7
   32f04:	add	r1, pc, r1
   32f08:	bl	40d10 <bcmp@plt+0x2ea34>
   32f0c:	ldrh	r0, [r5, #28]
   32f10:	movw	r1, #65535	; 0xffff
   32f14:	cmp	r0, r1
   32f18:	ldrne	r1, [r5, #36]	; 0x24
   32f1c:	addsne	r0, r1, r0
   32f20:	beq	32f68 <bcmp@plt+0x20c8c>
   32f24:	ldrh	r1, [r0]
   32f28:	ubfx	r1, r1, #4, #4
   32f2c:	sub	r1, r1, #1
   32f30:	cmp	r1, #5
   32f34:	bhi	32f68 <bcmp@plt+0x20c8c>
   32f38:	add	r2, pc, #4
   32f3c:	ldr	r1, [r2, r1, lsl #2]
   32f40:	add	pc, r2, r1
   32f44:	andeq	r0, r0, r8, lsl r0
   32f48:	andeq	r0, r0, r8, lsl r0
   32f4c:	andeq	r0, r0, r8, lsl r0
   32f50:	andeq	r0, r0, r8, lsl r0
   32f54:	andeq	r0, r0, r4, lsr #32
   32f58:	andeq	r0, r0, r8, lsl r0
   32f5c:	ldrb	r1, [r0, #3]
   32f60:	add	r1, r1, #1
   32f64:	strb	r1, [r0, #3]
   32f68:	mov	r0, r4
   32f6c:	pop	{r4, r5, r6, sl, fp, pc}
   32f70:	andeq	r3, r4, r8, lsr #9
   32f74:	andeq	r9, r2, r6, lsr ip
   32f78:	push	{r4, r5, r6, sl, fp, lr}
   32f7c:	add	fp, sp, #16
   32f80:	mov	r4, r2
   32f84:	mov	r2, #16
   32f88:	mov	r5, r0
   32f8c:	bl	40608 <bcmp@plt+0x2e32c>
   32f90:	mov	r6, r0
   32f94:	mov	r0, r5
   32f98:	mov	r1, r4
   32f9c:	mov	r2, #8
   32fa0:	bl	40608 <bcmp@plt+0x2e32c>
   32fa4:	mov	r0, r6
   32fa8:	pop	{r4, r5, r6, sl, fp, pc}
   32fac:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   32fb0:	add	fp, sp, #24
   32fb4:	sub	sp, sp, #16
   32fb8:	mov	r4, r0
   32fbc:	mov	r6, r1
   32fc0:	ldr	r0, [r0, #36]	; 0x24
   32fc4:	mov	r9, r3
   32fc8:	mov	r7, r2
   32fcc:	ldr	r1, [r4, #40]	; 0x28
   32fd0:	sub	r0, r1, r0
   32fd4:	strh	r0, [r4, #28]
   32fd8:	mov	r0, r3
   32fdc:	bl	34548 <bcmp@plt+0x2226c>
   32fe0:	ldr	r8, [fp, #8]
   32fe4:	mov	r5, r0
   32fe8:	cmp	r0, #0
   32fec:	bne	32ffc <bcmp@plt+0x20d20>
   32ff0:	mov	r0, r9
   32ff4:	bl	34284 <bcmp@plt+0x21fa8>
   32ff8:	mov	r5, r0
   32ffc:	mov	r0, r8
   33000:	bl	34548 <bcmp@plt+0x2226c>
   33004:	cmp	r0, #0
   33008:	bne	33014 <bcmp@plt+0x20d38>
   3300c:	mov	r0, r8
   33010:	bl	34284 <bcmp@plt+0x21fa8>
   33014:	uxth	r1, r6
   33018:	uxth	r2, r7
   3301c:	str	r0, [sp]
   33020:	mov	r0, r4
   33024:	mov	r3, r5
   33028:	bl	45ca8 <bcmp@plt+0x339cc>
   3302c:	mov	r0, r4
   33030:	mov	r1, #4
   33034:	bl	4067c <bcmp@plt+0x2e3a0>
   33038:	bl	3c6c4 <bcmp@plt+0x2a3e8>
   3303c:	ldr	r1, [r4, #36]	; 0x24
   33040:	ldr	r0, [r4, #40]	; 0x28
   33044:	sub	r2, r0, r1
   33048:	strh	r2, [r4, #22]
   3304c:	ldr	r3, [pc, #116]	; 330c8 <bcmp@plt+0x20dec>
   33050:	ldr	r3, [pc, r3]
   33054:	ldr	r3, [r3]
   33058:	cmp	r3, #1
   3305c:	blt	330c0 <bcmp@plt+0x20de4>
   33060:	uxth	r0, r2
   33064:	movw	r3, #65535	; 0xffff
   33068:	mov	r5, #0
   3306c:	cmp	r0, r3
   33070:	uxtahne	r0, r1, r2
   33074:	cmpne	r0, #0
   33078:	beq	33084 <bcmp@plt+0x20da8>
   3307c:	bl	3cdd4 <bcmp@plt+0x2aaf8>
   33080:	mov	r5, r0
   33084:	mov	r0, r9
   33088:	bl	342fc <bcmp@plt+0x22020>
   3308c:	mov	r6, r0
   33090:	mov	r0, r8
   33094:	bl	342fc <bcmp@plt+0x22020>
   33098:	movw	r1, #4342	; 0x10f6
   3309c:	stm	sp, {r0, r1}
   330a0:	mov	r0, #5
   330a4:	mov	r2, r5
   330a8:	mov	r3, r6
   330ac:	str	r1, [sp, #8]
   330b0:	ldr	r1, [pc, #20]	; 330cc <bcmp@plt+0x20df0>
   330b4:	add	r1, pc, r1
   330b8:	bl	40d10 <bcmp@plt+0x2ea34>
   330bc:	ldr	r0, [r4, #40]	; 0x28
   330c0:	sub	sp, fp, #24
   330c4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   330c8:	andeq	r3, r4, r8, lsr r3
   330cc:			; <UNDEFINED> instruction: 0x00029ab4
   330d0:	push	{r4, sl, fp, lr}
   330d4:	add	fp, sp, #8
   330d8:	mov	r1, #4
   330dc:	mov	r4, r0
   330e0:	bl	4067c <bcmp@plt+0x2e3a0>
   330e4:	bl	3c6c4 <bcmp@plt+0x2a3e8>
   330e8:	ldr	r0, [r4, #40]	; 0x28
   330ec:	ldr	r1, [r4, #36]	; 0x24
   330f0:	sub	r1, r0, r1
   330f4:	strh	r1, [r4, #22]
   330f8:	pop	{r4, sl, fp, pc}
   330fc:	ldrh	r1, [r0, #22]
   33100:	movw	r2, #65535	; 0xffff
   33104:	cmp	r1, r2
   33108:	ldrne	r0, [r0, #36]	; 0x24
   3310c:	addsne	r0, r0, r1
   33110:	bne	3311c <bcmp@plt+0x20e40>
   33114:	mov	r0, #0
   33118:	bx	lr
   3311c:	b	3cdd4 <bcmp@plt+0x2aaf8>
   33120:	push	{fp, lr}
   33124:	mov	fp, sp
   33128:	mov	r0, #4096	; 0x1000
   3312c:	mov	r1, #100	; 0x64
   33130:	bl	40354 <bcmp@plt+0x2e078>
   33134:	ldr	r1, [r0, #36]	; 0x24
   33138:	ldr	r2, [r0, #40]	; 0x28
   3313c:	sub	r1, r2, r1
   33140:	strh	r1, [r0, #28]
   33144:	pop	{fp, pc}
   33148:	push	{r4, r5, fp, lr}
   3314c:	add	fp, sp, #8
   33150:	mov	r5, r0
   33154:	mov	r0, #4096	; 0x1000
   33158:	mov	r1, #100	; 0x64
   3315c:	bl	40354 <bcmp@plt+0x2e078>
   33160:	mov	r4, r0
   33164:	ldr	r0, [r0, #36]	; 0x24
   33168:	ldr	r1, [r4, #40]	; 0x28
   3316c:	sub	r0, r1, r0
   33170:	strh	r0, [r4, #28]
   33174:	sub	r0, r5, #1
   33178:	cmp	r0, #7
   3317c:	bhi	331c4 <bcmp@plt+0x20ee8>
   33180:	add	r1, pc, #4
   33184:	ldr	r0, [r1, r0, lsl #2]
   33188:	add	pc, r1, r0
   3318c:	andeq	r0, r0, r0, lsr #32
   33190:	andeq	r0, r0, r8, rrx
   33194:	andeq	r0, r0, r0, lsl #1
   33198:	muleq	r0, r8, r0
   3319c:	andeq	r0, r0, r8, lsr r0
   331a0:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   331a4:	andeq	r0, r0, r8, asr #1
   331a8:	andeq	r0, r0, r0, rrx
   331ac:	mov	r0, r4
   331b0:	mov	r1, #12
   331b4:	bl	405a4 <bcmp@plt+0x2e2c8>
   331b8:	bl	3c648 <bcmp@plt+0x2a36c>
   331bc:	mov	r0, r4
   331c0:	pop	{r4, r5, fp, pc}
   331c4:	ldr	r0, [pc, #160]	; 3326c <bcmp@plt+0x20f90>
   331c8:	ldr	r0, [pc, r0]
   331cc:	ldr	r0, [r0]
   331d0:	cmp	r0, #3
   331d4:	blt	331ec <bcmp@plt+0x20f10>
   331d8:	ldr	r1, [pc, #144]	; 33270 <bcmp@plt+0x20f94>
   331dc:	mov	r0, #7
   331e0:	mov	r2, r5
   331e4:	add	r1, pc, r1
   331e8:	bl	40d10 <bcmp@plt+0x2ea34>
   331ec:	mov	r0, r4
   331f0:	pop	{r4, r5, fp, pc}
   331f4:	mov	r0, r4
   331f8:	mov	r1, #12
   331fc:	bl	405a4 <bcmp@plt+0x2e2c8>
   33200:	bl	3c660 <bcmp@plt+0x2a384>
   33204:	mov	r0, r4
   33208:	pop	{r4, r5, fp, pc}
   3320c:	mov	r0, r4
   33210:	mov	r1, #12
   33214:	bl	405a4 <bcmp@plt+0x2e2c8>
   33218:	bl	3c678 <bcmp@plt+0x2a39c>
   3321c:	mov	r0, r4
   33220:	pop	{r4, r5, fp, pc}
   33224:	mov	r0, r4
   33228:	mov	r1, #12
   3322c:	bl	405a4 <bcmp@plt+0x2e2c8>
   33230:	bl	3c6a4 <bcmp@plt+0x2a3c8>
   33234:	mov	r0, r4
   33238:	pop	{r4, r5, fp, pc}
   3323c:	mov	r0, r4
   33240:	mov	r1, #12
   33244:	bl	405a4 <bcmp@plt+0x2e2c8>
   33248:	bl	3c6f8 <bcmp@plt+0x2a41c>
   3324c:	mov	r0, r4
   33250:	pop	{r4, r5, fp, pc}
   33254:	mov	r0, r4
   33258:	mov	r1, #12
   3325c:	bl	405a4 <bcmp@plt+0x2e2c8>
   33260:	bl	3c6d0 <bcmp@plt+0x2a3f4>
   33264:	mov	r0, r4
   33268:	pop	{r4, r5, fp, pc}
   3326c:	andeq	r3, r4, r0, asr #3
   33270:			; <UNDEFINED> instruction: 0x000299b0
   33274:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   33278:	add	fp, sp, #24
   3327c:	mov	r7, r1
   33280:	mov	r6, r0
   33284:	mov	r0, #4096	; 0x1000
   33288:	mov	r1, #100	; 0x64
   3328c:	mov	r8, r2
   33290:	bl	40354 <bcmp@plt+0x2e078>
   33294:	mov	r4, r0
   33298:	ldr	r0, [r0, #36]	; 0x24
   3329c:	ldr	r1, [r4, #40]	; 0x28
   332a0:	sub	r0, r1, r0
   332a4:	mov	r1, #12
   332a8:	strh	r0, [r4, #28]
   332ac:	mov	r0, r4
   332b0:	bl	405a4 <bcmp@plt+0x2e2c8>
   332b4:	bl	3c648 <bcmp@plt+0x2a36c>
   332b8:	mov	r0, r6
   332bc:	bl	341b8 <bcmp@plt+0x21edc>
   332c0:	mov	r1, r0
   332c4:	mov	r0, r4
   332c8:	bl	405a4 <bcmp@plt+0x2e2c8>
   332cc:	mov	r1, r6
   332d0:	mov	r5, r0
   332d4:	bl	34c04 <bcmp@plt+0x22928>
   332d8:	cmp	r0, #0
   332dc:	ble	33318 <bcmp@plt+0x2103c>
   332e0:	cmp	r5, #0
   332e4:	beq	33348 <bcmp@plt+0x2106c>
   332e8:	mov	r0, r4
   332ec:	mov	r1, r7
   332f0:	bl	32d98 <bcmp@plt+0x20abc>
   332f4:	cmp	r0, #0
   332f8:	beq	33348 <bcmp@plt+0x2106c>
   332fc:	mov	r0, r4
   33300:	mov	r1, r8
   33304:	bl	32e8c <bcmp@plt+0x20bb0>
   33308:	cmp	r0, #0
   3330c:	beq	33348 <bcmp@plt+0x2106c>
   33310:	mov	r0, r4
   33314:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   33318:	ldr	r0, [pc, #60]	; 3335c <bcmp@plt+0x21080>
   3331c:	ldr	r0, [pc, r0]
   33320:	ldr	r0, [r0]
   33324:	cmp	r0, #3
   33328:	blt	33348 <bcmp@plt+0x2106c>
   3332c:	mov	r0, r6
   33330:	bl	342fc <bcmp@plt+0x22020>
   33334:	ldr	r1, [pc, #36]	; 33360 <bcmp@plt+0x21084>
   33338:	mov	r2, r0
   3333c:	mov	r0, #7
   33340:	add	r1, pc, r1
   33344:	bl	40d10 <bcmp@plt+0x2ea34>
   33348:	mov	r0, r4
   3334c:	bl	40320 <bcmp@plt+0x2e044>
   33350:	mov	r4, #0
   33354:	mov	r0, r4
   33358:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3335c:	andeq	r3, r4, ip, rrx
   33360:	strdeq	r9, [r2], -sl
   33364:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   33368:	add	fp, sp, #24
   3336c:	sub	sp, sp, #8
   33370:	mov	r6, r1
   33374:	mov	r7, r0
   33378:	mov	r0, #4096	; 0x1000
   3337c:	mov	r1, #100	; 0x64
   33380:	mov	r4, r3
   33384:	mov	r8, r2
   33388:	bl	40354 <bcmp@plt+0x2e078>
   3338c:	mov	r5, r0
   33390:	ldr	r0, [r0, #36]	; 0x24
   33394:	ldr	r1, [r5, #40]	; 0x28
   33398:	sub	r0, r1, r0
   3339c:	mov	r1, #12
   333a0:	strh	r0, [r5, #28]
   333a4:	mov	r0, r5
   333a8:	bl	405a4 <bcmp@plt+0x2e2c8>
   333ac:	bl	3c660 <bcmp@plt+0x2a384>
   333b0:	mov	r0, r5
   333b4:	mov	r1, r7
   333b8:	mov	r2, r6
   333bc:	mov	r3, r8
   333c0:	str	r4, [sp]
   333c4:	bl	3290c <bcmp@plt+0x20630>
   333c8:	ldrh	r0, [r5, #28]
   333cc:	ldr	r1, [r5, #36]	; 0x24
   333d0:	add	r0, r1, r0
   333d4:	ldr	r1, [fp, #12]
   333d8:	str	r1, [r0, #8]
   333dc:	ldr	r1, [fp, #8]
   333e0:	str	r1, [r0, #4]
   333e4:	mov	r0, r5
   333e8:	sub	sp, fp, #24
   333ec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   333f0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   333f4:	add	fp, sp, #24
   333f8:	sub	sp, sp, #8
   333fc:	mov	r7, r1
   33400:	mov	r4, r0
   33404:	mov	r0, #4096	; 0x1000
   33408:	mov	r1, #100	; 0x64
   3340c:	mov	r6, r3
   33410:	mov	r8, r2
   33414:	bl	40354 <bcmp@plt+0x2e078>
   33418:	mov	r5, r0
   3341c:	ldr	r0, [r0, #36]	; 0x24
   33420:	ldr	r1, [r5, #40]	; 0x28
   33424:	sub	r0, r1, r0
   33428:	mov	r1, #12
   3342c:	strh	r0, [r5, #28]
   33430:	mov	r0, r5
   33434:	bl	405a4 <bcmp@plt+0x2e2c8>
   33438:	bl	3c6f8 <bcmp@plt+0x2a41c>
   3343c:	ldr	r0, [fp, #8]
   33440:	mov	r1, r4
   33444:	mov	r2, r7
   33448:	mov	r3, r8
   3344c:	str	r6, [sp]
   33450:	str	r0, [sp, #4]
   33454:	mov	r0, r5
   33458:	bl	32c40 <bcmp@plt+0x20964>
   3345c:	ldrh	r0, [r5, #28]
   33460:	ldr	r1, [r5, #36]	; 0x24
   33464:	add	r0, r1, r0
   33468:	ldr	r1, [fp, #20]
   3346c:	str	r1, [r0, #8]
   33470:	ldr	r1, [fp, #16]
   33474:	str	r1, [r0, #4]
   33478:	mov	r0, r5
   3347c:	sub	sp, fp, #24
   33480:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   33484:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   33488:	add	fp, sp, #24
   3348c:	sub	sp, sp, #32
   33490:	mov	r6, r1
   33494:	mov	r8, r0
   33498:	mov	r0, #4096	; 0x1000
   3349c:	mov	r1, #100	; 0x64
   334a0:	bl	40354 <bcmp@plt+0x2e078>
   334a4:	mov	r4, r0
   334a8:	ldr	r0, [r0, #36]	; 0x24
   334ac:	ldr	r1, [r4, #40]	; 0x28
   334b0:	sub	r0, r1, r0
   334b4:	mov	r1, #12
   334b8:	strh	r0, [r4, #28]
   334bc:	mov	r0, r4
   334c0:	bl	405a4 <bcmp@plt+0x2e2c8>
   334c4:	bl	3c6d0 <bcmp@plt+0x2a3f4>
   334c8:	mov	r0, r6
   334cc:	bl	3d738 <bcmp@plt+0x2b45c>
   334d0:	mov	r7, r0
   334d4:	add	r1, r0, #4
   334d8:	mov	r0, r4
   334dc:	bl	405a4 <bcmp@plt+0x2e2c8>
   334e0:	mov	r5, r0
   334e4:	rev16	r0, r7
   334e8:	mov	r1, #0
   334ec:	mov	r2, r7
   334f0:	strh	r0, [r5, #2]
   334f4:	rev16	r0, r6
   334f8:	mov	r6, #0
   334fc:	strh	r0, [r5]
   33500:	add	r0, r5, #4
   33504:	bl	12144 <memset@plt>
   33508:	cmp	r5, #0
   3350c:	beq	33574 <bcmp@plt+0x21298>
   33510:	mov	r0, r4
   33514:	mov	r1, r8
   33518:	mov	r2, #0
   3351c:	mov	r6, #0
   33520:	bl	33624 <bcmp@plt+0x21348>
   33524:	cmp	r0, #0
   33528:	beq	33574 <bcmp@plt+0x21298>
   3352c:	add	r6, sp, #4
   33530:	mov	r1, #0
   33534:	mov	r0, r6
   33538:	bl	343a4 <bcmp@plt+0x220c8>
   3353c:	mov	r0, r6
   33540:	bl	341b8 <bcmp@plt+0x21edc>
   33544:	mov	r1, r0
   33548:	mov	r0, r4
   3354c:	bl	405a4 <bcmp@plt+0x2e2c8>
   33550:	mov	r1, r6
   33554:	mov	r5, r0
   33558:	bl	34c04 <bcmp@plt+0x22928>
   3355c:	cmp	r0, #0
   33560:	ble	33580 <bcmp@plt+0x212a4>
   33564:	cmp	r5, #0
   33568:	beq	335b0 <bcmp@plt+0x212d4>
   3356c:	mov	r6, r4
   33570:	b	335bc <bcmp@plt+0x212e0>
   33574:	mov	r0, r4
   33578:	bl	40320 <bcmp@plt+0x2e044>
   3357c:	b	335bc <bcmp@plt+0x212e0>
   33580:	ldr	r0, [pc, #64]	; 335c8 <bcmp@plt+0x212ec>
   33584:	ldr	r0, [pc, r0]
   33588:	ldr	r0, [r0]
   3358c:	cmp	r0, #3
   33590:	blt	335b0 <bcmp@plt+0x212d4>
   33594:	add	r0, sp, #4
   33598:	bl	342fc <bcmp@plt+0x22020>
   3359c:	ldr	r1, [pc, #40]	; 335cc <bcmp@plt+0x212f0>
   335a0:	mov	r2, r0
   335a4:	mov	r0, #7
   335a8:	add	r1, pc, r1
   335ac:	bl	40d10 <bcmp@plt+0x2ea34>
   335b0:	mov	r0, r4
   335b4:	bl	40320 <bcmp@plt+0x2e044>
   335b8:	mov	r6, #0
   335bc:	mov	r0, r6
   335c0:	sub	sp, fp, #24
   335c4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   335c8:	andeq	r2, r4, r4, lsl #28
   335cc:	muleq	r2, r2, r5
   335d0:	push	{r4, r5, r6, sl, fp, lr}
   335d4:	add	fp, sp, #16
   335d8:	mov	r5, r0
   335dc:	mov	r0, r1
   335e0:	mov	r4, r1
   335e4:	bl	3d738 <bcmp@plt+0x2b45c>
   335e8:	mov	r6, r0
   335ec:	add	r1, r0, #4
   335f0:	mov	r0, r5
   335f4:	bl	405a4 <bcmp@plt+0x2e2c8>
   335f8:	mov	r5, r0
   335fc:	rev16	r0, r6
   33600:	mov	r1, #0
   33604:	mov	r2, r6
   33608:	strh	r0, [r5, #2]
   3360c:	rev16	r0, r4
   33610:	strh	r0, [r5]
   33614:	add	r0, r5, #4
   33618:	bl	12144 <memset@plt>
   3361c:	mov	r0, r5
   33620:	pop	{r4, r5, r6, sl, fp, pc}
   33624:	push	{r4, r5, r6, r7, fp, lr}
   33628:	add	fp, sp, #16
   3362c:	mov	r5, r1
   33630:	mov	r1, #6
   33634:	mov	r6, r2
   33638:	mov	r7, r0
   3363c:	bl	405a4 <bcmp@plt+0x2e2c8>
   33640:	mov	r4, r0
   33644:	rev	r0, r6
   33648:	str	r0, [r4]
   3364c:	mov	r0, r5
   33650:	bl	34284 <bcmp@plt+0x21fa8>
   33654:	bl	3465c <bcmp@plt+0x22380>
   33658:	strb	r0, [r4, #5]
   3365c:	mov	r0, r5
   33660:	bl	341b8 <bcmp@plt+0x21edc>
   33664:	mov	r1, r0
   33668:	mov	r0, r7
   3366c:	bl	405a4 <bcmp@plt+0x2e2c8>
   33670:	mov	r1, r5
   33674:	mov	r6, r0
   33678:	bl	34c04 <bcmp@plt+0x22928>
   3367c:	cmp	r0, #0
   33680:	bgt	336b8 <bcmp@plt+0x213dc>
   33684:	ldr	r0, [pc, #60]	; 336c8 <bcmp@plt+0x213ec>
   33688:	mov	r6, #0
   3368c:	ldr	r0, [pc, r0]
   33690:	ldr	r0, [r0]
   33694:	cmp	r0, #3
   33698:	blt	336b8 <bcmp@plt+0x213dc>
   3369c:	mov	r0, r5
   336a0:	bl	342fc <bcmp@plt+0x22020>
   336a4:	ldr	r1, [pc, #32]	; 336cc <bcmp@plt+0x213f0>
   336a8:	mov	r2, r0
   336ac:	mov	r0, #7
   336b0:	add	r1, pc, r1
   336b4:	bl	40d10 <bcmp@plt+0x2ea34>
   336b8:	cmp	r6, #0
   336bc:	moveq	r4, r6
   336c0:	mov	r0, r4
   336c4:	pop	{r4, r5, r6, r7, fp, pc}
   336c8:	strdeq	r2, [r4], -ip
   336cc:	andeq	r9, r2, sl, lsl #9
   336d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   336d4:	add	fp, sp, #28
   336d8:	sub	sp, sp, #4
   336dc:	mov	r8, r1
   336e0:	mov	sl, r0
   336e4:	mov	r0, #4096	; 0x1000
   336e8:	mov	r1, #100	; 0x64
   336ec:	mov	r9, r3
   336f0:	mov	r5, r2
   336f4:	bl	40354 <bcmp@plt+0x2e078>
   336f8:	mov	r4, r0
   336fc:	ldr	r0, [r0, #36]	; 0x24
   33700:	ldr	r1, [r4, #40]	; 0x28
   33704:	sub	r0, r1, r0
   33708:	mov	r1, #12
   3370c:	strh	r0, [r4, #28]
   33710:	mov	r0, r4
   33714:	bl	405a4 <bcmp@plt+0x2e2c8>
   33718:	bl	3c6d0 <bcmp@plt+0x2a3f4>
   3371c:	mov	r0, r5
   33720:	bl	3d738 <bcmp@plt+0x2b45c>
   33724:	mov	r6, r0
   33728:	add	r1, r0, #4
   3372c:	mov	r0, r4
   33730:	bl	405a4 <bcmp@plt+0x2e2c8>
   33734:	mov	r7, r0
   33738:	rev16	r0, r6
   3373c:	mov	r1, #0
   33740:	mov	r2, r6
   33744:	strh	r0, [r7, #2]
   33748:	rev16	r0, r5
   3374c:	mov	r5, #0
   33750:	strh	r0, [r7]
   33754:	add	r0, r7, #4
   33758:	bl	12144 <memset@plt>
   3375c:	cmp	r7, #0
   33760:	beq	337c8 <bcmp@plt+0x214ec>
   33764:	uxtb	r2, r9
   33768:	mov	r0, r4
   3376c:	mov	r1, sl
   33770:	bl	33624 <bcmp@plt+0x21348>
   33774:	cmp	r0, #0
   33778:	beq	33804 <bcmp@plt+0x21528>
   3377c:	mov	r0, r8
   33780:	bl	341b8 <bcmp@plt+0x21edc>
   33784:	mov	r1, r0
   33788:	mov	r0, r4
   3378c:	bl	405a4 <bcmp@plt+0x2e2c8>
   33790:	mov	r1, r8
   33794:	mov	r5, r0
   33798:	bl	34c04 <bcmp@plt+0x22928>
   3379c:	cmp	r0, #0
   337a0:	ble	337d4 <bcmp@plt+0x214f8>
   337a4:	cmp	r5, #0
   337a8:	beq	33804 <bcmp@plt+0x21528>
   337ac:	ldrh	r0, [r4, #28]
   337b0:	ldr	r1, [r4, #36]	; 0x24
   337b4:	mov	r5, r4
   337b8:	ldrb	r2, [r1, r0]
   337bc:	orr	r2, r2, #8
   337c0:	strb	r2, [r1, r0]
   337c4:	b	33810 <bcmp@plt+0x21534>
   337c8:	mov	r0, r4
   337cc:	bl	40320 <bcmp@plt+0x2e044>
   337d0:	b	33810 <bcmp@plt+0x21534>
   337d4:	ldr	r0, [pc, #64]	; 3381c <bcmp@plt+0x21540>
   337d8:	ldr	r0, [pc, r0]
   337dc:	ldr	r0, [r0]
   337e0:	cmp	r0, #3
   337e4:	blt	33804 <bcmp@plt+0x21528>
   337e8:	mov	r0, r8
   337ec:	bl	342fc <bcmp@plt+0x22020>
   337f0:	ldr	r1, [pc, #40]	; 33820 <bcmp@plt+0x21544>
   337f4:	mov	r2, r0
   337f8:	mov	r0, #7
   337fc:	add	r1, pc, r1
   33800:	bl	40d10 <bcmp@plt+0x2ea34>
   33804:	mov	r0, r4
   33808:	bl	40320 <bcmp@plt+0x2e044>
   3380c:	mov	r5, #0
   33810:	mov	r0, r5
   33814:	sub	sp, fp, #28
   33818:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3381c:			; <UNDEFINED> instruction: 0x00042bb0
   33820:	andeq	r9, r2, lr, lsr r3
   33824:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   33828:	add	fp, sp, #24
   3382c:	mov	r6, r1
   33830:	mov	r8, r0
   33834:	mov	r0, #4096	; 0x1000
   33838:	mov	r1, #100	; 0x64
   3383c:	bl	40354 <bcmp@plt+0x2e078>
   33840:	mov	r4, r0
   33844:	ldr	r0, [r0, #36]	; 0x24
   33848:	ldr	r1, [r4, #40]	; 0x28
   3384c:	sub	r0, r1, r0
   33850:	mov	r1, #12
   33854:	strh	r0, [r4, #28]
   33858:	mov	r0, r4
   3385c:	bl	405a4 <bcmp@plt+0x2e2c8>
   33860:	bl	3c678 <bcmp@plt+0x2a39c>
   33864:	mov	r0, r6
   33868:	bl	3d738 <bcmp@plt+0x2b45c>
   3386c:	mov	r7, r0
   33870:	add	r1, r0, #4
   33874:	mov	r0, r4
   33878:	bl	405a4 <bcmp@plt+0x2e2c8>
   3387c:	mov	r5, r0
   33880:	rev16	r0, r7
   33884:	mov	r1, #0
   33888:	mov	r2, r7
   3388c:	strh	r0, [r5, #2]
   33890:	rev16	r0, r6
   33894:	mov	r6, #0
   33898:	strh	r0, [r5]
   3389c:	add	r0, r5, #4
   338a0:	bl	12144 <memset@plt>
   338a4:	cmp	r5, #0
   338a8:	beq	338cc <bcmp@plt+0x215f0>
   338ac:	mov	r0, r4
   338b0:	mov	r1, r8
   338b4:	mov	r2, #0
   338b8:	bl	326f8 <bcmp@plt+0x2041c>
   338bc:	cmp	r0, #0
   338c0:	beq	338cc <bcmp@plt+0x215f0>
   338c4:	mov	r0, r4
   338c8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   338cc:	mov	r0, r4
   338d0:	bl	40320 <bcmp@plt+0x2e044>
   338d4:	mov	r0, r6
   338d8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   338dc:	push	{fp, lr}
   338e0:	mov	fp, sp
   338e4:	ldrh	r1, [r0, #28]
   338e8:	movw	r2, #65535	; 0xffff
   338ec:	cmp	r1, r2
   338f0:	ldrne	r0, [r0, #36]	; 0x24
   338f4:	addsne	r0, r0, r1
   338f8:	bne	33904 <bcmp@plt+0x21628>
   338fc:	mov	r0, #0
   33900:	pop	{fp, pc}
   33904:	ldrh	r1, [r0]
   33908:	ubfx	r1, r1, #4, #4
   3390c:	sub	r1, r1, #1
   33910:	cmp	r1, #7
   33914:	bhi	33964 <bcmp@plt+0x21688>
   33918:	add	r2, pc, #4
   3391c:	ldr	r1, [r2, r1, lsl #2]
   33920:	add	pc, r2, r1
   33924:	andeq	r0, r0, r0, lsr #32
   33928:	andeq	r0, r0, r8, lsr #32
   3392c:	andeq	r0, r0, r0, lsr r0
   33930:	andeq	r0, r0, r8, lsr r0
   33934:	andeq	r0, r0, r0, asr #32
   33938:	andeq	r0, r0, r4, ror r0
   3393c:	andeq	r0, r0, ip, ror r0
   33940:	andeq	r0, r0, r4, lsl #1
   33944:	pop	{fp, lr}
   33948:	b	3c838 <bcmp@plt+0x2a55c>
   3394c:	pop	{fp, lr}
   33950:	b	3c964 <bcmp@plt+0x2a688>
   33954:	pop	{fp, lr}
   33958:	b	3cb88 <bcmp@plt+0x2a8ac>
   3395c:	pop	{fp, lr}
   33960:	b	3cc60 <bcmp@plt+0x2a984>
   33964:	ldr	r1, [pc, #68]	; 339b0 <bcmp@plt+0x216d4>
   33968:	ldr	r1, [pc, r1]
   3396c:	ldr	r1, [r1]
   33970:	cmp	r1, #3
   33974:	blt	338fc <bcmp@plt+0x21620>
   33978:	ldrh	r0, [r0]
   3397c:	ubfx	r2, r0, #4, #4
   33980:	ldr	r1, [pc, #44]	; 339b4 <bcmp@plt+0x216d8>
   33984:	mov	r0, #7
   33988:	add	r1, pc, r1
   3398c:	bl	40d10 <bcmp@plt+0x2ea34>
   33990:	mov	r0, #0
   33994:	pop	{fp, pc}
   33998:	pop	{fp, lr}
   3399c:	b	3cecc <bcmp@plt+0x2abf0>
   339a0:	pop	{fp, lr}
   339a4:	b	3ca5c <bcmp@plt+0x2a780>
   339a8:	pop	{fp, lr}
   339ac:	b	3cdd4 <bcmp@plt+0x2aaf8>
   339b0:	andeq	r2, r4, r0, lsr #20
   339b4:	andeq	r9, r2, sl, lsr r2
   339b8:	ldrh	r1, [r0, #22]
   339bc:	movw	r2, #65535	; 0xffff
   339c0:	cmp	r1, r2
   339c4:	beq	339d4 <bcmp@plt+0x216f8>
   339c8:	ldr	r0, [r0, #36]	; 0x24
   339cc:	add	r1, r0, r1
   339d0:	b	339d8 <bcmp@plt+0x216fc>
   339d4:	mov	r1, #0
   339d8:	ldrb	r2, [r1]
   339dc:	mvn	r0, #0
   339e0:	tst	r2, #8
   339e4:	ldrbne	r0, [r1, #4]
   339e8:	bx	lr
   339ec:	push	{r4, r5, r6, r7, fp, lr}
   339f0:	add	fp, sp, #16
   339f4:	sub	sp, sp, #56	; 0x38
   339f8:	mov	r6, r1
   339fc:	mov	r1, #28
   33a00:	mov	r5, r2
   33a04:	add	r2, r0, #16
   33a08:	mov	r4, r3
   33a0c:	vld1.32	{d16-d17}, [r0], r1
   33a10:	vld1.32	{d18-d19}, [r2]
   33a14:	add	r1, sp, #8
   33a18:	vld1.32	{d20-d21}, [r0]
   33a1c:	add	r2, r1, #16
   33a20:	add	r0, r1, #28
   33a24:	mov	r7, r1
   33a28:	vst1.64	{d18-d19}, [r2]
   33a2c:	vst1.32	{d20-d21}, [r0]
   33a30:	mov	r0, #12
   33a34:	vst1.64	{d16-d17}, [r7], r0
   33a38:	mov	r0, r1
   33a3c:	bl	40b44 <bcmp@plt+0x2e868>
   33a40:	rev16	r0, r5
   33a44:	strh	r0, [r6, #4]
   33a48:	mov	r0, r5
   33a4c:	bl	3d738 <bcmp@plt+0x2b45c>
   33a50:	rev16	r0, r0
   33a54:	add	r2, r6, #8
   33a58:	strh	r0, [r6, #6]
   33a5c:	str	r2, [sp]
   33a60:	movw	r2, #65535	; 0xffff
   33a64:	ldrh	r1, [sp, #36]	; 0x24
   33a68:	ldr	r0, [sp, #44]	; 0x2c
   33a6c:	ldr	r3, [r7]
   33a70:	subs	r2, r1, r2
   33a74:	addne	r2, r0, r1
   33a78:	uxtb	r0, r5
   33a7c:	mov	r1, r4
   33a80:	bl	3e428 <bcmp@plt+0x2c14c>
   33a84:	sub	r0, r0, #1
   33a88:	clz	r0, r0
   33a8c:	lsr	r0, r0, #5
   33a90:	sub	sp, fp, #16
   33a94:	pop	{r4, r5, r6, r7, fp, pc}
   33a98:	push	{r4, r5, r6, r7, fp, lr}
   33a9c:	add	fp, sp, #16
   33aa0:	sub	sp, sp, #8
   33aa4:	mov	r7, r0
   33aa8:	rev16	r0, r2
   33aac:	mov	r4, r3
   33ab0:	mov	r5, r2
   33ab4:	mov	r6, r1
   33ab8:	strh	r0, [r1]
   33abc:	mov	r0, r2
   33ac0:	bl	3d738 <bcmp@plt+0x2b45c>
   33ac4:	rev16	r0, r0
   33ac8:	movw	r1, #65535	; 0xffff
   33acc:	strh	r0, [r6, #2]
   33ad0:	ldrh	r0, [r7, #28]
   33ad4:	cmp	r0, r1
   33ad8:	beq	33ae8 <bcmp@plt+0x2180c>
   33adc:	ldr	r1, [r7, #36]	; 0x24
   33ae0:	add	r2, r1, r0
   33ae4:	b	33aec <bcmp@plt+0x21810>
   33ae8:	mov	r2, #0
   33aec:	ldr	r3, [r7, #12]
   33af0:	add	r0, r6, #4
   33af4:	mov	r1, r4
   33af8:	str	r0, [sp]
   33afc:	uxtb	r0, r5
   33b00:	bl	3e428 <bcmp@plt+0x2c14c>
   33b04:	sub	r0, r0, #1
   33b08:	clz	r0, r0
   33b0c:	lsr	r0, r0, #5
   33b10:	sub	sp, fp, #16
   33b14:	pop	{r4, r5, r6, r7, fp, pc}
   33b18:	push	{r4, r5, r6, sl, fp, lr}
   33b1c:	add	fp, sp, #16
   33b20:	sub	sp, sp, #48	; 0x30
   33b24:	mov	r5, r1
   33b28:	mov	r1, #28
   33b2c:	mov	r4, r2
   33b30:	add	r2, r0, #16
   33b34:	mov	r6, sp
   33b38:	vld1.32	{d16-d17}, [r0], r1
   33b3c:	vld1.32	{d18-d19}, [r2]
   33b40:	add	r2, r6, #16
   33b44:	vld1.32	{d20-d21}, [r0]
   33b48:	mov	r0, r6
   33b4c:	vst1.64	{d16-d17}, [r0], r1
   33b50:	vst1.64	{d18-d19}, [r2]
   33b54:	vst1.32	{d20-d21}, [r0]
   33b58:	mov	r0, r6
   33b5c:	bl	40b44 <bcmp@plt+0x2e868>
   33b60:	add	r1, r5, #4
   33b64:	mov	r0, r6
   33b68:	mov	r2, r4
   33b6c:	bl	33b78 <bcmp@plt+0x2189c>
   33b70:	sub	sp, fp, #16
   33b74:	pop	{r4, r5, r6, sl, fp, pc}
   33b78:	push	{r4, r5, r6, r7, fp, lr}
   33b7c:	add	fp, sp, #16
   33b80:	sub	sp, sp, #8
   33b84:	mov	r7, r0
   33b88:	ldrh	r0, [r1]
   33b8c:	mov	r4, r2
   33b90:	mov	r5, r1
   33b94:	rev16	r6, r0
   33b98:	mov	r0, r6
   33b9c:	bl	3d738 <bcmp@plt+0x2b45c>
   33ba0:	mov	r3, r0
   33ba4:	ldrh	r0, [r5, #2]
   33ba8:	rev	r0, r0
   33bac:	cmp	r3, r0, lsr #16
   33bb0:	bne	33bd0 <bcmp@plt+0x218f4>
   33bb4:	ldrh	r0, [r7, #28]
   33bb8:	movw	r1, #65535	; 0xffff
   33bbc:	cmp	r0, r1
   33bc0:	beq	33c00 <bcmp@plt+0x21924>
   33bc4:	ldr	r1, [r7, #36]	; 0x24
   33bc8:	add	r2, r1, r0
   33bcc:	b	33c04 <bcmp@plt+0x21928>
   33bd0:	ldr	r1, [pc, #136]	; 33c60 <bcmp@plt+0x21984>
   33bd4:	mov	r4, #0
   33bd8:	ldr	r1, [pc, r1]
   33bdc:	ldr	r1, [r1]
   33be0:	cmp	r1, #3
   33be4:	blt	33c54 <bcmp@plt+0x21978>
   33be8:	ldr	r1, [pc, #116]	; 33c64 <bcmp@plt+0x21988>
   33bec:	lsr	r2, r0, #16
   33bf0:	mov	r0, #7
   33bf4:	add	r1, pc, r1
   33bf8:	bl	40d10 <bcmp@plt+0x2ea34>
   33bfc:	b	33c54 <bcmp@plt+0x21978>
   33c00:	mov	r2, #0
   33c04:	ldr	r3, [r7, #12]
   33c08:	add	r0, r5, #4
   33c0c:	mov	r1, r4
   33c10:	str	r0, [sp]
   33c14:	uxtb	r0, r6
   33c18:	bl	3e514 <bcmp@plt+0x2c238>
   33c1c:	mov	r4, #1
   33c20:	cmp	r0, #1
   33c24:	beq	33c54 <bcmp@plt+0x21978>
   33c28:	mov	r5, r0
   33c2c:	ldr	r0, [pc, #52]	; 33c68 <bcmp@plt+0x2198c>
   33c30:	ldr	r0, [pc, r0]
   33c34:	ldr	r0, [r0]
   33c38:	cmp	r0, #3
   33c3c:	blt	33c50 <bcmp@plt+0x21974>
   33c40:	ldr	r1, [pc, #36]	; 33c6c <bcmp@plt+0x21990>
   33c44:	mov	r0, #7
   33c48:	add	r1, pc, r1
   33c4c:	bl	40d10 <bcmp@plt+0x2ea34>
   33c50:	mov	r4, r5
   33c54:	mov	r0, r4
   33c58:	sub	sp, fp, #16
   33c5c:	pop	{r4, r5, r6, r7, fp, pc}
   33c60:			; <UNDEFINED> instruction: 0x000427b0
   33c64:	andeq	r8, r2, fp, ror #31
   33c68:	andeq	r2, r4, r8, asr r7
   33c6c:	andeq	r8, r2, ip, asr #31
   33c70:	push	{r4, r5, r6, r7, fp, lr}
   33c74:	add	fp, sp, #16
   33c78:	mov	r5, r0
   33c7c:	mov	r0, r1
   33c80:	mov	r4, r1
   33c84:	bl	3d738 <bcmp@plt+0x2b45c>
   33c88:	add	r7, r0, #8
   33c8c:	mov	r6, r0
   33c90:	mov	r0, r5
   33c94:	mov	r1, r7
   33c98:	bl	4067c <bcmp@plt+0x2e3a0>
   33c9c:	mov	r1, #0
   33ca0:	mov	r2, r7
   33ca4:	mov	r5, r0
   33ca8:	bl	12144 <memset@plt>
   33cac:	rev16	r0, r6
   33cb0:	strh	r0, [r5, #6]
   33cb4:	rev16	r0, r4
   33cb8:	strh	r0, [r5, #4]
   33cbc:	mov	r0, #2
   33cc0:	strb	r0, [r5]
   33cc4:	mov	r0, r5
   33cc8:	pop	{r4, r5, r6, r7, fp, pc}
   33ccc:	push	{r4, r5, fp, lr}
   33cd0:	add	fp, sp, #8
   33cd4:	mov	r4, r0
   33cd8:	ldr	r0, [r0, #12]
   33cdc:	mov	r5, #0
   33ce0:	cmp	r0, #8
   33ce4:	bcc	33cfc <bcmp@plt+0x21a20>
   33ce8:	sub	r0, r0, #8
   33cec:	str	r0, [r4, #12]
   33cf0:	ldr	r5, [r4, #40]	; 0x28
   33cf4:	add	r0, r5, #8
   33cf8:	str	r0, [r4, #40]	; 0x28
   33cfc:	ldrh	r0, [r5, #4]
   33d00:	rev16	r0, r0
   33d04:	bl	3d738 <bcmp@plt+0x2b45c>
   33d08:	ldr	r1, [r4, #12]
   33d0c:	cmp	r1, r0
   33d10:	bcc	33d28 <bcmp@plt+0x21a4c>
   33d14:	sub	r1, r1, r0
   33d18:	str	r1, [r4, #12]
   33d1c:	ldr	r1, [r4, #40]	; 0x28
   33d20:	add	r0, r1, r0
   33d24:	str	r0, [r4, #40]	; 0x28
   33d28:	mov	r0, r5
   33d2c:	pop	{r4, r5, fp, pc}
   33d30:	push	{r4, r5, r6, sl, fp, lr}
   33d34:	add	fp, sp, #16
   33d38:	mov	r5, r0
   33d3c:	mov	r0, r1
   33d40:	mov	r4, r1
   33d44:	bl	3d738 <bcmp@plt+0x2b45c>
   33d48:	mov	r6, r0
   33d4c:	add	r1, r0, #4
   33d50:	mov	r0, r5
   33d54:	bl	4067c <bcmp@plt+0x2e3a0>
   33d58:	mov	r5, r0
   33d5c:	rev16	r0, r6
   33d60:	mov	r1, #0
   33d64:	mov	r2, r6
   33d68:	strh	r0, [r5, #2]
   33d6c:	rev16	r0, r4
   33d70:	strh	r0, [r5]
   33d74:	add	r0, r5, #4
   33d78:	bl	12144 <memset@plt>
   33d7c:	mov	r0, r5
   33d80:	pop	{r4, r5, r6, sl, fp, pc}
   33d84:	push	{r4, r5, fp, lr}
   33d88:	add	fp, sp, #8
   33d8c:	mov	r4, r0
   33d90:	ldr	r0, [r0, #12]
   33d94:	mov	r5, #0
   33d98:	cmp	r0, #4
   33d9c:	bcc	33db4 <bcmp@plt+0x21ad8>
   33da0:	sub	r0, r0, #4
   33da4:	str	r0, [r4, #12]
   33da8:	ldr	r5, [r4, #40]	; 0x28
   33dac:	add	r0, r5, #4
   33db0:	str	r0, [r4, #40]	; 0x28
   33db4:	ldrh	r0, [r5]
   33db8:	rev16	r0, r0
   33dbc:	bl	3d738 <bcmp@plt+0x2b45c>
   33dc0:	ldr	r1, [r4, #12]
   33dc4:	cmp	r1, r0
   33dc8:	bcc	33de0 <bcmp@plt+0x21b04>
   33dcc:	sub	r1, r1, r0
   33dd0:	str	r1, [r4, #12]
   33dd4:	ldr	r1, [r4, #40]	; 0x28
   33dd8:	add	r0, r1, r0
   33ddc:	str	r0, [r4, #40]	; 0x28
   33de0:	mov	r0, r5
   33de4:	pop	{r4, r5, fp, pc}
   33de8:	push	{r4, r5, fp, lr}
   33dec:	add	fp, sp, #8
   33df0:	mov	r4, r1
   33df4:	mov	r1, #8
   33df8:	bl	4067c <bcmp@plt+0x2e3a0>
   33dfc:	mov	r1, r4
   33e00:	mov	r5, r0
   33e04:	bl	35188 <bcmp@plt+0x22eac>
   33e08:	mov	r0, r5
   33e0c:	pop	{r4, r5, fp, pc}
   33e10:	push	{r4, r5, r6, r7, fp, lr}
   33e14:	add	fp, sp, #16
   33e18:	sub	sp, sp, #16
   33e1c:	mov	r4, r0
   33e20:	mov	r0, #0
   33e24:	mov	r6, r2
   33e28:	mov	r7, r1
   33e2c:	add	r1, sp, #12
   33e30:	add	r2, sp, #8
   33e34:	mov	r5, r3
   33e38:	str	r0, [sp, #12]
   33e3c:	str	r0, [sp, #8]
   33e40:	ldr	r0, [r4, #40]	; 0x28
   33e44:	bl	467f0 <bcmp@plt+0x34514>
   33e48:	mov	r0, r4
   33e4c:	mov	r1, #8
   33e50:	bl	4067c <bcmp@plt+0x2e3a0>
   33e54:	ldr	r1, [fp, #12]
   33e58:	bl	35188 <bcmp@plt+0x22eac>
   33e5c:	ldr	r0, [fp, #8]
   33e60:	uxth	r1, r7
   33e64:	uxth	r2, r6
   33e68:	mov	r3, r5
   33e6c:	str	r0, [sp]
   33e70:	mov	r0, r4
   33e74:	bl	45b38 <bcmp@plt+0x3385c>
   33e78:	ldr	r0, [r4, #40]	; 0x28
   33e7c:	ldr	r1, [sp, #12]
   33e80:	ldr	r2, [sp, #8]
   33e84:	bl	46764 <bcmp@plt+0x34488>
   33e88:	ldr	r0, [r4, #40]	; 0x28
   33e8c:	sub	sp, fp, #16
   33e90:	pop	{r4, r5, r6, r7, fp, pc}
   33e94:	ldr	r2, [r0, #12]
   33e98:	mov	r1, #0
   33e9c:	cmp	r2, #8
   33ea0:	bcc	33eb8 <bcmp@plt+0x21bdc>
   33ea4:	sub	r1, r2, #8
   33ea8:	str	r1, [r0, #12]
   33eac:	ldr	r1, [r0, #40]	; 0x28
   33eb0:	add	r2, r1, #8
   33eb4:	str	r2, [r0, #40]	; 0x28
   33eb8:	mov	r0, r1
   33ebc:	bx	lr
   33ec0:	push	{r4, r5, r6, r7, fp, lr}
   33ec4:	add	fp, sp, #16
   33ec8:	mov	r4, #0
   33ecc:	cmp	r1, #0
   33ed0:	beq	33f08 <bcmp@plt+0x21c2c>
   33ed4:	ldr	r7, [r0, #4]
   33ed8:	mov	r6, r0
   33edc:	cmp	r7, r0
   33ee0:	beq	33f08 <bcmp@plt+0x21c2c>
   33ee4:	mov	r5, r1
   33ee8:	ldr	r1, [r7, #8]
   33eec:	mov	r0, r5
   33ef0:	bl	34da0 <bcmp@plt+0x22ac4>
   33ef4:	cmp	r0, #0
   33ef8:	beq	33f10 <bcmp@plt+0x21c34>
   33efc:	ldr	r7, [r7, #4]
   33f00:	cmp	r7, r6
   33f04:	bne	33ee8 <bcmp@plt+0x21c0c>
   33f08:	mov	r0, r4
   33f0c:	pop	{r4, r5, r6, r7, fp, pc}
   33f10:	mov	r4, #1
   33f14:	mov	r0, r4
   33f18:	pop	{r4, r5, r6, r7, fp, pc}
   33f1c:	push	{r4, r5, r6, r7, fp, lr}
   33f20:	add	fp, sp, #16
   33f24:	ldr	r7, [r0, #4]
   33f28:	cmp	r7, r0
   33f2c:	beq	33f58 <bcmp@plt+0x21c7c>
   33f30:	mov	r4, r1
   33f34:	mov	r5, r0
   33f38:	ldr	r6, [r7, #8]
   33f3c:	mov	r0, r6
   33f40:	bl	34418 <bcmp@plt+0x2213c>
   33f44:	cmp	r0, r4
   33f48:	beq	33f5c <bcmp@plt+0x21c80>
   33f4c:	ldr	r7, [r7, #4]
   33f50:	cmp	r7, r5
   33f54:	bne	33f38 <bcmp@plt+0x21c5c>
   33f58:	mov	r6, #0
   33f5c:	mov	r0, r6
   33f60:	pop	{r4, r5, r6, r7, fp, pc}
   33f64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33f68:	add	fp, sp, #28
   33f6c:	sub	sp, sp, #4
   33f70:	ldr	r1, [r0, #12]
   33f74:	ldr	sl, [pc, #140]	; 34008 <bcmp@plt+0x21d2c>
   33f78:	mov	r8, r0
   33f7c:	mov	r0, #0
   33f80:	add	sl, pc, sl
   33f84:	strb	r0, [sl]
   33f88:	ldr	r4, [r8, #4]
   33f8c:	cmp	r4, r8
   33f90:	beq	33ff8 <bcmp@plt+0x21d1c>
   33f94:	mov	r9, #1
   33f98:	str	r1, [sp]
   33f9c:	ldr	r6, [pc, #104]	; 3400c <bcmp@plt+0x21d30>
   33fa0:	ldr	r0, [pc, #104]	; 34010 <bcmp@plt+0x21d34>
   33fa4:	cmp	r9, r1
   33fa8:	add	r0, pc, r0
   33fac:	add	r6, pc, r6
   33fb0:	movlt	r6, r0
   33fb4:	mov	r0, sl
   33fb8:	bl	1203c <strlen@plt>
   33fbc:	movw	r1, #2300	; 0x8fc
   33fc0:	add	r7, sl, r0
   33fc4:	sub	r5, r1, r0
   33fc8:	ldr	r0, [r4, #8]
   33fcc:	bl	342fc <bcmp@plt+0x22020>
   33fd0:	mov	r3, r0
   33fd4:	mov	r0, r7
   33fd8:	mov	r1, r5
   33fdc:	mov	r2, r6
   33fe0:	bl	120a8 <snprintf@plt>
   33fe4:	ldr	r4, [r4, #4]
   33fe8:	ldr	r1, [sp]
   33fec:	add	r9, r9, #1
   33ff0:	cmp	r4, r8
   33ff4:	bne	33f9c <bcmp@plt+0x21cc0>
   33ff8:	ldr	r0, [pc, #20]	; 34014 <bcmp@plt+0x21d38>
   33ffc:	add	r0, pc, r0
   34000:	sub	sp, fp, #28
   34004:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34008:	andeq	r6, r4, r4, lsr #20
   3400c:	andeq	r3, r2, pc, lsr #5
   34010:	strdeq	fp, [r2], -r5
   34014:	andeq	r6, r4, r8, lsr #19
   34018:	push	{r4, sl, fp, lr}
   3401c:	add	fp, sp, #8
   34020:	mov	r2, r0
   34024:	cmp	r0, #3
   34028:	bhi	3405c <bcmp@plt+0x21d80>
   3402c:	add	r0, pc, #4
   34030:	ldr	r1, [r0, r2, lsl #2]
   34034:	add	pc, r0, r1
   34038:	andeq	r0, r0, r0, lsl r0
   3403c:	andeq	r0, r0, r0, asr #32
   34040:	andeq	r0, r0, r8, rrx
   34044:	andeq	r0, r0, ip, ror r0
   34048:	mov	r0, #28
   3404c:	bl	44994 <bcmp@plt+0x326b8>
   34050:	mov	r4, r0
   34054:	mov	r0, #0
   34058:	b	340c4 <bcmp@plt+0x21de8>
   3405c:	ldr	r1, [pc, #108]	; 340d0 <bcmp@plt+0x21df4>
   34060:	mov	r0, #3
   34064:	add	r1, pc, r1
   34068:	bl	40d10 <bcmp@plt+0x2ea34>
   3406c:	mov	r4, #0
   34070:	mov	r0, r4
   34074:	pop	{r4, sl, fp, pc}
   34078:	mov	r0, #28
   3407c:	bl	44994 <bcmp@plt+0x326b8>
   34080:	mov	r4, r0
   34084:	mov	r0, #1
   34088:	mov	r1, #0
   3408c:	str	r0, [r4, #24]
   34090:	mov	r0, r4
   34094:	bl	35364 <bcmp@plt+0x23088>
   34098:	mov	r0, r4
   3409c:	pop	{r4, sl, fp, pc}
   340a0:	mov	r0, #28
   340a4:	bl	44994 <bcmp@plt+0x326b8>
   340a8:	mov	r4, r0
   340ac:	mov	r0, #2
   340b0:	b	340c4 <bcmp@plt+0x21de8>
   340b4:	mov	r0, #28
   340b8:	bl	44994 <bcmp@plt+0x326b8>
   340bc:	mov	r4, r0
   340c0:	mov	r0, #3
   340c4:	str	r0, [r4, #24]
   340c8:	mov	r0, r4
   340cc:	pop	{r4, sl, fp, pc}
   340d0:	andeq	r9, r2, r6, ror r1
   340d4:	mov	r0, #28
   340d8:	b	44994 <bcmp@plt+0x326b8>
   340dc:	push	{r4, sl, fp, lr}
   340e0:	add	fp, sp, #8
   340e4:	cmp	r0, #0
   340e8:	popeq	{r4, sl, fp, pc}
   340ec:	ldr	r2, [r0, #24]
   340f0:	mov	r4, r0
   340f4:	cmp	r2, #3
   340f8:	bcc	34108 <bcmp@plt+0x21e2c>
   340fc:	bne	34114 <bcmp@plt+0x21e38>
   34100:	mov	r0, r4
   34104:	bl	381e4 <bcmp@plt+0x25f08>
   34108:	mov	r0, r4
   3410c:	pop	{r4, sl, fp, lr}
   34110:	b	11f10 <free@plt>
   34114:	ldr	r1, [pc, #12]	; 34128 <bcmp@plt+0x21e4c>
   34118:	mov	r0, #3
   3411c:	add	r1, pc, r1
   34120:	pop	{r4, sl, fp, lr}
   34124:	b	40d10 <bcmp@plt+0x2ea34>
   34128:	andeq	r8, r2, r2, lsl fp
   3412c:	push	{r4, sl, fp, lr}
   34130:	add	fp, sp, #8
   34134:	ldr	r2, [r0, #24]
   34138:	cmp	r2, #3
   3413c:	bhi	34180 <bcmp@plt+0x21ea4>
   34140:	add	r1, pc, #8
   34144:	movw	r4, #16387	; 0x4003
   34148:	ldr	r2, [r1, r2, lsl #2]
   3414c:	add	pc, r1, r2
   34150:	andeq	r0, r0, r0, lsl r0
   34154:	andeq	r0, r0, ip, lsl r0
   34158:	andeq	r0, r0, r4, lsr #32
   3415c:	andeq	r0, r0, r8, asr r0
   34160:	mov	r4, #0
   34164:	mov	r0, r4
   34168:	pop	{r4, sl, fp, pc}
   3416c:	pop	{r4, sl, fp, lr}
   34170:	b	352e0 <bcmp@plt+0x23004>
   34174:	bl	359c0 <bcmp@plt+0x236e4>
   34178:	pop	{r4, sl, fp, lr}
   3417c:	b	352e0 <bcmp@plt+0x23004>
   34180:	ldr	r0, [pc, #40]	; 341b0 <bcmp@plt+0x21ed4>
   34184:	mov	r4, #0
   34188:	ldr	r0, [pc, r0]
   3418c:	ldr	r0, [r0]
   34190:	cmp	r0, #2
   34194:	blt	341a8 <bcmp@plt+0x21ecc>
   34198:	ldr	r1, [pc, #20]	; 341b4 <bcmp@plt+0x21ed8>
   3419c:	mov	r0, #6
   341a0:	add	r1, pc, r1
   341a4:	bl	40d10 <bcmp@plt+0x2ea34>
   341a8:	mov	r0, r4
   341ac:	pop	{r4, sl, fp, pc}
   341b0:	andeq	r2, r4, r0, lsl #4
   341b4:			; <UNDEFINED> instruction: 0x00028ab9
   341b8:	push	{r4, sl, fp, lr}
   341bc:	add	fp, sp, #8
   341c0:	ldr	r2, [r0, #24]
   341c4:	cmp	r2, #3
   341c8:	bhi	34200 <bcmp@plt+0x21f24>
   341cc:	add	r1, pc, #8
   341d0:	mov	r4, #2
   341d4:	ldr	r2, [r1, r2, lsl #2]
   341d8:	add	pc, r1, r2
   341dc:	andeq	r0, r0, ip, asr #32
   341e0:	andeq	r0, r0, r4, lsl r0
   341e4:	andeq	r0, r0, r0, lsl r0
   341e8:	andeq	r0, r0, ip, lsl r0
   341ec:	bl	359c0 <bcmp@plt+0x236e4>
   341f0:	bl	3529c <bcmp@plt+0x22fc0>
   341f4:	pop	{r4, sl, fp, pc}
   341f8:	pop	{r4, sl, fp, lr}
   341fc:	b	3877c <bcmp@plt+0x264a0>
   34200:	ldr	r0, [pc, #40]	; 34230 <bcmp@plt+0x21f54>
   34204:	mov	r4, #0
   34208:	ldr	r0, [pc, r0]
   3420c:	ldr	r0, [r0]
   34210:	cmp	r0, #3
   34214:	blt	34228 <bcmp@plt+0x21f4c>
   34218:	ldr	r1, [pc, #20]	; 34234 <bcmp@plt+0x21f58>
   3421c:	mov	r0, #7
   34220:	add	r1, pc, r1
   34224:	bl	40d10 <bcmp@plt+0x2ea34>
   34228:	mov	r0, r4
   3422c:	pop	{r4, sl, fp, pc}
   34230:	andeq	r2, r4, r0, lsl #3
   34234:	andeq	r8, r2, r2, ror #20
   34238:	push	{r4, sl, fp, lr}
   3423c:	add	fp, sp, #8
   34240:	ldr	r1, [r0, #24]
   34244:	mov	r4, #0
   34248:	cmp	r1, #3
   3424c:	beq	34268 <bcmp@plt+0x21f8c>
   34250:	cmp	r1, #2
   34254:	beq	34274 <bcmp@plt+0x21f98>
   34258:	cmp	r1, #1
   3425c:	bne	3427c <bcmp@plt+0x21fa0>
   34260:	bl	35978 <bcmp@plt+0x2369c>
   34264:	b	34278 <bcmp@plt+0x21f9c>
   34268:	bl	3a334 <bcmp@plt+0x28058>
   3426c:	cmp	r0, #0
   34270:	beq	3427c <bcmp@plt+0x21fa0>
   34274:	bl	359b8 <bcmp@plt+0x236dc>
   34278:	mov	r4, r0
   3427c:	mov	r0, r4
   34280:	pop	{r4, sl, fp, pc}
   34284:	push	{r4, sl, fp, lr}
   34288:	add	fp, sp, #8
   3428c:	mov	r4, r0
   34290:	ldr	r0, [r0, #24]
   34294:	cmp	r0, #3
   34298:	beq	342dc <bcmp@plt+0x22000>
   3429c:	cmp	r0, #2
   342a0:	beq	342ec <bcmp@plt+0x22010>
   342a4:	cmp	r0, #1
   342a8:	bne	342e8 <bcmp@plt+0x2200c>
   342ac:	ldr	r0, [pc, #64]	; 342f4 <bcmp@plt+0x22018>
   342b0:	mov	r4, #0
   342b4:	ldr	r0, [pc, r0]
   342b8:	ldr	r0, [r0]
   342bc:	cmp	r0, #3
   342c0:	blt	342ec <bcmp@plt+0x22010>
   342c4:	ldr	r1, [pc, #44]	; 342f8 <bcmp@plt+0x2201c>
   342c8:	mov	r0, #7
   342cc:	add	r1, pc, r1
   342d0:	bl	40d10 <bcmp@plt+0x2ea34>
   342d4:	mov	r0, r4
   342d8:	pop	{r4, sl, fp, pc}
   342dc:	mov	r0, r4
   342e0:	pop	{r4, sl, fp, lr}
   342e4:	b	3a334 <bcmp@plt+0x28058>
   342e8:	mov	r4, #0
   342ec:	mov	r0, r4
   342f0:	pop	{r4, sl, fp, pc}
   342f4:	ldrdeq	r2, [r4], -r4
   342f8:	ldrdeq	r8, [r2], -r3
   342fc:	push	{r4, sl, fp, lr}
   34300:	add	fp, sp, #8
   34304:	cmp	r0, #0
   34308:	beq	34344 <bcmp@plt+0x22068>
   3430c:	ldr	r2, [r0, #24]
   34310:	cmp	r2, #3
   34314:	bhi	34364 <bcmp@plt+0x22088>
   34318:	ldr	r4, [pc, #120]	; 34398 <bcmp@plt+0x220bc>
   3431c:	add	r1, pc, #8
   34320:	ldr	r2, [r1, r2, lsl #2]
   34324:	add	r4, pc, r4
   34328:	add	pc, r1, r2
   3432c:	andeq	r0, r0, r0, rrx
   34330:	andeq	r0, r0, r0, lsl r0
   34334:	andeq	r0, r0, r8, lsr #32
   34338:	andeq	r0, r0, r0, lsr r0
   3433c:	pop	{r4, sl, fp, lr}
   34340:	b	35420 <bcmp@plt+0x23144>
   34344:	ldr	r4, [pc, #72]	; 34394 <bcmp@plt+0x220b8>
   34348:	add	r4, pc, r4
   3434c:	mov	r0, r4
   34350:	pop	{r4, sl, fp, pc}
   34354:	pop	{r4, sl, fp, lr}
   34358:	b	35a64 <bcmp@plt+0x23788>
   3435c:	pop	{r4, sl, fp, lr}
   34360:	b	38400 <bcmp@plt+0x26124>
   34364:	ldr	r0, [pc, #48]	; 3439c <bcmp@plt+0x220c0>
   34368:	mov	r4, #0
   3436c:	ldr	r0, [pc, r0]
   34370:	ldr	r0, [r0]
   34374:	cmp	r0, #3
   34378:	blt	3438c <bcmp@plt+0x220b0>
   3437c:	ldr	r1, [pc, #28]	; 343a0 <bcmp@plt+0x220c4>
   34380:	mov	r0, #7
   34384:	add	r1, pc, r1
   34388:	bl	40d10 <bcmp@plt+0x2ea34>
   3438c:	mov	r0, r4
   34390:	pop	{r4, sl, fp, pc}
   34394:	andeq	r3, r2, r0, lsl #12
   34398:	muleq	r2, r0, r9
   3439c:	andeq	r2, r4, ip, lsl r0
   343a0:	andeq	r8, r2, sl, lsr r9
   343a4:	str	r1, [r0, #24]
   343a8:	bx	lr
   343ac:	push	{r4, sl, fp, lr}
   343b0:	add	fp, sp, #8
   343b4:	ldr	r2, [r0, #24]
   343b8:	mov	r4, r0
   343bc:	sub	r0, r2, #1
   343c0:	cmp	r0, #2
   343c4:	bcs	343e8 <bcmp@plt+0x2210c>
   343c8:	mov	r0, #2
   343cc:	str	r0, [r4, #24]
   343d0:	mov	r0, r4
   343d4:	bl	35978 <bcmp@plt+0x2369c>
   343d8:	mov	r1, r0
   343dc:	mov	r0, r4
   343e0:	pop	{r4, sl, fp, lr}
   343e4:	b	359fc <bcmp@plt+0x23720>
   343e8:	ldr	r0, [pc, #32]	; 34410 <bcmp@plt+0x22134>
   343ec:	ldr	r0, [pc, r0]
   343f0:	ldr	r0, [r0]
   343f4:	cmp	r0, #3
   343f8:	poplt	{r4, sl, fp, pc}
   343fc:	ldr	r1, [pc, #16]	; 34414 <bcmp@plt+0x22138>
   34400:	mov	r0, #7
   34404:	add	r1, pc, r1
   34408:	pop	{r4, sl, fp, lr}
   3440c:	b	40d10 <bcmp@plt+0x2ea34>
   34410:	muleq	r4, ip, pc	; <UNPREDICTABLE>
   34414:	strdeq	r8, [r2], -sp
   34418:	push	{r4, r5, fp, lr}
   3441c:	add	fp, sp, #8
   34420:	mov	r4, r0
   34424:	ldr	r2, [r4, #24]
   34428:	cmp	r2, #3
   3442c:	bne	34468 <bcmp@plt+0x2218c>
   34430:	mov	r0, r4
   34434:	bl	3a334 <bcmp@plt+0x28058>
   34438:	cmp	r0, #0
   3443c:	bne	34420 <bcmp@plt+0x22144>
   34440:	ldr	r0, [r4, #24]
   34444:	cmp	r0, #1
   34448:	beq	34424 <bcmp@plt+0x22148>
   3444c:	cmp	r0, #3
   34450:	bne	34490 <bcmp@plt+0x221b4>
   34454:	mov	r0, r4
   34458:	bl	3a29c <bcmp@plt+0x27fc0>
   3445c:	cmp	r0, #0
   34460:	bne	34420 <bcmp@plt+0x22144>
   34464:	b	344bc <bcmp@plt+0x221e0>
   34468:	cmp	r2, #0
   3446c:	beq	344e4 <bcmp@plt+0x22208>
   34470:	cmp	r2, #2
   34474:	beq	344f0 <bcmp@plt+0x22214>
   34478:	cmp	r2, #1
   3447c:	bne	34500 <bcmp@plt+0x22224>
   34480:	mov	r0, r4
   34484:	bl	351f8 <bcmp@plt+0x22f1c>
   34488:	uxth	r0, r0
   3448c:	pop	{r4, r5, fp, pc}
   34490:	cmp	r0, #2
   34494:	bne	344bc <bcmp@plt+0x221e0>
   34498:	ldr	r0, [pc, #144]	; 34530 <bcmp@plt+0x22254>
   3449c:	ldr	r0, [pc, r0]
   344a0:	ldr	r0, [r0]
   344a4:	cmp	r0, #3
   344a8:	blt	344c8 <bcmp@plt+0x221ec>
   344ac:	ldr	r1, [pc, #128]	; 34534 <bcmp@plt+0x22258>
   344b0:	mov	r0, #7
   344b4:	add	r1, pc, r1
   344b8:	bl	40d10 <bcmp@plt+0x2ea34>
   344bc:	ldr	r0, [pc, #116]	; 34538 <bcmp@plt+0x2225c>
   344c0:	ldr	r0, [pc, r0]
   344c4:	ldr	r0, [r0]
   344c8:	mov	r5, #0
   344cc:	cmp	r0, #1
   344d0:	blt	34528 <bcmp@plt+0x2224c>
   344d4:	ldr	r2, [r4]
   344d8:	ldr	r1, [pc, #92]	; 3453c <bcmp@plt+0x22260>
   344dc:	add	r1, pc, r1
   344e0:	b	34520 <bcmp@plt+0x22244>
   344e4:	mov	r5, #0
   344e8:	uxth	r0, r5
   344ec:	pop	{r4, r5, fp, pc}
   344f0:	mov	r0, r4
   344f4:	bl	359c4 <bcmp@plt+0x236e8>
   344f8:	uxth	r0, r0
   344fc:	pop	{r4, r5, fp, pc}
   34500:	ldr	r0, [pc, #56]	; 34540 <bcmp@plt+0x22264>
   34504:	mov	r5, #0
   34508:	ldr	r0, [pc, r0]
   3450c:	ldr	r0, [r0]
   34510:	cmp	r0, #1
   34514:	blt	34528 <bcmp@plt+0x2224c>
   34518:	ldr	r1, [pc, #36]	; 34544 <bcmp@plt+0x22268>
   3451c:	add	r1, pc, r1
   34520:	mov	r0, #5
   34524:	bl	40d10 <bcmp@plt+0x2ea34>
   34528:	uxth	r0, r5
   3452c:	pop	{r4, r5, fp, pc}
   34530:	andeq	r1, r4, ip, ror #29
   34534:			; <UNDEFINED> instruction: 0x00028cb9
   34538:	andeq	r1, r4, r8, asr #29
   3453c:	andeq	r8, r2, fp, asr r8
   34540:	andeq	r1, r4, r0, lsl #29
   34544:	andeq	r8, r2, ip, asr #16
   34548:	push	{r4, sl, fp, lr}
   3454c:	add	fp, sp, #8
   34550:	mov	r4, r0
   34554:	ldr	r0, [r0, #24]
   34558:	cmp	r0, #1
   3455c:	beq	345b0 <bcmp@plt+0x222d4>
   34560:	cmp	r0, #3
   34564:	beq	345a0 <bcmp@plt+0x222c4>
   34568:	cmp	r0, #2
   3456c:	bne	345ac <bcmp@plt+0x222d0>
   34570:	ldr	r0, [pc, #64]	; 345b8 <bcmp@plt+0x222dc>
   34574:	mov	r4, #0
   34578:	ldr	r0, [pc, r0]
   3457c:	ldr	r0, [r0]
   34580:	cmp	r0, #3
   34584:	blt	345b0 <bcmp@plt+0x222d4>
   34588:	ldr	r1, [pc, #44]	; 345bc <bcmp@plt+0x222e0>
   3458c:	mov	r0, #7
   34590:	add	r1, pc, r1
   34594:	bl	40d10 <bcmp@plt+0x2ea34>
   34598:	mov	r0, r4
   3459c:	pop	{r4, sl, fp, pc}
   345a0:	mov	r0, r4
   345a4:	pop	{r4, sl, fp, lr}
   345a8:	b	3a29c <bcmp@plt+0x27fc0>
   345ac:	mov	r4, #0
   345b0:	mov	r0, r4
   345b4:	pop	{r4, sl, fp, pc}
   345b8:	andeq	r1, r4, r0, lsl lr
   345bc:	ldrdeq	r8, [r2], -sp
   345c0:	ldr	r0, [r0]
   345c4:	bx	lr
   345c8:	ldr	r2, [r0, #24]
   345cc:	cmp	r2, #2
   345d0:	beq	345e0 <bcmp@plt+0x22304>
   345d4:	cmp	r2, #1
   345d8:	bne	345e4 <bcmp@plt+0x22308>
   345dc:	b	35364 <bcmp@plt+0x23088>
   345e0:	b	35a04 <bcmp@plt+0x23728>
   345e4:	ldr	r1, [pc, #8]	; 345f4 <bcmp@plt+0x22318>
   345e8:	mov	r0, #3
   345ec:	add	r1, pc, r1
   345f0:	b	40d10 <bcmp@plt+0x2ea34>
   345f4:	andeq	r8, r2, r7, lsr #15
   345f8:	push	{r4, sl, fp, lr}
   345fc:	add	fp, sp, #8
   34600:	ldr	r2, [r0, #24]
   34604:	mov	r4, r0
   34608:	cmp	r2, #1
   3460c:	beq	3464c <bcmp@plt+0x22370>
   34610:	cmp	r2, #2
   34614:	bne	34624 <bcmp@plt+0x22348>
   34618:	mov	r0, r4
   3461c:	pop	{r4, sl, fp, lr}
   34620:	b	359c0 <bcmp@plt+0x236e4>
   34624:	ldr	r0, [pc, #40]	; 34654 <bcmp@plt+0x22378>
   34628:	mov	r4, #0
   3462c:	ldr	r0, [pc, r0]
   34630:	ldr	r0, [r0]
   34634:	cmp	r0, #3
   34638:	blt	3464c <bcmp@plt+0x22370>
   3463c:	ldr	r1, [pc, #20]	; 34658 <bcmp@plt+0x2237c>
   34640:	mov	r0, #7
   34644:	add	r1, pc, r1
   34648:	bl	40d10 <bcmp@plt+0x2ea34>
   3464c:	mov	r0, r4
   34650:	pop	{r4, sl, fp, pc}
   34654:	andeq	r1, r4, ip, asr sp
   34658:	andeq	r8, r2, lr, ror r7
   3465c:	push	{r4, sl, fp, lr}
   34660:	add	fp, sp, #8
   34664:	mov	r4, r0
   34668:	ldr	r0, [r0, #24]
   3466c:	cmp	r0, #2
   34670:	beq	346a8 <bcmp@plt+0x223cc>
   34674:	cmp	r0, #1
   34678:	bne	346b4 <bcmp@plt+0x223d8>
   3467c:	mov	r0, r4
   34680:	bl	351f8 <bcmp@plt+0x22f1c>
   34684:	cmp	r0, #0
   34688:	beq	346e4 <bcmp@plt+0x22408>
   3468c:	mov	r0, r4
   34690:	bl	351f8 <bcmp@plt+0x22f1c>
   34694:	cmp	r0, #2
   34698:	mvn	r4, #127	; 0x7f
   3469c:	movweq	r4, #32
   346a0:	uxtb	r0, r4
   346a4:	pop	{r4, sl, fp, pc}
   346a8:	mov	r0, r4
   346ac:	pop	{r4, sl, fp, lr}
   346b0:	b	359b8 <bcmp@plt+0x236dc>
   346b4:	ldr	r0, [pc, #72]	; 34704 <bcmp@plt+0x22428>
   346b8:	mov	r4, #0
   346bc:	ldr	r0, [pc, r0]
   346c0:	ldr	r0, [r0]
   346c4:	cmp	r0, #3
   346c8:	blt	346dc <bcmp@plt+0x22400>
   346cc:	ldr	r1, [pc, #52]	; 34708 <bcmp@plt+0x2242c>
   346d0:	mov	r0, #7
   346d4:	add	r1, pc, r1
   346d8:	bl	40d10 <bcmp@plt+0x2ea34>
   346dc:	uxtb	r0, r4
   346e0:	pop	{r4, sl, fp, pc}
   346e4:	ldr	r1, [pc, #20]	; 34700 <bcmp@plt+0x22424>
   346e8:	mov	r0, #3
   346ec:	add	r1, pc, r1
   346f0:	bl	40d10 <bcmp@plt+0x2ea34>
   346f4:	mov	r4, #0
   346f8:	uxtb	r0, r4
   346fc:	pop	{r4, sl, fp, pc}
   34700:	andeq	r8, r2, fp, lsl #14
   34704:	andeq	r1, r4, ip, asr #25
   34708:	andeq	r8, r2, r0, asr r7
   3470c:	ldr	r2, [r0, #24]
   34710:	cmp	r2, #2
   34714:	beq	34724 <bcmp@plt+0x22448>
   34718:	cmp	r2, #1
   3471c:	bne	34728 <bcmp@plt+0x2244c>
   34720:	b	35364 <bcmp@plt+0x23088>
   34724:	b	35a04 <bcmp@plt+0x23728>
   34728:	ldr	r0, [pc, #28]	; 3474c <bcmp@plt+0x22470>
   3472c:	ldr	r0, [pc, r0]
   34730:	ldr	r0, [r0]
   34734:	cmp	r0, #3
   34738:	bxlt	lr
   3473c:	ldr	r1, [pc, #12]	; 34750 <bcmp@plt+0x22474>
   34740:	mov	r0, #7
   34744:	add	r1, pc, r1
   34748:	b	40d10 <bcmp@plt+0x2ea34>
   3474c:	andeq	r1, r4, ip, asr ip
   34750:	andeq	r8, r2, r8, lsl r7
   34754:	push	{r4, r5, fp, lr}
   34758:	add	fp, sp, #8
   3475c:	mov	r4, r1
   34760:	mov	r5, r0
   34764:	ldr	r2, [r5, #24]
   34768:	cmp	r2, #3
   3476c:	bne	347ac <bcmp@plt+0x224d0>
   34770:	mov	r0, r5
   34774:	bl	3a334 <bcmp@plt+0x28058>
   34778:	cmp	r0, #0
   3477c:	bne	34760 <bcmp@plt+0x22484>
   34780:	ldr	r0, [r5, #24]
   34784:	cmp	r0, #1
   34788:	beq	34764 <bcmp@plt+0x22488>
   3478c:	cmp	r0, #3
   34790:	bne	347d4 <bcmp@plt+0x224f8>
   34794:	mov	r0, r5
   34798:	bl	3a29c <bcmp@plt+0x27fc0>
   3479c:	mov	r5, r0
   347a0:	cmp	r0, #0
   347a4:	bne	34764 <bcmp@plt+0x22488>
   347a8:	b	34800 <bcmp@plt+0x22524>
   347ac:	cmp	r2, #2
   347b0:	beq	347c4 <bcmp@plt+0x224e8>
   347b4:	cmp	r2, #1
   347b8:	bne	34828 <bcmp@plt+0x2254c>
   347bc:	mov	r0, #2
   347c0:	str	r0, [r5, #24]
   347c4:	mov	r0, r5
   347c8:	mov	r1, r4
   347cc:	pop	{r4, r5, fp, lr}
   347d0:	b	359fc <bcmp@plt+0x23720>
   347d4:	cmp	r0, #2
   347d8:	bne	34800 <bcmp@plt+0x22524>
   347dc:	ldr	r0, [pc, #112]	; 34854 <bcmp@plt+0x22578>
   347e0:	ldr	r0, [pc, r0]
   347e4:	ldr	r0, [r0]
   347e8:	cmp	r0, #3
   347ec:	blt	3480c <bcmp@plt+0x22530>
   347f0:	ldr	r1, [pc, #96]	; 34858 <bcmp@plt+0x2257c>
   347f4:	mov	r0, #7
   347f8:	add	r1, pc, r1
   347fc:	bl	40d10 <bcmp@plt+0x2ea34>
   34800:	ldr	r0, [pc, #84]	; 3485c <bcmp@plt+0x22580>
   34804:	ldr	r0, [pc, r0]
   34808:	ldr	r0, [r0]
   3480c:	cmp	r0, #2
   34810:	poplt	{r4, r5, fp, pc}
   34814:	ldr	r1, [pc, #68]	; 34860 <bcmp@plt+0x22584>
   34818:	mov	r0, #6
   3481c:	add	r1, pc, r1
   34820:	pop	{r4, r5, fp, lr}
   34824:	b	40d10 <bcmp@plt+0x2ea34>
   34828:	ldr	r0, [pc, #52]	; 34864 <bcmp@plt+0x22588>
   3482c:	ldr	r0, [pc, r0]
   34830:	ldr	r0, [r0]
   34834:	cmp	r0, #2
   34838:	bge	34840 <bcmp@plt+0x22564>
   3483c:	pop	{r4, r5, fp, pc}
   34840:	ldr	r1, [pc, #32]	; 34868 <bcmp@plt+0x2258c>
   34844:	mov	r0, #6
   34848:	add	r1, pc, r1
   3484c:	pop	{r4, r5, fp, lr}
   34850:	b	40d10 <bcmp@plt+0x2ea34>
   34854:	andeq	r1, r4, r8, lsr #23
   34858:	andeq	r8, r2, r5, ror r9
   3485c:	andeq	r1, r4, r4, lsl #23
   34860:	andeq	r8, r2, ip, ror #12
   34864:	andeq	r1, r4, ip, asr fp
   34868:	andeq	r8, r2, r8, ror r6
   3486c:	ldr	r2, [r1, #24]
   34870:	str	r2, [r0, #24]
   34874:	ldr	r3, [r1, #24]
   34878:	cmp	r3, #3
   3487c:	bhi	348cc <bcmp@plt+0x225f0>
   34880:	add	r2, pc, #4
   34884:	ldr	r3, [r2, r3, lsl #2]
   34888:	add	pc, r2, r3
   3488c:	andeq	r0, r0, r0, lsl r0
   34890:	andeq	r0, r0, r4, lsr r0
   34894:	andeq	r0, r0, r8, lsr r0
   34898:	andeq	r0, r0, ip, lsr r0
   3489c:	ldr	r0, [pc, #80]	; 348f4 <bcmp@plt+0x22618>
   348a0:	ldr	r0, [pc, r0]
   348a4:	ldr	r0, [r0]
   348a8:	cmp	r0, #3
   348ac:	bxlt	lr
   348b0:	ldr	r1, [pc, #64]	; 348f8 <bcmp@plt+0x2261c>
   348b4:	mov	r0, #7
   348b8:	add	r1, pc, r1
   348bc:	b	40d10 <bcmp@plt+0x2ea34>
   348c0:	b	3559c <bcmp@plt+0x232c0>
   348c4:	b	35a38 <bcmp@plt+0x2375c>
   348c8:	b	387fc <bcmp@plt+0x26520>
   348cc:	ldr	r0, [pc, #40]	; 348fc <bcmp@plt+0x22620>
   348d0:	ldr	r0, [pc, r0]
   348d4:	ldr	r0, [r0]
   348d8:	cmp	r0, #2
   348dc:	bge	348e4 <bcmp@plt+0x22608>
   348e0:	bx	lr
   348e4:	ldr	r1, [pc, #20]	; 34900 <bcmp@plt+0x22624>
   348e8:	mov	r0, #6
   348ec:	add	r1, pc, r1
   348f0:	b	40d10 <bcmp@plt+0x2ea34>
   348f4:	andeq	r1, r4, r8, ror #21
   348f8:	andeq	r8, r2, r5, lsr r6
   348fc:			; <UNDEFINED> instruction: 0x00041ab8
   34900:	andeq	r8, r2, ip, lsr #12
   34904:	push	{r4, r5, fp, lr}
   34908:	add	fp, sp, #8
   3490c:	mov	r5, r1
   34910:	ldr	r1, [r1, #24]
   34914:	cmp	r1, #1
   34918:	bne	34960 <bcmp@plt+0x22684>
   3491c:	ldr	r1, [r0, #24]
   34920:	cmp	r1, #1
   34924:	beq	3499c <bcmp@plt+0x226c0>
   34928:	mov	r4, #0
   3492c:	cmp	r1, #3
   34930:	beq	34990 <bcmp@plt+0x226b4>
   34934:	cmp	r1, #2
   34938:	bne	349a8 <bcmp@plt+0x226cc>
   3493c:	ldr	r0, [pc, #116]	; 349b8 <bcmp@plt+0x226dc>
   34940:	ldr	r0, [pc, r0]
   34944:	ldr	r0, [r0]
   34948:	cmp	r0, #3
   3494c:	blt	349a8 <bcmp@plt+0x226cc>
   34950:	ldr	r1, [pc, #100]	; 349bc <bcmp@plt+0x226e0>
   34954:	mov	r0, #7
   34958:	add	r1, pc, r1
   3495c:	b	34984 <bcmp@plt+0x226a8>
   34960:	ldr	r0, [pc, #72]	; 349b0 <bcmp@plt+0x226d4>
   34964:	mov	r4, #0
   34968:	ldr	r0, [pc, r0]
   3496c:	ldr	r0, [r0]
   34970:	cmp	r0, #2
   34974:	blt	349a8 <bcmp@plt+0x226cc>
   34978:	ldr	r1, [pc, #52]	; 349b4 <bcmp@plt+0x226d8>
   3497c:	mov	r0, #6
   34980:	add	r1, pc, r1
   34984:	bl	40d10 <bcmp@plt+0x2ea34>
   34988:	mov	r0, r4
   3498c:	pop	{r4, r5, fp, pc}
   34990:	bl	3a29c <bcmp@plt+0x27fc0>
   34994:	cmp	r0, #0
   34998:	beq	349a8 <bcmp@plt+0x226cc>
   3499c:	mov	r1, r5
   349a0:	bl	3559c <bcmp@plt+0x232c0>
   349a4:	mov	r4, #1
   349a8:	mov	r0, r4
   349ac:	pop	{r4, r5, fp, pc}
   349b0:	andeq	r1, r4, r0, lsr #20
   349b4:	andeq	r8, r2, r4, asr #11
   349b8:	andeq	r1, r4, r8, asr #20
   349bc:	andeq	r8, r2, r5, lsl r8
   349c0:	push	{r4, r5, r6, sl, fp, lr}
   349c4:	add	fp, sp, #16
   349c8:	mov	r5, r0
   349cc:	ldr	r0, [r1, #24]
   349d0:	cmp	r0, #2
   349d4:	bne	34a20 <bcmp@plt+0x22744>
   349d8:	ldr	r0, [r5, #24]
   349dc:	mov	r4, r1
   349e0:	cmp	r0, #3
   349e4:	beq	34a50 <bcmp@plt+0x22774>
   349e8:	cmp	r0, #2
   349ec:	beq	34aa4 <bcmp@plt+0x227c8>
   349f0:	cmp	r0, #1
   349f4:	bne	34a64 <bcmp@plt+0x22788>
   349f8:	ldr	r0, [pc, #232]	; 34ae8 <bcmp@plt+0x2280c>
   349fc:	ldr	r0, [pc, r0]
   34a00:	ldr	r0, [r0]
   34a04:	cmp	r0, #3
   34a08:	blt	34aac <bcmp@plt+0x227d0>
   34a0c:	ldr	r1, [pc, #216]	; 34aec <bcmp@plt+0x22810>
   34a10:	mov	r0, #7
   34a14:	add	r1, pc, r1
   34a18:	bl	40d10 <bcmp@plt+0x2ea34>
   34a1c:	b	34a60 <bcmp@plt+0x22784>
   34a20:	ldr	r0, [pc, #184]	; 34ae0 <bcmp@plt+0x22804>
   34a24:	mov	r6, #0
   34a28:	ldr	r0, [pc, r0]
   34a2c:	ldr	r0, [r0]
   34a30:	cmp	r0, #2
   34a34:	blt	34ad8 <bcmp@plt+0x227fc>
   34a38:	ldr	r1, [pc, #164]	; 34ae4 <bcmp@plt+0x22808>
   34a3c:	mov	r0, #6
   34a40:	add	r1, pc, r1
   34a44:	bl	40d10 <bcmp@plt+0x2ea34>
   34a48:	mov	r0, r6
   34a4c:	pop	{r4, r5, r6, sl, fp, pc}
   34a50:	mov	r0, r5
   34a54:	bl	3a334 <bcmp@plt+0x28058>
   34a58:	cmp	r0, #0
   34a5c:	bne	34acc <bcmp@plt+0x227f0>
   34a60:	ldr	r0, [r5, #24]
   34a64:	cmp	r0, #1
   34a68:	beq	34aac <bcmp@plt+0x227d0>
   34a6c:	mov	r6, #0
   34a70:	cmp	r0, #3
   34a74:	beq	34ab4 <bcmp@plt+0x227d8>
   34a78:	cmp	r0, #2
   34a7c:	bne	34ad8 <bcmp@plt+0x227fc>
   34a80:	ldr	r0, [pc, #104]	; 34af0 <bcmp@plt+0x22814>
   34a84:	ldr	r0, [pc, r0]
   34a88:	ldr	r0, [r0]
   34a8c:	cmp	r0, #3
   34a90:	blt	34ad8 <bcmp@plt+0x227fc>
   34a94:	ldr	r1, [pc, #88]	; 34af4 <bcmp@plt+0x22818>
   34a98:	mov	r0, #7
   34a9c:	add	r1, pc, r1
   34aa0:	b	34a44 <bcmp@plt+0x22768>
   34aa4:	mov	r0, r5
   34aa8:	b	34acc <bcmp@plt+0x227f0>
   34aac:	mov	r0, r5
   34ab0:	b	34ac4 <bcmp@plt+0x227e8>
   34ab4:	mov	r0, r5
   34ab8:	bl	3a29c <bcmp@plt+0x27fc0>
   34abc:	cmp	r0, #0
   34ac0:	beq	34ad8 <bcmp@plt+0x227fc>
   34ac4:	mov	r1, #2
   34ac8:	str	r1, [r0, #24]
   34acc:	mov	r1, r4
   34ad0:	bl	35a38 <bcmp@plt+0x2375c>
   34ad4:	mov	r6, #1
   34ad8:	mov	r0, r6
   34adc:	pop	{r4, r5, r6, sl, fp, pc}
   34ae0:	andeq	r1, r4, r0, ror #18
   34ae4:	andeq	r8, r2, r9, lsr r5
   34ae8:	andeq	r1, r4, ip, lsl #19
   34aec:	andeq	r8, r2, fp, lsl #15
   34af0:	andeq	r1, r4, r4, lsl #18
   34af4:	ldrdeq	r8, [r2], -r1
   34af8:	cmp	r0, #0
   34afc:	moveq	r0, #0
   34b00:	bxeq	lr
   34b04:	push	{r4, r5, fp, lr}
   34b08:	add	fp, sp, #8
   34b0c:	mov	r4, r0
   34b10:	mov	r0, #28
   34b14:	bl	44994 <bcmp@plt+0x326b8>
   34b18:	mov	r1, r4
   34b1c:	mov	r5, r0
   34b20:	bl	3486c <bcmp@plt+0x22590>
   34b24:	mov	r0, r5
   34b28:	pop	{r4, r5, fp, pc}
   34b2c:	push	{r4, r5, fp, lr}
   34b30:	add	fp, sp, #8
   34b34:	ldr	r2, [r1, #24]
   34b38:	mov	r5, r1
   34b3c:	cmp	r2, #3
   34b40:	beq	34b70 <bcmp@plt+0x22894>
   34b44:	mov	r4, r0
   34b48:	cmp	r2, #2
   34b4c:	beq	34ba0 <bcmp@plt+0x228c4>
   34b50:	cmp	r2, #1
   34b54:	bne	34bc4 <bcmp@plt+0x228e8>
   34b58:	mov	r0, r4
   34b5c:	mov	r1, r5
   34b60:	bl	355c0 <bcmp@plt+0x232e4>
   34b64:	mov	r0, r5
   34b68:	bl	35218 <bcmp@plt+0x22f3c>
   34b6c:	pop	{r4, r5, fp, pc}
   34b70:	ldr	r0, [pc, #124]	; 34bf4 <bcmp@plt+0x22918>
   34b74:	mov	r4, #0
   34b78:	ldr	r0, [pc, r0]
   34b7c:	ldr	r0, [r0]
   34b80:	cmp	r0, #3
   34b84:	blt	34bec <bcmp@plt+0x22910>
   34b88:	mov	r0, r5
   34b8c:	bl	38400 <bcmp@plt+0x26124>
   34b90:	ldr	r1, [pc, #96]	; 34bf8 <bcmp@plt+0x2291c>
   34b94:	mov	r2, r0
   34b98:	add	r1, pc, r1
   34b9c:	b	34be4 <bcmp@plt+0x22908>
   34ba0:	mov	r0, r5
   34ba4:	bl	359c0 <bcmp@plt+0x236e4>
   34ba8:	mov	r1, r0
   34bac:	mov	r0, r4
   34bb0:	bl	355c0 <bcmp@plt+0x232e4>
   34bb4:	mov	r0, r5
   34bb8:	bl	359c0 <bcmp@plt+0x236e4>
   34bbc:	bl	35218 <bcmp@plt+0x22f3c>
   34bc0:	pop	{r4, r5, fp, pc}
   34bc4:	ldr	r0, [pc, #48]	; 34bfc <bcmp@plt+0x22920>
   34bc8:	mov	r4, #0
   34bcc:	ldr	r0, [pc, r0]
   34bd0:	ldr	r0, [r0]
   34bd4:	cmp	r0, #3
   34bd8:	blt	34bec <bcmp@plt+0x22910>
   34bdc:	ldr	r1, [pc, #28]	; 34c00 <bcmp@plt+0x22924>
   34be0:	add	r1, pc, r1
   34be4:	mov	r0, #7
   34be8:	bl	40d10 <bcmp@plt+0x2ea34>
   34bec:	mov	r0, r4
   34bf0:	pop	{r4, r5, fp, pc}
   34bf4:	andeq	r1, r4, r0, lsl r8
   34bf8:	andeq	r8, r2, pc, lsl r4
   34bfc:			; <UNDEFINED> instruction: 0x000417bc
   34c00:	andeq	r8, r2, r4, lsl r4
   34c04:	push	{r4, sl, fp, lr}
   34c08:	add	fp, sp, #8
   34c0c:	ldr	r2, [r1, #24]
   34c10:	cmp	r2, #3
   34c14:	bhi	34c74 <bcmp@plt+0x22998>
   34c18:	mov	r4, r0
   34c1c:	add	r0, pc, #4
   34c20:	ldr	r2, [r0, r2, lsl #2]
   34c24:	add	pc, r0, r2
   34c28:	andeq	r0, r0, r0, lsl r0
   34c2c:	andeq	r0, r0, r0, lsr r0
   34c30:	andeq	r0, r0, r4, lsr #32
   34c34:	andeq	r0, r0, r0, asr #32
   34c38:	mov	r0, #0
   34c3c:	strh	r0, [r4]
   34c40:	mov	r4, #2
   34c44:	mov	r0, r4
   34c48:	pop	{r4, sl, fp, pc}
   34c4c:	mov	r0, r1
   34c50:	bl	359c0 <bcmp@plt+0x236e4>
   34c54:	mov	r1, r0
   34c58:	mov	r0, r4
   34c5c:	mov	r2, #0
   34c60:	pop	{r4, sl, fp, lr}
   34c64:	b	3562c <bcmp@plt+0x23350>
   34c68:	mov	r0, r4
   34c6c:	pop	{r4, sl, fp, lr}
   34c70:	b	38900 <bcmp@plt+0x26624>
   34c74:	ldr	r0, [pc, #40]	; 34ca4 <bcmp@plt+0x229c8>
   34c78:	mov	r4, #0
   34c7c:	ldr	r0, [pc, r0]
   34c80:	ldr	r0, [r0]
   34c84:	cmp	r0, #3
   34c88:	blt	34c9c <bcmp@plt+0x229c0>
   34c8c:	ldr	r1, [pc, #20]	; 34ca8 <bcmp@plt+0x229cc>
   34c90:	mov	r0, #7
   34c94:	add	r1, pc, r1
   34c98:	bl	40d10 <bcmp@plt+0x2ea34>
   34c9c:	mov	r0, r4
   34ca0:	pop	{r4, sl, fp, pc}
   34ca4:	andeq	r1, r4, ip, lsl #14
   34ca8:	andeq	r8, r2, pc, lsl #7
   34cac:	push	{r4, sl, fp, lr}
   34cb0:	add	fp, sp, #8
   34cb4:	cmp	r1, #0
   34cb8:	beq	34d04 <bcmp@plt+0x22a28>
   34cbc:	mov	r4, r1
   34cc0:	ldrh	r1, [r0]
   34cc4:	mvn	r2, #0
   34cc8:	rev	r1, r1
   34ccc:	add	r3, r2, r1, lsr #16
   34cd0:	lsr	r2, r1, #16
   34cd4:	cmp	r3, #2
   34cd8:	bcc	34d34 <bcmp@plt+0x22a58>
   34cdc:	cmp	r2, #0
   34ce0:	beq	34d4c <bcmp@plt+0x22a70>
   34ce4:	movw	r1, #16387	; 0x4003
   34ce8:	cmp	r2, r1
   34cec:	bne	34d60 <bcmp@plt+0x22a84>
   34cf0:	mov	r1, r4
   34cf4:	bl	38288 <bcmp@plt+0x25fac>
   34cf8:	mov	r1, #3
   34cfc:	str	r1, [r4, #24]
   34d00:	pop	{r4, sl, fp, pc}
   34d04:	ldr	r0, [pc, #132]	; 34d90 <bcmp@plt+0x22ab4>
   34d08:	mov	r4, #0
   34d0c:	ldr	r0, [pc, r0]
   34d10:	ldr	r0, [r0]
   34d14:	cmp	r0, #3
   34d18:	blt	34d88 <bcmp@plt+0x22aac>
   34d1c:	ldr	r1, [pc, #112]	; 34d94 <bcmp@plt+0x22ab8>
   34d20:	mov	r0, #7
   34d24:	add	r1, pc, r1
   34d28:	bl	40d10 <bcmp@plt+0x2ea34>
   34d2c:	mov	r0, r4
   34d30:	pop	{r4, sl, fp, pc}
   34d34:	mov	r1, r2
   34d38:	mov	r2, r4
   34d3c:	bl	357f0 <bcmp@plt+0x23514>
   34d40:	mov	r1, #1
   34d44:	str	r1, [r4, #24]
   34d48:	pop	{r4, sl, fp, pc}
   34d4c:	mov	r0, #0
   34d50:	str	r0, [r4, #24]
   34d54:	mov	r4, #2
   34d58:	mov	r0, r4
   34d5c:	pop	{r4, sl, fp, pc}
   34d60:	ldr	r0, [pc, #48]	; 34d98 <bcmp@plt+0x22abc>
   34d64:	mov	r4, #0
   34d68:	ldr	r0, [pc, r0]
   34d6c:	ldr	r0, [r0]
   34d70:	cmp	r0, #2
   34d74:	blt	34d88 <bcmp@plt+0x22aac>
   34d78:	ldr	r1, [pc, #28]	; 34d9c <bcmp@plt+0x22ac0>
   34d7c:	mov	r0, #6
   34d80:	add	r1, pc, r1
   34d84:	bl	40d10 <bcmp@plt+0x2ea34>
   34d88:	mov	r0, r4
   34d8c:	pop	{r4, sl, fp, pc}
   34d90:	andeq	r1, r4, ip, ror r6
   34d94:	andeq	r8, r2, r6, lsr #6
   34d98:	andeq	r1, r4, r0, lsr #12
   34d9c:	strdeq	r8, [r2], -ip
   34da0:	push	{r4, r5, r6, sl, fp, lr}
   34da4:	add	fp, sp, #16
   34da8:	cmp	r0, #0
   34dac:	movne	r4, r1
   34db0:	cmpne	r1, #0
   34db4:	bne	34de8 <bcmp@plt+0x22b0c>
   34db8:	ldr	r0, [pc, #308]	; 34ef4 <bcmp@plt+0x22c18>
   34dbc:	mvn	r5, #0
   34dc0:	ldr	r0, [pc, r0]
   34dc4:	ldr	r0, [r0]
   34dc8:	cmp	r0, #3
   34dcc:	blt	34e4c <bcmp@plt+0x22b70>
   34dd0:	ldr	r1, [pc, #288]	; 34ef8 <bcmp@plt+0x22c1c>
   34dd4:	mov	r0, #7
   34dd8:	add	r1, pc, r1
   34ddc:	bl	40d10 <bcmp@plt+0x2ea34>
   34de0:	mov	r0, r5
   34de4:	pop	{r4, r5, r6, sl, fp, pc}
   34de8:	ldr	r3, [r4, #24]
   34dec:	ldr	r2, [r0, #24]
   34df0:	mov	r6, r0
   34df4:	cmp	r2, r3
   34df8:	bne	34e34 <bcmp@plt+0x22b58>
   34dfc:	cmp	r2, #3
   34e00:	bhi	34e6c <bcmp@plt+0x22b90>
   34e04:	add	r0, pc, #4
   34e08:	ldr	r1, [r0, r2, lsl #2]
   34e0c:	add	pc, r0, r1
   34e10:	andeq	r0, r0, r0, lsl r0
   34e14:	andeq	r0, r0, r8, rrx
   34e18:	andeq	r0, r0, r8, ror r0
   34e1c:	ldrdeq	r0, [r0], -r4
   34e20:	subs	r0, r6, r4
   34e24:	movwne	r0, #1
   34e28:	lsl	r5, r0, #1
   34e2c:	mov	r0, r5
   34e30:	pop	{r4, r5, r6, sl, fp, pc}
   34e34:	ldr	r0, [pc, #192]	; 34efc <bcmp@plt+0x22c20>
   34e38:	mvn	r5, #0
   34e3c:	ldr	r0, [pc, r0]
   34e40:	ldr	r0, [r0]
   34e44:	cmp	r0, #3
   34e48:	bge	34e54 <bcmp@plt+0x22b78>
   34e4c:	mov	r0, r5
   34e50:	pop	{r4, r5, r6, sl, fp, pc}
   34e54:	ldr	r1, [pc, #164]	; 34f00 <bcmp@plt+0x22c24>
   34e58:	mov	r0, #7
   34e5c:	add	r1, pc, r1
   34e60:	bl	40d10 <bcmp@plt+0x2ea34>
   34e64:	mov	r0, r5
   34e68:	pop	{r4, r5, r6, sl, fp, pc}
   34e6c:	mvn	r5, #0
   34e70:	mov	r0, r5
   34e74:	pop	{r4, r5, r6, sl, fp, pc}
   34e78:	mov	r0, r6
   34e7c:	mov	r1, r4
   34e80:	pop	{r4, r5, r6, sl, fp, lr}
   34e84:	b	35734 <bcmp@plt+0x23458>
   34e88:	mov	r0, r6
   34e8c:	bl	359c0 <bcmp@plt+0x236e4>
   34e90:	mov	r5, r0
   34e94:	mov	r0, r4
   34e98:	bl	359c0 <bcmp@plt+0x236e4>
   34e9c:	mov	r1, r0
   34ea0:	mov	r0, r5
   34ea4:	bl	35734 <bcmp@plt+0x23458>
   34ea8:	mov	r5, r0
   34eac:	cmp	r0, #0
   34eb0:	bne	34e4c <bcmp@plt+0x22b70>
   34eb4:	mov	r0, r6
   34eb8:	bl	359b8 <bcmp@plt+0x236dc>
   34ebc:	mov	r6, r0
   34ec0:	mov	r0, r4
   34ec4:	bl	359b8 <bcmp@plt+0x236dc>
   34ec8:	mov	r5, #1
   34ecc:	cmp	r6, r0
   34ed0:	bcc	34e4c <bcmp@plt+0x22b70>
   34ed4:	mov	r0, #0
   34ed8:	movwhi	r0, #1
   34edc:	lsl	r0, r0, #1
   34ee0:	pop	{r4, r5, r6, sl, fp, pc}
   34ee4:	mov	r0, r6
   34ee8:	mov	r1, r4
   34eec:	pop	{r4, r5, r6, sl, fp, lr}
   34ef0:	b	38980 <bcmp@plt+0x266a4>
   34ef4:	andeq	r1, r4, r8, asr #11
   34ef8:	ldrdeq	r8, [r2], -r9
   34efc:	andeq	r1, r4, ip, asr #10
   34f00:	andeq	r8, r2, sl, lsl #5
   34f04:	push	{r4, r5, fp, lr}
   34f08:	add	fp, sp, #8
   34f0c:	cmp	r0, #0
   34f10:	movne	r4, r1
   34f14:	cmpne	r1, #0
   34f18:	bne	34f28 <bcmp@plt+0x22c4c>
   34f1c:	mvn	r1, #1
   34f20:	mov	r0, r1
   34f24:	pop	{r4, r5, fp, pc}
   34f28:	ldr	r3, [r4, #24]
   34f2c:	ldr	r2, [r0, #24]
   34f30:	mov	r1, #1
   34f34:	cmp	r2, r3
   34f38:	bgt	34f98 <bcmp@plt+0x22cbc>
   34f3c:	mov	r1, #2
   34f40:	blt	34f98 <bcmp@plt+0x22cbc>
   34f44:	sub	r1, r2, #1
   34f48:	cmp	r1, #2
   34f4c:	bcc	34f6c <bcmp@plt+0x22c90>
   34f50:	cmp	r2, #0
   34f54:	beq	34fa0 <bcmp@plt+0x22cc4>
   34f58:	cmp	r2, #3
   34f5c:	bne	34fa8 <bcmp@plt+0x22ccc>
   34f60:	ldr	r1, [r4]
   34f64:	ldr	r5, [r0]
   34f68:	b	34f80 <bcmp@plt+0x22ca4>
   34f6c:	bl	34418 <bcmp@plt+0x2213c>
   34f70:	mov	r5, r0
   34f74:	mov	r0, r4
   34f78:	bl	34418 <bcmp@plt+0x2213c>
   34f7c:	mov	r1, r0
   34f80:	cmp	r5, r1
   34f84:	mov	r1, #1
   34f88:	bgt	34f98 <bcmp@plt+0x22cbc>
   34f8c:	mov	r0, #0
   34f90:	movwlt	r0, #1
   34f94:	lsl	r1, r0, #1
   34f98:	mov	r0, r1
   34f9c:	pop	{r4, r5, fp, pc}
   34fa0:	mov	r0, r2
   34fa4:	pop	{r4, r5, fp, pc}
   34fa8:	ldr	r0, [pc, #32]	; 34fd0 <bcmp@plt+0x22cf4>
   34fac:	ldr	r0, [pc, r0]
   34fb0:	ldr	r0, [r0]
   34fb4:	cmp	r0, #1
   34fb8:	blt	34f1c <bcmp@plt+0x22c40>
   34fbc:	ldr	r1, [pc, #16]	; 34fd4 <bcmp@plt+0x22cf8>
   34fc0:	mov	r0, #5
   34fc4:	add	r1, pc, r1
   34fc8:	bl	40d10 <bcmp@plt+0x2ea34>
   34fcc:	b	34f1c <bcmp@plt+0x22c40>
   34fd0:	ldrdeq	r1, [r4], -ip
   34fd4:	andeq	r8, r2, r8, asr r1
   34fd8:	str	r1, [r0, #4]
   34fdc:	bx	lr
   34fe0:	ldr	r0, [r0, #4]
   34fe4:	bx	lr
   34fe8:	str	r1, [r0]
   34fec:	bx	lr
   34ff0:	uxtb	r2, r2
   34ff4:	mov	r3, #1
   34ff8:	str	r3, [r0, #24]
   34ffc:	b	353d4 <bcmp@plt+0x230f8>
   35000:	push	{fp, lr}
   35004:	mov	fp, sp
   35008:	mov	r2, #1
   3500c:	str	r2, [r0, #24]
   35010:	bl	3559c <bcmp@plt+0x232c0>
   35014:	mov	r0, #1
   35018:	pop	{fp, pc}
   3501c:	push	{fp, lr}
   35020:	mov	fp, sp
   35024:	mov	r3, #2
   35028:	str	r3, [r0, #24]
   3502c:	bl	359cc <bcmp@plt+0x236f0>
   35030:	mov	r0, #1
   35034:	pop	{fp, pc}
   35038:	push	{fp, lr}
   3503c:	mov	fp, sp
   35040:	mov	r2, #3
   35044:	str	r2, [r0, #24]
   35048:	bl	387fc <bcmp@plt+0x26520>
   3504c:	mov	r0, #1
   35050:	pop	{fp, pc}
   35054:	sub	r1, r0, #1
   35058:	mov	r2, r0
   3505c:	mov	r0, #1
   35060:	cmp	r1, #2
   35064:	bxcc	lr
   35068:	movw	r0, #16387	; 0x4003
   3506c:	cmp	r2, r0
   35070:	moveq	r0, #3
   35074:	bxeq	lr
   35078:	push	{fp, lr}
   3507c:	mov	fp, sp
   35080:	ldr	r1, [pc, #20]	; 3509c <bcmp@plt+0x22dc0>
   35084:	mov	r0, #3
   35088:	add	r1, pc, r1
   3508c:	bl	40d10 <bcmp@plt+0x2ea34>
   35090:	mov	r0, #0
   35094:	pop	{fp, lr}
   35098:	bx	lr
   3509c:	strheq	r8, [r2], -r1
   350a0:	push	{fp, lr}
   350a4:	mov	fp, sp
   350a8:	mov	r1, r0
   350ac:	mov	r0, #0
   350b0:	cmp	r1, #0
   350b4:	popeq	{fp, pc}
   350b8:	ldr	r0, [r1, #24]
   350bc:	cmp	r0, #3
   350c0:	bne	350e0 <bcmp@plt+0x22e04>
   350c4:	mov	r0, r1
   350c8:	bl	385b4 <bcmp@plt+0x262d8>
   350cc:	mov	r1, r0
   350d0:	mov	r0, #1
   350d4:	cmp	r1, #0
   350d8:	moveq	r0, #0
   350dc:	pop	{fp, pc}
   350e0:	mov	r0, #0
   350e4:	pop	{fp, pc}
   350e8:	ldr	r1, [r0, #24]
   350ec:	cmp	r1, #3
   350f0:	bxne	lr
   350f4:	b	381e4 <bcmp@plt+0x25f08>
   350f8:	push	{r4, sl, fp, lr}
   350fc:	add	fp, sp, #8
   35100:	mov	r4, r1
   35104:	bl	35ba4 <bcmp@plt+0x238c8>
   35108:	sub	r0, r0, #1
   3510c:	clz	r0, r0
   35110:	lsr	r0, r0, #5
   35114:	str	r0, [r4, #24]
   35118:	pop	{r4, sl, fp, pc}
   3511c:	push	{r4, sl, fp, lr}
   35120:	add	fp, sp, #8
   35124:	mov	r4, r1
   35128:	bl	35c14 <bcmp@plt+0x23938>
   3512c:	sub	r0, r0, #1
   35130:	clz	r0, r0
   35134:	lsr	r0, r0, #5
   35138:	lsl	r1, r0, #1
   3513c:	str	r1, [r4, #24]
   35140:	pop	{r4, sl, fp, pc}
   35144:	mov	r1, r0
   35148:	ldr	r0, [r0, #24]
   3514c:	cmp	r0, #3
   35150:	bhi	35178 <bcmp@plt+0x22e9c>
   35154:	add	r2, pc, #4
   35158:	ldr	r3, [r2, r0, lsl #2]
   3515c:	add	pc, r2, r3
   35160:	andeq	r0, r0, ip, lsl r0
   35164:	andeq	r0, r0, r0, lsl r0
   35168:	andeq	r0, r0, r0, lsl r0
   3516c:	andeq	r0, r0, r0, lsl r0
   35170:	ldr	r0, [r1]
   35174:	bx	lr
   35178:	mvn	r0, #0
   3517c:	bx	lr
   35180:	add	r0, r0, #4
   35184:	b	46cc8 <bcmp@plt+0x349ec>
   35188:	push	{r4, sl, fp, lr}
   3518c:	add	fp, sp, #8
   35190:	mov	r4, r0
   35194:	mov	r0, #0
   35198:	cmp	r1, #0
   3519c:	strb	r0, [r4, #7]
   351a0:	strb	r0, [r4, #3]
   351a4:	strh	r0, [r4, #1]
   351a8:	ldrb	r2, [r4]
   351ac:	and	r3, r2, #143	; 0x8f
   351b0:	strb	r3, [r4]
   351b4:	beq	351d0 <bcmp@plt+0x22ef4>
   351b8:	orr	r2, r3, #8
   351bc:	mov	r0, r4
   351c0:	strb	r2, [r0], #4
   351c4:	bl	46ca8 <bcmp@plt+0x349cc>
   351c8:	ldrb	r0, [r4]
   351cc:	b	351e0 <bcmp@plt+0x22f04>
   351d0:	strb	r0, [r4, #6]
   351d4:	strh	r0, [r4, #4]
   351d8:	and	r0, r2, #135	; 0x87
   351dc:	strb	r0, [r4]
   351e0:	and	r0, r0, #120	; 0x78
   351e4:	strb	r0, [r4]
   351e8:	pop	{r4, sl, fp, pc}
   351ec:	mov	r0, #20
   351f0:	b	44994 <bcmp@plt+0x326b8>
   351f4:	b	11f10 <free@plt>
   351f8:	ldr	r0, [r0]
   351fc:	bx	lr
   35200:	add	r0, r0, #4
   35204:	bx	lr
   35208:	add	r0, r0, #4
   3520c:	bx	lr
   35210:	add	r0, r0, #4
   35214:	bx	lr
   35218:	push	{fp, lr}
   3521c:	mov	fp, sp
   35220:	ldrh	r2, [r0]
   35224:	cmp	r2, #2
   35228:	beq	35250 <bcmp@plt+0x22f74>
   3522c:	cmp	r2, #10
   35230:	moveq	r0, #16
   35234:	popeq	{fp, pc}
   35238:	ldr	r1, [pc, #24]	; 35258 <bcmp@plt+0x22f7c>
   3523c:	mov	r0, #3
   35240:	add	r1, pc, r1
   35244:	bl	40d10 <bcmp@plt+0x2ea34>
   35248:	mov	r0, #0
   3524c:	pop	{fp, pc}
   35250:	mov	r0, #4
   35254:	pop	{fp, pc}
   35258:	andeq	r8, r2, pc, lsl r1
   3525c:	cmp	r0, #2
   35260:	moveq	r0, #4
   35264:	bxeq	lr
   35268:	cmp	r0, #10
   3526c:	mov	r2, r0
   35270:	moveq	r0, #16
   35274:	bxeq	lr
   35278:	push	{fp, lr}
   3527c:	mov	fp, sp
   35280:	ldr	r1, [pc, #16]	; 35298 <bcmp@plt+0x22fbc>
   35284:	mov	r0, #3
   35288:	add	r1, pc, r1
   3528c:	bl	40d10 <bcmp@plt+0x2ea34>
   35290:	mov	r0, #0
   35294:	pop	{fp, pc}
   35298:	ldrdeq	r8, [r2], -r7
   3529c:	push	{fp, lr}
   352a0:	mov	fp, sp
   352a4:	ldrh	r2, [r0]
   352a8:	cmp	r2, #2
   352ac:	beq	352d4 <bcmp@plt+0x22ff8>
   352b0:	cmp	r2, #10
   352b4:	moveq	r0, #18
   352b8:	popeq	{fp, pc}
   352bc:	ldr	r1, [pc, #24]	; 352dc <bcmp@plt+0x23000>
   352c0:	mov	r0, #3
   352c4:	add	r1, pc, r1
   352c8:	bl	40d10 <bcmp@plt+0x2ea34>
   352cc:	mov	r0, #2
   352d0:	pop	{fp, pc}
   352d4:	mov	r0, #6
   352d8:	pop	{fp, pc}
   352dc:	muleq	r2, fp, r0
   352e0:	push	{fp, lr}
   352e4:	mov	fp, sp
   352e8:	ldrh	r2, [r0]
   352ec:	cmp	r2, #2
   352f0:	beq	35318 <bcmp@plt+0x2303c>
   352f4:	cmp	r2, #10
   352f8:	moveq	r0, #2
   352fc:	popeq	{fp, pc}
   35300:	ldr	r1, [pc, #24]	; 35320 <bcmp@plt+0x23044>
   35304:	mov	r0, #3
   35308:	add	r1, pc, r1
   3530c:	bl	40d10 <bcmp@plt+0x2ea34>
   35310:	mov	r0, #0
   35314:	pop	{fp, pc}
   35318:	mov	r0, #1
   3531c:	pop	{fp, pc}
   35320:	andeq	r8, r2, r5
   35324:	cmp	r0, #2
   35328:	moveq	r0, #1
   3532c:	bxeq	lr
   35330:	cmp	r0, #10
   35334:	mov	r2, r0
   35338:	moveq	r0, #2
   3533c:	bxeq	lr
   35340:	push	{fp, lr}
   35344:	mov	fp, sp
   35348:	ldr	r1, [pc, #16]	; 35360 <bcmp@plt+0x23084>
   3534c:	mov	r0, #3
   35350:	add	r1, pc, r1
   35354:	bl	40d10 <bcmp@plt+0x2ea34>
   35358:	mov	r0, #0
   3535c:	pop	{fp, pc}
   35360:			; <UNDEFINED> instruction: 0x00027fbd
   35364:	push	{fp, lr}
   35368:	mov	fp, sp
   3536c:	mov	r2, r1
   35370:	cmp	r1, #10
   35374:	bhi	35390 <bcmp@plt+0x230b4>
   35378:	mov	r1, r0
   3537c:	mov	r0, #1
   35380:	movw	r3, #1029	; 0x405
   35384:	tst	r3, r0, lsl r2
   35388:	strne	r2, [r1]
   3538c:	popne	{fp, pc}
   35390:	ldr	r1, [pc, #16]	; 353a8 <bcmp@plt+0x230cc>
   35394:	mov	r0, #3
   35398:	add	r1, pc, r1
   3539c:	bl	40d10 <bcmp@plt+0x2ea34>
   353a0:	mov	r0, #0
   353a4:	pop	{fp, pc}
   353a8:	andeq	r7, r2, lr, ror #28
   353ac:	mov	r2, #2
   353b0:	str	r2, [r0]
   353b4:	ldr	r1, [r1]
   353b8:	str	r1, [r0, #4]
   353bc:	bx	lr
   353c0:	mov	r2, #10
   353c4:	str	r2, [r0], #4
   353c8:	vld1.8	{d16-d17}, [r1]
   353cc:	vst1.8	{d16-d17}, [r0]
   353d0:	bx	lr
   353d4:	cmp	r2, #10
   353d8:	beq	353f8 <bcmp@plt+0x2311c>
   353dc:	cmp	r2, #2
   353e0:	bne	3540c <bcmp@plt+0x23130>
   353e4:	mov	r2, #2
   353e8:	str	r2, [r0]
   353ec:	ldr	r1, [r1]
   353f0:	str	r1, [r0, #4]
   353f4:	bx	lr
   353f8:	mov	r2, #10
   353fc:	str	r2, [r0], #4
   35400:	vld1.8	{d16-d17}, [r1]
   35404:	vst1.8	{d16-d17}, [r0]
   35408:	bx	lr
   3540c:	ldr	r1, [pc, #8]	; 3541c <bcmp@plt+0x23140>
   35410:	mov	r0, #3
   35414:	add	r1, pc, r1
   35418:	b	40d10 <bcmp@plt+0x2ea34>
   3541c:	andeq	r7, r2, r7, lsl lr
   35420:	push	{r4, r5, r6, sl, fp, lr}
   35424:	add	fp, sp, #16
   35428:	mov	r1, r0
   3542c:	ldr	r0, [pc, #148]	; 354c8 <bcmp@plt+0x231ec>
   35430:	movw	r2, #52429	; 0xcccd
   35434:	mov	r5, #47	; 0x2f
   35438:	movt	r2, #52428	; 0xcccc
   3543c:	ldr	r0, [pc, r0]
   35440:	add	r0, r0, #1
   35444:	umull	r2, r3, r0, r2
   35448:	lsr	r2, r3, #3
   3544c:	ldr	r3, [r1], #4
   35450:	add	r2, r2, r2, lsl #2
   35454:	sub	r0, r0, r2, lsl #1
   35458:	ldr	r2, [pc, #108]	; 354cc <bcmp@plt+0x231f0>
   3545c:	cmp	r3, #10
   35460:	mul	r4, r0, r5
   35464:	add	r2, pc, r2
   35468:	str	r0, [r2]
   3546c:	mov	r0, #0
   35470:	ldr	r6, [pc, #88]	; 354d0 <bcmp@plt+0x231f4>
   35474:	add	r6, pc, r6
   35478:	mov	r2, r6
   3547c:	strb	r0, [r2, r4]!
   35480:	beq	354ac <bcmp@plt+0x231d0>
   35484:	cmp	r3, #2
   35488:	bne	354c4 <bcmp@plt+0x231e8>
   3548c:	mov	r0, #2
   35490:	mov	r3, #16
   35494:	bl	11d3c <inet_ntop@plt>
   35498:	ldr	r0, [pc, #52]	; 354d4 <bcmp@plt+0x231f8>
   3549c:	mov	r1, #47	; 0x2f
   354a0:	ldr	r0, [pc, r0]
   354a4:	mla	r0, r0, r1, r6
   354a8:	pop	{r4, r5, r6, sl, fp, pc}
   354ac:	mov	r0, #10
   354b0:	mov	r3, #46	; 0x2e
   354b4:	bl	11d3c <inet_ntop@plt>
   354b8:	ldr	r0, [pc, #24]	; 354d8 <bcmp@plt+0x231fc>
   354bc:	ldr	r0, [pc, r0]
   354c0:	mla	r0, r0, r5, r6
   354c4:	pop	{r4, r5, r6, sl, fp, pc}
   354c8:	andeq	r6, r4, r0, asr #4
   354cc:	andeq	r6, r4, r8, lsl r2
   354d0:	andeq	r6, r4, r0, lsr r0
   354d4:	ldrdeq	r6, [r4], -ip
   354d8:	andeq	r6, r4, r0, asr #3
   354dc:	push	{r4, r5, r6, sl, fp, lr}
   354e0:	add	fp, sp, #16
   354e4:	mov	r3, r0
   354e8:	ldr	r0, [pc, #152]	; 35588 <bcmp@plt+0x232ac>
   354ec:	movw	r2, #52429	; 0xcccd
   354f0:	cmp	r1, #10
   354f4:	movt	r2, #52428	; 0xcccc
   354f8:	ldr	r0, [pc, r0]
   354fc:	add	r0, r0, #1
   35500:	umull	r2, r5, r0, r2
   35504:	lsr	r2, r5, #3
   35508:	mov	r5, #47	; 0x2f
   3550c:	add	r2, r2, r2, lsl #2
   35510:	sub	r0, r0, r2, lsl #1
   35514:	ldr	r2, [pc, #112]	; 3558c <bcmp@plt+0x232b0>
   35518:	mul	r4, r0, r5
   3551c:	add	r2, pc, r2
   35520:	str	r0, [r2]
   35524:	mov	r0, #0
   35528:	ldr	r6, [pc, #96]	; 35590 <bcmp@plt+0x232b4>
   3552c:	add	r6, pc, r6
   35530:	mov	r2, r6
   35534:	strb	r0, [r2, r4]!
   35538:	beq	35568 <bcmp@plt+0x2328c>
   3553c:	cmp	r1, #2
   35540:	bne	35584 <bcmp@plt+0x232a8>
   35544:	mov	r1, r3
   35548:	mov	r0, #2
   3554c:	mov	r3, #16
   35550:	bl	11d3c <inet_ntop@plt>
   35554:	ldr	r0, [pc, #56]	; 35594 <bcmp@plt+0x232b8>
   35558:	mov	r1, #47	; 0x2f
   3555c:	ldr	r0, [pc, r0]
   35560:	mla	r0, r0, r1, r6
   35564:	pop	{r4, r5, r6, sl, fp, pc}
   35568:	mov	r1, r3
   3556c:	mov	r0, #10
   35570:	mov	r3, #46	; 0x2e
   35574:	bl	11d3c <inet_ntop@plt>
   35578:	ldr	r0, [pc, #24]	; 35598 <bcmp@plt+0x232bc>
   3557c:	ldr	r0, [pc, r0]
   35580:	mla	r0, r0, r5, r6
   35584:	pop	{r4, r5, r6, sl, fp, pc}
   35588:	andeq	r6, r4, r4, lsl #3
   3558c:	andeq	r6, r4, r0, ror #2
   35590:	andeq	r5, r4, r8, ror pc
   35594:	andeq	r6, r4, r0, lsr #2
   35598:	andeq	r6, r4, r0, lsl #2
   3559c:	cmp	r0, #0
   355a0:	cmpne	r1, #0
   355a4:	bne	355ac <bcmp@plt+0x232d0>
   355a8:	bx	lr
   355ac:	vld1.32	{d16-d17}, [r1]!
   355b0:	vst1.32	{d16-d17}, [r0]!
   355b4:	ldr	r1, [r1]
   355b8:	str	r1, [r0]
   355bc:	bx	lr
   355c0:	push	{r4, r5, fp, lr}
   355c4:	add	fp, sp, #8
   355c8:	cmp	r0, #0
   355cc:	movne	r4, r1
   355d0:	cmpne	r1, #0
   355d4:	bne	355dc <bcmp@plt+0x23300>
   355d8:	pop	{r4, r5, fp, pc}
   355dc:	ldrh	r2, [r4], #4
   355e0:	mov	r5, r0
   355e4:	cmp	r2, #2
   355e8:	beq	355fc <bcmp@plt+0x23320>
   355ec:	cmp	r2, #10
   355f0:	bne	35604 <bcmp@plt+0x23328>
   355f4:	mov	r2, #16
   355f8:	b	35618 <bcmp@plt+0x2333c>
   355fc:	mov	r2, #4
   35600:	b	35618 <bcmp@plt+0x2333c>
   35604:	ldr	r1, [pc, #28]	; 35628 <bcmp@plt+0x2334c>
   35608:	mov	r0, #3
   3560c:	add	r1, pc, r1
   35610:	bl	40d10 <bcmp@plt+0x2ea34>
   35614:	mov	r2, #0
   35618:	mov	r0, r5
   3561c:	mov	r1, r4
   35620:	pop	{r4, r5, fp, lr}
   35624:	b	11f34 <memcpy@plt>
   35628:	andeq	r7, r2, r3, asr sp
   3562c:	push	{r4, r5, r6, sl, fp, lr}
   35630:	add	fp, sp, #16
   35634:	mov	r6, r2
   35638:	ldrh	r2, [r1]
   3563c:	mov	r4, r1
   35640:	mov	r5, r0
   35644:	cmp	r2, #2
   35648:	beq	3565c <bcmp@plt+0x23380>
   3564c:	cmp	r2, #10
   35650:	bne	35664 <bcmp@plt+0x23388>
   35654:	mov	r0, #2
   35658:	b	35678 <bcmp@plt+0x2339c>
   3565c:	mov	r0, #1
   35660:	b	35678 <bcmp@plt+0x2339c>
   35664:	ldr	r1, [pc, #188]	; 35728 <bcmp@plt+0x2344c>
   35668:	mov	r0, #3
   3566c:	add	r1, pc, r1
   35670:	bl	40d10 <bcmp@plt+0x2ea34>
   35674:	mov	r0, #0
   35678:	rev16	r0, r0
   3567c:	cmp	r6, #0
   35680:	strh	r0, [r5], #2
   35684:	ldr	r0, [r4]
   35688:	beq	356a4 <bcmp@plt+0x233c8>
   3568c:	cmp	r0, #2
   35690:	bne	356a4 <bcmp@plt+0x233c8>
   35694:	ldr	r0, [r4, #4]
   35698:	rev	r0, r0
   3569c:	str	r0, [r5]
   356a0:	b	356ec <bcmp@plt+0x23410>
   356a4:	uxth	r2, r0
   356a8:	add	r6, r4, #4
   356ac:	cmp	r2, #2
   356b0:	beq	356c4 <bcmp@plt+0x233e8>
   356b4:	cmp	r2, #10
   356b8:	bne	356cc <bcmp@plt+0x233f0>
   356bc:	mov	r2, #16
   356c0:	b	356e0 <bcmp@plt+0x23404>
   356c4:	mov	r2, #4
   356c8:	b	356e0 <bcmp@plt+0x23404>
   356cc:	ldr	r1, [pc, #88]	; 3572c <bcmp@plt+0x23450>
   356d0:	mov	r0, #3
   356d4:	add	r1, pc, r1
   356d8:	bl	40d10 <bcmp@plt+0x2ea34>
   356dc:	mov	r2, #0
   356e0:	mov	r0, r5
   356e4:	mov	r1, r6
   356e8:	bl	11f34 <memcpy@plt>
   356ec:	ldrh	r2, [r4]
   356f0:	cmp	r2, #2
   356f4:	beq	35708 <bcmp@plt+0x2342c>
   356f8:	cmp	r2, #10
   356fc:	bne	35710 <bcmp@plt+0x23434>
   35700:	mov	r0, #18
   35704:	pop	{r4, r5, r6, sl, fp, pc}
   35708:	mov	r0, #6
   3570c:	pop	{r4, r5, r6, sl, fp, pc}
   35710:	ldr	r1, [pc, #24]	; 35730 <bcmp@plt+0x23454>
   35714:	mov	r0, #3
   35718:	add	r1, pc, r1
   3571c:	bl	40d10 <bcmp@plt+0x2ea34>
   35720:	mov	r0, #2
   35724:	pop	{r4, r5, r6, sl, fp, pc}
   35728:	andeq	r7, r2, r1, lsr #25
   3572c:	andeq	r7, r2, fp, lsl #25
   35730:	andeq	r7, r2, r7, asr #24
   35734:	push	{r4, r5, fp, lr}
   35738:	add	fp, sp, #8
   3573c:	ldr	r3, [r1]
   35740:	ldr	r2, [r0]
   35744:	cmp	r2, r3
   35748:	bne	35770 <bcmp@plt+0x23494>
   3574c:	uxth	r2, r2
   35750:	add	r4, r1, #4
   35754:	add	r5, r0, #4
   35758:	cmp	r2, #2
   3575c:	beq	357a0 <bcmp@plt+0x234c4>
   35760:	cmp	r2, #10
   35764:	bne	357a8 <bcmp@plt+0x234cc>
   35768:	mov	r2, #16
   3576c:	b	357bc <bcmp@plt+0x234e0>
   35770:	ldr	r0, [pc, #108]	; 357e4 <bcmp@plt+0x23508>
   35774:	mvn	r4, #0
   35778:	ldr	r0, [pc, r0]
   3577c:	ldr	r0, [r0]
   35780:	cmp	r0, #3
   35784:	blt	357d4 <bcmp@plt+0x234f8>
   35788:	ldr	r1, [pc, #88]	; 357e8 <bcmp@plt+0x2350c>
   3578c:	mov	r0, #7
   35790:	add	r1, pc, r1
   35794:	bl	40d10 <bcmp@plt+0x2ea34>
   35798:	mov	r0, r4
   3579c:	pop	{r4, r5, fp, pc}
   357a0:	mov	r2, #4
   357a4:	b	357bc <bcmp@plt+0x234e0>
   357a8:	ldr	r1, [pc, #60]	; 357ec <bcmp@plt+0x23510>
   357ac:	mov	r0, #3
   357b0:	add	r1, pc, r1
   357b4:	bl	40d10 <bcmp@plt+0x2ea34>
   357b8:	mov	r2, #0
   357bc:	mov	r0, r5
   357c0:	mov	r1, r4
   357c4:	bl	1212c <memcmp@plt>
   357c8:	mov	r4, #2
   357cc:	cmp	r0, #0
   357d0:	bpl	357dc <bcmp@plt+0x23500>
   357d4:	mov	r0, r4
   357d8:	pop	{r4, r5, fp, pc}
   357dc:	movwne	r0, #1
   357e0:	pop	{r4, r5, fp, pc}
   357e4:	andeq	r0, r4, r0, lsl ip
   357e8:			; <UNDEFINED> instruction: 0x00027abd
   357ec:	andeq	r7, r2, pc, lsr #23
   357f0:	push	{r4, r5, r6, sl, fp, lr}
   357f4:	add	fp, sp, #16
   357f8:	mov	r5, r2
   357fc:	cmp	r1, #2
   35800:	beq	3582c <bcmp@plt+0x23550>
   35804:	mov	r4, r1
   35808:	cmp	r1, #1
   3580c:	bne	3584c <bcmp@plt+0x23570>
   35810:	mov	r1, #2
   35814:	str	r1, [r5]
   35818:	ldr	r0, [r0, #2]
   3581c:	str	r0, [r5, #4]
   35820:	mov	r5, #6
   35824:	mov	r0, r5
   35828:	pop	{r4, r5, r6, sl, fp, pc}
   3582c:	mov	r1, #10
   35830:	add	r0, r0, #2
   35834:	str	r1, [r5], #4
   35838:	vld1.8	{d16-d17}, [r0]
   3583c:	vst1.8	{d16-d17}, [r5]
   35840:	mov	r5, #18
   35844:	mov	r0, r5
   35848:	pop	{r4, r5, r6, sl, fp, pc}
   3584c:	ldr	r1, [pc, #104]	; 358bc <bcmp@plt+0x235e0>
   35850:	mov	r0, #3
   35854:	mov	r2, r4
   35858:	add	r1, pc, r1
   3585c:	bl	40d10 <bcmp@plt+0x2ea34>
   35860:	mov	r0, #0
   35864:	str	r0, [r5]
   35868:	mov	r5, #2
   3586c:	ldr	r6, [pc, #76]	; 358c0 <bcmp@plt+0x235e4>
   35870:	ldr	r6, [pc, r6]
   35874:	ldr	r0, [r6]
   35878:	cmp	r0, #3
   3587c:	blt	358b4 <bcmp@plt+0x235d8>
   35880:	ldr	r1, [pc, #60]	; 358c4 <bcmp@plt+0x235e8>
   35884:	mov	r0, #7
   35888:	mov	r2, r4
   3588c:	add	r1, pc, r1
   35890:	bl	40d10 <bcmp@plt+0x2ea34>
   35894:	ldr	r0, [r6]
   35898:	cmp	r0, #3
   3589c:	blt	358b4 <bcmp@plt+0x235d8>
   358a0:	ldr	r1, [pc, #32]	; 358c8 <bcmp@plt+0x235ec>
   358a4:	mov	r0, #7
   358a8:	mov	r2, r4
   358ac:	add	r1, pc, r1
   358b0:	bl	40d10 <bcmp@plt+0x2ea34>
   358b4:	mov	r0, r5
   358b8:	pop	{r4, r5, r6, sl, fp, pc}
   358bc:	ldrdeq	r7, [r2], -lr
   358c0:	andeq	r0, r4, r8, lsl fp
   358c4:	andeq	r7, r2, r0, lsr #22
   358c8:	andeq	r7, r2, r0, lsl #22
   358cc:	cmp	r0, #1
   358d0:	moveq	r0, #2
   358d4:	bxeq	lr
   358d8:	cmp	r0, #2
   358dc:	mov	r2, r0
   358e0:	moveq	r0, #10
   358e4:	bxeq	lr
   358e8:	push	{fp, lr}
   358ec:	mov	fp, sp
   358f0:	ldr	r1, [pc, #16]	; 35908 <bcmp@plt+0x2362c>
   358f4:	mov	r0, #3
   358f8:	add	r1, pc, r1
   358fc:	bl	40d10 <bcmp@plt+0x2ea34>
   35900:	mov	r0, #0
   35904:	pop	{fp, pc}
   35908:	andeq	r7, r2, lr, lsr sl
   3590c:	push	{r4, sl, fp, lr}
   35910:	add	fp, sp, #8
   35914:	cmp	r0, #1
   35918:	beq	35934 <bcmp@plt+0x23658>
   3591c:	mov	r2, r0
   35920:	cmp	r0, #2
   35924:	bne	35940 <bcmp@plt+0x23664>
   35928:	mov	r4, #16
   3592c:	mov	r0, r4
   35930:	pop	{r4, sl, fp, pc}
   35934:	mov	r4, #4
   35938:	mov	r0, r4
   3593c:	pop	{r4, sl, fp, pc}
   35940:	ldr	r0, [pc, #40]	; 35970 <bcmp@plt+0x23694>
   35944:	mov	r4, #0
   35948:	ldr	r0, [pc, r0]
   3594c:	ldr	r0, [r0]
   35950:	cmp	r0, #3
   35954:	blt	35968 <bcmp@plt+0x2368c>
   35958:	ldr	r1, [pc, #20]	; 35974 <bcmp@plt+0x23698>
   3595c:	mov	r0, #7
   35960:	add	r1, pc, r1
   35964:	bl	40d10 <bcmp@plt+0x2ea34>
   35968:	mov	r0, r4
   3596c:	pop	{r4, sl, fp, pc}
   35970:	andeq	r0, r4, r0, asr #20
   35974:	andeq	r7, r2, ip, asr #20
   35978:	ldr	r1, [r0]
   3597c:	sub	r0, r1, #10
   35980:	cmp	r1, #2
   35984:	clz	r0, r0
   35988:	lsr	r0, r0, #5
   3598c:	lsl	r0, r0, #7
   35990:	movweq	r0, #32
   35994:	bx	lr
   35998:	sub	r1, r0, #10
   3599c:	cmp	r0, #2
   359a0:	clz	r1, r1
   359a4:	lsr	r1, r1, #5
   359a8:	lsl	r1, r1, #7
   359ac:	movweq	r1, #32
   359b0:	mov	r0, r1
   359b4:	bx	lr
   359b8:	ldrb	r0, [r0, #20]
   359bc:	bx	lr
   359c0:	bx	lr
   359c4:	ldrb	r0, [r0]
   359c8:	bx	lr
   359cc:	cmp	r0, #0
   359d0:	cmpne	r1, #0
   359d4:	bne	359e0 <bcmp@plt+0x23704>
   359d8:	strb	r2, [r0, #20]
   359dc:	bx	lr
   359e0:	vld1.32	{d16-d17}, [r1]!
   359e4:	mov	r3, r0
   359e8:	vst1.32	{d16-d17}, [r3]!
   359ec:	ldr	r1, [r1]
   359f0:	str	r1, [r3]
   359f4:	strb	r2, [r0, #20]
   359f8:	bx	lr
   359fc:	strb	r1, [r0, #20]
   35a00:	bx	lr
   35a04:	mov	r2, r1
   35a08:	cmp	r1, #10
   35a0c:	bhi	35a24 <bcmp@plt+0x23748>
   35a10:	mov	r1, #1
   35a14:	movw	r3, #1029	; 0x405
   35a18:	tst	r3, r1, lsl r2
   35a1c:	strne	r2, [r0]
   35a20:	bxne	lr
   35a24:	ldr	r1, [pc, #8]	; 35a34 <bcmp@plt+0x23758>
   35a28:	mov	r0, #3
   35a2c:	add	r1, pc, r1
   35a30:	b	40d10 <bcmp@plt+0x2ea34>
   35a34:	ldrdeq	r7, [r2], -sl
   35a38:	ldrb	r2, [r1, #20]
   35a3c:	cmp	r0, #0
   35a40:	cmpne	r1, #0
   35a44:	strb	r2, [r0, #20]
   35a48:	bne	35a50 <bcmp@plt+0x23774>
   35a4c:	bx	lr
   35a50:	vld1.32	{d16-d17}, [r1]!
   35a54:	vst1.32	{d16-d17}, [r0]!
   35a58:	ldr	r1, [r1]
   35a5c:	str	r1, [r0]
   35a60:	bx	lr
   35a64:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   35a68:	add	fp, sp, #24
   35a6c:	mov	r4, r0
   35a70:	ldr	r0, [pc, #260]	; 35b7c <bcmp@plt+0x238a0>
   35a74:	movw	r1, #52429	; 0xcccd
   35a78:	mov	r6, #47	; 0x2f
   35a7c:	movt	r1, #52428	; 0xcccc
   35a80:	ldr	r0, [pc, r0]
   35a84:	add	r0, r0, #1
   35a88:	umull	r2, r3, r0, r1
   35a8c:	lsr	r2, r3, #3
   35a90:	add	r2, r2, r2, lsl #2
   35a94:	sub	r0, r0, r2, lsl #1
   35a98:	ldr	r2, [pc, #224]	; 35b80 <bcmp@plt+0x238a4>
   35a9c:	add	r2, pc, r2
   35aa0:	str	r0, [r2]
   35aa4:	mov	r2, #51	; 0x33
   35aa8:	ldr	r8, [pc, #212]	; 35b84 <bcmp@plt+0x238a8>
   35aac:	mul	r0, r0, r2
   35ab0:	mov	r2, #0
   35ab4:	add	r8, pc, r8
   35ab8:	mov	r5, r8
   35abc:	strb	r2, [r5, r0]!
   35ac0:	ldr	r0, [pc, #192]	; 35b88 <bcmp@plt+0x238ac>
   35ac4:	ldr	r0, [pc, r0]
   35ac8:	add	r0, r0, #1
   35acc:	umull	r1, r3, r0, r1
   35ad0:	lsr	r1, r3, #3
   35ad4:	add	r1, r1, r1, lsl #2
   35ad8:	sub	r3, r0, r1, lsl #1
   35adc:	mov	r1, r4
   35ae0:	ldr	r0, [r1], #4
   35ae4:	ldr	r7, [pc, #160]	; 35b8c <bcmp@plt+0x238b0>
   35ae8:	add	r7, pc, r7
   35aec:	cmp	r0, #10
   35af0:	str	r3, [r7]
   35af4:	mul	r7, r3, r6
   35af8:	ldr	r9, [pc, #144]	; 35b90 <bcmp@plt+0x238b4>
   35afc:	add	r9, pc, r9
   35b00:	mov	r3, r9
   35b04:	strb	r2, [r3, r7]!
   35b08:	beq	35b38 <bcmp@plt+0x2385c>
   35b0c:	cmp	r0, #2
   35b10:	bne	35b54 <bcmp@plt+0x23878>
   35b14:	mov	r2, r3
   35b18:	mov	r0, #2
   35b1c:	mov	r3, #16
   35b20:	bl	11d3c <inet_ntop@plt>
   35b24:	ldr	r0, [pc, #104]	; 35b94 <bcmp@plt+0x238b8>
   35b28:	mov	r1, #47	; 0x2f
   35b2c:	ldr	r0, [pc, r0]
   35b30:	mla	r2, r0, r1, r9
   35b34:	b	35b54 <bcmp@plt+0x23878>
   35b38:	mov	r2, r3
   35b3c:	mov	r0, #10
   35b40:	mov	r3, #46	; 0x2e
   35b44:	bl	11d3c <inet_ntop@plt>
   35b48:	ldr	r0, [pc, #72]	; 35b98 <bcmp@plt+0x238bc>
   35b4c:	ldr	r0, [pc, r0]
   35b50:	mla	r2, r0, r6, r9
   35b54:	ldrb	r3, [r4, #20]
   35b58:	ldr	r1, [pc, #60]	; 35b9c <bcmp@plt+0x238c0>
   35b5c:	mov	r0, r5
   35b60:	add	r1, pc, r1
   35b64:	bl	1209c <sprintf@plt>
   35b68:	ldr	r0, [pc, #48]	; 35ba0 <bcmp@plt+0x238c4>
   35b6c:	mov	r1, #51	; 0x33
   35b70:	ldr	r0, [pc, r0]
   35b74:	mla	r0, r0, r1, r8
   35b78:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   35b7c:	andeq	r5, r4, r0, lsr #20
   35b80:	andeq	r5, r4, r4, lsl #20
   35b84:	andeq	r5, r4, ip, ror #15
   35b88:			; <UNDEFINED> instruction: 0x00045bb8
   35b8c:	muleq	r4, r4, fp
   35b90:	andeq	r5, r4, r8, lsr #19
   35b94:	andeq	r5, r4, r0, asr fp
   35b98:	andeq	r5, r4, r0, lsr fp
   35b9c:	andeq	r7, r2, r0, lsr #14
   35ba0:	andeq	r5, r4, r0, lsr r9
   35ba4:	push	{r4, r5, r6, sl, fp, lr}
   35ba8:	add	fp, sp, #16
   35bac:	mov	r4, r1
   35bb0:	mov	r1, #58	; 0x3a
   35bb4:	mov	r6, r0
   35bb8:	bl	11ea4 <strchr@plt>
   35bbc:	cmp	r0, #0
   35bc0:	mov	r5, #10
   35bc4:	add	r2, r4, #4
   35bc8:	mov	r1, r6
   35bcc:	movweq	r5, #2
   35bd0:	mov	r0, r5
   35bd4:	bl	121ec <inet_pton@plt>
   35bd8:	mov	r1, r0
   35bdc:	mov	r0, #0
   35be0:	cmp	r1, #1
   35be4:	moveq	r0, #1
   35be8:	streq	r5, [r4]
   35bec:	pop	{r4, r5, r6, sl, fp, pc}
   35bf0:	push	{fp, lr}
   35bf4:	mov	fp, sp
   35bf8:	mov	r1, #58	; 0x3a
   35bfc:	bl	11ea4 <strchr@plt>
   35c00:	cmp	r0, #0
   35c04:	mov	r1, #10
   35c08:	movweq	r1, #2
   35c0c:	mov	r0, r1
   35c10:	pop	{fp, pc}
   35c14:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   35c18:	add	fp, sp, #24
   35c1c:	mov	r6, r1
   35c20:	mov	r8, r0
   35c24:	bl	12030 <strdup@plt>
   35c28:	ldr	r1, [pc, #324]	; 35d74 <bcmp@plt+0x23a98>
   35c2c:	mov	r5, r0
   35c30:	add	r1, pc, r1
   35c34:	bl	1227c <strtok@plt>
   35c38:	cmp	r0, #0
   35c3c:	beq	35cec <bcmp@plt+0x23a10>
   35c40:	mov	r1, #58	; 0x3a
   35c44:	mov	r7, r0
   35c48:	bl	11ea4 <strchr@plt>
   35c4c:	cmp	r0, #0
   35c50:	mov	r4, #10
   35c54:	add	r2, r6, #4
   35c58:	mov	r1, r7
   35c5c:	movweq	r4, #2
   35c60:	mov	r0, r4
   35c64:	bl	121ec <inet_pton@plt>
   35c68:	cmp	r0, #1
   35c6c:	bne	35d48 <bcmp@plt+0x23a6c>
   35c70:	str	r4, [r6]
   35c74:	mov	r0, #0
   35c78:	ldr	r1, [pc, #256]	; 35d80 <bcmp@plt+0x23aa4>
   35c7c:	add	r1, pc, r1
   35c80:	bl	1227c <strtok@plt>
   35c84:	cmp	r0, #0
   35c88:	beq	35d14 <bcmp@plt+0x23a38>
   35c8c:	mov	r1, #0
   35c90:	mov	r2, #10
   35c94:	bl	121b0 <strtol@plt>
   35c98:	mov	r7, r0
   35c9c:	mov	r0, r5
   35ca0:	bl	11f10 <free@plt>
   35ca4:	ldr	r0, [r6]
   35ca8:	cmp	r0, #2
   35cac:	bne	35d5c <bcmp@plt+0x23a80>
   35cb0:	cmp	r7, #33	; 0x21
   35cb4:	bcc	35d64 <bcmp@plt+0x23a88>
   35cb8:	ldr	r0, [pc, #204]	; 35d8c <bcmp@plt+0x23ab0>
   35cbc:	mov	r5, #0
   35cc0:	ldr	r0, [pc, r0]
   35cc4:	ldr	r0, [r0]
   35cc8:	cmp	r0, #2
   35ccc:	blt	35d6c <bcmp@plt+0x23a90>
   35cd0:	ldr	r1, [pc, #184]	; 35d90 <bcmp@plt+0x23ab4>
   35cd4:	mov	r0, #6
   35cd8:	mov	r2, r8
   35cdc:	add	r1, pc, r1
   35ce0:	bl	40d10 <bcmp@plt+0x2ea34>
   35ce4:	mov	r0, r5
   35ce8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   35cec:	ldr	r0, [pc, #132]	; 35d78 <bcmp@plt+0x23a9c>
   35cf0:	ldr	r0, [pc, r0]
   35cf4:	ldr	r0, [r0]
   35cf8:	cmp	r0, #1
   35cfc:	blt	35d48 <bcmp@plt+0x23a6c>
   35d00:	ldr	r1, [pc, #116]	; 35d7c <bcmp@plt+0x23aa0>
   35d04:	mov	r0, #5
   35d08:	mov	r2, r8
   35d0c:	add	r1, pc, r1
   35d10:	b	35d44 <bcmp@plt+0x23a68>
   35d14:	ldr	r0, [pc, #104]	; 35d84 <bcmp@plt+0x23aa8>
   35d18:	ldr	r0, [pc, r0]
   35d1c:	ldr	r0, [r0]
   35d20:	cmp	r0, #1
   35d24:	blt	35d48 <bcmp@plt+0x23a6c>
   35d28:	bl	11eb0 <__errno_location@plt>
   35d2c:	ldr	r0, [r0]
   35d30:	bl	11e2c <strerror@plt>
   35d34:	ldr	r1, [pc, #76]	; 35d88 <bcmp@plt+0x23aac>
   35d38:	mov	r2, r0
   35d3c:	mov	r0, #5
   35d40:	add	r1, pc, r1
   35d44:	bl	40d10 <bcmp@plt+0x2ea34>
   35d48:	mov	r0, r5
   35d4c:	bl	11f10 <free@plt>
   35d50:	mov	r5, #0
   35d54:	mov	r0, r5
   35d58:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   35d5c:	cmp	r7, #129	; 0x81
   35d60:	bcs	35cb8 <bcmp@plt+0x239dc>
   35d64:	mov	r5, #1
   35d68:	strb	r7, [r6, #20]
   35d6c:	mov	r0, r5
   35d70:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   35d74:	andeq	r7, r2, r6, asr r6
   35d78:	muleq	r4, r8, r6
   35d7c:	andeq	r7, r2, ip, ror r5
   35d80:	andeq	r7, r2, sl, lsl #12
   35d84:	andeq	r0, r4, r0, ror r6
   35d88:	andeq	r7, r2, r6, lsl #11
   35d8c:	andeq	r0, r4, r8, asr #13
   35d90:	andeq	r7, r2, sl, lsl #12
   35d94:	push	{r4, sl, fp, lr}
   35d98:	add	fp, sp, #8
   35d9c:	cmp	r0, #2
   35da0:	beq	35dbc <bcmp@plt+0x23ae0>
   35da4:	mov	r2, r0
   35da8:	cmp	r0, #10
   35dac:	bne	35dc8 <bcmp@plt+0x23aec>
   35db0:	mov	r4, #40	; 0x28
   35db4:	mov	r0, r4
   35db8:	pop	{r4, sl, fp, pc}
   35dbc:	mov	r4, #20
   35dc0:	mov	r0, r4
   35dc4:	pop	{r4, sl, fp, pc}
   35dc8:	ldr	r0, [pc, #40]	; 35df8 <bcmp@plt+0x23b1c>
   35dcc:	mvn	r4, #1
   35dd0:	ldr	r0, [pc, r0]
   35dd4:	ldr	r0, [r0]
   35dd8:	cmp	r0, #2
   35ddc:	blt	35df0 <bcmp@plt+0x23b14>
   35de0:	ldr	r1, [pc, #20]	; 35dfc <bcmp@plt+0x23b20>
   35de4:	mov	r0, #6
   35de8:	add	r1, pc, r1
   35dec:	bl	40d10 <bcmp@plt+0x2ea34>
   35df0:	mov	r0, r4
   35df4:	pop	{r4, sl, fp, pc}
   35df8:			; <UNDEFINED> instruction: 0x000405b8
   35dfc:	andeq	r7, r2, r0, lsr #11
   35e00:	push	{r4, sl, fp, lr}
   35e04:	add	fp, sp, #8
   35e08:	sub	sp, sp, #8
   35e0c:	ldr	r1, [r0]
   35e10:	mov	r4, r0
   35e14:	mov	r0, #0
   35e18:	str	r0, [sp, #4]
   35e1c:	str	r0, [sp]
   35e20:	cmp	r1, #10
   35e24:	beq	35e6c <bcmp@plt+0x23b90>
   35e28:	cmp	r1, #2
   35e2c:	bne	35e88 <bcmp@plt+0x23bac>
   35e30:	ldr	r1, [pc, #88]	; 35e90 <bcmp@plt+0x23bb4>
   35e34:	add	r2, sp, #4
   35e38:	mov	r0, #2
   35e3c:	add	r1, pc, r1
   35e40:	bl	121ec <inet_pton@plt>
   35e44:	ldr	r1, [pc, #72]	; 35e94 <bcmp@plt+0x23bb8>
   35e48:	mov	r2, sp
   35e4c:	mov	r0, #2
   35e50:	add	r1, pc, r1
   35e54:	bl	121ec <inet_pton@plt>
   35e58:	ldr	r0, [r4, #4]
   35e5c:	ldr	r1, [sp]
   35e60:	and	r0, r1, r0
   35e64:	ldr	r1, [sp, #4]
   35e68:	b	35e7c <bcmp@plt+0x23ba0>
   35e6c:	ldr	r0, [r4, #4]
   35e70:	movw	r1, #49407	; 0xc0ff
   35e74:	and	r0, r0, r1
   35e78:	movw	r1, #33022	; 0x80fe
   35e7c:	sub	r0, r0, r1
   35e80:	clz	r0, r0
   35e84:	lsr	r0, r0, #5
   35e88:	sub	sp, fp, #8
   35e8c:	pop	{r4, sl, fp, pc}
   35e90:			; <UNDEFINED> instruction: 0x000275b8
   35e94:			; <UNDEFINED> instruction: 0x000275b0
   35e98:	push	{r4, sl, fp, lr}
   35e9c:	add	fp, sp, #8
   35ea0:	sub	sp, sp, #8
   35ea4:	mov	r4, r0
   35ea8:	mov	r0, #0
   35eac:	cmp	r1, #10
   35eb0:	str	r0, [sp, #4]
   35eb4:	str	r0, [sp]
   35eb8:	beq	35f00 <bcmp@plt+0x23c24>
   35ebc:	cmp	r1, #2
   35ec0:	bne	35f1c <bcmp@plt+0x23c40>
   35ec4:	ldr	r1, [pc, #88]	; 35f24 <bcmp@plt+0x23c48>
   35ec8:	add	r2, sp, #4
   35ecc:	mov	r0, #2
   35ed0:	add	r1, pc, r1
   35ed4:	bl	121ec <inet_pton@plt>
   35ed8:	ldr	r1, [pc, #72]	; 35f28 <bcmp@plt+0x23c4c>
   35edc:	mov	r2, sp
   35ee0:	mov	r0, #2
   35ee4:	add	r1, pc, r1
   35ee8:	bl	121ec <inet_pton@plt>
   35eec:	ldr	r0, [r4]
   35ef0:	ldr	r1, [sp]
   35ef4:	and	r0, r1, r0
   35ef8:	ldr	r1, [sp, #4]
   35efc:	b	35f10 <bcmp@plt+0x23c34>
   35f00:	ldr	r0, [r4]
   35f04:	movw	r1, #49407	; 0xc0ff
   35f08:	and	r0, r0, r1
   35f0c:	movw	r1, #33022	; 0x80fe
   35f10:	sub	r0, r0, r1
   35f14:	clz	r0, r0
   35f18:	lsr	r0, r0, #5
   35f1c:	sub	sp, fp, #8
   35f20:	pop	{r4, sl, fp, pc}
   35f24:	andeq	r7, r2, r4, lsr #10
   35f28:	andeq	r7, r2, ip, lsl r5
   35f2c:	ldr	r2, [r0]
   35f30:	mov	r1, r0
   35f34:	mov	r0, #0
   35f38:	cmp	r2, #10
   35f3c:	beq	35f58 <bcmp@plt+0x23c7c>
   35f40:	cmp	r2, #2
   35f44:	bne	35f70 <bcmp@plt+0x23c94>
   35f48:	ldr	r0, [r1, #4]
   35f4c:	clz	r0, r0
   35f50:	lsr	r0, r0, #5
   35f54:	bx	lr
   35f58:	ldr	r2, [r1, #4]
   35f5c:	cmp	r2, #0
   35f60:	bne	35f70 <bcmp@plt+0x23c94>
   35f64:	ldr	r2, [r1, #8]
   35f68:	cmp	r2, #0
   35f6c:	beq	35f74 <bcmp@plt+0x23c98>
   35f70:	bx	lr
   35f74:	ldr	r2, [r1, #12]
   35f78:	cmp	r2, #0
   35f7c:	bxne	lr
   35f80:	ldr	r0, [r1, #16]
   35f84:	b	35f4c <bcmp@plt+0x23c70>
   35f88:	push	{fp, lr}
   35f8c:	mov	fp, sp
   35f90:	ldr	r2, [r0]
   35f94:	cmp	r2, #10
   35f98:	beq	35fb4 <bcmp@plt+0x23cd8>
   35f9c:	cmp	r2, #2
   35fa0:	bne	35fc8 <bcmp@plt+0x23cec>
   35fa4:	ldr	r0, [r0, #4]
   35fa8:	and	r0, r0, #240	; 0xf0
   35fac:	sub	r0, r0, #224	; 0xe0
   35fb0:	b	35fbc <bcmp@plt+0x23ce0>
   35fb4:	ldrb	r0, [r0, #4]
   35fb8:	sub	r0, r0, #255	; 0xff
   35fbc:	clz	r0, r0
   35fc0:	lsr	r0, r0, #5
   35fc4:	pop	{fp, pc}
   35fc8:	ldr	r1, [pc, #16]	; 35fe0 <bcmp@plt+0x23d04>
   35fcc:	mov	r0, #3
   35fd0:	add	r1, pc, r1
   35fd4:	bl	40d10 <bcmp@plt+0x2ea34>
   35fd8:	mov	r0, #0
   35fdc:	pop	{fp, pc}
   35fe0:	andeq	r7, r2, r2, lsl #8
   35fe4:	push	{fp, lr}
   35fe8:	mov	fp, sp
   35fec:	cmp	r1, #10
   35ff0:	beq	36010 <bcmp@plt+0x23d34>
   35ff4:	mov	r2, r1
   35ff8:	cmp	r1, #2
   35ffc:	bne	36024 <bcmp@plt+0x23d48>
   36000:	ldr	r0, [r0]
   36004:	and	r0, r0, #240	; 0xf0
   36008:	sub	r0, r0, #224	; 0xe0
   3600c:	b	36018 <bcmp@plt+0x23d3c>
   36010:	ldrb	r0, [r0]
   36014:	sub	r0, r0, #255	; 0xff
   36018:	clz	r0, r0
   3601c:	lsr	r0, r0, #5
   36020:	pop	{fp, pc}
   36024:	ldr	r1, [pc, #16]	; 3603c <bcmp@plt+0x23d60>
   36028:	mov	r0, #3
   3602c:	add	r1, pc, r1
   36030:	bl	40d10 <bcmp@plt+0x2ea34>
   36034:	mov	r0, #0
   36038:	pop	{fp, pc}
   3603c:	andeq	r7, r2, r6, lsr #7
   36040:	ldr	r0, [r0]
   36044:	and	r0, r0, #240	; 0xf0
   36048:	sub	r0, r0, #224	; 0xe0
   3604c:	clz	r0, r0
   36050:	lsr	r0, r0, #5
   36054:	bx	lr
   36058:	ldrb	r0, [r0]
   3605c:	sub	r0, r0, #255	; 0xff
   36060:	clz	r0, r0
   36064:	lsr	r0, r0, #5
   36068:	bx	lr
   3606c:	cmp	r0, #6
   36070:	mov	r1, #0
   36074:	movweq	r1, #10
   36078:	cmp	r0, #4
   3607c:	movweq	r1, #2
   36080:	mov	r0, r1
   36084:	bx	lr
   36088:	push	{r4, sl, fp, lr}
   3608c:	add	fp, sp, #8
   36090:	cmp	r0, #4
   36094:	beq	360b0 <bcmp@plt+0x23dd4>
   36098:	mov	r2, r0
   3609c:	cmp	r0, #6
   360a0:	bne	360bc <bcmp@plt+0x23de0>
   360a4:	mov	r4, #40	; 0x28
   360a8:	mov	r0, r4
   360ac:	pop	{r4, sl, fp, pc}
   360b0:	mov	r4, #20
   360b4:	mov	r0, r4
   360b8:	pop	{r4, sl, fp, pc}
   360bc:	ldr	r0, [pc, #40]	; 360ec <bcmp@plt+0x23e10>
   360c0:	mov	r4, #0
   360c4:	ldr	r0, [pc, r0]
   360c8:	ldr	r0, [r0]
   360cc:	cmp	r0, #2
   360d0:	blt	360e4 <bcmp@plt+0x23e08>
   360d4:	ldr	r1, [pc, #20]	; 360f0 <bcmp@plt+0x23e14>
   360d8:	mov	r0, #6
   360dc:	add	r1, pc, r1
   360e0:	bl	40d10 <bcmp@plt+0x2ea34>
   360e4:	mov	r0, r4
   360e8:	pop	{r4, sl, fp, pc}
   360ec:	andeq	r0, r4, r4, asr #5
   360f0:	andeq	r7, r2, r0, lsr r3
   360f4:	ldr	r0, [r0]
   360f8:	b	3e398 <bcmp@plt+0x2c0bc>
   360fc:	push	{r4, sl, fp, lr}
   36100:	add	fp, sp, #8
   36104:	cmp	r0, #0
   36108:	beq	36124 <bcmp@plt+0x23e48>
   3610c:	mov	r4, r0
   36110:	ldr	r0, [r0, #8]
   36114:	bl	340dc <bcmp@plt+0x21e00>
   36118:	mov	r0, r4
   3611c:	pop	{r4, sl, fp, lr}
   36120:	b	11f10 <free@plt>
   36124:	ldr	r0, [pc, #24]	; 36144 <bcmp@plt+0x23e68>
   36128:	ldr	r1, [pc, #24]	; 36148 <bcmp@plt+0x23e6c>
   3612c:	ldr	r3, [pc, #24]	; 3614c <bcmp@plt+0x23e70>
   36130:	movw	r2, #778	; 0x30a
   36134:	add	r0, pc, r0
   36138:	add	r1, pc, r1
   3613c:	add	r3, pc, r3
   36140:	bl	11e08 <__assert_fail@plt>
   36144:			; <UNDEFINED> instruction: 0x00029ab0
   36148:	andeq	r7, r2, r3, lsl #6
   3614c:	muleq	r2, r0, sl
   36150:	push	{r4, sl, fp, lr}
   36154:	add	fp, sp, #8
   36158:	mov	r4, r0
   3615c:	ldr	r0, [r0, #16]
   36160:	bl	340dc <bcmp@plt+0x21e00>
   36164:	mov	r0, r4
   36168:	pop	{r4, sl, fp, lr}
   3616c:	b	11f10 <free@plt>
   36170:	push	{r4, sl, fp, lr}
   36174:	add	fp, sp, #8
   36178:	mov	r4, r0
   3617c:	ldr	r0, [r0, #12]
   36180:	bl	340dc <bcmp@plt+0x21e00>
   36184:	ldr	r0, [r4, #4]
   36188:	bl	340dc <bcmp@plt+0x21e00>
   3618c:	ldr	r0, [r4, #16]
   36190:	bl	340dc <bcmp@plt+0x21e00>
   36194:	ldr	r0, [r4, #20]
   36198:	bl	3e398 <bcmp@plt+0x2c0bc>
   3619c:	mov	r0, r4
   361a0:	pop	{r4, sl, fp, lr}
   361a4:	b	11f10 <free@plt>
   361a8:	push	{r4, sl, fp, lr}
   361ac:	add	fp, sp, #8
   361b0:	cmp	r0, #0
   361b4:	beq	361d8 <bcmp@plt+0x23efc>
   361b8:	mov	r4, r0
   361bc:	ldr	r0, [r0, #8]
   361c0:	bl	340dc <bcmp@plt+0x21e00>
   361c4:	ldr	r0, [r4, #12]
   361c8:	bl	340dc <bcmp@plt+0x21e00>
   361cc:	mov	r0, r4
   361d0:	pop	{r4, sl, fp, lr}
   361d4:	b	11f10 <free@plt>
   361d8:	ldr	r0, [pc, #24]	; 361f8 <bcmp@plt+0x23f1c>
   361dc:	ldr	r1, [pc, #24]	; 361fc <bcmp@plt+0x23f20>
   361e0:	ldr	r3, [pc, #24]	; 36200 <bcmp@plt+0x23f24>
   361e4:	movw	r2, #565	; 0x235
   361e8:	add	r0, pc, r0
   361ec:	add	r1, pc, r1
   361f0:	add	r3, pc, r3
   361f4:	bl	11e08 <__assert_fail@plt>
   361f8:	andeq	r7, r2, ip, lsr r6
   361fc:	andeq	r7, r2, pc, asr #4
   36200:			; <UNDEFINED> instruction: 0x000278b3
   36204:	push	{r4, sl, fp, lr}
   36208:	add	fp, sp, #8
   3620c:	mov	r4, r0
   36210:	ldr	r0, [r0]
   36214:	bl	3e398 <bcmp@plt+0x2c0bc>
   36218:	mov	r0, r4
   3621c:	pop	{r4, sl, fp, lr}
   36220:	b	11f10 <free@plt>
   36224:	cmp	r0, #0
   36228:	bxeq	lr
   3622c:	push	{r4, sl, fp, lr}
   36230:	add	fp, sp, #8
   36234:	mov	r4, r0
   36238:	ldr	r0, [r0]
   3623c:	bl	3e398 <bcmp@plt+0x2c0bc>
   36240:	mov	r0, r4
   36244:	pop	{r4, sl, fp, lr}
   36248:	b	11f10 <free@plt>
   3624c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   36250:	add	fp, sp, #24
   36254:	ldr	r9, [r1]
   36258:	mov	r8, r0
   3625c:	cmp	r9, #0
   36260:	bne	36288 <bcmp@plt+0x23fac>
   36264:	mov	r0, #4
   36268:	bl	44994 <bcmp@plt+0x326b8>
   3626c:	mov	r9, r0
   36270:	ldr	r0, [pc, #128]	; 362f8 <bcmp@plt+0x2401c>
   36274:	ldr	r0, [pc, r0]
   36278:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   3627c:	cmp	r9, #0
   36280:	str	r0, [r9]
   36284:	beq	362f0 <bcmp@plt+0x24014>
   36288:	ldrh	r0, [r8, #6]
   3628c:	add	r6, r8, #8
   36290:	cmp	r0, #0
   36294:	beq	362e0 <bcmp@plt+0x24004>
   36298:	rev16	r5, r0
   3629c:	bl	340d4 <bcmp@plt+0x21df8>
   362a0:	cmp	r0, #0
   362a4:	beq	362e8 <bcmp@plt+0x2400c>
   362a8:	mov	r7, r0
   362ac:	mov	r0, r6
   362b0:	mov	r1, r7
   362b4:	bl	34cac <bcmp@plt+0x229d0>
   362b8:	ldr	r1, [r9]
   362bc:	mov	r4, r0
   362c0:	mov	r0, r7
   362c4:	bl	3ded0 <bcmp@plt+0x2bbf4>
   362c8:	cmp	r4, #1
   362cc:	blt	362e8 <bcmp@plt+0x2400c>
   362d0:	sub	r5, r5, r4
   362d4:	add	r6, r6, r4
   362d8:	cmp	r5, #0
   362dc:	bgt	3629c <bcmp@plt+0x23fc0>
   362e0:	sub	r0, r6, r8
   362e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   362e8:	ldr	r0, [r9]
   362ec:	bl	3e398 <bcmp@plt+0x2c0bc>
   362f0:	mov	r0, #0
   362f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   362f8:	andeq	pc, r3, ip, ror pc	; <UNPREDICTABLE>
   362fc:	push	{r4, r5, r6, sl, fp, lr}
   36300:	add	fp, sp, #16
   36304:	mov	r4, r0
   36308:	mov	r0, #12
   3630c:	mov	r6, r1
   36310:	bl	44994 <bcmp@plt+0x326b8>
   36314:	mov	r5, r0
   36318:	bl	340d4 <bcmp@plt+0x21df8>
   3631c:	cmp	r5, #0
   36320:	str	r0, [r5, #8]
   36324:	str	r5, [r6]
   36328:	beq	36354 <bcmp@plt+0x24078>
   3632c:	ldrb	r0, [r4, #5]
   36330:	strb	r0, [r5, #4]
   36334:	ldr	r0, [r4, #8]
   36338:	rev	r0, r0
   3633c:	str	r0, [r5]
   36340:	add	r0, r4, #12
   36344:	ldr	r1, [r5, #8]
   36348:	bl	34cac <bcmp@plt+0x229d0>
   3634c:	add	r0, r0, #12
   36350:	pop	{r4, r5, r6, sl, fp, pc}
   36354:	ldr	r0, [pc, #24]	; 36374 <bcmp@plt+0x24098>
   36358:	ldr	r1, [pc, #24]	; 36378 <bcmp@plt+0x2409c>
   3635c:	ldr	r3, [pc, #24]	; 3637c <bcmp@plt+0x240a0>
   36360:	mov	r2, #800	; 0x320
   36364:	add	r0, pc, r0
   36368:	add	r1, pc, r1
   3636c:	add	r3, pc, r3
   36370:	bl	11e08 <__assert_fail@plt>
   36374:	andeq	r9, r2, r0, lsl #17
   36378:	ldrdeq	r7, [r2], -r3
   3637c:	andeq	r7, r2, ip, ror #17
   36380:	push	{r4, r5, r6, sl, fp, lr}
   36384:	add	fp, sp, #16
   36388:	mov	r6, r1
   3638c:	mov	r4, r0
   36390:	mov	r0, #1
   36394:	mov	r1, #20
   36398:	bl	12204 <calloc@plt>
   3639c:	mov	r5, r0
   363a0:	bl	340d4 <bcmp@plt+0x21df8>
   363a4:	cmp	r5, #0
   363a8:	str	r0, [r5, #16]
   363ac:	str	r5, [r6]
   363b0:	beq	36408 <bcmp@plt+0x2412c>
   363b4:	mov	r1, r0
   363b8:	ldrh	r0, [r4, #8]
   363bc:	ldrh	r2, [r4, #10]
   363c0:	lsr	r3, r0, #15
   363c4:	bfc	r0, #15, #17
   363c8:	strh	r0, [r5, #2]
   363cc:	strb	r3, [r5]
   363d0:	strh	r2, [r5, #4]
   363d4:	ldrh	r0, [r4, #12]
   363d8:	ldrh	r2, [r4, #14]
   363dc:	strh	r2, [r5, #10]
   363e0:	lsr	r2, r0, #15
   363e4:	bfc	r0, #15, #17
   363e8:	strh	r0, [r5, #8]
   363ec:	strb	r2, [r5, #6]
   363f0:	ldr	r0, [r4, #16]
   363f4:	str	r0, [r5, #12]
   363f8:	add	r0, r4, #20
   363fc:	bl	34cac <bcmp@plt+0x229d0>
   36400:	add	r0, r0, #20
   36404:	pop	{r4, r5, r6, sl, fp, pc}
   36408:	ldr	r0, [pc, #24]	; 36428 <bcmp@plt+0x2414c>
   3640c:	ldr	r1, [pc, #24]	; 3642c <bcmp@plt+0x24150>
   36410:	ldr	r3, [pc, #24]	; 36430 <bcmp@plt+0x24154>
   36414:	movw	r2, #962	; 0x3c2
   36418:	add	r0, pc, r0
   3641c:	add	r1, pc, r1
   36420:	add	r3, pc, r3
   36424:	bl	11e08 <__assert_fail@plt>
   36428:	andeq	r7, r2, ip, lsr #17
   3642c:	andeq	r7, r2, pc, lsl r0
   36430:	andeq	r7, r2, r8, lsr #17
   36434:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   36438:	add	fp, sp, #24
   3643c:	mov	r5, r0
   36440:	mov	r0, #24
   36444:	mov	r4, r1
   36448:	bl	44994 <bcmp@plt+0x326b8>
   3644c:	mov	r8, r0
   36450:	bl	340d4 <bcmp@plt+0x21df8>
   36454:	str	r0, [r8, #12]
   36458:	bl	340d4 <bcmp@plt+0x21df8>
   3645c:	str	r0, [r8, #4]
   36460:	bl	340d4 <bcmp@plt+0x21df8>
   36464:	str	r0, [r8, #16]
   36468:	ldr	r0, [pc, #268]	; 3657c <bcmp@plt+0x242a0>
   3646c:	ldr	r0, [pc, r0]
   36470:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   36474:	str	r0, [r8, #20]
   36478:	str	r8, [r4]
   3647c:	add	r4, r5, #12
   36480:	ldrh	r0, [r5, #8]
   36484:	ldrh	r9, [r5, #6]
   36488:	strh	r0, [r8, #8]
   3648c:	ldrh	r0, [r5, #10]
   36490:	strh	r0, [r8]
   36494:	mov	r0, r4
   36498:	ldr	r1, [r8, #4]
   3649c:	bl	34cac <bcmp@plt+0x229d0>
   364a0:	cmp	r0, #1
   364a4:	blt	36548 <bcmp@plt+0x2426c>
   364a8:	ldr	r1, [r8, #12]
   364ac:	add	r4, r4, r0
   364b0:	mov	r5, r0
   364b4:	mov	r0, r4
   364b8:	bl	34cac <bcmp@plt+0x229d0>
   364bc:	cmp	r0, #1
   364c0:	blt	36548 <bcmp@plt+0x2426c>
   364c4:	ldr	r1, [r8, #16]
   364c8:	add	r6, r4, r0
   364cc:	mov	r7, r0
   364d0:	mov	r0, r6
   364d4:	bl	34cac <bcmp@plt+0x229d0>
   364d8:	cmp	r0, #1
   364dc:	blt	36548 <bcmp@plt+0x2426c>
   364e0:	rev	r1, r9
   364e4:	mov	r2, #8
   364e8:	add	r9, r2, r1, lsr #16
   364ec:	add	r1, r5, r7
   364f0:	add	r1, r1, r0
   364f4:	add	r5, r1, #12
   364f8:	cmp	r9, r5
   364fc:	ble	36540 <bcmp@plt+0x24264>
   36500:	add	r6, r6, r0
   36504:	bl	340d4 <bcmp@plt+0x21df8>
   36508:	mov	r7, r0
   3650c:	mov	r0, r6
   36510:	mov	r1, r7
   36514:	bl	34cac <bcmp@plt+0x229d0>
   36518:	cmp	r0, #1
   3651c:	blt	36548 <bcmp@plt+0x2426c>
   36520:	ldr	r1, [r8, #20]
   36524:	mov	r4, r0
   36528:	mov	r0, r7
   3652c:	bl	3ded0 <bcmp@plt+0x2bbf4>
   36530:	add	r5, r4, r5
   36534:	add	r6, r6, r4
   36538:	cmp	r9, r5
   3653c:	bgt	36504 <bcmp@plt+0x24228>
   36540:	mov	r0, r5
   36544:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   36548:	ldr	r0, [r8, #12]
   3654c:	bl	340dc <bcmp@plt+0x21e00>
   36550:	ldr	r0, [r8, #4]
   36554:	bl	340dc <bcmp@plt+0x21e00>
   36558:	ldr	r0, [r8, #16]
   3655c:	bl	340dc <bcmp@plt+0x21e00>
   36560:	ldr	r0, [r8, #20]
   36564:	bl	3e398 <bcmp@plt+0x2c0bc>
   36568:	mov	r0, r8
   3656c:	bl	11f10 <free@plt>
   36570:	mov	r5, #0
   36574:	mov	r0, r5
   36578:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3657c:	andeq	pc, r3, r4, lsl #27
   36580:	push	{r4, r5, r6, r7, fp, lr}
   36584:	add	fp, sp, #16
   36588:	mov	r4, r1
   3658c:	mov	r5, r0
   36590:	mov	r0, #1
   36594:	mov	r1, #16
   36598:	bl	12204 <calloc@plt>
   3659c:	mov	r6, r0
   365a0:	bl	340d4 <bcmp@plt+0x21df8>
   365a4:	mov	r7, r0
   365a8:	str	r0, [r6, #8]
   365ac:	bl	340d4 <bcmp@plt+0x21df8>
   365b0:	cmp	r6, #0
   365b4:	str	r0, [r6, #12]
   365b8:	str	r6, [r4]
   365bc:	beq	36614 <bcmp@plt+0x24338>
   365c0:	ldr	r0, [r5, #8]
   365c4:	mov	r1, r7
   365c8:	rev	r0, r0
   365cc:	str	r0, [r6, #4]
   365d0:	ldrb	r0, [r5, #14]
   365d4:	strb	r0, [r6]
   365d8:	ldrb	r0, [r5, #15]
   365dc:	strb	r0, [r6, #1]
   365e0:	add	r6, r5, #16
   365e4:	mov	r0, r6
   365e8:	bl	34cac <bcmp@plt+0x229d0>
   365ec:	ldr	r1, [r4]
   365f0:	cmp	r1, #0
   365f4:	beq	36634 <bcmp@plt+0x24358>
   365f8:	ldr	r1, [r1, #12]
   365fc:	mov	r5, r0
   36600:	add	r0, r6, r0
   36604:	bl	34cac <bcmp@plt+0x229d0>
   36608:	add	r0, r5, r0
   3660c:	add	r0, r0, #16
   36610:	pop	{r4, r5, r6, r7, fp, pc}
   36614:	ldr	r0, [pc, #56]	; 36654 <bcmp@plt+0x24378>
   36618:	ldr	r1, [pc, #56]	; 36658 <bcmp@plt+0x2437c>
   3661c:	ldr	r3, [pc, #56]	; 3665c <bcmp@plt+0x24380>
   36620:	movw	r2, #471	; 0x1d7
   36624:	add	r0, pc, r0
   36628:	add	r1, pc, r1
   3662c:	add	r3, pc, r3
   36630:	bl	11e08 <__assert_fail@plt>
   36634:	ldr	r0, [pc, #36]	; 36660 <bcmp@plt+0x24384>
   36638:	ldr	r1, [pc, #36]	; 36664 <bcmp@plt+0x24388>
   3663c:	ldr	r3, [pc, #36]	; 36668 <bcmp@plt+0x2438c>
   36640:	mov	r2, #572	; 0x23c
   36644:	add	r0, pc, r0
   36648:	add	r1, pc, r1
   3664c:	add	r3, pc, r3
   36650:	bl	11e08 <__assert_fail@plt>
   36654:	andeq	r7, r2, r0, lsl #4
   36658:	andeq	r6, r2, r3, lsl lr
   3665c:	andeq	r7, r2, r0, asr r3
   36660:	andeq	r7, r2, r0, ror #3
   36664:	strdeq	r6, [r2], -r3
   36668:	andeq	r7, r2, ip, ror r4
   3666c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   36670:	add	fp, sp, #24
   36674:	mov	r6, r0
   36678:	mov	r0, #4
   3667c:	mov	r5, r1
   36680:	bl	44994 <bcmp@plt+0x326b8>
   36684:	mov	r8, r0
   36688:	ldr	r0, [pc, #256]	; 36790 <bcmp@plt+0x244b4>
   3668c:	ldr	r0, [pc, r0]
   36690:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   36694:	str	r0, [r8]
   36698:	str	r8, [r5]
   3669c:	ldrh	r0, [r6, #6]
   366a0:	rev16	r4, r0
   366a4:	cmp	r0, #0
   366a8:	beq	36744 <bcmp@plt+0x24468>
   366ac:	add	r7, r6, #8
   366b0:	mov	r9, #8
   366b4:	mov	r0, #1
   366b8:	mov	r1, #8
   366bc:	bl	12204 <calloc@plt>
   366c0:	mov	r6, r0
   366c4:	ldrb	r0, [r7, #1]
   366c8:	ubfx	r0, r0, #2, #1
   366cc:	strb	r0, [r6]
   366d0:	ldrb	r1, [r7, #1]
   366d4:	and	r1, r1, #2
   366d8:	orr	r0, r0, r1
   366dc:	strb	r0, [r6]
   366e0:	ldrb	r1, [r7, #1]
   366e4:	bfi	r0, r1, #2, #1
   366e8:	strb	r0, [r6]
   366ec:	bl	340d4 <bcmp@plt+0x21df8>
   366f0:	add	r7, r7, #2
   366f4:	mov	r1, r0
   366f8:	str	r0, [r6, #4]
   366fc:	mov	r0, r7
   36700:	bl	34cac <bcmp@plt+0x229d0>
   36704:	cmp	r0, #1
   36708:	blt	3677c <bcmp@plt+0x244a0>
   3670c:	ldr	r1, [r8]
   36710:	mov	r5, r0
   36714:	mov	r0, r6
   36718:	bl	3ded0 <bcmp@plt+0x2bbf4>
   3671c:	add	r0, r9, r5
   36720:	add	r7, r7, r5
   36724:	add	r9, r0, #2
   36728:	sub	r0, r4, r5
   3672c:	sub	r4, r0, #2
   36730:	cmp	r4, #0
   36734:	bgt	366b4 <bcmp@plt+0x243d8>
   36738:	cmp	r4, #0
   3673c:	bne	36750 <bcmp@plt+0x24474>
   36740:	b	36788 <bcmp@plt+0x244ac>
   36744:	mov	r9, #8
   36748:	cmp	r4, #0
   3674c:	beq	36788 <bcmp@plt+0x244ac>
   36750:	ldr	r0, [pc, #60]	; 36794 <bcmp@plt+0x244b8>
   36754:	ldr	r0, [pc, r0]
   36758:	ldr	r0, [r0]
   3675c:	cmp	r0, #1
   36760:	blt	36788 <bcmp@plt+0x244ac>
   36764:	ldr	r1, [pc, #44]	; 36798 <bcmp@plt+0x244bc>
   36768:	mov	r0, #5
   3676c:	add	r1, pc, r1
   36770:	bl	40d10 <bcmp@plt+0x2ea34>
   36774:	mov	r0, r9
   36778:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3677c:	ldr	r0, [r8]
   36780:	bl	3e398 <bcmp@plt+0x2c0bc>
   36784:	mov	r9, #0
   36788:	mov	r0, r9
   3678c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   36790:	strdeq	pc, [r3], -r0
   36794:	andeq	pc, r3, r4, lsr ip	; <UNPREDICTABLE>
   36798:			; <UNDEFINED> instruction: 0x000277bf
   3679c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   367a0:	add	fp, sp, #24
   367a4:	mov	r6, r0
   367a8:	mov	r0, #4
   367ac:	mov	r5, r1
   367b0:	bl	44994 <bcmp@plt+0x326b8>
   367b4:	mov	r8, r0
   367b8:	ldr	r0, [pc, #220]	; 3689c <bcmp@plt+0x245c0>
   367bc:	ldr	r0, [pc, r0]
   367c0:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   367c4:	str	r0, [r8]
   367c8:	str	r8, [r5]
   367cc:	ldrh	r0, [r6, #6]
   367d0:	rev16	r4, r0
   367d4:	cmp	r0, #0
   367d8:	beq	36850 <bcmp@plt+0x24574>
   367dc:	add	r7, r6, #8
   367e0:	mov	r9, #8
   367e4:	mov	r0, #8
   367e8:	bl	44994 <bcmp@plt+0x326b8>
   367ec:	mov	r6, r0
   367f0:	ldrb	r0, [r7, #3]
   367f4:	strb	r0, [r6, #4]
   367f8:	bl	340d4 <bcmp@plt+0x21df8>
   367fc:	add	r7, r7, #4
   36800:	mov	r1, r0
   36804:	str	r0, [r6]
   36808:	mov	r0, r7
   3680c:	bl	34cac <bcmp@plt+0x229d0>
   36810:	cmp	r0, #1
   36814:	blt	36888 <bcmp@plt+0x245ac>
   36818:	ldr	r1, [r8]
   3681c:	mov	r5, r0
   36820:	mov	r0, r6
   36824:	bl	3ded0 <bcmp@plt+0x2bbf4>
   36828:	add	r0, r9, r5
   3682c:	add	r7, r7, r5
   36830:	add	r9, r0, #4
   36834:	sub	r0, r4, r5
   36838:	sub	r4, r0, #4
   3683c:	cmp	r4, #0
   36840:	bgt	367e4 <bcmp@plt+0x24508>
   36844:	cmp	r4, #0
   36848:	bne	3685c <bcmp@plt+0x24580>
   3684c:	b	36894 <bcmp@plt+0x245b8>
   36850:	mov	r9, #8
   36854:	cmp	r4, #0
   36858:	beq	36894 <bcmp@plt+0x245b8>
   3685c:	ldr	r0, [pc, #60]	; 368a0 <bcmp@plt+0x245c4>
   36860:	ldr	r0, [pc, r0]
   36864:	ldr	r0, [r0]
   36868:	cmp	r0, #1
   3686c:	blt	36894 <bcmp@plt+0x245b8>
   36870:	ldr	r1, [pc, #44]	; 368a4 <bcmp@plt+0x245c8>
   36874:	mov	r0, #5
   36878:	add	r1, pc, r1
   3687c:	bl	40d10 <bcmp@plt+0x2ea34>
   36880:	mov	r0, r9
   36884:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   36888:	ldr	r0, [r8]
   3688c:	bl	3e398 <bcmp@plt+0x2c0bc>
   36890:	mov	r9, #0
   36894:	mov	r0, r9
   36898:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3689c:	ldrdeq	pc, [r3], -r8
   368a0:	andeq	pc, r3, r8, lsr #22
   368a4:	andeq	r7, r2, r3, ror #13
   368a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   368ac:	add	fp, sp, #28
   368b0:	sub	sp, sp, #4
   368b4:	mov	r9, r0
   368b8:	ldr	r0, [pc, #220]	; 3699c <bcmp@plt+0x246c0>
   368bc:	movw	r1, #26215	; 0x6667
   368c0:	mov	r5, #0
   368c4:	movt	r1, #26214	; 0x6666
   368c8:	ldr	r0, [pc, r0]
   368cc:	add	r0, r0, #1
   368d0:	smmul	r1, r0, r1
   368d4:	asr	r2, r1, #2
   368d8:	add	r1, r2, r1, lsr #31
   368dc:	add	r1, r1, r1, lsl #2
   368e0:	sub	r0, r0, r1, lsl #1
   368e4:	ldr	r1, [pc, #180]	; 369a0 <bcmp@plt+0x246c4>
   368e8:	add	r1, pc, r1
   368ec:	str	r0, [r1]
   368f0:	mov	r1, #500	; 0x1f4
   368f4:	ldr	r2, [pc, #168]	; 369a4 <bcmp@plt+0x246c8>
   368f8:	mul	r1, r0, r1
   368fc:	add	r2, pc, r2
   36900:	strb	r5, [r2, r1]
   36904:	ldr	r1, [r9]
   36908:	ldr	sl, [r1, #4]
   3690c:	cmp	sl, r1
   36910:	beq	36984 <bcmp@plt+0x246a8>
   36914:	ldr	r8, [pc, #140]	; 369a8 <bcmp@plt+0x246cc>
   36918:	add	r8, pc, r8
   3691c:	ldr	r2, [pc, #136]	; 369ac <bcmp@plt+0x246d0>
   36920:	mov	r1, #500	; 0x1f4
   36924:	ldr	r6, [sl, #8]
   36928:	add	r2, pc, r2
   3692c:	mla	r7, r0, r1, r2
   36930:	mov	r0, r7
   36934:	bl	1203c <strlen@plt>
   36938:	mov	r4, r0
   3693c:	mov	r0, r6
   36940:	bl	342fc <bcmp@plt+0x22020>
   36944:	str	r0, [sp]
   36948:	add	r0, r7, r4
   3694c:	rsb	r1, r4, #500	; 0x1f4
   36950:	mov	r2, r8
   36954:	mov	r3, r5
   36958:	bl	120a8 <snprintf@plt>
   3695c:	ldr	sl, [sl, #4]
   36960:	ldr	r0, [r9]
   36964:	cmp	sl, r0
   36968:	beq	3697c <bcmp@plt+0x246a0>
   3696c:	ldr	r0, [pc, #60]	; 369b0 <bcmp@plt+0x246d4>
   36970:	add	r5, r5, #1
   36974:	ldr	r0, [pc, r0]
   36978:	b	3691c <bcmp@plt+0x24640>
   3697c:	ldr	r0, [pc, #48]	; 369b4 <bcmp@plt+0x246d8>
   36980:	ldr	r0, [pc, r0]
   36984:	ldr	r2, [pc, #44]	; 369b8 <bcmp@plt+0x246dc>
   36988:	mov	r1, #500	; 0x1f4
   3698c:	add	r2, pc, r2
   36990:	mla	r0, r0, r1, r2
   36994:	sub	sp, fp, #28
   36998:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3699c:			; <UNDEFINED> instruction: 0x000478b0
   369a0:	muleq	r4, r0, r8
   369a4:	andeq	r7, r4, r0, lsr #5
   369a8:	andeq	r7, r2, r3, ror r6
   369ac:	andeq	r7, r4, r4, ror r2
   369b0:	andeq	r7, r4, r4, lsl #16
   369b4:	strdeq	r7, [r4], -r8
   369b8:	andeq	r7, r4, r0, lsl r2
   369bc:	push	{r4, r5, r6, r7, fp, lr}
   369c0:	add	fp, sp, #16
   369c4:	sub	sp, sp, #8
   369c8:	ldr	r1, [pc, #176]	; 36a80 <bcmp@plt+0x247a4>
   369cc:	movw	r2, #52429	; 0xcccd
   369d0:	cmp	r0, #0
   369d4:	movt	r2, #52428	; 0xcccc
   369d8:	ldr	r1, [pc, r1]
   369dc:	add	r1, r1, #1
   369e0:	umull	r2, r3, r1, r2
   369e4:	lsr	r2, r3, #3
   369e8:	add	r2, r2, r2, lsl #2
   369ec:	sub	r1, r1, r2, lsl #1
   369f0:	ldr	r2, [pc, #140]	; 36a84 <bcmp@plt+0x247a8>
   369f4:	add	r2, pc, r2
   369f8:	str	r1, [r2]
   369fc:	add	r1, r1, r1, lsl #1
   36a00:	mov	r2, #0
   36a04:	ldr	r6, [pc, #124]	; 36a88 <bcmp@plt+0x247ac>
   36a08:	add	r6, pc, r6
   36a0c:	mov	r4, r6
   36a10:	strb	r2, [r4, r1, lsl #5]!
   36a14:	beq	36a60 <bcmp@plt+0x24784>
   36a18:	ldr	r5, [r0]
   36a1c:	ldrb	r7, [r0, #4]
   36a20:	ldr	r0, [r0, #8]
   36a24:	bl	342fc <bcmp@plt+0x22020>
   36a28:	str	r0, [sp, #4]
   36a2c:	str	r7, [sp]
   36a30:	mov	r0, r4
   36a34:	mov	r1, #96	; 0x60
   36a38:	mov	r3, r5
   36a3c:	ldr	r2, [pc, #72]	; 36a8c <bcmp@plt+0x247b0>
   36a40:	add	r2, pc, r2
   36a44:	bl	120a8 <snprintf@plt>
   36a48:	ldr	r0, [pc, #64]	; 36a90 <bcmp@plt+0x247b4>
   36a4c:	ldr	r0, [pc, r0]
   36a50:	add	r0, r0, r0, lsl #1
   36a54:	add	r0, r6, r0, lsl #5
   36a58:	sub	sp, fp, #16
   36a5c:	pop	{r4, r5, r6, r7, fp, pc}
   36a60:	ldr	r0, [pc, #44]	; 36a94 <bcmp@plt+0x247b8>
   36a64:	ldr	r1, [pc, #44]	; 36a98 <bcmp@plt+0x247bc>
   36a68:	ldr	r3, [pc, #44]	; 36a9c <bcmp@plt+0x247c0>
   36a6c:	movw	r2, #771	; 0x303
   36a70:	add	r0, pc, r0
   36a74:	add	r1, pc, r1
   36a78:	add	r3, pc, r3
   36a7c:	bl	11e08 <__assert_fail@plt>
   36a80:	andeq	r5, r4, ip, lsr #8
   36a84:	andeq	r5, r4, r0, lsl r4
   36a88:	andeq	r5, r4, ip, lsr r0
   36a8c:	andeq	r7, r2, r1, asr #4
   36a90:			; <UNDEFINED> instruction: 0x000453b8
   36a94:	andeq	r9, r2, r4, ror r1
   36a98:	andeq	r6, r2, r7, asr #19
   36a9c:	andeq	r7, r2, r1, lsr r1
   36aa0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   36aa4:	add	fp, sp, #24
   36aa8:	sub	sp, sp, #16
   36aac:	mov	r4, r0
   36ab0:	ldr	r0, [pc, #268]	; 36bc4 <bcmp@plt+0x248e8>
   36ab4:	movw	r1, #52429	; 0xcccd
   36ab8:	mov	r7, #0
   36abc:	movt	r1, #52428	; 0xcccc
   36ac0:	cmp	r4, #0
   36ac4:	ldr	r0, [pc, r0]
   36ac8:	add	r0, r0, #1
   36acc:	umull	r1, r2, r0, r1
   36ad0:	lsr	r1, r2, #3
   36ad4:	add	r1, r1, r1, lsl #2
   36ad8:	sub	r0, r0, r1, lsl #1
   36adc:	ldr	r1, [pc, #228]	; 36bc8 <bcmp@plt+0x248ec>
   36ae0:	add	r1, pc, r1
   36ae4:	str	r0, [r1]
   36ae8:	add	r0, r0, r0, lsl #1
   36aec:	ldr	r8, [pc, #216]	; 36bcc <bcmp@plt+0x248f0>
   36af0:	add	r8, pc, r8
   36af4:	mov	r5, r8
   36af8:	strb	r7, [r5, r0, lsl #5]!
   36afc:	beq	36ba4 <bcmp@plt+0x248c8>
   36b00:	ldr	r6, [pc, #200]	; 36bd0 <bcmp@plt+0x248f4>
   36b04:	add	r6, pc, r6
   36b08:	strb	r7, [r6]
   36b0c:	ldrh	r0, [r4, #2]
   36b10:	ldrb	r3, [r4]
   36b14:	ldrb	r1, [r4, #4]
   36b18:	ldrb	r2, [r4, #5]
   36b1c:	stm	sp, {r0, r1, r2}
   36b20:	mov	r0, r6
   36b24:	mov	r1, #96	; 0x60
   36b28:	ldr	r9, [pc, #164]	; 36bd4 <bcmp@plt+0x248f8>
   36b2c:	add	r9, pc, r9
   36b30:	mov	r2, r9
   36b34:	bl	120a8 <snprintf@plt>
   36b38:	strb	r7, [r6]
   36b3c:	ldrh	r0, [r4, #8]
   36b40:	ldrb	r3, [r4, #6]
   36b44:	ldrb	r1, [r4, #10]
   36b48:	ldrb	r2, [r4, #11]
   36b4c:	stm	sp, {r0, r1, r2}
   36b50:	mov	r0, r6
   36b54:	mov	r1, #96	; 0x60
   36b58:	mov	r2, r9
   36b5c:	bl	120a8 <snprintf@plt>
   36b60:	ldr	r0, [r4, #16]
   36b64:	ldr	r7, [r4, #12]
   36b68:	bl	342fc <bcmp@plt+0x22020>
   36b6c:	stm	sp, {r6, r7}
   36b70:	str	r0, [sp, #8]
   36b74:	mov	r0, r5
   36b78:	mov	r1, #96	; 0x60
   36b7c:	mov	r3, r6
   36b80:	ldr	r2, [pc, #80]	; 36bd8 <bcmp@plt+0x248fc>
   36b84:	add	r2, pc, r2
   36b88:	bl	120a8 <snprintf@plt>
   36b8c:	ldr	r0, [pc, #72]	; 36bdc <bcmp@plt+0x24900>
   36b90:	ldr	r0, [pc, r0]
   36b94:	add	r0, r0, r0, lsl #1
   36b98:	add	r0, r8, r0, lsl #5
   36b9c:	sub	sp, fp, #24
   36ba0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   36ba4:	ldr	r0, [pc, #52]	; 36be0 <bcmp@plt+0x24904>
   36ba8:	ldr	r1, [pc, #52]	; 36be4 <bcmp@plt+0x24908>
   36bac:	ldr	r3, [pc, #52]	; 36be8 <bcmp@plt+0x2490c>
   36bb0:	movw	r2, #1010	; 0x3f2
   36bb4:	add	r0, pc, r0
   36bb8:	add	r1, pc, r1
   36bbc:	add	r3, pc, r3
   36bc0:	bl	11e08 <__assert_fail@plt>
   36bc4:	andeq	r5, r4, r4, lsl #14
   36bc8:	andeq	r5, r4, r8, ror #13
   36bcc:	andeq	r5, r4, r8, lsl r3
   36bd0:	andeq	r5, r4, r8, asr #13
   36bd4:	andeq	r7, r2, r3, lsl #7
   36bd8:	strdeq	r7, [r2], -r5
   36bdc:	andeq	r5, r4, r8, lsr r6
   36be0:	andeq	r7, r2, r0, lsl r1
   36be4:	andeq	r6, r2, r3, lsl #17
   36be8:	andeq	r7, r2, lr, lsr r2
   36bec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36bf0:	add	fp, sp, #28
   36bf4:	sub	sp, sp, #20
   36bf8:	mov	r4, r0
   36bfc:	ldr	r0, [pc, #276]	; 36d18 <bcmp@plt+0x24a3c>
   36c00:	movw	r1, #52429	; 0xcccd
   36c04:	movt	r1, #52428	; 0xcccc
   36c08:	ldr	r0, [pc, r0]
   36c0c:	add	r0, r0, #1
   36c10:	umull	r1, r2, r0, r1
   36c14:	lsr	r1, r2, #2
   36c18:	add	r1, r1, r1, lsl #2
   36c1c:	sub	r0, r0, r1
   36c20:	ldr	r1, [pc, #244]	; 36d1c <bcmp@plt+0x24a40>
   36c24:	add	r1, pc, r1
   36c28:	str	r0, [r1]
   36c2c:	mov	r1, #500	; 0x1f4
   36c30:	ldr	sl, [pc, #232]	; 36d20 <bcmp@plt+0x24a44>
   36c34:	mul	r0, r0, r1
   36c38:	mov	r1, #0
   36c3c:	add	sl, pc, sl
   36c40:	mov	r5, sl
   36c44:	strb	r1, [r5, r0]!
   36c48:	ldr	r0, [r4, #4]
   36c4c:	bl	342fc <bcmp@plt+0x22020>
   36c50:	mov	r8, r0
   36c54:	ldr	r0, [r4, #16]
   36c58:	ldrh	r6, [r4]
   36c5c:	bl	342fc <bcmp@plt+0x22020>
   36c60:	mov	r7, r0
   36c64:	ldr	r0, [r4, #12]
   36c68:	bl	342fc <bcmp@plt+0x22020>
   36c6c:	ldrh	r1, [r4, #8]
   36c70:	stm	sp, {r6, r7}
   36c74:	str	r0, [sp, #8]
   36c78:	mov	r0, r5
   36c7c:	mov	r3, r8
   36c80:	str	r1, [sp, #12]
   36c84:	mov	r1, #500	; 0x1f4
   36c88:	ldr	r2, [pc, #148]	; 36d24 <bcmp@plt+0x24a48>
   36c8c:	add	r2, pc, r2
   36c90:	bl	120a8 <snprintf@plt>
   36c94:	ldr	r0, [r4, #20]
   36c98:	ldr	r9, [r0, #4]
   36c9c:	cmp	r9, r0
   36ca0:	beq	36d00 <bcmp@plt+0x24a24>
   36ca4:	ldr	r8, [pc, #124]	; 36d28 <bcmp@plt+0x24a4c>
   36ca8:	mov	r5, #1
   36cac:	add	r8, pc, r8
   36cb0:	ldr	r0, [pc, #116]	; 36d2c <bcmp@plt+0x24a50>
   36cb4:	mov	r1, #500	; 0x1f4
   36cb8:	ldr	r0, [pc, r0]
   36cbc:	mla	r7, r0, r1, sl
   36cc0:	mov	r0, r7
   36cc4:	bl	1203c <strlen@plt>
   36cc8:	mov	r6, r0
   36ccc:	ldr	r0, [r9, #8]
   36cd0:	bl	342fc <bcmp@plt+0x22020>
   36cd4:	str	r0, [sp]
   36cd8:	add	r0, r7, r6
   36cdc:	rsb	r1, r6, #500	; 0x1f4
   36ce0:	mov	r2, r8
   36ce4:	mov	r3, r5
   36ce8:	bl	120a8 <snprintf@plt>
   36cec:	ldr	r9, [r9, #4]
   36cf0:	ldr	r0, [r4, #20]
   36cf4:	add	r5, r5, #1
   36cf8:	cmp	r9, r0
   36cfc:	bne	36cb0 <bcmp@plt+0x249d4>
   36d00:	ldr	r0, [pc, #40]	; 36d30 <bcmp@plt+0x24a54>
   36d04:	mov	r1, #500	; 0x1f4
   36d08:	ldr	r0, [pc, r0]
   36d0c:	mla	r0, r0, r1, sl
   36d10:	sub	sp, fp, #28
   36d14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36d18:	andeq	r5, r4, r8, ror #31
   36d1c:	andeq	r5, r4, ip, asr #31
   36d20:	strdeq	r5, [r4], -r0
   36d24:	andeq	r7, r2, r3, ror #4
   36d28:	andeq	r7, r2, r6, ror r2
   36d2c:	andeq	r5, r4, r8, lsr pc
   36d30:	andeq	r5, r4, r8, ror #29
   36d34:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   36d38:	add	fp, sp, #24
   36d3c:	sub	sp, sp, #16
   36d40:	mov	r4, r0
   36d44:	ldr	r0, [pc, #188]	; 36e08 <bcmp@plt+0x24b2c>
   36d48:	movw	r1, #52429	; 0xcccd
   36d4c:	movt	r1, #52428	; 0xcccc
   36d50:	cmp	r4, #0
   36d54:	ldr	r0, [pc, r0]
   36d58:	add	r0, r0, #1
   36d5c:	umull	r1, r2, r0, r1
   36d60:	lsr	r1, r2, #3
   36d64:	add	r1, r1, r1, lsl #2
   36d68:	sub	r0, r0, r1, lsl #1
   36d6c:	ldr	r1, [pc, #152]	; 36e0c <bcmp@plt+0x24b30>
   36d70:	add	r1, pc, r1
   36d74:	str	r0, [r1]
   36d78:	add	r0, r0, r0, lsl #1
   36d7c:	mov	r1, #0
   36d80:	ldr	r8, [pc, #136]	; 36e10 <bcmp@plt+0x24b34>
   36d84:	add	r8, pc, r8
   36d88:	mov	r5, r8
   36d8c:	strb	r1, [r5, r0, lsl #5]!
   36d90:	beq	36de8 <bcmp@plt+0x24b0c>
   36d94:	ldr	r0, [r4, #8]
   36d98:	bl	342fc <bcmp@plt+0x22020>
   36d9c:	mov	r6, r0
   36da0:	ldr	r0, [r4, #12]
   36da4:	ldrb	r7, [r4]
   36da8:	bl	342fc <bcmp@plt+0x22020>
   36dac:	ldrb	r1, [r4]
   36db0:	str	r7, [sp]
   36db4:	stmib	sp, {r0, r1}
   36db8:	mov	r0, r5
   36dbc:	mov	r1, #96	; 0x60
   36dc0:	mov	r3, r6
   36dc4:	ldr	r2, [pc, #72]	; 36e14 <bcmp@plt+0x24b38>
   36dc8:	add	r2, pc, r2
   36dcc:	bl	120a8 <snprintf@plt>
   36dd0:	ldr	r0, [pc, #64]	; 36e18 <bcmp@plt+0x24b3c>
   36dd4:	ldr	r0, [pc, r0]
   36dd8:	add	r0, r0, r0, lsl #1
   36ddc:	add	r0, r8, r0, lsl #5
   36de0:	sub	sp, fp, #24
   36de4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   36de8:	ldr	r0, [pc, #44]	; 36e1c <bcmp@plt+0x24b40>
   36dec:	ldr	r1, [pc, #44]	; 36e20 <bcmp@plt+0x24b44>
   36df0:	ldr	r3, [pc, #44]	; 36e24 <bcmp@plt+0x24b48>
   36df4:	movw	r2, #565	; 0x235
   36df8:	add	r0, pc, r0
   36dfc:	add	r1, pc, r1
   36e00:	add	r3, pc, r3
   36e04:	bl	11e08 <__assert_fail@plt>
   36e08:	andeq	r4, r4, ip, ror #25
   36e0c:	ldrdeq	r4, [r4], -r0
   36e10:	strdeq	r4, [r4], -ip
   36e14:			; <UNDEFINED> instruction: 0x00026db0
   36e18:	andeq	r4, r4, ip, ror #24
   36e1c:	andeq	r6, r2, ip, lsr #20
   36e20:	andeq	r6, r2, pc, lsr r6
   36e24:	andeq	r6, r2, r3, lsr #25
   36e28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36e2c:	add	fp, sp, #28
   36e30:	sub	sp, sp, #4
   36e34:	mov	r4, r0
   36e38:	ldr	r0, [pc, #200]	; 36f08 <bcmp@plt+0x24c2c>
   36e3c:	movw	r1, #52429	; 0xcccd
   36e40:	mov	r7, #500	; 0x1f4
   36e44:	movt	r1, #52428	; 0xcccc
   36e48:	ldr	r0, [pc, r0]
   36e4c:	add	r0, r0, #1
   36e50:	umull	r1, r2, r0, r1
   36e54:	lsr	r1, r2, #2
   36e58:	movw	r2, #19525	; 0x4c45
   36e5c:	add	r1, r1, r1, lsl #2
   36e60:	movt	r2, #14928	; 0x3a50
   36e64:	sub	r0, r0, r1
   36e68:	ldr	r1, [pc, #156]	; 36f0c <bcmp@plt+0x24c30>
   36e6c:	add	r1, pc, r1
   36e70:	str	r0, [r1]
   36e74:	mul	r1, r0, r7
   36e78:	ldr	r8, [pc, #144]	; 36f10 <bcmp@plt+0x24c34>
   36e7c:	add	r8, pc, r8
   36e80:	mov	r6, r8
   36e84:	str	r2, [r6, r1]!
   36e88:	mov	r1, #0
   36e8c:	strb	r1, [r6, #4]
   36e90:	ldr	r1, [r4]
   36e94:	ldr	r9, [r1, #4]
   36e98:	cmp	r9, r1
   36e9c:	beq	36efc <bcmp@plt+0x24c20>
   36ea0:	mov	r5, #1
   36ea4:	mla	r7, r0, r7, r8
   36ea8:	ldr	sl, [r9, #8]
   36eac:	mov	r0, r7
   36eb0:	bl	1203c <strlen@plt>
   36eb4:	mov	r6, r0
   36eb8:	ldr	r0, [sl, #4]
   36ebc:	bl	342fc <bcmp@plt+0x22020>
   36ec0:	str	r0, [sp]
   36ec4:	add	r0, r7, r6
   36ec8:	rsb	r1, r6, #500	; 0x1f4
   36ecc:	mov	r3, r5
   36ed0:	ldr	r2, [pc, #60]	; 36f14 <bcmp@plt+0x24c38>
   36ed4:	add	r2, pc, r2
   36ed8:	bl	120a8 <snprintf@plt>
   36edc:	ldr	r9, [r9, #4]
   36ee0:	ldr	r1, [r4]
   36ee4:	ldr	r0, [pc, #44]	; 36f18 <bcmp@plt+0x24c3c>
   36ee8:	mov	r7, #500	; 0x1f4
   36eec:	add	r5, r5, #1
   36ef0:	ldr	r0, [pc, r0]
   36ef4:	cmp	r9, r1
   36ef8:	bne	36ea4 <bcmp@plt+0x24bc8>
   36efc:	mla	r0, r0, r7, r8
   36f00:	sub	sp, fp, #28
   36f04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36f08:	andeq	r6, r4, r0, ror r7
   36f0c:	andeq	r6, r4, ip, asr #14
   36f10:	andeq	r5, r4, r8, ror sp
   36f14:	andeq	r7, r2, lr, asr #32
   36f18:	andeq	r6, r4, r8, asr #13
   36f1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36f20:	add	fp, sp, #28
   36f24:	sub	sp, sp, #4
   36f28:	mov	r4, r0
   36f2c:	ldr	r0, [pc, #196]	; 36ff8 <bcmp@plt+0x24d1c>
   36f30:	movw	r1, #52429	; 0xcccd
   36f34:	mov	r7, #500	; 0x1f4
   36f38:	movt	r1, #52428	; 0xcccc
   36f3c:	ldr	r0, [pc, r0]
   36f40:	add	r0, r0, #1
   36f44:	umull	r1, r2, r0, r1
   36f48:	lsr	r1, r2, #3
   36f4c:	movw	r2, #19538	; 0x4c52
   36f50:	add	r1, r1, r1, lsl #2
   36f54:	movt	r2, #14917	; 0x3a45
   36f58:	sub	r0, r0, r1, lsl #1
   36f5c:	ldr	r1, [pc, #152]	; 36ffc <bcmp@plt+0x24d20>
   36f60:	add	r1, pc, r1
   36f64:	str	r0, [r1]
   36f68:	mul	r1, r0, r7
   36f6c:	ldr	r8, [pc, #140]	; 37000 <bcmp@plt+0x24d24>
   36f70:	add	r8, pc, r8
   36f74:	mov	r6, r8
   36f78:	str	r2, [r6, r1]!
   36f7c:	mov	r1, #0
   36f80:	strb	r1, [r6, #4]
   36f84:	ldr	r1, [r4]
   36f88:	ldr	r9, [r1, #4]
   36f8c:	cmp	r9, r1
   36f90:	beq	36fec <bcmp@plt+0x24d10>
   36f94:	mla	r6, r0, r7, r8
   36f98:	ldr	sl, [r9, #8]
   36f9c:	mov	r0, r6
   36fa0:	bl	1203c <strlen@plt>
   36fa4:	mov	r7, r0
   36fa8:	ldr	r0, [sl]
   36fac:	ldrb	r5, [sl, #4]
   36fb0:	bl	342fc <bcmp@plt+0x22020>
   36fb4:	str	r0, [sp]
   36fb8:	add	r0, r6, r7
   36fbc:	rsb	r1, r7, #500	; 0x1f4
   36fc0:	mov	r3, r5
   36fc4:	ldr	r2, [pc, #56]	; 37004 <bcmp@plt+0x24d28>
   36fc8:	add	r2, pc, r2
   36fcc:	bl	120a8 <snprintf@plt>
   36fd0:	ldr	r9, [r9, #4]
   36fd4:	ldr	r1, [r4]
   36fd8:	ldr	r0, [pc, #40]	; 37008 <bcmp@plt+0x24d2c>
   36fdc:	mov	r7, #500	; 0x1f4
   36fe0:	ldr	r0, [pc, r0]
   36fe4:	cmp	r9, r1
   36fe8:	bne	36f94 <bcmp@plt+0x24cb8>
   36fec:	mla	r0, r0, r7, r8
   36ff0:	sub	sp, fp, #28
   36ff4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36ff8:	andeq	r6, r4, ip, asr ip
   36ffc:	andeq	r6, r4, r8, lsr ip
   37000:	andeq	r6, r4, ip, asr #12
   37004:	andeq	r6, r2, sl, asr pc
   37008:			; <UNDEFINED> instruction: 0x00046bb8
   3700c:	push	{r4, r5, r6, r7, fp, lr}
   37010:	add	fp, sp, #16
   37014:	mov	r4, r0
   37018:	mov	r0, #832	; 0x340
   3701c:	str	r0, [r4]
   37020:	mov	r0, #1
   37024:	add	r5, r4, #8
   37028:	strh	r0, [r4, #4]
   3702c:	ldr	r0, [r1]
   37030:	ldr	r7, [r0, #4]
   37034:	cmp	r7, r0
   37038:	beq	37068 <bcmp@plt+0x24d8c>
   3703c:	mov	r6, r1
   37040:	ldr	r1, [r7, #8]
   37044:	mov	r0, r5
   37048:	bl	34c04 <bcmp@plt+0x22928>
   3704c:	cmp	r0, #1
   37050:	blt	3707c <bcmp@plt+0x24da0>
   37054:	add	r5, r5, r0
   37058:	ldr	r7, [r7, #4]
   3705c:	ldr	r0, [r6]
   37060:	cmp	r7, r0
   37064:	bne	37040 <bcmp@plt+0x24d64>
   37068:	sub	r0, r5, r4
   3706c:	sub	r1, r0, #8
   37070:	rev16	r1, r1
   37074:	strh	r1, [r5, #6]
   37078:	pop	{r4, r5, r6, r7, fp, pc}
   3707c:	mov	r0, #0
   37080:	pop	{r4, r5, r6, r7, fp, pc}
   37084:	push	{r4, sl, fp, lr}
   37088:	add	fp, sp, #8
   3708c:	mov	r4, r0
   37090:	mov	r0, #2
   37094:	cmp	r1, #0
   37098:	strb	r0, [r4, #4]
   3709c:	mov	r0, #832	; 0x340
   370a0:	str	r0, [r4]
   370a4:	beq	370dc <bcmp@plt+0x24e00>
   370a8:	ldrb	r0, [r1, #4]
   370ac:	strb	r0, [r4, #5]
   370b0:	ldr	r0, [r1]
   370b4:	rev	r0, r0
   370b8:	str	r0, [r4, #8]
   370bc:	add	r0, r4, #12
   370c0:	ldr	r1, [r1, #8]
   370c4:	bl	34c04 <bcmp@plt+0x22928>
   370c8:	add	r1, r0, #4
   370cc:	add	r0, r0, #12
   370d0:	rev16	r1, r1
   370d4:	strh	r1, [r4, #6]
   370d8:	pop	{r4, sl, fp, pc}
   370dc:	ldr	r0, [pc, #24]	; 370fc <bcmp@plt+0x24e20>
   370e0:	ldr	r1, [pc, #24]	; 37100 <bcmp@plt+0x24e24>
   370e4:	ldr	r3, [pc, #24]	; 37104 <bcmp@plt+0x24e28>
   370e8:	movw	r2, #758	; 0x2f6
   370ec:	add	r0, pc, r0
   370f0:	add	r1, pc, r1
   370f4:	add	r3, pc, r3
   370f8:	bl	11e08 <__assert_fail@plt>
   370fc:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   37100:	andeq	r6, r2, fp, asr #6
   37104:	muleq	r2, r2, sl
   37108:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3710c:	add	fp, sp, #24
   37110:	mov	r9, r0
   37114:	mov	r0, #832	; 0x340
   37118:	mov	r5, r1
   3711c:	str	r0, [r9]
   37120:	mov	r0, #7
   37124:	add	r7, r9, #12
   37128:	strh	r0, [r9, #4]
   3712c:	ldrh	r0, [r1, #8]
   37130:	rev16	r0, r0
   37134:	strh	r0, [r9, #8]
   37138:	ldrh	r0, [r1]
   3713c:	rev16	r0, r0
   37140:	strh	r0, [r9, #10]
   37144:	mov	r0, r7
   37148:	ldr	r1, [r1, #4]
   3714c:	bl	34c04 <bcmp@plt+0x22928>
   37150:	cmp	r0, #0
   37154:	beq	371f0 <bcmp@plt+0x24f14>
   37158:	ldr	r1, [r5, #12]
   3715c:	add	r8, r7, r0
   37160:	mov	r6, r0
   37164:	mov	r0, r8
   37168:	bl	34c04 <bcmp@plt+0x22928>
   3716c:	cmp	r0, #0
   37170:	beq	371f0 <bcmp@plt+0x24f14>
   37174:	ldr	r1, [r5, #16]
   37178:	add	r8, r8, r0
   3717c:	mov	r7, r0
   37180:	mov	r0, r8
   37184:	bl	34c04 <bcmp@plt+0x22928>
   37188:	cmp	r0, #0
   3718c:	beq	371f0 <bcmp@plt+0x24f14>
   37190:	add	r1, r6, r7
   37194:	add	r1, r1, r0
   37198:	add	r6, r1, #12
   3719c:	ldr	r1, [r5, #20]
   371a0:	ldr	r4, [r1, #4]
   371a4:	cmp	r4, r1
   371a8:	beq	371dc <bcmp@plt+0x24f00>
   371ac:	add	r7, r8, r0
   371b0:	ldr	r1, [r4, #8]
   371b4:	mov	r0, r7
   371b8:	bl	34c04 <bcmp@plt+0x22928>
   371bc:	cmp	r0, #0
   371c0:	beq	371f0 <bcmp@plt+0x24f14>
   371c4:	add	r7, r7, r0
   371c8:	add	r6, r0, r6
   371cc:	ldr	r4, [r4, #4]
   371d0:	ldr	r0, [r5, #20]
   371d4:	cmp	r4, r0
   371d8:	bne	371b0 <bcmp@plt+0x24ed4>
   371dc:	sub	r0, r6, #8
   371e0:	rev16	r0, r0
   371e4:	strh	r0, [r9, #6]
   371e8:	mov	r0, r6
   371ec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   371f0:	mov	r6, #0
   371f4:	mov	r0, r6
   371f8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   371fc:	push	{r4, r5, r6, r7, fp, lr}
   37200:	add	fp, sp, #16
   37204:	mov	r4, r0
   37208:	mov	r0, #589824	; 0x90000
   3720c:	cmp	r1, #0
   37210:	str	r0, [r4, #2]
   37214:	mov	r0, #832	; 0x340
   37218:	strh	r0, [r4]
   3721c:	beq	37280 <bcmp@plt+0x24fa4>
   37220:	ldr	r0, [r1, #4]
   37224:	mov	r5, r1
   37228:	mov	r1, #0
   3722c:	add	r6, r4, #16
   37230:	strh	r1, [r4, #12]
   37234:	rev	r0, r0
   37238:	str	r0, [r4, #8]
   3723c:	ldrb	r0, [r5]
   37240:	strb	r0, [r4, #14]
   37244:	ldrb	r0, [r5, #1]
   37248:	strb	r0, [r4, #15]
   3724c:	mov	r0, r6
   37250:	ldr	r1, [r5, #8]
   37254:	bl	34c04 <bcmp@plt+0x22928>
   37258:	ldr	r1, [r5, #12]
   3725c:	mov	r7, r0
   37260:	add	r0, r6, r0
   37264:	bl	34c04 <bcmp@plt+0x22928>
   37268:	add	r0, r0, r7
   3726c:	add	r1, r0, #8
   37270:	add	r0, r0, #16
   37274:	rev16	r1, r1
   37278:	strh	r1, [r4, #6]
   3727c:	pop	{r4, r5, r6, r7, fp, pc}
   37280:	ldr	r0, [pc, #24]	; 372a0 <bcmp@plt+0x24fc4>
   37284:	ldr	r1, [pc, #24]	; 372a4 <bcmp@plt+0x24fc8>
   37288:	ldr	r3, [pc, #24]	; 372a8 <bcmp@plt+0x24fcc>
   3728c:	movw	r2, #586	; 0x24a
   37290:	add	r0, pc, r0
   37294:	add	r1, pc, r1
   37298:	add	r3, pc, r3
   3729c:	bl	11e08 <__assert_fail@plt>
   372a0:	muleq	r2, r4, r5
   372a4:	andeq	r6, r2, r7, lsr #3
   372a8:	andeq	r6, r2, r5, ror r8
   372ac:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   372b0:	add	fp, sp, #24
   372b4:	mov	r8, r0
   372b8:	mov	r0, #832	; 0x340
   372bc:	str	r0, [r8]
   372c0:	mov	r0, #10
   372c4:	strh	r0, [r8, #4]
   372c8:	ldr	r0, [r1]
   372cc:	ldr	r5, [r0, #4]
   372d0:	cmp	r5, r0
   372d4:	beq	37364 <bcmp@plt+0x25088>
   372d8:	mov	r9, r1
   372dc:	add	r2, r8, #8
   372e0:	mov	r4, #8
   372e4:	mov	r6, #0
   372e8:	ldr	r1, [r5, #8]
   372ec:	ldrb	r0, [r2, #1]
   372f0:	ldrb	r3, [r1]
   372f4:	bfi	r0, r3, #2, #1
   372f8:	and	r3, r3, #1
   372fc:	strb	r0, [r2, #1]
   37300:	and	r0, r0, #253	; 0xfd
   37304:	ldrb	r7, [r1]
   37308:	and	r7, r7, #2
   3730c:	orr	r0, r0, r7
   37310:	orr	r3, r7, r3, lsl #2
   37314:	add	r7, r2, #2
   37318:	strb	r0, [r2, #1]
   3731c:	ldrb	r0, [r1]
   37320:	strb	r6, [r2]
   37324:	ubfx	r0, r0, #2, #1
   37328:	orr	r0, r0, r3
   3732c:	strb	r0, [r2, #1]
   37330:	mov	r0, r7
   37334:	ldr	r1, [r1, #4]
   37338:	bl	34c04 <bcmp@plt+0x22928>
   3733c:	cmp	r0, #0
   37340:	beq	37378 <bcmp@plt+0x2509c>
   37344:	add	r2, r7, r0
   37348:	add	r0, r4, r0
   3734c:	ldr	r5, [r5, #4]
   37350:	add	r4, r0, #2
   37354:	ldr	r0, [r9]
   37358:	cmp	r5, r0
   3735c:	bne	372e8 <bcmp@plt+0x2500c>
   37360:	b	37368 <bcmp@plt+0x2508c>
   37364:	mov	r4, #8
   37368:	sub	r0, r4, #8
   3736c:	mov	r6, r4
   37370:	rev16	r0, r0
   37374:	strh	r0, [r8, #6]
   37378:	mov	r0, r6
   3737c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   37380:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   37384:	add	fp, sp, #24
   37388:	mov	r8, r0
   3738c:	mov	r0, #832	; 0x340
   37390:	str	r0, [r8]
   37394:	mov	r0, #13
   37398:	strh	r0, [r8, #4]
   3739c:	ldr	r0, [r1]
   373a0:	ldr	r5, [r0, #4]
   373a4:	cmp	r5, r0
   373a8:	beq	37408 <bcmp@plt+0x2512c>
   373ac:	mov	r9, r1
   373b0:	add	r2, r8, #8
   373b4:	mov	r4, #8
   373b8:	mov	r6, #0
   373bc:	ldr	r0, [r5, #8]
   373c0:	add	r7, r2, #4
   373c4:	ldrb	r1, [r0, #4]
   373c8:	strh	r6, [r2]
   373cc:	strb	r6, [r2, #2]
   373d0:	strb	r1, [r2, #3]
   373d4:	ldr	r1, [r0]
   373d8:	mov	r0, r7
   373dc:	bl	34c04 <bcmp@plt+0x22928>
   373e0:	cmp	r0, #0
   373e4:	beq	3741c <bcmp@plt+0x25140>
   373e8:	add	r2, r7, r0
   373ec:	add	r0, r4, r0
   373f0:	ldr	r5, [r5, #4]
   373f4:	add	r4, r0, #4
   373f8:	ldr	r0, [r9]
   373fc:	cmp	r5, r0
   37400:	bne	373bc <bcmp@plt+0x250e0>
   37404:	b	3740c <bcmp@plt+0x25130>
   37408:	mov	r4, #8
   3740c:	sub	r0, r4, #8
   37410:	mov	r6, r4
   37414:	rev16	r0, r0
   37418:	strh	r0, [r8, #6]
   3741c:	mov	r0, r6
   37420:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   37424:	push	{r4, r5, r6, sl, fp, lr}
   37428:	add	fp, sp, #16
   3742c:	mov	r5, r0
   37430:	ldr	r0, [r0]
   37434:	mov	r4, r1
   37438:	cmp	r0, #0
   3743c:	bne	37460 <bcmp@plt+0x25184>
   37440:	mov	r0, #4
   37444:	bl	44994 <bcmp@plt+0x326b8>
   37448:	mov	r6, r0
   3744c:	ldr	r0, [pc, #68]	; 37498 <bcmp@plt+0x251bc>
   37450:	ldr	r0, [pc, r0]
   37454:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   37458:	str	r0, [r6]
   3745c:	str	r6, [r5]
   37460:	ldr	r0, [r4]
   37464:	ldr	r6, [r0, #4]
   37468:	cmp	r6, r0
   3746c:	beq	37494 <bcmp@plt+0x251b8>
   37470:	ldr	r0, [r6, #8]
   37474:	bl	34af8 <bcmp@plt+0x2281c>
   37478:	ldr	r1, [r5]
   3747c:	ldr	r1, [r1]
   37480:	bl	3ded0 <bcmp@plt+0x2bbf4>
   37484:	ldr	r6, [r6, #4]
   37488:	ldr	r0, [r4]
   3748c:	cmp	r6, r0
   37490:	bne	37470 <bcmp@plt+0x25194>
   37494:	pop	{r4, r5, r6, sl, fp, pc}
   37498:	andeq	lr, r3, r0, lsr #27
   3749c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   374a0:	add	fp, sp, #24
   374a4:	mov	r4, r0
   374a8:	ldr	r0, [r0]
   374ac:	mov	r5, r1
   374b0:	cmp	r0, #0
   374b4:	beq	37508 <bcmp@plt+0x2522c>
   374b8:	cmp	r5, #0
   374bc:	beq	37548 <bcmp@plt+0x2526c>
   374c0:	ldr	r1, [r5, #8]
   374c4:	ldr	r0, [r0, #8]
   374c8:	bl	3486c <bcmp@plt+0x22590>
   374cc:	ldr	r0, [r4]
   374d0:	cmp	r0, #0
   374d4:	ldrne	r1, [r5]
   374d8:	strne	r1, [r0]
   374dc:	ldrbne	r1, [r5, #4]
   374e0:	strbne	r1, [r0, #4]
   374e4:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   374e8:	ldr	r0, [pc, #176]	; 375a0 <bcmp@plt+0x252c4>
   374ec:	ldr	r1, [pc, #176]	; 375a4 <bcmp@plt+0x252c8>
   374f0:	ldr	r3, [pc, #176]	; 375a8 <bcmp@plt+0x252cc>
   374f4:	movw	r2, #785	; 0x311
   374f8:	add	r0, pc, r0
   374fc:	add	r1, pc, r1
   37500:	add	r3, pc, r3
   37504:	bl	11e08 <__assert_fail@plt>
   37508:	cmp	r5, #0
   3750c:	beq	37568 <bcmp@plt+0x2528c>
   37510:	ldrb	r8, [r5, #4]
   37514:	ldr	r6, [r5, #8]
   37518:	ldr	r7, [r5]
   3751c:	mov	r0, #12
   37520:	bl	44994 <bcmp@plt+0x326b8>
   37524:	mov	r5, r0
   37528:	bl	340d4 <bcmp@plt+0x21df8>
   3752c:	mov	r1, r6
   37530:	str	r0, [r5, #8]
   37534:	str	r7, [r5]
   37538:	bl	3486c <bcmp@plt+0x22590>
   3753c:	strb	r8, [r5, #4]
   37540:	str	r5, [r4]
   37544:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   37548:	ldr	r0, [pc, #68]	; 37594 <bcmp@plt+0x252b8>
   3754c:	ldr	r1, [pc, #68]	; 37598 <bcmp@plt+0x252bc>
   37550:	ldr	r3, [pc, #68]	; 3759c <bcmp@plt+0x252c0>
   37554:	movw	r2, #778	; 0x30a
   37558:	add	r0, pc, r0
   3755c:	add	r1, pc, r1
   37560:	add	r3, pc, r3
   37564:	bl	11e08 <__assert_fail@plt>
   37568:	ldr	r0, [pc, #24]	; 37588 <bcmp@plt+0x252ac>
   3756c:	ldr	r1, [pc, #24]	; 3758c <bcmp@plt+0x252b0>
   37570:	ldr	r3, [pc, #24]	; 37590 <bcmp@plt+0x252b4>
   37574:	movw	r2, #771	; 0x303
   37578:	add	r0, pc, r0
   3757c:	add	r1, pc, r1
   37580:	add	r3, pc, r3
   37584:	bl	11e08 <__assert_fail@plt>
   37588:	andeq	r8, r2, ip, ror #12
   3758c:			; <UNDEFINED> instruction: 0x00025ebf
   37590:	andeq	r6, r2, r9, lsr #12
   37594:	andeq	r8, r2, ip, lsl #13
   37598:	ldrdeq	r5, [r2], -pc	; <UNPREDICTABLE>
   3759c:	andeq	r6, r2, ip, ror #12
   375a0:	strdeq	r6, [r2], -fp
   375a4:	andeq	r5, r2, pc, lsr pc
   375a8:	strdeq	r6, [r2], -r8
   375ac:	push	{r4, r5, r6, sl, fp, lr}
   375b0:	add	fp, sp, #16
   375b4:	cmp	r1, #0
   375b8:	beq	3764c <bcmp@plt+0x25370>
   375bc:	ldr	r5, [r0]
   375c0:	mov	r4, r1
   375c4:	mov	r6, r0
   375c8:	cmp	r5, #0
   375cc:	bne	375f4 <bcmp@plt+0x25318>
   375d0:	mov	r0, #1
   375d4:	mov	r1, #20
   375d8:	bl	12204 <calloc@plt>
   375dc:	mov	r5, r0
   375e0:	bl	340d4 <bcmp@plt+0x21df8>
   375e4:	cmp	r5, #0
   375e8:	str	r0, [r5, #16]
   375ec:	str	r5, [r6]
   375f0:	beq	3766c <bcmp@plt+0x25390>
   375f4:	ldrb	r0, [r4]
   375f8:	strb	r0, [r5]
   375fc:	ldrh	r0, [r4, #2]
   37600:	strh	r0, [r5, #2]
   37604:	ldrb	r0, [r4, #4]
   37608:	strb	r0, [r5, #4]
   3760c:	ldrb	r0, [r4, #5]
   37610:	strb	r0, [r5, #5]
   37614:	ldrb	r0, [r4, #6]
   37618:	strb	r0, [r5, #6]
   3761c:	ldrh	r0, [r4, #8]
   37620:	strh	r0, [r5, #8]
   37624:	ldrb	r0, [r4, #10]
   37628:	strb	r0, [r5, #10]
   3762c:	ldrb	r0, [r4, #11]
   37630:	strb	r0, [r5, #11]
   37634:	ldr	r0, [r4, #12]
   37638:	str	r0, [r5, #12]
   3763c:	ldr	r0, [r5, #16]
   37640:	ldr	r1, [r4, #16]
   37644:	pop	{r4, r5, r6, sl, fp, lr}
   37648:	b	3486c <bcmp@plt+0x22590>
   3764c:	ldr	r0, [pc, #56]	; 3768c <bcmp@plt+0x253b0>
   37650:	ldr	r1, [pc, #56]	; 37690 <bcmp@plt+0x253b4>
   37654:	ldr	r3, [pc, #56]	; 37694 <bcmp@plt+0x253b8>
   37658:	movw	r2, #1086	; 0x43e
   3765c:	add	r0, pc, r0
   37660:	add	r1, pc, r1
   37664:	add	r3, pc, r3
   37668:	bl	11e08 <__assert_fail@plt>
   3766c:	ldr	r0, [pc, #36]	; 37698 <bcmp@plt+0x253bc>
   37670:	ldr	r1, [pc, #36]	; 3769c <bcmp@plt+0x253c0>
   37674:	ldr	r3, [pc, #36]	; 376a0 <bcmp@plt+0x253c4>
   37678:	movw	r2, #983	; 0x3d7
   3767c:	add	r0, pc, r0
   37680:	add	r1, pc, r1
   37684:	add	r3, pc, r3
   37688:	bl	11e08 <__assert_fail@plt>
   3768c:	andeq	r6, r2, r9, lsl #1
   37690:	ldrdeq	r5, [r2], -fp
   37694:	andeq	r6, r2, r7, ror #16
   37698:	andeq	r6, r2, r8, asr #12
   3769c:			; <UNDEFINED> instruction: 0x00025dbb
   376a0:	andeq	r6, r2, sp, asr #13
   376a4:	push	{r4, r5, r6, sl, fp, lr}
   376a8:	add	fp, sp, #16
   376ac:	ldr	r5, [r0]
   376b0:	mov	r4, r1
   376b4:	cmp	r5, #0
   376b8:	bne	376f8 <bcmp@plt+0x2541c>
   376bc:	mov	r6, r0
   376c0:	mov	r0, #24
   376c4:	bl	44994 <bcmp@plt+0x326b8>
   376c8:	mov	r5, r0
   376cc:	bl	340d4 <bcmp@plt+0x21df8>
   376d0:	str	r0, [r5, #12]
   376d4:	bl	340d4 <bcmp@plt+0x21df8>
   376d8:	str	r0, [r5, #4]
   376dc:	bl	340d4 <bcmp@plt+0x21df8>
   376e0:	str	r0, [r5, #16]
   376e4:	ldr	r0, [pc, #124]	; 37768 <bcmp@plt+0x2548c>
   376e8:	ldr	r0, [pc, r0]
   376ec:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   376f0:	str	r0, [r5, #20]
   376f4:	str	r5, [r6]
   376f8:	ldrh	r0, [r4]
   376fc:	strh	r0, [r5]
   37700:	ldrh	r0, [r4, #8]
   37704:	strh	r0, [r5, #8]
   37708:	ldr	r0, [r5, #4]
   3770c:	ldr	r1, [r4, #4]
   37710:	bl	3486c <bcmp@plt+0x22590>
   37714:	ldr	r1, [r4, #12]
   37718:	ldr	r0, [r5, #12]
   3771c:	bl	3486c <bcmp@plt+0x22590>
   37720:	ldr	r1, [r4, #16]
   37724:	ldr	r0, [r5, #16]
   37728:	bl	3486c <bcmp@plt+0x22590>
   3772c:	ldr	r0, [r5, #20]
   37730:	bl	3e314 <bcmp@plt+0x2c038>
   37734:	ldr	r0, [r4, #20]
   37738:	ldr	r6, [r0, #4]
   3773c:	cmp	r6, r0
   37740:	beq	37764 <bcmp@plt+0x25488>
   37744:	ldr	r0, [r6, #8]
   37748:	bl	34af8 <bcmp@plt+0x2281c>
   3774c:	ldr	r1, [r5, #20]
   37750:	bl	3dd80 <bcmp@plt+0x2baa4>
   37754:	ldr	r6, [r6, #4]
   37758:	ldr	r0, [r4, #20]
   3775c:	cmp	r6, r0
   37760:	bne	37744 <bcmp@plt+0x25468>
   37764:	pop	{r4, r5, r6, sl, fp, pc}
   37768:	andeq	lr, r3, r8, lsl #22
   3776c:	push	{r4, r5, r6, sl, fp, lr}
   37770:	add	fp, sp, #16
   37774:	ldr	r6, [r0]
   37778:	mov	r4, r1
   3777c:	mov	r5, r0
   37780:	cmp	r6, #0
   37784:	bne	377ac <bcmp@plt+0x254d0>
   37788:	mov	r0, #1
   3778c:	mov	r1, #16
   37790:	bl	12204 <calloc@plt>
   37794:	mov	r6, r0
   37798:	bl	340d4 <bcmp@plt+0x21df8>
   3779c:	str	r0, [r6, #8]
   377a0:	bl	340d4 <bcmp@plt+0x21df8>
   377a4:	str	r0, [r6, #12]
   377a8:	str	r6, [r5]
   377ac:	cmp	r4, #0
   377b0:	beq	377fc <bcmp@plt+0x25520>
   377b4:	cmp	r6, #0
   377b8:	beq	3781c <bcmp@plt+0x25540>
   377bc:	ldr	r0, [r4, #4]
   377c0:	str	r0, [r6, #4]
   377c4:	ldrb	r0, [r4]
   377c8:	strb	r0, [r6]
   377cc:	ldrb	r0, [r4, #1]
   377d0:	strb	r0, [r6, #1]
   377d4:	ldr	r0, [r6, #8]
   377d8:	ldr	r1, [r4, #8]
   377dc:	bl	3486c <bcmp@plt+0x22590>
   377e0:	ldr	r0, [r5]
   377e4:	cmp	r0, #0
   377e8:	beq	3783c <bcmp@plt+0x25560>
   377ec:	ldr	r1, [r4, #12]
   377f0:	ldr	r0, [r0, #12]
   377f4:	pop	{r4, r5, r6, sl, fp, lr}
   377f8:	b	3486c <bcmp@plt+0x22590>
   377fc:	ldr	r0, [pc, #88]	; 3785c <bcmp@plt+0x25580>
   37800:	ldr	r1, [pc, #88]	; 37860 <bcmp@plt+0x25584>
   37804:	ldr	r3, [pc, #88]	; 37864 <bcmp@plt+0x25588>
   37808:	movw	r2, #586	; 0x24a
   3780c:	add	r0, pc, r0
   37810:	add	r1, pc, r1
   37814:	add	r3, pc, r3
   37818:	bl	11e08 <__assert_fail@plt>
   3781c:	ldr	r0, [pc, #68]	; 37868 <bcmp@plt+0x2558c>
   37820:	ldr	r1, [pc, #68]	; 3786c <bcmp@plt+0x25590>
   37824:	ldr	r3, [pc, #68]	; 37870 <bcmp@plt+0x25594>
   37828:	movw	r2, #471	; 0x1d7
   3782c:	add	r0, pc, r0
   37830:	add	r1, pc, r1
   37834:	add	r3, pc, r3
   37838:	bl	11e08 <__assert_fail@plt>
   3783c:	ldr	r0, [pc, #48]	; 37874 <bcmp@plt+0x25598>
   37840:	ldr	r1, [pc, #48]	; 37878 <bcmp@plt+0x2559c>
   37844:	ldr	r3, [pc, #48]	; 3787c <bcmp@plt+0x255a0>
   37848:	mov	r2, #572	; 0x23c
   3784c:	add	r0, pc, r0
   37850:	add	r1, pc, r1
   37854:	add	r3, pc, r3
   37858:	bl	11e08 <__assert_fail@plt>
   3785c:	andeq	r6, r2, r8, lsl r0
   37860:	andeq	r5, r2, fp, lsr #24
   37864:	strdeq	r6, [r2], -r9
   37868:	strdeq	r5, [r2], -r8
   3786c:	andeq	r5, r2, fp, lsl #24
   37870:	andeq	r6, r2, r8, asr #2
   37874:	ldrdeq	r5, [r2], -r8
   37878:	andeq	r5, r2, fp, ror #23
   3787c:	andeq	r6, r2, r4, ror r2
   37880:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   37884:	add	fp, sp, #24
   37888:	ldr	r5, [r0]
   3788c:	mov	r8, r1
   37890:	cmp	r5, #0
   37894:	bne	378bc <bcmp@plt+0x255e0>
   37898:	mov	r6, r0
   3789c:	mov	r0, #4
   378a0:	bl	44994 <bcmp@plt+0x326b8>
   378a4:	mov	r5, r0
   378a8:	ldr	r0, [pc, #140]	; 3793c <bcmp@plt+0x25660>
   378ac:	ldr	r0, [pc, r0]
   378b0:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   378b4:	str	r0, [r5]
   378b8:	str	r5, [r6]
   378bc:	ldr	r0, [r8]
   378c0:	ldr	r7, [r0, #4]
   378c4:	cmp	r7, r0
   378c8:	beq	37938 <bcmp@plt+0x2565c>
   378cc:	ldr	r4, [r7, #8]
   378d0:	mov	r0, #8
   378d4:	bl	44994 <bcmp@plt+0x326b8>
   378d8:	mov	r6, r0
   378dc:	ldrb	r0, [r4]
   378e0:	ldrb	r1, [r6]
   378e4:	bfi	r1, r0, #0, #1
   378e8:	strb	r1, [r6]
   378ec:	ldrb	r0, [r4]
   378f0:	lsr	r0, r0, #1
   378f4:	bfi	r1, r0, #1, #1
   378f8:	strb	r1, [r6]
   378fc:	and	r0, r1, #251	; 0xfb
   37900:	ldrb	r1, [r4]
   37904:	and	r1, r1, #4
   37908:	orr	r0, r0, r1
   3790c:	strb	r0, [r6]
   37910:	ldr	r0, [r4, #4]
   37914:	bl	34af8 <bcmp@plt+0x2281c>
   37918:	str	r0, [r6, #4]
   3791c:	mov	r0, r6
   37920:	ldr	r1, [r5]
   37924:	bl	3ded0 <bcmp@plt+0x2bbf4>
   37928:	ldr	r7, [r7, #4]
   3792c:	ldr	r0, [r8]
   37930:	cmp	r7, r0
   37934:	bne	378cc <bcmp@plt+0x255f0>
   37938:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3793c:	ldrdeq	lr, [r3], -r0
   37940:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   37944:	add	fp, sp, #24
   37948:	ldr	r5, [r0]
   3794c:	mov	r8, r1
   37950:	cmp	r5, #0
   37954:	bne	3797c <bcmp@plt+0x256a0>
   37958:	mov	r6, r0
   3795c:	mov	r0, #4
   37960:	bl	44994 <bcmp@plt+0x326b8>
   37964:	mov	r5, r0
   37968:	ldr	r0, [pc, #96]	; 379d0 <bcmp@plt+0x256f4>
   3796c:	ldr	r0, [pc, r0]
   37970:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   37974:	str	r0, [r5]
   37978:	str	r5, [r6]
   3797c:	ldr	r0, [r8]
   37980:	ldr	r7, [r0, #4]
   37984:	cmp	r7, r0
   37988:	beq	379cc <bcmp@plt+0x256f0>
   3798c:	ldr	r4, [r7, #8]
   37990:	mov	r0, #8
   37994:	bl	44994 <bcmp@plt+0x326b8>
   37998:	mov	r6, r0
   3799c:	ldrb	r0, [r4, #4]
   379a0:	strb	r0, [r6, #4]
   379a4:	ldr	r0, [r4]
   379a8:	bl	34af8 <bcmp@plt+0x2281c>
   379ac:	str	r0, [r6]
   379b0:	mov	r0, r6
   379b4:	ldr	r1, [r5]
   379b8:	bl	3ded0 <bcmp@plt+0x2bbf4>
   379bc:	ldr	r7, [r7, #4]
   379c0:	ldr	r0, [r8]
   379c4:	cmp	r7, r0
   379c8:	bne	3798c <bcmp@plt+0x256b0>
   379cc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   379d0:	andeq	lr, r3, r8, lsr #18
   379d4:	push	{r4, r5, r6, sl, fp, lr}
   379d8:	add	fp, sp, #16
   379dc:	ldr	r2, [r1]
   379e0:	ldr	r1, [r0]
   379e4:	mov	r4, r0
   379e8:	mov	r0, #1
   379ec:	ldr	r3, [r2, #12]
   379f0:	ldr	r6, [r1, #12]
   379f4:	cmp	r6, r3
   379f8:	bgt	37a48 <bcmp@plt+0x2576c>
   379fc:	mov	r0, #2
   37a00:	blt	37a48 <bcmp@plt+0x2576c>
   37a04:	cmp	r3, #0
   37a08:	ldr	r6, [r1, #4]
   37a0c:	mov	r5, #0
   37a10:	ldrne	r5, [r2, #4]
   37a14:	cmp	r6, r1
   37a18:	beq	37a44 <bcmp@plt+0x25768>
   37a1c:	ldr	r1, [r5, #8]
   37a20:	ldr	r0, [r6, #8]
   37a24:	bl	34da0 <bcmp@plt+0x22ac4>
   37a28:	cmp	r0, #0
   37a2c:	bne	37a48 <bcmp@plt+0x2576c>
   37a30:	ldr	r6, [r6, #4]
   37a34:	ldr	r0, [r4]
   37a38:	ldr	r5, [r5, #4]
   37a3c:	cmp	r6, r0
   37a40:	bne	37a1c <bcmp@plt+0x25740>
   37a44:	mov	r0, #0
   37a48:	pop	{r4, r5, r6, sl, fp, pc}
   37a4c:	push	{fp, lr}
   37a50:	mov	fp, sp
   37a54:	cmp	r0, #0
   37a58:	cmpne	r1, #0
   37a5c:	bne	37a80 <bcmp@plt+0x257a4>
   37a60:	ldr	r0, [pc, #84]	; 37abc <bcmp@plt+0x257e0>
   37a64:	ldr	r1, [pc, #84]	; 37ac0 <bcmp@plt+0x257e4>
   37a68:	ldr	r3, [pc, #84]	; 37ac4 <bcmp@plt+0x257e8>
   37a6c:	movw	r2, #771	; 0x303
   37a70:	add	r0, pc, r0
   37a74:	add	r1, pc, r1
   37a78:	add	r3, pc, r3
   37a7c:	bl	11e08 <__assert_fail@plt>
   37a80:	ldr	r2, [r0]
   37a84:	ldr	r3, [r1]
   37a88:	cmp	r2, r3
   37a8c:	bne	37ab0 <bcmp@plt+0x257d4>
   37a90:	ldrb	r2, [r1, #4]
   37a94:	ldrb	r3, [r0, #4]
   37a98:	cmp	r3, r2
   37a9c:	bne	37ab0 <bcmp@plt+0x257d4>
   37aa0:	ldr	r1, [r1, #8]
   37aa4:	ldr	r0, [r0, #8]
   37aa8:	pop	{fp, lr}
   37aac:	b	34da0 <bcmp@plt+0x22ac4>
   37ab0:	mov	r0, #2
   37ab4:	movwhi	r0, #1
   37ab8:	pop	{fp, pc}
   37abc:	andeq	r8, r2, r4, ror r1
   37ac0:	andeq	r5, r2, r7, asr #19
   37ac4:	andeq	r6, r2, r1, lsr r1
   37ac8:	push	{r4, r5, r6, r7, fp, lr}
   37acc:	add	fp, sp, #16
   37ad0:	mov	r5, r1
   37ad4:	mov	r4, r0
   37ad8:	ldr	r1, [r1, #4]
   37adc:	ldr	r0, [r0, #4]
   37ae0:	bl	34da0 <bcmp@plt+0x22ac4>
   37ae4:	cmp	r0, #0
   37ae8:	bne	37b90 <bcmp@plt+0x258b4>
   37aec:	ldr	r1, [r5, #16]
   37af0:	ldr	r0, [r4, #16]
   37af4:	bl	34da0 <bcmp@plt+0x22ac4>
   37af8:	cmp	r0, #0
   37afc:	bne	37b90 <bcmp@plt+0x258b4>
   37b00:	ldr	r1, [r5, #12]
   37b04:	ldr	r0, [r4, #12]
   37b08:	bl	34da0 <bcmp@plt+0x22ac4>
   37b0c:	cmp	r0, #0
   37b10:	popne	{r4, r5, r6, r7, fp, pc}
   37b14:	ldrh	r0, [r5]
   37b18:	ldrh	r1, [r4]
   37b1c:	cmp	r1, r0
   37b20:	bne	37b88 <bcmp@plt+0x258ac>
   37b24:	ldr	r0, [r5, #20]
   37b28:	ldr	r1, [r4, #20]
   37b2c:	ldr	r0, [r0, #12]
   37b30:	ldr	r2, [r1, #12]
   37b34:	cmp	r2, r0
   37b38:	bne	37b94 <bcmp@plt+0x258b8>
   37b3c:	ldr	r7, [r1, #4]
   37b40:	cmp	r7, r1
   37b44:	beq	37b74 <bcmp@plt+0x25898>
   37b48:	ldr	r6, [pc, #88]	; 37ba8 <bcmp@plt+0x258cc>
   37b4c:	ldr	r6, [pc, r6]
   37b50:	ldr	r0, [r7, #8]
   37b54:	mov	r2, r6
   37b58:	bl	3df9c <bcmp@plt+0x2bcc0>
   37b5c:	cmp	r0, #0
   37b60:	bne	37ba0 <bcmp@plt+0x258c4>
   37b64:	ldr	r1, [r4, #20]
   37b68:	ldr	r7, [r7, #4]
   37b6c:	cmp	r7, r1
   37b70:	bne	37b50 <bcmp@plt+0x25874>
   37b74:	ldrh	r1, [r5, #8]
   37b78:	ldrh	r2, [r4, #8]
   37b7c:	mov	r0, #0
   37b80:	cmp	r2, r1
   37b84:	beq	37b90 <bcmp@plt+0x258b4>
   37b88:	mov	r0, #2
   37b8c:	movwhi	r0, #1
   37b90:	pop	{r4, r5, r6, r7, fp, pc}
   37b94:	mov	r0, #2
   37b98:	movwgt	r0, #1
   37b9c:	pop	{r4, r5, r6, r7, fp, pc}
   37ba0:	mov	r0, #1
   37ba4:	pop	{r4, r5, r6, r7, fp, pc}
   37ba8:	andeq	lr, r3, r8, lsl #14
   37bac:	push	{r4, r5, fp, lr}
   37bb0:	add	fp, sp, #8
   37bb4:	cmp	r0, #0
   37bb8:	movne	r5, r1
   37bbc:	cmpne	r1, #0
   37bc0:	bne	37be4 <bcmp@plt+0x25908>
   37bc4:	ldr	r0, [pc, #120]	; 37c44 <bcmp@plt+0x25968>
   37bc8:	ldr	r1, [pc, #120]	; 37c48 <bcmp@plt+0x2596c>
   37bcc:	ldr	r3, [pc, #120]	; 37c4c <bcmp@plt+0x25970>
   37bd0:	movw	r2, #586	; 0x24a
   37bd4:	add	r0, pc, r0
   37bd8:	add	r1, pc, r1
   37bdc:	add	r3, pc, r3
   37be0:	bl	11e08 <__assert_fail@plt>
   37be4:	ldr	r1, [r5, #4]
   37be8:	ldr	r2, [r0, #4]
   37bec:	mov	r4, r0
   37bf0:	mvn	r0, #0
   37bf4:	cmp	r2, r1
   37bf8:	bne	37c30 <bcmp@plt+0x25954>
   37bfc:	ldrb	r1, [r5]
   37c00:	ldrb	r2, [r4]
   37c04:	cmp	r2, r1
   37c08:	bne	37c30 <bcmp@plt+0x25954>
   37c0c:	ldrb	r1, [r5, #1]
   37c10:	ldrb	r2, [r4, #1]
   37c14:	cmp	r2, r1
   37c18:	popne	{r4, r5, fp, pc}
   37c1c:	ldr	r1, [r5, #8]
   37c20:	ldr	r0, [r4, #8]
   37c24:	bl	34da0 <bcmp@plt+0x22ac4>
   37c28:	cmp	r0, #0
   37c2c:	beq	37c34 <bcmp@plt+0x25958>
   37c30:	pop	{r4, r5, fp, pc}
   37c34:	ldr	r1, [r5, #12]
   37c38:	ldr	r0, [r4, #12]
   37c3c:	pop	{r4, r5, fp, lr}
   37c40:	b	34da0 <bcmp@plt+0x22ac4>
   37c44:	andeq	r5, r2, r0, asr ip
   37c48:	andeq	r5, r2, r3, ror #16
   37c4c:	andeq	r5, r2, r1, lsr pc
   37c50:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   37c54:	add	fp, sp, #24
   37c58:	mov	r9, r0
   37c5c:	ldr	r0, [r0]
   37c60:	mov	r8, r1
   37c64:	mov	r7, #0
   37c68:	mov	r6, #0
   37c6c:	ldr	r1, [r0, #12]
   37c70:	cmp	r1, #0
   37c74:	ldr	r1, [r8]
   37c78:	ldrne	r7, [r0, #4]
   37c7c:	ldr	r2, [r1, #12]
   37c80:	cmp	r2, #0
   37c84:	ldrne	r6, [r1, #4]
   37c88:	cmp	r7, r0
   37c8c:	cmpne	r6, r1
   37c90:	bne	37c9c <bcmp@plt+0x259c0>
   37c94:	mov	r0, #0
   37c98:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   37c9c:	ldr	r4, [r6, #8]
   37ca0:	ldr	r5, [r7, #8]
   37ca4:	ldr	r1, [r4, #4]
   37ca8:	ldr	r0, [r5, #4]
   37cac:	bl	34da0 <bcmp@plt+0x22ac4>
   37cb0:	cmp	r0, #0
   37cb4:	bne	37cec <bcmp@plt+0x25a10>
   37cb8:	ldrb	r0, [r5]
   37cbc:	ldrb	r1, [r4]
   37cc0:	eor	r0, r1, r0
   37cc4:	tst	r0, #7
   37cc8:	bne	37d04 <bcmp@plt+0x25a28>
   37ccc:	ldr	r7, [r7]
   37cd0:	ldr	r0, [r9]
   37cd4:	cmp	r7, r0
   37cd8:	ldrne	r6, [r6]
   37cdc:	ldrne	r0, [r8]
   37ce0:	cmpne	r6, r0
   37ce4:	bne	37c9c <bcmp@plt+0x259c0>
   37ce8:	b	37c94 <bcmp@plt+0x259b8>
   37cec:	cmn	r0, #1
   37cf0:	bgt	37c98 <bcmp@plt+0x259bc>
   37cf4:	ldr	r1, [r4, #4]
   37cf8:	ldr	r0, [r5, #4]
   37cfc:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   37d00:	b	34f04 <bcmp@plt+0x22c28>
   37d04:	mov	r0, #1
   37d08:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   37d0c:	push	{r4, r5, r6, r7, fp, lr}
   37d10:	add	fp, sp, #16
   37d14:	mov	r5, r0
   37d18:	ldr	r0, [r0]
   37d1c:	mov	r4, r1
   37d20:	mov	r7, #0
   37d24:	mov	r6, #0
   37d28:	ldr	r1, [r0, #12]
   37d2c:	cmp	r1, #0
   37d30:	ldr	r1, [r4]
   37d34:	ldrne	r7, [r0, #4]
   37d38:	ldr	r2, [r1, #12]
   37d3c:	cmp	r2, #0
   37d40:	ldrne	r6, [r1, #4]
   37d44:	cmp	r7, r0
   37d48:	cmpne	r6, r1
   37d4c:	bne	37d58 <bcmp@plt+0x25a7c>
   37d50:	mov	r0, #0
   37d54:	pop	{r4, r5, r6, r7, fp, pc}
   37d58:	ldr	r0, [r6, #8]
   37d5c:	ldr	r2, [r7, #8]
   37d60:	ldrb	r1, [r0, #4]
   37d64:	ldrb	r3, [r2, #4]
   37d68:	cmp	r3, r1
   37d6c:	bne	37da4 <bcmp@plt+0x25ac8>
   37d70:	ldr	r1, [r0]
   37d74:	ldr	r0, [r2]
   37d78:	bl	34da0 <bcmp@plt+0x22ac4>
   37d7c:	cmp	r0, #0
   37d80:	bne	37d54 <bcmp@plt+0x25a78>
   37d84:	ldr	r7, [r7, #4]
   37d88:	ldr	r0, [r5]
   37d8c:	cmp	r7, r0
   37d90:	ldrne	r6, [r6, #4]
   37d94:	ldrne	r0, [r4]
   37d98:	cmpne	r6, r0
   37d9c:	bne	37d58 <bcmp@plt+0x25a7c>
   37da0:	b	37d50 <bcmp@plt+0x25a74>
   37da4:	mov	r0, #2
   37da8:	movwcc	r0, #1
   37dac:	pop	{r4, r5, r6, r7, fp, pc}
   37db0:	push	{r4, r5, r6, sl, fp, lr}
   37db4:	add	fp, sp, #16
   37db8:	mov	r4, r0
   37dbc:	ldr	r0, [r0]
   37dc0:	mov	r5, #8
   37dc4:	ldr	r6, [r0, #4]
   37dc8:	cmp	r6, r0
   37dcc:	beq	37dec <bcmp@plt+0x25b10>
   37dd0:	ldr	r0, [r6, #8]
   37dd4:	bl	341b8 <bcmp@plt+0x21edc>
   37dd8:	add	r5, r0, r5
   37ddc:	ldr	r6, [r6, #4]
   37de0:	ldr	r0, [r4]
   37de4:	cmp	r6, r0
   37de8:	bne	37dd0 <bcmp@plt+0x25af4>
   37dec:	mov	r0, r5
   37df0:	pop	{r4, r5, r6, sl, fp, pc}
   37df4:	push	{fp, lr}
   37df8:	mov	fp, sp
   37dfc:	cmp	r0, #0
   37e00:	beq	37e14 <bcmp@plt+0x25b38>
   37e04:	ldr	r0, [r0, #8]
   37e08:	bl	341b8 <bcmp@plt+0x21edc>
   37e0c:	add	r0, r0, #12
   37e10:	pop	{fp, pc}
   37e14:	ldr	r0, [pc, #24]	; 37e34 <bcmp@plt+0x25b58>
   37e18:	ldr	r1, [pc, #24]	; 37e38 <bcmp@plt+0x25b5c>
   37e1c:	ldr	r3, [pc, #24]	; 37e3c <bcmp@plt+0x25b60>
   37e20:	movw	r2, #778	; 0x30a
   37e24:	add	r0, pc, r0
   37e28:	add	r1, pc, r1
   37e2c:	add	r3, pc, r3
   37e30:	bl	11e08 <__assert_fail@plt>
   37e34:	andeq	r7, r2, r0, asr #27
   37e38:	andeq	r5, r2, r3, lsl r6
   37e3c:	andeq	r5, r2, r0, lsr #27
   37e40:	push	{r4, r5, r6, sl, fp, lr}
   37e44:	add	fp, sp, #16
   37e48:	mov	r4, r0
   37e4c:	ldr	r0, [r0, #4]
   37e50:	bl	341b8 <bcmp@plt+0x21edc>
   37e54:	mov	r5, r0
   37e58:	ldr	r0, [r4, #12]
   37e5c:	bl	341b8 <bcmp@plt+0x21edc>
   37e60:	add	r5, r5, r0
   37e64:	ldr	r0, [r4, #16]
   37e68:	bl	341b8 <bcmp@plt+0x21edc>
   37e6c:	add	r0, r5, r0
   37e70:	add	r5, r0, #12
   37e74:	ldr	r0, [r4, #20]
   37e78:	ldr	r6, [r0, #4]
   37e7c:	cmp	r6, r0
   37e80:	beq	37ea0 <bcmp@plt+0x25bc4>
   37e84:	ldr	r0, [r6, #8]
   37e88:	bl	341b8 <bcmp@plt+0x21edc>
   37e8c:	add	r5, r0, r5
   37e90:	ldr	r6, [r6, #4]
   37e94:	ldr	r0, [r4, #20]
   37e98:	cmp	r6, r0
   37e9c:	bne	37e84 <bcmp@plt+0x25ba8>
   37ea0:	mov	r0, r5
   37ea4:	pop	{r4, r5, r6, sl, fp, pc}
   37ea8:	push	{r4, r5, fp, lr}
   37eac:	add	fp, sp, #8
   37eb0:	cmp	r0, #0
   37eb4:	beq	37edc <bcmp@plt+0x25c00>
   37eb8:	mov	r4, r0
   37ebc:	ldr	r0, [r0, #8]
   37ec0:	bl	341b8 <bcmp@plt+0x21edc>
   37ec4:	mov	r5, r0
   37ec8:	ldr	r0, [r4, #12]
   37ecc:	bl	341b8 <bcmp@plt+0x21edc>
   37ed0:	add	r0, r5, r0
   37ed4:	add	r0, r0, #16
   37ed8:	pop	{r4, r5, fp, pc}
   37edc:	ldr	r0, [pc, #24]	; 37efc <bcmp@plt+0x25c20>
   37ee0:	ldr	r1, [pc, #24]	; 37f00 <bcmp@plt+0x25c24>
   37ee4:	ldr	r3, [pc, #24]	; 37f04 <bcmp@plt+0x25c28>
   37ee8:	movw	r2, #565	; 0x235
   37eec:	add	r0, pc, r0
   37ef0:	add	r1, pc, r1
   37ef4:	add	r3, pc, r3
   37ef8:	bl	11e08 <__assert_fail@plt>
   37efc:	andeq	r5, r2, r8, lsr r9
   37f00:	andeq	r5, r2, fp, asr #10
   37f04:	andeq	r5, r2, pc, lsr #23
   37f08:	push	{r4, r5, r6, sl, fp, lr}
   37f0c:	add	fp, sp, #16
   37f10:	mov	r4, r0
   37f14:	ldr	r0, [r0]
   37f18:	mov	r5, #8
   37f1c:	ldr	r6, [r0, #4]
   37f20:	cmp	r6, r0
   37f24:	beq	37f4c <bcmp@plt+0x25c70>
   37f28:	ldr	r0, [r6, #8]
   37f2c:	ldr	r0, [r0, #4]
   37f30:	bl	341b8 <bcmp@plt+0x21edc>
   37f34:	add	r0, r5, r0
   37f38:	ldr	r6, [r6, #4]
   37f3c:	add	r5, r0, #2
   37f40:	ldr	r0, [r4]
   37f44:	cmp	r6, r0
   37f48:	bne	37f28 <bcmp@plt+0x25c4c>
   37f4c:	mov	r0, r5
   37f50:	pop	{r4, r5, r6, sl, fp, pc}
   37f54:	push	{r4, r5, r6, sl, fp, lr}
   37f58:	add	fp, sp, #16
   37f5c:	mov	r4, r0
   37f60:	ldr	r0, [r0]
   37f64:	mov	r5, #8
   37f68:	ldr	r6, [r0, #4]
   37f6c:	cmp	r6, r0
   37f70:	beq	37f98 <bcmp@plt+0x25cbc>
   37f74:	ldr	r0, [r6, #8]
   37f78:	ldr	r0, [r0]
   37f7c:	bl	341b8 <bcmp@plt+0x21edc>
   37f80:	add	r0, r5, r0
   37f84:	ldr	r6, [r6, #4]
   37f88:	add	r5, r0, #4
   37f8c:	ldr	r0, [r4]
   37f90:	cmp	r6, r0
   37f94:	bne	37f74 <bcmp@plt+0x25c98>
   37f98:	mov	r0, r5
   37f9c:	pop	{r4, r5, r6, sl, fp, pc}
   37fa0:	push	{r4, r5, fp, lr}
   37fa4:	add	fp, sp, #8
   37fa8:	mov	r4, r0
   37fac:	ldr	r0, [r0]
   37fb0:	ldr	r5, [r0, #4]
   37fb4:	cmp	r5, r0
   37fb8:	beq	37fdc <bcmp@plt+0x25d00>
   37fbc:	ldr	r0, [r5, #8]
   37fc0:	bl	34548 <bcmp@plt+0x2226c>
   37fc4:	cmp	r0, #0
   37fc8:	bne	37fe0 <bcmp@plt+0x25d04>
   37fcc:	ldr	r5, [r5, #4]
   37fd0:	ldr	r0, [r4]
   37fd4:	cmp	r5, r0
   37fd8:	bne	37fbc <bcmp@plt+0x25ce0>
   37fdc:	mov	r0, #0
   37fe0:	pop	{r4, r5, fp, pc}
   37fe4:	ldr	r0, [r0, #8]
   37fe8:	b	34548 <bcmp@plt+0x2226c>
   37fec:	ldr	r0, [r0, #16]
   37ff0:	b	34548 <bcmp@plt+0x2226c>
   37ff4:	push	{fp, lr}
   37ff8:	mov	fp, sp
   37ffc:	cmp	r0, #0
   38000:	beq	38010 <bcmp@plt+0x25d34>
   38004:	ldr	r0, [r0, #8]
   38008:	pop	{fp, lr}
   3800c:	b	34548 <bcmp@plt+0x2226c>
   38010:	ldr	r0, [pc, #24]	; 38030 <bcmp@plt+0x25d54>
   38014:	ldr	r1, [pc, #24]	; 38034 <bcmp@plt+0x25d58>
   38018:	ldr	r3, [pc, #24]	; 38038 <bcmp@plt+0x25d5c>
   3801c:	movw	r2, #565	; 0x235
   38020:	add	r0, pc, r0
   38024:	add	r1, pc, r1
   38028:	add	r3, pc, r3
   3802c:	bl	11e08 <__assert_fail@plt>
   38030:	andeq	r5, r2, r4, lsl #16
   38034:	andeq	r5, r2, r7, lsl r4
   38038:	andeq	r5, r2, fp, ror sl
   3803c:	ldr	r0, [r0]
   38040:	ldr	r0, [r0]
   38044:	ldr	r0, [r0, #8]
   38048:	cmp	r0, #0
   3804c:	moveq	r0, #0
   38050:	bxeq	lr
   38054:	ldr	r0, [r0, #4]
   38058:	b	34548 <bcmp@plt+0x2226c>
   3805c:	push	{r4, r5, fp, lr}
   38060:	add	fp, sp, #8
   38064:	mov	r4, r0
   38068:	ldr	r0, [r0]
   3806c:	ldr	r5, [r0, #4]
   38070:	cmp	r5, r0
   38074:	beq	38098 <bcmp@plt+0x25dbc>
   38078:	ldr	r0, [r5, #8]
   3807c:	bl	34284 <bcmp@plt+0x21fa8>
   38080:	cmp	r0, #0
   38084:	bne	3809c <bcmp@plt+0x25dc0>
   38088:	ldr	r5, [r5, #4]
   3808c:	ldr	r0, [r4]
   38090:	cmp	r5, r0
   38094:	bne	38078 <bcmp@plt+0x25d9c>
   38098:	mov	r0, #0
   3809c:	pop	{r4, r5, fp, pc}
   380a0:	ldr	r0, [r0, #8]
   380a4:	b	34284 <bcmp@plt+0x21fa8>
   380a8:	ldr	r0, [r0, #16]
   380ac:	b	34284 <bcmp@plt+0x21fa8>
   380b0:	push	{fp, lr}
   380b4:	mov	fp, sp
   380b8:	cmp	r0, #0
   380bc:	beq	380cc <bcmp@plt+0x25df0>
   380c0:	ldr	r0, [r0, #8]
   380c4:	pop	{fp, lr}
   380c8:	b	34284 <bcmp@plt+0x21fa8>
   380cc:	ldr	r0, [pc, #24]	; 380ec <bcmp@plt+0x25e10>
   380d0:	ldr	r1, [pc, #24]	; 380f0 <bcmp@plt+0x25e14>
   380d4:	ldr	r3, [pc, #24]	; 380f4 <bcmp@plt+0x25e18>
   380d8:	movw	r2, #565	; 0x235
   380dc:	add	r0, pc, r0
   380e0:	add	r1, pc, r1
   380e4:	add	r3, pc, r3
   380e8:	bl	11e08 <__assert_fail@plt>
   380ec:	andeq	r5, r2, r8, asr #14
   380f0:	andeq	r5, r2, fp, asr r3
   380f4:			; <UNDEFINED> instruction: 0x000259bf
   380f8:	mov	r0, #8
   380fc:	b	44994 <bcmp@plt+0x326b8>
   38100:	push	{r4, r5, r6, sl, fp, lr}
   38104:	add	fp, sp, #16
   38108:	mov	r5, r0
   3810c:	mov	r0, #8
   38110:	bl	44994 <bcmp@plt+0x326b8>
   38114:	cmp	r0, #0
   38118:	beq	38178 <bcmp@plt+0x25e9c>
   3811c:	mov	r4, r0
   38120:	cmp	r5, #9
   38124:	str	r5, [r0]
   38128:	beq	38148 <bcmp@plt+0x25e6c>
   3812c:	cmp	r5, #2
   38130:	bne	38170 <bcmp@plt+0x25e94>
   38134:	mov	r0, #12
   38138:	bl	44994 <bcmp@plt+0x326b8>
   3813c:	mov	r5, r0
   38140:	add	r6, r0, #8
   38144:	b	38164 <bcmp@plt+0x25e88>
   38148:	mov	r0, #1
   3814c:	mov	r1, #16
   38150:	bl	12204 <calloc@plt>
   38154:	mov	r5, r0
   38158:	bl	340d4 <bcmp@plt+0x21df8>
   3815c:	add	r6, r5, #12
   38160:	str	r0, [r5, #8]
   38164:	bl	340d4 <bcmp@plt+0x21df8>
   38168:	str	r0, [r6]
   3816c:	str	r5, [r4, #4]
   38170:	mov	r0, r4
   38174:	pop	{r4, r5, r6, sl, fp, pc}
   38178:	ldr	r0, [pc, #24]	; 38198 <bcmp@plt+0x25ebc>
   3817c:	ldr	r1, [pc, #24]	; 3819c <bcmp@plt+0x25ec0>
   38180:	ldr	r3, [pc, #24]	; 381a0 <bcmp@plt+0x25ec4>
   38184:	movw	r2, #298	; 0x12a
   38188:	add	r0, pc, r0
   3818c:	add	r1, pc, r1
   38190:	add	r3, pc, r3
   38194:	bl	11e08 <__assert_fail@plt>
   38198:	andeq	r5, r2, lr, lsr #5
   3819c:	andeq	r5, r2, pc, lsr #5
   381a0:	andeq	r5, r2, r2, ror #9
   381a4:	push	{fp, lr}
   381a8:	mov	fp, sp
   381ac:	cmp	r0, #0
   381b0:	strne	r1, [r0]
   381b4:	popne	{fp, pc}
   381b8:	ldr	r0, [pc, #24]	; 381d8 <bcmp@plt+0x25efc>
   381bc:	ldr	r1, [pc, #24]	; 381dc <bcmp@plt+0x25f00>
   381c0:	ldr	r3, [pc, #24]	; 381e0 <bcmp@plt+0x25f04>
   381c4:	movw	r2, #298	; 0x12a
   381c8:	add	r0, pc, r0
   381cc:	add	r1, pc, r1
   381d0:	add	r3, pc, r3
   381d4:	bl	11e08 <__assert_fail@plt>
   381d8:	andeq	r5, r2, lr, ror #4
   381dc:	andeq	r5, r2, pc, ror #4
   381e0:	andeq	r5, r2, r2, lsr #9
   381e4:	mov	r1, r0
   381e8:	ldr	r0, [r0, #4]
   381ec:	cmp	r0, #0
   381f0:	bxeq	lr
   381f4:	ldr	r1, [r1]
   381f8:	ldr	r2, [pc, #20]	; 38214 <bcmp@plt+0x25f38>
   381fc:	ldr	r2, [pc, r2]
   38200:	ldr	r1, [r2, r1, lsl #2]
   38204:	cmp	r1, #0
   38208:	beq	38210 <bcmp@plt+0x25f34>
   3820c:	bx	r1
   38210:	bx	lr
   38214:	andeq	lr, r3, r0, lsr #32
   38218:	push	{r4, sl, fp, lr}
   3821c:	add	fp, sp, #8
   38220:	cmp	r0, #0
   38224:	beq	38258 <bcmp@plt+0x25f7c>
   38228:	mov	r4, r0
   3822c:	ldr	r0, [r0]
   38230:	ldr	r1, [pc, #64]	; 38278 <bcmp@plt+0x25f9c>
   38234:	ldr	r1, [pc, r1]
   38238:	ldr	r1, [r1, r0, lsl #2]
   3823c:	cmp	r1, #0
   38240:	popeq	{r4, sl, fp, pc}
   38244:	ldr	r0, [r4, #4]
   38248:	blx	r1
   3824c:	mov	r0, r4
   38250:	pop	{r4, sl, fp, lr}
   38254:	b	11f10 <free@plt>
   38258:	ldr	r0, [pc, #28]	; 3827c <bcmp@plt+0x25fa0>
   3825c:	ldr	r1, [pc, #28]	; 38280 <bcmp@plt+0x25fa4>
   38260:	ldr	r3, [pc, #28]	; 38284 <bcmp@plt+0x25fa8>
   38264:	mov	r2, #164	; 0xa4
   38268:	add	r0, pc, r0
   3826c:	add	r1, pc, r1
   38270:	add	r3, pc, r3
   38274:	bl	11e08 <__assert_fail@plt>
   38278:	andeq	sp, r3, r8, ror #31
   3827c:	andeq	r5, r2, lr, asr #3
   38280:	andeq	r5, r2, pc, asr #3
   38284:	ldrdeq	r5, [r2], -pc	; <UNPREDICTABLE>
   38288:	push	{r4, r5, r6, sl, fp, lr}
   3828c:	add	fp, sp, #16
   38290:	cmp	r1, #0
   38294:	beq	3837c <bcmp@plt+0x260a0>
   38298:	mov	r5, r1
   3829c:	mov	r4, r0
   382a0:	mov	r6, r1
   382a4:	ldr	r0, [r5, #4]!
   382a8:	cmp	r0, #0
   382ac:	beq	382cc <bcmp@plt+0x25ff0>
   382b0:	ldr	r1, [r6]
   382b4:	ldr	r2, [pc, #224]	; 3839c <bcmp@plt+0x260c0>
   382b8:	ldr	r2, [pc, r2]
   382bc:	ldr	r1, [r2, r1, lsl #2]
   382c0:	cmp	r1, #0
   382c4:	beq	382cc <bcmp@plt+0x25ff0>
   382c8:	blx	r1
   382cc:	ldrb	r2, [r4, #4]
   382d0:	str	r2, [r6]
   382d4:	ldr	r0, [pc, #196]	; 383a0 <bcmp@plt+0x260c4>
   382d8:	ldr	r0, [pc, r0]
   382dc:	ldr	r3, [r0, r2, lsl #2]
   382e0:	cmp	r3, #0
   382e4:	beq	38318 <bcmp@plt+0x2603c>
   382e8:	mov	r0, r4
   382ec:	mov	r1, r5
   382f0:	blx	r3
   382f4:	mov	r3, r0
   382f8:	ldrh	r0, [r4, #6]
   382fc:	mov	r1, #8
   38300:	rev	r0, r0
   38304:	add	r1, r1, r0, lsr #16
   38308:	cmp	r3, r1
   3830c:	bne	38348 <bcmp@plt+0x2606c>
   38310:	mov	r0, r3
   38314:	pop	{r4, r5, r6, sl, fp, pc}
   38318:	ldr	r0, [pc, #132]	; 383a4 <bcmp@plt+0x260c8>
   3831c:	mov	r4, #0
   38320:	ldr	r0, [pc, r0]
   38324:	ldr	r0, [r0]
   38328:	cmp	r0, #3
   3832c:	blt	38374 <bcmp@plt+0x26098>
   38330:	ldr	r1, [pc, #112]	; 383a8 <bcmp@plt+0x260cc>
   38334:	mov	r0, #7
   38338:	add	r1, pc, r1
   3833c:	bl	40d10 <bcmp@plt+0x2ea34>
   38340:	mov	r0, r4
   38344:	pop	{r4, r5, r6, sl, fp, pc}
   38348:	ldr	r1, [pc, #92]	; 383ac <bcmp@plt+0x260d0>
   3834c:	mov	r4, #0
   38350:	ldr	r1, [pc, r1]
   38354:	ldr	r1, [r1]
   38358:	cmp	r1, #3
   3835c:	blt	38374 <bcmp@plt+0x26098>
   38360:	ldr	r1, [pc, #72]	; 383b0 <bcmp@plt+0x260d4>
   38364:	lsr	r2, r0, #16
   38368:	mov	r0, #7
   3836c:	add	r1, pc, r1
   38370:	bl	40d10 <bcmp@plt+0x2ea34>
   38374:	mov	r0, r4
   38378:	pop	{r4, r5, r6, sl, fp, pc}
   3837c:	ldr	r0, [pc, #48]	; 383b4 <bcmp@plt+0x260d8>
   38380:	ldr	r1, [pc, #48]	; 383b8 <bcmp@plt+0x260dc>
   38384:	ldr	r3, [pc, #48]	; 383bc <bcmp@plt+0x260e0>
   38388:	mov	r2, #111	; 0x6f
   3838c:	add	r0, pc, r0
   38390:	add	r1, pc, r1
   38394:	add	r3, pc, r3
   38398:	bl	11e08 <__assert_fail@plt>
   3839c:	andeq	sp, r3, r4, ror #30
   383a0:	andeq	lr, r3, r8, ror #1
   383a4:	andeq	lr, r3, r8, rrx
   383a8:	andeq	r5, r2, r9, lsr r1
   383ac:	andeq	lr, r3, r8, lsr r0
   383b0:	andeq	r5, r2, r9, lsr r1
   383b4:	andeq	r5, r2, sl, lsr #1
   383b8:	andeq	r5, r2, fp, lsr #1
   383bc:			; <UNDEFINED> instruction: 0x00025cb8
   383c0:	push	{fp, lr}
   383c4:	mov	fp, sp
   383c8:	cmp	r0, #0
   383cc:	ldrne	r0, [r0]
   383d0:	popne	{fp, pc}
   383d4:	ldr	r0, [pc, #24]	; 383f4 <bcmp@plt+0x26118>
   383d8:	ldr	r1, [pc, #24]	; 383f8 <bcmp@plt+0x2611c>
   383dc:	ldr	r3, [pc, #24]	; 383fc <bcmp@plt+0x26120>
   383e0:	mov	r2, #219	; 0xdb
   383e4:	add	r0, pc, r0
   383e8:	add	r1, pc, r1
   383ec:	add	r3, pc, r3
   383f0:	bl	11e08 <__assert_fail@plt>
   383f4:	andeq	r5, r2, r2, asr r0
   383f8:	andeq	r5, r2, r3, asr r0
   383fc:	andeq	r5, r2, r3, ror #2
   38400:	push	{fp, lr}
   38404:	mov	fp, sp
   38408:	cmp	r0, #0
   3840c:	beq	38440 <bcmp@plt+0x26164>
   38410:	ldr	r1, [r0]
   38414:	ldr	r2, [pc, #68]	; 38460 <bcmp@plt+0x26184>
   38418:	ldr	r2, [pc, r2]
   3841c:	ldr	r1, [r2, r1, lsl #2]
   38420:	cmp	r1, #0
   38424:	beq	38434 <bcmp@plt+0x26158>
   38428:	ldr	r0, [r0, #4]
   3842c:	pop	{fp, lr}
   38430:	bx	r1
   38434:	ldr	r0, [pc, #40]	; 38464 <bcmp@plt+0x26188>
   38438:	add	r0, pc, r0
   3843c:	pop	{fp, pc}
   38440:	ldr	r0, [pc, #32]	; 38468 <bcmp@plt+0x2618c>
   38444:	ldr	r1, [pc, #32]	; 3846c <bcmp@plt+0x26190>
   38448:	ldr	r3, [pc, #32]	; 38470 <bcmp@plt+0x26194>
   3844c:	mov	r2, #208	; 0xd0
   38450:	add	r0, pc, r0
   38454:	add	r1, pc, r1
   38458:	add	r3, pc, r3
   3845c:	bl	11e08 <__assert_fail@plt>
   38460:	andeq	sp, r3, r8, lsl #29
   38464:	andeq	r5, r2, r4, lsl #2
   38468:	andeq	r4, r2, r6, ror #31
   3846c:	andeq	r4, r2, r7, ror #31
   38470:	strheq	r5, [r2], -sp
   38474:	push	{fp, lr}
   38478:	mov	fp, sp
   3847c:	cmp	r0, #0
   38480:	ldrne	r0, [r0, #4]
   38484:	popne	{fp, pc}
   38488:	ldr	r0, [pc, #24]	; 384a8 <bcmp@plt+0x261cc>
   3848c:	ldr	r1, [pc, #24]	; 384ac <bcmp@plt+0x261d0>
   38490:	ldr	r3, [pc, #24]	; 384b0 <bcmp@plt+0x261d4>
   38494:	mov	r2, #254	; 0xfe
   38498:	add	r0, pc, r0
   3849c:	add	r1, pc, r1
   384a0:	add	r3, pc, r3
   384a4:	bl	11e08 <__assert_fail@plt>
   384a8:	muleq	r2, lr, pc	; <UNPREDICTABLE>
   384ac:	muleq	r2, pc, pc	; <UNPREDICTABLE>
   384b0:	andeq	r5, r2, fp, ror r1
   384b4:	push	{fp, lr}
   384b8:	mov	fp, sp
   384bc:	cmp	r0, #0
   384c0:	ldrne	r0, [r0, #4]
   384c4:	popne	{fp, pc}
   384c8:	ldr	r0, [pc, #24]	; 384e8 <bcmp@plt+0x2620c>
   384cc:	ldr	r1, [pc, #24]	; 384ec <bcmp@plt+0x26210>
   384d0:	ldr	r3, [pc, #24]	; 384f0 <bcmp@plt+0x26214>
   384d4:	mov	r2, #226	; 0xe2
   384d8:	add	r0, pc, r0
   384dc:	add	r1, pc, r1
   384e0:	add	r3, pc, r3
   384e4:	bl	11e08 <__assert_fail@plt>
   384e8:	andeq	r4, r2, lr, asr pc
   384ec:	andeq	r4, r2, pc, asr pc
   384f0:	muleq	r2, sp, r0
   384f4:	push	{fp, lr}
   384f8:	mov	fp, sp
   384fc:	cmp	r0, #0
   38500:	ldrne	r0, [r0, #4]
   38504:	popne	{fp, pc}
   38508:	ldr	r0, [pc, #24]	; 38528 <bcmp@plt+0x2624c>
   3850c:	ldr	r1, [pc, #24]	; 3852c <bcmp@plt+0x26250>
   38510:	ldr	r3, [pc, #24]	; 38530 <bcmp@plt+0x26254>
   38514:	mov	r2, #233	; 0xe9
   38518:	add	r0, pc, r0
   3851c:	add	r1, pc, r1
   38520:	add	r3, pc, r3
   38524:	bl	11e08 <__assert_fail@plt>
   38528:	andeq	r4, r2, lr, lsl pc
   3852c:	andeq	r4, r2, pc, lsl pc
   38530:	andeq	r5, r2, r3, lsl #1
   38534:	push	{fp, lr}
   38538:	mov	fp, sp
   3853c:	cmp	r0, #0
   38540:	ldrne	r0, [r0, #4]
   38544:	popne	{fp, pc}
   38548:	ldr	r0, [pc, #24]	; 38568 <bcmp@plt+0x2628c>
   3854c:	ldr	r1, [pc, #24]	; 3856c <bcmp@plt+0x26290>
   38550:	ldr	r3, [pc, #24]	; 38570 <bcmp@plt+0x26294>
   38554:	mov	r2, #240	; 0xf0
   38558:	add	r0, pc, r0
   3855c:	add	r1, pc, r1
   38560:	add	r3, pc, r3
   38564:	bl	11e08 <__assert_fail@plt>
   38568:	ldrdeq	r4, [r2], -lr
   3856c:	ldrdeq	r4, [r2], -pc	; <UNPREDICTABLE>
   38570:	andeq	r5, r2, fp, rrx
   38574:	push	{fp, lr}
   38578:	mov	fp, sp
   3857c:	cmp	r0, #0
   38580:	ldrne	r0, [r0, #4]
   38584:	popne	{fp, pc}
   38588:	ldr	r0, [pc, #24]	; 385a8 <bcmp@plt+0x262cc>
   3858c:	ldr	r1, [pc, #24]	; 385ac <bcmp@plt+0x262d0>
   38590:	ldr	r3, [pc, #24]	; 385b0 <bcmp@plt+0x262d4>
   38594:	mov	r2, #247	; 0xf7
   38598:	add	r0, pc, r0
   3859c:	add	r1, pc, r1
   385a0:	add	r3, pc, r3
   385a4:	bl	11e08 <__assert_fail@plt>
   385a8:	muleq	r2, lr, lr
   385ac:	muleq	r2, pc, lr	; <UNPREDICTABLE>
   385b0:	andeq	r5, r2, r3, asr r0
   385b4:	push	{fp, lr}
   385b8:	mov	fp, sp
   385bc:	cmp	r0, #0
   385c0:	ldrne	r0, [r0]
   385c4:	subne	r0, r0, #9
   385c8:	clzne	r0, r0
   385cc:	lsrne	r0, r0, #5
   385d0:	popne	{fp, pc}
   385d4:	ldr	r0, [pc, #24]	; 385f4 <bcmp@plt+0x26318>
   385d8:	ldr	r1, [pc, #24]	; 385f8 <bcmp@plt+0x2631c>
   385dc:	ldr	r3, [pc, #24]	; 385fc <bcmp@plt+0x26320>
   385e0:	mov	r2, #219	; 0xdb
   385e4:	add	r0, pc, r0
   385e8:	add	r1, pc, r1
   385ec:	add	r3, pc, r3
   385f0:	bl	11e08 <__assert_fail@plt>
   385f4:	andeq	r4, r2, r2, asr lr
   385f8:	andeq	r4, r2, r3, asr lr
   385fc:	andeq	r4, r2, r3, ror #30
   38600:	push	{fp, lr}
   38604:	mov	fp, sp
   38608:	cmp	r0, #0
   3860c:	ldrne	r0, [r0]
   38610:	subne	r0, r0, #2
   38614:	clzne	r0, r0
   38618:	lsrne	r0, r0, #5
   3861c:	popne	{fp, pc}
   38620:	ldr	r0, [pc, #24]	; 38640 <bcmp@plt+0x26364>
   38624:	ldr	r1, [pc, #24]	; 38644 <bcmp@plt+0x26368>
   38628:	ldr	r3, [pc, #24]	; 38648 <bcmp@plt+0x2636c>
   3862c:	mov	r2, #219	; 0xdb
   38630:	add	r0, pc, r0
   38634:	add	r1, pc, r1
   38638:	add	r3, pc, r3
   3863c:	bl	11e08 <__assert_fail@plt>
   38640:	andeq	r4, r2, r6, lsl #28
   38644:	andeq	r4, r2, r7, lsl #28
   38648:	andeq	r4, r2, r7, lsl pc
   3864c:	push	{r4, r5, r6, sl, fp, lr}
   38650:	add	fp, sp, #16
   38654:	cmp	r0, #0
   38658:	beq	386cc <bcmp@plt+0x263f0>
   3865c:	mov	r4, r1
   38660:	ldr	r1, [r0, #4]
   38664:	mov	r6, r2
   38668:	mov	r5, r0
   3866c:	cmp	r1, #0
   38670:	beq	3869c <bcmp@plt+0x263c0>
   38674:	ldr	r0, [r1, #4]
   38678:	cmp	r0, #0
   3867c:	beq	3869c <bcmp@plt+0x263c0>
   38680:	ldr	r1, [r1]
   38684:	ldr	r2, [pc, #96]	; 386ec <bcmp@plt+0x26410>
   38688:	ldr	r2, [pc, r2]
   3868c:	ldr	r1, [r2, r1, lsl #2]
   38690:	cmp	r1, #0
   38694:	beq	3869c <bcmp@plt+0x263c0>
   38698:	blx	r1
   3869c:	cmp	r4, #0
   386a0:	str	r6, [r5]
   386a4:	strne	r4, [r5, #4]
   386a8:	popne	{r4, r5, r6, sl, fp, pc}
   386ac:	ldr	r0, [pc, #72]	; 386fc <bcmp@plt+0x26420>
   386b0:	ldr	r1, [pc, #72]	; 38700 <bcmp@plt+0x26424>
   386b4:	ldr	r3, [pc, #72]	; 38704 <bcmp@plt+0x26428>
   386b8:	mov	r2, #292	; 0x124
   386bc:	add	r0, pc, r0
   386c0:	add	r1, pc, r1
   386c4:	add	r3, pc, r3
   386c8:	bl	11e08 <__assert_fail@plt>
   386cc:	ldr	r0, [pc, #28]	; 386f0 <bcmp@plt+0x26414>
   386d0:	ldr	r1, [pc, #28]	; 386f4 <bcmp@plt+0x26418>
   386d4:	ldr	r3, [pc, #28]	; 386f8 <bcmp@plt+0x2641c>
   386d8:	mov	r2, #254	; 0xfe
   386dc:	add	r0, pc, r0
   386e0:	add	r1, pc, r1
   386e4:	add	r3, pc, r3
   386e8:	bl	11e08 <__assert_fail@plt>
   386ec:	muleq	r3, r4, fp
   386f0:	andeq	r4, r2, sl, asr sp
   386f4:	andeq	r4, r2, fp, asr sp
   386f8:	andeq	r4, r2, r7, lsr pc
   386fc:	muleq	r2, r7, r5
   38700:	andeq	r4, r2, fp, ror sp
   38704:	andeq	r4, r2, pc, ror pc
   38708:	push	{fp, lr}
   3870c:	mov	fp, sp
   38710:	cmp	r0, #0
   38714:	beq	38744 <bcmp@plt+0x26468>
   38718:	cmp	r1, #0
   3871c:	strne	r1, [r0, #4]
   38720:	popne	{fp, pc}
   38724:	ldr	r0, [pc, #68]	; 38770 <bcmp@plt+0x26494>
   38728:	ldr	r1, [pc, #68]	; 38774 <bcmp@plt+0x26498>
   3872c:	ldr	r3, [pc, #68]	; 38778 <bcmp@plt+0x2649c>
   38730:	mov	r2, #292	; 0x124
   38734:	add	r0, pc, r0
   38738:	add	r1, pc, r1
   3873c:	add	r3, pc, r3
   38740:	bl	11e08 <__assert_fail@plt>
   38744:	ldr	r0, [pc, #24]	; 38764 <bcmp@plt+0x26488>
   38748:	ldr	r1, [pc, #24]	; 38768 <bcmp@plt+0x2648c>
   3874c:	ldr	r3, [pc, #24]	; 3876c <bcmp@plt+0x26490>
   38750:	movw	r2, #291	; 0x123
   38754:	add	r0, pc, r0
   38758:	add	r1, pc, r1
   3875c:	add	r3, pc, r3
   38760:	bl	11e08 <__assert_fail@plt>
   38764:	andeq	r4, r2, r2, ror #25
   38768:	andeq	r4, r2, r3, ror #25
   3876c:	andeq	r4, r2, r7, ror #29
   38770:	andeq	r5, r2, pc, lsl r5
   38774:	andeq	r4, r2, r3, lsl #26
   38778:	andeq	r4, r2, r7, lsl #30
   3877c:	push	{fp, lr}
   38780:	mov	fp, sp
   38784:	cmp	r0, #0
   38788:	beq	387c8 <bcmp@plt+0x264ec>
   3878c:	ldr	r2, [r0]
   38790:	ldr	r1, [pc, #80]	; 387e8 <bcmp@plt+0x2650c>
   38794:	ldr	r1, [pc, r1]
   38798:	ldr	r1, [r1, r2, lsl #2]
   3879c:	cmp	r1, #0
   387a0:	beq	387b0 <bcmp@plt+0x264d4>
   387a4:	ldr	r0, [r0, #4]
   387a8:	pop	{fp, lr}
   387ac:	bx	r1
   387b0:	ldr	r1, [pc, #64]	; 387f8 <bcmp@plt+0x2651c>
   387b4:	mov	r0, #3
   387b8:	add	r1, pc, r1
   387bc:	bl	40d10 <bcmp@plt+0x2ea34>
   387c0:	mov	r0, #0
   387c4:	pop	{fp, pc}
   387c8:	ldr	r0, [pc, #28]	; 387ec <bcmp@plt+0x26510>
   387cc:	ldr	r1, [pc, #28]	; 387f0 <bcmp@plt+0x26514>
   387d0:	ldr	r3, [pc, #28]	; 387f4 <bcmp@plt+0x26518>
   387d4:	mov	r2, #106	; 0x6a
   387d8:	add	r0, pc, r0
   387dc:	add	r1, pc, r1
   387e0:	add	r3, pc, r3
   387e4:	bl	11e08 <__assert_fail@plt>
   387e8:			; <UNDEFINED> instruction: 0x0003dab8
   387ec:	andeq	r4, r2, lr, asr ip
   387f0:	andeq	r4, r2, pc, asr ip
   387f4:	andeq	r5, r2, r7, asr #16
   387f8:	andeq	r4, r2, sl, ror #29
   387fc:	push	{r4, r5, r6, r7, fp, lr}
   38800:	add	fp, sp, #16
   38804:	cmp	r1, #0
   38808:	beq	3889c <bcmp@plt+0x265c0>
   3880c:	ldr	r2, [r1]
   38810:	ldr	r7, [pc, #196]	; 388dc <bcmp@plt+0x26600>
   38814:	mov	r5, r0
   38818:	mov	r4, r1
   3881c:	ldr	r7, [pc, r7]
   38820:	ldr	r0, [r7, r2, lsl #2]
   38824:	cmp	r0, #0
   38828:	beq	38884 <bcmp@plt+0x265a8>
   3882c:	cmp	r5, #0
   38830:	beq	388bc <bcmp@plt+0x265e0>
   38834:	mov	r6, r5
   38838:	ldr	r0, [r6, #4]!
   3883c:	cmp	r0, #0
   38840:	beq	38864 <bcmp@plt+0x26588>
   38844:	ldr	r1, [r5]
   38848:	ldr	r3, [pc, #148]	; 388e4 <bcmp@plt+0x26608>
   3884c:	ldr	r3, [pc, r3]
   38850:	ldr	r1, [r3, r1, lsl #2]
   38854:	cmp	r1, #0
   38858:	beq	38864 <bcmp@plt+0x26588>
   3885c:	blx	r1
   38860:	ldrb	r2, [r4]
   38864:	uxtb	r0, r2
   38868:	str	r0, [r5]
   3886c:	ldm	r4, {r0, r1}
   38870:	ldr	r2, [r7, r0, lsl #2]
   38874:	mov	r0, r6
   38878:	blx	r2
   3887c:	mov	r0, #1
   38880:	pop	{r4, r5, r6, r7, fp, pc}
   38884:	ldr	r1, [pc, #84]	; 388e0 <bcmp@plt+0x26604>
   38888:	mov	r0, #3
   3888c:	add	r1, pc, r1
   38890:	bl	40d10 <bcmp@plt+0x2ea34>
   38894:	mov	r0, #0
   38898:	pop	{r4, r5, r6, r7, fp, pc}
   3889c:	ldr	r0, [pc, #68]	; 388e8 <bcmp@plt+0x2660c>
   388a0:	ldr	r1, [pc, #68]	; 388ec <bcmp@plt+0x26610>
   388a4:	ldr	r3, [pc, #68]	; 388f0 <bcmp@plt+0x26614>
   388a8:	movw	r2, #319	; 0x13f
   388ac:	add	r0, pc, r0
   388b0:	add	r1, pc, r1
   388b4:	add	r3, pc, r3
   388b8:	bl	11e08 <__assert_fail@plt>
   388bc:	ldr	r0, [pc, #48]	; 388f4 <bcmp@plt+0x26618>
   388c0:	ldr	r1, [pc, #48]	; 388f8 <bcmp@plt+0x2661c>
   388c4:	ldr	r3, [pc, #48]	; 388fc <bcmp@plt+0x26620>
   388c8:	mov	r2, #111	; 0x6f
   388cc:	add	r0, pc, r0
   388d0:	add	r1, pc, r1
   388d4:	add	r3, pc, r3
   388d8:	bl	11e08 <__assert_fail@plt>
   388dc:	andeq	sp, r3, r4, lsr #20
   388e0:	andeq	r4, r2, lr, lsl #29
   388e4:	ldrdeq	sp, [r3], -r0
   388e8:	andeq	r4, r2, r9, lsr lr
   388ec:	andeq	r4, r2, fp, lsl #23
   388f0:	andeq	r4, r2, r5, lsr lr
   388f4:	andeq	r4, r2, sl, ror #22
   388f8:	andeq	r4, r2, fp, ror #22
   388fc:	andeq	r5, r2, r8, ror r7
   38900:	push	{fp, lr}
   38904:	mov	fp, sp
   38908:	cmp	r1, #0
   3890c:	beq	3894c <bcmp@plt+0x26670>
   38910:	ldr	r2, [r1]
   38914:	ldr	r3, [pc, #80]	; 3896c <bcmp@plt+0x26690>
   38918:	ldr	r3, [pc, r3]
   3891c:	ldr	r3, [r3, r2, lsl #2]
   38920:	cmp	r3, #0
   38924:	beq	38934 <bcmp@plt+0x26658>
   38928:	ldr	r1, [r1, #4]
   3892c:	pop	{fp, lr}
   38930:	bx	r3
   38934:	ldr	r1, [pc, #64]	; 3897c <bcmp@plt+0x266a0>
   38938:	mov	r0, #3
   3893c:	add	r1, pc, r1
   38940:	bl	40d10 <bcmp@plt+0x2ea34>
   38944:	mov	r0, #0
   38948:	pop	{fp, pc}
   3894c:	ldr	r0, [pc, #28]	; 38970 <bcmp@plt+0x26694>
   38950:	ldr	r1, [pc, #28]	; 38974 <bcmp@plt+0x26698>
   38954:	ldr	r3, [pc, #28]	; 38978 <bcmp@plt+0x2669c>
   38958:	movw	r2, #339	; 0x153
   3895c:	add	r0, pc, r0
   38960:	add	r1, pc, r1
   38964:	add	r3, pc, r3
   38968:	bl	11e08 <__assert_fail@plt>
   3896c:			; <UNDEFINED> instruction: 0x0003dabc
   38970:	ldrdeq	r4, [r2], -sl
   38974:	ldrdeq	r4, [r2], -fp
   38978:	andeq	r4, r2, ip, ror #27
   3897c:	andeq	r4, r2, pc, lsr lr
   38980:	push	{fp, lr}
   38984:	mov	fp, sp
   38988:	cmp	r0, #0
   3898c:	cmpne	r1, #0
   38990:	bne	389b4 <bcmp@plt+0x266d8>
   38994:	ldr	r0, [pc, #184]	; 38a54 <bcmp@plt+0x26778>
   38998:	ldr	r1, [pc, #184]	; 38a58 <bcmp@plt+0x2677c>
   3899c:	ldr	r3, [pc, #184]	; 38a5c <bcmp@plt+0x26780>
   389a0:	mov	r2, #219	; 0xdb
   389a4:	add	r0, pc, r0
   389a8:	add	r1, pc, r1
   389ac:	add	r3, pc, r3
   389b0:	bl	11e08 <__assert_fail@plt>
   389b4:	ldr	r2, [r0]
   389b8:	ldr	r3, [r1]
   389bc:	cmp	r2, r3
   389c0:	bne	389e8 <bcmp@plt+0x2670c>
   389c4:	ldr	r3, [pc, #124]	; 38a48 <bcmp@plt+0x2676c>
   389c8:	ldr	r3, [pc, r3]
   389cc:	ldr	r3, [r3, r2, lsl #2]
   389d0:	cmp	r3, #0
   389d4:	beq	38a14 <bcmp@plt+0x26738>
   389d8:	ldr	r1, [r1, #4]
   389dc:	ldr	r0, [r0, #4]
   389e0:	pop	{fp, lr}
   389e4:	bx	r3
   389e8:	ldr	r0, [pc, #80]	; 38a40 <bcmp@plt+0x26764>
   389ec:	ldr	r0, [pc, r0]
   389f0:	ldr	r0, [r0]
   389f4:	cmp	r0, #1
   389f8:	blt	38a38 <bcmp@plt+0x2675c>
   389fc:	ldr	r1, [pc, #64]	; 38a44 <bcmp@plt+0x26768>
   38a00:	mov	r0, #5
   38a04:	add	r1, pc, r1
   38a08:	bl	40d10 <bcmp@plt+0x2ea34>
   38a0c:	mvn	r0, #0
   38a10:	pop	{fp, pc}
   38a14:	ldr	r0, [pc, #48]	; 38a4c <bcmp@plt+0x26770>
   38a18:	ldr	r0, [pc, r0]
   38a1c:	ldr	r0, [r0]
   38a20:	cmp	r0, #1
   38a24:	blt	38a38 <bcmp@plt+0x2675c>
   38a28:	ldr	r1, [pc, #32]	; 38a50 <bcmp@plt+0x26774>
   38a2c:	mov	r0, #5
   38a30:	add	r1, pc, r1
   38a34:	bl	40d10 <bcmp@plt+0x2ea34>
   38a38:	mvn	r0, #0
   38a3c:	pop	{fp, pc}
   38a40:	muleq	r3, ip, r9
   38a44:			; <UNDEFINED> instruction: 0x00024db6
   38a48:	muleq	r3, r4, r8
   38a4c:	andeq	sp, r3, r0, ror r9
   38a50:	andeq	r4, r2, r5, asr #27
   38a54:	muleq	r2, r2, sl
   38a58:	muleq	r2, r3, sl
   38a5c:	andeq	r4, r2, r3, lsr #23
   38a60:	push	{fp, lr}
   38a64:	mov	fp, sp
   38a68:	cmp	r0, #0
   38a6c:	cmpne	r1, #0
   38a70:	bne	38a94 <bcmp@plt+0x267b8>
   38a74:	ldr	r0, [pc, #196]	; 38b40 <bcmp@plt+0x26864>
   38a78:	ldr	r1, [pc, #196]	; 38b44 <bcmp@plt+0x26868>
   38a7c:	ldr	r3, [pc, #196]	; 38b48 <bcmp@plt+0x2686c>
   38a80:	mov	r2, #106	; 0x6a
   38a84:	add	r0, pc, r0
   38a88:	add	r1, pc, r1
   38a8c:	add	r3, pc, r3
   38a90:	bl	11e08 <__assert_fail@plt>
   38a94:	ldr	r3, [r0]
   38a98:	ldr	r2, [r1]
   38a9c:	mov	ip, #0
   38aa0:	cmp	r3, r2
   38aa4:	bne	38b18 <bcmp@plt+0x2683c>
   38aa8:	cmp	r3, #9
   38aac:	beq	38aec <bcmp@plt+0x26810>
   38ab0:	cmp	r3, #2
   38ab4:	bne	38b18 <bcmp@plt+0x2683c>
   38ab8:	ldr	r0, [r0, #4]
   38abc:	cmp	r0, #0
   38ac0:	ldrne	r1, [r1, #4]
   38ac4:	cmpne	r1, #0
   38ac8:	bne	38b04 <bcmp@plt+0x26828>
   38acc:	ldr	r0, [pc, #120]	; 38b4c <bcmp@plt+0x26870>
   38ad0:	ldr	r1, [pc, #120]	; 38b50 <bcmp@plt+0x26874>
   38ad4:	ldr	r3, [pc, #120]	; 38b54 <bcmp@plt+0x26878>
   38ad8:	movw	r2, #771	; 0x303
   38adc:	add	r0, pc, r0
   38ae0:	add	r1, pc, r1
   38ae4:	add	r3, pc, r3
   38ae8:	bl	11e08 <__assert_fail@plt>
   38aec:	ldr	r0, [r0, #4]
   38af0:	cmp	r0, #0
   38af4:	beq	38b20 <bcmp@plt+0x26844>
   38af8:	ldr	r1, [r1, #4]
   38afc:	ldr	r0, [r0, #4]
   38b00:	b	38b0c <bcmp@plt+0x26830>
   38b04:	ldr	r1, [r1]
   38b08:	ldr	r0, [r0]
   38b0c:	sub	r0, r0, r1
   38b10:	clz	r0, r0
   38b14:	lsr	ip, r0, #5
   38b18:	mov	r0, ip
   38b1c:	pop	{fp, pc}
   38b20:	ldr	r0, [pc, #48]	; 38b58 <bcmp@plt+0x2687c>
   38b24:	ldr	r1, [pc, #48]	; 38b5c <bcmp@plt+0x26880>
   38b28:	ldr	r3, [pc, #48]	; 38b60 <bcmp@plt+0x26884>
   38b2c:	movw	r2, #586	; 0x24a
   38b30:	add	r0, pc, r0
   38b34:	add	r1, pc, r1
   38b38:	add	r3, pc, r3
   38b3c:	bl	11e08 <__assert_fail@plt>
   38b40:			; <UNDEFINED> instruction: 0x000249b2
   38b44:			; <UNDEFINED> instruction: 0x000249b3
   38b48:	muleq	r2, fp, r5
   38b4c:	andeq	r7, r2, r8, lsl #2
   38b50:	andeq	r4, r2, fp, asr r9
   38b54:	andeq	r5, r2, r5, asr #1
   38b58:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   38b5c:	andeq	r4, r2, r7, lsl #18
   38b60:	ldrdeq	r4, [r2], -r5
   38b64:	push	{fp, lr}
   38b68:	mov	fp, sp
   38b6c:	cmp	r0, #0
   38b70:	beq	38ba4 <bcmp@plt+0x268c8>
   38b74:	ldr	r0, [r0, #4]
   38b78:	cmp	r0, #0
   38b7c:	ldrne	r0, [r0]
   38b80:	popne	{fp, pc}
   38b84:	ldr	r0, [pc, #68]	; 38bd0 <bcmp@plt+0x268f4>
   38b88:	ldr	r1, [pc, #68]	; 38bd4 <bcmp@plt+0x268f8>
   38b8c:	ldr	r3, [pc, #68]	; 38bd8 <bcmp@plt+0x268fc>
   38b90:	movw	r2, #771	; 0x303
   38b94:	add	r0, pc, r0
   38b98:	add	r1, pc, r1
   38b9c:	add	r3, pc, r3
   38ba0:	bl	11e08 <__assert_fail@plt>
   38ba4:	ldr	r0, [pc, #24]	; 38bc4 <bcmp@plt+0x268e8>
   38ba8:	ldr	r1, [pc, #24]	; 38bc8 <bcmp@plt+0x268ec>
   38bac:	ldr	r3, [pc, #24]	; 38bcc <bcmp@plt+0x268f0>
   38bb0:	mov	r2, #111	; 0x6f
   38bb4:	add	r0, pc, r0
   38bb8:	add	r1, pc, r1
   38bbc:	add	r3, pc, r3
   38bc0:	bl	11e08 <__assert_fail@plt>
   38bc4:	andeq	r4, r2, r2, lsl #17
   38bc8:	andeq	r4, r2, r3, lsl #17
   38bcc:	muleq	r2, r0, r4
   38bd0:	andeq	r7, r2, r0, asr r0
   38bd4:	andeq	r4, r2, r3, lsr #17
   38bd8:	andeq	r5, r2, sp
   38bdc:	push	{fp, lr}
   38be0:	mov	fp, sp
   38be4:	cmp	r0, #0
   38be8:	ldrne	r0, [r0, #4]
   38bec:	popne	{fp, pc}
   38bf0:	ldr	r0, [pc, #24]	; 38c10 <bcmp@plt+0x26934>
   38bf4:	ldr	r1, [pc, #24]	; 38c14 <bcmp@plt+0x26938>
   38bf8:	ldr	r3, [pc, #24]	; 38c18 <bcmp@plt+0x2693c>
   38bfc:	movw	r2, #586	; 0x24a
   38c00:	add	r0, pc, r0
   38c04:	add	r1, pc, r1
   38c08:	add	r3, pc, r3
   38c0c:	bl	11e08 <__assert_fail@plt>
   38c10:	andeq	r4, r2, r4, lsr #24
   38c14:	andeq	r4, r2, r7, lsr r8
   38c18:	andeq	r4, r2, r5, lsl #30
   38c1c:	push	{fp, lr}
   38c20:	mov	fp, sp
   38c24:	cmp	r0, #0
   38c28:	beq	38c54 <bcmp@plt+0x26978>
   38c2c:	ldr	r2, [r0]
   38c30:	mov	r1, #0
   38c34:	cmp	r2, #9
   38c38:	bne	38c4c <bcmp@plt+0x26970>
   38c3c:	ldr	r0, [r0, #4]
   38c40:	cmp	r0, #0
   38c44:	beq	38c74 <bcmp@plt+0x26998>
   38c48:	ldr	r1, [r0, #8]
   38c4c:	mov	r0, r1
   38c50:	pop	{fp, pc}
   38c54:	ldr	r0, [pc, #56]	; 38c94 <bcmp@plt+0x269b8>
   38c58:	ldr	r1, [pc, #56]	; 38c98 <bcmp@plt+0x269bc>
   38c5c:	ldr	r3, [pc, #56]	; 38c9c <bcmp@plt+0x269c0>
   38c60:	movw	r2, #389	; 0x185
   38c64:	add	r0, pc, r0
   38c68:	add	r1, pc, r1
   38c6c:	add	r3, pc, r3
   38c70:	bl	11e08 <__assert_fail@plt>
   38c74:	ldr	r0, [pc, #36]	; 38ca0 <bcmp@plt+0x269c4>
   38c78:	ldr	r1, [pc, #36]	; 38ca4 <bcmp@plt+0x269c8>
   38c7c:	ldr	r3, [pc, #36]	; 38ca8 <bcmp@plt+0x269cc>
   38c80:	movw	r2, #565	; 0x235
   38c84:	add	r0, pc, r0
   38c88:	add	r1, pc, r1
   38c8c:	add	r3, pc, r3
   38c90:	bl	11e08 <__assert_fail@plt>
   38c94:	andeq	r4, r2, r0, asr #23
   38c98:	ldrdeq	r4, [r2], -r3
   38c9c:			; <UNDEFINED> instruction: 0x00024bbb
   38ca0:	andeq	r4, r2, r0, lsr #23
   38ca4:			; <UNDEFINED> instruction: 0x000247b3
   38ca8:	andeq	r4, r2, r7, lsl lr
   38cac:	push	{fp, lr}
   38cb0:	mov	fp, sp
   38cb4:	cmp	r0, #0
   38cb8:	ldrne	r0, [r0, #8]
   38cbc:	popne	{fp, pc}
   38cc0:	ldr	r0, [pc, #24]	; 38ce0 <bcmp@plt+0x26a04>
   38cc4:	ldr	r1, [pc, #24]	; 38ce4 <bcmp@plt+0x26a08>
   38cc8:	ldr	r3, [pc, #24]	; 38ce8 <bcmp@plt+0x26a0c>
   38ccc:	movw	r2, #565	; 0x235
   38cd0:	add	r0, pc, r0
   38cd4:	add	r1, pc, r1
   38cd8:	add	r3, pc, r3
   38cdc:	bl	11e08 <__assert_fail@plt>
   38ce0:	andeq	r4, r2, r4, asr fp
   38ce4:	andeq	r4, r2, r7, ror #14
   38ce8:	andeq	r4, r2, fp, asr #27
   38cec:	push	{fp, lr}
   38cf0:	mov	fp, sp
   38cf4:	cmp	r0, #0
   38cf8:	beq	38d24 <bcmp@plt+0x26a48>
   38cfc:	ldr	r2, [r0]
   38d00:	mov	r1, #0
   38d04:	cmp	r2, #9
   38d08:	bne	38d1c <bcmp@plt+0x26a40>
   38d0c:	ldr	r0, [r0, #4]
   38d10:	cmp	r0, #0
   38d14:	beq	38d44 <bcmp@plt+0x26a68>
   38d18:	ldr	r1, [r0, #12]
   38d1c:	mov	r0, r1
   38d20:	pop	{fp, pc}
   38d24:	ldr	r0, [pc, #56]	; 38d64 <bcmp@plt+0x26a88>
   38d28:	ldr	r1, [pc, #56]	; 38d68 <bcmp@plt+0x26a8c>
   38d2c:	ldr	r3, [pc, #56]	; 38d6c <bcmp@plt+0x26a90>
   38d30:	movw	r2, #398	; 0x18e
   38d34:	add	r0, pc, r0
   38d38:	add	r1, pc, r1
   38d3c:	add	r3, pc, r3
   38d40:	bl	11e08 <__assert_fail@plt>
   38d44:	ldr	r0, [pc, #36]	; 38d70 <bcmp@plt+0x26a94>
   38d48:	ldr	r1, [pc, #36]	; 38d74 <bcmp@plt+0x26a98>
   38d4c:	ldr	r3, [pc, #36]	; 38d78 <bcmp@plt+0x26a9c>
   38d50:	mov	r2, #572	; 0x23c
   38d54:	add	r0, pc, r0
   38d58:	add	r1, pc, r1
   38d5c:	add	r3, pc, r3
   38d60:	bl	11e08 <__assert_fail@plt>
   38d64:	strdeq	r4, [r2], -r0
   38d68:	andeq	r4, r2, r3, lsl #14
   38d6c:	andeq	r4, r2, r7, lsl fp
   38d70:	ldrdeq	r4, [r2], -r0
   38d74:	andeq	r4, r2, r3, ror #13
   38d78:	andeq	r4, r2, ip, ror #26
   38d7c:	push	{fp, lr}
   38d80:	mov	fp, sp
   38d84:	cmp	r0, #0
   38d88:	ldrne	r0, [r0, #12]
   38d8c:	popne	{fp, pc}
   38d90:	ldr	r0, [pc, #24]	; 38db0 <bcmp@plt+0x26ad4>
   38d94:	ldr	r1, [pc, #24]	; 38db4 <bcmp@plt+0x26ad8>
   38d98:	ldr	r3, [pc, #24]	; 38db8 <bcmp@plt+0x26adc>
   38d9c:	mov	r2, #572	; 0x23c
   38da0:	add	r0, pc, r0
   38da4:	add	r1, pc, r1
   38da8:	add	r3, pc, r3
   38dac:	bl	11e08 <__assert_fail@plt>
   38db0:	andeq	r4, r2, r4, lsl #21
   38db4:	muleq	r2, r7, r6
   38db8:	andeq	r4, r2, r0, lsr #26
   38dbc:	push	{fp, lr}
   38dc0:	mov	fp, sp
   38dc4:	cmp	r0, #0
   38dc8:	beq	38dfc <bcmp@plt+0x26b20>
   38dcc:	ldr	r0, [r0, #4]
   38dd0:	cmp	r0, #0
   38dd4:	ldrne	r0, [r0, #4]
   38dd8:	popne	{fp, pc}
   38ddc:	ldr	r0, [pc, #68]	; 38e28 <bcmp@plt+0x26b4c>
   38de0:	ldr	r1, [pc, #68]	; 38e2c <bcmp@plt+0x26b50>
   38de4:	ldr	r3, [pc, #68]	; 38e30 <bcmp@plt+0x26b54>
   38de8:	movw	r2, #586	; 0x24a
   38dec:	add	r0, pc, r0
   38df0:	add	r1, pc, r1
   38df4:	add	r3, pc, r3
   38df8:	bl	11e08 <__assert_fail@plt>
   38dfc:	ldr	r0, [pc, #24]	; 38e1c <bcmp@plt+0x26b40>
   38e00:	ldr	r1, [pc, #24]	; 38e20 <bcmp@plt+0x26b44>
   38e04:	ldr	r3, [pc, #24]	; 38e24 <bcmp@plt+0x26b48>
   38e08:	movw	r2, #407	; 0x197
   38e0c:	add	r0, pc, r0
   38e10:	add	r1, pc, r1
   38e14:	add	r3, pc, r3
   38e18:	bl	11e08 <__assert_fail@plt>
   38e1c:	andeq	r4, r2, r8, lsl sl
   38e20:	andeq	r4, r2, fp, lsr #12
   38e24:	andeq	r4, r2, fp, ror #20
   38e28:	andeq	r4, r2, r8, lsr sl
   38e2c:	andeq	r4, r2, fp, asr #12
   38e30:	andeq	r4, r2, r9, lsl sp
   38e34:	push	{fp, lr}
   38e38:	mov	fp, sp
   38e3c:	cmp	r0, #0
   38e40:	beq	38e74 <bcmp@plt+0x26b98>
   38e44:	ldr	r0, [r0, #4]
   38e48:	cmp	r0, #0
   38e4c:	ldrbne	r0, [r0]
   38e50:	popne	{fp, pc}
   38e54:	ldr	r0, [pc, #68]	; 38ea0 <bcmp@plt+0x26bc4>
   38e58:	ldr	r1, [pc, #68]	; 38ea4 <bcmp@plt+0x26bc8>
   38e5c:	ldr	r3, [pc, #68]	; 38ea8 <bcmp@plt+0x26bcc>
   38e60:	movw	r2, #593	; 0x251
   38e64:	add	r0, pc, r0
   38e68:	add	r1, pc, r1
   38e6c:	add	r3, pc, r3
   38e70:	bl	11e08 <__assert_fail@plt>
   38e74:	ldr	r0, [pc, #24]	; 38e94 <bcmp@plt+0x26bb8>
   38e78:	ldr	r1, [pc, #24]	; 38e98 <bcmp@plt+0x26bbc>
   38e7c:	ldr	r3, [pc, #24]	; 38e9c <bcmp@plt+0x26bc0>
   38e80:	movw	r2, #414	; 0x19e
   38e84:	add	r0, pc, r0
   38e88:	add	r1, pc, r1
   38e8c:	add	r3, pc, r3
   38e90:	bl	11e08 <__assert_fail@plt>
   38e94:	andeq	r4, r2, r0, lsr #19
   38e98:			; <UNDEFINED> instruction: 0x000245b3
   38e9c:	andeq	r4, r2, fp, lsl sl
   38ea0:	andeq	r4, r2, r0, asr #19
   38ea4:	ldrdeq	r4, [r2], -r3
   38ea8:	andeq	r4, r2, r2, asr #25
   38eac:	push	{fp, lr}
   38eb0:	mov	fp, sp
   38eb4:	cmp	r0, #0
   38eb8:	ldrbne	r0, [r0]
   38ebc:	popne	{fp, pc}
   38ec0:	ldr	r0, [pc, #24]	; 38ee0 <bcmp@plt+0x26c04>
   38ec4:	ldr	r1, [pc, #24]	; 38ee4 <bcmp@plt+0x26c08>
   38ec8:	ldr	r3, [pc, #24]	; 38ee8 <bcmp@plt+0x26c0c>
   38ecc:	movw	r2, #593	; 0x251
   38ed0:	add	r0, pc, r0
   38ed4:	add	r1, pc, r1
   38ed8:	add	r3, pc, r3
   38edc:	bl	11e08 <__assert_fail@plt>
   38ee0:	andeq	r4, r2, r4, asr r9
   38ee4:	andeq	r4, r2, r7, ror #10
   38ee8:	andeq	r4, r2, r6, asr ip
   38eec:	push	{fp, lr}
   38ef0:	mov	fp, sp
   38ef4:	cmp	r0, #0
   38ef8:	beq	38f2c <bcmp@plt+0x26c50>
   38efc:	ldr	r0, [r0, #4]
   38f00:	cmp	r0, #0
   38f04:	ldrbne	r0, [r0, #1]
   38f08:	popne	{fp, pc}
   38f0c:	ldr	r0, [pc, #68]	; 38f58 <bcmp@plt+0x26c7c>
   38f10:	ldr	r1, [pc, #68]	; 38f5c <bcmp@plt+0x26c80>
   38f14:	ldr	r3, [pc, #68]	; 38f60 <bcmp@plt+0x26c84>
   38f18:	mov	r2, #600	; 0x258
   38f1c:	add	r0, pc, r0
   38f20:	add	r1, pc, r1
   38f24:	add	r3, pc, r3
   38f28:	bl	11e08 <__assert_fail@plt>
   38f2c:	ldr	r0, [pc, #24]	; 38f4c <bcmp@plt+0x26c70>
   38f30:	ldr	r1, [pc, #24]	; 38f50 <bcmp@plt+0x26c74>
   38f34:	ldr	r3, [pc, #24]	; 38f54 <bcmp@plt+0x26c78>
   38f38:	movw	r2, #421	; 0x1a5
   38f3c:	add	r0, pc, r0
   38f40:	add	r1, pc, r1
   38f44:	add	r3, pc, r3
   38f48:	bl	11e08 <__assert_fail@plt>
   38f4c:	andeq	r4, r2, r8, ror #17
   38f50:	strdeq	r4, [r2], -fp
   38f54:	andeq	r4, r2, pc, lsl #19
   38f58:	andeq	r4, r2, r8, lsl #18
   38f5c:	andeq	r4, r2, fp, lsl r5
   38f60:	andeq	r4, r2, pc, lsr #24
   38f64:	push	{fp, lr}
   38f68:	mov	fp, sp
   38f6c:	cmp	r0, #0
   38f70:	ldrbne	r0, [r0, #1]
   38f74:	popne	{fp, pc}
   38f78:	ldr	r0, [pc, #24]	; 38f98 <bcmp@plt+0x26cbc>
   38f7c:	ldr	r1, [pc, #24]	; 38f9c <bcmp@plt+0x26cc0>
   38f80:	ldr	r3, [pc, #24]	; 38fa0 <bcmp@plt+0x26cc4>
   38f84:	mov	r2, #600	; 0x258
   38f88:	add	r0, pc, r0
   38f8c:	add	r1, pc, r1
   38f90:	add	r3, pc, r3
   38f94:	bl	11e08 <__assert_fail@plt>
   38f98:	muleq	r2, ip, r8
   38f9c:	andeq	r4, r2, pc, lsr #9
   38fa0:	andeq	r4, r2, r3, asr #23
   38fa4:	push	{fp, lr}
   38fa8:	mov	fp, sp
   38fac:	cmp	r0, #0
   38fb0:	beq	38fd0 <bcmp@plt+0x26cf4>
   38fb4:	ldr	r0, [r0, #4]
   38fb8:	cmp	r0, #0
   38fbc:	beq	38ff0 <bcmp@plt+0x26d14>
   38fc0:	ldr	r0, [r0, #12]
   38fc4:	bl	34418 <bcmp@plt+0x2213c>
   38fc8:	uxtb	r0, r0
   38fcc:	pop	{fp, pc}
   38fd0:	ldr	r0, [pc, #56]	; 39010 <bcmp@plt+0x26d34>
   38fd4:	ldr	r1, [pc, #56]	; 39014 <bcmp@plt+0x26d38>
   38fd8:	ldr	r3, [pc, #56]	; 39018 <bcmp@plt+0x26d3c>
   38fdc:	mov	r2, #428	; 0x1ac
   38fe0:	add	r0, pc, r0
   38fe4:	add	r1, pc, r1
   38fe8:	add	r3, pc, r3
   38fec:	bl	11e08 <__assert_fail@plt>
   38ff0:	ldr	r0, [pc, #36]	; 3901c <bcmp@plt+0x26d40>
   38ff4:	ldr	r1, [pc, #36]	; 39020 <bcmp@plt+0x26d44>
   38ff8:	ldr	r3, [pc, #36]	; 39024 <bcmp@plt+0x26d48>
   38ffc:	movw	r2, #579	; 0x243
   39000:	add	r0, pc, r0
   39004:	add	r1, pc, r1
   39008:	add	r3, pc, r3
   3900c:	bl	11e08 <__assert_fail@plt>
   39010:	andeq	r4, r2, r4, asr #16
   39014:	andeq	r4, r2, r7, asr r4
   39018:	andeq	r4, r2, r7, lsl r9
   3901c:	andeq	r4, r2, r4, lsr #16
   39020:	andeq	r4, r2, r7, lsr r4
   39024:	andeq	r4, r2, r5, ror #21
   39028:	push	{fp, lr}
   3902c:	mov	fp, sp
   39030:	cmp	r0, #0
   39034:	beq	39048 <bcmp@plt+0x26d6c>
   39038:	ldr	r0, [r0, #12]
   3903c:	bl	34418 <bcmp@plt+0x2213c>
   39040:	uxtb	r0, r0
   39044:	pop	{fp, pc}
   39048:	ldr	r0, [pc, #24]	; 39068 <bcmp@plt+0x26d8c>
   3904c:	ldr	r1, [pc, #24]	; 3906c <bcmp@plt+0x26d90>
   39050:	ldr	r3, [pc, #24]	; 39070 <bcmp@plt+0x26d94>
   39054:	movw	r2, #579	; 0x243
   39058:	add	r0, pc, r0
   3905c:	add	r1, pc, r1
   39060:	add	r3, pc, r3
   39064:	bl	11e08 <__assert_fail@plt>
   39068:	andeq	r4, r2, ip, asr #15
   3906c:	ldrdeq	r4, [r2], -pc	; <UNPREDICTABLE>
   39070:	andeq	r4, r2, sp, lsl #21
   39074:	push	{r4, sl, fp, lr}
   39078:	add	fp, sp, #8
   3907c:	mov	r0, #1
   39080:	mov	r1, #16
   39084:	bl	12204 <calloc@plt>
   39088:	mov	r4, r0
   3908c:	bl	340d4 <bcmp@plt+0x21df8>
   39090:	str	r0, [r4, #8]
   39094:	bl	340d4 <bcmp@plt+0x21df8>
   39098:	str	r0, [r4, #12]
   3909c:	mov	r0, r4
   390a0:	pop	{r4, sl, fp, pc}
   390a4:	push	{fp, lr}
   390a8:	mov	fp, sp
   390ac:	cmp	r0, #0
   390b0:	strbne	r1, [r0]
   390b4:	popne	{fp, pc}
   390b8:	ldr	r0, [pc, #24]	; 390d8 <bcmp@plt+0x26dfc>
   390bc:	ldr	r1, [pc, #24]	; 390dc <bcmp@plt+0x26e00>
   390c0:	ldr	r3, [pc, #24]	; 390e0 <bcmp@plt+0x26e04>
   390c4:	movw	r2, #457	; 0x1c9
   390c8:	add	r0, pc, r0
   390cc:	add	r1, pc, r1
   390d0:	add	r3, pc, r3
   390d4:	bl	11e08 <__assert_fail@plt>
   390d8:	andeq	r4, r2, ip, asr r7
   390dc:	andeq	r4, r2, pc, ror #6
   390e0:	andeq	r4, r2, r6, asr r8
   390e4:	push	{fp, lr}
   390e8:	mov	fp, sp
   390ec:	cmp	r0, #0
   390f0:	strbne	r1, [r0, #1]
   390f4:	popne	{fp, pc}
   390f8:	ldr	r0, [pc, #24]	; 39118 <bcmp@plt+0x26e3c>
   390fc:	ldr	r1, [pc, #24]	; 3911c <bcmp@plt+0x26e40>
   39100:	ldr	r3, [pc, #24]	; 39120 <bcmp@plt+0x26e44>
   39104:	mov	r2, #464	; 0x1d0
   39108:	add	r0, pc, r0
   3910c:	add	r1, pc, r1
   39110:	add	r3, pc, r3
   39114:	bl	11e08 <__assert_fail@plt>
   39118:	andeq	r4, r2, ip, lsl r7
   3911c:	andeq	r4, r2, pc, lsr #6
   39120:	andeq	r4, r2, r1, asr #16
   39124:	push	{fp, lr}
   39128:	mov	fp, sp
   3912c:	cmp	r0, #0
   39130:	strne	r1, [r0, #4]
   39134:	popne	{fp, pc}
   39138:	ldr	r0, [pc, #24]	; 39158 <bcmp@plt+0x26e7c>
   3913c:	ldr	r1, [pc, #24]	; 3915c <bcmp@plt+0x26e80>
   39140:	ldr	r3, [pc, #24]	; 39160 <bcmp@plt+0x26e84>
   39144:	movw	r2, #471	; 0x1d7
   39148:	add	r0, pc, r0
   3914c:	add	r1, pc, r1
   39150:	add	r3, pc, r3
   39154:	bl	11e08 <__assert_fail@plt>
   39158:	ldrdeq	r4, [r2], -ip
   3915c:	andeq	r4, r2, pc, ror #5
   39160:	andeq	r4, r2, ip, lsr #16
   39164:	push	{fp, lr}
   39168:	mov	fp, sp
   3916c:	cmp	r0, #0
   39170:	beq	39188 <bcmp@plt+0x26eac>
   39174:	cmp	r1, #0
   39178:	beq	391a8 <bcmp@plt+0x26ecc>
   3917c:	ldr	r0, [r0, #8]
   39180:	pop	{fp, lr}
   39184:	b	3486c <bcmp@plt+0x22590>
   39188:	ldr	r0, [pc, #56]	; 391c8 <bcmp@plt+0x26eec>
   3918c:	ldr	r1, [pc, #56]	; 391cc <bcmp@plt+0x26ef0>
   39190:	ldr	r3, [pc, #56]	; 391d0 <bcmp@plt+0x26ef4>
   39194:	movw	r2, #478	; 0x1de
   39198:	add	r0, pc, r0
   3919c:	add	r1, pc, r1
   391a0:	add	r3, pc, r3
   391a4:	bl	11e08 <__assert_fail@plt>
   391a8:	ldr	r0, [pc, #36]	; 391d4 <bcmp@plt+0x26ef8>
   391ac:	ldr	r1, [pc, #36]	; 391d8 <bcmp@plt+0x26efc>
   391b0:	ldr	r3, [pc, #36]	; 391dc <bcmp@plt+0x26f00>
   391b4:	movw	r2, #479	; 0x1df
   391b8:	add	r0, pc, r0
   391bc:	add	r1, pc, r1
   391c0:	add	r3, pc, r3
   391c4:	bl	11e08 <__assert_fail@plt>
   391c8:	andeq	r4, r2, ip, lsl #13
   391cc:	muleq	r2, pc, r2	; <UNPREDICTABLE>
   391d0:	andeq	r4, r2, r3, lsl #16
   391d4:	andeq	r4, r2, sp, lsr #10
   391d8:	andeq	r4, r2, pc, ror r2
   391dc:	andeq	r4, r2, r3, ror #15
   391e0:	push	{fp, lr}
   391e4:	mov	fp, sp
   391e8:	cmp	r0, #0
   391ec:	beq	39204 <bcmp@plt+0x26f28>
   391f0:	cmp	r1, #0
   391f4:	beq	39224 <bcmp@plt+0x26f48>
   391f8:	ldr	r0, [r0, #12]
   391fc:	pop	{fp, lr}
   39200:	b	3486c <bcmp@plt+0x22590>
   39204:	ldr	r0, [pc, #56]	; 39244 <bcmp@plt+0x26f68>
   39208:	ldr	r1, [pc, #56]	; 39248 <bcmp@plt+0x26f6c>
   3920c:	ldr	r3, [pc, #56]	; 3924c <bcmp@plt+0x26f70>
   39210:	movw	r2, #486	; 0x1e6
   39214:	add	r0, pc, r0
   39218:	add	r1, pc, r1
   3921c:	add	r3, pc, r3
   39220:	bl	11e08 <__assert_fail@plt>
   39224:	ldr	r0, [pc, #36]	; 39250 <bcmp@plt+0x26f74>
   39228:	ldr	r1, [pc, #36]	; 39254 <bcmp@plt+0x26f78>
   3922c:	ldr	r3, [pc, #36]	; 39258 <bcmp@plt+0x26f7c>
   39230:	movw	r2, #487	; 0x1e7
   39234:	add	r0, pc, r0
   39238:	add	r1, pc, r1
   3923c:	add	r3, pc, r3
   39240:	bl	11e08 <__assert_fail@plt>
   39244:	andeq	r4, r2, r0, lsl r6
   39248:	andeq	r4, r2, r3, lsr #4
   3924c:			; <UNDEFINED> instruction: 0x000247b3
   39250:	andeq	r4, r2, r7, asr #15
   39254:	andeq	r4, r2, r3, lsl #4
   39258:	muleq	r2, r3, r7
   3925c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   39260:	add	fp, sp, #24
   39264:	cmp	r1, #0
   39268:	beq	392b4 <bcmp@plt+0x26fd8>
   3926c:	mov	r5, r0
   39270:	cmp	r0, #0
   39274:	beq	392d4 <bcmp@plt+0x26ff8>
   39278:	mov	r6, r2
   3927c:	cmp	r2, #0
   39280:	beq	392f4 <bcmp@plt+0x27018>
   39284:	ldr	r0, [r5, #8]
   39288:	ldr	r7, [fp, #12]
   3928c:	ldr	r8, [fp, #8]
   39290:	mov	r4, r3
   39294:	bl	3486c <bcmp@plt+0x22590>
   39298:	ldr	r0, [r5, #12]
   3929c:	mov	r1, r6
   392a0:	bl	3486c <bcmp@plt+0x22590>
   392a4:	str	r7, [r5, #4]
   392a8:	strb	r8, [r5, #1]
   392ac:	strb	r4, [r5]
   392b0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   392b4:	ldr	r0, [pc, #88]	; 39314 <bcmp@plt+0x27038>
   392b8:	ldr	r1, [pc, #88]	; 39318 <bcmp@plt+0x2703c>
   392bc:	ldr	r3, [pc, #88]	; 3931c <bcmp@plt+0x27040>
   392c0:	movw	r2, #526	; 0x20e
   392c4:	add	r0, pc, r0
   392c8:	add	r1, pc, r1
   392cc:	add	r3, pc, r3
   392d0:	bl	11e08 <__assert_fail@plt>
   392d4:	ldr	r0, [pc, #68]	; 39320 <bcmp@plt+0x27044>
   392d8:	ldr	r1, [pc, #68]	; 39324 <bcmp@plt+0x27048>
   392dc:	ldr	r3, [pc, #68]	; 39328 <bcmp@plt+0x2704c>
   392e0:	movw	r2, #527	; 0x20f
   392e4:	add	r0, pc, r0
   392e8:	add	r1, pc, r1
   392ec:	add	r3, pc, r3
   392f0:	bl	11e08 <__assert_fail@plt>
   392f4:	ldr	r0, [pc, #48]	; 3932c <bcmp@plt+0x27050>
   392f8:	ldr	r1, [pc, #48]	; 39330 <bcmp@plt+0x27054>
   392fc:	ldr	r3, [pc, #48]	; 39334 <bcmp@plt+0x27058>
   39300:	mov	r2, #528	; 0x210
   39304:	add	r0, pc, r0
   39308:	add	r1, pc, r1
   3930c:	add	r3, pc, r3
   39310:	bl	11e08 <__assert_fail@plt>
   39314:	andeq	r4, r2, r1, lsr #8
   39318:	andeq	r4, r2, r3, ror r1
   3931c:	andeq	r4, r2, r3, lsr r7
   39320:	andeq	r4, r2, lr, ror #14
   39324:	andeq	r4, r2, r3, asr r1
   39328:	andeq	r4, r2, r3, lsl r7
   3932c:	strdeq	r4, [r2], -r7
   39330:	andeq	r4, r2, r3, lsr r1
   39334:	strdeq	r4, [r2], -r3
   39338:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3933c:	add	fp, sp, #28
   39340:	sub	sp, sp, #4
   39344:	cmp	r0, #0
   39348:	beq	393c8 <bcmp@plt+0x270ec>
   3934c:	mov	sl, r1
   39350:	cmp	r1, #0
   39354:	beq	393e8 <bcmp@plt+0x2710c>
   39358:	mov	r7, r0
   3935c:	mov	r0, #1
   39360:	mov	r1, #16
   39364:	mov	r9, r3
   39368:	mov	r8, r2
   3936c:	bl	12204 <calloc@plt>
   39370:	mov	r4, r0
   39374:	bl	340d4 <bcmp@plt+0x21df8>
   39378:	mov	r5, r0
   3937c:	str	r0, [r4, #8]
   39380:	bl	340d4 <bcmp@plt+0x21df8>
   39384:	cmp	r4, #0
   39388:	str	r0, [r4, #12]
   3938c:	beq	39408 <bcmp@plt+0x2712c>
   39390:	mov	r6, r0
   39394:	mov	r0, r5
   39398:	mov	r1, r7
   3939c:	bl	3486c <bcmp@plt+0x22590>
   393a0:	mov	r0, r6
   393a4:	mov	r1, sl
   393a8:	bl	3486c <bcmp@plt+0x22590>
   393ac:	ldr	r0, [fp, #8]
   393b0:	str	r0, [r4, #4]
   393b4:	strb	r9, [r4, #1]
   393b8:	strb	r8, [r4]
   393bc:	mov	r0, r4
   393c0:	sub	sp, fp, #28
   393c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   393c8:	ldr	r0, [pc, #88]	; 39428 <bcmp@plt+0x2714c>
   393cc:	ldr	r1, [pc, #88]	; 3942c <bcmp@plt+0x27150>
   393d0:	ldr	r3, [pc, #88]	; 39430 <bcmp@plt+0x27154>
   393d4:	movw	r2, #550	; 0x226
   393d8:	add	r0, pc, r0
   393dc:	add	r1, pc, r1
   393e0:	add	r3, pc, r3
   393e4:	bl	11e08 <__assert_fail@plt>
   393e8:	ldr	r0, [pc, #68]	; 39434 <bcmp@plt+0x27158>
   393ec:	ldr	r1, [pc, #68]	; 39438 <bcmp@plt+0x2715c>
   393f0:	ldr	r3, [pc, #68]	; 3943c <bcmp@plt+0x27160>
   393f4:	movw	r2, #551	; 0x227
   393f8:	add	r0, pc, r0
   393fc:	add	r1, pc, r1
   39400:	add	r3, pc, r3
   39404:	bl	11e08 <__assert_fail@plt>
   39408:	ldr	r0, [pc, #48]	; 39440 <bcmp@plt+0x27164>
   3940c:	ldr	r1, [pc, #48]	; 39444 <bcmp@plt+0x27168>
   39410:	ldr	r3, [pc, #48]	; 39448 <bcmp@plt+0x2716c>
   39414:	movw	r2, #565	; 0x235
   39418:	add	r0, pc, r0
   3941c:	add	r1, pc, r1
   39420:	add	r3, pc, r3
   39424:	bl	11e08 <__assert_fail@plt>
   39428:	andeq	r4, r2, sp, lsl #6
   3942c:	andeq	r4, r2, pc, asr r0
   39430:	andeq	r4, r2, r6, ror r6
   39434:	andeq	r4, r2, r3, lsl #12
   39438:	andeq	r4, r2, pc, lsr r0
   3943c:	andeq	r4, r2, r6, asr r6
   39440:	andeq	r4, r2, ip, lsl #8
   39444:	andeq	r4, r2, pc, lsl r0
   39448:	andeq	r4, r2, r3, lsl #13
   3944c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   39450:	add	fp, sp, #24
   39454:	sub	sp, sp, #8
   39458:	cmp	r0, #0
   3945c:	beq	394f4 <bcmp@plt+0x27218>
   39460:	mov	r4, r0
   39464:	ldr	r0, [r0, #4]
   39468:	ldr	r9, [fp, #12]
   3946c:	ldr	r8, [fp, #8]
   39470:	mov	r5, r3
   39474:	mov	r6, r2
   39478:	mov	r7, r1
   3947c:	cmp	r0, #0
   39480:	beq	394a0 <bcmp@plt+0x271c4>
   39484:	ldr	r1, [r4]
   39488:	ldr	r2, [pc, #132]	; 39514 <bcmp@plt+0x27238>
   3948c:	ldr	r2, [pc, r2]
   39490:	ldr	r1, [r2, r1, lsl #2]
   39494:	cmp	r1, #0
   39498:	beq	394a0 <bcmp@plt+0x271c4>
   3949c:	blx	r1
   394a0:	mov	r0, r7
   394a4:	mov	r1, r6
   394a8:	mov	r2, r5
   394ac:	mov	r3, r8
   394b0:	str	r9, [sp]
   394b4:	bl	39338 <bcmp@plt+0x2705c>
   394b8:	mov	r1, #9
   394bc:	cmp	r0, #0
   394c0:	str	r1, [r4]
   394c4:	strne	r0, [r4, #4]
   394c8:	movne	r0, #1
   394cc:	subne	sp, fp, #24
   394d0:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   394d4:	ldr	r0, [pc, #72]	; 39524 <bcmp@plt+0x27248>
   394d8:	ldr	r1, [pc, #72]	; 39528 <bcmp@plt+0x2724c>
   394dc:	ldr	r3, [pc, #72]	; 3952c <bcmp@plt+0x27250>
   394e0:	mov	r2, #292	; 0x124
   394e4:	add	r0, pc, r0
   394e8:	add	r1, pc, r1
   394ec:	add	r3, pc, r3
   394f0:	bl	11e08 <__assert_fail@plt>
   394f4:	ldr	r0, [pc, #28]	; 39518 <bcmp@plt+0x2723c>
   394f8:	ldr	r1, [pc, #28]	; 3951c <bcmp@plt+0x27240>
   394fc:	ldr	r3, [pc, #28]	; 39520 <bcmp@plt+0x27244>
   39500:	mov	r2, #111	; 0x6f
   39504:	add	r0, pc, r0
   39508:	add	r1, pc, r1
   3950c:	add	r3, pc, r3
   39510:	bl	11e08 <__assert_fail@plt>
   39514:	muleq	r3, r0, sp
   39518:	andeq	r3, r2, r2, lsr pc
   3951c:	andeq	r3, r2, r3, lsr pc
   39520:	andeq	r4, r2, r0, asr #22
   39524:	andeq	r4, r2, pc, ror #14
   39528:	andeq	r3, r2, r3, asr pc
   3952c:	andeq	r4, r2, r7, asr r1
   39530:	push	{r4, r5, r6, r7, fp, lr}
   39534:	add	fp, sp, #16
   39538:	sub	sp, sp, #8
   3953c:	mov	r4, r1
   39540:	mov	r6, r0
   39544:	bl	34418 <bcmp@plt+0x2213c>
   39548:	cmp	r0, #2
   3954c:	mov	r0, #3
   39550:	mvn	r7, #127	; 0x7f
   39554:	movweq	r7, #32
   39558:	bl	34018 <bcmp@plt+0x21d3c>
   3955c:	cmp	r0, #0
   39560:	beq	395e8 <bcmp@plt+0x2730c>
   39564:	mov	r5, r0
   39568:	ldr	r0, [r0, #4]
   3956c:	cmp	r0, #0
   39570:	beq	39590 <bcmp@plt+0x272b4>
   39574:	ldr	r1, [r5]
   39578:	ldr	r2, [pc, #136]	; 39608 <bcmp@plt+0x2732c>
   3957c:	ldr	r2, [pc, r2]
   39580:	ldr	r1, [r2, r1, lsl #2]
   39584:	cmp	r1, #0
   39588:	beq	39590 <bcmp@plt+0x272b4>
   3958c:	blx	r1
   39590:	uxtb	r2, r7
   39594:	mov	r0, #0
   39598:	mov	r1, r4
   3959c:	str	r0, [sp]
   395a0:	mov	r0, r6
   395a4:	mov	r3, r2
   395a8:	bl	39338 <bcmp@plt+0x2705c>
   395ac:	mov	r1, #9
   395b0:	cmp	r0, #0
   395b4:	str	r1, [r5]
   395b8:	strne	r0, [r5, #4]
   395bc:	movne	r0, r5
   395c0:	subne	sp, fp, #16
   395c4:	popne	{r4, r5, r6, r7, fp, pc}
   395c8:	ldr	r0, [pc, #72]	; 39618 <bcmp@plt+0x2733c>
   395cc:	ldr	r1, [pc, #72]	; 3961c <bcmp@plt+0x27340>
   395d0:	ldr	r3, [pc, #72]	; 39620 <bcmp@plt+0x27344>
   395d4:	mov	r2, #292	; 0x124
   395d8:	add	r0, pc, r0
   395dc:	add	r1, pc, r1
   395e0:	add	r3, pc, r3
   395e4:	bl	11e08 <__assert_fail@plt>
   395e8:	ldr	r0, [pc, #28]	; 3960c <bcmp@plt+0x27330>
   395ec:	ldr	r1, [pc, #28]	; 39610 <bcmp@plt+0x27334>
   395f0:	ldr	r3, [pc, #28]	; 39614 <bcmp@plt+0x27338>
   395f4:	mov	r2, #111	; 0x6f
   395f8:	add	r0, pc, r0
   395fc:	add	r1, pc, r1
   39600:	add	r3, pc, r3
   39604:	bl	11e08 <__assert_fail@plt>
   39608:	andeq	ip, r3, r0, lsr #25
   3960c:	andeq	r3, r2, lr, lsr lr
   39610:	andeq	r3, r2, pc, lsr lr
   39614:	andeq	r4, r2, ip, asr #20
   39618:	andeq	r4, r2, fp, ror r6
   3961c:	andeq	r3, r2, pc, asr lr
   39620:	andeq	r4, r2, r3, rrx
   39624:	push	{fp, lr}
   39628:	mov	fp, sp
   3962c:	ldr	r2, [r0, #24]
   39630:	mov	r1, #0
   39634:	cmp	r2, #3
   39638:	bne	3964c <bcmp@plt+0x27370>
   3963c:	bl	345c0 <bcmp@plt+0x222e4>
   39640:	sub	r0, r0, #9
   39644:	clz	r0, r0
   39648:	lsr	r1, r0, #5
   3964c:	mov	r0, r1
   39650:	pop	{fp, pc}
   39654:	push	{r4, sl, fp, lr}
   39658:	add	fp, sp, #8
   3965c:	mov	r0, #12
   39660:	bl	44994 <bcmp@plt+0x326b8>
   39664:	mov	r4, r0
   39668:	bl	340d4 <bcmp@plt+0x21df8>
   3966c:	str	r0, [r4, #8]
   39670:	mov	r0, r4
   39674:	pop	{r4, sl, fp, pc}
   39678:	push	{r4, r5, r6, r7, fp, lr}
   3967c:	add	fp, sp, #16
   39680:	mov	r6, r0
   39684:	mov	r0, #12
   39688:	mov	r4, r2
   3968c:	mov	r5, r1
   39690:	bl	44994 <bcmp@plt+0x326b8>
   39694:	mov	r7, r0
   39698:	bl	340d4 <bcmp@plt+0x21df8>
   3969c:	mov	r1, r5
   396a0:	str	r0, [r7, #8]
   396a4:	str	r6, [r7]
   396a8:	bl	3486c <bcmp@plt+0x22590>
   396ac:	mov	r0, r7
   396b0:	strb	r4, [r7, #4]
   396b4:	pop	{r4, r5, r6, r7, fp, pc}
   396b8:	push	{fp, lr}
   396bc:	mov	fp, sp
   396c0:	cmp	r0, #0
   396c4:	ldrne	r0, [r0, #8]
   396c8:	popne	{fp, pc}
   396cc:	ldr	r0, [pc, #24]	; 396ec <bcmp@plt+0x27410>
   396d0:	ldr	r1, [pc, #24]	; 396f0 <bcmp@plt+0x27414>
   396d4:	ldr	r3, [pc, #24]	; 396f4 <bcmp@plt+0x27418>
   396d8:	movw	r2, #778	; 0x30a
   396dc:	add	r0, pc, r0
   396e0:	add	r1, pc, r1
   396e4:	add	r3, pc, r3
   396e8:	bl	11e08 <__assert_fail@plt>
   396ec:	andeq	r6, r2, r8, lsl #10
   396f0:	andeq	r3, r2, fp, asr sp
   396f4:	andeq	r4, r2, r8, ror #9
   396f8:	push	{fp, lr}
   396fc:	mov	fp, sp
   39700:	cmp	r0, #0
   39704:	ldrbne	r0, [r0, #4]
   39708:	popne	{fp, pc}
   3970c:	ldr	r0, [pc, #24]	; 3972c <bcmp@plt+0x27450>
   39710:	ldr	r1, [pc, #24]	; 39730 <bcmp@plt+0x27454>
   39714:	ldr	r3, [pc, #24]	; 39734 <bcmp@plt+0x27458>
   39718:	movw	r2, #758	; 0x2f6
   3971c:	add	r0, pc, r0
   39720:	add	r1, pc, r1
   39724:	add	r3, pc, r3
   39728:	bl	11e08 <__assert_fail@plt>
   3972c:	andeq	r6, r2, r8, asr #9
   39730:	andeq	r3, r2, fp, lsl sp
   39734:	andeq	r4, r2, r2, ror #8
   39738:	push	{fp, lr}
   3973c:	mov	fp, sp
   39740:	cmp	r0, #0
   39744:	ldrne	r0, [r0]
   39748:	popne	{fp, pc}
   3974c:	ldr	r0, [pc, #24]	; 3976c <bcmp@plt+0x27490>
   39750:	ldr	r1, [pc, #24]	; 39770 <bcmp@plt+0x27494>
   39754:	ldr	r3, [pc, #24]	; 39774 <bcmp@plt+0x27498>
   39758:	movw	r2, #771	; 0x303
   3975c:	add	r0, pc, r0
   39760:	add	r1, pc, r1
   39764:	add	r3, pc, r3
   39768:	bl	11e08 <__assert_fail@plt>
   3976c:	andeq	r6, r2, r8, lsl #9
   39770:	ldrdeq	r3, [r2], -fp
   39774:	andeq	r4, r2, r5, asr #8
   39778:	push	{fp, lr}
   3977c:	mov	fp, sp
   39780:	cmp	r0, #0
   39784:	strne	r1, [r0]
   39788:	popne	{fp, pc}
   3978c:	ldr	r0, [pc, #24]	; 397ac <bcmp@plt+0x274d0>
   39790:	ldr	r1, [pc, #24]	; 397b0 <bcmp@plt+0x274d4>
   39794:	ldr	r3, [pc, #24]	; 397b4 <bcmp@plt+0x274d8>
   39798:	movw	r2, #785	; 0x311
   3979c:	add	r0, pc, r0
   397a0:	add	r1, pc, r1
   397a4:	add	r3, pc, r3
   397a8:	bl	11e08 <__assert_fail@plt>
   397ac:	andeq	r4, r2, r7, asr r4
   397b0:	muleq	r2, fp, ip
   397b4:	andeq	r4, r2, r4, asr r4
   397b8:	push	{fp, lr}
   397bc:	mov	fp, sp
   397c0:	cmp	r0, #0
   397c4:	beq	397dc <bcmp@plt+0x27500>
   397c8:	cmp	r1, #0
   397cc:	beq	397fc <bcmp@plt+0x27520>
   397d0:	ldr	r0, [r0, #8]
   397d4:	pop	{fp, lr}
   397d8:	b	3486c <bcmp@plt+0x22590>
   397dc:	ldr	r0, [pc, #56]	; 3981c <bcmp@plt+0x27540>
   397e0:	ldr	r1, [pc, #56]	; 39820 <bcmp@plt+0x27544>
   397e4:	ldr	r3, [pc, #56]	; 39824 <bcmp@plt+0x27548>
   397e8:	mov	r2, #792	; 0x318
   397ec:	add	r0, pc, r0
   397f0:	add	r1, pc, r1
   397f4:	add	r3, pc, r3
   397f8:	bl	11e08 <__assert_fail@plt>
   397fc:	ldr	r0, [pc, #36]	; 39828 <bcmp@plt+0x2754c>
   39800:	ldr	r1, [pc, #36]	; 3982c <bcmp@plt+0x27550>
   39804:	ldr	r3, [pc, #36]	; 39830 <bcmp@plt+0x27554>
   39808:	movw	r2, #793	; 0x319
   3980c:	add	r0, pc, r0
   39810:	add	r1, pc, r1
   39814:	add	r3, pc, r3
   39818:	bl	11e08 <__assert_fail@plt>
   3981c:	andeq	r4, r2, r7, lsl #8
   39820:	andeq	r3, r2, fp, asr #24
   39824:	andeq	r4, r2, sp, lsr #8
   39828:	andeq	r4, r2, r4, asr #8
   3982c:	andeq	r3, r2, fp, lsr #24
   39830:	andeq	r4, r2, sp, lsl #8
   39834:	push	{fp, lr}
   39838:	mov	fp, sp
   3983c:	cmp	r0, #0
   39840:	strbne	r1, [r0, #4]
   39844:	popne	{fp, pc}
   39848:	ldr	r0, [pc, #24]	; 39868 <bcmp@plt+0x2758c>
   3984c:	ldr	r1, [pc, #24]	; 3986c <bcmp@plt+0x27590>
   39850:	ldr	r3, [pc, #24]	; 39870 <bcmp@plt+0x27594>
   39854:	mov	r2, #800	; 0x320
   39858:	add	r0, pc, r0
   3985c:	add	r1, pc, r1
   39860:	add	r3, pc, r3
   39864:	bl	11e08 <__assert_fail@plt>
   39868:	andeq	r6, r2, ip, lsl #7
   3986c:	ldrdeq	r3, [r2], -pc	; <UNPREDICTABLE>
   39870:	strdeq	r4, [r2], -r8
   39874:	push	{fp, lr}
   39878:	mov	fp, sp
   3987c:	ldr	r2, [r0, #24]
   39880:	mov	r1, #0
   39884:	cmp	r2, #3
   39888:	bne	3989c <bcmp@plt+0x275c0>
   3988c:	bl	345c0 <bcmp@plt+0x222e4>
   39890:	sub	r0, r0, #2
   39894:	clz	r0, r0
   39898:	lsr	r1, r0, #5
   3989c:	mov	r0, r1
   398a0:	pop	{fp, pc}
   398a4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   398a8:	add	fp, sp, #24
   398ac:	mov	r7, r0
   398b0:	mov	r0, #2
   398b4:	mov	r8, r3
   398b8:	mov	r5, r2
   398bc:	mov	r6, r1
   398c0:	str	r0, [r7]
   398c4:	mov	r0, #12
   398c8:	bl	44994 <bcmp@plt+0x326b8>
   398cc:	mov	r4, r0
   398d0:	bl	340d4 <bcmp@plt+0x21df8>
   398d4:	mov	r1, r5
   398d8:	str	r0, [r4, #8]
   398dc:	str	r6, [r4]
   398e0:	bl	3486c <bcmp@plt+0x22590>
   398e4:	strb	r8, [r4, #4]
   398e8:	str	r4, [r7, #4]
   398ec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   398f0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   398f4:	add	fp, sp, #24
   398f8:	mov	r6, r0
   398fc:	mov	r0, #3
   39900:	mov	r8, r2
   39904:	mov	r5, r1
   39908:	bl	34018 <bcmp@plt+0x21d3c>
   3990c:	mov	r7, r0
   39910:	mov	r0, #2
   39914:	str	r0, [r7]
   39918:	mov	r0, #12
   3991c:	bl	44994 <bcmp@plt+0x326b8>
   39920:	mov	r4, r0
   39924:	bl	340d4 <bcmp@plt+0x21df8>
   39928:	mov	r1, r5
   3992c:	str	r0, [r4, #8]
   39930:	str	r6, [r4]
   39934:	bl	3486c <bcmp@plt+0x22590>
   39938:	mov	r0, r7
   3993c:	strb	r8, [r4, #4]
   39940:	str	r4, [r7, #4]
   39944:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   39948:	push	{r4, sl, fp, lr}
   3994c:	add	fp, sp, #8
   39950:	mov	r0, #1
   39954:	mov	r1, #20
   39958:	bl	12204 <calloc@plt>
   3995c:	mov	r4, r0
   39960:	bl	340d4 <bcmp@plt+0x21df8>
   39964:	str	r0, [r4, #16]
   39968:	mov	r0, r4
   3996c:	pop	{r4, sl, fp, pc}
   39970:	ldr	r0, [r0, #16]
   39974:	bx	lr
   39978:	push	{fp, lr}
   3997c:	mov	fp, sp
   39980:	cmp	r1, #0
   39984:	beq	3999c <bcmp@plt+0x276c0>
   39988:	cmp	r0, #0
   3998c:	beq	399bc <bcmp@plt+0x276e0>
   39990:	ldr	r0, [r0, #16]
   39994:	pop	{fp, lr}
   39998:	b	3486c <bcmp@plt+0x22590>
   3999c:	ldr	r0, [pc, #56]	; 399dc <bcmp@plt+0x27700>
   399a0:	ldr	r1, [pc, #56]	; 399e0 <bcmp@plt+0x27704>
   399a4:	ldr	r3, [pc, #56]	; 399e4 <bcmp@plt+0x27708>
   399a8:	movw	r2, #953	; 0x3b9
   399ac:	add	r0, pc, r0
   399b0:	add	r1, pc, r1
   399b4:	add	r3, pc, r3
   399b8:	bl	11e08 <__assert_fail@plt>
   399bc:	ldr	r0, [pc, #36]	; 399e8 <bcmp@plt+0x2770c>
   399c0:	ldr	r1, [pc, #36]	; 399ec <bcmp@plt+0x27710>
   399c4:	ldr	r3, [pc, #36]	; 399f0 <bcmp@plt+0x27714>
   399c8:	movw	r2, #954	; 0x3ba
   399cc:	add	r0, pc, r0
   399d0:	add	r1, pc, r1
   399d4:	add	r3, pc, r3
   399d8:	bl	11e08 <__assert_fail@plt>
   399dc:	andeq	r4, r2, r7, lsr #5
   399e0:	andeq	r3, r2, fp, lsl #21
   399e4:	andeq	r4, r2, r1, ror #5
   399e8:	strdeq	r4, [r2], -r8
   399ec:	andeq	r3, r2, fp, ror #20
   399f0:	andeq	r4, r2, r1, asr #5
   399f4:	push	{fp, lr}
   399f8:	mov	fp, sp
   399fc:	cmp	r0, #0
   39a00:	ldrne	ip, [fp, #8]
   39a04:	strbne	ip, [r0, #5]
   39a08:	strbne	r3, [r0, #4]
   39a0c:	strhne	r2, [r0, #2]
   39a10:	strbne	r1, [r0]
   39a14:	popne	{fp, pc}
   39a18:	ldr	r0, [pc, #24]	; 39a38 <bcmp@plt+0x2775c>
   39a1c:	ldr	r1, [pc, #24]	; 39a3c <bcmp@plt+0x27760>
   39a20:	ldr	r3, [pc, #24]	; 39a40 <bcmp@plt+0x27764>
   39a24:	movw	r2, #962	; 0x3c2
   39a28:	add	r0, pc, r0
   39a2c:	add	r1, pc, r1
   39a30:	add	r3, pc, r3
   39a34:	bl	11e08 <__assert_fail@plt>
   39a38:	muleq	r2, ip, r2
   39a3c:	andeq	r3, r2, pc, lsl #20
   39a40:	muleq	r2, r8, r2
   39a44:	push	{fp, lr}
   39a48:	mov	fp, sp
   39a4c:	cmp	r0, #0
   39a50:	ldrne	ip, [fp, #8]
   39a54:	strbne	ip, [r0, #11]
   39a58:	strbne	r3, [r0, #10]
   39a5c:	strhne	r2, [r0, #8]
   39a60:	strbne	r1, [r0, #6]
   39a64:	popne	{fp, pc}
   39a68:	ldr	r0, [pc, #24]	; 39a88 <bcmp@plt+0x277ac>
   39a6c:	ldr	r1, [pc, #24]	; 39a8c <bcmp@plt+0x277b0>
   39a70:	ldr	r3, [pc, #24]	; 39a90 <bcmp@plt+0x277b4>
   39a74:	movw	r2, #973	; 0x3cd
   39a78:	add	r0, pc, r0
   39a7c:	add	r1, pc, r1
   39a80:	add	r3, pc, r3
   39a84:	bl	11e08 <__assert_fail@plt>
   39a88:	andeq	r4, r2, ip, asr #4
   39a8c:			; <UNDEFINED> instruction: 0x000239bf
   39a90:	andeq	r4, r2, ip, lsl #5
   39a94:	push	{fp, lr}
   39a98:	mov	fp, sp
   39a9c:	cmp	r0, #0
   39aa0:	ldrbne	r2, [r1]
   39aa4:	strbne	r2, [r0]
   39aa8:	ldrhne	r2, [r1, #2]
   39aac:	strhne	r2, [r0, #2]
   39ab0:	ldrbne	r2, [r1, #4]
   39ab4:	strbne	r2, [r0, #4]
   39ab8:	ldrbne	r1, [r1, #5]
   39abc:	strbne	r1, [r0, #5]
   39ac0:	popne	{fp, pc}
   39ac4:	ldr	r0, [pc, #24]	; 39ae4 <bcmp@plt+0x27808>
   39ac8:	ldr	r1, [pc, #24]	; 39ae8 <bcmp@plt+0x2780c>
   39acc:	ldr	r3, [pc, #24]	; 39aec <bcmp@plt+0x27810>
   39ad0:	movw	r2, #983	; 0x3d7
   39ad4:	add	r0, pc, r0
   39ad8:	add	r1, pc, r1
   39adc:	add	r3, pc, r3
   39ae0:	bl	11e08 <__assert_fail@plt>
   39ae4:	strdeq	r4, [r2], -r0
   39ae8:	andeq	r3, r2, r3, ror #18
   39aec:	andeq	r4, r2, r5, ror r2
   39af0:	push	{fp, lr}
   39af4:	mov	fp, sp
   39af8:	cmp	r0, #0
   39afc:	ldrbne	r2, [r1]
   39b00:	strbne	r2, [r0, #6]
   39b04:	ldrhne	r2, [r1, #2]
   39b08:	strhne	r2, [r0, #8]
   39b0c:	ldrbne	r2, [r1, #4]
   39b10:	strbne	r2, [r0, #10]
   39b14:	ldrbne	r1, [r1, #5]
   39b18:	strbne	r1, [r0, #11]
   39b1c:	popne	{fp, pc}
   39b20:	ldr	r0, [pc, #24]	; 39b40 <bcmp@plt+0x27864>
   39b24:	ldr	r1, [pc, #24]	; 39b44 <bcmp@plt+0x27868>
   39b28:	ldr	r3, [pc, #24]	; 39b48 <bcmp@plt+0x2786c>
   39b2c:	movw	r2, #993	; 0x3e1
   39b30:	add	r0, pc, r0
   39b34:	add	r1, pc, r1
   39b38:	add	r3, pc, r3
   39b3c:	bl	11e08 <__assert_fail@plt>
   39b40:	muleq	r2, r4, r1
   39b44:	andeq	r3, r2, r7, lsl #18
   39b48:	andeq	r4, r2, r6, asr r2
   39b4c:	push	{fp, lr}
   39b50:	mov	fp, sp
   39b54:	cmp	r0, #0
   39b58:	strne	r1, [r0, #12]
   39b5c:	popne	{fp, pc}
   39b60:	ldr	r0, [pc, #24]	; 39b80 <bcmp@plt+0x278a4>
   39b64:	ldr	r1, [pc, #24]	; 39b84 <bcmp@plt+0x278a8>
   39b68:	ldr	r3, [pc, #24]	; 39b88 <bcmp@plt+0x278ac>
   39b6c:	movw	r2, #1003	; 0x3eb
   39b70:	add	r0, pc, r0
   39b74:	add	r1, pc, r1
   39b78:	add	r3, pc, r3
   39b7c:	bl	11e08 <__assert_fail@plt>
   39b80:	andeq	r4, r2, r4, asr r1
   39b84:	andeq	r3, r2, r7, asr #17
   39b88:	andeq	r4, r2, r4, asr r2
   39b8c:	cmp	r0, #0
   39b90:	bxne	lr
   39b94:	push	{fp, lr}
   39b98:	mov	fp, sp
   39b9c:	ldr	r0, [pc, #24]	; 39bbc <bcmp@plt+0x278e0>
   39ba0:	ldr	r1, [pc, #24]	; 39bc0 <bcmp@plt+0x278e4>
   39ba4:	ldr	r3, [pc, #24]	; 39bc4 <bcmp@plt+0x278e8>
   39ba8:	movw	r2, #1010	; 0x3f2
   39bac:	add	r0, pc, r0
   39bb0:	add	r1, pc, r1
   39bb4:	add	r3, pc, r3
   39bb8:	bl	11e08 <__assert_fail@plt>
   39bbc:	andeq	r4, r2, r8, lsl r1
   39bc0:	andeq	r3, r2, fp, lsl #17
   39bc4:	andeq	r4, r2, r6, asr #4
   39bc8:	cmp	r0, #0
   39bcc:	addne	r0, r0, #6
   39bd0:	bxne	lr
   39bd4:	push	{fp, lr}
   39bd8:	mov	fp, sp
   39bdc:	ldr	r0, [pc, #24]	; 39bfc <bcmp@plt+0x27920>
   39be0:	ldr	r1, [pc, #24]	; 39c00 <bcmp@plt+0x27924>
   39be4:	ldr	r3, [pc, #24]	; 39c04 <bcmp@plt+0x27928>
   39be8:	movw	r2, #1017	; 0x3f9
   39bec:	add	r0, pc, r0
   39bf0:	add	r1, pc, r1
   39bf4:	add	r3, pc, r3
   39bf8:	bl	11e08 <__assert_fail@plt>
   39bfc:	ldrdeq	r4, [r2], -r8
   39c00:	andeq	r3, r2, fp, asr #16
   39c04:	andeq	r4, r2, r1, lsr r2
   39c08:	push	{fp, lr}
   39c0c:	mov	fp, sp
   39c10:	cmp	r0, #0
   39c14:	ldrne	r0, [r0, #12]
   39c18:	popne	{fp, pc}
   39c1c:	ldr	r0, [pc, #24]	; 39c3c <bcmp@plt+0x27960>
   39c20:	ldr	r1, [pc, #24]	; 39c40 <bcmp@plt+0x27964>
   39c24:	ldr	r3, [pc, #24]	; 39c44 <bcmp@plt+0x27968>
   39c28:	mov	r2, #1024	; 0x400
   39c2c:	add	r0, pc, r0
   39c30:	add	r1, pc, r1
   39c34:	add	r3, pc, r3
   39c38:	bl	11e08 <__assert_fail@plt>
   39c3c:	muleq	r2, r8, r0
   39c40:	andeq	r3, r2, fp, lsl #16
   39c44:	andeq	r4, r2, sp, lsl r2
   39c48:	push	{r4, sl, fp, lr}
   39c4c:	add	fp, sp, #8
   39c50:	sub	sp, sp, #16
   39c54:	ldr	r4, [pc, #64]	; 39c9c <bcmp@plt+0x279c0>
   39c58:	mov	r1, #0
   39c5c:	add	r4, pc, r4
   39c60:	strb	r1, [r4]
   39c64:	ldrh	r1, [r0, #2]
   39c68:	ldrb	r3, [r0]
   39c6c:	ldrb	r2, [r0, #4]
   39c70:	ldrb	r0, [r0, #5]
   39c74:	stm	sp, {r1, r2}
   39c78:	str	r0, [sp, #8]
   39c7c:	mov	r0, r4
   39c80:	mov	r1, #96	; 0x60
   39c84:	ldr	r2, [pc, #20]	; 39ca0 <bcmp@plt+0x279c4>
   39c88:	add	r2, pc, r2
   39c8c:	bl	120a8 <snprintf@plt>
   39c90:	mov	r0, r4
   39c94:	sub	sp, fp, #8
   39c98:	pop	{r4, sl, fp, pc}
   39c9c:	andeq	r2, r4, r0, ror r5
   39ca0:	andeq	r4, r2, r7, lsr #4
   39ca4:	push	{r4, sl, fp, lr}
   39ca8:	add	fp, sp, #8
   39cac:	mov	r0, #24
   39cb0:	bl	44994 <bcmp@plt+0x326b8>
   39cb4:	mov	r4, r0
   39cb8:	bl	340d4 <bcmp@plt+0x21df8>
   39cbc:	str	r0, [r4, #12]
   39cc0:	bl	340d4 <bcmp@plt+0x21df8>
   39cc4:	str	r0, [r4, #4]
   39cc8:	bl	340d4 <bcmp@plt+0x21df8>
   39ccc:	str	r0, [r4, #16]
   39cd0:	ldr	r0, [pc, #16]	; 39ce8 <bcmp@plt+0x27a0c>
   39cd4:	ldr	r0, [pc, r0]
   39cd8:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   39cdc:	str	r0, [r4, #20]
   39ce0:	mov	r0, r4
   39ce4:	pop	{r4, sl, fp, pc}
   39ce8:	andeq	ip, r3, ip, lsl r5
   39cec:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   39cf0:	add	fp, sp, #24
   39cf4:	mov	r5, r0
   39cf8:	mov	r0, #24
   39cfc:	mov	r8, r3
   39d00:	mov	r6, r2
   39d04:	mov	r7, r1
   39d08:	bl	44994 <bcmp@plt+0x326b8>
   39d0c:	strh	r5, [r0, #8]
   39d10:	mov	r4, r0
   39d14:	strh	r6, [r0]
   39d18:	mov	r0, r7
   39d1c:	bl	34af8 <bcmp@plt+0x2281c>
   39d20:	str	r0, [r4, #12]
   39d24:	mov	r0, r8
   39d28:	bl	34af8 <bcmp@plt+0x2281c>
   39d2c:	str	r0, [r4, #4]
   39d30:	ldr	r0, [fp, #8]
   39d34:	bl	34af8 <bcmp@plt+0x2281c>
   39d38:	str	r0, [r4, #16]
   39d3c:	ldr	r0, [fp, #12]
   39d40:	ldr	r1, [pc, #28]	; 39d64 <bcmp@plt+0x27a88>
   39d44:	ldr	r1, [pc, r1]
   39d48:	bl	3dd18 <bcmp@plt+0x2ba3c>
   39d4c:	str	r0, [r4, #20]
   39d50:	ldr	r1, [pc, #16]	; 39d68 <bcmp@plt+0x27a8c>
   39d54:	ldr	r1, [pc, r1]
   39d58:	bl	3dd10 <bcmp@plt+0x2ba34>
   39d5c:	mov	r0, r4
   39d60:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   39d64:			; <UNDEFINED> instruction: 0x0003c5b8
   39d68:	muleq	r3, ip, r4
   39d6c:	ldrh	r0, [r0, #8]
   39d70:	bx	lr
   39d74:	ldrh	r0, [r0]
   39d78:	bx	lr
   39d7c:	ldr	r0, [r0, #12]
   39d80:	bx	lr
   39d84:	ldr	r0, [r0, #4]
   39d88:	bx	lr
   39d8c:	ldr	r0, [r0, #16]
   39d90:	bx	lr
   39d94:	ldr	r0, [r0, #20]
   39d98:	bx	lr
   39d9c:	strh	r1, [r0, #8]
   39da0:	bx	lr
   39da4:	strh	r1, [r0]
   39da8:	bx	lr
   39dac:	ldr	r0, [r0, #12]
   39db0:	b	3486c <bcmp@plt+0x22590>
   39db4:	ldr	r0, [r0, #4]
   39db8:	b	3486c <bcmp@plt+0x22590>
   39dbc:	ldr	r0, [r0, #16]
   39dc0:	b	3486c <bcmp@plt+0x22590>
   39dc4:	push	{r4, r5, fp, lr}
   39dc8:	add	fp, sp, #8
   39dcc:	mov	r5, r0
   39dd0:	ldr	r0, [r0, #20]
   39dd4:	mov	r4, r1
   39dd8:	bl	3e398 <bcmp@plt+0x2c0bc>
   39ddc:	ldr	r1, [pc, #28]	; 39e00 <bcmp@plt+0x27b24>
   39de0:	mov	r0, r4
   39de4:	ldr	r1, [pc, r1]
   39de8:	bl	3dd18 <bcmp@plt+0x2ba3c>
   39dec:	str	r0, [r5, #20]
   39df0:	ldr	r1, [pc, #12]	; 39e04 <bcmp@plt+0x27b28>
   39df4:	ldr	r1, [pc, r1]
   39df8:	pop	{r4, r5, fp, lr}
   39dfc:	b	3dd10 <bcmp@plt+0x2ba34>
   39e00:	andeq	ip, r3, r8, lsl r5
   39e04:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   39e08:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   39e0c:	add	fp, sp, #24
   39e10:	mov	r8, r0
   39e14:	mov	r0, #7
   39e18:	mov	r6, r3
   39e1c:	mov	r7, r2
   39e20:	mov	r4, r1
   39e24:	str	r0, [r8]
   39e28:	mov	r0, #24
   39e2c:	bl	44994 <bcmp@plt+0x326b8>
   39e30:	strh	r4, [r0, #8]
   39e34:	mov	r5, r0
   39e38:	strh	r6, [r0]
   39e3c:	mov	r0, r7
   39e40:	bl	34af8 <bcmp@plt+0x2281c>
   39e44:	str	r0, [r5, #12]
   39e48:	ldr	r0, [fp, #8]
   39e4c:	bl	34af8 <bcmp@plt+0x2281c>
   39e50:	str	r0, [r5, #4]
   39e54:	ldr	r0, [fp, #12]
   39e58:	bl	34af8 <bcmp@plt+0x2281c>
   39e5c:	str	r0, [r5, #16]
   39e60:	ldr	r0, [fp, #16]
   39e64:	ldr	r1, [pc, #28]	; 39e88 <bcmp@plt+0x27bac>
   39e68:	ldr	r1, [pc, r1]
   39e6c:	bl	3dd18 <bcmp@plt+0x2ba3c>
   39e70:	str	r0, [r5, #20]
   39e74:	ldr	r1, [pc, #16]	; 39e8c <bcmp@plt+0x27bb0>
   39e78:	ldr	r1, [pc, r1]
   39e7c:	bl	3dd10 <bcmp@plt+0x2ba34>
   39e80:	str	r5, [r8, #4]
   39e84:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   39e88:	muleq	r3, r4, r4
   39e8c:	andeq	ip, r3, r8, ror r3
   39e90:	push	{fp, lr}
   39e94:	mov	fp, sp
   39e98:	ldr	r2, [r0, #24]
   39e9c:	mov	r1, #0
   39ea0:	cmp	r2, #3
   39ea4:	bne	39eb8 <bcmp@plt+0x27bdc>
   39ea8:	bl	345c0 <bcmp@plt+0x222e4>
   39eac:	sub	r0, r0, #7
   39eb0:	clz	r0, r0
   39eb4:	lsr	r1, r0, #5
   39eb8:	mov	r0, r1
   39ebc:	pop	{fp, pc}
   39ec0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   39ec4:	add	fp, sp, #24
   39ec8:	mov	r6, r0
   39ecc:	mov	r0, #3
   39ed0:	mov	r8, r3
   39ed4:	mov	r7, r2
   39ed8:	mov	r9, r1
   39edc:	bl	34018 <bcmp@plt+0x21d3c>
   39ee0:	mov	r4, r0
   39ee4:	mov	r0, #7
   39ee8:	str	r0, [r4]
   39eec:	mov	r0, #24
   39ef0:	bl	44994 <bcmp@plt+0x326b8>
   39ef4:	strh	r6, [r0, #8]
   39ef8:	mov	r5, r0
   39efc:	strh	r7, [r0]
   39f00:	mov	r0, r9
   39f04:	bl	34af8 <bcmp@plt+0x2281c>
   39f08:	str	r0, [r5, #12]
   39f0c:	mov	r0, r8
   39f10:	bl	34af8 <bcmp@plt+0x2281c>
   39f14:	str	r0, [r5, #4]
   39f18:	ldr	r0, [fp, #8]
   39f1c:	bl	34af8 <bcmp@plt+0x2281c>
   39f20:	str	r0, [r5, #16]
   39f24:	ldr	r0, [fp, #12]
   39f28:	ldr	r1, [pc, #32]	; 39f50 <bcmp@plt+0x27c74>
   39f2c:	ldr	r1, [pc, r1]
   39f30:	bl	3dd18 <bcmp@plt+0x2ba3c>
   39f34:	str	r0, [r5, #20]
   39f38:	ldr	r1, [pc, #20]	; 39f54 <bcmp@plt+0x27c78>
   39f3c:	ldr	r1, [pc, r1]
   39f40:	bl	3dd10 <bcmp@plt+0x2ba34>
   39f44:	mov	r0, r4
   39f48:	str	r5, [r4, #4]
   39f4c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   39f50:	ldrdeq	ip, [r3], -r0
   39f54:			; <UNDEFINED> instruction: 0x0003c2b4
   39f58:	push	{r4, r5, r6, sl, fp, lr}
   39f5c:	add	fp, sp, #16
   39f60:	mov	r0, #4
   39f64:	bl	44994 <bcmp@plt+0x326b8>
   39f68:	mov	r4, r0
   39f6c:	ldr	r0, [pc, #96]	; 39fd4 <bcmp@plt+0x27cf8>
   39f70:	ldr	r0, [pc, r0]
   39f74:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   39f78:	mov	r5, #0
   39f7c:	cmp	r4, #0
   39f80:	str	r0, [r4]
   39f84:	beq	39fb4 <bcmp@plt+0x27cd8>
   39f88:	mov	r0, #3
   39f8c:	bl	34018 <bcmp@plt+0x21d3c>
   39f90:	cmp	r0, #0
   39f94:	beq	39fbc <bcmp@plt+0x27ce0>
   39f98:	mov	r1, #10
   39f9c:	mov	r6, r0
   39fa0:	bl	34fe8 <bcmp@plt+0x22d0c>
   39fa4:	mov	r0, r6
   39fa8:	mov	r1, r4
   39fac:	bl	34fd8 <bcmp@plt+0x22cfc>
   39fb0:	mov	r5, r6
   39fb4:	mov	r0, r5
   39fb8:	pop	{r4, r5, r6, sl, fp, pc}
   39fbc:	ldr	r0, [r4]
   39fc0:	bl	3e398 <bcmp@plt+0x2c0bc>
   39fc4:	mov	r0, r4
   39fc8:	bl	11f10 <free@plt>
   39fcc:	mov	r0, r5
   39fd0:	pop	{r4, r5, r6, sl, fp, pc}
   39fd4:	andeq	ip, r3, ip, lsl #6
   39fd8:	push	{fp, lr}
   39fdc:	mov	fp, sp
   39fe0:	cmp	r0, #0
   39fe4:	ldrne	r0, [r0, #4]
   39fe8:	popne	{fp, pc}
   39fec:	ldr	r0, [pc, #24]	; 3a00c <bcmp@plt+0x27d30>
   39ff0:	ldr	r1, [pc, #24]	; 3a010 <bcmp@plt+0x27d34>
   39ff4:	ldr	r3, [pc, #24]	; 3a014 <bcmp@plt+0x27d38>
   39ff8:	mov	r2, #111	; 0x6f
   39ffc:	add	r0, pc, r0
   3a000:	add	r1, pc, r1
   3a004:	add	r3, pc, r3
   3a008:	bl	11e08 <__assert_fail@plt>
   3a00c:	andeq	r3, r2, sl, lsr r4
   3a010:	andeq	r3, r2, fp, lsr r4
   3a014:	andeq	r4, r2, r8, asr #32
   3a018:	push	{r4, sl, fp, lr}
   3a01c:	add	fp, sp, #8
   3a020:	mov	r0, #4
   3a024:	bl	44994 <bcmp@plt+0x326b8>
   3a028:	mov	r4, r0
   3a02c:	ldr	r0, [pc, #16]	; 3a044 <bcmp@plt+0x27d68>
   3a030:	ldr	r0, [pc, r0]
   3a034:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   3a038:	str	r0, [r4]
   3a03c:	mov	r0, r4
   3a040:	pop	{r4, sl, fp, pc}
   3a044:	andeq	ip, r3, ip, asr #4
   3a048:	push	{r4, sl, fp, lr}
   3a04c:	add	fp, sp, #8
   3a050:	mov	r4, r0
   3a054:	ldr	r0, [r0, #4]
   3a058:	bl	340dc <bcmp@plt+0x21e00>
   3a05c:	mov	r0, r4
   3a060:	pop	{r4, sl, fp, lr}
   3a064:	b	11f10 <free@plt>
   3a068:	push	{r4, r5, fp, lr}
   3a06c:	add	fp, sp, #8
   3a070:	mov	r4, r0
   3a074:	mov	r0, #8
   3a078:	bl	44994 <bcmp@plt+0x326b8>
   3a07c:	mov	r5, r0
   3a080:	ldrb	r0, [r4]
   3a084:	ldrb	r1, [r5]
   3a088:	bfi	r1, r0, #0, #1
   3a08c:	strb	r1, [r5]
   3a090:	ldrb	r0, [r4]
   3a094:	lsr	r0, r0, #1
   3a098:	bfi	r1, r0, #1, #1
   3a09c:	strb	r1, [r5]
   3a0a0:	and	r0, r1, #251	; 0xfb
   3a0a4:	ldrb	r1, [r4]
   3a0a8:	and	r1, r1, #4
   3a0ac:	orr	r0, r0, r1
   3a0b0:	strb	r0, [r5]
   3a0b4:	ldr	r0, [r4, #4]
   3a0b8:	bl	34af8 <bcmp@plt+0x2281c>
   3a0bc:	str	r0, [r5, #4]
   3a0c0:	mov	r0, r5
   3a0c4:	pop	{r4, r5, fp, pc}
   3a0c8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3a0cc:	add	fp, sp, #24
   3a0d0:	mov	r5, r0
   3a0d4:	mov	r0, #8
   3a0d8:	mov	r8, r3
   3a0dc:	mov	r6, r2
   3a0e0:	mov	r7, r1
   3a0e4:	bl	44994 <bcmp@plt+0x326b8>
   3a0e8:	cmp	r0, #0
   3a0ec:	beq	3a128 <bcmp@plt+0x27e4c>
   3a0f0:	mov	r4, r0
   3a0f4:	mov	r0, r5
   3a0f8:	bl	34af8 <bcmp@plt+0x2281c>
   3a0fc:	str	r0, [r4, #4]
   3a100:	and	r0, r7, #1
   3a104:	and	r1, r8, #1
   3a108:	bfi	r0, r6, #1, #1
   3a10c:	orr	r0, r0, r1, lsl #2
   3a110:	ldrb	r1, [r4]
   3a114:	and	r1, r1, #248	; 0xf8
   3a118:	orr	r0, r0, r1
   3a11c:	strb	r0, [r4]
   3a120:	mov	r0, r4
   3a124:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3a128:	mov	r4, #0
   3a12c:	mov	r0, r4
   3a130:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3a134:	ldr	r0, [r0, #4]
   3a138:	bx	lr
   3a13c:	push	{r4, r5, fp, lr}
   3a140:	add	fp, sp, #8
   3a144:	mov	r4, r1
   3a148:	ldr	r1, [r0]
   3a14c:	cmp	r1, #0
   3a150:	bne	3a16c <bcmp@plt+0x27e90>
   3a154:	mov	r5, r0
   3a158:	ldr	r0, [pc, #24]	; 3a178 <bcmp@plt+0x27e9c>
   3a15c:	ldr	r0, [pc, r0]
   3a160:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   3a164:	mov	r1, r0
   3a168:	str	r0, [r5]
   3a16c:	mov	r0, r4
   3a170:	pop	{r4, r5, fp, lr}
   3a174:	b	3ded0 <bcmp@plt+0x2bbf4>
   3a178:	andeq	ip, r3, r0, lsr #2
   3a17c:	ldr	r0, [r0, #4]
   3a180:	ldr	r0, [r0]
   3a184:	bx	lr
   3a188:	push	{fp, lr}
   3a18c:	mov	fp, sp
   3a190:	ldr	r2, [r0, #24]
   3a194:	mov	r1, #0
   3a198:	cmp	r2, #3
   3a19c:	bne	3a1b0 <bcmp@plt+0x27ed4>
   3a1a0:	bl	345c0 <bcmp@plt+0x222e4>
   3a1a4:	sub	r0, r0, #10
   3a1a8:	clz	r0, r0
   3a1ac:	lsr	r1, r0, #5
   3a1b0:	mov	r0, r1
   3a1b4:	pop	{fp, pc}
   3a1b8:	push	{r4, sl, fp, lr}
   3a1bc:	add	fp, sp, #8
   3a1c0:	mov	r0, #4
   3a1c4:	bl	44994 <bcmp@plt+0x326b8>
   3a1c8:	mov	r4, r0
   3a1cc:	ldr	r0, [pc, #16]	; 3a1e4 <bcmp@plt+0x27f08>
   3a1d0:	ldr	r0, [pc, r0]
   3a1d4:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   3a1d8:	str	r0, [r4]
   3a1dc:	mov	r0, r4
   3a1e0:	pop	{r4, sl, fp, pc}
   3a1e4:	andeq	ip, r3, r4, asr #1
   3a1e8:	push	{r4, sl, fp, lr}
   3a1ec:	add	fp, sp, #8
   3a1f0:	mov	r4, r0
   3a1f4:	ldr	r0, [r0]
   3a1f8:	bl	340dc <bcmp@plt+0x21e00>
   3a1fc:	mov	r0, r4
   3a200:	pop	{r4, sl, fp, lr}
   3a204:	b	11f10 <free@plt>
   3a208:	push	{r4, r5, fp, lr}
   3a20c:	add	fp, sp, #8
   3a210:	mov	r4, r0
   3a214:	mov	r0, #8
   3a218:	bl	44994 <bcmp@plt+0x326b8>
   3a21c:	mov	r5, r0
   3a220:	ldrb	r0, [r4, #4]
   3a224:	strb	r0, [r5, #4]
   3a228:	ldr	r0, [r4]
   3a22c:	bl	34af8 <bcmp@plt+0x2281c>
   3a230:	str	r0, [r5]
   3a234:	mov	r0, r5
   3a238:	pop	{r4, r5, fp, pc}
   3a23c:	push	{r4, sl, fp, lr}
   3a240:	add	fp, sp, #8
   3a244:	mov	r0, #8
   3a248:	bl	44994 <bcmp@plt+0x326b8>
   3a24c:	mov	r4, r0
   3a250:	bl	340d4 <bcmp@plt+0x21df8>
   3a254:	str	r0, [r4]
   3a258:	mov	r0, r4
   3a25c:	pop	{r4, sl, fp, pc}
   3a260:	ldr	r0, [r0, #4]
   3a264:	ldr	r0, [r0]
   3a268:	bx	lr
   3a26c:	push	{r4, sl, fp, lr}
   3a270:	add	fp, sp, #8
   3a274:	mov	r0, #4
   3a278:	bl	44994 <bcmp@plt+0x326b8>
   3a27c:	mov	r4, r0
   3a280:	ldr	r0, [pc, #16]	; 3a298 <bcmp@plt+0x27fbc>
   3a284:	ldr	r0, [pc, r0]
   3a288:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   3a28c:	str	r0, [r4]
   3a290:	mov	r0, r4
   3a294:	pop	{r4, sl, fp, pc}
   3a298:	andeq	fp, r3, ip, ror #30
   3a29c:	push	{fp, lr}
   3a2a0:	mov	fp, sp
   3a2a4:	cmp	r0, #0
   3a2a8:	beq	3a2fc <bcmp@plt+0x28020>
   3a2ac:	ldr	r2, [r0]
   3a2b0:	ldr	r1, [pc, #100]	; 3a31c <bcmp@plt+0x28040>
   3a2b4:	ldr	r1, [pc, r1]
   3a2b8:	ldr	r1, [r1, r2, lsl #2]
   3a2bc:	cmp	r1, #0
   3a2c0:	beq	3a2d0 <bcmp@plt+0x27ff4>
   3a2c4:	ldr	r0, [r0, #4]
   3a2c8:	pop	{fp, lr}
   3a2cc:	bx	r1
   3a2d0:	ldr	r0, [pc, #72]	; 3a320 <bcmp@plt+0x28044>
   3a2d4:	ldr	r0, [pc, r0]
   3a2d8:	ldr	r0, [r0]
   3a2dc:	cmp	r0, #1
   3a2e0:	blt	3a2f4 <bcmp@plt+0x28018>
   3a2e4:	ldr	r1, [pc, #56]	; 3a324 <bcmp@plt+0x28048>
   3a2e8:	mov	r0, #5
   3a2ec:	add	r1, pc, r1
   3a2f0:	bl	40d10 <bcmp@plt+0x2ea34>
   3a2f4:	mov	r0, #0
   3a2f8:	pop	{fp, pc}
   3a2fc:	ldr	r0, [pc, #36]	; 3a328 <bcmp@plt+0x2804c>
   3a300:	ldr	r1, [pc, #36]	; 3a32c <bcmp@plt+0x28050>
   3a304:	ldr	r3, [pc, #36]	; 3a330 <bcmp@plt+0x28054>
   3a308:	mov	r2, #106	; 0x6a
   3a30c:	add	r0, pc, r0
   3a310:	add	r1, pc, r1
   3a314:	add	r3, pc, r3
   3a318:	bl	11e08 <__assert_fail@plt>
   3a31c:	andeq	ip, r3, r4, rrx
   3a320:	strheq	ip, [r3], -r4
   3a324:	andeq	r3, r2, sl, lsr #25
   3a328:	andeq	r3, r2, sl, lsr #2
   3a32c:	andeq	r3, r2, fp, lsr #2
   3a330:	andeq	r3, r2, r3, lsl sp
   3a334:	push	{fp, lr}
   3a338:	mov	fp, sp
   3a33c:	cmp	r0, #0
   3a340:	beq	3a394 <bcmp@plt+0x280b8>
   3a344:	ldr	r2, [r0]
   3a348:	ldr	r1, [pc, #100]	; 3a3b4 <bcmp@plt+0x280d8>
   3a34c:	ldr	r1, [pc, r1]
   3a350:	ldr	r1, [r1, r2, lsl #2]
   3a354:	cmp	r1, #0
   3a358:	beq	3a368 <bcmp@plt+0x2808c>
   3a35c:	ldr	r0, [r0, #4]
   3a360:	pop	{fp, lr}
   3a364:	bx	r1
   3a368:	ldr	r0, [pc, #72]	; 3a3b8 <bcmp@plt+0x280dc>
   3a36c:	ldr	r0, [pc, r0]
   3a370:	ldr	r0, [r0]
   3a374:	cmp	r0, #1
   3a378:	blt	3a38c <bcmp@plt+0x280b0>
   3a37c:	ldr	r1, [pc, #56]	; 3a3bc <bcmp@plt+0x280e0>
   3a380:	mov	r0, #5
   3a384:	add	r1, pc, r1
   3a388:	bl	40d10 <bcmp@plt+0x2ea34>
   3a38c:	mov	r0, #0
   3a390:	pop	{fp, pc}
   3a394:	ldr	r0, [pc, #36]	; 3a3c0 <bcmp@plt+0x280e4>
   3a398:	ldr	r1, [pc, #36]	; 3a3c4 <bcmp@plt+0x280e8>
   3a39c:	ldr	r3, [pc, #36]	; 3a3c8 <bcmp@plt+0x280ec>
   3a3a0:	mov	r2, #106	; 0x6a
   3a3a4:	add	r0, pc, r0
   3a3a8:	add	r1, pc, r1
   3a3ac:	add	r3, pc, r3
   3a3b0:	bl	11e08 <__assert_fail@plt>
   3a3b4:	andeq	fp, r3, r8, lsr pc
   3a3b8:	andeq	ip, r3, ip, lsl r0
   3a3bc:	andeq	r3, r2, pc, lsr ip
   3a3c0:	muleq	r2, r2, r0
   3a3c4:	muleq	r2, r3, r0
   3a3c8:	andeq	r3, r2, fp, ror ip
   3a3cc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3a3d0:	add	fp, sp, #24
   3a3d4:	cmp	r0, #0
   3a3d8:	beq	3a490 <bcmp@plt+0x281b4>
   3a3dc:	ldr	r2, [r0]
   3a3e0:	mov	r4, r1
   3a3e4:	mov	r6, r0
   3a3e8:	cmp	r2, #13
   3a3ec:	beq	3a420 <bcmp@plt+0x28144>
   3a3f0:	cmp	r2, #10
   3a3f4:	bne	3a460 <bcmp@plt+0x28184>
   3a3f8:	ldr	r0, [r6, #4]
   3a3fc:	ldr	r0, [r0]
   3a400:	ldr	r0, [r0]
   3a404:	ldr	r5, [r0, #8]
   3a408:	ldr	r0, [r5, #4]
   3a40c:	bl	340dc <bcmp@plt+0x21e00>
   3a410:	mov	r8, #1
   3a414:	str	r4, [r5, #4]
   3a418:	mov	r0, r8
   3a41c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3a420:	ldr	r0, [r6, #4]
   3a424:	mov	r8, #1
   3a428:	ldr	r0, [r0]
   3a42c:	ldr	r7, [r0, #4]
   3a430:	cmp	r7, r0
   3a434:	beq	3a488 <bcmp@plt+0x281ac>
   3a438:	ldr	r5, [r7, #8]
   3a43c:	ldr	r0, [r5]
   3a440:	bl	340dc <bcmp@plt+0x21e00>
   3a444:	str	r4, [r5]
   3a448:	ldr	r0, [r6, #4]
   3a44c:	ldr	r7, [r7, #4]
   3a450:	ldr	r0, [r0]
   3a454:	cmp	r7, r0
   3a458:	bne	3a438 <bcmp@plt+0x2815c>
   3a45c:	b	3a488 <bcmp@plt+0x281ac>
   3a460:	ldr	r0, [pc, #72]	; 3a4b0 <bcmp@plt+0x281d4>
   3a464:	mov	r8, #0
   3a468:	ldr	r0, [pc, r0]
   3a46c:	ldr	r0, [r0]
   3a470:	cmp	r0, #1
   3a474:	blt	3a488 <bcmp@plt+0x281ac>
   3a478:	ldr	r1, [pc, #52]	; 3a4b4 <bcmp@plt+0x281d8>
   3a47c:	mov	r0, #5
   3a480:	add	r1, pc, r1
   3a484:	bl	40d10 <bcmp@plt+0x2ea34>
   3a488:	mov	r0, r8
   3a48c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3a490:	ldr	r0, [pc, #32]	; 3a4b8 <bcmp@plt+0x281dc>
   3a494:	ldr	r1, [pc, #32]	; 3a4bc <bcmp@plt+0x281e0>
   3a498:	ldr	r3, [pc, #32]	; 3a4c0 <bcmp@plt+0x281e4>
   3a49c:	mov	r2, #219	; 0xdb
   3a4a0:	add	r0, pc, r0
   3a4a4:	add	r1, pc, r1
   3a4a8:	add	r3, pc, r3
   3a4ac:	bl	11e08 <__assert_fail@plt>
   3a4b0:	andeq	fp, r3, r0, lsr #30
   3a4b4:	andeq	r3, r2, r5, ror fp
   3a4b8:	muleq	r2, r6, pc	; <UNPREDICTABLE>
   3a4bc:	muleq	r2, r7, pc	; <UNPREDICTABLE>
   3a4c0:	andeq	r3, r2, r7, lsr #1
   3a4c4:	mov	r0, #12
   3a4c8:	b	44994 <bcmp@plt+0x326b8>
   3a4cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a4d0:	add	fp, sp, #28
   3a4d4:	sub	sp, sp, #4
   3a4d8:	mov	r4, r0
   3a4dc:	mov	r0, #12
   3a4e0:	mov	r6, r3
   3a4e4:	mov	r5, r2
   3a4e8:	mov	r8, r1
   3a4ec:	bl	44994 <bcmp@plt+0x326b8>
   3a4f0:	mov	r7, r0
   3a4f4:	cmp	r0, #0
   3a4f8:	beq	3a534 <bcmp@plt+0x28258>
   3a4fc:	ldr	r9, [fp, #20]
   3a500:	ldr	sl, [fp, #16]
   3a504:	mov	r0, r4
   3a508:	bl	34af8 <bcmp@plt+0x2281c>
   3a50c:	ldr	r1, [fp, #12]
   3a510:	strb	r9, [r7, #10]
   3a514:	strb	sl, [r7, #9]
   3a518:	strb	r1, [r7, #8]
   3a51c:	ldr	r1, [fp, #8]
   3a520:	strb	r1, [r7, #7]
   3a524:	strb	r6, [r7, #6]
   3a528:	strb	r5, [r7, #5]
   3a52c:	strb	r8, [r7, #4]
   3a530:	str	r0, [r7]
   3a534:	mov	r0, r7
   3a538:	sub	sp, fp, #28
   3a53c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a540:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3a544:	add	fp, sp, #24
   3a548:	sub	sp, sp, #16
   3a54c:	mov	r4, r0
   3a550:	ldr	r0, [pc, #384]	; 3a6d8 <bcmp@plt+0x283fc>
   3a554:	cmp	r4, #0
   3a558:	ldr	r0, [pc, r0]
   3a55c:	ldr	r8, [pc, #376]	; 3a6dc <bcmp@plt+0x28400>
   3a560:	add	r8, pc, r8
   3a564:	beq	3a6a4 <bcmp@plt+0x283c8>
   3a568:	movw	r1, #26215	; 0x6667
   3a56c:	add	r0, r0, #1
   3a570:	mov	r9, #500	; 0x1f4
   3a574:	mov	r5, r8
   3a578:	movt	r1, #26214	; 0x6666
   3a57c:	smmul	r1, r0, r1
   3a580:	asr	r2, r1, #1
   3a584:	add	r1, r2, r1, lsr #31
   3a588:	add	r1, r1, r1, lsl #2
   3a58c:	sub	r0, r0, r1
   3a590:	ldr	r1, [pc, #328]	; 3a6e0 <bcmp@plt+0x28404>
   3a594:	add	r1, pc, r1
   3a598:	str	r0, [r1]
   3a59c:	mul	r0, r0, r9
   3a5a0:	mov	r1, #0
   3a5a4:	strb	r1, [r5, r0]!
   3a5a8:	mov	r0, r5
   3a5ac:	bl	1203c <strlen@plt>
   3a5b0:	add	r5, r5, r0
   3a5b4:	rsb	r6, r0, #500	; 0x1f4
   3a5b8:	ldr	r0, [r4]
   3a5bc:	bl	342fc <bcmp@plt+0x22020>
   3a5c0:	ldr	r7, [pc, #284]	; 3a6e4 <bcmp@plt+0x28408>
   3a5c4:	mov	r3, r0
   3a5c8:	mov	r0, r5
   3a5cc:	mov	r1, r6
   3a5d0:	add	r7, pc, r7
   3a5d4:	mov	r2, r7
   3a5d8:	bl	120a8 <snprintf@plt>
   3a5dc:	ldr	r0, [pc, #260]	; 3a6e8 <bcmp@plt+0x2840c>
   3a5e0:	ldr	r0, [pc, r0]
   3a5e4:	mla	r5, r0, r9, r8
   3a5e8:	mov	r0, r5
   3a5ec:	bl	1203c <strlen@plt>
   3a5f0:	ldrb	r1, [r4, #4]
   3a5f4:	ldr	r6, [pc, #240]	; 3a6ec <bcmp@plt+0x28410>
   3a5f8:	ldr	r3, [pc, #240]	; 3a6f0 <bcmp@plt+0x28414>
   3a5fc:	add	r2, r5, r0
   3a600:	cmp	r1, #0
   3a604:	add	r6, pc, r6
   3a608:	add	r3, pc, r3
   3a60c:	rsb	r1, r0, #500	; 0x1f4
   3a610:	mov	r0, r2
   3a614:	mov	r2, r7
   3a618:	moveq	r3, r6
   3a61c:	bl	120a8 <snprintf@plt>
   3a620:	ldr	r0, [pc, #204]	; 3a6f4 <bcmp@plt+0x28418>
   3a624:	ldr	r0, [pc, r0]
   3a628:	mla	r5, r0, r9, r8
   3a62c:	mov	r0, r5
   3a630:	bl	1203c <strlen@plt>
   3a634:	ldrb	r1, [r4, #6]
   3a638:	ldrb	r3, [r4, #5]
   3a63c:	add	r7, r5, r0
   3a640:	str	r1, [sp]
   3a644:	rsb	r1, r0, #500	; 0x1f4
   3a648:	mov	r0, r7
   3a64c:	ldr	r2, [pc, #164]	; 3a6f8 <bcmp@plt+0x2841c>
   3a650:	add	r2, pc, r2
   3a654:	bl	120a8 <snprintf@plt>
   3a658:	ldr	r0, [pc, #156]	; 3a6fc <bcmp@plt+0x28420>
   3a65c:	ldr	r0, [pc, r0]
   3a660:	mla	r5, r0, r9, r8
   3a664:	mov	r0, r5
   3a668:	bl	1203c <strlen@plt>
   3a66c:	ldrb	r1, [r4, #8]
   3a670:	ldrb	r3, [r4, #7]
   3a674:	ldrb	r2, [r4, #9]
   3a678:	ldrb	r7, [r4, #10]
   3a67c:	stm	sp, {r1, r2, r7}
   3a680:	add	r7, r5, r0
   3a684:	rsb	r1, r0, #500	; 0x1f4
   3a688:	ldr	r2, [pc, #112]	; 3a700 <bcmp@plt+0x28424>
   3a68c:	mov	r0, r7
   3a690:	add	r2, pc, r2
   3a694:	bl	120a8 <snprintf@plt>
   3a698:	ldr	r0, [pc, #100]	; 3a704 <bcmp@plt+0x28428>
   3a69c:	ldr	r0, [pc, r0]
   3a6a0:	b	3a6c8 <bcmp@plt+0x283ec>
   3a6a4:	mov	r1, #500	; 0x1f4
   3a6a8:	movw	r2, #20063	; 0x4e5f
   3a6ac:	mov	r3, r8
   3a6b0:	mul	r1, r0, r1
   3a6b4:	movt	r2, #19541	; 0x4c55
   3a6b8:	str	r2, [r3, r1]!
   3a6bc:	movw	r1, #19532	; 0x4c4c
   3a6c0:	movt	r1, #95	; 0x5f
   3a6c4:	str	r1, [r3, #3]
   3a6c8:	mov	r1, #500	; 0x1f4
   3a6cc:	mla	r0, r0, r1, r8
   3a6d0:	sub	sp, fp, #24
   3a6d4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3a6d8:	andeq	r4, r4, r8, ror #11
   3a6dc:	andeq	r3, r4, ip, lsl ip
   3a6e0:	andeq	r4, r4, ip, lsr #11
   3a6e4:	andeq	r5, r2, sp, asr #13
   3a6e8:	andeq	r4, r4, r0, ror #10
   3a6ec:	andeq	r3, r2, sl, ror #20
   3a6f0:	andeq	r3, r2, r3, ror #20
   3a6f4:	andeq	r4, r4, ip, lsl r5
   3a6f8:	andeq	r3, r2, r3, lsr #20
   3a6fc:	andeq	r4, r4, r4, ror #9
   3a700:	strdeq	r3, [r2], -r0
   3a704:	andeq	r4, r4, r4, lsr #9
   3a708:	push	{r4, r5, r6, sl, fp, lr}
   3a70c:	add	fp, sp, #16
   3a710:	mov	r5, r0
   3a714:	ldrb	r0, [r0, #5]
   3a718:	mov	r4, r1
   3a71c:	ldr	r1, [r1]
   3a720:	and	r0, r0, #5
   3a724:	subs	r6, r0, #4
   3a728:	movwne	r6, #1
   3a72c:	cmp	r1, #0
   3a730:	bne	3a740 <bcmp@plt+0x28464>
   3a734:	bl	340d4 <bcmp@plt+0x21df8>
   3a738:	mov	r1, r0
   3a73c:	str	r0, [r4]
   3a740:	add	r0, r5, #6
   3a744:	bl	34cac <bcmp@plt+0x229d0>
   3a748:	cmp	r0, #1
   3a74c:	blt	3a794 <bcmp@plt+0x284b8>
   3a750:	strb	r6, [r4, #4]
   3a754:	add	r0, r0, #6
   3a758:	ldrb	r1, [r5, #5]
   3a75c:	ubfx	r1, r1, #2, #1
   3a760:	strb	r1, [r4, #5]
   3a764:	ldrb	r1, [r5, #5]
   3a768:	and	r1, r1, #1
   3a76c:	strb	r1, [r4, #6]
   3a770:	ldrb	r1, [r5]
   3a774:	strb	r1, [r4, #7]
   3a778:	ldrb	r1, [r5, #1]
   3a77c:	strb	r1, [r4, #8]
   3a780:	ldrb	r1, [r5, #2]
   3a784:	strb	r1, [r4, #9]
   3a788:	ldrb	r1, [r5, #3]
   3a78c:	strb	r1, [r4, #10]
   3a790:	pop	{r4, r5, r6, sl, fp, pc}
   3a794:	mov	r0, #0
   3a798:	pop	{r4, r5, r6, sl, fp, pc}
   3a79c:	push	{r4, r5, fp, lr}
   3a7a0:	add	fp, sp, #8
   3a7a4:	mov	r5, r1
   3a7a8:	mov	r4, r0
   3a7ac:	ldr	r1, [r1]
   3a7b0:	ldr	r0, [r0]
   3a7b4:	bl	34da0 <bcmp@plt+0x22ac4>
   3a7b8:	mov	r1, r0
   3a7bc:	mov	r0, #1
   3a7c0:	cmp	r1, #0
   3a7c4:	bne	3a808 <bcmp@plt+0x2852c>
   3a7c8:	ldrb	r1, [r5, #7]
   3a7cc:	ldrb	r2, [r4, #7]
   3a7d0:	cmp	r2, r1
   3a7d4:	bne	3a808 <bcmp@plt+0x2852c>
   3a7d8:	ldrb	r1, [r5, #8]
   3a7dc:	ldrb	r2, [r4, #8]
   3a7e0:	cmp	r2, r1
   3a7e4:	bne	3a808 <bcmp@plt+0x2852c>
   3a7e8:	ldrb	r1, [r5, #9]
   3a7ec:	ldrb	r2, [r4, #9]
   3a7f0:	cmp	r2, r1
   3a7f4:	popne	{r4, r5, fp, pc}
   3a7f8:	ldrb	r0, [r5, #10]
   3a7fc:	ldrb	r1, [r4, #10]
   3a800:	subs	r0, r1, r0
   3a804:	movwne	r0, #1
   3a808:	pop	{r4, r5, fp, pc}
   3a80c:	cmp	r0, #0
   3a810:	bxeq	lr
   3a814:	push	{r4, sl, fp, lr}
   3a818:	add	fp, sp, #8
   3a81c:	mov	r4, r0
   3a820:	ldr	r0, [r0]
   3a824:	bl	340dc <bcmp@plt+0x21e00>
   3a828:	mov	r0, r4
   3a82c:	pop	{r4, sl, fp, lr}
   3a830:	b	11f10 <free@plt>
   3a834:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a838:	add	fp, sp, #28
   3a83c:	sub	sp, sp, #12
   3a840:	ldrb	r1, [r0, #5]
   3a844:	ldrb	r6, [r0, #10]
   3a848:	ldrb	r7, [r0, #9]
   3a84c:	ldrb	r8, [r0, #8]
   3a850:	ldrb	r9, [r0, #7]
   3a854:	ldrb	sl, [r0, #6]
   3a858:	ldr	r5, [r0]
   3a85c:	str	r1, [sp, #8]
   3a860:	ldrb	r1, [r0, #4]
   3a864:	mov	r0, #12
   3a868:	str	r1, [sp, #4]
   3a86c:	bl	44994 <bcmp@plt+0x326b8>
   3a870:	mov	r4, r0
   3a874:	cmp	r0, #0
   3a878:	beq	3a8ac <bcmp@plt+0x285d0>
   3a87c:	mov	r0, r5
   3a880:	bl	34af8 <bcmp@plt+0x2281c>
   3a884:	ldr	r1, [sp, #8]
   3a888:	strb	r6, [r4, #10]
   3a88c:	strb	r7, [r4, #9]
   3a890:	strb	r8, [r4, #8]
   3a894:	strb	r9, [r4, #7]
   3a898:	strb	sl, [r4, #6]
   3a89c:	strb	r1, [r4, #5]
   3a8a0:	ldr	r1, [sp, #4]
   3a8a4:	strb	r1, [r4, #4]
   3a8a8:	str	r0, [r4]
   3a8ac:	mov	r0, r4
   3a8b0:	sub	sp, fp, #28
   3a8b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a8b8:	ldr	r1, [r1]
   3a8bc:	ldr	r0, [r0]
   3a8c0:	b	34da0 <bcmp@plt+0x22ac4>
   3a8c4:	push	{r4, sl, fp, lr}
   3a8c8:	add	fp, sp, #8
   3a8cc:	mov	r4, r2
   3a8d0:	mov	r2, #0
   3a8d4:	cmp	r0, #0
   3a8d8:	str	r2, [r1]
   3a8dc:	str	r2, [r4]
   3a8e0:	beq	3a968 <bcmp@plt+0x2868c>
   3a8e4:	ldr	r2, [r0, #12]
   3a8e8:	cmp	r2, #0
   3a8ec:	beq	3a968 <bcmp@plt+0x2868c>
   3a8f0:	ldr	r0, [r0, #4]
   3a8f4:	ldr	r0, [r0, #8]
   3a8f8:	ldr	r0, [r0]
   3a8fc:	ldr	r2, [r0, #24]
   3a900:	cmp	r2, #3
   3a904:	str	r2, [r1]
   3a908:	bhi	3a968 <bcmp@plt+0x2868c>
   3a90c:	add	r1, pc, #4
   3a910:	ldr	r2, [r1, r2, lsl #2]
   3a914:	add	pc, r1, r2
   3a918:	andeq	r0, r0, r0, lsl r0
   3a91c:	andeq	r0, r0, r8, lsl r0
   3a920:	andeq	r0, r0, r0, lsr #32
   3a924:	andeq	r0, r0, r8, asr #32
   3a928:	mov	r0, #0
   3a92c:	b	3a964 <bcmp@plt+0x28688>
   3a930:	bl	34418 <bcmp@plt+0x2213c>
   3a934:	b	3a964 <bcmp@plt+0x28688>
   3a938:	ldr	r0, [pc, #44]	; 3a96c <bcmp@plt+0x28690>
   3a93c:	ldr	r0, [pc, r0]
   3a940:	ldr	r0, [r0]
   3a944:	cmp	r0, #2
   3a948:	poplt	{r4, sl, fp, pc}
   3a94c:	ldr	r1, [pc, #28]	; 3a970 <bcmp@plt+0x28694>
   3a950:	mov	r0, #6
   3a954:	add	r1, pc, r1
   3a958:	pop	{r4, sl, fp, lr}
   3a95c:	b	40d10 <bcmp@plt+0x2ea34>
   3a960:	bl	345c0 <bcmp@plt+0x222e4>
   3a964:	str	r0, [r4]
   3a968:	pop	{r4, sl, fp, pc}
   3a96c:	andeq	fp, r3, ip, asr #20
   3a970:	andeq	r3, r2, sl, lsr r7
   3a974:	push	{r4, r5, r6, r7, fp, lr}
   3a978:	add	fp, sp, #16
   3a97c:	cmp	r0, #0
   3a980:	beq	3a99c <bcmp@plt+0x286c0>
   3a984:	cmp	r1, #0
   3a988:	mov	r4, r1
   3a98c:	movne	r5, r0
   3a990:	ldrne	r0, [r0, #12]
   3a994:	cmpne	r0, #0
   3a998:	bne	3a9a8 <bcmp@plt+0x286cc>
   3a99c:	mov	r6, #0
   3a9a0:	mov	r0, r6
   3a9a4:	pop	{r4, r5, r6, r7, fp, pc}
   3a9a8:	ldr	r7, [r5, #4]
   3a9ac:	cmp	r7, r5
   3a9b0:	beq	3a99c <bcmp@plt+0x286c0>
   3a9b4:	ldr	r6, [r7, #8]
   3a9b8:	mov	r1, r4
   3a9bc:	ldr	r0, [r6]
   3a9c0:	bl	34da0 <bcmp@plt+0x22ac4>
   3a9c4:	cmp	r0, #0
   3a9c8:	beq	3a9dc <bcmp@plt+0x28700>
   3a9cc:	ldr	r7, [r7, #4]
   3a9d0:	cmp	r7, r5
   3a9d4:	bne	3a9b4 <bcmp@plt+0x286d8>
   3a9d8:	b	3a99c <bcmp@plt+0x286c0>
   3a9dc:	mov	r0, r6
   3a9e0:	pop	{r4, r5, r6, r7, fp, pc}
   3a9e4:	push	{r4, r5, r6, r7, fp, lr}
   3a9e8:	add	fp, sp, #16
   3a9ec:	cmp	r0, #0
   3a9f0:	beq	3aa0c <bcmp@plt+0x28730>
   3a9f4:	cmp	r1, #0
   3a9f8:	mov	r5, r1
   3a9fc:	movne	r4, r0
   3aa00:	ldrne	r0, [r0, #12]
   3aa04:	cmpne	r0, #0
   3aa08:	bne	3aa18 <bcmp@plt+0x2873c>
   3aa0c:	mov	r6, #0
   3aa10:	mov	r0, r6
   3aa14:	pop	{r4, r5, r6, r7, fp, pc}
   3aa18:	ldr	r7, [r4, #4]
   3aa1c:	cmp	r7, r4
   3aa20:	beq	3aa0c <bcmp@plt+0x28730>
   3aa24:	ldr	r6, [r7, #8]
   3aa28:	mov	r1, r5
   3aa2c:	ldr	r0, [r6]
   3aa30:	bl	34da0 <bcmp@plt+0x22ac4>
   3aa34:	cmp	r0, #0
   3aa38:	beq	3aa4c <bcmp@plt+0x28770>
   3aa3c:	ldr	r7, [r7, #4]
   3aa40:	cmp	r7, r4
   3aa44:	bne	3aa24 <bcmp@plt+0x28748>
   3aa48:	b	3aa0c <bcmp@plt+0x28730>
   3aa4c:	mov	r0, r7
   3aa50:	mov	r1, r4
   3aa54:	bl	3e0a0 <bcmp@plt+0x2bdc4>
   3aa58:	mov	r0, r6
   3aa5c:	pop	{r4, r5, r6, r7, fp, pc}
   3aa60:	push	{fp, lr}
   3aa64:	mov	fp, sp
   3aa68:	mov	ip, r0
   3aa6c:	mov	r0, #0
   3aa70:	cmp	ip, #0
   3aa74:	popeq	{fp, pc}
   3aa78:	cmp	r1, #0
   3aa7c:	ldrne	r3, [ip, #12]
   3aa80:	cmpne	r3, #0
   3aa84:	bne	3aa8c <bcmp@plt+0x287b0>
   3aa88:	pop	{fp, pc}
   3aa8c:	ldr	r3, [ip, #4]
   3aa90:	mvn	r0, #5
   3aa94:	cmp	r3, ip
   3aa98:	beq	3aa88 <bcmp@plt+0x287ac>
   3aa9c:	ldr	r2, [r3, #8]
   3aaa0:	cmp	r2, r1
   3aaa4:	beq	3aab8 <bcmp@plt+0x287dc>
   3aaa8:	ldr	r3, [r3, #4]
   3aaac:	cmp	r3, ip
   3aab0:	bne	3aa9c <bcmp@plt+0x287c0>
   3aab4:	b	3aa88 <bcmp@plt+0x287ac>
   3aab8:	mov	r0, r3
   3aabc:	mov	r1, ip
   3aac0:	bl	3e0a0 <bcmp@plt+0x2bdc4>
   3aac4:	mov	r0, #1
   3aac8:	pop	{fp, pc}
   3aacc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3aad0:	add	fp, sp, #28
   3aad4:	sub	sp, sp, #20
   3aad8:	mov	r5, r0
   3aadc:	mov	r0, #0
   3aae0:	cmp	r5, #0
   3aae4:	str	r0, [sp, #4]
   3aae8:	beq	3abbc <bcmp@plt+0x288e0>
   3aaec:	ldr	r0, [r5, #12]
   3aaf0:	cmp	r0, #0
   3aaf4:	beq	3abbc <bcmp@plt+0x288e0>
   3aaf8:	ldr	r0, [pc, #200]	; 3abc8 <bcmp@plt+0x288ec>
   3aafc:	ldr	r0, [pc, r0]
   3ab00:	ldr	r1, [pc, #196]	; 3abcc <bcmp@plt+0x288f0>
   3ab04:	ldr	r1, [pc, r1]
   3ab08:	bl	3dc68 <bcmp@plt+0x2b98c>
   3ab0c:	ldr	r4, [r5, #4]
   3ab10:	str	r0, [sp, #4]
   3ab14:	cmp	r4, r5
   3ab18:	beq	3abbc <bcmp@plt+0x288e0>
   3ab1c:	str	r5, [sp]
   3ab20:	b	3ab40 <bcmp@plt+0x28864>
   3ab24:	ldr	r1, [sp, #4]
   3ab28:	mov	r0, r6
   3ab2c:	bl	3dd80 <bcmp@plt+0x2baa4>
   3ab30:	ldr	r4, [r4, #4]
   3ab34:	ldr	r5, [sp]
   3ab38:	cmp	r4, r5
   3ab3c:	beq	3abbc <bcmp@plt+0x288e0>
   3ab40:	ldr	r0, [r4, #8]
   3ab44:	ldrb	r1, [r0, #6]
   3ab48:	ldrb	r5, [r0, #10]
   3ab4c:	ldrb	sl, [r0, #9]
   3ab50:	ldrb	r8, [r0, #8]
   3ab54:	ldrb	r9, [r0, #7]
   3ab58:	ldr	r7, [r0]
   3ab5c:	str	r1, [sp, #16]
   3ab60:	ldrb	r1, [r0, #5]
   3ab64:	str	r1, [sp, #12]
   3ab68:	ldrb	r1, [r0, #4]
   3ab6c:	mov	r0, #12
   3ab70:	str	r1, [sp, #8]
   3ab74:	bl	44994 <bcmp@plt+0x326b8>
   3ab78:	mov	r6, r0
   3ab7c:	cmp	r0, #0
   3ab80:	beq	3ab24 <bcmp@plt+0x28848>
   3ab84:	mov	r0, r7
   3ab88:	bl	34af8 <bcmp@plt+0x2281c>
   3ab8c:	ldr	r1, [sp, #16]
   3ab90:	strb	r5, [r6, #10]
   3ab94:	strb	sl, [r6, #9]
   3ab98:	strb	r8, [r6, #8]
   3ab9c:	strb	r9, [r6, #7]
   3aba0:	strb	r1, [r6, #6]
   3aba4:	ldr	r1, [sp, #12]
   3aba8:	strb	r1, [r6, #5]
   3abac:	ldr	r1, [sp, #8]
   3abb0:	strb	r1, [r6, #4]
   3abb4:	str	r0, [r6]
   3abb8:	b	3ab24 <bcmp@plt+0x28848>
   3abbc:	ldr	r0, [sp, #4]
   3abc0:	sub	sp, fp, #28
   3abc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3abc8:	ldrdeq	fp, [r3], -r4
   3abcc:			; <UNDEFINED> instruction: 0x0003b7b0
   3abd0:	push	{fp, lr}
   3abd4:	mov	fp, sp
   3abd8:	cmp	r0, #0
   3abdc:	cmpne	r1, #0
   3abe0:	bne	3abec <bcmp@plt+0x28910>
   3abe4:	mvn	r0, #1
   3abe8:	pop	{fp, pc}
   3abec:	ldr	r2, [r0, #12]
   3abf0:	cmp	r2, #0
   3abf4:	beq	3ac24 <bcmp@plt+0x28948>
   3abf8:	ldr	r2, [r1, #12]
   3abfc:	cmp	r2, #0
   3ac00:	beq	3ac24 <bcmp@plt+0x28948>
   3ac04:	ldr	r1, [r1, #4]
   3ac08:	ldr	r0, [r0, #4]
   3ac0c:	ldr	r1, [r1, #8]
   3ac10:	ldr	r0, [r0, #8]
   3ac14:	ldr	r1, [r1]
   3ac18:	ldr	r0, [r0]
   3ac1c:	pop	{fp, lr}
   3ac20:	b	34f04 <bcmp@plt+0x22c28>
   3ac24:	ldr	r0, [pc, #36]	; 3ac50 <bcmp@plt+0x28974>
   3ac28:	ldr	r0, [pc, r0]
   3ac2c:	ldr	r0, [r0]
   3ac30:	cmp	r0, #2
   3ac34:	blt	3abe4 <bcmp@plt+0x28908>
   3ac38:	ldr	r1, [pc, #20]	; 3ac54 <bcmp@plt+0x28978>
   3ac3c:	mov	r0, #6
   3ac40:	add	r1, pc, r1
   3ac44:	bl	40d10 <bcmp@plt+0x2ea34>
   3ac48:	mvn	r0, #1
   3ac4c:	pop	{fp, pc}
   3ac50:	andeq	fp, r3, r0, ror #14
   3ac54:	andeq	r3, r2, pc, lsl #9
   3ac58:	push	{fp, lr}
   3ac5c:	mov	fp, sp
   3ac60:	cmp	r0, #0
   3ac64:	cmpne	r1, #0
   3ac68:	bne	3ac74 <bcmp@plt+0x28998>
   3ac6c:	mvn	r0, #1
   3ac70:	pop	{fp, pc}
   3ac74:	ldr	r2, [r0, #12]
   3ac78:	cmp	r2, #0
   3ac7c:	beq	3acac <bcmp@plt+0x289d0>
   3ac80:	ldr	r2, [r1, #12]
   3ac84:	cmp	r2, #0
   3ac88:	beq	3acac <bcmp@plt+0x289d0>
   3ac8c:	ldr	r1, [r1, #4]
   3ac90:	ldr	r0, [r0, #4]
   3ac94:	ldr	r1, [r1, #8]
   3ac98:	ldr	r0, [r0, #8]
   3ac9c:	ldr	r1, [r1]
   3aca0:	ldr	r0, [r0]
   3aca4:	pop	{fp, lr}
   3aca8:	b	34f04 <bcmp@plt+0x22c28>
   3acac:	ldr	r0, [pc, #36]	; 3acd8 <bcmp@plt+0x289fc>
   3acb0:	ldr	r0, [pc, r0]
   3acb4:	ldr	r0, [r0]
   3acb8:	cmp	r0, #2
   3acbc:	blt	3ac6c <bcmp@plt+0x28990>
   3acc0:	ldr	r1, [pc, #20]	; 3acdc <bcmp@plt+0x28a00>
   3acc4:	mov	r0, #6
   3acc8:	add	r1, pc, r1
   3accc:	bl	40d10 <bcmp@plt+0x2ea34>
   3acd0:	mvn	r0, #1
   3acd4:	pop	{fp, pc}
   3acd8:	ldrdeq	fp, [r3], -r8
   3acdc:	andeq	r3, r2, r7, lsl #8
   3ace0:	push	{r4, r5, fp, lr}
   3ace4:	add	fp, sp, #8
   3ace8:	mov	r5, r0
   3acec:	ldr	r0, [r0]
   3acf0:	mov	r4, r1
   3acf4:	cmp	r0, #0
   3acf8:	bne	3ad04 <bcmp@plt+0x28a28>
   3acfc:	bl	340d4 <bcmp@plt+0x21df8>
   3ad00:	str	r0, [r5]
   3ad04:	mov	r1, r4
   3ad08:	pop	{r4, r5, fp, lr}
   3ad0c:	b	3486c <bcmp@plt+0x22590>
   3ad10:	push	{r4, sl, fp, lr}
   3ad14:	add	fp, sp, #8
   3ad18:	mov	r0, #48	; 0x30
   3ad1c:	bl	44994 <bcmp@plt+0x326b8>
   3ad20:	cmp	r0, #0
   3ad24:	beq	3ad5c <bcmp@plt+0x28a80>
   3ad28:	mov	r4, r0
   3ad2c:	ldr	r0, [pc, #52]	; 3ad68 <bcmp@plt+0x28a8c>
   3ad30:	ldr	r0, [pc, r0]
   3ad34:	ldr	r1, [pc, #48]	; 3ad6c <bcmp@plt+0x28a90>
   3ad38:	ldr	r1, [pc, r1]
   3ad3c:	bl	3dc68 <bcmp@plt+0x2b98c>
   3ad40:	cmp	r0, #0
   3ad44:	str	r0, [r4, #32]
   3ad48:	beq	3ad54 <bcmp@plt+0x28a78>
   3ad4c:	mov	r0, r4
   3ad50:	pop	{r4, sl, fp, pc}
   3ad54:	mov	r0, r4
   3ad58:	bl	11f10 <free@plt>
   3ad5c:	mov	r4, #0
   3ad60:	mov	r0, r4
   3ad64:	pop	{r4, sl, fp, pc}
   3ad68:	muleq	r3, ip, r6
   3ad6c:	andeq	fp, r3, r8, asr #11
   3ad70:	push	{r4, r5, fp, lr}
   3ad74:	add	fp, sp, #8
   3ad78:	mov	r4, r0
   3ad7c:	bl	34284 <bcmp@plt+0x21fa8>
   3ad80:	cmp	r0, #0
   3ad84:	bne	3ad9c <bcmp@plt+0x28ac0>
   3ad88:	mov	r0, r4
   3ad8c:	bl	34548 <bcmp@plt+0x2226c>
   3ad90:	cmp	r0, #0
   3ad94:	beq	3ae00 <bcmp@plt+0x28b24>
   3ad98:	bl	343ac <bcmp@plt+0x220d0>
   3ad9c:	mov	r0, #48	; 0x30
   3ada0:	bl	44994 <bcmp@plt+0x326b8>
   3ada4:	cmp	r0, #0
   3ada8:	beq	3adec <bcmp@plt+0x28b10>
   3adac:	mov	r5, r0
   3adb0:	ldr	r0, [pc, #116]	; 3ae2c <bcmp@plt+0x28b50>
   3adb4:	ldr	r0, [pc, r0]
   3adb8:	ldr	r1, [pc, #112]	; 3ae30 <bcmp@plt+0x28b54>
   3adbc:	ldr	r1, [pc, r1]
   3adc0:	bl	3dc68 <bcmp@plt+0x2b98c>
   3adc4:	cmp	r0, #0
   3adc8:	str	r0, [r5, #32]
   3adcc:	beq	3ade4 <bcmp@plt+0x28b08>
   3add0:	mov	r0, r5
   3add4:	mov	r1, r4
   3add8:	bl	3486c <bcmp@plt+0x22590>
   3addc:	mov	r0, r5
   3ade0:	pop	{r4, r5, fp, pc}
   3ade4:	mov	r0, r5
   3ade8:	bl	11f10 <free@plt>
   3adec:	ldr	r1, [pc, #64]	; 3ae34 <bcmp@plt+0x28b58>
   3adf0:	mov	r0, #3
   3adf4:	add	r1, pc, r1
   3adf8:	bl	40d10 <bcmp@plt+0x2ea34>
   3adfc:	b	3ae1c <bcmp@plt+0x28b40>
   3ae00:	mov	r0, r4
   3ae04:	bl	342fc <bcmp@plt+0x22020>
   3ae08:	ldr	r1, [pc, #24]	; 3ae28 <bcmp@plt+0x28b4c>
   3ae0c:	mov	r2, r0
   3ae10:	mov	r0, #3
   3ae14:	add	r1, pc, r1
   3ae18:	bl	40d10 <bcmp@plt+0x2ea34>
   3ae1c:	mov	r5, #0
   3ae20:	mov	r0, r5
   3ae24:	pop	{r4, r5, fp, pc}
   3ae28:	andeq	r3, r2, ip, lsl r7
   3ae2c:	andeq	fp, r3, r8, lsl r6
   3ae30:	andeq	fp, r3, r4, asr #10
   3ae34:	andeq	r3, r2, r3, lsl r3
   3ae38:	cmp	r0, #0
   3ae3c:	bxeq	lr
   3ae40:	push	{r4, sl, fp, lr}
   3ae44:	add	fp, sp, #8
   3ae48:	mov	r4, r0
   3ae4c:	ldr	r0, [r0, #32]
   3ae50:	bl	3e398 <bcmp@plt+0x2c0bc>
   3ae54:	mov	r0, r4
   3ae58:	bl	350e8 <bcmp@plt+0x22e0c>
   3ae5c:	mov	r0, r4
   3ae60:	pop	{r4, sl, fp, lr}
   3ae64:	b	11f10 <free@plt>
   3ae68:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3ae6c:	add	fp, sp, #24
   3ae70:	mov	r5, r1
   3ae74:	mov	r4, r0
   3ae78:	bl	34da0 <bcmp@plt+0x22ac4>
   3ae7c:	cmp	r0, #0
   3ae80:	bne	3af44 <bcmp@plt+0x28c68>
   3ae84:	ldrh	r0, [r5, #28]
   3ae88:	ldrh	r1, [r4, #28]
   3ae8c:	cmp	r1, r0
   3ae90:	bne	3af44 <bcmp@plt+0x28c68>
   3ae94:	ldr	r1, [r4, #32]
   3ae98:	ldr	r2, [r5, #32]
   3ae9c:	ldr	r3, [r1, #12]
   3aea0:	ldr	r0, [r2, #12]
   3aea4:	cmp	r3, r0
   3aea8:	bne	3af44 <bcmp@plt+0x28c68>
   3aeac:	cmp	r3, #0
   3aeb0:	mov	r8, #0
   3aeb4:	ldr	r9, [r1, #4]
   3aeb8:	mov	r0, #0
   3aebc:	ldrne	r8, [r2, #4]
   3aec0:	cmp	r9, r1
   3aec4:	bne	3aee4 <bcmp@plt+0x28c08>
   3aec8:	b	3af48 <bcmp@plt+0x28c6c>
   3aecc:	ldr	r1, [r4, #32]
   3aed0:	ldr	r9, [r9, #4]
   3aed4:	ldr	r8, [r8, #4]
   3aed8:	mov	r0, #0
   3aedc:	cmp	r9, r1
   3aee0:	beq	3af48 <bcmp@plt+0x28c6c>
   3aee4:	ldr	r7, [r9, #8]
   3aee8:	ldr	r0, [r8, #8]
   3aeec:	ldr	r2, [r7, #12]
   3aef0:	ldr	r3, [r0, #12]
   3aef4:	cmp	r2, r3
   3aef8:	bne	3af44 <bcmp@plt+0x28c68>
   3aefc:	cmp	r2, #0
   3af00:	beq	3af0c <bcmp@plt+0x28c30>
   3af04:	ldr	r5, [r0, #4]
   3af08:	b	3af10 <bcmp@plt+0x28c34>
   3af0c:	mov	r5, #0
   3af10:	ldr	r6, [r7, #4]
   3af14:	cmp	r6, r7
   3af18:	beq	3aed0 <bcmp@plt+0x28bf4>
   3af1c:	ldr	r1, [r5, #8]
   3af20:	ldr	r0, [r6, #8]
   3af24:	bl	3a79c <bcmp@plt+0x284c0>
   3af28:	cmp	r0, #0
   3af2c:	bne	3af44 <bcmp@plt+0x28c68>
   3af30:	ldr	r6, [r6, #4]
   3af34:	ldr	r5, [r5, #4]
   3af38:	cmp	r6, r7
   3af3c:	bne	3af1c <bcmp@plt+0x28c40>
   3af40:	b	3aecc <bcmp@plt+0x28bf0>
   3af44:	mov	r0, #1
   3af48:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3af4c:	push	{r4, r5, r6, r7, fp, lr}
   3af50:	add	fp, sp, #16
   3af54:	mov	r4, r0
   3af58:	mov	r0, #48	; 0x30
   3af5c:	bl	44994 <bcmp@plt+0x326b8>
   3af60:	mov	r7, #0
   3af64:	cmp	r0, #0
   3af68:	mov	r6, #0
   3af6c:	beq	3afa4 <bcmp@plt+0x28cc8>
   3af70:	mov	r5, r0
   3af74:	ldr	r0, [pc, #88]	; 3afd4 <bcmp@plt+0x28cf8>
   3af78:	ldr	r0, [pc, r0]
   3af7c:	ldr	r1, [pc, #84]	; 3afd8 <bcmp@plt+0x28cfc>
   3af80:	ldr	r1, [pc, r1]
   3af84:	bl	3dc68 <bcmp@plt+0x2b98c>
   3af88:	cmp	r0, #0
   3af8c:	mov	r6, r5
   3af90:	str	r0, [r5, #32]
   3af94:	bne	3afa4 <bcmp@plt+0x28cc8>
   3af98:	mov	r0, r5
   3af9c:	bl	11f10 <free@plt>
   3afa0:	mov	r6, #0
   3afa4:	mov	r0, r6
   3afa8:	mov	r1, r4
   3afac:	bl	3486c <bcmp@plt+0x22590>
   3afb0:	ldrb	r0, [r4, #40]	; 0x28
   3afb4:	strb	r0, [r6, #40]	; 0x28
   3afb8:	ldrb	r0, [r4, #41]	; 0x29
   3afbc:	strb	r0, [r6, #41]	; 0x29
   3afc0:	ldr	r0, [r4, #36]	; 0x24
   3afc4:	strh	r7, [r6, #28]
   3afc8:	str	r0, [r6, #36]	; 0x24
   3afcc:	mov	r0, r6
   3afd0:	pop	{r4, r5, r6, r7, fp, pc}
   3afd4:	andeq	fp, r3, r4, asr r4
   3afd8:	andeq	fp, r3, r0, lsl #7
   3afdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3afe0:	add	fp, sp, #28
   3afe4:	sub	sp, sp, #28
   3afe8:	ldr	sl, [pc, #356]	; 3b154 <bcmp@plt+0x28e78>
   3afec:	mov	r6, r0
   3aff0:	mov	r0, #0
   3aff4:	add	sl, pc, sl
   3aff8:	strb	r0, [sl]
   3affc:	mov	r0, r6
   3b000:	bl	342fc <bcmp@plt+0x22020>
   3b004:	mov	r8, r0
   3b008:	ldrb	r0, [r6, #40]	; 0x28
   3b00c:	ldr	r4, [r6, #36]	; 0x24
   3b010:	ldrh	r7, [r6, #28]
   3b014:	bl	3d040 <bcmp@plt+0x2ad64>
   3b018:	ldrb	r1, [r6, #41]	; 0x29
   3b01c:	stm	sp, {r4, r7}
   3b020:	str	r0, [sp, #8]
   3b024:	mov	r0, sl
   3b028:	mov	r3, r8
   3b02c:	str	r1, [sp, #12]
   3b030:	mov	r1, #1000	; 0x3e8
   3b034:	ldr	r2, [pc, #284]	; 3b158 <bcmp@plt+0x28e7c>
   3b038:	add	r2, pc, r2
   3b03c:	bl	120a8 <snprintf@plt>
   3b040:	ldrh	r0, [r6, #28]
   3b044:	str	r6, [sp, #20]
   3b048:	cmp	r0, #0
   3b04c:	beq	3b144 <bcmp@plt+0x28e68>
   3b050:	ldr	r0, [sp, #20]
   3b054:	ldr	r0, [r0, #32]
   3b058:	ldr	r2, [r0, #4]
   3b05c:	cmp	r2, r0
   3b060:	beq	3b144 <bcmp@plt+0x28e68>
   3b064:	ldr	r4, [pc, #240]	; 3b15c <bcmp@plt+0x28e80>
   3b068:	add	r4, pc, r4
   3b06c:	b	3b08c <bcmp@plt+0x28db0>
   3b070:	ldr	r0, [sp, #20]
   3b074:	ldr	r2, [sp, #24]
   3b078:	mov	sl, r8
   3b07c:	ldr	r0, [r0, #32]
   3b080:	ldr	r2, [r2, #4]
   3b084:	cmp	r2, r0
   3b088:	beq	3b144 <bcmp@plt+0x28e68>
   3b08c:	ldr	r9, [r2, #8]
   3b090:	ldr	r1, [r9, #12]
   3b094:	cmp	r1, #0
   3b098:	beq	3b080 <bcmp@plt+0x28da4>
   3b09c:	ldr	r6, [r9, #4]
   3b0a0:	ldr	r7, [r6, #8]
   3b0a4:	ldr	r1, [r7]
   3b0a8:	ldr	r1, [r1, #24]
   3b0ac:	cmp	r1, #0
   3b0b0:	cmpne	r6, r9
   3b0b4:	beq	3b080 <bcmp@plt+0x28da4>
   3b0b8:	mov	r0, sl
   3b0bc:	str	r2, [sp, #24]
   3b0c0:	bl	1203c <strlen@plt>
   3b0c4:	mov	r5, r4
   3b0c8:	mov	r8, sl
   3b0cc:	mov	r4, r0
   3b0d0:	add	sl, sl, r0
   3b0d4:	mov	r0, r7
   3b0d8:	bl	3a540 <bcmp@plt+0x28264>
   3b0dc:	mov	r3, r0
   3b0e0:	rsb	r1, r4, #1000	; 0x3e8
   3b0e4:	mov	r0, sl
   3b0e8:	mov	r2, r5
   3b0ec:	mov	r4, r5
   3b0f0:	bl	120a8 <snprintf@plt>
   3b0f4:	ldr	sl, [r6, #4]
   3b0f8:	cmp	sl, r9
   3b0fc:	beq	3b070 <bcmp@plt+0x28d94>
   3b100:	ldr	r4, [sl, #8]
   3b104:	mov	r0, r8
   3b108:	bl	1203c <strlen@plt>
   3b10c:	mov	r7, r0
   3b110:	add	r6, r8, r0
   3b114:	mov	r0, r4
   3b118:	mov	r4, r5
   3b11c:	bl	3a540 <bcmp@plt+0x28264>
   3b120:	mov	r3, r0
   3b124:	rsb	r1, r7, #1000	; 0x3e8
   3b128:	mov	r0, r6
   3b12c:	mov	r2, r5
   3b130:	bl	120a8 <snprintf@plt>
   3b134:	ldr	sl, [sl, #4]
   3b138:	cmp	sl, r9
   3b13c:	bne	3b100 <bcmp@plt+0x28e24>
   3b140:	b	3b070 <bcmp@plt+0x28d94>
   3b144:	ldr	r0, [pc, #20]	; 3b160 <bcmp@plt+0x28e84>
   3b148:	add	r0, pc, r0
   3b14c:	sub	sp, fp, #28
   3b150:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b154:	andeq	r3, r4, r0, asr fp
   3b158:	andeq	r3, r2, r7, lsl #2
   3b15c:	andeq	r3, r2, lr, lsl #2
   3b160:	strdeq	r3, [r4], -ip
   3b164:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3b168:	add	fp, sp, #24
   3b16c:	ldr	r7, [r1]
   3b170:	mov	r8, r0
   3b174:	mov	r5, r1
   3b178:	ldr	r6, [r7, #24]
   3b17c:	mov	r0, r7
   3b180:	bl	35144 <bcmp@plt+0x22e68>
   3b184:	mov	r2, r0
   3b188:	mov	r0, r8
   3b18c:	mov	r1, r6
   3b190:	bl	3b54c <bcmp@plt+0x29270>
   3b194:	cmp	r0, #0
   3b198:	beq	3b248 <bcmp@plt+0x28f6c>
   3b19c:	mov	r6, r0
   3b1a0:	mov	r0, r5
   3b1a4:	mov	r1, r6
   3b1a8:	bl	3df28 <bcmp@plt+0x2bc4c>
   3b1ac:	cmp	r0, #1
   3b1b0:	bne	3b280 <bcmp@plt+0x28fa4>
   3b1b4:	ldr	r0, [pc, #368]	; 3b32c <bcmp@plt+0x29050>
   3b1b8:	ldr	r0, [pc, r0]
   3b1bc:	ldr	r0, [r0]
   3b1c0:	cmp	r0, #2
   3b1c4:	blt	3b1f4 <bcmp@plt+0x28f18>
   3b1c8:	ldr	r0, [r5]
   3b1cc:	bl	342fc <bcmp@plt+0x22020>
   3b1d0:	mov	r7, r0
   3b1d4:	mov	r0, r8
   3b1d8:	bl	342fc <bcmp@plt+0x22020>
   3b1dc:	ldr	r1, [pc, #332]	; 3b330 <bcmp@plt+0x29054>
   3b1e0:	mov	r3, r0
   3b1e4:	mov	r0, #6
   3b1e8:	mov	r2, r7
   3b1ec:	add	r1, pc, r1
   3b1f0:	bl	40d10 <bcmp@plt+0x2ea34>
   3b1f4:	ldr	r7, [r5]
   3b1f8:	ldr	r4, [r7, #24]
   3b1fc:	mov	r0, r7
   3b200:	bl	35144 <bcmp@plt+0x22e68>
   3b204:	mov	r2, r0
   3b208:	mov	r0, r8
   3b20c:	mov	r1, r4
   3b210:	bl	3b54c <bcmp@plt+0x29270>
   3b214:	mov	r1, r7
   3b218:	bl	3a974 <bcmp@plt+0x28698>
   3b21c:	ldrb	r1, [r0, #7]
   3b220:	ldrb	r2, [r5, #7]
   3b224:	mvn	r7, #4
   3b228:	cmp	r1, r2
   3b22c:	bls	3b308 <bcmp@plt+0x2902c>
   3b230:	mov	r1, r6
   3b234:	bl	3e29c <bcmp@plt+0x2bfc0>
   3b238:	mov	r0, r5
   3b23c:	mov	r1, r6
   3b240:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   3b244:	b	3dd80 <bcmp@plt+0x2baa4>
   3b248:	ldr	r0, [pc, #212]	; 3b324 <bcmp@plt+0x29048>
   3b24c:	ldr	r0, [pc, r0]
   3b250:	ldr	r1, [pc, #208]	; 3b328 <bcmp@plt+0x2904c>
   3b254:	ldr	r1, [pc, r1]
   3b258:	bl	3dc68 <bcmp@plt+0x2b98c>
   3b25c:	mov	r6, r0
   3b260:	mov	r0, r5
   3b264:	mov	r1, r6
   3b268:	bl	3dd80 <bcmp@plt+0x2baa4>
   3b26c:	cmp	r0, #1
   3b270:	bne	3b2f8 <bcmp@plt+0x2901c>
   3b274:	ldr	r1, [r8, #32]
   3b278:	mov	r0, r6
   3b27c:	b	3b288 <bcmp@plt+0x28fac>
   3b280:	mov	r0, r5
   3b284:	mov	r1, r6
   3b288:	bl	3dd80 <bcmp@plt+0x2baa4>
   3b28c:	cmp	r0, #1
   3b290:	bne	3b2f8 <bcmp@plt+0x2901c>
   3b294:	ldr	r0, [pc, #152]	; 3b334 <bcmp@plt+0x29058>
   3b298:	ldr	r0, [pc, r0]
   3b29c:	ldr	r0, [r0]
   3b2a0:	cmp	r0, #2
   3b2a4:	blt	3b2d4 <bcmp@plt+0x28ff8>
   3b2a8:	mov	r0, r5
   3b2ac:	bl	3a540 <bcmp@plt+0x28264>
   3b2b0:	mov	r4, r0
   3b2b4:	mov	r0, r8
   3b2b8:	bl	342fc <bcmp@plt+0x22020>
   3b2bc:	ldr	r1, [pc, #116]	; 3b338 <bcmp@plt+0x2905c>
   3b2c0:	mov	r3, r0
   3b2c4:	mov	r0, #6
   3b2c8:	mov	r2, r4
   3b2cc:	add	r1, pc, r1
   3b2d0:	bl	40d10 <bcmp@plt+0x2ea34>
   3b2d4:	ldr	r0, [r7, #24]
   3b2d8:	mov	r7, #1
   3b2dc:	cmp	r0, #0
   3b2e0:	beq	3b308 <bcmp@plt+0x2902c>
   3b2e4:	ldrh	r0, [r8, #28]
   3b2e8:	add	r0, r0, #1
   3b2ec:	strh	r0, [r8, #28]
   3b2f0:	mov	r0, r7
   3b2f4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3b2f8:	ldr	r0, [r6, #12]
   3b2fc:	mov	r7, #0
   3b300:	cmp	r0, #0
   3b304:	beq	3b310 <bcmp@plt+0x29034>
   3b308:	mov	r0, r7
   3b30c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3b310:	ldr	r1, [r8, #32]
   3b314:	mov	r0, r6
   3b318:	bl	3e29c <bcmp@plt+0x2bfc0>
   3b31c:	mov	r0, r7
   3b320:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3b324:	andeq	fp, r3, r4, lsl #3
   3b328:	andeq	fp, r3, r0, rrx
   3b32c:	ldrdeq	fp, [r3], -r0
   3b330:	muleq	r2, r6, pc	; <UNPREDICTABLE>
   3b334:	strdeq	fp, [r3], -r0
   3b338:	andeq	r2, r2, pc, lsl pc
   3b33c:	push	{r4, r5, fp, lr}
   3b340:	add	fp, sp, #8
   3b344:	ldr	r5, [r1, #24]
   3b348:	mov	r4, r0
   3b34c:	mov	r0, r1
   3b350:	bl	35144 <bcmp@plt+0x22e68>
   3b354:	mov	r2, r0
   3b358:	mov	r0, r4
   3b35c:	mov	r1, r5
   3b360:	pop	{r4, r5, fp, lr}
   3b364:	b	3b54c <bcmp@plt+0x29270>
   3b368:	push	{r4, r5, r6, sl, fp, lr}
   3b36c:	add	fp, sp, #16
   3b370:	ldr	r6, [r1, #24]
   3b374:	mov	r5, r0
   3b378:	mov	r0, r1
   3b37c:	mov	r4, r1
   3b380:	bl	35144 <bcmp@plt+0x22e68>
   3b384:	mov	r2, r0
   3b388:	mov	r0, r5
   3b38c:	mov	r1, r6
   3b390:	bl	3b54c <bcmp@plt+0x29270>
   3b394:	mov	r1, r4
   3b398:	pop	{r4, r5, r6, sl, fp, lr}
   3b39c:	b	3a974 <bcmp@plt+0x28698>
   3b3a0:	push	{r4, r5, r6, r7, fp, lr}
   3b3a4:	add	fp, sp, #16
   3b3a8:	ldr	r6, [r1]
   3b3ac:	mov	r5, r0
   3b3b0:	mov	r4, r1
   3b3b4:	ldr	r7, [r6, #24]
   3b3b8:	mov	r0, r6
   3b3bc:	bl	35144 <bcmp@plt+0x22e68>
   3b3c0:	mov	r2, r0
   3b3c4:	mov	r0, r5
   3b3c8:	mov	r1, r7
   3b3cc:	bl	3b54c <bcmp@plt+0x29270>
   3b3d0:	cmp	r0, #0
   3b3d4:	beq	3b460 <bcmp@plt+0x29184>
   3b3d8:	mov	r1, r4
   3b3dc:	mov	r7, r0
   3b3e0:	bl	3aa60 <bcmp@plt+0x28784>
   3b3e4:	cmp	r0, #1
   3b3e8:	bne	3b460 <bcmp@plt+0x29184>
   3b3ec:	ldr	r0, [r7, #12]
   3b3f0:	cmp	r0, #0
   3b3f4:	bne	3b404 <bcmp@plt+0x29128>
   3b3f8:	ldr	r1, [r5, #32]
   3b3fc:	mov	r0, r7
   3b400:	bl	3e29c <bcmp@plt+0x2bfc0>
   3b404:	ldr	r0, [r6, #24]
   3b408:	cmp	r0, #0
   3b40c:	ldrhne	r0, [r5, #28]
   3b410:	subne	r0, r0, #1
   3b414:	strhne	r0, [r5, #28]
   3b418:	ldr	r0, [pc, #136]	; 3b4a8 <bcmp@plt+0x291cc>
   3b41c:	ldr	r0, [pc, r0]
   3b420:	ldr	r0, [r0]
   3b424:	cmp	r0, #2
   3b428:	blt	3b474 <bcmp@plt+0x29198>
   3b42c:	ldr	r0, [r4]
   3b430:	bl	342fc <bcmp@plt+0x22020>
   3b434:	mov	r4, r0
   3b438:	mov	r0, r5
   3b43c:	bl	342fc <bcmp@plt+0x22020>
   3b440:	ldr	r1, [pc, #100]	; 3b4ac <bcmp@plt+0x291d0>
   3b444:	mov	r3, r0
   3b448:	mov	r0, #6
   3b44c:	mov	r2, r4
   3b450:	add	r1, pc, r1
   3b454:	bl	40d10 <bcmp@plt+0x2ea34>
   3b458:	mov	r0, #1
   3b45c:	pop	{r4, r5, r6, r7, fp, pc}
   3b460:	ldr	r0, [pc, #56]	; 3b4a0 <bcmp@plt+0x291c4>
   3b464:	ldr	r0, [pc, r0]
   3b468:	ldr	r0, [r0]
   3b46c:	cmp	r0, #2
   3b470:	bge	3b47c <bcmp@plt+0x291a0>
   3b474:	mov	r0, #1
   3b478:	pop	{r4, r5, r6, r7, fp, pc}
   3b47c:	ldr	r0, [r4]
   3b480:	bl	342fc <bcmp@plt+0x22020>
   3b484:	ldr	r1, [pc, #24]	; 3b4a4 <bcmp@plt+0x291c8>
   3b488:	mov	r2, r0
   3b48c:	mov	r0, #6
   3b490:	add	r1, pc, r1
   3b494:	bl	40d10 <bcmp@plt+0x2ea34>
   3b498:	mov	r0, #1
   3b49c:	pop	{r4, r5, r6, r7, fp, pc}
   3b4a0:	andeq	sl, r3, r4, lsr #30
   3b4a4:	muleq	r2, pc, sp	; <UNPREDICTABLE>
   3b4a8:	andeq	sl, r3, ip, ror #30
   3b4ac:	andeq	r2, r2, r8, lsr #28
   3b4b0:	push	{r4, sl, fp, lr}
   3b4b4:	add	fp, sp, #8
   3b4b8:	mov	r4, r0
   3b4bc:	ldr	r0, [r0, #32]
   3b4c0:	bl	3e314 <bcmp@plt+0x2c038>
   3b4c4:	mov	r0, #0
   3b4c8:	strh	r0, [r4, #28]
   3b4cc:	pop	{r4, sl, fp, pc}
   3b4d0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3b4d4:	add	fp, sp, #24
   3b4d8:	cmp	r0, #0
   3b4dc:	movne	r5, r1
   3b4e0:	cmpne	r1, #0
   3b4e4:	bne	3b4ec <bcmp@plt+0x29210>
   3b4e8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3b4ec:	mov	r8, r0
   3b4f0:	ldr	r0, [r0, #32]
   3b4f4:	bl	3e314 <bcmp@plt+0x2c038>
   3b4f8:	ldr	r4, [r5, #4]
   3b4fc:	mov	r7, #0
   3b500:	cmp	r4, r5
   3b504:	beq	3b544 <bcmp@plt+0x29268>
   3b508:	ldr	r0, [r4, #8]
   3b50c:	bl	3aacc <bcmp@plt+0x287f0>
   3b510:	ldr	r1, [r8, #32]
   3b514:	mov	r6, r0
   3b518:	bl	3dd80 <bcmp@plt+0x2baa4>
   3b51c:	ldr	r0, [r6, #4]
   3b520:	ldr	r1, [r6, #12]
   3b524:	ldr	r4, [r4, #4]
   3b528:	ldr	r0, [r0, #8]
   3b52c:	ldr	r0, [r0]
   3b530:	ldr	r0, [r0, #24]
   3b534:	cmp	r0, #0
   3b538:	addne	r7, r7, r1
   3b53c:	cmp	r4, r5
   3b540:	bne	3b508 <bcmp@plt+0x2922c>
   3b544:	strh	r7, [r8, #28]
   3b548:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3b54c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3b550:	add	fp, sp, #24
   3b554:	mov	r7, r0
   3b558:	ldr	r0, [r0, #32]
   3b55c:	mov	r8, r2
   3b560:	mov	r6, r1
   3b564:	ldr	r5, [r0, #4]
   3b568:	b	3b57c <bcmp@plt+0x292a0>
   3b56c:	bl	345c0 <bcmp@plt+0x222e4>
   3b570:	cmp	r0, r8
   3b574:	bne	3b5d0 <bcmp@plt+0x292f4>
   3b578:	b	3b60c <bcmp@plt+0x29330>
   3b57c:	cmp	r5, r0
   3b580:	beq	3b5dc <bcmp@plt+0x29300>
   3b584:	ldr	r4, [r5, #8]
   3b588:	ldr	r0, [r4, #4]
   3b58c:	ldr	r0, [r0, #8]
   3b590:	ldr	r0, [r0]
   3b594:	ldr	r1, [r0, #24]
   3b598:	cmp	r1, r6
   3b59c:	bne	3b5d0 <bcmp@plt+0x292f4>
   3b5a0:	cmp	r6, #3
   3b5a4:	bhi	3b5d0 <bcmp@plt+0x292f4>
   3b5a8:	add	r1, pc, #4
   3b5ac:	ldr	r2, [r1, r6, lsl #2]
   3b5b0:	add	pc, r1, r2
   3b5b4:	andeq	r0, r0, r8, asr r0
   3b5b8:	andeq	r0, r0, r0, lsl r0
   3b5bc:	andeq	r0, r0, r0, rrx
   3b5c0:			; <UNDEFINED> instruction: 0xffffffb8
   3b5c4:	bl	34418 <bcmp@plt+0x2213c>
   3b5c8:	cmp	r0, r8
   3b5cc:	beq	3b60c <bcmp@plt+0x29330>
   3b5d0:	ldr	r5, [r5, #4]
   3b5d4:	ldr	r0, [r7, #32]
   3b5d8:	b	3b57c <bcmp@plt+0x292a0>
   3b5dc:	ldr	r0, [pc, #104]	; 3b64c <bcmp@plt+0x29370>
   3b5e0:	mov	r4, #0
   3b5e4:	ldr	r0, [pc, r0]
   3b5e8:	ldr	r0, [r0]
   3b5ec:	cmp	r0, #3
   3b5f0:	blt	3b60c <bcmp@plt+0x29330>
   3b5f4:	ldr	r1, [pc, #84]	; 3b650 <bcmp@plt+0x29374>
   3b5f8:	mov	r0, #7
   3b5fc:	mov	r2, r6
   3b600:	mov	r3, r8
   3b604:	add	r1, pc, r1
   3b608:	bl	40d10 <bcmp@plt+0x2ea34>
   3b60c:	mov	r0, r4
   3b610:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3b614:	ldr	r0, [pc, #40]	; 3b644 <bcmp@plt+0x29368>
   3b618:	mov	r4, #0
   3b61c:	ldr	r0, [pc, r0]
   3b620:	ldr	r0, [r0]
   3b624:	cmp	r0, #1
   3b628:	blt	3b60c <bcmp@plt+0x29330>
   3b62c:	ldr	r1, [pc, #20]	; 3b648 <bcmp@plt+0x2936c>
   3b630:	mov	r0, #5
   3b634:	add	r1, pc, r1
   3b638:	bl	40d10 <bcmp@plt+0x2ea34>
   3b63c:	mov	r0, r4
   3b640:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3b644:	andeq	sl, r3, ip, ror #26
   3b648:	andeq	r2, r2, sp, lsl #25
   3b64c:	andeq	sl, r3, r4, lsr #27
   3b650:	strdeq	r2, [r2], -r7
   3b654:	push	{r4, r5, r6, r7, fp, lr}
   3b658:	add	fp, sp, #16
   3b65c:	ldr	r5, [r1]
   3b660:	mov	r6, r0
   3b664:	mov	r4, r1
   3b668:	ldr	r7, [r5, #24]
   3b66c:	mov	r0, r5
   3b670:	bl	35144 <bcmp@plt+0x22e68>
   3b674:	mov	r2, r0
   3b678:	mov	r0, r6
   3b67c:	mov	r1, r7
   3b680:	bl	3b54c <bcmp@plt+0x29270>
   3b684:	mov	r1, r0
   3b688:	mov	r0, #0
   3b68c:	cmp	r1, #0
   3b690:	beq	3b6a4 <bcmp@plt+0x293c8>
   3b694:	cmp	r5, #0
   3b698:	ldrne	r2, [r1, #12]
   3b69c:	cmpne	r2, #0
   3b6a0:	bne	3b6a8 <bcmp@plt+0x293cc>
   3b6a4:	pop	{r4, r5, r6, r7, fp, pc}
   3b6a8:	ldr	r2, [r1, #4]
   3b6ac:	cmp	r2, r1
   3b6b0:	beq	3b6a4 <bcmp@plt+0x293c8>
   3b6b4:	ldr	r3, [r2, #8]
   3b6b8:	cmp	r3, r4
   3b6bc:	beq	3b6d0 <bcmp@plt+0x293f4>
   3b6c0:	ldr	r2, [r2, #4]
   3b6c4:	cmp	r2, r1
   3b6c8:	bne	3b6b4 <bcmp@plt+0x293d8>
   3b6cc:	b	3b6a4 <bcmp@plt+0x293c8>
   3b6d0:	mov	r0, #1
   3b6d4:	pop	{r4, r5, r6, r7, fp, pc}
   3b6d8:	push	{r4, r5, r6, sl, fp, lr}
   3b6dc:	add	fp, sp, #16
   3b6e0:	ldr	r6, [r1, #24]
   3b6e4:	mov	r4, r0
   3b6e8:	mov	r0, r1
   3b6ec:	mov	r5, r1
   3b6f0:	bl	35144 <bcmp@plt+0x22e68>
   3b6f4:	mov	r2, r0
   3b6f8:	mov	r0, r4
   3b6fc:	mov	r1, r6
   3b700:	bl	3b54c <bcmp@plt+0x29270>
   3b704:	mov	r1, r5
   3b708:	mov	r4, r0
   3b70c:	bl	3a9e4 <bcmp@plt+0x28708>
   3b710:	cmp	r0, #0
   3b714:	beq	3b724 <bcmp@plt+0x29448>
   3b718:	mov	r1, r4
   3b71c:	pop	{r4, r5, r6, sl, fp, lr}
   3b720:	b	3dd80 <bcmp@plt+0x2baa4>
   3b724:	mov	r0, #0
   3b728:	pop	{r4, r5, r6, sl, fp, pc}
   3b72c:	push	{r4, r5, r6, r7, fp, lr}
   3b730:	add	fp, sp, #16
   3b734:	mov	r4, r2
   3b738:	mov	r6, r1
   3b73c:	mov	r5, r0
   3b740:	bl	3b3a0 <bcmp@plt+0x290c4>
   3b744:	mov	r0, r6
   3b748:	mov	r1, r4
   3b74c:	bl	3ace0 <bcmp@plt+0x28a04>
   3b750:	mov	r0, r5
   3b754:	mov	r1, r6
   3b758:	bl	3b164 <bcmp@plt+0x28e88>
   3b75c:	mov	r4, r0
   3b760:	cmp	r0, #1
   3b764:	bne	3b7dc <bcmp@plt+0x29500>
   3b768:	ldr	r7, [pc, #188]	; 3b82c <bcmp@plt+0x29550>
   3b76c:	ldr	r7, [pc, r7]
   3b770:	ldr	r0, [r7]
   3b774:	cmp	r0, #1
   3b778:	blt	3b824 <bcmp@plt+0x29548>
   3b77c:	ldr	r0, [r6]
   3b780:	bl	342fc <bcmp@plt+0x22020>
   3b784:	mov	r6, r0
   3b788:	mov	r0, r5
   3b78c:	bl	342fc <bcmp@plt+0x22020>
   3b790:	ldr	r1, [pc, #152]	; 3b830 <bcmp@plt+0x29554>
   3b794:	mov	r3, r0
   3b798:	mov	r0, #5
   3b79c:	mov	r2, r6
   3b7a0:	add	r1, pc, r1
   3b7a4:	bl	40d10 <bcmp@plt+0x2ea34>
   3b7a8:	ldr	r0, [r7]
   3b7ac:	cmp	r0, #2
   3b7b0:	blt	3b824 <bcmp@plt+0x29548>
   3b7b4:	mov	r0, r5
   3b7b8:	bl	3afdc <bcmp@plt+0x28d00>
   3b7bc:	ldr	r1, [pc, #112]	; 3b834 <bcmp@plt+0x29558>
   3b7c0:	ldr	r2, [pc, #112]	; 3b838 <bcmp@plt+0x2955c>
   3b7c4:	mov	r0, #6
   3b7c8:	add	r1, pc, r1
   3b7cc:	add	r2, pc, r2
   3b7d0:	bl	40d10 <bcmp@plt+0x2ea34>
   3b7d4:	mov	r0, r4
   3b7d8:	pop	{r4, r5, r6, r7, fp, pc}
   3b7dc:	mov	r0, r6
   3b7e0:	bl	3a80c <bcmp@plt+0x28530>
   3b7e4:	ldr	r0, [pc, #80]	; 3b83c <bcmp@plt+0x29560>
   3b7e8:	ldr	r0, [pc, r0]
   3b7ec:	ldr	r0, [r0]
   3b7f0:	cmp	r0, #1
   3b7f4:	blt	3b824 <bcmp@plt+0x29548>
   3b7f8:	ldr	r0, [r6]
   3b7fc:	bl	342fc <bcmp@plt+0x22020>
   3b800:	mov	r6, r0
   3b804:	mov	r0, r5
   3b808:	bl	342fc <bcmp@plt+0x22020>
   3b80c:	ldr	r1, [pc, #44]	; 3b840 <bcmp@plt+0x29564>
   3b810:	mov	r3, r0
   3b814:	mov	r0, #5
   3b818:	mov	r2, r6
   3b81c:	add	r1, pc, r1
   3b820:	bl	40d10 <bcmp@plt+0x2ea34>
   3b824:	mov	r0, r4
   3b828:	pop	{r4, r5, r6, r7, fp, pc}
   3b82c:	andeq	sl, r3, ip, lsl ip
   3b830:	andeq	r2, r2, r9, lsr #23
   3b834:	andeq	r2, r2, pc, asr #23
   3b838:	andeq	r3, r4, r8, ror r3
   3b83c:	andeq	sl, r3, r0, lsr #23
   3b840:	andeq	r2, r2, fp, lsr #23
   3b844:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3b848:	add	fp, sp, #24
   3b84c:	mov	r7, r1
   3b850:	mov	r6, r0
   3b854:	bl	3b3a0 <bcmp@plt+0x290c4>
   3b858:	ldr	r4, [r7]
   3b85c:	mov	r0, #0
   3b860:	bl	34018 <bcmp@plt+0x21d3c>
   3b864:	str	r0, [r7]
   3b868:	mov	r0, r6
   3b86c:	mov	r1, r7
   3b870:	bl	3b164 <bcmp@plt+0x28e88>
   3b874:	mov	r5, r0
   3b878:	cmp	r0, #1
   3b87c:	bne	3b8f0 <bcmp@plt+0x29614>
   3b880:	ldr	r8, [pc, #192]	; 3b948 <bcmp@plt+0x2966c>
   3b884:	ldr	r8, [pc, r8]
   3b888:	ldr	r0, [r8]
   3b88c:	cmp	r0, #1
   3b890:	blt	3b938 <bcmp@plt+0x2965c>
   3b894:	mov	r0, r4
   3b898:	bl	342fc <bcmp@plt+0x22020>
   3b89c:	mov	r7, r0
   3b8a0:	mov	r0, r6
   3b8a4:	bl	342fc <bcmp@plt+0x22020>
   3b8a8:	ldr	r1, [pc, #156]	; 3b94c <bcmp@plt+0x29670>
   3b8ac:	mov	r3, r0
   3b8b0:	mov	r0, #5
   3b8b4:	mov	r2, r7
   3b8b8:	add	r1, pc, r1
   3b8bc:	bl	40d10 <bcmp@plt+0x2ea34>
   3b8c0:	ldr	r0, [r8]
   3b8c4:	cmp	r0, #2
   3b8c8:	blt	3b938 <bcmp@plt+0x2965c>
   3b8cc:	mov	r0, r6
   3b8d0:	bl	3afdc <bcmp@plt+0x28d00>
   3b8d4:	ldr	r1, [pc, #116]	; 3b950 <bcmp@plt+0x29674>
   3b8d8:	ldr	r2, [pc, #116]	; 3b954 <bcmp@plt+0x29678>
   3b8dc:	mov	r0, #6
   3b8e0:	add	r1, pc, r1
   3b8e4:	add	r2, pc, r2
   3b8e8:	bl	40d10 <bcmp@plt+0x2ea34>
   3b8ec:	b	3b938 <bcmp@plt+0x2965c>
   3b8f0:	mov	r0, r7
   3b8f4:	bl	3a80c <bcmp@plt+0x28530>
   3b8f8:	ldr	r0, [pc, #88]	; 3b958 <bcmp@plt+0x2967c>
   3b8fc:	ldr	r0, [pc, r0]
   3b900:	ldr	r0, [r0]
   3b904:	cmp	r0, #1
   3b908:	blt	3b938 <bcmp@plt+0x2965c>
   3b90c:	mov	r0, r4
   3b910:	bl	342fc <bcmp@plt+0x22020>
   3b914:	mov	r7, r0
   3b918:	mov	r0, r6
   3b91c:	bl	342fc <bcmp@plt+0x22020>
   3b920:	ldr	r1, [pc, #52]	; 3b95c <bcmp@plt+0x29680>
   3b924:	mov	r3, r0
   3b928:	mov	r0, #5
   3b92c:	mov	r2, r7
   3b930:	add	r1, pc, r1
   3b934:	bl	40d10 <bcmp@plt+0x2ea34>
   3b938:	mov	r0, r4
   3b93c:	bl	340dc <bcmp@plt+0x21e00>
   3b940:	mov	r0, r5
   3b944:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3b948:	andeq	sl, r3, r4, lsl #22
   3b94c:	andeq	r2, r2, fp, ror fp
   3b950:	andeq	r2, r2, r7, lsr #23
   3b954:	andeq	r3, r4, r0, ror #4
   3b958:	andeq	sl, r3, ip, lsl #21
   3b95c:	andeq	r2, r2, sl, lsl #23
   3b960:	push	{r4, r5, r6, sl, fp, lr}
   3b964:	add	fp, sp, #16
   3b968:	ldr	r1, [r0, #32]
   3b96c:	ldr	r6, [r1, #4]
   3b970:	cmp	r6, r1
   3b974:	beq	3b9bc <bcmp@plt+0x296e0>
   3b978:	mov	r4, r0
   3b97c:	b	3b98c <bcmp@plt+0x296b0>
   3b980:	ldr	r6, [r6, #4]
   3b984:	cmp	r6, r1
   3b988:	beq	3b9bc <bcmp@plt+0x296e0>
   3b98c:	ldr	r5, [r6, #8]
   3b990:	ldr	r0, [r5, #4]
   3b994:	ldr	r0, [r0, #8]
   3b998:	ldr	r0, [r0]
   3b99c:	ldr	r2, [r0, #24]
   3b9a0:	cmp	r2, #3
   3b9a4:	bne	3b980 <bcmp@plt+0x296a4>
   3b9a8:	bl	345c0 <bcmp@plt+0x222e4>
   3b9ac:	cmp	r0, #10
   3b9b0:	beq	3b9fc <bcmp@plt+0x29720>
   3b9b4:	ldr	r1, [r4, #32]
   3b9b8:	b	3b980 <bcmp@plt+0x296a4>
   3b9bc:	ldr	r0, [pc, #168]	; 3ba6c <bcmp@plt+0x29790>
   3b9c0:	mov	r4, #0
   3b9c4:	ldr	r0, [pc, r0]
   3b9c8:	ldr	r0, [r0]
   3b9cc:	cmp	r0, #3
   3b9d0:	bge	3b9dc <bcmp@plt+0x29700>
   3b9d4:	mov	r0, r4
   3b9d8:	pop	{r4, r5, r6, sl, fp, pc}
   3b9dc:	ldr	r1, [pc, #140]	; 3ba70 <bcmp@plt+0x29794>
   3b9e0:	mov	r0, #7
   3b9e4:	mov	r2, #3
   3b9e8:	mov	r3, #10
   3b9ec:	add	r1, pc, r1
   3b9f0:	bl	40d10 <bcmp@plt+0x2ea34>
   3b9f4:	mov	r0, r4
   3b9f8:	pop	{r4, r5, r6, sl, fp, pc}
   3b9fc:	mov	r4, #0
   3ba00:	cmp	r5, #0
   3ba04:	beq	3b9d4 <bcmp@plt+0x296f8>
   3ba08:	ldr	r6, [r5, #4]
   3ba0c:	cmp	r6, r5
   3ba10:	bne	3ba24 <bcmp@plt+0x29748>
   3ba14:	b	3b9d4 <bcmp@plt+0x296f8>
   3ba18:	ldr	r6, [r6, #4]
   3ba1c:	cmp	r6, r5
   3ba20:	beq	3b9d4 <bcmp@plt+0x296f8>
   3ba24:	ldr	r0, [r6, #8]
   3ba28:	ldr	r0, [r0]
   3ba2c:	bl	34fe0 <bcmp@plt+0x22d04>
   3ba30:	ldr	r0, [r0]
   3ba34:	ldr	r1, [r0, #4]
   3ba38:	cmp	r1, r0
   3ba3c:	beq	3ba18 <bcmp@plt+0x2973c>
   3ba40:	ldr	r2, [r1, #8]
   3ba44:	ldrb	r2, [r2]
   3ba48:	tst	r2, #1
   3ba4c:	bne	3ba60 <bcmp@plt+0x29784>
   3ba50:	ldr	r1, [r1, #4]
   3ba54:	cmp	r1, r0
   3ba58:	bne	3ba40 <bcmp@plt+0x29764>
   3ba5c:	b	3ba18 <bcmp@plt+0x2973c>
   3ba60:	mov	r4, #1
   3ba64:	mov	r0, r4
   3ba68:	pop	{r4, r5, r6, sl, fp, pc}
   3ba6c:	andeq	sl, r3, r4, asr #19
   3ba70:	andeq	r2, r2, pc, lsl #18
   3ba74:	push	{r4, sl, fp, lr}
   3ba78:	add	fp, sp, #8
   3ba7c:	mov	r0, #52	; 0x34
   3ba80:	bl	44994 <bcmp@plt+0x326b8>
   3ba84:	cmp	r0, #0
   3ba88:	beq	3bac0 <bcmp@plt+0x297e4>
   3ba8c:	mov	r4, r0
   3ba90:	ldr	r0, [pc, #52]	; 3bacc <bcmp@plt+0x297f0>
   3ba94:	ldr	r0, [pc, r0]
   3ba98:	ldr	r1, [pc, #48]	; 3bad0 <bcmp@plt+0x297f4>
   3ba9c:	ldr	r1, [pc, r1]
   3baa0:	bl	3dc68 <bcmp@plt+0x2b98c>
   3baa4:	cmp	r0, #0
   3baa8:	str	r0, [r4, #32]
   3baac:	beq	3bab8 <bcmp@plt+0x297dc>
   3bab0:	mov	r0, r4
   3bab4:	pop	{r4, sl, fp, pc}
   3bab8:	mov	r0, r4
   3babc:	bl	11f10 <free@plt>
   3bac0:	mov	r4, #0
   3bac4:	mov	r0, r4
   3bac8:	pop	{r4, sl, fp, pc}
   3bacc:	andeq	sl, r3, r8, lsr r9
   3bad0:	andeq	sl, r3, r4, ror #16
   3bad4:	push	{r4, r5, fp, lr}
   3bad8:	add	fp, sp, #8
   3badc:	mov	r4, r0
   3bae0:	bl	34284 <bcmp@plt+0x21fa8>
   3bae4:	cmp	r0, #0
   3bae8:	bne	3bb00 <bcmp@plt+0x29824>
   3baec:	mov	r0, r4
   3baf0:	bl	34548 <bcmp@plt+0x2226c>
   3baf4:	cmp	r0, #0
   3baf8:	beq	3bb64 <bcmp@plt+0x29888>
   3bafc:	bl	343ac <bcmp@plt+0x220d0>
   3bb00:	mov	r0, #52	; 0x34
   3bb04:	bl	44994 <bcmp@plt+0x326b8>
   3bb08:	cmp	r0, #0
   3bb0c:	beq	3bb50 <bcmp@plt+0x29874>
   3bb10:	mov	r5, r0
   3bb14:	ldr	r0, [pc, #116]	; 3bb90 <bcmp@plt+0x298b4>
   3bb18:	ldr	r0, [pc, r0]
   3bb1c:	ldr	r1, [pc, #112]	; 3bb94 <bcmp@plt+0x298b8>
   3bb20:	ldr	r1, [pc, r1]
   3bb24:	bl	3dc68 <bcmp@plt+0x2b98c>
   3bb28:	cmp	r0, #0
   3bb2c:	str	r0, [r5, #32]
   3bb30:	beq	3bb48 <bcmp@plt+0x2986c>
   3bb34:	mov	r0, r5
   3bb38:	mov	r1, r4
   3bb3c:	bl	3486c <bcmp@plt+0x22590>
   3bb40:	mov	r0, r5
   3bb44:	pop	{r4, r5, fp, pc}
   3bb48:	mov	r0, r5
   3bb4c:	bl	11f10 <free@plt>
   3bb50:	ldr	r1, [pc, #64]	; 3bb98 <bcmp@plt+0x298bc>
   3bb54:	mov	r0, #3
   3bb58:	add	r1, pc, r1
   3bb5c:	bl	40d10 <bcmp@plt+0x2ea34>
   3bb60:	b	3bb80 <bcmp@plt+0x298a4>
   3bb64:	mov	r0, r4
   3bb68:	bl	342fc <bcmp@plt+0x22020>
   3bb6c:	ldr	r1, [pc, #24]	; 3bb8c <bcmp@plt+0x298b0>
   3bb70:	mov	r2, r0
   3bb74:	mov	r0, #3
   3bb78:	add	r1, pc, r1
   3bb7c:	bl	40d10 <bcmp@plt+0x2ea34>
   3bb80:	mov	r5, #0
   3bb84:	mov	r0, r5
   3bb88:	pop	{r4, r5, fp, pc}
   3bb8c:			; <UNDEFINED> instruction: 0x000229b3
   3bb90:			; <UNDEFINED> instruction: 0x0003a8b4
   3bb94:	andeq	sl, r3, r0, ror #15
   3bb98:	andeq	r2, r2, sl, lsl #20
   3bb9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bba0:	add	fp, sp, #28
   3bba4:	sub	sp, sp, #20
   3bba8:	mov	r9, r3
   3bbac:	mov	r5, r2
   3bbb0:	mov	r8, r1
   3bbb4:	mov	r6, r0
   3bbb8:	bl	34284 <bcmp@plt+0x21fa8>
   3bbbc:	cmp	r0, #0
   3bbc0:	bne	3bbd8 <bcmp@plt+0x298fc>
   3bbc4:	mov	r0, r6
   3bbc8:	bl	34548 <bcmp@plt+0x2226c>
   3bbcc:	cmp	r0, #0
   3bbd0:	beq	3bcdc <bcmp@plt+0x29a00>
   3bbd4:	bl	343ac <bcmp@plt+0x220d0>
   3bbd8:	mov	r0, #52	; 0x34
   3bbdc:	bl	44994 <bcmp@plt+0x326b8>
   3bbe0:	cmp	r0, #0
   3bbe4:	beq	3bcc8 <bcmp@plt+0x299ec>
   3bbe8:	mov	r4, r0
   3bbec:	ldr	r0, [pc, #280]	; 3bd0c <bcmp@plt+0x29a30>
   3bbf0:	ldr	r0, [pc, r0]
   3bbf4:	ldr	r1, [pc, #276]	; 3bd10 <bcmp@plt+0x29a34>
   3bbf8:	ldr	r1, [pc, r1]
   3bbfc:	bl	3dc68 <bcmp@plt+0x2b98c>
   3bc00:	cmp	r0, #0
   3bc04:	str	r0, [r4, #32]
   3bc08:	beq	3bcc0 <bcmp@plt+0x299e4>
   3bc0c:	ldr	r7, [fp, #12]
   3bc10:	ldr	sl, [fp, #8]
   3bc14:	mov	r0, r4
   3bc18:	mov	r1, r6
   3bc1c:	bl	3486c <bcmp@plt+0x22590>
   3bc20:	orr	r0, r5, #1
   3bc24:	strb	sl, [r4, #46]	; 0x2e
   3bc28:	strb	r9, [r4, #45]	; 0x2d
   3bc2c:	strb	r5, [r4, #44]	; 0x2c
   3bc30:	str	r8, [r4, #40]	; 0x28
   3bc34:	cmp	r0, #3
   3bc38:	bne	3bc70 <bcmp@plt+0x29994>
   3bc3c:	ldr	r0, [fp, #20]
   3bc40:	mov	r1, #0
   3bc44:	mov	r2, #1
   3bc48:	mov	r3, #1
   3bc4c:	str	r1, [sp]
   3bc50:	str	r1, [sp, #4]
   3bc54:	str	r1, [sp, #8]
   3bc58:	str	r1, [sp, #12]
   3bc5c:	mov	r1, #1
   3bc60:	bl	3a4cc <bcmp@plt+0x281f0>
   3bc64:	mov	r1, r0
   3bc68:	mov	r0, r4
   3bc6c:	bl	3bd18 <bcmp@plt+0x29a3c>
   3bc70:	ldr	r5, [r7, #4]
   3bc74:	cmp	r5, r7
   3bc78:	beq	3bcfc <bcmp@plt+0x29a20>
   3bc7c:	mov	r6, #0
   3bc80:	ldr	r0, [r5, #8]
   3bc84:	mov	r1, #1
   3bc88:	mov	r2, #0
   3bc8c:	mov	r3, #1
   3bc90:	str	r6, [sp]
   3bc94:	str	r6, [sp, #4]
   3bc98:	str	r6, [sp, #8]
   3bc9c:	str	r6, [sp, #12]
   3bca0:	bl	3a4cc <bcmp@plt+0x281f0>
   3bca4:	mov	r1, r0
   3bca8:	mov	r0, r4
   3bcac:	bl	3bd18 <bcmp@plt+0x29a3c>
   3bcb0:	ldr	r5, [r5, #4]
   3bcb4:	cmp	r5, r7
   3bcb8:	bne	3bc80 <bcmp@plt+0x299a4>
   3bcbc:	b	3bcfc <bcmp@plt+0x29a20>
   3bcc0:	mov	r0, r4
   3bcc4:	bl	11f10 <free@plt>
   3bcc8:	ldr	r1, [pc, #68]	; 3bd14 <bcmp@plt+0x29a38>
   3bccc:	mov	r0, #3
   3bcd0:	add	r1, pc, r1
   3bcd4:	bl	40d10 <bcmp@plt+0x2ea34>
   3bcd8:	b	3bcf8 <bcmp@plt+0x29a1c>
   3bcdc:	mov	r0, r6
   3bce0:	bl	342fc <bcmp@plt+0x22020>
   3bce4:	ldr	r1, [pc, #28]	; 3bd08 <bcmp@plt+0x29a2c>
   3bce8:	mov	r2, r0
   3bcec:	mov	r0, #3
   3bcf0:	add	r1, pc, r1
   3bcf4:	bl	40d10 <bcmp@plt+0x2ea34>
   3bcf8:	mov	r4, #0
   3bcfc:	mov	r0, r4
   3bd00:	sub	sp, fp, #28
   3bd04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bd08:			; <UNDEFINED> instruction: 0x000228b4
   3bd0c:	ldrdeq	sl, [r3], -ip
   3bd10:	andeq	sl, r3, r8, lsl #14
   3bd14:	andeq	r2, r2, r0, lsl r9
   3bd18:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3bd1c:	add	fp, sp, #24
   3bd20:	ldr	r7, [r1]
   3bd24:	mov	r8, r0
   3bd28:	mov	r5, r1
   3bd2c:	ldr	r6, [r7, #24]
   3bd30:	mov	r0, r7
   3bd34:	bl	35144 <bcmp@plt+0x22e68>
   3bd38:	mov	r2, r0
   3bd3c:	mov	r0, r8
   3bd40:	mov	r1, r6
   3bd44:	bl	3c3dc <bcmp@plt+0x2a100>
   3bd48:	cmp	r0, #0
   3bd4c:	beq	3bdfc <bcmp@plt+0x29b20>
   3bd50:	mov	r6, r0
   3bd54:	mov	r0, r5
   3bd58:	mov	r1, r6
   3bd5c:	bl	3df28 <bcmp@plt+0x2bc4c>
   3bd60:	cmp	r0, #1
   3bd64:	bne	3be34 <bcmp@plt+0x29b58>
   3bd68:	ldr	r0, [pc, #368]	; 3bee0 <bcmp@plt+0x29c04>
   3bd6c:	ldr	r0, [pc, r0]
   3bd70:	ldr	r0, [r0]
   3bd74:	cmp	r0, #2
   3bd78:	blt	3bda8 <bcmp@plt+0x29acc>
   3bd7c:	ldr	r0, [r5]
   3bd80:	bl	342fc <bcmp@plt+0x22020>
   3bd84:	mov	r7, r0
   3bd88:	mov	r0, r8
   3bd8c:	bl	342fc <bcmp@plt+0x22020>
   3bd90:	ldr	r1, [pc, #332]	; 3bee4 <bcmp@plt+0x29c08>
   3bd94:	mov	r3, r0
   3bd98:	mov	r0, #6
   3bd9c:	mov	r2, r7
   3bda0:	add	r1, pc, r1
   3bda4:	bl	40d10 <bcmp@plt+0x2ea34>
   3bda8:	ldr	r7, [r5]
   3bdac:	ldr	r4, [r7, #24]
   3bdb0:	mov	r0, r7
   3bdb4:	bl	35144 <bcmp@plt+0x22e68>
   3bdb8:	mov	r2, r0
   3bdbc:	mov	r0, r8
   3bdc0:	mov	r1, r4
   3bdc4:	bl	3c3dc <bcmp@plt+0x2a100>
   3bdc8:	mov	r1, r7
   3bdcc:	bl	3a974 <bcmp@plt+0x28698>
   3bdd0:	ldrb	r1, [r0, #7]
   3bdd4:	ldrb	r2, [r5, #7]
   3bdd8:	mvn	r7, #4
   3bddc:	cmp	r1, r2
   3bde0:	bls	3bebc <bcmp@plt+0x29be0>
   3bde4:	mov	r1, r6
   3bde8:	bl	3e29c <bcmp@plt+0x2bfc0>
   3bdec:	mov	r0, r5
   3bdf0:	mov	r1, r6
   3bdf4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   3bdf8:	b	3dd80 <bcmp@plt+0x2baa4>
   3bdfc:	ldr	r0, [pc, #212]	; 3bed8 <bcmp@plt+0x29bfc>
   3be00:	ldr	r0, [pc, r0]
   3be04:	ldr	r1, [pc, #208]	; 3bedc <bcmp@plt+0x29c00>
   3be08:	ldr	r1, [pc, r1]
   3be0c:	bl	3dc68 <bcmp@plt+0x2b98c>
   3be10:	mov	r6, r0
   3be14:	mov	r0, r5
   3be18:	mov	r1, r6
   3be1c:	bl	3dd80 <bcmp@plt+0x2baa4>
   3be20:	cmp	r0, #1
   3be24:	bne	3beac <bcmp@plt+0x29bd0>
   3be28:	ldr	r1, [r8, #32]
   3be2c:	mov	r0, r6
   3be30:	b	3be3c <bcmp@plt+0x29b60>
   3be34:	mov	r0, r5
   3be38:	mov	r1, r6
   3be3c:	bl	3dd80 <bcmp@plt+0x2baa4>
   3be40:	cmp	r0, #1
   3be44:	bne	3beac <bcmp@plt+0x29bd0>
   3be48:	ldr	r0, [pc, #152]	; 3bee8 <bcmp@plt+0x29c0c>
   3be4c:	ldr	r0, [pc, r0]
   3be50:	ldr	r0, [r0]
   3be54:	cmp	r0, #2
   3be58:	blt	3be88 <bcmp@plt+0x29bac>
   3be5c:	ldr	r0, [r5]
   3be60:	bl	342fc <bcmp@plt+0x22020>
   3be64:	mov	r4, r0
   3be68:	mov	r0, r8
   3be6c:	bl	342fc <bcmp@plt+0x22020>
   3be70:	ldr	r1, [pc, #116]	; 3beec <bcmp@plt+0x29c10>
   3be74:	mov	r3, r0
   3be78:	mov	r0, #6
   3be7c:	mov	r2, r4
   3be80:	add	r1, pc, r1
   3be84:	bl	40d10 <bcmp@plt+0x2ea34>
   3be88:	ldr	r0, [r7, #24]
   3be8c:	mov	r7, #1
   3be90:	cmp	r0, #0
   3be94:	beq	3bebc <bcmp@plt+0x29be0>
   3be98:	ldrh	r0, [r8, #28]
   3be9c:	add	r0, r0, #1
   3bea0:	strh	r0, [r8, #28]
   3bea4:	mov	r0, r7
   3bea8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3beac:	ldr	r0, [r6, #12]
   3beb0:	mov	r7, #0
   3beb4:	cmp	r0, #0
   3beb8:	beq	3bec4 <bcmp@plt+0x29be8>
   3bebc:	mov	r0, r7
   3bec0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3bec4:	ldr	r1, [r8, #32]
   3bec8:	mov	r0, r6
   3becc:	bl	3e29c <bcmp@plt+0x2bfc0>
   3bed0:	mov	r0, r7
   3bed4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3bed8:	ldrdeq	sl, [r3], -r0
   3bedc:	andeq	sl, r3, ip, lsr #9
   3bee0:	andeq	sl, r3, ip, lsl r6
   3bee4:	andeq	r2, r2, lr, asr #17
   3bee8:	andeq	sl, r3, ip, lsr r5
   3beec:	andeq	r2, r2, lr, asr r8
   3bef0:	cmp	r0, #0
   3bef4:	bxeq	lr
   3bef8:	push	{r4, sl, fp, lr}
   3befc:	add	fp, sp, #8
   3bf00:	mov	r4, r0
   3bf04:	ldr	r0, [r0, #32]
   3bf08:	bl	3e398 <bcmp@plt+0x2c0bc>
   3bf0c:	ldr	r0, [r4, #36]	; 0x24
   3bf10:	bl	3e398 <bcmp@plt+0x2c0bc>
   3bf14:	mov	r0, r4
   3bf18:	bl	350e8 <bcmp@plt+0x22e0c>
   3bf1c:	mov	r0, r4
   3bf20:	pop	{r4, sl, fp, lr}
   3bf24:	b	11f10 <free@plt>
   3bf28:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3bf2c:	add	fp, sp, #24
   3bf30:	mov	r5, r1
   3bf34:	mov	r4, r0
   3bf38:	bl	34da0 <bcmp@plt+0x22ac4>
   3bf3c:	cmp	r0, #0
   3bf40:	bne	3c004 <bcmp@plt+0x29d28>
   3bf44:	ldrh	r0, [r5, #28]
   3bf48:	ldrh	r1, [r4, #28]
   3bf4c:	cmp	r1, r0
   3bf50:	bne	3c004 <bcmp@plt+0x29d28>
   3bf54:	ldr	r1, [r4, #32]
   3bf58:	ldr	r2, [r5, #32]
   3bf5c:	ldr	r3, [r1, #12]
   3bf60:	ldr	r0, [r2, #12]
   3bf64:	cmp	r3, r0
   3bf68:	bne	3c004 <bcmp@plt+0x29d28>
   3bf6c:	cmp	r3, #0
   3bf70:	mov	r8, #0
   3bf74:	ldr	r9, [r1, #4]
   3bf78:	mov	r0, #0
   3bf7c:	ldrne	r8, [r2, #4]
   3bf80:	cmp	r9, r1
   3bf84:	bne	3bfa4 <bcmp@plt+0x29cc8>
   3bf88:	b	3c008 <bcmp@plt+0x29d2c>
   3bf8c:	ldr	r1, [r4, #32]
   3bf90:	ldr	r9, [r9, #4]
   3bf94:	ldr	r8, [r8, #4]
   3bf98:	mov	r0, #0
   3bf9c:	cmp	r9, r1
   3bfa0:	beq	3c008 <bcmp@plt+0x29d2c>
   3bfa4:	ldr	r7, [r9, #8]
   3bfa8:	ldr	r0, [r8, #8]
   3bfac:	ldr	r2, [r7, #12]
   3bfb0:	ldr	r3, [r0, #12]
   3bfb4:	cmp	r2, r3
   3bfb8:	bne	3c004 <bcmp@plt+0x29d28>
   3bfbc:	cmp	r2, #0
   3bfc0:	beq	3bfcc <bcmp@plt+0x29cf0>
   3bfc4:	ldr	r5, [r0, #4]
   3bfc8:	b	3bfd0 <bcmp@plt+0x29cf4>
   3bfcc:	mov	r5, #0
   3bfd0:	ldr	r6, [r7, #4]
   3bfd4:	cmp	r6, r7
   3bfd8:	beq	3bf90 <bcmp@plt+0x29cb4>
   3bfdc:	ldr	r1, [r5, #8]
   3bfe0:	ldr	r0, [r6, #8]
   3bfe4:	bl	3a79c <bcmp@plt+0x284c0>
   3bfe8:	cmp	r0, #0
   3bfec:	bne	3c004 <bcmp@plt+0x29d28>
   3bff0:	ldr	r6, [r6, #4]
   3bff4:	ldr	r5, [r5, #4]
   3bff8:	cmp	r6, r7
   3bffc:	bne	3bfdc <bcmp@plt+0x29d00>
   3c000:	b	3bf8c <bcmp@plt+0x29cb0>
   3c004:	mov	r0, #1
   3c008:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3c00c:	push	{r4, r5, fp, lr}
   3c010:	add	fp, sp, #8
   3c014:	mov	r4, r0
   3c018:	mov	r0, #52	; 0x34
   3c01c:	bl	44994 <bcmp@plt+0x326b8>
   3c020:	cmp	r0, #0
   3c024:	beq	3c054 <bcmp@plt+0x29d78>
   3c028:	mov	r5, r0
   3c02c:	ldr	r0, [pc, #96]	; 3c094 <bcmp@plt+0x29db8>
   3c030:	ldr	r0, [pc, r0]
   3c034:	ldr	r1, [pc, #92]	; 3c098 <bcmp@plt+0x29dbc>
   3c038:	ldr	r1, [pc, r1]
   3c03c:	bl	3dc68 <bcmp@plt+0x2b98c>
   3c040:	cmp	r0, #0
   3c044:	str	r0, [r5, #32]
   3c048:	bne	3c058 <bcmp@plt+0x29d7c>
   3c04c:	mov	r0, r5
   3c050:	bl	11f10 <free@plt>
   3c054:	mov	r5, #0
   3c058:	mov	r0, r5
   3c05c:	mov	r1, r4
   3c060:	bl	3486c <bcmp@plt+0x22590>
   3c064:	ldrb	r0, [r4, #44]	; 0x2c
   3c068:	strb	r0, [r5, #44]	; 0x2c
   3c06c:	ldrb	r0, [r4, #45]	; 0x2d
   3c070:	strb	r0, [r5, #45]	; 0x2d
   3c074:	ldrb	r0, [r4, #46]	; 0x2e
   3c078:	strb	r0, [r5, #46]	; 0x2e
   3c07c:	ldrh	r0, [r4, #28]
   3c080:	strh	r0, [r5, #28]
   3c084:	ldr	r0, [r4, #40]	; 0x28
   3c088:	str	r0, [r5, #40]	; 0x28
   3c08c:	mov	r0, r5
   3c090:	pop	{r4, r5, fp, pc}
   3c094:	muleq	r3, ip, r3
   3c098:	andeq	sl, r3, r8, asr #5
   3c09c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c0a0:	add	fp, sp, #28
   3c0a4:	sub	sp, sp, #28
   3c0a8:	ldr	r5, [pc, #268]	; 3c1bc <bcmp@plt+0x29ee0>
   3c0ac:	mov	r6, r0
   3c0b0:	mov	r0, #0
   3c0b4:	add	r5, pc, r5
   3c0b8:	strb	r0, [r5]
   3c0bc:	mov	r0, r6
   3c0c0:	bl	342fc <bcmp@plt+0x22020>
   3c0c4:	mov	r8, r0
   3c0c8:	ldrb	r0, [r6, #44]	; 0x2c
   3c0cc:	ldr	r4, [r6, #40]	; 0x28
   3c0d0:	ldrh	r7, [r6, #28]
   3c0d4:	bl	3d138 <bcmp@plt+0x2ae5c>
   3c0d8:	add	r3, sp, #8
   3c0dc:	ldrb	r1, [r6, #45]	; 0x2d
   3c0e0:	ldrb	r2, [r6, #46]	; 0x2e
   3c0e4:	stm	sp, {r4, r7}
   3c0e8:	stm	r3, {r0, r1, r2}
   3c0ec:	mov	r0, r5
   3c0f0:	mov	r1, #500	; 0x1f4
   3c0f4:	mov	r3, r8
   3c0f8:	ldr	r2, [pc, #192]	; 3c1c0 <bcmp@plt+0x29ee4>
   3c0fc:	add	r2, pc, r2
   3c100:	bl	120a8 <snprintf@plt>
   3c104:	ldrh	r0, [r6, #28]
   3c108:	str	r6, [sp, #20]
   3c10c:	cmp	r0, #0
   3c110:	beq	3c1ac <bcmp@plt+0x29ed0>
   3c114:	ldr	r0, [sp, #20]
   3c118:	ldr	r0, [r0, #32]
   3c11c:	ldr	r2, [r0, #4]
   3c120:	cmp	r2, r0
   3c124:	beq	3c1ac <bcmp@plt+0x29ed0>
   3c128:	ldr	sl, [pc, #148]	; 3c1c4 <bcmp@plt+0x29ee8>
   3c12c:	add	sl, pc, sl
   3c130:	b	3c140 <bcmp@plt+0x29e64>
   3c134:	ldr	r2, [r2, #4]
   3c138:	cmp	r2, r0
   3c13c:	beq	3c1ac <bcmp@plt+0x29ed0>
   3c140:	ldr	r8, [r2, #8]
   3c144:	ldr	r1, [r8, #12]
   3c148:	cmp	r1, #0
   3c14c:	beq	3c134 <bcmp@plt+0x29e58>
   3c150:	ldr	r9, [r8, #4]
   3c154:	cmp	r9, r8
   3c158:	beq	3c134 <bcmp@plt+0x29e58>
   3c15c:	str	r2, [sp, #24]
   3c160:	ldr	r7, [r9, #8]
   3c164:	mov	r0, r5
   3c168:	bl	1203c <strlen@plt>
   3c16c:	mov	r4, r0
   3c170:	add	r6, r5, r0
   3c174:	mov	r0, r7
   3c178:	bl	3a540 <bcmp@plt+0x28264>
   3c17c:	mov	r3, r0
   3c180:	rsb	r1, r4, #500	; 0x1f4
   3c184:	mov	r0, r6
   3c188:	mov	r2, sl
   3c18c:	bl	120a8 <snprintf@plt>
   3c190:	ldr	r9, [r9, #4]
   3c194:	cmp	r9, r8
   3c198:	bne	3c160 <bcmp@plt+0x29e84>
   3c19c:	ldr	r0, [sp, #20]
   3c1a0:	ldr	r2, [sp, #24]
   3c1a4:	ldr	r0, [r0, #32]
   3c1a8:	b	3c134 <bcmp@plt+0x29e58>
   3c1ac:	ldr	r0, [pc, #20]	; 3c1c8 <bcmp@plt+0x29eec>
   3c1b0:	add	r0, pc, r0
   3c1b4:	sub	sp, fp, #28
   3c1b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c1bc:	andeq	r2, r4, r8, ror lr
   3c1c0:	andeq	r2, r2, fp, lsr #10
   3c1c4:	andeq	r2, r2, sl, asr #32
   3c1c8:	andeq	r2, r4, ip, ror sp
   3c1cc:	push	{r4, r5, fp, lr}
   3c1d0:	add	fp, sp, #8
   3c1d4:	ldr	r5, [r1, #24]
   3c1d8:	mov	r4, r0
   3c1dc:	mov	r0, r1
   3c1e0:	bl	35144 <bcmp@plt+0x22e68>
   3c1e4:	mov	r2, r0
   3c1e8:	mov	r0, r4
   3c1ec:	mov	r1, r5
   3c1f0:	pop	{r4, r5, fp, lr}
   3c1f4:	b	3c3dc <bcmp@plt+0x2a100>
   3c1f8:	push	{r4, r5, r6, sl, fp, lr}
   3c1fc:	add	fp, sp, #16
   3c200:	ldr	r6, [r1, #24]
   3c204:	mov	r5, r0
   3c208:	mov	r0, r1
   3c20c:	mov	r4, r1
   3c210:	bl	35144 <bcmp@plt+0x22e68>
   3c214:	mov	r2, r0
   3c218:	mov	r0, r5
   3c21c:	mov	r1, r6
   3c220:	bl	3c3dc <bcmp@plt+0x2a100>
   3c224:	mov	r1, r4
   3c228:	pop	{r4, r5, r6, sl, fp, lr}
   3c22c:	b	3a974 <bcmp@plt+0x28698>
   3c230:	push	{r4, r5, r6, r7, fp, lr}
   3c234:	add	fp, sp, #16
   3c238:	ldr	r6, [r1]
   3c23c:	mov	r5, r0
   3c240:	mov	r4, r1
   3c244:	ldr	r7, [r6, #24]
   3c248:	mov	r0, r6
   3c24c:	bl	35144 <bcmp@plt+0x22e68>
   3c250:	mov	r2, r0
   3c254:	mov	r0, r5
   3c258:	mov	r1, r7
   3c25c:	bl	3c3dc <bcmp@plt+0x2a100>
   3c260:	cmp	r0, #0
   3c264:	beq	3c2f0 <bcmp@plt+0x2a014>
   3c268:	mov	r1, r4
   3c26c:	mov	r7, r0
   3c270:	bl	3aa60 <bcmp@plt+0x28784>
   3c274:	cmp	r0, #1
   3c278:	bne	3c2f0 <bcmp@plt+0x2a014>
   3c27c:	ldr	r0, [r7, #12]
   3c280:	cmp	r0, #0
   3c284:	bne	3c294 <bcmp@plt+0x29fb8>
   3c288:	ldr	r1, [r5, #32]
   3c28c:	mov	r0, r7
   3c290:	bl	3e29c <bcmp@plt+0x2bfc0>
   3c294:	ldr	r0, [r6, #24]
   3c298:	cmp	r0, #0
   3c29c:	ldrhne	r0, [r5, #28]
   3c2a0:	subne	r0, r0, #1
   3c2a4:	strhne	r0, [r5, #28]
   3c2a8:	ldr	r0, [pc, #136]	; 3c338 <bcmp@plt+0x2a05c>
   3c2ac:	ldr	r0, [pc, r0]
   3c2b0:	ldr	r0, [r0]
   3c2b4:	cmp	r0, #2
   3c2b8:	blt	3c304 <bcmp@plt+0x2a028>
   3c2bc:	ldr	r0, [r4]
   3c2c0:	bl	342fc <bcmp@plt+0x22020>
   3c2c4:	mov	r4, r0
   3c2c8:	mov	r0, r5
   3c2cc:	bl	342fc <bcmp@plt+0x22020>
   3c2d0:	ldr	r1, [pc, #100]	; 3c33c <bcmp@plt+0x2a060>
   3c2d4:	mov	r3, r0
   3c2d8:	mov	r0, #6
   3c2dc:	mov	r2, r4
   3c2e0:	add	r1, pc, r1
   3c2e4:	bl	40d10 <bcmp@plt+0x2ea34>
   3c2e8:	mov	r0, #1
   3c2ec:	pop	{r4, r5, r6, r7, fp, pc}
   3c2f0:	ldr	r0, [pc, #56]	; 3c330 <bcmp@plt+0x2a054>
   3c2f4:	ldr	r0, [pc, r0]
   3c2f8:	ldr	r0, [r0]
   3c2fc:	cmp	r0, #2
   3c300:	bge	3c30c <bcmp@plt+0x2a030>
   3c304:	mov	r0, #1
   3c308:	pop	{r4, r5, r6, r7, fp, pc}
   3c30c:	ldr	r0, [r4]
   3c310:	bl	342fc <bcmp@plt+0x22020>
   3c314:	ldr	r1, [pc, #24]	; 3c334 <bcmp@plt+0x2a058>
   3c318:	mov	r2, r0
   3c31c:	mov	r0, #6
   3c320:	add	r1, pc, r1
   3c324:	bl	40d10 <bcmp@plt+0x2ea34>
   3c328:	mov	r0, #1
   3c32c:	pop	{r4, r5, r6, r7, fp, pc}
   3c330:	muleq	r3, r4, r0
   3c334:	andeq	r2, r2, ip, lsl #8
   3c338:	ldrdeq	sl, [r3], -ip
   3c33c:	andeq	r2, r2, r1, lsr #9
   3c340:	push	{r4, sl, fp, lr}
   3c344:	add	fp, sp, #8
   3c348:	mov	r4, r0
   3c34c:	ldr	r0, [r0, #32]
   3c350:	bl	3e314 <bcmp@plt+0x2c038>
   3c354:	mov	r0, #0
   3c358:	strh	r0, [r4, #28]
   3c35c:	pop	{r4, sl, fp, pc}
   3c360:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3c364:	add	fp, sp, #24
   3c368:	cmp	r0, #0
   3c36c:	movne	r5, r1
   3c370:	cmpne	r1, #0
   3c374:	bne	3c37c <bcmp@plt+0x2a0a0>
   3c378:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3c37c:	mov	r8, r0
   3c380:	ldr	r0, [r0, #32]
   3c384:	bl	3e314 <bcmp@plt+0x2c038>
   3c388:	ldr	r4, [r5, #4]
   3c38c:	mov	r7, #0
   3c390:	cmp	r4, r5
   3c394:	beq	3c3d4 <bcmp@plt+0x2a0f8>
   3c398:	ldr	r0, [r4, #8]
   3c39c:	bl	3aacc <bcmp@plt+0x287f0>
   3c3a0:	ldr	r1, [r8, #32]
   3c3a4:	mov	r6, r0
   3c3a8:	bl	3dd80 <bcmp@plt+0x2baa4>
   3c3ac:	ldr	r0, [r6, #4]
   3c3b0:	ldr	r1, [r6, #12]
   3c3b4:	ldr	r4, [r4, #4]
   3c3b8:	ldr	r0, [r0, #8]
   3c3bc:	ldr	r0, [r0]
   3c3c0:	ldr	r0, [r0, #24]
   3c3c4:	cmp	r0, #0
   3c3c8:	addne	r7, r7, r1
   3c3cc:	cmp	r4, r5
   3c3d0:	bne	3c398 <bcmp@plt+0x2a0bc>
   3c3d4:	strh	r7, [r8, #28]
   3c3d8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3c3dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3c3e0:	add	fp, sp, #24
   3c3e4:	mov	r7, r0
   3c3e8:	ldr	r0, [r0, #32]
   3c3ec:	mov	r8, r2
   3c3f0:	mov	r6, r1
   3c3f4:	ldr	r5, [r0, #4]
   3c3f8:	b	3c40c <bcmp@plt+0x2a130>
   3c3fc:	bl	345c0 <bcmp@plt+0x222e4>
   3c400:	cmp	r0, r8
   3c404:	bne	3c460 <bcmp@plt+0x2a184>
   3c408:	b	3c49c <bcmp@plt+0x2a1c0>
   3c40c:	cmp	r5, r0
   3c410:	beq	3c46c <bcmp@plt+0x2a190>
   3c414:	ldr	r4, [r5, #8]
   3c418:	ldr	r0, [r4, #4]
   3c41c:	ldr	r0, [r0, #8]
   3c420:	ldr	r0, [r0]
   3c424:	ldr	r1, [r0, #24]
   3c428:	cmp	r1, r6
   3c42c:	bne	3c460 <bcmp@plt+0x2a184>
   3c430:	cmp	r6, #3
   3c434:	bhi	3c460 <bcmp@plt+0x2a184>
   3c438:	add	r1, pc, #4
   3c43c:	ldr	r2, [r1, r6, lsl #2]
   3c440:	add	pc, r1, r2
   3c444:	andeq	r0, r0, r8, asr r0
   3c448:	andeq	r0, r0, r0, lsl r0
   3c44c:	andeq	r0, r0, r0, rrx
   3c450:			; <UNDEFINED> instruction: 0xffffffb8
   3c454:	bl	34418 <bcmp@plt+0x2213c>
   3c458:	cmp	r0, r8
   3c45c:	beq	3c49c <bcmp@plt+0x2a1c0>
   3c460:	ldr	r5, [r5, #4]
   3c464:	ldr	r0, [r7, #32]
   3c468:	b	3c40c <bcmp@plt+0x2a130>
   3c46c:	ldr	r0, [pc, #104]	; 3c4dc <bcmp@plt+0x2a200>
   3c470:	mov	r4, #0
   3c474:	ldr	r0, [pc, r0]
   3c478:	ldr	r0, [r0]
   3c47c:	cmp	r0, #3
   3c480:	blt	3c49c <bcmp@plt+0x2a1c0>
   3c484:	ldr	r1, [pc, #84]	; 3c4e0 <bcmp@plt+0x2a204>
   3c488:	mov	r0, #7
   3c48c:	mov	r2, r6
   3c490:	mov	r3, r8
   3c494:	add	r1, pc, r1
   3c498:	bl	40d10 <bcmp@plt+0x2ea34>
   3c49c:	mov	r0, r4
   3c4a0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3c4a4:	ldr	r0, [pc, #40]	; 3c4d4 <bcmp@plt+0x2a1f8>
   3c4a8:	mov	r4, #0
   3c4ac:	ldr	r0, [pc, r0]
   3c4b0:	ldr	r0, [r0]
   3c4b4:	cmp	r0, #1
   3c4b8:	blt	3c49c <bcmp@plt+0x2a1c0>
   3c4bc:	ldr	r1, [pc, #20]	; 3c4d8 <bcmp@plt+0x2a1fc>
   3c4c0:	mov	r0, #5
   3c4c4:	add	r1, pc, r1
   3c4c8:	bl	40d10 <bcmp@plt+0x2ea34>
   3c4cc:	mov	r0, r4
   3c4d0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3c4d4:	ldrdeq	r9, [r3], -ip
   3c4d8:	andeq	r2, r2, r2, lsl r3
   3c4dc:	andeq	r9, r3, r4, lsl pc
   3c4e0:	andeq	r1, r2, r7, ror #28
   3c4e4:	push	{r4, r5, r6, r7, fp, lr}
   3c4e8:	add	fp, sp, #16
   3c4ec:	ldr	r5, [r1]
   3c4f0:	mov	r6, r0
   3c4f4:	mov	r4, r1
   3c4f8:	ldr	r7, [r5, #24]
   3c4fc:	mov	r0, r5
   3c500:	bl	35144 <bcmp@plt+0x22e68>
   3c504:	mov	r2, r0
   3c508:	mov	r0, r6
   3c50c:	mov	r1, r7
   3c510:	bl	3c3dc <bcmp@plt+0x2a100>
   3c514:	mov	r1, r0
   3c518:	mov	r0, #0
   3c51c:	cmp	r1, #0
   3c520:	beq	3c534 <bcmp@plt+0x2a258>
   3c524:	cmp	r5, #0
   3c528:	ldrne	r2, [r1, #12]
   3c52c:	cmpne	r2, #0
   3c530:	bne	3c538 <bcmp@plt+0x2a25c>
   3c534:	pop	{r4, r5, r6, r7, fp, pc}
   3c538:	ldr	r2, [r1, #4]
   3c53c:	cmp	r2, r1
   3c540:	beq	3c534 <bcmp@plt+0x2a258>
   3c544:	ldr	r3, [r2, #8]
   3c548:	cmp	r3, r4
   3c54c:	beq	3c560 <bcmp@plt+0x2a284>
   3c550:	ldr	r2, [r2, #4]
   3c554:	cmp	r2, r1
   3c558:	bne	3c544 <bcmp@plt+0x2a268>
   3c55c:	b	3c534 <bcmp@plt+0x2a258>
   3c560:	mov	r0, #1
   3c564:	pop	{r4, r5, r6, r7, fp, pc}
   3c568:	push	{r4, r5, r6, sl, fp, lr}
   3c56c:	add	fp, sp, #16
   3c570:	ldr	r6, [r1, #24]
   3c574:	mov	r4, r0
   3c578:	mov	r0, r1
   3c57c:	mov	r5, r1
   3c580:	bl	35144 <bcmp@plt+0x22e68>
   3c584:	mov	r2, r0
   3c588:	mov	r0, r4
   3c58c:	mov	r1, r6
   3c590:	bl	3c3dc <bcmp@plt+0x2a100>
   3c594:	mov	r1, r5
   3c598:	mov	r4, r0
   3c59c:	bl	3a9e4 <bcmp@plt+0x28708>
   3c5a0:	cmp	r0, #0
   3c5a4:	beq	3c5b4 <bcmp@plt+0x2a2d8>
   3c5a8:	mov	r1, r4
   3c5ac:	pop	{r4, r5, r6, sl, fp, lr}
   3c5b0:	b	3dd80 <bcmp@plt+0x2baa4>
   3c5b4:	mov	r0, #0
   3c5b8:	pop	{r4, r5, r6, sl, fp, pc}
   3c5bc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3c5c0:	add	fp, sp, #24
   3c5c4:	mov	r8, r0
   3c5c8:	ldr	r0, [pc, #116]	; 3c644 <bcmp@plt+0x2a368>
   3c5cc:	ldr	r0, [pc, r0]
   3c5d0:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   3c5d4:	mov	r5, r0
   3c5d8:	ldr	r0, [r8, #32]
   3c5dc:	ldr	r6, [r0, #4]
   3c5e0:	cmp	r6, r0
   3c5e4:	bne	3c5f8 <bcmp@plt+0x2a31c>
   3c5e8:	b	3c63c <bcmp@plt+0x2a360>
   3c5ec:	ldr	r6, [r6, #4]
   3c5f0:	cmp	r6, r0
   3c5f4:	beq	3c63c <bcmp@plt+0x2a360>
   3c5f8:	ldr	r7, [r6, #8]
   3c5fc:	ldr	r1, [r7, #12]
   3c600:	cmp	r1, #0
   3c604:	beq	3c5ec <bcmp@plt+0x2a310>
   3c608:	ldr	r4, [r7, #4]
   3c60c:	cmp	r4, r7
   3c610:	beq	3c5ec <bcmp@plt+0x2a310>
   3c614:	ldr	r0, [r4, #8]
   3c618:	ldr	r0, [r0]
   3c61c:	bl	34af8 <bcmp@plt+0x2281c>
   3c620:	mov	r1, r5
   3c624:	bl	3ded0 <bcmp@plt+0x2bbf4>
   3c628:	ldr	r4, [r4, #4]
   3c62c:	cmp	r4, r7
   3c630:	bne	3c614 <bcmp@plt+0x2a338>
   3c634:	ldr	r0, [r8, #32]
   3c638:	b	3c5ec <bcmp@plt+0x2a310>
   3c63c:	mov	r0, r5
   3c640:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3c644:	andeq	r9, r3, r4, lsr #24
   3c648:	mov	r1, #0
   3c64c:	str	r1, [r0, #8]
   3c650:	str	r1, [r0, #4]
   3c654:	mov	r1, #16
   3c658:	str	r1, [r0]
   3c65c:	bx	lr
   3c660:	mov	r1, #0
   3c664:	str	r1, [r0, #8]
   3c668:	str	r1, [r0, #4]
   3c66c:	mov	r1, #32
   3c670:	str	r1, [r0]
   3c674:	bx	lr
   3c678:	mov	r1, #0
   3c67c:	str	r1, [r0, #8]
   3c680:	str	r1, [r0, #4]
   3c684:	strb	r1, [r0, #3]
   3c688:	mov	r1, #48	; 0x30
   3c68c:	strh	r1, [r0]
   3c690:	ldrb	r1, [r0, #2]
   3c694:	and	r1, r1, #2
   3c698:	orr	r1, r1, #1
   3c69c:	strb	r1, [r0, #2]
   3c6a0:	bx	lr
   3c6a4:	mov	r1, #0
   3c6a8:	str	r1, [r0, #8]
   3c6ac:	str	r1, [r0, #4]
   3c6b0:	strb	r1, [r0, #3]
   3c6b4:	strh	r1, [r0, #1]
   3c6b8:	mov	r1, #64	; 0x40
   3c6bc:	strb	r1, [r0]
   3c6c0:	bx	lr
   3c6c4:	mov	r1, #128	; 0x80
   3c6c8:	str	r1, [r0]
   3c6cc:	bx	lr
   3c6d0:	mov	r1, #0
   3c6d4:	str	r1, [r0, #8]
   3c6d8:	str	r1, [r0, #4]
   3c6dc:	mov	r1, #112	; 0x70
   3c6e0:	str	r1, [r0]
   3c6e4:	bx	lr
   3c6e8:	mov	r1, #0
   3c6ec:	str	r1, [r0]
   3c6f0:	strh	r1, [r0, #4]
   3c6f4:	bx	lr
   3c6f8:	mov	r1, #0
   3c6fc:	str	r1, [r0, #8]
   3c700:	str	r1, [r0, #4]
   3c704:	mov	r1, #96	; 0x60
   3c708:	str	r1, [r0]
   3c70c:	bx	lr
   3c710:	push	{r4, r5, r6, r7, fp, lr}
   3c714:	add	fp, sp, #16
   3c718:	ldr	r4, [pc, #276]	; 3c834 <bcmp@plt+0x2a558>
   3c71c:	mov	r6, #0
   3c720:	mov	r5, r0
   3c724:	add	r4, pc, r4
   3c728:	strb	r6, [r4]
   3c72c:	ldrh	r7, [r0]
   3c730:	mov	r0, r4
   3c734:	bl	1203c <strlen@plt>
   3c738:	tst	r7, #8
   3c73c:	movw	r1, #15713	; 0x3d61
   3c740:	add	r0, r4, r0
   3c744:	movteq	r1, #11312	; 0x2c30
   3c748:	strb	r6, [r0, #4]
   3c74c:	movtne	r1, #11313	; 0x2c31
   3c750:	str	r1, [r0]
   3c754:	mov	r0, r4
   3c758:	ldrh	r6, [r5]
   3c75c:	bl	1203c <strlen@plt>
   3c760:	add	r0, r4, r0
   3c764:	mov	r1, #0
   3c768:	tst	r6, #4
   3c76c:	strb	r1, [r0, #4]
   3c770:	movw	r1, #15725	; 0x3d6d
   3c774:	movteq	r1, #11312	; 0x2c30
   3c778:	movtne	r1, #11313	; 0x2c31
   3c77c:	str	r1, [r0]
   3c780:	mov	r0, r4
   3c784:	ldrh	r6, [r5]
   3c788:	bl	1203c <strlen@plt>
   3c78c:	add	r0, r4, r0
   3c790:	mov	r1, #0
   3c794:	tst	r6, #2
   3c798:	strb	r1, [r0, #4]
   3c79c:	movw	r1, #15728	; 0x3d70
   3c7a0:	movteq	r1, #11312	; 0x2c30
   3c7a4:	movtne	r1, #11313	; 0x2c31
   3c7a8:	str	r1, [r0]
   3c7ac:	mov	r0, r4
   3c7b0:	ldrh	r6, [r5]
   3c7b4:	bl	1203c <strlen@plt>
   3c7b8:	add	r0, r4, r0
   3c7bc:	mov	r1, #0
   3c7c0:	tst	r6, #1
   3c7c4:	strb	r1, [r0, #4]
   3c7c8:	movw	r1, #15731	; 0x3d73
   3c7cc:	movteq	r1, #11312	; 0x2c30
   3c7d0:	movtne	r1, #11313	; 0x2c31
   3c7d4:	str	r1, [r0]
   3c7d8:	mov	r0, r4
   3c7dc:	ldrh	r6, [r5]
   3c7e0:	bl	1203c <strlen@plt>
   3c7e4:	add	r0, r4, r0
   3c7e8:	mov	r1, #0
   3c7ec:	tst	r6, #32768	; 0x8000
   3c7f0:	strb	r1, [r0, #4]
   3c7f4:	movw	r1, #15696	; 0x3d50
   3c7f8:	movteq	r1, #11312	; 0x2c30
   3c7fc:	movtne	r1, #11313	; 0x2c31
   3c800:	str	r1, [r0]
   3c804:	ldrb	r0, [r5, #2]
   3c808:	ldrh	r1, [r5]
   3c80c:	movw	r5, #15699	; 0x3d53
   3c810:	movt	r5, #48	; 0x30
   3c814:	orr	r0, r1, r0, lsl #16
   3c818:	lsr	r0, r0, #14
   3c81c:	bfi	r5, r0, #16, #1
   3c820:	mov	r0, r4
   3c824:	bl	1203c <strlen@plt>
   3c828:	str	r5, [r4, r0]
   3c82c:	mov	r0, r4
   3c830:	pop	{r4, r5, r6, r7, fp, pc}
   3c834:	strdeq	r2, [r4], -ip
   3c838:	push	{r4, r5, r6, r7, fp, lr}
   3c83c:	add	fp, sp, #16
   3c840:	sub	sp, sp, #16
   3c844:	cmp	r0, #0
   3c848:	beq	3c8ac <bcmp@plt+0x2a5d0>
   3c84c:	ldr	r4, [pc, #104]	; 3c8bc <bcmp@plt+0x2a5e0>
   3c850:	mov	r5, r0
   3c854:	mov	r0, #0
   3c858:	add	r4, pc, r4
   3c85c:	strb	r0, [r4]
   3c860:	mov	r0, r5
   3c864:	bl	3c710 <bcmp@plt+0x2a434>
   3c868:	ldr	r1, [r5, #8]
   3c86c:	ldr	r0, [r5, #4]
   3c870:	ldrb	r6, [r5, #2]
   3c874:	ldrb	r7, [r5, #3]
   3c878:	bl	44b6c <bcmp@plt+0x32890>
   3c87c:	and	r2, r6, #31
   3c880:	stm	sp, {r2, r7}
   3c884:	str	r0, [sp, #8]
   3c888:	str	r1, [sp, #12]
   3c88c:	mov	r0, r4
   3c890:	mov	r1, #120	; 0x78
   3c894:	ldr	r2, [pc, #36]	; 3c8c0 <bcmp@plt+0x2a5e4>
   3c898:	ldr	r3, [pc, #36]	; 3c8c4 <bcmp@plt+0x2a5e8>
   3c89c:	add	r2, pc, r2
   3c8a0:	add	r3, pc, r3
   3c8a4:	bl	120a8 <snprintf@plt>
   3c8a8:	b	3c8b0 <bcmp@plt+0x2a5d4>
   3c8ac:	mov	r4, #0
   3c8b0:	mov	r0, r4
   3c8b4:	sub	sp, fp, #16
   3c8b8:	pop	{r4, r5, r6, r7, fp, pc}
   3c8bc:	andeq	r2, r4, r1, ror #17
   3c8c0:	andeq	r1, r2, r7, lsr #31
   3c8c4:	andeq	r2, r4, r0, lsl #17
   3c8c8:	push	{r4, r5, r6, r7, fp, lr}
   3c8cc:	add	fp, sp, #16
   3c8d0:	ldr	r4, [pc, #136]	; 3c960 <bcmp@plt+0x2a684>
   3c8d4:	mov	r6, #0
   3c8d8:	mov	r5, r0
   3c8dc:	add	r4, pc, r4
   3c8e0:	strb	r6, [r4]
   3c8e4:	ldrb	r7, [r0]
   3c8e8:	mov	r0, r4
   3c8ec:	bl	1203c <strlen@plt>
   3c8f0:	tst	r7, #8
   3c8f4:	movw	r1, #15696	; 0x3d50
   3c8f8:	add	r0, r4, r0
   3c8fc:	movteq	r1, #11312	; 0x2c30
   3c900:	strb	r6, [r0, #4]
   3c904:	movtne	r1, #11313	; 0x2c31
   3c908:	str	r1, [r0]
   3c90c:	mov	r0, r4
   3c910:	ldrb	r6, [r5]
   3c914:	bl	1203c <strlen@plt>
   3c918:	add	r0, r4, r0
   3c91c:	mov	r1, #0
   3c920:	tst	r6, #4
   3c924:	strb	r1, [r0, #4]
   3c928:	movw	r1, #15685	; 0x3d45
   3c92c:	movteq	r1, #11312	; 0x2c30
   3c930:	movtne	r1, #11313	; 0x2c31
   3c934:	str	r1, [r0]
   3c938:	ldrb	r0, [r5]
   3c93c:	movw	r5, #15699	; 0x3d53
   3c940:	movt	r5, #48	; 0x30
   3c944:	lsr	r0, r0, #1
   3c948:	bfi	r5, r0, #16, #1
   3c94c:	mov	r0, r4
   3c950:	bl	1203c <strlen@plt>
   3c954:	str	r5, [r4, r0]
   3c958:	mov	r0, r4
   3c95c:	pop	{r4, r5, r6, r7, fp, pc}
   3c960:	ldrdeq	r2, [r4], -r5
   3c964:	push	{r4, r5, r6, r7, fp, lr}
   3c968:	add	fp, sp, #16
   3c96c:	sub	sp, sp, #16
   3c970:	cmp	r0, #0
   3c974:	beq	3ca40 <bcmp@plt+0x2a764>
   3c978:	ldr	r4, [pc, #208]	; 3ca50 <bcmp@plt+0x2a774>
   3c97c:	mov	r6, #0
   3c980:	mov	r5, r0
   3c984:	add	r4, pc, r4
   3c988:	strb	r6, [r4]
   3c98c:	ldrb	r7, [r0]
   3c990:	mov	r0, r4
   3c994:	bl	1203c <strlen@plt>
   3c998:	tst	r7, #8
   3c99c:	movw	r1, #15696	; 0x3d50
   3c9a0:	add	r0, r4, r0
   3c9a4:	movteq	r1, #11312	; 0x2c30
   3c9a8:	strb	r6, [r0, #4]
   3c9ac:	movtne	r1, #11313	; 0x2c31
   3c9b0:	str	r1, [r0]
   3c9b4:	mov	r0, r4
   3c9b8:	ldrb	r6, [r5]
   3c9bc:	bl	1203c <strlen@plt>
   3c9c0:	add	r0, r4, r0
   3c9c4:	mov	r1, #0
   3c9c8:	tst	r6, #4
   3c9cc:	movw	r6, #15699	; 0x3d53
   3c9d0:	strb	r1, [r0, #4]
   3c9d4:	movw	r1, #15685	; 0x3d45
   3c9d8:	movt	r6, #48	; 0x30
   3c9dc:	movteq	r1, #11312	; 0x2c30
   3c9e0:	movtne	r1, #11313	; 0x2c31
   3c9e4:	str	r1, [r0]
   3c9e8:	ldrb	r0, [r5]
   3c9ec:	lsr	r0, r0, #1
   3c9f0:	bfi	r6, r0, #16, #1
   3c9f4:	mov	r0, r4
   3c9f8:	bl	1203c <strlen@plt>
   3c9fc:	str	r6, [r4, r0]
   3ca00:	ldr	r0, [r5, #4]
   3ca04:	ldr	r1, [r5, #8]
   3ca08:	ldrb	r6, [r5, #3]
   3ca0c:	bl	44b6c <bcmp@plt+0x32890>
   3ca10:	str	r1, [sp, #12]
   3ca14:	str	r0, [sp, #8]
   3ca18:	str	r6, [sp]
   3ca1c:	mov	r1, #100	; 0x64
   3ca20:	mov	r3, r4
   3ca24:	ldr	r5, [pc, #40]	; 3ca54 <bcmp@plt+0x2a778>
   3ca28:	ldr	r2, [pc, #40]	; 3ca58 <bcmp@plt+0x2a77c>
   3ca2c:	add	r5, pc, r5
   3ca30:	add	r2, pc, r2
   3ca34:	mov	r0, r5
   3ca38:	bl	120a8 <snprintf@plt>
   3ca3c:	b	3ca44 <bcmp@plt+0x2a768>
   3ca40:	mov	r5, #0
   3ca44:	mov	r0, r5
   3ca48:	sub	sp, fp, #16
   3ca4c:	pop	{r4, r5, r6, r7, fp, pc}
   3ca50:	andeq	r2, r4, sp, lsr #16
   3ca54:	muleq	r4, r1, r7
   3ca58:	andeq	r1, r2, r9, ror #28
   3ca5c:	push	{r4, r5, fp, lr}
   3ca60:	add	fp, sp, #8
   3ca64:	cmp	r0, #0
   3ca68:	beq	3cabc <bcmp@plt+0x2a7e0>
   3ca6c:	ldr	r4, [pc, #84]	; 3cac8 <bcmp@plt+0x2a7ec>
   3ca70:	mov	r1, #0
   3ca74:	add	r4, pc, r4
   3ca78:	strb	r1, [r4]
   3ca7c:	ldrb	r5, [r0]
   3ca80:	ldr	r1, [r0, #8]
   3ca84:	ldr	r0, [r0, #4]
   3ca88:	bl	44b6c <bcmp@plt+0x32890>
   3ca8c:	mov	r2, r0
   3ca90:	ldr	r0, [pc, #52]	; 3cacc <bcmp@plt+0x2a7f0>
   3ca94:	mov	r3, r1
   3ca98:	ldr	r1, [pc, #48]	; 3cad0 <bcmp@plt+0x2a7f4>
   3ca9c:	tst	r5, #8
   3caa0:	add	r0, pc, r0
   3caa4:	add	r1, pc, r1
   3caa8:	moveq	r1, r0
   3caac:	mov	r0, r4
   3cab0:	bl	1209c <sprintf@plt>
   3cab4:	mov	r0, r4
   3cab8:	pop	{r4, r5, fp, pc}
   3cabc:	mov	r4, #0
   3cac0:	mov	r0, r4
   3cac4:	pop	{r4, r5, fp, pc}
   3cac8:	andeq	r2, r4, sp, lsr #15
   3cacc:	andeq	r1, r2, r5, lsr lr
   3cad0:	andeq	r1, r2, r4, asr lr
   3cad4:	push	{r4, r5, r6, sl, fp, lr}
   3cad8:	add	fp, sp, #16
   3cadc:	ldr	r4, [pc, #160]	; 3cb84 <bcmp@plt+0x2a8a8>
   3cae0:	mov	r5, r0
   3cae4:	mov	r0, #0
   3cae8:	add	r4, pc, r4
   3caec:	strb	r0, [r4]
   3caf0:	ldrb	r0, [r5]
   3caf4:	tst	r0, #8
   3caf8:	bne	3cb14 <bcmp@plt+0x2a838>
   3cafc:	mov	r0, r4
   3cb00:	bl	1203c <strlen@plt>
   3cb04:	add	r0, r4, r0
   3cb08:	mov	r1, #112	; 0x70
   3cb0c:	strh	r1, [r0]
   3cb10:	b	3cb1c <bcmp@plt+0x2a840>
   3cb14:	mov	r0, #80	; 0x50
   3cb18:	strh	r0, [r4]
   3cb1c:	ldrb	r6, [r5]
   3cb20:	mov	r0, r4
   3cb24:	bl	1203c <strlen@plt>
   3cb28:	tst	r6, #2
   3cb2c:	mov	r1, #73	; 0x49
   3cb30:	add	r0, r4, r0
   3cb34:	movweq	r1, #105	; 0x69
   3cb38:	strh	r1, [r0]
   3cb3c:	mov	r0, r4
   3cb40:	ldrb	r6, [r5]
   3cb44:	bl	1203c <strlen@plt>
   3cb48:	tst	r6, #1
   3cb4c:	mov	r1, #82	; 0x52
   3cb50:	add	r0, r4, r0
   3cb54:	movweq	r1, #114	; 0x72
   3cb58:	strh	r1, [r0]
   3cb5c:	mov	r0, r4
   3cb60:	ldrb	r5, [r5, #2]
   3cb64:	bl	1203c <strlen@plt>
   3cb68:	tst	r5, #1
   3cb6c:	mov	r1, #77	; 0x4d
   3cb70:	add	r0, r4, r0
   3cb74:	movweq	r1, #109	; 0x6d
   3cb78:	strh	r1, [r0]
   3cb7c:	mov	r0, r4
   3cb80:	pop	{r4, r5, r6, sl, fp, pc}
   3cb84:	muleq	r4, lr, r7
   3cb88:	push	{r4, r5, r6, sl, fp, lr}
   3cb8c:	add	fp, sp, #16
   3cb90:	sub	sp, sp, #16
   3cb94:	cmp	r0, #0
   3cb98:	beq	3cbf4 <bcmp@plt+0x2a918>
   3cb9c:	ldr	r4, [pc, #96]	; 3cc04 <bcmp@plt+0x2a928>
   3cba0:	mov	r5, r0
   3cba4:	mov	r0, #0
   3cba8:	add	r4, pc, r4
   3cbac:	strb	r0, [r4]
   3cbb0:	mov	r0, r5
   3cbb4:	bl	3cad4 <bcmp@plt+0x2a7f8>
   3cbb8:	ldr	r1, [r5, #8]
   3cbbc:	ldr	r0, [r5, #4]
   3cbc0:	ldrb	r6, [r5, #3]
   3cbc4:	bl	44b6c <bcmp@plt+0x32890>
   3cbc8:	str	r0, [sp, #8]
   3cbcc:	str	r1, [sp, #12]
   3cbd0:	str	r6, [sp]
   3cbd4:	mov	r0, r4
   3cbd8:	mov	r1, #100	; 0x64
   3cbdc:	ldr	r2, [pc, #36]	; 3cc08 <bcmp@plt+0x2a92c>
   3cbe0:	ldr	r3, [pc, #36]	; 3cc0c <bcmp@plt+0x2a930>
   3cbe4:	add	r2, pc, r2
   3cbe8:	add	r3, pc, r3
   3cbec:	bl	120a8 <snprintf@plt>
   3cbf0:	b	3cbf8 <bcmp@plt+0x2a91c>
   3cbf4:	mov	r4, #0
   3cbf8:	mov	r0, r4
   3cbfc:	sub	sp, fp, #16
   3cc00:	pop	{r4, r5, r6, sl, fp, pc}
   3cc04:	andeq	r2, r4, r3, ror #13
   3cc08:	andeq	r1, r2, r5, lsr sp
   3cc0c:	muleq	r4, lr, r6
   3cc10:	push	{r4, r5, fp, lr}
   3cc14:	add	fp, sp, #8
   3cc18:	ldrb	r1, [r0]
   3cc1c:	ldr	r4, [pc, #56]	; 3cc5c <bcmp@plt+0x2a980>
   3cc20:	mov	r2, #73	; 0x49
   3cc24:	tst	r1, #8
   3cc28:	add	r4, pc, r4
   3cc2c:	movweq	r2, #105	; 0x69
   3cc30:	strh	r2, [r4]
   3cc34:	ldrb	r5, [r0]
   3cc38:	mov	r0, r4
   3cc3c:	bl	1203c <strlen@plt>
   3cc40:	tst	r5, #4
   3cc44:	mov	r1, #82	; 0x52
   3cc48:	add	r0, r4, r0
   3cc4c:	movweq	r1, #114	; 0x72
   3cc50:	strh	r1, [r0]
   3cc54:	mov	r0, r4
   3cc58:	pop	{r4, r5, fp, pc}
   3cc5c:	andeq	r2, r4, r8, asr #13
   3cc60:	push	{r4, r5, r6, r7, fp, lr}
   3cc64:	add	fp, sp, #16
   3cc68:	sub	sp, sp, #16
   3cc6c:	cmp	r0, #0
   3cc70:	beq	3ccfc <bcmp@plt+0x2aa20>
   3cc74:	ldr	r4, [pc, #144]	; 3cd0c <bcmp@plt+0x2aa30>
   3cc78:	mov	r6, r0
   3cc7c:	mov	r0, #0
   3cc80:	mov	r1, #73	; 0x49
   3cc84:	add	r4, pc, r4
   3cc88:	strb	r0, [r4]
   3cc8c:	ldrb	r0, [r6]
   3cc90:	ldr	r5, [pc, #120]	; 3cd10 <bcmp@plt+0x2aa34>
   3cc94:	tst	r0, #8
   3cc98:	add	r5, pc, r5
   3cc9c:	movweq	r1, #105	; 0x69
   3cca0:	mov	r0, r5
   3cca4:	strh	r1, [r5]
   3cca8:	ldrb	r7, [r6]
   3ccac:	bl	1203c <strlen@plt>
   3ccb0:	tst	r7, #4
   3ccb4:	mov	r1, #82	; 0x52
   3ccb8:	add	r0, r5, r0
   3ccbc:	movweq	r1, #114	; 0x72
   3ccc0:	strh	r1, [r0]
   3ccc4:	ldr	r0, [r6, #4]
   3ccc8:	ldr	r1, [r6, #8]
   3cccc:	ldrb	r7, [r6, #3]
   3ccd0:	bl	44b6c <bcmp@plt+0x32890>
   3ccd4:	str	r0, [sp, #8]
   3ccd8:	str	r1, [sp, #12]
   3ccdc:	str	r7, [sp]
   3cce0:	mov	r0, r4
   3cce4:	mov	r1, #100	; 0x64
   3cce8:	mov	r3, r5
   3ccec:	ldr	r2, [pc, #32]	; 3cd14 <bcmp@plt+0x2aa38>
   3ccf0:	add	r2, pc, r2
   3ccf4:	bl	120a8 <snprintf@plt>
   3ccf8:	b	3cd00 <bcmp@plt+0x2aa24>
   3ccfc:	mov	r4, #0
   3cd00:	mov	r0, r4
   3cd04:	sub	sp, fp, #16
   3cd08:	pop	{r4, r5, r6, r7, fp, pc}
   3cd0c:	andeq	r2, r4, pc, ror #12
   3cd10:	andeq	r2, r4, r8, asr r6
   3cd14:	andeq	r1, r2, r6, ror #24
   3cd18:	push	{r4, r5, r6, sl, fp, lr}
   3cd1c:	add	fp, sp, #16
   3cd20:	ldr	r4, [pc, #168]	; 3cdd0 <bcmp@plt+0x2aaf4>
   3cd24:	mov	r5, r0
   3cd28:	mov	r0, #0
   3cd2c:	add	r4, pc, r4
   3cd30:	strb	r0, [r4]
   3cd34:	ldrb	r1, [r5]
   3cd38:	strb	r0, [r4, #4]
   3cd3c:	movw	r0, #15699	; 0x3d53
   3cd40:	tst	r1, #8
   3cd44:	movteq	r0, #11312	; 0x2c30
   3cd48:	movtne	r0, #11313	; 0x2c31
   3cd4c:	str	r0, [r4]
   3cd50:	mov	r0, r4
   3cd54:	ldrh	r6, [r5]
   3cd58:	bl	1203c <strlen@plt>
   3cd5c:	add	r0, r4, r0
   3cd60:	mov	r1, #0
   3cd64:	tst	r6, #4
   3cd68:	strb	r1, [r0, #4]
   3cd6c:	movw	r1, #15684	; 0x3d44
   3cd70:	movteq	r1, #11312	; 0x2c30
   3cd74:	movtne	r1, #11313	; 0x2c31
   3cd78:	str	r1, [r0]
   3cd7c:	mov	r0, r4
   3cd80:	ldrh	r6, [r5]
   3cd84:	bl	1203c <strlen@plt>
   3cd88:	add	r0, r4, r0
   3cd8c:	mov	r1, #0
   3cd90:	tst	r6, #16384	; 0x4000
   3cd94:	strb	r1, [r0, #4]
   3cd98:	movw	r1, #15698	; 0x3d52
   3cd9c:	movteq	r1, #11312	; 0x2c30
   3cda0:	movtne	r1, #11313	; 0x2c31
   3cda4:	str	r1, [r0]
   3cda8:	ldrh	r0, [r5]
   3cdac:	movw	r5, #15694	; 0x3d4e
   3cdb0:	movt	r5, #48	; 0x30
   3cdb4:	lsr	r0, r0, #13
   3cdb8:	bfi	r5, r0, #16, #1
   3cdbc:	mov	r0, r4
   3cdc0:	bl	1203c <strlen@plt>
   3cdc4:	str	r5, [r4, r0]
   3cdc8:	mov	r0, r4
   3cdcc:	pop	{r4, r5, r6, sl, fp, pc}
   3cdd0:	andeq	r2, r4, ip, lsr #12
   3cdd4:	push	{r4, r5, r6, sl, fp, lr}
   3cdd8:	add	fp, sp, #16
   3cddc:	cmp	r0, #0
   3cde0:	beq	3ceb4 <bcmp@plt+0x2abd8>
   3cde4:	ldr	r4, [pc, #212]	; 3cec0 <bcmp@plt+0x2abe4>
   3cde8:	mov	r5, r0
   3cdec:	mov	r0, #0
   3cdf0:	add	r4, pc, r4
   3cdf4:	strb	r0, [r4]
   3cdf8:	ldrb	r1, [r5]
   3cdfc:	strb	r0, [r4, #4]
   3ce00:	movw	r0, #15699	; 0x3d53
   3ce04:	tst	r1, #8
   3ce08:	movteq	r0, #11312	; 0x2c30
   3ce0c:	movtne	r0, #11313	; 0x2c31
   3ce10:	str	r0, [r4]
   3ce14:	mov	r0, r4
   3ce18:	ldrh	r6, [r5]
   3ce1c:	bl	1203c <strlen@plt>
   3ce20:	add	r0, r4, r0
   3ce24:	mov	r1, #0
   3ce28:	tst	r6, #4
   3ce2c:	strb	r1, [r0, #4]
   3ce30:	movw	r1, #15684	; 0x3d44
   3ce34:	movteq	r1, #11312	; 0x2c30
   3ce38:	movtne	r1, #11313	; 0x2c31
   3ce3c:	str	r1, [r0]
   3ce40:	mov	r0, r4
   3ce44:	ldrh	r6, [r5]
   3ce48:	bl	1203c <strlen@plt>
   3ce4c:	add	r0, r4, r0
   3ce50:	mov	r1, #0
   3ce54:	tst	r6, #16384	; 0x4000
   3ce58:	strb	r1, [r0, #4]
   3ce5c:	movw	r1, #15698	; 0x3d52
   3ce60:	movteq	r1, #11312	; 0x2c30
   3ce64:	movtne	r1, #11313	; 0x2c31
   3ce68:	str	r1, [r0]
   3ce6c:	ldrh	r0, [r5]
   3ce70:	movw	r5, #15694	; 0x3d4e
   3ce74:	movt	r5, #48	; 0x30
   3ce78:	lsr	r0, r0, #13
   3ce7c:	bfi	r5, r0, #16, #1
   3ce80:	mov	r0, r4
   3ce84:	bl	1203c <strlen@plt>
   3ce88:	str	r5, [r4, r0]
   3ce8c:	mov	r1, #50	; 0x32
   3ce90:	mov	r3, r4
   3ce94:	ldr	r5, [pc, #40]	; 3cec4 <bcmp@plt+0x2abe8>
   3ce98:	ldr	r2, [pc, #40]	; 3cec8 <bcmp@plt+0x2abec>
   3ce9c:	add	r5, pc, r5
   3cea0:	add	r2, pc, r2
   3cea4:	mov	r0, r5
   3cea8:	bl	120a8 <snprintf@plt>
   3ceac:	mov	r0, r5
   3ceb0:	pop	{r4, r5, r6, sl, fp, pc}
   3ceb4:	mov	r5, #0
   3ceb8:	mov	r0, r5
   3cebc:	pop	{r4, r5, r6, sl, fp, pc}
   3cec0:	andeq	r2, r4, r8, ror #10
   3cec4:	andeq	r2, r4, ip, asr #9
   3cec8:	andeq	r1, r2, r0, lsl fp
   3cecc:	push	{r4, sl, fp, lr}
   3ced0:	add	fp, sp, #8
   3ced4:	sub	sp, sp, #8
   3ced8:	cmp	r0, #0
   3cedc:	beq	3cf1c <bcmp@plt+0x2ac40>
   3cee0:	ldr	r4, [pc, #68]	; 3cf2c <bcmp@plt+0x2ac50>
   3cee4:	mov	r1, #0
   3cee8:	add	r4, pc, r4
   3ceec:	strb	r1, [r4]
   3cef0:	ldrb	r3, [r0, #3]
   3cef4:	ldr	r1, [r0, #4]
   3cef8:	ldr	r0, [r0, #8]
   3cefc:	str	r1, [sp]
   3cf00:	str	r0, [sp, #4]
   3cf04:	mov	r0, r4
   3cf08:	mov	r1, #100	; 0x64
   3cf0c:	ldr	r2, [pc, #28]	; 3cf30 <bcmp@plt+0x2ac54>
   3cf10:	add	r2, pc, r2
   3cf14:	bl	120a8 <snprintf@plt>
   3cf18:	b	3cf20 <bcmp@plt+0x2ac44>
   3cf1c:	mov	r4, #0
   3cf20:	mov	r0, r4
   3cf24:	sub	sp, fp, #8
   3cf28:	pop	{r4, sl, fp, pc}
   3cf2c:			; <UNDEFINED> instruction: 0x000424b2
   3cf30:			; <UNDEFINED> instruction: 0x00021ab8
   3cf34:	ldrh	r2, [r0]
   3cf38:	mov	r1, r0
   3cf3c:	mov	r0, #0
   3cf40:	cmp	r2, #832	; 0x340
   3cf44:	bxne	lr
   3cf48:	ldrb	r2, [r1, #4]
   3cf4c:	cmp	r2, #9
   3cf50:	bne	3cf64 <bcmp@plt+0x2ac88>
   3cf54:	ldrb	r1, [r1, #5]
   3cf58:	mov	r0, #1
   3cf5c:	tst	r1, #1
   3cf60:	ubfxeq	r0, r1, #1, #1
   3cf64:	bx	lr
   3cf68:	ldrh	r2, [r0]
   3cf6c:	mov	r1, #0
   3cf70:	cmp	r2, #832	; 0x340
   3cf74:	bne	3cfb4 <bcmp@plt+0x2acd8>
   3cf78:	ldrb	r2, [r0, #4]
   3cf7c:	cmp	r2, #9
   3cf80:	bne	3cfb4 <bcmp@plt+0x2acd8>
   3cf84:	ldrb	r3, [r0, #5]
   3cf88:	ands	r0, r3, #3
   3cf8c:	beq	3cfb4 <bcmp@plt+0x2acd8>
   3cf90:	cmp	r0, #3
   3cf94:	mov	r0, #0
   3cf98:	mov	r2, #0
   3cf9c:	andne	r0, r3, #1
   3cfa0:	ubfxne	r2, r3, #2, #1
   3cfa4:	ubfxne	r1, r3, #1, #1
   3cfa8:	lslne	r0, r0, #8
   3cfac:	lslne	r1, r1, #16
   3cfb0:	b	3cfbc <bcmp@plt+0x2ace0>
   3cfb4:	mov	r0, #0
   3cfb8:	mov	r2, #0
   3cfbc:	orr	r0, r0, r1
   3cfc0:	bic	r0, r0, #255	; 0xff
   3cfc4:	orr	r0, r0, r2
   3cfc8:	bx	lr
   3cfcc:	ldrb	r2, [r1, #1]
   3cfd0:	ldrb	r3, [r0, #5]
   3cfd4:	bfi	r3, r2, #0, #1
   3cfd8:	strb	r3, [r0, #5]
   3cfdc:	ldrb	r2, [r1, #2]
   3cfe0:	bfi	r3, r2, #1, #1
   3cfe4:	strb	r3, [r0, #5]
   3cfe8:	and	r2, r3, #251	; 0xfb
   3cfec:	ldrb	r1, [r1]
   3cff0:	and	r1, r1, #1
   3cff4:	orr	r1, r2, r1, lsl #2
   3cff8:	strb	r1, [r0, #5]
   3cffc:	bx	lr
   3d000:	mov	r1, #167772160	; 0xa000000
   3d004:	str	r1, [r0]
   3d008:	mov	r1, #0
   3d00c:	strh	r1, [r0, #8]
   3d010:	movw	r1, #1
   3d014:	movt	r1, #16
   3d018:	str	r1, [r0, #4]
   3d01c:	bx	lr
   3d020:	mov	r1, #0
   3d024:	strh	r1, [r0, #8]
   3d028:	mov	r1, #167772160	; 0xa000000
   3d02c:	str	r1, [r0]
   3d030:	movw	r1, #1
   3d034:	movt	r1, #16
   3d038:	str	r1, [r0, #4]
   3d03c:	bx	lr
   3d040:	ldr	r1, [pc, #204]	; 3d114 <bcmp@plt+0x2ae38>
   3d044:	mov	r2, #0
   3d048:	cmp	r0, #3
   3d04c:	add	r1, pc, r1
   3d050:	strb	r2, [r1]
   3d054:	bhi	3d098 <bcmp@plt+0x2adbc>
   3d058:	add	r2, pc, #4
   3d05c:	ldr	r0, [r2, r0, lsl #2]
   3d060:	add	pc, r2, r0
   3d064:	andeq	r0, r0, r0, lsl r0
   3d068:	andeq	r0, r0, r0, asr #32
   3d06c:	andeq	r0, r0, ip, rrx
   3d070:	muleq	r0, r0, r0
   3d074:	ldr	r0, [pc, #156]	; 3d118 <bcmp@plt+0x2ae3c>
   3d078:	add	r0, pc, r0
   3d07c:	vldr	d16, [r0]
   3d080:	mov	r0, #110	; 0x6e
   3d084:	strh	r0, [r1, #8]
   3d088:	vstr	d16, [r1]
   3d08c:	ldr	r0, [pc, #136]	; 3d11c <bcmp@plt+0x2ae40>
   3d090:	add	r0, pc, r0
   3d094:	bx	lr
   3d098:	ldr	r0, [pc, #144]	; 3d130 <bcmp@plt+0x2ae54>
   3d09c:	add	r0, pc, r0
   3d0a0:	b	3d0ac <bcmp@plt+0x2add0>
   3d0a4:	ldr	r0, [pc, #116]	; 3d120 <bcmp@plt+0x2ae44>
   3d0a8:	add	r0, pc, r0
   3d0ac:	vldr	d16, [r0]
   3d0b0:	add	r0, r0, #7
   3d0b4:	vld1.8	{d17}, [r0]
   3d0b8:	add	r0, r1, #7
   3d0bc:	vstr	d16, [r1]
   3d0c0:	vst1.8	{d17}, [r0]
   3d0c4:	ldr	r0, [pc, #104]	; 3d134 <bcmp@plt+0x2ae58>
   3d0c8:	add	r0, pc, r0
   3d0cc:	bx	lr
   3d0d0:	ldr	r0, [pc, #76]	; 3d124 <bcmp@plt+0x2ae48>
   3d0d4:	add	r0, pc, r0
   3d0d8:	vld1.64	{d16-d17}, [r0]
   3d0dc:	mov	r0, #0
   3d0e0:	vst1.64	{d16-d17}, [r1]!
   3d0e4:	strb	r0, [r1]
   3d0e8:	ldr	r0, [pc, #56]	; 3d128 <bcmp@plt+0x2ae4c>
   3d0ec:	add	r0, pc, r0
   3d0f0:	bx	lr
   3d0f4:	mov	r0, #0
   3d0f8:	strb	r0, [r1, #4]
   3d0fc:	movw	r0, #29284	; 0x7264
   3d100:	movt	r0, #28783	; 0x706f
   3d104:	str	r0, [r1]
   3d108:	ldr	r0, [pc, #28]	; 3d12c <bcmp@plt+0x2ae50>
   3d10c:	add	r0, pc, r0
   3d110:	bx	lr
   3d114:			; <UNDEFINED> instruction: 0x000423b4
   3d118:	andeq	r1, r2, r8, lsl #19
   3d11c:	andeq	r2, r4, r0, ror r3
   3d120:	andeq	r1, r2, r8, ror #18
   3d124:	andeq	r1, r2, ip, asr #18
   3d128:	andeq	r2, r4, r4, lsl r3
   3d12c:	strdeq	r2, [r4], -r4
   3d130:	muleq	r2, ip, r9
   3d134:	andeq	r2, r4, r8, lsr r3
   3d138:	ldr	r1, [pc, #316]	; 3d27c <bcmp@plt+0x2afa0>
   3d13c:	mov	r2, #0
   3d140:	cmp	r0, #5
   3d144:	add	r1, pc, r1
   3d148:	strb	r2, [r1]
   3d14c:	bhi	3d1a0 <bcmp@plt+0x2aec4>
   3d150:	add	r2, pc, #4
   3d154:	ldr	r0, [r2, r0, lsl #2]
   3d158:	add	pc, r2, r0
   3d15c:	andeq	r0, r0, r8, lsl r0
   3d160:	andeq	r0, r0, r0, ror r0
   3d164:	muleq	r0, r8, r0
   3d168:	strheq	r0, [r0], -ip
   3d16c:	andeq	r0, r0, r0, ror #1
   3d170:	strdeq	r0, [r0], -ip
   3d174:	ldr	r0, [pc, #260]	; 3d280 <bcmp@plt+0x2afa4>
   3d178:	add	r0, pc, r0
   3d17c:	vldr	d16, [r0]
   3d180:	add	r0, r0, #6
   3d184:	vld1.16	{d17}, [r0]
   3d188:	add	r0, r1, #6
   3d18c:	vstr	d16, [r1]
   3d190:	vst1.16	{d17}, [r0]
   3d194:	ldr	r0, [pc, #232]	; 3d284 <bcmp@plt+0x2afa8>
   3d198:	add	r0, pc, r0
   3d19c:	bx	lr
   3d1a0:	ldr	r0, [pc, #260]	; 3d2ac <bcmp@plt+0x2afd0>
   3d1a4:	add	r0, pc, r0
   3d1a8:	vldr	d16, [r0]
   3d1ac:	add	r0, r0, #7
   3d1b0:	vld1.8	{d17}, [r0]
   3d1b4:	add	r0, r1, #7
   3d1b8:	vstr	d16, [r1]
   3d1bc:	vst1.8	{d17}, [r0]
   3d1c0:	ldr	r0, [pc, #232]	; 3d2b0 <bcmp@plt+0x2afd4>
   3d1c4:	add	r0, pc, r0
   3d1c8:	bx	lr
   3d1cc:	ldr	r0, [pc, #180]	; 3d288 <bcmp@plt+0x2afac>
   3d1d0:	add	r0, pc, r0
   3d1d4:	vldr	d16, [r0]
   3d1d8:	movw	r0, #24946	; 0x6172
   3d1dc:	movt	r0, #108	; 0x6c
   3d1e0:	str	r0, [r1, #8]
   3d1e4:	vstr	d16, [r1]
   3d1e8:	ldr	r0, [pc, #156]	; 3d28c <bcmp@plt+0x2afb0>
   3d1ec:	add	r0, pc, r0
   3d1f0:	bx	lr
   3d1f4:	movw	r0, #25441	; 0x6361
   3d1f8:	movt	r0, #107	; 0x6b
   3d1fc:	str	r0, [r1, #3]
   3d200:	movw	r0, #29549	; 0x736d
   3d204:	movt	r0, #24877	; 0x612d
   3d208:	str	r0, [r1]
   3d20c:	ldr	r0, [pc, #124]	; 3d290 <bcmp@plt+0x2afb4>
   3d210:	add	r0, pc, r0
   3d214:	bx	lr
   3d218:	ldr	r0, [pc, #116]	; 3d294 <bcmp@plt+0x2afb8>
   3d21c:	add	r0, pc, r0
   3d220:	vld1.64	{d16-d17}, [r0]
   3d224:	mov	r0, #100	; 0x64
   3d228:	vst1.64	{d16-d17}, [r1]!
   3d22c:	strh	r0, [r1]
   3d230:	ldr	r0, [pc, #96]	; 3d298 <bcmp@plt+0x2afbc>
   3d234:	add	r0, pc, r0
   3d238:	bx	lr
   3d23c:	ldr	r0, [pc, #88]	; 3d29c <bcmp@plt+0x2afc0>
   3d240:	add	r0, pc, r0
   3d244:	vld1.64	{d16-d17}, [r0]
   3d248:	vst1.64	{d16-d17}, [r1]
   3d24c:	ldr	r0, [pc, #76]	; 3d2a0 <bcmp@plt+0x2afc4>
   3d250:	add	r0, pc, r0
   3d254:	bx	lr
   3d258:	ldr	r0, [pc, #68]	; 3d2a4 <bcmp@plt+0x2afc8>
   3d25c:	add	r0, pc, r0
   3d260:	vld1.64	{d16-d17}, [r0]
   3d264:	mov	r0, #101	; 0x65
   3d268:	vst1.64	{d16-d17}, [r1]!
   3d26c:	strh	r0, [r1]
   3d270:	ldr	r0, [pc, #48]	; 3d2a8 <bcmp@plt+0x2afcc>
   3d274:	add	r0, pc, r0
   3d278:	bx	lr
   3d27c:	ldrdeq	r2, [r4], -ip
   3d280:	ldrdeq	r1, [r2], -r0
   3d284:	andeq	r2, r4, r8, lsl #5
   3d288:	andeq	r1, r2, r8, lsl #17
   3d28c:	andeq	r2, r4, r4, lsr r2
   3d290:	andeq	r2, r4, r0, lsl r2
   3d294:	andeq	r1, r2, ip, asr #16
   3d298:	andeq	r2, r4, ip, ror #3
   3d29c:	andeq	r1, r2, r0, asr #16
   3d2a0:	ldrdeq	r2, [r4], -r0
   3d2a4:	andeq	r1, r2, r4, lsr r8
   3d2a8:	andeq	r2, r4, ip, lsr #3
   3d2ac:	muleq	r2, r4, r8
   3d2b0:	andeq	r2, r4, ip, asr r2
   3d2b4:	push	{r4, sl, fp, lr}
   3d2b8:	add	fp, sp, #8
   3d2bc:	sub	sp, sp, #16
   3d2c0:	cmp	r0, #0
   3d2c4:	beq	3d338 <bcmp@plt+0x2b05c>
   3d2c8:	ldr	r4, [pc, #280]	; 3d3e8 <bcmp@plt+0x2b10c>
   3d2cc:	mov	r1, #0
   3d2d0:	add	r4, pc, r4
   3d2d4:	strb	r1, [r4]
   3d2d8:	ldr	r3, [r0]
   3d2dc:	ldrb	ip, [r0, #4]
   3d2e0:	ldrb	r2, [r0, #6]
   3d2e4:	ldr	lr, [pc, #256]	; 3d3ec <bcmp@plt+0x2b110>
   3d2e8:	add	lr, pc, lr
   3d2ec:	rev	r3, r3
   3d2f0:	strb	r1, [lr]
   3d2f4:	lsr	r1, r2, #5
   3d2f8:	cmp	r1, #3
   3d2fc:	bhi	3d340 <bcmp@plt+0x2b064>
   3d300:	add	r2, pc, #4
   3d304:	ldr	r1, [r2, r1, lsl #2]
   3d308:	add	pc, r2, r1
   3d30c:	andeq	r0, r0, r0, lsl r0
   3d310:	andeq	r0, r0, r0, asr #32
   3d314:	andeq	r0, r0, r4, rrx
   3d318:	andeq	r0, r0, r4, lsl #1
   3d31c:	ldr	r1, [pc, #204]	; 3d3f0 <bcmp@plt+0x2b114>
   3d320:	add	r1, pc, r1
   3d324:	vldr	d16, [r1]
   3d328:	mov	r1, #110	; 0x6e
   3d32c:	strh	r1, [lr, #8]
   3d330:	vstr	d16, [lr]
   3d334:	b	3d3a4 <bcmp@plt+0x2b0c8>
   3d338:	mov	r4, #0
   3d33c:	b	3d3dc <bcmp@plt+0x2b100>
   3d340:	ldr	r1, [pc, #180]	; 3d3fc <bcmp@plt+0x2b120>
   3d344:	add	r1, pc, r1
   3d348:	b	3d354 <bcmp@plt+0x2b078>
   3d34c:	ldr	r1, [pc, #160]	; 3d3f4 <bcmp@plt+0x2b118>
   3d350:	add	r1, pc, r1
   3d354:	vldr	d16, [r1]
   3d358:	add	r1, r1, #7
   3d35c:	vld1.8	{d17}, [r1]
   3d360:	add	r1, lr, #7
   3d364:	vstr	d16, [lr]
   3d368:	vst1.8	{d17}, [r1]
   3d36c:	b	3d3a4 <bcmp@plt+0x2b0c8>
   3d370:	ldr	r1, [pc, #128]	; 3d3f8 <bcmp@plt+0x2b11c>
   3d374:	mov	r2, #0
   3d378:	add	r1, pc, r1
   3d37c:	vld1.64	{d16-d17}, [r1]
   3d380:	mov	r1, lr
   3d384:	vst1.64	{d16-d17}, [r1]!
   3d388:	strb	r2, [r1]
   3d38c:	b	3d3a4 <bcmp@plt+0x2b0c8>
   3d390:	mov	r1, #0
   3d394:	strb	r1, [lr, #4]
   3d398:	movw	r1, #29284	; 0x7264
   3d39c:	movt	r1, #28783	; 0x706f
   3d3a0:	str	r1, [lr]
   3d3a4:	ldrb	r1, [r0, #6]
   3d3a8:	ldrb	r2, [r0, #8]
   3d3ac:	ldrb	r0, [r0, #9]
   3d3b0:	stm	sp, {ip, lr}
   3d3b4:	ubfx	r1, r1, #4, #1
   3d3b8:	str	r1, [sp, #8]
   3d3bc:	and	r1, r2, #15
   3d3c0:	orr	r0, r0, r1, lsl #8
   3d3c4:	mov	r1, #100	; 0x64
   3d3c8:	str	r0, [sp, #12]
   3d3cc:	mov	r0, r4
   3d3d0:	ldr	r2, [pc, #40]	; 3d400 <bcmp@plt+0x2b124>
   3d3d4:	add	r2, pc, r2
   3d3d8:	bl	120a8 <snprintf@plt>
   3d3dc:	mov	r0, r4
   3d3e0:	sub	sp, fp, #8
   3d3e4:	pop	{r4, sl, fp, pc}
   3d3e8:	andeq	r2, r4, lr, ror #2
   3d3ec:	andeq	r2, r4, r8, lsl r1
   3d3f0:	andeq	r1, r2, r0, ror #13
   3d3f4:	andeq	r1, r2, r0, asr #13
   3d3f8:	andeq	r1, r2, r8, lsr #13
   3d3fc:	strdeq	r1, [r2], -r4
   3d400:	ldrdeq	r1, [r2], -sl
   3d404:	push	{r4, r5, fp, lr}
   3d408:	add	fp, sp, #8
   3d40c:	sub	sp, sp, #24
   3d410:	cmp	r0, #0
   3d414:	beq	3d498 <bcmp@plt+0x2b1bc>
   3d418:	ldr	r5, [pc, #364]	; 3d58c <bcmp@plt+0x2b2b0>
   3d41c:	mov	r1, #0
   3d420:	add	r5, pc, r5
   3d424:	strb	r1, [r5]
   3d428:	ldr	r3, [r0]
   3d42c:	ldrb	ip, [r0, #4]
   3d430:	ldrb	r2, [r0, #6]
   3d434:	ldr	lr, [pc, #340]	; 3d590 <bcmp@plt+0x2b2b4>
   3d438:	add	lr, pc, lr
   3d43c:	rev	r3, r3
   3d440:	strb	r1, [lr]
   3d444:	lsr	r1, r2, #5
   3d448:	cmp	r1, #5
   3d44c:	bhi	3d520 <bcmp@plt+0x2b244>
   3d450:	add	r2, pc, #4
   3d454:	ldr	r1, [r2, r1, lsl #2]
   3d458:	add	pc, r2, r1
   3d45c:	andeq	r0, r0, r8, lsl r0
   3d460:	andeq	r0, r0, r4, asr #32
   3d464:	andeq	r0, r0, r4, rrx
   3d468:	andeq	r0, r0, r0, lsl #1
   3d46c:	muleq	r0, r0, r0
   3d470:	andeq	r0, r0, r4, lsr #1
   3d474:	ldr	r1, [pc, #280]	; 3d594 <bcmp@plt+0x2b2b8>
   3d478:	add	r1, pc, r1
   3d47c:	vldr	d16, [r1]
   3d480:	add	r1, r1, #6
   3d484:	vld1.16	{d17}, [r1]
   3d488:	add	r1, lr, #6
   3d48c:	vstr	d16, [lr]
   3d490:	vst1.16	{d17}, [r1]
   3d494:	b	3d540 <bcmp@plt+0x2b264>
   3d498:	mov	r5, #0
   3d49c:	b	3d580 <bcmp@plt+0x2b2a4>
   3d4a0:	ldr	r1, [pc, #240]	; 3d598 <bcmp@plt+0x2b2bc>
   3d4a4:	add	r1, pc, r1
   3d4a8:	vldr	d16, [r1]
   3d4ac:	movw	r1, #24946	; 0x6172
   3d4b0:	movt	r1, #108	; 0x6c
   3d4b4:	str	r1, [lr, #8]
   3d4b8:	vstr	d16, [lr]
   3d4bc:	b	3d540 <bcmp@plt+0x2b264>
   3d4c0:	movw	r1, #25441	; 0x6361
   3d4c4:	movt	r1, #107	; 0x6b
   3d4c8:	str	r1, [lr, #3]
   3d4cc:	movw	r1, #29549	; 0x736d
   3d4d0:	movt	r1, #24877	; 0x612d
   3d4d4:	str	r1, [lr]
   3d4d8:	b	3d540 <bcmp@plt+0x2b264>
   3d4dc:	ldr	r1, [pc, #184]	; 3d59c <bcmp@plt+0x2b2c0>
   3d4e0:	mov	r2, #100	; 0x64
   3d4e4:	add	r1, pc, r1
   3d4e8:	b	3d50c <bcmp@plt+0x2b230>
   3d4ec:	ldr	r1, [pc, #172]	; 3d5a0 <bcmp@plt+0x2b2c4>
   3d4f0:	add	r1, pc, r1
   3d4f4:	vld1.64	{d16-d17}, [r1]
   3d4f8:	vst1.64	{d16-d17}, [lr]
   3d4fc:	b	3d540 <bcmp@plt+0x2b264>
   3d500:	ldr	r1, [pc, #156]	; 3d5a4 <bcmp@plt+0x2b2c8>
   3d504:	mov	r2, #101	; 0x65
   3d508:	add	r1, pc, r1
   3d50c:	vld1.64	{d16-d17}, [r1]
   3d510:	mov	r1, lr
   3d514:	vst1.64	{d16-d17}, [r1]!
   3d518:	strh	r2, [r1]
   3d51c:	b	3d540 <bcmp@plt+0x2b264>
   3d520:	ldr	r1, [pc, #128]	; 3d5a8 <bcmp@plt+0x2b2cc>
   3d524:	add	r1, pc, r1
   3d528:	vldr	d16, [r1]
   3d52c:	add	r1, r1, #7
   3d530:	vld1.8	{d17}, [r1]
   3d534:	add	r1, lr, #7
   3d538:	vstr	d16, [lr]
   3d53c:	vst1.8	{d17}, [r1]
   3d540:	ldrb	r1, [r0, #6]
   3d544:	ldrb	r2, [r0, #8]
   3d548:	ldrb	r0, [r0, #9]
   3d54c:	stm	sp, {ip, lr}
   3d550:	ubfx	r4, r1, #3, #1
   3d554:	str	r4, [sp, #12]
   3d558:	ubfx	r1, r1, #4, #1
   3d55c:	str	r1, [sp, #8]
   3d560:	and	r1, r2, #15
   3d564:	orr	r0, r0, r1, lsl #8
   3d568:	mov	r1, #100	; 0x64
   3d56c:	str	r0, [sp, #16]
   3d570:	mov	r0, r5
   3d574:	ldr	r2, [pc, #48]	; 3d5ac <bcmp@plt+0x2b2d0>
   3d578:	add	r2, pc, r2
   3d57c:	bl	120a8 <snprintf@plt>
   3d580:	mov	r0, r5
   3d584:	sub	sp, fp, #8
   3d588:	pop	{r4, r5, fp, pc}
   3d58c:	andeq	r2, r4, r2, lsl #1
   3d590:	andeq	r1, r4, r8, ror #31
   3d594:	ldrdeq	r1, [r2], -r0
   3d598:			; <UNDEFINED> instruction: 0x000215b4
   3d59c:	andeq	r1, r2, r4, lsl #11
   3d5a0:	muleq	r2, r0, r5
   3d5a4:	andeq	r1, r2, r8, lsl #11
   3d5a8:	andeq	r1, r2, r4, lsl r5
   3d5ac:	andeq	r1, r2, r2, lsl #11
   3d5b0:	push	{r4, r5, r6, r7, fp, lr}
   3d5b4:	add	fp, sp, #16
   3d5b8:	ldr	r4, [pc, #132]	; 3d644 <bcmp@plt+0x2b368>
   3d5bc:	mov	r6, #0
   3d5c0:	mov	r5, r0
   3d5c4:	add	r4, pc, r4
   3d5c8:	strb	r6, [r4]
   3d5cc:	ldrb	r7, [r0, #5]
   3d5d0:	mov	r0, r4
   3d5d4:	bl	1203c <strlen@plt>
   3d5d8:	tst	r7, #4
   3d5dc:	movw	r1, #15692	; 0x3d4c
   3d5e0:	add	r0, r4, r0
   3d5e4:	movteq	r1, #11312	; 0x2c30
   3d5e8:	strb	r6, [r0, #4]
   3d5ec:	movtne	r1, #11313	; 0x2c31
   3d5f0:	str	r1, [r0]
   3d5f4:	mov	r0, r4
   3d5f8:	ldrb	r6, [r5, #5]
   3d5fc:	bl	1203c <strlen@plt>
   3d600:	add	r0, r4, r0
   3d604:	mov	r1, #0
   3d608:	tst	r6, #2
   3d60c:	strb	r1, [r0, #4]
   3d610:	movw	r1, #15728	; 0x3d70
   3d614:	movteq	r1, #11312	; 0x2c30
   3d618:	movtne	r1, #11313	; 0x2c31
   3d61c:	str	r1, [r0]
   3d620:	ldrb	r0, [r5, #5]
   3d624:	movw	r5, #15698	; 0x3d52
   3d628:	movt	r5, #48	; 0x30
   3d62c:	bfi	r5, r0, #16, #1
   3d630:	mov	r0, r4
   3d634:	bl	1203c <strlen@plt>
   3d638:	str	r5, [r4, r0]
   3d63c:	mov	r0, r4
   3d640:	pop	{r4, r5, r6, r7, fp, pc}
   3d644:	andeq	r1, r4, r2, asr #30
   3d648:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3d64c:	add	fp, sp, #24
   3d650:	sub	sp, sp, #16
   3d654:	cmp	r0, #0
   3d658:	beq	3d71c <bcmp@plt+0x2b440>
   3d65c:	ldr	r8, [pc, #200]	; 3d72c <bcmp@plt+0x2b450>
   3d660:	mov	r7, #0
   3d664:	mov	r6, r0
   3d668:	add	r8, pc, r8
   3d66c:	strb	r7, [r8]
   3d670:	ldr	r4, [pc, #184]	; 3d730 <bcmp@plt+0x2b454>
   3d674:	add	r4, pc, r4
   3d678:	strb	r7, [r4]
   3d67c:	ldrb	r5, [r0, #5]
   3d680:	mov	r0, r8
   3d684:	bl	1203c <strlen@plt>
   3d688:	tst	r5, #4
   3d68c:	movw	r1, #15692	; 0x3d4c
   3d690:	add	r0, r8, r0
   3d694:	movteq	r1, #11312	; 0x2c30
   3d698:	strb	r7, [r0, #4]
   3d69c:	movtne	r1, #11313	; 0x2c31
   3d6a0:	str	r1, [r0]
   3d6a4:	mov	r0, r8
   3d6a8:	ldrb	r5, [r6, #5]
   3d6ac:	bl	1203c <strlen@plt>
   3d6b0:	add	r0, r8, r0
   3d6b4:	mov	r1, #0
   3d6b8:	tst	r5, #2
   3d6bc:	movw	r5, #15698	; 0x3d52
   3d6c0:	strb	r1, [r0, #4]
   3d6c4:	movw	r1, #15728	; 0x3d70
   3d6c8:	movt	r5, #48	; 0x30
   3d6cc:	movteq	r1, #11312	; 0x2c30
   3d6d0:	movtne	r1, #11313	; 0x2c31
   3d6d4:	str	r1, [r0]
   3d6d8:	ldrb	r0, [r6, #5]
   3d6dc:	bfi	r5, r0, #16, #1
   3d6e0:	mov	r0, r8
   3d6e4:	bl	1203c <strlen@plt>
   3d6e8:	str	r5, [r8, r0]
   3d6ec:	ldrb	r0, [r6]
   3d6f0:	ldrb	r1, [r6, #1]
   3d6f4:	ldrb	r2, [r6, #2]
   3d6f8:	ldrb	r3, [r6, #3]
   3d6fc:	stm	sp, {r0, r1, r2, r3}
   3d700:	mov	r0, r4
   3d704:	mov	r1, #100	; 0x64
   3d708:	mov	r3, r8
   3d70c:	ldr	r2, [pc, #32]	; 3d734 <bcmp@plt+0x2b458>
   3d710:	add	r2, pc, r2
   3d714:	bl	120a8 <snprintf@plt>
   3d718:	b	3d720 <bcmp@plt+0x2b444>
   3d71c:	mov	r4, #0
   3d720:	mov	r0, r4
   3d724:	sub	sp, fp, #24
   3d728:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3d72c:	muleq	r4, lr, lr
   3d730:	andeq	r1, r4, r1, lsr #29
   3d734:	andeq	r1, r2, pc, asr #8
   3d738:	cmp	r0, #0
   3d73c:	movwne	r0, #20
   3d740:	bx	lr
   3d744:	mov	r1, #0
   3d748:	strh	r1, [r0]
   3d74c:	bx	lr
   3d750:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3d754:	add	fp, sp, #24
   3d758:	mov	r2, #0
   3d75c:	cmp	r1, #2
   3d760:	blt	3d820 <bcmp@plt+0x2b544>
   3d764:	sub	lr, r1, #2
   3d768:	mov	r4, #1
   3d76c:	mov	r2, #0
   3d770:	add	r3, r4, lr, lsr #1
   3d774:	cmp	r3, #4
   3d778:	bcs	3d784 <bcmp@plt+0x2b4a8>
   3d77c:	mov	r4, r0
   3d780:	b	3d804 <bcmp@plt+0x2b528>
   3d784:	bic	ip, r3, #3
   3d788:	vmov.i32	q8, #0	; 0x00000000
   3d78c:	subs	r2, ip, #4
   3d790:	add	r4, r4, r2, lsr #2
   3d794:	and	r8, r4, #1
   3d798:	beq	3d844 <bcmp@plt+0x2b568>
   3d79c:	sub	r5, r8, r4
   3d7a0:	mov	r4, #0
   3d7a4:	mov	r6, #16
   3d7a8:	mov	r7, r0
   3d7ac:	add	r2, r7, #8
   3d7b0:	vld1.16	{d18}, [r7], r6
   3d7b4:	adds	r5, r5, #2
   3d7b8:	add	r4, r4, #8
   3d7bc:	vld1.16	{d19}, [r2]
   3d7c0:	vaddw.u16	q8, q8, d18
   3d7c4:	vaddw.u16	q8, q8, d19
   3d7c8:	bne	3d7ac <bcmp@plt+0x2b4d0>
   3d7cc:	cmp	r8, #0
   3d7d0:	beq	3d7e0 <bcmp@plt+0x2b504>
   3d7d4:	add	r2, r0, r4, lsl #1
   3d7d8:	vld1.16	{d18}, [r2]
   3d7dc:	vaddw.u16	q8, q8, d18
   3d7e0:	vext.8	q9, q8, q8, #8
   3d7e4:	cmp	r3, ip
   3d7e8:	vadd.i32	q8, q8, q9
   3d7ec:	vdup.32	q9, d16[1]
   3d7f0:	vadd.i32	q8, q8, q9
   3d7f4:	vmov.32	r2, d16[0]
   3d7f8:	beq	3d818 <bcmp@plt+0x2b53c>
   3d7fc:	add	r4, r0, ip, lsl #1
   3d800:	sub	r1, r1, ip, lsl #1
   3d804:	ldrh	r7, [r4], #2
   3d808:	sub	r1, r1, #2
   3d80c:	cmp	r1, #1
   3d810:	add	r2, r2, r7
   3d814:	bgt	3d804 <bcmp@plt+0x2b528>
   3d818:	add	r0, r0, r3, lsl #1
   3d81c:	and	r1, lr, #1
   3d820:	cmp	r1, #0
   3d824:	ldrbne	r0, [r0]
   3d828:	addne	r2, r2, r0
   3d82c:	lsr	r0, r2, #16
   3d830:	uxtah	r0, r0, r2
   3d834:	add	r0, r0, r0, lsr #16
   3d838:	mvn	r0, r0
   3d83c:	uxth	r0, r0
   3d840:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3d844:	mov	r4, #0
   3d848:	cmp	r8, #0
   3d84c:	bne	3d7d4 <bcmp@plt+0x2b4f8>
   3d850:	b	3d7e0 <bcmp@plt+0x2b504>
   3d854:	push	{r4, r5, r6, r7, fp, lr}
   3d858:	add	fp, sp, #16
   3d85c:	mov	ip, #0
   3d860:	cmp	r1, #2
   3d864:	bcc	3d8a8 <bcmp@plt+0x2b5cc>
   3d868:	sub	r4, r1, #2
   3d86c:	mov	ip, #0
   3d870:	bic	r5, r4, #1
   3d874:	add	r6, r5, r0
   3d878:	add	lr, r6, #2
   3d87c:	mov	r6, r1
   3d880:	ldrh	r7, [r0], #2
   3d884:	sub	r6, r6, #2
   3d888:	add	ip, ip, r7
   3d88c:	cmn	ip, #1
   3d890:	lsrle	r7, ip, #16
   3d894:	uxtahle	ip, r7, ip
   3d898:	cmp	r6, #1
   3d89c:	bhi	3d880 <bcmp@plt+0x2b5a4>
   3d8a0:	sub	r4, r4, r5
   3d8a4:	b	3d8b0 <bcmp@plt+0x2b5d4>
   3d8a8:	mov	lr, r0
   3d8ac:	mov	r4, r1
   3d8b0:	lsr	r5, r2, #16
   3d8b4:	tst	r4, #1
   3d8b8:	lsr	r0, r3, #16
   3d8bc:	rev	r1, r1
   3d8c0:	uxtah	r2, r5, r2
   3d8c4:	ldrbne	r7, [lr]
   3d8c8:	uxtah	r2, r2, r3
   3d8cc:	add	r0, r2, r0
   3d8d0:	addne	ip, ip, r7
   3d8d4:	add	r0, r0, r1, lsr #16
   3d8d8:	mov	r1, #0
   3d8dc:	add	r0, r0, ip
   3d8e0:	add	r0, r0, #4352	; 0x1100
   3d8e4:	cmp	r1, r0, lsr #16
   3d8e8:	beq	3d900 <bcmp@plt+0x2b624>
   3d8ec:	lsr	r2, r0, #16
   3d8f0:	uxtah	r0, r2, r0
   3d8f4:	cmp	r1, r0, lsr #16
   3d8f8:	lsr	r2, r0, #16
   3d8fc:	bne	3d8f0 <bcmp@plt+0x2b614>
   3d900:	mvn	r0, r0
   3d904:	uxth	r0, r0
   3d908:	pop	{r4, r5, r6, r7, fp, pc}
   3d90c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3d910:	add	fp, sp, #24
   3d914:	sub	sp, sp, #40	; 0x28
   3d918:	mov	r3, #0
   3d91c:	add	r7, r0, #8
   3d920:	mov	r6, sp
   3d924:	add	r0, r0, #24
   3d928:	bic	lr, r2, #1
   3d92c:	str	r3, [sp, #36]	; 0x24
   3d930:	add	r5, r6, #16
   3d934:	cmp	lr, #0
   3d938:	vld1.32	{d16-d17}, [r7]
   3d93c:	mov	r7, #20
   3d940:	vst1.64	{d16-d17}, [r6], r7
   3d944:	vld1.32	{d16-d17}, [r0]
   3d948:	mov	r0, #17
   3d94c:	vst1.64	{d16-d17}, [r5]
   3d950:	strb	r0, [sp, #39]	; 0x27
   3d954:	rev	r0, r2
   3d958:	str	r0, [sp, #32]
   3d95c:	ldrh	r7, [r6]
   3d960:	ldrh	r6, [sp, #2]
   3d964:	ldrh	r5, [sp]
   3d968:	add	r6, r5, r6
   3d96c:	ldrh	r5, [sp, #4]
   3d970:	add	r6, r6, r5
   3d974:	ldrh	r5, [sp, #6]
   3d978:	add	r6, r6, r5
   3d97c:	ldrh	r5, [sp, #8]
   3d980:	add	r6, r6, r5
   3d984:	ldrh	r5, [sp, #10]
   3d988:	add	r6, r6, r5
   3d98c:	ldrh	r5, [sp, #12]
   3d990:	add	r6, r6, r5
   3d994:	ldrh	r5, [sp, #14]
   3d998:	add	r6, r6, r5
   3d99c:	ldrh	r5, [sp, #16]
   3d9a0:	add	r6, r6, r5
   3d9a4:	ldrh	r5, [sp, #18]
   3d9a8:	add	r6, r6, r5
   3d9ac:	add	r7, r6, r7
   3d9b0:	ldrh	r6, [sp, #22]
   3d9b4:	add	r7, r7, r6
   3d9b8:	ldrh	r6, [sp, #24]
   3d9bc:	add	r7, r7, r6
   3d9c0:	ldrh	r6, [sp, #26]
   3d9c4:	add	r7, r7, r6
   3d9c8:	ldrh	r6, [sp, #28]
   3d9cc:	add	r7, r7, r6
   3d9d0:	ldrh	r6, [sp, #30]
   3d9d4:	add	r7, r7, r6
   3d9d8:	uxtah	r7, r7, r0
   3d9dc:	add	r0, r7, r0, lsr #16
   3d9e0:	ldrh	r7, [sp, #38]	; 0x26
   3d9e4:	add	r0, r0, r7
   3d9e8:	beq	3dae4 <bcmp@plt+0x2b808>
   3d9ec:	sub	r7, lr, #1
   3d9f0:	mov	r6, #1
   3d9f4:	add	ip, r1, lr
   3d9f8:	add	r4, r6, r7, lsr #1
   3d9fc:	cmp	r4, #4
   3da00:	bcc	3da8c <bcmp@plt+0x2b7b0>
   3da04:	mov	r5, #0
   3da08:	bic	r9, r4, #3
   3da0c:	vdup.32	q8, r5
   3da10:	vmov.32	d16[0], r0
   3da14:	subs	r0, r9, #4
   3da18:	add	r0, r6, r0, lsr #2
   3da1c:	and	r8, r0, #1
   3da20:	beq	3da54 <bcmp@plt+0x2b778>
   3da24:	sub	r6, r8, r0
   3da28:	mov	r5, #0
   3da2c:	mov	r7, #16
   3da30:	mov	r0, r1
   3da34:	add	r3, r0, #8
   3da38:	vld1.16	{d18}, [r0], r7
   3da3c:	adds	r6, r6, #2
   3da40:	add	r5, r5, #8
   3da44:	vld1.16	{d19}, [r3]
   3da48:	vaddw.u16	q8, q8, d18
   3da4c:	vaddw.u16	q8, q8, d19
   3da50:	bne	3da34 <bcmp@plt+0x2b758>
   3da54:	cmp	r8, #0
   3da58:	beq	3da68 <bcmp@plt+0x2b78c>
   3da5c:	add	r0, r1, r5, lsl #1
   3da60:	vld1.16	{d18}, [r0]
   3da64:	vaddw.u16	q8, q8, d18
   3da68:	vext.8	q9, q8, q8, #8
   3da6c:	cmp	r4, r9
   3da70:	vadd.i32	q8, q8, q9
   3da74:	vdup.32	q9, d16[1]
   3da78:	vadd.i32	q8, q8, q9
   3da7c:	vmov.32	r0, d16[0]
   3da80:	beq	3daa0 <bcmp@plt+0x2b7c4>
   3da84:	add	r1, r1, r9, lsl #1
   3da88:	lsl	r3, r9, #1
   3da8c:	ldrh	r4, [r1], #2
   3da90:	add	r3, r3, #2
   3da94:	cmp	r3, lr
   3da98:	add	r0, r0, r4
   3da9c:	bcc	3da8c <bcmp@plt+0x2b7b0>
   3daa0:	tst	r2, #1
   3daa4:	beq	3dab8 <bcmp@plt+0x2b7dc>
   3daa8:	ldrb	r1, [ip]
   3daac:	lsl	r1, r1, #8
   3dab0:	rev	r1, r1
   3dab4:	add	r0, r0, r1, lsr #16
   3dab8:	cmp	r0, #65536	; 0x10000
   3dabc:	bcc	3dad4 <bcmp@plt+0x2b7f8>
   3dac0:	mov	r1, #0
   3dac4:	lsr	r2, r0, #16
   3dac8:	uxtah	r0, r2, r0
   3dacc:	cmp	r1, r0, lsr #16
   3dad0:	bne	3dac4 <bcmp@plt+0x2b7e8>
   3dad4:	mvn	r0, r0
   3dad8:	uxth	r0, r0
   3dadc:	sub	sp, fp, #24
   3dae0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3dae4:	mov	ip, r1
   3dae8:	tst	r2, #1
   3daec:	bne	3daa8 <bcmp@plt+0x2b7cc>
   3daf0:	b	3dab8 <bcmp@plt+0x2b7dc>
   3daf4:	mov	ip, r1
   3daf8:	mov	r1, r0
   3dafc:	cmp	r3, #10
   3db00:	beq	3db68 <bcmp@plt+0x2b88c>
   3db04:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3db08:	add	fp, sp, #24
   3db0c:	cmp	r3, #2
   3db10:	bne	3db74 <bcmp@plt+0x2b898>
   3db14:	ldr	r3, [r2, #12]
   3db18:	ldr	r0, [r2, #16]
   3db1c:	cmp	ip, #2
   3db20:	bcc	3dba4 <bcmp@plt+0x2b8c8>
   3db24:	sub	lr, ip, #2
   3db28:	mov	r2, #0
   3db2c:	mov	r6, ip
   3db30:	mov	r7, r1
   3db34:	bic	r4, lr, #1
   3db38:	add	r8, r4, #2
   3db3c:	ldrh	r5, [r7], #2
   3db40:	sub	r6, r6, #2
   3db44:	add	r2, r2, r5
   3db48:	cmn	r2, #1
   3db4c:	lsrle	r5, r2, #16
   3db50:	uxtahle	r2, r5, r2
   3db54:	cmp	r6, #1
   3db58:	bhi	3db3c <bcmp@plt+0x2b860>
   3db5c:	sub	r4, lr, r4
   3db60:	add	r1, r1, r8
   3db64:	b	3dbac <bcmp@plt+0x2b8d0>
   3db68:	mov	r0, r2
   3db6c:	mov	r2, ip
   3db70:	b	3d90c <bcmp@plt+0x2b630>
   3db74:	ldr	r0, [pc, #144]	; 3dc0c <bcmp@plt+0x2b930>
   3db78:	movw	r4, #65535	; 0xffff
   3db7c:	ldr	r0, [pc, r0]
   3db80:	ldr	r0, [r0]
   3db84:	cmp	r0, #2
   3db88:	blt	3db9c <bcmp@plt+0x2b8c0>
   3db8c:	ldr	r1, [pc, #124]	; 3dc10 <bcmp@plt+0x2b934>
   3db90:	mov	r0, #6
   3db94:	add	r1, pc, r1
   3db98:	bl	40d10 <bcmp@plt+0x2ea34>
   3db9c:	uxth	r0, r4
   3dba0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3dba4:	mov	r2, #0
   3dba8:	mov	r4, ip
   3dbac:	tst	r4, #1
   3dbb0:	lsr	r6, r3, #16
   3dbb4:	lsr	r7, r0, #16
   3dbb8:	ldrbne	r1, [r1]
   3dbbc:	addne	r2, r2, r1
   3dbc0:	rev	r1, ip
   3dbc4:	lsr	r1, r1, #16
   3dbc8:	uxtah	r1, r1, r3
   3dbcc:	add	r1, r1, r6
   3dbd0:	uxtah	r0, r1, r0
   3dbd4:	mov	r1, #0
   3dbd8:	add	r0, r0, r7
   3dbdc:	add	r0, r0, r2
   3dbe0:	add	r0, r0, #4352	; 0x1100
   3dbe4:	cmp	r1, r0, lsr #16
   3dbe8:	beq	3dc00 <bcmp@plt+0x2b924>
   3dbec:	lsr	r2, r0, #16
   3dbf0:	uxtah	r0, r2, r0
   3dbf4:	cmp	r1, r0, lsr #16
   3dbf8:	lsr	r2, r0, #16
   3dbfc:	bne	3dbf0 <bcmp@plt+0x2b914>
   3dc00:	mvn	r4, r0
   3dc04:	uxth	r0, r4
   3dc08:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3dc0c:	andeq	r8, r3, ip, lsl #16
   3dc10:	strdeq	r0, [r2], -r9
   3dc14:	mov	r3, #0
   3dc18:	str	r3, [r0, #12]
   3dc1c:	str	r1, [r0, #16]
   3dc20:	str	r2, [r0, #20]
   3dc24:	str	r0, [r0]
   3dc28:	str	r0, [r0, #4]
   3dc2c:	bx	lr
   3dc30:	mov	r1, #0
   3dc34:	str	r1, [r0, #12]
   3dc38:	str	r1, [r0, #16]
   3dc3c:	str	r1, [r0, #20]
   3dc40:	str	r0, [r0]
   3dc44:	str	r0, [r0, #4]
   3dc48:	bx	lr
   3dc4c:	mov	r2, #0
   3dc50:	str	r2, [r0, #12]
   3dc54:	str	r2, [r0, #16]
   3dc58:	str	r1, [r0, #20]
   3dc5c:	str	r0, [r0]
   3dc60:	str	r0, [r0, #4]
   3dc64:	bx	lr
   3dc68:	push	{r4, r5, fp, lr}
   3dc6c:	add	fp, sp, #8
   3dc70:	mov	r5, r0
   3dc74:	mov	r0, #24
   3dc78:	mov	r4, r1
   3dc7c:	bl	44994 <bcmp@plt+0x326b8>
   3dc80:	mov	r1, #0
   3dc84:	str	r1, [r0, #12]
   3dc88:	str	r5, [r0, #16]
   3dc8c:	str	r4, [r0, #20]
   3dc90:	str	r0, [r0]
   3dc94:	str	r0, [r0, #4]
   3dc98:	pop	{r4, r5, fp, pc}
   3dc9c:	push	{fp, lr}
   3dca0:	mov	fp, sp
   3dca4:	mov	r0, #24
   3dca8:	bl	44994 <bcmp@plt+0x326b8>
   3dcac:	mov	r1, #0
   3dcb0:	str	r1, [r0, #12]
   3dcb4:	str	r1, [r0, #16]
   3dcb8:	str	r1, [r0, #20]
   3dcbc:	str	r0, [r0]
   3dcc0:	str	r0, [r0, #4]
   3dcc4:	pop	{fp, pc}
   3dcc8:	push	{r4, sl, fp, lr}
   3dccc:	add	fp, sp, #8
   3dcd0:	mov	r4, r0
   3dcd4:	mov	r0, #24
   3dcd8:	bl	44994 <bcmp@plt+0x326b8>
   3dcdc:	mov	r1, #0
   3dce0:	str	r1, [r0, #12]
   3dce4:	str	r1, [r0, #16]
   3dce8:	str	r4, [r0, #20]
   3dcec:	str	r0, [r0]
   3dcf0:	str	r0, [r0, #4]
   3dcf4:	pop	{r4, sl, fp, pc}
   3dcf8:	ldr	r0, [r0, #16]
   3dcfc:	bx	lr
   3dd00:	ldr	r0, [r0, #20]
   3dd04:	bx	lr
   3dd08:	str	r1, [r0, #16]
   3dd0c:	bx	lr
   3dd10:	str	r1, [r0, #20]
   3dd14:	bx	lr
   3dd18:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3dd1c:	add	fp, sp, #24
   3dd20:	ldr	r7, [r0, #16]
   3dd24:	ldr	r8, [r0, #20]
   3dd28:	mov	r5, r0
   3dd2c:	mov	r0, #24
   3dd30:	mov	r4, r1
   3dd34:	bl	44994 <bcmp@plt+0x326b8>
   3dd38:	mov	r6, r0
   3dd3c:	mov	r0, #0
   3dd40:	add	r1, r6, #12
   3dd44:	stm	r1, {r0, r7, r8}
   3dd48:	str	r6, [r6]
   3dd4c:	str	r6, [r6, #4]
   3dd50:	ldr	r7, [r5, #4]
   3dd54:	cmp	r7, r5
   3dd58:	beq	3dd78 <bcmp@plt+0x2ba9c>
   3dd5c:	ldr	r0, [r7, #8]
   3dd60:	blx	r4
   3dd64:	mov	r1, r6
   3dd68:	bl	3dd80 <bcmp@plt+0x2baa4>
   3dd6c:	ldr	r7, [r7, #4]
   3dd70:	cmp	r7, r5
   3dd74:	bne	3dd5c <bcmp@plt+0x2ba80>
   3dd78:	mov	r0, r6
   3dd7c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3dd80:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3dd84:	add	fp, sp, #24
   3dd88:	mov	r8, r0
   3dd8c:	mov	r0, #12
   3dd90:	mov	r4, r1
   3dd94:	bl	44994 <bcmp@plt+0x326b8>
   3dd98:	str	r0, [r0]
   3dd9c:	stmib	r0, {r0, r8}
   3dda0:	mov	r5, r0
   3dda4:	ldr	r2, [r4, #16]
   3dda8:	cmp	r2, #0
   3ddac:	beq	3de3c <bcmp@plt+0x2bb60>
   3ddb0:	ldr	r0, [r4, #12]
   3ddb4:	cmp	r0, #0
   3ddb8:	beq	3de60 <bcmp@plt+0x2bb84>
   3ddbc:	ldr	r7, [r4, #4]
   3ddc0:	cmp	r7, r4
   3ddc4:	beq	3de84 <bcmp@plt+0x2bba8>
   3ddc8:	ldr	r1, [r7, #8]
   3ddcc:	mov	r0, r8
   3ddd0:	blx	r2
   3ddd4:	mov	r6, #0
   3ddd8:	cmp	r0, #2
   3dddc:	beq	3de18 <bcmp@plt+0x2bb3c>
   3dde0:	mov	r1, #1
   3dde4:	cmn	r0, #1
   3dde8:	ble	3dec0 <bcmp@plt+0x2bbe4>
   3ddec:	ldr	r7, [r7, #4]
   3ddf0:	mov	r6, r1
   3ddf4:	cmp	r7, r4
   3ddf8:	beq	3de18 <bcmp@plt+0x2bb3c>
   3ddfc:	ldr	r1, [r7, #8]
   3de00:	ldr	r2, [r4, #16]
   3de04:	mov	r0, r8
   3de08:	blx	r2
   3de0c:	add	r1, r6, #1
   3de10:	cmp	r0, #2
   3de14:	bne	3dde4 <bcmp@plt+0x2bb08>
   3de18:	ldr	r0, [r4, #12]
   3de1c:	cmp	r6, r0
   3de20:	bne	3de90 <bcmp@plt+0x2bbb4>
   3de24:	ldr	r1, [r4]
   3de28:	stm	r5, {r1, r4}
   3de2c:	ldr	r1, [r4]
   3de30:	str	r5, [r1, #4]
   3de34:	str	r5, [r4]
   3de38:	b	3deb0 <bcmp@plt+0x2bbd4>
   3de3c:	ldr	r0, [r4, #4]
   3de40:	ldr	r1, [r0]
   3de44:	str	r1, [r5]
   3de48:	str	r0, [r5, #4]
   3de4c:	ldr	r1, [r0]
   3de50:	str	r5, [r1, #4]
   3de54:	str	r5, [r0]
   3de58:	ldr	r0, [r4, #12]
   3de5c:	b	3deb0 <bcmp@plt+0x2bbd4>
   3de60:	ldr	r0, [r4, #4]
   3de64:	ldr	r1, [r0]
   3de68:	str	r1, [r5]
   3de6c:	str	r0, [r5, #4]
   3de70:	ldr	r1, [r0]
   3de74:	str	r5, [r1, #4]
   3de78:	str	r5, [r0]
   3de7c:	mov	r0, #0
   3de80:	b	3deb0 <bcmp@plt+0x2bbd4>
   3de84:	mov	r6, #0
   3de88:	cmp	r6, r0
   3de8c:	beq	3de24 <bcmp@plt+0x2bb48>
   3de90:	ldr	r1, [r7]
   3de94:	ldr	r1, [r1, #4]
   3de98:	ldr	r2, [r1]
   3de9c:	str	r2, [r5]
   3dea0:	str	r1, [r5, #4]
   3dea4:	ldr	r2, [r1]
   3dea8:	str	r5, [r2, #4]
   3deac:	str	r5, [r1]
   3deb0:	add	r0, r0, #1
   3deb4:	str	r0, [r4, #12]
   3deb8:	mov	r0, #1
   3debc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3dec0:	mov	r0, r5
   3dec4:	bl	11f10 <free@plt>
   3dec8:	mov	r0, #0
   3decc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3ded0:	push	{r4, r5, fp, lr}
   3ded4:	add	fp, sp, #8
   3ded8:	mov	r4, r1
   3dedc:	ldr	r1, [r1, #16]
   3dee0:	mov	r5, r0
   3dee4:	mov	r0, #0
   3dee8:	cmp	r1, #0
   3deec:	popne	{r4, r5, fp, pc}
   3def0:	mov	r0, #12
   3def4:	bl	44994 <bcmp@plt+0x326b8>
   3def8:	str	r5, [r0, #8]
   3defc:	str	r0, [r0]
   3df00:	ldr	r1, [r4]
   3df04:	stm	r0, {r1, r4}
   3df08:	ldr	r1, [r4]
   3df0c:	str	r0, [r1, #4]
   3df10:	str	r0, [r4]
   3df14:	ldr	r0, [r4, #12]
   3df18:	add	r0, r0, #1
   3df1c:	str	r0, [r4, #12]
   3df20:	mov	r0, #1
   3df24:	pop	{r4, r5, fp, pc}
   3df28:	push	{r4, r5, r6, r7, fp, lr}
   3df2c:	add	fp, sp, #16
   3df30:	mov	r6, r0
   3df34:	ldr	r0, [r1, #12]
   3df38:	mov	r4, #0
   3df3c:	cmp	r0, #0
   3df40:	beq	3df54 <bcmp@plt+0x2bc78>
   3df44:	ldr	r7, [r1, #4]
   3df48:	mov	r5, r1
   3df4c:	cmp	r7, r5
   3df50:	bne	3df70 <bcmp@plt+0x2bc94>
   3df54:	mov	r0, r4
   3df58:	pop	{r4, r5, r6, r7, fp, pc}
   3df5c:	cmp	r1, r6
   3df60:	beq	3df90 <bcmp@plt+0x2bcb4>
   3df64:	ldr	r7, [r7, #4]
   3df68:	cmp	r7, r5
   3df6c:	beq	3df54 <bcmp@plt+0x2bc78>
   3df70:	ldr	r2, [r5, #16]
   3df74:	ldr	r1, [r7, #8]
   3df78:	cmp	r2, #0
   3df7c:	beq	3df5c <bcmp@plt+0x2bc80>
   3df80:	mov	r0, r6
   3df84:	blx	r2
   3df88:	cmp	r0, #0
   3df8c:	bne	3df64 <bcmp@plt+0x2bc88>
   3df90:	mov	r4, #1
   3df94:	mov	r0, r4
   3df98:	pop	{r4, r5, r6, r7, fp, pc}
   3df9c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3dfa0:	add	fp, sp, #24
   3dfa4:	mov	r7, r0
   3dfa8:	ldr	r0, [r1, #12]
   3dfac:	mov	r8, #0
   3dfb0:	cmp	r0, #0
   3dfb4:	beq	3e004 <bcmp@plt+0x2bd28>
   3dfb8:	ldr	r4, [r1, #4]
   3dfbc:	mov	r6, r1
   3dfc0:	cmp	r4, r1
   3dfc4:	beq	3e004 <bcmp@plt+0x2bd28>
   3dfc8:	mov	r5, r2
   3dfcc:	b	3dfe4 <bcmp@plt+0x2bd08>
   3dfd0:	cmp	r1, r7
   3dfd4:	beq	3e000 <bcmp@plt+0x2bd24>
   3dfd8:	ldr	r4, [r4, #4]
   3dfdc:	cmp	r4, r6
   3dfe0:	beq	3e004 <bcmp@plt+0x2bd28>
   3dfe4:	ldr	r1, [r4, #8]
   3dfe8:	cmp	r5, #0
   3dfec:	beq	3dfd0 <bcmp@plt+0x2bcf4>
   3dff0:	mov	r0, r7
   3dff4:	blx	r5
   3dff8:	cmp	r0, #0
   3dffc:	bne	3dfd8 <bcmp@plt+0x2bcfc>
   3e000:	mov	r8, #1
   3e004:	mov	r0, r8
   3e008:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3e00c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e010:	add	fp, sp, #28
   3e014:	sub	sp, sp, #4
   3e018:	ldr	r5, [r0, #4]
   3e01c:	cmp	r5, r0
   3e020:	beq	3e090 <bcmp@plt+0x2bdb4>
   3e024:	ldr	r8, [pc, #108]	; 3e098 <bcmp@plt+0x2bdbc>
   3e028:	ldr	sl, [pc, #108]	; 3e09c <bcmp@plt+0x2bdc0>
   3e02c:	mov	r4, r2
   3e030:	mov	r9, r1
   3e034:	mov	r6, r0
   3e038:	mov	r7, #1
   3e03c:	ldr	sl, [pc, sl]
   3e040:	add	r8, pc, r8
   3e044:	b	3e070 <bcmp@plt+0x2bd94>
   3e048:	blx	r9
   3e04c:	mov	r3, r0
   3e050:	mov	r0, r4
   3e054:	mov	r1, r8
   3e058:	mov	r2, r7
   3e05c:	bl	40d10 <bcmp@plt+0x2ea34>
   3e060:	ldr	r5, [r5, #4]
   3e064:	add	r7, r7, #1
   3e068:	cmp	r5, r6
   3e06c:	beq	3e090 <bcmp@plt+0x2bdb4>
   3e070:	ldr	r0, [r5, #8]
   3e074:	cmp	r4, #5
   3e078:	blt	3e048 <bcmp@plt+0x2bd6c>
   3e07c:	ldr	r1, [sl]
   3e080:	add	r1, r1, #4
   3e084:	cmp	r1, r4
   3e088:	bge	3e048 <bcmp@plt+0x2bd6c>
   3e08c:	b	3e060 <bcmp@plt+0x2bd84>
   3e090:	sub	sp, fp, #28
   3e094:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e098:	andeq	fp, r1, ip, lsl #26
   3e09c:	andeq	r8, r3, ip, asr #6
   3e0a0:	push	{r4, sl, fp, lr}
   3e0a4:	add	fp, sp, #8
   3e0a8:	cmp	r0, #0
   3e0ac:	movne	r4, r1
   3e0b0:	cmpne	r1, #0
   3e0b4:	bne	3e0bc <bcmp@plt+0x2bde0>
   3e0b8:	pop	{r4, sl, fp, pc}
   3e0bc:	ldm	r0, {r1, r2}
   3e0c0:	str	r2, [r1, #4]
   3e0c4:	ldr	r2, [r0, #4]
   3e0c8:	str	r1, [r2]
   3e0cc:	bl	11f10 <free@plt>
   3e0d0:	ldr	r0, [r4, #12]
   3e0d4:	sub	r0, r0, #1
   3e0d8:	str	r0, [r4, #12]
   3e0dc:	pop	{r4, sl, fp, pc}
   3e0e0:	push	{r4, r5, fp, lr}
   3e0e4:	add	fp, sp, #8
   3e0e8:	mov	r4, r0
   3e0ec:	ldr	r0, [r0, #12]
   3e0f0:	cmp	r0, #0
   3e0f4:	beq	3e124 <bcmp@plt+0x2be48>
   3e0f8:	ldr	r0, [r4, #4]
   3e0fc:	ldm	r0, {r1, r2, r5}
   3e100:	str	r2, [r1, #4]
   3e104:	ldr	r2, [r0, #4]
   3e108:	str	r1, [r2]
   3e10c:	bl	11f10 <free@plt>
   3e110:	ldr	r0, [r4, #12]
   3e114:	sub	r0, r0, #1
   3e118:	str	r0, [r4, #12]
   3e11c:	mov	r0, r5
   3e120:	pop	{r4, r5, fp, pc}
   3e124:	mov	r5, #0
   3e128:	mov	r0, r5
   3e12c:	pop	{r4, r5, fp, pc}
   3e130:	push	{r4, r5, fp, lr}
   3e134:	add	fp, sp, #8
   3e138:	mov	r4, r0
   3e13c:	ldr	r0, [r0, #12]
   3e140:	cmp	r0, #0
   3e144:	beq	3e174 <bcmp@plt+0x2be98>
   3e148:	ldr	r0, [r4]
   3e14c:	ldm	r0, {r1, r2, r5}
   3e150:	str	r2, [r1, #4]
   3e154:	ldr	r2, [r0, #4]
   3e158:	str	r1, [r2]
   3e15c:	bl	11f10 <free@plt>
   3e160:	ldr	r0, [r4, #12]
   3e164:	sub	r0, r0, #1
   3e168:	str	r0, [r4, #12]
   3e16c:	mov	r0, r5
   3e170:	pop	{r4, r5, fp, pc}
   3e174:	mov	r5, #0
   3e178:	mov	r0, r5
   3e17c:	pop	{r4, r5, fp, pc}
   3e180:	push	{r4, r5, fp, lr}
   3e184:	add	fp, sp, #8
   3e188:	cmp	r0, #0
   3e18c:	movne	r4, r1
   3e190:	cmpne	r1, #0
   3e194:	bne	3e19c <bcmp@plt+0x2bec0>
   3e198:	pop	{r4, r5, fp, pc}
   3e19c:	mov	r5, r0
   3e1a0:	ldr	r0, [r0]
   3e1a4:	ldr	r1, [r5, #4]
   3e1a8:	str	r1, [r0, #4]
   3e1ac:	ldr	r1, [r5, #4]
   3e1b0:	str	r0, [r1]
   3e1b4:	ldr	r1, [r4, #20]
   3e1b8:	cmp	r1, #0
   3e1bc:	beq	3e1c8 <bcmp@plt+0x2beec>
   3e1c0:	ldr	r0, [r5, #8]
   3e1c4:	blx	r1
   3e1c8:	mov	r0, r5
   3e1cc:	bl	11f10 <free@plt>
   3e1d0:	ldr	r0, [r4, #12]
   3e1d4:	sub	r0, r0, #1
   3e1d8:	str	r0, [r4, #12]
   3e1dc:	pop	{r4, r5, fp, pc}
   3e1e0:	push	{r4, r5, r6, sl, fp, lr}
   3e1e4:	add	fp, sp, #16
   3e1e8:	cmp	r1, #0
   3e1ec:	beq	3e298 <bcmp@plt+0x2bfbc>
   3e1f0:	mov	r6, r0
   3e1f4:	ldr	r0, [r1, #12]
   3e1f8:	mov	r4, r1
   3e1fc:	cmp	r0, #0
   3e200:	beq	3e298 <bcmp@plt+0x2bfbc>
   3e204:	ldr	r2, [r4, #16]
   3e208:	ldr	r5, [r4, #4]
   3e20c:	cmp	r2, #0
   3e210:	beq	3e24c <bcmp@plt+0x2bf70>
   3e214:	cmp	r5, r4
   3e218:	beq	3e298 <bcmp@plt+0x2bfbc>
   3e21c:	ldr	r1, [r5, #8]
   3e220:	mov	r0, r6
   3e224:	blx	r2
   3e228:	cmp	r0, #0
   3e22c:	beq	3e260 <bcmp@plt+0x2bf84>
   3e230:	ldr	r5, [r5, #4]
   3e234:	cmp	r5, r4
   3e238:	beq	3e298 <bcmp@plt+0x2bfbc>
   3e23c:	ldr	r1, [r5, #8]
   3e240:	ldr	r2, [r4, #16]
   3e244:	b	3e220 <bcmp@plt+0x2bf44>
   3e248:	ldr	r5, [r5, #4]
   3e24c:	cmp	r5, r4
   3e250:	beq	3e298 <bcmp@plt+0x2bfbc>
   3e254:	ldr	r0, [r5, #8]
   3e258:	cmp	r0, r6
   3e25c:	bne	3e248 <bcmp@plt+0x2bf6c>
   3e260:	ldm	r5, {r0, r1}
   3e264:	str	r1, [r0, #4]
   3e268:	ldr	r1, [r5, #4]
   3e26c:	str	r0, [r1]
   3e270:	ldr	r1, [r4, #20]
   3e274:	cmp	r1, #0
   3e278:	beq	3e284 <bcmp@plt+0x2bfa8>
   3e27c:	ldr	r0, [r5, #8]
   3e280:	blx	r1
   3e284:	mov	r0, r5
   3e288:	bl	11f10 <free@plt>
   3e28c:	ldr	r0, [r4, #12]
   3e290:	sub	r0, r0, #1
   3e294:	str	r0, [r4, #12]
   3e298:	pop	{r4, r5, r6, sl, fp, pc}
   3e29c:	push	{r4, r5, fp, lr}
   3e2a0:	add	fp, sp, #8
   3e2a4:	cmp	r1, #0
   3e2a8:	beq	3e310 <bcmp@plt+0x2c034>
   3e2ac:	mov	r4, r1
   3e2b0:	ldr	r1, [r1, #12]
   3e2b4:	cmp	r1, #0
   3e2b8:	popeq	{r4, r5, fp, pc}
   3e2bc:	add	r1, r4, #4
   3e2c0:	ldr	r5, [r1]
   3e2c4:	cmp	r5, r4
   3e2c8:	beq	3e310 <bcmp@plt+0x2c034>
   3e2cc:	ldr	r2, [r5, #8]
   3e2d0:	add	r1, r5, #4
   3e2d4:	cmp	r2, r0
   3e2d8:	bne	3e2c0 <bcmp@plt+0x2bfe4>
   3e2dc:	ldm	r5, {r1, r2}
   3e2e0:	str	r2, [r1, #4]
   3e2e4:	ldr	r2, [r5, #4]
   3e2e8:	str	r1, [r2]
   3e2ec:	ldr	r1, [r4, #20]
   3e2f0:	cmp	r1, #0
   3e2f4:	beq	3e2fc <bcmp@plt+0x2c020>
   3e2f8:	blx	r1
   3e2fc:	mov	r0, r5
   3e300:	bl	11f10 <free@plt>
   3e304:	ldr	r0, [r4, #12]
   3e308:	sub	r0, r0, #1
   3e30c:	str	r0, [r4, #12]
   3e310:	pop	{r4, r5, fp, pc}
   3e314:	push	{r4, r5, r6, sl, fp, lr}
   3e318:	add	fp, sp, #16
   3e31c:	cmp	r0, #0
   3e320:	beq	3e340 <bcmp@plt+0x2c064>
   3e324:	mov	r4, r0
   3e328:	ldr	r0, [r0, #12]
   3e32c:	cmp	r0, #0
   3e330:	beq	3e340 <bcmp@plt+0x2c064>
   3e334:	ldr	r5, [r4, #4]
   3e338:	cmp	r5, r4
   3e33c:	bne	3e364 <bcmp@plt+0x2c088>
   3e340:	pop	{r4, r5, r6, sl, fp, pc}
   3e344:	mov	r0, r5
   3e348:	bl	11f10 <free@plt>
   3e34c:	ldr	r0, [r4, #12]
   3e350:	sub	r0, r0, #1
   3e354:	str	r0, [r4, #12]
   3e358:	cmp	r6, r4
   3e35c:	mov	r5, r6
   3e360:	beq	3e340 <bcmp@plt+0x2c064>
   3e364:	ldr	r6, [r5, #4]
   3e368:	cmp	r5, #0
   3e36c:	beq	3e358 <bcmp@plt+0x2c07c>
   3e370:	ldr	r0, [r5]
   3e374:	str	r6, [r0, #4]
   3e378:	ldr	r1, [r5, #4]
   3e37c:	str	r0, [r1]
   3e380:	ldr	r1, [r4, #20]
   3e384:	cmp	r1, #0
   3e388:	beq	3e344 <bcmp@plt+0x2c068>
   3e38c:	ldr	r0, [r5, #8]
   3e390:	blx	r1
   3e394:	b	3e344 <bcmp@plt+0x2c068>
   3e398:	cmp	r0, #0
   3e39c:	bxeq	lr
   3e3a0:	push	{r4, r5, r6, sl, fp, lr}
   3e3a4:	add	fp, sp, #16
   3e3a8:	mov	r4, r0
   3e3ac:	ldr	r0, [r0, #12]
   3e3b0:	cmp	r0, #0
   3e3b4:	beq	3e41c <bcmp@plt+0x2c140>
   3e3b8:	ldr	r5, [r4, #4]
   3e3bc:	cmp	r5, r4
   3e3c0:	bne	3e3e8 <bcmp@plt+0x2c10c>
   3e3c4:	b	3e41c <bcmp@plt+0x2c140>
   3e3c8:	mov	r0, r5
   3e3cc:	bl	11f10 <free@plt>
   3e3d0:	ldr	r0, [r4, #12]
   3e3d4:	sub	r0, r0, #1
   3e3d8:	str	r0, [r4, #12]
   3e3dc:	cmp	r6, r4
   3e3e0:	mov	r5, r6
   3e3e4:	beq	3e41c <bcmp@plt+0x2c140>
   3e3e8:	ldr	r6, [r5, #4]
   3e3ec:	cmp	r5, #0
   3e3f0:	beq	3e3dc <bcmp@plt+0x2c100>
   3e3f4:	ldr	r0, [r5]
   3e3f8:	str	r6, [r0, #4]
   3e3fc:	ldr	r1, [r5, #4]
   3e400:	str	r0, [r1]
   3e404:	ldr	r1, [r4, #20]
   3e408:	cmp	r1, #0
   3e40c:	beq	3e3c8 <bcmp@plt+0x2c0ec>
   3e410:	ldr	r0, [r5, #8]
   3e414:	blx	r1
   3e418:	b	3e3c8 <bcmp@plt+0x2c0ec>
   3e41c:	mov	r0, r4
   3e420:	pop	{r4, r5, r6, sl, fp, lr}
   3e424:	b	11f10 <free@plt>
   3e428:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3e42c:	add	fp, sp, #24
   3e430:	sub	sp, sp, #8
   3e434:	mov	r4, #1
   3e438:	cmp	r0, #0
   3e43c:	beq	3e4f8 <bcmp@plt+0x2c21c>
   3e440:	mov	r5, r2
   3e444:	mov	r2, r0
   3e448:	cmp	r0, #1
   3e44c:	bne	3e4d0 <bcmp@plt+0x2c1f4>
   3e450:	ldr	r9, [fp, #8]
   3e454:	mov	r0, #4
   3e458:	mov	r7, r3
   3e45c:	mov	r6, r1
   3e460:	bl	2a6b4 <bcmp@plt+0x183d8>
   3e464:	vmov.i32	q8, #0	; 0x00000000
   3e468:	mov	r8, r0
   3e46c:	mov	r0, r9
   3e470:	mov	r1, #0
   3e474:	vst1.8	{d16-d17}, [r0]!
   3e478:	str	r1, [r0]
   3e47c:	mov	r0, r6
   3e480:	bl	1203c <strlen@plt>
   3e484:	mov	r2, r0
   3e488:	mov	r0, r8
   3e48c:	mov	r1, r6
   3e490:	mov	r3, r5
   3e494:	stm	sp, {r7, r9}
   3e498:	bl	2ae08 <bcmp@plt+0x18b2c>
   3e49c:	cmp	r0, #0
   3e4a0:	beq	3e4f8 <bcmp@plt+0x2c21c>
   3e4a4:	ldr	r0, [pc, #88]	; 3e504 <bcmp@plt+0x2c228>
   3e4a8:	ldr	r0, [pc, r0]
   3e4ac:	ldr	r0, [r0]
   3e4b0:	cmp	r0, #2
   3e4b4:	blt	3e4c8 <bcmp@plt+0x2c1ec>
   3e4b8:	ldr	r1, [pc, #72]	; 3e508 <bcmp@plt+0x2c22c>
   3e4bc:	mov	r0, #6
   3e4c0:	add	r1, pc, r1
   3e4c4:	bl	40d10 <bcmp@plt+0x2ea34>
   3e4c8:	mov	r4, #0
   3e4cc:	b	3e4f8 <bcmp@plt+0x2c21c>
   3e4d0:	ldr	r0, [pc, #52]	; 3e50c <bcmp@plt+0x2c230>
   3e4d4:	mov	r4, #0
   3e4d8:	ldr	r0, [pc, r0]
   3e4dc:	ldr	r0, [r0]
   3e4e0:	cmp	r0, #2
   3e4e4:	blt	3e4f8 <bcmp@plt+0x2c21c>
   3e4e8:	ldr	r1, [pc, #32]	; 3e510 <bcmp@plt+0x2c234>
   3e4ec:	mov	r0, #6
   3e4f0:	add	r1, pc, r1
   3e4f4:	bl	40d10 <bcmp@plt+0x2ea34>
   3e4f8:	mov	r0, r4
   3e4fc:	sub	sp, fp, #24
   3e500:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3e504:	andeq	r7, r3, r0, ror #29
   3e508:	andeq	r0, r2, r7, lsl r7
   3e50c:			; <UNDEFINED> instruction: 0x00037eb0
   3e510:			; <UNDEFINED> instruction: 0x000206b7
   3e514:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e518:	add	fp, sp, #28
   3e51c:	sub	sp, sp, #12
   3e520:	cmp	r0, #1
   3e524:	bne	3e5d0 <bcmp@plt+0x2c2f4>
   3e528:	mov	r0, #20
   3e52c:	mov	r6, r3
   3e530:	mov	r8, r2
   3e534:	mov	r7, r1
   3e538:	bl	449c8 <bcmp@plt+0x326ec>
   3e53c:	cmp	r0, #0
   3e540:	beq	3e600 <bcmp@plt+0x2c324>
   3e544:	ldr	r9, [fp, #8]
   3e548:	mov	r5, r0
   3e54c:	mov	r4, #0
   3e550:	mov	r1, r5
   3e554:	mov	r0, r9
   3e558:	vld1.8	{d16-d17}, [r0]!
   3e55c:	vst1.8	{d16-d17}, [r1]!
   3e560:	vmov.i32	q8, #0	; 0x00000000
   3e564:	ldr	r2, [r0]
   3e568:	str	r2, [r1]
   3e56c:	str	r4, [r0]
   3e570:	mov	r0, #4
   3e574:	vst1.8	{d16-d17}, [r9]
   3e578:	bl	2a6b4 <bcmp@plt+0x183d8>
   3e57c:	mov	sl, r0
   3e580:	mov	r0, r7
   3e584:	bl	1203c <strlen@plt>
   3e588:	mov	r2, r0
   3e58c:	mov	r0, sl
   3e590:	mov	r1, r7
   3e594:	mov	r3, r8
   3e598:	stm	sp, {r6, r9}
   3e59c:	bl	2ae08 <bcmp@plt+0x18b2c>
   3e5a0:	cmp	r0, #0
   3e5a4:	beq	3e618 <bcmp@plt+0x2c33c>
   3e5a8:	ldr	r0, [pc, #164]	; 3e654 <bcmp@plt+0x2c378>
   3e5ac:	ldr	r0, [pc, r0]
   3e5b0:	ldr	r0, [r0]
   3e5b4:	cmp	r0, #2
   3e5b8:	blt	3e63c <bcmp@plt+0x2c360>
   3e5bc:	ldr	r1, [pc, #148]	; 3e658 <bcmp@plt+0x2c37c>
   3e5c0:	mov	r0, #6
   3e5c4:	add	r1, pc, r1
   3e5c8:	bl	40d10 <bcmp@plt+0x2ea34>
   3e5cc:	b	3e63c <bcmp@plt+0x2c360>
   3e5d0:	mov	r2, r0
   3e5d4:	ldr	r0, [pc, #112]	; 3e64c <bcmp@plt+0x2c370>
   3e5d8:	mov	r4, #0
   3e5dc:	ldr	r0, [pc, r0]
   3e5e0:	ldr	r0, [r0]
   3e5e4:	cmp	r0, #2
   3e5e8:	blt	3e63c <bcmp@plt+0x2c360>
   3e5ec:	ldr	r1, [pc, #92]	; 3e650 <bcmp@plt+0x2c374>
   3e5f0:	mov	r0, #6
   3e5f4:	add	r1, pc, r1
   3e5f8:	bl	40d10 <bcmp@plt+0x2ea34>
   3e5fc:	b	3e63c <bcmp@plt+0x2c360>
   3e600:	ldr	r1, [pc, #64]	; 3e648 <bcmp@plt+0x2c36c>
   3e604:	mov	r0, #2
   3e608:	add	r1, pc, r1
   3e60c:	bl	40d10 <bcmp@plt+0x2ea34>
   3e610:	mvn	r4, #3
   3e614:	b	3e63c <bcmp@plt+0x2c360>
   3e618:	mov	r0, r9
   3e61c:	mov	r1, r5
   3e620:	mov	r2, #20
   3e624:	bl	11de4 <strncmp@plt>
   3e628:	mov	r4, r0
   3e62c:	mov	r0, r5
   3e630:	bl	11f10 <free@plt>
   3e634:	clz	r0, r4
   3e638:	lsr	r4, r0, #5
   3e63c:	mov	r0, r4
   3e640:	sub	sp, fp, #28
   3e644:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e648:	strdeq	r0, [r2], -r9
   3e64c:	andeq	r7, r3, ip, lsr #27
   3e650:			; <UNDEFINED> instruction: 0x000205b3
   3e654:	ldrdeq	r7, [r3], -ip
   3e658:	andeq	r0, r2, lr, asr r6
   3e65c:	andeq	r0, r0, r0
   3e660:	push	{r4, sl, fp, lr}
   3e664:	add	fp, sp, #8
   3e668:	mov	r0, #8
   3e66c:	bl	44994 <bcmp@plt+0x326b8>
   3e670:	mov	r4, r0
   3e674:	mov	r0, #1
   3e678:	mov	r1, #28
   3e67c:	bl	12204 <calloc@plt>
   3e680:	str	r0, [r4]
   3e684:	mov	r0, r4
   3e688:	pop	{r4, sl, fp, pc}
   3e68c:	push	{r4, r5, fp, lr}
   3e690:	add	fp, sp, #8
   3e694:	mov	r4, r0
   3e698:	mov	r0, #8
   3e69c:	bl	44994 <bcmp@plt+0x326b8>
   3e6a0:	mov	r5, r0
   3e6a4:	mov	r0, #1
   3e6a8:	mov	r1, #28
   3e6ac:	bl	12204 <calloc@plt>
   3e6b0:	stm	r5, {r0, r4}
   3e6b4:	mov	r0, r5
   3e6b8:	pop	{r4, r5, fp, pc}
   3e6bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e6c0:	add	fp, sp, #28
   3e6c4:	sub	sp, sp, #20
   3e6c8:	ldr	r6, [r0]
   3e6cc:	mov	r7, r1
   3e6d0:	mov	sl, r0
   3e6d4:	mov	r9, r2
   3e6d8:	mov	r1, r6
   3e6dc:	ldr	r0, [r1, #8]!
   3e6e0:	str	r1, [sp, #16]
   3e6e4:	ldr	r1, [r6, #12]
   3e6e8:	cmp	r0, r1
   3e6ec:	bcc	3e70c <bcmp@plt+0x2c430>
   3e6f0:	ldm	r6, {r0, r1}
   3e6f4:	mov	r2, #1
   3e6f8:	cmp	r0, r1, lsl #1
   3e6fc:	mvnhi	r2, #0
   3e700:	add	r1, r0, r2
   3e704:	mov	r0, r6
   3e708:	bl	3ec40 <bcmp@plt+0x2c964>
   3e70c:	ldr	r3, [r6]
   3e710:	ldr	r1, [r6, #16]
   3e714:	mvn	r2, #3
   3e718:	mov	r5, #30
   3e71c:	mov	ip, #2
   3e720:	sub	r4, r3, #1
   3e724:	and	r8, r4, r7
   3e728:	and	r0, r2, r8, lsr #2
   3e72c:	and	r5, r5, r8, lsl #1
   3e730:	ldr	r0, [r1, r0]
   3e734:	tst	r0, ip, lsl r5
   3e738:	beq	3e744 <bcmp@plt+0x2c468>
   3e73c:	mov	r0, r8
   3e740:	b	3e814 <bcmp@plt+0x2c538>
   3e744:	lsr	r0, r7, #3
   3e748:	str	r9, [sp, #12]
   3e74c:	mov	ip, #1
   3e750:	mov	r5, r8
   3e754:	str	sl, [sp, #8]
   3e758:	str	r3, [sp, #4]
   3e75c:	eor	r0, r0, r7, lsl #3
   3e760:	orr	r0, r0, #1
   3e764:	and	r9, r4, r0
   3e768:	mov	r0, r3
   3e76c:	b	3e788 <bcmp@plt+0x2c4ac>
   3e770:	tst	sl, ip, lsl lr
   3e774:	add	r3, r5, r9
   3e778:	movne	r0, r5
   3e77c:	and	r5, r3, r4
   3e780:	cmp	r5, r8
   3e784:	beq	3e7e4 <bcmp@plt+0x2c508>
   3e788:	and	r3, r2, r5, lsr #2
   3e78c:	ldr	sl, [r1, r3]
   3e790:	mov	r3, #30
   3e794:	and	lr, r3, r5, lsl #1
   3e798:	mov	r3, #2
   3e79c:	tst	r3, sl, lsr lr
   3e7a0:	bne	3e7c0 <bcmp@plt+0x2c4e4>
   3e7a4:	lsr	r3, sl, lr
   3e7a8:	tst	r3, #1
   3e7ac:	bne	3e770 <bcmp@plt+0x2c494>
   3e7b0:	ldr	r3, [r6, #20]
   3e7b4:	ldr	r3, [r3, r5, lsl #2]
   3e7b8:	cmp	r3, r7
   3e7bc:	bne	3e770 <bcmp@plt+0x2c494>
   3e7c0:	mov	r2, #2
   3e7c4:	ldr	r9, [sp, #12]
   3e7c8:	mov	r8, r5
   3e7cc:	mov	r5, r0
   3e7d0:	and	r2, sl, r2, lsl lr
   3e7d4:	ldmib	sp, {r3, sl}
   3e7d8:	clz	r2, r2
   3e7dc:	lsr	r2, r2, #5
   3e7e0:	b	3e800 <bcmp@plt+0x2c524>
   3e7e4:	ldr	r3, [sp, #4]
   3e7e8:	ldr	r9, [sp, #12]
   3e7ec:	ldr	sl, [sp, #8]
   3e7f0:	mov	r2, #1
   3e7f4:	cmp	r0, r3
   3e7f8:	mov	r5, r3
   3e7fc:	bne	3e814 <bcmp@plt+0x2c538>
   3e800:	cmp	r5, r3
   3e804:	moveq	r5, r8
   3e808:	cmp	r2, #0
   3e80c:	movne	r5, r8
   3e810:	mov	r0, r5
   3e814:	lsr	r2, r0, #4
   3e818:	mov	r3, #2
   3e81c:	ldr	r5, [r1, r2, lsl #2]
   3e820:	mov	r1, #30
   3e824:	and	r1, r1, r0, lsl #1
   3e828:	tst	r3, r5, lsr r1
   3e82c:	bne	3e860 <bcmp@plt+0x2c584>
   3e830:	lsr	r3, r5, r1
   3e834:	tst	r3, #1
   3e838:	beq	3e898 <bcmp@plt+0x2c5bc>
   3e83c:	ldr	r3, [r6, #20]
   3e840:	mov	r5, #3
   3e844:	str	r7, [r3, r0, lsl #2]
   3e848:	ldr	r3, [r6, #16]
   3e84c:	ldr	r7, [r3, r2, lsl #2]
   3e850:	bic	r1, r7, r5, lsl r1
   3e854:	str	r1, [r3, r2, lsl #2]
   3e858:	add	r2, r6, #4
   3e85c:	b	3e88c <bcmp@plt+0x2c5b0>
   3e860:	ldr	r3, [r6, #20]
   3e864:	mov	r5, #3
   3e868:	str	r7, [r3, r0, lsl #2]
   3e86c:	ldr	r3, [r6, #16]
   3e870:	ldr	r7, [r3, r2, lsl #2]
   3e874:	bic	r1, r7, r5, lsl r1
   3e878:	str	r1, [r3, r2, lsl #2]
   3e87c:	ldr	r2, [sp, #16]
   3e880:	ldr	r1, [r6, #4]
   3e884:	add	r1, r1, #1
   3e888:	str	r1, [r6, #4]
   3e88c:	ldr	r1, [r2]
   3e890:	add	r1, r1, #1
   3e894:	str	r1, [r2]
   3e898:	ldr	r1, [sl]
   3e89c:	ldr	r1, [r1, #24]
   3e8a0:	str	r9, [r1, r0, lsl #2]
   3e8a4:	sub	sp, fp, #28
   3e8a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e8ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e8b0:	add	fp, sp, #28
   3e8b4:	sub	sp, sp, #4
   3e8b8:	ldr	lr, [r0]
   3e8bc:	mov	r0, #0
   3e8c0:	ldr	r2, [lr]
   3e8c4:	cmp	r2, #0
   3e8c8:	beq	3e97c <bcmp@plt+0x2c6a0>
   3e8cc:	sub	r4, r2, #1
   3e8d0:	str	r2, [sp]
   3e8d4:	lsr	r2, r1, #3
   3e8d8:	ldr	r3, [lr, #16]
   3e8dc:	mvn	r8, #3
   3e8e0:	mov	r9, #30
   3e8e4:	mov	sl, #2
   3e8e8:	eor	r2, r2, r1, lsl #3
   3e8ec:	and	r5, r4, r1
   3e8f0:	orr	r2, r2, #1
   3e8f4:	and	r6, r4, r2
   3e8f8:	mov	r2, r5
   3e8fc:	b	3e910 <bcmp@plt+0x2c634>
   3e900:	add	r0, r2, r6
   3e904:	and	r2, r0, r4
   3e908:	cmp	r2, r5
   3e90c:	beq	3e984 <bcmp@plt+0x2c6a8>
   3e910:	and	r7, r8, r2, lsr #2
   3e914:	and	ip, r9, r2, lsl #1
   3e918:	ldr	r7, [r3, r7]
   3e91c:	tst	sl, r7, lsr ip
   3e920:	bne	3e940 <bcmp@plt+0x2c664>
   3e924:	lsr	r0, r7, ip
   3e928:	tst	r0, #1
   3e92c:	bne	3e900 <bcmp@plt+0x2c624>
   3e930:	ldr	r0, [lr, #20]
   3e934:	ldr	r0, [r0, r2, lsl #2]
   3e938:	cmp	r0, r1
   3e93c:	bne	3e900 <bcmp@plt+0x2c624>
   3e940:	ldr	r0, [sp]
   3e944:	mov	r1, #3
   3e948:	tst	r7, r1, lsl ip
   3e94c:	movne	r2, r0
   3e950:	cmp	r2, r0
   3e954:	mov	r0, #0
   3e958:	beq	3e97c <bcmp@plt+0x2c6a0>
   3e95c:	ldr	r5, [lr, #24]
   3e960:	lsr	r4, r2, #4
   3e964:	mov	r0, #30
   3e968:	ldr	r6, [r3, r4, lsl #2]
   3e96c:	and	r7, r0, r2, lsl #1
   3e970:	ldr	r0, [r5, r2, lsl #2]
   3e974:	tst	r6, r1, lsl r7
   3e978:	beq	3e990 <bcmp@plt+0x2c6b4>
   3e97c:	sub	sp, fp, #28
   3e980:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e984:	mov	r0, #0
   3e988:	sub	sp, fp, #28
   3e98c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e990:	mov	r1, #1
   3e994:	orr	r1, r6, r1, lsl r7
   3e998:	str	r1, [r3, r4, lsl #2]
   3e99c:	ldr	r1, [lr, #4]
   3e9a0:	sub	r1, r1, #1
   3e9a4:	str	r1, [lr, #4]
   3e9a8:	sub	sp, fp, #28
   3e9ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e9b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e9b4:	add	fp, sp, #28
   3e9b8:	sub	sp, sp, #4
   3e9bc:	ldr	lr, [r0]
   3e9c0:	mov	r0, #0
   3e9c4:	ldr	r2, [lr]
   3e9c8:	cmp	r2, #0
   3e9cc:	beq	3ea68 <bcmp@plt+0x2c78c>
   3e9d0:	lsr	r3, r1, #3
   3e9d4:	ldr	r6, [lr, #16]
   3e9d8:	str	r2, [sp]
   3e9dc:	sub	r2, r2, #1
   3e9e0:	mvn	r8, #3
   3e9e4:	mov	r9, #30
   3e9e8:	mov	sl, #2
   3e9ec:	eor	r3, r3, r1, lsl #3
   3e9f0:	and	r4, r2, r1
   3e9f4:	orr	r3, r3, #1
   3e9f8:	and	r5, r2, r3
   3e9fc:	mov	r3, r4
   3ea00:	b	3ea14 <bcmp@plt+0x2c738>
   3ea04:	add	r0, r3, r5
   3ea08:	and	r3, r0, r2
   3ea0c:	cmp	r3, r4
   3ea10:	beq	3ea70 <bcmp@plt+0x2c794>
   3ea14:	and	r7, r8, r3, lsr #2
   3ea18:	and	ip, r9, r3, lsl #1
   3ea1c:	ldr	r7, [r6, r7]
   3ea20:	tst	sl, r7, lsr ip
   3ea24:	bne	3ea44 <bcmp@plt+0x2c768>
   3ea28:	lsr	r0, r7, ip
   3ea2c:	tst	r0, #1
   3ea30:	bne	3ea04 <bcmp@plt+0x2c728>
   3ea34:	ldr	r0, [lr, #20]
   3ea38:	ldr	r0, [r0, r3, lsl #2]
   3ea3c:	cmp	r0, r1
   3ea40:	bne	3ea04 <bcmp@plt+0x2c728>
   3ea44:	mov	r0, #3
   3ea48:	tst	r7, r0, lsl ip
   3ea4c:	ldr	r0, [sp]
   3ea50:	movne	r3, r0
   3ea54:	cmp	r3, r0
   3ea58:	mov	r0, #0
   3ea5c:	beq	3ea68 <bcmp@plt+0x2c78c>
   3ea60:	ldr	r0, [lr, #24]
   3ea64:	ldr	r0, [r0, r3, lsl #2]
   3ea68:	sub	sp, fp, #28
   3ea6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ea70:	mov	r0, #0
   3ea74:	sub	sp, fp, #28
   3ea78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ea7c:	cmp	r0, #0
   3ea80:	bxeq	lr
   3ea84:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3ea88:	add	fp, sp, #24
   3ea8c:	ldr	r5, [r0]
   3ea90:	mov	r4, r0
   3ea94:	ldr	r0, [r5]
   3ea98:	cmp	r0, #0
   3ea9c:	beq	3eb00 <bcmp@plt+0x2c824>
   3eaa0:	mov	r6, #0
   3eaa4:	mvn	r8, #3
   3eaa8:	mov	r9, #3
   3eaac:	mov	r7, #0
   3eab0:	b	3eac8 <bcmp@plt+0x2c7ec>
   3eab4:	ldr	r0, [r5]
   3eab8:	add	r7, r7, #1
   3eabc:	add	r6, r6, #2
   3eac0:	cmp	r7, r0
   3eac4:	beq	3eb00 <bcmp@plt+0x2c824>
   3eac8:	ldr	r1, [r5, #16]
   3eacc:	and	r0, r8, r7, lsr #2
   3ead0:	ldr	r0, [r1, r0]
   3ead4:	and	r1, r6, #30
   3ead8:	tst	r0, r9, lsl r1
   3eadc:	bne	3eab4 <bcmp@plt+0x2c7d8>
   3eae0:	ldr	r1, [r4, #4]
   3eae4:	cmp	r1, #0
   3eae8:	beq	3eab4 <bcmp@plt+0x2c7d8>
   3eaec:	ldr	r0, [r5, #24]
   3eaf0:	ldr	r0, [r0, r7, lsl #2]
   3eaf4:	blx	r1
   3eaf8:	ldr	r5, [r4]
   3eafc:	b	3eab4 <bcmp@plt+0x2c7d8>
   3eb00:	cmp	r5, #0
   3eb04:	beq	3eb28 <bcmp@plt+0x2c84c>
   3eb08:	ldr	r0, [r5, #20]
   3eb0c:	bl	11f10 <free@plt>
   3eb10:	ldr	r0, [r5, #16]
   3eb14:	bl	11f10 <free@plt>
   3eb18:	ldr	r0, [r5, #24]
   3eb1c:	bl	11f10 <free@plt>
   3eb20:	mov	r0, r5
   3eb24:	bl	11f10 <free@plt>
   3eb28:	mov	r0, r4
   3eb2c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   3eb30:	b	11f10 <free@plt>
   3eb34:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3eb38:	add	fp, sp, #24
   3eb3c:	mov	r8, r0
   3eb40:	bl	3dc9c <bcmp@plt+0x2b9c0>
   3eb44:	mov	r9, r0
   3eb48:	ldr	r0, [r8]
   3eb4c:	ldr	r1, [r0]
   3eb50:	cmp	r1, #0
   3eb54:	beq	3ebb0 <bcmp@plt+0x2c8d4>
   3eb58:	mov	r6, #0
   3eb5c:	mvn	r7, #3
   3eb60:	mov	r4, #3
   3eb64:	mov	r5, #0
   3eb68:	b	3eb80 <bcmp@plt+0x2c8a4>
   3eb6c:	ldr	r1, [r0]
   3eb70:	add	r5, r5, #1
   3eb74:	add	r6, r6, #2
   3eb78:	cmp	r5, r1
   3eb7c:	beq	3ebb0 <bcmp@plt+0x2c8d4>
   3eb80:	ldr	r2, [r0, #16]
   3eb84:	and	r1, r7, r5, lsr #2
   3eb88:	ldr	r1, [r2, r1]
   3eb8c:	and	r2, r6, #30
   3eb90:	tst	r1, r4, lsl r2
   3eb94:	bne	3eb6c <bcmp@plt+0x2c890>
   3eb98:	ldr	r0, [r0, #20]
   3eb9c:	mov	r1, r9
   3eba0:	ldr	r0, [r0, r5, lsl #2]
   3eba4:	bl	3dd80 <bcmp@plt+0x2baa4>
   3eba8:	ldr	r0, [r8]
   3ebac:	b	3eb6c <bcmp@plt+0x2c890>
   3ebb0:	mov	r0, r9
   3ebb4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3ebb8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3ebbc:	add	fp, sp, #24
   3ebc0:	mov	r8, r0
   3ebc4:	bl	3dc9c <bcmp@plt+0x2b9c0>
   3ebc8:	mov	r9, r0
   3ebcc:	ldr	r0, [r8]
   3ebd0:	ldr	r1, [r0]
   3ebd4:	cmp	r1, #0
   3ebd8:	beq	3ec34 <bcmp@plt+0x2c958>
   3ebdc:	mov	r6, #0
   3ebe0:	mvn	r7, #3
   3ebe4:	mov	r4, #3
   3ebe8:	mov	r5, #0
   3ebec:	b	3ec04 <bcmp@plt+0x2c928>
   3ebf0:	ldr	r1, [r0]
   3ebf4:	add	r5, r5, #1
   3ebf8:	add	r6, r6, #2
   3ebfc:	cmp	r5, r1
   3ec00:	beq	3ec34 <bcmp@plt+0x2c958>
   3ec04:	ldr	r2, [r0, #16]
   3ec08:	and	r1, r7, r5, lsr #2
   3ec0c:	ldr	r1, [r2, r1]
   3ec10:	and	r2, r6, #30
   3ec14:	tst	r1, r4, lsl r2
   3ec18:	bne	3ebf0 <bcmp@plt+0x2c914>
   3ec1c:	ldr	r0, [r0, #24]
   3ec20:	mov	r1, r9
   3ec24:	ldr	r0, [r0, r5, lsl #2]
   3ec28:	bl	3dd80 <bcmp@plt+0x2baa4>
   3ec2c:	ldr	r0, [r8]
   3ec30:	b	3ebf0 <bcmp@plt+0x2c914>
   3ec34:	mov	r0, r9
   3ec38:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3ec3c:	nop	{0}
   3ec40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ec44:	add	fp, sp, #28
   3ec48:	sub	sp, sp, #28
   3ec4c:	sub	r1, r1, #1
   3ec50:	vldr	d16, [pc, #656]	; 3eee8 <bcmp@plt+0x2cc0c>
   3ec54:	vmov.f64	d17, #96	; 0x3f000000  0.5
   3ec58:	orr	r1, r1, r1, lsr #1
   3ec5c:	orr	r1, r1, r1, lsr #2
   3ec60:	orr	r1, r1, r1, lsr #4
   3ec64:	orr	r1, r1, r1, lsr #8
   3ec68:	orr	r1, r1, r1, lsr #16
   3ec6c:	add	r2, r1, #1
   3ec70:	cmp	r2, #4
   3ec74:	movls	r2, #4
   3ec78:	vmov	s0, r2
   3ec7c:	vcvt.f64.u32	d18, s0
   3ec80:	vmla.f64	d17, d18, d16
   3ec84:	vcvt.u32.f64	s0, d17
   3ec88:	ldr	r1, [r0, #4]
   3ec8c:	vmov	r3, s0
   3ec90:	cmp	r1, r3
   3ec94:	bcs	3eedc <bcmp@plt+0x2cc00>
   3ec98:	str	r2, [sp, #8]
   3ec9c:	str	r0, [sp, #16]
   3eca0:	mvn	r1, #3
   3eca4:	str	r3, [sp, #4]
   3eca8:	ldr	r0, [sp, #8]
   3ecac:	and	r6, r1, r0, lsr #2
   3ecb0:	ldr	r0, [sp, #8]
   3ecb4:	cmp	r0, #16
   3ecb8:	movwcc	r6, #4
   3ecbc:	mov	r0, r6
   3ecc0:	bl	11fe8 <malloc@plt>
   3ecc4:	mov	r2, r6
   3ecc8:	ldr	r6, [sp, #8]
   3eccc:	ldr	r5, [sp, #16]
   3ecd0:	mov	r1, #170	; 0xaa
   3ecd4:	mov	r4, r0
   3ecd8:	bl	12144 <memset@plt>
   3ecdc:	ldr	ip, [r5]
   3ece0:	cmp	ip, r6
   3ece4:	bcs	3ed24 <bcmp@plt+0x2ca48>
   3ece8:	ldr	r1, [sp, #8]
   3ecec:	ldr	r0, [r5, #20]
   3ecf0:	lsl	r6, r1, #2
   3ecf4:	mov	r1, r6
   3ecf8:	bl	12228 <realloc@plt>
   3ecfc:	ldr	r1, [sp, #16]
   3ed00:	ldr	r5, [sp, #16]
   3ed04:	str	r0, [r1, #20]
   3ed08:	ldr	r0, [sp, #16]
   3ed0c:	mov	r1, r6
   3ed10:	ldr	r6, [sp, #8]
   3ed14:	ldr	r0, [r0, #24]
   3ed18:	bl	12228 <realloc@plt>
   3ed1c:	str	r0, [r5, #24]
   3ed20:	ldr	ip, [r5]
   3ed24:	cmp	ip, #0
   3ed28:	beq	3eebc <bcmp@plt+0x2cbe0>
   3ed2c:	sub	r0, r6, #1
   3ed30:	mov	r7, #0
   3ed34:	mov	r8, #30
   3ed38:	mvn	lr, #3
   3ed3c:	mov	r3, #2
   3ed40:	b	3ed6c <bcmp@plt+0x2ca90>
   3ed44:	ldr	r1, [r6, #20]
   3ed48:	ldr	r7, [sp, #12]
   3ed4c:	mvn	lr, #3
   3ed50:	str	r2, [r1, r9, lsl #2]
   3ed54:	ldr	r2, [sp, #24]
   3ed58:	ldr	r1, [r6, #24]
   3ed5c:	str	r2, [r1, r9, lsl #2]
   3ed60:	add	r7, r7, #1
   3ed64:	cmp	r7, ip
   3ed68:	beq	3ee74 <bcmp@plt+0x2cb98>
   3ed6c:	ldr	r1, [sp, #16]
   3ed70:	and	r5, lr, r7, lsr #2
   3ed74:	and	r9, r8, r7, lsl #1
   3ed78:	mov	r6, #3
   3ed7c:	ldr	r2, [r1, #16]
   3ed80:	mov	r1, r2
   3ed84:	ldr	r5, [r1, r5]!
   3ed88:	tst	r5, r6, lsl r9
   3ed8c:	bne	3ed60 <bcmp@plt+0x2ca84>
   3ed90:	mov	r6, #1
   3ed94:	str	r2, [sp, #20]
   3ed98:	str	r7, [sp, #12]
   3ed9c:	orr	r6, r5, r6, lsl r9
   3eda0:	ldr	r5, [sp, #16]
   3eda4:	ldr	ip, [r5, #20]
   3eda8:	ldr	r5, [r5, #24]
   3edac:	ldr	r2, [r5, r7, lsl #2]
   3edb0:	str	r2, [sp, #24]
   3edb4:	ldr	r2, [ip, r7, lsl #2]
   3edb8:	and	r9, r0, r2
   3edbc:	str	r6, [r1]
   3edc0:	mov	r5, r4
   3edc4:	lsr	lr, r9, #4
   3edc8:	and	sl, r8, r9, lsl #1
   3edcc:	ldr	r1, [r5, lr, lsl #2]!
   3edd0:	tst	r1, r3, lsl sl
   3edd4:	bne	3ee08 <bcmp@plt+0x2cb2c>
   3edd8:	lsr	r1, r2, #3
   3eddc:	eor	r1, r1, r2, lsl #3
   3ede0:	orr	r1, r1, #1
   3ede4:	and	r6, r1, r0
   3ede8:	add	r1, r9, r6
   3edec:	and	r9, r1, r0
   3edf0:	lsr	lr, r9, #4
   3edf4:	and	sl, r8, r9, lsl #1
   3edf8:	ldr	r1, [r4, lr, lsl #2]
   3edfc:	tst	r1, r3, lsl sl
   3ee00:	beq	3ede8 <bcmp@plt+0x2cb0c>
   3ee04:	add	r5, r4, lr, lsl #2
   3ee08:	lsl	r6, r3, sl
   3ee0c:	bic	r1, r1, r6
   3ee10:	ldr	r6, [sp, #16]
   3ee14:	str	r1, [r5]
   3ee18:	ldr	ip, [r6]
   3ee1c:	cmp	r9, ip
   3ee20:	bcs	3ed44 <bcmp@plt+0x2ca68>
   3ee24:	ldr	r1, [sp, #20]
   3ee28:	mov	r5, #3
   3ee2c:	ldr	r1, [r1, lr, lsl #2]
   3ee30:	tst	r1, r5, lsl sl
   3ee34:	bne	3ed44 <bcmp@plt+0x2ca68>
   3ee38:	ldr	r1, [r6, #20]
   3ee3c:	ldr	r5, [r1, r9, lsl #2]
   3ee40:	str	r2, [r1, r9, lsl #2]
   3ee44:	ldr	r2, [sp, #24]
   3ee48:	ldr	r1, [r6, #24]
   3ee4c:	ldr	r7, [r1, r9, lsl #2]
   3ee50:	str	r2, [r1, r9, lsl #2]
   3ee54:	mov	r2, #1
   3ee58:	ldr	r1, [r6, #16]
   3ee5c:	str	r7, [sp, #24]
   3ee60:	str	r1, [sp, #20]
   3ee64:	ldr	r6, [r1, lr, lsl #2]!
   3ee68:	orr	r6, r6, r2, lsl sl
   3ee6c:	mov	r2, r5
   3ee70:	b	3edb8 <bcmp@plt+0x2cadc>
   3ee74:	ldr	r6, [sp, #8]
   3ee78:	ldr	r5, [sp, #16]
   3ee7c:	cmp	ip, r6
   3ee80:	bls	3eebc <bcmp@plt+0x2cbe0>
   3ee84:	ldr	r1, [sp, #8]
   3ee88:	ldr	r0, [r5, #20]
   3ee8c:	lsl	r6, r1, #2
   3ee90:	mov	r1, r6
   3ee94:	bl	12228 <realloc@plt>
   3ee98:	ldr	r1, [sp, #16]
   3ee9c:	ldr	r5, [sp, #16]
   3eea0:	str	r0, [r1, #20]
   3eea4:	ldr	r0, [sp, #16]
   3eea8:	mov	r1, r6
   3eeac:	ldr	r6, [sp, #8]
   3eeb0:	ldr	r0, [r0, #24]
   3eeb4:	bl	12228 <realloc@plt>
   3eeb8:	str	r0, [r5, #24]
   3eebc:	ldr	r0, [r5, #16]
   3eec0:	bl	11f10 <free@plt>
   3eec4:	str	r6, [r5]
   3eec8:	ldr	r0, [r5, #4]
   3eecc:	str	r0, [r5, #8]
   3eed0:	ldr	r0, [sp, #4]
   3eed4:	str	r0, [r5, #12]
   3eed8:	str	r4, [r5, #16]
   3eedc:	sub	sp, fp, #28
   3eee0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3eee4:	nop	{0}
   3eee8:	beq	f9b180 <bcmp@plt+0xf88ea4>
   3eeec:	svccc	0x00e8a3d7
   3eef0:	push	{r4, r5, fp, lr}
   3eef4:	add	fp, sp, #8
   3eef8:	mov	r4, r0
   3eefc:	mov	r0, #28
   3ef00:	bl	44994 <bcmp@plt+0x326b8>
   3ef04:	mov	r5, r0
   3ef08:	mov	r0, r4
   3ef0c:	bl	44a88 <bcmp@plt+0x327ac>
   3ef10:	str	r0, [r5]
   3ef14:	bl	3dc9c <bcmp@plt+0x2b9c0>
   3ef18:	str	r0, [r5, #4]
   3ef1c:	bl	3dc9c <bcmp@plt+0x2b9c0>
   3ef20:	str	r0, [r5, #8]
   3ef24:	bl	3dc9c <bcmp@plt+0x2b9c0>
   3ef28:	mov	r1, #0
   3ef2c:	str	r1, [r5, #20]
   3ef30:	str	r1, [r5, #24]
   3ef34:	mov	r1, #1
   3ef38:	strb	r1, [r5, #16]
   3ef3c:	str	r0, [r5, #12]
   3ef40:	mov	r0, r5
   3ef44:	pop	{r4, r5, fp, pc}
   3ef48:	push	{r4, sl, fp, lr}
   3ef4c:	add	fp, sp, #8
   3ef50:	mov	r4, r0
   3ef54:	ldr	r0, [r0]
   3ef58:	bl	11f10 <free@plt>
   3ef5c:	ldr	r0, [r4, #4]
   3ef60:	bl	3e398 <bcmp@plt+0x2c0bc>
   3ef64:	ldr	r0, [r4, #8]
   3ef68:	bl	3e398 <bcmp@plt+0x2c0bc>
   3ef6c:	ldr	r0, [r4, #12]
   3ef70:	bl	3e398 <bcmp@plt+0x2c0bc>
   3ef74:	ldr	r0, [r4, #20]
   3ef78:	cmp	r0, #0
   3ef7c:	beq	3ef84 <bcmp@plt+0x2cca8>
   3ef80:	bl	340dc <bcmp@plt+0x21e00>
   3ef84:	ldr	r0, [r4, #24]
   3ef88:	cmp	r0, #0
   3ef8c:	beq	3ef94 <bcmp@plt+0x2ccb8>
   3ef90:	bl	340dc <bcmp@plt+0x21e00>
   3ef94:	mov	r0, r4
   3ef98:	pop	{r4, sl, fp, lr}
   3ef9c:	b	11f10 <free@plt>
   3efa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3efa4:	add	fp, sp, #28
   3efa8:	sub	sp, sp, #4
   3efac:	mov	r5, r0
   3efb0:	mov	r0, r1
   3efb4:	mov	sl, r1
   3efb8:	bl	443f4 <bcmp@plt+0x32118>
   3efbc:	mov	r8, r0
   3efc0:	ldr	r0, [r0, #32]
   3efc4:	ldr	r9, [r0, #4]
   3efc8:	cmp	r9, r0
   3efcc:	bne	3efe4 <bcmp@plt+0x2cd08>
   3efd0:	b	3f04c <bcmp@plt+0x2cd70>
   3efd4:	ldr	r0, [r8, #32]
   3efd8:	ldr	r9, [r9, #4]
   3efdc:	cmp	r9, r0
   3efe0:	beq	3f04c <bcmp@plt+0x2cd70>
   3efe4:	ldr	r6, [r9, #8]
   3efe8:	ldr	r1, [r6, #12]
   3efec:	cmp	r1, #0
   3eff0:	beq	3efd8 <bcmp@plt+0x2ccfc>
   3eff4:	ldr	r4, [r6, #4]
   3eff8:	cmp	r4, r6
   3effc:	bne	3f010 <bcmp@plt+0x2cd34>
   3f000:	b	3efd8 <bcmp@plt+0x2ccfc>
   3f004:	ldr	r4, [r4, #4]
   3f008:	cmp	r4, r6
   3f00c:	beq	3efd4 <bcmp@plt+0x2ccf8>
   3f010:	ldr	r1, [r4, #8]
   3f014:	mov	r0, r5
   3f018:	bl	3f054 <bcmp@plt+0x2cd78>
   3f01c:	cmp	r0, #0
   3f020:	beq	3f004 <bcmp@plt+0x2cd28>
   3f024:	ldr	r1, [r0, #4]
   3f028:	mov	r7, r0
   3f02c:	mov	r0, sl
   3f030:	bl	3df28 <bcmp@plt+0x2bc4c>
   3f034:	cmp	r0, #0
   3f038:	bne	3f004 <bcmp@plt+0x2cd28>
   3f03c:	ldr	r1, [r7, #4]
   3f040:	mov	r0, sl
   3f044:	bl	3dd80 <bcmp@plt+0x2baa4>
   3f048:	b	3f004 <bcmp@plt+0x2cd28>
   3f04c:	sub	sp, fp, #28
   3f050:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f054:	push	{r4, r5, r6, sl, fp, lr}
   3f058:	add	fp, sp, #16
   3f05c:	ldr	r6, [r1]
   3f060:	mov	r5, r0
   3f064:	ldr	r0, [r6, #24]
   3f068:	cmp	r0, #0
   3f06c:	beq	3f09c <bcmp@plt+0x2cdc0>
   3f070:	mov	r0, r6
   3f074:	bl	34548 <bcmp@plt+0x2226c>
   3f078:	cmp	r0, #0
   3f07c:	beq	3f11c <bcmp@plt+0x2ce40>
   3f080:	bl	4e5b8 <bcmp@plt+0x3c2dc>
   3f084:	cmp	r0, #0
   3f088:	beq	3f140 <bcmp@plt+0x2ce64>
   3f08c:	mov	r1, r0
   3f090:	mov	r0, r5
   3f094:	pop	{r4, r5, r6, sl, fp, lr}
   3f098:	b	49664 <bcmp@plt+0x37388>
   3f09c:	mov	r0, r5
   3f0a0:	mov	r4, r1
   3f0a4:	bl	498e0 <bcmp@plt+0x37604>
   3f0a8:	ldr	ip, [r0, #4]
   3f0ac:	cmp	ip, r0
   3f0b0:	beq	3f114 <bcmp@plt+0x2ce38>
   3f0b4:	ldr	r5, [ip, #8]
   3f0b8:	ldr	r3, [r5, #8]
   3f0bc:	ldr	r2, [r5, #12]
   3f0c0:	ldr	r6, [r3, #4]
   3f0c4:	cmp	r6, r3
   3f0c8:	beq	3f0e4 <bcmp@plt+0x2ce08>
   3f0cc:	ldr	r1, [r6, #8]
   3f0d0:	cmp	r1, r4
   3f0d4:	beq	3f134 <bcmp@plt+0x2ce58>
   3f0d8:	ldr	r6, [r6, #4]
   3f0dc:	cmp	r6, r3
   3f0e0:	bne	3f0cc <bcmp@plt+0x2cdf0>
   3f0e4:	ldr	r3, [r2, #4]
   3f0e8:	cmp	r3, r2
   3f0ec:	beq	3f108 <bcmp@plt+0x2ce2c>
   3f0f0:	ldr	r1, [r3, #8]
   3f0f4:	cmp	r1, r4
   3f0f8:	beq	3f134 <bcmp@plt+0x2ce58>
   3f0fc:	ldr	r3, [r3, #4]
   3f100:	cmp	r3, r2
   3f104:	bne	3f0f0 <bcmp@plt+0x2ce14>
   3f108:	ldr	ip, [ip, #4]
   3f10c:	cmp	ip, r0
   3f110:	bne	3f0b4 <bcmp@plt+0x2cdd8>
   3f114:	bl	3e398 <bcmp@plt+0x2c0bc>
   3f118:	b	3f15c <bcmp@plt+0x2ce80>
   3f11c:	mov	r0, r6
   3f120:	bl	342fc <bcmp@plt+0x22020>
   3f124:	ldr	r1, [pc, #60]	; 3f168 <bcmp@plt+0x2ce8c>
   3f128:	mov	r2, r0
   3f12c:	add	r1, pc, r1
   3f130:	b	3f154 <bcmp@plt+0x2ce78>
   3f134:	bl	3e398 <bcmp@plt+0x2c0bc>
   3f138:	mov	r0, r5
   3f13c:	pop	{r4, r5, r6, sl, fp, pc}
   3f140:	mov	r0, r6
   3f144:	bl	342fc <bcmp@plt+0x22020>
   3f148:	ldr	r1, [pc, #28]	; 3f16c <bcmp@plt+0x2ce90>
   3f14c:	mov	r2, r0
   3f150:	add	r1, pc, r1
   3f154:	mov	r0, #2
   3f158:	bl	40d10 <bcmp@plt+0x2ea34>
   3f15c:	mov	r5, #0
   3f160:	mov	r0, r5
   3f164:	pop	{r4, r5, r6, sl, fp, pc}
   3f168:	andeq	pc, r1, lr, asr fp	; <UNPREDICTABLE>
   3f16c:	andeq	pc, r1, r5, lsl #23
   3f170:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3f174:	add	fp, sp, #24
   3f178:	mov	r5, r0
   3f17c:	mov	r0, r1
   3f180:	mov	r9, r1
   3f184:	bl	443f4 <bcmp@plt+0x32118>
   3f188:	mov	r8, r0
   3f18c:	ldr	r0, [r0, #32]
   3f190:	ldr	r7, [r0, #4]
   3f194:	cmp	r7, r0
   3f198:	bne	3f1ac <bcmp@plt+0x2ced0>
   3f19c:	b	3f1e8 <bcmp@plt+0x2cf0c>
   3f1a0:	ldr	r7, [r7, #4]
   3f1a4:	cmp	r7, r0
   3f1a8:	beq	3f1e8 <bcmp@plt+0x2cf0c>
   3f1ac:	ldr	r6, [r7, #8]
   3f1b0:	ldr	r1, [r6, #12]
   3f1b4:	cmp	r1, #0
   3f1b8:	beq	3f1a0 <bcmp@plt+0x2cec4>
   3f1bc:	ldr	r4, [r6, #4]
   3f1c0:	cmp	r4, r6
   3f1c4:	beq	3f1a0 <bcmp@plt+0x2cec4>
   3f1c8:	ldr	r1, [r4, #8]
   3f1cc:	mov	r0, r5
   3f1d0:	bl	3f220 <bcmp@plt+0x2cf44>
   3f1d4:	ldr	r4, [r4, #4]
   3f1d8:	cmp	r4, r6
   3f1dc:	bne	3f1c8 <bcmp@plt+0x2ceec>
   3f1e0:	ldr	r0, [r8, #32]
   3f1e4:	b	3f1a0 <bcmp@plt+0x2cec4>
   3f1e8:	mov	r0, r5
   3f1ec:	bl	498e0 <bcmp@plt+0x37604>
   3f1f0:	ldr	r4, [r0, #4]
   3f1f4:	cmp	r4, r0
   3f1f8:	beq	3f21c <bcmp@plt+0x2cf40>
   3f1fc:	mov	r5, r0
   3f200:	ldr	r0, [r4, #8]
   3f204:	ldr	r1, [r0, #4]
   3f208:	mov	r0, r9
   3f20c:	bl	3e1e0 <bcmp@plt+0x2bf04>
   3f210:	ldr	r4, [r4, #4]
   3f214:	cmp	r4, r5
   3f218:	bne	3f200 <bcmp@plt+0x2cf24>
   3f21c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3f220:	push	{r4, r5, r6, sl, fp, lr}
   3f224:	add	fp, sp, #16
   3f228:	ldr	r6, [r1]
   3f22c:	mov	r4, r1
   3f230:	bl	3f054 <bcmp@plt+0x2cd78>
   3f234:	cmp	r0, #0
   3f238:	beq	3f2c8 <bcmp@plt+0x2cfec>
   3f23c:	mov	r5, r0
   3f240:	ldr	r0, [r6, #24]
   3f244:	cmp	r0, #0
   3f248:	beq	3f278 <bcmp@plt+0x2cf9c>
   3f24c:	mov	r0, r6
   3f250:	bl	34548 <bcmp@plt+0x2226c>
   3f254:	cmp	r0, #0
   3f258:	beq	3f2dc <bcmp@plt+0x2d000>
   3f25c:	bl	34418 <bcmp@plt+0x2213c>
   3f260:	cmp	r0, #10
   3f264:	beq	3f2fc <bcmp@plt+0x2d020>
   3f268:	cmp	r0, #2
   3f26c:	popne	{r4, r5, r6, sl, fp, pc}
   3f270:	ldr	r2, [r5, #8]
   3f274:	b	3f2cc <bcmp@plt+0x2cff0>
   3f278:	ldr	r2, [r5, #8]
   3f27c:	ldr	r1, [r5, #12]
   3f280:	ldr	r0, [r2, #4]
   3f284:	cmp	r0, r2
   3f288:	beq	3f2a4 <bcmp@plt+0x2cfc8>
   3f28c:	ldr	r3, [r0, #8]
   3f290:	cmp	r3, r4
   3f294:	beq	3f2cc <bcmp@plt+0x2cff0>
   3f298:	ldr	r0, [r0, #4]
   3f29c:	cmp	r0, r2
   3f2a0:	bne	3f28c <bcmp@plt+0x2cfb0>
   3f2a4:	ldr	r0, [r1, #4]
   3f2a8:	cmp	r0, r1
   3f2ac:	beq	3f2c8 <bcmp@plt+0x2cfec>
   3f2b0:	ldr	r2, [r0, #8]
   3f2b4:	cmp	r2, r4
   3f2b8:	beq	3f300 <bcmp@plt+0x2d024>
   3f2bc:	ldr	r0, [r0, #4]
   3f2c0:	cmp	r0, r1
   3f2c4:	bne	3f2b0 <bcmp@plt+0x2cfd4>
   3f2c8:	pop	{r4, r5, r6, sl, fp, pc}
   3f2cc:	mov	r0, r4
   3f2d0:	mov	r1, r2
   3f2d4:	pop	{r4, r5, r6, sl, fp, lr}
   3f2d8:	b	3e1e0 <bcmp@plt+0x2bf04>
   3f2dc:	mov	r0, r6
   3f2e0:	bl	342fc <bcmp@plt+0x22020>
   3f2e4:	ldr	r1, [pc, #32]	; 3f30c <bcmp@plt+0x2d030>
   3f2e8:	mov	r2, r0
   3f2ec:	mov	r0, #2
   3f2f0:	add	r1, pc, r1
   3f2f4:	pop	{r4, r5, r6, sl, fp, lr}
   3f2f8:	b	40d10 <bcmp@plt+0x2ea34>
   3f2fc:	ldr	r1, [r5, #12]
   3f300:	mov	r0, r4
   3f304:	pop	{r4, r5, r6, sl, fp, lr}
   3f308:	b	3e1e0 <bcmp@plt+0x2bf04>
   3f30c:	andeq	pc, r1, r8, asr r9	; <UNPREDICTABLE>
   3f310:	push	{r4, sl, fp, lr}
   3f314:	add	fp, sp, #8
   3f318:	mov	r0, #1
   3f31c:	mov	r1, #8
   3f320:	bl	44944 <bcmp@plt+0x32668>
   3f324:	mov	r4, r0
   3f328:	mov	r0, #1
   3f32c:	mov	r1, #28
   3f330:	bl	12204 <calloc@plt>
   3f334:	str	r0, [r4]
   3f338:	mov	r0, r4
   3f33c:	pop	{r4, sl, fp, pc}
   3f340:	push	{r4, r5, fp, lr}
   3f344:	add	fp, sp, #8
   3f348:	mov	r4, r0
   3f34c:	mov	r0, #1
   3f350:	mov	r1, #8
   3f354:	bl	44944 <bcmp@plt+0x32668>
   3f358:	mov	r5, r0
   3f35c:	mov	r0, #1
   3f360:	mov	r1, #28
   3f364:	bl	12204 <calloc@plt>
   3f368:	stm	r5, {r0, r4}
   3f36c:	mov	r0, r5
   3f370:	pop	{r4, r5, fp, pc}
   3f374:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f378:	add	fp, sp, #28
   3f37c:	sub	sp, sp, #20
   3f380:	ldr	r6, [r0]
   3f384:	mov	r7, r1
   3f388:	mov	sl, r0
   3f38c:	mov	r9, r2
   3f390:	mov	r1, r6
   3f394:	ldr	r0, [r1, #8]!
   3f398:	str	r1, [sp, #16]
   3f39c:	ldr	r1, [r6, #12]
   3f3a0:	cmp	r0, r1
   3f3a4:	bcc	3f3c4 <bcmp@plt+0x2d0e8>
   3f3a8:	ldm	r6, {r0, r1}
   3f3ac:	mov	r2, #1
   3f3b0:	cmp	r0, r1, lsl #1
   3f3b4:	mvnhi	r2, #0
   3f3b8:	add	r1, r0, r2
   3f3bc:	mov	r0, r6
   3f3c0:	bl	3f8b8 <bcmp@plt+0x2d5dc>
   3f3c4:	ldr	r3, [r6]
   3f3c8:	ldr	r0, [r6, #16]
   3f3cc:	mvn	r2, #3
   3f3d0:	mov	r5, #30
   3f3d4:	mov	ip, #2
   3f3d8:	sub	r4, r3, #1
   3f3dc:	and	r8, r4, r7
   3f3e0:	and	r1, r2, r8, lsr #2
   3f3e4:	and	r5, r5, r8, lsl #1
   3f3e8:	ldr	r1, [r0, r1]
   3f3ec:	tst	r1, ip, lsl r5
   3f3f0:	beq	3f3fc <bcmp@plt+0x2d120>
   3f3f4:	mov	r1, r8
   3f3f8:	b	3f4cc <bcmp@plt+0x2d1f0>
   3f3fc:	lsr	r1, r7, #3
   3f400:	str	r9, [sp, #12]
   3f404:	mov	ip, #1
   3f408:	mov	r5, r8
   3f40c:	str	sl, [sp, #8]
   3f410:	str	r3, [sp, #4]
   3f414:	eor	r1, r1, r7, lsl #3
   3f418:	orr	r1, r1, #1
   3f41c:	and	r9, r4, r1
   3f420:	mov	r1, r3
   3f424:	b	3f440 <bcmp@plt+0x2d164>
   3f428:	tst	sl, ip, lsl lr
   3f42c:	add	r3, r5, r9
   3f430:	movne	r1, r5
   3f434:	and	r5, r3, r4
   3f438:	cmp	r5, r8
   3f43c:	beq	3f49c <bcmp@plt+0x2d1c0>
   3f440:	and	r3, r2, r5, lsr #2
   3f444:	ldr	sl, [r0, r3]
   3f448:	mov	r3, #30
   3f44c:	and	lr, r3, r5, lsl #1
   3f450:	mov	r3, #2
   3f454:	tst	r3, sl, lsr lr
   3f458:	bne	3f478 <bcmp@plt+0x2d19c>
   3f45c:	lsr	r3, sl, lr
   3f460:	tst	r3, #1
   3f464:	bne	3f428 <bcmp@plt+0x2d14c>
   3f468:	ldr	r3, [r6, #20]
   3f46c:	ldr	r3, [r3, r5, lsl #2]
   3f470:	cmp	r3, r7
   3f474:	bne	3f428 <bcmp@plt+0x2d14c>
   3f478:	mov	r2, #2
   3f47c:	ldr	r9, [sp, #12]
   3f480:	mov	r8, r5
   3f484:	mov	r5, r1
   3f488:	and	r2, sl, r2, lsl lr
   3f48c:	ldmib	sp, {r3, sl}
   3f490:	clz	r2, r2
   3f494:	lsr	r2, r2, #5
   3f498:	b	3f4b8 <bcmp@plt+0x2d1dc>
   3f49c:	ldr	r3, [sp, #4]
   3f4a0:	ldr	r9, [sp, #12]
   3f4a4:	ldr	sl, [sp, #8]
   3f4a8:	mov	r2, #1
   3f4ac:	cmp	r1, r3
   3f4b0:	mov	r5, r3
   3f4b4:	bne	3f4cc <bcmp@plt+0x2d1f0>
   3f4b8:	cmp	r5, r3
   3f4bc:	moveq	r5, r8
   3f4c0:	cmp	r2, #0
   3f4c4:	movne	r5, r8
   3f4c8:	mov	r1, r5
   3f4cc:	lsr	r2, r1, #4
   3f4d0:	mov	r3, #30
   3f4d4:	ldr	r4, [r0, r2, lsl #2]
   3f4d8:	and	r5, r3, r1, lsl #1
   3f4dc:	mov	r3, #2
   3f4e0:	tst	r3, r4, lsr r5
   3f4e4:	bne	3f514 <bcmp@plt+0x2d238>
   3f4e8:	lsr	r3, r4, r5
   3f4ec:	tst	r3, #1
   3f4f0:	beq	3f548 <bcmp@plt+0x2d26c>
   3f4f4:	ldr	r3, [r6, #20]
   3f4f8:	str	r7, [r3, r1, lsl #2]
   3f4fc:	mov	r7, #3
   3f500:	ldr	r3, [r0, r2, lsl #2]
   3f504:	bic	r3, r3, r7, lsl r5
   3f508:	str	r3, [r0, r2, lsl #2]
   3f50c:	add	r2, r6, #4
   3f510:	b	3f53c <bcmp@plt+0x2d260>
   3f514:	ldr	r3, [r6, #20]
   3f518:	str	r7, [r3, r1, lsl #2]
   3f51c:	mov	r7, #3
   3f520:	ldr	r3, [r0, r2, lsl #2]
   3f524:	bic	r3, r3, r7, lsl r5
   3f528:	str	r3, [r0, r2, lsl #2]
   3f52c:	ldr	r2, [sp, #16]
   3f530:	ldr	r0, [r6, #4]
   3f534:	add	r0, r0, #1
   3f538:	str	r0, [r6, #4]
   3f53c:	ldr	r0, [r2]
   3f540:	add	r0, r0, #1
   3f544:	str	r0, [r2]
   3f548:	ldr	r0, [sl]
   3f54c:	ldr	r0, [r0, #24]
   3f550:	str	r9, [r0, r1, lsl #2]
   3f554:	sub	sp, fp, #28
   3f558:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f55c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f560:	add	fp, sp, #28
   3f564:	sub	sp, sp, #12
   3f568:	str	r0, [sp]
   3f56c:	ldr	r0, [r0]
   3f570:	str	r0, [sp, #8]
   3f574:	ldr	r0, [r0]
   3f578:	cmp	r0, #0
   3f57c:	str	r0, [sp, #4]
   3f580:	beq	3f680 <bcmp@plt+0x2d3a4>
   3f584:	ldr	r0, [sp, #4]
   3f588:	mvn	r9, #3
   3f58c:	mov	sl, #30
   3f590:	mov	lr, #2
   3f594:	sub	r3, r0, #1
   3f598:	lsr	r0, r1, #3
   3f59c:	eor	r0, r0, r1, lsl #3
   3f5a0:	and	r4, r3, r1
   3f5a4:	mov	r5, r4
   3f5a8:	orr	r0, r0, #1
   3f5ac:	and	r6, r3, r0
   3f5b0:	ldr	r0, [sp, #8]
   3f5b4:	ldr	r7, [r0, #16]
   3f5b8:	b	3f5cc <bcmp@plt+0x2d2f0>
   3f5bc:	add	r0, r5, r6
   3f5c0:	and	r5, r0, r3
   3f5c4:	cmp	r5, r4
   3f5c8:	beq	3f680 <bcmp@plt+0x2d3a4>
   3f5cc:	and	r0, r9, r5, lsr #2
   3f5d0:	and	r8, sl, r5, lsl #1
   3f5d4:	ldr	r0, [r7, r0]
   3f5d8:	tst	lr, r0, lsr r8
   3f5dc:	bne	3f600 <bcmp@plt+0x2d324>
   3f5e0:	lsr	ip, r0, r8
   3f5e4:	tst	ip, #1
   3f5e8:	bne	3f5bc <bcmp@plt+0x2d2e0>
   3f5ec:	ldr	r2, [sp, #8]
   3f5f0:	ldr	r2, [r2, #20]
   3f5f4:	ldr	r2, [r2, r5, lsl #2]
   3f5f8:	cmp	r2, r1
   3f5fc:	bne	3f5bc <bcmp@plt+0x2d2e0>
   3f600:	mov	r1, #3
   3f604:	tst	r0, r1, lsl r8
   3f608:	ldr	r0, [sp, #4]
   3f60c:	movne	r5, r0
   3f610:	cmp	r5, r0
   3f614:	beq	3f680 <bcmp@plt+0x2d3a4>
   3f618:	ldr	r4, [sp]
   3f61c:	ldr	r1, [r4, #4]
   3f620:	cmp	r1, #0
   3f624:	beq	3f650 <bcmp@plt+0x2d374>
   3f628:	ldr	r0, [sp, #8]
   3f62c:	ldr	r0, [r0, #24]
   3f630:	ldr	r0, [r0, r5, lsl #2]
   3f634:	blx	r1
   3f638:	ldr	r0, [r4]
   3f63c:	str	r0, [sp, #8]
   3f640:	ldr	r0, [r0]
   3f644:	cmp	r0, r5
   3f648:	bne	3f65c <bcmp@plt+0x2d380>
   3f64c:	b	3f680 <bcmp@plt+0x2d3a4>
   3f650:	ldr	r0, [sp, #4]
   3f654:	cmp	r0, r5
   3f658:	beq	3f680 <bcmp@plt+0x2d3a4>
   3f65c:	mov	r0, #30
   3f660:	lsr	r2, r5, #4
   3f664:	mov	r7, #3
   3f668:	and	r1, r0, r5, lsl #1
   3f66c:	ldr	r0, [sp, #8]
   3f670:	ldr	r0, [r0, #16]
   3f674:	ldr	r3, [r0, r2, lsl #2]
   3f678:	tst	r3, r7, lsl r1
   3f67c:	beq	3f688 <bcmp@plt+0x2d3ac>
   3f680:	sub	sp, fp, #28
   3f684:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f688:	mov	r7, #1
   3f68c:	orr	r1, r3, r7, lsl r1
   3f690:	str	r1, [r0, r2, lsl #2]
   3f694:	ldr	r1, [sp, #8]
   3f698:	ldr	r0, [r1, #4]
   3f69c:	sub	r0, r0, #1
   3f6a0:	str	r0, [r1, #4]
   3f6a4:	sub	sp, fp, #28
   3f6a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f6ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f6b0:	add	fp, sp, #28
   3f6b4:	sub	sp, sp, #4
   3f6b8:	ldr	lr, [r0]
   3f6bc:	mov	r0, #0
   3f6c0:	ldr	r2, [lr]
   3f6c4:	cmp	r2, #0
   3f6c8:	beq	3f764 <bcmp@plt+0x2d488>
   3f6cc:	lsr	r3, r1, #3
   3f6d0:	ldr	r6, [lr, #16]
   3f6d4:	str	r2, [sp]
   3f6d8:	sub	r2, r2, #1
   3f6dc:	mvn	r8, #3
   3f6e0:	mov	r9, #30
   3f6e4:	mov	sl, #2
   3f6e8:	eor	r3, r3, r1, lsl #3
   3f6ec:	and	r4, r2, r1
   3f6f0:	orr	r3, r3, #1
   3f6f4:	and	r5, r2, r3
   3f6f8:	mov	r3, r4
   3f6fc:	b	3f710 <bcmp@plt+0x2d434>
   3f700:	add	r0, r3, r5
   3f704:	and	r3, r0, r2
   3f708:	cmp	r3, r4
   3f70c:	beq	3f76c <bcmp@plt+0x2d490>
   3f710:	and	r7, r8, r3, lsr #2
   3f714:	and	ip, r9, r3, lsl #1
   3f718:	ldr	r7, [r6, r7]
   3f71c:	tst	sl, r7, lsr ip
   3f720:	bne	3f740 <bcmp@plt+0x2d464>
   3f724:	lsr	r0, r7, ip
   3f728:	tst	r0, #1
   3f72c:	bne	3f700 <bcmp@plt+0x2d424>
   3f730:	ldr	r0, [lr, #20]
   3f734:	ldr	r0, [r0, r3, lsl #2]
   3f738:	cmp	r0, r1
   3f73c:	bne	3f700 <bcmp@plt+0x2d424>
   3f740:	mov	r0, #3
   3f744:	tst	r7, r0, lsl ip
   3f748:	ldr	r0, [sp]
   3f74c:	movne	r3, r0
   3f750:	cmp	r3, r0
   3f754:	mov	r0, #0
   3f758:	beq	3f764 <bcmp@plt+0x2d488>
   3f75c:	ldr	r0, [lr, #24]
   3f760:	ldr	r0, [r0, r3, lsl #2]
   3f764:	sub	sp, fp, #28
   3f768:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f76c:	mov	r0, #0
   3f770:	sub	sp, fp, #28
   3f774:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f778:	cmp	r0, #0
   3f77c:	bxeq	lr
   3f780:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3f784:	add	fp, sp, #24
   3f788:	ldr	r5, [r0]
   3f78c:	mov	r4, r0
   3f790:	ldr	r0, [r5]
   3f794:	cmp	r0, #0
   3f798:	beq	3f7fc <bcmp@plt+0x2d520>
   3f79c:	mov	r6, #0
   3f7a0:	mvn	r8, #3
   3f7a4:	mov	r9, #3
   3f7a8:	mov	r7, #0
   3f7ac:	b	3f7c4 <bcmp@plt+0x2d4e8>
   3f7b0:	ldr	r0, [r5]
   3f7b4:	add	r7, r7, #1
   3f7b8:	add	r6, r6, #2
   3f7bc:	cmp	r7, r0
   3f7c0:	beq	3f7fc <bcmp@plt+0x2d520>
   3f7c4:	ldr	r1, [r5, #16]
   3f7c8:	and	r0, r8, r7, lsr #2
   3f7cc:	ldr	r0, [r1, r0]
   3f7d0:	and	r1, r6, #30
   3f7d4:	tst	r0, r9, lsl r1
   3f7d8:	bne	3f7b0 <bcmp@plt+0x2d4d4>
   3f7dc:	ldr	r1, [r4, #4]
   3f7e0:	cmp	r1, #0
   3f7e4:	beq	3f7b0 <bcmp@plt+0x2d4d4>
   3f7e8:	ldr	r0, [r5, #24]
   3f7ec:	ldr	r0, [r0, r7, lsl #2]
   3f7f0:	blx	r1
   3f7f4:	ldr	r5, [r4]
   3f7f8:	b	3f7b0 <bcmp@plt+0x2d4d4>
   3f7fc:	cmp	r5, #0
   3f800:	beq	3f824 <bcmp@plt+0x2d548>
   3f804:	ldr	r0, [r5, #20]
   3f808:	bl	11f10 <free@plt>
   3f80c:	ldr	r0, [r5, #16]
   3f810:	bl	11f10 <free@plt>
   3f814:	ldr	r0, [r5, #24]
   3f818:	bl	11f10 <free@plt>
   3f81c:	mov	r0, r5
   3f820:	bl	11f10 <free@plt>
   3f824:	mov	r0, r4
   3f828:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   3f82c:	b	11f10 <free@plt>
   3f830:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3f834:	add	fp, sp, #24
   3f838:	mov	r8, r0
   3f83c:	bl	3dc9c <bcmp@plt+0x2b9c0>
   3f840:	mov	r9, r0
   3f844:	ldr	r0, [r8]
   3f848:	ldr	r1, [r0]
   3f84c:	cmp	r1, #0
   3f850:	beq	3f8ac <bcmp@plt+0x2d5d0>
   3f854:	mov	r6, #0
   3f858:	mvn	r7, #3
   3f85c:	mov	r4, #3
   3f860:	mov	r5, #0
   3f864:	b	3f87c <bcmp@plt+0x2d5a0>
   3f868:	ldr	r1, [r0]
   3f86c:	add	r5, r5, #1
   3f870:	add	r6, r6, #2
   3f874:	cmp	r5, r1
   3f878:	beq	3f8ac <bcmp@plt+0x2d5d0>
   3f87c:	ldr	r2, [r0, #16]
   3f880:	and	r1, r7, r5, lsr #2
   3f884:	ldr	r1, [r2, r1]
   3f888:	and	r2, r6, #30
   3f88c:	tst	r1, r4, lsl r2
   3f890:	bne	3f868 <bcmp@plt+0x2d58c>
   3f894:	ldr	r0, [r0, #24]
   3f898:	mov	r1, r9
   3f89c:	ldr	r0, [r0, r5, lsl #2]
   3f8a0:	bl	3dd80 <bcmp@plt+0x2baa4>
   3f8a4:	ldr	r0, [r8]
   3f8a8:	b	3f868 <bcmp@plt+0x2d58c>
   3f8ac:	mov	r0, r9
   3f8b0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3f8b4:	nop	{0}
   3f8b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f8bc:	add	fp, sp, #28
   3f8c0:	sub	sp, sp, #28
   3f8c4:	mov	r7, r0
   3f8c8:	sub	r0, r1, #1
   3f8cc:	vldr	d16, [pc, #572]	; 3fb10 <bcmp@plt+0x2d834>
   3f8d0:	vmov.f64	d17, #96	; 0x3f000000  0.5
   3f8d4:	orr	r0, r0, r0, lsr #1
   3f8d8:	orr	r0, r0, r0, lsr #2
   3f8dc:	orr	r0, r0, r0, lsr #4
   3f8e0:	orr	r0, r0, r0, lsr #8
   3f8e4:	orr	r0, r0, r0, lsr #16
   3f8e8:	add	r4, r0, #1
   3f8ec:	cmp	r4, #4
   3f8f0:	movls	r4, #4
   3f8f4:	vmov	s0, r4
   3f8f8:	vcvt.f64.u32	d18, s0
   3f8fc:	vmla.f64	d17, d18, d16
   3f900:	vcvt.u32.f64	s0, d17
   3f904:	ldr	r0, [r7, #4]
   3f908:	vmov	r1, s0
   3f90c:	cmp	r0, r1
   3f910:	bcs	3fb04 <bcmp@plt+0x2d828>
   3f914:	mvn	r0, #3
   3f918:	cmp	r4, #16
   3f91c:	str	r1, [sp, #8]
   3f920:	and	r6, r0, r4, lsr #2
   3f924:	movwcc	r6, #4
   3f928:	mov	r0, r6
   3f92c:	bl	11fe8 <malloc@plt>
   3f930:	mov	r1, #170	; 0xaa
   3f934:	mov	r2, r6
   3f938:	mov	r5, r0
   3f93c:	bl	12144 <memset@plt>
   3f940:	ldr	lr, [r7]
   3f944:	cmp	lr, r4
   3f948:	bcs	3f974 <bcmp@plt+0x2d698>
   3f94c:	ldr	r0, [r7, #20]
   3f950:	lsl	r6, r4, #2
   3f954:	mov	r1, r6
   3f958:	bl	12228 <realloc@plt>
   3f95c:	str	r0, [r7, #20]
   3f960:	mov	r1, r6
   3f964:	ldr	r0, [r7, #24]
   3f968:	bl	12228 <realloc@plt>
   3f96c:	str	r0, [r7, #24]
   3f970:	ldr	lr, [r7]
   3f974:	cmp	lr, #0
   3f978:	beq	3fae4 <bcmp@plt+0x2d808>
   3f97c:	str	r4, [sp, #4]
   3f980:	sub	r0, r4, #1
   3f984:	mov	r4, #0
   3f988:	mov	r2, #30
   3f98c:	mvn	r8, #3
   3f990:	mov	r3, #2
   3f994:	str	r7, [sp, #16]
   3f998:	b	3f9cc <bcmp@plt+0x2d6f0>
   3f99c:	ldr	r1, [r7, #20]
   3f9a0:	ldr	r6, [sp, #24]
   3f9a4:	ldr	r4, [sp, #12]
   3f9a8:	str	r8, [r1, r9, lsl #2]
   3f9ac:	mvn	r8, #3
   3f9b0:	ldr	r1, [r7, #24]
   3f9b4:	str	r6, [r1, r9, lsl #2]
   3f9b8:	ldr	lr, [r7]
   3f9bc:	ldr	r7, [sp, #16]
   3f9c0:	add	r4, r4, #1
   3f9c4:	cmp	r4, lr
   3f9c8:	beq	3fab4 <bcmp@plt+0x2d7d8>
   3f9cc:	ldr	ip, [r7, #16]
   3f9d0:	and	r6, r8, r4, lsr #2
   3f9d4:	and	r9, r2, r4, lsl #1
   3f9d8:	mov	r1, #3
   3f9dc:	mov	r7, ip
   3f9e0:	ldr	r6, [r7, r6]!
   3f9e4:	tst	r6, r1, lsl r9
   3f9e8:	bne	3f9bc <bcmp@plt+0x2d6e0>
   3f9ec:	mov	r1, #1
   3f9f0:	str	ip, [sp, #20]
   3f9f4:	str	r4, [sp, #12]
   3f9f8:	orr	r1, r6, r1, lsl r9
   3f9fc:	ldr	r6, [sp, #16]
   3fa00:	ldr	lr, [r6, #20]
   3fa04:	ldr	r6, [r6, #24]
   3fa08:	ldr	r6, [r6, r4, lsl #2]
   3fa0c:	ldr	r8, [lr, r4, lsl #2]
   3fa10:	str	r6, [sp, #24]
   3fa14:	str	r1, [r7]
   3fa18:	lsr	r1, r8, #3
   3fa1c:	mov	r7, r8
   3fa20:	eor	r1, r1, r8, lsl #3
   3fa24:	orr	r1, r1, #1
   3fa28:	and	r1, r1, r0
   3fa2c:	and	r9, r7, r0
   3fa30:	lsr	sl, r9, #4
   3fa34:	and	lr, r2, r9, lsl #1
   3fa38:	add	r7, r9, r1
   3fa3c:	ldr	r4, [r5, sl, lsl #2]
   3fa40:	tst	r4, r3, lsl lr
   3fa44:	beq	3fa2c <bcmp@plt+0x2d750>
   3fa48:	ldr	r7, [sp, #16]
   3fa4c:	lsl	r1, r3, lr
   3fa50:	bic	r1, r4, r1
   3fa54:	str	r1, [r5, sl, lsl #2]
   3fa58:	ldr	r1, [r7]
   3fa5c:	cmp	r9, r1
   3fa60:	bcs	3f99c <bcmp@plt+0x2d6c0>
   3fa64:	ldr	r1, [sp, #20]
   3fa68:	mov	r6, #3
   3fa6c:	ldr	r1, [r1, sl, lsl #2]
   3fa70:	tst	r1, r6, lsl lr
   3fa74:	bne	3f99c <bcmp@plt+0x2d6c0>
   3fa78:	ldr	r1, [r7, #20]
   3fa7c:	ldr	r4, [sp, #24]
   3fa80:	ldr	ip, [r1, r9, lsl #2]
   3fa84:	str	r8, [r1, r9, lsl #2]
   3fa88:	ldr	r1, [r7, #24]
   3fa8c:	mov	r8, ip
   3fa90:	ldr	r6, [r1, r9, lsl #2]
   3fa94:	str	r4, [r1, r9, lsl #2]
   3fa98:	mov	r4, #1
   3fa9c:	ldr	r7, [r7, #16]
   3faa0:	str	r6, [sp, #24]
   3faa4:	str	r7, [sp, #20]
   3faa8:	ldr	r1, [r7, sl, lsl #2]!
   3faac:	orr	r1, r1, r4, lsl lr
   3fab0:	b	3fa14 <bcmp@plt+0x2d738>
   3fab4:	ldr	r4, [sp, #4]
   3fab8:	cmp	lr, r4
   3fabc:	bls	3fae4 <bcmp@plt+0x2d808>
   3fac0:	ldr	r0, [r7, #20]
   3fac4:	lsl	r6, r4, #2
   3fac8:	mov	r1, r6
   3facc:	bl	12228 <realloc@plt>
   3fad0:	str	r0, [r7, #20]
   3fad4:	mov	r1, r6
   3fad8:	ldr	r0, [r7, #24]
   3fadc:	bl	12228 <realloc@plt>
   3fae0:	str	r0, [r7, #24]
   3fae4:	ldr	r0, [r7, #16]
   3fae8:	bl	11f10 <free@plt>
   3faec:	str	r4, [r7]
   3faf0:	ldr	r0, [r7, #4]
   3faf4:	str	r0, [r7, #8]
   3faf8:	ldr	r0, [sp, #8]
   3fafc:	str	r0, [r7, #12]
   3fb00:	str	r5, [r7, #16]
   3fb04:	sub	sp, fp, #28
   3fb08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fb0c:	nop	{0}
   3fb10:	beq	f9bda8 <bcmp@plt+0xf89acc>
   3fb14:	svccc	0x00e8a3d7
   3fb18:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3fb1c:	add	fp, sp, #24
   3fb20:	sub	sp, sp, #32
   3fb24:	mov	r9, r2
   3fb28:	mov	r5, r1
   3fb2c:	cmp	r0, #0
   3fb30:	beq	3fb44 <bcmp@plt+0x2d868>
   3fb34:	cmp	r0, #1
   3fb38:	bne	3fc70 <bcmp@plt+0x2d994>
   3fb3c:	movw	r6, #4098	; 0x1002
   3fb40:	b	3fb48 <bcmp@plt+0x2d86c>
   3fb44:	movw	r6, #4099	; 0x1003
   3fb48:	ldr	r0, [pc, #496]	; 3fd40 <bcmp@plt+0x2da64>
   3fb4c:	mov	r1, #2
   3fb50:	add	r0, pc, r0
   3fb54:	bl	11f7c <open@plt>
   3fb58:	cmn	r0, #1
   3fb5c:	ble	3fc7c <bcmp@plt+0x2d9a0>
   3fb60:	vmov.i32	q8, #0	; 0x00000000
   3fb64:	mov	r7, sp
   3fb68:	mov	r4, r0
   3fb6c:	mov	r1, r5
   3fb70:	mov	r2, #15
   3fb74:	mov	r0, r7
   3fb78:	vst1.64	{d16-d17}, [r0]!
   3fb7c:	vst1.64	{d16-d17}, [r0]
   3fb80:	strh	r6, [r0]
   3fb84:	mov	r0, r7
   3fb88:	bl	11f4c <strncpy@plt>
   3fb8c:	movw	r1, #21706	; 0x54ca
   3fb90:	mov	r0, r4
   3fb94:	mov	r2, r7
   3fb98:	movt	r1, #16388	; 0x4004
   3fb9c:	bl	122a0 <ioctl@plt>
   3fba0:	cmn	r0, #1
   3fba4:	ble	3fc9c <bcmp@plt+0x2d9c0>
   3fba8:	mov	r0, #2
   3fbac:	mov	r1, #2
   3fbb0:	mov	r2, #0
   3fbb4:	bl	11d60 <socket@plt>
   3fbb8:	mov	r2, sp
   3fbbc:	movw	r1, #35123	; 0x8933
   3fbc0:	mov	r7, r0
   3fbc4:	bl	122a0 <ioctl@plt>
   3fbc8:	cmn	r0, #1
   3fbcc:	ble	3fcec <bcmp@plt+0x2da10>
   3fbd0:	ldr	r8, [pc, #384]	; 3fd58 <bcmp@plt+0x2da7c>
   3fbd4:	ldr	r8, [pc, r8]
   3fbd8:	ldr	r0, [r8]
   3fbdc:	cmp	r0, #3
   3fbe0:	blt	3fbf8 <bcmp@plt+0x2d91c>
   3fbe4:	ldr	r2, [sp, #16]
   3fbe8:	ldr	r1, [pc, #364]	; 3fd5c <bcmp@plt+0x2da80>
   3fbec:	mov	r0, #7
   3fbf0:	add	r1, pc, r1
   3fbf4:	bl	40d10 <bcmp@plt+0x2ea34>
   3fbf8:	mov	r2, sp
   3fbfc:	mov	r0, r7
   3fc00:	movw	r1, #35106	; 0x8922
   3fc04:	str	r9, [sp, #16]
   3fc08:	bl	122a0 <ioctl@plt>
   3fc0c:	cmn	r0, #1
   3fc10:	ble	3fd18 <bcmp@plt+0x2da3c>
   3fc14:	ldr	r0, [r8]
   3fc18:	cmp	r0, #1
   3fc1c:	blt	3fc34 <bcmp@plt+0x2d958>
   3fc20:	ldr	r1, [pc, #316]	; 3fd64 <bcmp@plt+0x2da88>
   3fc24:	mov	r0, #5
   3fc28:	mov	r2, r9
   3fc2c:	add	r1, pc, r1
   3fc30:	bl	40d10 <bcmp@plt+0x2ea34>
   3fc34:	mov	r0, r7
   3fc38:	bl	11f1c <close@plt>
   3fc3c:	ldr	r0, [r8]
   3fc40:	cmp	r0, #2
   3fc44:	blt	3fc5c <bcmp@plt+0x2d980>
   3fc48:	ldr	r1, [pc, #280]	; 3fd68 <bcmp@plt+0x2da8c>
   3fc4c:	mov	r0, #6
   3fc50:	mov	r2, r4
   3fc54:	add	r1, pc, r1
   3fc58:	bl	40d10 <bcmp@plt+0x2ea34>
   3fc5c:	mov	r0, r5
   3fc60:	bl	3fd6c <bcmp@plt+0x2da90>
   3fc64:	cmp	r0, #1
   3fc68:	movne	r4, #0
   3fc6c:	b	3fc90 <bcmp@plt+0x2d9b4>
   3fc70:	ldr	r1, [pc, #208]	; 3fd48 <bcmp@plt+0x2da6c>
   3fc74:	add	r1, pc, r1
   3fc78:	b	3fc84 <bcmp@plt+0x2d9a8>
   3fc7c:	ldr	r1, [pc, #192]	; 3fd44 <bcmp@plt+0x2da68>
   3fc80:	add	r1, pc, r1
   3fc84:	mov	r0, #1
   3fc88:	bl	40d10 <bcmp@plt+0x2ea34>
   3fc8c:	mov	r4, #0
   3fc90:	mov	r0, r4
   3fc94:	sub	sp, fp, #24
   3fc98:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3fc9c:	mov	r0, r4
   3fca0:	bl	11f1c <close@plt>
   3fca4:	bl	11eb0 <__errno_location@plt>
   3fca8:	mov	r4, r0
   3fcac:	ldr	r0, [r0]
   3fcb0:	bl	11e2c <strerror@plt>
   3fcb4:	ldr	r1, [pc, #144]	; 3fd4c <bcmp@plt+0x2da70>
   3fcb8:	mov	r2, r0
   3fcbc:	mov	r0, #1
   3fcc0:	add	r1, pc, r1
   3fcc4:	bl	40d10 <bcmp@plt+0x2ea34>
   3fcc8:	ldr	r0, [r4]
   3fccc:	mov	r4, #0
   3fcd0:	cmp	r0, #16
   3fcd4:	bne	3fc90 <bcmp@plt+0x2d9b4>
   3fcd8:	ldr	r1, [pc, #112]	; 3fd50 <bcmp@plt+0x2da74>
   3fcdc:	mov	r0, #1
   3fce0:	add	r1, pc, r1
   3fce4:	bl	40d10 <bcmp@plt+0x2ea34>
   3fce8:	b	3fc90 <bcmp@plt+0x2d9b4>
   3fcec:	mov	r0, r4
   3fcf0:	bl	11f1c <close@plt>
   3fcf4:	mov	r0, r7
   3fcf8:	bl	11f1c <close@plt>
   3fcfc:	bl	11eb0 <__errno_location@plt>
   3fd00:	ldr	r2, [r0]
   3fd04:	ldr	r1, [pc, #72]	; 3fd54 <bcmp@plt+0x2da78>
   3fd08:	mov	r0, #1
   3fd0c:	add	r1, pc, r1
   3fd10:	bl	40d10 <bcmp@plt+0x2ea34>
   3fd14:	b	3fc8c <bcmp@plt+0x2d9b0>
   3fd18:	mov	r0, r7
   3fd1c:	bl	11f1c <close@plt>
   3fd20:	bl	11eb0 <__errno_location@plt>
   3fd24:	ldr	r3, [r0]
   3fd28:	ldr	r1, [pc, #48]	; 3fd60 <bcmp@plt+0x2da84>
   3fd2c:	mov	r0, #1
   3fd30:	mov	r2, r9
   3fd34:	add	r1, pc, r1
   3fd38:	bl	40d10 <bcmp@plt+0x2ea34>
   3fd3c:	b	3fc8c <bcmp@plt+0x2d9b0>
   3fd40:	ldrdeq	pc, [r1], -r5
   3fd44:	ldrdeq	pc, [r1], -r9
   3fd48:	strheq	pc, [r1], -lr	; <UNPREDICTABLE>
   3fd4c:	strheq	pc, [r1], -lr	; <UNPREDICTABLE>
   3fd50:	andeq	pc, r1, lr, asr #1
   3fd54:	ldrdeq	pc, [r1], -r9
   3fd58:			; <UNDEFINED> instruction: 0x000367b4
   3fd5c:	andeq	pc, r1, fp, lsr r2	; <UNPREDICTABLE>
   3fd60:	andeq	pc, r1, lr, lsl #2
   3fd64:	andeq	pc, r1, sp, asr #4
   3fd68:	andeq	pc, r1, fp, lsr r2	; <UNPREDICTABLE>
   3fd6c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3fd70:	add	fp, sp, #24
   3fd74:	sub	sp, sp, #4096	; 0x1000
   3fd78:	mov	r5, r0
   3fd7c:	bl	1215c <if_nametoindex@plt>
   3fd80:	mov	r7, r0
   3fd84:	mov	r0, #16
   3fd88:	mov	r1, #2
   3fd8c:	mov	r2, #0
   3fd90:	mov	r6, #0
   3fd94:	bl	11d60 <socket@plt>
   3fd98:	cmn	r0, #1
   3fd9c:	ble	3fe3c <bcmp@plt+0x2db60>
   3fda0:	mov	r8, sp
   3fda4:	mov	r4, r0
   3fda8:	mov	r1, #0
   3fdac:	movw	r2, #4088	; 0xff8
   3fdb0:	add	r0, r8, #8
   3fdb4:	bl	12144 <memset@plt>
   3fdb8:	mov	r0, #32
   3fdbc:	mov	r1, r8
   3fdc0:	mov	r2, #32
   3fdc4:	mov	r3, #0
   3fdc8:	str	r0, [sp]
   3fdcc:	mvn	r0, #0
   3fdd0:	str	r0, [sp, #28]
   3fdd4:	mov	r0, #65	; 0x41
   3fdd8:	str	r0, [sp, #24]
   3fddc:	movw	r0, #19
   3fde0:	str	r7, [sp, #20]
   3fde4:	strh	r6, [sp, #18]
   3fde8:	strb	r6, [sp, #16]
   3fdec:	movt	r0, #1281	; 0x501
   3fdf0:	str	r0, [sp, #4]
   3fdf4:	mov	r0, r4
   3fdf8:	bl	11d90 <send@plt>
   3fdfc:	cmn	r0, #1
   3fe00:	ble	3fe50 <bcmp@plt+0x2db74>
   3fe04:	ldr	r0, [pc, #132]	; 3fe90 <bcmp@plt+0x2dbb4>
   3fe08:	ldr	r0, [pc, r0]
   3fe0c:	ldr	r0, [r0]
   3fe10:	cmp	r0, #1
   3fe14:	blt	3fe2c <bcmp@plt+0x2db50>
   3fe18:	ldr	r1, [pc, #116]	; 3fe94 <bcmp@plt+0x2dbb8>
   3fe1c:	mov	r0, #5
   3fe20:	mov	r2, r5
   3fe24:	add	r1, pc, r1
   3fe28:	bl	40d10 <bcmp@plt+0x2ea34>
   3fe2c:	mov	r0, r4
   3fe30:	bl	11f1c <close@plt>
   3fe34:	mov	r6, #1
   3fe38:	b	3fe7c <bcmp@plt+0x2dba0>
   3fe3c:	ldr	r1, [pc, #68]	; 3fe88 <bcmp@plt+0x2dbac>
   3fe40:	mov	r0, #2
   3fe44:	add	r1, pc, r1
   3fe48:	bl	40d10 <bcmp@plt+0x2ea34>
   3fe4c:	b	3fe7c <bcmp@plt+0x2dba0>
   3fe50:	bl	11eb0 <__errno_location@plt>
   3fe54:	ldr	r0, [r0]
   3fe58:	bl	11e2c <strerror@plt>
   3fe5c:	ldr	r1, [pc, #40]	; 3fe8c <bcmp@plt+0x2dbb0>
   3fe60:	mov	r2, r0
   3fe64:	mov	r0, #2
   3fe68:	add	r1, pc, r1
   3fe6c:	bl	40d10 <bcmp@plt+0x2ea34>
   3fe70:	mov	r0, r4
   3fe74:	bl	11f1c <close@plt>
   3fe78:	mov	r6, #0
   3fe7c:	mov	r0, r6
   3fe80:	sub	sp, fp, #24
   3fe84:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3fe88:	andeq	pc, r1, r7, rrx
   3fe8c:	andeq	pc, r1, r7, ror r0	; <UNPREDICTABLE>
   3fe90:	andeq	r6, r3, r0, lsl #11
   3fe94:	ldrdeq	pc, [r1], -ip
   3fe98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fe9c:	add	fp, sp, #28
   3fea0:	sub	sp, sp, #4
   3fea4:	sub	sp, sp, #4096	; 0x1000
   3fea8:	mov	r6, r1
   3feac:	mov	r8, r0
   3feb0:	bl	1215c <if_nametoindex@plt>
   3feb4:	mov	sl, r0
   3feb8:	mov	r0, #16
   3febc:	mov	r1, #2
   3fec0:	mov	r2, #0
   3fec4:	mov	r7, #0
   3fec8:	bl	11d60 <socket@plt>
   3fecc:	cmn	r0, #1
   3fed0:	ble	3fefc <bcmp@plt+0x2dc20>
   3fed4:	mov	r4, r0
   3fed8:	mov	r0, r6
   3fedc:	bl	34418 <bcmp@plt+0x2213c>
   3fee0:	cmp	r0, #2
   3fee4:	beq	3ff10 <bcmp@plt+0x2dc34>
   3fee8:	cmp	r0, #10
   3feec:	bne	3ffdc <bcmp@plt+0x2dd00>
   3fef0:	mov	r9, #128	; 0x80
   3fef4:	mov	r5, #16
   3fef8:	b	3ff18 <bcmp@plt+0x2dc3c>
   3fefc:	ldr	r1, [pc, #304]	; 40034 <bcmp@plt+0x2dd58>
   3ff00:	mov	r0, #2
   3ff04:	add	r1, pc, r1
   3ff08:	bl	40d10 <bcmp@plt+0x2ea34>
   3ff0c:	b	40028 <bcmp@plt+0x2dd4c>
   3ff10:	mov	r9, #32
   3ff14:	mov	r5, #4
   3ff18:	mov	r0, sp
   3ff1c:	mov	r1, #0
   3ff20:	movw	r2, #4088	; 0xff8
   3ff24:	mov	r7, #0
   3ff28:	add	r0, r0, #8
   3ff2c:	bl	12144 <memset@plt>
   3ff30:	add	r0, r5, #28
   3ff34:	str	r0, [sp]
   3ff38:	movw	r0, #20
   3ff3c:	strb	r9, [sp, #17]
   3ff40:	movt	r0, #1281	; 0x501
   3ff44:	str	r0, [sp, #4]
   3ff48:	mov	r0, r6
   3ff4c:	bl	34418 <bcmp@plt+0x2213c>
   3ff50:	str	sl, [sp, #20]
   3ff54:	strb	r0, [sp, #16]
   3ff58:	mov	r0, #2
   3ff5c:	mov	r1, r6
   3ff60:	strh	r0, [sp, #26]
   3ff64:	add	r0, r5, #4
   3ff68:	strh	r7, [sp, #18]
   3ff6c:	strh	r0, [sp, #24]
   3ff70:	mov	r0, sp
   3ff74:	add	r0, r0, #28
   3ff78:	bl	34b2c <bcmp@plt+0x22850>
   3ff7c:	ldr	r2, [sp]
   3ff80:	mov	r0, r4
   3ff84:	mov	r1, sp
   3ff88:	mov	r3, #0
   3ff8c:	bl	11d90 <send@plt>
   3ff90:	cmn	r0, #1
   3ff94:	ble	40000 <bcmp@plt+0x2dd24>
   3ff98:	ldr	r0, [pc, #156]	; 4003c <bcmp@plt+0x2dd60>
   3ff9c:	ldr	r0, [pc, r0]
   3ffa0:	ldr	r0, [r0]
   3ffa4:	cmp	r0, #1
   3ffa8:	blt	3ffcc <bcmp@plt+0x2dcf0>
   3ffac:	mov	r0, r6
   3ffb0:	bl	342fc <bcmp@plt+0x22020>
   3ffb4:	ldr	r1, [pc, #132]	; 40040 <bcmp@plt+0x2dd64>
   3ffb8:	mov	r2, r0
   3ffbc:	mov	r0, #5
   3ffc0:	mov	r3, r8
   3ffc4:	add	r1, pc, r1
   3ffc8:	bl	40d10 <bcmp@plt+0x2ea34>
   3ffcc:	mov	r0, r4
   3ffd0:	bl	11f1c <close@plt>
   3ffd4:	mov	r7, #1
   3ffd8:	b	40028 <bcmp@plt+0x2dd4c>
   3ffdc:	mov	r0, r6
   3ffe0:	bl	342fc <bcmp@plt+0x22020>
   3ffe4:	ldr	r1, [pc, #88]	; 40044 <bcmp@plt+0x2dd68>
   3ffe8:	mov	r2, r0
   3ffec:	mov	r0, #2
   3fff0:	add	r1, pc, r1
   3fff4:	bl	40d10 <bcmp@plt+0x2ea34>
   3fff8:	mov	r7, #0
   3fffc:	b	40028 <bcmp@plt+0x2dd4c>
   40000:	bl	11eb0 <__errno_location@plt>
   40004:	ldr	r0, [r0]
   40008:	bl	11e2c <strerror@plt>
   4000c:	ldr	r1, [pc, #36]	; 40038 <bcmp@plt+0x2dd5c>
   40010:	mov	r2, r0
   40014:	mov	r0, #2
   40018:	add	r1, pc, r1
   4001c:	bl	40d10 <bcmp@plt+0x2ea34>
   40020:	mov	r0, r4
   40024:	bl	11f1c <close@plt>
   40028:	mov	r0, r7
   4002c:	sub	sp, fp, #28
   40030:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40034:	andeq	pc, r1, sp
   40038:	andeq	lr, r1, ip, asr pc
   4003c:	andeq	r6, r3, ip, ror #7
   40040:	ldrdeq	lr, [r1], -r4
   40044:	andeq	lr, r1, r8, asr pc
   40048:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4004c:	add	fp, sp, #28
   40050:	sub	sp, sp, #4
   40054:	sub	sp, sp, #4096	; 0x1000
   40058:	mov	r6, r1
   4005c:	mov	r8, r0
   40060:	bl	1215c <if_nametoindex@plt>
   40064:	mov	sl, r0
   40068:	mov	r0, #16
   4006c:	mov	r1, #2
   40070:	mov	r2, #0
   40074:	mov	r7, #0
   40078:	bl	11d60 <socket@plt>
   4007c:	cmn	r0, #1
   40080:	ble	400ac <bcmp@plt+0x2ddd0>
   40084:	mov	r4, r0
   40088:	mov	r0, r6
   4008c:	bl	34418 <bcmp@plt+0x2213c>
   40090:	cmp	r0, #2
   40094:	beq	400c0 <bcmp@plt+0x2dde4>
   40098:	cmp	r0, #10
   4009c:	bne	4018c <bcmp@plt+0x2deb0>
   400a0:	mov	r9, #128	; 0x80
   400a4:	mov	r5, #16
   400a8:	b	400c8 <bcmp@plt+0x2ddec>
   400ac:	ldr	r1, [pc, #304]	; 401e4 <bcmp@plt+0x2df08>
   400b0:	mov	r0, #2
   400b4:	add	r1, pc, r1
   400b8:	bl	40d10 <bcmp@plt+0x2ea34>
   400bc:	b	401d8 <bcmp@plt+0x2defc>
   400c0:	mov	r9, #32
   400c4:	mov	r5, #4
   400c8:	mov	r0, sp
   400cc:	mov	r1, #0
   400d0:	movw	r2, #4088	; 0xff8
   400d4:	mov	r7, #0
   400d8:	add	r0, r0, #8
   400dc:	bl	12144 <memset@plt>
   400e0:	add	r0, r5, #28
   400e4:	str	r0, [sp]
   400e8:	movw	r0, #21
   400ec:	strb	r9, [sp, #17]
   400f0:	movt	r0, #1281	; 0x501
   400f4:	str	r0, [sp, #4]
   400f8:	mov	r0, r6
   400fc:	bl	34418 <bcmp@plt+0x2213c>
   40100:	str	sl, [sp, #20]
   40104:	strb	r0, [sp, #16]
   40108:	mov	r0, #2
   4010c:	mov	r1, r6
   40110:	strh	r0, [sp, #26]
   40114:	add	r0, r5, #4
   40118:	strh	r7, [sp, #18]
   4011c:	strh	r0, [sp, #24]
   40120:	mov	r0, sp
   40124:	add	r0, r0, #28
   40128:	bl	34b2c <bcmp@plt+0x22850>
   4012c:	ldr	r2, [sp]
   40130:	mov	r0, r4
   40134:	mov	r1, sp
   40138:	mov	r3, #0
   4013c:	bl	11d90 <send@plt>
   40140:	cmn	r0, #1
   40144:	ble	401b0 <bcmp@plt+0x2ded4>
   40148:	ldr	r0, [pc, #156]	; 401ec <bcmp@plt+0x2df10>
   4014c:	ldr	r0, [pc, r0]
   40150:	ldr	r0, [r0]
   40154:	cmp	r0, #1
   40158:	blt	4017c <bcmp@plt+0x2dea0>
   4015c:	mov	r0, r6
   40160:	bl	342fc <bcmp@plt+0x22020>
   40164:	ldr	r1, [pc, #132]	; 401f0 <bcmp@plt+0x2df14>
   40168:	mov	r2, r0
   4016c:	mov	r0, #5
   40170:	mov	r3, r8
   40174:	add	r1, pc, r1
   40178:	bl	40d10 <bcmp@plt+0x2ea34>
   4017c:	mov	r0, r4
   40180:	bl	11f1c <close@plt>
   40184:	mov	r7, #1
   40188:	b	401d8 <bcmp@plt+0x2defc>
   4018c:	mov	r0, r6
   40190:	bl	342fc <bcmp@plt+0x22020>
   40194:	ldr	r1, [pc, #88]	; 401f4 <bcmp@plt+0x2df18>
   40198:	mov	r2, r0
   4019c:	mov	r0, #2
   401a0:	add	r1, pc, r1
   401a4:	bl	40d10 <bcmp@plt+0x2ea34>
   401a8:	mov	r7, #0
   401ac:	b	401d8 <bcmp@plt+0x2defc>
   401b0:	bl	11eb0 <__errno_location@plt>
   401b4:	ldr	r0, [r0]
   401b8:	bl	11e2c <strerror@plt>
   401bc:	ldr	r1, [pc, #36]	; 401e8 <bcmp@plt+0x2df0c>
   401c0:	mov	r2, r0
   401c4:	mov	r0, #2
   401c8:	add	r1, pc, r1
   401cc:	bl	40d10 <bcmp@plt+0x2ea34>
   401d0:	mov	r0, r4
   401d4:	bl	11f1c <close@plt>
   401d8:	mov	r0, r7
   401dc:	sub	sp, fp, #28
   401e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   401e4:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   401e8:	andeq	lr, r1, r1, asr lr
   401ec:	andeq	r6, r3, ip, lsr r2
   401f0:	andeq	lr, r1, fp, asr #29
   401f4:	andeq	lr, r1, fp, asr #28
   401f8:	mov	r3, #0
   401fc:	str	r3, [r0, #32]
   40200:	str	r1, [r0, #36]	; 0x24
   40204:	str	r1, [r0, #40]	; 0x28
   40208:	mvn	r1, #0
   4020c:	str	r1, [r0, #18]
   40210:	str	r2, [r0, #8]
   40214:	str	r3, [r0, #12]
   40218:	str	r1, [r0, #22]
   4021c:	str	r1, [r0, #26]
   40220:	bx	lr
   40224:	mov	r3, #1
   40228:	str	r3, [r0, #32]
   4022c:	str	r1, [r0, #36]	; 0x24
   40230:	str	r1, [r0, #40]	; 0x28
   40234:	mvn	r1, #0
   40238:	mov	r3, #0
   4023c:	str	r1, [r0, #18]
   40240:	str	r2, [r0, #8]
   40244:	str	r3, [r0, #12]
   40248:	str	r1, [r0, #22]
   4024c:	str	r1, [r0, #26]
   40250:	bx	lr
   40254:	push	{r4, r5, r6, sl, fp, lr}
   40258:	add	fp, sp, #16
   4025c:	mov	r4, r0
   40260:	mov	r5, r1
   40264:	mov	r6, #0
   40268:	cmp	r1, #0
   4026c:	mov	r0, #0
   40270:	beq	4027c <bcmp@plt+0x2dfa0>
   40274:	mov	r0, r5
   40278:	bl	44994 <bcmp@plt+0x326b8>
   4027c:	str	r6, [r4, #32]
   40280:	str	r0, [r4, #36]	; 0x24
   40284:	str	r0, [r4, #40]	; 0x28
   40288:	mvn	r0, #0
   4028c:	str	r0, [r4, #18]
   40290:	str	r5, [r4, #8]
   40294:	str	r6, [r4, #12]
   40298:	str	r0, [r4, #22]
   4029c:	str	r0, [r4, #26]
   402a0:	pop	{r4, r5, r6, sl, fp, pc}
   402a4:	cmp	r0, #0
   402a8:	bxeq	lr
   402ac:	ldr	r1, [r0, #32]
   402b0:	cmp	r1, #0
   402b4:	beq	402bc <bcmp@plt+0x2dfe0>
   402b8:	bx	lr
   402bc:	ldr	r0, [r0, #36]	; 0x24
   402c0:	b	11f10 <free@plt>
   402c4:	push	{r4, r5, r6, sl, fp, lr}
   402c8:	add	fp, sp, #16
   402cc:	mov	r4, r0
   402d0:	mov	r0, #44	; 0x2c
   402d4:	bl	44994 <bcmp@plt+0x326b8>
   402d8:	mov	r5, r0
   402dc:	mov	r6, #0
   402e0:	cmp	r4, #0
   402e4:	mov	r0, #0
   402e8:	beq	402f4 <bcmp@plt+0x2e018>
   402ec:	mov	r0, r4
   402f0:	bl	44994 <bcmp@plt+0x326b8>
   402f4:	str	r6, [r5, #32]
   402f8:	str	r0, [r5, #36]	; 0x24
   402fc:	str	r0, [r5, #40]	; 0x28
   40300:	mvn	r0, #0
   40304:	str	r0, [r5, #18]
   40308:	str	r4, [r5, #8]
   4030c:	str	r6, [r5, #12]
   40310:	str	r0, [r5, #22]
   40314:	str	r0, [r5, #26]
   40318:	mov	r0, r5
   4031c:	pop	{r4, r5, r6, sl, fp, pc}
   40320:	cmp	r0, #0
   40324:	bxeq	lr
   40328:	push	{r4, sl, fp, lr}
   4032c:	add	fp, sp, #8
   40330:	mov	r4, r0
   40334:	ldr	r0, [r0, #32]
   40338:	cmp	r0, #0
   4033c:	bne	40348 <bcmp@plt+0x2e06c>
   40340:	ldr	r0, [r4, #36]	; 0x24
   40344:	bl	11f10 <free@plt>
   40348:	mov	r0, r4
   4034c:	pop	{r4, sl, fp, lr}
   40350:	b	11f10 <free@plt>
   40354:	push	{r4, r5, r6, r7, fp, lr}
   40358:	add	fp, sp, #16
   4035c:	add	r6, r1, r0
   40360:	mov	r0, #44	; 0x2c
   40364:	mov	r4, r1
   40368:	bl	44994 <bcmp@plt+0x326b8>
   4036c:	mov	r5, r0
   40370:	mov	r7, #0
   40374:	cmp	r6, #0
   40378:	mov	r0, #0
   4037c:	beq	40388 <bcmp@plt+0x2e0ac>
   40380:	mov	r0, r6
   40384:	bl	44994 <bcmp@plt+0x326b8>
   40388:	cmp	r6, r4
   4038c:	mvn	r1, #0
   40390:	str	r7, [r5, #32]
   40394:	str	r0, [r5, #36]	; 0x24
   40398:	str	r0, [r5, #40]	; 0x28
   4039c:	str	r1, [r5, #18]
   403a0:	str	r6, [r5, #8]
   403a4:	str	r7, [r5, #12]
   403a8:	str	r1, [r5, #22]
   403ac:	str	r1, [r5, #26]
   403b0:	bcs	403d0 <bcmp@plt+0x2e0f4>
   403b4:	cmp	r4, #64	; 0x40
   403b8:	mov	r2, r4
   403bc:	mov	r0, r5
   403c0:	mov	r1, #0
   403c4:	movls	r2, #64	; 0x40
   403c8:	bl	40480 <bcmp@plt+0x2e1a4>
   403cc:	ldr	r0, [r5, #36]	; 0x24
   403d0:	add	r0, r0, r4
   403d4:	str	r0, [r5, #40]	; 0x28
   403d8:	mov	r0, r5
   403dc:	pop	{r4, r5, r6, r7, fp, pc}
   403e0:	push	{r4, r5, fp, lr}
   403e4:	add	fp, sp, #8
   403e8:	mov	r4, r0
   403ec:	mov	r5, r1
   403f0:	ldr	r2, [r0, #8]
   403f4:	ldr	r3, [r0, #12]
   403f8:	ldr	r0, [r0, #36]	; 0x24
   403fc:	ldr	r1, [r4, #40]	; 0x28
   40400:	add	r2, r0, r2
   40404:	add	r3, r1, r3
   40408:	sub	r2, r2, r3
   4040c:	cmp	r2, r5
   40410:	bcs	40430 <bcmp@plt+0x2e154>
   40414:	cmp	r5, #64	; 0x40
   40418:	mov	r2, r5
   4041c:	sub	r1, r1, r0
   40420:	mov	r0, r4
   40424:	movls	r2, #64	; 0x40
   40428:	bl	40480 <bcmp@plt+0x2e1a4>
   4042c:	ldr	r0, [r4, #36]	; 0x24
   40430:	add	r0, r0, r5
   40434:	str	r0, [r4, #40]	; 0x28
   40438:	pop	{r4, r5, fp, pc}
   4043c:	push	{r4, r5, fp, lr}
   40440:	add	fp, sp, #8
   40444:	ldr	ip, [r0, #8]
   40448:	ldr	r5, [r0, #36]	; 0x24
   4044c:	ldr	lr, [r0, #12]
   40450:	ldr	r3, [r0, #40]	; 0x28
   40454:	mov	r2, r1
   40458:	add	r1, r3, lr
   4045c:	add	r4, r5, ip
   40460:	sub	r1, r4, r1
   40464:	cmp	r1, r2
   40468:	popcs	{r4, r5, fp, pc}
   4046c:	cmp	r2, #64	; 0x40
   40470:	sub	r1, r3, r5
   40474:	movls	r2, #64	; 0x40
   40478:	pop	{r4, r5, fp, lr}
   4047c:	b	40480 <bcmp@plt+0x2e1a4>
   40480:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   40484:	add	fp, sp, #24
   40488:	mov	r4, r0
   4048c:	mov	r5, r1
   40490:	add	r1, r2, r1
   40494:	ldr	r2, [r0, #12]
   40498:	ldr	r0, [r0, #36]	; 0x24
   4049c:	ldr	r3, [r4, #40]	; 0x28
   404a0:	add	r6, r1, r2
   404a4:	sub	r1, r3, r0
   404a8:	cmp	r5, r1
   404ac:	bne	404c4 <bcmp@plt+0x2e1e8>
   404b0:	mov	r1, r6
   404b4:	bl	449e8 <bcmp@plt+0x3270c>
   404b8:	mov	r7, r0
   404bc:	str	r0, [r4, #36]	; 0x24
   404c0:	b	40554 <bcmp@plt+0x2e278>
   404c4:	mov	r0, r6
   404c8:	sub	r8, r5, r1
   404cc:	bl	449c8 <bcmp@plt+0x326ec>
   404d0:	ldr	r2, [r4, #12]
   404d4:	ldr	r1, [r4, #40]	; 0x28
   404d8:	mov	r7, r0
   404dc:	add	r0, r0, r5
   404e0:	bl	11f34 <memcpy@plt>
   404e4:	ldr	r0, [r4, #36]	; 0x24
   404e8:	bl	11f10 <free@plt>
   404ec:	str	r7, [r4, #36]	; 0x24
   404f0:	movw	r0, #65535	; 0xffff
   404f4:	ldrh	r1, [r4, #18]
   404f8:	cmp	r1, r0
   404fc:	addne	r1, r1, r8
   40500:	strhne	r1, [r4, #18]
   40504:	ldrh	r1, [r4, #20]
   40508:	cmp	r1, r0
   4050c:	addne	r1, r1, r8
   40510:	strhne	r1, [r4, #20]
   40514:	ldrh	r1, [r4, #22]
   40518:	cmp	r1, r0
   4051c:	addne	r1, r1, r8
   40520:	strhne	r1, [r4, #22]
   40524:	ldrh	r1, [r4, #24]
   40528:	cmp	r1, r0
   4052c:	addne	r1, r1, r8
   40530:	strhne	r1, [r4, #24]
   40534:	ldrh	r1, [r4, #26]
   40538:	cmp	r1, r0
   4053c:	addne	r1, r1, r8
   40540:	strhne	r1, [r4, #26]
   40544:	ldrh	r1, [r4, #28]
   40548:	cmp	r1, r0
   4054c:	addne	r0, r1, r8
   40550:	strhne	r0, [r4, #28]
   40554:	add	r0, r7, r5
   40558:	str	r6, [r4, #8]
   4055c:	str	r0, [r4, #40]	; 0x28
   40560:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   40564:	push	{fp, lr}
   40568:	mov	fp, sp
   4056c:	ldr	ip, [r0, #36]	; 0x24
   40570:	ldr	r3, [r0, #40]	; 0x28
   40574:	sub	r2, r3, ip
   40578:	cmp	r2, r1
   4057c:	popcs	{fp, pc}
   40580:	ldr	r2, [r0, #12]
   40584:	ldr	lr, [r0, #8]
   40588:	cmp	r1, #64	; 0x40
   4058c:	movls	r1, #64	; 0x40
   40590:	add	r2, r3, r2
   40594:	add	r3, ip, lr
   40598:	sub	r2, r3, r2
   4059c:	pop	{fp, lr}
   405a0:	b	40480 <bcmp@plt+0x2e1a4>
   405a4:	push	{r4, r5, r6, sl, fp, lr}
   405a8:	add	fp, sp, #16
   405ac:	mov	r4, r0
   405b0:	mov	r6, r1
   405b4:	ldr	ip, [r0, #8]
   405b8:	ldr	r0, [r0, #12]
   405bc:	ldr	r2, [r4, #36]	; 0x24
   405c0:	ldr	r1, [r4, #40]	; 0x28
   405c4:	add	r3, r1, r0
   405c8:	add	r5, r2, ip
   405cc:	sub	r3, r5, r3
   405d0:	cmp	r3, r6
   405d4:	bcs	405f8 <bcmp@plt+0x2e31c>
   405d8:	cmp	r6, #64	; 0x40
   405dc:	sub	r1, r1, r2
   405e0:	mov	r2, r6
   405e4:	mov	r0, r4
   405e8:	movls	r2, #64	; 0x40
   405ec:	bl	40480 <bcmp@plt+0x2e1a4>
   405f0:	ldr	r0, [r4, #12]
   405f4:	ldr	r1, [r4, #40]	; 0x28
   405f8:	add	r2, r0, r6
   405fc:	add	r0, r1, r0
   40600:	str	r2, [r4, #12]
   40604:	pop	{r4, r5, r6, sl, fp, pc}
   40608:	push	{r4, r5, r6, r7, fp, lr}
   4060c:	add	fp, sp, #16
   40610:	mov	r6, r0
   40614:	mov	r4, r2
   40618:	mov	r7, r1
   4061c:	ldr	r3, [r0, #8]
   40620:	ldr	r0, [r0, #12]
   40624:	ldr	r2, [r6, #36]	; 0x24
   40628:	ldr	r1, [r6, #40]	; 0x28
   4062c:	add	r5, r1, r0
   40630:	add	r3, r2, r3
   40634:	sub	r3, r3, r5
   40638:	cmp	r3, r4
   4063c:	bcs	40660 <bcmp@plt+0x2e384>
   40640:	cmp	r4, #64	; 0x40
   40644:	sub	r1, r1, r2
   40648:	mov	r2, r4
   4064c:	mov	r0, r6
   40650:	movls	r2, #64	; 0x40
   40654:	bl	40480 <bcmp@plt+0x2e1a4>
   40658:	ldr	r0, [r6, #12]
   4065c:	ldr	r1, [r6, #40]	; 0x28
   40660:	add	r2, r0, r4
   40664:	add	r0, r1, r0
   40668:	mov	r1, r7
   4066c:	str	r2, [r6, #12]
   40670:	mov	r2, r4
   40674:	pop	{r4, r5, r6, r7, fp, lr}
   40678:	b	11f34 <memcpy@plt>
   4067c:	push	{r4, r5, fp, lr}
   40680:	add	fp, sp, #8
   40684:	mov	r5, r1
   40688:	mov	r4, r0
   4068c:	ldr	r1, [r0, #36]	; 0x24
   40690:	ldr	r0, [r0, #40]	; 0x28
   40694:	sub	r2, r0, r1
   40698:	cmp	r2, r5
   4069c:	bcs	406cc <bcmp@plt+0x2e3f0>
   406a0:	ldr	r2, [r4, #8]
   406a4:	ldr	r3, [r4, #12]
   406a8:	cmp	r5, #64	; 0x40
   406ac:	add	r0, r0, r3
   406b0:	add	r1, r1, r2
   406b4:	sub	r2, r1, r0
   406b8:	mov	r1, r5
   406bc:	movls	r1, #64	; 0x40
   406c0:	mov	r0, r4
   406c4:	bl	40480 <bcmp@plt+0x2e1a4>
   406c8:	ldr	r0, [r4, #40]	; 0x28
   406cc:	sub	r0, r0, r5
   406d0:	str	r0, [r4, #40]	; 0x28
   406d4:	ldr	r1, [r4, #12]
   406d8:	add	r1, r1, r5
   406dc:	str	r1, [r4, #12]
   406e0:	pop	{r4, r5, fp, pc}
   406e4:	push	{r4, r5, r6, sl, fp, lr}
   406e8:	add	fp, sp, #16
   406ec:	mov	r5, r1
   406f0:	mov	r6, r0
   406f4:	ldr	r1, [r0, #36]	; 0x24
   406f8:	ldr	r0, [r0, #40]	; 0x28
   406fc:	mov	r4, r2
   40700:	sub	r2, r0, r1
   40704:	cmp	r2, r4
   40708:	bcs	40738 <bcmp@plt+0x2e45c>
   4070c:	ldr	r2, [r6, #8]
   40710:	ldr	r3, [r6, #12]
   40714:	cmp	r4, #64	; 0x40
   40718:	add	r0, r0, r3
   4071c:	add	r1, r1, r2
   40720:	sub	r2, r1, r0
   40724:	mov	r1, r4
   40728:	movls	r1, #64	; 0x40
   4072c:	mov	r0, r6
   40730:	bl	40480 <bcmp@plt+0x2e1a4>
   40734:	ldr	r0, [r6, #40]	; 0x28
   40738:	sub	r0, r0, r4
   4073c:	mov	r2, r4
   40740:	str	r0, [r6, #40]	; 0x28
   40744:	ldr	r1, [r6, #12]
   40748:	add	r1, r1, r4
   4074c:	str	r1, [r6, #12]
   40750:	mov	r1, r5
   40754:	pop	{r4, r5, r6, sl, fp, lr}
   40758:	b	11f34 <memcpy@plt>
   4075c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   40760:	add	fp, sp, #24
   40764:	ldr	r7, [r0, #12]
   40768:	mov	r4, r0
   4076c:	mov	r0, #44	; 0x2c
   40770:	bl	44994 <bcmp@plt+0x326b8>
   40774:	mov	r5, r0
   40778:	mov	r8, #0
   4077c:	cmp	r7, #0
   40780:	mov	r6, #0
   40784:	beq	40794 <bcmp@plt+0x2e4b8>
   40788:	mov	r0, r7
   4078c:	bl	44994 <bcmp@plt+0x326b8>
   40790:	mov	r6, r0
   40794:	mvn	r0, #0
   40798:	str	r8, [r5, #32]
   4079c:	str	r6, [r5, #36]	; 0x24
   407a0:	str	r6, [r5, #40]	; 0x28
   407a4:	str	r0, [r5, #18]
   407a8:	str	r7, [r5, #8]
   407ac:	str	r8, [r5, #12]
   407b0:	str	r0, [r5, #22]
   407b4:	str	r0, [r5, #26]
   407b8:	ldr	r3, [r6, #8]
   407bc:	ldr	r2, [r6, #36]	; 0x24
   407c0:	ldr	r0, [r6, #12]
   407c4:	ldr	r1, [r6, #40]	; 0x28
   407c8:	ldr	r8, [r4, #40]	; 0x28
   407cc:	add	r7, r1, r0
   407d0:	add	r3, r2, r3
   407d4:	sub	r3, r3, r7
   407d8:	ldr	r7, [r4, #12]
   407dc:	cmp	r3, r7
   407e0:	bcs	40804 <bcmp@plt+0x2e528>
   407e4:	cmp	r7, #64	; 0x40
   407e8:	sub	r1, r1, r2
   407ec:	mov	r2, r7
   407f0:	mov	r0, r6
   407f4:	movls	r2, #64	; 0x40
   407f8:	bl	40480 <bcmp@plt+0x2e1a4>
   407fc:	ldr	r0, [r6, #12]
   40800:	ldr	r1, [r6, #40]	; 0x28
   40804:	add	r2, r0, r7
   40808:	add	r0, r1, r0
   4080c:	mov	r1, r8
   40810:	str	r2, [r6, #12]
   40814:	mov	r2, r7
   40818:	bl	11f34 <memcpy@plt>
   4081c:	ldrh	r0, [r4, #28]
   40820:	strh	r0, [r5, #28]
   40824:	mov	r0, r5
   40828:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4082c:	push	{r4, sl, fp, lr}
   40830:	add	fp, sp, #8
   40834:	ldrh	r1, [r0, #16]
   40838:	movw	r2, #65535	; 0xffff
   4083c:	cmp	r1, r2
   40840:	beq	40870 <bcmp@plt+0x2e594>
   40844:	ldr	r3, [r0, #36]	; 0x24
   40848:	ldr	r2, [r0, #12]
   4084c:	ldr	r4, [r0, #40]	; 0x28
   40850:	add	r1, r3, r1
   40854:	add	r2, r4, r2
   40858:	mov	r4, #1
   4085c:	str	r1, [r0, #40]	; 0x28
   40860:	sub	r1, r2, r1
   40864:	str	r1, [r0, #12]
   40868:	mov	r0, r4
   4086c:	pop	{r4, sl, fp, pc}
   40870:	ldr	r0, [pc, #48]	; 408a8 <bcmp@plt+0x2e5cc>
   40874:	mov	r4, #0
   40878:	ldr	r0, [pc, r0]
   4087c:	ldr	r0, [r0]
   40880:	cmp	r0, #2
   40884:	bge	40890 <bcmp@plt+0x2e5b4>
   40888:	mov	r0, r4
   4088c:	pop	{r4, sl, fp, pc}
   40890:	ldr	r1, [pc, #20]	; 408ac <bcmp@plt+0x2e5d0>
   40894:	mov	r0, #6
   40898:	add	r1, pc, r1
   4089c:	bl	40d10 <bcmp@plt+0x2ea34>
   408a0:	mov	r0, r4
   408a4:	pop	{r4, sl, fp, pc}
   408a8:	andeq	r5, r3, r0, lsl fp
   408ac:	andeq	lr, r1, r5, asr #15
   408b0:	push	{r4, sl, fp, lr}
   408b4:	add	fp, sp, #8
   408b8:	ldrh	r1, [r0, #18]
   408bc:	movw	r2, #65535	; 0xffff
   408c0:	cmp	r1, r2
   408c4:	beq	408f4 <bcmp@plt+0x2e618>
   408c8:	ldr	r3, [r0, #36]	; 0x24
   408cc:	ldr	r2, [r0, #12]
   408d0:	ldr	r4, [r0, #40]	; 0x28
   408d4:	add	r1, r3, r1
   408d8:	add	r2, r4, r2
   408dc:	mov	r4, #1
   408e0:	str	r1, [r0, #40]	; 0x28
   408e4:	sub	r1, r2, r1
   408e8:	str	r1, [r0, #12]
   408ec:	mov	r0, r4
   408f0:	pop	{r4, sl, fp, pc}
   408f4:	ldr	r0, [pc, #48]	; 4092c <bcmp@plt+0x2e650>
   408f8:	mov	r4, #0
   408fc:	ldr	r0, [pc, r0]
   40900:	ldr	r0, [r0]
   40904:	cmp	r0, #2
   40908:	bge	40914 <bcmp@plt+0x2e638>
   4090c:	mov	r0, r4
   40910:	pop	{r4, sl, fp, pc}
   40914:	ldr	r1, [pc, #20]	; 40930 <bcmp@plt+0x2e654>
   40918:	mov	r0, #6
   4091c:	add	r1, pc, r1
   40920:	bl	40d10 <bcmp@plt+0x2ea34>
   40924:	mov	r0, r4
   40928:	pop	{r4, sl, fp, pc}
   4092c:	andeq	r5, r3, ip, lsl #21
   40930:	andeq	lr, r1, fp, ror r7
   40934:	push	{r4, sl, fp, lr}
   40938:	add	fp, sp, #8
   4093c:	ldrh	r1, [r0, #20]
   40940:	movw	r2, #65535	; 0xffff
   40944:	cmp	r1, r2
   40948:	beq	40978 <bcmp@plt+0x2e69c>
   4094c:	ldr	r3, [r0, #36]	; 0x24
   40950:	ldr	r2, [r0, #12]
   40954:	ldr	r4, [r0, #40]	; 0x28
   40958:	add	r1, r3, r1
   4095c:	add	r2, r4, r2
   40960:	mov	r4, #1
   40964:	str	r1, [r0, #40]	; 0x28
   40968:	sub	r1, r2, r1
   4096c:	str	r1, [r0, #12]
   40970:	mov	r0, r4
   40974:	pop	{r4, sl, fp, pc}
   40978:	ldr	r0, [pc, #48]	; 409b0 <bcmp@plt+0x2e6d4>
   4097c:	mov	r4, #0
   40980:	ldr	r0, [pc, r0]
   40984:	ldr	r0, [r0]
   40988:	cmp	r0, #2
   4098c:	bge	40998 <bcmp@plt+0x2e6bc>
   40990:	mov	r0, r4
   40994:	pop	{r4, sl, fp, pc}
   40998:	ldr	r1, [pc, #20]	; 409b4 <bcmp@plt+0x2e6d8>
   4099c:	mov	r0, #6
   409a0:	add	r1, pc, r1
   409a4:	bl	40d10 <bcmp@plt+0x2ea34>
   409a8:	mov	r0, r4
   409ac:	pop	{r4, sl, fp, pc}
   409b0:	andeq	r5, r3, r8, lsl #20
   409b4:	andeq	lr, r1, sl, lsr #14
   409b8:	push	{r4, sl, fp, lr}
   409bc:	add	fp, sp, #8
   409c0:	ldrh	r1, [r0, #22]
   409c4:	movw	r2, #65535	; 0xffff
   409c8:	cmp	r1, r2
   409cc:	beq	409fc <bcmp@plt+0x2e720>
   409d0:	ldr	r3, [r0, #36]	; 0x24
   409d4:	ldr	r2, [r0, #12]
   409d8:	ldr	r4, [r0, #40]	; 0x28
   409dc:	add	r1, r3, r1
   409e0:	add	r2, r4, r2
   409e4:	mov	r4, #1
   409e8:	str	r1, [r0, #40]	; 0x28
   409ec:	sub	r1, r2, r1
   409f0:	str	r1, [r0, #12]
   409f4:	mov	r0, r4
   409f8:	pop	{r4, sl, fp, pc}
   409fc:	ldr	r0, [pc, #48]	; 40a34 <bcmp@plt+0x2e758>
   40a00:	mov	r4, #0
   40a04:	ldr	r0, [pc, r0]
   40a08:	ldr	r0, [r0]
   40a0c:	cmp	r0, #2
   40a10:	bge	40a1c <bcmp@plt+0x2e740>
   40a14:	mov	r0, r4
   40a18:	pop	{r4, sl, fp, pc}
   40a1c:	ldr	r1, [pc, #20]	; 40a38 <bcmp@plt+0x2e75c>
   40a20:	mov	r0, #6
   40a24:	add	r1, pc, r1
   40a28:	bl	40d10 <bcmp@plt+0x2ea34>
   40a2c:	mov	r0, r4
   40a30:	pop	{r4, sl, fp, pc}
   40a34:	andeq	r5, r3, r4, lsl #19
   40a38:	ldrdeq	lr, [r1], -fp
   40a3c:	push	{r4, sl, fp, lr}
   40a40:	add	fp, sp, #8
   40a44:	ldrh	r1, [r0, #24]
   40a48:	movw	r2, #65535	; 0xffff
   40a4c:	cmp	r1, r2
   40a50:	beq	40a80 <bcmp@plt+0x2e7a4>
   40a54:	ldr	r3, [r0, #36]	; 0x24
   40a58:	ldr	r2, [r0, #12]
   40a5c:	ldr	r4, [r0, #40]	; 0x28
   40a60:	add	r1, r3, r1
   40a64:	add	r2, r4, r2
   40a68:	mov	r4, #1
   40a6c:	str	r1, [r0, #40]	; 0x28
   40a70:	sub	r1, r2, r1
   40a74:	str	r1, [r0, #12]
   40a78:	mov	r0, r4
   40a7c:	pop	{r4, sl, fp, pc}
   40a80:	ldr	r0, [pc, #48]	; 40ab8 <bcmp@plt+0x2e7dc>
   40a84:	mov	r4, #0
   40a88:	ldr	r0, [pc, r0]
   40a8c:	ldr	r0, [r0]
   40a90:	cmp	r0, #2
   40a94:	bge	40aa0 <bcmp@plt+0x2e7c4>
   40a98:	mov	r0, r4
   40a9c:	pop	{r4, sl, fp, pc}
   40aa0:	ldr	r1, [pc, #20]	; 40abc <bcmp@plt+0x2e7e0>
   40aa4:	mov	r0, #6
   40aa8:	add	r1, pc, r1
   40aac:	bl	40d10 <bcmp@plt+0x2ea34>
   40ab0:	mov	r0, r4
   40ab4:	pop	{r4, sl, fp, pc}
   40ab8:	andeq	r5, r3, r0, lsl #18
   40abc:	muleq	r1, r8, r6
   40ac0:	push	{r4, sl, fp, lr}
   40ac4:	add	fp, sp, #8
   40ac8:	ldrh	r1, [r0, #26]
   40acc:	movw	r2, #65535	; 0xffff
   40ad0:	cmp	r1, r2
   40ad4:	beq	40b04 <bcmp@plt+0x2e828>
   40ad8:	ldr	r3, [r0, #36]	; 0x24
   40adc:	ldr	r2, [r0, #12]
   40ae0:	ldr	r4, [r0, #40]	; 0x28
   40ae4:	add	r1, r3, r1
   40ae8:	add	r2, r4, r2
   40aec:	mov	r4, #1
   40af0:	str	r1, [r0, #40]	; 0x28
   40af4:	sub	r1, r2, r1
   40af8:	str	r1, [r0, #12]
   40afc:	mov	r0, r4
   40b00:	pop	{r4, sl, fp, pc}
   40b04:	ldr	r0, [pc, #48]	; 40b3c <bcmp@plt+0x2e860>
   40b08:	mov	r4, #0
   40b0c:	ldr	r0, [pc, r0]
   40b10:	ldr	r0, [r0]
   40b14:	cmp	r0, #2
   40b18:	bge	40b24 <bcmp@plt+0x2e848>
   40b1c:	mov	r0, r4
   40b20:	pop	{r4, sl, fp, pc}
   40b24:	ldr	r1, [pc, #20]	; 40b40 <bcmp@plt+0x2e864>
   40b28:	mov	r0, #6
   40b2c:	add	r1, pc, r1
   40b30:	bl	40d10 <bcmp@plt+0x2ea34>
   40b34:	mov	r0, r4
   40b38:	pop	{r4, sl, fp, pc}
   40b3c:	andeq	r5, r3, ip, ror r8
   40b40:	andeq	lr, r1, sp, asr #12
   40b44:	push	{r4, sl, fp, lr}
   40b48:	add	fp, sp, #8
   40b4c:	ldrh	r1, [r0, #28]
   40b50:	movw	r2, #65535	; 0xffff
   40b54:	cmp	r1, r2
   40b58:	beq	40b88 <bcmp@plt+0x2e8ac>
   40b5c:	ldr	r3, [r0, #36]	; 0x24
   40b60:	ldr	r2, [r0, #12]
   40b64:	ldr	r4, [r0, #40]	; 0x28
   40b68:	add	r1, r3, r1
   40b6c:	add	r2, r4, r2
   40b70:	mov	r4, #1
   40b74:	str	r1, [r0, #40]	; 0x28
   40b78:	sub	r1, r2, r1
   40b7c:	str	r1, [r0, #12]
   40b80:	mov	r0, r4
   40b84:	pop	{r4, sl, fp, pc}
   40b88:	ldr	r0, [pc, #48]	; 40bc0 <bcmp@plt+0x2e8e4>
   40b8c:	mov	r4, #0
   40b90:	ldr	r0, [pc, r0]
   40b94:	ldr	r0, [r0]
   40b98:	cmp	r0, #2
   40b9c:	bge	40ba8 <bcmp@plt+0x2e8cc>
   40ba0:	mov	r0, r4
   40ba4:	pop	{r4, sl, fp, pc}
   40ba8:	ldr	r1, [pc, #20]	; 40bc4 <bcmp@plt+0x2e8e8>
   40bac:	mov	r0, #6
   40bb0:	add	r1, pc, r1
   40bb4:	bl	40d10 <bcmp@plt+0x2ea34>
   40bb8:	mov	r0, r4
   40bbc:	pop	{r4, sl, fp, pc}
   40bc0:	strdeq	r5, [r3], -r8
   40bc4:	andeq	lr, r1, r3, lsl #12
   40bc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40bcc:	add	fp, sp, #28
   40bd0:	sub	sp, sp, #4
   40bd4:	mov	r7, r0
   40bd8:	mov	r0, #24
   40bdc:	mov	r8, r3
   40be0:	mov	r6, r2
   40be4:	mov	r5, r1
   40be8:	bl	44994 <bcmp@plt+0x326b8>
   40bec:	ldr	sl, [fp, #16]
   40bf0:	ldr	r9, [fp, #8]
   40bf4:	mov	r4, r0
   40bf8:	cmp	r5, #0
   40bfc:	beq	40c14 <bcmp@plt+0x2e938>
   40c00:	mov	r0, r5
   40c04:	mov	r1, r7
   40c08:	mov	r2, #32
   40c0c:	bl	398f0 <bcmp@plt+0x27614>
   40c10:	b	40c1c <bcmp@plt+0x2e940>
   40c14:	mov	r0, r7
   40c18:	bl	34af8 <bcmp@plt+0x2281c>
   40c1c:	str	r6, [r4, #8]
   40c20:	str	r0, [r4]
   40c24:	mov	r0, r8
   40c28:	bl	12030 <strdup@plt>
   40c2c:	str	r0, [r4, #12]
   40c30:	mov	r0, #1
   40c34:	strb	r9, [r4, #5]
   40c38:	strb	r0, [r4, #17]
   40c3c:	ldr	r0, [fp, #12]
   40c40:	strb	sl, [r4, #16]
   40c44:	strb	r0, [r4, #4]
   40c48:	ldr	r0, [pc, #20]	; 40c64 <bcmp@plt+0x2e988>
   40c4c:	ldr	r0, [pc, r0]
   40c50:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   40c54:	str	r0, [r4, #20]
   40c58:	mov	r0, r4
   40c5c:	sub	sp, fp, #28
   40c60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40c64:	andeq	r5, r3, r4, lsr #11
   40c68:	push	{r4, sl, fp, lr}
   40c6c:	add	fp, sp, #8
   40c70:	mov	r4, r0
   40c74:	mov	r0, r1
   40c78:	bl	34af8 <bcmp@plt+0x2281c>
   40c7c:	ldr	r1, [r4, #20]
   40c80:	pop	{r4, sl, fp, lr}
   40c84:	b	3dd80 <bcmp@plt+0x2baa4>
   40c88:	cmp	r0, #0
   40c8c:	bxeq	lr
   40c90:	push	{r4, sl, fp, lr}
   40c94:	add	fp, sp, #8
   40c98:	mov	r4, r0
   40c9c:	ldr	r0, [r0]
   40ca0:	bl	340dc <bcmp@plt+0x21e00>
   40ca4:	ldr	r0, [r4, #12]
   40ca8:	cmp	r0, #0
   40cac:	beq	40cb4 <bcmp@plt+0x2e9d8>
   40cb0:	bl	11f10 <free@plt>
   40cb4:	ldr	r0, [r4, #20]
   40cb8:	bl	3e398 <bcmp@plt+0x2c0bc>
   40cbc:	mov	r0, r4
   40cc0:	pop	{r4, sl, fp, lr}
   40cc4:	b	11f10 <free@plt>
   40cc8:	push	{r4, sl, fp, lr}
   40ccc:	add	fp, sp, #8
   40cd0:	mov	r4, r0
   40cd4:	ldr	r0, [pc, #44]	; 40d08 <bcmp@plt+0x2ea2c>
   40cd8:	ldr	r0, [pc, r0]
   40cdc:	ldr	r2, [r0]
   40ce0:	ldr	r0, [pc, #36]	; 40d0c <bcmp@plt+0x2ea30>
   40ce4:	ldr	r0, [pc, r0]
   40ce8:	ldr	r1, [r0]
   40cec:	mov	r0, r4
   40cf0:	bl	4a52c <bcmp@plt+0x38250>
   40cf4:	ldr	r0, [r4]
   40cf8:	bl	3ae38 <bcmp@plt+0x28b5c>
   40cfc:	mov	r0, r4
   40d00:	pop	{r4, sl, fp, lr}
   40d04:	b	11f10 <free@plt>
   40d08:	andeq	r5, r3, r4, lsr r5
   40d0c:	andeq	r5, r3, r4, lsr r5
   40d10:	sub	sp, sp, #8
   40d14:	push	{fp, lr}
   40d18:	mov	fp, sp
   40d1c:	sub	sp, sp, #8
   40d20:	sub	r0, r0, #1
   40d24:	mov	ip, r1
   40d28:	add	r1, fp, #8
   40d2c:	str	r2, [fp, #8]
   40d30:	str	r3, [fp, #12]
   40d34:	cmp	r0, #6
   40d38:	str	r1, [sp, #4]
   40d3c:	bhi	40d7c <bcmp@plt+0x2eaa0>
   40d40:	add	r1, pc, #4
   40d44:	ldr	r0, [r1, r0, lsl #2]
   40d48:	add	pc, r1, r0
   40d4c:	andeq	r0, r0, ip, lsl r0
   40d50:	andeq	r0, r0, r0, asr #32
   40d54:	andeq	r0, r0, r4, asr r0
   40d58:	andeq	r0, r0, r8, rrx
   40d5c:	andeq	r0, r0, ip, ror r0
   40d60:	andeq	r0, r0, r4, lsr #1
   40d64:	andeq	r0, r0, ip, asr #1
   40d68:	ldr	r3, [sp, #4]
   40d6c:	ldr	r1, [pc, #224]	; 40e54 <bcmp@plt+0x2eb78>
   40d70:	mov	r0, #2
   40d74:	add	r1, pc, r1
   40d78:	b	40e3c <bcmp@plt+0x2eb60>
   40d7c:	ldr	r3, [sp, #4]
   40d80:	ldr	r1, [pc, #244]	; 40e7c <bcmp@plt+0x2eba0>
   40d84:	add	r1, pc, r1
   40d88:	b	40dc0 <bcmp@plt+0x2eae4>
   40d8c:	ldr	r3, [sp, #4]
   40d90:	ldr	r1, [pc, #192]	; 40e58 <bcmp@plt+0x2eb7c>
   40d94:	mov	r0, #3
   40d98:	add	r1, pc, r1
   40d9c:	b	40e3c <bcmp@plt+0x2eb60>
   40da0:	ldr	r3, [sp, #4]
   40da4:	ldr	r1, [pc, #176]	; 40e5c <bcmp@plt+0x2eb80>
   40da8:	mov	r0, #4
   40dac:	add	r1, pc, r1
   40db0:	b	40e3c <bcmp@plt+0x2eb60>
   40db4:	ldr	r3, [sp, #4]
   40db8:	ldr	r1, [pc, #160]	; 40e60 <bcmp@plt+0x2eb84>
   40dbc:	add	r1, pc, r1
   40dc0:	mov	r0, #6
   40dc4:	b	40e3c <bcmp@plt+0x2eb60>
   40dc8:	ldr	r0, [pc, #148]	; 40e64 <bcmp@plt+0x2eb88>
   40dcc:	ldr	r0, [pc, r0]
   40dd0:	ldr	r0, [r0]
   40dd4:	cmp	r0, #1
   40dd8:	blt	40e44 <bcmp@plt+0x2eb68>
   40ddc:	ldr	r3, [sp, #4]
   40de0:	ldr	r1, [pc, #128]	; 40e68 <bcmp@plt+0x2eb8c>
   40de4:	mov	r0, #7
   40de8:	add	r1, pc, r1
   40dec:	b	40e3c <bcmp@plt+0x2eb60>
   40df0:	ldr	r0, [pc, #116]	; 40e6c <bcmp@plt+0x2eb90>
   40df4:	ldr	r0, [pc, r0]
   40df8:	ldr	r0, [r0]
   40dfc:	cmp	r0, #2
   40e00:	blt	40e44 <bcmp@plt+0x2eb68>
   40e04:	ldr	r3, [sp, #4]
   40e08:	ldr	r1, [pc, #96]	; 40e70 <bcmp@plt+0x2eb94>
   40e0c:	mov	r0, #7
   40e10:	add	r1, pc, r1
   40e14:	b	40e3c <bcmp@plt+0x2eb60>
   40e18:	ldr	r0, [pc, #84]	; 40e74 <bcmp@plt+0x2eb98>
   40e1c:	ldr	r0, [pc, r0]
   40e20:	ldr	r0, [r0]
   40e24:	cmp	r0, #3
   40e28:	blt	40e44 <bcmp@plt+0x2eb68>
   40e2c:	ldr	r3, [sp, #4]
   40e30:	ldr	r1, [pc, #64]	; 40e78 <bcmp@plt+0x2eb9c>
   40e34:	mov	r0, #7
   40e38:	add	r1, pc, r1
   40e3c:	mov	r2, ip
   40e40:	bl	40e80 <bcmp@plt+0x2eba4>
   40e44:	mov	sp, fp
   40e48:	pop	{fp, lr}
   40e4c:	add	sp, sp, #8
   40e50:	bx	lr
   40e54:	andeq	lr, r1, r6, ror r4
   40e58:	andeq	lr, r1, r7, asr r4
   40e5c:	andeq	lr, r1, r7, asr #8
   40e60:	andeq	lr, r1, pc, lsr r4
   40e64:			; <UNDEFINED> instruction: 0x000355bc
   40e68:	andeq	lr, r1, r8, lsl r4
   40e6c:	muleq	r3, r4, r5
   40e70:	strdeq	lr, [r1], -r6
   40e74:	andeq	r5, r3, ip, ror #10
   40e78:	ldrdeq	lr, [r1], -r6
   40e7c:	muleq	r1, r2, r4
   40e80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40e84:	add	fp, sp, #28
   40e88:	sub	sp, sp, #28
   40e8c:	mov	r8, r0
   40e90:	mov	r0, #0
   40e94:	mov	r6, r3
   40e98:	mov	sl, r2
   40e9c:	mov	r9, r1
   40ea0:	bl	12174 <time@plt>
   40ea4:	str	r0, [sp, #24]
   40ea8:	add	r0, sp, #24
   40eac:	bl	12000 <localtime@plt>
   40eb0:	ldm	r0, {r2, r5, r7}
   40eb4:	ldr	r3, [r0, #12]
   40eb8:	ldr	r4, [r0, #16]
   40ebc:	ldr	r1, [r0, #20]
   40ec0:	ldr	r0, [pc, #224]	; 40fa8 <bcmp@plt+0x2eccc>
   40ec4:	ldr	r0, [pc, r0]
   40ec8:	ldr	r0, [r0]
   40ecc:	cmp	r0, #0
   40ed0:	beq	40f40 <bcmp@plt+0x2ec64>
   40ed4:	ldr	ip, [pc, #208]	; 40fac <bcmp@plt+0x2ecd0>
   40ed8:	ldr	ip, [pc, ip]
   40edc:	ldr	r0, [ip]
   40ee0:	cmp	r0, #0
   40ee4:	beq	40f90 <bcmp@plt+0x2ecb4>
   40ee8:	stm	sp, {r3, r7}
   40eec:	str	r2, [sp, #12]
   40ef0:	movw	r2, #1900	; 0x76c
   40ef4:	str	r5, [sp, #8]
   40ef8:	str	r9, [sp, #16]
   40efc:	add	r3, r4, #1
   40f00:	mov	r4, ip
   40f04:	add	r2, r1, r2
   40f08:	ldr	r1, [pc, #160]	; 40fb0 <bcmp@plt+0x2ecd4>
   40f0c:	add	r1, pc, r1
   40f10:	bl	11d48 <fprintf@plt>
   40f14:	ldr	r0, [r4]
   40f18:	mov	r1, sl
   40f1c:	mov	r2, r6
   40f20:	bl	120f0 <vfprintf@plt>
   40f24:	ldr	r1, [r4]
   40f28:	mov	r0, #10
   40f2c:	bl	11dfc <fputc@plt>
   40f30:	ldr	r0, [r4]
   40f34:	bl	120b4 <fflush@plt>
   40f38:	sub	sp, fp, #28
   40f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40f40:	str	r2, [sp, #8]
   40f44:	movw	r0, #1900	; 0x76c
   40f48:	str	r7, [sp]
   40f4c:	str	r5, [sp, #4]
   40f50:	str	r9, [sp, #12]
   40f54:	add	r2, r4, #1
   40f58:	add	r1, r1, r0
   40f5c:	ldr	r0, [pc, #80]	; 40fb4 <bcmp@plt+0x2ecd8>
   40f60:	add	r0, pc, r0
   40f64:	bl	11d9c <printf@plt>
   40f68:	ldr	r0, [pc, #72]	; 40fb8 <bcmp@plt+0x2ecdc>
   40f6c:	mov	r1, sl
   40f70:	mov	r2, r6
   40f74:	ldr	r0, [pc, r0]
   40f78:	ldr	r0, [r0]
   40f7c:	bl	120f0 <vfprintf@plt>
   40f80:	mov	r0, #10
   40f84:	bl	11e50 <putchar@plt>
   40f88:	sub	sp, fp, #28
   40f8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40f90:	mov	r0, r8
   40f94:	mov	r1, sl
   40f98:	mov	r2, r6
   40f9c:	bl	120d8 <vsyslog@plt>
   40fa0:	sub	sp, fp, #28
   40fa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40fa8:	andeq	r5, r3, r0, ror #9
   40fac:	andeq	r5, r3, r0, lsl #10
   40fb0:	andeq	lr, r1, lr, lsl #6
   40fb4:			; <UNDEFINED> instruction: 0x0001e2ba
   40fb8:	muleq	r3, r8, r3
   40fbc:	push	{r4, sl, fp, lr}
   40fc0:	add	fp, sp, #8
   40fc4:	cmp	r0, #0
   40fc8:	popeq	{r4, sl, fp, pc}
   40fcc:	mov	r4, r0
   40fd0:	ldr	r0, [pc, #84]	; 4102c <bcmp@plt+0x2ed50>
   40fd4:	ldr	r0, [pc, r0]
   40fd8:	ldr	r2, [r0]
   40fdc:	ldr	r1, [pc, #76]	; 41030 <bcmp@plt+0x2ed54>
   40fe0:	mov	r0, r4
   40fe4:	add	r1, pc, r1
   40fe8:	bl	12168 <freopen@plt>
   40fec:	ldr	r1, [pc, #64]	; 41034 <bcmp@plt+0x2ed58>
   40ff0:	cmp	r0, #0
   40ff4:	ldr	r1, [pc, r1]
   40ff8:	str	r0, [r1]
   40ffc:	beq	41004 <bcmp@plt+0x2ed28>
   41000:	pop	{r4, sl, fp, pc}
   41004:	bl	11eb0 <__errno_location@plt>
   41008:	ldr	r0, [r0]
   4100c:	bl	11e2c <strerror@plt>
   41010:	ldr	r1, [pc, #32]	; 41038 <bcmp@plt+0x2ed5c>
   41014:	mov	r3, r0
   41018:	mov	r0, #2
   4101c:	mov	r2, r4
   41020:	add	r1, pc, r1
   41024:	pop	{r4, sl, fp, lr}
   41028:	b	40d10 <bcmp@plt+0x2ea34>
   4102c:	andeq	r5, r3, ip, asr #7
   41030:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   41034:	andeq	r5, r3, r4, ror #7
   41038:	andeq	lr, r1, r3, lsl r2
   4103c:	ldr	r0, [pc, #16]	; 41054 <bcmp@plt+0x2ed78>
   41040:	ldr	r0, [pc, r0]
   41044:	ldr	r0, [r0]
   41048:	cmp	r0, #0
   4104c:	bxeq	lr
   41050:	b	11db4 <fclose@plt>
   41054:	muleq	r3, r8, r3
   41058:	push	{r4, r5, fp, lr}
   4105c:	add	fp, sp, #8
   41060:	mov	r4, r0
   41064:	mov	r0, r1
   41068:	mov	r5, r1
   4106c:	bl	383c0 <bcmp@plt+0x260e4>
   41070:	cmp	r0, #9
   41074:	beq	41090 <bcmp@plt+0x2edb4>
   41078:	cmp	r0, #2
   4107c:	bne	410b8 <bcmp@plt+0x2eddc>
   41080:	mov	r0, r4
   41084:	mov	r1, r5
   41088:	pop	{r4, r5, fp, lr}
   4108c:	b	41138 <bcmp@plt+0x2ee5c>
   41090:	mov	r0, r5
   41094:	bl	38fa4 <bcmp@plt+0x26cc8>
   41098:	cmp	r0, #10
   4109c:	beq	410ec <bcmp@plt+0x2ee10>
   410a0:	mov	r2, r0
   410a4:	cmp	r0, #2
   410a8:	bne	410f8 <bcmp@plt+0x2ee1c>
   410ac:	ldr	r4, [r4, #16]
   410b0:	mov	r0, r4
   410b4:	pop	{r4, r5, fp, pc}
   410b8:	ldr	r0, [pc, #112]	; 41130 <bcmp@plt+0x2ee54>
   410bc:	mov	r4, #0
   410c0:	ldr	r0, [pc, r0]
   410c4:	ldr	r0, [r0]
   410c8:	cmp	r0, #3
   410cc:	blt	41120 <bcmp@plt+0x2ee44>
   410d0:	mov	r0, r5
   410d4:	bl	383c0 <bcmp@plt+0x260e4>
   410d8:	ldr	r1, [pc, #84]	; 41134 <bcmp@plt+0x2ee58>
   410dc:	mov	r2, r0
   410e0:	mov	r0, #7
   410e4:	add	r1, pc, r1
   410e8:	b	4111c <bcmp@plt+0x2ee40>
   410ec:	ldr	r4, [r4, #20]
   410f0:	mov	r0, r4
   410f4:	pop	{r4, r5, fp, pc}
   410f8:	ldr	r0, [pc, #40]	; 41128 <bcmp@plt+0x2ee4c>
   410fc:	mov	r4, #0
   41100:	ldr	r0, [pc, r0]
   41104:	ldr	r0, [r0]
   41108:	cmp	r0, #1
   4110c:	blt	41120 <bcmp@plt+0x2ee44>
   41110:	ldr	r1, [pc, #20]	; 4112c <bcmp@plt+0x2ee50>
   41114:	mov	r0, #5
   41118:	add	r1, pc, r1
   4111c:	bl	40d10 <bcmp@plt+0x2ea34>
   41120:	mov	r0, r4
   41124:	pop	{r4, r5, fp, pc}
   41128:	andeq	r5, r3, r8, lsl #5
   4112c:	muleq	r1, r2, r7
   41130:	andeq	r5, r3, r8, asr #5
   41134:	andeq	lr, r1, r0, lsl #3
   41138:	push	{r4, r5, r6, sl, fp, lr}
   4113c:	add	fp, sp, #16
   41140:	mov	r5, r0
   41144:	mov	r0, r1
   41148:	mov	r6, r1
   4114c:	bl	38534 <bcmp@plt+0x26258>
   41150:	bl	39738 <bcmp@plt+0x2745c>
   41154:	mov	r4, r0
   41158:	mov	r0, r6
   4115c:	bl	38534 <bcmp@plt+0x26258>
   41160:	bl	396b8 <bcmp@plt+0x273dc>
   41164:	ldr	r1, [r0, #24]
   41168:	cmp	r1, #3
   4116c:	bne	411a0 <bcmp@plt+0x2eec4>
   41170:	ldr	r0, [pc, #172]	; 41224 <bcmp@plt+0x2ef48>
   41174:	mov	r4, #0
   41178:	ldr	r0, [pc, r0]
   4117c:	ldr	r0, [r0]
   41180:	cmp	r0, #1
   41184:	blt	41210 <bcmp@plt+0x2ef34>
   41188:	ldr	r1, [pc, #152]	; 41228 <bcmp@plt+0x2ef4c>
   4118c:	mov	r0, #5
   41190:	add	r1, pc, r1
   41194:	bl	40d10 <bcmp@plt+0x2ea34>
   41198:	mov	r0, r4
   4119c:	pop	{r4, r5, r6, sl, fp, pc}
   411a0:	bl	34418 <bcmp@plt+0x2213c>
   411a4:	cmp	r0, #10
   411a8:	beq	411c0 <bcmp@plt+0x2eee4>
   411ac:	mov	r2, r0
   411b0:	cmp	r0, #2
   411b4:	bne	411e8 <bcmp@plt+0x2ef0c>
   411b8:	add	r0, r5, #8
   411bc:	b	411c4 <bcmp@plt+0x2eee8>
   411c0:	add	r0, r5, #12
   411c4:	ldr	r0, [r0]
   411c8:	mov	r1, r4
   411cc:	bl	3f6ac <bcmp@plt+0x2d3d0>
   411d0:	cmp	r0, #0
   411d4:	beq	41218 <bcmp@plt+0x2ef3c>
   411d8:	ldr	r0, [r0]
   411dc:	ldr	r4, [r0, #20]
   411e0:	mov	r0, r4
   411e4:	pop	{r4, r5, r6, sl, fp, pc}
   411e8:	ldr	r0, [pc, #60]	; 4122c <bcmp@plt+0x2ef50>
   411ec:	mov	r4, #0
   411f0:	ldr	r0, [pc, r0]
   411f4:	ldr	r0, [r0]
   411f8:	cmp	r0, #1
   411fc:	blt	41210 <bcmp@plt+0x2ef34>
   41200:	ldr	r1, [pc, #40]	; 41230 <bcmp@plt+0x2ef54>
   41204:	mov	r0, #5
   41208:	add	r1, pc, r1
   4120c:	bl	40d10 <bcmp@plt+0x2ea34>
   41210:	mov	r0, r4
   41214:	pop	{r4, r5, r6, sl, fp, pc}
   41218:	mov	r4, #0
   4121c:	mov	r0, r4
   41220:	pop	{r4, r5, r6, sl, fp, pc}
   41224:	andeq	r5, r3, r0, lsl r2
   41228:			; <UNDEFINED> instruction: 0x0001e6b1
   4122c:	muleq	r3, r8, r1
   41230:	andeq	lr, r1, r5, ror r6
   41234:	push	{r4, sl, fp, lr}
   41238:	add	fp, sp, #8
   4123c:	ldr	r2, [r1, #24]
   41240:	mov	r4, r0
   41244:	sub	r0, r2, #1
   41248:	cmp	r0, #2
   4124c:	bcs	41274 <bcmp@plt+0x2ef98>
   41250:	mov	r0, r1
   41254:	bl	34418 <bcmp@plt+0x2213c>
   41258:	cmp	r0, #10
   4125c:	beq	412b0 <bcmp@plt+0x2efd4>
   41260:	mov	r2, r0
   41264:	cmp	r0, #2
   41268:	bne	412c4 <bcmp@plt+0x2efe8>
   4126c:	ldr	r0, [r4]
   41270:	b	412b4 <bcmp@plt+0x2efd8>
   41274:	cmp	r2, #3
   41278:	bne	41288 <bcmp@plt+0x2efac>
   4127c:	mov	r0, r4
   41280:	pop	{r4, sl, fp, lr}
   41284:	b	41058 <bcmp@plt+0x2ed7c>
   41288:	ldr	r0, [pc, #108]	; 412fc <bcmp@plt+0x2f020>
   4128c:	mov	r4, #0
   41290:	ldr	r0, [pc, r0]
   41294:	ldr	r0, [r0]
   41298:	cmp	r0, #3
   4129c:	blt	412ec <bcmp@plt+0x2f010>
   412a0:	ldr	r1, [pc, #88]	; 41300 <bcmp@plt+0x2f024>
   412a4:	mov	r0, #7
   412a8:	add	r1, pc, r1
   412ac:	b	412e8 <bcmp@plt+0x2f00c>
   412b0:	ldr	r0, [r4, #4]
   412b4:	ldr	r0, [r0]
   412b8:	ldr	r4, [r0, #20]
   412bc:	mov	r0, r4
   412c0:	pop	{r4, sl, fp, pc}
   412c4:	ldr	r0, [pc, #40]	; 412f4 <bcmp@plt+0x2f018>
   412c8:	mov	r4, #0
   412cc:	ldr	r0, [pc, r0]
   412d0:	ldr	r0, [r0]
   412d4:	cmp	r0, #1
   412d8:	blt	412ec <bcmp@plt+0x2f010>
   412dc:	ldr	r1, [pc, #20]	; 412f8 <bcmp@plt+0x2f01c>
   412e0:	mov	r0, #5
   412e4:	add	r1, pc, r1
   412e8:	bl	40d10 <bcmp@plt+0x2ea34>
   412ec:	mov	r0, r4
   412f0:	pop	{r4, sl, fp, pc}
   412f4:	strheq	r5, [r3], -ip
   412f8:	strdeq	lr, [r1], -r3
   412fc:	strdeq	r5, [r3], -r8
   41300:	strdeq	sp, [r1], -r5
   41304:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   41308:	add	fp, sp, #24
   4130c:	vpush	{d8-d9}
   41310:	sub	sp, sp, #48	; 0x30
   41314:	mov	r0, #28
   41318:	bl	44994 <bcmp@plt+0x326b8>
   4131c:	mov	r4, r0
   41320:	ldr	r0, [pc, #324]	; 4146c <bcmp@plt+0x2f190>
   41324:	ldr	r0, [pc, r0]
   41328:	ldr	r0, [r0]
   4132c:	cmp	r0, #3
   41330:	blt	41344 <bcmp@plt+0x2f068>
   41334:	ldr	r1, [pc, #308]	; 41470 <bcmp@plt+0x2f194>
   41338:	mov	r0, #7
   4133c:	add	r1, pc, r1
   41340:	bl	40d10 <bcmp@plt+0x2ea34>
   41344:	mov	r0, #32
   41348:	bl	2e628 <bcmp@plt+0x1c34c>
   4134c:	str	r0, [r4]
   41350:	mov	r0, #128	; 0x80
   41354:	bl	2e628 <bcmp@plt+0x1c34c>
   41358:	str	r0, [r4, #4]
   4135c:	bl	3f310 <bcmp@plt+0x2d034>
   41360:	str	r0, [r4, #8]
   41364:	bl	3f310 <bcmp@plt+0x2d034>
   41368:	vmov.i32	q4, #0	; 0x00000000
   4136c:	add	r6, sp, #24
   41370:	str	r0, [r4, #12]
   41374:	mov	r5, #0
   41378:	mov	r1, #2
   4137c:	mov	r0, r6
   41380:	vst1.64	{d8-d9}, [r0]!
   41384:	str	r5, [r0]
   41388:	mov	r0, r6
   4138c:	bl	35364 <bcmp@plt+0x23088>
   41390:	mov	r8, sp
   41394:	mov	r1, #10
   41398:	mov	r0, r8
   4139c:	vst1.64	{d8-d9}, [r0]!
   413a0:	str	r5, [r0]
   413a4:	mov	r0, r8
   413a8:	bl	35364 <bcmp@plt+0x23088>
   413ac:	ldr	r7, [r4]
   413b0:	mov	r0, #32
   413b4:	bl	2e628 <bcmp@plt+0x1c34c>
   413b8:	mov	r3, r0
   413bc:	mov	r0, r7
   413c0:	mov	r1, r6
   413c4:	mov	r2, #0
   413c8:	bl	41478 <bcmp@plt+0x2f19c>
   413cc:	ldr	r6, [r4, #4]
   413d0:	mov	r0, #128	; 0x80
   413d4:	bl	2e628 <bcmp@plt+0x1c34c>
   413d8:	mov	r3, r0
   413dc:	mov	r0, r6
   413e0:	mov	r1, r8
   413e4:	mov	r2, #0
   413e8:	bl	41478 <bcmp@plt+0x2f19c>
   413ec:	mov	r0, #32
   413f0:	bl	2e628 <bcmp@plt+0x1c34c>
   413f4:	str	r0, [r4, #16]
   413f8:	mov	r0, #128	; 0x80
   413fc:	bl	2e628 <bcmp@plt+0x1c34c>
   41400:	str	r0, [r4, #20]
   41404:	ldr	r1, [r4]
   41408:	ldr	r1, [r1]
   4140c:	ldr	r1, [r1, #20]
   41410:	cmp	r1, #0
   41414:	beq	41430 <bcmp@plt+0x2f154>
   41418:	ldr	r1, [r4, #4]
   4141c:	ldr	r1, [r1]
   41420:	ldr	r1, [r1, #20]
   41424:	cmp	r1, #0
   41428:	cmpne	r0, #0
   4142c:	bne	41450 <bcmp@plt+0x2f174>
   41430:	ldr	r1, [pc, #60]	; 41474 <bcmp@plt+0x2f198>
   41434:	mov	r0, #1
   41438:	add	r1, pc, r1
   4143c:	bl	40d10 <bcmp@plt+0x2ea34>
   41440:	mov	r0, r5
   41444:	sub	sp, fp, #40	; 0x28
   41448:	vpop	{d8-d9}
   4144c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   41450:	ldr	r0, [r4, #16]
   41454:	cmp	r0, #0
   41458:	beq	41430 <bcmp@plt+0x2f154>
   4145c:	mov	r0, #0
   41460:	mov	r5, r4
   41464:	str	r0, [r4, #24]
   41468:	b	41440 <bcmp@plt+0x2f164>
   4146c:	andeq	r5, r3, r4, rrx
   41470:	muleq	r1, r3, pc	; <UNPREDICTABLE>
   41474:	andeq	sp, r1, r8, lsr #29
   41478:	push	{r4, r5, r6, r7, fp, lr}
   4147c:	add	fp, sp, #16
   41480:	mov	r4, r0
   41484:	mov	r5, r1
   41488:	mov	r0, r1
   4148c:	mov	r1, r2
   41490:	mov	r6, r3
   41494:	bl	42b44 <bcmp@plt+0x30868>
   41498:	mov	r7, r0
   4149c:	mov	r0, r4
   414a0:	mov	r1, r7
   414a4:	bl	2ed78 <bcmp@plt+0x1ca9c>
   414a8:	mov	r4, r0
   414ac:	mov	r0, r7
   414b0:	bl	2e5c8 <bcmp@plt+0x1c2ec>
   414b4:	cmp	r4, #0
   414b8:	beq	41500 <bcmp@plt+0x2f224>
   414bc:	ldr	r0, [r4, #20]
   414c0:	cmp	r0, #0
   414c4:	beq	4152c <bcmp@plt+0x2f250>
   414c8:	ldr	r0, [pc, #112]	; 41540 <bcmp@plt+0x2f264>
   414cc:	ldr	r0, [pc, r0]
   414d0:	ldr	r0, [r0]
   414d4:	cmp	r0, #3
   414d8:	blt	41530 <bcmp@plt+0x2f254>
   414dc:	mov	r0, r5
   414e0:	bl	35420 <bcmp@plt+0x23144>
   414e4:	ldr	r1, [pc, #88]	; 41544 <bcmp@plt+0x2f268>
   414e8:	mov	r2, r0
   414ec:	mov	r0, #7
   414f0:	add	r1, pc, r1
   414f4:	bl	40d10 <bcmp@plt+0x2ea34>
   414f8:	mov	r0, r4
   414fc:	pop	{r4, r5, r6, r7, fp, pc}
   41500:	ldr	r0, [pc, #48]	; 41538 <bcmp@plt+0x2f25c>
   41504:	ldr	r0, [pc, r0]
   41508:	ldr	r0, [r0]
   4150c:	cmp	r0, #3
   41510:	blt	41530 <bcmp@plt+0x2f254>
   41514:	ldr	r1, [pc, #32]	; 4153c <bcmp@plt+0x2f260>
   41518:	mov	r0, #7
   4151c:	add	r1, pc, r1
   41520:	bl	40d10 <bcmp@plt+0x2ea34>
   41524:	mov	r0, r4
   41528:	pop	{r4, r5, r6, r7, fp, pc}
   4152c:	str	r6, [r4, #20]
   41530:	mov	r0, r4
   41534:	pop	{r4, r5, r6, r7, fp, pc}
   41538:	andeq	r4, r3, r4, lsl #29
   4153c:	andeq	lr, r1, ip, ror r1
   41540:			; <UNDEFINED> instruction: 0x00034ebc
   41544:	ldrdeq	lr, [r1], -ip
   41548:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4154c:	add	fp, sp, #28
   41550:	sub	sp, sp, #524	; 0x20c
   41554:	mov	r9, r0
   41558:	ldr	r0, [r0]
   4155c:	mov	sl, r1
   41560:	ldr	r0, [r0]
   41564:	ldr	r0, [r0, #20]
   41568:	bl	2e848 <bcmp@plt+0x1c56c>
   4156c:	ldr	r0, [r9]
   41570:	mov	r1, #0
   41574:	mov	r7, #0
   41578:	bl	2e848 <bcmp@plt+0x1c56c>
   4157c:	ldr	r0, [r9, #4]
   41580:	mov	r1, sl
   41584:	ldr	r0, [r0]
   41588:	ldr	r0, [r0, #20]
   4158c:	bl	2e848 <bcmp@plt+0x1c56c>
   41590:	ldr	r0, [r9, #4]
   41594:	mov	r1, #0
   41598:	bl	2e848 <bcmp@plt+0x1c56c>
   4159c:	ldr	r0, [r9, #8]
   415a0:	ldr	r1, [r0]
   415a4:	ldr	r2, [r1]
   415a8:	cmp	r2, #0
   415ac:	beq	4161c <bcmp@plt+0x2f340>
   415b0:	mvn	r8, #3
   415b4:	mov	r5, #3
   415b8:	mov	r4, #0
   415bc:	b	415d8 <bcmp@plt+0x2f2fc>
   415c0:	ldr	r1, [r0]
   415c4:	add	r4, r4, #1
   415c8:	add	r7, r7, #2
   415cc:	ldr	r2, [r1]
   415d0:	cmp	r4, r2
   415d4:	beq	4161c <bcmp@plt+0x2f340>
   415d8:	ldr	r3, [r1, #16]
   415dc:	and	r2, r8, r4, lsr #2
   415e0:	ldr	r2, [r3, r2]
   415e4:	and	r3, r7, #30
   415e8:	tst	r2, r5, lsl r3
   415ec:	bne	415c0 <bcmp@plt+0x2f2e4>
   415f0:	ldr	r0, [r1, #24]
   415f4:	mov	r1, sl
   415f8:	ldr	r6, [r0, r4, lsl #2]
   415fc:	ldr	r0, [r6]
   41600:	ldr	r0, [r0, #20]
   41604:	bl	2e848 <bcmp@plt+0x1c56c>
   41608:	mov	r0, r6
   4160c:	mov	r1, #0
   41610:	bl	2e848 <bcmp@plt+0x1c56c>
   41614:	ldr	r0, [r9, #8]
   41618:	b	415c0 <bcmp@plt+0x2f2e4>
   4161c:	bl	3f778 <bcmp@plt+0x2d49c>
   41620:	ldr	r0, [r9, #12]
   41624:	ldr	r1, [r0]
   41628:	ldr	r2, [r1]
   4162c:	cmp	r2, #0
   41630:	beq	416a4 <bcmp@plt+0x2f3c8>
   41634:	mov	r7, #0
   41638:	mvn	r8, #3
   4163c:	mov	r5, #3
   41640:	mov	r4, #0
   41644:	b	41660 <bcmp@plt+0x2f384>
   41648:	ldr	r1, [r0]
   4164c:	add	r4, r4, #1
   41650:	add	r7, r7, #2
   41654:	ldr	r2, [r1]
   41658:	cmp	r4, r2
   4165c:	beq	416a4 <bcmp@plt+0x2f3c8>
   41660:	ldr	r3, [r1, #16]
   41664:	and	r2, r8, r4, lsr #2
   41668:	ldr	r2, [r3, r2]
   4166c:	and	r3, r7, #30
   41670:	tst	r2, r5, lsl r3
   41674:	bne	41648 <bcmp@plt+0x2f36c>
   41678:	ldr	r0, [r1, #24]
   4167c:	mov	r1, sl
   41680:	ldr	r6, [r0, r4, lsl #2]
   41684:	ldr	r0, [r6]
   41688:	ldr	r0, [r0, #20]
   4168c:	bl	2e848 <bcmp@plt+0x1c56c>
   41690:	mov	r0, r6
   41694:	mov	r1, #0
   41698:	bl	2e848 <bcmp@plt+0x1c56c>
   4169c:	ldr	r0, [r9, #12]
   416a0:	b	41648 <bcmp@plt+0x2f36c>
   416a4:	bl	3f778 <bcmp@plt+0x2d49c>
   416a8:	ldr	r0, [r9, #16]
   416ac:	ldr	r7, [r0]
   416b0:	cmp	r7, #0
   416b4:	beq	41728 <bcmp@plt+0x2f44c>
   416b8:	mov	r6, #0
   416bc:	add	r8, sp, #4
   416c0:	b	416dc <bcmp@plt+0x2f400>
   416c4:	cmp	r7, #0
   416c8:	strne	r7, [r8, r6, lsl #2]
   416cc:	addne	r6, r6, #1
   416d0:	mov	r7, r0
   416d4:	cmp	r7, #0
   416d8:	beq	41724 <bcmp@plt+0x2f448>
   416dc:	ldr	r0, [r7, #4]
   416e0:	cmp	r0, #0
   416e4:	beq	416f4 <bcmp@plt+0x2f418>
   416e8:	ldr	r0, [r7, #20]
   416ec:	mov	r1, sl
   416f0:	bl	2e848 <bcmp@plt+0x1c56c>
   416f4:	ldr	r0, [r7, #8]
   416f8:	ldr	r7, [r7, #12]
   416fc:	cmp	r0, #0
   41700:	bne	416c4 <bcmp@plt+0x2f3e8>
   41704:	cmp	r7, #0
   41708:	bne	416d4 <bcmp@plt+0x2f3f8>
   4170c:	cmp	r6, #0
   41710:	beq	41724 <bcmp@plt+0x2f448>
   41714:	sub	r6, r6, #1
   41718:	ldr	r7, [r8, r6, lsl #2]
   4171c:	cmp	r7, #0
   41720:	bne	416dc <bcmp@plt+0x2f400>
   41724:	ldr	r0, [r9, #16]
   41728:	mov	r1, #0
   4172c:	mov	r6, #0
   41730:	bl	2e848 <bcmp@plt+0x1c56c>
   41734:	ldr	r0, [r9, #20]
   41738:	ldr	r7, [r0]
   4173c:	cmp	r7, #0
   41740:	beq	417b0 <bcmp@plt+0x2f4d4>
   41744:	add	r8, sp, #4
   41748:	b	41764 <bcmp@plt+0x2f488>
   4174c:	cmp	r7, #0
   41750:	strne	r7, [r8, r6, lsl #2]
   41754:	addne	r6, r6, #1
   41758:	mov	r7, r0
   4175c:	cmp	r7, #0
   41760:	beq	417ac <bcmp@plt+0x2f4d0>
   41764:	ldr	r0, [r7, #4]
   41768:	cmp	r0, #0
   4176c:	beq	4177c <bcmp@plt+0x2f4a0>
   41770:	ldr	r0, [r7, #20]
   41774:	mov	r1, sl
   41778:	bl	2e848 <bcmp@plt+0x1c56c>
   4177c:	ldr	r0, [r7, #8]
   41780:	ldr	r7, [r7, #12]
   41784:	cmp	r0, #0
   41788:	bne	4174c <bcmp@plt+0x2f470>
   4178c:	cmp	r7, #0
   41790:	bne	4175c <bcmp@plt+0x2f480>
   41794:	cmp	r6, #0
   41798:	beq	417ac <bcmp@plt+0x2f4d0>
   4179c:	sub	r6, r6, #1
   417a0:	ldr	r7, [r8, r6, lsl #2]
   417a4:	cmp	r7, #0
   417a8:	bne	41764 <bcmp@plt+0x2f488>
   417ac:	ldr	r0, [r9, #20]
   417b0:	mov	r1, #0
   417b4:	bl	2e848 <bcmp@plt+0x1c56c>
   417b8:	mov	r0, r9
   417bc:	sub	sp, fp, #28
   417c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   417c4:	b	11f10 <free@plt>
   417c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   417cc:	add	fp, sp, #28
   417d0:	sub	sp, sp, #20
   417d4:	mov	r6, r2
   417d8:	ldr	r2, [r1, #24]
   417dc:	mov	r4, r1
   417e0:	mov	r8, r0
   417e4:	cmp	r2, #3
   417e8:	beq	41810 <bcmp@plt+0x2f534>
   417ec:	cmp	r2, #2
   417f0:	beq	418b0 <bcmp@plt+0x2f5d4>
   417f4:	cmp	r2, #1
   417f8:	bne	418d4 <bcmp@plt+0x2f5f8>
   417fc:	ldr	r1, [pc, #1060]	; 41c28 <bcmp@plt+0x2f94c>
   41800:	mov	r0, #3
   41804:	add	r1, pc, r1
   41808:	bl	40d10 <bcmp@plt+0x2ea34>
   4180c:	b	418e4 <bcmp@plt+0x2f608>
   41810:	mov	r0, r4
   41814:	bl	383c0 <bcmp@plt+0x260e4>
   41818:	cmp	r0, #9
   4181c:	beq	4191c <bcmp@plt+0x2f640>
   41820:	cmp	r0, #2
   41824:	bne	41940 <bcmp@plt+0x2f664>
   41828:	mov	r0, r4
   4182c:	bl	38b64 <bcmp@plt+0x26888>
   41830:	mov	r5, r0
   41834:	mov	r0, r4
   41838:	bl	3a334 <bcmp@plt+0x28058>
   4183c:	cmp	r0, #0
   41840:	beq	418e4 <bcmp@plt+0x2f608>
   41844:	mov	sl, r0
   41848:	bl	34418 <bcmp@plt+0x2213c>
   4184c:	mov	r9, r0
   41850:	mov	r0, r8
   41854:	mov	r1, r4
   41858:	bl	41138 <bcmp@plt+0x2ee5c>
   4185c:	mov	r7, r0
   41860:	cmp	r0, #0
   41864:	bne	41b2c <bcmp@plt+0x2f850>
   41868:	vmov.i32	q8, #0	; 0x00000000
   4186c:	mov	r0, sp
   41870:	cmp	r9, #10
   41874:	mov	r1, #0
   41878:	vst1.64	{d16-d17}, [r0]!
   4187c:	str	r1, [r0]
   41880:	beq	41acc <bcmp@plt+0x2f7f0>
   41884:	cmp	r9, #2
   41888:	bne	41c00 <bcmp@plt+0x2f924>
   4188c:	mov	r0, sp
   41890:	mov	r1, #2
   41894:	bl	35364 <bcmp@plt+0x23088>
   41898:	mov	r0, #32
   4189c:	bl	2e628 <bcmp@plt+0x1c34c>
   418a0:	mov	r9, r0
   418a4:	mov	r1, #32
   418a8:	add	r0, r8, #8
   418ac:	b	41aec <bcmp@plt+0x2f810>
   418b0:	mov	r0, r4
   418b4:	bl	359c4 <bcmp@plt+0x236e8>
   418b8:	cmp	r0, #10
   418bc:	beq	41974 <bcmp@plt+0x2f698>
   418c0:	mov	r2, r0
   418c4:	cmp	r0, #2
   418c8:	bne	41984 <bcmp@plt+0x2f6a8>
   418cc:	ldr	r0, [r8]
   418d0:	b	41978 <bcmp@plt+0x2f69c>
   418d4:	ldr	r1, [pc, #924]	; 41c78 <bcmp@plt+0x2f99c>
   418d8:	mov	r0, #3
   418dc:	add	r1, pc, r1
   418e0:	bl	40d10 <bcmp@plt+0x2ea34>
   418e4:	ldr	r0, [pc, #912]	; 41c7c <bcmp@plt+0x2f9a0>
   418e8:	ldr	r0, [pc, r0]
   418ec:	ldr	r1, [r0]
   418f0:	mov	r5, #0
   418f4:	cmp	r1, #3
   418f8:	blt	41bcc <bcmp@plt+0x2f8f0>
   418fc:	mov	r0, r4
   41900:	bl	342fc <bcmp@plt+0x22020>
   41904:	ldr	r1, [pc, #884]	; 41c80 <bcmp@plt+0x2f9a4>
   41908:	mov	r2, r0
   4190c:	mov	r0, #7
   41910:	add	r1, pc, r1
   41914:	bl	40d10 <bcmp@plt+0x2ea34>
   41918:	b	41bcc <bcmp@plt+0x2f8f0>
   4191c:	mov	r0, r4
   41920:	bl	38fa4 <bcmp@plt+0x26cc8>
   41924:	cmp	r0, #10
   41928:	beq	41a30 <bcmp@plt+0x2f754>
   4192c:	mov	r2, r0
   41930:	cmp	r0, #2
   41934:	bne	41a38 <bcmp@plt+0x2f75c>
   41938:	ldr	r7, [r8, #16]
   4193c:	b	41a60 <bcmp@plt+0x2f784>
   41940:	ldr	r0, [pc, #808]	; 41c70 <bcmp@plt+0x2f994>
   41944:	mov	r5, #0
   41948:	ldr	r0, [pc, r0]
   4194c:	ldr	r0, [r0]
   41950:	cmp	r0, #3
   41954:	blt	41bcc <bcmp@plt+0x2f8f0>
   41958:	mov	r0, r4
   4195c:	bl	383c0 <bcmp@plt+0x260e4>
   41960:	ldr	r1, [pc, #780]	; 41c74 <bcmp@plt+0x2f998>
   41964:	mov	r2, r0
   41968:	mov	r0, #7
   4196c:	add	r1, pc, r1
   41970:	b	418e0 <bcmp@plt+0x2f604>
   41974:	ldr	r0, [r8, #4]
   41978:	ldr	r0, [r0]
   4197c:	ldr	r7, [r0, #20]
   41980:	b	419ac <bcmp@plt+0x2f6d0>
   41984:	ldr	r0, [pc, #672]	; 41c2c <bcmp@plt+0x2f950>
   41988:	mov	r7, #0
   4198c:	ldr	r0, [pc, r0]
   41990:	ldr	r0, [r0]
   41994:	cmp	r0, #1
   41998:	blt	419ac <bcmp@plt+0x2f6d0>
   4199c:	ldr	r1, [pc, #652]	; 41c30 <bcmp@plt+0x2f954>
   419a0:	mov	r0, #5
   419a4:	add	r1, pc, r1
   419a8:	bl	40d10 <bcmp@plt+0x2ea34>
   419ac:	mov	r0, r4
   419b0:	bl	359c0 <bcmp@plt+0x236e4>
   419b4:	mov	r5, r0
   419b8:	mov	r0, r4
   419bc:	bl	359b8 <bcmp@plt+0x236dc>
   419c0:	mov	r2, r0
   419c4:	mov	r0, r7
   419c8:	mov	r1, r5
   419cc:	mov	r3, r6
   419d0:	bl	41478 <bcmp@plt+0x2f19c>
   419d4:	ldr	r1, [pc, #600]	; 41c34 <bcmp@plt+0x2f958>
   419d8:	cmp	r0, #0
   419dc:	ldr	r1, [pc, r1]
   419e0:	ldr	r1, [r1]
   419e4:	beq	41a08 <bcmp@plt+0x2f72c>
   419e8:	cmp	r1, #3
   419ec:	blt	41bbc <bcmp@plt+0x2f8e0>
   419f0:	mov	r0, r4
   419f4:	bl	35a64 <bcmp@plt+0x23788>
   419f8:	ldr	r1, [pc, #572]	; 41c3c <bcmp@plt+0x2f960>
   419fc:	mov	r2, r0
   41a00:	add	r1, pc, r1
   41a04:	b	41b84 <bcmp@plt+0x2f8a8>
   41a08:	mov	r5, #0
   41a0c:	cmp	r1, #3
   41a10:	blt	41bcc <bcmp@plt+0x2f8f0>
   41a14:	mov	r0, r4
   41a18:	bl	35a64 <bcmp@plt+0x23788>
   41a1c:	ldr	r1, [pc, #532]	; 41c38 <bcmp@plt+0x2f95c>
   41a20:	mov	r2, r0
   41a24:	mov	r0, #7
   41a28:	add	r1, pc, r1
   41a2c:	b	418e0 <bcmp@plt+0x2f604>
   41a30:	ldr	r7, [r8, #20]
   41a34:	b	41a60 <bcmp@plt+0x2f784>
   41a38:	ldr	r0, [pc, #540]	; 41c5c <bcmp@plt+0x2f980>
   41a3c:	mov	r7, #0
   41a40:	ldr	r0, [pc, r0]
   41a44:	ldr	r0, [r0]
   41a48:	cmp	r0, #1
   41a4c:	blt	41a60 <bcmp@plt+0x2f784>
   41a50:	ldr	r1, [pc, #520]	; 41c60 <bcmp@plt+0x2f984>
   41a54:	mov	r0, #5
   41a58:	add	r1, pc, r1
   41a5c:	bl	40d10 <bcmp@plt+0x2ea34>
   41a60:	mov	r0, r7
   41a64:	mov	r1, r4
   41a68:	mov	r2, r6
   41a6c:	bl	4260c <bcmp@plt+0x30330>
   41a70:	ldr	r1, [pc, #492]	; 41c64 <bcmp@plt+0x2f988>
   41a74:	cmp	r0, #1
   41a78:	ldr	r1, [pc, r1]
   41a7c:	ldr	r1, [r1]
   41a80:	add	r2, r1, #4
   41a84:	bne	41aa8 <bcmp@plt+0x2f7cc>
   41a88:	cmp	r2, #7
   41a8c:	blt	41b98 <bcmp@plt+0x2f8bc>
   41a90:	mov	r0, r4
   41a94:	bl	38400 <bcmp@plt+0x26124>
   41a98:	ldr	r1, [pc, #460]	; 41c6c <bcmp@plt+0x2f990>
   41a9c:	mov	r2, r0
   41aa0:	add	r1, pc, r1
   41aa4:	b	41b84 <bcmp@plt+0x2f8a8>
   41aa8:	cmp	r2, #6
   41aac:	blt	418f0 <bcmp@plt+0x2f614>
   41ab0:	mov	r0, r4
   41ab4:	bl	36d34 <bcmp@plt+0x24a58>
   41ab8:	ldr	r1, [pc, #424]	; 41c68 <bcmp@plt+0x2f98c>
   41abc:	mov	r2, r0
   41ac0:	mov	r0, #6
   41ac4:	add	r1, pc, r1
   41ac8:	b	418e0 <bcmp@plt+0x2f604>
   41acc:	mov	r0, sp
   41ad0:	mov	r1, #10
   41ad4:	bl	35364 <bcmp@plt+0x23088>
   41ad8:	mov	r0, #128	; 0x80
   41adc:	bl	2e628 <bcmp@plt+0x1c34c>
   41ae0:	mov	r9, r0
   41ae4:	mov	r1, #128	; 0x80
   41ae8:	add	r0, r8, #12
   41aec:	ldr	r7, [r0]
   41af0:	mov	r0, r1
   41af4:	bl	2e628 <bcmp@plt+0x1c34c>
   41af8:	mov	r3, r0
   41afc:	mov	r1, sp
   41b00:	mov	r0, r9
   41b04:	mov	r2, #0
   41b08:	bl	41478 <bcmp@plt+0x2f19c>
   41b0c:	mov	r0, r7
   41b10:	mov	r1, r5
   41b14:	mov	r2, r9
   41b18:	bl	3f374 <bcmp@plt+0x2d098>
   41b1c:	mov	r0, r8
   41b20:	mov	r1, r4
   41b24:	bl	41138 <bcmp@plt+0x2ee5c>
   41b28:	mov	r7, r0
   41b2c:	mov	r0, sl
   41b30:	bl	359c0 <bcmp@plt+0x236e4>
   41b34:	mov	r5, r0
   41b38:	mov	r0, sl
   41b3c:	bl	359b8 <bcmp@plt+0x236dc>
   41b40:	mov	r2, r0
   41b44:	mov	r0, r7
   41b48:	mov	r1, r5
   41b4c:	mov	r3, r6
   41b50:	bl	41478 <bcmp@plt+0x2f19c>
   41b54:	ldr	r1, [pc, #244]	; 41c50 <bcmp@plt+0x2f974>
   41b58:	cmp	r0, #0
   41b5c:	ldr	r1, [pc, r1]
   41b60:	ldr	r1, [r1]
   41b64:	beq	41bd8 <bcmp@plt+0x2f8fc>
   41b68:	cmp	r1, #3
   41b6c:	blt	41bbc <bcmp@plt+0x2f8e0>
   41b70:	mov	r0, r4
   41b74:	bl	38400 <bcmp@plt+0x26124>
   41b78:	ldr	r1, [pc, #216]	; 41c58 <bcmp@plt+0x2f97c>
   41b7c:	mov	r2, r0
   41b80:	add	r1, pc, r1
   41b84:	mov	r0, #7
   41b88:	bl	40d10 <bcmp@plt+0x2ea34>
   41b8c:	ldr	r0, [pc, #172]	; 41c40 <bcmp@plt+0x2f964>
   41b90:	ldr	r0, [pc, r0]
   41b94:	ldr	r1, [r0]
   41b98:	cmp	r1, #3
   41b9c:	blt	41bbc <bcmp@plt+0x2f8e0>
   41ba0:	mov	r0, r4
   41ba4:	bl	342fc <bcmp@plt+0x22020>
   41ba8:	ldr	r1, [pc, #148]	; 41c44 <bcmp@plt+0x2f968>
   41bac:	mov	r2, r0
   41bb0:	mov	r0, #7
   41bb4:	add	r1, pc, r1
   41bb8:	bl	40d10 <bcmp@plt+0x2ea34>
   41bbc:	ldr	r0, [r8, #24]
   41bc0:	mov	r5, #1
   41bc4:	add	r0, r0, #1
   41bc8:	str	r0, [r8, #24]
   41bcc:	mov	r0, r5
   41bd0:	sub	sp, fp, #28
   41bd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41bd8:	mov	r5, #0
   41bdc:	cmp	r1, #3
   41be0:	blt	41bcc <bcmp@plt+0x2f8f0>
   41be4:	mov	r0, r4
   41be8:	bl	38400 <bcmp@plt+0x26124>
   41bec:	ldr	r1, [pc, #96]	; 41c54 <bcmp@plt+0x2f978>
   41bf0:	mov	r2, r0
   41bf4:	mov	r0, #7
   41bf8:	add	r1, pc, r1
   41bfc:	b	418e0 <bcmp@plt+0x2f604>
   41c00:	ldr	r0, [pc, #64]	; 41c48 <bcmp@plt+0x2f96c>
   41c04:	ldr	r0, [pc, r0]
   41c08:	ldr	r0, [r0]
   41c0c:	cmp	r0, #1
   41c10:	blt	418e4 <bcmp@plt+0x2f608>
   41c14:	ldr	r1, [pc, #48]	; 41c4c <bcmp@plt+0x2f970>
   41c18:	mov	r0, #5
   41c1c:	mov	r2, r9
   41c20:	add	r1, pc, r1
   41c24:	b	418e0 <bcmp@plt+0x2f604>
   41c28:	andeq	sp, r1, r8, lsl #22
   41c2c:	strdeq	r4, [r3], -ip
   41c30:	andeq	sp, r1, r3, lsr pc
   41c34:	andeq	r4, r3, ip, lsr #19
   41c38:	ldrdeq	sp, [r1], -sl
   41c3c:	andeq	sp, r1, r6, ror #30
   41c40:	strdeq	r4, [r3], -r8
   41c44:	andeq	sp, r1, r1, ror #15
   41c48:	andeq	r4, r3, r4, lsl #15
   41c4c:	andeq	sp, r1, sl, lsr lr
   41c50:	andeq	r4, r3, ip, lsr #16
   41c54:	andeq	sp, r1, sl, asr #27
   41c58:	andeq	sp, r1, lr, lsr #29
   41c5c:	andeq	r4, r3, r8, asr #18
   41c60:	andeq	sp, r1, r2, asr lr
   41c64:	andeq	r4, r3, r0, lsl r9
   41c68:			; <UNDEFINED> instruction: 0x0001dfba
   41c6c:	andeq	lr, r1, pc, lsl r0
   41c70:	andeq	r4, r3, r0, asr #20
   41c74:	andeq	lr, r1, r9, lsr #32
   41c78:	andeq	sp, r1, r6, ror #20
   41c7c:	andeq	r4, r3, r0, lsr #21
   41c80:	andeq	sp, r1, ip, asr sl
   41c84:	push	{r4, r5, r6, sl, fp, lr}
   41c88:	add	fp, sp, #16
   41c8c:	ldr	r2, [r1, #24]
   41c90:	mov	r5, r1
   41c94:	mov	r4, r0
   41c98:	cmp	r2, #3
   41c9c:	beq	41ce4 <bcmp@plt+0x2fa08>
   41ca0:	cmp	r2, #2
   41ca4:	beq	41d34 <bcmp@plt+0x2fa58>
   41ca8:	cmp	r2, #1
   41cac:	bne	41d58 <bcmp@plt+0x2fa7c>
   41cb0:	mov	r0, r5
   41cb4:	bl	34af8 <bcmp@plt+0x2281c>
   41cb8:	mov	r5, r0
   41cbc:	bl	343ac <bcmp@plt+0x220d0>
   41cc0:	mov	r0, r5
   41cc4:	bl	359c4 <bcmp@plt+0x236e8>
   41cc8:	cmp	r0, #10
   41ccc:	beq	41d6c <bcmp@plt+0x2fa90>
   41cd0:	mov	r2, r0
   41cd4:	cmp	r0, #2
   41cd8:	bne	41d7c <bcmp@plt+0x2faa0>
   41cdc:	ldr	r0, [r4]
   41ce0:	b	41d70 <bcmp@plt+0x2fa94>
   41ce4:	mov	r0, r5
   41ce8:	bl	383c0 <bcmp@plt+0x260e4>
   41cec:	cmp	r0, #9
   41cf0:	beq	41dd0 <bcmp@plt+0x2faf4>
   41cf4:	cmp	r0, #2
   41cf8:	bne	41df4 <bcmp@plt+0x2fb18>
   41cfc:	mov	r0, r4
   41d00:	mov	r1, r5
   41d04:	bl	41138 <bcmp@plt+0x2ee5c>
   41d08:	cmp	r0, #0
   41d0c:	beq	41e6c <bcmp@plt+0x2fb90>
   41d10:	mov	r6, r0
   41d14:	mov	r0, r5
   41d18:	bl	3a334 <bcmp@plt+0x28058>
   41d1c:	cmp	r0, #0
   41d20:	beq	41dc4 <bcmp@plt+0x2fae8>
   41d24:	mov	r1, r0
   41d28:	mov	r0, r6
   41d2c:	bl	41f30 <bcmp@plt+0x2fc54>
   41d30:	b	41ee4 <bcmp@plt+0x2fc08>
   41d34:	mov	r0, r5
   41d38:	bl	359c4 <bcmp@plt+0x236e8>
   41d3c:	cmp	r0, #10
   41d40:	beq	41e24 <bcmp@plt+0x2fb48>
   41d44:	mov	r2, r0
   41d48:	cmp	r0, #2
   41d4c:	bne	41e34 <bcmp@plt+0x2fb58>
   41d50:	ldr	r0, [r4]
   41d54:	b	41e28 <bcmp@plt+0x2fb4c>
   41d58:	ldr	r1, [pc, #460]	; 41f2c <bcmp@plt+0x2fc50>
   41d5c:	mov	r0, #3
   41d60:	add	r1, pc, r1
   41d64:	bl	40d10 <bcmp@plt+0x2ea34>
   41d68:	b	41dc4 <bcmp@plt+0x2fae8>
   41d6c:	ldr	r0, [r4, #4]
   41d70:	ldr	r0, [r0]
   41d74:	ldr	r6, [r0, #20]
   41d78:	b	41da4 <bcmp@plt+0x2fac8>
   41d7c:	ldr	r0, [pc, #384]	; 41f04 <bcmp@plt+0x2fc28>
   41d80:	mov	r6, #0
   41d84:	ldr	r0, [pc, r0]
   41d88:	ldr	r0, [r0]
   41d8c:	cmp	r0, #1
   41d90:	blt	41da4 <bcmp@plt+0x2fac8>
   41d94:	ldr	r1, [pc, #364]	; 41f08 <bcmp@plt+0x2fc2c>
   41d98:	mov	r0, #5
   41d9c:	add	r1, pc, r1
   41da0:	bl	40d10 <bcmp@plt+0x2ea34>
   41da4:	mov	r0, r6
   41da8:	mov	r1, r5
   41dac:	bl	41f30 <bcmp@plt+0x2fc54>
   41db0:	mov	r6, r0
   41db4:	mov	r0, r5
   41db8:	bl	340dc <bcmp@plt+0x21e00>
   41dbc:	cmp	r6, #0
   41dc0:	bne	41ef0 <bcmp@plt+0x2fc14>
   41dc4:	mov	r6, #0
   41dc8:	mov	r0, r6
   41dcc:	pop	{r4, r5, r6, sl, fp, pc}
   41dd0:	mov	r0, r5
   41dd4:	bl	38fa4 <bcmp@plt+0x26cc8>
   41dd8:	cmp	r0, #10
   41ddc:	beq	41ea8 <bcmp@plt+0x2fbcc>
   41de0:	mov	r2, r0
   41de4:	cmp	r0, #2
   41de8:	bne	41eb0 <bcmp@plt+0x2fbd4>
   41dec:	ldr	r6, [r4, #16]
   41df0:	b	41ed8 <bcmp@plt+0x2fbfc>
   41df4:	ldr	r0, [pc, #296]	; 41f24 <bcmp@plt+0x2fc48>
   41df8:	mov	r6, #0
   41dfc:	ldr	r0, [pc, r0]
   41e00:	ldr	r0, [r0]
   41e04:	cmp	r0, #3
   41e08:	blt	41efc <bcmp@plt+0x2fc20>
   41e0c:	mov	r0, r5
   41e10:	bl	383c0 <bcmp@plt+0x260e4>
   41e14:	ldr	r1, [pc, #268]	; 41f28 <bcmp@plt+0x2fc4c>
   41e18:	mov	r2, r0
   41e1c:	add	r1, pc, r1
   41e20:	b	41e98 <bcmp@plt+0x2fbbc>
   41e24:	ldr	r0, [r4, #4]
   41e28:	ldr	r0, [r0]
   41e2c:	ldr	r6, [r0, #20]
   41e30:	b	41e5c <bcmp@plt+0x2fb80>
   41e34:	ldr	r0, [pc, #208]	; 41f0c <bcmp@plt+0x2fc30>
   41e38:	mov	r6, #0
   41e3c:	ldr	r0, [pc, r0]
   41e40:	ldr	r0, [r0]
   41e44:	cmp	r0, #1
   41e48:	blt	41e5c <bcmp@plt+0x2fb80>
   41e4c:	ldr	r1, [pc, #188]	; 41f10 <bcmp@plt+0x2fc34>
   41e50:	mov	r0, #5
   41e54:	add	r1, pc, r1
   41e58:	bl	40d10 <bcmp@plt+0x2ea34>
   41e5c:	mov	r0, r6
   41e60:	mov	r1, r5
   41e64:	bl	41f30 <bcmp@plt+0x2fc54>
   41e68:	b	41ee4 <bcmp@plt+0x2fc08>
   41e6c:	ldr	r0, [pc, #160]	; 41f14 <bcmp@plt+0x2fc38>
   41e70:	mov	r6, #0
   41e74:	ldr	r0, [pc, r0]
   41e78:	ldr	r0, [r0]
   41e7c:	cmp	r0, #3
   41e80:	blt	41efc <bcmp@plt+0x2fc20>
   41e84:	mov	r0, r5
   41e88:	bl	38400 <bcmp@plt+0x26124>
   41e8c:	ldr	r1, [pc, #132]	; 41f18 <bcmp@plt+0x2fc3c>
   41e90:	mov	r2, r0
   41e94:	add	r1, pc, r1
   41e98:	mov	r0, #7
   41e9c:	bl	40d10 <bcmp@plt+0x2ea34>
   41ea0:	mov	r0, r6
   41ea4:	pop	{r4, r5, r6, sl, fp, pc}
   41ea8:	ldr	r6, [r4, #20]
   41eac:	b	41ed8 <bcmp@plt+0x2fbfc>
   41eb0:	ldr	r0, [pc, #100]	; 41f1c <bcmp@plt+0x2fc40>
   41eb4:	mov	r6, #0
   41eb8:	ldr	r0, [pc, r0]
   41ebc:	ldr	r0, [r0]
   41ec0:	cmp	r0, #1
   41ec4:	blt	41ed8 <bcmp@plt+0x2fbfc>
   41ec8:	ldr	r1, [pc, #80]	; 41f20 <bcmp@plt+0x2fc44>
   41ecc:	mov	r0, #5
   41ed0:	add	r1, pc, r1
   41ed4:	bl	40d10 <bcmp@plt+0x2ea34>
   41ed8:	mov	r0, r6
   41edc:	mov	r1, r5
   41ee0:	bl	42804 <bcmp@plt+0x30528>
   41ee4:	mov	r6, r0
   41ee8:	cmp	r6, #0
   41eec:	beq	41dc4 <bcmp@plt+0x2fae8>
   41ef0:	ldr	r0, [r4, #24]
   41ef4:	sub	r0, r0, #1
   41ef8:	str	r0, [r4, #24]
   41efc:	mov	r0, r6
   41f00:	pop	{r4, r5, r6, sl, fp, pc}
   41f04:	andeq	r4, r3, r4, lsl #12
   41f08:	andeq	sp, r1, fp, lsr fp
   41f0c:	andeq	r4, r3, ip, asr #10
   41f10:	andeq	sp, r1, r3, lsl #21
   41f14:	andeq	r4, r3, r4, lsl r5
   41f18:	andeq	sp, r1, r3, lsl #25
   41f1c:	ldrdeq	r4, [r3], -r0
   41f20:	ldrdeq	sp, [r1], -sl
   41f24:	andeq	r4, r3, ip, lsl #11
   41f28:	andeq	sp, r1, r9, asr #25
   41f2c:	andeq	sp, r1, r0, asr r6
   41f30:	push	{r4, r5, r6, r7, fp, lr}
   41f34:	add	fp, sp, #16
   41f38:	mov	r4, r0
   41f3c:	mov	r0, r1
   41f40:	mov	r5, r1
   41f44:	bl	359c0 <bcmp@plt+0x236e4>
   41f48:	mov	r6, r0
   41f4c:	mov	r0, r5
   41f50:	bl	359b8 <bcmp@plt+0x236dc>
   41f54:	mov	r1, r0
   41f58:	mov	r0, r6
   41f5c:	bl	42b44 <bcmp@plt+0x30868>
   41f60:	mov	r7, r0
   41f64:	mov	r0, r4
   41f68:	mov	r1, r7
   41f6c:	bl	2e9e4 <bcmp@plt+0x1c708>
   41f70:	mov	r6, r0
   41f74:	mov	r0, r7
   41f78:	bl	2e5c8 <bcmp@plt+0x1c2ec>
   41f7c:	ldr	r0, [pc, #120]	; 41ffc <bcmp@plt+0x2fd20>
   41f80:	cmp	r6, #0
   41f84:	ldr	r0, [pc, r0]
   41f88:	ldr	r0, [r0]
   41f8c:	beq	41fcc <bcmp@plt+0x2fcf0>
   41f90:	cmp	r0, #3
   41f94:	blt	41fb4 <bcmp@plt+0x2fcd8>
   41f98:	mov	r0, r5
   41f9c:	bl	35a64 <bcmp@plt+0x23788>
   41fa0:	ldr	r1, [pc, #92]	; 42004 <bcmp@plt+0x2fd28>
   41fa4:	mov	r2, r0
   41fa8:	mov	r0, #7
   41fac:	add	r1, pc, r1
   41fb0:	bl	40d10 <bcmp@plt+0x2ea34>
   41fb4:	ldr	r7, [r6, #20]
   41fb8:	mov	r0, r4
   41fbc:	mov	r1, r6
   41fc0:	bl	2f4f4 <bcmp@plt+0x1d218>
   41fc4:	mov	r0, r7
   41fc8:	pop	{r4, r5, r6, r7, fp, pc}
   41fcc:	mov	r7, #0
   41fd0:	cmp	r0, #3
   41fd4:	blt	41ff4 <bcmp@plt+0x2fd18>
   41fd8:	mov	r0, r5
   41fdc:	bl	35a64 <bcmp@plt+0x23788>
   41fe0:	ldr	r1, [pc, #24]	; 42000 <bcmp@plt+0x2fd24>
   41fe4:	mov	r2, r0
   41fe8:	mov	r0, #7
   41fec:	add	r1, pc, r1
   41ff0:	bl	40d10 <bcmp@plt+0x2ea34>
   41ff4:	mov	r0, r7
   41ff8:	pop	{r4, r5, r6, r7, fp, pc}
   41ffc:	andeq	r4, r3, r4, lsl #8
   42000:	andeq	sp, r1, sp, asr #10
   42004:	andeq	sp, r1, sp, asr #11
   42008:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4200c:	add	fp, sp, #28
   42010:	sub	sp, sp, #524	; 0x20c
   42014:	mov	r9, r2
   42018:	mov	r8, r1
   4201c:	mov	r6, r0
   42020:	bl	3dc9c <bcmp@plt+0x2b9c0>
   42024:	mov	r5, r0
   42028:	mov	r0, r6
   4202c:	mov	r1, r8
   42030:	mov	r2, #1
   42034:	bl	4218c <bcmp@plt+0x2feb0>
   42038:	cmp	r0, #0
   4203c:	beq	4213c <bcmp@plt+0x2fe60>
   42040:	mov	r7, r0
   42044:	mov	r0, r6
   42048:	mov	r1, r8
   4204c:	bl	41234 <bcmp@plt+0x2ef58>
   42050:	mov	sl, r0
   42054:	mov	r4, #0
   42058:	add	r8, sp, #4
   4205c:	b	42078 <bcmp@plt+0x2fd9c>
   42060:	cmp	r7, #0
   42064:	strne	r7, [r8, r4, lsl #2]
   42068:	addne	r4, r4, #1
   4206c:	mov	r7, r0
   42070:	cmp	r7, #0
   42074:	beq	420c0 <bcmp@plt+0x2fde4>
   42078:	ldr	r0, [r7, #4]
   4207c:	cmp	r0, #0
   42080:	beq	42090 <bcmp@plt+0x2fdb4>
   42084:	mov	r0, r7
   42088:	mov	r1, r5
   4208c:	bl	3dd80 <bcmp@plt+0x2baa4>
   42090:	ldr	r0, [r7, #8]
   42094:	ldr	r7, [r7, #12]
   42098:	cmp	r0, #0
   4209c:	bne	42060 <bcmp@plt+0x2fd84>
   420a0:	cmp	r7, #0
   420a4:	bne	42070 <bcmp@plt+0x2fd94>
   420a8:	cmp	r4, #0
   420ac:	beq	420c0 <bcmp@plt+0x2fde4>
   420b0:	sub	r4, r4, #1
   420b4:	ldr	r7, [r8, r4, lsl #2]
   420b8:	cmp	r7, #0
   420bc:	bne	42078 <bcmp@plt+0x2fd9c>
   420c0:	ldr	r6, [r5, #4]
   420c4:	cmp	r6, r5
   420c8:	beq	4212c <bcmp@plt+0x2fe50>
   420cc:	ldr	r8, [pc, #176]	; 42184 <bcmp@plt+0x2fea8>
   420d0:	ldr	r8, [pc, r8]
   420d4:	b	420fc <bcmp@plt+0x2fe20>
   420d8:	ldr	r4, [r7, #20]
   420dc:	mov	r0, sl
   420e0:	mov	r1, r7
   420e4:	bl	2f4f4 <bcmp@plt+0x1d218>
   420e8:	mov	r0, r4
   420ec:	blx	r9
   420f0:	ldr	r6, [r6, #4]
   420f4:	cmp	r6, r5
   420f8:	beq	4212c <bcmp@plt+0x2fe50>
   420fc:	ldr	r0, [r8]
   42100:	ldr	r7, [r6, #8]
   42104:	cmp	r0, #2
   42108:	blt	420d8 <bcmp@plt+0x2fdfc>
   4210c:	ldr	r0, [r7, #4]
   42110:	bl	2dfc8 <bcmp@plt+0x1bcec>
   42114:	ldr	r1, [pc, #108]	; 42188 <bcmp@plt+0x2feac>
   42118:	mov	r2, r0
   4211c:	mov	r0, #6
   42120:	add	r1, pc, r1
   42124:	bl	40d10 <bcmp@plt+0x2ea34>
   42128:	b	420d8 <bcmp@plt+0x2fdfc>
   4212c:	mov	r0, r5
   42130:	sub	sp, fp, #28
   42134:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42138:	b	3e398 <bcmp@plt+0x2c0bc>
   4213c:	ldr	r0, [pc, #56]	; 4217c <bcmp@plt+0x2fea0>
   42140:	ldr	r0, [pc, r0]
   42144:	ldr	r0, [r0]
   42148:	cmp	r0, #2
   4214c:	bge	42158 <bcmp@plt+0x2fe7c>
   42150:	sub	sp, fp, #28
   42154:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42158:	mov	r0, r8
   4215c:	bl	342fc <bcmp@plt+0x22020>
   42160:	ldr	r1, [pc, #24]	; 42180 <bcmp@plt+0x2fea4>
   42164:	mov	r2, r0
   42168:	mov	r0, #6
   4216c:	add	r1, pc, r1
   42170:	sub	sp, fp, #28
   42174:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42178:	b	40d10 <bcmp@plt+0x2ea34>
   4217c:	andeq	r4, r3, r8, asr #4
   42180:	andeq	sp, r1, lr, ror #4
   42184:			; <UNDEFINED> instruction: 0x000342b8
   42188:	strdeq	sp, [r1], -r3
   4218c:	push	{r4, r5, r6, r7, fp, lr}
   42190:	add	fp, sp, #16
   42194:	mov	r5, r2
   42198:	ldr	r2, [r1, #24]
   4219c:	mov	r6, r0
   421a0:	mov	r4, r1
   421a4:	sub	r0, r2, #1
   421a8:	cmp	r0, #2
   421ac:	bcs	421d4 <bcmp@plt+0x2fef8>
   421b0:	mov	r0, r4
   421b4:	bl	34418 <bcmp@plt+0x2213c>
   421b8:	cmp	r0, #10
   421bc:	beq	42250 <bcmp@plt+0x2ff74>
   421c0:	mov	r2, r0
   421c4:	cmp	r0, #2
   421c8:	bne	42260 <bcmp@plt+0x2ff84>
   421cc:	ldr	r0, [r6]
   421d0:	b	42254 <bcmp@plt+0x2ff78>
   421d4:	cmp	r2, #3
   421d8:	bne	42244 <bcmp@plt+0x2ff68>
   421dc:	mov	r0, r4
   421e0:	bl	383c0 <bcmp@plt+0x260e4>
   421e4:	cmp	r0, #9
   421e8:	beq	42304 <bcmp@plt+0x30028>
   421ec:	cmp	r0, #2
   421f0:	bne	42328 <bcmp@plt+0x3004c>
   421f4:	mov	r0, r6
   421f8:	mov	r1, r4
   421fc:	bl	41138 <bcmp@plt+0x2ee5c>
   42200:	cmp	r0, #0
   42204:	beq	4234c <bcmp@plt+0x30070>
   42208:	mov	r6, r0
   4220c:	cmp	r5, #0
   42210:	beq	423c0 <bcmp@plt+0x300e4>
   42214:	mov	r0, r4
   42218:	bl	3a334 <bcmp@plt+0x28058>
   4221c:	cmp	r0, #0
   42220:	beq	42344 <bcmp@plt+0x30068>
   42224:	mov	r4, r0
   42228:	bl	345f8 <bcmp@plt+0x2231c>
   4222c:	mov	r5, r0
   42230:	mov	r0, r4
   42234:	bl	3465c <bcmp@plt+0x22380>
   42238:	mov	r1, r0
   4223c:	mov	r0, r5
   42240:	b	422ac <bcmp@plt+0x2ffd0>
   42244:	ldr	r1, [pc, #432]	; 423fc <bcmp@plt+0x30120>
   42248:	add	r1, pc, r1
   4224c:	b	4233c <bcmp@plt+0x30060>
   42250:	ldr	r0, [r6, #4]
   42254:	ldr	r0, [r0]
   42258:	ldr	r6, [r0, #20]
   4225c:	b	42288 <bcmp@plt+0x2ffac>
   42260:	ldr	r0, [pc, #408]	; 42400 <bcmp@plt+0x30124>
   42264:	mov	r6, #0
   42268:	ldr	r0, [pc, r0]
   4226c:	ldr	r0, [r0]
   42270:	cmp	r0, #1
   42274:	blt	42288 <bcmp@plt+0x2ffac>
   42278:	ldr	r1, [pc, #388]	; 42404 <bcmp@plt+0x30128>
   4227c:	mov	r0, #5
   42280:	add	r1, pc, r1
   42284:	bl	40d10 <bcmp@plt+0x2ea34>
   42288:	mov	r0, r4
   4228c:	bl	345f8 <bcmp@plt+0x2231c>
   42290:	mov	r7, r0
   42294:	cmp	r5, #0
   42298:	beq	422c4 <bcmp@plt+0x2ffe8>
   4229c:	mov	r0, r4
   422a0:	bl	3465c <bcmp@plt+0x22380>
   422a4:	mov	r1, r0
   422a8:	mov	r0, r7
   422ac:	bl	42b44 <bcmp@plt+0x30868>
   422b0:	mov	r4, r0
   422b4:	mov	r0, r6
   422b8:	mov	r1, r4
   422bc:	bl	2e9e4 <bcmp@plt+0x1c708>
   422c0:	b	422f0 <bcmp@plt+0x30014>
   422c4:	mov	r0, r7
   422c8:	bl	351f8 <bcmp@plt+0x22f1c>
   422cc:	cmp	r0, #2
   422d0:	mov	r1, #128	; 0x80
   422d4:	mov	r0, r7
   422d8:	movweq	r1, #32
   422dc:	bl	42b44 <bcmp@plt+0x30868>
   422e0:	mov	r4, r0
   422e4:	mov	r0, r6
   422e8:	mov	r1, r4
   422ec:	bl	2ed70 <bcmp@plt+0x1ca94>
   422f0:	mov	r5, r0
   422f4:	mov	r0, r4
   422f8:	bl	2e5c8 <bcmp@plt+0x1c2ec>
   422fc:	mov	r0, r5
   42300:	pop	{r4, r5, r6, r7, fp, pc}
   42304:	mov	r0, r4
   42308:	bl	38fa4 <bcmp@plt+0x26cc8>
   4230c:	cmp	r0, #10
   42310:	beq	4237c <bcmp@plt+0x300a0>
   42314:	mov	r2, r0
   42318:	cmp	r0, #2
   4231c:	bne	42384 <bcmp@plt+0x300a8>
   42320:	ldr	r6, [r6, #16]
   42324:	b	423ac <bcmp@plt+0x300d0>
   42328:	mov	r0, r4
   4232c:	bl	383c0 <bcmp@plt+0x260e4>
   42330:	ldr	r1, [pc, #224]	; 42418 <bcmp@plt+0x3013c>
   42334:	mov	r2, r0
   42338:	add	r1, pc, r1
   4233c:	mov	r0, #3
   42340:	bl	40d10 <bcmp@plt+0x2ea34>
   42344:	mov	r0, #0
   42348:	pop	{r4, r5, r6, r7, fp, pc}
   4234c:	ldr	r0, [pc, #180]	; 42408 <bcmp@plt+0x3012c>
   42350:	ldr	r0, [pc, r0]
   42354:	ldr	r0, [r0]
   42358:	cmp	r0, #3
   4235c:	blt	42344 <bcmp@plt+0x30068>
   42360:	mov	r0, r4
   42364:	bl	38400 <bcmp@plt+0x26124>
   42368:	ldr	r1, [pc, #156]	; 4240c <bcmp@plt+0x30130>
   4236c:	mov	r2, r0
   42370:	mov	r0, #7
   42374:	add	r1, pc, r1
   42378:	b	42340 <bcmp@plt+0x30064>
   4237c:	ldr	r6, [r6, #20]
   42380:	b	423ac <bcmp@plt+0x300d0>
   42384:	ldr	r0, [pc, #132]	; 42410 <bcmp@plt+0x30134>
   42388:	mov	r6, #0
   4238c:	ldr	r0, [pc, r0]
   42390:	ldr	r0, [r0]
   42394:	cmp	r0, #1
   42398:	blt	423ac <bcmp@plt+0x300d0>
   4239c:	ldr	r1, [pc, #112]	; 42414 <bcmp@plt+0x30138>
   423a0:	mov	r0, #5
   423a4:	add	r1, pc, r1
   423a8:	bl	40d10 <bcmp@plt+0x2ea34>
   423ac:	mov	r0, r6
   423b0:	mov	r1, r4
   423b4:	mov	r2, r5
   423b8:	pop	{r4, r5, r6, r7, fp, lr}
   423bc:	b	42c88 <bcmp@plt+0x309ac>
   423c0:	mov	r0, r4
   423c4:	bl	3a29c <bcmp@plt+0x27fc0>
   423c8:	cmp	r0, #0
   423cc:	bne	423e0 <bcmp@plt+0x30104>
   423d0:	mov	r0, r4
   423d4:	bl	3a334 <bcmp@plt+0x28058>
   423d8:	cmp	r0, #0
   423dc:	beq	42344 <bcmp@plt+0x30068>
   423e0:	bl	345f8 <bcmp@plt+0x2231c>
   423e4:	mov	r4, r0
   423e8:	bl	351f8 <bcmp@plt+0x22f1c>
   423ec:	cmp	r0, #2
   423f0:	mov	r1, #128	; 0x80
   423f4:	mov	r0, r4
   423f8:	b	422d8 <bcmp@plt+0x2fffc>
   423fc:	andeq	sp, r1, lr, lsl r9
   42400:	andeq	r4, r3, r0, lsr #2
   42404:	andeq	sp, r1, r7, asr r6
   42408:	andeq	r4, r3, r8, lsr r0
   4240c:	andeq	sp, r1, r7, lsr r8
   42410:	strdeq	r3, [r3], -ip
   42414:	andeq	sp, r1, r6, lsl #10
   42418:	andeq	sp, r1, sp, asr #16
   4241c:	b	2f4f4 <bcmp@plt+0x1d218>
   42420:	push	{r4, sl, fp, lr}
   42424:	add	fp, sp, #8
   42428:	mov	r2, #0
   4242c:	mov	r4, #0
   42430:	bl	4218c <bcmp@plt+0x2feb0>
   42434:	cmp	r0, #0
   42438:	ldrne	r4, [r0, #20]
   4243c:	mov	r0, r4
   42440:	pop	{r4, sl, fp, pc}
   42444:	push	{fp, lr}
   42448:	mov	fp, sp
   4244c:	mov	r2, #1
   42450:	bl	4218c <bcmp@plt+0x2feb0>
   42454:	cmp	r0, #0
   42458:	ldrne	r0, [r0, #20]
   4245c:	moveq	r0, #0
   42460:	pop	{fp, pc}
   42464:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   42468:	add	fp, sp, #24
   4246c:	sub	sp, sp, #24
   42470:	mov	r5, r0
   42474:	mov	r0, #2
   42478:	mov	r4, r1
   4247c:	bl	34018 <bcmp@plt+0x21d3c>
   42480:	mov	r8, r0
   42484:	mov	r0, r4
   42488:	bl	34418 <bcmp@plt+0x2213c>
   4248c:	mov	r7, r0
   42490:	mov	r0, r5
   42494:	mov	r1, r4
   42498:	mov	r2, #0
   4249c:	mov	r6, #0
   424a0:	bl	417c8 <bcmp@plt+0x2f4ec>
   424a4:	cmp	r0, #1
   424a8:	bne	425a8 <bcmp@plt+0x302cc>
   424ac:	mov	r0, r5
   424b0:	mov	r1, r4
   424b4:	mov	r2, #1
   424b8:	bl	4218c <bcmp@plt+0x2feb0>
   424bc:	cmp	r0, #0
   424c0:	beq	42548 <bcmp@plt+0x3026c>
   424c4:	ldr	r1, [r0, #16]
   424c8:	cmp	r1, #0
   424cc:	beq	42548 <bcmp@plt+0x3026c>
   424d0:	ldr	r1, [r0, #4]
   424d4:	vld1.32	{d16-d17}, [r1]!
   424d8:	vldr	d18, [r1]
   424dc:	mov	r1, sp
   424e0:	mov	r2, r1
   424e4:	vst1.64	{d16-d17}, [r2]!
   424e8:	vstr	d18, [r2]
   424ec:	ldr	r2, [r0, #16]
   424f0:	ldr	r3, [r2, #12]
   424f4:	ldrb	r2, [r2]
   424f8:	add	r6, r2, #1
   424fc:	cmp	r3, r0
   42500:	bne	42520 <bcmp@plt+0x30244>
   42504:	and	r0, r6, #224	; 0xe0
   42508:	and	r3, r6, #31
   4250c:	add	r0, r1, r0, lsr #3
   42510:	cmp	r3, #31
   42514:	ldr	r2, [r0, #8]
   42518:	orrne	r2, r2, #1
   4251c:	str	r2, [r0, #8]
   42520:	uxtb	r2, r7
   42524:	add	r1, r1, #8
   42528:	mov	r0, r8
   4252c:	bl	353d4 <bcmp@plt+0x230f8>
   42530:	uxtb	r1, r6
   42534:	mov	r0, r8
   42538:	bl	34754 <bcmp@plt+0x22478>
   4253c:	mov	r0, r8
   42540:	bl	47064 <bcmp@plt+0x34d88>
   42544:	b	4256c <bcmp@plt+0x30290>
   42548:	cmp	r7, #2
   4254c:	bne	4255c <bcmp@plt+0x30280>
   42550:	ldr	r0, [pc, #92]	; 425b4 <bcmp@plt+0x302d8>
   42554:	add	r0, pc, r0
   42558:	b	42564 <bcmp@plt+0x30288>
   4255c:	ldr	r0, [pc, #84]	; 425b8 <bcmp@plt+0x302dc>
   42560:	add	r0, pc, r0
   42564:	mov	r1, r8
   42568:	bl	3511c <bcmp@plt+0x22e40>
   4256c:	ldr	r0, [r4, #24]
   42570:	cmp	r0, #3
   42574:	bne	42598 <bcmp@plt+0x302bc>
   42578:	mov	r0, r4
   4257c:	bl	34af8 <bcmp@plt+0x2281c>
   42580:	mov	r1, r8
   42584:	mov	r6, r0
   42588:	bl	349c0 <bcmp@plt+0x226e4>
   4258c:	mov	r0, r8
   42590:	bl	340dc <bcmp@plt+0x21e00>
   42594:	b	4259c <bcmp@plt+0x302c0>
   42598:	mov	r6, r8
   4259c:	mov	r0, r5
   425a0:	mov	r1, r4
   425a4:	bl	41c84 <bcmp@plt+0x2f9a8>
   425a8:	mov	r0, r6
   425ac:	sub	sp, fp, #24
   425b0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   425b4:	andeq	r4, r1, r6, lsr #6
   425b8:			; <UNDEFINED> instruction: 0x000151b1
   425bc:	ldr	r0, [r0, #24]
   425c0:	bx	lr
   425c4:	push	{r4, r5, r6, r7, fp, lr}
   425c8:	add	fp, sp, #16
   425cc:	mov	r6, r0
   425d0:	mov	r0, r1
   425d4:	mov	r4, r2
   425d8:	mov	r5, r1
   425dc:	bl	359c0 <bcmp@plt+0x236e4>
   425e0:	mov	r7, r0
   425e4:	mov	r0, r5
   425e8:	bl	359b8 <bcmp@plt+0x236dc>
   425ec:	mov	r2, r0
   425f0:	mov	r0, r6
   425f4:	mov	r1, r7
   425f8:	mov	r3, r4
   425fc:	bl	41478 <bcmp@plt+0x2f19c>
   42600:	cmp	r0, #0
   42604:	movwne	r0, #1
   42608:	pop	{r4, r5, r6, r7, fp, pc}
   4260c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42610:	add	fp, sp, #28
   42614:	sub	sp, sp, #4
   42618:	mov	r6, r0
   4261c:	mov	r0, r1
   42620:	mov	sl, r2
   42624:	mov	r5, r1
   42628:	bl	38c1c <bcmp@plt+0x26940>
   4262c:	mov	r7, r0
   42630:	mov	r0, r5
   42634:	bl	38cec <bcmp@plt+0x26a10>
   42638:	mov	r4, r0
   4263c:	ldr	r0, [r7, #24]
   42640:	cmp	r0, #1
   42644:	bne	4270c <bcmp@plt+0x30430>
   42648:	ldr	r0, [r4, #24]
   4264c:	cmp	r0, #1
   42650:	bne	4270c <bcmp@plt+0x30430>
   42654:	mov	r0, r5
   42658:	bl	38e34 <bcmp@plt+0x26b58>
   4265c:	mov	r9, r0
   42660:	mov	r0, r5
   42664:	bl	38eec <bcmp@plt+0x26c10>
   42668:	mov	r8, r0
   4266c:	mov	r0, r6
   42670:	mov	r1, r7
   42674:	mov	r2, r9
   42678:	mov	r3, #0
   4267c:	mov	r5, #0
   42680:	bl	41478 <bcmp@plt+0x2f19c>
   42684:	cmp	r0, #0
   42688:	beq	42748 <bcmp@plt+0x3046c>
   4268c:	mov	r6, r0
   42690:	ldr	r0, [r0, #20]
   42694:	cmp	r0, #0
   42698:	bne	426b8 <bcmp@plt+0x303dc>
   4269c:	mov	r0, r4
   426a0:	bl	35218 <bcmp@plt+0x22f3c>
   426a4:	lsl	r0, r0, #3
   426a8:	bl	2e628 <bcmp@plt+0x1c34c>
   426ac:	cmp	r0, #0
   426b0:	str	r0, [r6, #20]
   426b4:	beq	42780 <bcmp@plt+0x304a4>
   426b8:	mov	r1, r4
   426bc:	mov	r2, r8
   426c0:	mov	r3, sl
   426c4:	bl	41478 <bcmp@plt+0x2f19c>
   426c8:	mov	r5, #1
   426cc:	cmp	r0, #0
   426d0:	bne	4273c <bcmp@plt+0x30460>
   426d4:	ldr	r0, [pc, #228]	; 427c0 <bcmp@plt+0x304e4>
   426d8:	mov	r5, #0
   426dc:	ldr	r0, [pc, r0]
   426e0:	ldr	r0, [r0]
   426e4:	cmp	r0, #3
   426e8:	blt	4273c <bcmp@plt+0x30460>
   426ec:	mov	r0, r4
   426f0:	bl	35420 <bcmp@plt+0x23144>
   426f4:	ldr	r1, [pc, #200]	; 427c4 <bcmp@plt+0x304e8>
   426f8:	mov	r2, r0
   426fc:	mov	r0, #7
   42700:	mov	r3, r8
   42704:	add	r1, pc, r1
   42708:	b	42778 <bcmp@plt+0x3049c>
   4270c:	mov	r0, r7
   42710:	bl	342fc <bcmp@plt+0x22020>
   42714:	mov	r5, r0
   42718:	mov	r0, r4
   4271c:	bl	342fc <bcmp@plt+0x22020>
   42720:	ldr	r1, [pc, #132]	; 427ac <bcmp@plt+0x304d0>
   42724:	mov	r3, r0
   42728:	mov	r0, #3
   4272c:	mov	r2, r5
   42730:	add	r1, pc, r1
   42734:	bl	40d10 <bcmp@plt+0x2ea34>
   42738:	mov	r5, #0
   4273c:	mov	r0, r5
   42740:	sub	sp, fp, #28
   42744:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42748:	ldr	r0, [pc, #96]	; 427b0 <bcmp@plt+0x304d4>
   4274c:	ldr	r0, [pc, r0]
   42750:	ldr	r0, [r0]
   42754:	cmp	r0, #3
   42758:	blt	4273c <bcmp@plt+0x30460>
   4275c:	mov	r0, r7
   42760:	bl	35420 <bcmp@plt+0x23144>
   42764:	ldr	r1, [pc, #72]	; 427b4 <bcmp@plt+0x304d8>
   42768:	mov	r2, r0
   4276c:	mov	r0, #7
   42770:	mov	r3, r9
   42774:	add	r1, pc, r1
   42778:	bl	40d10 <bcmp@plt+0x2ea34>
   4277c:	b	4273c <bcmp@plt+0x30460>
   42780:	ldr	r0, [pc, #48]	; 427b8 <bcmp@plt+0x304dc>
   42784:	mov	r5, #0
   42788:	ldr	r0, [pc, r0]
   4278c:	ldr	r0, [r0]
   42790:	cmp	r0, #3
   42794:	blt	4273c <bcmp@plt+0x30460>
   42798:	ldr	r1, [pc, #28]	; 427bc <bcmp@plt+0x304e0>
   4279c:	mov	r0, #7
   427a0:	add	r1, pc, r1
   427a4:	bl	40d10 <bcmp@plt+0x2ea34>
   427a8:	b	4273c <bcmp@plt+0x30460>
   427ac:	andeq	ip, r1, lr, lsl #26
   427b0:	andeq	r3, r3, ip, lsr ip
   427b4:	andeq	ip, r1, ip, lsl #26
   427b8:	andeq	r3, r3, r0, lsl #24
   427bc:	andeq	ip, r1, r8, lsr #26
   427c0:	andeq	r3, r3, ip, lsr #25
   427c4:	andeq	ip, r1, fp, ror #27
   427c8:	push	{r4, r5, fp, lr}
   427cc:	add	fp, sp, #8
   427d0:	mov	r4, r0
   427d4:	mov	r0, r1
   427d8:	mov	r1, r2
   427dc:	bl	42b44 <bcmp@plt+0x30868>
   427e0:	mov	r5, r0
   427e4:	mov	r0, r4
   427e8:	mov	r1, r5
   427ec:	bl	2e9e4 <bcmp@plt+0x1c708>
   427f0:	mov	r4, r0
   427f4:	mov	r0, r5
   427f8:	bl	2e5c8 <bcmp@plt+0x1c2ec>
   427fc:	mov	r0, r4
   42800:	pop	{r4, r5, fp, pc}
   42804:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   42808:	add	fp, sp, #24
   4280c:	mov	r5, r1
   42810:	cmp	r0, #0
   42814:	beq	4293c <bcmp@plt+0x30660>
   42818:	mov	r6, r0
   4281c:	mov	r0, r5
   42820:	bl	38c1c <bcmp@plt+0x26940>
   42824:	mov	r7, r0
   42828:	mov	r0, r5
   4282c:	bl	38cec <bcmp@plt+0x26a10>
   42830:	mov	r4, r0
   42834:	ldr	r0, [r7, #24]
   42838:	cmp	r0, #1
   4283c:	bne	4290c <bcmp@plt+0x30630>
   42840:	ldr	r0, [r4, #24]
   42844:	cmp	r0, #1
   42848:	bne	4290c <bcmp@plt+0x30630>
   4284c:	mov	r0, r6
   42850:	mov	r1, r5
   42854:	mov	r2, #1
   42858:	bl	42a00 <bcmp@plt+0x30724>
   4285c:	cmp	r0, #0
   42860:	beq	42980 <bcmp@plt+0x306a4>
   42864:	mov	r8, r0
   42868:	mov	r0, r5
   4286c:	bl	38eec <bcmp@plt+0x26c10>
   42870:	mov	r1, r0
   42874:	mov	r0, r4
   42878:	bl	42b44 <bcmp@plt+0x30868>
   4287c:	mov	r4, r0
   42880:	mov	r0, r8
   42884:	mov	r1, r4
   42888:	bl	2e9e4 <bcmp@plt+0x1c708>
   4288c:	mov	r9, r0
   42890:	mov	r0, r4
   42894:	bl	2e5c8 <bcmp@plt+0x1c2ec>
   42898:	cmp	r9, #0
   4289c:	beq	429b0 <bcmp@plt+0x306d4>
   428a0:	ldr	r4, [r9, #20]
   428a4:	mov	r0, r8
   428a8:	mov	r1, r9
   428ac:	bl	2f4f4 <bcmp@plt+0x1d218>
   428b0:	ldr	r0, [r8, #8]
   428b4:	cmp	r0, #0
   428b8:	bgt	42954 <bcmp@plt+0x30678>
   428bc:	mov	r0, r8
   428c0:	mov	r1, #0
   428c4:	bl	2e848 <bcmp@plt+0x1c56c>
   428c8:	mov	r0, r5
   428cc:	bl	38e34 <bcmp@plt+0x26b58>
   428d0:	mov	r1, r0
   428d4:	mov	r0, r7
   428d8:	bl	42b44 <bcmp@plt+0x30868>
   428dc:	mov	r5, r0
   428e0:	mov	r0, r6
   428e4:	mov	r1, r5
   428e8:	bl	2e9e4 <bcmp@plt+0x1c708>
   428ec:	mov	r7, r0
   428f0:	mov	r0, r5
   428f4:	bl	2e5c8 <bcmp@plt+0x1c2ec>
   428f8:	mov	r0, r6
   428fc:	mov	r1, r7
   42900:	bl	2f4f4 <bcmp@plt+0x1d218>
   42904:	mov	r0, r4
   42908:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4290c:	ldr	r0, [pc, #212]	; 429e8 <bcmp@plt+0x3070c>
   42910:	mov	r4, #0
   42914:	ldr	r0, [pc, r0]
   42918:	ldr	r0, [r0]
   4291c:	cmp	r0, #3
   42920:	blt	42954 <bcmp@plt+0x30678>
   42924:	ldr	r1, [pc, #192]	; 429ec <bcmp@plt+0x30710>
   42928:	mov	r0, #7
   4292c:	add	r1, pc, r1
   42930:	bl	40d10 <bcmp@plt+0x2ea34>
   42934:	mov	r0, r4
   42938:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4293c:	ldr	r0, [pc, #156]	; 429e0 <bcmp@plt+0x30704>
   42940:	mov	r4, #0
   42944:	ldr	r0, [pc, r0]
   42948:	ldr	r0, [r0]
   4294c:	cmp	r0, #3
   42950:	bge	4295c <bcmp@plt+0x30680>
   42954:	mov	r0, r4
   42958:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4295c:	mov	r0, r5
   42960:	bl	38400 <bcmp@plt+0x26124>
   42964:	ldr	r1, [pc, #120]	; 429e4 <bcmp@plt+0x30708>
   42968:	mov	r2, r0
   4296c:	add	r1, pc, r1
   42970:	mov	r0, #7
   42974:	bl	40d10 <bcmp@plt+0x2ea34>
   42978:	mov	r0, r4
   4297c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   42980:	ldr	r0, [pc, #104]	; 429f0 <bcmp@plt+0x30714>
   42984:	mov	r4, #0
   42988:	ldr	r0, [pc, r0]
   4298c:	ldr	r0, [r0]
   42990:	cmp	r0, #3
   42994:	blt	42954 <bcmp@plt+0x30678>
   42998:	mov	r0, r5
   4299c:	bl	38400 <bcmp@plt+0x26124>
   429a0:	ldr	r1, [pc, #76]	; 429f4 <bcmp@plt+0x30718>
   429a4:	mov	r2, r0
   429a8:	add	r1, pc, r1
   429ac:	b	42970 <bcmp@plt+0x30694>
   429b0:	ldr	r0, [pc, #64]	; 429f8 <bcmp@plt+0x3071c>
   429b4:	mov	r4, #0
   429b8:	ldr	r0, [pc, r0]
   429bc:	ldr	r0, [r0]
   429c0:	cmp	r0, #3
   429c4:	blt	42954 <bcmp@plt+0x30678>
   429c8:	mov	r0, r5
   429cc:	bl	38400 <bcmp@plt+0x26124>
   429d0:	ldr	r1, [pc, #36]	; 429fc <bcmp@plt+0x30720>
   429d4:	mov	r2, r0
   429d8:	add	r1, pc, r1
   429dc:	b	42970 <bcmp@plt+0x30694>
   429e0:	andeq	r3, r3, r4, asr #20
   429e4:	andeq	ip, r1, ip, lsr ip
   429e8:	andeq	r3, r3, r4, ror sl
   429ec:			; <UNDEFINED> instruction: 0x0001ccb7
   429f0:	andeq	r3, r3, r0, lsl #20
   429f4:	andeq	ip, r1, r0, ror ip
   429f8:	ldrdeq	r3, [r3], -r0
   429fc:	andeq	ip, r1, r0, lsl #25
   42a00:	push	{r4, r5, r6, r7, fp, lr}
   42a04:	add	fp, sp, #16
   42a08:	mov	r6, r0
   42a0c:	mov	r0, r1
   42a10:	mov	r7, r2
   42a14:	mov	r5, r1
   42a18:	bl	38c1c <bcmp@plt+0x26940>
   42a1c:	mov	r4, r0
   42a20:	ldr	r0, [r0, #24]
   42a24:	cmp	r0, #1
   42a28:	bne	42a60 <bcmp@plt+0x30784>
   42a2c:	mov	r0, r5
   42a30:	bl	38e34 <bcmp@plt+0x26b58>
   42a34:	mov	r5, r0
   42a38:	mov	r0, r4
   42a3c:	cmp	r7, #0
   42a40:	beq	42a90 <bcmp@plt+0x307b4>
   42a44:	mov	r1, r5
   42a48:	bl	42b44 <bcmp@plt+0x30868>
   42a4c:	mov	r7, r0
   42a50:	mov	r0, r6
   42a54:	mov	r1, r7
   42a58:	bl	2e9e4 <bcmp@plt+0x1c708>
   42a5c:	b	42ab8 <bcmp@plt+0x307dc>
   42a60:	ldr	r0, [pc, #184]	; 42b20 <bcmp@plt+0x30844>
   42a64:	mov	r6, #0
   42a68:	ldr	r0, [pc, r0]
   42a6c:	ldr	r0, [r0]
   42a70:	cmp	r0, #3
   42a74:	blt	42af0 <bcmp@plt+0x30814>
   42a78:	ldr	r1, [pc, #164]	; 42b24 <bcmp@plt+0x30848>
   42a7c:	mov	r0, #7
   42a80:	add	r1, pc, r1
   42a84:	bl	40d10 <bcmp@plt+0x2ea34>
   42a88:	mov	r0, r6
   42a8c:	pop	{r4, r5, r6, r7, fp, pc}
   42a90:	bl	351f8 <bcmp@plt+0x22f1c>
   42a94:	cmp	r0, #2
   42a98:	mov	r1, #128	; 0x80
   42a9c:	mov	r0, r4
   42aa0:	movweq	r1, #32
   42aa4:	bl	42b44 <bcmp@plt+0x30868>
   42aa8:	mov	r7, r0
   42aac:	mov	r0, r6
   42ab0:	mov	r1, r7
   42ab4:	bl	2ed70 <bcmp@plt+0x1ca94>
   42ab8:	mov	r6, r0
   42abc:	mov	r0, r7
   42ac0:	bl	2e5c8 <bcmp@plt+0x1c2ec>
   42ac4:	cmp	r6, #0
   42ac8:	beq	42ad8 <bcmp@plt+0x307fc>
   42acc:	ldr	r6, [r6, #20]
   42ad0:	mov	r0, r6
   42ad4:	pop	{r4, r5, r6, r7, fp, pc}
   42ad8:	ldr	r0, [pc, #72]	; 42b28 <bcmp@plt+0x3084c>
   42adc:	mov	r6, #0
   42ae0:	ldr	r0, [pc, r0]
   42ae4:	ldr	r0, [r0]
   42ae8:	cmp	r0, #3
   42aec:	bge	42af8 <bcmp@plt+0x3081c>
   42af0:	mov	r0, r6
   42af4:	pop	{r4, r5, r6, r7, fp, pc}
   42af8:	mov	r0, r4
   42afc:	bl	35420 <bcmp@plt+0x23144>
   42b00:	ldr	r1, [pc, #36]	; 42b2c <bcmp@plt+0x30850>
   42b04:	mov	r2, r0
   42b08:	mov	r0, #7
   42b0c:	mov	r3, r5
   42b10:	add	r1, pc, r1
   42b14:	bl	40d10 <bcmp@plt+0x2ea34>
   42b18:	mov	r0, r6
   42b1c:	pop	{r4, r5, r6, r7, fp, pc}
   42b20:	andeq	r3, r3, r0, lsr #18
   42b24:	andeq	ip, r1, r3, ror #22
   42b28:	andeq	r3, r3, r8, lsr #17
   42b2c:	ldrdeq	sp, [r1], -r8
   42b30:	ldr	r1, [r0, #8]
   42b34:	mov	r0, #0
   42b38:	cmp	r1, #1
   42b3c:	movwlt	r0, #1
   42b40:	bx	lr
   42b44:	push	{r4, r5, r6, sl, fp, lr}
   42b48:	add	fp, sp, #16
   42b4c:	mov	r5, r1
   42b50:	mov	r4, r0
   42b54:	bl	351f8 <bcmp@plt+0x22f1c>
   42b58:	mov	r6, r0
   42b5c:	orr	r0, r0, #8
   42b60:	cmp	r0, #10
   42b64:	bne	42b84 <bcmp@plt+0x308a8>
   42b68:	cmp	r6, #2
   42b6c:	bne	42ba0 <bcmp@plt+0x308c4>
   42b70:	cmp	r5, #33	; 0x21
   42b74:	bcc	42ba8 <bcmp@plt+0x308cc>
   42b78:	ldr	r0, [pc, #164]	; 42c24 <bcmp@plt+0x30948>
   42b7c:	add	r0, pc, r0
   42b80:	b	42c08 <bcmp@plt+0x3092c>
   42b84:	ldr	r1, [pc, #148]	; 42c20 <bcmp@plt+0x30944>
   42b88:	mov	r0, #3
   42b8c:	mov	r2, r6
   42b90:	add	r1, pc, r1
   42b94:	bl	40d10 <bcmp@plt+0x2ea34>
   42b98:	mov	r0, #0
   42b9c:	pop	{r4, r5, r6, sl, fp, pc}
   42ba0:	cmp	r5, #129	; 0x81
   42ba4:	bcs	42c00 <bcmp@plt+0x30924>
   42ba8:	mov	r0, r4
   42bac:	bl	35200 <bcmp@plt+0x22f24>
   42bb0:	mov	r1, r0
   42bb4:	mov	r0, r6
   42bb8:	mov	r2, r5
   42bbc:	bl	2e0a8 <bcmp@plt+0x1bdcc>
   42bc0:	cmp	r0, #0
   42bc4:	popne	{r4, r5, r6, sl, fp, pc}
   42bc8:	mov	r0, r4
   42bcc:	bl	35420 <bcmp@plt+0x23144>
   42bd0:	mov	r4, r0
   42bd4:	bl	11eb0 <__errno_location@plt>
   42bd8:	ldr	r0, [r0]
   42bdc:	bl	11e2c <strerror@plt>
   42be0:	ldr	r1, [pc, #76]	; 42c34 <bcmp@plt+0x30958>
   42be4:	mov	r3, r0
   42be8:	mov	r0, #3
   42bec:	mov	r2, r4
   42bf0:	add	r1, pc, r1
   42bf4:	bl	40d10 <bcmp@plt+0x2ea34>
   42bf8:	mov	r0, #0
   42bfc:	pop	{r4, r5, r6, sl, fp, pc}
   42c00:	ldr	r0, [pc, #40]	; 42c30 <bcmp@plt+0x30954>
   42c04:	add	r0, pc, r0
   42c08:	ldr	r1, [pc, #24]	; 42c28 <bcmp@plt+0x3094c>
   42c0c:	ldr	r3, [pc, #24]	; 42c2c <bcmp@plt+0x30950>
   42c10:	mov	r2, #1000	; 0x3e8
   42c14:	add	r1, pc, r1
   42c18:	add	r3, pc, r3
   42c1c:	bl	11e08 <__assert_fail@plt>
   42c20:	andeq	ip, r1, r0, ror #23
   42c24:	andeq	ip, r1, lr, lsl ip
   42c28:	muleq	r1, r6, fp
   42c2c:	andeq	ip, r1, r3, lsr #23
   42c30:	andeq	ip, r1, r9, ror #23
   42c34:	andeq	ip, r1, lr, lsl #24
   42c38:	push	{r4, r5, fp, lr}
   42c3c:	add	fp, sp, #8
   42c40:	mov	r5, r0
   42c44:	mov	r0, r1
   42c48:	mov	r4, r1
   42c4c:	bl	351f8 <bcmp@plt+0x22f1c>
   42c50:	cmp	r0, #2
   42c54:	mov	r1, #128	; 0x80
   42c58:	mov	r0, r4
   42c5c:	movweq	r1, #32
   42c60:	bl	42b44 <bcmp@plt+0x30868>
   42c64:	mov	r4, r0
   42c68:	mov	r0, r5
   42c6c:	mov	r1, r4
   42c70:	bl	2ed70 <bcmp@plt+0x1ca94>
   42c74:	mov	r5, r0
   42c78:	mov	r0, r4
   42c7c:	bl	2e5c8 <bcmp@plt+0x1c2ec>
   42c80:	mov	r0, r5
   42c84:	pop	{r4, r5, fp, pc}
   42c88:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   42c8c:	add	fp, sp, #24
   42c90:	cmp	r0, #0
   42c94:	beq	42d50 <bcmp@plt+0x30a74>
   42c98:	mov	r7, r0
   42c9c:	mov	r0, r1
   42ca0:	mov	r6, r2
   42ca4:	mov	r4, r1
   42ca8:	bl	38c1c <bcmp@plt+0x26940>
   42cac:	mov	r5, r0
   42cb0:	mov	r0, r4
   42cb4:	bl	38cec <bcmp@plt+0x26a10>
   42cb8:	mov	r8, r0
   42cbc:	ldr	r0, [r5, #24]
   42cc0:	cmp	r0, #1
   42cc4:	bne	42d30 <bcmp@plt+0x30a54>
   42cc8:	ldr	r0, [r8, #24]
   42ccc:	cmp	r0, #1
   42cd0:	bne	42d30 <bcmp@plt+0x30a54>
   42cd4:	mov	r0, r7
   42cd8:	mov	r1, r4
   42cdc:	mov	r2, r6
   42ce0:	bl	42a00 <bcmp@plt+0x30724>
   42ce4:	cmp	r0, #0
   42ce8:	beq	42d84 <bcmp@plt+0x30aa8>
   42cec:	mov	r6, r0
   42cf0:	mov	r0, r8
   42cf4:	bl	351f8 <bcmp@plt+0x22f1c>
   42cf8:	cmp	r0, #2
   42cfc:	mov	r1, #128	; 0x80
   42d00:	mov	r0, r8
   42d04:	movweq	r1, #32
   42d08:	bl	42b44 <bcmp@plt+0x30868>
   42d0c:	mov	r4, r0
   42d10:	mov	r0, r6
   42d14:	mov	r1, r4
   42d18:	bl	2ed70 <bcmp@plt+0x1ca94>
   42d1c:	mov	r5, r0
   42d20:	mov	r0, r4
   42d24:	bl	2e5c8 <bcmp@plt+0x1c2ec>
   42d28:	mov	r0, r5
   42d2c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   42d30:	ldr	r0, [pc, #140]	; 42dc4 <bcmp@plt+0x30ae8>
   42d34:	ldr	r0, [pc, r0]
   42d38:	ldr	r0, [r0]
   42d3c:	cmp	r0, #3
   42d40:	blt	42d64 <bcmp@plt+0x30a88>
   42d44:	ldr	r1, [pc, #124]	; 42dc8 <bcmp@plt+0x30aec>
   42d48:	add	r1, pc, r1
   42d4c:	b	42d74 <bcmp@plt+0x30a98>
   42d50:	ldr	r0, [pc, #100]	; 42dbc <bcmp@plt+0x30ae0>
   42d54:	ldr	r0, [pc, r0]
   42d58:	ldr	r0, [r0]
   42d5c:	cmp	r0, #3
   42d60:	bge	42d6c <bcmp@plt+0x30a90>
   42d64:	mov	r0, #0
   42d68:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   42d6c:	ldr	r1, [pc, #76]	; 42dc0 <bcmp@plt+0x30ae4>
   42d70:	add	r1, pc, r1
   42d74:	mov	r0, #7
   42d78:	bl	40d10 <bcmp@plt+0x2ea34>
   42d7c:	mov	r0, #0
   42d80:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   42d84:	ldr	r0, [pc, #64]	; 42dcc <bcmp@plt+0x30af0>
   42d88:	ldr	r0, [pc, r0]
   42d8c:	ldr	r0, [r0]
   42d90:	cmp	r0, #3
   42d94:	blt	42d64 <bcmp@plt+0x30a88>
   42d98:	mov	r0, r4
   42d9c:	bl	38400 <bcmp@plt+0x26124>
   42da0:	ldr	r1, [pc, #40]	; 42dd0 <bcmp@plt+0x30af4>
   42da4:	mov	r2, r0
   42da8:	mov	r0, #7
   42dac:	add	r1, pc, r1
   42db0:	bl	40d10 <bcmp@plt+0x2ea34>
   42db4:	mov	r0, #0
   42db8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   42dbc:	andeq	r3, r3, r4, lsr r6
   42dc0:	muleq	r1, fp, r9
   42dc4:	andeq	r3, r3, r4, asr r6
   42dc8:	muleq	r1, fp, r8
   42dcc:	andeq	r3, r3, r0, lsl #12
   42dd0:	andeq	ip, r1, r6, lsl #19
   42dd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42dd8:	add	fp, sp, #28
   42ddc:	sub	sp, sp, #28
   42de0:	sub	sp, sp, #1024	; 0x400
   42de4:	mov	r4, r2
   42de8:	mov	r5, r1
   42dec:	mov	r6, r0
   42df0:	bl	3dc9c <bcmp@plt+0x2b9c0>
   42df4:	mov	r7, r0
   42df8:	ldr	r0, [r6]
   42dfc:	mov	r1, r7
   42e00:	bl	3dd80 <bcmp@plt+0x2baa4>
   42e04:	ldr	r0, [r6, #4]
   42e08:	mov	r1, r7
   42e0c:	str	r7, [sp, #8]
   42e10:	bl	3dd80 <bcmp@plt+0x2baa4>
   42e14:	ldr	r0, [r6, #8]
   42e18:	str	r6, [sp, #4]
   42e1c:	ldr	r1, [r0]
   42e20:	ldr	r2, [r1]
   42e24:	cmp	r2, #0
   42e28:	beq	42e8c <bcmp@plt+0x30bb0>
   42e2c:	mov	r6, #0
   42e30:	mvn	r8, #3
   42e34:	mov	r9, #3
   42e38:	mov	r7, #0
   42e3c:	b	42e58 <bcmp@plt+0x30b7c>
   42e40:	ldr	r1, [r0]
   42e44:	add	r7, r7, #1
   42e48:	add	r6, r6, #2
   42e4c:	ldr	r2, [r1]
   42e50:	cmp	r7, r2
   42e54:	beq	42e8c <bcmp@plt+0x30bb0>
   42e58:	ldr	r3, [r1, #16]
   42e5c:	and	r2, r8, r7, lsr #2
   42e60:	ldr	r2, [r3, r2]
   42e64:	and	r3, r6, #30
   42e68:	tst	r2, r9, lsl r3
   42e6c:	bne	42e40 <bcmp@plt+0x30b64>
   42e70:	ldr	r0, [r1, #24]
   42e74:	ldr	r1, [sp, #8]
   42e78:	ldr	r0, [r0, r7, lsl #2]
   42e7c:	bl	3dd80 <bcmp@plt+0x2baa4>
   42e80:	ldr	r0, [sp, #4]
   42e84:	ldr	r0, [r0, #8]
   42e88:	b	42e40 <bcmp@plt+0x30b64>
   42e8c:	ldr	r0, [sp, #4]
   42e90:	ldr	r0, [r0, #12]
   42e94:	ldr	r1, [r0]
   42e98:	ldr	r2, [r1]
   42e9c:	cmp	r2, #0
   42ea0:	beq	42f04 <bcmp@plt+0x30c28>
   42ea4:	mov	r6, #0
   42ea8:	mvn	r8, #3
   42eac:	mov	r9, #3
   42eb0:	mov	r7, #0
   42eb4:	b	42ed0 <bcmp@plt+0x30bf4>
   42eb8:	ldr	r1, [r0]
   42ebc:	add	r7, r7, #1
   42ec0:	add	r6, r6, #2
   42ec4:	ldr	r2, [r1]
   42ec8:	cmp	r7, r2
   42ecc:	beq	42f04 <bcmp@plt+0x30c28>
   42ed0:	ldr	r3, [r1, #16]
   42ed4:	and	r2, r8, r7, lsr #2
   42ed8:	ldr	r2, [r3, r2]
   42edc:	and	r3, r6, #30
   42ee0:	tst	r2, r9, lsl r3
   42ee4:	bne	42eb8 <bcmp@plt+0x30bdc>
   42ee8:	ldr	r0, [r1, #24]
   42eec:	ldr	r1, [sp, #8]
   42ef0:	ldr	r0, [r0, r7, lsl #2]
   42ef4:	bl	3dd80 <bcmp@plt+0x2baa4>
   42ef8:	ldr	r0, [sp, #4]
   42efc:	ldr	r0, [r0, #12]
   42f00:	b	42eb8 <bcmp@plt+0x30bdc>
   42f04:	ldr	r0, [sp, #8]
   42f08:	ldr	r1, [r0, #4]
   42f0c:	cmp	r1, r0
   42f10:	beq	43030 <bcmp@plt+0x30d54>
   42f14:	add	r7, sp, #16
   42f18:	b	42f30 <bcmp@plt+0x30c54>
   42f1c:	ldr	r1, [sp, #12]
   42f20:	ldr	r0, [sp, #8]
   42f24:	ldr	r1, [r1, #4]
   42f28:	cmp	r1, r0
   42f2c:	beq	43030 <bcmp@plt+0x30d54>
   42f30:	ldr	r0, [r1, #8]
   42f34:	str	r1, [sp, #12]
   42f38:	ldr	r9, [r0]
   42f3c:	cmp	r9, #0
   42f40:	beq	42f1c <bcmp@plt+0x30c40>
   42f44:	mov	r8, #0
   42f48:	b	42f78 <bcmp@plt+0x30c9c>
   42f4c:	ldr	r0, [r9, #8]
   42f50:	ldr	r9, [r9, #12]
   42f54:	cmp	r0, #0
   42f58:	beq	43008 <bcmp@plt+0x30d2c>
   42f5c:	cmp	r9, #0
   42f60:	addne	r1, sp, #532	; 0x214
   42f64:	strne	r9, [r1, r8, lsl #2]
   42f68:	addne	r8, r8, #1
   42f6c:	mov	r9, r0
   42f70:	cmp	r9, #0
   42f74:	beq	42f1c <bcmp@plt+0x30c40>
   42f78:	ldr	r0, [r9, #4]
   42f7c:	cmp	r0, #0
   42f80:	beq	42f4c <bcmp@plt+0x30c70>
   42f84:	ldr	r0, [r9, #20]
   42f88:	ldr	r6, [r0]
   42f8c:	cmp	r6, #0
   42f90:	beq	42f4c <bcmp@plt+0x30c70>
   42f94:	mov	sl, #0
   42f98:	b	42fb4 <bcmp@plt+0x30cd8>
   42f9c:	cmp	r6, #0
   42fa0:	strne	r6, [r7, sl, lsl #2]
   42fa4:	addne	sl, sl, #1
   42fa8:	mov	r6, r0
   42fac:	cmp	r6, #0
   42fb0:	beq	42f4c <bcmp@plt+0x30c70>
   42fb4:	ldr	r0, [r6, #4]
   42fb8:	cmp	r0, #0
   42fbc:	beq	42fd4 <bcmp@plt+0x30cf8>
   42fc0:	ldr	r0, [r6, #20]
   42fc4:	cmp	r0, #0
   42fc8:	beq	42fd4 <bcmp@plt+0x30cf8>
   42fcc:	mov	r1, r4
   42fd0:	blx	r5
   42fd4:	ldr	r0, [r6, #8]
   42fd8:	ldr	r6, [r6, #12]
   42fdc:	cmp	r0, #0
   42fe0:	bne	42f9c <bcmp@plt+0x30cc0>
   42fe4:	cmp	r6, #0
   42fe8:	bne	42fac <bcmp@plt+0x30cd0>
   42fec:	cmp	sl, #0
   42ff0:	beq	42f4c <bcmp@plt+0x30c70>
   42ff4:	sub	sl, sl, #1
   42ff8:	ldr	r6, [r7, sl, lsl #2]
   42ffc:	cmp	r6, #0
   43000:	bne	42fb4 <bcmp@plt+0x30cd8>
   43004:	b	42f4c <bcmp@plt+0x30c70>
   43008:	cmp	r9, #0
   4300c:	bne	42f70 <bcmp@plt+0x30c94>
   43010:	cmp	r8, #0
   43014:	beq	42f1c <bcmp@plt+0x30c40>
   43018:	sub	r8, r8, #1
   4301c:	add	r0, sp, #532	; 0x214
   43020:	ldr	r9, [r0, r8, lsl #2]
   43024:	cmp	r9, #0
   43028:	bne	42f78 <bcmp@plt+0x30c9c>
   4302c:	b	42f1c <bcmp@plt+0x30c40>
   43030:	ldr	r0, [sp, #8]
   43034:	bl	3e398 <bcmp@plt+0x2c0bc>
   43038:	ldr	r1, [sp, #4]
   4303c:	ldr	r0, [r1, #16]
   43040:	ldr	r1, [r1, #20]
   43044:	ldr	r7, [r0]
   43048:	str	r1, [sp, #12]
   4304c:	cmp	r7, #0
   43050:	beq	43140 <bcmp@plt+0x30e64>
   43054:	mov	sl, #0
   43058:	add	r6, sp, #16
   4305c:	b	4308c <bcmp@plt+0x30db0>
   43060:	ldr	r0, [r7, #8]
   43064:	ldr	r7, [r7, #12]
   43068:	cmp	r0, #0
   4306c:	beq	4311c <bcmp@plt+0x30e40>
   43070:	cmp	r7, #0
   43074:	addne	r1, sp, #532	; 0x214
   43078:	strne	r7, [r1, sl, lsl #2]
   4307c:	addne	sl, sl, #1
   43080:	mov	r7, r0
   43084:	cmp	r7, #0
   43088:	beq	43140 <bcmp@plt+0x30e64>
   4308c:	ldr	r0, [r7, #4]
   43090:	cmp	r0, #0
   43094:	beq	43060 <bcmp@plt+0x30d84>
   43098:	ldr	r0, [r7, #20]
   4309c:	ldr	r9, [r0]
   430a0:	cmp	r9, #0
   430a4:	beq	43060 <bcmp@plt+0x30d84>
   430a8:	mov	r8, #0
   430ac:	b	430c8 <bcmp@plt+0x30dec>
   430b0:	cmp	r9, #0
   430b4:	strne	r9, [r6, r8, lsl #2]
   430b8:	addne	r8, r8, #1
   430bc:	mov	r9, r0
   430c0:	cmp	r9, #0
   430c4:	beq	43060 <bcmp@plt+0x30d84>
   430c8:	ldr	r0, [r9, #4]
   430cc:	cmp	r0, #0
   430d0:	beq	430e8 <bcmp@plt+0x30e0c>
   430d4:	ldr	r0, [r9, #20]
   430d8:	cmp	r0, #0
   430dc:	beq	430e8 <bcmp@plt+0x30e0c>
   430e0:	mov	r1, r4
   430e4:	blx	r5
   430e8:	ldr	r0, [r9, #8]
   430ec:	ldr	r9, [r9, #12]
   430f0:	cmp	r0, #0
   430f4:	bne	430b0 <bcmp@plt+0x30dd4>
   430f8:	cmp	r9, #0
   430fc:	bne	430c0 <bcmp@plt+0x30de4>
   43100:	cmp	r8, #0
   43104:	beq	43060 <bcmp@plt+0x30d84>
   43108:	sub	r8, r8, #1
   4310c:	ldr	r9, [r6, r8, lsl #2]
   43110:	cmp	r9, #0
   43114:	bne	430c8 <bcmp@plt+0x30dec>
   43118:	b	43060 <bcmp@plt+0x30d84>
   4311c:	cmp	r7, #0
   43120:	bne	43084 <bcmp@plt+0x30da8>
   43124:	cmp	sl, #0
   43128:	beq	43140 <bcmp@plt+0x30e64>
   4312c:	sub	sl, sl, #1
   43130:	add	r0, sp, #532	; 0x214
   43134:	ldr	r7, [r0, sl, lsl #2]
   43138:	cmp	r7, #0
   4313c:	bne	4308c <bcmp@plt+0x30db0>
   43140:	ldr	r0, [sp, #12]
   43144:	ldr	r6, [r0]
   43148:	cmp	r6, #0
   4314c:	beq	4323c <bcmp@plt+0x30f60>
   43150:	mov	r9, #0
   43154:	add	sl, sp, #16
   43158:	b	43188 <bcmp@plt+0x30eac>
   4315c:	ldr	r0, [r6, #8]
   43160:	ldr	r6, [r6, #12]
   43164:	cmp	r0, #0
   43168:	beq	43218 <bcmp@plt+0x30f3c>
   4316c:	cmp	r6, #0
   43170:	addne	r1, sp, #532	; 0x214
   43174:	strne	r6, [r1, r9, lsl #2]
   43178:	addne	r9, r9, #1
   4317c:	mov	r6, r0
   43180:	cmp	r6, #0
   43184:	beq	4323c <bcmp@plt+0x30f60>
   43188:	ldr	r0, [r6, #4]
   4318c:	cmp	r0, #0
   43190:	beq	4315c <bcmp@plt+0x30e80>
   43194:	ldr	r0, [r6, #20]
   43198:	ldr	r8, [r0]
   4319c:	cmp	r8, #0
   431a0:	beq	4315c <bcmp@plt+0x30e80>
   431a4:	mov	r7, #0
   431a8:	b	431c4 <bcmp@plt+0x30ee8>
   431ac:	cmp	r8, #0
   431b0:	strne	r8, [sl, r7, lsl #2]
   431b4:	addne	r7, r7, #1
   431b8:	mov	r8, r0
   431bc:	cmp	r8, #0
   431c0:	beq	4315c <bcmp@plt+0x30e80>
   431c4:	ldr	r0, [r8, #4]
   431c8:	cmp	r0, #0
   431cc:	beq	431e4 <bcmp@plt+0x30f08>
   431d0:	ldr	r0, [r8, #20]
   431d4:	cmp	r0, #0
   431d8:	beq	431e4 <bcmp@plt+0x30f08>
   431dc:	mov	r1, r4
   431e0:	blx	r5
   431e4:	ldr	r0, [r8, #8]
   431e8:	ldr	r8, [r8, #12]
   431ec:	cmp	r0, #0
   431f0:	bne	431ac <bcmp@plt+0x30ed0>
   431f4:	cmp	r8, #0
   431f8:	bne	431bc <bcmp@plt+0x30ee0>
   431fc:	cmp	r7, #0
   43200:	beq	4315c <bcmp@plt+0x30e80>
   43204:	sub	r7, r7, #1
   43208:	ldr	r8, [sl, r7, lsl #2]
   4320c:	cmp	r8, #0
   43210:	bne	431c4 <bcmp@plt+0x30ee8>
   43214:	b	4315c <bcmp@plt+0x30e80>
   43218:	cmp	r6, #0
   4321c:	bne	43180 <bcmp@plt+0x30ea4>
   43220:	cmp	r9, #0
   43224:	beq	4323c <bcmp@plt+0x30f60>
   43228:	sub	r9, r9, #1
   4322c:	add	r0, sp, #532	; 0x214
   43230:	ldr	r6, [r0, r9, lsl #2]
   43234:	cmp	r6, #0
   43238:	bne	43188 <bcmp@plt+0x30eac>
   4323c:	sub	sp, fp, #28
   43240:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43244:	push	{r4, sl, fp, lr}
   43248:	add	fp, sp, #8
   4324c:	mov	r0, #36	; 0x24
   43250:	bl	44994 <bcmp@plt+0x326b8>
   43254:	mov	r4, r0
   43258:	mov	r0, #0
   4325c:	strb	r0, [r4, #8]
   43260:	mov	r0, #0
   43264:	bl	12174 <time@plt>
   43268:	str	r0, [r4, #12]
   4326c:	mov	r0, r4
   43270:	pop	{r4, sl, fp, pc}
   43274:	mov	r2, #1
   43278:	strb	r2, [r0]
   4327c:	str	r1, [r0, #4]
   43280:	bx	lr
   43284:	str	r1, [r0, #4]
   43288:	mov	r1, #1
   4328c:	strb	r1, [r0, #8]
   43290:	mov	r1, #2
   43294:	strb	r1, [r0]
   43298:	bx	lr
   4329c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   432a0:	add	fp, sp, #24
   432a4:	cmp	r0, #0
   432a8:	beq	43384 <bcmp@plt+0x310a8>
   432ac:	mov	r8, r0
   432b0:	ldr	r0, [r0, #4]
   432b4:	ldr	r1, [r0, #32]
   432b8:	ldr	r5, [r1, #4]
   432bc:	cmp	r5, r1
   432c0:	beq	43328 <bcmp@plt+0x3104c>
   432c4:	ldr	r9, [pc, #216]	; 433a4 <bcmp@plt+0x310c8>
   432c8:	ldr	r9, [pc, r9]
   432cc:	ldr	r7, [pc, #212]	; 433a8 <bcmp@plt+0x310cc>
   432d0:	ldr	r7, [pc, r7]
   432d4:	b	432e8 <bcmp@plt+0x3100c>
   432d8:	ldr	r5, [r5, #4]
   432dc:	ldr	r1, [r0, #32]
   432e0:	cmp	r5, r1
   432e4:	beq	43328 <bcmp@plt+0x3104c>
   432e8:	ldr	r4, [r5, #8]
   432ec:	ldr	r1, [r4, #12]
   432f0:	cmp	r1, #0
   432f4:	beq	432d8 <bcmp@plt+0x30ffc>
   432f8:	ldr	r6, [r4, #4]
   432fc:	cmp	r6, r4
   43300:	beq	432d8 <bcmp@plt+0x30ffc>
   43304:	ldr	r0, [r6, #8]
   43308:	ldr	r2, [r9]
   4330c:	ldr	r1, [r7]
   43310:	bl	4a52c <bcmp@plt+0x38250>
   43314:	ldr	r6, [r6, #4]
   43318:	cmp	r6, r4
   4331c:	bne	43304 <bcmp@plt+0x31028>
   43320:	ldr	r0, [r8, #4]
   43324:	b	432d8 <bcmp@plt+0x30ffc>
   43328:	ldr	r0, [pc, #124]	; 433ac <bcmp@plt+0x310d0>
   4332c:	ldr	r0, [pc, r0]
   43330:	ldr	r2, [r0]
   43334:	ldr	r0, [pc, #116]	; 433b0 <bcmp@plt+0x310d4>
   43338:	ldr	r0, [pc, r0]
   4333c:	ldr	r1, [r0]
   43340:	mov	r0, r8
   43344:	bl	4a52c <bcmp@plt+0x38250>
   43348:	ldr	r0, [r8, #4]
   4334c:	bl	3ae38 <bcmp@plt+0x28b5c>
   43350:	ldr	r0, [r8, #16]
   43354:	cmp	r0, #0
   43358:	beq	43364 <bcmp@plt+0x31088>
   4335c:	ldr	r1, [r8, #20]
   43360:	blx	r1
   43364:	ldr	r0, [r8, #24]
   43368:	cmp	r0, #0
   4336c:	beq	43378 <bcmp@plt+0x3109c>
   43370:	ldr	r1, [r8, #28]
   43374:	blx	r1
   43378:	mov	r0, r8
   4337c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   43380:	b	11f10 <free@plt>
   43384:	ldr	r0, [pc, #40]	; 433b4 <bcmp@plt+0x310d8>
   43388:	ldr	r1, [pc, #40]	; 433b8 <bcmp@plt+0x310dc>
   4338c:	ldr	r3, [pc, #40]	; 433bc <bcmp@plt+0x310e0>
   43390:	mov	r2, #64	; 0x40
   43394:	add	r0, pc, r0
   43398:	add	r1, pc, r1
   4339c:	add	r3, pc, r3
   433a0:	bl	11e08 <__assert_fail@plt>
   433a4:	andeq	r2, r3, r4, asr #30
   433a8:	andeq	r2, r3, r8, asr #30
   433ac:	andeq	r2, r3, r0, ror #29
   433b0:	andeq	r2, r3, r0, ror #29
   433b4:	andeq	ip, r1, r1, lsr #17
   433b8:	andeq	ip, r1, r3, lsr #17
   433bc:			; <UNDEFINED> instruction: 0x0001c8b5
   433c0:	ldr	r0, [r0, #4]
   433c4:	bx	lr
   433c8:	ldr	r0, [r0, #4]
   433cc:	ldrh	r0, [r0, #28]
   433d0:	cmp	r0, #0
   433d4:	movwne	r0, #1
   433d8:	bx	lr
   433dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   433e0:	add	fp, sp, #24
   433e4:	sub	sp, sp, #736	; 0x2e0
   433e8:	mov	r4, r1
   433ec:	mov	r6, r0
   433f0:	cmp	r1, #5
   433f4:	blt	43410 <bcmp@plt+0x31134>
   433f8:	ldr	r0, [pc, #376]	; 43578 <bcmp@plt+0x3129c>
   433fc:	ldr	r0, [pc, r0]
   43400:	ldr	r0, [r0]
   43404:	add	r0, r0, #4
   43408:	cmp	r0, r4
   4340c:	blt	43570 <bcmp@plt+0x31294>
   43410:	mov	r0, #0
   43414:	strb	r0, [fp, #-280]	; 0xfffffee8
   43418:	strb	r0, [fp, #-344]	; 0xfffffea8
   4341c:	strb	r0, [sp, #8]
   43420:	mov	r0, #0
   43424:	ldr	r8, [r6, #4]
   43428:	bl	12174 <time@plt>
   4342c:	ldr	r1, [r6, #12]
   43430:	sub	r0, r0, r1
   43434:	str	r0, [fp, #-352]	; 0xfffffea0
   43438:	sub	r0, fp, #352	; 0x160
   4343c:	bl	12000 <localtime@plt>
   43440:	ldr	r2, [pc, #308]	; 4357c <bcmp@plt+0x312a0>
   43444:	mov	r3, r0
   43448:	sub	r0, fp, #280	; 0x118
   4344c:	mov	r1, #20
   43450:	add	r2, pc, r2
   43454:	bl	11dd8 <strftime@plt>
   43458:	ldr	r0, [r6, #4]
   4345c:	ldr	r1, [fp, #-352]	; 0xfffffea0
   43460:	ldr	r0, [r0, #36]	; 0x24
   43464:	rsb	r0, r0, r0, lsl #4
   43468:	rsb	r0, r1, r0, lsl #2
   4346c:	cmp	r0, #1
   43470:	str	r0, [fp, #-348]	; 0xfffffea4
   43474:	blt	43498 <bcmp@plt+0x311bc>
   43478:	sub	r0, fp, #348	; 0x15c
   4347c:	bl	12000 <localtime@plt>
   43480:	ldr	r2, [pc, #248]	; 43580 <bcmp@plt+0x312a4>
   43484:	mov	r3, r0
   43488:	sub	r0, fp, #344	; 0x158
   4348c:	mov	r1, #20
   43490:	add	r2, pc, r2
   43494:	bl	11dd8 <strftime@plt>
   43498:	sub	r0, fp, #344	; 0x158
   4349c:	add	r7, sp, #8
   434a0:	sub	r3, fp, #280	; 0x118
   434a4:	mov	r1, #400	; 0x190
   434a8:	str	r0, [sp]
   434ac:	mov	r0, r7
   434b0:	ldr	r2, [pc, #204]	; 43584 <bcmp@plt+0x312a8>
   434b4:	add	r2, pc, r2
   434b8:	bl	120a8 <snprintf@plt>
   434bc:	ldrb	r0, [r6]
   434c0:	ldr	r1, [pc, #192]	; 43588 <bcmp@plt+0x312ac>
   434c4:	ldr	r5, [pc, #192]	; 4358c <bcmp@plt+0x312b0>
   434c8:	cmp	r0, #2
   434cc:	mov	r0, r7
   434d0:	add	r1, pc, r1
   434d4:	add	r5, pc, r5
   434d8:	moveq	r5, r1
   434dc:	bl	1203c <strlen@plt>
   434e0:	add	r2, r7, r0
   434e4:	rsb	r1, r0, #400	; 0x190
   434e8:	mov	r0, r2
   434ec:	mov	r2, r5
   434f0:	bl	120a8 <snprintf@plt>
   434f4:	mov	r0, r7
   434f8:	bl	1203c <strlen@plt>
   434fc:	ldrb	r1, [r6, #8]
   43500:	ldr	r2, [pc, #136]	; 43590 <bcmp@plt+0x312b4>
   43504:	ldr	r3, [pc, #136]	; 43594 <bcmp@plt+0x312b8>
   43508:	add	r7, r7, r0
   4350c:	cmp	r1, #1
   43510:	add	r2, pc, r2
   43514:	add	r3, pc, r3
   43518:	rsb	r1, r0, #400	; 0x190
   4351c:	mov	r0, r7
   43520:	moveq	r3, r2
   43524:	ldr	r2, [pc, #108]	; 43598 <bcmp@plt+0x312bc>
   43528:	add	r2, pc, r2
   4352c:	bl	120a8 <snprintf@plt>
   43530:	cmp	r4, #5
   43534:	blt	43550 <bcmp@plt+0x31274>
   43538:	ldr	r0, [pc, #92]	; 4359c <bcmp@plt+0x312c0>
   4353c:	ldr	r0, [pc, r0]
   43540:	ldr	r0, [r0]
   43544:	add	r0, r0, #4
   43548:	cmp	r0, r4
   4354c:	blt	43570 <bcmp@plt+0x31294>
   43550:	mov	r0, r8
   43554:	bl	3afdc <bcmp@plt+0x28d00>
   43558:	ldr	r1, [pc, #64]	; 435a0 <bcmp@plt+0x312c4>
   4355c:	mov	r3, r0
   43560:	add	r2, sp, #8
   43564:	mov	r0, r4
   43568:	add	r1, pc, r1
   4356c:	bl	40d10 <bcmp@plt+0x2ea34>
   43570:	sub	sp, fp, #24
   43574:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   43578:	andeq	r2, r3, ip, lsl #31
   4357c:	andeq	ip, r1, r9, lsr #16
   43580:	andeq	ip, r1, r9, ror #15
   43584:	andeq	ip, r1, lr, asr #15
   43588:	ldrdeq	ip, [r1], -r2
   4358c:	ldrdeq	ip, [r1], -sp
   43590:			; <UNDEFINED> instruction: 0x0001c7bc
   43594:			; <UNDEFINED> instruction: 0x0001c7bc
   43598:	muleq	r1, r9, r7
   4359c:	andeq	r2, r3, ip, asr #28
   435a0:	andeq	ip, r1, fp, ror #14
   435a4:	push	{r4, sl, fp, lr}
   435a8:	add	fp, sp, #8
   435ac:	mov	r0, #12
   435b0:	bl	44994 <bcmp@plt+0x326b8>
   435b4:	mov	r4, r0
   435b8:	mov	r0, #0
   435bc:	bl	12174 <time@plt>
   435c0:	str	r0, [r4, #8]
   435c4:	mov	r0, r4
   435c8:	pop	{r4, sl, fp, pc}
   435cc:	mov	r2, #1
   435d0:	strb	r2, [r0]
   435d4:	str	r1, [r0, #4]
   435d8:	bx	lr
   435dc:	mov	r2, #2
   435e0:	strb	r2, [r0]
   435e4:	str	r1, [r0, #4]
   435e8:	bx	lr
   435ec:	cmp	r0, #0
   435f0:	bxeq	lr
   435f4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   435f8:	add	fp, sp, #24
   435fc:	mov	r8, r0
   43600:	ldr	r0, [r0, #4]
   43604:	ldr	r1, [r0, #32]
   43608:	ldr	r5, [r1, #4]
   4360c:	cmp	r5, r1
   43610:	beq	43678 <bcmp@plt+0x3139c>
   43614:	ldr	r9, [pc, #144]	; 436ac <bcmp@plt+0x313d0>
   43618:	ldr	r9, [pc, r9]
   4361c:	ldr	r7, [pc, #140]	; 436b0 <bcmp@plt+0x313d4>
   43620:	ldr	r7, [pc, r7]
   43624:	b	43638 <bcmp@plt+0x3135c>
   43628:	ldr	r5, [r5, #4]
   4362c:	ldr	r1, [r0, #32]
   43630:	cmp	r5, r1
   43634:	beq	43678 <bcmp@plt+0x3139c>
   43638:	ldr	r4, [r5, #8]
   4363c:	ldr	r1, [r4, #12]
   43640:	cmp	r1, #0
   43644:	beq	43628 <bcmp@plt+0x3134c>
   43648:	ldr	r6, [r4, #4]
   4364c:	cmp	r6, r4
   43650:	beq	43628 <bcmp@plt+0x3134c>
   43654:	ldr	r0, [r6, #8]
   43658:	ldr	r2, [r9]
   4365c:	ldr	r1, [r7]
   43660:	bl	4a52c <bcmp@plt+0x38250>
   43664:	ldr	r6, [r6, #4]
   43668:	cmp	r6, r4
   4366c:	bne	43654 <bcmp@plt+0x31378>
   43670:	ldr	r0, [r8, #4]
   43674:	b	43628 <bcmp@plt+0x3134c>
   43678:	ldr	r0, [pc, #52]	; 436b4 <bcmp@plt+0x313d8>
   4367c:	ldr	r0, [pc, r0]
   43680:	ldr	r2, [r0]
   43684:	ldr	r0, [pc, #44]	; 436b8 <bcmp@plt+0x313dc>
   43688:	ldr	r0, [pc, r0]
   4368c:	ldr	r1, [r0]
   43690:	mov	r0, r8
   43694:	bl	4a52c <bcmp@plt+0x38250>
   43698:	ldr	r0, [r8, #4]
   4369c:	bl	3bef0 <bcmp@plt+0x29c14>
   436a0:	mov	r0, r8
   436a4:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   436a8:	b	11f10 <free@plt>
   436ac:	strdeq	r2, [r3], -r4
   436b0:	strdeq	r2, [r3], -r8
   436b4:	muleq	r3, r0, fp
   436b8:	muleq	r3, r0, fp
   436bc:	ldr	r0, [r0, #4]
   436c0:	bx	lr
   436c4:	ldr	r0, [r0, #4]
   436c8:	ldrh	r0, [r0, #28]
   436cc:	cmp	r0, #0
   436d0:	movwne	r0, #1
   436d4:	bx	lr
   436d8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   436dc:	add	fp, sp, #24
   436e0:	sub	sp, sp, #736	; 0x2e0
   436e4:	mov	r4, r1
   436e8:	mov	r6, r0
   436ec:	cmp	r1, #5
   436f0:	blt	4370c <bcmp@plt+0x31430>
   436f4:	ldr	r0, [pc, #316]	; 43838 <bcmp@plt+0x3155c>
   436f8:	ldr	r0, [pc, r0]
   436fc:	ldr	r0, [r0]
   43700:	add	r0, r0, #4
   43704:	cmp	r0, r4
   43708:	blt	43830 <bcmp@plt+0x31554>
   4370c:	mov	r0, #0
   43710:	strb	r0, [fp, #-280]	; 0xfffffee8
   43714:	strb	r0, [fp, #-344]	; 0xfffffea8
   43718:	strb	r0, [sp, #8]
   4371c:	mov	r0, #0
   43720:	ldr	r5, [r6, #4]
   43724:	bl	12174 <time@plt>
   43728:	ldr	r1, [r6, #8]
   4372c:	sub	r0, r0, r1
   43730:	str	r0, [fp, #-352]	; 0xfffffea0
   43734:	sub	r0, fp, #352	; 0x160
   43738:	bl	12000 <localtime@plt>
   4373c:	ldr	r2, [pc, #248]	; 4383c <bcmp@plt+0x31560>
   43740:	mov	r3, r0
   43744:	sub	r0, fp, #280	; 0x118
   43748:	mov	r1, #20
   4374c:	add	r2, pc, r2
   43750:	bl	11dd8 <strftime@plt>
   43754:	ldr	r0, [r6, #4]
   43758:	ldr	r1, [fp, #-352]	; 0xfffffea0
   4375c:	ldr	r0, [r0, #40]	; 0x28
   43760:	rsb	r0, r0, r0, lsl #4
   43764:	rsb	r0, r1, r0, lsl #2
   43768:	cmp	r0, #1
   4376c:	str	r0, [fp, #-348]	; 0xfffffea4
   43770:	blt	43794 <bcmp@plt+0x314b8>
   43774:	sub	r0, fp, #348	; 0x15c
   43778:	bl	12000 <localtime@plt>
   4377c:	ldr	r2, [pc, #188]	; 43840 <bcmp@plt+0x31564>
   43780:	mov	r3, r0
   43784:	sub	r0, fp, #344	; 0x158
   43788:	mov	r1, #20
   4378c:	add	r2, pc, r2
   43790:	bl	11dd8 <strftime@plt>
   43794:	sub	r0, fp, #344	; 0x158
   43798:	add	r7, sp, #8
   4379c:	sub	r3, fp, #280	; 0x118
   437a0:	mov	r1, #400	; 0x190
   437a4:	str	r0, [sp]
   437a8:	mov	r0, r7
   437ac:	ldr	r2, [pc, #144]	; 43844 <bcmp@plt+0x31568>
   437b0:	add	r2, pc, r2
   437b4:	bl	120a8 <snprintf@plt>
   437b8:	ldrb	r0, [r6]
   437bc:	ldr	r1, [pc, #132]	; 43848 <bcmp@plt+0x3156c>
   437c0:	ldr	r6, [pc, #132]	; 4384c <bcmp@plt+0x31570>
   437c4:	cmp	r0, #2
   437c8:	mov	r0, r7
   437cc:	add	r1, pc, r1
   437d0:	add	r6, pc, r6
   437d4:	moveq	r6, r1
   437d8:	bl	1203c <strlen@plt>
   437dc:	add	r2, r7, r0
   437e0:	rsb	r1, r0, #400	; 0x190
   437e4:	mov	r0, r2
   437e8:	mov	r2, r6
   437ec:	bl	120a8 <snprintf@plt>
   437f0:	cmp	r4, #5
   437f4:	blt	43810 <bcmp@plt+0x31534>
   437f8:	ldr	r0, [pc, #80]	; 43850 <bcmp@plt+0x31574>
   437fc:	ldr	r0, [pc, r0]
   43800:	ldr	r0, [r0]
   43804:	add	r0, r0, #4
   43808:	cmp	r0, r4
   4380c:	blt	43830 <bcmp@plt+0x31554>
   43810:	mov	r0, r5
   43814:	bl	3c09c <bcmp@plt+0x29dc0>
   43818:	ldr	r1, [pc, #52]	; 43854 <bcmp@plt+0x31578>
   4381c:	mov	r3, r0
   43820:	add	r2, sp, #8
   43824:	mov	r0, r4
   43828:	add	r1, pc, r1
   4382c:	bl	40d10 <bcmp@plt+0x2ea34>
   43830:	sub	sp, fp, #24
   43834:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   43838:	muleq	r3, r0, ip
   4383c:	andeq	ip, r1, sp, lsr #10
   43840:	andeq	ip, r1, sp, ror #9
   43844:	ldrdeq	ip, [r1], -r2
   43848:	ldrdeq	ip, [r1], -r6
   4384c:	andeq	ip, r1, r1, ror #9
   43850:	andeq	r2, r3, ip, lsl #23
   43854:	andeq	ip, r1, fp, lsr #9
   43858:	push	{r4, r5, fp, lr}
   4385c:	add	fp, sp, #8
   43860:	mov	r4, r0
   43864:	mov	r0, #12
   43868:	bl	44994 <bcmp@plt+0x326b8>
   4386c:	mov	r5, r0
   43870:	mov	r0, #0
   43874:	bl	12174 <time@plt>
   43878:	str	r0, [r5, #8]
   4387c:	ldrb	r0, [r4]
   43880:	strb	r0, [r5]
   43884:	ldr	r0, [r4, #4]
   43888:	bl	3c00c <bcmp@plt+0x29d30>
   4388c:	str	r0, [r5, #4]
   43890:	ldr	r0, [r4, #8]
   43894:	str	r0, [r5, #8]
   43898:	mov	r0, r5
   4389c:	pop	{r4, r5, fp, pc}
   438a0:	mov	r0, #4
   438a4:	b	44994 <bcmp@plt+0x326b8>
   438a8:	push	{r4, r5, r6, sl, fp, lr}
   438ac:	add	fp, sp, #16
   438b0:	mov	r0, #4
   438b4:	bl	44994 <bcmp@plt+0x326b8>
   438b8:	mov	r6, #0
   438bc:	cmp	r0, #0
   438c0:	beq	438fc <bcmp@plt+0x31620>
   438c4:	mov	r4, r0
   438c8:	mov	r0, #8
   438cc:	bl	44994 <bcmp@plt+0x326b8>
   438d0:	cmp	r0, #0
   438d4:	beq	438fc <bcmp@plt+0x31620>
   438d8:	str	r0, [r4]
   438dc:	mov	r5, r0
   438e0:	ldr	r0, [pc, #28]	; 43904 <bcmp@plt+0x31628>
   438e4:	ldr	r0, [pc, r0]
   438e8:	bl	49148 <bcmp@plt+0x36e6c>
   438ec:	str	r0, [r5]
   438f0:	bl	3e660 <bcmp@plt+0x2c384>
   438f4:	mov	r6, r4
   438f8:	str	r0, [r5, #4]
   438fc:	mov	r0, r6
   43900:	pop	{r4, r5, r6, sl, fp, pc}
   43904:	andeq	r2, r3, ip, lsl sl
   43908:	cmp	r0, #0
   4390c:	bxeq	lr
   43910:	push	{r4, sl, fp, lr}
   43914:	add	fp, sp, #8
   43918:	mov	r4, r0
   4391c:	ldr	r0, [r0]
   43920:	cmp	r0, #0
   43924:	beq	43944 <bcmp@plt+0x31668>
   43928:	ldr	r0, [r0]
   4392c:	bl	49794 <bcmp@plt+0x374b8>
   43930:	ldr	r0, [r4]
   43934:	ldr	r0, [r0, #4]
   43938:	bl	3ea7c <bcmp@plt+0x2c7a0>
   4393c:	ldr	r0, [r4]
   43940:	bl	11f10 <free@plt>
   43944:	mov	r0, r4
   43948:	pop	{r4, sl, fp, lr}
   4394c:	b	11f10 <free@plt>
   43950:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43954:	add	fp, sp, #28
   43958:	sub	sp, sp, #4
   4395c:	mov	r6, r0
   43960:	mov	r0, #36	; 0x24
   43964:	mov	r7, r3
   43968:	mov	r8, r2
   4396c:	mov	r5, r1
   43970:	bl	44994 <bcmp@plt+0x326b8>
   43974:	cmp	r0, #0
   43978:	beq	439cc <bcmp@plt+0x316f0>
   4397c:	ldr	sl, [fp, #12]
   43980:	ldr	r9, [fp, #8]
   43984:	mov	r4, r0
   43988:	mov	r0, r5
   4398c:	bl	34af8 <bcmp@plt+0x2281c>
   43990:	str	r0, [r4]
   43994:	mov	r0, r7
   43998:	bl	34af8 <bcmp@plt+0x2281c>
   4399c:	str	r0, [r4, #8]
   439a0:	mov	r0, r6
   439a4:	bl	34af8 <bcmp@plt+0x2281c>
   439a8:	str	r0, [r4, #12]
   439ac:	strh	r8, [r4, #4]
   439b0:	ldr	r0, [fp, #16]
   439b4:	vld1.8	{d16-d17}, [r9]
   439b8:	strb	r0, [r4, #33]	; 0x21
   439bc:	add	r0, r4, #16
   439c0:	strb	sl, [r4, #32]
   439c4:	vst1.8	{d16-d17}, [r0]
   439c8:	b	439d0 <bcmp@plt+0x316f4>
   439cc:	mov	r4, #0
   439d0:	mov	r0, r4
   439d4:	sub	sp, fp, #28
   439d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   439dc:	push	{r4, sl, fp, lr}
   439e0:	add	fp, sp, #8
   439e4:	mov	r4, r0
   439e8:	ldr	r0, [pc, #60]	; 43a2c <bcmp@plt+0x31750>
   439ec:	ldr	r0, [pc, r0]
   439f0:	ldr	r2, [r0]
   439f4:	ldr	r0, [pc, #52]	; 43a30 <bcmp@plt+0x31754>
   439f8:	ldr	r0, [pc, r0]
   439fc:	ldr	r1, [r0]
   43a00:	mov	r0, r4
   43a04:	bl	4a52c <bcmp@plt+0x38250>
   43a08:	ldr	r0, [r4, #8]
   43a0c:	bl	340dc <bcmp@plt+0x21e00>
   43a10:	ldr	r0, [r4]
   43a14:	bl	340dc <bcmp@plt+0x21e00>
   43a18:	ldr	r0, [r4, #12]
   43a1c:	bl	340dc <bcmp@plt+0x21e00>
   43a20:	mov	r0, r4
   43a24:	pop	{r4, sl, fp, lr}
   43a28:	b	11f10 <free@plt>
   43a2c:	andeq	r2, r3, r0, lsr #16
   43a30:	andeq	r2, r3, r0, lsr #16
   43a34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43a38:	add	fp, sp, #28
   43a3c:	sub	sp, sp, #20
   43a40:	mov	r4, r0
   43a44:	ldr	r0, [pc, #224]	; 43b2c <bcmp@plt+0x31850>
   43a48:	movw	r1, #21846	; 0x5556
   43a4c:	mov	r2, #0
   43a50:	movt	r1, #21845	; 0x5555
   43a54:	cmp	r4, #0
   43a58:	ldr	r0, [pc, r0]
   43a5c:	add	r0, r0, #1
   43a60:	smmul	r1, r0, r1
   43a64:	add	r1, r1, r1, lsr #31
   43a68:	add	r1, r1, r1, lsl #1
   43a6c:	sub	r6, r0, r1
   43a70:	ldr	r0, [pc, #184]	; 43b30 <bcmp@plt+0x31854>
   43a74:	add	r0, pc, r0
   43a78:	str	r6, [r0]
   43a7c:	mov	r0, #1000	; 0x3e8
   43a80:	ldr	r8, [pc, #172]	; 43b34 <bcmp@plt+0x31858>
   43a84:	mul	r1, r6, r0
   43a88:	add	r8, pc, r8
   43a8c:	mov	r0, r8
   43a90:	strb	r2, [r0, r1]!
   43a94:	beq	43b04 <bcmp@plt+0x31828>
   43a98:	bl	1203c <strlen@plt>
   43a9c:	mov	r5, r0
   43aa0:	ldr	r0, [r4, #8]
   43aa4:	bl	342fc <bcmp@plt+0x22020>
   43aa8:	mov	r9, r0
   43aac:	ldr	r0, [r4]
   43ab0:	bl	342fc <bcmp@plt+0x22020>
   43ab4:	mov	r7, r0
   43ab8:	ldr	r0, [r4, #12]
   43abc:	ldrh	sl, [r4, #4]
   43ac0:	bl	342fc <bcmp@plt+0x22020>
   43ac4:	add	r3, sp, #8
   43ac8:	ldrb	r1, [r4, #32]
   43acc:	ldrb	r2, [r4, #33]	; 0x21
   43ad0:	stm	sp, {r7, sl}
   43ad4:	stm	r3, {r0, r1, r2}
   43ad8:	mov	r0, #1000	; 0x3e8
   43adc:	rsb	r1, r5, #1000	; 0x3e8
   43ae0:	mov	r3, r9
   43ae4:	ldr	r2, [pc, #76]	; 43b38 <bcmp@plt+0x3185c>
   43ae8:	mla	r0, r6, r0, r8
   43aec:	add	r0, r0, r5
   43af0:	add	r2, pc, r2
   43af4:	bl	120a8 <snprintf@plt>
   43af8:	ldr	r6, [pc, #60]	; 43b3c <bcmp@plt+0x31860>
   43afc:	ldr	r6, [pc, r6]
   43b00:	b	43b1c <bcmp@plt+0x31840>
   43b04:	movw	r1, #19532	; 0x4c4c
   43b08:	movt	r1, #95	; 0x5f
   43b0c:	str	r1, [r0, #3]
   43b10:	movw	r1, #20063	; 0x4e5f
   43b14:	movt	r1, #19541	; 0x4c55
   43b18:	str	r1, [r0]
   43b1c:	mov	r0, #1000	; 0x3e8
   43b20:	mla	r0, r6, r0, r8
   43b24:	sub	sp, fp, #28
   43b28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43b2c:	andeq	ip, r3, r0, ror #13
   43b30:	andeq	ip, r3, r4, asr #13
   43b34:	strdeq	fp, [r3], -r8
   43b38:	andeq	ip, r1, sl, ror #3
   43b3c:	andeq	ip, r3, ip, lsr r6
   43b40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43b44:	add	fp, sp, #28
   43b48:	sub	sp, sp, #28
   43b4c:	ldr	r8, [r0, #24]
   43b50:	str	r3, [sp, #4]
   43b54:	str	r2, [sp, #8]
   43b58:	mov	r6, r1
   43b5c:	ldr	r0, [r8]
   43b60:	ldr	r4, [r0]
   43b64:	ldr	r0, [fp, #16]
   43b68:	bl	4a93c <bcmp@plt+0x38660>
   43b6c:	mov	r1, r0
   43b70:	mov	r0, r4
   43b74:	bl	49664 <bcmp@plt+0x37388>
   43b78:	mov	r5, r0
   43b7c:	cmp	r0, #0
   43b80:	bne	43c1c <bcmp@plt+0x31940>
   43b84:	ldr	r0, [pc, #960]	; 43f4c <bcmp@plt+0x31c70>
   43b88:	ldr	r0, [pc, r0]
   43b8c:	ldr	r0, [r0]
   43b90:	cmp	r0, #3
   43b94:	blt	43bc4 <bcmp@plt+0x318e8>
   43b98:	ldr	r0, [fp, #16]
   43b9c:	bl	4a93c <bcmp@plt+0x38660>
   43ba0:	mov	r4, r0
   43ba4:	mov	r0, r6
   43ba8:	bl	342fc <bcmp@plt+0x22020>
   43bac:	ldr	r1, [pc, #924]	; 43f50 <bcmp@plt+0x31c74>
   43bb0:	mov	r3, r0
   43bb4:	mov	r0, #7
   43bb8:	mov	r2, r4
   43bbc:	add	r1, pc, r1
   43bc0:	bl	40d10 <bcmp@plt+0x2ea34>
   43bc4:	ldr	r0, [pc, #904]	; 43f54 <bcmp@plt+0x31c78>
   43bc8:	ldr	r0, [pc, r0]
   43bcc:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   43bd0:	mov	r4, r0
   43bd4:	ldr	r0, [r8]
   43bd8:	ldr	r7, [fp, #16]
   43bdc:	ldr	r5, [r0]
   43be0:	mov	r0, r7
   43be4:	bl	4a93c <bcmp@plt+0x38660>
   43be8:	bl	12030 <strdup@plt>
   43bec:	mov	r1, r0
   43bf0:	mov	r0, r5
   43bf4:	mov	r2, r4
   43bf8:	bl	4917c <bcmp@plt+0x36ea0>
   43bfc:	ldr	r0, [r8]
   43c00:	ldr	r4, [r0]
   43c04:	mov	r0, r7
   43c08:	bl	4a93c <bcmp@plt+0x38660>
   43c0c:	mov	r1, r0
   43c10:	mov	r0, r4
   43c14:	bl	49664 <bcmp@plt+0x37388>
   43c18:	mov	r5, r0
   43c1c:	bl	3dc9c <bcmp@plt+0x2b9c0>
   43c20:	str	r0, [sp, #20]
   43c24:	ldr	r0, [r6, #32]
   43c28:	ldr	r2, [r0, #4]
   43c2c:	cmp	r2, r0
   43c30:	beq	43e08 <bcmp@plt+0x31b2c>
   43c34:	mov	r1, #0
   43c38:	str	r6, [sp]
   43c3c:	str	r1, [sp, #12]
   43c40:	mov	r1, #0
   43c44:	str	r1, [sp, #24]
   43c48:	b	43c58 <bcmp@plt+0x3197c>
   43c4c:	ldr	r2, [r2, #4]
   43c50:	cmp	r2, r0
   43c54:	beq	43dec <bcmp@plt+0x31b10>
   43c58:	ldr	r9, [r2, #8]
   43c5c:	ldr	r1, [r9, #12]
   43c60:	cmp	r1, #0
   43c64:	beq	43c4c <bcmp@plt+0x31970>
   43c68:	ldr	r8, [r9, #4]
   43c6c:	str	r2, [sp, #16]
   43c70:	ldr	r7, [r8, #8]
   43c74:	ldr	r1, [r7]
   43c78:	ldr	r1, [r1, #24]
   43c7c:	cmp	r1, #0
   43c80:	cmpne	r8, r9
   43c84:	beq	43de4 <bcmp@plt+0x31b08>
   43c88:	b	43c90 <bcmp@plt+0x319b4>
   43c8c:	ldr	r7, [r8, #8]
   43c90:	ldrb	r0, [r7, #6]
   43c94:	cmp	r0, #0
   43c98:	bne	43dcc <bcmp@plt+0x31af0>
   43c9c:	ldr	r0, [r7]
   43ca0:	ldr	r1, [fp, #12]
   43ca4:	bl	34da0 <bcmp@plt+0x22ac4>
   43ca8:	ldr	r4, [r5, #4]
   43cac:	mov	r6, r0
   43cb0:	cmp	r4, r5
   43cb4:	beq	43cdc <bcmp@plt+0x31a00>
   43cb8:	ldr	sl, [r4, #8]
   43cbc:	ldr	r0, [r7]
   43cc0:	ldr	r1, [sl, #8]
   43cc4:	bl	34da0 <bcmp@plt+0x22ac4>
   43cc8:	cmp	r0, #0
   43ccc:	beq	43d6c <bcmp@plt+0x31a90>
   43cd0:	ldr	r4, [r4, #4]
   43cd4:	cmp	r4, r5
   43cd8:	bne	43cb8 <bcmp@plt+0x319dc>
   43cdc:	cmp	r6, #0
   43ce0:	bne	43dcc <bcmp@plt+0x31af0>
   43ce4:	ldrb	sl, [r7, #7]
   43ce8:	ldrb	r6, [r7, #8]
   43cec:	mov	r0, #36	; 0x24
   43cf0:	bl	44994 <bcmp@plt+0x326b8>
   43cf4:	cmp	r0, #0
   43cf8:	str	r0, [sp, #24]
   43cfc:	beq	43d8c <bcmp@plt+0x31ab0>
   43d00:	ldr	r0, [sp, #4]
   43d04:	bl	34af8 <bcmp@plt+0x2281c>
   43d08:	ldr	r1, [sp, #24]
   43d0c:	str	r0, [r1]
   43d10:	ldr	r0, [fp, #12]
   43d14:	bl	34af8 <bcmp@plt+0x2281c>
   43d18:	ldr	r1, [sp, #24]
   43d1c:	str	r0, [r1, #8]
   43d20:	ldr	r0, [sp, #8]
   43d24:	bl	34af8 <bcmp@plt+0x2281c>
   43d28:	ldr	r1, [sp, #24]
   43d2c:	str	r0, [r1, #12]
   43d30:	ldr	r0, [fp, #8]
   43d34:	ldr	r1, [sp, #24]
   43d38:	strh	r0, [r1, #4]
   43d3c:	ldr	r0, [fp, #16]
   43d40:	vld1.8	{d16-d17}, [r0]
   43d44:	ldr	r0, [sp, #24]
   43d48:	strb	r6, [r0, #33]	; 0x21
   43d4c:	ldr	r0, [sp, #24]
   43d50:	strb	sl, [r0, #32]
   43d54:	ldr	r0, [sp, #24]
   43d58:	add	r0, r0, #16
   43d5c:	vst1.8	{d16-d17}, [r0]
   43d60:	ldr	r0, [sp, #24]
   43d64:	str	r0, [sp, #12]
   43d68:	b	43d94 <bcmp@plt+0x31ab8>
   43d6c:	ldrb	r0, [r7, #7]
   43d70:	ldr	r1, [sp, #20]
   43d74:	strb	r0, [sl, #32]
   43d78:	ldrb	r0, [r7, #8]
   43d7c:	strb	r0, [sl, #33]	; 0x21
   43d80:	mov	r0, sl
   43d84:	bl	3dd80 <bcmp@plt+0x2baa4>
   43d88:	b	43dcc <bcmp@plt+0x31af0>
   43d8c:	mov	r1, #0
   43d90:	str	r1, [sp, #12]
   43d94:	ldr	r1, [sp, #20]
   43d98:	bl	3dd80 <bcmp@plt+0x2baa4>
   43d9c:	ldr	r0, [pc, #436]	; 43f58 <bcmp@plt+0x31c7c>
   43da0:	ldr	r0, [pc, r0]
   43da4:	ldr	r0, [r0]
   43da8:	cmp	r0, #2
   43dac:	blt	43dcc <bcmp@plt+0x31af0>
   43db0:	ldr	r0, [sp, #12]
   43db4:	bl	43a34 <bcmp@plt+0x31758>
   43db8:	ldr	r1, [pc, #412]	; 43f5c <bcmp@plt+0x31c80>
   43dbc:	mov	r2, r0
   43dc0:	mov	r0, #6
   43dc4:	add	r1, pc, r1
   43dc8:	bl	40d10 <bcmp@plt+0x2ea34>
   43dcc:	ldr	r8, [r8, #4]
   43dd0:	cmp	r8, r9
   43dd4:	bne	43c8c <bcmp@plt+0x319b0>
   43dd8:	ldr	r6, [sp]
   43ddc:	mov	sl, r7
   43de0:	ldr	r0, [r6, #32]
   43de4:	ldr	r2, [sp, #16]
   43de8:	b	43c4c <bcmp@plt+0x31970>
   43dec:	ldr	r0, [sp, #12]
   43df0:	cmp	r0, #0
   43df4:	beq	43e08 <bcmp@plt+0x31b2c>
   43df8:	ldr	r0, [sp, #24]
   43dfc:	mov	r1, r5
   43e00:	bl	3dd80 <bcmp@plt+0x2baa4>
   43e04:	b	43e08 <bcmp@plt+0x31b2c>
   43e08:	ldr	r0, [sp, #20]
   43e0c:	ldr	r4, [r5, #4]
   43e10:	ldr	r0, [r0, #12]
   43e14:	cmp	r0, #0
   43e18:	beq	43e7c <bcmp@plt+0x31ba0>
   43e1c:	cmp	r4, r5
   43e20:	bne	43e34 <bcmp@plt+0x31b58>
   43e24:	b	43f38 <bcmp@plt+0x31c5c>
   43e28:	cmp	r6, r5
   43e2c:	mov	r4, r6
   43e30:	beq	43f38 <bcmp@plt+0x31c5c>
   43e34:	ldr	r6, [r4, #4]
   43e38:	ldr	r4, [r4, #8]
   43e3c:	ldr	r1, [sp, #20]
   43e40:	mov	r0, r4
   43e44:	bl	3df28 <bcmp@plt+0x2bc4c>
   43e48:	cmp	r0, #0
   43e4c:	bne	43e28 <bcmp@plt+0x31b4c>
   43e50:	mov	r0, r4
   43e54:	mov	r1, r5
   43e58:	bl	3e1e0 <bcmp@plt+0x2bf04>
   43e5c:	b	43e28 <bcmp@plt+0x31b4c>
   43e60:	ldr	r7, [r4, #8]
   43e64:	ldr	r0, [fp, #12]
   43e68:	ldr	r1, [r7, #8]
   43e6c:	bl	34da0 <bcmp@plt+0x22ac4>
   43e70:	cmp	r0, #0
   43e74:	beq	43eec <bcmp@plt+0x31c10>
   43e78:	ldr	r4, [r4, #4]
   43e7c:	cmp	r4, r5
   43e80:	bne	43e60 <bcmp@plt+0x31b84>
   43e84:	ldrb	r4, [sl, #7]
   43e88:	ldrb	r7, [sl, #8]
   43e8c:	mov	r0, #36	; 0x24
   43e90:	bl	44994 <bcmp@plt+0x326b8>
   43e94:	mov	r6, r0
   43e98:	cmp	r0, #0
   43e9c:	beq	43ef8 <bcmp@plt+0x31c1c>
   43ea0:	ldr	r0, [sp, #4]
   43ea4:	bl	34af8 <bcmp@plt+0x2281c>
   43ea8:	str	r0, [r6]
   43eac:	ldr	r0, [fp, #12]
   43eb0:	bl	34af8 <bcmp@plt+0x2281c>
   43eb4:	str	r0, [r6, #8]
   43eb8:	ldr	r0, [sp, #8]
   43ebc:	bl	34af8 <bcmp@plt+0x2281c>
   43ec0:	str	r0, [r6, #12]
   43ec4:	ldr	r0, [fp, #8]
   43ec8:	strh	r0, [r6, #4]
   43ecc:	ldr	r0, [fp, #16]
   43ed0:	vld1.8	{d16-d17}, [r0]
   43ed4:	strb	r7, [r6, #33]	; 0x21
   43ed8:	strb	r4, [r6, #32]
   43edc:	add	r0, r6, #16
   43ee0:	mov	r4, r6
   43ee4:	vst1.8	{d16-d17}, [r0]
   43ee8:	b	43efc <bcmp@plt+0x31c20>
   43eec:	movw	r0, #25601	; 0x6401
   43ef0:	strh	r0, [r7, #32]
   43ef4:	b	43f38 <bcmp@plt+0x31c5c>
   43ef8:	mov	r4, #0
   43efc:	mov	r0, r6
   43f00:	mov	r1, r5
   43f04:	bl	3dd80 <bcmp@plt+0x2baa4>
   43f08:	ldr	r0, [pc, #80]	; 43f60 <bcmp@plt+0x31c84>
   43f0c:	ldr	r0, [pc, r0]
   43f10:	ldr	r0, [r0]
   43f14:	cmp	r0, #2
   43f18:	blt	43f38 <bcmp@plt+0x31c5c>
   43f1c:	mov	r0, r4
   43f20:	bl	43a34 <bcmp@plt+0x31758>
   43f24:	ldr	r1, [pc, #56]	; 43f64 <bcmp@plt+0x31c88>
   43f28:	mov	r2, r0
   43f2c:	mov	r0, #6
   43f30:	add	r1, pc, r1
   43f34:	bl	40d10 <bcmp@plt+0x2ea34>
   43f38:	ldr	r0, [sp, #20]
   43f3c:	bl	3e398 <bcmp@plt+0x2c0bc>
   43f40:	mov	r0, #1
   43f44:	sub	sp, fp, #28
   43f48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43f4c:	andeq	r2, r3, r0, lsl #16
   43f50:	andeq	ip, r1, fp, ror #2
   43f54:	andeq	r2, r3, r8, asr #13
   43f58:	andeq	r2, r3, r8, ror #11
   43f5c:	andeq	fp, r1, r1, lsr #31
   43f60:	andeq	r2, r3, ip, ror r4
   43f64:	andeq	fp, r1, pc, asr lr
   43f68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43f6c:	add	fp, sp, #28
   43f70:	sub	sp, sp, #44	; 0x2c
   43f74:	mov	r6, r0
   43f78:	ldr	r0, [r0, #4]
   43f7c:	mov	sl, r3
   43f80:	mov	r8, r2
   43f84:	mov	r7, r1
   43f88:	ldr	r4, [r6, #24]
   43f8c:	str	r0, [sp, #24]
   43f90:	bl	3af4c <bcmp@plt+0x28c70>
   43f94:	str	r0, [sp, #36]	; 0x24
   43f98:	bl	3e660 <bcmp@plt+0x2c384>
   43f9c:	mov	r5, r0
   43fa0:	ldr	r0, [fp, #16]
   43fa4:	mov	r1, r7
   43fa8:	mov	r2, r8
   43fac:	mov	r3, sl
   43fb0:	str	r6, [sp, #20]
   43fb4:	str	r0, [sp, #8]
   43fb8:	ldr	r0, [fp, #12]
   43fbc:	str	r0, [sp, #4]
   43fc0:	ldr	r0, [fp, #8]
   43fc4:	str	r0, [sp]
   43fc8:	mov	r0, r6
   43fcc:	bl	43b40 <bcmp@plt+0x31864>
   43fd0:	ldr	r0, [r4]
   43fd4:	str	r4, [sp, #28]
   43fd8:	ldr	r0, [r0]
   43fdc:	bl	498e0 <bcmp@plt+0x37604>
   43fe0:	ldr	r1, [r0, #4]
   43fe4:	str	r0, [sp, #32]
   43fe8:	cmp	r1, r0
   43fec:	beq	44084 <bcmp@plt+0x31da8>
   43ff0:	ldr	r9, [sp, #36]	; 0x24
   43ff4:	mov	r3, #0
   43ff8:	mov	sl, #255	; 0xff
   43ffc:	b	44014 <bcmp@plt+0x31d38>
   44000:	ldr	r1, [fp, #-32]	; 0xffffffe0
   44004:	ldr	r0, [sp, #32]
   44008:	ldr	r1, [r1, #4]
   4400c:	cmp	r1, r0
   44010:	beq	44084 <bcmp@plt+0x31da8>
   44014:	ldr	r4, [r1, #8]
   44018:	str	r1, [fp, #-32]	; 0xffffffe0
   4401c:	ldr	r8, [r4, #4]
   44020:	cmp	r8, r4
   44024:	beq	44000 <bcmp@plt+0x31d24>
   44028:	ldr	r6, [r8, #8]
   4402c:	ldrb	r1, [r6, #32]
   44030:	ldr	r0, [r6, #8]
   44034:	ldrb	r2, [r6, #33]	; 0x21
   44038:	stm	sp, {r1, r2, sl}
   4403c:	str	r3, [sp, #12]
   44040:	mov	r1, #1
   44044:	mov	r2, #0
   44048:	mov	r3, #1
   4404c:	bl	3a4cc <bcmp@plt+0x281f0>
   44050:	mov	r7, r0
   44054:	mov	r0, r9
   44058:	mov	r1, r7
   4405c:	bl	3b164 <bcmp@plt+0x28e88>
   44060:	mov	r0, r5
   44064:	mov	r1, r7
   44068:	mov	r2, r6
   4406c:	bl	3e6bc <bcmp@plt+0x2c3e0>
   44070:	ldr	r8, [r8, #4]
   44074:	mov	r3, #0
   44078:	cmp	r8, r4
   4407c:	bne	44028 <bcmp@plt+0x31d4c>
   44080:	b	44000 <bcmp@plt+0x31d24>
   44084:	ldr	r0, [sp, #32]
   44088:	bl	3e398 <bcmp@plt+0x2c0bc>
   4408c:	ldr	r4, [sp, #36]	; 0x24
   44090:	ldr	r7, [sp, #24]
   44094:	mov	r0, r4
   44098:	mov	r1, r7
   4409c:	bl	3ae68 <bcmp@plt+0x28b8c>
   440a0:	cmp	r0, #0
   440a4:	beq	441bc <bcmp@plt+0x31ee0>
   440a8:	ldr	r6, [sp, #28]
   440ac:	ldr	r0, [r6]
   440b0:	ldr	r0, [r0, #4]
   440b4:	bl	3ea7c <bcmp@plt+0x2c7a0>
   440b8:	mov	r0, r7
   440bc:	bl	3ae38 <bcmp@plt+0x28b5c>
   440c0:	ldr	r0, [sp, #20]
   440c4:	str	r4, [r0, #4]
   440c8:	ldr	r0, [r6]
   440cc:	str	r5, [r0, #4]
   440d0:	ldr	sl, [pc, #296]	; 44200 <bcmp@plt+0x31f24>
   440d4:	ldr	sl, [pc, sl]
   440d8:	ldr	r1, [sl]
   440dc:	cmp	r1, #2
   440e0:	blt	44108 <bcmp@plt+0x31e2c>
   440e4:	mov	r0, r4
   440e8:	bl	342fc <bcmp@plt+0x22020>
   440ec:	ldr	r1, [pc, #272]	; 44204 <bcmp@plt+0x31f28>
   440f0:	mov	r2, r0
   440f4:	mov	r0, #6
   440f8:	add	r1, pc, r1
   440fc:	bl	40d10 <bcmp@plt+0x2ea34>
   44100:	ldr	r0, [sp, #28]
   44104:	ldr	r0, [r0]
   44108:	ldr	r0, [r0]
   4410c:	bl	4985c <bcmp@plt+0x37580>
   44110:	ldr	r6, [r0, #4]
   44114:	mov	r5, r0
   44118:	cmp	r6, r0
   4411c:	beq	44184 <bcmp@plt+0x31ea8>
   44120:	ldr	r9, [pc, #224]	; 44208 <bcmp@plt+0x31f2c>
   44124:	ldr	r9, [pc, r9]
   44128:	ldr	r8, [pc, #220]	; 4420c <bcmp@plt+0x31f30>
   4412c:	add	r8, pc, r8
   44130:	b	44160 <bcmp@plt+0x31e84>
   44134:	ldr	r0, [sp, #28]
   44138:	mov	r1, r7
   4413c:	ldr	r0, [r0]
   44140:	ldr	r0, [r0]
   44144:	bl	49664 <bcmp@plt+0x37388>
   44148:	mov	r1, r9
   4414c:	mov	r2, #6
   44150:	bl	3e00c <bcmp@plt+0x2bd30>
   44154:	ldr	r6, [r6, #4]
   44158:	cmp	r6, r5
   4415c:	beq	44184 <bcmp@plt+0x31ea8>
   44160:	ldr	r0, [sl]
   44164:	ldr	r7, [r6, #8]
   44168:	cmp	r0, #2
   4416c:	blt	44134 <bcmp@plt+0x31e58>
   44170:	mov	r0, #6
   44174:	mov	r1, r8
   44178:	mov	r2, r7
   4417c:	bl	40d10 <bcmp@plt+0x2ea34>
   44180:	b	44134 <bcmp@plt+0x31e58>
   44184:	mov	r0, r5
   44188:	bl	3e398 <bcmp@plt+0x2c0bc>
   4418c:	ldr	r0, [sl]
   44190:	mov	r5, #2
   44194:	cmp	r0, #2
   44198:	blt	441f4 <bcmp@plt+0x31f18>
   4419c:	mov	r0, r4
   441a0:	bl	3afdc <bcmp@plt+0x28d00>
   441a4:	ldr	r1, [pc, #100]	; 44210 <bcmp@plt+0x31f34>
   441a8:	mov	r2, r0
   441ac:	mov	r0, #6
   441b0:	add	r1, pc, r1
   441b4:	bl	40d10 <bcmp@plt+0x2ea34>
   441b8:	b	441f4 <bcmp@plt+0x31f18>
   441bc:	ldr	r0, [pc, #80]	; 44214 <bcmp@plt+0x31f38>
   441c0:	ldr	r0, [pc, r0]
   441c4:	ldr	r0, [r0]
   441c8:	cmp	r0, #2
   441cc:	blt	441e0 <bcmp@plt+0x31f04>
   441d0:	ldr	r1, [pc, #64]	; 44218 <bcmp@plt+0x31f3c>
   441d4:	mov	r0, #6
   441d8:	add	r1, pc, r1
   441dc:	bl	40d10 <bcmp@plt+0x2ea34>
   441e0:	mov	r0, r4
   441e4:	bl	3ae38 <bcmp@plt+0x28b5c>
   441e8:	mov	r0, r5
   441ec:	bl	3ea7c <bcmp@plt+0x2c7a0>
   441f0:	mov	r5, #1
   441f4:	mov	r0, r5
   441f8:	sub	sp, fp, #28
   441fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44200:			; <UNDEFINED> instruction: 0x000322b4
   44204:	andeq	fp, r1, r2, asr #25
   44208:	andeq	r2, r3, r0, ror r2
   4420c:	andeq	fp, r1, r6, asr #25
   44210:	andeq	fp, r1, r3, ror #24
   44214:	andeq	r2, r3, r8, asr #3
   44218:	andeq	fp, r1, r3, ror ip
   4421c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   44220:	add	fp, sp, #24
   44224:	sub	sp, sp, #8
   44228:	ldr	r8, [r0, #4]
   4422c:	ldr	r5, [r0, #24]
   44230:	ldr	r0, [pc, #244]	; 4432c <bcmp@plt+0x32050>
   44234:	mov	r9, r1
   44238:	ldr	r0, [pc, r0]
   4423c:	ldr	r0, [r0]
   44240:	cmp	r0, #2
   44244:	blt	44284 <bcmp@plt+0x31fa8>
   44248:	add	r0, r9, #16
   4424c:	bl	4a93c <bcmp@plt+0x38660>
   44250:	mov	r6, r0
   44254:	ldr	r0, [r9, #8]
   44258:	bl	342fc <bcmp@plt+0x22020>
   4425c:	mov	r7, r0
   44260:	mov	r0, r8
   44264:	bl	342fc <bcmp@plt+0x22020>
   44268:	str	r0, [sp]
   4426c:	mov	r0, #6
   44270:	mov	r2, r6
   44274:	mov	r3, r7
   44278:	ldr	r1, [pc, #176]	; 44330 <bcmp@plt+0x32054>
   4427c:	add	r1, pc, r1
   44280:	bl	40d10 <bcmp@plt+0x2ea34>
   44284:	ldr	r0, [r5]
   44288:	ldr	r0, [r0, #4]
   4428c:	bl	3eb34 <bcmp@plt+0x2c858>
   44290:	ldr	r4, [r0, #4]
   44294:	mov	r6, r0
   44298:	cmp	r4, r0
   4429c:	beq	442f0 <bcmp@plt+0x32014>
   442a0:	ldr	r0, [r5]
   442a4:	ldr	r7, [r4, #8]
   442a8:	ldr	r0, [r0, #4]
   442ac:	mov	r1, r7
   442b0:	bl	3e9b0 <bcmp@plt+0x2c6d4>
   442b4:	cmp	r0, r9
   442b8:	beq	442cc <bcmp@plt+0x31ff0>
   442bc:	ldr	r4, [r4, #4]
   442c0:	cmp	r4, r6
   442c4:	bne	442a0 <bcmp@plt+0x31fc4>
   442c8:	b	442f0 <bcmp@plt+0x32014>
   442cc:	ldr	r0, [r5]
   442d0:	mov	r1, r7
   442d4:	ldr	r0, [r0, #4]
   442d8:	bl	3e8ac <bcmp@plt+0x2c5d0>
   442dc:	mov	r0, r8
   442e0:	mov	r1, r7
   442e4:	bl	3b3a0 <bcmp@plt+0x290c4>
   442e8:	mov	r0, r7
   442ec:	bl	3a80c <bcmp@plt+0x28530>
   442f0:	mov	r0, r6
   442f4:	bl	3e398 <bcmp@plt+0x2c0bc>
   442f8:	ldr	r0, [r5]
   442fc:	ldr	r5, [r0]
   44300:	add	r0, r9, #16
   44304:	bl	4a93c <bcmp@plt+0x38660>
   44308:	mov	r1, r0
   4430c:	mov	r0, r5
   44310:	bl	49664 <bcmp@plt+0x37388>
   44314:	mov	r1, r0
   44318:	mov	r0, r9
   4431c:	bl	3e29c <bcmp@plt+0x2bfc0>
   44320:	mov	r0, #1
   44324:	sub	sp, fp, #24
   44328:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4432c:	andeq	r2, r3, r0, asr r1
   44330:	andeq	fp, r1, r2, lsl #24
   44334:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   44338:	add	fp, sp, #24
   4433c:	ldr	r0, [r0, #24]
   44340:	mov	r5, r2
   44344:	mov	r8, r1
   44348:	ldr	r0, [r0]
   4434c:	ldr	r6, [r0]
   44350:	mov	r0, r1
   44354:	bl	4a93c <bcmp@plt+0x38660>
   44358:	mov	r1, r0
   4435c:	mov	r0, r6
   44360:	bl	49664 <bcmp@plt+0x37388>
   44364:	cmp	r0, #0
   44368:	beq	443a0 <bcmp@plt+0x320c4>
   4436c:	ldr	r4, [r0, #4]
   44370:	mov	r7, r0
   44374:	cmp	r4, r7
   44378:	beq	443a0 <bcmp@plt+0x320c4>
   4437c:	ldr	r6, [r4, #8]
   44380:	mov	r1, r5
   44384:	ldr	r0, [r6, #8]
   44388:	bl	34da0 <bcmp@plt+0x22ac4>
   4438c:	cmp	r0, #0
   44390:	beq	443e4 <bcmp@plt+0x32108>
   44394:	ldr	r4, [r4, #4]
   44398:	cmp	r4, r7
   4439c:	bne	4437c <bcmp@plt+0x320a0>
   443a0:	ldr	r0, [pc, #68]	; 443ec <bcmp@plt+0x32110>
   443a4:	mov	r6, #0
   443a8:	ldr	r0, [pc, r0]
   443ac:	ldr	r0, [r0]
   443b0:	cmp	r0, #2
   443b4:	blt	443e4 <bcmp@plt+0x32108>
   443b8:	mov	r0, r5
   443bc:	bl	342fc <bcmp@plt+0x22020>
   443c0:	mov	r5, r0
   443c4:	mov	r0, r8
   443c8:	bl	4a93c <bcmp@plt+0x38660>
   443cc:	ldr	r1, [pc, #28]	; 443f0 <bcmp@plt+0x32114>
   443d0:	mov	r3, r0
   443d4:	mov	r0, #6
   443d8:	mov	r2, r5
   443dc:	add	r1, pc, r1
   443e0:	bl	40d10 <bcmp@plt+0x2ea34>
   443e4:	mov	r0, r6
   443e8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   443ec:	andeq	r1, r3, r0, ror #31
   443f0:	strdeq	fp, [r1], -pc	; <UNPREDICTABLE>
   443f4:	ldr	r0, [r0]
   443f8:	bx	lr
   443fc:	str	r1, [r0]
   44400:	bx	lr
   44404:	ldr	r0, [r0, #4]
   44408:	bx	lr
   4440c:	push	{r4, r5, fp, lr}
   44410:	add	fp, sp, #8
   44414:	mov	r4, r2
   44418:	mov	r5, r0
   4441c:	cmp	r2, #0
   44420:	str	r1, [r0, #4]
   44424:	bne	4444c <bcmp@plt+0x32170>
   44428:	ldr	r0, [pc, #36]	; 44454 <bcmp@plt+0x32178>
   4442c:	ldr	r0, [pc, r0]
   44430:	ldr	r0, [r0]
   44434:	cmp	r0, #1
   44438:	blt	4444c <bcmp@plt+0x32170>
   4443c:	ldr	r1, [pc, #20]	; 44458 <bcmp@plt+0x3217c>
   44440:	mov	r0, #5
   44444:	add	r1, pc, r1
   44448:	bl	40d10 <bcmp@plt+0x2ea34>
   4444c:	str	r4, [r5, #8]
   44450:	pop	{r4, r5, fp, pc}
   44454:	andeq	r1, r3, ip, asr pc
   44458:	andeq	fp, r1, lr, asr #21
   4445c:	ldr	r0, [r0]
   44460:	bx	lr
   44464:	mov	r0, #16
   44468:	b	44994 <bcmp@plt+0x326b8>
   4446c:	push	{r4, r5, r6, sl, fp, lr}
   44470:	add	fp, sp, #16
   44474:	mov	r5, r0
   44478:	mov	r0, #16
   4447c:	bl	44994 <bcmp@plt+0x326b8>
   44480:	cmp	r0, #0
   44484:	beq	444c8 <bcmp@plt+0x321ec>
   44488:	mov	r4, r0
   4448c:	str	r5, [r0]
   44490:	mov	r0, #8
   44494:	bl	449c8 <bcmp@plt+0x326ec>
   44498:	cmp	r0, #0
   4449c:	beq	44504 <bcmp@plt+0x32228>
   444a0:	ldr	r6, [pc, #116]	; 4451c <bcmp@plt+0x32240>
   444a4:	mov	r5, r0
   444a8:	ldr	r6, [pc, r6]
   444ac:	mov	r0, r6
   444b0:	bl	49148 <bcmp@plt+0x36e6c>
   444b4:	str	r0, [r5]
   444b8:	mov	r0, r6
   444bc:	bl	49148 <bcmp@plt+0x36e6c>
   444c0:	str	r0, [r5, #4]
   444c4:	b	44508 <bcmp@plt+0x3222c>
   444c8:	ldr	r0, [pc, #68]	; 44514 <bcmp@plt+0x32238>
   444cc:	mov	r4, #0
   444d0:	ldr	r0, [pc, r0]
   444d4:	ldr	r0, [r0]
   444d8:	cmp	r0, #1
   444dc:	blt	4450c <bcmp@plt+0x32230>
   444e0:	mov	r0, r5
   444e4:	bl	342fc <bcmp@plt+0x22020>
   444e8:	ldr	r1, [pc, #40]	; 44518 <bcmp@plt+0x3223c>
   444ec:	mov	r2, r0
   444f0:	mov	r0, #5
   444f4:	add	r1, pc, r1
   444f8:	bl	40d10 <bcmp@plt+0x2ea34>
   444fc:	mov	r0, r4
   44500:	pop	{r4, r5, r6, sl, fp, pc}
   44504:	mov	r5, #0
   44508:	str	r5, [r4, #12]
   4450c:	mov	r0, r4
   44510:	pop	{r4, r5, r6, sl, fp, pc}
   44514:			; <UNDEFINED> instruction: 0x00031eb8
   44518:	andeq	fp, r1, r6, ror #20
   4451c:	andeq	r1, r3, r8, asr lr
   44520:	str	r1, [r0]
   44524:	bx	lr
   44528:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4452c:	add	fp, sp, #24
   44530:	cmp	r0, #0
   44534:	beq	44618 <bcmp@plt+0x3233c>
   44538:	mov	r8, r0
   4453c:	ldr	r0, [r0]
   44540:	ldr	r1, [r0, #32]
   44544:	ldr	r5, [r1, #4]
   44548:	cmp	r5, r1
   4454c:	beq	445b4 <bcmp@plt+0x322d8>
   44550:	ldr	r9, [pc, #224]	; 44638 <bcmp@plt+0x3235c>
   44554:	ldr	r9, [pc, r9]
   44558:	ldr	r7, [pc, #220]	; 4463c <bcmp@plt+0x32360>
   4455c:	ldr	r7, [pc, r7]
   44560:	b	44574 <bcmp@plt+0x32298>
   44564:	ldr	r5, [r5, #4]
   44568:	ldr	r1, [r0, #32]
   4456c:	cmp	r5, r1
   44570:	beq	445b4 <bcmp@plt+0x322d8>
   44574:	ldr	r4, [r5, #8]
   44578:	ldr	r1, [r4, #12]
   4457c:	cmp	r1, #0
   44580:	beq	44564 <bcmp@plt+0x32288>
   44584:	ldr	r6, [r4, #4]
   44588:	cmp	r6, r4
   4458c:	beq	44564 <bcmp@plt+0x32288>
   44590:	ldr	r0, [r6, #8]
   44594:	ldr	r2, [r9]
   44598:	ldr	r1, [r7]
   4459c:	bl	4a52c <bcmp@plt+0x38250>
   445a0:	ldr	r6, [r6, #4]
   445a4:	cmp	r6, r4
   445a8:	bne	44590 <bcmp@plt+0x322b4>
   445ac:	ldr	r0, [r8]
   445b0:	b	44564 <bcmp@plt+0x32288>
   445b4:	ldr	r0, [pc, #132]	; 44640 <bcmp@plt+0x32364>
   445b8:	ldr	r0, [pc, r0]
   445bc:	ldr	r2, [r0]
   445c0:	ldr	r0, [pc, #124]	; 44644 <bcmp@plt+0x32368>
   445c4:	ldr	r0, [pc, r0]
   445c8:	ldr	r1, [r0]
   445cc:	mov	r0, r8
   445d0:	bl	4a52c <bcmp@plt+0x38250>
   445d4:	ldr	r0, [r8]
   445d8:	bl	3ae38 <bcmp@plt+0x28b5c>
   445dc:	ldr	r0, [r8, #4]
   445e0:	cmp	r0, #0
   445e4:	beq	445f0 <bcmp@plt+0x32314>
   445e8:	ldr	r1, [r8, #8]
   445ec:	blx	r1
   445f0:	ldr	r5, [r8, #12]
   445f4:	ldr	r0, [r5]
   445f8:	bl	49794 <bcmp@plt+0x374b8>
   445fc:	ldr	r0, [r5, #4]
   44600:	bl	49794 <bcmp@plt+0x374b8>
   44604:	mov	r0, r5
   44608:	bl	11f10 <free@plt>
   4460c:	mov	r0, r8
   44610:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   44614:	b	11f10 <free@plt>
   44618:	ldr	r0, [pc, #40]	; 44648 <bcmp@plt+0x3236c>
   4461c:	ldr	r1, [pc, #40]	; 4464c <bcmp@plt+0x32370>
   44620:	ldr	r3, [pc, #40]	; 44650 <bcmp@plt+0x32374>
   44624:	mov	r2, #102	; 0x66
   44628:	add	r0, pc, r0
   4462c:	add	r1, pc, r1
   44630:	add	r3, pc, r3
   44634:	bl	11e08 <__assert_fail@plt>
   44638:			; <UNDEFINED> instruction: 0x00031cb8
   4463c:			; <UNDEFINED> instruction: 0x00031cbc
   44640:	andeq	r1, r3, r4, asr ip
   44644:	andeq	r1, r3, r4, asr ip
   44648:	andeq	fp, r1, r4, lsl #19
   4464c:	andeq	fp, r1, r4, lsl #19
   44650:	muleq	r1, r6, r9
   44654:	push	{r4, sl, fp, lr}
   44658:	add	fp, sp, #8
   4465c:	mov	r4, r1
   44660:	cmp	r1, #5
   44664:	blt	44680 <bcmp@plt+0x323a4>
   44668:	ldr	r1, [pc, #40]	; 44698 <bcmp@plt+0x323bc>
   4466c:	ldr	r1, [pc, r1]
   44670:	ldr	r1, [r1]
   44674:	add	r1, r1, #4
   44678:	cmp	r1, r4
   4467c:	poplt	{r4, sl, fp, pc}
   44680:	ldr	r0, [r0]
   44684:	bl	3afdc <bcmp@plt+0x28d00>
   44688:	mov	r1, r0
   4468c:	mov	r0, r4
   44690:	pop	{r4, sl, fp, lr}
   44694:	b	40d10 <bcmp@plt+0x2ea34>
   44698:	andeq	r1, r3, ip, lsl sp
   4469c:	ldr	r0, [r0]
   446a0:	b	3afdc <bcmp@plt+0x28d00>
   446a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   446a8:	add	fp, sp, #28
   446ac:	sub	sp, sp, #28
   446b0:	ldr	sl, [r0, #12]
   446b4:	mov	r8, r1
   446b8:	ldr	r1, [r0]
   446bc:	mov	r4, r2
   446c0:	ldr	r9, [r8]
   446c4:	ldr	r5, [sl]
   446c8:	str	r1, [sp, #24]
   446cc:	mov	r0, r9
   446d0:	bl	342fc <bcmp@plt+0x22020>
   446d4:	mov	r1, r0
   446d8:	mov	r0, r5
   446dc:	bl	49664 <bcmp@plt+0x37388>
   446e0:	cmp	r0, #0
   446e4:	beq	447a4 <bcmp@plt+0x324c8>
   446e8:	str	r4, [sp, #20]
   446ec:	ldr	r4, [r0, #4]
   446f0:	mov	r7, r0
   446f4:	cmp	r4, r7
   446f8:	bne	4470c <bcmp@plt+0x32430>
   446fc:	b	44788 <bcmp@plt+0x324ac>
   44700:	ldr	r4, [r4, #4]
   44704:	cmp	r4, r7
   44708:	beq	44788 <bcmp@plt+0x324ac>
   4470c:	ldr	r5, [r4, #8]
   44710:	ldr	r6, [sl, #4]
   44714:	mov	r0, r5
   44718:	bl	342fc <bcmp@plt+0x22020>
   4471c:	mov	r1, r0
   44720:	mov	r0, r6
   44724:	bl	49664 <bcmp@plt+0x37388>
   44728:	mov	r6, r0
   4472c:	mov	r0, r8
   44730:	mov	r1, r6
   44734:	bl	3e29c <bcmp@plt+0x2bfc0>
   44738:	ldr	r0, [r6, #12]
   4473c:	cmp	r0, #0
   44740:	bne	44700 <bcmp@plt+0x32424>
   44744:	ldr	r6, [sl, #4]
   44748:	mov	r0, r5
   4474c:	bl	342fc <bcmp@plt+0x22020>
   44750:	mov	r1, r0
   44754:	mov	r0, r6
   44758:	bl	494d0 <bcmp@plt+0x371f4>
   4475c:	ldr	r6, [sp, #24]
   44760:	mov	r1, r5
   44764:	mov	r0, r6
   44768:	bl	3b368 <bcmp@plt+0x2908c>
   4476c:	mov	r5, r0
   44770:	mov	r0, r6
   44774:	mov	r1, r5
   44778:	bl	3b3a0 <bcmp@plt+0x290c4>
   4477c:	mov	r0, r5
   44780:	bl	3a80c <bcmp@plt+0x28530>
   44784:	b	44700 <bcmp@plt+0x32424>
   44788:	ldr	r5, [sl]
   4478c:	mov	r0, r9
   44790:	bl	342fc <bcmp@plt+0x22020>
   44794:	mov	r1, r0
   44798:	mov	r0, r5
   4479c:	bl	494d0 <bcmp@plt+0x371f4>
   447a0:	ldr	r4, [sp, #20]
   447a4:	ldr	r1, [pc, #240]	; 4489c <bcmp@plt+0x325c0>
   447a8:	mov	r0, r4
   447ac:	ldr	r1, [pc, r1]
   447b0:	bl	3dd18 <bcmp@plt+0x2ba3c>
   447b4:	ldr	r5, [sl]
   447b8:	mov	r7, r0
   447bc:	mov	r0, r9
   447c0:	bl	342fc <bcmp@plt+0x22020>
   447c4:	bl	12030 <strdup@plt>
   447c8:	mov	r1, r0
   447cc:	mov	r0, r5
   447d0:	mov	r2, r7
   447d4:	bl	4917c <bcmp@plt+0x36ea0>
   447d8:	ldr	r9, [r7, #4]
   447dc:	cmp	r9, r7
   447e0:	bne	44800 <bcmp@plt+0x32524>
   447e4:	b	44894 <bcmp@plt+0x325b8>
   447e8:	mov	r0, r8
   447ec:	mov	r1, r6
   447f0:	bl	3dd80 <bcmp@plt+0x2baa4>
   447f4:	ldr	r9, [r9, #4]
   447f8:	cmp	r9, r7
   447fc:	beq	44894 <bcmp@plt+0x325b8>
   44800:	ldr	r5, [r9, #8]
   44804:	ldr	r6, [sl, #4]
   44808:	mov	r0, r5
   4480c:	bl	342fc <bcmp@plt+0x22020>
   44810:	mov	r1, r0
   44814:	mov	r0, r6
   44818:	bl	49664 <bcmp@plt+0x37388>
   4481c:	mov	r6, r0
   44820:	cmp	r0, #0
   44824:	bne	447e8 <bcmp@plt+0x3250c>
   44828:	bl	3dc9c <bcmp@plt+0x2b9c0>
   4482c:	ldr	r4, [sl, #4]
   44830:	mov	r6, r0
   44834:	mov	r0, r5
   44838:	bl	342fc <bcmp@plt+0x22020>
   4483c:	bl	12030 <strdup@plt>
   44840:	mov	r1, r0
   44844:	mov	r0, r4
   44848:	mov	r2, r6
   4484c:	bl	4917c <bcmp@plt+0x36ea0>
   44850:	mov	r0, #1
   44854:	mov	r1, #1
   44858:	mov	r2, #0
   4485c:	mov	r3, #1
   44860:	str	r0, [sp]
   44864:	mov	r0, #100	; 0x64
   44868:	str	r0, [sp, #4]
   4486c:	mov	r0, #255	; 0xff
   44870:	str	r0, [sp, #8]
   44874:	mov	r0, #0
   44878:	str	r0, [sp, #12]
   4487c:	mov	r0, r5
   44880:	bl	3a4cc <bcmp@plt+0x281f0>
   44884:	mov	r1, r0
   44888:	ldr	r0, [sp, #24]
   4488c:	bl	3b164 <bcmp@plt+0x28e88>
   44890:	b	447e8 <bcmp@plt+0x3250c>
   44894:	sub	sp, fp, #28
   44898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4489c:	andeq	r1, r3, r0, asr fp
   448a0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   448a4:	add	fp, sp, #24
   448a8:	mov	r5, r0
   448ac:	ldr	r0, [pc, #100]	; 44918 <bcmp@plt+0x3263c>
   448b0:	ldr	r0, [pc, r0]
   448b4:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   448b8:	mov	r8, r0
   448bc:	ldr	r0, [r5, #12]
   448c0:	ldr	r0, [r0, #4]
   448c4:	bl	4985c <bcmp@plt+0x37580>
   448c8:	ldr	r4, [r0, #4]
   448cc:	mov	r5, r0
   448d0:	cmp	r4, r0
   448d4:	beq	44908 <bcmp@plt+0x3262c>
   448d8:	ldr	r6, [r4, #8]
   448dc:	bl	340d4 <bcmp@plt+0x21df8>
   448e0:	mov	r7, r0
   448e4:	mov	r0, r6
   448e8:	mov	r1, r7
   448ec:	bl	350f8 <bcmp@plt+0x22e1c>
   448f0:	mov	r0, r7
   448f4:	mov	r1, r8
   448f8:	bl	3dd80 <bcmp@plt+0x2baa4>
   448fc:	ldr	r4, [r4, #4]
   44900:	cmp	r4, r5
   44904:	bne	448d8 <bcmp@plt+0x325fc>
   44908:	mov	r0, r5
   4490c:	bl	3e398 <bcmp@plt+0x2c0bc>
   44910:	mov	r0, r8
   44914:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   44918:	andeq	r1, r3, r0, asr #18
   4491c:	push	{r4, sl, fp, lr}
   44920:	add	fp, sp, #8
   44924:	ldr	r0, [r0, #12]
   44928:	ldr	r4, [r0]
   4492c:	mov	r0, r1
   44930:	bl	342fc <bcmp@plt+0x22020>
   44934:	mov	r1, r0
   44938:	mov	r0, r4
   4493c:	pop	{r4, sl, fp, lr}
   44940:	b	49664 <bcmp@plt+0x37388>
   44944:	push	{fp, lr}
   44948:	mov	fp, sp
   4494c:	cmp	r0, #0
   44950:	cmpne	r1, #0
   44954:	bne	44964 <bcmp@plt+0x32688>
   44958:	mov	r0, #1
   4495c:	bl	11fe8 <malloc@plt>
   44960:	b	44968 <bcmp@plt+0x3268c>
   44964:	bl	12204 <calloc@plt>
   44968:	cmp	r0, #0
   4496c:	popne	{fp, pc}
   44970:	bl	44974 <bcmp@plt+0x32698>
   44974:	push	{fp, lr}
   44978:	mov	fp, sp
   4497c:	ldr	r1, [pc, #12]	; 44990 <bcmp@plt+0x326b4>
   44980:	mov	r0, #1
   44984:	add	r1, pc, r1
   44988:	bl	40d10 <bcmp@plt+0x2ea34>
   4498c:	bl	121a4 <abort@plt>
   44990:	muleq	r1, r0, r6
   44994:	push	{fp, lr}
   44998:	mov	fp, sp
   4499c:	cmp	r0, #0
   449a0:	beq	449b4 <bcmp@plt+0x326d8>
   449a4:	mov	r1, r0
   449a8:	mov	r0, #1
   449ac:	bl	12204 <calloc@plt>
   449b0:	b	449bc <bcmp@plt+0x326e0>
   449b4:	mov	r0, #1
   449b8:	bl	11fe8 <malloc@plt>
   449bc:	cmp	r0, #0
   449c0:	popne	{fp, pc}
   449c4:	bl	44974 <bcmp@plt+0x32698>
   449c8:	push	{fp, lr}
   449cc:	mov	fp, sp
   449d0:	cmp	r0, #0
   449d4:	movweq	r0, #1
   449d8:	bl	11fe8 <malloc@plt>
   449dc:	cmp	r0, #0
   449e0:	popne	{fp, pc}
   449e4:	bl	44974 <bcmp@plt+0x32698>
   449e8:	push	{fp, lr}
   449ec:	mov	fp, sp
   449f0:	cmp	r1, #0
   449f4:	movweq	r1, #1
   449f8:	bl	12228 <realloc@plt>
   449fc:	cmp	r0, #0
   44a00:	popne	{fp, pc}
   44a04:	bl	44974 <bcmp@plt+0x32698>
   44a08:	push	{r4, r5, fp, lr}
   44a0c:	add	fp, sp, #8
   44a10:	cmp	r1, #0
   44a14:	mov	r5, r0
   44a18:	mov	r0, r1
   44a1c:	mov	r4, r1
   44a20:	movweq	r0, #1
   44a24:	bl	11fe8 <malloc@plt>
   44a28:	cmp	r0, #0
   44a2c:	bleq	44974 <bcmp@plt+0x32698>
   44a30:	mov	r1, r5
   44a34:	mov	r2, r4
   44a38:	pop	{r4, r5, fp, lr}
   44a3c:	b	11f34 <memcpy@plt>
   44a40:	push	{r4, r5, r6, sl, fp, lr}
   44a44:	add	fp, sp, #16
   44a48:	mov	r5, r0
   44a4c:	adds	r0, r1, #1
   44a50:	mov	r4, r1
   44a54:	movcs	r0, #1
   44a58:	bl	11fe8 <malloc@plt>
   44a5c:	cmp	r0, #0
   44a60:	beq	44a84 <bcmp@plt+0x327a8>
   44a64:	mov	r1, r5
   44a68:	mov	r2, r4
   44a6c:	mov	r6, r0
   44a70:	bl	11f34 <memcpy@plt>
   44a74:	mov	r0, #0
   44a78:	strb	r0, [r6, r4]
   44a7c:	mov	r0, r6
   44a80:	pop	{r4, r5, r6, sl, fp, pc}
   44a84:	bl	44974 <bcmp@plt+0x32698>
   44a88:	push	{r4, r5, r6, sl, fp, lr}
   44a8c:	add	fp, sp, #16
   44a90:	mov	r4, r0
   44a94:	bl	1203c <strlen@plt>
   44a98:	mov	r5, r0
   44a9c:	adds	r0, r0, #1
   44aa0:	movcs	r0, #1
   44aa4:	bl	11fe8 <malloc@plt>
   44aa8:	cmp	r0, #0
   44aac:	beq	44ad0 <bcmp@plt+0x327f4>
   44ab0:	mov	r1, r4
   44ab4:	mov	r2, r5
   44ab8:	mov	r6, r0
   44abc:	bl	11f34 <memcpy@plt>
   44ac0:	mov	r0, #0
   44ac4:	strb	r0, [r6, r5]
   44ac8:	mov	r0, r6
   44acc:	pop	{r4, r5, r6, sl, fp, pc}
   44ad0:	bl	44974 <bcmp@plt+0x32698>
   44ad4:	push	{fp, lr}
   44ad8:	mov	fp, sp
   44adc:	sub	sp, sp, #8
   44ae0:	mov	lr, r0
   44ae4:	ldr	r0, [pc, #108]	; 44b58 <bcmp@plt+0x3287c>
   44ae8:	mov	ip, r2
   44aec:	ldr	r0, [pc, r0]
   44af0:	ldr	r2, [pc, #100]	; 44b5c <bcmp@plt+0x32880>
   44af4:	cmp	r0, #1
   44af8:	add	r3, r0, #1
   44afc:	add	r2, pc, r2
   44b00:	str	r3, [r2]
   44b04:	beq	44b30 <bcmp@plt+0x32854>
   44b08:	cmp	r0, #0
   44b0c:	bne	44b54 <bcmp@plt+0x32878>
   44b10:	str	r1, [sp]
   44b14:	mov	r0, #1
   44b18:	mov	r2, lr
   44b1c:	mov	r3, ip
   44b20:	ldr	r1, [pc, #56]	; 44b60 <bcmp@plt+0x32884>
   44b24:	add	r1, pc, r1
   44b28:	bl	40d10 <bcmp@plt+0x2ea34>
   44b2c:	bl	121a4 <abort@plt>
   44b30:	ldr	r0, [pc, #44]	; 44b64 <bcmp@plt+0x32888>
   44b34:	mov	r2, lr
   44b38:	mov	r3, ip
   44b3c:	ldr	r0, [pc, r0]
   44b40:	str	r1, [sp]
   44b44:	ldr	r0, [r0]
   44b48:	ldr	r1, [pc, #24]	; 44b68 <bcmp@plt+0x3288c>
   44b4c:	add	r1, pc, r1
   44b50:	bl	11d48 <fprintf@plt>
   44b54:	bl	121a4 <abort@plt>
   44b58:	andeq	fp, r3, r0, asr r6
   44b5c:	andeq	fp, r3, r0, asr #12
   44b60:	ldrdeq	fp, [r1], -r0
   44b64:	andeq	r1, r3, r4, ror #16
   44b68:	andeq	fp, r1, r8, lsr #9
   44b6c:	rev	r2, r1
   44b70:	rev	r1, r0
   44b74:	mov	r0, r2
   44b78:	bx	lr
   44b7c:	andeq	r0, r0, r0
   44b80:	push	{r4, sl, fp, lr}
   44b84:	add	fp, sp, #8
   44b88:	mov	r0, #4
   44b8c:	bl	11fe8 <malloc@plt>
   44b90:	mov	r4, r0
   44b94:	mov	r0, #1
   44b98:	mov	r1, #28
   44b9c:	bl	12204 <calloc@plt>
   44ba0:	str	r0, [r4]
   44ba4:	mov	r0, r4
   44ba8:	pop	{r4, sl, fp, pc}
   44bac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44bb0:	add	fp, sp, #28
   44bb4:	sub	sp, sp, #20
   44bb8:	mov	r9, r0
   44bbc:	mov	r0, #8
   44bc0:	mov	r4, r3
   44bc4:	mov	r5, r2
   44bc8:	bl	449c8 <bcmp@plt+0x326ec>
   44bcc:	ldr	sl, [fp, #8]
   44bd0:	str	r4, [sp, #16]
   44bd4:	str	r5, [sp, #12]
   44bd8:	str	r5, [r0]
   44bdc:	str	r4, [r0, #4]
   44be0:	ldr	r1, [sl]
   44be4:	bl	3dd80 <bcmp@plt+0x2baa4>
   44be8:	ldr	r8, [r9]
   44bec:	mov	r1, r8
   44bf0:	ldr	r0, [r1, #8]!
   44bf4:	str	r1, [sp, #8]
   44bf8:	ldr	r1, [r8, #12]
   44bfc:	cmp	r0, r1
   44c00:	bcc	44c20 <bcmp@plt+0x32944>
   44c04:	ldm	r8, {r0, r1}
   44c08:	mov	r2, #1
   44c0c:	cmp	r0, r1, lsl #1
   44c10:	mvnhi	r2, #0
   44c14:	add	r1, r0, r2
   44c18:	mov	r0, r8
   44c1c:	bl	45380 <bcmp@plt+0x330a4>
   44c20:	ldr	r0, [sp, #16]
   44c24:	ldr	r1, [sp, #12]
   44c28:	ldr	r7, [r8]
   44c2c:	ldr	ip, [r8, #16]
   44c30:	mov	r5, #2
   44c34:	eor	r0, r1, r0, lsr #1
   44c38:	sub	r4, r7, #1
   44c3c:	eor	r1, r0, r1, lsl #11
   44c40:	mvn	r0, #3
   44c44:	and	r2, r4, r1
   44c48:	and	r3, r0, r2, lsr #2
   44c4c:	mov	r0, #30
   44c50:	ldr	r6, [ip, r3]
   44c54:	and	r3, r0, r2, lsl #1
   44c58:	tst	r6, r5, lsl r3
   44c5c:	beq	44c68 <bcmp@plt+0x3298c>
   44c60:	mov	r1, r2
   44c64:	b	44d5c <bcmp@plt+0x32a80>
   44c68:	lsr	r3, r1, #3
   44c6c:	str	r7, [sp]
   44c70:	mov	r6, r2
   44c74:	str	r9, [sp, #4]
   44c78:	eor	r1, r3, r1, lsl #3
   44c7c:	orr	r1, r1, #1
   44c80:	and	sl, r4, r1
   44c84:	mov	r1, r7
   44c88:	mvn	r7, #3
   44c8c:	b	44cac <bcmp@plt+0x329d0>
   44c90:	mov	r3, #1
   44c94:	tst	r9, r3, lsl lr
   44c98:	add	r3, r6, sl
   44c9c:	movne	r1, r6
   44ca0:	and	r6, r3, r4
   44ca4:	cmp	r6, r2
   44ca8:	beq	44d2c <bcmp@plt+0x32a50>
   44cac:	and	r3, r7, r6, lsr #2
   44cb0:	and	lr, r0, r6, lsl #1
   44cb4:	ldr	r9, [ip, r3]
   44cb8:	tst	r5, r9, lsr lr
   44cbc:	bne	44d04 <bcmp@plt+0x32a28>
   44cc0:	lsr	r3, r9, lr
   44cc4:	tst	r3, #1
   44cc8:	bne	44c90 <bcmp@plt+0x329b4>
   44ccc:	ldr	r3, [r8, #20]
   44cd0:	mov	r5, ip
   44cd4:	ldr	r0, [sp, #12]
   44cd8:	ldr	ip, [r3, r6, lsl #3]!
   44cdc:	ldr	r3, [r3, #4]
   44ce0:	eor	r7, ip, r0
   44ce4:	ldr	r0, [sp, #16]
   44ce8:	mov	ip, r5
   44cec:	mov	r5, #2
   44cf0:	eor	r3, r3, r0
   44cf4:	mov	r0, #30
   44cf8:	orrs	r3, r7, r3
   44cfc:	mvn	r7, #3
   44d00:	bne	44c90 <bcmp@plt+0x329b4>
   44d04:	mov	r2, #2
   44d08:	ldr	sl, [fp, #8]
   44d0c:	ldr	r3, [sp]
   44d10:	and	r2, r9, r2, lsl lr
   44d14:	ldr	r9, [sp, #4]
   44d18:	clz	r2, r2
   44d1c:	lsr	r7, r2, #5
   44d20:	mov	r2, r6
   44d24:	mov	r6, r1
   44d28:	b	44d48 <bcmp@plt+0x32a6c>
   44d2c:	ldr	r3, [sp]
   44d30:	ldr	r9, [sp, #4]
   44d34:	ldr	sl, [fp, #8]
   44d38:	mov	r7, #1
   44d3c:	cmp	r1, r3
   44d40:	mov	r6, r3
   44d44:	bne	44d5c <bcmp@plt+0x32a80>
   44d48:	cmp	r6, r3
   44d4c:	moveq	r6, r2
   44d50:	cmp	r7, #0
   44d54:	movne	r6, r2
   44d58:	mov	r1, r6
   44d5c:	lsr	r2, r1, #4
   44d60:	and	r6, r0, r1, lsl #1
   44d64:	ldr	r7, [ip, r2, lsl #2]
   44d68:	tst	r5, r7, lsr r6
   44d6c:	bne	44da4 <bcmp@plt+0x32ac8>
   44d70:	lsr	r3, r7, r6
   44d74:	tst	r3, #1
   44d78:	beq	44de0 <bcmp@plt+0x32b04>
   44d7c:	ldr	r3, [r8, #20]
   44d80:	ldr	r0, [sp, #12]
   44d84:	str	r0, [r3, r1, lsl #3]!
   44d88:	ldr	r4, [sp, #16]
   44d8c:	str	r4, [r3, #4]
   44d90:	mov	r3, #3
   44d94:	bic	r3, r7, r3, lsl r6
   44d98:	str	r3, [ip, r2, lsl #2]
   44d9c:	add	r2, r8, #4
   44da0:	b	44dd4 <bcmp@plt+0x32af8>
   44da4:	ldr	r3, [r8, #20]
   44da8:	ldr	r0, [sp, #12]
   44dac:	str	r0, [r3, r1, lsl #3]!
   44db0:	ldr	r4, [sp, #16]
   44db4:	str	r4, [r3, #4]
   44db8:	mov	r3, #3
   44dbc:	bic	r3, r7, r3, lsl r6
   44dc0:	str	r3, [ip, r2, lsl #2]
   44dc4:	ldr	r2, [sp, #8]
   44dc8:	ldr	r0, [r8, #4]
   44dcc:	add	r0, r0, #1
   44dd0:	str	r0, [r8, #4]
   44dd4:	ldr	r0, [r2]
   44dd8:	add	r0, r0, #1
   44ddc:	str	r0, [r2]
   44de0:	ldr	r0, [r9]
   44de4:	ldr	r0, [r0, #24]
   44de8:	str	sl, [r0, r1, lsl #2]
   44dec:	sub	sp, fp, #28
   44df0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44df4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44df8:	add	fp, sp, #28
   44dfc:	sub	sp, sp, #20
   44e00:	str	r3, [sp, #12]
   44e04:	str	r2, [sp, #8]
   44e08:	mov	r4, #0
   44e0c:	ldr	r5, [r0]
   44e10:	ldr	r6, [r5]
   44e14:	cmp	r6, #0
   44e18:	beq	44f34 <bcmp@plt+0x32c58>
   44e1c:	eor	r1, r2, r3, lsr #1
   44e20:	sub	lr, r6, #1
   44e24:	str	r6, [sp, #4]
   44e28:	mov	sl, #30
   44e2c:	str	r0, [sp]
   44e30:	eor	r1, r1, r2, lsl #11
   44e34:	lsr	r7, r1, #3
   44e38:	and	r8, lr, r1
   44e3c:	eor	r7, r7, r1, lsl #3
   44e40:	ldr	r1, [r5, #16]
   44e44:	mov	r6, r8
   44e48:	orr	r7, r7, #1
   44e4c:	and	r4, lr, r7
   44e50:	mvn	r7, #3
   44e54:	b	44e68 <bcmp@plt+0x32b8c>
   44e58:	add	r0, r6, r4
   44e5c:	and	r6, r0, lr
   44e60:	cmp	r6, r8
   44e64:	beq	44f30 <bcmp@plt+0x32c54>
   44e68:	and	r0, r7, r6, lsr #2
   44e6c:	and	ip, sl, r6, lsl #1
   44e70:	ldr	r9, [r1, r0]
   44e74:	mov	r0, #2
   44e78:	tst	r0, r9, lsr ip
   44e7c:	bne	44eb0 <bcmp@plt+0x32bd4>
   44e80:	lsr	r0, r9, ip
   44e84:	tst	r0, #1
   44e88:	bne	44e58 <bcmp@plt+0x32b7c>
   44e8c:	ldr	r0, [r5, #20]
   44e90:	ldr	sl, [r0, r6, lsl #3]!
   44e94:	ldr	r0, [r0, #4]
   44e98:	eor	r7, sl, r2
   44e9c:	mov	sl, #30
   44ea0:	eor	r0, r0, r3
   44ea4:	orrs	r0, r7, r0
   44ea8:	mvn	r7, #3
   44eac:	bne	44e58 <bcmp@plt+0x32b7c>
   44eb0:	mov	r0, #3
   44eb4:	mov	r4, #0
   44eb8:	tst	r9, r0, lsl ip
   44ebc:	ldr	r0, [sp, #4]
   44ec0:	movne	r6, r0
   44ec4:	cmp	r6, r0
   44ec8:	beq	44f34 <bcmp@plt+0x32c58>
   44ecc:	ldr	r0, [r5, #24]
   44ed0:	ldr	r4, [r0, r6, lsl #2]
   44ed4:	add	r0, sp, #8
   44ed8:	ldr	r1, [r4]
   44edc:	bl	3e1e0 <bcmp@plt+0x2bf04>
   44ee0:	ldr	r0, [sp]
   44ee4:	ldr	r0, [r0]
   44ee8:	ldr	r1, [r0]
   44eec:	cmp	r1, r6
   44ef0:	beq	44f34 <bcmp@plt+0x32c58>
   44ef4:	mov	r1, #30
   44ef8:	lsr	r3, r6, #4
   44efc:	and	r2, r1, r6, lsl #1
   44f00:	ldr	r1, [r0, #16]
   44f04:	mov	r6, #3
   44f08:	ldr	r7, [r1, r3, lsl #2]
   44f0c:	tst	r7, r6, lsl r2
   44f10:	bne	44f34 <bcmp@plt+0x32c58>
   44f14:	mov	r6, #1
   44f18:	orr	r2, r7, r6, lsl r2
   44f1c:	str	r2, [r1, r3, lsl #2]
   44f20:	ldr	r1, [r0, #4]
   44f24:	sub	r1, r1, #1
   44f28:	str	r1, [r0, #4]
   44f2c:	b	44f34 <bcmp@plt+0x32c58>
   44f30:	mov	r4, #0
   44f34:	mov	r0, r4
   44f38:	sub	sp, fp, #28
   44f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44f40:	cmp	r0, #0
   44f44:	bxeq	lr
   44f48:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   44f4c:	add	fp, sp, #24
   44f50:	ldr	r5, [r0]
   44f54:	mov	r8, r0
   44f58:	ldr	r0, [r5]
   44f5c:	cmp	r0, #0
   44f60:	beq	44fc4 <bcmp@plt+0x32ce8>
   44f64:	mov	r6, #0
   44f68:	mvn	r9, #3
   44f6c:	mov	r4, #3
   44f70:	mov	r7, #0
   44f74:	b	44f8c <bcmp@plt+0x32cb0>
   44f78:	ldr	r0, [r5]
   44f7c:	add	r7, r7, #1
   44f80:	add	r6, r6, #2
   44f84:	cmp	r7, r0
   44f88:	beq	44fc4 <bcmp@plt+0x32ce8>
   44f8c:	ldr	r1, [r5, #16]
   44f90:	and	r0, r9, r7, lsr #2
   44f94:	ldr	r0, [r1, r0]
   44f98:	and	r1, r6, #30
   44f9c:	tst	r0, r4, lsl r1
   44fa0:	bne	44f78 <bcmp@plt+0x32c9c>
   44fa4:	ldr	r0, [r5, #24]
   44fa8:	ldr	r5, [r0, r7, lsl #2]
   44fac:	ldr	r0, [r5]
   44fb0:	bl	3e398 <bcmp@plt+0x2c0bc>
   44fb4:	mov	r0, r5
   44fb8:	bl	11f10 <free@plt>
   44fbc:	ldr	r5, [r8]
   44fc0:	b	44f78 <bcmp@plt+0x32c9c>
   44fc4:	cmp	r5, #0
   44fc8:	beq	44fec <bcmp@plt+0x32d10>
   44fcc:	ldr	r0, [r5, #20]
   44fd0:	bl	11f10 <free@plt>
   44fd4:	ldr	r0, [r5, #16]
   44fd8:	bl	11f10 <free@plt>
   44fdc:	ldr	r0, [r5, #24]
   44fe0:	bl	11f10 <free@plt>
   44fe4:	mov	r0, r5
   44fe8:	bl	11f10 <free@plt>
   44fec:	mov	r0, r8
   44ff0:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   44ff4:	b	11f10 <free@plt>
   44ff8:	push	{r4, sl, fp, lr}
   44ffc:	add	fp, sp, #8
   45000:	mov	r4, r0
   45004:	ldr	r0, [r0]
   45008:	bl	3e398 <bcmp@plt+0x2c0bc>
   4500c:	mov	r0, r4
   45010:	pop	{r4, sl, fp, lr}
   45014:	b	11f10 <free@plt>
   45018:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4501c:	add	fp, sp, #28
   45020:	sub	sp, sp, #8
   45024:	ldr	lr, [r0]
   45028:	mov	r0, #0
   4502c:	ldr	r7, [lr]
   45030:	cmp	r7, #0
   45034:	beq	450f8 <bcmp@plt+0x32e1c>
   45038:	eor	r0, r2, r3, lsr #1
   4503c:	ldr	sl, [lr, #16]
   45040:	sub	r4, r7, #1
   45044:	str	r3, [sp, #4]
   45048:	str	r7, [sp]
   4504c:	mvn	r3, #3
   45050:	mov	r5, #30
   45054:	mov	r7, #2
   45058:	eor	r0, r0, r2, lsl #11
   4505c:	lsr	r1, r0, #3
   45060:	and	r6, r4, r0
   45064:	eor	r1, r1, r0, lsl #3
   45068:	orr	r1, r1, #1
   4506c:	and	r9, r4, r1
   45070:	mov	r1, r6
   45074:	b	45088 <bcmp@plt+0x32dac>
   45078:	add	r0, r1, r9
   4507c:	and	r1, r0, r4
   45080:	cmp	r1, r6
   45084:	beq	45100 <bcmp@plt+0x32e24>
   45088:	and	r0, r3, r1, lsr #2
   4508c:	ldr	ip, [sl, r0]
   45090:	and	r0, r5, r1, lsl #1
   45094:	tst	r7, ip, lsr r0
   45098:	bne	450d4 <bcmp@plt+0x32df8>
   4509c:	lsr	r8, ip, r0
   450a0:	tst	r8, #1
   450a4:	bne	45078 <bcmp@plt+0x32d9c>
   450a8:	ldr	r3, [lr, #20]
   450ac:	ldr	r7, [sp, #4]
   450b0:	ldr	r5, [r3, r1, lsl #3]!
   450b4:	ldr	r3, [r3, #4]
   450b8:	eor	r5, r5, r2
   450bc:	eor	r3, r3, r7
   450c0:	mov	r7, #2
   450c4:	orrs	r3, r5, r3
   450c8:	mov	r5, #30
   450cc:	mvn	r3, #3
   450d0:	bne	45078 <bcmp@plt+0x32d9c>
   450d4:	mov	r2, #3
   450d8:	tst	ip, r2, lsl r0
   450dc:	ldr	r0, [sp]
   450e0:	movne	r1, r0
   450e4:	cmp	r1, r0
   450e8:	mov	r0, #0
   450ec:	beq	450f8 <bcmp@plt+0x32e1c>
   450f0:	ldr	r0, [lr, #24]
   450f4:	ldr	r0, [r0, r1, lsl #2]
   450f8:	sub	sp, fp, #28
   450fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45100:	mov	r0, #0
   45104:	sub	sp, fp, #28
   45108:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4510c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45110:	add	fp, sp, #28
   45114:	sub	sp, sp, #20
   45118:	str	r0, [sp]
   4511c:	ldr	r0, [r1]
   45120:	ldr	r4, [r0, #4]
   45124:	str	r0, [sp, #12]
   45128:	cmp	r4, r0
   4512c:	beq	45270 <bcmp@plt+0x32f94>
   45130:	ldr	r0, [sp]
   45134:	ldr	lr, [r0]
   45138:	b	4514c <bcmp@plt+0x32e70>
   4513c:	ldr	r4, [sp, #16]
   45140:	ldr	r0, [sp, #12]
   45144:	cmp	r4, r0
   45148:	beq	45270 <bcmp@plt+0x32f94>
   4514c:	ldr	r5, [lr]
   45150:	mov	r0, r4
   45154:	ldr	r4, [r4, #4]
   45158:	cmp	r5, #0
   4515c:	beq	45140 <bcmp@plt+0x32e64>
   45160:	ldr	r1, [r0, #8]
   45164:	str	r4, [sp, #16]
   45168:	str	r0, [sp, #4]
   4516c:	sub	r7, r5, #1
   45170:	ldm	r1, {r3, ip}
   45174:	str	r5, [sp, #8]
   45178:	eor	r2, r3, ip, lsr #1
   4517c:	eor	r2, r2, r3, lsl #11
   45180:	lsr	r4, r2, #3
   45184:	eor	r4, r4, r2, lsl #3
   45188:	orr	r4, r4, #1
   4518c:	and	r5, r4, r7
   45190:	and	r4, r7, r2
   45194:	ldr	r2, [lr, #16]
   45198:	mov	r8, r4
   4519c:	b	451b0 <bcmp@plt+0x32ed4>
   451a0:	add	r0, r8, r5
   451a4:	and	r8, r0, r7
   451a8:	cmp	r8, r4
   451ac:	beq	4513c <bcmp@plt+0x32e60>
   451b0:	mvn	r0, #3
   451b4:	and	r6, r0, r8, lsr #2
   451b8:	mov	r0, #30
   451bc:	and	sl, r0, r8, lsl #1
   451c0:	mov	r0, #2
   451c4:	ldr	r6, [r2, r6]
   451c8:	tst	r0, r6, lsr sl
   451cc:	bne	451f8 <bcmp@plt+0x32f1c>
   451d0:	lsr	r9, r6, sl
   451d4:	tst	r9, #1
   451d8:	bne	451a0 <bcmp@plt+0x32ec4>
   451dc:	ldr	r1, [lr, #20]
   451e0:	ldr	r0, [r1, r8, lsl #3]!
   451e4:	ldr	r1, [r1, #4]
   451e8:	eor	r0, r0, r3
   451ec:	eor	r1, r1, ip
   451f0:	orrs	r0, r0, r1
   451f4:	bne	451a0 <bcmp@plt+0x32ec4>
   451f8:	mov	r0, #3
   451fc:	ldr	r4, [sp, #16]
   45200:	tst	r6, r0, lsl sl
   45204:	ldr	r0, [sp, #8]
   45208:	movne	r8, r0
   4520c:	cmp	r8, r0
   45210:	beq	45140 <bcmp@plt+0x32e64>
   45214:	ldr	r0, [sp, #4]
   45218:	ldr	r1, [sp, #12]
   4521c:	bl	3e180 <bcmp@plt+0x2bea4>
   45220:	ldr	r0, [sp]
   45224:	ldr	lr, [r0]
   45228:	ldr	r0, [lr]
   4522c:	cmp	r0, r8
   45230:	beq	45140 <bcmp@plt+0x32e64>
   45234:	mov	r0, #30
   45238:	lsr	r2, r8, #4
   4523c:	mov	r7, #3
   45240:	and	r1, r0, r8, lsl #1
   45244:	ldr	r0, [lr, #16]
   45248:	ldr	r3, [r0, r2, lsl #2]
   4524c:	tst	r3, r7, lsl r1
   45250:	bne	45140 <bcmp@plt+0x32e64>
   45254:	mov	r7, #1
   45258:	orr	r1, r3, r7, lsl r1
   4525c:	str	r1, [r0, r2, lsl #2]
   45260:	ldr	r0, [lr, #4]
   45264:	sub	r0, r0, #1
   45268:	str	r0, [lr, #4]
   4526c:	b	45140 <bcmp@plt+0x32e64>
   45270:	sub	sp, fp, #28
   45274:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45278:	push	{r4, sl, fp, lr}
   4527c:	add	fp, sp, #8
   45280:	sub	sp, sp, #8
   45284:	mov	r4, r0
   45288:	mov	r1, sp
   4528c:	mov	r0, #1
   45290:	bl	11ee0 <clock_gettime@plt>
   45294:	ldm	sp, {r1, r2}
   45298:	orr	r0, r2, r4
   4529c:	rev	r2, r2
   452a0:	eor	r1, r1, r2
   452a4:	sub	sp, fp, #8
   452a8:	pop	{r4, sl, fp, pc}
   452ac:	push	{r4, sl, fp, lr}
   452b0:	add	fp, sp, #8
   452b4:	sub	sp, sp, #8
   452b8:	mov	r0, #0
   452bc:	bl	12174 <time@plt>
   452c0:	mov	r4, r0
   452c4:	mov	r1, sp
   452c8:	mov	r0, #1
   452cc:	bl	11ee0 <clock_gettime@plt>
   452d0:	ldm	sp, {r1, r2}
   452d4:	orr	r0, r2, r4
   452d8:	rev	r2, r2
   452dc:	eor	r1, r1, r2
   452e0:	sub	sp, fp, #8
   452e4:	pop	{r4, sl, fp, pc}
   452e8:	ldr	r0, [r0]
   452ec:	bx	lr
   452f0:	ldr	r0, [r0, #4]
   452f4:	bx	lr
   452f8:	push	{r4, r5, fp, lr}
   452fc:	add	fp, sp, #8
   45300:	mov	r5, r0
   45304:	mov	r0, #8
   45308:	bl	44994 <bcmp@plt+0x326b8>
   4530c:	cmp	r0, #0
   45310:	beq	4533c <bcmp@plt+0x33060>
   45314:	str	r5, [r0, #4]
   45318:	mov	r4, r0
   4531c:	ldr	r0, [pc, #36]	; 45348 <bcmp@plt+0x3306c>
   45320:	ldr	r0, [pc, r0]
   45324:	ldr	r1, [pc, #32]	; 4534c <bcmp@plt+0x33070>
   45328:	ldr	r1, [pc, r1]
   4532c:	bl	3dc68 <bcmp@plt+0x2b98c>
   45330:	str	r0, [r4]
   45334:	mov	r0, r4
   45338:	pop	{r4, r5, fp, pc}
   4533c:	mov	r4, #0
   45340:	mov	r0, r4
   45344:	pop	{r4, r5, fp, pc}
   45348:	andeq	r1, r3, r4, lsr r0
   4534c:	andeq	r1, r3, r4, lsl #1
   45350:	ldrd	r2, [r1]
   45354:	ldrd	r0, [r0]
   45358:	eor	r1, r1, r3
   4535c:	eor	r0, r0, r2
   45360:	orr	r0, r0, r1
   45364:	clz	r0, r0
   45368:	lsr	r0, r0, #5
   4536c:	bx	lr
   45370:	b	11f10 <free@plt>
   45374:	ldr	r0, [r0]
   45378:	ldr	r0, [r0, #12]
   4537c:	bx	lr
   45380:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45384:	add	fp, sp, #28
   45388:	sub	sp, sp, #28
   4538c:	sub	r1, r1, #1
   45390:	vldr	d16, [pc, #624]	; 45608 <bcmp@plt+0x3332c>
   45394:	vmov.f64	d17, #96	; 0x3f000000  0.5
   45398:	orr	r1, r1, r1, lsr #1
   4539c:	orr	r1, r1, r1, lsr #2
   453a0:	orr	r1, r1, r1, lsr #4
   453a4:	orr	r1, r1, r1, lsr #8
   453a8:	orr	r1, r1, r1, lsr #16
   453ac:	add	r7, r1, #1
   453b0:	cmp	r7, #4
   453b4:	movls	r7, #4
   453b8:	vmov	s0, r7
   453bc:	vcvt.f64.u32	d18, s0
   453c0:	vmla.f64	d17, d18, d16
   453c4:	vcvt.u32.f64	s0, d17
   453c8:	ldr	r1, [r0, #4]
   453cc:	vmov	r8, s0
   453d0:	cmp	r1, r8
   453d4:	bcs	45600 <bcmp@plt+0x33324>
   453d8:	mvn	r1, #3
   453dc:	cmp	r7, #16
   453e0:	str	r0, [sp, #12]
   453e4:	and	r6, r1, r7, lsr #2
   453e8:	movwcc	r6, #4
   453ec:	mov	r0, r6
   453f0:	bl	11fe8 <malloc@plt>
   453f4:	ldr	r5, [sp, #12]
   453f8:	mov	r1, #170	; 0xaa
   453fc:	mov	r2, r6
   45400:	mov	r4, r0
   45404:	bl	12144 <memset@plt>
   45408:	ldr	lr, [r5]
   4540c:	cmp	lr, r7
   45410:	bcs	45438 <bcmp@plt+0x3315c>
   45414:	ldr	r0, [r5, #20]
   45418:	lsl	r1, r7, #3
   4541c:	bl	12228 <realloc@plt>
   45420:	str	r0, [r5, #20]
   45424:	lsl	r1, r7, #2
   45428:	ldr	r0, [r5, #24]
   4542c:	bl	12228 <realloc@plt>
   45430:	str	r0, [r5, #24]
   45434:	ldr	lr, [r5]
   45438:	cmp	lr, #0
   4543c:	beq	455e4 <bcmp@plt+0x33308>
   45440:	str	r8, [sp]
   45444:	str	r7, [sp, #4]
   45448:	sub	r0, r7, #1
   4544c:	mov	r7, #0
   45450:	mov	r8, #30
   45454:	mvn	r9, #3
   45458:	mov	ip, #2
   4545c:	b	45494 <bcmp@plt+0x331b8>
   45460:	ldr	r1, [r6, #20]
   45464:	str	r7, [r1, r9, lsl #3]!
   45468:	ldr	r2, [sp, #24]
   4546c:	ldr	r7, [sp, #8]
   45470:	str	r2, [r1, #4]
   45474:	ldr	r2, [sp, #20]
   45478:	ldr	r1, [r6, #24]
   4547c:	str	r2, [r1, r9, lsl #2]
   45480:	mvn	r9, #3
   45484:	ldr	r5, [sp, #12]
   45488:	add	r7, r7, #1
   4548c:	cmp	r7, lr
   45490:	beq	455b4 <bcmp@plt+0x332d8>
   45494:	ldr	r2, [r5, #16]
   45498:	and	r3, r9, r7, lsr #2
   4549c:	and	r1, r8, r7, lsl #1
   454a0:	mov	r5, #3
   454a4:	mov	r6, r2
   454a8:	ldr	r3, [r6, r3]!
   454ac:	tst	r3, r5, lsl r1
   454b0:	bne	45484 <bcmp@plt+0x331a8>
   454b4:	str	r2, [sp, #16]
   454b8:	mov	r2, #1
   454bc:	str	r7, [sp, #8]
   454c0:	orr	r1, r3, r2, lsl r1
   454c4:	ldr	r2, [sp, #12]
   454c8:	ldr	r5, [r2, #24]
   454cc:	ldr	r3, [r2, #20]
   454d0:	ldr	r2, [r5, r7, lsl #2]
   454d4:	ldr	r7, [r3, r7, lsl #3]!
   454d8:	str	r2, [sp, #20]
   454dc:	ldr	r2, [r3, #4]
   454e0:	str	r1, [r6]
   454e4:	eor	r1, r7, r2, lsr #1
   454e8:	mov	r5, r4
   454ec:	str	r2, [sp, #24]
   454f0:	eor	r3, r1, r7, lsl #11
   454f4:	and	r9, r0, r3
   454f8:	lsr	sl, r9, #4
   454fc:	and	r1, r8, r9, lsl #1
   45500:	ldr	r6, [r5, sl, lsl #2]!
   45504:	tst	r6, ip, lsl r1
   45508:	bne	4553c <bcmp@plt+0x33260>
   4550c:	lsr	r1, r3, #3
   45510:	eor	r1, r1, r3, lsl #3
   45514:	orr	r1, r1, #1
   45518:	and	r3, r1, r0
   4551c:	add	r1, r9, r3
   45520:	and	r9, r1, r0
   45524:	lsr	sl, r9, #4
   45528:	and	r1, r8, r9, lsl #1
   4552c:	ldr	r6, [r4, sl, lsl #2]
   45530:	tst	r6, ip, lsl r1
   45534:	beq	4551c <bcmp@plt+0x33240>
   45538:	add	r5, r4, sl, lsl #2
   4553c:	lsl	r3, ip, r1
   45540:	bic	r3, r6, r3
   45544:	ldr	r6, [sp, #12]
   45548:	str	r3, [r5]
   4554c:	ldr	lr, [r6]
   45550:	cmp	r9, lr
   45554:	bcs	45460 <bcmp@plt+0x33184>
   45558:	ldr	r2, [sp, #16]
   4555c:	ldr	r3, [r2, sl, lsl #2]
   45560:	mov	r2, #3
   45564:	tst	r3, r2, lsl r1
   45568:	bne	45460 <bcmp@plt+0x33184>
   4556c:	ldr	r3, [r6, #20]
   45570:	ldr	r5, [sp, #24]
   45574:	ldr	lr, [r3, r9, lsl #3]!
   45578:	ldr	r2, [r3, #4]
   4557c:	str	r5, [r3, #4]
   45580:	str	r7, [r3]
   45584:	ldr	r5, [sp, #20]
   45588:	ldr	r3, [r6, #24]
   4558c:	ldr	r7, [r3, r9, lsl #2]
   45590:	str	r5, [r3, r9, lsl #2]
   45594:	mov	r5, #1
   45598:	ldr	r6, [r6, #16]
   4559c:	str	r7, [sp, #20]
   455a0:	mov	r7, lr
   455a4:	str	r6, [sp, #16]
   455a8:	ldr	r3, [r6, sl, lsl #2]!
   455ac:	orr	r1, r3, r5, lsl r1
   455b0:	b	454e0 <bcmp@plt+0x33204>
   455b4:	ldr	r7, [sp, #4]
   455b8:	ldr	r8, [sp]
   455bc:	cmp	lr, r7
   455c0:	bls	455e4 <bcmp@plt+0x33308>
   455c4:	ldr	r0, [r5, #20]
   455c8:	lsl	r1, r7, #3
   455cc:	bl	12228 <realloc@plt>
   455d0:	str	r0, [r5, #20]
   455d4:	lsl	r1, r7, #2
   455d8:	ldr	r0, [r5, #24]
   455dc:	bl	12228 <realloc@plt>
   455e0:	str	r0, [r5, #24]
   455e4:	ldr	r0, [r5, #16]
   455e8:	bl	11f10 <free@plt>
   455ec:	str	r7, [r5]
   455f0:	ldr	r0, [r5, #4]
   455f4:	str	r0, [r5, #8]
   455f8:	str	r8, [r5, #12]
   455fc:	str	r4, [r5, #16]
   45600:	sub	sp, fp, #28
   45604:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45608:	beq	fa18a0 <bcmp@plt+0xf8f5c4>
   4560c:	svccc	0x00e8a3d7
   45610:	push	{r4, r5, r6, sl, fp, lr}
   45614:	add	fp, sp, #16
   45618:	movw	r3, #48879	; 0xbeef
   4561c:	add	r2, r2, r1, lsl #2
   45620:	cmp	r1, #4
   45624:	movt	r3, #57005	; 0xdead
   45628:	add	ip, r2, r3
   4562c:	bcc	456cc <bcmp@plt+0x333f0>
   45630:	mov	lr, ip
   45634:	mov	r6, ip
   45638:	ldm	r0, {r2, r4, r5}
   4563c:	add	r5, r5, ip
   45640:	add	r4, r4, lr
   45644:	sub	r1, r1, #3
   45648:	add	r0, r0, #12
   4564c:	add	r3, r5, r4
   45650:	cmp	r1, #3
   45654:	add	r2, r2, r6
   45658:	sub	r2, r2, r5
   4565c:	eor	r2, r2, r5, ror #28
   45660:	sub	r5, r4, r2
   45664:	add	r6, r2, r3
   45668:	eor	r2, r5, r2, ror #26
   4566c:	sub	r3, r3, r2
   45670:	add	r5, r2, r6
   45674:	eor	r2, r3, r2, ror #24
   45678:	sub	r6, r6, r2
   4567c:	add	r3, r2, r5
   45680:	eor	r2, r6, r2, ror #16
   45684:	sub	r5, r5, r2
   45688:	add	r6, r2, r3
   4568c:	eor	r2, r5, r2, ror #13
   45690:	sub	r3, r3, r2
   45694:	add	lr, r2, r6
   45698:	eor	ip, r3, r2, ror #28
   4569c:	bhi	45638 <bcmp@plt+0x3335c>
   456a0:	cmp	r1, #1
   456a4:	beq	456dc <bcmp@plt+0x33400>
   456a8:	cmp	r1, #2
   456ac:	beq	456c0 <bcmp@plt+0x333e4>
   456b0:	cmp	r1, #3
   456b4:	bne	4571c <bcmp@plt+0x33440>
   456b8:	ldr	r1, [r0, #8]
   456bc:	add	ip, r1, ip
   456c0:	ldr	r1, [r0, #4]
   456c4:	add	lr, r1, lr
   456c8:	b	456dc <bcmp@plt+0x33400>
   456cc:	mov	r6, ip
   456d0:	mov	lr, ip
   456d4:	cmp	r1, #1
   456d8:	bne	456a8 <bcmp@plt+0x333cc>
   456dc:	ldr	r0, [r0]
   456e0:	eor	r1, ip, lr
   456e4:	sub	r1, r1, lr, ror #18
   456e8:	add	r0, r0, r6
   456ec:	eor	r0, r0, r1
   456f0:	sub	r0, r0, r1, ror #21
   456f4:	eor	r2, r0, lr
   456f8:	sub	r2, r2, r0, ror #7
   456fc:	eor	r1, r2, r1
   45700:	sub	r1, r1, r2, ror #16
   45704:	eor	r0, r1, r0
   45708:	sub	r0, r0, r1, ror #28
   4570c:	eor	r2, r0, r2
   45710:	sub	r0, r2, r0, ror #18
   45714:	eor	r1, r0, r1
   45718:	sub	ip, r1, r0, ror #8
   4571c:	mov	r0, ip
   45720:	pop	{r4, r5, r6, sl, fp, pc}
   45724:	ldr	r2, [r0, #12]
   45728:	mov	r1, #0
   4572c:	cmp	r2, #14
   45730:	bcc	45748 <bcmp@plt+0x3346c>
   45734:	sub	r1, r2, #14
   45738:	str	r1, [r0, #12]
   4573c:	ldr	r1, [r0, #40]	; 0x28
   45740:	add	r2, r1, #14
   45744:	str	r2, [r0, #40]	; 0x28
   45748:	mov	r0, r1
   4574c:	bx	lr
   45750:	ldr	r2, [r0, #12]
   45754:	mov	r1, #0
   45758:	cmp	r2, #20
   4575c:	bcc	45774 <bcmp@plt+0x33498>
   45760:	sub	r1, r2, #20
   45764:	str	r1, [r0, #12]
   45768:	ldr	r1, [r0, #40]	; 0x28
   4576c:	add	r2, r1, #20
   45770:	str	r2, [r0, #40]	; 0x28
   45774:	mov	r0, r1
   45778:	bx	lr
   4577c:	ldr	r2, [r0, #12]
   45780:	mov	r1, #0
   45784:	cmp	r2, #40	; 0x28
   45788:	bcc	457a0 <bcmp@plt+0x334c4>
   4578c:	sub	r1, r2, #40	; 0x28
   45790:	str	r1, [r0, #12]
   45794:	ldr	r1, [r0, #40]	; 0x28
   45798:	add	r2, r1, #40	; 0x28
   4579c:	str	r2, [r0, #40]	; 0x28
   457a0:	mov	r0, r1
   457a4:	bx	lr
   457a8:	push	{r4, sl, fp, lr}
   457ac:	add	fp, sp, #8
   457b0:	mov	r4, r0
   457b4:	ldr	r0, [r0, #40]	; 0x28
   457b8:	ldrb	r0, [r0]
   457bc:	lsr	r0, r0, #4
   457c0:	bl	36088 <bcmp@plt+0x23dac>
   457c4:	mov	r1, r0
   457c8:	mov	r0, #0
   457cc:	cmp	r1, #1
   457d0:	blt	457f4 <bcmp@plt+0x33518>
   457d4:	ldr	r2, [r4, #12]
   457d8:	cmp	r2, r1
   457dc:	popcc	{r4, sl, fp, pc}
   457e0:	sub	r0, r2, r1
   457e4:	str	r0, [r4, #12]
   457e8:	ldr	r0, [r4, #40]	; 0x28
   457ec:	add	r1, r0, r1
   457f0:	str	r1, [r4, #40]	; 0x28
   457f4:	pop	{r4, sl, fp, pc}
   457f8:	ldr	r2, [r0, #12]
   457fc:	mov	r1, r0
   45800:	ldr	r0, [r0, #40]	; 0x28
   45804:	cmp	r2, #8
   45808:	subcs	r2, r2, #8
   4580c:	strcs	r2, [r1, #12]
   45810:	addcs	r2, r0, #8
   45814:	strcs	r2, [r1, #40]	; 0x28
   45818:	bx	lr
   4581c:	push	{r4, r5, r6, sl, fp, lr}
   45820:	add	fp, sp, #16
   45824:	ldrh	r6, [r0, #12]
   45828:	mov	r5, r1
   4582c:	mov	r1, #8
   45830:	mov	r4, r2
   45834:	bl	4067c <bcmp@plt+0x2e3a0>
   45838:	mov	r1, #0
   4583c:	strh	r1, [r0, #6]
   45840:	rev16	r1, r4
   45844:	strh	r1, [r0, #2]
   45848:	rev16	r1, r5
   4584c:	strh	r1, [r0]
   45850:	add	r1, r6, #8
   45854:	rev16	r1, r1
   45858:	strh	r1, [r0, #4]
   4585c:	pop	{r4, r5, r6, sl, fp, pc}
   45860:	push	{r4, r5, r6, sl, fp, lr}
   45864:	add	fp, sp, #16
   45868:	mov	r6, r1
   4586c:	mov	r1, #14
   45870:	mov	r4, r3
   45874:	mov	r5, r2
   45878:	bl	4067c <bcmp@plt+0x2e3a0>
   4587c:	rev16	r1, r4
   45880:	strh	r1, [r0, #12]
   45884:	ldr	r1, [r6]
   45888:	str	r1, [r0]
   4588c:	ldrh	r1, [r6, #4]
   45890:	strh	r1, [r0, #4]
   45894:	ldr	r1, [r5]
   45898:	str	r1, [r0, #6]
   4589c:	ldrh	r1, [r5, #4]
   458a0:	strh	r1, [r0, #10]
   458a4:	pop	{r4, r5, r6, sl, fp, pc}
   458a8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   458ac:	add	fp, sp, #24
   458b0:	mov	r6, r1
   458b4:	mov	r1, #20
   458b8:	mov	r4, r3
   458bc:	mov	r8, r2
   458c0:	mov	r7, r0
   458c4:	bl	4067c <bcmp@plt+0x2e3a0>
   458c8:	mov	r5, r0
   458cc:	mov	r0, #69	; 0x45
   458d0:	strh	r0, [r5]
   458d4:	ldrh	r0, [r7, #12]
   458d8:	rev16	r0, r0
   458dc:	strh	r0, [r5, #2]
   458e0:	ldr	r0, [pc, #80]	; 45938 <bcmp@plt+0x3365c>
   458e4:	ldr	r0, [pc, r0]
   458e8:	ldrh	r1, [r0]
   458ec:	add	r1, r1, #1
   458f0:	strh	r1, [r0]
   458f4:	mov	r0, #255	; 0xff
   458f8:	strb	r4, [r5, #9]
   458fc:	strb	r0, [r5, #8]
   45900:	mov	r0, #64	; 0x40
   45904:	strh	r0, [r5, #6]
   45908:	rev16	r0, r1
   4590c:	mov	r1, #20
   45910:	strh	r0, [r5, #4]
   45914:	ldr	r0, [r6]
   45918:	str	r0, [r5, #12]
   4591c:	ldr	r0, [r8]
   45920:	str	r0, [r5, #16]
   45924:	mov	r0, r5
   45928:	bl	3d750 <bcmp@plt+0x2b474>
   4592c:	strh	r0, [r5, #10]
   45930:	mov	r0, r5
   45934:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   45938:			; <UNDEFINED> instruction: 0x000309b8
   4593c:	push	{r4, r5, r6, r7, fp, lr}
   45940:	add	fp, sp, #16
   45944:	ldrh	r7, [r0, #12]
   45948:	mov	r6, r1
   4594c:	mov	r1, #40	; 0x28
   45950:	mov	r4, r3
   45954:	mov	r5, r2
   45958:	bl	4067c <bcmp@plt+0x2e3a0>
   4595c:	mov	r1, #255	; 0xff
   45960:	strb	r1, [r0, #7]
   45964:	mov	r1, #96	; 0x60
   45968:	strb	r4, [r0, #6]
   4596c:	strb	r1, [r0]
   45970:	rev16	r1, r7
   45974:	strh	r1, [r0, #4]
   45978:	add	r1, r0, #8
   4597c:	vld1.32	{d16-d17}, [r6]
   45980:	vst1.32	{d16-d17}, [r1]
   45984:	add	r1, r0, #24
   45988:	vld1.32	{d16-d17}, [r5]
   4598c:	vst1.32	{d16-d17}, [r1]
   45990:	pop	{r4, r5, r6, r7, fp, pc}
   45994:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   45998:	add	fp, sp, #24
   4599c:	mov	r6, r0
   459a0:	mov	r0, r1
   459a4:	mov	r8, r3
   459a8:	mov	r7, r2
   459ac:	mov	r5, r1
   459b0:	bl	351f8 <bcmp@plt+0x22f1c>
   459b4:	mov	r4, r0
   459b8:	mov	r0, r7
   459bc:	bl	351f8 <bcmp@plt+0x22f1c>
   459c0:	cmp	r4, r0
   459c4:	bne	45a78 <bcmp@plt+0x3379c>
   459c8:	mov	r0, r5
   459cc:	bl	351f8 <bcmp@plt+0x22f1c>
   459d0:	cmp	r0, #10
   459d4:	beq	45ac4 <bcmp@plt+0x337e8>
   459d8:	mov	r4, #0
   459dc:	cmp	r0, #2
   459e0:	bne	45b24 <bcmp@plt+0x33848>
   459e4:	mov	r0, r5
   459e8:	bl	35200 <bcmp@plt+0x22f24>
   459ec:	mov	r5, r0
   459f0:	mov	r0, r7
   459f4:	bl	35200 <bcmp@plt+0x22f24>
   459f8:	mov	r7, r0
   459fc:	mov	r0, r6
   45a00:	mov	r1, #20
   45a04:	bl	4067c <bcmp@plt+0x2e3a0>
   45a08:	mov	r4, r0
   45a0c:	mov	r0, #69	; 0x45
   45a10:	strh	r0, [r4]
   45a14:	ldrh	r0, [r6, #12]
   45a18:	rev16	r0, r0
   45a1c:	strh	r0, [r4, #2]
   45a20:	ldr	r0, [pc, #268]	; 45b34 <bcmp@plt+0x33858>
   45a24:	ldr	r0, [pc, r0]
   45a28:	ldrh	r1, [r0]
   45a2c:	add	r1, r1, #1
   45a30:	strh	r1, [r0]
   45a34:	mov	r0, #255	; 0xff
   45a38:	strb	r8, [r4, #9]
   45a3c:	strb	r0, [r4, #8]
   45a40:	mov	r0, #64	; 0x40
   45a44:	strh	r0, [r4, #6]
   45a48:	rev16	r0, r1
   45a4c:	mov	r1, #20
   45a50:	strh	r0, [r4, #4]
   45a54:	ldr	r0, [r5]
   45a58:	str	r0, [r4, #12]
   45a5c:	ldr	r0, [r7]
   45a60:	str	r0, [r4, #16]
   45a64:	mov	r0, r4
   45a68:	bl	3d750 <bcmp@plt+0x2b474>
   45a6c:	strh	r0, [r4, #10]
   45a70:	mov	r0, r4
   45a74:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   45a78:	ldr	r0, [pc, #172]	; 45b2c <bcmp@plt+0x33850>
   45a7c:	mov	r4, #0
   45a80:	ldr	r0, [pc, r0]
   45a84:	ldr	r0, [r0]
   45a88:	cmp	r0, #1
   45a8c:	blt	45b24 <bcmp@plt+0x33848>
   45a90:	mov	r0, r5
   45a94:	bl	35420 <bcmp@plt+0x23144>
   45a98:	mov	r5, r0
   45a9c:	mov	r0, r7
   45aa0:	bl	35420 <bcmp@plt+0x23144>
   45aa4:	ldr	r1, [pc, #132]	; 45b30 <bcmp@plt+0x33854>
   45aa8:	mov	r3, r0
   45aac:	mov	r0, #5
   45ab0:	mov	r2, r5
   45ab4:	add	r1, pc, r1
   45ab8:	bl	40d10 <bcmp@plt+0x2ea34>
   45abc:	mov	r0, r4
   45ac0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   45ac4:	mov	r0, r5
   45ac8:	bl	35200 <bcmp@plt+0x22f24>
   45acc:	mov	r9, r0
   45ad0:	mov	r0, r7
   45ad4:	bl	35200 <bcmp@plt+0x22f24>
   45ad8:	ldrh	r5, [r6, #12]
   45adc:	mov	r7, r0
   45ae0:	mov	r0, r6
   45ae4:	mov	r1, #40	; 0x28
   45ae8:	bl	4067c <bcmp@plt+0x2e3a0>
   45aec:	mov	r4, r0
   45af0:	mov	r0, #255	; 0xff
   45af4:	strb	r0, [r4, #7]
   45af8:	mov	r0, #96	; 0x60
   45afc:	strb	r8, [r4, #6]
   45b00:	strb	r0, [r4]
   45b04:	rev16	r0, r5
   45b08:	strh	r0, [r4, #4]
   45b0c:	add	r0, r4, #8
   45b10:	vld1.32	{d16-d17}, [r9]
   45b14:	vst1.32	{d16-d17}, [r0]
   45b18:	add	r0, r4, #24
   45b1c:	vld1.32	{d16-d17}, [r7]
   45b20:	vst1.32	{d16-d17}, [r0]
   45b24:	mov	r0, r4
   45b28:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   45b2c:	andeq	r0, r3, r8, lsl #18
   45b30:	andeq	sl, r1, r9, ror r5
   45b34:	andeq	r0, r3, r8, ror r8
   45b38:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   45b3c:	add	fp, sp, #24
   45b40:	ldrh	r4, [r0, #12]
   45b44:	mov	r5, r1
   45b48:	mov	r1, #8
   45b4c:	mov	r8, r3
   45b50:	mov	r7, r2
   45b54:	mov	r6, r0
   45b58:	bl	4067c <bcmp@plt+0x2e3a0>
   45b5c:	mov	r9, #0
   45b60:	rev16	r1, r7
   45b64:	cmp	r0, #0
   45b68:	strh	r9, [r0, #6]
   45b6c:	strh	r1, [r0, #2]
   45b70:	rev16	r1, r5
   45b74:	strh	r1, [r0]
   45b78:	add	r1, r4, #8
   45b7c:	rev16	r1, r1
   45b80:	strh	r1, [r0, #4]
   45b84:	beq	45c1c <bcmp@plt+0x33940>
   45b88:	ldr	r0, [r6, #36]	; 0x24
   45b8c:	ldr	r1, [r6, #40]	; 0x28
   45b90:	ldr	r2, [fp, #8]
   45b94:	mov	r3, #17
   45b98:	sub	r0, r1, r0
   45b9c:	mov	r1, r8
   45ba0:	strh	r0, [r6, #20]
   45ba4:	mov	r0, r6
   45ba8:	bl	45994 <bcmp@plt+0x336b8>
   45bac:	cmp	r0, #0
   45bb0:	beq	45c3c <bcmp@plt+0x33960>
   45bb4:	ldr	r0, [r6, #36]	; 0x24
   45bb8:	ldr	r1, [r6, #40]	; 0x28
   45bbc:	movw	r7, #65535	; 0xffff
   45bc0:	sub	r1, r1, r0
   45bc4:	uxth	r2, r1
   45bc8:	strh	r1, [r6, #18]
   45bcc:	subs	r5, r2, r7
   45bd0:	uxtahne	r5, r0, r1
   45bd4:	ldrh	r1, [r6, #20]
   45bd8:	subs	r4, r1, r7
   45bdc:	addne	r4, r0, r1
   45be0:	ldrh	r0, [r4, #4]
   45be4:	rev16	r6, r0
   45be8:	mov	r0, r8
   45bec:	bl	351f8 <bcmp@plt+0x22f1c>
   45bf0:	mov	r3, r0
   45bf4:	mov	r0, r4
   45bf8:	mov	r1, r6
   45bfc:	mov	r2, r5
   45c00:	bl	3daf4 <bcmp@plt+0x2b818>
   45c04:	cmp	r0, r7
   45c08:	beq	45c60 <bcmp@plt+0x33984>
   45c0c:	mov	r9, #1
   45c10:	strh	r0, [r4, #6]
   45c14:	mov	r0, r9
   45c18:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   45c1c:	ldr	r0, [pc, #108]	; 45c90 <bcmp@plt+0x339b4>
   45c20:	ldr	r0, [pc, r0]
   45c24:	ldr	r0, [r0]
   45c28:	cmp	r0, #1
   45c2c:	blt	45c88 <bcmp@plt+0x339ac>
   45c30:	ldr	r1, [pc, #92]	; 45c94 <bcmp@plt+0x339b8>
   45c34:	add	r1, pc, r1
   45c38:	b	45c80 <bcmp@plt+0x339a4>
   45c3c:	ldr	r0, [pc, #84]	; 45c98 <bcmp@plt+0x339bc>
   45c40:	mov	r9, #0
   45c44:	ldr	r0, [pc, r0]
   45c48:	ldr	r0, [r0]
   45c4c:	cmp	r0, #1
   45c50:	blt	45c88 <bcmp@plt+0x339ac>
   45c54:	ldr	r1, [pc, #64]	; 45c9c <bcmp@plt+0x339c0>
   45c58:	add	r1, pc, r1
   45c5c:	b	45c80 <bcmp@plt+0x339a4>
   45c60:	ldr	r0, [pc, #56]	; 45ca0 <bcmp@plt+0x339c4>
   45c64:	mov	r9, #0
   45c68:	ldr	r0, [pc, r0]
   45c6c:	ldr	r0, [r0]
   45c70:	cmp	r0, #1
   45c74:	blt	45c88 <bcmp@plt+0x339ac>
   45c78:	ldr	r1, [pc, #36]	; 45ca4 <bcmp@plt+0x339c8>
   45c7c:	add	r1, pc, r1
   45c80:	mov	r0, #5
   45c84:	bl	40d10 <bcmp@plt+0x2ea34>
   45c88:	mov	r0, r9
   45c8c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   45c90:	andeq	r0, r3, r8, ror #14
   45c94:	andeq	sl, r1, lr, lsr #8
   45c98:	andeq	r0, r3, r4, asr #14
   45c9c:	andeq	sl, r1, r0, lsr r4
   45ca0:	andeq	r0, r3, r0, lsr #14
   45ca4:	andeq	sl, r1, r1, lsr r4
   45ca8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   45cac:	add	fp, sp, #24
   45cb0:	ldrh	r4, [r0, #12]
   45cb4:	mov	r5, r1
   45cb8:	mov	r1, #8
   45cbc:	mov	r8, r3
   45cc0:	mov	r7, r2
   45cc4:	mov	r6, r0
   45cc8:	bl	4067c <bcmp@plt+0x2e3a0>
   45ccc:	mov	r9, #0
   45cd0:	rev16	r1, r7
   45cd4:	cmp	r0, #0
   45cd8:	strh	r9, [r0, #6]
   45cdc:	strh	r1, [r0, #2]
   45ce0:	rev16	r1, r5
   45ce4:	strh	r1, [r0]
   45ce8:	add	r1, r4, #8
   45cec:	rev16	r1, r1
   45cf0:	strh	r1, [r0, #4]
   45cf4:	beq	45d8c <bcmp@plt+0x33ab0>
   45cf8:	ldr	r0, [r6, #36]	; 0x24
   45cfc:	ldr	r1, [r6, #40]	; 0x28
   45d00:	ldr	r2, [fp, #8]
   45d04:	mov	r3, #17
   45d08:	sub	r0, r1, r0
   45d0c:	mov	r1, r8
   45d10:	strh	r0, [r6, #26]
   45d14:	mov	r0, r6
   45d18:	bl	45994 <bcmp@plt+0x336b8>
   45d1c:	cmp	r0, #0
   45d20:	beq	45dac <bcmp@plt+0x33ad0>
   45d24:	ldr	r0, [r6, #36]	; 0x24
   45d28:	ldr	r1, [r6, #40]	; 0x28
   45d2c:	movw	r7, #65535	; 0xffff
   45d30:	sub	r1, r1, r0
   45d34:	uxth	r2, r1
   45d38:	strh	r1, [r6, #24]
   45d3c:	subs	r5, r2, r7
   45d40:	uxtahne	r5, r0, r1
   45d44:	ldrh	r1, [r6, #26]
   45d48:	subs	r4, r1, r7
   45d4c:	addne	r4, r0, r1
   45d50:	ldrh	r0, [r4, #4]
   45d54:	rev16	r6, r0
   45d58:	mov	r0, r8
   45d5c:	bl	351f8 <bcmp@plt+0x22f1c>
   45d60:	mov	r3, r0
   45d64:	mov	r0, r4
   45d68:	mov	r1, r6
   45d6c:	mov	r2, r5
   45d70:	bl	3daf4 <bcmp@plt+0x2b818>
   45d74:	cmp	r0, r7
   45d78:	beq	45dd0 <bcmp@plt+0x33af4>
   45d7c:	mov	r9, #1
   45d80:	strh	r0, [r4, #6]
   45d84:	mov	r0, r9
   45d88:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   45d8c:	ldr	r0, [pc, #108]	; 45e00 <bcmp@plt+0x33b24>
   45d90:	ldr	r0, [pc, r0]
   45d94:	ldr	r0, [r0]
   45d98:	cmp	r0, #1
   45d9c:	blt	45df8 <bcmp@plt+0x33b1c>
   45da0:	ldr	r1, [pc, #92]	; 45e04 <bcmp@plt+0x33b28>
   45da4:	add	r1, pc, r1
   45da8:	b	45df0 <bcmp@plt+0x33b14>
   45dac:	ldr	r0, [pc, #84]	; 45e08 <bcmp@plt+0x33b2c>
   45db0:	mov	r9, #0
   45db4:	ldr	r0, [pc, r0]
   45db8:	ldr	r0, [r0]
   45dbc:	cmp	r0, #1
   45dc0:	blt	45df8 <bcmp@plt+0x33b1c>
   45dc4:	ldr	r1, [pc, #64]	; 45e0c <bcmp@plt+0x33b30>
   45dc8:	add	r1, pc, r1
   45dcc:	b	45df0 <bcmp@plt+0x33b14>
   45dd0:	ldr	r0, [pc, #56]	; 45e10 <bcmp@plt+0x33b34>
   45dd4:	mov	r9, #0
   45dd8:	ldr	r0, [pc, r0]
   45ddc:	ldr	r0, [r0]
   45de0:	cmp	r0, #1
   45de4:	blt	45df8 <bcmp@plt+0x33b1c>
   45de8:	ldr	r1, [pc, #36]	; 45e14 <bcmp@plt+0x33b38>
   45dec:	add	r1, pc, r1
   45df0:	mov	r0, #5
   45df4:	bl	40d10 <bcmp@plt+0x2ea34>
   45df8:	mov	r0, r9
   45dfc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   45e00:	strdeq	r0, [r3], -r8
   45e04:			; <UNDEFINED> instruction: 0x0001a2be
   45e08:	ldrdeq	r0, [r3], -r4
   45e0c:	andeq	sl, r1, r0, asr #5
   45e10:			; <UNDEFINED> instruction: 0x000305b0
   45e14:	andeq	sl, r1, r1, asr #5
   45e18:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   45e1c:	add	fp, sp, #24
   45e20:	sub	sp, sp, #48	; 0x30
   45e24:	mov	r2, #28
   45e28:	add	r3, r0, #16
   45e2c:	mov	r8, r1
   45e30:	mov	r1, sp
   45e34:	vld1.32	{d16-d17}, [r0], r2
   45e38:	vld1.32	{d18-d19}, [r3]
   45e3c:	add	r3, r1, #16
   45e40:	vld1.32	{d20-d21}, [r0]
   45e44:	mov	r0, r1
   45e48:	vst1.64	{d16-d17}, [r0], r2
   45e4c:	vst1.64	{d18-d19}, [r3]
   45e50:	vst1.32	{d20-d21}, [r0]
   45e54:	mov	r0, r1
   45e58:	bl	408b0 <bcmp@plt+0x2e5d4>
   45e5c:	mov	r5, #0
   45e60:	cmp	r0, #1
   45e64:	bne	45fb0 <bcmp@plt+0x33cd4>
   45e68:	ldr	r4, [sp, #36]	; 0x24
   45e6c:	ldrh	r6, [sp, #18]
   45e70:	mov	r0, r8
   45e74:	mov	r1, #1
   45e78:	bl	343a4 <bcmp@plt+0x220c8>
   45e7c:	add	r9, r8, #28
   45e80:	mov	r1, #1
   45e84:	mov	r0, r9
   45e88:	bl	343a4 <bcmp@plt+0x220c8>
   45e8c:	movw	r0, #65535	; 0xffff
   45e90:	mov	r1, #6
   45e94:	subs	r7, r6, r0
   45e98:	addne	r7, r4, r6
   45e9c:	ldrb	r0, [r7]
   45ea0:	cmp	r1, r0, lsr #4
   45ea4:	beq	45f08 <bcmp@plt+0x33c2c>
   45ea8:	lsr	r0, r0, #4
   45eac:	cmp	r0, #4
   45eb0:	bne	45f7c <bcmp@plt+0x33ca0>
   45eb4:	add	r1, r7, #12
   45eb8:	mov	r0, r8
   45ebc:	mov	r2, #2
   45ec0:	bl	34ff0 <bcmp@plt+0x22d14>
   45ec4:	add	r1, r7, #16
   45ec8:	mov	r0, r9
   45ecc:	mov	r2, #2
   45ed0:	bl	34ff0 <bcmp@plt+0x22d14>
   45ed4:	ldrb	r0, [r7, #9]
   45ed8:	mov	r2, #60	; 0x3c
   45edc:	strb	r0, [r8, #60]	; 0x3c
   45ee0:	ldrb	r1, [r7]
   45ee4:	and	r1, r2, r1, lsl #2
   45ee8:	ldr	r2, [sp, #12]
   45eec:	cmp	r2, r1
   45ef0:	bcc	45f50 <bcmp@plt+0x33c74>
   45ef4:	sub	r2, r2, r1
   45ef8:	str	r2, [sp, #12]
   45efc:	ldr	r2, [sp, #40]	; 0x28
   45f00:	add	r1, r2, r1
   45f04:	b	45f4c <bcmp@plt+0x33c70>
   45f08:	add	r1, r7, #8
   45f0c:	mov	r0, r8
   45f10:	mov	r2, #10
   45f14:	bl	34ff0 <bcmp@plt+0x22d14>
   45f18:	add	r1, r7, #24
   45f1c:	mov	r0, r9
   45f20:	mov	r2, #10
   45f24:	bl	34ff0 <bcmp@plt+0x22d14>
   45f28:	ldrb	r0, [r7, #6]
   45f2c:	strb	r0, [r8, #60]	; 0x3c
   45f30:	ldr	r1, [sp, #12]
   45f34:	cmp	r1, #40	; 0x28
   45f38:	bcc	45f50 <bcmp@plt+0x33c74>
   45f3c:	sub	r1, r1, #40	; 0x28
   45f40:	str	r1, [sp, #12]
   45f44:	ldr	r1, [sp, #40]	; 0x28
   45f48:	add	r1, r1, #40	; 0x28
   45f4c:	str	r1, [sp, #40]	; 0x28
   45f50:	cmp	r0, #6
   45f54:	cmpne	r0, #17
   45f58:	bne	45fa4 <bcmp@plt+0x33cc8>
   45f5c:	ldr	r0, [sp, #40]	; 0x28
   45f60:	ldrh	r1, [r0]
   45f64:	rev16	r1, r1
   45f68:	strh	r1, [r8, #56]	; 0x38
   45f6c:	ldrh	r0, [r0, #2]
   45f70:	rev16	r0, r0
   45f74:	strh	r0, [r8, #58]	; 0x3a
   45f78:	b	45fac <bcmp@plt+0x33cd0>
   45f7c:	ldr	r0, [pc, #56]	; 45fbc <bcmp@plt+0x33ce0>
   45f80:	ldr	r0, [pc, r0]
   45f84:	ldr	r0, [r0]
   45f88:	cmp	r0, #2
   45f8c:	blt	45fb0 <bcmp@plt+0x33cd4>
   45f90:	ldr	r1, [pc, #40]	; 45fc0 <bcmp@plt+0x33ce4>
   45f94:	mov	r0, #6
   45f98:	add	r1, pc, r1
   45f9c:	bl	40d10 <bcmp@plt+0x2ea34>
   45fa0:	b	45fb0 <bcmp@plt+0x33cd4>
   45fa4:	mov	r0, #0
   45fa8:	str	r0, [r8, #56]	; 0x38
   45fac:	mov	r5, #1
   45fb0:	mov	r0, r5
   45fb4:	sub	sp, fp, #24
   45fb8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   45fbc:	andeq	r0, r3, r8, lsl #8
   45fc0:	andeq	sl, r1, r5, lsr r1
   45fc4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   45fc8:	add	fp, sp, #24
   45fcc:	sub	sp, sp, #48	; 0x30
   45fd0:	mov	r2, #28
   45fd4:	add	r3, r0, #16
   45fd8:	mov	r8, r1
   45fdc:	mov	r1, sp
   45fe0:	vld1.32	{d16-d17}, [r0], r2
   45fe4:	vld1.32	{d18-d19}, [r3]
   45fe8:	add	r3, r1, #16
   45fec:	vld1.32	{d20-d21}, [r0]
   45ff0:	mov	r0, r1
   45ff4:	vst1.64	{d16-d17}, [r0], r2
   45ff8:	vst1.64	{d18-d19}, [r3]
   45ffc:	vst1.32	{d20-d21}, [r0]
   46000:	mov	r0, r1
   46004:	bl	40a3c <bcmp@plt+0x2e760>
   46008:	mov	r5, #0
   4600c:	cmp	r0, #1
   46010:	bne	4615c <bcmp@plt+0x33e80>
   46014:	ldr	r4, [sp, #36]	; 0x24
   46018:	ldrh	r6, [sp, #24]
   4601c:	mov	r0, r8
   46020:	mov	r1, #1
   46024:	bl	343a4 <bcmp@plt+0x220c8>
   46028:	add	r9, r8, #28
   4602c:	mov	r1, #1
   46030:	mov	r0, r9
   46034:	bl	343a4 <bcmp@plt+0x220c8>
   46038:	movw	r0, #65535	; 0xffff
   4603c:	mov	r1, #6
   46040:	subs	r7, r6, r0
   46044:	addne	r7, r4, r6
   46048:	ldrb	r0, [r7]
   4604c:	cmp	r1, r0, lsr #4
   46050:	beq	460b4 <bcmp@plt+0x33dd8>
   46054:	lsr	r0, r0, #4
   46058:	cmp	r0, #4
   4605c:	bne	46128 <bcmp@plt+0x33e4c>
   46060:	add	r1, r7, #12
   46064:	mov	r0, r8
   46068:	mov	r2, #2
   4606c:	bl	34ff0 <bcmp@plt+0x22d14>
   46070:	add	r1, r7, #16
   46074:	mov	r0, r9
   46078:	mov	r2, #2
   4607c:	bl	34ff0 <bcmp@plt+0x22d14>
   46080:	ldrb	r0, [r7, #9]
   46084:	mov	r2, #60	; 0x3c
   46088:	strb	r0, [r8, #60]	; 0x3c
   4608c:	ldrb	r1, [r7]
   46090:	and	r1, r2, r1, lsl #2
   46094:	ldr	r2, [sp, #12]
   46098:	cmp	r2, r1
   4609c:	bcc	460fc <bcmp@plt+0x33e20>
   460a0:	sub	r2, r2, r1
   460a4:	str	r2, [sp, #12]
   460a8:	ldr	r2, [sp, #40]	; 0x28
   460ac:	add	r1, r2, r1
   460b0:	b	460f8 <bcmp@plt+0x33e1c>
   460b4:	add	r1, r7, #8
   460b8:	mov	r0, r8
   460bc:	mov	r2, #10
   460c0:	bl	34ff0 <bcmp@plt+0x22d14>
   460c4:	add	r1, r7, #24
   460c8:	mov	r0, r9
   460cc:	mov	r2, #10
   460d0:	bl	34ff0 <bcmp@plt+0x22d14>
   460d4:	ldrb	r0, [r7, #6]
   460d8:	strb	r0, [r8, #60]	; 0x3c
   460dc:	ldr	r1, [sp, #12]
   460e0:	cmp	r1, #40	; 0x28
   460e4:	bcc	460fc <bcmp@plt+0x33e20>
   460e8:	sub	r1, r1, #40	; 0x28
   460ec:	str	r1, [sp, #12]
   460f0:	ldr	r1, [sp, #40]	; 0x28
   460f4:	add	r1, r1, #40	; 0x28
   460f8:	str	r1, [sp, #40]	; 0x28
   460fc:	cmp	r0, #6
   46100:	cmpne	r0, #17
   46104:	bne	46150 <bcmp@plt+0x33e74>
   46108:	ldr	r0, [sp, #40]	; 0x28
   4610c:	ldrh	r1, [r0]
   46110:	rev16	r1, r1
   46114:	strh	r1, [r8, #56]	; 0x38
   46118:	ldrh	r0, [r0, #2]
   4611c:	rev16	r0, r0
   46120:	strh	r0, [r8, #58]	; 0x3a
   46124:	b	46158 <bcmp@plt+0x33e7c>
   46128:	ldr	r0, [pc, #56]	; 46168 <bcmp@plt+0x33e8c>
   4612c:	ldr	r0, [pc, r0]
   46130:	ldr	r0, [r0]
   46134:	cmp	r0, #2
   46138:	blt	4615c <bcmp@plt+0x33e80>
   4613c:	ldr	r1, [pc, #40]	; 4616c <bcmp@plt+0x33e90>
   46140:	mov	r0, #6
   46144:	add	r1, pc, r1
   46148:	bl	40d10 <bcmp@plt+0x2ea34>
   4614c:	b	4615c <bcmp@plt+0x33e80>
   46150:	mov	r0, #0
   46154:	str	r0, [r8, #56]	; 0x38
   46158:	mov	r5, #1
   4615c:	mov	r0, r5
   46160:	sub	sp, fp, #24
   46164:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   46168:	andeq	r0, r3, ip, asr r2
   4616c:	andeq	r9, r1, lr, lsr #31
   46170:	push	{r4, sl, fp, lr}
   46174:	add	fp, sp, #8
   46178:	ldrb	r0, [r0]
   4617c:	mov	r1, #4
   46180:	cmp	r1, r0, lsr #4
   46184:	beq	461a0 <bcmp@plt+0x33ec4>
   46188:	lsr	r0, r0, #4
   4618c:	cmp	r0, #6
   46190:	bne	461ac <bcmp@plt+0x33ed0>
   46194:	mov	r4, #10
   46198:	mov	r0, r4
   4619c:	pop	{r4, sl, fp, pc}
   461a0:	mov	r4, #2
   461a4:	mov	r0, r4
   461a8:	pop	{r4, sl, fp, pc}
   461ac:	ldr	r0, [pc, #40]	; 461dc <bcmp@plt+0x33f00>
   461b0:	mov	r4, #0
   461b4:	ldr	r0, [pc, r0]
   461b8:	ldr	r0, [r0]
   461bc:	cmp	r0, #2
   461c0:	blt	461d4 <bcmp@plt+0x33ef8>
   461c4:	ldr	r1, [pc, #20]	; 461e0 <bcmp@plt+0x33f04>
   461c8:	mov	r0, #6
   461cc:	add	r1, pc, r1
   461d0:	bl	40d10 <bcmp@plt+0x2ea34>
   461d4:	mov	r0, r4
   461d8:	pop	{r4, sl, fp, pc}
   461dc:	ldrdeq	r0, [r3], -r4
   461e0:	andeq	r9, r1, r1, asr pc
   461e4:	push	{r4, r5, r6, sl, fp, lr}
   461e8:	add	fp, sp, #16
   461ec:	ldr	r6, [r0, #56]	; 0x38
   461f0:	mov	r4, r0
   461f4:	bl	34418 <bcmp@plt+0x2213c>
   461f8:	cmp	r0, #10
   461fc:	beq	46240 <bcmp@plt+0x33f64>
   46200:	cmp	r0, #2
   46204:	bne	46280 <bcmp@plt+0x33fa4>
   46208:	mov	r0, #20
   4620c:	bl	449c8 <bcmp@plt+0x326ec>
   46210:	mov	r1, r4
   46214:	mov	r5, r0
   46218:	bl	34b2c <bcmp@plt+0x22850>
   4621c:	add	r1, r4, #28
   46220:	add	r0, r5, #4
   46224:	bl	34b2c <bcmp@plt+0x22850>
   46228:	str	r6, [r5, #8]
   4622c:	mov	r1, #5
   46230:	ldrb	r0, [r4, #60]	; 0x3c
   46234:	str	r0, [r5, #12]
   46238:	add	r0, r5, #16
   4623c:	b	46274 <bcmp@plt+0x33f98>
   46240:	mov	r0, #44	; 0x2c
   46244:	bl	449c8 <bcmp@plt+0x326ec>
   46248:	mov	r1, r4
   4624c:	mov	r5, r0
   46250:	bl	34b2c <bcmp@plt+0x22850>
   46254:	add	r1, r4, #28
   46258:	add	r0, r5, #16
   4625c:	bl	34b2c <bcmp@plt+0x22850>
   46260:	str	r6, [r5, #32]
   46264:	mov	r1, #11
   46268:	ldrb	r0, [r4, #60]	; 0x3c
   4626c:	str	r0, [r5, #36]	; 0x24
   46270:	add	r0, r5, #40	; 0x28
   46274:	ldr	r2, [r4, #64]	; 0x40
   46278:	str	r2, [r0]
   4627c:	b	46288 <bcmp@plt+0x33fac>
   46280:	mov	r1, #0
   46284:	mov	r5, #0
   46288:	mov	r0, r5
   4628c:	movw	r2, #2013	; 0x7dd
   46290:	bl	45610 <bcmp@plt+0x33334>
   46294:	mov	r4, r0
   46298:	mov	r0, r5
   4629c:	bl	11f10 <free@plt>
   462a0:	mov	r0, r4
   462a4:	pop	{r4, r5, r6, sl, fp, pc}
   462a8:	push	{r4, r5, r6, sl, fp, lr}
   462ac:	add	fp, sp, #16
   462b0:	mov	r4, r1
   462b4:	mov	r6, r0
   462b8:	bl	34418 <bcmp@plt+0x2213c>
   462bc:	cmp	r0, #10
   462c0:	beq	462ec <bcmp@plt+0x34010>
   462c4:	cmp	r0, #2
   462c8:	bne	46314 <bcmp@plt+0x34038>
   462cc:	mov	r0, #8
   462d0:	bl	449c8 <bcmp@plt+0x326ec>
   462d4:	mov	r1, r6
   462d8:	mov	r5, r0
   462dc:	bl	34b2c <bcmp@plt+0x22850>
   462e0:	add	r0, r5, #4
   462e4:	mov	r6, #2
   462e8:	b	46308 <bcmp@plt+0x3402c>
   462ec:	mov	r0, #32
   462f0:	bl	449c8 <bcmp@plt+0x326ec>
   462f4:	mov	r1, r6
   462f8:	mov	r5, r0
   462fc:	bl	34b2c <bcmp@plt+0x22850>
   46300:	add	r0, r5, #16
   46304:	mov	r6, #8
   46308:	mov	r1, r4
   4630c:	bl	34b2c <bcmp@plt+0x22850>
   46310:	b	4631c <bcmp@plt+0x34040>
   46314:	mov	r6, #0
   46318:	mov	r5, #0
   4631c:	mov	r0, r5
   46320:	mov	r1, r6
   46324:	movw	r2, #2013	; 0x7dd
   46328:	bl	45610 <bcmp@plt+0x33334>
   4632c:	mov	r4, r0
   46330:	mov	r0, r5
   46334:	bl	11f10 <free@plt>
   46338:	mov	r0, r4
   4633c:	pop	{r4, r5, r6, sl, fp, pc}
   46340:	push	{r4, r5, r6, sl, fp, lr}
   46344:	add	fp, sp, #16
   46348:	mov	r5, r0
   4634c:	mov	r6, r1
   46350:	ldrh	r0, [r1, #56]	; 0x38
   46354:	mov	r4, #0
   46358:	ldrh	r1, [r5, #56]	; 0x38
   4635c:	cmp	r1, r0
   46360:	bne	4639c <bcmp@plt+0x340c0>
   46364:	ldrh	r0, [r6, #58]	; 0x3a
   46368:	ldrh	r1, [r5, #58]	; 0x3a
   4636c:	cmp	r1, r0
   46370:	bne	4639c <bcmp@plt+0x340c0>
   46374:	mov	r0, r5
   46378:	mov	r1, r6
   4637c:	bl	34da0 <bcmp@plt+0x22ac4>
   46380:	cmp	r0, #0
   46384:	bne	4639c <bcmp@plt+0x340c0>
   46388:	add	r0, r5, #28
   4638c:	add	r1, r6, #28
   46390:	bl	34da0 <bcmp@plt+0x22ac4>
   46394:	cmp	r0, #0
   46398:	beq	463a4 <bcmp@plt+0x340c8>
   4639c:	mov	r0, r4
   463a0:	pop	{r4, r5, r6, sl, fp, pc}
   463a4:	ldr	r0, [r6, #64]	; 0x40
   463a8:	ldr	r1, [r5, #64]	; 0x40
   463ac:	sub	r0, r1, r0
   463b0:	clz	r0, r0
   463b4:	lsr	r4, r0, #5
   463b8:	mov	r0, r4
   463bc:	pop	{r4, r5, r6, sl, fp, pc}
   463c0:	push	{r4, r5, fp, lr}
   463c4:	add	fp, sp, #8
   463c8:	mov	r4, r0
   463cc:	mov	r0, #68	; 0x44
   463d0:	bl	44994 <bcmp@plt+0x326b8>
   463d4:	mov	r5, r0
   463d8:	ldrh	r0, [r4, #56]	; 0x38
   463dc:	mov	r1, r4
   463e0:	strh	r0, [r5, #56]	; 0x38
   463e4:	ldrh	r0, [r4, #58]	; 0x3a
   463e8:	strh	r0, [r5, #58]	; 0x3a
   463ec:	ldrb	r0, [r4, #60]	; 0x3c
   463f0:	strb	r0, [r5, #60]	; 0x3c
   463f4:	mov	r0, r5
   463f8:	bl	3486c <bcmp@plt+0x22590>
   463fc:	add	r1, r4, #28
   46400:	add	r0, r5, #28
   46404:	bl	3486c <bcmp@plt+0x22590>
   46408:	ldr	r0, [r4, #64]	; 0x40
   4640c:	str	r0, [r5, #64]	; 0x40
   46410:	mov	r0, r5
   46414:	pop	{r4, r5, fp, pc}
   46418:	push	{r4, sl, fp, lr}
   4641c:	add	fp, sp, #8
   46420:	mov	r4, r0
   46424:	add	r0, r0, #28
   46428:	bl	350e8 <bcmp@plt+0x22e0c>
   4642c:	mov	r0, r4
   46430:	bl	350e8 <bcmp@plt+0x22e0c>
   46434:	mov	r0, r4
   46438:	pop	{r4, sl, fp, lr}
   4643c:	b	11f10 <free@plt>
   46440:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   46444:	add	fp, sp, #24
   46448:	mov	r4, r0
   4644c:	ldr	r0, [pc, #616]	; 466bc <bcmp@plt+0x343e0>
   46450:	mov	r7, #200	; 0xc8
   46454:	mov	r2, #0
   46458:	cmp	r4, #0
   4645c:	ldr	r0, [pc, r0]
   46460:	add	r0, r0, #1
   46464:	add	r1, r0, r0, lsr #31
   46468:	bic	r1, r1, #1
   4646c:	sub	r0, r0, r1
   46470:	ldr	r1, [pc, #584]	; 466c0 <bcmp@plt+0x343e4>
   46474:	add	r1, pc, r1
   46478:	str	r0, [r1]
   4647c:	mul	r1, r0, r7
   46480:	ldr	r8, [pc, #572]	; 466c4 <bcmp@plt+0x343e8>
   46484:	add	r8, pc, r8
   46488:	mov	r5, r8
   4648c:	strb	r2, [r5, r1]!
   46490:	beq	46564 <bcmp@plt+0x34288>
   46494:	mov	r0, r4
   46498:	bl	342fc <bcmp@plt+0x22020>
   4649c:	ldr	r2, [pc, #548]	; 466c8 <bcmp@plt+0x343ec>
   464a0:	mov	r3, r0
   464a4:	mov	r0, r5
   464a8:	mov	r1, #200	; 0xc8
   464ac:	add	r2, pc, r2
   464b0:	bl	120a8 <snprintf@plt>
   464b4:	ldr	r0, [pc, #528]	; 466cc <bcmp@plt+0x343f0>
   464b8:	ldr	r0, [pc, r0]
   464bc:	mla	r5, r0, r7, r8
   464c0:	mov	r0, r5
   464c4:	bl	1203c <strlen@plt>
   464c8:	add	r5, r5, r0
   464cc:	rsb	r6, r0, #200	; 0xc8
   464d0:	add	r0, r4, #28
   464d4:	bl	342fc <bcmp@plt+0x22020>
   464d8:	ldr	r2, [pc, #496]	; 466d0 <bcmp@plt+0x343f4>
   464dc:	mov	r3, r0
   464e0:	mov	r0, r5
   464e4:	mov	r1, r6
   464e8:	add	r2, pc, r2
   464ec:	bl	120a8 <snprintf@plt>
   464f0:	ldr	r0, [pc, #476]	; 466d4 <bcmp@plt+0x343f8>
   464f4:	ldr	r0, [pc, r0]
   464f8:	mla	r5, r0, r7, r8
   464fc:	mov	r0, r5
   46500:	bl	1203c <strlen@plt>
   46504:	ldr	r2, [pc, #460]	; 466d8 <bcmp@plt+0x343fc>
   46508:	add	r3, r5, r0
   4650c:	rsb	r1, r0, #200	; 0xc8
   46510:	mov	r0, r3
   46514:	add	r2, pc, r2
   46518:	bl	120a8 <snprintf@plt>
   4651c:	ldrb	r5, [r4, #60]	; 0x3c
   46520:	cmp	r5, #1
   46524:	beq	46580 <bcmp@plt+0x342a4>
   46528:	cmp	r5, #6
   4652c:	beq	465ac <bcmp@plt+0x342d0>
   46530:	cmp	r5, #17
   46534:	bne	465e0 <bcmp@plt+0x34304>
   46538:	ldr	r0, [pc, #412]	; 466dc <bcmp@plt+0x34400>
   4653c:	mov	r1, #200	; 0xc8
   46540:	ldr	r0, [pc, r0]
   46544:	mla	r5, r0, r1, r8
   46548:	mov	r0, r5
   4654c:	bl	1203c <strlen@plt>
   46550:	ldr	r2, [pc, #392]	; 466e0 <bcmp@plt+0x34404>
   46554:	add	r3, r5, r0
   46558:	rsb	r1, r0, #200	; 0xc8
   4655c:	add	r2, pc, r2
   46560:	b	465d4 <bcmp@plt+0x342f8>
   46564:	movw	r1, #19532	; 0x4c4c
   46568:	movt	r1, #95	; 0x5f
   4656c:	str	r1, [r5, #3]
   46570:	movw	r1, #20063	; 0x4e5f
   46574:	movt	r1, #19541	; 0x4c55
   46578:	str	r1, [r5]
   4657c:	b	466b0 <bcmp@plt+0x343d4>
   46580:	ldr	r0, [pc, #356]	; 466ec <bcmp@plt+0x34410>
   46584:	mov	r1, #200	; 0xc8
   46588:	ldr	r0, [pc, r0]
   4658c:	mla	r5, r0, r1, r8
   46590:	mov	r0, r5
   46594:	bl	1203c <strlen@plt>
   46598:	ldr	r2, [pc, #336]	; 466f0 <bcmp@plt+0x34414>
   4659c:	add	r3, r5, r0
   465a0:	rsb	r1, r0, #200	; 0xc8
   465a4:	add	r2, pc, r2
   465a8:	b	465d4 <bcmp@plt+0x342f8>
   465ac:	ldr	r0, [pc, #304]	; 466e4 <bcmp@plt+0x34408>
   465b0:	mov	r1, #200	; 0xc8
   465b4:	ldr	r0, [pc, r0]
   465b8:	mla	r5, r0, r1, r8
   465bc:	mov	r0, r5
   465c0:	bl	1203c <strlen@plt>
   465c4:	ldr	r2, [pc, #284]	; 466e8 <bcmp@plt+0x3440c>
   465c8:	add	r3, r5, r0
   465cc:	rsb	r1, r0, #200	; 0xc8
   465d0:	add	r2, pc, r2
   465d4:	mov	r0, r3
   465d8:	bl	120a8 <snprintf@plt>
   465dc:	b	46614 <bcmp@plt+0x34338>
   465e0:	ldr	r0, [pc, #268]	; 466f4 <bcmp@plt+0x34418>
   465e4:	mov	r1, #200	; 0xc8
   465e8:	ldr	r0, [pc, r0]
   465ec:	mla	r6, r0, r1, r8
   465f0:	mov	r0, r6
   465f4:	bl	1203c <strlen@plt>
   465f8:	ldr	r2, [pc, #248]	; 466f8 <bcmp@plt+0x3441c>
   465fc:	add	r3, r6, r0
   46600:	rsb	r1, r0, #200	; 0xc8
   46604:	mov	r0, r3
   46608:	mov	r3, r5
   4660c:	add	r2, pc, r2
   46610:	bl	120a8 <snprintf@plt>
   46614:	ldr	r0, [pc, #224]	; 466fc <bcmp@plt+0x34420>
   46618:	mov	r7, #200	; 0xc8
   4661c:	ldr	r0, [pc, r0]
   46620:	mla	r5, r0, r7, r8
   46624:	mov	r0, r5
   46628:	bl	1203c <strlen@plt>
   4662c:	ldrh	r3, [r4, #56]	; 0x38
   46630:	ldr	r2, [pc, #200]	; 46700 <bcmp@plt+0x34424>
   46634:	add	r6, r5, r0
   46638:	rsb	r1, r0, #200	; 0xc8
   4663c:	mov	r0, r6
   46640:	add	r2, pc, r2
   46644:	bl	120a8 <snprintf@plt>
   46648:	ldr	r0, [pc, #180]	; 46704 <bcmp@plt+0x34428>
   4664c:	ldr	r0, [pc, r0]
   46650:	mla	r5, r0, r7, r8
   46654:	mov	r0, r5
   46658:	bl	1203c <strlen@plt>
   4665c:	ldrh	r3, [r4, #58]	; 0x3a
   46660:	ldr	r2, [pc, #160]	; 46708 <bcmp@plt+0x3442c>
   46664:	add	r6, r5, r0
   46668:	rsb	r1, r0, #200	; 0xc8
   4666c:	mov	r0, r6
   46670:	add	r2, pc, r2
   46674:	bl	120a8 <snprintf@plt>
   46678:	ldr	r0, [pc, #140]	; 4670c <bcmp@plt+0x34430>
   4667c:	ldr	r0, [pc, r0]
   46680:	mla	r5, r0, r7, r8
   46684:	mov	r0, r5
   46688:	bl	1203c <strlen@plt>
   4668c:	ldr	r3, [r4, #64]	; 0x40
   46690:	ldr	r2, [pc, #120]	; 46710 <bcmp@plt+0x34434>
   46694:	add	r6, r5, r0
   46698:	rsb	r1, r0, #200	; 0xc8
   4669c:	mov	r0, r6
   466a0:	add	r2, pc, r2
   466a4:	bl	120a8 <snprintf@plt>
   466a8:	ldr	r0, [pc, #100]	; 46714 <bcmp@plt+0x34438>
   466ac:	ldr	r0, [pc, r0]
   466b0:	mov	r1, #200	; 0xc8
   466b4:	mla	r0, r0, r1, r8
   466b8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   466bc:	andeq	r9, r3, r8, ror lr
   466c0:	andeq	r9, r3, r0, ror #28
   466c4:			; <UNDEFINED> instruction: 0x00039cbe
   466c8:	andeq	r9, r1, ip, lsl #25
   466cc:	andeq	r9, r3, ip, lsl lr
   466d0:	andeq	r9, r1, pc, asr ip
   466d4:	andeq	r9, r3, r0, ror #27
   466d8:	andeq	r9, r1, r2, asr #24
   466dc:	muleq	r3, r4, sp
   466e0:	andeq	r9, r1, r2, lsl #24
   466e4:	andeq	r9, r3, r0, lsr #26
   466e8:	muleq	r1, r4, fp
   466ec:	andeq	r9, r3, ip, asr #26
   466f0:	andeq	r9, r1, r6, asr #23
   466f4:	andeq	r9, r3, ip, ror #25
   466f8:	andeq	r9, r1, pc, ror #22
   466fc:			; <UNDEFINED> instruction: 0x00039cb8
   46700:	andeq	r9, r1, r1, lsr fp
   46704:	andeq	r9, r3, r8, lsl #25
   46708:	andeq	r9, r1, r0, lsl fp
   4670c:	andeq	r9, r3, r8, asr ip
   46710:	andeq	r9, r1, lr, ror #21
   46714:	andeq	r9, r3, r8, lsr #24
   46718:	ldrb	r2, [r0, #60]	; 0x3c
   4671c:	mov	r1, r0
   46720:	mov	r0, #0
   46724:	cmp	r2, #17
   46728:	bxne	lr
   4672c:	ldrh	r2, [r1, #58]	; 0x3a
   46730:	movw	r3, #4342	; 0x10f6
   46734:	cmp	r2, r3
   46738:	movwne	r3, #4341	; 0x10f5
   4673c:	cmpne	r2, r3
   46740:	bne	4674c <bcmp@plt+0x34470>
   46744:	mov	r0, #1
   46748:	bx	lr
   4674c:	ldrh	r1, [r1, #56]	; 0x38
   46750:	sub	r1, r1, r3
   46754:	uxth	r1, r1
   46758:	cmp	r1, #1
   4675c:	movls	r0, #1
   46760:	bx	lr
   46764:	push	{r4, sl, fp, lr}
   46768:	add	fp, sp, #8
   4676c:	mov	r4, r0
   46770:	ldrb	r0, [r0]
   46774:	mov	r3, #6
   46778:	cmp	r3, r0, lsr #4
   4677c:	beq	467bc <bcmp@plt+0x344e0>
   46780:	lsr	r3, r0, #4
   46784:	mov	r0, #0
   46788:	cmp	r3, #4
   4678c:	popne	{r4, sl, fp, pc}
   46790:	cmp	r1, #0
   46794:	mov	r0, #0
   46798:	strbne	r1, [r4, #8]
   4679c:	strh	r0, [r4, #10]
   467a0:	mov	r0, r4
   467a4:	mov	r1, #20
   467a8:	strb	r2, [r4, #1]
   467ac:	bl	3d750 <bcmp@plt+0x2b474>
   467b0:	strh	r0, [r4, #10]
   467b4:	mov	r0, #1
   467b8:	pop	{r4, sl, fp, pc}
   467bc:	cmp	r1, #0
   467c0:	strbne	r1, [r4, #7]
   467c4:	movw	r1, #4080	; 0xff0
   467c8:	ldr	r0, [r4]
   467cc:	movt	r1, #65535	; 0xffff
   467d0:	and	r0, r0, r1
   467d4:	mov	r1, #267386880	; 0xff00000
   467d8:	and	r1, r1, r2, lsl #20
   467dc:	rev	r1, r1
   467e0:	orr	r0, r0, r1
   467e4:	str	r0, [r4]
   467e8:	mov	r0, #1
   467ec:	pop	{r4, sl, fp, pc}
   467f0:	ldrb	ip, [r0]
   467f4:	mov	r3, #6
   467f8:	cmp	r3, ip, lsr #4
   467fc:	beq	46824 <bcmp@plt+0x34548>
   46800:	lsr	ip, ip, #4
   46804:	mov	r3, #0
   46808:	cmp	ip, #4
   4680c:	bne	46840 <bcmp@plt+0x34564>
   46810:	ldrb	r3, [r0, #1]
   46814:	str	r3, [r2]
   46818:	ldrb	r0, [r0, #8]
   4681c:	str	r0, [r1]
   46820:	b	4683c <bcmp@plt+0x34560>
   46824:	ldrb	r3, [r0, #7]
   46828:	str	r3, [r1]
   4682c:	ldr	r0, [r0]
   46830:	rev	r0, r0
   46834:	ubfx	r0, r0, #20, #8
   46838:	str	r0, [r2]
   4683c:	mov	r3, #1
   46840:	mov	r0, r3
   46844:	bx	lr
   46848:	push	{r4, r5, r6, r7, fp, lr}
   4684c:	add	fp, sp, #16
   46850:	mov	r4, r0
   46854:	mov	r0, r1
   46858:	mov	r7, r3
   4685c:	mov	r5, r2
   46860:	mov	r6, r1
   46864:	bl	34418 <bcmp@plt+0x2213c>
   46868:	cmp	r0, #10
   4686c:	beq	468f4 <bcmp@plt+0x34618>
   46870:	cmp	r0, #2
   46874:	bne	46944 <bcmp@plt+0x34668>
   46878:	mov	r0, #69	; 0x45
   4687c:	strh	r0, [r4]
   46880:	add	r0, r7, #20
   46884:	rev16	r0, r0
   46888:	strh	r0, [r4, #2]
   4688c:	ldr	r0, [pc, #244]	; 46988 <bcmp@plt+0x346ac>
   46890:	ldr	r0, [pc, r0]
   46894:	ldrh	r1, [r0]
   46898:	add	r1, r1, #1
   4689c:	strh	r1, [r0]
   468a0:	movw	r0, #0
   468a4:	movt	r0, #4607	; 0x11ff
   468a8:	str	r0, [r4, #6]
   468ac:	rev16	r0, r1
   468b0:	strh	r0, [r4, #4]
   468b4:	mov	r0, r6
   468b8:	bl	35208 <bcmp@plt+0x22f2c>
   468bc:	ldr	r0, [r0]
   468c0:	str	r0, [r4, #12]
   468c4:	mov	r0, r5
   468c8:	bl	35208 <bcmp@plt+0x22f2c>
   468cc:	ldr	r0, [r0]
   468d0:	mov	r1, #0
   468d4:	mov	r5, #20
   468d8:	strh	r1, [r4, #10]
   468dc:	mov	r1, #20
   468e0:	str	r0, [r4, #16]
   468e4:	mov	r0, r4
   468e8:	bl	3d750 <bcmp@plt+0x2b474>
   468ec:	strh	r0, [r4, #10]
   468f0:	b	46938 <bcmp@plt+0x3465c>
   468f4:	mov	r0, #96	; 0x60
   468f8:	strb	r0, [r4]
   468fc:	movw	r0, #65297	; 0xff11
   46900:	strh	r0, [r4, #6]
   46904:	rev16	r0, r7
   46908:	strh	r0, [r4, #4]
   4690c:	mov	r0, r6
   46910:	bl	35210 <bcmp@plt+0x22f34>
   46914:	vld1.32	{d16-d17}, [r0]
   46918:	add	r0, r4, #8
   4691c:	vst1.32	{d16-d17}, [r0]
   46920:	mov	r0, r5
   46924:	bl	35210 <bcmp@plt+0x22f34>
   46928:	vld1.32	{d16-d17}, [r0]
   4692c:	add	r0, r4, #24
   46930:	mov	r5, #40	; 0x28
   46934:	vst1.32	{d16-d17}, [r0]
   46938:	add	r4, r4, r5
   4693c:	mov	r0, r4
   46940:	pop	{r4, r5, r6, r7, fp, pc}
   46944:	ldr	r0, [pc, #64]	; 4698c <bcmp@plt+0x346b0>
   46948:	mov	r4, #0
   4694c:	ldr	r0, [pc, r0]
   46950:	ldr	r0, [r0]
   46954:	cmp	r0, #2
   46958:	bge	46964 <bcmp@plt+0x34688>
   4695c:	mov	r0, r4
   46960:	pop	{r4, r5, r6, r7, fp, pc}
   46964:	mov	r0, r6
   46968:	bl	34418 <bcmp@plt+0x2213c>
   4696c:	ldr	r1, [pc, #28]	; 46990 <bcmp@plt+0x346b4>
   46970:	mov	r2, r0
   46974:	mov	r0, #6
   46978:	add	r1, pc, r1
   4697c:	bl	40d10 <bcmp@plt+0x2ea34>
   46980:	mov	r0, r4
   46984:	pop	{r4, r5, r6, r7, fp, pc}
   46988:	andeq	pc, r2, ip, lsl #20
   4698c:	andeq	pc, r2, ip, lsr sl	; <UNPREDICTABLE>
   46990:	andeq	r9, r1, r3, lsr #16
   46994:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46998:	add	fp, sp, #28
   4699c:	sub	sp, sp, #12
   469a0:	mov	r8, r0
   469a4:	mov	r0, r2
   469a8:	mov	r6, r3
   469ac:	mov	r5, r2
   469b0:	mov	r9, r1
   469b4:	bl	34418 <bcmp@plt+0x2213c>
   469b8:	mov	r4, r0
   469bc:	mov	r0, r6
   469c0:	bl	34418 <bcmp@plt+0x2213c>
   469c4:	cmp	r4, r0
   469c8:	bne	46ab0 <bcmp@plt+0x347d4>
   469cc:	mov	r0, r5
   469d0:	bl	34418 <bcmp@plt+0x2213c>
   469d4:	cmp	r0, #2
   469d8:	beq	469ec <bcmp@plt+0x34710>
   469dc:	mov	r0, r5
   469e0:	bl	34418 <bcmp@plt+0x2213c>
   469e4:	cmp	r0, #10
   469e8:	bne	46b4c <bcmp@plt+0x34870>
   469ec:	ldr	r4, [fp, #16]
   469f0:	mov	r0, r5
   469f4:	bl	34418 <bcmp@plt+0x2213c>
   469f8:	bl	35d94 <bcmp@plt+0x23ab8>
   469fc:	add	sl, r9, #8
   46a00:	add	r7, sl, r0
   46a04:	mov	r0, r7
   46a08:	str	r7, [r4]
   46a0c:	bl	11fe8 <malloc@plt>
   46a10:	cmp	r0, #0
   46a14:	beq	46b18 <bcmp@plt+0x3483c>
   46a18:	mov	r1, #0
   46a1c:	mov	r2, r7
   46a20:	mov	r4, r0
   46a24:	bl	12144 <memset@plt>
   46a28:	mov	r0, r4
   46a2c:	mov	r1, r5
   46a30:	mov	r2, r6
   46a34:	mov	r3, sl
   46a38:	bl	46848 <bcmp@plt+0x3456c>
   46a3c:	cmp	r0, #0
   46a40:	beq	46b84 <bcmp@plt+0x348a8>
   46a44:	mov	r6, r0
   46a48:	ldr	r0, [fp, #12]
   46a4c:	ldr	r1, [fp, #8]
   46a50:	mov	r2, #0
   46a54:	strh	r2, [r6, #6]
   46a58:	rev16	r2, sl
   46a5c:	strh	r2, [r6, #4]
   46a60:	mov	r2, r9
   46a64:	rev16	r0, r0
   46a68:	strh	r0, [r6, #2]
   46a6c:	rev16	r0, r1
   46a70:	mov	r1, r8
   46a74:	strh	r0, [r6]
   46a78:	add	r0, r6, #8
   46a7c:	bl	11f34 <memcpy@plt>
   46a80:	mov	r0, r5
   46a84:	bl	34418 <bcmp@plt+0x2213c>
   46a88:	mov	r3, r0
   46a8c:	mov	r0, r6
   46a90:	mov	r1, sl
   46a94:	mov	r2, r4
   46a98:	bl	3daf4 <bcmp@plt+0x2b818>
   46a9c:	movw	r1, #65535	; 0xffff
   46aa0:	cmp	r0, r1
   46aa4:	beq	46ba8 <bcmp@plt+0x348cc>
   46aa8:	strh	r0, [r6, #6]
   46aac:	b	46bb4 <bcmp@plt+0x348d8>
   46ab0:	ldr	r0, [pc, #264]	; 46bc0 <bcmp@plt+0x348e4>
   46ab4:	mov	r4, #0
   46ab8:	ldr	r0, [pc, r0]
   46abc:	ldr	r0, [r0]
   46ac0:	cmp	r0, #2
   46ac4:	blt	46bb4 <bcmp@plt+0x348d8>
   46ac8:	mov	r0, r5
   46acc:	bl	34418 <bcmp@plt+0x2213c>
   46ad0:	mov	r8, r0
   46ad4:	mov	r0, r5
   46ad8:	bl	342fc <bcmp@plt+0x22020>
   46adc:	mov	r5, r0
   46ae0:	mov	r0, r6
   46ae4:	bl	34418 <bcmp@plt+0x2213c>
   46ae8:	mov	r7, r0
   46aec:	mov	r0, r6
   46af0:	bl	342fc <bcmp@plt+0x22020>
   46af4:	str	r0, [sp, #4]
   46af8:	str	r7, [sp]
   46afc:	mov	r0, #6
   46b00:	mov	r2, r8
   46b04:	mov	r3, r5
   46b08:	ldr	r1, [pc, #180]	; 46bc4 <bcmp@plt+0x348e8>
   46b0c:	add	r1, pc, r1
   46b10:	bl	40d10 <bcmp@plt+0x2ea34>
   46b14:	b	46bb4 <bcmp@plt+0x348d8>
   46b18:	ldr	r0, [pc, #176]	; 46bd0 <bcmp@plt+0x348f4>
   46b1c:	mov	r4, #0
   46b20:	ldr	r0, [pc, r0]
   46b24:	ldr	r0, [r0]
   46b28:	cmp	r0, #2
   46b2c:	blt	46bb4 <bcmp@plt+0x348d8>
   46b30:	bl	11eb0 <__errno_location@plt>
   46b34:	ldr	r0, [r0]
   46b38:	bl	11e2c <strerror@plt>
   46b3c:	ldr	r1, [pc, #144]	; 46bd4 <bcmp@plt+0x348f8>
   46b40:	mov	r2, r0
   46b44:	add	r1, pc, r1
   46b48:	b	46b78 <bcmp@plt+0x3489c>
   46b4c:	ldr	r0, [pc, #116]	; 46bc8 <bcmp@plt+0x348ec>
   46b50:	mov	r4, #0
   46b54:	ldr	r0, [pc, r0]
   46b58:	ldr	r0, [r0]
   46b5c:	cmp	r0, #2
   46b60:	blt	46bb4 <bcmp@plt+0x348d8>
   46b64:	mov	r0, r5
   46b68:	bl	34418 <bcmp@plt+0x2213c>
   46b6c:	ldr	r1, [pc, #88]	; 46bcc <bcmp@plt+0x348f0>
   46b70:	mov	r2, r0
   46b74:	add	r1, pc, r1
   46b78:	mov	r0, #6
   46b7c:	bl	40d10 <bcmp@plt+0x2ea34>
   46b80:	b	46bb4 <bcmp@plt+0x348d8>
   46b84:	ldr	r0, [pc, #76]	; 46bd8 <bcmp@plt+0x348fc>
   46b88:	ldr	r0, [pc, r0]
   46b8c:	ldr	r0, [r0]
   46b90:	cmp	r0, #2
   46b94:	blt	46ba8 <bcmp@plt+0x348cc>
   46b98:	ldr	r1, [pc, #60]	; 46bdc <bcmp@plt+0x34900>
   46b9c:	mov	r0, #6
   46ba0:	add	r1, pc, r1
   46ba4:	bl	40d10 <bcmp@plt+0x2ea34>
   46ba8:	mov	r0, r4
   46bac:	bl	11f10 <free@plt>
   46bb0:	mov	r4, #0
   46bb4:	mov	r0, r4
   46bb8:	sub	sp, fp, #28
   46bbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46bc0:	ldrdeq	pc, [r2], -r0
   46bc4:	andeq	r9, r1, r6, asr #13
   46bc8:	andeq	pc, r2, r4, lsr r8	; <UNPREDICTABLE>
   46bcc:	muleq	r1, sp, r6
   46bd0:	andeq	pc, r2, r8, ror #16
   46bd4:	andeq	r9, r1, pc, ror #13
   46bd8:	andeq	pc, r2, r0, lsl #16
   46bdc:	andeq	r9, r1, r1, ror #13
   46be0:	push	{r4, r5, r6, sl, fp, lr}
   46be4:	add	fp, sp, #16
   46be8:	mov	r5, r0
   46bec:	ldr	r0, [pc, #160]	; 46c94 <bcmp@plt+0x349b8>
   46bf0:	mov	r4, r1
   46bf4:	mov	r1, #0
   46bf8:	add	r0, pc, r0
   46bfc:	strb	r1, [r0]
   46c00:	mov	r1, #6
   46c04:	ldrb	r0, [r5]
   46c08:	cmp	r1, r0, lsr #4
   46c0c:	beq	46c38 <bcmp@plt+0x3495c>
   46c10:	lsr	r0, r0, #4
   46c14:	cmp	r0, #4
   46c18:	bne	46c6c <bcmp@plt+0x34990>
   46c1c:	add	r0, r5, #12
   46c20:	mov	r1, #2
   46c24:	bl	354dc <bcmp@plt+0x23200>
   46c28:	mov	r6, r0
   46c2c:	add	r0, r5, #16
   46c30:	mov	r1, #2
   46c34:	b	46c50 <bcmp@plt+0x34974>
   46c38:	add	r0, r5, #8
   46c3c:	mov	r1, #10
   46c40:	bl	354dc <bcmp@plt+0x23200>
   46c44:	mov	r6, r0
   46c48:	add	r0, r5, #24
   46c4c:	mov	r1, #10
   46c50:	bl	354dc <bcmp@plt+0x23200>
   46c54:	mov	r3, r0
   46c58:	ldr	r0, [pc, #56]	; 46c98 <bcmp@plt+0x349bc>
   46c5c:	mov	r1, r4
   46c60:	mov	r2, r6
   46c64:	add	r0, pc, r0
   46c68:	b	46c84 <bcmp@plt+0x349a8>
   46c6c:	ldr	r0, [pc, #40]	; 46c9c <bcmp@plt+0x349c0>
   46c70:	ldr	r2, [pc, #40]	; 46ca0 <bcmp@plt+0x349c4>
   46c74:	mov	r1, r4
   46c78:	add	r2, pc, r2
   46c7c:	add	r0, pc, r0
   46c80:	mov	r3, r2
   46c84:	bl	1209c <sprintf@plt>
   46c88:	ldr	r0, [pc, #20]	; 46ca4 <bcmp@plt+0x349c8>
   46c8c:	add	r0, pc, r0
   46c90:	pop	{r4, r5, r6, sl, fp, pc}
   46c94:	andeq	r9, r3, r0, ror #13
   46c98:	andeq	r9, r3, r4, ror r6
   46c9c:	andeq	r9, r3, ip, asr r6
   46ca0:	andeq	r9, r1, pc, lsr r6
   46ca4:	andeq	r9, r3, ip, asr #12
   46ca8:	rev	r1, r1
   46cac:	lsr	r2, r1, #24
   46cb0:	strb	r2, [r0, #2]
   46cb4:	lsr	r2, r1, #16
   46cb8:	lsr	r1, r1, #8
   46cbc:	strb	r2, [r0, #1]
   46cc0:	strb	r1, [r0]
   46cc4:	bx	lr
   46cc8:	ldrb	r2, [r0, #1]
   46ccc:	ldrb	r1, [r0]
   46cd0:	ldrb	r0, [r0, #2]
   46cd4:	lsl	r2, r2, #8
   46cd8:	orr	r1, r2, r1, lsl #16
   46cdc:	orr	r0, r1, r0
   46ce0:	bx	lr
   46ce4:	push	{r4, r5, r6, r7, fp, lr}
   46ce8:	add	fp, sp, #16
   46cec:	sub	sp, sp, #32
   46cf0:	mov	r4, r0
   46cf4:	ldr	r0, [r1, #24]
   46cf8:	mov	r5, #0
   46cfc:	cmp	r0, #2
   46d00:	bne	46d9c <bcmp@plt+0x34ac0>
   46d04:	ldr	r0, [r4, #24]
   46d08:	cmp	r0, #1
   46d0c:	bne	46d9c <bcmp@plt+0x34ac0>
   46d10:	mov	r0, r4
   46d14:	mov	r6, r1
   46d18:	bl	34418 <bcmp@plt+0x2213c>
   46d1c:	mov	r7, r0
   46d20:	mov	r0, r6
   46d24:	bl	34418 <bcmp@plt+0x2213c>
   46d28:	cmp	r7, r0
   46d2c:	bne	46d9c <bcmp@plt+0x34ac0>
   46d30:	mov	r0, r6
   46d34:	bl	46da8 <bcmp@plt+0x34acc>
   46d38:	mov	r5, r0
   46d3c:	mov	r0, r6
   46d40:	bl	34238 <bcmp@plt+0x21f5c>
   46d44:	add	r7, sp, #4
   46d48:	mov	r6, r0
   46d4c:	mov	r1, r4
   46d50:	mov	r0, r7
   46d54:	bl	3486c <bcmp@plt+0x22590>
   46d58:	mov	r0, r7
   46d5c:	bl	343ac <bcmp@plt+0x220d0>
   46d60:	uxtb	r1, r6
   46d64:	mov	r0, r7
   46d68:	bl	34754 <bcmp@plt+0x22478>
   46d6c:	mov	r0, r7
   46d70:	bl	46da8 <bcmp@plt+0x34acc>
   46d74:	mov	r1, r5
   46d78:	mov	r4, r0
   46d7c:	bl	34da0 <bcmp@plt+0x22ac4>
   46d80:	mov	r6, r0
   46d84:	mov	r0, r5
   46d88:	bl	340dc <bcmp@plt+0x21e00>
   46d8c:	mov	r0, r4
   46d90:	bl	340dc <bcmp@plt+0x21e00>
   46d94:	clz	r0, r6
   46d98:	lsr	r5, r0, #5
   46d9c:	mov	r0, r5
   46da0:	sub	sp, fp, #16
   46da4:	pop	{r4, r5, r6, r7, fp, pc}
   46da8:	push	{r4, r5, r6, r7, fp, lr}
   46dac:	add	fp, sp, #16
   46db0:	sub	sp, sp, #40	; 0x28
   46db4:	bfc	sp, #0, #4
   46db8:	mov	r4, r0
   46dbc:	ldr	r0, [r0, #24]
   46dc0:	cmp	r0, #2
   46dc4:	bne	46e40 <bcmp@plt+0x34b64>
   46dc8:	mov	r0, r4
   46dcc:	bl	34418 <bcmp@plt+0x2213c>
   46dd0:	cmp	r0, #10
   46dd4:	beq	46e70 <bcmp@plt+0x34b94>
   46dd8:	cmp	r0, #2
   46ddc:	bne	46ef8 <bcmp@plt+0x34c1c>
   46de0:	mov	r0, r4
   46de4:	bl	34238 <bcmp@plt+0x21f5c>
   46de8:	mov	r5, r0
   46dec:	mov	r0, r4
   46df0:	bl	345f8 <bcmp@plt+0x2231c>
   46df4:	bl	35208 <bcmp@plt+0x22f2c>
   46df8:	ldr	r0, [r0]
   46dfc:	cmp	r5, #0
   46e00:	moveq	r1, #0
   46e04:	rsbne	r1, r5, #32
   46e08:	mvnne	r2, #0
   46e0c:	lslne	r1, r2, r1
   46e10:	rev	r0, r0
   46e14:	str	r0, [sp, #16]
   46e18:	and	r0, r1, r0
   46e1c:	rev	r4, r0
   46e20:	mov	r0, #1
   46e24:	bl	34018 <bcmp@plt+0x21d3c>
   46e28:	mov	r5, r0
   46e2c:	str	r4, [sp, #16]
   46e30:	bl	345f8 <bcmp@plt+0x2231c>
   46e34:	add	r1, sp, #16
   46e38:	bl	353ac <bcmp@plt+0x230d0>
   46e3c:	b	46f2c <bcmp@plt+0x34c50>
   46e40:	ldr	r0, [pc, #240]	; 46f38 <bcmp@plt+0x34c5c>
   46e44:	mov	r5, #0
   46e48:	ldr	r0, [pc, r0]
   46e4c:	ldr	r0, [r0]
   46e50:	cmp	r0, #2
   46e54:	blt	46f2c <bcmp@plt+0x34c50>
   46e58:	mov	r0, r4
   46e5c:	bl	342fc <bcmp@plt+0x22020>
   46e60:	ldr	r1, [pc, #212]	; 46f3c <bcmp@plt+0x34c60>
   46e64:	mov	r2, r0
   46e68:	add	r1, pc, r1
   46e6c:	b	46f24 <bcmp@plt+0x34c48>
   46e70:	vmov.i32	q8, #0	; 0x00000000
   46e74:	mov	r6, sp
   46e78:	mov	r0, r4
   46e7c:	vst1.64	{d16-d17}, [r6 :128]
   46e80:	bl	34238 <bcmp@plt+0x21f5c>
   46e84:	mov	r1, #0
   46e88:	and	r7, r0, #7
   46e8c:	lsr	r5, r0, #3
   46e90:	cmp	r1, r0, lsr #3
   46e94:	beq	46ea8 <bcmp@plt+0x34bcc>
   46e98:	mov	r0, sp
   46e9c:	mov	r1, #255	; 0xff
   46ea0:	mov	r2, r5
   46ea4:	bl	12144 <memset@plt>
   46ea8:	cmp	r7, #0
   46eac:	rsbne	r0, r7, #8
   46eb0:	movne	r1, #255	; 0xff
   46eb4:	lslne	r0, r1, r0
   46eb8:	strbne	r0, [r6, r5]
   46ebc:	mov	r0, r4
   46ec0:	bl	345f8 <bcmp@plt+0x2231c>
   46ec4:	bl	35210 <bcmp@plt+0x22f34>
   46ec8:	vld1.8	{d16-d17}, [r0]
   46ecc:	vld1.64	{d18-d19}, [r6 :128]
   46ed0:	mov	r0, #1
   46ed4:	add	r4, sp, #16
   46ed8:	vand	q8, q9, q8
   46edc:	vst1.64	{d16-d17}, [r4 :128]
   46ee0:	bl	34018 <bcmp@plt+0x21d3c>
   46ee4:	mov	r5, r0
   46ee8:	bl	345f8 <bcmp@plt+0x2231c>
   46eec:	mov	r1, r4
   46ef0:	bl	353c0 <bcmp@plt+0x230e4>
   46ef4:	b	46f2c <bcmp@plt+0x34c50>
   46ef8:	ldr	r0, [pc, #64]	; 46f40 <bcmp@plt+0x34c64>
   46efc:	mov	r5, #0
   46f00:	ldr	r0, [pc, r0]
   46f04:	ldr	r0, [r0]
   46f08:	cmp	r0, #2
   46f0c:	blt	46f2c <bcmp@plt+0x34c50>
   46f10:	mov	r0, r4
   46f14:	bl	34418 <bcmp@plt+0x2213c>
   46f18:	ldr	r1, [pc, #36]	; 46f44 <bcmp@plt+0x34c68>
   46f1c:	mov	r2, r0
   46f20:	add	r1, pc, r1
   46f24:	mov	r0, #6
   46f28:	bl	40d10 <bcmp@plt+0x2ea34>
   46f2c:	mov	r0, r5
   46f30:	sub	sp, fp, #16
   46f34:	pop	{r4, r5, r6, r7, fp, pc}
   46f38:	andeq	pc, r2, r0, asr #10
   46f3c:	andeq	r9, r1, r6, asr r4
   46f40:	andeq	pc, r2, r8, lsl #9
   46f44:	andeq	r9, r1, pc, asr #7
   46f48:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   46f4c:	add	fp, sp, #24
   46f50:	mov	r5, r1
   46f54:	ldr	r1, [r1, #24]
   46f58:	ldr	r2, [r0, #24]
   46f5c:	mov	r4, #0
   46f60:	cmp	r2, r1
   46f64:	bne	46f88 <bcmp@plt+0x34cac>
   46f68:	bl	34284 <bcmp@plt+0x21fa8>
   46f6c:	mov	r6, r0
   46f70:	mov	r0, r5
   46f74:	bl	34284 <bcmp@plt+0x21fa8>
   46f78:	cmp	r6, #0
   46f7c:	movne	r5, r0
   46f80:	cmpne	r0, #0
   46f84:	bne	46f90 <bcmp@plt+0x34cb4>
   46f88:	mov	r0, r4
   46f8c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   46f90:	mov	r0, r6
   46f94:	bl	34418 <bcmp@plt+0x2213c>
   46f98:	mov	r7, r0
   46f9c:	mov	r0, r5
   46fa0:	bl	34418 <bcmp@plt+0x2213c>
   46fa4:	cmp	r7, r0
   46fa8:	bne	46f88 <bcmp@plt+0x34cac>
   46fac:	mov	r0, r6
   46fb0:	bl	34238 <bcmp@plt+0x21f5c>
   46fb4:	mov	r7, r0
   46fb8:	mov	r0, r5
   46fbc:	bl	34238 <bcmp@plt+0x21f5c>
   46fc0:	cmp	r7, r0
   46fc4:	bhi	46f88 <bcmp@plt+0x34cac>
   46fc8:	mov	r8, r0
   46fcc:	mov	r0, r6
   46fd0:	bl	46da8 <bcmp@plt+0x34acc>
   46fd4:	uxtb	r1, r7
   46fd8:	mov	r4, r0
   46fdc:	mov	r0, r5
   46fe0:	bl	34754 <bcmp@plt+0x22478>
   46fe4:	mov	r0, r5
   46fe8:	bl	46da8 <bcmp@plt+0x34acc>
   46fec:	uxtb	r1, r8
   46ff0:	mov	r6, r0
   46ff4:	mov	r0, r5
   46ff8:	bl	34754 <bcmp@plt+0x22478>
   46ffc:	mov	r0, r4
   47000:	mov	r1, r6
   47004:	bl	34da0 <bcmp@plt+0x22ac4>
   47008:	mov	r5, r0
   4700c:	mov	r0, r4
   47010:	bl	340dc <bcmp@plt+0x21e00>
   47014:	mov	r0, r6
   47018:	bl	340dc <bcmp@plt+0x21e00>
   4701c:	clz	r0, r5
   47020:	lsr	r4, r0, #5
   47024:	mov	r0, r4
   47028:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4702c:	push	{r4, r5, fp, lr}
   47030:	add	fp, sp, #8
   47034:	mov	r5, r0
   47038:	bl	46da8 <bcmp@plt+0x34acc>
   4703c:	mov	r4, r0
   47040:	cmp	r0, #0
   47044:	beq	4705c <bcmp@plt+0x34d80>
   47048:	mov	r0, r5
   4704c:	bl	34238 <bcmp@plt+0x21f5c>
   47050:	uxtb	r1, r0
   47054:	mov	r0, r4
   47058:	bl	34754 <bcmp@plt+0x22478>
   4705c:	mov	r0, r4
   47060:	pop	{r4, r5, fp, pc}
   47064:	push	{r4, r5, fp, lr}
   47068:	add	fp, sp, #8
   4706c:	bl	34284 <bcmp@plt+0x21fa8>
   47070:	cmp	r0, #0
   47074:	beq	470bc <bcmp@plt+0x34de0>
   47078:	mov	r4, r0
   4707c:	bl	46da8 <bcmp@plt+0x34acc>
   47080:	mov	r5, r0
   47084:	cmp	r0, #0
   47088:	beq	470a0 <bcmp@plt+0x34dc4>
   4708c:	mov	r0, r4
   47090:	bl	34238 <bcmp@plt+0x21f5c>
   47094:	uxtb	r1, r0
   47098:	mov	r0, r5
   4709c:	bl	34754 <bcmp@plt+0x22478>
   470a0:	mov	r0, r4
   470a4:	mov	r1, r5
   470a8:	bl	3486c <bcmp@plt+0x22590>
   470ac:	mov	r0, r5
   470b0:	bl	340dc <bcmp@plt+0x21e00>
   470b4:	mov	r0, #1
   470b8:	pop	{r4, r5, fp, pc}
   470bc:	mov	r0, #0
   470c0:	pop	{r4, r5, fp, pc}
   470c4:	push	{r4, sl, fp, lr}
   470c8:	add	fp, sp, #8
   470cc:	mov	r4, r0
   470d0:	bl	34418 <bcmp@plt+0x2213c>
   470d4:	cmp	r0, #10
   470d8:	beq	470fc <bcmp@plt+0x34e20>
   470dc:	mov	r1, r0
   470e0:	mvn	r0, #0
   470e4:	cmp	r1, #2
   470e8:	popne	{r4, sl, fp, pc}
   470ec:	mov	r0, r4
   470f0:	bl	35208 <bcmp@plt+0x22f2c>
   470f4:	ldr	r0, [r0]
   470f8:	pop	{r4, sl, fp, pc}
   470fc:	mov	r0, r4
   47100:	bl	345f8 <bcmp@plt+0x2231c>
   47104:	bl	35210 <bcmp@plt+0x22f34>
   47108:	ldrb	r1, [r0]
   4710c:	ldrb	r2, [r0, #1]
   47110:	ldrb	r3, [r0, #2]
   47114:	ldrb	r4, [r0, #3]
   47118:	add	r1, r1, r2
   4711c:	ldrb	r2, [r0, #4]
   47120:	add	r1, r1, r3
   47124:	add	r1, r1, r4
   47128:	add	r1, r1, r2
   4712c:	ldrb	r2, [r0, #5]
   47130:	add	r1, r1, r2
   47134:	ldrb	r2, [r0, #6]
   47138:	add	r1, r1, r2
   4713c:	ldrb	r2, [r0, #7]
   47140:	add	r1, r1, r2
   47144:	ldrb	r2, [r0, #8]
   47148:	add	r1, r1, r2
   4714c:	ldrb	r2, [r0, #9]
   47150:	add	r1, r1, r2
   47154:	ldrb	r2, [r0, #10]
   47158:	add	r1, r1, r2
   4715c:	ldrb	r2, [r0, #11]
   47160:	add	r1, r1, r2
   47164:	ldrb	r2, [r0, #12]
   47168:	add	r1, r1, r2
   4716c:	ldrb	r2, [r0, #13]
   47170:	add	r1, r1, r2
   47174:	ldrb	r2, [r0, #14]
   47178:	ldrb	r0, [r0, #15]
   4717c:	add	r1, r1, r2
   47180:	add	r0, r1, r0
   47184:	sub	r0, r0, #1
   47188:	pop	{r4, sl, fp, pc}
   4718c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47190:	add	fp, sp, #28
   47194:	sub	sp, sp, #28
   47198:	sub	sp, sp, #4096	; 0x1000
   4719c:	mov	r5, r2
   471a0:	str	r1, [sp, #8]
   471a4:	mov	r6, r0
   471a8:	mov	r0, #16
   471ac:	mov	r1, #2
   471b0:	mov	r2, #0
   471b4:	str	r3, [sp, #12]
   471b8:	bl	11d60 <socket@plt>
   471bc:	ldr	r8, [fp, #16]
   471c0:	mov	r4, r0
   471c4:	cmn	r0, #1
   471c8:	bgt	471e0 <bcmp@plt+0x34f04>
   471cc:	ldr	r1, [pc, #472]	; 473ac <bcmp@plt+0x350d0>
   471d0:	mov	r0, #1
   471d4:	add	r1, pc, r1
   471d8:	bl	40d10 <bcmp@plt+0x2ea34>
   471dc:	bl	4e79c <bcmp@plt+0x3c4c0>
   471e0:	add	r9, sp, #24
   471e4:	mov	r1, #0
   471e8:	mov	r2, #4096	; 0x1000
   471ec:	mov	r0, r9
   471f0:	bl	12144 <memset@plt>
   471f4:	cmp	r6, #2
   471f8:	mov	r7, #20
   471fc:	mov	r0, r6
   47200:	str	r6, [sp, #16]
   47204:	str	r4, [sp, #20]
   47208:	movweq	r7, #8
   4720c:	cmp	r8, #0
   47210:	beq	47240 <bcmp@plt+0x34f64>
   47214:	mov	r0, #2
   47218:	strh	r7, [sp, #52]	; 0x34
   4721c:	mov	r1, r8
   47220:	strh	r0, [sp, #54]	; 0x36
   47224:	add	r0, r9, #32
   47228:	bl	34b2c <bcmp@plt+0x22850>
   4722c:	ldrh	r0, [sp, #52]	; 0x34
   47230:	add	sl, r0, #12
   47234:	mov	r0, r8
   47238:	bl	3465c <bcmp@plt+0x22380>
   4723c:	b	47248 <bcmp@plt+0x34f6c>
   47240:	mov	sl, #12
   47244:	mov	r0, #0
   47248:	ldr	r6, [fp, #20]
   4724c:	ldr	r8, [fp, #8]
   47250:	add	r4, r9, #28
   47254:	str	r0, [sp, #4]
   47258:	cmp	r6, #0
   4725c:	beq	47298 <bcmp@plt+0x34fbc>
   47260:	ldrh	r0, [sp, #52]	; 0x34
   47264:	cmp	sl, #12
   47268:	mov	r1, r6
   4726c:	addhi	r4, r4, r0
   47270:	mov	r0, #1
   47274:	strh	r7, [r4]
   47278:	strh	r0, [r4, #2]
   4727c:	add	r0, r4, #4
   47280:	bl	34b2c <bcmp@plt+0x22850>
   47284:	ldrh	r0, [r4]
   47288:	add	sl, sl, r0
   4728c:	mov	r0, r6
   47290:	bl	3465c <bcmp@plt+0x22380>
   47294:	b	4729c <bcmp@plt+0x34fc0>
   47298:	mov	r0, #0
   4729c:	ldr	r7, [sp, #8]
   472a0:	cmp	r8, #0
   472a4:	beq	472c8 <bcmp@plt+0x34fec>
   472a8:	cmp	sl, #13
   472ac:	add	sl, sl, #8
   472b0:	ldrhcs	r1, [r4]
   472b4:	addcs	r4, r4, r1
   472b8:	movw	r1, #8
   472bc:	movt	r1, #6
   472c0:	str	r8, [r4, #4]
   472c4:	str	r1, [r4]
   472c8:	ldr	r2, [fp, #24]
   472cc:	ldr	r1, [fp, #12]
   472d0:	cmp	r7, #0
   472d4:	beq	472f8 <bcmp@plt+0x3501c>
   472d8:	cmp	sl, #13
   472dc:	add	sl, sl, #8
   472e0:	ldrhcs	r3, [r4]
   472e4:	addcs	r4, r4, r3
   472e8:	movw	r3, #8
   472ec:	movt	r3, #3
   472f0:	str	r7, [r4, #4]
   472f4:	str	r3, [r4]
   472f8:	str	r2, [sp, #48]	; 0x30
   472fc:	strb	r1, [sp, #47]	; 0x2f
   47300:	mov	r1, #0
   47304:	cmp	r5, #32
   47308:	ldr	r4, [sp, #20]
   4730c:	add	r2, sl, #16
   47310:	mov	r3, #0
   47314:	strb	r1, [sp, #46]	; 0x2e
   47318:	ldr	r1, [sp, #4]
   4731c:	strb	r1, [sp, #42]	; 0x2a
   47320:	strb	r0, [sp, #41]	; 0x29
   47324:	ldr	r0, [sp, #16]
   47328:	add	r1, sp, #24
   4732c:	strb	r0, [sp, #40]	; 0x28
   47330:	mov	r0, #5
   47334:	movweq	r0, #1285	; 0x505
   47338:	strh	r0, [sp, #30]
   4733c:	ldr	r0, [sp, #12]
   47340:	str	r2, [sp, #24]
   47344:	cmp	r0, #0
   47348:	mvneq	r0, #1
   4734c:	cmp	r5, #32
   47350:	strb	r0, [sp, #44]	; 0x2c
   47354:	movwne	r5, #33	; 0x21
   47358:	mov	r0, r4
   4735c:	strh	r5, [sp, #28]
   47360:	bl	11d90 <send@plt>
   47364:	cmn	r0, #1
   47368:	bgt	47398 <bcmp@plt+0x350bc>
   4736c:	bl	11eb0 <__errno_location@plt>
   47370:	ldr	r0, [r0]
   47374:	bl	11e2c <strerror@plt>
   47378:	ldr	r1, [pc, #48]	; 473b0 <bcmp@plt+0x350d4>
   4737c:	mov	r2, r0
   47380:	mov	r0, #1
   47384:	add	r1, pc, r1
   47388:	bl	40d10 <bcmp@plt+0x2ea34>
   4738c:	mov	r0, r4
   47390:	bl	11f1c <close@plt>
   47394:	bl	4e79c <bcmp@plt+0x3c4c0>
   47398:	mov	r0, r4
   4739c:	bl	11f1c <close@plt>
   473a0:	mov	r0, #1
   473a4:	sub	sp, fp, #28
   473a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   473ac:	andeq	r9, r1, r9, ror #2
   473b0:	strdeq	r8, [r1], -r0
   473b4:	push	{r4, r5, r6, r7, fp, lr}
   473b8:	add	fp, sp, #16
   473bc:	sub	sp, sp, #24
   473c0:	mov	r5, r2
   473c4:	ldr	r2, [fp, #20]
   473c8:	ldr	r6, [fp, #16]
   473cc:	ldr	r7, [fp, #12]
   473d0:	mov	r4, r3
   473d4:	str	r3, [sp]
   473d8:	mov	r3, r5
   473dc:	str	r2, [sp, #16]
   473e0:	ldr	r2, [fp, #8]
   473e4:	str	r6, [sp, #12]
   473e8:	str	r7, [sp, #8]
   473ec:	str	r2, [sp, #4]
   473f0:	mov	r2, #32
   473f4:	bl	4718c <bcmp@plt+0x34eb0>
   473f8:	ldr	r0, [pc, #76]	; 4744c <bcmp@plt+0x35170>
   473fc:	ldr	r0, [pc, r0]
   47400:	ldr	r0, [r0]
   47404:	cmp	r0, #1
   47408:	blt	47440 <bcmp@plt+0x35164>
   4740c:	mov	r0, r7
   47410:	bl	342fc <bcmp@plt+0x22020>
   47414:	mov	r7, r0
   47418:	mov	r0, r6
   4741c:	bl	342fc <bcmp@plt+0x22020>
   47420:	str	r5, [sp]
   47424:	str	r4, [sp, #4]
   47428:	mov	r3, r0
   4742c:	mov	r0, #5
   47430:	mov	r2, r7
   47434:	ldr	r1, [pc, #20]	; 47450 <bcmp@plt+0x35174>
   47438:	add	r1, pc, r1
   4743c:	bl	40d10 <bcmp@plt+0x2ea34>
   47440:	mov	r0, #1
   47444:	sub	sp, fp, #16
   47448:	pop	{r4, r5, r6, r7, fp, pc}
   4744c:	andeq	lr, r2, ip, lsl #31
   47450:	andeq	r8, r1, r6, ror #30
   47454:	push	{r4, r5, fp, lr}
   47458:	add	fp, sp, #8
   4745c:	sub	sp, sp, #24
   47460:	mov	r4, r2
   47464:	ldr	r2, [fp, #20]
   47468:	ldr	r5, [fp, #12]
   4746c:	str	r3, [sp]
   47470:	mov	r3, r4
   47474:	str	r2, [sp, #16]
   47478:	ldr	r2, [fp, #16]
   4747c:	str	r5, [sp, #8]
   47480:	str	r2, [sp, #12]
   47484:	ldr	r2, [fp, #8]
   47488:	str	r2, [sp, #4]
   4748c:	mov	r2, #33	; 0x21
   47490:	bl	4718c <bcmp@plt+0x34eb0>
   47494:	ldr	r0, [pc, #52]	; 474d0 <bcmp@plt+0x351f4>
   47498:	ldr	r0, [pc, r0]
   4749c:	ldr	r0, [r0]
   474a0:	cmp	r0, #1
   474a4:	blt	474c4 <bcmp@plt+0x351e8>
   474a8:	mov	r0, r5
   474ac:	bl	342fc <bcmp@plt+0x22020>
   474b0:	ldr	r1, [pc, #28]	; 474d4 <bcmp@plt+0x351f8>
   474b4:	mov	r2, r0
   474b8:	mov	r0, #5
   474bc:	add	r1, pc, r1
   474c0:	bl	40d10 <bcmp@plt+0x2ea34>
   474c4:	mov	r0, #1
   474c8:	sub	sp, fp, #8
   474cc:	pop	{r4, r5, fp, pc}
   474d0:	strdeq	lr, [r2], -r0
   474d4:	andeq	r8, r1, r9, asr pc
   474d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   474dc:	add	fp, sp, #28
   474e0:	sub	sp, sp, #20
   474e4:	sub	sp, sp, #4096	; 0x1000
   474e8:	mov	r5, r0
   474ec:	uxth	r0, r1
   474f0:	mov	r4, r3
   474f4:	mov	r6, r2
   474f8:	str	r1, [sp, #8]
   474fc:	bl	3525c <bcmp@plt+0x22f80>
   47500:	mov	r7, r0
   47504:	mov	r0, #16
   47508:	mov	r1, #2
   4750c:	mov	r2, #0
   47510:	bl	11d60 <socket@plt>
   47514:	cmn	r0, #1
   47518:	str	r0, [sp, #12]
   4751c:	bgt	47534 <bcmp@plt+0x35258>
   47520:	ldr	r1, [pc, #484]	; 4770c <bcmp@plt+0x35430>
   47524:	mov	r0, #1
   47528:	add	r1, pc, r1
   4752c:	bl	40d10 <bcmp@plt+0x2ea34>
   47530:	bl	4e79c <bcmp@plt+0x3c4c0>
   47534:	ldr	r8, [fp, #8]
   47538:	add	r9, sp, #16
   4753c:	mov	r1, #0
   47540:	mov	r2, #4096	; 0x1000
   47544:	mov	r0, r9
   47548:	bl	12144 <memset@plt>
   4754c:	cmp	r4, #0
   47550:	beq	47584 <bcmp@plt+0x352a8>
   47554:	mov	r0, #1
   47558:	mov	r1, r4
   4755c:	strh	r0, [sp, #46]	; 0x2e
   47560:	add	r0, r7, #4
   47564:	strh	r0, [sp, #44]	; 0x2c
   47568:	add	r0, r9, #32
   4756c:	bl	34b2c <bcmp@plt+0x22850>
   47570:	ldrh	r0, [sp, #44]	; 0x2c
   47574:	add	sl, r0, #12
   47578:	mov	r0, r4
   4757c:	bl	3465c <bcmp@plt+0x22380>
   47580:	b	4758c <bcmp@plt+0x352b0>
   47584:	mov	r0, #0
   47588:	mov	sl, #12
   4758c:	str	r0, [sp, #4]
   47590:	add	r4, r9, #28
   47594:	cmp	r8, #0
   47598:	beq	475cc <bcmp@plt+0x352f0>
   4759c:	ldrh	r0, [sp, #44]	; 0x2c
   475a0:	cmp	sl, #12
   475a4:	mov	r1, r8
   475a8:	addhi	r4, r4, r0
   475ac:	add	r0, r7, #4
   475b0:	strh	r0, [r4]
   475b4:	mov	r0, #7
   475b8:	strh	r0, [r4, #2]
   475bc:	add	r0, r4, #4
   475c0:	bl	34b2c <bcmp@plt+0x22850>
   475c4:	ldrh	r0, [r4]
   475c8:	add	sl, sl, r0
   475cc:	ldr	r1, [fp, #12]
   475d0:	cmp	r6, #0
   475d4:	beq	475f8 <bcmp@plt+0x3531c>
   475d8:	cmp	sl, #13
   475dc:	add	sl, sl, #8
   475e0:	ldrhcs	r0, [r4]
   475e4:	addcs	r4, r4, r0
   475e8:	movw	r0, #8
   475ec:	movt	r0, #4
   475f0:	str	r6, [r4, #4]
   475f4:	str	r0, [r4]
   475f8:	ldr	r6, [fp, #16]
   475fc:	cmp	r1, #0
   47600:	beq	47630 <bcmp@plt+0x35354>
   47604:	cmp	sl, #13
   47608:	ldrhcs	r0, [r4]
   4760c:	addcs	r4, r4, r0
   47610:	mov	r0, #5
   47614:	strh	r0, [r4, #2]
   47618:	add	r0, r7, #4
   4761c:	strh	r0, [r4]
   47620:	add	r0, r4, #4
   47624:	bl	34b2c <bcmp@plt+0x22850>
   47628:	ldrh	r0, [r4]
   4762c:	add	sl, sl, r0
   47630:	ldr	r0, [fp, #20]
   47634:	cmp	r6, #0
   47638:	beq	4765c <bcmp@plt+0x35380>
   4763c:	cmp	sl, #13
   47640:	add	sl, sl, #8
   47644:	ldrhcs	r1, [r4]
   47648:	addcs	r4, r4, r1
   4764c:	movw	r1, #8
   47650:	movt	r1, #6
   47654:	str	r6, [r4, #4]
   47658:	str	r1, [r4]
   4765c:	mov	r1, #1
   47660:	mov	r2, #4
   47664:	ldr	r4, [sp, #12]
   47668:	cmp	r5, #24
   4766c:	mov	r3, #0
   47670:	strb	r1, [sp, #39]	; 0x27
   47674:	strh	r2, [sp, #37]	; 0x25
   47678:	ldr	r2, [sp, #8]
   4767c:	movweq	r1, #1281	; 0x501
   47680:	cmp	r0, #0
   47684:	mvneq	r0, #1
   47688:	cmp	r5, #24
   4768c:	movwne	r5, #25
   47690:	strb	r2, [sp, #32]
   47694:	mov	r2, #0
   47698:	strh	r2, [sp, #34]	; 0x22
   4769c:	ldr	r2, [sp, #4]
   476a0:	strb	r2, [sp, #33]	; 0x21
   476a4:	add	r2, sl, #16
   476a8:	strh	r1, [sp, #22]
   476ac:	add	r1, sp, #16
   476b0:	str	r2, [sp, #16]
   476b4:	strb	r0, [sp, #36]	; 0x24
   476b8:	mov	r0, r4
   476bc:	strh	r5, [sp, #20]
   476c0:	bl	11d90 <send@plt>
   476c4:	cmn	r0, #1
   476c8:	bgt	476f8 <bcmp@plt+0x3541c>
   476cc:	bl	11eb0 <__errno_location@plt>
   476d0:	ldr	r0, [r0]
   476d4:	bl	11e2c <strerror@plt>
   476d8:	ldr	r1, [pc, #48]	; 47710 <bcmp@plt+0x35434>
   476dc:	mov	r2, r0
   476e0:	mov	r0, #1
   476e4:	add	r1, pc, r1
   476e8:	bl	40d10 <bcmp@plt+0x2ea34>
   476ec:	mov	r0, r4
   476f0:	bl	11f1c <close@plt>
   476f4:	bl	4e79c <bcmp@plt+0x3c4c0>
   476f8:	mov	r0, r4
   476fc:	bl	11f1c <close@plt>
   47700:	mov	r0, #1
   47704:	sub	sp, fp, #28
   47708:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4770c:	andeq	r8, r1, r7, lsr #30
   47710:	muleq	r1, sp, sp
   47714:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   47718:	add	fp, sp, #24
   4771c:	sub	sp, sp, #16
   47720:	mov	r5, r2
   47724:	mov	r2, r1
   47728:	mov	r1, r0
   4772c:	ldr	r0, [fp, #12]
   47730:	ldr	r9, [fp, #16]
   47734:	ldr	r8, [fp, #8]
   47738:	mov	r4, r3
   4773c:	str	r3, [sp]
   47740:	mov	r3, r5
   47744:	str	r0, [sp, #8]
   47748:	mov	r0, #24
   4774c:	str	r9, [sp, #12]
   47750:	str	r8, [sp, #4]
   47754:	bl	474d8 <bcmp@plt+0x351fc>
   47758:	ldr	r0, [pc, #128]	; 477e0 <bcmp@plt+0x35504>
   4775c:	ldr	r0, [pc, r0]
   47760:	ldr	r0, [r0]
   47764:	cmp	r0, #1
   47768:	blt	477d4 <bcmp@plt+0x354f8>
   4776c:	ldr	r7, [pc, #112]	; 477e4 <bcmp@plt+0x35508>
   47770:	cmp	r4, #0
   47774:	add	r7, pc, r7
   47778:	mov	r6, r7
   4777c:	beq	4778c <bcmp@plt+0x354b0>
   47780:	mov	r0, r4
   47784:	bl	342fc <bcmp@plt+0x22020>
   47788:	mov	r6, r0
   4778c:	cmp	r5, #0
   47790:	mov	r4, r7
   47794:	beq	477a4 <bcmp@plt+0x354c8>
   47798:	mov	r0, r5
   4779c:	bl	342fc <bcmp@plt+0x22020>
   477a0:	mov	r4, r0
   477a4:	cmp	r8, #0
   477a8:	beq	477b8 <bcmp@plt+0x354dc>
   477ac:	mov	r0, r8
   477b0:	bl	342fc <bcmp@plt+0x22020>
   477b4:	mov	r7, r0
   477b8:	stm	sp, {r7, r9}
   477bc:	mov	r0, #5
   477c0:	mov	r2, r6
   477c4:	mov	r3, r4
   477c8:	ldr	r1, [pc, #24]	; 477e8 <bcmp@plt+0x3550c>
   477cc:	add	r1, pc, r1
   477d0:	bl	40d10 <bcmp@plt+0x2ea34>
   477d4:	mov	r0, #1
   477d8:	sub	sp, fp, #24
   477dc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   477e0:	andeq	lr, r2, ip, lsr #24
   477e4:	andeq	r8, r1, pc, lsl #27
   477e8:	andeq	r8, r1, r2, ror #25
   477ec:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   477f0:	add	fp, sp, #24
   477f4:	sub	sp, sp, #16
   477f8:	mov	r5, r2
   477fc:	mov	r2, r1
   47800:	mov	r1, r0
   47804:	ldr	r0, [fp, #12]
   47808:	ldr	r9, [fp, #16]
   4780c:	ldr	r8, [fp, #8]
   47810:	mov	r4, r3
   47814:	str	r3, [sp]
   47818:	mov	r3, r5
   4781c:	str	r0, [sp, #8]
   47820:	mov	r0, #25
   47824:	str	r9, [sp, #12]
   47828:	str	r8, [sp, #4]
   4782c:	bl	474d8 <bcmp@plt+0x351fc>
   47830:	ldr	r0, [pc, #128]	; 478b8 <bcmp@plt+0x355dc>
   47834:	ldr	r0, [pc, r0]
   47838:	ldr	r0, [r0]
   4783c:	cmp	r0, #1
   47840:	blt	478ac <bcmp@plt+0x355d0>
   47844:	ldr	r7, [pc, #112]	; 478bc <bcmp@plt+0x355e0>
   47848:	cmp	r4, #0
   4784c:	add	r7, pc, r7
   47850:	mov	r6, r7
   47854:	beq	47864 <bcmp@plt+0x35588>
   47858:	mov	r0, r4
   4785c:	bl	342fc <bcmp@plt+0x22020>
   47860:	mov	r6, r0
   47864:	cmp	r5, #0
   47868:	mov	r4, r7
   4786c:	beq	4787c <bcmp@plt+0x355a0>
   47870:	mov	r0, r5
   47874:	bl	342fc <bcmp@plt+0x22020>
   47878:	mov	r4, r0
   4787c:	cmp	r8, #0
   47880:	beq	47890 <bcmp@plt+0x355b4>
   47884:	mov	r0, r8
   47888:	bl	342fc <bcmp@plt+0x22020>
   4788c:	mov	r7, r0
   47890:	stm	sp, {r7, r9}
   47894:	mov	r0, #5
   47898:	mov	r2, r6
   4789c:	mov	r3, r4
   478a0:	ldr	r1, [pc, #24]	; 478c0 <bcmp@plt+0x355e4>
   478a4:	add	r1, pc, r1
   478a8:	bl	40d10 <bcmp@plt+0x2ea34>
   478ac:	mov	r0, #1
   478b0:	sub	sp, fp, #24
   478b4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   478b8:	andeq	lr, r2, r4, asr fp
   478bc:			; <UNDEFINED> instruction: 0x00018cb7
   478c0:	andeq	r8, r1, r1, ror #24
   478c4:	mov	r0, #144	; 0x90
   478c8:	b	44994 <bcmp@plt+0x326b8>
   478cc:	cmp	r0, #0
   478d0:	bxeq	lr
   478d4:	push	{r4, r5, r6, sl, fp, lr}
   478d8:	add	fp, sp, #16
   478dc:	ldr	r5, [r0]
   478e0:	mov	r4, r0
   478e4:	cmp	r5, #0
   478e8:	beq	4790c <bcmp@plt+0x35630>
   478ec:	ldr	r0, [r5, #12]
   478f0:	ldr	r6, [r5, #16]
   478f4:	bl	11f1c <close@plt>
   478f8:	mov	r0, r5
   478fc:	bl	11f10 <free@plt>
   47900:	cmp	r6, #0
   47904:	mov	r5, r6
   47908:	bne	478ec <bcmp@plt+0x35610>
   4790c:	mov	r0, r4
   47910:	bl	11f10 <free@plt>
   47914:	ldr	r0, [pc, #36]	; 47940 <bcmp@plt+0x35664>
   47918:	ldr	r0, [pc, r0]
   4791c:	ldr	r0, [r0]
   47920:	cmp	r0, #1
   47924:	pop	{r4, r5, r6, sl, fp, lr}
   47928:	blt	4793c <bcmp@plt+0x35660>
   4792c:	ldr	r1, [pc, #16]	; 47944 <bcmp@plt+0x35668>
   47930:	mov	r0, #5
   47934:	add	r1, pc, r1
   47938:	b	40d10 <bcmp@plt+0x2ea34>
   4793c:	bx	lr
   47940:	andeq	lr, r2, r0, ror sl
   47944:	andeq	r8, r1, sl, lsr #24
   47948:	ldr	r2, [r0]
   4794c:	mov	r0, #0
   47950:	cmp	r2, #0
   47954:	bxeq	lr
   47958:	ldr	r3, [r2, #12]
   4795c:	cmp	r3, r1
   47960:	beq	4796c <bcmp@plt+0x35690>
   47964:	ldr	r2, [r2, #16]
   47968:	b	47950 <bcmp@plt+0x35674>
   4796c:	mov	r0, r2
   47970:	bx	lr
   47974:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   47978:	add	fp, sp, #24
   4797c:	sub	sp, sp, #24
   47980:	mov	r6, r1
   47984:	mov	r1, #16
   47988:	mov	r8, #0
   4798c:	str	r1, [sp, #4]
   47990:	ldr	r5, [r0]
   47994:	cmp	r5, #0
   47998:	beq	47a08 <bcmp@plt+0x3572c>
   4799c:	mov	r9, r2
   479a0:	add	r7, sp, #8
   479a4:	add	r4, sp, #4
   479a8:	b	479c8 <bcmp@plt+0x356ec>
   479ac:	ldrh	r0, [sp, #10]
   479b0:	rev	r0, r0
   479b4:	cmp	r9, r0, lsr #16
   479b8:	beq	47a04 <bcmp@plt+0x35728>
   479bc:	ldr	r5, [r5, #16]
   479c0:	cmp	r5, #0
   479c4:	beq	47a08 <bcmp@plt+0x3572c>
   479c8:	ldr	r0, [r5, #12]
   479cc:	mov	r1, r7
   479d0:	mov	r2, r4
   479d4:	bl	11ed4 <getsockname@plt>
   479d8:	cmn	r0, #1
   479dc:	beq	479bc <bcmp@plt+0x356e0>
   479e0:	ldr	r0, [sp, #4]
   479e4:	cmp	r0, #16
   479e8:	bne	479f8 <bcmp@plt+0x3571c>
   479ec:	cmp	r6, #2
   479f0:	beq	479ac <bcmp@plt+0x356d0>
   479f4:	b	479bc <bcmp@plt+0x356e0>
   479f8:	cmp	r6, #10
   479fc:	beq	479ac <bcmp@plt+0x356d0>
   47a00:	b	479bc <bcmp@plt+0x356e0>
   47a04:	mov	r8, r5
   47a08:	mov	r0, r8
   47a0c:	sub	sp, fp, #24
   47a10:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   47a14:	push	{r4, r5, r6, r7, fp, lr}
   47a18:	add	fp, sp, #16
   47a1c:	mov	r5, r0
   47a20:	mov	r0, #24
   47a24:	mov	r4, r3
   47a28:	mov	r6, r2
   47a2c:	mov	r7, r1
   47a30:	bl	44994 <bcmp@plt+0x326b8>
   47a34:	mov	r1, #0
   47a38:	str	r7, [r0, #4]
   47a3c:	mov	r2, r5
   47a40:	str	r1, [r0, #16]
   47a44:	str	r4, [r0, #12]
   47a48:	str	r6, [r0, #8]
   47a4c:	str	r1, [r0]
   47a50:	ldr	r1, [r5, #4]
   47a54:	cmp	r1, #0
   47a58:	str	r1, [r0, #20]
   47a5c:	addne	r2, r1, #16
   47a60:	str	r0, [r2]
   47a64:	str	r0, [r5, #4]
   47a68:	ldr	r1, [r5, #8]
   47a6c:	ldr	r2, [r5, #12]
   47a70:	add	r1, r1, #1
   47a74:	cmp	r2, r4
   47a78:	str	r1, [r5, #8]
   47a7c:	strlt	r4, [r5, #12]
   47a80:	pop	{r4, r5, r6, r7, fp, pc}
   47a84:	ldr	r0, [r0, #12]
   47a88:	bx	lr
   47a8c:	push	{r4, r5, r6, sl, fp, lr}
   47a90:	add	fp, sp, #16
   47a94:	mov	r6, r1
   47a98:	mov	r4, r0
   47a9c:	ldr	r1, [r1, #16]
   47aa0:	ldr	r0, [r6, #20]
   47aa4:	cmp	r0, #0
   47aa8:	beq	47ac4 <bcmp@plt+0x357e8>
   47aac:	str	r1, [r0, #16]
   47ab0:	ldr	r1, [r6, #16]
   47ab4:	cmp	r1, #0
   47ab8:	beq	47adc <bcmp@plt+0x35800>
   47abc:	str	r0, [r1, #20]
   47ac0:	b	47ae0 <bcmp@plt+0x35804>
   47ac4:	cmp	r1, #0
   47ac8:	str	r1, [r4]
   47acc:	beq	47adc <bcmp@plt+0x35800>
   47ad0:	mov	r0, #0
   47ad4:	str	r0, [r1, #20]
   47ad8:	b	47ae0 <bcmp@plt+0x35804>
   47adc:	str	r0, [r4, #4]
   47ae0:	ldr	r5, [r6, #12]
   47ae4:	mov	r0, r5
   47ae8:	bl	11f1c <close@plt>
   47aec:	mov	r0, r6
   47af0:	bl	11f10 <free@plt>
   47af4:	ldr	r0, [r4, #8]
   47af8:	ldr	r1, [r4, #12]
   47afc:	sub	r0, r0, #1
   47b00:	cmp	r5, r1
   47b04:	str	r0, [r4, #8]
   47b08:	bne	47b34 <bcmp@plt+0x35858>
   47b0c:	ldr	r0, [r4]
   47b10:	cmp	r0, #0
   47b14:	beq	47b3c <bcmp@plt+0x35860>
   47b18:	ldr	r1, [r0, #12]
   47b1c:	cmp	r1, r5
   47b20:	strgt	r1, [r4, #12]
   47b24:	movgt	r5, r1
   47b28:	ldr	r0, [r0, #16]
   47b2c:	cmp	r0, #0
   47b30:	bne	47b18 <bcmp@plt+0x3583c>
   47b34:	mov	r0, #1
   47b38:	pop	{r4, r5, r6, sl, fp, pc}
   47b3c:	mov	r0, #0
   47b40:	str	r0, [r4, #12]
   47b44:	mov	r0, #1
   47b48:	pop	{r4, r5, r6, sl, fp, pc}
   47b4c:	push	{r4, r5, r6, sl, fp, lr}
   47b50:	add	fp, sp, #16
   47b54:	sub	sp, sp, #16
   47b58:	mov	r4, r0
   47b5c:	mov	r0, #1000	; 0x3e8
   47b60:	add	r6, sp, #8
   47b64:	str	r0, [sp, #12]
   47b68:	mov	r0, #0
   47b6c:	add	r5, r4, #16
   47b70:	str	r0, [sp, #8]
   47b74:	ldr	r0, [r4, #12]
   47b78:	mov	r1, r5
   47b7c:	mov	r2, #0
   47b80:	mov	r3, #0
   47b84:	str	r6, [sp]
   47b88:	add	r0, r0, #1
   47b8c:	bl	12084 <select@plt>
   47b90:	cmn	r0, #1
   47b94:	bne	47bdc <bcmp@plt+0x35900>
   47b98:	bl	11eb0 <__errno_location@plt>
   47b9c:	ldr	r0, [r0]
   47ba0:	cmp	r0, #4
   47ba4:	beq	47b74 <bcmp@plt+0x35898>
   47ba8:	ldr	r1, [pc, #136]	; 47c38 <bcmp@plt+0x3595c>
   47bac:	ldr	r1, [pc, r1]
   47bb0:	ldr	r1, [r1]
   47bb4:	cmp	r1, #2
   47bb8:	blt	47c30 <bcmp@plt+0x35954>
   47bbc:	bl	11e2c <strerror@plt>
   47bc0:	ldr	r1, [pc, #116]	; 47c3c <bcmp@plt+0x35960>
   47bc4:	mov	r2, r0
   47bc8:	mov	r0, #6
   47bcc:	add	r1, pc, r1
   47bd0:	bl	40d10 <bcmp@plt+0x2ea34>
   47bd4:	sub	sp, fp, #16
   47bd8:	pop	{r4, r5, r6, sl, fp, pc}
   47bdc:	ldr	r5, [r4]
   47be0:	cmp	r5, #0
   47be4:	beq	47c30 <bcmp@plt+0x35954>
   47be8:	mov	r6, #1
   47bec:	b	47bfc <bcmp@plt+0x35920>
   47bf0:	ldr	r5, [r5, #16]
   47bf4:	cmp	r5, #0
   47bf8:	beq	47c30 <bcmp@plt+0x35954>
   47bfc:	ldr	r0, [r5, #12]
   47c00:	asr	r1, r0, #31
   47c04:	add	r1, r0, r1, lsr #27
   47c08:	and	r0, r0, #31
   47c0c:	asr	r1, r1, #5
   47c10:	add	r1, r4, r1, lsl #2
   47c14:	ldr	r1, [r1, #16]
   47c18:	tst	r1, r6, lsl r0
   47c1c:	beq	47bf0 <bcmp@plt+0x35914>
   47c20:	ldr	r1, [r5, #4]
   47c24:	mov	r0, r5
   47c28:	blx	r1
   47c2c:	b	47bf0 <bcmp@plt+0x35914>
   47c30:	sub	sp, fp, #16
   47c34:	pop	{r4, r5, r6, sl, fp, pc}
   47c38:	ldrdeq	lr, [r2], -ip
   47c3c:	andeq	r8, r1, r1, lsr #19
   47c40:	push	{fp, lr}
   47c44:	mov	fp, sp
   47c48:	ldr	r1, [r0]
   47c4c:	cmp	r1, #0
   47c50:	popeq	{fp, pc}
   47c54:	mov	ip, #1
   47c58:	ldr	r3, [r1, #12]
   47c5c:	asr	r2, r3, #31
   47c60:	add	r2, r3, r2, lsr #27
   47c64:	and	r3, r3, #31
   47c68:	asr	r2, r2, #5
   47c6c:	add	r2, r0, r2, lsl #2
   47c70:	ldr	lr, [r2, #16]
   47c74:	orr	r3, lr, ip, lsl r3
   47c78:	str	r3, [r2, #16]
   47c7c:	ldr	r1, [r1, #16]
   47c80:	cmp	r1, #0
   47c84:	bne	47c58 <bcmp@plt+0x3597c>
   47c88:	pop	{fp, pc}
   47c8c:	push	{r4, r5, r6, sl, fp, lr}
   47c90:	add	fp, sp, #16
   47c94:	sub	sp, sp, #8
   47c98:	mov	r6, r0
   47c9c:	mov	r0, #1
   47ca0:	str	r0, [sp, #4]
   47ca4:	mov	r0, r6
   47ca8:	bl	486ac <bcmp@plt+0x363d0>
   47cac:	mvn	r5, #8
   47cb0:	cmn	r0, #9
   47cb4:	beq	47d64 <bcmp@plt+0x35a88>
   47cb8:	mov	r1, r6
   47cbc:	mov	r2, #0
   47cc0:	movw	r3, #4342	; 0x10f6
   47cc4:	mov	r4, r0
   47cc8:	bl	48b7c <bcmp@plt+0x368a0>
   47ccc:	cmp	r6, #10
   47cd0:	beq	47d1c <bcmp@plt+0x35a40>
   47cd4:	cmp	r6, #2
   47cd8:	bne	47d64 <bcmp@plt+0x35a88>
   47cdc:	mov	r0, #4
   47ce0:	add	r3, sp, #4
   47ce4:	mov	r1, #0
   47ce8:	mov	r2, #8
   47cec:	str	r0, [sp]
   47cf0:	mov	r0, r4
   47cf4:	bl	1224c <setsockopt@plt>
   47cf8:	cmn	r0, #1
   47cfc:	bgt	47d60 <bcmp@plt+0x35a84>
   47d00:	bl	11eb0 <__errno_location@plt>
   47d04:	ldr	r0, [r0]
   47d08:	bl	11e2c <strerror@plt>
   47d0c:	ldr	r1, [pc, #92]	; 47d70 <bcmp@plt+0x35a94>
   47d10:	mov	r2, r0
   47d14:	add	r1, pc, r1
   47d18:	b	47d58 <bcmp@plt+0x35a7c>
   47d1c:	mov	r0, #4
   47d20:	add	r3, sp, #4
   47d24:	mov	r1, #41	; 0x29
   47d28:	mov	r2, #49	; 0x31
   47d2c:	str	r0, [sp]
   47d30:	mov	r0, r4
   47d34:	bl	1224c <setsockopt@plt>
   47d38:	cmn	r0, #1
   47d3c:	bgt	47d60 <bcmp@plt+0x35a84>
   47d40:	bl	11eb0 <__errno_location@plt>
   47d44:	ldr	r0, [r0]
   47d48:	bl	11e2c <strerror@plt>
   47d4c:	ldr	r1, [pc, #32]	; 47d74 <bcmp@plt+0x35a98>
   47d50:	mov	r2, r0
   47d54:	add	r1, pc, r1
   47d58:	mov	r0, #3
   47d5c:	bl	40d10 <bcmp@plt+0x2ea34>
   47d60:	mov	r5, r4
   47d64:	mov	r0, r5
   47d68:	sub	sp, fp, #16
   47d6c:	pop	{r4, r5, r6, sl, fp, pc}
   47d70:	andeq	r8, r1, ip, ror r8
   47d74:	andeq	r8, r1, r6, asr r8
   47d78:	push	{r4, r5, r6, r7, fp, lr}
   47d7c:	add	fp, sp, #16
   47d80:	mov	r7, r1
   47d84:	mov	r6, r0
   47d88:	bl	4855c <bcmp@plt+0x36280>
   47d8c:	mvn	r4, #8
   47d90:	cmn	r0, #9
   47d94:	beq	47de4 <bcmp@plt+0x35b08>
   47d98:	mov	r5, r0
   47d9c:	mov	r0, r6
   47da0:	bl	486ac <bcmp@plt+0x363d0>
   47da4:	mov	r1, r6
   47da8:	mov	r2, #0
   47dac:	mov	r3, r7
   47db0:	bl	48b7c <bcmp@plt+0x368a0>
   47db4:	mov	r7, r0
   47db8:	mov	r0, r5
   47dbc:	mov	r1, r6
   47dc0:	bl	488d0 <bcmp@plt+0x365f4>
   47dc4:	cmp	r0, #1
   47dc8:	bne	47dd4 <bcmp@plt+0x35af8>
   47dcc:	mov	r0, r5
   47dd0:	pop	{r4, r5, r6, r7, fp, pc}
   47dd4:	mov	r0, r5
   47dd8:	bl	11f1c <close@plt>
   47ddc:	mov	r0, r7
   47de0:	bl	11f1c <close@plt>
   47de4:	mov	r0, r4
   47de8:	pop	{r4, r5, r6, r7, fp, pc}
   47dec:	push	{r4, r5, r6, sl, fp, lr}
   47df0:	add	fp, sp, #16
   47df4:	sub	sp, sp, #8
   47df8:	mov	r6, r1
   47dfc:	mov	r5, r0
   47e00:	bl	486ac <bcmp@plt+0x363d0>
   47e04:	cmp	r0, #0
   47e08:	bmi	47e9c <bcmp@plt+0x35bc0>
   47e0c:	mov	r4, r0
   47e10:	mov	r0, #1
   47e14:	cmp	r5, #10
   47e18:	str	r0, [sp, #4]
   47e1c:	bne	47e64 <bcmp@plt+0x35b88>
   47e20:	mov	r0, #4
   47e24:	add	r3, sp, #4
   47e28:	mov	r1, #17
   47e2c:	mov	r2, #102	; 0x66
   47e30:	str	r0, [sp]
   47e34:	mov	r0, r4
   47e38:	bl	1224c <setsockopt@plt>
   47e3c:	cmn	r0, #1
   47e40:	bgt	47e64 <bcmp@plt+0x35b88>
   47e44:	bl	11eb0 <__errno_location@plt>
   47e48:	ldr	r0, [r0]
   47e4c:	bl	11e2c <strerror@plt>
   47e50:	ldr	r1, [pc, #84]	; 47eac <bcmp@plt+0x35bd0>
   47e54:	mov	r2, r0
   47e58:	mov	r0, #3
   47e5c:	add	r1, pc, r1
   47e60:	bl	40d10 <bcmp@plt+0x2ea34>
   47e64:	mov	r0, r4
   47e68:	mov	r1, r5
   47e6c:	mov	r2, #0
   47e70:	mov	r3, r6
   47e74:	bl	48b7c <bcmp@plt+0x368a0>
   47e78:	cmp	r0, #1
   47e7c:	bne	47e94 <bcmp@plt+0x35bb8>
   47e80:	mov	r0, r4
   47e84:	mov	r1, r5
   47e88:	bl	488d0 <bcmp@plt+0x365f4>
   47e8c:	cmp	r0, #1
   47e90:	beq	47ea0 <bcmp@plt+0x35bc4>
   47e94:	mov	r0, r4
   47e98:	bl	11f1c <close@plt>
   47e9c:	mvn	r4, #8
   47ea0:	mov	r0, r4
   47ea4:	sub	sp, fp, #16
   47ea8:	pop	{r4, r5, r6, sl, fp, pc}
   47eac:	andeq	r8, r1, lr, ror #14
   47eb0:	push	{r4, sl, fp, lr}
   47eb4:	add	fp, sp, #8
   47eb8:	mov	r4, r1
   47ebc:	ldr	ip, [r1, #8]
   47ec0:	ldr	r2, [r1, #36]	; 0x24
   47ec4:	ldr	r3, [r1, #12]
   47ec8:	ldr	r1, [r1, #40]	; 0x28
   47ecc:	add	r3, r1, r3
   47ed0:	add	r2, r2, ip
   47ed4:	sub	r2, r2, r3
   47ed8:	bl	12270 <read@plt>
   47edc:	cmp	r0, #0
   47ee0:	beq	47ef8 <bcmp@plt+0x35c1c>
   47ee4:	ldr	r1, [r4, #12]
   47ee8:	add	r0, r1, r0
   47eec:	str	r0, [r4, #12]
   47ef0:	mov	r0, #1
   47ef4:	pop	{r4, sl, fp, pc}
   47ef8:	bl	11eb0 <__errno_location@plt>
   47efc:	ldr	r0, [r0]
   47f00:	bl	11e2c <strerror@plt>
   47f04:	ldr	r1, [pc, #20]	; 47f20 <bcmp@plt+0x35c44>
   47f08:	mov	r2, r0
   47f0c:	mov	r0, #3
   47f10:	add	r1, pc, r1
   47f14:	bl	40d10 <bcmp@plt+0x2ea34>
   47f18:	mov	r0, #0
   47f1c:	pop	{r4, sl, fp, pc}
   47f20:	strdeq	r8, [r1], -fp
   47f24:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   47f28:	add	fp, sp, #24
   47f2c:	sub	sp, sp, #96	; 0x60
   47f30:	mov	r6, r1
   47f34:	mov	r9, r2
   47f38:	ldr	r1, [r1, #36]	; 0x24
   47f3c:	mov	r5, #0
   47f40:	mov	r4, #32
   47f44:	sub	r8, fp, #52	; 0x34
   47f48:	ldr	r2, [r6, #40]	; 0x28
   47f4c:	str	r2, [sp, #32]
   47f50:	ldr	r3, [r6, #8]
   47f54:	ldr	r7, [r6, #12]
   47f58:	str	r5, [sp, #64]	; 0x40
   47f5c:	str	r4, [sp, #60]	; 0x3c
   47f60:	mov	r4, sp
   47f64:	str	r4, [sp, #56]	; 0x38
   47f68:	mov	r4, #1
   47f6c:	str	r4, [sp, #52]	; 0x34
   47f70:	add	r4, sp, #32
   47f74:	str	r4, [sp, #48]	; 0x30
   47f78:	mov	r4, #28
   47f7c:	add	r2, r2, r7
   47f80:	add	r1, r1, r3
   47f84:	str	r4, [sp, #44]	; 0x2c
   47f88:	str	r8, [sp, #40]	; 0x28
   47f8c:	sub	r1, r1, r2
   47f90:	mov	r2, #0
   47f94:	str	r1, [sp, #36]	; 0x24
   47f98:	add	r1, sp, #40	; 0x28
   47f9c:	bl	11e14 <recvmsg@plt>
   47fa0:	cmn	r0, #1
   47fa4:	beq	48044 <bcmp@plt+0x35d68>
   47fa8:	ldr	r1, [r6, #12]
   47fac:	add	r0, r1, r0
   47fb0:	str	r0, [r6, #12]
   47fb4:	ldr	r0, [sp, #56]	; 0x38
   47fb8:	ldr	r1, [sp, #60]	; 0x3c
   47fbc:	ldrh	r3, [fp, #-52]	; 0xffffffcc
   47fc0:	clz	r2, r0
   47fc4:	cmp	r1, #12
   47fc8:	movwcc	r5, #1
   47fcc:	lsr	r2, r2, #5
   47fd0:	cmp	r3, #2
   47fd4:	orr	r2, r2, r5
   47fd8:	bne	48068 <bcmp@plt+0x35d8c>
   47fdc:	cmp	r2, #0
   47fe0:	bne	48100 <bcmp@plt+0x35e24>
   47fe4:	add	r1, r0, r1
   47fe8:	ldr	r2, [r0, #4]
   47fec:	cmp	r2, #0
   47ff0:	bne	48000 <bcmp@plt+0x35d24>
   47ff4:	ldr	r2, [r0, #8]
   47ff8:	cmp	r2, #8
   47ffc:	beq	480f0 <bcmp@plt+0x35e14>
   48000:	ldr	r2, [r0]
   48004:	cmp	r2, #12
   48008:	bcc	48100 <bcmp@plt+0x35e24>
   4800c:	add	r2, r2, #3
   48010:	bic	r2, r2, #3
   48014:	add	r0, r0, r2
   48018:	add	r2, r0, #12
   4801c:	cmp	r2, r1
   48020:	ldrls	r2, [r0]
   48024:	addls	r2, r2, #3
   48028:	bicls	r2, r2, #3
   4802c:	addls	r2, r0, r2
   48030:	cmpls	r2, r1
   48034:	bhi	48100 <bcmp@plt+0x35e24>
   48038:	cmp	r0, #0
   4803c:	bne	47fe8 <bcmp@plt+0x35d0c>
   48040:	b	48100 <bcmp@plt+0x35e24>
   48044:	bl	11eb0 <__errno_location@plt>
   48048:	ldr	r0, [r0]
   4804c:	bl	11e2c <strerror@plt>
   48050:	ldr	r1, [pc, #212]	; 4812c <bcmp@plt+0x35e50>
   48054:	mov	r2, r0
   48058:	mov	r0, #3
   4805c:	add	r1, pc, r1
   48060:	bl	40d10 <bcmp@plt+0x2ea34>
   48064:	b	48120 <bcmp@plt+0x35e44>
   48068:	cmp	r2, #0
   4806c:	bne	480e0 <bcmp@plt+0x35e04>
   48070:	add	r1, r0, r1
   48074:	ldr	r2, [r0, #4]
   48078:	cmp	r2, #41	; 0x29
   4807c:	bne	4808c <bcmp@plt+0x35db0>
   48080:	ldr	r2, [r0, #8]
   48084:	cmp	r2, #50	; 0x32
   48088:	beq	480d0 <bcmp@plt+0x35df4>
   4808c:	ldr	r2, [r0]
   48090:	cmp	r2, #12
   48094:	bcc	480e0 <bcmp@plt+0x35e04>
   48098:	add	r2, r2, #3
   4809c:	bic	r2, r2, #3
   480a0:	add	r0, r0, r2
   480a4:	add	r2, r0, #12
   480a8:	cmp	r2, r1
   480ac:	ldrls	r2, [r0]
   480b0:	addls	r2, r2, #3
   480b4:	bicls	r2, r2, #3
   480b8:	addls	r2, r0, r2
   480bc:	cmpls	r2, r1
   480c0:	bhi	480e0 <bcmp@plt+0x35e04>
   480c4:	cmp	r0, #0
   480c8:	bne	48074 <bcmp@plt+0x35d98>
   480cc:	b	480e0 <bcmp@plt+0x35e04>
   480d0:	add	r1, r0, #12
   480d4:	mov	r0, r9
   480d8:	mov	r2, #10
   480dc:	bl	34ff0 <bcmp@plt+0x22d14>
   480e0:	add	r0, r9, #28
   480e4:	add	r1, r8, #8
   480e8:	mov	r2, #10
   480ec:	b	4810c <bcmp@plt+0x35e30>
   480f0:	add	r1, r0, #20
   480f4:	mov	r0, r9
   480f8:	mov	r2, #2
   480fc:	bl	34ff0 <bcmp@plt+0x22d14>
   48100:	add	r0, r9, #28
   48104:	add	r1, r8, #4
   48108:	mov	r2, #2
   4810c:	bl	34ff0 <bcmp@plt+0x22d14>
   48110:	ldrh	r0, [fp, #-50]	; 0xffffffce
   48114:	mov	r5, #1
   48118:	rev16	r0, r0
   4811c:	strh	r0, [r9, #58]	; 0x3a
   48120:	mov	r0, r5
   48124:	sub	sp, fp, #24
   48128:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4812c:	andeq	r8, r1, ip, asr #11
   48130:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   48134:	add	fp, sp, #24
   48138:	sub	sp, sp, #96	; 0x60
   4813c:	mov	r7, r1
   48140:	mov	r8, r2
   48144:	ldr	r1, [r1, #36]	; 0x24
   48148:	mov	r9, r3
   4814c:	mov	r6, #0
   48150:	mov	r5, #32
   48154:	ldr	r2, [r7, #40]	; 0x28
   48158:	str	r2, [sp, #32]
   4815c:	ldr	r3, [r7, #8]
   48160:	ldr	r4, [r7, #12]
   48164:	str	r6, [sp, #64]	; 0x40
   48168:	str	r5, [sp, #60]	; 0x3c
   4816c:	mov	r5, sp
   48170:	str	r5, [sp, #56]	; 0x38
   48174:	mov	r5, #1
   48178:	str	r5, [sp, #52]	; 0x34
   4817c:	add	r5, sp, #32
   48180:	str	r5, [sp, #48]	; 0x30
   48184:	mov	r5, #28
   48188:	add	r2, r2, r4
   4818c:	add	r1, r1, r3
   48190:	str	r5, [sp, #44]	; 0x2c
   48194:	sub	r5, fp, #52	; 0x34
   48198:	sub	r1, r1, r2
   4819c:	mov	r2, #0
   481a0:	str	r5, [sp, #40]	; 0x28
   481a4:	str	r1, [sp, #36]	; 0x24
   481a8:	add	r1, sp, #40	; 0x28
   481ac:	bl	11e14 <recvmsg@plt>
   481b0:	cmn	r0, #1
   481b4:	beq	48280 <bcmp@plt+0x35fa4>
   481b8:	ldr	r2, [r7, #12]
   481bc:	ldr	r1, [fp, #8]
   481c0:	add	r0, r2, r0
   481c4:	str	r0, [r7, #12]
   481c8:	ldr	r2, [sp, #56]	; 0x38
   481cc:	ldr	r3, [sp, #60]	; 0x3c
   481d0:	clz	r0, r2
   481d4:	cmp	r3, #12
   481d8:	movwcc	r6, #1
   481dc:	lsr	r0, r0, #5
   481e0:	orr	r7, r0, r6
   481e4:	ldrh	r0, [fp, #-52]	; 0xffffffcc
   481e8:	cmp	r0, #2
   481ec:	bne	482a4 <bcmp@plt+0x35fc8>
   481f0:	mov	r0, #2
   481f4:	cmp	r7, #0
   481f8:	bne	48330 <bcmp@plt+0x36054>
   481fc:	add	r3, r2, r3
   48200:	ldr	r7, [r2, #4]
   48204:	cmp	r7, #0
   48208:	bne	4823c <bcmp@plt+0x35f60>
   4820c:	ldr	r7, [r2, #8]
   48210:	cmp	r7, #2
   48214:	bne	48230 <bcmp@plt+0x35f54>
   48218:	ldrb	r7, [r2, #12]
   4821c:	strb	r7, [r9]
   48220:	ldr	r7, [r2, #4]
   48224:	cmp	r7, #0
   48228:	bne	4823c <bcmp@plt+0x35f60>
   4822c:	ldr	r7, [r2, #8]
   48230:	cmp	r7, #1
   48234:	ldrbeq	r7, [r2, #12]
   48238:	strbeq	r7, [r1]
   4823c:	ldr	r7, [r2]
   48240:	cmp	r7, #12
   48244:	bcc	48330 <bcmp@plt+0x36054>
   48248:	add	r7, r7, #3
   4824c:	bic	r7, r7, #3
   48250:	add	r2, r2, r7
   48254:	add	r7, r2, #12
   48258:	cmp	r7, r3
   4825c:	ldrls	r7, [r2]
   48260:	addls	r7, r7, #3
   48264:	bicls	r7, r7, #3
   48268:	addls	r7, r2, r7
   4826c:	cmpls	r7, r3
   48270:	bhi	48330 <bcmp@plt+0x36054>
   48274:	cmp	r2, #0
   48278:	bne	48200 <bcmp@plt+0x35f24>
   4827c:	b	48330 <bcmp@plt+0x36054>
   48280:	bl	11eb0 <__errno_location@plt>
   48284:	ldr	r0, [r0]
   48288:	bl	11e2c <strerror@plt>
   4828c:	ldr	r1, [pc, #176]	; 48344 <bcmp@plt+0x36068>
   48290:	mov	r2, r0
   48294:	mov	r0, #3
   48298:	add	r1, pc, r1
   4829c:	bl	40d10 <bcmp@plt+0x2ea34>
   482a0:	b	48338 <bcmp@plt+0x3605c>
   482a4:	mov	r0, #10
   482a8:	cmp	r7, #0
   482ac:	bne	48330 <bcmp@plt+0x36054>
   482b0:	add	r3, r2, r3
   482b4:	ldr	r7, [r2, #4]
   482b8:	cmp	r7, #41	; 0x29
   482bc:	bne	482f0 <bcmp@plt+0x36014>
   482c0:	ldr	r7, [r2, #8]
   482c4:	cmp	r7, #52	; 0x34
   482c8:	bne	482e4 <bcmp@plt+0x36008>
   482cc:	ldrb	r7, [r2, #12]
   482d0:	strb	r7, [r9]
   482d4:	ldr	r7, [r2, #4]
   482d8:	cmp	r7, #41	; 0x29
   482dc:	bne	482f0 <bcmp@plt+0x36014>
   482e0:	ldr	r7, [r2, #8]
   482e4:	cmp	r7, #67	; 0x43
   482e8:	ldrbeq	r7, [r2, #12]
   482ec:	strbeq	r7, [r1]
   482f0:	ldr	r7, [r2]
   482f4:	cmp	r7, #12
   482f8:	bcc	48330 <bcmp@plt+0x36054>
   482fc:	add	r7, r7, #3
   48300:	bic	r7, r7, #3
   48304:	add	r2, r2, r7
   48308:	add	r7, r2, #12
   4830c:	cmp	r7, r3
   48310:	ldrls	r7, [r2]
   48314:	addls	r7, r7, #3
   48318:	bicls	r7, r7, #3
   4831c:	addls	r7, r2, r7
   48320:	cmpls	r7, r3
   48324:	bhi	48330 <bcmp@plt+0x36054>
   48328:	cmp	r2, #0
   4832c:	bne	482b4 <bcmp@plt+0x35fd8>
   48330:	mov	r6, #1
   48334:	str	r0, [r8]
   48338:	mov	r0, r6
   4833c:	sub	sp, fp, #24
   48340:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   48344:			; <UNDEFINED> instruction: 0x000183b2
   48348:	push	{r4, r5, fp, lr}
   4834c:	add	fp, sp, #8
   48350:	ldr	r4, [fp, #8]
   48354:	mov	r5, r0
   48358:	cmp	r3, #0
   4835c:	strh	r2, [r0, #58]	; 0x3a
   48360:	strh	r1, [r0, #56]	; 0x38
   48364:	beq	48374 <bcmp@plt+0x36098>
   48368:	mov	r1, r3
   4836c:	bl	3486c <bcmp@plt+0x22590>
   48370:	b	4837c <bcmp@plt+0x360a0>
   48374:	mov	r1, #0
   48378:	bl	343a4 <bcmp@plt+0x220c8>
   4837c:	add	r0, r5, #28
   48380:	cmp	r4, #0
   48384:	beq	48398 <bcmp@plt+0x360bc>
   48388:	mov	r1, r4
   4838c:	bl	3486c <bcmp@plt+0x22590>
   48390:	mov	r0, #1
   48394:	pop	{r4, r5, fp, pc}
   48398:	mov	r1, #0
   4839c:	bl	343a4 <bcmp@plt+0x220c8>
   483a0:	mov	r0, #1
   483a4:	pop	{r4, r5, fp, pc}
   483a8:	push	{r4, sl, fp, lr}
   483ac:	add	fp, sp, #8
   483b0:	mov	r4, r0
   483b4:	mov	r0, #60	; 0x3c
   483b8:	bl	449c8 <bcmp@plt+0x326ec>
   483bc:	add	r2, r4, #16
   483c0:	add	r1, r4, #32
   483c4:	mov	r3, #44	; 0x2c
   483c8:	vld1.32	{d18-d19}, [r2]
   483cc:	vld1.32	{d20-d21}, [r1]
   483d0:	vld1.32	{d16-d17}, [r4], r3
   483d4:	add	r1, r0, #16
   483d8:	vld1.32	{d22-d23}, [r4]
   483dc:	vst1.32	{d18-d19}, [r1]
   483e0:	add	r1, r0, #32
   483e4:	vst1.32	{d20-d21}, [r1]
   483e8:	mov	r1, r0
   483ec:	vst1.32	{d16-d17}, [r1], r3
   483f0:	vst1.32	{d22-d23}, [r1]
   483f4:	pop	{r4, sl, fp, pc}
   483f8:	push	{r4, r5, fp, lr}
   483fc:	add	fp, sp, #8
   48400:	mov	r4, r1
   48404:	mov	r5, r0
   48408:	cmp	r2, #0
   4840c:	beq	48434 <bcmp@plt+0x36158>
   48410:	add	r1, r5, #28
   48414:	mov	r0, r4
   48418:	bl	3486c <bcmp@plt+0x22590>
   4841c:	add	r0, r4, #28
   48420:	mov	r1, r5
   48424:	bl	3486c <bcmp@plt+0x22590>
   48428:	add	r0, r5, #56	; 0x38
   4842c:	add	r1, r5, #58	; 0x3a
   48430:	b	48454 <bcmp@plt+0x36178>
   48434:	mov	r0, r4
   48438:	mov	r1, r5
   4843c:	bl	3486c <bcmp@plt+0x22590>
   48440:	add	r0, r4, #28
   48444:	add	r1, r5, #28
   48448:	bl	3486c <bcmp@plt+0x22590>
   4844c:	add	r0, r5, #58	; 0x3a
   48450:	add	r1, r5, #56	; 0x38
   48454:	ldrh	r1, [r1]
   48458:	ldrh	r0, [r0]
   4845c:	strh	r0, [r4, #58]	; 0x3a
   48460:	strh	r1, [r4, #56]	; 0x38
   48464:	pop	{r4, r5, fp, pc}
   48468:	push	{r4, r5, fp, lr}
   4846c:	add	fp, sp, #8
   48470:	sub	sp, sp, #8
   48474:	mov	r5, r0
   48478:	mov	r0, #1
   4847c:	mov	r1, #3
   48480:	mov	r2, #255	; 0xff
   48484:	str	r0, [sp, #4]
   48488:	mov	r0, r5
   4848c:	bl	11d60 <socket@plt>
   48490:	cmn	r0, #1
   48494:	ble	484f0 <bcmp@plt+0x36214>
   48498:	mov	r4, r0
   4849c:	mov	r0, #4
   484a0:	add	r3, sp, #4
   484a4:	mov	r1, #1
   484a8:	mov	r2, #2
   484ac:	str	r0, [sp]
   484b0:	mov	r0, r4
   484b4:	bl	1224c <setsockopt@plt>
   484b8:	cmn	r0, #1
   484bc:	beq	48514 <bcmp@plt+0x36238>
   484c0:	ldr	r0, [pc, #140]	; 48554 <bcmp@plt+0x36278>
   484c4:	ldr	r0, [pc, r0]
   484c8:	ldr	r0, [r0]
   484cc:	cmp	r0, #3
   484d0:	blt	48540 <bcmp@plt+0x36264>
   484d4:	ldr	r1, [pc, #124]	; 48558 <bcmp@plt+0x3627c>
   484d8:	mov	r0, #7
   484dc:	mov	r2, r4
   484e0:	mov	r3, r5
   484e4:	add	r1, pc, r1
   484e8:	bl	40d10 <bcmp@plt+0x2ea34>
   484ec:	b	48540 <bcmp@plt+0x36264>
   484f0:	bl	11eb0 <__errno_location@plt>
   484f4:	ldr	r0, [r0]
   484f8:	bl	11e2c <strerror@plt>
   484fc:	ldr	r1, [pc, #72]	; 4854c <bcmp@plt+0x36270>
   48500:	mov	r2, r0
   48504:	mov	r0, #2
   48508:	add	r1, pc, r1
   4850c:	bl	40d10 <bcmp@plt+0x2ea34>
   48510:	b	4853c <bcmp@plt+0x36260>
   48514:	bl	11eb0 <__errno_location@plt>
   48518:	ldr	r0, [r0]
   4851c:	bl	11e2c <strerror@plt>
   48520:	ldr	r1, [pc, #40]	; 48550 <bcmp@plt+0x36274>
   48524:	mov	r2, r0
   48528:	mov	r0, #3
   4852c:	add	r1, pc, r1
   48530:	bl	40d10 <bcmp@plt+0x2ea34>
   48534:	mov	r0, r4
   48538:	bl	11f1c <close@plt>
   4853c:	mvn	r4, #8
   48540:	mov	r0, r4
   48544:	sub	sp, fp, #8
   48548:	pop	{r4, r5, fp, pc}
   4854c:	andeq	r8, r1, r1, ror #2
   48550:	andeq	r8, r1, fp, ror #2
   48554:	andeq	sp, r2, r4, asr #29
   48558:	ldrdeq	r8, [r1], -lr
   4855c:	push	{r4, r5, fp, lr}
   48560:	add	fp, sp, #8
   48564:	sub	sp, sp, #8
   48568:	mov	r5, r0
   4856c:	mov	r0, #1
   48570:	str	r0, [sp, #4]
   48574:	ldr	r0, [pc, #272]	; 4868c <bcmp@plt+0x363b0>
   48578:	add	r0, pc, r0
   4857c:	bl	1200c <getprotobyname@plt>
   48580:	cmp	r0, #0
   48584:	beq	48634 <bcmp@plt+0x36358>
   48588:	ldr	r2, [r0, #8]
   4858c:	mov	r0, r5
   48590:	mov	r1, #3
   48594:	bl	11d60 <socket@plt>
   48598:	cmn	r0, #1
   4859c:	ble	4865c <bcmp@plt+0x36380>
   485a0:	mov	r4, r0
   485a4:	ldr	r0, [pc, #236]	; 48698 <bcmp@plt+0x363bc>
   485a8:	ldr	r0, [pc, r0]
   485ac:	ldr	r0, [r0]
   485b0:	cmp	r0, #3
   485b4:	blt	485e4 <bcmp@plt+0x36308>
   485b8:	ldr	r0, [pc, #220]	; 4869c <bcmp@plt+0x363c0>
   485bc:	ldr	r3, [pc, #220]	; 486a0 <bcmp@plt+0x363c4>
   485c0:	ldr	r1, [pc, #220]	; 486a4 <bcmp@plt+0x363c8>
   485c4:	cmp	r5, #2
   485c8:	mov	r2, r4
   485cc:	add	r0, pc, r0
   485d0:	add	r3, pc, r3
   485d4:	add	r1, pc, r1
   485d8:	moveq	r3, r0
   485dc:	mov	r0, #7
   485e0:	bl	40d10 <bcmp@plt+0x2ea34>
   485e4:	mov	r0, #4
   485e8:	add	r3, sp, #4
   485ec:	mov	r1, #1
   485f0:	mov	r2, #2
   485f4:	str	r0, [sp]
   485f8:	mov	r0, r4
   485fc:	bl	1224c <setsockopt@plt>
   48600:	cmn	r0, #1
   48604:	bne	48680 <bcmp@plt+0x363a4>
   48608:	bl	11eb0 <__errno_location@plt>
   4860c:	ldr	r0, [r0]
   48610:	bl	11e2c <strerror@plt>
   48614:	ldr	r1, [pc, #140]	; 486a8 <bcmp@plt+0x363cc>
   48618:	mov	r2, r0
   4861c:	mov	r0, #3
   48620:	add	r1, pc, r1
   48624:	bl	40d10 <bcmp@plt+0x2ea34>
   48628:	mov	r0, r4
   4862c:	bl	11f1c <close@plt>
   48630:	b	4867c <bcmp@plt+0x363a0>
   48634:	bl	11eb0 <__errno_location@plt>
   48638:	ldr	r0, [r0]
   4863c:	bl	11e2c <strerror@plt>
   48640:	ldr	r1, [pc, #72]	; 48690 <bcmp@plt+0x363b4>
   48644:	mov	r2, r0
   48648:	mov	r0, #2
   4864c:	add	r1, pc, r1
   48650:	bl	40d10 <bcmp@plt+0x2ea34>
   48654:	mvn	r4, #0
   48658:	b	48680 <bcmp@plt+0x363a4>
   4865c:	bl	11eb0 <__errno_location@plt>
   48660:	ldr	r0, [r0]
   48664:	bl	11e2c <strerror@plt>
   48668:	ldr	r1, [pc, #36]	; 48694 <bcmp@plt+0x363b8>
   4866c:	mov	r2, r0
   48670:	mov	r0, #2
   48674:	add	r1, pc, r1
   48678:	bl	40d10 <bcmp@plt+0x2ea34>
   4867c:	mvn	r4, #8
   48680:	mov	r0, r4
   48684:	sub	sp, fp, #8
   48688:	pop	{r4, r5, fp, pc}
   4868c:	andeq	r8, r1, sl, ror r1
   48690:	andeq	r8, r1, sl, lsr #1
   48694:	andeq	r8, r1, sl, lsr #1
   48698:	andeq	sp, r2, r0, ror #27
   4869c:	andeq	lr, r0, r6, lsr #30
   486a0:	andeq	lr, r0, r7, lsr #30
   486a4:	andeq	r8, r1, sl, ror #2
   486a8:	andeq	r8, r1, r1, ror #2
   486ac:	push	{r4, r5, fp, lr}
   486b0:	add	fp, sp, #8
   486b4:	sub	sp, sp, #8
   486b8:	mov	r5, r0
   486bc:	mov	r0, #1
   486c0:	str	r0, [sp, #4]
   486c4:	ldr	r0, [pc, #252]	; 487c8 <bcmp@plt+0x364ec>
   486c8:	add	r0, pc, r0
   486cc:	bl	1200c <getprotobyname@plt>
   486d0:	cmp	r0, #0
   486d4:	beq	48778 <bcmp@plt+0x3649c>
   486d8:	ldr	r2, [r0, #8]
   486dc:	mov	r0, r5
   486e0:	mov	r1, #2
   486e4:	bl	11d60 <socket@plt>
   486e8:	cmn	r0, #1
   486ec:	ble	48798 <bcmp@plt+0x364bc>
   486f0:	mov	r4, r0
   486f4:	ldr	r0, [pc, #216]	; 487d4 <bcmp@plt+0x364f8>
   486f8:	ldr	r0, [pc, r0]
   486fc:	ldr	r0, [r0]
   48700:	cmp	r0, #3
   48704:	blt	48734 <bcmp@plt+0x36458>
   48708:	ldr	r0, [pc, #200]	; 487d8 <bcmp@plt+0x364fc>
   4870c:	ldr	r3, [pc, #200]	; 487dc <bcmp@plt+0x36500>
   48710:	ldr	r1, [pc, #200]	; 487e0 <bcmp@plt+0x36504>
   48714:	cmp	r5, #2
   48718:	mov	r2, r4
   4871c:	add	r0, pc, r0
   48720:	add	r3, pc, r3
   48724:	add	r1, pc, r1
   48728:	moveq	r3, r0
   4872c:	mov	r0, #7
   48730:	bl	40d10 <bcmp@plt+0x2ea34>
   48734:	mov	r0, #4
   48738:	add	r3, sp, #4
   4873c:	mov	r1, #1
   48740:	mov	r2, #2
   48744:	str	r0, [sp]
   48748:	mov	r0, r4
   4874c:	bl	1224c <setsockopt@plt>
   48750:	cmn	r0, #1
   48754:	bne	487bc <bcmp@plt+0x364e0>
   48758:	bl	11eb0 <__errno_location@plt>
   4875c:	ldr	r0, [r0]
   48760:	bl	11e2c <strerror@plt>
   48764:	ldr	r1, [pc, #120]	; 487e4 <bcmp@plt+0x36508>
   48768:	mov	r2, r0
   4876c:	mov	r0, #3
   48770:	add	r1, pc, r1
   48774:	b	487b4 <bcmp@plt+0x364d8>
   48778:	bl	11eb0 <__errno_location@plt>
   4877c:	ldr	r0, [r0]
   48780:	bl	11e2c <strerror@plt>
   48784:	ldr	r1, [pc, #64]	; 487cc <bcmp@plt+0x364f0>
   48788:	mov	r2, r0
   4878c:	mov	r0, #2
   48790:	add	r1, pc, r1
   48794:	b	487b4 <bcmp@plt+0x364d8>
   48798:	bl	11eb0 <__errno_location@plt>
   4879c:	ldr	r0, [r0]
   487a0:	bl	11e2c <strerror@plt>
   487a4:	ldr	r1, [pc, #36]	; 487d0 <bcmp@plt+0x364f4>
   487a8:	mov	r2, r0
   487ac:	mov	r0, #2
   487b0:	add	r1, pc, r1
   487b4:	bl	40d10 <bcmp@plt+0x2ea34>
   487b8:	mvn	r4, #8
   487bc:	mov	r0, r4
   487c0:	sub	sp, fp, #8
   487c4:	pop	{r4, r5, fp, pc}
   487c8:	andeq	r8, r1, sl, lsr #32
   487cc:	andeq	r8, r1, r2, lsr #32
   487d0:	andeq	r8, r1, pc, lsr #32
   487d4:	muleq	r2, r0, ip
   487d8:	ldrdeq	lr, [r0], -r6
   487dc:	ldrdeq	lr, [r0], -r7
   487e0:	andeq	r8, r1, r0, ror #1
   487e4:	ldrdeq	r8, [r1], -ip
   487e8:	push	{r4, sl, fp, lr}
   487ec:	add	fp, sp, #8
   487f0:	sub	sp, sp, #16
   487f4:	mov	r0, #0
   487f8:	mov	r1, #3
   487fc:	mov	r2, #0
   48800:	str	r0, [sp, #4]
   48804:	mov	r0, #16
   48808:	str	r0, [sp]
   4880c:	movw	r0, #1905	; 0x771
   48810:	str	r0, [sp, #8]
   48814:	mov	r0, #16
   48818:	bl	11d60 <socket@plt>
   4881c:	cmn	r0, #1
   48820:	ble	48838 <bcmp@plt+0x3655c>
   48824:	mov	r1, sp
   48828:	mov	r2, #12
   4882c:	mov	r4, r0
   48830:	bl	11d30 <bind@plt>
   48834:	b	4884c <bcmp@plt+0x36570>
   48838:	ldr	r1, [pc, #24]	; 48858 <bcmp@plt+0x3657c>
   4883c:	mov	r0, #2
   48840:	add	r1, pc, r1
   48844:	bl	40d10 <bcmp@plt+0x2ea34>
   48848:	mvn	r4, #8
   4884c:	mov	r0, r4
   48850:	sub	sp, fp, #8
   48854:	pop	{r4, sl, fp, pc}
   48858:	andeq	r8, r1, r2, asr #32
   4885c:	push	{r4, r5, r6, sl, fp, lr}
   48860:	add	fp, sp, #16
   48864:	sub	sp, sp, #8
   48868:	mov	r6, r0
   4886c:	mov	r0, r1
   48870:	mov	r5, r1
   48874:	bl	1203c <strlen@plt>
   48878:	str	r0, [sp]
   4887c:	mov	r0, r6
   48880:	mov	r1, #1
   48884:	mov	r2, #25
   48888:	mov	r3, r5
   4888c:	mov	r4, #1
   48890:	bl	1224c <setsockopt@plt>
   48894:	cmn	r0, #1
   48898:	bne	488c0 <bcmp@plt+0x365e4>
   4889c:	bl	11eb0 <__errno_location@plt>
   488a0:	ldr	r0, [r0]
   488a4:	bl	11e2c <strerror@plt>
   488a8:	ldr	r1, [pc, #28]	; 488cc <bcmp@plt+0x365f0>
   488ac:	mov	r2, r0
   488b0:	mov	r0, #3
   488b4:	add	r1, pc, r1
   488b8:	bl	40d10 <bcmp@plt+0x2ea34>
   488bc:	mov	r4, #0
   488c0:	mov	r0, r4
   488c4:	sub	sp, fp, #16
   488c8:	pop	{r4, r5, r6, sl, fp, pc}
   488cc:	andeq	r8, r1, r8
   488d0:	push	{r4, r5, r6, sl, fp, lr}
   488d4:	add	fp, sp, #16
   488d8:	sub	sp, sp, #8
   488dc:	mov	r4, r0
   488e0:	mov	r0, #1
   488e4:	cmp	r1, #10
   488e8:	str	r0, [sp, #4]
   488ec:	beq	48964 <bcmp@plt+0x36688>
   488f0:	cmp	r1, #2
   488f4:	mov	r5, #0
   488f8:	bne	48a10 <bcmp@plt+0x36734>
   488fc:	mov	r6, #4
   48900:	add	r3, sp, #4
   48904:	mov	r0, r4
   48908:	mov	r1, #0
   4890c:	mov	r2, #13
   48910:	mov	r5, #0
   48914:	str	r6, [sp]
   48918:	bl	1224c <setsockopt@plt>
   4891c:	cmn	r0, #1
   48920:	ble	489c8 <bcmp@plt+0x366ec>
   48924:	add	r3, sp, #4
   48928:	mov	r0, r4
   4892c:	mov	r1, #0
   48930:	mov	r2, #12
   48934:	str	r6, [sp]
   48938:	bl	1224c <setsockopt@plt>
   4893c:	mov	r5, #1
   48940:	cmn	r0, #1
   48944:	bgt	48a10 <bcmp@plt+0x36734>
   48948:	bl	11eb0 <__errno_location@plt>
   4894c:	ldr	r0, [r0]
   48950:	bl	11e2c <strerror@plt>
   48954:	ldr	r1, [pc, #196]	; 48a20 <bcmp@plt+0x36744>
   48958:	mov	r2, r0
   4895c:	add	r1, pc, r1
   48960:	b	48a04 <bcmp@plt+0x36728>
   48964:	mov	r5, #4
   48968:	add	r3, sp, #4
   4896c:	mov	r0, r4
   48970:	mov	r1, #41	; 0x29
   48974:	mov	r2, #66	; 0x42
   48978:	str	r5, [sp]
   4897c:	bl	1224c <setsockopt@plt>
   48980:	cmn	r0, #1
   48984:	ble	489ec <bcmp@plt+0x36710>
   48988:	add	r3, sp, #4
   4898c:	mov	r0, r4
   48990:	mov	r1, #41	; 0x29
   48994:	mov	r2, #51	; 0x33
   48998:	str	r5, [sp]
   4899c:	bl	1224c <setsockopt@plt>
   489a0:	mov	r5, #1
   489a4:	cmn	r0, #1
   489a8:	bgt	48a10 <bcmp@plt+0x36734>
   489ac:	bl	11eb0 <__errno_location@plt>
   489b0:	ldr	r0, [r0]
   489b4:	bl	11e2c <strerror@plt>
   489b8:	ldr	r1, [pc, #104]	; 48a28 <bcmp@plt+0x3674c>
   489bc:	mov	r2, r0
   489c0:	add	r1, pc, r1
   489c4:	b	48a04 <bcmp@plt+0x36728>
   489c8:	bl	11eb0 <__errno_location@plt>
   489cc:	ldr	r0, [r0]
   489d0:	bl	11e2c <strerror@plt>
   489d4:	ldr	r1, [pc, #64]	; 48a1c <bcmp@plt+0x36740>
   489d8:	mov	r2, r0
   489dc:	mov	r0, #3
   489e0:	add	r1, pc, r1
   489e4:	bl	40d10 <bcmp@plt+0x2ea34>
   489e8:	b	48a10 <bcmp@plt+0x36734>
   489ec:	bl	11eb0 <__errno_location@plt>
   489f0:	ldr	r0, [r0]
   489f4:	bl	11e2c <strerror@plt>
   489f8:	ldr	r1, [pc, #36]	; 48a24 <bcmp@plt+0x36748>
   489fc:	mov	r2, r0
   48a00:	add	r1, pc, r1
   48a04:	mov	r0, #3
   48a08:	bl	40d10 <bcmp@plt+0x2ea34>
   48a0c:	mov	r5, #0
   48a10:	mov	r0, r5
   48a14:	sub	sp, fp, #16
   48a18:	pop	{r4, r5, r6, sl, fp, pc}
   48a1c:	andeq	r7, r1, r4, lsl pc
   48a20:	andeq	r7, r1, fp, asr #31
   48a24:	andeq	r7, r1, sl, asr pc
   48a28:	ldrdeq	r7, [r1], -r2
   48a2c:	push	{r4, r5, r6, sl, fp, lr}
   48a30:	add	fp, sp, #16
   48a34:	sub	sp, sp, #16
   48a38:	mov	r4, r0
   48a3c:	cmp	r1, #10
   48a40:	str	r3, [sp, #8]
   48a44:	str	r2, [sp, #12]
   48a48:	beq	48abc <bcmp@plt+0x367e0>
   48a4c:	cmp	r1, #2
   48a50:	mov	r5, #0
   48a54:	bne	48b60 <bcmp@plt+0x36884>
   48a58:	mov	r6, #4
   48a5c:	add	r3, sp, #8
   48a60:	mov	r0, r4
   48a64:	mov	r1, #0
   48a68:	mov	r2, #1
   48a6c:	mov	r5, #1
   48a70:	str	r6, [sp]
   48a74:	bl	1224c <setsockopt@plt>
   48a78:	cmn	r0, #1
   48a7c:	ble	48b20 <bcmp@plt+0x36844>
   48a80:	add	r3, sp, #12
   48a84:	mov	r0, r4
   48a88:	mov	r1, #0
   48a8c:	mov	r2, #2
   48a90:	str	r6, [sp]
   48a94:	bl	1224c <setsockopt@plt>
   48a98:	cmn	r0, #1
   48a9c:	bgt	48b60 <bcmp@plt+0x36884>
   48aa0:	bl	11eb0 <__errno_location@plt>
   48aa4:	ldr	r0, [r0]
   48aa8:	bl	11e2c <strerror@plt>
   48aac:	ldr	r1, [pc, #188]	; 48b70 <bcmp@plt+0x36894>
   48ab0:	mov	r2, r0
   48ab4:	add	r1, pc, r1
   48ab8:	b	48b54 <bcmp@plt+0x36878>
   48abc:	mov	r5, #4
   48ac0:	add	r3, sp, #8
   48ac4:	mov	r0, r4
   48ac8:	mov	r1, #41	; 0x29
   48acc:	mov	r2, #67	; 0x43
   48ad0:	str	r5, [sp]
   48ad4:	bl	1224c <setsockopt@plt>
   48ad8:	cmn	r0, #1
   48adc:	ble	48b3c <bcmp@plt+0x36860>
   48ae0:	add	r3, sp, #12
   48ae4:	mov	r0, r4
   48ae8:	mov	r1, #41	; 0x29
   48aec:	mov	r2, #52	; 0x34
   48af0:	str	r5, [sp]
   48af4:	bl	1224c <setsockopt@plt>
   48af8:	mov	r5, #1
   48afc:	cmn	r0, #1
   48b00:	bgt	48b60 <bcmp@plt+0x36884>
   48b04:	bl	11eb0 <__errno_location@plt>
   48b08:	ldr	r0, [r0]
   48b0c:	bl	11e2c <strerror@plt>
   48b10:	ldr	r1, [pc, #96]	; 48b78 <bcmp@plt+0x3689c>
   48b14:	mov	r2, r0
   48b18:	add	r1, pc, r1
   48b1c:	b	48b54 <bcmp@plt+0x36878>
   48b20:	bl	11eb0 <__errno_location@plt>
   48b24:	ldr	r0, [r0]
   48b28:	bl	11e2c <strerror@plt>
   48b2c:	ldr	r1, [pc, #56]	; 48b6c <bcmp@plt+0x36890>
   48b30:	mov	r2, r0
   48b34:	add	r1, pc, r1
   48b38:	b	48b54 <bcmp@plt+0x36878>
   48b3c:	bl	11eb0 <__errno_location@plt>
   48b40:	ldr	r0, [r0]
   48b44:	bl	11e2c <strerror@plt>
   48b48:	ldr	r1, [pc, #36]	; 48b74 <bcmp@plt+0x36898>
   48b4c:	mov	r2, r0
   48b50:	add	r1, pc, r1
   48b54:	mov	r0, #3
   48b58:	bl	40d10 <bcmp@plt+0x2ea34>
   48b5c:	mov	r5, #0
   48b60:	mov	r0, r5
   48b64:	sub	sp, fp, #16
   48b68:	pop	{r4, r5, r6, sl, fp, pc}
   48b6c:	muleq	r1, r8, lr
   48b70:	andeq	r7, r1, r7, asr #30
   48b74:	ldrdeq	r7, [r1], -lr
   48b78:	andeq	r7, r1, sl, asr #30
   48b7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48b80:	add	fp, sp, #28
   48b84:	sub	sp, sp, #36	; 0x24
   48b88:	mov	r6, r3
   48b8c:	mov	r4, r2
   48b90:	mov	r7, r1
   48b94:	mov	r9, r0
   48b98:	mov	r8, #0
   48b9c:	cmp	r1, #10
   48ba0:	beq	48be4 <bcmp@plt+0x36908>
   48ba4:	cmp	r7, #2
   48ba8:	bne	48cc8 <bcmp@plt+0x369ec>
   48bac:	vmov.i32	q8, #0	; 0x00000000
   48bb0:	add	r5, sp, #8
   48bb4:	mov	r0, #2
   48bb8:	cmp	r6, #0
   48bbc:	vst1.64	{d16-d17}, [r5]
   48bc0:	strh	r0, [sp, #8]
   48bc4:	rev16ne	r0, r6
   48bc8:	strhne	r0, [sp, #10]
   48bcc:	cmp	r4, #0
   48bd0:	beq	48c28 <bcmp@plt+0x3694c>
   48bd4:	mov	r0, r4
   48bd8:	bl	35208 <bcmp@plt+0x22f2c>
   48bdc:	ldr	r0, [r0]
   48be0:	b	48c2c <bcmp@plt+0x36950>
   48be4:	vmov.i32	q8, #0	; 0x00000000
   48be8:	add	r5, sp, #8
   48bec:	mov	r0, #12
   48bf0:	cmp	r6, #0
   48bf4:	mov	r1, r5
   48bf8:	add	sl, r5, #8
   48bfc:	vst1.64	{d16-d17}, [r1], r0
   48c00:	mov	r0, #10
   48c04:	vst1.32	{d16-d17}, [r1]
   48c08:	strh	r0, [sp, #8]
   48c0c:	rev16ne	r0, r6
   48c10:	strhne	r0, [sp, #10]
   48c14:	cmp	r4, #0
   48c18:	beq	48c38 <bcmp@plt+0x3695c>
   48c1c:	mov	r0, r4
   48c20:	bl	35210 <bcmp@plt+0x22f34>
   48c24:	b	48c40 <bcmp@plt+0x36964>
   48c28:	mov	r0, #0
   48c2c:	str	r0, [sp, #12]
   48c30:	mov	r2, #16
   48c34:	b	48c4c <bcmp@plt+0x36970>
   48c38:	ldr	r0, [pc, #148]	; 48cd4 <bcmp@plt+0x369f8>
   48c3c:	ldr	r0, [pc, r0]
   48c40:	vld1.32	{d16-d17}, [r0]
   48c44:	mov	r2, #28
   48c48:	vst1.32	{d16-d17}, [sl]
   48c4c:	mov	r0, r9
   48c50:	mov	r1, r5
   48c54:	bl	11d30 <bind@plt>
   48c58:	ldr	r1, [pc, #120]	; 48cd8 <bcmp@plt+0x369fc>
   48c5c:	cmp	r0, #0
   48c60:	ldr	r1, [pc, r1]
   48c64:	ldr	r1, [r1]
   48c68:	beq	48c98 <bcmp@plt+0x369bc>
   48c6c:	cmp	r1, #1
   48c70:	blt	48cc8 <bcmp@plt+0x369ec>
   48c74:	bl	11eb0 <__errno_location@plt>
   48c78:	ldr	r0, [r0]
   48c7c:	bl	11e2c <strerror@plt>
   48c80:	ldr	r1, [pc, #84]	; 48cdc <bcmp@plt+0x36a00>
   48c84:	mov	r2, r0
   48c88:	mov	r0, #5
   48c8c:	add	r1, pc, r1
   48c90:	bl	40d10 <bcmp@plt+0x2ea34>
   48c94:	b	48cc8 <bcmp@plt+0x369ec>
   48c98:	mov	r8, #1
   48c9c:	cmp	r1, #1
   48ca0:	blt	48cc8 <bcmp@plt+0x369ec>
   48ca4:	mov	r0, r4
   48ca8:	bl	342fc <bcmp@plt+0x22020>
   48cac:	stm	sp, {r6, r7}
   48cb0:	mov	r3, r0
   48cb4:	mov	r0, #5
   48cb8:	mov	r2, r9
   48cbc:	ldr	r1, [pc, #28]	; 48ce0 <bcmp@plt+0x36a04>
   48cc0:	add	r1, pc, r1
   48cc4:	bl	40d10 <bcmp@plt+0x2ea34>
   48cc8:	mov	r0, r8
   48ccc:	sub	sp, fp, #28
   48cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48cd4:	andeq	sp, r2, r0, asr r6
   48cd8:	andeq	sp, r2, r8, lsr #14
   48cdc:	andeq	r7, r1, ip, lsl #28
   48ce0:	andeq	r7, r1, r8, ror #27
   48ce4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   48ce8:	add	fp, sp, #24
   48cec:	sub	sp, sp, #40	; 0x28
   48cf0:	mov	r8, r0
   48cf4:	mov	r0, r3
   48cf8:	mov	r5, r3
   48cfc:	mov	r6, r2
   48d00:	mov	r7, r1
   48d04:	bl	351f8 <bcmp@plt+0x22f1c>
   48d08:	cmp	r0, #10
   48d0c:	beq	48d48 <bcmp@plt+0x36a6c>
   48d10:	mov	r1, r0
   48d14:	mov	r0, #0
   48d18:	cmp	r1, #2
   48d1c:	bne	48df0 <bcmp@plt+0x36b14>
   48d20:	vmov.i32	q8, #0	; 0x00000000
   48d24:	add	r4, sp, #8
   48d28:	mov	r0, #2
   48d2c:	mov	r1, r5
   48d30:	vst1.64	{d16-d17}, [r4]
   48d34:	strh	r0, [sp, #8]
   48d38:	orr	r0, r4, #4
   48d3c:	bl	355c0 <bcmp@plt+0x232e4>
   48d40:	mov	r0, #16
   48d44:	b	48d78 <bcmp@plt+0x36a9c>
   48d48:	vmov.i32	q8, #0	; 0x00000000
   48d4c:	add	r4, sp, #8
   48d50:	mov	r1, #8
   48d54:	add	r0, r4, #12
   48d58:	vst1.32	{d16-d17}, [r0]
   48d5c:	mov	r0, r4
   48d60:	vst1.64	{d16-d17}, [r0], r1
   48d64:	mov	r1, #10
   48d68:	strh	r1, [sp, #8]
   48d6c:	mov	r1, r5
   48d70:	bl	355c0 <bcmp@plt+0x232e4>
   48d74:	mov	r0, #28
   48d78:	str	r0, [sp, #4]
   48d7c:	mov	r0, r8
   48d80:	mov	r1, r7
   48d84:	mov	r2, r6
   48d88:	mov	r3, #0
   48d8c:	str	r4, [sp]
   48d90:	bl	11f28 <sendto@plt>
   48d94:	mov	r1, r0
   48d98:	mov	r0, #1
   48d9c:	cmp	r1, r6
   48da0:	beq	48df0 <bcmp@plt+0x36b14>
   48da4:	ldr	r0, [pc, #76]	; 48df8 <bcmp@plt+0x36b1c>
   48da8:	ldr	r0, [pc, r0]
   48dac:	ldr	r0, [r0]
   48db0:	cmp	r0, #2
   48db4:	blt	48dec <bcmp@plt+0x36b10>
   48db8:	mov	r0, r5
   48dbc:	bl	35420 <bcmp@plt+0x23144>
   48dc0:	mov	r5, r0
   48dc4:	bl	11eb0 <__errno_location@plt>
   48dc8:	ldr	r0, [r0]
   48dcc:	bl	11e2c <strerror@plt>
   48dd0:	str	r0, [sp]
   48dd4:	mov	r0, #6
   48dd8:	mov	r2, r5
   48ddc:	mov	r3, r8
   48de0:	ldr	r1, [pc, #20]	; 48dfc <bcmp@plt+0x36b20>
   48de4:	add	r1, pc, r1
   48de8:	bl	40d10 <bcmp@plt+0x2ea34>
   48dec:	mov	r0, #0
   48df0:	sub	sp, fp, #24
   48df4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   48df8:	andeq	sp, r2, r0, ror #11
   48dfc:	andeq	r7, r1, pc, lsl #26
   48e00:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   48e04:	add	fp, sp, #24
   48e08:	sub	sp, sp, #40	; 0x28
   48e0c:	mov	r8, r0
   48e10:	mov	r0, r3
   48e14:	mov	r7, r3
   48e18:	mov	r5, r2
   48e1c:	mov	r6, r1
   48e20:	bl	34418 <bcmp@plt+0x2213c>
   48e24:	ldr	r1, [fp, #8]
   48e28:	cmp	r0, #10
   48e2c:	beq	48e74 <bcmp@plt+0x36b98>
   48e30:	cmp	r0, #2
   48e34:	bne	48f20 <bcmp@plt+0x36c44>
   48e38:	mov	r0, #0
   48e3c:	str	r0, [sp, #16]
   48e40:	str	r0, [sp, #12]
   48e44:	str	r0, [sp, #20]
   48e48:	mov	r0, #2
   48e4c:	strh	r0, [sp, #8]
   48e50:	rev16	r0, r1
   48e54:	strh	r0, [sp, #10]
   48e58:	mov	r0, r7
   48e5c:	bl	35208 <bcmp@plt+0x22f2c>
   48e60:	ldr	r0, [r0]
   48e64:	add	r4, sp, #8
   48e68:	str	r0, [sp, #12]
   48e6c:	mov	r0, #16
   48e70:	b	48eb8 <bcmp@plt+0x36bdc>
   48e74:	vmov.i32	q8, #0	; 0x00000000
   48e78:	add	r4, sp, #8
   48e7c:	orr	r0, r4, #4
   48e80:	vst1.32	{d16-d17}, [r0]
   48e84:	mov	r0, #0
   48e88:	str	r0, [sp, #32]
   48e8c:	str	r0, [sp, #28]
   48e90:	mov	r0, #10
   48e94:	strh	r0, [sp, #8]
   48e98:	rev16	r0, r1
   48e9c:	strh	r0, [sp, #10]
   48ea0:	mov	r0, r7
   48ea4:	bl	35210 <bcmp@plt+0x22f34>
   48ea8:	vld1.32	{d16-d17}, [r0]
   48eac:	add	r0, r4, #8
   48eb0:	vst1.64	{d16-d17}, [r0]
   48eb4:	mov	r0, #28
   48eb8:	str	r0, [sp, #4]
   48ebc:	mov	r0, r8
   48ec0:	mov	r1, r6
   48ec4:	mov	r2, r5
   48ec8:	mov	r3, #0
   48ecc:	str	r4, [sp]
   48ed0:	bl	11f28 <sendto@plt>
   48ed4:	mov	r5, #1
   48ed8:	cmn	r0, #1
   48edc:	bgt	48f54 <bcmp@plt+0x36c78>
   48ee0:	ldr	r0, [pc, #128]	; 48f68 <bcmp@plt+0x36c8c>
   48ee4:	ldr	r0, [pc, r0]
   48ee8:	ldr	r0, [r0]
   48eec:	cmp	r0, #2
   48ef0:	blt	48f18 <bcmp@plt+0x36c3c>
   48ef4:	bl	11eb0 <__errno_location@plt>
   48ef8:	ldr	r0, [r0]
   48efc:	bl	11e2c <strerror@plt>
   48f00:	ldr	r1, [pc, #100]	; 48f6c <bcmp@plt+0x36c90>
   48f04:	mov	r2, r0
   48f08:	mov	r0, #6
   48f0c:	mov	r3, r8
   48f10:	add	r1, pc, r1
   48f14:	bl	40d10 <bcmp@plt+0x2ea34>
   48f18:	mov	r5, #0
   48f1c:	b	48f54 <bcmp@plt+0x36c78>
   48f20:	ldr	r0, [pc, #56]	; 48f60 <bcmp@plt+0x36c84>
   48f24:	mov	r5, #0
   48f28:	ldr	r0, [pc, r0]
   48f2c:	ldr	r0, [r0]
   48f30:	cmp	r0, #2
   48f34:	blt	48f54 <bcmp@plt+0x36c78>
   48f38:	mov	r0, r7
   48f3c:	bl	34418 <bcmp@plt+0x2213c>
   48f40:	ldr	r1, [pc, #28]	; 48f64 <bcmp@plt+0x36c88>
   48f44:	mov	r2, r0
   48f48:	mov	r0, #6
   48f4c:	add	r1, pc, r1
   48f50:	bl	40d10 <bcmp@plt+0x2ea34>
   48f54:	mov	r0, r5
   48f58:	sub	sp, fp, #24
   48f5c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   48f60:	andeq	sp, r2, r0, ror #8
   48f64:	strdeq	r7, [r1], -r0
   48f68:	andeq	sp, r2, r4, lsr #9
   48f6c:	andeq	r7, r1, r1, asr ip
   48f70:	push	{r4, r5, fp, lr}
   48f74:	add	fp, sp, #8
   48f78:	ldrh	r2, [r0]
   48f7c:	mov	r4, r1
   48f80:	cmp	r2, #10
   48f84:	beq	48fa0 <bcmp@plt+0x36cc4>
   48f88:	cmp	r2, #2
   48f8c:	bne	48fc8 <bcmp@plt+0x36cec>
   48f90:	add	r1, r0, #4
   48f94:	mov	r0, r4
   48f98:	mov	r2, #2
   48f9c:	b	48fac <bcmp@plt+0x36cd0>
   48fa0:	add	r1, r0, #8
   48fa4:	mov	r0, r4
   48fa8:	mov	r2, #10
   48fac:	bl	34ff0 <bcmp@plt+0x22d14>
   48fb0:	mov	r0, r4
   48fb4:	mov	r1, #1
   48fb8:	mov	r5, #1
   48fbc:	bl	343a4 <bcmp@plt+0x220c8>
   48fc0:	mov	r0, r5
   48fc4:	pop	{r4, r5, fp, pc}
   48fc8:	ldr	r0, [pc, #48]	; 49000 <bcmp@plt+0x36d24>
   48fcc:	mov	r5, #0
   48fd0:	ldr	r0, [pc, r0]
   48fd4:	ldr	r0, [r0]
   48fd8:	cmp	r0, #3
   48fdc:	bge	48fe8 <bcmp@plt+0x36d0c>
   48fe0:	mov	r0, r5
   48fe4:	pop	{r4, r5, fp, pc}
   48fe8:	ldr	r1, [pc, #20]	; 49004 <bcmp@plt+0x36d28>
   48fec:	mov	r0, #7
   48ff0:	add	r1, pc, r1
   48ff4:	bl	40d10 <bcmp@plt+0x2ea34>
   48ff8:	mov	r0, r5
   48ffc:	pop	{r4, r5, fp, pc}
   49000:			; <UNDEFINED> instruction: 0x0002d3b8
   49004:	andeq	r7, r1, r0, lsr #23
   49008:	push	{r4, r5, r6, sl, fp, lr}
   4900c:	add	fp, sp, #16
   49010:	mov	r5, r0
   49014:	ldr	r0, [r0, #24]
   49018:	cmp	r0, #1
   4901c:	bne	49064 <bcmp@plt+0x36d88>
   49020:	mov	r0, r5
   49024:	bl	34418 <bcmp@plt+0x2213c>
   49028:	cmp	r0, #10
   4902c:	beq	49098 <bcmp@plt+0x36dbc>
   49030:	cmp	r0, #2
   49034:	bne	490c8 <bcmp@plt+0x36dec>
   49038:	mov	r0, #16
   4903c:	bl	449c8 <bcmp@plt+0x326ec>
   49040:	mov	r4, r0
   49044:	mov	r0, #2
   49048:	strh	r0, [r4]
   4904c:	mov	r0, r5
   49050:	bl	35208 <bcmp@plt+0x22f2c>
   49054:	ldr	r0, [r0]
   49058:	str	r0, [r4, #4]
   4905c:	mov	r0, r4
   49060:	pop	{r4, r5, r6, sl, fp, pc}
   49064:	ldr	r0, [pc, #152]	; 49104 <bcmp@plt+0x36e28>
   49068:	mov	r4, #0
   4906c:	ldr	r0, [pc, r0]
   49070:	ldr	r0, [r0]
   49074:	cmp	r0, #2
   49078:	blt	490fc <bcmp@plt+0x36e20>
   4907c:	mov	r0, r5
   49080:	bl	342fc <bcmp@plt+0x22020>
   49084:	ldr	r1, [pc, #124]	; 49108 <bcmp@plt+0x36e2c>
   49088:	mov	r2, r0
   4908c:	mov	r0, #6
   49090:	add	r1, pc, r1
   49094:	b	490f8 <bcmp@plt+0x36e1c>
   49098:	mov	r0, #28
   4909c:	bl	449c8 <bcmp@plt+0x326ec>
   490a0:	mov	r4, r0
   490a4:	mov	r0, #10
   490a8:	mov	r6, r4
   490ac:	strh	r0, [r6], #8
   490b0:	mov	r0, r5
   490b4:	bl	35210 <bcmp@plt+0x22f34>
   490b8:	vld1.32	{d16-d17}, [r0]
   490bc:	mov	r0, r4
   490c0:	vst1.32	{d16-d17}, [r6]
   490c4:	pop	{r4, r5, r6, sl, fp, pc}
   490c8:	ldr	r0, [pc, #60]	; 4910c <bcmp@plt+0x36e30>
   490cc:	mov	r4, #0
   490d0:	ldr	r0, [pc, r0]
   490d4:	ldr	r0, [r0]
   490d8:	cmp	r0, #1
   490dc:	blt	490fc <bcmp@plt+0x36e20>
   490e0:	mov	r0, r5
   490e4:	bl	342fc <bcmp@plt+0x22020>
   490e8:	ldr	r1, [pc, #32]	; 49110 <bcmp@plt+0x36e34>
   490ec:	mov	r2, r0
   490f0:	mov	r0, #5
   490f4:	add	r1, pc, r1
   490f8:	bl	40d10 <bcmp@plt+0x2ea34>
   490fc:	mov	r0, r4
   49100:	pop	{r4, r5, r6, sl, fp, pc}
   49104:	andeq	sp, r2, ip, lsl r3
   49108:	andeq	r7, r1, r6, lsr #22
   4910c:			; <UNDEFINED> instruction: 0x0002d2b8
   49110:	andeq	r7, r1, r0, lsl #22
   49114:	andeq	r0, r0, r0
   49118:	push	{r4, sl, fp, lr}
   4911c:	add	fp, sp, #8
   49120:	mov	r0, #1
   49124:	mov	r1, #8
   49128:	bl	44944 <bcmp@plt+0x32668>
   4912c:	mov	r4, r0
   49130:	mov	r0, #1
   49134:	mov	r1, #28
   49138:	bl	12204 <calloc@plt>
   4913c:	str	r0, [r4]
   49140:	mov	r0, r4
   49144:	pop	{r4, sl, fp, pc}
   49148:	push	{r4, r5, fp, lr}
   4914c:	add	fp, sp, #8
   49150:	mov	r4, r0
   49154:	mov	r0, #1
   49158:	mov	r1, #8
   4915c:	bl	44944 <bcmp@plt+0x32668>
   49160:	mov	r5, r0
   49164:	mov	r0, #1
   49168:	mov	r1, #28
   4916c:	bl	12204 <calloc@plt>
   49170:	stm	r5, {r0, r4}
   49174:	mov	r0, r5
   49178:	pop	{r4, r5, fp, pc}
   4917c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49180:	add	fp, sp, #28
   49184:	sub	sp, sp, #28
   49188:	ldr	ip, [r0]
   4918c:	str	r0, [sp, #8]
   49190:	str	r2, [sp, #12]
   49194:	str	r1, [sp, #20]
   49198:	ldr	r0, [ip]
   4919c:	str	ip, [sp, #24]
   491a0:	cmp	r0, #0
   491a4:	str	r0, [sp, #16]
   491a8:	beq	49290 <bcmp@plt+0x36fb4>
   491ac:	ldr	r0, [sp, #16]
   491b0:	sub	r5, r0, #1
   491b4:	ldrb	r0, [r1]
   491b8:	cmp	r0, #0
   491bc:	beq	491e8 <bcmp@plt+0x36f0c>
   491c0:	ldrb	r7, [r1, #1]
   491c4:	cmp	r7, #0
   491c8:	beq	491ec <bcmp@plt+0x36f10>
   491cc:	add	r2, r1, #2
   491d0:	rsb	r0, r0, r0, lsl #5
   491d4:	uxtab	r0, r0, r7
   491d8:	ldrb	r7, [r2], #1
   491dc:	cmp	r7, #0
   491e0:	bne	491d0 <bcmp@plt+0x36ef4>
   491e4:	b	491ec <bcmp@plt+0x36f10>
   491e8:	mov	r0, #0
   491ec:	lsr	r2, r0, #3
   491f0:	and	lr, r0, r5
   491f4:	ldr	r9, [ip, #16]
   491f8:	mov	r3, #30
   491fc:	mov	r6, #2
   49200:	eor	r0, r2, r0, lsl #3
   49204:	mvn	r2, #3
   49208:	mov	r4, lr
   4920c:	orr	r0, r0, #1
   49210:	and	r7, r0, r5
   49214:	b	49228 <bcmp@plt+0x36f4c>
   49218:	add	r0, r4, r7
   4921c:	and	r4, r0, r5
   49220:	cmp	r4, lr
   49224:	beq	49290 <bcmp@plt+0x36fb4>
   49228:	and	r0, r2, r4, lsr #2
   4922c:	and	sl, r3, r4, lsl #1
   49230:	ldr	r8, [r9, r0]
   49234:	tst	r6, r8, lsr sl
   49238:	bne	49278 <bcmp@plt+0x36f9c>
   4923c:	lsr	r0, r8, sl
   49240:	tst	r0, #1
   49244:	bne	49218 <bcmp@plt+0x36f3c>
   49248:	ldr	r0, [ip, #20]
   4924c:	mov	r6, lr
   49250:	ldr	r0, [r0, r4, lsl #2]
   49254:	bl	120fc <strcmp@plt>
   49258:	ldr	r1, [sp, #20]
   4925c:	ldr	ip, [sp, #24]
   49260:	mov	lr, r6
   49264:	mov	r6, #2
   49268:	mov	r3, #30
   4926c:	mvn	r2, #3
   49270:	cmp	r0, #0
   49274:	bne	49218 <bcmp@plt+0x36f3c>
   49278:	mov	r0, #3
   4927c:	tst	r8, r0, lsl sl
   49280:	ldr	r0, [sp, #16]
   49284:	movne	r4, r0
   49288:	cmp	r4, r0
   4928c:	bne	493e4 <bcmp@plt+0x37108>
   49290:	ldr	r0, [ip, #8]
   49294:	ldr	r2, [ip, #12]
   49298:	cmp	r0, r2
   4929c:	bcc	492c8 <bcmp@plt+0x36fec>
   492a0:	ldr	r0, [ip, #4]
   492a4:	ldr	r2, [sp, #16]
   492a8:	mov	r1, #1
   492ac:	cmp	r2, r0, lsl #1
   492b0:	mov	r0, ip
   492b4:	mvnhi	r1, #0
   492b8:	add	r1, r2, r1
   492bc:	bl	49968 <bcmp@plt+0x3768c>
   492c0:	ldr	r1, [sp, #20]
   492c4:	ldr	ip, [sp, #24]
   492c8:	ldrb	r0, [r1]
   492cc:	ldr	r4, [ip]
   492d0:	sub	r8, r4, #1
   492d4:	cmp	r0, #0
   492d8:	beq	49304 <bcmp@plt+0x37028>
   492dc:	ldrb	r7, [r1, #1]
   492e0:	cmp	r7, #0
   492e4:	beq	49308 <bcmp@plt+0x3702c>
   492e8:	add	r2, r1, #2
   492ec:	rsb	r0, r0, r0, lsl #5
   492f0:	uxtab	r0, r0, r7
   492f4:	ldrb	r7, [r2], #1
   492f8:	cmp	r7, #0
   492fc:	bne	492ec <bcmp@plt+0x37010>
   49300:	b	49308 <bcmp@plt+0x3702c>
   49304:	mov	r0, #0
   49308:	ldr	r7, [ip, #16]
   4930c:	and	sl, r0, r8
   49310:	mvn	r2, #3
   49314:	mov	lr, #30
   49318:	mov	r3, #2
   4931c:	and	r2, r2, sl, lsr #2
   49320:	ldr	r6, [r7, r2]
   49324:	and	r2, lr, sl, lsl #1
   49328:	tst	r6, r3, lsl r2
   4932c:	beq	49338 <bcmp@plt+0x3705c>
   49330:	mov	r4, sl
   49334:	b	4943c <bcmp@plt+0x37160>
   49338:	lsr	r2, r0, #3
   4933c:	mov	r9, sl
   49340:	str	r4, [sp, #4]
   49344:	eor	r0, r2, r0, lsl #3
   49348:	mvn	r2, #3
   4934c:	orr	r0, r0, #1
   49350:	and	r0, r0, r8
   49354:	str	r0, [sp, #16]
   49358:	b	4937c <bcmp@plt+0x370a0>
   4935c:	mov	r0, #1
   49360:	tst	r6, r0, lsl r5
   49364:	ldr	r0, [sp, #16]
   49368:	movne	r4, r9
   4936c:	add	r0, r9, r0
   49370:	and	r9, r0, r8
   49374:	cmp	r9, sl
   49378:	beq	49414 <bcmp@plt+0x37138>
   4937c:	and	r0, r2, r9, lsr #2
   49380:	and	r5, lr, r9, lsl #1
   49384:	ldr	r6, [r7, r0]
   49388:	tst	r3, r6, lsr r5
   4938c:	bne	493c4 <bcmp@plt+0x370e8>
   49390:	lsr	r0, r6, r5
   49394:	tst	r0, #1
   49398:	bne	4935c <bcmp@plt+0x37080>
   4939c:	ldr	r0, [ip, #20]
   493a0:	ldr	r0, [r0, r9, lsl #2]
   493a4:	bl	120fc <strcmp@plt>
   493a8:	ldr	r1, [sp, #20]
   493ac:	ldr	ip, [sp, #24]
   493b0:	mvn	r2, #3
   493b4:	mov	lr, #30
   493b8:	mov	r3, #2
   493bc:	cmp	r0, #0
   493c0:	bne	4935c <bcmp@plt+0x37080>
   493c4:	mov	r0, #2
   493c8:	mov	sl, r9
   493cc:	mov	r2, r4
   493d0:	and	r0, r6, r0, lsl r5
   493d4:	ldr	r6, [sp, #4]
   493d8:	clz	r0, r0
   493dc:	lsr	r0, r0, #5
   493e0:	b	49428 <bcmp@plt+0x3714c>
   493e4:	mov	r0, r1
   493e8:	bl	11f10 <free@plt>
   493ec:	ldr	r5, [sp, #8]
   493f0:	ldr	r1, [r5, #4]
   493f4:	cmp	r1, #0
   493f8:	beq	4940c <bcmp@plt+0x37130>
   493fc:	ldr	r0, [r5]
   49400:	ldr	r0, [r0, #24]
   49404:	ldr	r0, [r0, r4, lsl #2]
   49408:	blx	r1
   4940c:	ldr	r1, [sp, #12]
   49410:	b	494bc <bcmp@plt+0x371e0>
   49414:	ldr	r6, [sp, #4]
   49418:	mov	r0, #1
   4941c:	cmp	r4, r6
   49420:	mov	r2, r6
   49424:	bne	4943c <bcmp@plt+0x37160>
   49428:	cmp	r2, r6
   4942c:	moveq	r2, sl
   49430:	cmp	r0, #0
   49434:	movne	r2, sl
   49438:	mov	r4, r2
   4943c:	lsr	r0, r4, #4
   49440:	and	r5, lr, r4, lsl #1
   49444:	ldr	r2, [r7, r0, lsl #2]
   49448:	tst	r3, r2, lsr r5
   4944c:	bne	49488 <bcmp@plt+0x371ac>
   49450:	lsr	r2, r2, r5
   49454:	tst	r2, #1
   49458:	beq	494b4 <bcmp@plt+0x371d8>
   4945c:	ldr	r2, [ip, #20]
   49460:	mov	r7, #3
   49464:	str	r1, [r2, r4, lsl #2]
   49468:	ldr	r2, [ip, #16]
   4946c:	ldr	r6, [r2, r0, lsl #2]
   49470:	bic	r1, r6, r7, lsl r5
   49474:	str	r1, [r2, r0, lsl #2]
   49478:	ldr	r0, [ip, #4]
   4947c:	add	r0, r0, #1
   49480:	str	r0, [ip, #4]
   49484:	b	494b4 <bcmp@plt+0x371d8>
   49488:	ldr	r2, [ip, #20]
   4948c:	mov	r7, #3
   49490:	str	r1, [r2, r4, lsl #2]
   49494:	ldr	r2, [ip, #16]
   49498:	ldr	r6, [r2, r0, lsl #2]
   4949c:	bic	r1, r6, r7, lsl r5
   494a0:	str	r1, [r2, r0, lsl #2]
   494a4:	ldmib	ip, {r0, r1}
   494a8:	add	r1, r1, #1
   494ac:	add	r0, r0, #1
   494b0:	stmib	ip, {r0, r1}
   494b4:	ldr	r1, [sp, #12]
   494b8:	ldr	r5, [sp, #8]
   494bc:	ldr	r0, [r5]
   494c0:	ldr	r0, [r0, #24]
   494c4:	str	r1, [r0, r4, lsl #2]
   494c8:	sub	sp, fp, #28
   494cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   494d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   494d4:	add	fp, sp, #28
   494d8:	sub	sp, sp, #20
   494dc:	str	r0, [sp, #4]
   494e0:	ldr	r0, [r0]
   494e4:	str	r0, [sp, #16]
   494e8:	ldr	r0, [r0]
   494ec:	cmp	r0, #0
   494f0:	str	r0, [sp, #8]
   494f4:	beq	4963c <bcmp@plt+0x37360>
   494f8:	ldr	r0, [sp, #8]
   494fc:	sub	r5, r0, #1
   49500:	ldrb	r0, [r1]
   49504:	cmp	r0, #0
   49508:	beq	49534 <bcmp@plt+0x37258>
   4950c:	ldrb	r3, [r1, #1]
   49510:	cmp	r3, #0
   49514:	beq	49538 <bcmp@plt+0x3725c>
   49518:	add	r2, r1, #2
   4951c:	rsb	r0, r0, r0, lsl #5
   49520:	uxtab	r0, r0, r3
   49524:	ldrb	r3, [r2], #1
   49528:	cmp	r3, #0
   4952c:	bne	4951c <bcmp@plt+0x37240>
   49530:	b	49538 <bcmp@plt+0x3725c>
   49534:	mov	r0, #0
   49538:	lsr	r2, r0, #3
   4953c:	and	r9, r0, r5
   49540:	mvn	ip, #3
   49544:	mov	r3, #30
   49548:	str	r1, [sp, #12]
   4954c:	eor	r0, r2, r0, lsl #3
   49550:	mov	r2, #2
   49554:	mov	r7, r9
   49558:	orr	r0, r0, #1
   4955c:	and	r8, r0, r5
   49560:	ldr	r0, [sp, #16]
   49564:	ldr	r4, [r0, #16]
   49568:	b	4957c <bcmp@plt+0x372a0>
   4956c:	add	r0, r7, r8
   49570:	and	r7, r0, r5
   49574:	cmp	r7, r9
   49578:	beq	4963c <bcmp@plt+0x37360>
   4957c:	and	r0, ip, r7, lsr #2
   49580:	and	sl, r3, r7, lsl #1
   49584:	ldr	r6, [r4, r0]
   49588:	tst	r2, r6, lsr sl
   4958c:	bne	495c4 <bcmp@plt+0x372e8>
   49590:	lsr	r0, r6, sl
   49594:	tst	r0, #1
   49598:	bne	4956c <bcmp@plt+0x37290>
   4959c:	ldr	r0, [sp, #16]
   495a0:	ldr	r0, [r0, #20]
   495a4:	ldr	r0, [r0, r7, lsl #2]
   495a8:	bl	120fc <strcmp@plt>
   495ac:	ldr	r1, [sp, #12]
   495b0:	mov	r2, #2
   495b4:	mov	r3, #30
   495b8:	mvn	ip, #3
   495bc:	cmp	r0, #0
   495c0:	bne	4956c <bcmp@plt+0x37290>
   495c4:	mov	r0, #3
   495c8:	tst	r6, r0, lsl sl
   495cc:	ldr	r0, [sp, #8]
   495d0:	movne	r7, r0
   495d4:	cmp	r7, r0
   495d8:	beq	4963c <bcmp@plt+0x37360>
   495dc:	ldr	r0, [sp, #16]
   495e0:	ldr	r0, [r0, #20]
   495e4:	ldr	r0, [r0, r7, lsl #2]
   495e8:	bl	11f10 <free@plt>
   495ec:	ldr	r4, [sp, #4]
   495f0:	ldr	r1, [r4, #4]
   495f4:	cmp	r1, #0
   495f8:	beq	4960c <bcmp@plt+0x37330>
   495fc:	ldr	r0, [r4]
   49600:	ldr	r0, [r0, #24]
   49604:	ldr	r0, [r0, r7, lsl #2]
   49608:	blx	r1
   4960c:	ldr	r0, [r4]
   49610:	ldr	r1, [r0]
   49614:	cmp	r1, r7
   49618:	beq	4963c <bcmp@plt+0x37360>
   4961c:	mov	r1, #30
   49620:	lsr	r3, r7, #4
   49624:	mov	r6, #3
   49628:	and	r2, r1, r7, lsl #1
   4962c:	ldr	r1, [r0, #16]
   49630:	ldr	r7, [r1, r3, lsl #2]
   49634:	tst	r7, r6, lsl r2
   49638:	beq	49644 <bcmp@plt+0x37368>
   4963c:	sub	sp, fp, #28
   49640:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49644:	mov	r6, #1
   49648:	orr	r2, r7, r6, lsl r2
   4964c:	str	r2, [r1, r3, lsl #2]
   49650:	ldr	r1, [r0, #4]
   49654:	sub	r1, r1, #1
   49658:	str	r1, [r0, #4]
   4965c:	sub	sp, fp, #28
   49660:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49664:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49668:	add	fp, sp, #28
   4966c:	sub	sp, sp, #20
   49670:	ldr	r0, [r0]
   49674:	ldr	r2, [r0]
   49678:	str	r0, [sp, #16]
   4967c:	cmp	r2, #0
   49680:	beq	49788 <bcmp@plt+0x374ac>
   49684:	ldrb	r0, [r1]
   49688:	sub	r4, r2, #1
   4968c:	str	r2, [sp, #4]
   49690:	cmp	r0, #0
   49694:	beq	496c0 <bcmp@plt+0x373e4>
   49698:	ldrb	r3, [r1, #1]
   4969c:	cmp	r3, #0
   496a0:	beq	496c4 <bcmp@plt+0x373e8>
   496a4:	add	r2, r1, #2
   496a8:	rsb	r0, r0, r0, lsl #5
   496ac:	uxtab	r0, r0, r3
   496b0:	ldrb	r3, [r2], #1
   496b4:	cmp	r3, #0
   496b8:	bne	496a8 <bcmp@plt+0x373cc>
   496bc:	b	496c4 <bcmp@plt+0x373e8>
   496c0:	mov	r0, #0
   496c4:	lsr	r2, r0, #3
   496c8:	and	r8, r0, r4
   496cc:	mvn	ip, #3
   496d0:	mov	r3, #30
   496d4:	mov	r7, #2
   496d8:	str	r1, [sp, #8]
   496dc:	eor	r0, r2, r0, lsl #3
   496e0:	mov	r6, r8
   496e4:	orr	r0, r0, #1
   496e8:	and	r2, r0, r4
   496ec:	ldr	r0, [sp, #16]
   496f0:	str	r2, [sp, #12]
   496f4:	ldr	r5, [r0, #16]
   496f8:	b	4970c <bcmp@plt+0x37430>
   496fc:	add	r0, r6, r2
   49700:	and	r6, r0, r4
   49704:	cmp	r6, r8
   49708:	beq	49788 <bcmp@plt+0x374ac>
   4970c:	and	r0, ip, r6, lsr #2
   49710:	and	r9, r3, r6, lsl #1
   49714:	ldr	sl, [r5, r0]
   49718:	tst	r7, sl, lsr r9
   4971c:	bne	49758 <bcmp@plt+0x3747c>
   49720:	lsr	r0, sl, r9
   49724:	tst	r0, #1
   49728:	bne	496fc <bcmp@plt+0x37420>
   4972c:	ldr	r0, [sp, #16]
   49730:	ldr	r0, [r0, #20]
   49734:	ldr	r0, [r0, r6, lsl #2]
   49738:	bl	120fc <strcmp@plt>
   4973c:	ldr	r2, [sp, #12]
   49740:	ldr	r1, [sp, #8]
   49744:	mov	r7, #2
   49748:	mov	r3, #30
   4974c:	mvn	ip, #3
   49750:	cmp	r0, #0
   49754:	bne	496fc <bcmp@plt+0x37420>
   49758:	ldr	r1, [sp, #4]
   4975c:	mov	r0, #3
   49760:	tst	sl, r0, lsl r9
   49764:	mov	r0, #0
   49768:	movne	r6, r1
   4976c:	cmp	r6, r1
   49770:	beq	49780 <bcmp@plt+0x374a4>
   49774:	ldr	r0, [sp, #16]
   49778:	ldr	r0, [r0, #24]
   4977c:	ldr	r0, [r0, r6, lsl #2]
   49780:	sub	sp, fp, #28
   49784:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49788:	mov	r0, #0
   4978c:	sub	sp, fp, #28
   49790:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49794:	cmp	r0, #0
   49798:	bxeq	lr
   4979c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   497a0:	add	fp, sp, #24
   497a4:	ldr	r5, [r0]
   497a8:	mov	r4, r0
   497ac:	ldr	r0, [r5]
   497b0:	cmp	r0, #0
   497b4:	beq	49828 <bcmp@plt+0x3754c>
   497b8:	mov	r6, #0
   497bc:	mvn	r8, #3
   497c0:	mov	r9, #3
   497c4:	mov	r7, #0
   497c8:	b	497e4 <bcmp@plt+0x37508>
   497cc:	ldr	r5, [r4]
   497d0:	add	r7, r7, #1
   497d4:	add	r6, r6, #2
   497d8:	ldr	r0, [r5]
   497dc:	cmp	r7, r0
   497e0:	beq	49828 <bcmp@plt+0x3754c>
   497e4:	ldr	r1, [r5, #16]
   497e8:	and	r0, r8, r7, lsr #2
   497ec:	ldr	r0, [r1, r0]
   497f0:	and	r1, r6, #30
   497f4:	tst	r0, r9, lsl r1
   497f8:	bne	497cc <bcmp@plt+0x374f0>
   497fc:	ldr	r0, [r5, #20]
   49800:	ldr	r0, [r0, r7, lsl #2]
   49804:	bl	11f10 <free@plt>
   49808:	ldr	r1, [r4, #4]
   4980c:	cmp	r1, #0
   49810:	beq	497cc <bcmp@plt+0x374f0>
   49814:	ldr	r0, [r4]
   49818:	ldr	r0, [r0, #24]
   4981c:	ldr	r0, [r0, r7, lsl #2]
   49820:	blx	r1
   49824:	b	497cc <bcmp@plt+0x374f0>
   49828:	cmp	r5, #0
   4982c:	beq	49850 <bcmp@plt+0x37574>
   49830:	ldr	r0, [r5, #20]
   49834:	bl	11f10 <free@plt>
   49838:	ldr	r0, [r5, #16]
   4983c:	bl	11f10 <free@plt>
   49840:	ldr	r0, [r5, #24]
   49844:	bl	11f10 <free@plt>
   49848:	mov	r0, r5
   4984c:	bl	11f10 <free@plt>
   49850:	mov	r0, r4
   49854:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   49858:	b	11f10 <free@plt>
   4985c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   49860:	add	fp, sp, #24
   49864:	mov	r8, r0
   49868:	bl	3dc9c <bcmp@plt+0x2b9c0>
   4986c:	mov	r9, r0
   49870:	ldr	r0, [r8]
   49874:	ldr	r1, [r0]
   49878:	cmp	r1, #0
   4987c:	beq	498d8 <bcmp@plt+0x375fc>
   49880:	mov	r6, #0
   49884:	mvn	r7, #3
   49888:	mov	r4, #3
   4988c:	mov	r5, #0
   49890:	b	498a8 <bcmp@plt+0x375cc>
   49894:	ldr	r1, [r0]
   49898:	add	r5, r5, #1
   4989c:	add	r6, r6, #2
   498a0:	cmp	r5, r1
   498a4:	beq	498d8 <bcmp@plt+0x375fc>
   498a8:	ldr	r2, [r0, #16]
   498ac:	and	r1, r7, r5, lsr #2
   498b0:	ldr	r1, [r2, r1]
   498b4:	and	r2, r6, #30
   498b8:	tst	r1, r4, lsl r2
   498bc:	bne	49894 <bcmp@plt+0x375b8>
   498c0:	ldr	r0, [r0, #20]
   498c4:	mov	r1, r9
   498c8:	ldr	r0, [r0, r5, lsl #2]
   498cc:	bl	3dd80 <bcmp@plt+0x2baa4>
   498d0:	ldr	r0, [r8]
   498d4:	b	49894 <bcmp@plt+0x375b8>
   498d8:	mov	r0, r9
   498dc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   498e0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   498e4:	add	fp, sp, #24
   498e8:	mov	r8, r0
   498ec:	bl	3dc9c <bcmp@plt+0x2b9c0>
   498f0:	mov	r9, r0
   498f4:	ldr	r0, [r8]
   498f8:	ldr	r1, [r0]
   498fc:	cmp	r1, #0
   49900:	beq	4995c <bcmp@plt+0x37680>
   49904:	mov	r6, #0
   49908:	mvn	r7, #3
   4990c:	mov	r4, #3
   49910:	mov	r5, #0
   49914:	b	4992c <bcmp@plt+0x37650>
   49918:	ldr	r1, [r0]
   4991c:	add	r5, r5, #1
   49920:	add	r6, r6, #2
   49924:	cmp	r5, r1
   49928:	beq	4995c <bcmp@plt+0x37680>
   4992c:	ldr	r2, [r0, #16]
   49930:	and	r1, r7, r5, lsr #2
   49934:	ldr	r1, [r2, r1]
   49938:	and	r2, r6, #30
   4993c:	tst	r1, r4, lsl r2
   49940:	bne	49918 <bcmp@plt+0x3763c>
   49944:	ldr	r0, [r0, #24]
   49948:	mov	r1, r9
   4994c:	ldr	r0, [r0, r5, lsl #2]
   49950:	bl	3dd80 <bcmp@plt+0x2baa4>
   49954:	ldr	r0, [r8]
   49958:	b	49918 <bcmp@plt+0x3763c>
   4995c:	mov	r0, r9
   49960:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   49964:	nop	{0}
   49968:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4996c:	add	fp, sp, #28
   49970:	sub	sp, sp, #28
   49974:	mov	r4, r0
   49978:	sub	r0, r1, #1
   4997c:	vldr	d16, [pc, #652]	; 49c10 <bcmp@plt+0x37934>
   49980:	vmov.f64	d17, #96	; 0x3f000000  0.5
   49984:	orr	r0, r0, r0, lsr #1
   49988:	orr	r0, r0, r0, lsr #2
   4998c:	orr	r0, r0, r0, lsr #4
   49990:	orr	r0, r0, r0, lsr #8
   49994:	orr	r0, r0, r0, lsr #16
   49998:	add	r1, r0, #1
   4999c:	cmp	r1, #4
   499a0:	movls	r1, #4
   499a4:	vmov	s0, r1
   499a8:	vcvt.f64.u32	d18, s0
   499ac:	vmla.f64	d17, d18, d16
   499b0:	vcvt.u32.f64	s0, d17
   499b4:	ldr	r0, [r4, #4]
   499b8:	vmov	r2, s0
   499bc:	cmp	r0, r2
   499c0:	bcs	49c04 <bcmp@plt+0x37928>
   499c4:	str	r1, [sp, #8]
   499c8:	mvn	r0, #3
   499cc:	str	r2, [sp, #4]
   499d0:	ldr	r1, [sp, #8]
   499d4:	and	r6, r0, r1, lsr #2
   499d8:	ldr	r0, [sp, #8]
   499dc:	cmp	r0, #16
   499e0:	movwcc	r6, #4
   499e4:	mov	r0, r6
   499e8:	bl	11fe8 <malloc@plt>
   499ec:	mov	r2, r6
   499f0:	ldr	r6, [sp, #8]
   499f4:	mov	r1, #170	; 0xaa
   499f8:	mov	r5, r0
   499fc:	bl	12144 <memset@plt>
   49a00:	ldr	r9, [r4]
   49a04:	cmp	r9, r6
   49a08:	bcs	49a3c <bcmp@plt+0x37760>
   49a0c:	ldr	r1, [sp, #8]
   49a10:	ldr	r0, [r4, #20]
   49a14:	lsl	r6, r1, #2
   49a18:	mov	r1, r6
   49a1c:	bl	12228 <realloc@plt>
   49a20:	str	r0, [r4, #20]
   49a24:	mov	r1, r6
   49a28:	ldr	r6, [sp, #8]
   49a2c:	ldr	r0, [r4, #24]
   49a30:	bl	12228 <realloc@plt>
   49a34:	str	r0, [r4, #24]
   49a38:	ldr	r9, [r4]
   49a3c:	cmp	r9, #0
   49a40:	beq	49be4 <bcmp@plt+0x37908>
   49a44:	sub	r0, r6, #1
   49a48:	mov	r7, #0
   49a4c:	mov	r2, #30
   49a50:	mvn	ip, #3
   49a54:	mov	r3, #2
   49a58:	str	r4, [sp, #16]
   49a5c:	b	49a88 <bcmp@plt+0x377ac>
   49a60:	ldr	r1, [r4, #20]
   49a64:	ldr	r7, [sp, #24]
   49a68:	mvn	ip, #3
   49a6c:	str	r8, [r1, lr, lsl #2]
   49a70:	ldr	r1, [r4, #24]
   49a74:	str	r7, [r1, lr, lsl #2]
   49a78:	ldr	r7, [sp, #12]
   49a7c:	add	r7, r7, #1
   49a80:	cmp	r7, r9
   49a84:	beq	49ba8 <bcmp@plt+0x378cc>
   49a88:	ldr	r1, [sp, #16]
   49a8c:	and	r4, ip, r7, lsr #2
   49a90:	and	lr, r2, r7, lsl #1
   49a94:	mov	r6, #3
   49a98:	ldr	r8, [r1, #16]
   49a9c:	mov	r1, r8
   49aa0:	ldr	r4, [r1, r4]!
   49aa4:	tst	r4, r6, lsl lr
   49aa8:	bne	49a7c <bcmp@plt+0x377a0>
   49aac:	mov	r6, #1
   49ab0:	str	r8, [sp, #20]
   49ab4:	str	r7, [sp, #12]
   49ab8:	orr	r4, r4, r6, lsl lr
   49abc:	ldr	r6, [sp, #16]
   49ac0:	ldr	ip, [r6, #20]
   49ac4:	ldr	r6, [r6, #24]
   49ac8:	ldr	r6, [r6, r7, lsl #2]
   49acc:	ldr	r8, [ip, r7, lsl #2]
   49ad0:	str	r6, [sp, #24]
   49ad4:	str	r4, [r1]
   49ad8:	ldrb	r1, [r8]
   49adc:	cmp	r1, #0
   49ae0:	beq	49b0c <bcmp@plt+0x37830>
   49ae4:	ldrb	r4, [r8, #1]
   49ae8:	cmp	r4, #0
   49aec:	beq	49b10 <bcmp@plt+0x37834>
   49af0:	add	r6, r8, #2
   49af4:	rsb	r1, r1, r1, lsl #5
   49af8:	uxtab	r1, r1, r4
   49afc:	ldrb	r4, [r6], #1
   49b00:	cmp	r4, #0
   49b04:	bne	49af4 <bcmp@plt+0x37818>
   49b08:	b	49b10 <bcmp@plt+0x37834>
   49b0c:	mov	r1, #0
   49b10:	lsr	r6, r1, #3
   49b14:	eor	r6, r6, r1, lsl #3
   49b18:	orr	r6, r6, #1
   49b1c:	and	r4, r6, r0
   49b20:	and	lr, r1, r0
   49b24:	lsr	ip, lr, #4
   49b28:	and	sl, r2, lr, lsl #1
   49b2c:	add	r1, lr, r4
   49b30:	ldr	r6, [r5, ip, lsl #2]
   49b34:	tst	r6, r3, lsl sl
   49b38:	beq	49b20 <bcmp@plt+0x37844>
   49b3c:	ldr	r4, [sp, #16]
   49b40:	lsl	r1, r3, sl
   49b44:	bic	r1, r6, r1
   49b48:	str	r1, [r5, ip, lsl #2]
   49b4c:	ldr	r9, [r4]
   49b50:	cmp	lr, r9
   49b54:	bcs	49a60 <bcmp@plt+0x37784>
   49b58:	ldr	r1, [sp, #20]
   49b5c:	mov	r6, #3
   49b60:	ldr	r1, [r1, ip, lsl #2]
   49b64:	tst	r1, r6, lsl sl
   49b68:	bne	49a60 <bcmp@plt+0x37784>
   49b6c:	ldr	r1, [r4, #20]
   49b70:	ldr	r6, [sp, #24]
   49b74:	ldr	r9, [r1, lr, lsl #2]
   49b78:	str	r8, [r1, lr, lsl #2]
   49b7c:	ldr	r1, [r4, #24]
   49b80:	mov	r8, r9
   49b84:	ldr	r7, [r1, lr, lsl #2]
   49b88:	str	r6, [r1, lr, lsl #2]
   49b8c:	mov	r6, #1
   49b90:	ldr	r1, [r4, #16]
   49b94:	str	r7, [sp, #24]
   49b98:	str	r1, [sp, #20]
   49b9c:	ldr	r4, [r1, ip, lsl #2]!
   49ba0:	orr	r4, r4, r6, lsl sl
   49ba4:	b	49ad4 <bcmp@plt+0x377f8>
   49ba8:	ldr	r6, [sp, #8]
   49bac:	ldr	r4, [sp, #16]
   49bb0:	cmp	r9, r6
   49bb4:	bls	49be4 <bcmp@plt+0x37908>
   49bb8:	ldr	r1, [sp, #8]
   49bbc:	ldr	r0, [r4, #20]
   49bc0:	lsl	r6, r1, #2
   49bc4:	mov	r1, r6
   49bc8:	bl	12228 <realloc@plt>
   49bcc:	str	r0, [r4, #20]
   49bd0:	mov	r1, r6
   49bd4:	ldr	r6, [sp, #8]
   49bd8:	ldr	r0, [r4, #24]
   49bdc:	bl	12228 <realloc@plt>
   49be0:	str	r0, [r4, #24]
   49be4:	ldr	r0, [r4, #16]
   49be8:	bl	11f10 <free@plt>
   49bec:	str	r6, [r4]
   49bf0:	ldr	r0, [r4, #4]
   49bf4:	str	r0, [r4, #8]
   49bf8:	ldr	r0, [sp, #4]
   49bfc:	str	r0, [r4, #12]
   49c00:	str	r5, [r4, #16]
   49c04:	sub	sp, fp, #28
   49c08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49c0c:	nop	{0}
   49c10:	beq	fa5ea8 <bcmp@plt+0xf93bcc>
   49c14:	svccc	0x00e8a3d7
	...
   49c20:	push	{r4, r5, r6, r7, fp, lr}
   49c24:	add	fp, sp, #16
   49c28:	sub	sp, sp, #168	; 0xa8
   49c2c:	bfc	sp, #0, #4
   49c30:	ldr	r0, [pc, #664]	; 49ed0 <bcmp@plt+0x37bf4>
   49c34:	ldr	r0, [pc, r0]
   49c38:	ldr	r0, [r0]
   49c3c:	cmp	r0, #1
   49c40:	blt	49c54 <bcmp@plt+0x37978>
   49c44:	ldr	r1, [pc, #648]	; 49ed4 <bcmp@plt+0x37bf8>
   49c48:	mov	r0, #5
   49c4c:	add	r1, pc, r1
   49c50:	bl	40d10 <bcmp@plt+0x2ea34>
   49c54:	ldr	r0, [pc, #636]	; 49ed8 <bcmp@plt+0x37bfc>
   49c58:	add	r0, pc, r0
   49c5c:	bl	11f04 <pipe@plt>
   49c60:	cmn	r0, #1
   49c64:	beq	49e00 <bcmp@plt+0x37b24>
   49c68:	ldr	r6, [pc, #628]	; 49ee4 <bcmp@plt+0x37c08>
   49c6c:	mov	r1, #3
   49c70:	mov	r2, #0
   49c74:	ldr	r6, [pc, r6]
   49c78:	ldr	r0, [pc, #616]	; 49ee8 <bcmp@plt+0x37c0c>
   49c7c:	ldr	r0, [pc, r0]
   49c80:	str	r0, [r6]
   49c84:	bl	12024 <fcntl@plt>
   49c88:	cmn	r0, #1
   49c8c:	beq	49e0c <bcmp@plt+0x37b30>
   49c90:	ldr	r1, [r6]
   49c94:	orr	r2, r0, #2048	; 0x800
   49c98:	mov	r0, r1
   49c9c:	mov	r1, #4
   49ca0:	bl	12024 <fcntl@plt>
   49ca4:	cmn	r0, #1
   49ca8:	beq	49e18 <bcmp@plt+0x37b3c>
   49cac:	add	r4, sp, #28
   49cb0:	mov	r1, #0
   49cb4:	mov	r2, #136	; 0x88
   49cb8:	mov	r7, #0
   49cbc:	add	r5, r4, #4
   49cc0:	mov	r0, r5
   49cc4:	bl	12144 <memset@plt>
   49cc8:	str	r7, [sp, #160]	; 0xa0
   49ccc:	ldr	r0, [pc, #544]	; 49ef4 <bcmp@plt+0x37c18>
   49cd0:	add	r0, pc, r0
   49cd4:	str	r0, [sp, #28]
   49cd8:	mov	r0, r5
   49cdc:	bl	11ec8 <sigemptyset@plt>
   49ce0:	mov	r0, #12
   49ce4:	mov	r1, r4
   49ce8:	mov	r2, #0
   49cec:	mov	r5, #12
   49cf0:	bl	11da8 <sigaction@plt>
   49cf4:	cmn	r0, #1
   49cf8:	bne	49d20 <bcmp@plt+0x37a44>
   49cfc:	bl	11eb0 <__errno_location@plt>
   49d00:	ldr	r0, [r0]
   49d04:	bl	11e2c <strerror@plt>
   49d08:	ldr	r1, [pc, #488]	; 49ef8 <bcmp@plt+0x37c1c>
   49d0c:	mov	r2, r0
   49d10:	mov	r0, #2
   49d14:	add	r1, pc, r1
   49d18:	bl	40d10 <bcmp@plt+0x2ea34>
   49d1c:	bl	4e79c <bcmp@plt+0x3c4c0>
   49d20:	str	r7, [sp, #36]	; 0x24
   49d24:	str	r5, [sp, #32]
   49d28:	add	r1, sp, #28
   49d2c:	mov	r0, #1
   49d30:	ldr	r2, [pc, #452]	; 49efc <bcmp@plt+0x37c20>
   49d34:	add	r2, pc, r2
   49d38:	str	r2, [sp, #28]
   49d3c:	bl	11e5c <timer_create@plt>
   49d40:	cmn	r0, #1
   49d44:	beq	49e58 <bcmp@plt+0x37b7c>
   49d48:	add	r0, pc, #368	; 0x170
   49d4c:	mov	r2, sp
   49d50:	mov	r1, #0
   49d54:	mov	r3, #0
   49d58:	mov	r4, #0
   49d5c:	vld1.64	{d16-d17}, [r0 :128]
   49d60:	vst1.64	{d16-d17}, [r2 :128]
   49d64:	ldr	r0, [pc, #408]	; 49f04 <bcmp@plt+0x37c28>
   49d68:	ldr	r0, [pc, r0]
   49d6c:	bl	11e44 <timer_settime@plt>
   49d70:	cmn	r0, #1
   49d74:	beq	49e7c <bcmp@plt+0x37ba0>
   49d78:	ldr	r5, [pc, #404]	; 49f14 <bcmp@plt+0x37c38>
   49d7c:	mov	r0, #4096	; 0x1000
   49d80:	ldr	r5, [pc, r5]
   49d84:	str	r0, [r5]
   49d88:	mov	r0, #32768	; 0x8000
   49d8c:	bl	449c8 <bcmp@plt+0x326ec>
   49d90:	str	r4, [r5, #16]
   49d94:	str	r4, [r5, #20]
   49d98:	str	r4, [r5, #4]
   49d9c:	str	r0, [r5, #8]
   49da0:	add	r1, r0, r4
   49da4:	add	r4, r4, #32
   49da8:	add	r2, r1, #24
   49dac:	add	r3, r1, #8
   49db0:	add	r7, r1, #16
   49db4:	vmov.32	d16[0], r1
   49db8:	cmp	r4, #32768	; 0x8000
   49dbc:	vmov.32	d17[0], r7
   49dc0:	vmov.32	d16[1], r3
   49dc4:	vmov.32	d17[1], r2
   49dc8:	vorr	q9, q8, q8
   49dcc:	vst2.32	{d16-d19}, [r1]
   49dd0:	bne	49da0 <bcmp@plt+0x37ac4>
   49dd4:	ldr	r3, [r6]
   49dd8:	ldr	r0, [pc, #312]	; 49f18 <bcmp@plt+0x37c3c>
   49ddc:	mov	r2, #0
   49de0:	ldr	r0, [pc, r0]
   49de4:	ldr	r0, [r0]
   49de8:	ldr	r1, [pc, #300]	; 49f1c <bcmp@plt+0x37c40>
   49dec:	add	r1, pc, r1
   49df0:	bl	47a14 <bcmp@plt+0x35738>
   49df4:	mov	r0, #1
   49df8:	sub	sp, fp, #16
   49dfc:	pop	{r4, r5, r6, r7, fp, pc}
   49e00:	ldr	r4, [pc, #212]	; 49edc <bcmp@plt+0x37c00>
   49e04:	add	r4, pc, r4
   49e08:	b	49e20 <bcmp@plt+0x37b44>
   49e0c:	ldr	r4, [pc, #216]	; 49eec <bcmp@plt+0x37c10>
   49e10:	add	r4, pc, r4
   49e14:	b	49e20 <bcmp@plt+0x37b44>
   49e18:	ldr	r4, [pc, #208]	; 49ef0 <bcmp@plt+0x37c14>
   49e1c:	add	r4, pc, r4
   49e20:	bl	11eb0 <__errno_location@plt>
   49e24:	ldr	r0, [r0]
   49e28:	bl	11e2c <strerror@plt>
   49e2c:	mov	r2, r0
   49e30:	mov	r0, #2
   49e34:	mov	r1, r4
   49e38:	bl	40d10 <bcmp@plt+0x2ea34>
   49e3c:	ldr	r1, [pc, #156]	; 49ee0 <bcmp@plt+0x37c04>
   49e40:	mov	r0, #1
   49e44:	add	r1, pc, r1
   49e48:	bl	40d10 <bcmp@plt+0x2ea34>
   49e4c:	mov	r0, #0
   49e50:	sub	sp, fp, #16
   49e54:	pop	{r4, r5, r6, r7, fp, pc}
   49e58:	bl	11eb0 <__errno_location@plt>
   49e5c:	ldr	r0, [r0]
   49e60:	bl	11e2c <strerror@plt>
   49e64:	ldr	r1, [pc, #148]	; 49f00 <bcmp@plt+0x37c24>
   49e68:	mov	r2, r0
   49e6c:	mov	r0, #4
   49e70:	add	r1, pc, r1
   49e74:	bl	40d10 <bcmp@plt+0x2ea34>
   49e78:	b	49ea8 <bcmp@plt+0x37bcc>
   49e7c:	ldr	r4, [pc, #132]	; 49f08 <bcmp@plt+0x37c2c>
   49e80:	ldr	r4, [pc, r4]
   49e84:	bl	11eb0 <__errno_location@plt>
   49e88:	ldr	r0, [r0]
   49e8c:	bl	11e2c <strerror@plt>
   49e90:	ldr	r1, [pc, #116]	; 49f0c <bcmp@plt+0x37c30>
   49e94:	mov	r3, r0
   49e98:	mov	r0, #4
   49e9c:	mov	r2, r4
   49ea0:	add	r1, pc, r1
   49ea4:	bl	40d10 <bcmp@plt+0x2ea34>
   49ea8:	ldr	r1, [pc, #96]	; 49f10 <bcmp@plt+0x37c34>
   49eac:	mov	r0, #4
   49eb0:	add	r1, pc, r1
   49eb4:	b	49e48 <bcmp@plt+0x37b6c>
   49eb8:	nop	{0}
   49ebc:	nop	{0}
   49ec0:	andeq	r0, r0, r1
   49ec4:	andeq	r0, r0, r0
   49ec8:	andeq	r0, r0, r1
   49ecc:	andeq	r0, r0, r0
   49ed0:	andeq	ip, r2, r4, asr r7
   49ed4:	ldrdeq	r6, [r1], -ip
   49ed8:	andeq	r6, r3, r8, lsr r7
   49edc:	andeq	r6, r1, fp, lsl #30
   49ee0:	strdeq	r6, [r1], -sp
   49ee4:	andeq	ip, r2, r0, asr #11
   49ee8:	andeq	r6, r3, r4, lsl r7
   49eec:	andeq	r6, r1, r6, lsr pc
   49ef0:	andeq	r6, r1, pc, asr pc
   49ef4:	andeq	r0, r0, ip, lsr #13
   49ef8:	andeq	r7, r1, r3, lsr #1
   49efc:	andeq	r6, r3, r8, asr r6
   49f00:	andeq	r6, r1, r3, lsr lr
   49f04:	andeq	r6, r3, r4, lsr #12
   49f08:	andeq	r6, r3, ip, lsl #10
   49f0c:	andeq	r6, r1, r6, lsl lr
   49f10:	andeq	r6, r1, r1, asr #27
   49f14:	andeq	ip, r2, r8, lsr #9
   49f18:	andeq	ip, r2, r8, lsr #10
   49f1c:	andeq	r0, r0, ip, lsr #2
   49f20:	push	{r4, r5, r6, r7, fp, lr}
   49f24:	add	fp, sp, #16
   49f28:	sub	sp, sp, #16
   49f2c:	ldr	r0, [r0, #12]
   49f30:	add	r1, sp, #4
   49f34:	mov	r2, #4
   49f38:	bl	12270 <read@plt>
   49f3c:	cmp	r0, #4
   49f40:	bne	49ffc <bcmp@plt+0x37d20>
   49f44:	ldr	r0, [sp, #4]
   49f48:	mov	r4, #0
   49f4c:	cmp	r0, #12
   49f50:	bne	4a010 <bcmp@plt+0x37d34>
   49f54:	add	r0, sp, #8
   49f58:	mov	r1, #0
   49f5c:	mov	r4, #0
   49f60:	bl	11fc4 <gettimeofday@plt>
   49f64:	ldr	r5, [pc, #180]	; 4a020 <bcmp@plt+0x37d44>
   49f68:	ldr	r5, [pc, r5]
   49f6c:	ldm	r5, {r0, r1, r2}
   49f70:	add	r1, r1, #1
   49f74:	sdiv	r3, r1, r0
   49f78:	mls	r0, r3, r0, r1
   49f7c:	add	r6, r2, r0, lsl #3
   49f80:	str	r0, [r5, #4]
   49f84:	ldr	r0, [r6, #4]
   49f88:	cmp	r0, r6
   49f8c:	bne	49fa8 <bcmp@plt+0x37ccc>
   49f90:	b	4a010 <bcmp@plt+0x37d34>
   49f94:	sub	r1, r1, #1
   49f98:	str	r1, [r0, #12]
   49f9c:	ldr	r0, [r7, #4]
   49fa0:	cmp	r0, r6
   49fa4:	beq	4a010 <bcmp@plt+0x37d34>
   49fa8:	ldr	r1, [r0, #12]
   49fac:	ldr	r7, [r0]
   49fb0:	cmp	r1, #1
   49fb4:	bge	49f94 <bcmp@plt+0x37cb8>
   49fb8:	ldr	r1, [r0, #4]
   49fbc:	str	r1, [r7, #4]
   49fc0:	str	r7, [r1]
   49fc4:	str	r4, [r0]
   49fc8:	str	r4, [r0, #4]
   49fcc:	ldr	r1, [r5, #16]
   49fd0:	ldr	r2, [r5, #20]
   49fd4:	sub	r1, r1, #1
   49fd8:	add	r2, r2, #1
   49fdc:	str	r1, [r5, #16]
   49fe0:	str	r2, [r5, #20]
   49fe4:	ldr	r1, [r0, #16]
   49fe8:	blx	r1
   49fec:	ldr	r0, [r7, #4]
   49ff0:	cmp	r0, r6
   49ff4:	bne	49fa8 <bcmp@plt+0x37ccc>
   49ff8:	b	4a010 <bcmp@plt+0x37d34>
   49ffc:	ldr	r1, [pc, #24]	; 4a01c <bcmp@plt+0x37d40>
   4a000:	mov	r0, #3
   4a004:	add	r1, pc, r1
   4a008:	bl	40d10 <bcmp@plt+0x2ea34>
   4a00c:	mvn	r4, #0
   4a010:	mov	r0, r4
   4a014:	sub	sp, fp, #16
   4a018:	pop	{r4, r5, r6, r7, fp, pc}
   4a01c:	andeq	r6, r1, r3, ror #25
   4a020:	andeq	ip, r2, r0, asr #5
   4a024:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4a028:	add	fp, sp, #24
   4a02c:	sub	sp, sp, #144	; 0x90
   4a030:	ldr	r8, [pc, #356]	; 4a19c <bcmp@plt+0x37ec0>
   4a034:	ldr	r8, [pc, r8]
   4a038:	ldr	r0, [r8, #8]
   4a03c:	cmp	r0, #0
   4a040:	beq	4a194 <bcmp@plt+0x37eb8>
   4a044:	ldr	r0, [pc, #340]	; 4a1a0 <bcmp@plt+0x37ec4>
   4a048:	ldr	r0, [pc, r0]
   4a04c:	ldr	r0, [r0]
   4a050:	cmp	r0, #1
   4a054:	blt	4a068 <bcmp@plt+0x37d8c>
   4a058:	ldr	r1, [pc, #324]	; 4a1a4 <bcmp@plt+0x37ec8>
   4a05c:	mov	r0, #5
   4a060:	add	r1, pc, r1
   4a064:	bl	40d10 <bcmp@plt+0x2ea34>
   4a068:	mov	r4, sp
   4a06c:	mov	r1, #0
   4a070:	mov	r2, #140	; 0x8c
   4a074:	mov	r6, #0
   4a078:	mov	r0, r4
   4a07c:	bl	12144 <memset@plt>
   4a080:	orr	r0, r4, #4
   4a084:	bl	11ec8 <sigemptyset@plt>
   4a088:	mov	r0, #12
   4a08c:	mov	r1, r4
   4a090:	mov	r2, #0
   4a094:	bl	11da8 <sigaction@plt>
   4a098:	cmn	r0, #1
   4a09c:	bne	4a0c0 <bcmp@plt+0x37de4>
   4a0a0:	bl	11eb0 <__errno_location@plt>
   4a0a4:	ldr	r0, [r0]
   4a0a8:	bl	11e2c <strerror@plt>
   4a0ac:	ldr	r1, [pc, #244]	; 4a1a8 <bcmp@plt+0x37ecc>
   4a0b0:	mov	r2, r0
   4a0b4:	mov	r0, #2
   4a0b8:	add	r1, pc, r1
   4a0bc:	bl	40d10 <bcmp@plt+0x2ea34>
   4a0c0:	ldr	r0, [pc, #228]	; 4a1ac <bcmp@plt+0x37ed0>
   4a0c4:	ldr	r0, [pc, r0]
   4a0c8:	bl	11f1c <close@plt>
   4a0cc:	ldr	r0, [pc, #220]	; 4a1b0 <bcmp@plt+0x37ed4>
   4a0d0:	add	r0, pc, r0
   4a0d4:	ldr	r0, [r0, #4]
   4a0d8:	bl	11f1c <close@plt>
   4a0dc:	ldr	r7, [r8, #8]
   4a0e0:	mov	r9, #0
   4a0e4:	b	4a0f8 <bcmp@plt+0x37e1c>
   4a0e8:	add	r9, r9, #1
   4a0ec:	add	r7, r7, #8
   4a0f0:	cmp	r9, #4096	; 0x1000
   4a0f4:	beq	4a180 <bcmp@plt+0x37ea4>
   4a0f8:	ldr	r4, [r7, #4]
   4a0fc:	cmp	r4, r7
   4a100:	bne	4a11c <bcmp@plt+0x37e40>
   4a104:	b	4a0e8 <bcmp@plt+0x37e0c>
   4a108:	mov	r0, r4
   4a10c:	bl	11f10 <free@plt>
   4a110:	cmp	r5, r7
   4a114:	mov	r4, r5
   4a118:	beq	4a0e8 <bcmp@plt+0x37e0c>
   4a11c:	ldr	r5, [r4, #4]
   4a120:	cmp	r4, #0
   4a124:	beq	4a110 <bcmp@plt+0x37e34>
   4a128:	ldr	r0, [r4]
   4a12c:	cmp	r5, #0
   4a130:	strne	r0, [r5]
   4a134:	cmp	r0, #0
   4a138:	beq	4a14c <bcmp@plt+0x37e70>
   4a13c:	str	r5, [r0, #4]
   4a140:	str	r6, [r4]
   4a144:	str	r6, [r4, #4]
   4a148:	b	4a15c <bcmp@plt+0x37e80>
   4a14c:	cmp	r5, #0
   4a150:	str	r6, [r4]
   4a154:	str	r6, [r4, #4]
   4a158:	beq	4a168 <bcmp@plt+0x37e8c>
   4a15c:	ldr	r0, [r8, #16]
   4a160:	sub	r0, r0, #1
   4a164:	str	r0, [r8, #16]
   4a168:	ldr	r1, [r4, #20]
   4a16c:	cmp	r1, #0
   4a170:	beq	4a108 <bcmp@plt+0x37e2c>
   4a174:	ldr	r0, [r4, #24]
   4a178:	blx	r1
   4a17c:	b	4a108 <bcmp@plt+0x37e2c>
   4a180:	ldr	r0, [r8, #8]
   4a184:	bl	11f10 <free@plt>
   4a188:	ldr	r0, [pc, #36]	; 4a1b4 <bcmp@plt+0x37ed8>
   4a18c:	ldr	r0, [pc, r0]
   4a190:	bl	11f40 <timer_delete@plt>
   4a194:	sub	sp, fp, #24
   4a198:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4a19c:	strdeq	ip, [r2], -r4
   4a1a0:	andeq	ip, r2, r0, asr #6
   4a1a4:	andeq	r6, r1, sl, lsr #24
   4a1a8:	andeq	r6, r1, r4, asr #26
   4a1ac:	andeq	r6, r3, ip, asr #5
   4a1b0:	andeq	r6, r3, r0, asr #5
   4a1b4:	andeq	r6, r3, r0, lsl #4
   4a1b8:	cmp	r0, #0
   4a1bc:	bxeq	lr
   4a1c0:	push	{r4, sl, fp, lr}
   4a1c4:	add	fp, sp, #8
   4a1c8:	mov	r4, r0
   4a1cc:	ldr	r1, [r0]
   4a1d0:	ldr	r0, [r0, #4]
   4a1d4:	cmp	r0, #0
   4a1d8:	strne	r1, [r0]
   4a1dc:	cmp	r1, #0
   4a1e0:	beq	4a1f8 <bcmp@plt+0x37f1c>
   4a1e4:	str	r0, [r1, #4]
   4a1e8:	mov	r0, #0
   4a1ec:	str	r0, [r4]
   4a1f0:	str	r0, [r4, #4]
   4a1f4:	b	4a20c <bcmp@plt+0x37f30>
   4a1f8:	mov	r1, #0
   4a1fc:	cmp	r0, #0
   4a200:	str	r1, [r4]
   4a204:	str	r1, [r4, #4]
   4a208:	beq	4a220 <bcmp@plt+0x37f44>
   4a20c:	ldr	r0, [pc, #44]	; 4a240 <bcmp@plt+0x37f64>
   4a210:	ldr	r0, [pc, r0]
   4a214:	ldr	r1, [r0, #16]
   4a218:	sub	r1, r1, #1
   4a21c:	str	r1, [r0, #16]
   4a220:	ldr	r1, [r4, #20]
   4a224:	cmp	r1, #0
   4a228:	beq	4a234 <bcmp@plt+0x37f58>
   4a22c:	ldr	r0, [r4, #24]
   4a230:	blx	r1
   4a234:	mov	r0, r4
   4a238:	pop	{r4, sl, fp, lr}
   4a23c:	b	11f10 <free@plt>
   4a240:	andeq	ip, r2, r8, lsl r0
   4a244:	push	{r4, sl, fp, lr}
   4a248:	add	fp, sp, #8
   4a24c:	mov	r4, r0
   4a250:	mov	r0, #40	; 0x28
   4a254:	bl	44994 <bcmp@plt+0x326b8>
   4a258:	mov	r1, #0
   4a25c:	str	r4, [r0, #36]	; 0x24
   4a260:	str	r1, [r0]
   4a264:	str	r1, [r0, #4]
   4a268:	pop	{r4, sl, fp, pc}
   4a26c:	str	r1, [r0, #28]
   4a270:	ldr	r1, [sp, #4]
   4a274:	str	r3, [r0, #24]
   4a278:	str	r2, [r0, #16]
   4a27c:	str	r1, [r0, #32]
   4a280:	ldr	r1, [sp]
   4a284:	str	r1, [r0, #20]
   4a288:	bx	lr
   4a28c:	ldr	r0, [r0, #28]
   4a290:	bx	lr
   4a294:	ldr	r0, [r0, #24]
   4a298:	bx	lr
   4a29c:	ldr	r0, [r0, #36]	; 0x24
   4a2a0:	bx	lr
   4a2a4:	ldr	r0, [r0, #32]
   4a2a8:	bx	lr
   4a2ac:	push	{r4, r5, fp, lr}
   4a2b0:	add	fp, sp, #8
   4a2b4:	ldr	r2, [r0, #4]
   4a2b8:	cmp	r2, #0
   4a2bc:	beq	4a2e4 <bcmp@plt+0x38008>
   4a2c0:	ldr	r3, [r0]
   4a2c4:	str	r3, [r2]
   4a2c8:	str	r2, [r3, #4]
   4a2cc:	ldr	r3, [pc, #100]	; 4a338 <bcmp@plt+0x3805c>
   4a2d0:	ldr	r3, [pc, r3]
   4a2d4:	ldr	r2, [r3, #16]
   4a2d8:	sub	ip, r2, #1
   4a2dc:	str	ip, [r3, #16]
   4a2e0:	b	4a2f0 <bcmp@plt+0x38014>
   4a2e4:	ldr	r2, [pc, #72]	; 4a334 <bcmp@plt+0x38058>
   4a2e8:	ldr	r2, [pc, r2]
   4a2ec:	ldr	ip, [r2, #16]
   4a2f0:	str	r1, [r0, #8]
   4a2f4:	ldr	lr, [pc, #64]	; 4a33c <bcmp@plt+0x38060>
   4a2f8:	ldr	lr, [pc, lr]
   4a2fc:	ldm	lr, {r2, r3, r4}
   4a300:	udiv	r5, r1, r2
   4a304:	mls	r1, r5, r2, r1
   4a308:	str	r5, [r0, #12]
   4a30c:	add	r1, r3, r1
   4a310:	udiv	r3, r1, r2
   4a314:	mls	r1, r3, r2, r1
   4a318:	ldr	r1, [r4, r1, lsl #3]!
   4a31c:	stm	r0, {r1, r4}
   4a320:	str	r0, [r1, #4]
   4a324:	str	r0, [r4]
   4a328:	add	r0, ip, #1
   4a32c:	str	r0, [lr, #16]
   4a330:	pop	{r4, r5, fp, pc}
   4a334:	andeq	fp, r2, r0, asr #30
   4a338:	andeq	fp, r2, r8, asr pc
   4a33c:	andeq	fp, r2, r0, lsr pc
   4a340:	push	{r4, sl, fp, lr}
   4a344:	add	fp, sp, #8
   4a348:	sub	sp, sp, #8
   4a34c:	mov	r4, sp
   4a350:	mov	r1, #0
   4a354:	stm	sp, {r0, r1}
   4a358:	mov	r0, r4
   4a35c:	mov	r1, r4
   4a360:	bl	122d0 <nanosleep@plt>
   4a364:	cmn	r0, #1
   4a368:	bne	4a37c <bcmp@plt+0x380a0>
   4a36c:	bl	11eb0 <__errno_location@plt>
   4a370:	ldr	r0, [r0]
   4a374:	cmp	r0, #4
   4a378:	beq	4a358 <bcmp@plt+0x3807c>
   4a37c:	sub	sp, fp, #8
   4a380:	pop	{r4, sl, fp, pc}
   4a384:	push	{r4, sl, fp, lr}
   4a388:	add	fp, sp, #8
   4a38c:	sub	sp, sp, #8
   4a390:	str	r0, [sp, #4]
   4a394:	mov	r4, r0
   4a398:	add	r1, sp, #4
   4a39c:	mov	r2, #4
   4a3a0:	ldr	r0, [pc, #64]	; 4a3e8 <bcmp@plt+0x3810c>
   4a3a4:	add	r0, pc, r0
   4a3a8:	ldr	r0, [r0, #4]
   4a3ac:	bl	11d84 <write@plt>
   4a3b0:	cmp	r0, #4
   4a3b4:	subeq	sp, fp, #8
   4a3b8:	popeq	{r4, sl, fp, pc}
   4a3bc:	bl	11eb0 <__errno_location@plt>
   4a3c0:	ldr	r0, [r0]
   4a3c4:	bl	11e2c <strerror@plt>
   4a3c8:	ldr	r1, [pc, #28]	; 4a3ec <bcmp@plt+0x38110>
   4a3cc:	mov	r3, r0
   4a3d0:	mov	r0, #3
   4a3d4:	mov	r2, r4
   4a3d8:	add	r1, pc, r1
   4a3dc:	sub	sp, fp, #8
   4a3e0:	pop	{r4, sl, fp, lr}
   4a3e4:	b	40d10 <bcmp@plt+0x2ea34>
   4a3e8:	andeq	r5, r3, ip, ror #31
   4a3ec:	andeq	r6, r1, r0, lsl sl
   4a3f0:	push	{r4, r5, r6, r7, fp, lr}
   4a3f4:	add	fp, sp, #16
   4a3f8:	sub	sp, sp, #8
   4a3fc:	mov	r4, r3
   4a400:	mov	r5, r2
   4a404:	mov	r6, r1
   4a408:	bl	4a244 <bcmp@plt+0x37f68>
   4a40c:	mov	r7, r0
   4a410:	mov	r0, #0
   4a414:	mov	r1, r6
   4a418:	mov	r2, r5
   4a41c:	mov	r3, r4
   4a420:	str	r0, [sp, #4]
   4a424:	ldr	r0, [fp, #8]
   4a428:	str	r0, [sp]
   4a42c:	mov	r0, r7
   4a430:	bl	4a26c <bcmp@plt+0x37f90>
   4a434:	mov	r0, r7
   4a438:	sub	sp, fp, #16
   4a43c:	pop	{r4, r5, r6, r7, fp, pc}
   4a440:	push	{r4, r5, r6, r7, fp, lr}
   4a444:	add	fp, sp, #16
   4a448:	sub	sp, sp, #8
   4a44c:	mov	r4, r3
   4a450:	mov	r5, r2
   4a454:	mov	r6, r1
   4a458:	bl	4a244 <bcmp@plt+0x37f68>
   4a45c:	mov	r7, r0
   4a460:	bl	452f8 <bcmp@plt+0x3301c>
   4a464:	str	r0, [sp, #4]
   4a468:	ldr	r0, [fp, #8]
   4a46c:	mov	r1, r6
   4a470:	mov	r2, r5
   4a474:	mov	r3, r4
   4a478:	str	r0, [sp]
   4a47c:	mov	r0, r7
   4a480:	bl	4a26c <bcmp@plt+0x37f90>
   4a484:	mov	r0, r7
   4a488:	sub	sp, fp, #16
   4a48c:	pop	{r4, r5, r6, r7, fp, pc}
   4a490:	push	{r4, r5, r6, sl, fp, lr}
   4a494:	add	fp, sp, #16
   4a498:	mov	r4, r1
   4a49c:	mov	r1, r0
   4a4a0:	mov	r0, r2
   4a4a4:	mov	r5, r3
   4a4a8:	bl	3e9b0 <bcmp@plt+0x2c6d4>
   4a4ac:	cmp	r0, #0
   4a4b0:	beq	4a4c0 <bcmp@plt+0x381e4>
   4a4b4:	mov	r1, r0
   4a4b8:	mov	r0, r4
   4a4bc:	bl	3e1e0 <bcmp@plt+0x2bf04>
   4a4c0:	mov	r0, r4
   4a4c4:	bl	4a2a4 <bcmp@plt+0x37fc8>
   4a4c8:	cmp	r0, #0
   4a4cc:	beq	4a4e8 <bcmp@plt+0x3820c>
   4a4d0:	mov	r6, r0
   4a4d4:	mov	r0, r5
   4a4d8:	mov	r1, r6
   4a4dc:	bl	4510c <bcmp@plt+0x32e30>
   4a4e0:	mov	r0, r6
   4a4e4:	bl	44ff8 <bcmp@plt+0x32d1c>
   4a4e8:	mov	r0, r4
   4a4ec:	bl	4a1b8 <bcmp@plt+0x37edc>
   4a4f0:	mov	r0, #1
   4a4f4:	pop	{r4, r5, r6, sl, fp, pc}
   4a4f8:	push	{r4, sl, fp, lr}
   4a4fc:	add	fp, sp, #8
   4a500:	mov	r4, r2
   4a504:	bl	3e9b0 <bcmp@plt+0x2c6d4>
   4a508:	cmp	r0, #0
   4a50c:	beq	4a524 <bcmp@plt+0x38248>
   4a510:	mov	r1, r0
   4a514:	mov	r0, r4
   4a518:	bl	3e1e0 <bcmp@plt+0x2bf04>
   4a51c:	mov	r0, #1
   4a520:	pop	{r4, sl, fp, pc}
   4a524:	mvn	r0, #5
   4a528:	pop	{r4, sl, fp, pc}
   4a52c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4a530:	add	fp, sp, #24
   4a534:	mov	r8, r2
   4a538:	mov	r2, r0
   4a53c:	mov	r0, r1
   4a540:	mov	r1, r2
   4a544:	bl	3e8ac <bcmp@plt+0x2c5d0>
   4a548:	cmp	r0, #0
   4a54c:	beq	4a5b8 <bcmp@plt+0x382dc>
   4a550:	ldr	r4, [r0, #4]
   4a554:	mov	r5, r0
   4a558:	cmp	r4, r5
   4a55c:	bne	4a578 <bcmp@plt+0x3829c>
   4a560:	b	4a5a8 <bcmp@plt+0x382cc>
   4a564:	mov	r0, r6
   4a568:	bl	4a1b8 <bcmp@plt+0x37edc>
   4a56c:	ldr	r4, [r4, #4]
   4a570:	cmp	r4, r5
   4a574:	beq	4a5a8 <bcmp@plt+0x382cc>
   4a578:	ldr	r6, [r4, #8]
   4a57c:	mov	r0, r6
   4a580:	bl	4a2a4 <bcmp@plt+0x37fc8>
   4a584:	cmp	r0, #0
   4a588:	beq	4a564 <bcmp@plt+0x38288>
   4a58c:	mov	r7, r0
   4a590:	mov	r0, r8
   4a594:	mov	r1, r7
   4a598:	bl	4510c <bcmp@plt+0x32e30>
   4a59c:	mov	r0, r7
   4a5a0:	bl	44ff8 <bcmp@plt+0x32d1c>
   4a5a4:	b	4a564 <bcmp@plt+0x38288>
   4a5a8:	mov	r0, r5
   4a5ac:	bl	3e398 <bcmp@plt+0x2c0bc>
   4a5b0:	mov	r0, #1
   4a5b4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4a5b8:	mov	r0, #0
   4a5bc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4a5c0:	b	3e8ac <bcmp@plt+0x2c5d0>
   4a5c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a5c8:	add	fp, sp, #28
   4a5cc:	sub	sp, sp, #4
   4a5d0:	mov	r8, r3
   4a5d4:	mov	r4, r2
   4a5d8:	mov	r9, r1
   4a5dc:	mov	r6, r0
   4a5e0:	bl	3dc9c <bcmp@plt+0x2b9c0>
   4a5e4:	mov	sl, r0
   4a5e8:	mov	r0, r4
   4a5ec:	mov	r1, r6
   4a5f0:	bl	3e9b0 <bcmp@plt+0x2c6d4>
   4a5f4:	cmp	r0, #0
   4a5f8:	beq	4a64c <bcmp@plt+0x38370>
   4a5fc:	ldr	r4, [r0, #4]
   4a600:	mov	r7, r0
   4a604:	cmp	r4, r0
   4a608:	bne	4a61c <bcmp@plt+0x38340>
   4a60c:	b	4a64c <bcmp@plt+0x38370>
   4a610:	cmp	r5, r7
   4a614:	mov	r4, r5
   4a618:	beq	4a64c <bcmp@plt+0x38370>
   4a61c:	ldmib	r4, {r5, r6}
   4a620:	mov	r0, r6
   4a624:	bl	4a29c <bcmp@plt+0x37fc0>
   4a628:	cmp	r0, r9
   4a62c:	bne	4a610 <bcmp@plt+0x38334>
   4a630:	mov	r0, r6
   4a634:	mov	r1, sl
   4a638:	bl	3dd80 <bcmp@plt+0x2baa4>
   4a63c:	mov	r0, r4
   4a640:	mov	r1, r7
   4a644:	bl	3e180 <bcmp@plt+0x2bea4>
   4a648:	b	4a610 <bcmp@plt+0x38334>
   4a64c:	ldr	r7, [sl, #4]
   4a650:	cmp	r7, sl
   4a654:	bne	4a670 <bcmp@plt+0x38394>
   4a658:	b	4a6a0 <bcmp@plt+0x383c4>
   4a65c:	mov	r0, r4
   4a660:	bl	4a1b8 <bcmp@plt+0x37edc>
   4a664:	ldr	r7, [r7, #4]
   4a668:	cmp	r7, sl
   4a66c:	beq	4a6a0 <bcmp@plt+0x383c4>
   4a670:	ldr	r4, [r7, #8]
   4a674:	mov	r0, r4
   4a678:	bl	4a2a4 <bcmp@plt+0x37fc8>
   4a67c:	cmp	r0, #0
   4a680:	beq	4a65c <bcmp@plt+0x38380>
   4a684:	mov	r6, r0
   4a688:	mov	r0, r8
   4a68c:	mov	r1, r6
   4a690:	bl	4510c <bcmp@plt+0x32e30>
   4a694:	mov	r0, r6
   4a698:	bl	44ff8 <bcmp@plt+0x32d1c>
   4a69c:	b	4a65c <bcmp@plt+0x38380>
   4a6a0:	mov	r0, sl
   4a6a4:	bl	3e398 <bcmp@plt+0x2c0bc>
   4a6a8:	mov	r0, #1
   4a6ac:	sub	sp, fp, #28
   4a6b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a6b4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4a6b8:	add	fp, sp, #24
   4a6bc:	mov	r9, r2
   4a6c0:	mov	r5, r1
   4a6c4:	mov	r6, r0
   4a6c8:	bl	3dc9c <bcmp@plt+0x2b9c0>
   4a6cc:	mov	r8, r0
   4a6d0:	mov	r0, r6
   4a6d4:	mov	r1, r5
   4a6d8:	bl	3e9b0 <bcmp@plt+0x2c6d4>
   4a6dc:	cmp	r0, #0
   4a6e0:	beq	4a6f4 <bcmp@plt+0x38418>
   4a6e4:	ldr	r7, [r0, #4]
   4a6e8:	mov	r6, r0
   4a6ec:	cmp	r7, r0
   4a6f0:	bne	4a708 <bcmp@plt+0x3842c>
   4a6f4:	mov	r0, r8
   4a6f8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4a6fc:	cmp	r4, r6
   4a700:	mov	r7, r4
   4a704:	beq	4a6f4 <bcmp@plt+0x38418>
   4a708:	ldmib	r7, {r4, r5}
   4a70c:	mov	r0, r5
   4a710:	bl	4a29c <bcmp@plt+0x37fc0>
   4a714:	cmp	r0, r9
   4a718:	bne	4a6fc <bcmp@plt+0x38420>
   4a71c:	mov	r0, r5
   4a720:	mov	r1, r8
   4a724:	bl	3dd80 <bcmp@plt+0x2baa4>
   4a728:	mov	r0, r7
   4a72c:	mov	r1, r6
   4a730:	bl	3e180 <bcmp@plt+0x2bea4>
   4a734:	b	4a6fc <bcmp@plt+0x38420>
   4a738:	push	{r4, r5, r6, r7, fp, lr}
   4a73c:	add	fp, sp, #16
   4a740:	mov	r4, r2
   4a744:	mov	r5, r1
   4a748:	mov	r6, r0
   4a74c:	bl	3e9b0 <bcmp@plt+0x2c6d4>
   4a750:	mov	r7, r0
   4a754:	cmp	r0, #0
   4a758:	bne	4a77c <bcmp@plt+0x384a0>
   4a75c:	bl	3dc9c <bcmp@plt+0x2b9c0>
   4a760:	cmp	r0, #0
   4a764:	beq	4a78c <bcmp@plt+0x384b0>
   4a768:	mov	r7, r0
   4a76c:	mov	r0, r6
   4a770:	mov	r1, r5
   4a774:	mov	r2, r7
   4a778:	bl	3e6bc <bcmp@plt+0x2c3e0>
   4a77c:	mov	r0, r4
   4a780:	mov	r1, r7
   4a784:	pop	{r4, r5, r6, r7, fp, lr}
   4a788:	b	3dd80 <bcmp@plt+0x2baa4>
   4a78c:	mov	r0, #0
   4a790:	pop	{r4, r5, r6, r7, fp, pc}
   4a794:	b	3e9b0 <bcmp@plt+0x2c6d4>
   4a798:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4a79c:	add	fp, sp, #24
   4a7a0:	mov	r4, r2
   4a7a4:	mov	r6, r1
   4a7a8:	mov	r7, r0
   4a7ac:	bl	3dc9c <bcmp@plt+0x2b9c0>
   4a7b0:	mov	r8, r0
   4a7b4:	mov	r0, r7
   4a7b8:	mov	r1, r6
   4a7bc:	bl	3e9b0 <bcmp@plt+0x2c6d4>
   4a7c0:	cmp	r0, #0
   4a7c4:	beq	4a7d8 <bcmp@plt+0x384fc>
   4a7c8:	mov	r6, r0
   4a7cc:	ldr	r0, [r0, #4]
   4a7d0:	cmp	r0, r6
   4a7d4:	bne	4a7ec <bcmp@plt+0x38510>
   4a7d8:	mov	r0, r8
   4a7dc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4a7e0:	cmp	r5, r6
   4a7e4:	mov	r0, r5
   4a7e8:	beq	4a7d8 <bcmp@plt+0x384fc>
   4a7ec:	ldmib	r0, {r5, r7}
   4a7f0:	mov	r0, r7
   4a7f4:	bl	4a29c <bcmp@plt+0x37fc0>
   4a7f8:	cmp	r0, r4
   4a7fc:	bne	4a7e0 <bcmp@plt+0x38504>
   4a800:	mov	r0, r7
   4a804:	mov	r1, r8
   4a808:	bl	3dd80 <bcmp@plt+0x2baa4>
   4a80c:	b	4a7e0 <bcmp@plt+0x38504>
   4a810:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a814:	add	fp, sp, #28
   4a818:	sub	sp, sp, #4
   4a81c:	mov	r5, r1
   4a820:	mov	r4, r2
   4a824:	lsl	r1, r2, #1
   4a828:	mov	r3, #0
   4a82c:	ldrb	r2, [r0, r3]
   4a830:	add	r7, r3, #1
   4a834:	cmp	r3, r1
   4a838:	bgt	4a848 <bcmp@plt+0x3856c>
   4a83c:	cmp	r2, #0
   4a840:	mov	r3, r7
   4a844:	bne	4a82c <bcmp@plt+0x38550>
   4a848:	mov	r1, #1
   4a84c:	orr	r3, r1, r4, lsl #1
   4a850:	cmp	r3, r7
   4a854:	cmpne	r2, #0
   4a858:	bne	4a91c <bcmp@plt+0x38640>
   4a85c:	cmp	r4, #1
   4a860:	blt	4a920 <bcmp@plt+0x38644>
   4a864:	add	r6, r0, #1
   4a868:	bl	1221c <__ctype_toupper_loc@plt>
   4a86c:	ldr	ip, [pc, #184]	; 4a92c <bcmp@plt+0x38650>
   4a870:	ldr	lr, [pc, #184]	; 4a930 <bcmp@plt+0x38654>
   4a874:	movw	r8, #1023	; 0x3ff
   4a878:	mov	r9, #1
   4a87c:	movt	r8, #126	; 0x7e
   4a880:	add	ip, pc, ip
   4a884:	add	lr, pc, lr
   4a888:	ldrb	r1, [r6, #-1]
   4a88c:	ldr	r2, [r0]
   4a890:	ldrb	sl, [r6]
   4a894:	ldrb	r1, [r2, r1, lsl #2]
   4a898:	sub	r3, r1, #48	; 0x30
   4a89c:	mvn	r1, #0
   4a8a0:	uxtb	r7, r3
   4a8a4:	cmp	r7, #22
   4a8a8:	bhi	4a8b4 <bcmp@plt+0x385d8>
   4a8ac:	sxtb	r1, r3
   4a8b0:	ldr	r1, [ip, r1, lsl #2]
   4a8b4:	ldrb	r2, [r2, sl, lsl #2]
   4a8b8:	sub	r2, r2, #48	; 0x30
   4a8bc:	uxtb	r3, r2
   4a8c0:	cmp	r3, #22
   4a8c4:	bhi	4a8f8 <bcmp@plt+0x3861c>
   4a8c8:	tst	r9, r8, lsr r3
   4a8cc:	cmnne	r1, #1
   4a8d0:	beq	4a8f8 <bcmp@plt+0x3861c>
   4a8d4:	sxtb	r2, r2
   4a8d8:	add	r6, r6, #2
   4a8dc:	subs	r4, r4, #1
   4a8e0:	ldr	r2, [lr, r2, lsl #2]
   4a8e4:	orr	r1, r2, r1, lsl #4
   4a8e8:	strb	r1, [r5], #1
   4a8ec:	bne	4a888 <bcmp@plt+0x385ac>
   4a8f0:	mov	r1, #1
   4a8f4:	b	4a920 <bcmp@plt+0x38644>
   4a8f8:	ldr	r0, [pc, #52]	; 4a934 <bcmp@plt+0x38658>
   4a8fc:	ldr	r0, [pc, r0]
   4a900:	ldr	r0, [r0]
   4a904:	cmp	r0, #2
   4a908:	blt	4a91c <bcmp@plt+0x38640>
   4a90c:	ldr	r1, [pc, #36]	; 4a938 <bcmp@plt+0x3865c>
   4a910:	mov	r0, #6
   4a914:	add	r1, pc, r1
   4a918:	bl	40d10 <bcmp@plt+0x2ea34>
   4a91c:	mov	r1, #0
   4a920:	mov	r0, r1
   4a924:	sub	sp, fp, #28
   4a928:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a92c:	andeq	r6, r1, ip, ror #11
   4a930:	andeq	r6, r1, r4, asr #12
   4a934:	andeq	fp, r2, ip, lsl #21
   4a938:	andeq	r6, r1, fp, lsl r5
   4a93c:	push	{r4, r5, r6, sl, fp, lr}
   4a940:	add	fp, sp, #16
   4a944:	ldr	r4, [pc, #436]	; 4ab00 <bcmp@plt+0x38824>
   4a948:	vmov.i32	q8, #0	; 0x00000000
   4a94c:	mov	r5, r0
   4a950:	mov	r0, #32
   4a954:	add	r4, pc, r4
   4a958:	mov	r1, r4
   4a95c:	vst1.64	{d16-d17}, [r1], r0
   4a960:	mov	r0, #0
   4a964:	strb	r0, [r1]
   4a968:	add	r0, r4, #16
   4a96c:	vst1.64	{d16-d17}, [r0]
   4a970:	mov	r0, r4
   4a974:	bl	1203c <strlen@plt>
   4a978:	ldrb	r2, [r5]
   4a97c:	ldr	r6, [pc, #384]	; 4ab04 <bcmp@plt+0x38828>
   4a980:	add	r0, r4, r0
   4a984:	add	r6, pc, r6
   4a988:	mov	r1, r6
   4a98c:	bl	1209c <sprintf@plt>
   4a990:	mov	r0, r4
   4a994:	bl	1203c <strlen@plt>
   4a998:	ldrb	r2, [r5, #1]
   4a99c:	add	r0, r4, r0
   4a9a0:	mov	r1, r6
   4a9a4:	bl	1209c <sprintf@plt>
   4a9a8:	mov	r0, r4
   4a9ac:	bl	1203c <strlen@plt>
   4a9b0:	ldrb	r2, [r5, #2]
   4a9b4:	add	r0, r4, r0
   4a9b8:	mov	r1, r6
   4a9bc:	bl	1209c <sprintf@plt>
   4a9c0:	mov	r0, r4
   4a9c4:	bl	1203c <strlen@plt>
   4a9c8:	ldrb	r2, [r5, #3]
   4a9cc:	add	r0, r4, r0
   4a9d0:	mov	r1, r6
   4a9d4:	bl	1209c <sprintf@plt>
   4a9d8:	mov	r0, r4
   4a9dc:	bl	1203c <strlen@plt>
   4a9e0:	ldrb	r2, [r5, #4]
   4a9e4:	add	r0, r4, r0
   4a9e8:	mov	r1, r6
   4a9ec:	bl	1209c <sprintf@plt>
   4a9f0:	mov	r0, r4
   4a9f4:	bl	1203c <strlen@plt>
   4a9f8:	ldrb	r2, [r5, #5]
   4a9fc:	add	r0, r4, r0
   4aa00:	mov	r1, r6
   4aa04:	bl	1209c <sprintf@plt>
   4aa08:	mov	r0, r4
   4aa0c:	bl	1203c <strlen@plt>
   4aa10:	ldrb	r2, [r5, #6]
   4aa14:	add	r0, r4, r0
   4aa18:	mov	r1, r6
   4aa1c:	bl	1209c <sprintf@plt>
   4aa20:	mov	r0, r4
   4aa24:	bl	1203c <strlen@plt>
   4aa28:	ldrb	r2, [r5, #7]
   4aa2c:	add	r0, r4, r0
   4aa30:	mov	r1, r6
   4aa34:	bl	1209c <sprintf@plt>
   4aa38:	mov	r0, r4
   4aa3c:	bl	1203c <strlen@plt>
   4aa40:	ldrb	r2, [r5, #8]
   4aa44:	add	r0, r4, r0
   4aa48:	mov	r1, r6
   4aa4c:	bl	1209c <sprintf@plt>
   4aa50:	mov	r0, r4
   4aa54:	bl	1203c <strlen@plt>
   4aa58:	ldrb	r2, [r5, #9]
   4aa5c:	add	r0, r4, r0
   4aa60:	mov	r1, r6
   4aa64:	bl	1209c <sprintf@plt>
   4aa68:	mov	r0, r4
   4aa6c:	bl	1203c <strlen@plt>
   4aa70:	ldrb	r2, [r5, #10]
   4aa74:	add	r0, r4, r0
   4aa78:	mov	r1, r6
   4aa7c:	bl	1209c <sprintf@plt>
   4aa80:	mov	r0, r4
   4aa84:	bl	1203c <strlen@plt>
   4aa88:	ldrb	r2, [r5, #11]
   4aa8c:	add	r0, r4, r0
   4aa90:	mov	r1, r6
   4aa94:	bl	1209c <sprintf@plt>
   4aa98:	mov	r0, r4
   4aa9c:	bl	1203c <strlen@plt>
   4aaa0:	ldrb	r2, [r5, #12]
   4aaa4:	add	r0, r4, r0
   4aaa8:	mov	r1, r6
   4aaac:	bl	1209c <sprintf@plt>
   4aab0:	mov	r0, r4
   4aab4:	bl	1203c <strlen@plt>
   4aab8:	ldrb	r2, [r5, #13]
   4aabc:	add	r0, r4, r0
   4aac0:	mov	r1, r6
   4aac4:	bl	1209c <sprintf@plt>
   4aac8:	mov	r0, r4
   4aacc:	bl	1203c <strlen@plt>
   4aad0:	ldrb	r2, [r5, #14]
   4aad4:	add	r0, r4, r0
   4aad8:	mov	r1, r6
   4aadc:	bl	1209c <sprintf@plt>
   4aae0:	mov	r0, r4
   4aae4:	bl	1203c <strlen@plt>
   4aae8:	ldrb	r2, [r5, #15]
   4aaec:	add	r0, r4, r0
   4aaf0:	mov	r1, r6
   4aaf4:	bl	1209c <sprintf@plt>
   4aaf8:	mov	r0, r4
   4aafc:	pop	{r4, r5, r6, sl, fp, pc}
   4ab00:	andeq	r5, r3, r4, asr #20
   4ab04:	andeq	r6, r1, r3, ror #9
   4ab08:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4ab0c:	add	fp, sp, #24
   4ab10:	ldr	r6, [r0, #4]
   4ab14:	cmp	r6, r0
   4ab18:	beq	4ab78 <bcmp@plt+0x3889c>
   4ab1c:	mov	r4, r1
   4ab20:	mov	r5, r0
   4ab24:	lsr	r8, r1, #1
   4ab28:	b	4ab44 <bcmp@plt+0x38868>
   4ab2c:	mov	r0, r6
   4ab30:	mov	r1, r5
   4ab34:	bl	3e180 <bcmp@plt+0x2bea4>
   4ab38:	cmp	r7, r5
   4ab3c:	mov	r6, r7
   4ab40:	beq	4ab78 <bcmp@plt+0x3889c>
   4ab44:	ldr	r0, [r6, #8]
   4ab48:	ldr	r7, [r6, #4]
   4ab4c:	bl	34548 <bcmp@plt+0x2226c>
   4ab50:	bl	34418 <bcmp@plt+0x2213c>
   4ab54:	cmp	r0, #2
   4ab58:	mov	r1, r4
   4ab5c:	beq	4ab6c <bcmp@plt+0x38890>
   4ab60:	cmp	r0, #10
   4ab64:	bne	4ab2c <bcmp@plt+0x38850>
   4ab68:	mov	r1, r8
   4ab6c:	tst	r1, #1
   4ab70:	beq	4ab2c <bcmp@plt+0x38850>
   4ab74:	b	4ab38 <bcmp@plt+0x3885c>
   4ab78:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4ab7c:	push	{r4, sl, fp, lr}
   4ab80:	add	fp, sp, #8
   4ab84:	mov	r4, r1
   4ab88:	bl	34548 <bcmp@plt+0x2226c>
   4ab8c:	bl	34418 <bcmp@plt+0x2213c>
   4ab90:	cmp	r0, #10
   4ab94:	beq	4abb0 <bcmp@plt+0x388d4>
   4ab98:	mov	r1, r0
   4ab9c:	mov	r0, #0
   4aba0:	cmp	r1, #2
   4aba4:	popne	{r4, sl, fp, pc}
   4aba8:	and	r0, r4, #1
   4abac:	pop	{r4, sl, fp, pc}
   4abb0:	ubfx	r0, r4, #1, #1
   4abb4:	pop	{r4, sl, fp, pc}
   4abb8:	mov	r2, #0
   4abbc:	b	4abc4 <bcmp@plt+0x388e8>
   4abc0:	add	r0, r0, #1
   4abc4:	ldrb	r3, [r0]
   4abc8:	cmp	r3, #32
   4abcc:	beq	4abc0 <bcmp@plt+0x388e4>
   4abd0:	cmp	r3, #0
   4abd4:	beq	4abe4 <bcmp@plt+0x38908>
   4abd8:	strb	r3, [r1, r2]
   4abdc:	add	r2, r2, #1
   4abe0:	b	4abc0 <bcmp@plt+0x388e4>
   4abe4:	mov	r0, #0
   4abe8:	strb	r0, [r1, r2]
   4abec:	bx	lr
   4abf0:	mov	ip, #0
   4abf4:	mov	r3, #0
   4abf8:	b	4ac14 <bcmp@plt+0x38938>
   4abfc:	cmp	r2, #0
   4ac00:	mov	r3, #0
   4ac04:	beq	4ac34 <bcmp@plt+0x38958>
   4ac08:	strb	r2, [r1, ip]
   4ac0c:	add	ip, ip, #1
   4ac10:	add	r0, r0, #1
   4ac14:	ldrb	r2, [r0]
   4ac18:	cmp	r2, #32
   4ac1c:	bne	4abfc <bcmp@plt+0x38920>
   4ac20:	tst	r3, #255	; 0xff
   4ac24:	bne	4ac10 <bcmp@plt+0x38934>
   4ac28:	mov	r3, #1
   4ac2c:	mov	r2, #32
   4ac30:	b	4ac08 <bcmp@plt+0x3892c>
   4ac34:	mov	r0, #0
   4ac38:	strb	r0, [r1, ip]
   4ac3c:	bx	lr
   4ac40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ac44:	add	fp, sp, #28
   4ac48:	sub	sp, sp, #4
   4ac4c:	mov	r6, r0
   4ac50:	bl	1203c <strlen@plt>
   4ac54:	mov	sl, r0
   4ac58:	add	r0, r0, #1
   4ac5c:	bl	449c8 <bcmp@plt+0x326ec>
   4ac60:	mov	r8, r0
   4ac64:	mov	r1, #0
   4ac68:	cmp	sl, #1
   4ac6c:	mov	r0, #0
   4ac70:	blt	4ace4 <bcmp@plt+0x38a08>
   4ac74:	and	r9, sl, #1
   4ac78:	bl	12108 <__ctype_tolower_loc@plt>
   4ac7c:	mov	r1, #0
   4ac80:	cmp	sl, #1
   4ac84:	beq	4acc4 <bcmp@plt+0x389e8>
   4ac88:	sub	r2, sl, r9
   4ac8c:	mov	r1, #0
   4ac90:	mov	r3, r6
   4ac94:	ldr	r4, [r0]
   4ac98:	mov	r5, r8
   4ac9c:	ldrb	r7, [r3, r1]!
   4aca0:	ldr	r7, [r4, r7, lsl #2]
   4aca4:	strb	r7, [r5, r1]!
   4aca8:	add	r1, r1, #2
   4acac:	ldrb	r3, [r3, #1]
   4acb0:	ldr	r7, [r0]
   4acb4:	cmp	r2, r1
   4acb8:	ldr	r3, [r7, r3, lsl #2]
   4acbc:	strb	r3, [r5, #1]
   4acc0:	bne	4ac90 <bcmp@plt+0x389b4>
   4acc4:	cmp	r9, #0
   4acc8:	beq	4acdc <bcmp@plt+0x38a00>
   4accc:	ldrb	r2, [r6, r1]
   4acd0:	ldr	r0, [r0]
   4acd4:	ldr	r0, [r0, r2, lsl #2]
   4acd8:	strb	r0, [r8, r1]
   4acdc:	mov	r0, sl
   4ace0:	mov	r1, #0
   4ace4:	strb	r1, [r8, r0]
   4ace8:	mov	r0, r8
   4acec:	sub	sp, fp, #28
   4acf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4acf4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4acf8:	add	fp, sp, #28
   4acfc:	sub	sp, sp, #12
   4ad00:	mov	r6, r0
   4ad04:	bl	1203c <strlen@plt>
   4ad08:	mov	r9, r0
   4ad0c:	add	r0, r0, #1
   4ad10:	bl	449c8 <bcmp@plt+0x326ec>
   4ad14:	mov	sl, r0
   4ad18:	mov	r7, #0
   4ad1c:	cmp	r9, #1
   4ad20:	mov	r0, #0
   4ad24:	blt	4ad94 <bcmp@plt+0x38ab8>
   4ad28:	and	r8, r9, #1
   4ad2c:	bl	12108 <__ctype_tolower_loc@plt>
   4ad30:	mov	r1, #0
   4ad34:	cmp	r9, #1
   4ad38:	beq	4ad78 <bcmp@plt+0x38a9c>
   4ad3c:	sub	r2, r9, r8
   4ad40:	mov	r1, #0
   4ad44:	mov	r3, r6
   4ad48:	ldr	r4, [r0]
   4ad4c:	ldrb	r5, [r3, r1]!
   4ad50:	ldr	r5, [r4, r5, lsl #2]
   4ad54:	mov	r4, sl
   4ad58:	strb	r5, [r4, r1]!
   4ad5c:	add	r1, r1, #2
   4ad60:	ldrb	r3, [r3, #1]
   4ad64:	ldr	r5, [r0]
   4ad68:	cmp	r2, r1
   4ad6c:	ldr	r3, [r5, r3, lsl #2]
   4ad70:	strb	r3, [r4, #1]
   4ad74:	bne	4ad44 <bcmp@plt+0x38a68>
   4ad78:	cmp	r8, #0
   4ad7c:	beq	4ad90 <bcmp@plt+0x38ab4>
   4ad80:	ldrb	r2, [r6, r1]
   4ad84:	ldr	r0, [r0]
   4ad88:	ldr	r0, [r0, r2, lsl #2]
   4ad8c:	strb	r0, [sl, r1]
   4ad90:	mov	r0, r9
   4ad94:	strb	r7, [sl, r0]
   4ad98:	add	r0, sp, #2
   4ad9c:	mov	r1, sl
   4ada0:	b	4ada8 <bcmp@plt+0x38acc>
   4ada4:	add	r1, r1, #1
   4ada8:	ldrb	r2, [r1]
   4adac:	cmp	r2, #32
   4adb0:	beq	4ada4 <bcmp@plt+0x38ac8>
   4adb4:	cmp	r2, #0
   4adb8:	beq	4adc8 <bcmp@plt+0x38aec>
   4adbc:	strb	r2, [r0, r7]
   4adc0:	add	r7, r7, #1
   4adc4:	b	4ada4 <bcmp@plt+0x38ac8>
   4adc8:	mov	r1, #0
   4adcc:	mov	r2, #3
   4add0:	strb	r1, [r0, r7]
   4add4:	ldr	r1, [pc, #132]	; 4ae60 <bcmp@plt+0x38b84>
   4add8:	add	r1, pc, r1
   4addc:	bl	122dc <bcmp@plt>
   4ade0:	mov	r5, #1
   4ade4:	cmp	r0, #0
   4ade8:	beq	4ae4c <bcmp@plt+0x38b70>
   4adec:	ldr	r1, [pc, #112]	; 4ae64 <bcmp@plt+0x38b88>
   4adf0:	add	r0, sp, #2
   4adf4:	mov	r2, #5
   4adf8:	add	r1, pc, r1
   4adfc:	bl	122dc <bcmp@plt>
   4ae00:	cmp	r0, #0
   4ae04:	beq	4ae4c <bcmp@plt+0x38b70>
   4ae08:	ldr	r1, [pc, #88]	; 4ae68 <bcmp@plt+0x38b8c>
   4ae0c:	add	r0, sp, #2
   4ae10:	mov	r2, #4
   4ae14:	add	r1, pc, r1
   4ae18:	bl	122dc <bcmp@plt>
   4ae1c:	cmp	r0, #0
   4ae20:	beq	4ae48 <bcmp@plt+0x38b6c>
   4ae24:	ldr	r1, [pc, #64]	; 4ae6c <bcmp@plt+0x38b90>
   4ae28:	add	r0, sp, #2
   4ae2c:	mov	r2, #6
   4ae30:	add	r1, pc, r1
   4ae34:	bl	122dc <bcmp@plt>
   4ae38:	cmp	r0, #0
   4ae3c:	mov	r5, r0
   4ae40:	mvnne	r5, #0
   4ae44:	b	4ae4c <bcmp@plt+0x38b70>
   4ae48:	mov	r5, #0
   4ae4c:	mov	r0, sl
   4ae50:	bl	11f10 <free@plt>
   4ae54:	sxtb	r0, r5
   4ae58:	sub	sp, fp, #28
   4ae5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ae60:	ldrdeq	r9, [r1], -r8
   4ae64:	andeq	fp, r0, r8, lsl #6
   4ae68:	andeq	lr, r0, lr, lsr #27
   4ae6c:	ldrdeq	fp, [r0], -r5
   4ae70:	push	{r4, r5, fp, lr}
   4ae74:	add	fp, sp, #8
   4ae78:	bl	34af8 <bcmp@plt+0x2281c>
   4ae7c:	mov	r4, r0
   4ae80:	bl	34284 <bcmp@plt+0x21fa8>
   4ae84:	cmp	r0, #0
   4ae88:	beq	4aeb0 <bcmp@plt+0x38bd4>
   4ae8c:	mov	r5, r0
   4ae90:	bl	34418 <bcmp@plt+0x2213c>
   4ae94:	cmp	r0, #10
   4ae98:	beq	4aebc <bcmp@plt+0x38be0>
   4ae9c:	cmp	r0, #2
   4aea0:	bne	4aecc <bcmp@plt+0x38bf0>
   4aea4:	ldr	r0, [pc, #40]	; 4aed4 <bcmp@plt+0x38bf8>
   4aea8:	add	r0, pc, r0
   4aeac:	b	4aec4 <bcmp@plt+0x38be8>
   4aeb0:	mov	r4, #0
   4aeb4:	mov	r0, r4
   4aeb8:	pop	{r4, r5, fp, pc}
   4aebc:	ldr	r0, [pc, #20]	; 4aed8 <bcmp@plt+0x38bfc>
   4aec0:	add	r0, pc, r0
   4aec4:	mov	r1, r5
   4aec8:	bl	3511c <bcmp@plt+0x22e40>
   4aecc:	mov	r0, r4
   4aed0:	pop	{r4, r5, fp, pc}
   4aed4:	ldrdeq	fp, [r0], -r2
   4aed8:	andeq	ip, r0, r1, asr r8
   4aedc:	push	{fp, lr}
   4aee0:	mov	fp, sp
   4aee4:	ldr	r2, [r0, #24]
   4aee8:	mov	r1, #0
   4aeec:	cmp	r2, #2
   4aef0:	bne	4af00 <bcmp@plt+0x38c24>
   4aef4:	bl	34238 <bcmp@plt+0x21f5c>
   4aef8:	clz	r0, r0
   4aefc:	lsr	r1, r0, #5
   4af00:	mov	r0, r1
   4af04:	pop	{fp, pc}
   4af08:	ldr	r0, [pc, #16]	; 4af20 <bcmp@plt+0x38c44>
   4af0c:	ldr	r0, [pc, r0]
   4af10:	ldr	r1, [pc, #12]	; 4af24 <bcmp@plt+0x38c48>
   4af14:	ldr	r1, [pc, r1]
   4af18:	str	r1, [r0]
   4af1c:	bx	lr
   4af20:	ldrdeq	fp, [r2], -r0
   4af24:	muleq	r2, r8, r3
   4af28:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4af2c:	add	fp, sp, #24
   4af30:	sub	sp, sp, #8
   4af34:	mov	r6, r0
   4af38:	mov	r0, r1
   4af3c:	mov	r5, r2
   4af40:	mov	r7, r1
   4af44:	bl	4e0d8 <bcmp@plt+0x3bdfc>
   4af48:	cmp	r0, #0
   4af4c:	beq	4afbc <bcmp@plt+0x38ce0>
   4af50:	mov	r4, r0
   4af54:	mov	r0, r5
   4af58:	bl	34418 <bcmp@plt+0x2213c>
   4af5c:	mov	r7, r0
   4af60:	mov	r0, r4
   4af64:	mov	r1, r7
   4af68:	bl	4ddd0 <bcmp@plt+0x3baf4>
   4af6c:	cmp	r0, #0
   4af70:	beq	4afe4 <bcmp@plt+0x38d08>
   4af74:	mov	r8, r0
   4af78:	cmp	r6, #0
   4af7c:	beq	4b02c <bcmp@plt+0x38d50>
   4af80:	mov	r0, r5
   4af84:	bl	35e00 <bcmp@plt+0x23b24>
   4af88:	cmp	r0, #1
   4af8c:	bne	4b0ac <bcmp@plt+0x38dd0>
   4af90:	ldr	r0, [pc, #1068]	; 4b3c4 <bcmp@plt+0x390e8>
   4af94:	ldr	r0, [pc, r0]
   4af98:	ldr	r0, [r0]
   4af9c:	cmp	r0, #2
   4afa0:	blt	4b374 <bcmp@plt+0x39098>
   4afa4:	mov	r0, r5
   4afa8:	bl	342fc <bcmp@plt+0x22020>
   4afac:	ldr	r1, [pc, #1044]	; 4b3c8 <bcmp@plt+0x390ec>
   4afb0:	mov	r2, r0
   4afb4:	add	r1, pc, r1
   4afb8:	b	4b09c <bcmp@plt+0x38dc0>
   4afbc:	ldr	r0, [pc, #976]	; 4b394 <bcmp@plt+0x390b8>
   4afc0:	ldr	r0, [pc, r0]
   4afc4:	ldr	r0, [r0]
   4afc8:	cmp	r0, #2
   4afcc:	blt	4b374 <bcmp@plt+0x39098>
   4afd0:	ldr	r1, [pc, #960]	; 4b398 <bcmp@plt+0x390bc>
   4afd4:	mov	r0, #6
   4afd8:	mov	r2, r7
   4afdc:	add	r1, pc, r1
   4afe0:	b	4b0a0 <bcmp@plt+0x38dc4>
   4afe4:	ldr	r0, [pc, #944]	; 4b39c <bcmp@plt+0x390c0>
   4afe8:	ldr	r0, [pc, r0]
   4afec:	ldr	r0, [r0]
   4aff0:	cmp	r0, #2
   4aff4:	blt	4b374 <bcmp@plt+0x39098>
   4aff8:	ldr	r0, [pc, #928]	; 4b3a0 <bcmp@plt+0x390c4>
   4affc:	ldr	r2, [pc, #928]	; 4b3a4 <bcmp@plt+0x390c8>
   4b000:	ldr	r3, [r4]
   4b004:	ldr	r1, [pc, #924]	; 4b3a8 <bcmp@plt+0x390cc>
   4b008:	cmp	r7, #2
   4b00c:	add	r0, pc, r0
   4b010:	add	r2, pc, r2
   4b014:	add	r1, pc, r1
   4b018:	moveq	r2, r0
   4b01c:	mov	r0, #6
   4b020:	sub	sp, fp, #24
   4b024:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   4b028:	b	40d10 <bcmp@plt+0x2ea34>
   4b02c:	ldr	r6, [pc, #888]	; 4b3ac <bcmp@plt+0x390d0>
   4b030:	ldr	r6, [pc, r6]
   4b034:	ldr	r0, [r6]
   4b038:	cmp	r0, #2
   4b03c:	blt	4b060 <bcmp@plt+0x38d84>
   4b040:	mov	r0, r5
   4b044:	bl	342fc <bcmp@plt+0x22020>
   4b048:	ldr	r3, [r4]
   4b04c:	ldr	r1, [pc, #860]	; 4b3b0 <bcmp@plt+0x390d4>
   4b050:	mov	r2, r0
   4b054:	mov	r0, #6
   4b058:	add	r1, pc, r1
   4b05c:	bl	40d10 <bcmp@plt+0x2ea34>
   4b060:	cmp	r7, #10
   4b064:	bne	4b1e8 <bcmp@plt+0x38f0c>
   4b068:	mov	r0, r8
   4b06c:	mov	r1, r5
   4b070:	bl	34da0 <bcmp@plt+0x22ac4>
   4b074:	cmp	r0, #0
   4b078:	beq	4b188 <bcmp@plt+0x38eac>
   4b07c:	ldr	r0, [r6]
   4b080:	cmp	r0, #2
   4b084:	blt	4b374 <bcmp@plt+0x39098>
   4b088:	mov	r0, r5
   4b08c:	bl	342fc <bcmp@plt+0x22020>
   4b090:	ldr	r1, [pc, #808]	; 4b3c0 <bcmp@plt+0x390e4>
   4b094:	mov	r2, r0
   4b098:	add	r1, pc, r1
   4b09c:	mov	r0, #6
   4b0a0:	sub	sp, fp, #24
   4b0a4:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   4b0a8:	b	40d10 <bcmp@plt+0x2ea34>
   4b0ac:	ldr	r0, [pc, #792]	; 4b3cc <bcmp@plt+0x390f0>
   4b0b0:	ldr	r0, [pc, r0]
   4b0b4:	ldr	r0, [r0]
   4b0b8:	cmp	r0, #0
   4b0bc:	cmpne	r0, r7
   4b0c0:	bne	4b150 <bcmp@plt+0x38e74>
   4b0c4:	mov	r9, #0
   4b0c8:	cmp	r7, #10
   4b0cc:	bne	4b1f8 <bcmp@plt+0x38f1c>
   4b0d0:	ldr	r0, [r4]
   4b0d4:	ldr	r1, [pc, #772]	; 4b3e0 <bcmp@plt+0x39104>
   4b0d8:	ldr	r1, [pc, r1]
   4b0dc:	ldr	r1, [r1]
   4b0e0:	ldr	r2, [r1, #12]
   4b0e4:	mov	r1, #10
   4b0e8:	blx	r2
   4b0ec:	mov	r6, r0
   4b0f0:	ldr	r0, [r4, #16]
   4b0f4:	ldr	r2, [pc, #744]	; 4b3e4 <bcmp@plt+0x39108>
   4b0f8:	mov	r1, r6
   4b0fc:	ldr	r2, [pc, r2]
   4b100:	bl	3df9c <bcmp@plt+0x2bcc0>
   4b104:	cmp	r0, #0
   4b108:	beq	4b308 <bcmp@plt+0x3902c>
   4b10c:	ldr	r0, [pc, #724]	; 4b3e8 <bcmp@plt+0x3910c>
   4b110:	ldr	r0, [pc, r0]
   4b114:	ldr	r0, [r0]
   4b118:	cmp	r0, #2
   4b11c:	blt	4b140 <bcmp@plt+0x38e64>
   4b120:	ldr	r0, [r4, #16]
   4b124:	bl	342fc <bcmp@plt+0x22020>
   4b128:	ldr	r3, [r4]
   4b12c:	ldr	r1, [pc, #696]	; 4b3ec <bcmp@plt+0x39110>
   4b130:	mov	r2, r0
   4b134:	mov	r0, #6
   4b138:	add	r1, pc, r1
   4b13c:	bl	40d10 <bcmp@plt+0x2ea34>
   4b140:	mov	r0, r6
   4b144:	sub	sp, fp, #24
   4b148:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   4b14c:	b	3e398 <bcmp@plt+0x2c0bc>
   4b150:	ldr	r0, [pc, #632]	; 4b3d0 <bcmp@plt+0x390f4>
   4b154:	ldr	r0, [pc, r0]
   4b158:	ldr	r0, [r0]
   4b15c:	cmp	r0, #2
   4b160:	blt	4b374 <bcmp@plt+0x39098>
   4b164:	ldr	r0, [pc, #616]	; 4b3d4 <bcmp@plt+0x390f8>
   4b168:	ldr	r2, [pc, #616]	; 4b3d8 <bcmp@plt+0x390fc>
   4b16c:	ldr	r3, [r4]
   4b170:	ldr	r1, [pc, #612]	; 4b3dc <bcmp@plt+0x39100>
   4b174:	cmp	r7, #2
   4b178:	add	r0, pc, r0
   4b17c:	add	r2, pc, r2
   4b180:	add	r1, pc, r1
   4b184:	b	4b018 <bcmp@plt+0x38d3c>
   4b188:	ldr	r0, [r4]
   4b18c:	ldr	r1, [pc, #544]	; 4b3b4 <bcmp@plt+0x390d8>
   4b190:	ldr	r1, [pc, r1]
   4b194:	ldr	r1, [r1]
   4b198:	ldr	r2, [pc, #536]	; 4b3b8 <bcmp@plt+0x390dc>
   4b19c:	ldr	r2, [pc, r2]
   4b1a0:	ldr	r2, [r2]
   4b1a4:	ldr	r2, [r2, #24]
   4b1a8:	blx	r2
   4b1ac:	cmp	r0, #0
   4b1b0:	beq	4b1e8 <bcmp@plt+0x38f0c>
   4b1b4:	mov	r5, r0
   4b1b8:	ldr	r0, [r6]
   4b1bc:	mov	r9, #1
   4b1c0:	cmp	r0, #2
   4b1c4:	blt	4b240 <bcmp@plt+0x38f64>
   4b1c8:	mov	r0, r5
   4b1cc:	bl	342fc <bcmp@plt+0x22020>
   4b1d0:	ldr	r1, [pc, #484]	; 4b3bc <bcmp@plt+0x390e0>
   4b1d4:	mov	r2, r0
   4b1d8:	mov	r0, #6
   4b1dc:	add	r1, pc, r1
   4b1e0:	bl	40d10 <bcmp@plt+0x2ea34>
   4b1e4:	b	4b1f4 <bcmp@plt+0x38f18>
   4b1e8:	mov	r0, #0
   4b1ec:	bl	34018 <bcmp@plt+0x21d3c>
   4b1f0:	mov	r5, r0
   4b1f4:	mov	r9, #1
   4b1f8:	ldr	r0, [pc, #508]	; 4b3fc <bcmp@plt+0x39120>
   4b1fc:	ldr	r0, [pc, r0]
   4b200:	ldr	r0, [r0]
   4b204:	cmp	r0, #2
   4b208:	blt	4b240 <bcmp@plt+0x38f64>
   4b20c:	ldr	r6, [r4]
   4b210:	mov	r0, r8
   4b214:	bl	342fc <bcmp@plt+0x22020>
   4b218:	mov	r7, r0
   4b21c:	mov	r0, r5
   4b220:	bl	342fc <bcmp@plt+0x22020>
   4b224:	str	r0, [sp]
   4b228:	mov	r0, #6
   4b22c:	mov	r2, r6
   4b230:	mov	r3, r7
   4b234:	ldr	r1, [pc, #452]	; 4b400 <bcmp@plt+0x39124>
   4b238:	add	r1, pc, r1
   4b23c:	bl	40d10 <bcmp@plt+0x2ea34>
   4b240:	mov	r0, r8
   4b244:	bl	34af8 <bcmp@plt+0x2281c>
   4b248:	mov	r7, r0
   4b24c:	mov	r0, r5
   4b250:	bl	34af8 <bcmp@plt+0x2281c>
   4b254:	mov	r6, r0
   4b258:	mov	r0, r8
   4b25c:	mov	r1, r5
   4b260:	bl	3486c <bcmp@plt+0x22590>
   4b264:	ldr	r8, [pc, #408]	; 4b404 <bcmp@plt+0x39128>
   4b268:	ldr	r8, [pc, r8]
   4b26c:	ldr	r0, [r8]
   4b270:	cmp	r0, #3
   4b274:	blt	4b288 <bcmp@plt+0x38fac>
   4b278:	ldr	r1, [pc, #392]	; 4b408 <bcmp@plt+0x3912c>
   4b27c:	mov	r0, #7
   4b280:	add	r1, pc, r1
   4b284:	bl	40d10 <bcmp@plt+0x2ea34>
   4b288:	ldr	r0, [pc, #380]	; 4b40c <bcmp@plt+0x39130>
   4b28c:	mov	r1, r7
   4b290:	mov	r2, r6
   4b294:	ldr	r0, [pc, r0]
   4b298:	ldr	r0, [r0]
   4b29c:	ldr	r3, [r0, #40]	; 0x28
   4b2a0:	mov	r0, r4
   4b2a4:	blx	r3
   4b2a8:	ldr	r0, [r8]
   4b2ac:	cmp	r0, #3
   4b2b0:	blt	4b2c4 <bcmp@plt+0x38fe8>
   4b2b4:	ldr	r1, [pc, #340]	; 4b410 <bcmp@plt+0x39134>
   4b2b8:	mov	r0, #7
   4b2bc:	add	r1, pc, r1
   4b2c0:	bl	40d10 <bcmp@plt+0x2ea34>
   4b2c4:	ldr	r0, [pc, #328]	; 4b414 <bcmp@plt+0x39138>
   4b2c8:	mov	r1, r4
   4b2cc:	mov	r2, r7
   4b2d0:	mov	r3, r6
   4b2d4:	ldr	r0, [pc, r0]
   4b2d8:	ldr	r0, [r0]
   4b2dc:	bl	16668 <bcmp@plt+0x438c>
   4b2e0:	mov	r0, r7
   4b2e4:	bl	340dc <bcmp@plt+0x21e00>
   4b2e8:	mov	r0, r6
   4b2ec:	bl	340dc <bcmp@plt+0x21e00>
   4b2f0:	cmp	r9, #0
   4b2f4:	beq	4b374 <bcmp@plt+0x39098>
   4b2f8:	mov	r0, r5
   4b2fc:	sub	sp, fp, #24
   4b300:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   4b304:	b	340dc <bcmp@plt+0x21e00>
   4b308:	mov	r0, r6
   4b30c:	bl	3e398 <bcmp@plt+0x2c0bc>
   4b310:	ldr	r0, [pc, #216]	; 4b3f0 <bcmp@plt+0x39114>
   4b314:	ldr	r0, [pc, r0]
   4b318:	ldr	r6, [r0]
   4b31c:	mov	r0, r5
   4b320:	bl	35210 <bcmp@plt+0x22f34>
   4b324:	ldr	r0, [r0]
   4b328:	cmp	r6, #0
   4b32c:	beq	4b354 <bcmp@plt+0x39078>
   4b330:	movw	r1, #49407	; 0xc0ff
   4b334:	movw	r2, #49406	; 0xc0fe
   4b338:	and	r1, r0, r1
   4b33c:	cmp	r1, r2
   4b340:	beq	4b1f8 <bcmp@plt+0x38f1c>
   4b344:	and	r0, r0, #254	; 0xfe
   4b348:	cmp	r0, #252	; 0xfc
   4b34c:	bne	4b360 <bcmp@plt+0x39084>
   4b350:	b	4b1f8 <bcmp@plt+0x38f1c>
   4b354:	and	r0, r0, #224	; 0xe0
   4b358:	cmp	r0, #32
   4b35c:	beq	4b1f8 <bcmp@plt+0x38f1c>
   4b360:	ldr	r0, [pc, #140]	; 4b3f4 <bcmp@plt+0x39118>
   4b364:	ldr	r0, [pc, r0]
   4b368:	ldr	r0, [r0]
   4b36c:	cmp	r0, #2
   4b370:	bge	4b37c <bcmp@plt+0x390a0>
   4b374:	sub	sp, fp, #24
   4b378:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4b37c:	mov	r0, r5
   4b380:	bl	342fc <bcmp@plt+0x22020>
   4b384:	ldr	r1, [pc, #108]	; 4b3f8 <bcmp@plt+0x3911c>
   4b388:	mov	r2, r0
   4b38c:	add	r1, pc, r1
   4b390:	b	4b09c <bcmp@plt+0x38dc0>
   4b394:	andeq	fp, r2, r8, asr #7
   4b398:	andeq	r5, r1, r8, asr #30
   4b39c:	andeq	fp, r2, r0, lsr #7
   4b3a0:	andeq	ip, r0, r6, ror #9
   4b3a4:	andeq	ip, r0, r7, ror #9
   4b3a8:	andeq	r5, r1, r8, ror pc
   4b3ac:	andeq	fp, r2, r8, asr r3
   4b3b0:	andeq	r5, r1, r9, lsl #31
   4b3b4:	strdeq	fp, [r2], -ip
   4b3b8:	andeq	fp, r2, r0, asr #4
   4b3bc:	andeq	r5, r1, r5, asr #28
   4b3c0:	andeq	r5, r1, r4, asr #31
   4b3c4:	strdeq	fp, [r2], -r4
   4b3c8:	strdeq	r6, [r1], -r3
   4b3cc:	andeq	fp, r2, r0, asr #4
   4b3d0:	andeq	fp, r2, r4, lsr r2
   4b3d4:	andeq	ip, r0, sl, ror r3
   4b3d8:	andeq	ip, r0, fp, ror r3
   4b3dc:	andeq	r5, r1, r4, ror pc
   4b3e0:	andeq	fp, r2, r4, lsl #6
   4b3e4:	andeq	fp, r2, r8, asr r1
   4b3e8:	andeq	fp, r2, r8, ror r2
   4b3ec:	andeq	r6, r1, r7, lsl r0
   4b3f0:	andeq	fp, r2, r8, ror r0
   4b3f4:	andeq	fp, r2, r4, lsr #32
   4b3f8:	andeq	r5, r1, r6, lsr lr
   4b3fc:	andeq	fp, r2, ip, lsl #3
   4b400:	strdeq	r5, [r1], -r4
   4b404:	andeq	fp, r2, r0, lsr #2
   4b408:	andeq	r6, r1, ip
   4b40c:	ldrdeq	sl, [r2], -r0
   4b410:	strdeq	r5, [r1], -pc	; <UNPREDICTABLE>
   4b414:	andeq	sl, r2, r4, lsr #30
   4b418:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4b41c:	add	fp, sp, #24
   4b420:	sub	sp, sp, #8
   4b424:	mov	r6, r2
   4b428:	mov	r9, r1
   4b42c:	mov	r5, r0
   4b430:	bl	4e0d8 <bcmp@plt+0x3bdfc>
   4b434:	cmp	r0, #0
   4b438:	beq	4b46c <bcmp@plt+0x39190>
   4b43c:	ldr	r8, [pc, #296]	; 4b56c <bcmp@plt+0x39290>
   4b440:	mov	r7, r0
   4b444:	ldr	r8, [pc, r8]
   4b448:	ldrb	r1, [r7, #8]
   4b44c:	ldr	r0, [r8]
   4b450:	cmp	r1, r6
   4b454:	bne	4b498 <bcmp@plt+0x391bc>
   4b458:	cmp	r0, #2
   4b45c:	blt	4b55c <bcmp@plt+0x39280>
   4b460:	ldr	r1, [pc, #264]	; 4b570 <bcmp@plt+0x39294>
   4b464:	add	r1, pc, r1
   4b468:	b	4b488 <bcmp@plt+0x391ac>
   4b46c:	ldr	r0, [pc, #240]	; 4b564 <bcmp@plt+0x39288>
   4b470:	ldr	r0, [pc, r0]
   4b474:	ldr	r0, [r0]
   4b478:	cmp	r0, #2
   4b47c:	blt	4b55c <bcmp@plt+0x39280>
   4b480:	ldr	r1, [pc, #224]	; 4b568 <bcmp@plt+0x3928c>
   4b484:	add	r1, pc, r1
   4b488:	mov	r0, #6
   4b48c:	sub	sp, fp, #24
   4b490:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   4b494:	b	40d10 <bcmp@plt+0x2ea34>
   4b498:	cmp	r0, #1
   4b49c:	ble	4b4f4 <bcmp@plt+0x39218>
   4b4a0:	ldr	r0, [pc, #204]	; 4b574 <bcmp@plt+0x39298>
   4b4a4:	ldr	r3, [pc, #204]	; 4b578 <bcmp@plt+0x3929c>
   4b4a8:	ldr	r2, [r7]
   4b4ac:	ldr	r1, [pc, #200]	; 4b57c <bcmp@plt+0x392a0>
   4b4b0:	cmp	r6, #1
   4b4b4:	add	r0, pc, r0
   4b4b8:	add	r3, pc, r3
   4b4bc:	add	r1, pc, r1
   4b4c0:	moveq	r3, r0
   4b4c4:	mov	r0, #6
   4b4c8:	bl	40d10 <bcmp@plt+0x2ea34>
   4b4cc:	ldr	r0, [r8]
   4b4d0:	str	r9, [r7, #4]
   4b4d4:	strb	r6, [r7, #8]
   4b4d8:	cmp	r0, #3
   4b4dc:	blt	4b4fc <bcmp@plt+0x39220>
   4b4e0:	ldr	r1, [pc, #152]	; 4b580 <bcmp@plt+0x392a4>
   4b4e4:	mov	r0, #7
   4b4e8:	add	r1, pc, r1
   4b4ec:	bl	40d10 <bcmp@plt+0x2ea34>
   4b4f0:	b	4b4fc <bcmp@plt+0x39220>
   4b4f4:	str	r9, [r7, #4]
   4b4f8:	strb	r6, [r7, #8]
   4b4fc:	ldr	r0, [pc, #128]	; 4b584 <bcmp@plt+0x392a8>
   4b500:	mov	r1, r5
   4b504:	mov	r2, r9
   4b508:	mov	r3, r6
   4b50c:	ldr	r0, [pc, r0]
   4b510:	ldr	r0, [r0]
   4b514:	ldr	r4, [r0, #44]	; 0x2c
   4b518:	mov	r0, r7
   4b51c:	blx	r4
   4b520:	ldr	r0, [r8]
   4b524:	cmp	r0, #3
   4b528:	blt	4b53c <bcmp@plt+0x39260>
   4b52c:	ldr	r1, [pc, #84]	; 4b588 <bcmp@plt+0x392ac>
   4b530:	mov	r0, #7
   4b534:	add	r1, pc, r1
   4b538:	bl	40d10 <bcmp@plt+0x2ea34>
   4b53c:	ldr	r0, [pc, #72]	; 4b58c <bcmp@plt+0x392b0>
   4b540:	mov	r1, r7
   4b544:	mov	r2, r5
   4b548:	mov	r3, r9
   4b54c:	ldr	r0, [pc, r0]
   4b550:	ldr	r0, [r0]
   4b554:	str	r6, [sp]
   4b558:	bl	166ec <bcmp@plt+0x4410>
   4b55c:	sub	sp, fp, #24
   4b560:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4b564:	andeq	sl, r2, r8, lsl pc
   4b568:	andeq	r5, r1, lr, ror #28
   4b56c:	andeq	sl, r2, r4, asr #30
   4b570:	strdeq	r5, [r1], -r3
   4b574:	andeq	sp, r0, r7, asr #4
   4b578:	andeq	sp, r0, fp, lsr #2
   4b57c:	andeq	r5, r1, r0, ror #29
   4b580:	strdeq	r5, [r1], -sl
   4b584:	andeq	sl, r2, r8, asr sp
   4b588:	ldrdeq	r5, [r1], -sl
   4b58c:	andeq	sl, r2, ip, lsr #25
   4b590:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b594:	add	fp, sp, #28
   4b598:	sub	sp, sp, #12
   4b59c:	mov	r6, r0
   4b5a0:	mov	r0, r1
   4b5a4:	mov	r9, r3
   4b5a8:	mov	r5, r2
   4b5ac:	mov	r7, r1
   4b5b0:	bl	4e0d8 <bcmp@plt+0x3bdfc>
   4b5b4:	cmp	r0, #0
   4b5b8:	beq	4b708 <bcmp@plt+0x3942c>
   4b5bc:	ldr	r4, [fp, #8]
   4b5c0:	mov	r8, r0
   4b5c4:	mov	r0, r5
   4b5c8:	bl	34418 <bcmp@plt+0x2213c>
   4b5cc:	ldr	sl, [pc, #636]	; 4b850 <bcmp@plt+0x39574>
   4b5d0:	cmp	r0, #0
   4b5d4:	ldr	sl, [pc, sl]
   4b5d8:	ldrne	r7, [sl]
   4b5dc:	cmpne	r7, #0
   4b5e0:	bne	4b724 <bcmp@plt+0x39448>
   4b5e4:	mov	r0, r9
   4b5e8:	bl	34418 <bcmp@plt+0x2213c>
   4b5ec:	cmp	r0, #0
   4b5f0:	ldrne	r7, [sl]
   4b5f4:	cmpne	r7, #0
   4b5f8:	bne	4b794 <bcmp@plt+0x394b8>
   4b5fc:	mov	r0, r4
   4b600:	bl	34418 <bcmp@plt+0x2213c>
   4b604:	cmp	r0, #0
   4b608:	ldrne	r7, [sl]
   4b60c:	cmpne	r7, #0
   4b610:	bne	4b7e8 <bcmp@plt+0x3950c>
   4b614:	mov	sl, r4
   4b618:	ldr	r4, [pc, #612]	; 4b884 <bcmp@plt+0x395a8>
   4b61c:	ldr	r4, [pc, r4]
   4b620:	ldr	r0, [r4]
   4b624:	cmp	r0, #2
   4b628:	blt	4b69c <bcmp@plt+0x393c0>
   4b62c:	mov	r0, r5
   4b630:	bl	342fc <bcmp@plt+0x22020>
   4b634:	str	r0, [sp, #8]
   4b638:	mov	r0, r9
   4b63c:	bl	342fc <bcmp@plt+0x22020>
   4b640:	mov	r7, r0
   4b644:	mov	r0, sl
   4b648:	bl	342fc <bcmp@plt+0x22020>
   4b64c:	str	r7, [sp]
   4b650:	str	r0, [sp, #4]
   4b654:	cmp	r6, #1
   4b658:	ldr	r0, [pc, #552]	; 4b888 <bcmp@plt+0x395ac>
   4b65c:	ldr	r2, [pc, #552]	; 4b88c <bcmp@plt+0x395b0>
   4b660:	ldr	r1, [pc, #552]	; 4b890 <bcmp@plt+0x395b4>
   4b664:	ldr	r3, [sp, #8]
   4b668:	add	r0, pc, r0
   4b66c:	add	r2, pc, r2
   4b670:	add	r1, pc, r1
   4b674:	moveq	r2, r0
   4b678:	mov	r0, #6
   4b67c:	bl	40d10 <bcmp@plt+0x2ea34>
   4b680:	ldr	r0, [r4]
   4b684:	cmp	r0, #3
   4b688:	blt	4b69c <bcmp@plt+0x393c0>
   4b68c:	ldr	r1, [pc, #512]	; 4b894 <bcmp@plt+0x395b8>
   4b690:	mov	r0, #7
   4b694:	add	r1, pc, r1
   4b698:	bl	40d10 <bcmp@plt+0x2ea34>
   4b69c:	ldr	r0, [pc, #500]	; 4b898 <bcmp@plt+0x395bc>
   4b6a0:	mov	r1, r8
   4b6a4:	mov	r2, r5
   4b6a8:	mov	r3, r9
   4b6ac:	ldr	r0, [pc, r0]
   4b6b0:	ldr	r0, [r0]
   4b6b4:	ldr	r7, [r0, #36]	; 0x24
   4b6b8:	mov	r0, r6
   4b6bc:	str	sl, [sp]
   4b6c0:	blx	r7
   4b6c4:	ldr	r0, [r4]
   4b6c8:	cmp	r0, #3
   4b6cc:	blt	4b6e0 <bcmp@plt+0x39404>
   4b6d0:	ldr	r1, [pc, #452]	; 4b89c <bcmp@plt+0x395c0>
   4b6d4:	mov	r0, #7
   4b6d8:	add	r1, pc, r1
   4b6dc:	bl	40d10 <bcmp@plt+0x2ea34>
   4b6e0:	ldr	r0, [pc, #440]	; 4b8a0 <bcmp@plt+0x395c4>
   4b6e4:	mov	r1, r6
   4b6e8:	mov	r2, r8
   4b6ec:	mov	r3, r5
   4b6f0:	ldr	r0, [pc, r0]
   4b6f4:	ldr	r0, [r0]
   4b6f8:	stm	sp, {r9, sl}
   4b6fc:	bl	1675c <bcmp@plt+0x4480>
   4b700:	sub	sp, fp, #28
   4b704:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b708:	ldr	r0, [pc, #312]	; 4b848 <bcmp@plt+0x3956c>
   4b70c:	ldr	r0, [pc, r0]
   4b710:	ldr	r0, [r0]
   4b714:	cmp	r0, #2
   4b718:	bge	4b778 <bcmp@plt+0x3949c>
   4b71c:	sub	sp, fp, #28
   4b720:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b724:	mov	r0, r5
   4b728:	bl	34418 <bcmp@plt+0x2213c>
   4b72c:	cmp	r7, r0
   4b730:	beq	4b5e4 <bcmp@plt+0x39308>
   4b734:	ldr	r0, [pc, #280]	; 4b854 <bcmp@plt+0x39578>
   4b738:	ldr	r0, [pc, r0]
   4b73c:	ldr	r0, [r0]
   4b740:	cmp	r0, #1
   4b744:	blt	4b71c <bcmp@plt+0x39440>
   4b748:	mov	r0, r5
   4b74c:	bl	34418 <bcmp@plt+0x2213c>
   4b750:	ldr	r1, [pc, #256]	; 4b858 <bcmp@plt+0x3957c>
   4b754:	ldr	r2, [pc, #256]	; 4b85c <bcmp@plt+0x39580>
   4b758:	cmp	r0, #2
   4b75c:	ldr	r3, [r8]
   4b760:	add	r1, pc, r1
   4b764:	add	r2, pc, r2
   4b768:	moveq	r2, r1
   4b76c:	ldr	r1, [pc, #236]	; 4b860 <bcmp@plt+0x39584>
   4b770:	add	r1, pc, r1
   4b774:	b	4b838 <bcmp@plt+0x3955c>
   4b778:	ldr	r1, [pc, #204]	; 4b84c <bcmp@plt+0x39570>
   4b77c:	mov	r0, #6
   4b780:	mov	r2, r7
   4b784:	add	r1, pc, r1
   4b788:	sub	sp, fp, #28
   4b78c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b790:	b	40d10 <bcmp@plt+0x2ea34>
   4b794:	mov	r0, r9
   4b798:	bl	34418 <bcmp@plt+0x2213c>
   4b79c:	cmp	r7, r0
   4b7a0:	beq	4b5fc <bcmp@plt+0x39320>
   4b7a4:	ldr	r0, [pc, #184]	; 4b864 <bcmp@plt+0x39588>
   4b7a8:	ldr	r0, [pc, r0]
   4b7ac:	ldr	r0, [r0]
   4b7b0:	cmp	r0, #1
   4b7b4:	blt	4b71c <bcmp@plt+0x39440>
   4b7b8:	mov	r0, r9
   4b7bc:	bl	34418 <bcmp@plt+0x2213c>
   4b7c0:	ldr	r1, [pc, #160]	; 4b868 <bcmp@plt+0x3958c>
   4b7c4:	ldr	r2, [pc, #160]	; 4b86c <bcmp@plt+0x39590>
   4b7c8:	cmp	r0, #2
   4b7cc:	ldr	r3, [r8]
   4b7d0:	add	r1, pc, r1
   4b7d4:	add	r2, pc, r2
   4b7d8:	moveq	r2, r1
   4b7dc:	ldr	r1, [pc, #140]	; 4b870 <bcmp@plt+0x39594>
   4b7e0:	add	r1, pc, r1
   4b7e4:	b	4b838 <bcmp@plt+0x3955c>
   4b7e8:	mov	r0, r4
   4b7ec:	bl	34418 <bcmp@plt+0x2213c>
   4b7f0:	cmp	r7, r0
   4b7f4:	beq	4b614 <bcmp@plt+0x39338>
   4b7f8:	ldr	r0, [pc, #116]	; 4b874 <bcmp@plt+0x39598>
   4b7fc:	ldr	r0, [pc, r0]
   4b800:	ldr	r0, [r0]
   4b804:	cmp	r0, #1
   4b808:	blt	4b71c <bcmp@plt+0x39440>
   4b80c:	mov	r0, r4
   4b810:	bl	34418 <bcmp@plt+0x2213c>
   4b814:	ldr	r1, [pc, #92]	; 4b878 <bcmp@plt+0x3959c>
   4b818:	ldr	r2, [pc, #92]	; 4b87c <bcmp@plt+0x395a0>
   4b81c:	cmp	r0, #2
   4b820:	ldr	r3, [r8]
   4b824:	add	r1, pc, r1
   4b828:	add	r2, pc, r2
   4b82c:	moveq	r2, r1
   4b830:	ldr	r1, [pc, #72]	; 4b880 <bcmp@plt+0x395a4>
   4b834:	add	r1, pc, r1
   4b838:	mov	r0, #5
   4b83c:	sub	sp, fp, #28
   4b840:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b844:	b	40d10 <bcmp@plt+0x2ea34>
   4b848:	andeq	sl, r2, ip, ror ip
   4b84c:			; <UNDEFINED> instruction: 0x00015cbe
   4b850:	andeq	sl, r2, ip, lsl sp
   4b854:	andeq	sl, r2, r0, asr ip
   4b858:	muleq	r0, r2, sp
   4b85c:	muleq	r0, r3, sp
   4b860:	andeq	r5, r1, r1, lsr sp
   4b864:	andeq	sl, r2, r0, ror #23
   4b868:	andeq	fp, r0, r2, lsr #26
   4b86c:	andeq	fp, r0, r3, lsr #26
   4b870:	andeq	r5, r1, ip, lsr #26
   4b874:	andeq	sl, r2, ip, lsl #23
   4b878:	andeq	fp, r0, lr, asr #25
   4b87c:	andeq	fp, r0, pc, asr #25
   4b880:	andeq	r5, r1, r8, asr #26
   4b884:	andeq	sl, r2, ip, ror #26
   4b888:	andeq	r5, r1, r1, lsl #31
   4b88c:	andeq	r5, r1, r3, lsl #31
   4b890:	andeq	r5, r1, ip, lsr pc
   4b894:	andeq	r5, r1, r3, ror #30
   4b898:			; <UNDEFINED> instruction: 0x0002abb8
   4b89c:	andeq	r5, r1, ip, asr #30
   4b8a0:	andeq	sl, r2, r8, lsl #22
   4b8a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b8a8:	add	fp, sp, #28
   4b8ac:	sub	sp, sp, #28
   4b8b0:	mov	r5, r0
   4b8b4:	ldr	r0, [pc, #424]	; 4ba64 <bcmp@plt+0x39788>
   4b8b8:	mov	r6, r1
   4b8bc:	ldr	r0, [pc, r0]
   4b8c0:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   4b8c4:	mov	sl, r0
   4b8c8:	add	r0, sp, #24
   4b8cc:	bl	11d54 <getifaddrs@plt>
   4b8d0:	cmp	r0, #0
   4b8d4:	beq	4b910 <bcmp@plt+0x39634>
   4b8d8:	ldr	r0, [pc, #392]	; 4ba68 <bcmp@plt+0x3978c>
   4b8dc:	ldr	r0, [pc, r0]
   4b8e0:	ldr	r0, [r0]
   4b8e4:	cmp	r0, #2
   4b8e8:	blt	4ba58 <bcmp@plt+0x3977c>
   4b8ec:	bl	11eb0 <__errno_location@plt>
   4b8f0:	ldr	r0, [r0]
   4b8f4:	bl	11e2c <strerror@plt>
   4b8f8:	ldr	r1, [pc, #364]	; 4ba6c <bcmp@plt+0x39790>
   4b8fc:	mov	r2, r0
   4b900:	mov	r0, #6
   4b904:	add	r1, pc, r1
   4b908:	bl	40d10 <bcmp@plt+0x2ea34>
   4b90c:	b	4ba58 <bcmp@plt+0x3977c>
   4b910:	ldr	r4, [sp, #24]
   4b914:	cmp	r4, #0
   4b918:	beq	4b924 <bcmp@plt+0x39648>
   4b91c:	add	r9, sp, #4
   4b920:	b	4b954 <bcmp@plt+0x39678>
   4b924:	mov	r0, #0
   4b928:	b	4ba08 <bcmp@plt+0x3972c>
   4b92c:	bl	340d4 <bcmp@plt+0x21df8>
   4b930:	mov	r1, r9
   4b934:	mov	r7, r0
   4b938:	bl	35000 <bcmp@plt+0x22d24>
   4b93c:	mov	r0, r7
   4b940:	mov	r1, sl
   4b944:	bl	3dd80 <bcmp@plt+0x2baa4>
   4b948:	ldr	r4, [r4]
   4b94c:	cmp	r4, #0
   4b950:	beq	4ba04 <bcmp@plt+0x39728>
   4b954:	ldr	r7, [r4, #12]
   4b958:	cmp	r7, #0
   4b95c:	beq	4b948 <bcmp@plt+0x3966c>
   4b960:	ldrb	r0, [r4, #8]
   4b964:	tst	r0, #1
   4b968:	beq	4b948 <bcmp@plt+0x3966c>
   4b96c:	ldrh	r8, [r7]
   4b970:	cmp	r8, r6
   4b974:	bne	4b948 <bcmp@plt+0x3966c>
   4b978:	ldr	r0, [r4, #4]
   4b97c:	mov	r1, r5
   4b980:	bl	120fc <strcmp@plt>
   4b984:	cmp	r0, #0
   4b988:	bne	4b948 <bcmp@plt+0x3966c>
   4b98c:	cmp	r8, #10
   4b990:	beq	4b9ac <bcmp@plt+0x396d0>
   4b994:	cmp	r8, #2
   4b998:	bne	4b948 <bcmp@plt+0x3966c>
   4b99c:	add	r1, r7, #4
   4b9a0:	mov	r0, r9
   4b9a4:	mov	r2, #2
   4b9a8:	b	4b9b8 <bcmp@plt+0x396dc>
   4b9ac:	add	r1, r7, #8
   4b9b0:	mov	r0, r9
   4b9b4:	mov	r2, #10
   4b9b8:	bl	353d4 <bcmp@plt+0x230f8>
   4b9bc:	mov	r0, r9
   4b9c0:	bl	35e00 <bcmp@plt+0x23b24>
   4b9c4:	cmp	r0, #1
   4b9c8:	bne	4b92c <bcmp@plt+0x39650>
   4b9cc:	ldr	r0, [pc, #156]	; 4ba70 <bcmp@plt+0x39794>
   4b9d0:	ldr	r0, [pc, r0]
   4b9d4:	ldr	r0, [r0]
   4b9d8:	cmp	r0, #2
   4b9dc:	blt	4b948 <bcmp@plt+0x3966c>
   4b9e0:	mov	r0, r9
   4b9e4:	bl	35420 <bcmp@plt+0x23144>
   4b9e8:	ldr	r1, [pc, #132]	; 4ba74 <bcmp@plt+0x39798>
   4b9ec:	mov	r3, r0
   4b9f0:	mov	r0, #6
   4b9f4:	mov	r2, r5
   4b9f8:	add	r1, pc, r1
   4b9fc:	bl	40d10 <bcmp@plt+0x2ea34>
   4ba00:	b	4b948 <bcmp@plt+0x3966c>
   4ba04:	ldr	r0, [sp, #24]
   4ba08:	bl	11e74 <freeifaddrs@plt>
   4ba0c:	ldr	r0, [sl, #12]
   4ba10:	cmp	r0, #0
   4ba14:	bne	4ba58 <bcmp@plt+0x3977c>
   4ba18:	ldr	r0, [pc, #88]	; 4ba78 <bcmp@plt+0x3979c>
   4ba1c:	ldr	r0, [pc, r0]
   4ba20:	ldr	r0, [r0]
   4ba24:	cmp	r0, #3
   4ba28:	blt	4ba58 <bcmp@plt+0x3977c>
   4ba2c:	ldr	r0, [pc, #72]	; 4ba7c <bcmp@plt+0x397a0>
   4ba30:	ldr	r2, [pc, #72]	; 4ba80 <bcmp@plt+0x397a4>
   4ba34:	ldr	r1, [pc, #72]	; 4ba84 <bcmp@plt+0x397a8>
   4ba38:	cmp	r6, #2
   4ba3c:	mov	r3, r5
   4ba40:	add	r0, pc, r0
   4ba44:	add	r2, pc, r2
   4ba48:	add	r1, pc, r1
   4ba4c:	moveq	r2, r0
   4ba50:	mov	r0, #7
   4ba54:	bl	40d10 <bcmp@plt+0x2ea34>
   4ba58:	mov	r0, sl
   4ba5c:	sub	sp, fp, #28
   4ba60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ba64:	andeq	sl, r2, r4, lsr r9
   4ba68:	andeq	sl, r2, ip, lsr #21
   4ba6c:			; <UNDEFINED> instruction: 0x00015dbe
   4ba70:			; <UNDEFINED> instruction: 0x0002a9b8
   4ba74:	strdeq	r5, [r1], -r8
   4ba78:	andeq	sl, r2, ip, ror #18
   4ba7c:			; <UNDEFINED> instruction: 0x0000bab2
   4ba80:			; <UNDEFINED> instruction: 0x0000bab3
   4ba84:	andeq	r5, r1, sl, ror #25
   4ba88:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4ba8c:	add	fp, sp, #24
   4ba90:	sub	sp, sp, #48	; 0x30
   4ba94:	sub	sp, sp, #8192	; 0x2000
   4ba98:	mov	r5, r0
   4ba9c:	bl	34418 <bcmp@plt+0x2213c>
   4baa0:	mov	r7, r0
   4baa4:	mov	r0, #16
   4baa8:	mov	r6, #0
   4baac:	mov	r1, #3
   4bab0:	mov	r2, #0
   4bab4:	cmp	r7, #2
   4bab8:	str	r0, [fp, #-72]	; 0xffffffb8
   4babc:	mov	r0, #1024	; 0x400
   4bac0:	str	r6, [fp, #-68]	; 0xffffffbc
   4bac4:	movweq	r0, #64	; 0x40
   4bac8:	str	r0, [fp, #-64]	; 0xffffffc0
   4bacc:	mov	r0, #16
   4bad0:	bl	11d60 <socket@plt>
   4bad4:	cmn	r0, #1
   4bad8:	ble	4bc54 <bcmp@plt+0x39978>
   4badc:	add	lr, sp, #4096	; 0x1000
   4bae0:	sub	r1, fp, #72	; 0x48
   4bae4:	mov	r2, #12
   4bae8:	mov	r4, r0
   4baec:	add	r9, lr, #20
   4baf0:	bl	11d30 <bind@plt>
   4baf4:	add	r8, sp, #4096	; 0x1000
   4baf8:	mov	r1, #0
   4bafc:	mov	r2, #4096	; 0x1000
   4bb00:	mov	r0, r8
   4bb04:	bl	12144 <memset@plt>
   4bb08:	movw	r0, #1278	; 0x4fe
   4bb0c:	cmp	r7, #2
   4bb10:	movt	r0, #256	; 0x100
   4bb14:	str	r0, [r9]
   4bb18:	movw	r0, #26
   4bb1c:	strb	r7, [r9, #-4]
   4bb20:	movt	r0, #1
   4bb24:	str	r0, [r9, #-16]
   4bb28:	mov	r0, #1
   4bb2c:	strh	r6, [r9, #-2]
   4bb30:	strh	r0, [r9, #10]
   4bb34:	mvn	r0, #127	; 0x7f
   4bb38:	movweq	r0, #32
   4bb3c:	strb	r0, [r9, #-3]
   4bb40:	mov	r0, r7
   4bb44:	bl	3525c <bcmp@plt+0x22f80>
   4bb48:	add	r0, r0, #4
   4bb4c:	mov	r1, r5
   4bb50:	strh	r0, [r9, #8]
   4bb54:	add	r0, r8, #32
   4bb58:	bl	34b2c <bcmp@plt+0x22850>
   4bb5c:	ldrh	r0, [r9, #8]
   4bb60:	mov	r1, r8
   4bb64:	mov	r3, #0
   4bb68:	add	r2, r0, #28
   4bb6c:	mov	r0, r4
   4bb70:	str	r2, [r9, #-20]	; 0xffffffec
   4bb74:	bl	11d90 <send@plt>
   4bb78:	cmp	r0, #0
   4bb7c:	bmi	4bc68 <bcmp@plt+0x3998c>
   4bb80:	mov	r8, sp
   4bb84:	mov	r0, r4
   4bb88:	mov	r2, #4096	; 0x1000
   4bb8c:	mov	r3, #64	; 0x40
   4bb90:	mov	r1, r8
   4bb94:	bl	12264 <recv@plt>
   4bb98:	cmp	r0, #1
   4bb9c:	bge	4bbc0 <bcmp@plt+0x398e4>
   4bba0:	b	4bc88 <bcmp@plt+0x399ac>
   4bba4:	mov	r0, r4
   4bba8:	mov	r1, r8
   4bbac:	mov	r2, #4096	; 0x1000
   4bbb0:	mov	r3, #64	; 0x40
   4bbb4:	bl	12264 <recv@plt>
   4bbb8:	cmp	r0, #0
   4bbbc:	ble	4bc88 <bcmp@plt+0x399ac>
   4bbc0:	cmp	r0, #16
   4bbc4:	bcc	4bba4 <bcmp@plt+0x398c8>
   4bbc8:	mov	r1, r8
   4bbcc:	b	4bbe8 <bcmp@plt+0x3990c>
   4bbd0:	add	r2, r2, #3
   4bbd4:	bic	r2, r2, #3
   4bbd8:	sub	r0, r0, r2
   4bbdc:	add	r1, r1, r2
   4bbe0:	cmp	r0, #15
   4bbe4:	bls	4bba4 <bcmp@plt+0x398c8>
   4bbe8:	ldr	r2, [r1]
   4bbec:	cmp	r2, #16
   4bbf0:	bcc	4bba4 <bcmp@plt+0x398c8>
   4bbf4:	cmp	r2, r0
   4bbf8:	bhi	4bba4 <bcmp@plt+0x398c8>
   4bbfc:	ldrh	r3, [r1, #4]
   4bc00:	cmp	r3, #24
   4bc04:	bne	4bbd0 <bcmp@plt+0x398f4>
   4bc08:	sub	r3, r2, #28
   4bc0c:	cmp	r3, #4
   4bc10:	blt	4bbd0 <bcmp@plt+0x398f4>
   4bc14:	add	r7, r1, #28
   4bc18:	ldrh	r6, [r7]
   4bc1c:	cmp	r6, #4
   4bc20:	bcc	4bbd0 <bcmp@plt+0x398f4>
   4bc24:	cmp	r3, r6
   4bc28:	blt	4bbd0 <bcmp@plt+0x398f4>
   4bc2c:	ldrh	r5, [r7, #2]
   4bc30:	cmp	r5, #7
   4bc34:	beq	4bc98 <bcmp@plt+0x399bc>
   4bc38:	add	r6, r6, #3
   4bc3c:	bic	r6, r6, #3
   4bc40:	sub	r3, r3, r6
   4bc44:	add	r7, r7, r6
   4bc48:	cmp	r3, #3
   4bc4c:	bgt	4bc18 <bcmp@plt+0x3993c>
   4bc50:	b	4bbd0 <bcmp@plt+0x398f4>
   4bc54:	ldr	r1, [pc, #112]	; 4bccc <bcmp@plt+0x399f0>
   4bc58:	mov	r0, #2
   4bc5c:	add	r1, pc, r1
   4bc60:	bl	40d10 <bcmp@plt+0x2ea34>
   4bc64:	b	4bcc0 <bcmp@plt+0x399e4>
   4bc68:	bl	11eb0 <__errno_location@plt>
   4bc6c:	ldr	r0, [r0]
   4bc70:	bl	11e2c <strerror@plt>
   4bc74:	ldr	r1, [pc, #84]	; 4bcd0 <bcmp@plt+0x399f4>
   4bc78:	mov	r2, r0
   4bc7c:	mov	r0, #1
   4bc80:	add	r1, pc, r1
   4bc84:	bl	40d10 <bcmp@plt+0x2ea34>
   4bc88:	mov	r0, r4
   4bc8c:	bl	11f1c <close@plt>
   4bc90:	mov	r6, #0
   4bc94:	b	4bcc0 <bcmp@plt+0x399e4>
   4bc98:	ldrb	r2, [r9, #-4]
   4bc9c:	sub	r5, fp, #60	; 0x3c
   4bca0:	add	r1, r7, #4
   4bca4:	mov	r0, r5
   4bca8:	bl	34ff0 <bcmp@plt+0x22d14>
   4bcac:	mov	r0, r4
   4bcb0:	bl	11f1c <close@plt>
   4bcb4:	mov	r0, r5
   4bcb8:	bl	34af8 <bcmp@plt+0x2281c>
   4bcbc:	mov	r6, r0
   4bcc0:	mov	r0, r6
   4bcc4:	sub	sp, fp, #24
   4bcc8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4bccc:	andeq	r5, r1, r7, lsl fp
   4bcd0:	andeq	r5, r1, ip, lsr #22
   4bcd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4bcd8:	add	fp, sp, #28
   4bcdc:	sub	sp, sp, #68	; 0x44
   4bce0:	sub	sp, sp, #8192	; 0x2000
   4bce4:	mov	r7, r1
   4bce8:	ldr	r1, [pc, #728]	; 4bfc8 <bcmp@plt+0x39cec>
   4bcec:	mov	r5, r0
   4bcf0:	mov	r0, #12
   4bcf4:	add	r1, pc, r1
   4bcf8:	vld1.64	{d16-d17}, [r1], r0
   4bcfc:	vld1.32	{d18-d19}, [r1]
   4bd00:	sub	r1, fp, #64	; 0x40
   4bd04:	vst1.64	{d16-d17}, [r1], r0
   4bd08:	mov	r0, r5
   4bd0c:	vst1.32	{d18-d19}, [r1]
   4bd10:	bl	1215c <if_nametoindex@plt>
   4bd14:	str	r0, [sp, #12]
   4bd18:	mov	r0, #16
   4bd1c:	cmp	r7, #2
   4bd20:	mov	r4, #0
   4bd24:	mov	r1, #3
   4bd28:	mov	r2, #0
   4bd2c:	str	r0, [fp, #-80]	; 0xffffffb0
   4bd30:	mov	r0, #1024	; 0x400
   4bd34:	movweq	r0, #64	; 0x40
   4bd38:	str	r4, [fp, #-76]	; 0xffffffb4
   4bd3c:	str	r0, [fp, #-72]	; 0xffffffb8
   4bd40:	mov	r0, #16
   4bd44:	bl	11d60 <socket@plt>
   4bd48:	cmn	r0, #1
   4bd4c:	ble	4bf00 <bcmp@plt+0x39c24>
   4bd50:	add	lr, sp, #4096	; 0x1000
   4bd54:	sub	r1, fp, #80	; 0x50
   4bd58:	mov	r2, #12
   4bd5c:	str	r5, [sp, #4]
   4bd60:	mov	r6, r0
   4bd64:	add	r5, lr, #20
   4bd68:	bl	11d30 <bind@plt>
   4bd6c:	add	lr, sp, #4096	; 0x1000
   4bd70:	mov	r1, #0
   4bd74:	movw	r2, #4088	; 0xff8
   4bd78:	add	r9, lr, #16
   4bd7c:	add	r0, r9, #8
   4bd80:	bl	12144 <memset@plt>
   4bd84:	movw	r1, #26
   4bd88:	mov	r0, #1
   4bd8c:	mov	r2, #28
   4bd90:	mov	r3, #0
   4bd94:	movt	r1, #769	; 0x301
   4bd98:	strb	r0, [r5, #19]
   4bd9c:	mov	r0, #28
   4bda0:	strb	r7, [r5, #12]
   4bda4:	strd	r0, [r5, #-4]
   4bda8:	movw	r0, #65024	; 0xfe00
   4bdac:	mov	r1, r9
   4bdb0:	movt	r0, #4
   4bdb4:	str	r0, [r5, #15]
   4bdb8:	mov	r0, r6
   4bdbc:	strh	r4, [r5, #13]
   4bdc0:	bl	11d90 <send@plt>
   4bdc4:	cmp	r0, #0
   4bdc8:	bmi	4bf14 <bcmp@plt+0x39c38>
   4bdcc:	add	r1, sp, #16
   4bdd0:	mov	r0, r6
   4bdd4:	mov	r2, #4096	; 0x1000
   4bdd8:	mov	r3, #64	; 0x40
   4bddc:	bl	12264 <recv@plt>
   4bde0:	cmp	r0, #1
   4bde4:	blt	4bf3c <bcmp@plt+0x39c60>
   4bde8:	mov	r7, r0
   4bdec:	sub	r4, fp, #64	; 0x40
   4bdf0:	str	r6, [sp, #8]
   4bdf4:	cmp	r7, #16
   4bdf8:	bcs	4be28 <bcmp@plt+0x39b4c>
   4bdfc:	ldr	r6, [sp, #8]
   4be00:	add	r1, sp, #16
   4be04:	mov	r2, #4096	; 0x1000
   4be08:	mov	r3, #64	; 0x40
   4be0c:	mov	r0, r6
   4be10:	bl	12264 <recv@plt>
   4be14:	mov	r7, r0
   4be18:	cmp	r0, #0
   4be1c:	ble	4bf3c <bcmp@plt+0x39c60>
   4be20:	cmp	r7, #16
   4be24:	bcc	4bdfc <bcmp@plt+0x39b20>
   4be28:	add	r9, sp, #16
   4be2c:	b	4be5c <bcmp@plt+0x39b80>
   4be30:	ldr	r0, [sp, #12]
   4be34:	cmp	sl, r0
   4be38:	cmpeq	r8, #2
   4be3c:	beq	4bf74 <bcmp@plt+0x39c98>
   4be40:	ldr	r0, [r9]
   4be44:	add	r0, r0, #3
   4be48:	bic	r0, r0, #3
   4be4c:	sub	r7, r7, r0
   4be50:	add	r9, r9, r0
   4be54:	cmp	r7, #15
   4be58:	bls	4bdfc <bcmp@plt+0x39b20>
   4be5c:	ldr	r0, [r9]
   4be60:	cmp	r0, #16
   4be64:	bcc	4bdfc <bcmp@plt+0x39b20>
   4be68:	cmp	r0, r7
   4be6c:	bhi	4bdfc <bcmp@plt+0x39b20>
   4be70:	ldrh	r1, [r9, #4]
   4be74:	cmp	r1, #24
   4be78:	bne	4be44 <bcmp@plt+0x39b68>
   4be7c:	sub	r5, r0, #28
   4be80:	cmp	r5, #4
   4be84:	blt	4be40 <bcmp@plt+0x39b64>
   4be88:	add	r6, r9, #28
   4be8c:	mov	r8, #0
   4be90:	mov	sl, #0
   4be94:	b	4bed0 <bcmp@plt+0x39bf4>
   4be98:	add	lr, sp, #4096	; 0x1000
   4be9c:	add	r1, r6, #4
   4bea0:	add	r0, lr, #20
   4bea4:	ldrb	r2, [r0, #12]
   4bea8:	mov	r0, r4
   4beac:	bl	34ff0 <bcmp@plt+0x22d14>
   4beb0:	ldrh	r0, [r6]
   4beb4:	add	r8, r8, #1
   4beb8:	add	r0, r0, #3
   4bebc:	bic	r0, r0, #3
   4bec0:	sub	r5, r5, r0
   4bec4:	add	r6, r6, r0
   4bec8:	cmp	r5, #3
   4becc:	ble	4be30 <bcmp@plt+0x39b54>
   4bed0:	ldrh	r0, [r6]
   4bed4:	cmp	r0, #4
   4bed8:	bcc	4be30 <bcmp@plt+0x39b54>
   4bedc:	cmp	r5, r0
   4bee0:	blt	4be30 <bcmp@plt+0x39b54>
   4bee4:	ldrh	r1, [r6, #2]
   4bee8:	cmp	r1, #5
   4beec:	beq	4be98 <bcmp@plt+0x39bbc>
   4bef0:	cmp	r1, #4
   4bef4:	bne	4beb8 <bcmp@plt+0x39bdc>
   4bef8:	ldr	sl, [r6, #4]
   4befc:	b	4beb4 <bcmp@plt+0x39bd8>
   4bf00:	ldr	r1, [pc, #196]	; 4bfcc <bcmp@plt+0x39cf0>
   4bf04:	mov	r0, #2
   4bf08:	add	r1, pc, r1
   4bf0c:	bl	40d10 <bcmp@plt+0x2ea34>
   4bf10:	b	4bfbc <bcmp@plt+0x39ce0>
   4bf14:	bl	11eb0 <__errno_location@plt>
   4bf18:	ldr	r0, [r0]
   4bf1c:	bl	11e2c <strerror@plt>
   4bf20:	ldr	r1, [pc, #184]	; 4bfe0 <bcmp@plt+0x39d04>
   4bf24:	mov	r2, r0
   4bf28:	mov	r0, #1
   4bf2c:	add	r1, pc, r1
   4bf30:	bl	40d10 <bcmp@plt+0x2ea34>
   4bf34:	mov	r4, #0
   4bf38:	b	4bfbc <bcmp@plt+0x39ce0>
   4bf3c:	ldr	r0, [pc, #140]	; 4bfd0 <bcmp@plt+0x39cf4>
   4bf40:	ldr	r0, [pc, r0]
   4bf44:	ldr	r0, [r0]
   4bf48:	cmp	r0, #3
   4bf4c:	blt	4bf64 <bcmp@plt+0x39c88>
   4bf50:	ldr	r1, [pc, #124]	; 4bfd4 <bcmp@plt+0x39cf8>
   4bf54:	ldr	r2, [sp, #4]
   4bf58:	mov	r0, #7
   4bf5c:	add	r1, pc, r1
   4bf60:	bl	40d10 <bcmp@plt+0x2ea34>
   4bf64:	mov	r0, r6
   4bf68:	bl	11f1c <close@plt>
   4bf6c:	mov	r4, #0
   4bf70:	b	4bfbc <bcmp@plt+0x39ce0>
   4bf74:	ldr	r0, [sp, #8]
   4bf78:	bl	11f1c <close@plt>
   4bf7c:	ldr	r0, [pc, #84]	; 4bfd8 <bcmp@plt+0x39cfc>
   4bf80:	ldr	r0, [pc, r0]
   4bf84:	ldr	r0, [r0]
   4bf88:	cmp	r0, #3
   4bf8c:	blt	4bfb0 <bcmp@plt+0x39cd4>
   4bf90:	sub	r0, fp, #64	; 0x40
   4bf94:	bl	342fc <bcmp@plt+0x22020>
   4bf98:	ldr	r1, [pc, #60]	; 4bfdc <bcmp@plt+0x39d00>
   4bf9c:	ldr	r2, [sp, #4]
   4bfa0:	mov	r3, r0
   4bfa4:	mov	r0, #7
   4bfa8:	add	r1, pc, r1
   4bfac:	bl	40d10 <bcmp@plt+0x2ea34>
   4bfb0:	sub	r0, fp, #64	; 0x40
   4bfb4:	bl	34af8 <bcmp@plt+0x2281c>
   4bfb8:	mov	r4, r0
   4bfbc:	mov	r0, r4
   4bfc0:	sub	sp, fp, #28
   4bfc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4bfc8:	andeq	r5, r1, ip, lsr sp
   4bfcc:	ldrdeq	r5, [r1], -r8
   4bfd0:	andeq	sl, r2, r8, asr #8
   4bfd4:	andeq	r5, r1, fp, ror #17
   4bfd8:	andeq	sl, r2, r8, lsl #8
   4bfdc:	ldrdeq	r5, [r1], -r6
   4bfe0:	andeq	r5, r1, sl, ror #17
   4bfe4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4bfe8:	add	fp, sp, #24
   4bfec:	mov	r1, #10
   4bff0:	bl	4b8a4 <bcmp@plt+0x395c8>
   4bff4:	ldr	r7, [pc, #216]	; 4c0d4 <bcmp@plt+0x39df8>
   4bff8:	mov	r4, r0
   4bffc:	mov	r8, #0
   4c000:	ldr	r7, [pc, r7]
   4c004:	ldr	r0, [r7]
   4c008:	cmp	r0, #0
   4c00c:	beq	4c01c <bcmp@plt+0x39d40>
   4c010:	cmp	r0, #1
   4c014:	beq	4c070 <bcmp@plt+0x39d94>
   4c018:	b	4c0c4 <bcmp@plt+0x39de8>
   4c01c:	ldr	r5, [r4, #4]
   4c020:	mov	r8, #0
   4c024:	cmp	r5, r4
   4c028:	beq	4c064 <bcmp@plt+0x39d88>
   4c02c:	ldr	r6, [r5, #8]
   4c030:	mov	r0, r6
   4c034:	bl	35210 <bcmp@plt+0x22f34>
   4c038:	ldr	r0, [r0]
   4c03c:	and	r0, r0, #224	; 0xe0
   4c040:	cmp	r0, #32
   4c044:	beq	4c058 <bcmp@plt+0x39d7c>
   4c048:	ldr	r5, [r5, #4]
   4c04c:	cmp	r5, r4
   4c050:	bne	4c02c <bcmp@plt+0x39d50>
   4c054:	b	4c064 <bcmp@plt+0x39d88>
   4c058:	mov	r0, r6
   4c05c:	bl	34af8 <bcmp@plt+0x2281c>
   4c060:	mov	r8, r0
   4c064:	ldr	r0, [r7]
   4c068:	cmp	r0, #1
   4c06c:	bne	4c0c4 <bcmp@plt+0x39de8>
   4c070:	ldr	r7, [r4, #4]
   4c074:	cmp	r7, r4
   4c078:	beq	4c0c4 <bcmp@plt+0x39de8>
   4c07c:	movw	r9, #49407	; 0xc0ff
   4c080:	movw	r5, #49406	; 0xc0fe
   4c084:	ldr	r6, [r7, #8]
   4c088:	mov	r0, r6
   4c08c:	bl	35210 <bcmp@plt+0x22f34>
   4c090:	ldr	r0, [r0]
   4c094:	and	r1, r0, r9
   4c098:	cmp	r1, r5
   4c09c:	andne	r0, r0, #254	; 0xfe
   4c0a0:	cmpne	r0, #252	; 0xfc
   4c0a4:	beq	4c0b8 <bcmp@plt+0x39ddc>
   4c0a8:	ldr	r7, [r7, #4]
   4c0ac:	cmp	r7, r4
   4c0b0:	bne	4c084 <bcmp@plt+0x39da8>
   4c0b4:	b	4c0c4 <bcmp@plt+0x39de8>
   4c0b8:	mov	r0, r6
   4c0bc:	bl	34af8 <bcmp@plt+0x2281c>
   4c0c0:	mov	r8, r0
   4c0c4:	mov	r0, r4
   4c0c8:	bl	3e398 <bcmp@plt+0x2c0bc>
   4c0cc:	mov	r0, r8
   4c0d0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4c0d4:	andeq	sl, r2, ip, lsl #7
   4c0d8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4c0dc:	add	fp, sp, #24
   4c0e0:	sub	sp, sp, #8192	; 0x2000
   4c0e4:	mov	r4, r0
   4c0e8:	bl	1215c <if_nametoindex@plt>
   4c0ec:	cmp	r0, #0
   4c0f0:	beq	4c118 <bcmp@plt+0x39e3c>
   4c0f4:	mov	r5, r0
   4c0f8:	bl	487e8 <bcmp@plt+0x3650c>
   4c0fc:	cmn	r0, #9
   4c100:	bne	4c134 <bcmp@plt+0x39e58>
   4c104:	ldr	r1, [pc, #352]	; 4c26c <bcmp@plt+0x39f90>
   4c108:	mov	r0, #2
   4c10c:	add	r1, pc, r1
   4c110:	bl	40d10 <bcmp@plt+0x2ea34>
   4c114:	b	4c258 <bcmp@plt+0x39f7c>
   4c118:	ldr	r1, [pc, #328]	; 4c268 <bcmp@plt+0x39f8c>
   4c11c:	mov	r0, #2
   4c120:	mov	r2, r4
   4c124:	add	r1, pc, r1
   4c128:	bl	40d10 <bcmp@plt+0x2ea34>
   4c12c:	mov	r7, #250	; 0xfa
   4c130:	b	4c25c <bcmp@plt+0x39f80>
   4c134:	add	r6, sp, #4096	; 0x1000
   4c138:	mov	r4, r0
   4c13c:	mov	r1, #0
   4c140:	movw	r2, #4088	; 0xff8
   4c144:	add	r0, r6, #8
   4c148:	bl	12144 <memset@plt>
   4c14c:	mov	r1, #17
   4c150:	mov	r0, #32
   4c154:	mov	r2, #32
   4c158:	mov	r3, #0
   4c15c:	strb	r1, [r6, #16]
   4c160:	movw	r1, #18
   4c164:	movt	r1, #769	; 0x301
   4c168:	strd	r0, [r6]
   4c16c:	mov	r0, r4
   4c170:	mov	r1, r6
   4c174:	bl	11d90 <send@plt>
   4c178:	cmp	r0, #0
   4c17c:	bmi	4c230 <bcmp@plt+0x39f54>
   4c180:	mov	r6, sp
   4c184:	mov	r0, r4
   4c188:	mov	r2, #4096	; 0x1000
   4c18c:	mov	r3, #64	; 0x40
   4c190:	mov	r1, r6
   4c194:	bl	12264 <recv@plt>
   4c198:	mov	r7, #250	; 0xfa
   4c19c:	cmp	r0, #1
   4c1a0:	bge	4c1c4 <bcmp@plt+0x39ee8>
   4c1a4:	b	4c224 <bcmp@plt+0x39f48>
   4c1a8:	mov	r0, r4
   4c1ac:	mov	r1, r6
   4c1b0:	mov	r2, #4096	; 0x1000
   4c1b4:	mov	r3, #64	; 0x40
   4c1b8:	bl	12264 <recv@plt>
   4c1bc:	cmp	r0, #0
   4c1c0:	ble	4c224 <bcmp@plt+0x39f48>
   4c1c4:	cmp	r0, #16
   4c1c8:	bcc	4c1a8 <bcmp@plt+0x39ecc>
   4c1cc:	mov	r1, r6
   4c1d0:	b	4c1ec <bcmp@plt+0x39f10>
   4c1d4:	add	r2, r2, #3
   4c1d8:	bic	r2, r2, #3
   4c1dc:	sub	r0, r0, r2
   4c1e0:	add	r1, r1, r2
   4c1e4:	cmp	r0, #15
   4c1e8:	bls	4c1a8 <bcmp@plt+0x39ecc>
   4c1ec:	ldr	r2, [r1]
   4c1f0:	cmp	r2, #16
   4c1f4:	bcc	4c1a8 <bcmp@plt+0x39ecc>
   4c1f8:	cmp	r2, r0
   4c1fc:	bhi	4c1a8 <bcmp@plt+0x39ecc>
   4c200:	ldrh	r3, [r1, #4]
   4c204:	cmp	r3, #16
   4c208:	bne	4c1d4 <bcmp@plt+0x39ef8>
   4c20c:	ldr	r3, [r1, #20]
   4c210:	cmp	r3, r5
   4c214:	bne	4c1d4 <bcmp@plt+0x39ef8>
   4c218:	ldr	r0, [r1, #24]
   4c21c:	ubfx	r7, r0, #6, #1
   4c220:	b	4c1a8 <bcmp@plt+0x39ecc>
   4c224:	mov	r0, r4
   4c228:	bl	11f1c <close@plt>
   4c22c:	b	4c25c <bcmp@plt+0x39f80>
   4c230:	bl	11eb0 <__errno_location@plt>
   4c234:	ldr	r0, [r0]
   4c238:	bl	11e2c <strerror@plt>
   4c23c:	ldr	r1, [pc, #44]	; 4c270 <bcmp@plt+0x39f94>
   4c240:	mov	r2, r0
   4c244:	mov	r0, #2
   4c248:	add	r1, pc, r1
   4c24c:	bl	40d10 <bcmp@plt+0x2ea34>
   4c250:	mov	r0, r4
   4c254:	bl	11f1c <close@plt>
   4c258:	mov	r7, #247	; 0xf7
   4c25c:	uxtb	r0, r7
   4c260:	sub	sp, fp, #24
   4c264:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4c268:	andeq	r5, r1, pc, lsl #15
   4c26c:	ldrdeq	r5, [r1], -r4
   4c270:	andeq	r5, r1, fp, asr #13
   4c274:	b	1215c <if_nametoindex@plt>
   4c278:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4c27c:	add	fp, sp, #24
   4c280:	sub	sp, sp, #32
   4c284:	mov	r4, r1
   4c288:	mov	r9, r0
   4c28c:	mov	r0, #2
   4c290:	mov	r1, #2
   4c294:	mov	r2, #0
   4c298:	mov	r8, #2
   4c29c:	bl	11d60 <socket@plt>
   4c2a0:	vmov.i32	q8, #0	; 0x00000000
   4c2a4:	mov	r5, sp
   4c2a8:	mov	r6, r0
   4c2ac:	mov	r1, r9
   4c2b0:	mov	r2, #15
   4c2b4:	add	r0, r5, #16
   4c2b8:	mov	r7, r5
   4c2bc:	vst1.64	{d16-d17}, [r0]
   4c2c0:	mov	r0, #18
   4c2c4:	strh	r8, [sp, #16]
   4c2c8:	vst1.64	{d16-d17}, [r7], r0
   4c2cc:	mov	r0, r5
   4c2d0:	bl	11f4c <strncpy@plt>
   4c2d4:	mov	r0, r6
   4c2d8:	movw	r1, #35111	; 0x8927
   4c2dc:	mov	r2, r5
   4c2e0:	bl	122a0 <ioctl@plt>
   4c2e4:	mov	r0, r6
   4c2e8:	bl	11f1c <close@plt>
   4c2ec:	ldr	r0, [r7]
   4c2f0:	str	r0, [r4]
   4c2f4:	ldrh	r0, [sp, #22]
   4c2f8:	strh	r0, [r4, #4]
   4c2fc:	sub	sp, fp, #24
   4c300:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4c304:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4c308:	add	fp, sp, #24
   4c30c:	sub	sp, sp, #4096	; 0x1000
   4c310:	mov	r8, sp
   4c314:	mov	r5, r1
   4c318:	mov	r6, r0
   4c31c:	mov	r1, #0
   4c320:	movw	r2, #4088	; 0xff8
   4c324:	mov	r7, #0
   4c328:	add	r0, r8, #8
   4c32c:	bl	12144 <memset@plt>
   4c330:	mov	r0, #28
   4c334:	mov	r4, #1
   4c338:	cmp	r6, #0
   4c33c:	mov	r1, r8
   4c340:	mov	r2, #28
   4c344:	mov	r3, #0
   4c348:	str	r0, [sp]
   4c34c:	mov	r0, #4
   4c350:	strb	r4, [sp, #23]
   4c354:	mvneq	r6, #1
   4c358:	strh	r0, [sp, #21]
   4c35c:	movw	r0, #26
   4c360:	strb	r6, [sp, #20]
   4c364:	strb	r5, [sp, #16]
   4c368:	movt	r0, #769	; 0x301
   4c36c:	str	r0, [sp, #4]
   4c370:	strb	r7, [sp, #19]
   4c374:	strh	r7, [sp, #17]
   4c378:	ldr	r0, [pc, #68]	; 4c3c4 <bcmp@plt+0x3a0e8>
   4c37c:	ldr	r0, [pc, r0]
   4c380:	ldr	r0, [r0, #52]	; 0x34
   4c384:	ldr	r0, [r0]
   4c388:	bl	11d90 <send@plt>
   4c38c:	cmn	r0, #1
   4c390:	bgt	4c3b8 <bcmp@plt+0x3a0dc>
   4c394:	bl	11eb0 <__errno_location@plt>
   4c398:	ldr	r0, [r0]
   4c39c:	bl	11e2c <strerror@plt>
   4c3a0:	ldr	r1, [pc, #32]	; 4c3c8 <bcmp@plt+0x3a0ec>
   4c3a4:	mov	r2, r0
   4c3a8:	mov	r0, #1
   4c3ac:	add	r1, pc, r1
   4c3b0:	bl	40d10 <bcmp@plt+0x2ea34>
   4c3b4:	mov	r4, #0
   4c3b8:	mov	r0, r4
   4c3bc:	sub	sp, fp, #24
   4c3c0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4c3c4:	andeq	r9, r2, r0, lsr pc
   4c3c8:	muleq	r1, sp, r5
   4c3cc:	push	{r4, sl, fp, lr}
   4c3d0:	add	fp, sp, #8
   4c3d4:	mov	r0, #4
   4c3d8:	bl	44994 <bcmp@plt+0x326b8>
   4c3dc:	cmp	r0, #0
   4c3e0:	beq	4c424 <bcmp@plt+0x3a148>
   4c3e4:	mov	r4, r0
   4c3e8:	ldr	r0, [pc, #60]	; 4c42c <bcmp@plt+0x3a150>
   4c3ec:	ldr	r0, [pc, r0]
   4c3f0:	str	r4, [r0, #52]	; 0x34
   4c3f4:	bl	487e8 <bcmp@plt+0x3650c>
   4c3f8:	str	r0, [r4]
   4c3fc:	mov	r3, r0
   4c400:	mov	r2, #0
   4c404:	ldr	r0, [pc, #36]	; 4c430 <bcmp@plt+0x3a154>
   4c408:	ldr	r0, [pc, r0]
   4c40c:	ldr	r0, [r0]
   4c410:	ldr	r1, [pc, #28]	; 4c434 <bcmp@plt+0x3a158>
   4c414:	ldr	r1, [pc, r1]
   4c418:	bl	47a14 <bcmp@plt+0x35738>
   4c41c:	mov	r0, #1
   4c420:	pop	{r4, sl, fp, pc}
   4c424:	mov	r0, #0
   4c428:	pop	{r4, sl, fp, pc}
   4c42c:	andeq	r9, r2, r0, asr #29
   4c430:	andeq	r9, r2, r0, lsl #30
   4c434:	andeq	r9, r2, r4, lsl #29
   4c438:	ldr	r0, [pc, #8]	; 4c448 <bcmp@plt+0x3a16c>
   4c43c:	ldr	r0, [pc, r0]
   4c440:	ldr	r0, [r0, #52]	; 0x34
   4c444:	b	11f10 <free@plt>
   4c448:	andeq	r9, r2, r0, ror lr
   4c44c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4c450:	add	fp, sp, #24
   4c454:	sub	sp, sp, #24
   4c458:	sub	sp, sp, #8192	; 0x2000
   4c45c:	ldr	r0, [pc, #384]	; 4c5e4 <bcmp@plt+0x3a308>
   4c460:	ldr	r0, [pc, r0]
   4c464:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   4c468:	mov	r5, r0
   4c46c:	bl	487e8 <bcmp@plt+0x3650c>
   4c470:	cmn	r0, #9
   4c474:	bne	4c48c <bcmp@plt+0x3a1b0>
   4c478:	ldr	r1, [pc, #360]	; 4c5e8 <bcmp@plt+0x3a30c>
   4c47c:	mov	r0, #2
   4c480:	add	r1, pc, r1
   4c484:	bl	40d10 <bcmp@plt+0x2ea34>
   4c488:	b	4c5d4 <bcmp@plt+0x3a2f8>
   4c48c:	add	lr, sp, #4096	; 0x1000
   4c490:	mov	r9, r0
   4c494:	mov	r1, #0
   4c498:	movw	r2, #4088	; 0xff8
   4c49c:	add	r6, lr, #16
   4c4a0:	add	r0, r6, #8
   4c4a4:	bl	12144 <memset@plt>
   4c4a8:	mov	r1, #17
   4c4ac:	mov	r0, #32
   4c4b0:	mov	r2, #32
   4c4b4:	mov	r3, #0
   4c4b8:	strb	r1, [r6, #16]
   4c4bc:	movw	r1, #18
   4c4c0:	movt	r1, #769	; 0x301
   4c4c4:	strd	r0, [r6]
   4c4c8:	mov	r0, r9
   4c4cc:	mov	r1, r6
   4c4d0:	bl	11d90 <send@plt>
   4c4d4:	cmp	r0, #0
   4c4d8:	bmi	4c5ac <bcmp@plt+0x3a2d0>
   4c4dc:	add	r8, sp, #16
   4c4e0:	mov	r0, r9
   4c4e4:	mov	r2, #4096	; 0x1000
   4c4e8:	mov	r3, #64	; 0x40
   4c4ec:	mov	r1, r8
   4c4f0:	bl	12264 <recv@plt>
   4c4f4:	cmp	r0, #1
   4c4f8:	blt	4c5a0 <bcmp@plt+0x3a2c4>
   4c4fc:	mov	r6, r0
   4c500:	mov	r7, sp
   4c504:	cmp	r6, #16
   4c508:	bcs	4c534 <bcmp@plt+0x3a258>
   4c50c:	mov	r0, r9
   4c510:	mov	r1, r8
   4c514:	mov	r2, #4096	; 0x1000
   4c518:	mov	r3, #64	; 0x40
   4c51c:	bl	12264 <recv@plt>
   4c520:	mov	r6, r0
   4c524:	cmp	r0, #0
   4c528:	ble	4c5a0 <bcmp@plt+0x3a2c4>
   4c52c:	cmp	r6, #16
   4c530:	bcc	4c50c <bcmp@plt+0x3a230>
   4c534:	mov	r4, r8
   4c538:	b	4c558 <bcmp@plt+0x3a27c>
   4c53c:	ldr	r0, [r4]
   4c540:	add	r0, r0, #3
   4c544:	bic	r0, r0, #3
   4c548:	sub	r6, r6, r0
   4c54c:	add	r4, r4, r0
   4c550:	cmp	r6, #15
   4c554:	bls	4c50c <bcmp@plt+0x3a230>
   4c558:	ldr	r0, [r4]
   4c55c:	cmp	r0, #16
   4c560:	bcc	4c50c <bcmp@plt+0x3a230>
   4c564:	cmp	r0, r6
   4c568:	bhi	4c50c <bcmp@plt+0x3a230>
   4c56c:	ldrh	r0, [r4, #4]
   4c570:	cmp	r0, #16
   4c574:	bne	4c53c <bcmp@plt+0x3a260>
   4c578:	ldr	r0, [r4, #20]
   4c57c:	mov	r1, r7
   4c580:	bl	12210 <if_indextoname@plt>
   4c584:	cmp	r0, #0
   4c588:	beq	4c53c <bcmp@plt+0x3a260>
   4c58c:	mov	r0, r7
   4c590:	bl	12030 <strdup@plt>
   4c594:	mov	r1, r5
   4c598:	bl	3dd80 <bcmp@plt+0x2baa4>
   4c59c:	b	4c53c <bcmp@plt+0x3a260>
   4c5a0:	mov	r0, r9
   4c5a4:	bl	11f1c <close@plt>
   4c5a8:	b	4c5d8 <bcmp@plt+0x3a2fc>
   4c5ac:	bl	11eb0 <__errno_location@plt>
   4c5b0:	ldr	r0, [r0]
   4c5b4:	bl	11e2c <strerror@plt>
   4c5b8:	ldr	r1, [pc, #44]	; 4c5ec <bcmp@plt+0x3a310>
   4c5bc:	mov	r2, r0
   4c5c0:	mov	r0, #2
   4c5c4:	add	r1, pc, r1
   4c5c8:	bl	40d10 <bcmp@plt+0x2ea34>
   4c5cc:	mov	r0, r9
   4c5d0:	bl	11f1c <close@plt>
   4c5d4:	mov	r5, #0
   4c5d8:	mov	r0, r5
   4c5dc:	sub	sp, fp, #24
   4c5e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4c5e4:	andeq	r9, r2, r8, asr #28
   4c5e8:	ldrdeq	r5, [r1], -r9
   4c5ec:	andeq	r5, r1, r8, asr #1
   4c5f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c5f4:	add	fp, sp, #28
   4c5f8:	sub	sp, sp, #28
   4c5fc:	sub	sp, sp, #1024	; 0x400
   4c600:	ldr	r0, [pc, #332]	; 4c754 <bcmp@plt+0x3a478>
   4c604:	ldr	r0, [pc, r0]
   4c608:	ldr	r0, [r0]
   4c60c:	cmp	r0, #1
   4c610:	blt	4c624 <bcmp@plt+0x3a348>
   4c614:	ldr	r1, [pc, #316]	; 4c758 <bcmp@plt+0x3a47c>
   4c618:	mov	r0, #5
   4c61c:	add	r1, pc, r1
   4c620:	bl	40d10 <bcmp@plt+0x2ea34>
   4c624:	sub	r0, fp, #36	; 0x24
   4c628:	bl	11d54 <getifaddrs@plt>
   4c62c:	cmn	r0, #1
   4c630:	bne	4c648 <bcmp@plt+0x3a36c>
   4c634:	ldr	r1, [pc, #288]	; 4c75c <bcmp@plt+0x3a480>
   4c638:	mov	r0, #1
   4c63c:	add	r1, pc, r1
   4c640:	bl	40d10 <bcmp@plt+0x2ea34>
   4c644:	bl	4e79c <bcmp@plt+0x3c4c0>
   4c648:	ldr	r0, [pc, #272]	; 4c760 <bcmp@plt+0x3a484>
   4c64c:	ldr	r0, [pc, r0]
   4c650:	bl	49148 <bcmp@plt+0x36e6c>
   4c654:	ldr	r7, [fp, #-36]	; 0xffffffdc
   4c658:	mov	r4, r0
   4c65c:	cmp	r7, #0
   4c660:	beq	4c740 <bcmp@plt+0x3a464>
   4c664:	ldr	sl, [pc, #248]	; 4c764 <bcmp@plt+0x3a488>
   4c668:	mov	r8, #1
   4c66c:	mov	r9, #0
   4c670:	add	r5, sp, #19
   4c674:	add	sl, pc, sl
   4c678:	b	4c69c <bcmp@plt+0x3a3c0>
   4c67c:	bl	12054 <gai_strerror@plt>
   4c680:	mov	r2, r0
   4c684:	mov	r0, #3
   4c688:	mov	r1, sl
   4c68c:	bl	40d10 <bcmp@plt+0x2ea34>
   4c690:	ldr	r7, [r7]
   4c694:	cmp	r7, #0
   4c698:	beq	4c738 <bcmp@plt+0x3a45c>
   4c69c:	ldr	r0, [r7, #12]
   4c6a0:	cmp	r0, #0
   4c6a4:	beq	4c690 <bcmp@plt+0x3a3b4>
   4c6a8:	ldrh	r1, [r0]
   4c6ac:	orr	r2, r1, #8
   4c6b0:	cmp	r2, #10
   4c6b4:	bne	4c690 <bcmp@plt+0x3a3b4>
   4c6b8:	cmp	r1, #2
   4c6bc:	mov	r1, #28
   4c6c0:	mov	r2, r5
   4c6c4:	movw	r3, #1025	; 0x401
   4c6c8:	str	r9, [sp]
   4c6cc:	str	r9, [sp, #4]
   4c6d0:	str	r8, [sp, #8]
   4c6d4:	movweq	r1, #16
   4c6d8:	bl	121e0 <getnameinfo@plt>
   4c6dc:	cmp	r0, #0
   4c6e0:	bne	4c67c <bcmp@plt+0x3a3a0>
   4c6e4:	mov	r0, r5
   4c6e8:	bl	12030 <strdup@plt>
   4c6ec:	mov	r6, r0
   4c6f0:	ldr	r0, [r7, #4]
   4c6f4:	bl	12030 <strdup@plt>
   4c6f8:	mov	r2, r0
   4c6fc:	mov	r0, r4
   4c700:	mov	r1, r6
   4c704:	bl	4917c <bcmp@plt+0x36ea0>
   4c708:	ldr	r0, [pc, #88]	; 4c768 <bcmp@plt+0x3a48c>
   4c70c:	ldr	r0, [pc, r0]
   4c710:	ldr	r0, [r0]
   4c714:	cmp	r0, #2
   4c718:	blt	4c690 <bcmp@plt+0x3a3b4>
   4c71c:	ldr	r2, [r7, #4]
   4c720:	ldr	r1, [pc, #68]	; 4c76c <bcmp@plt+0x3a490>
   4c724:	mov	r0, #6
   4c728:	mov	r3, r5
   4c72c:	add	r1, pc, r1
   4c730:	bl	40d10 <bcmp@plt+0x2ea34>
   4c734:	b	4c690 <bcmp@plt+0x3a3b4>
   4c738:	ldr	r0, [fp, #-36]	; 0xffffffdc
   4c73c:	b	4c744 <bcmp@plt+0x3a468>
   4c740:	mov	r0, #0
   4c744:	bl	11e74 <freeifaddrs@plt>
   4c748:	mov	r0, r4
   4c74c:	sub	sp, fp, #28
   4c750:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c754:	andeq	r9, r2, r4, lsl #27
   4c758:	andeq	r5, r1, pc, asr r3
   4c75c:	andeq	r5, r1, r8, ror #6
   4c760:	andeq	r9, r2, ip, asr ip
   4c764:	andeq	r5, r1, r5, ror #6
   4c768:	andeq	r9, r2, ip, ror ip
   4c76c:	ldrdeq	r5, [r1], -ip
   4c770:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c774:	add	fp, sp, #28
   4c778:	sub	sp, sp, #4
   4c77c:	vpush	{d8-d9}
   4c780:	sub	sp, sp, #72	; 0x48
   4c784:	sub	sp, sp, #4096	; 0x1000
   4c788:	str	r0, [sp, #4]
   4c78c:	ldr	r0, [r0, #12]
   4c790:	add	sl, sp, #8
   4c794:	mov	r2, #4096	; 0x1000
   4c798:	mov	r3, #64	; 0x40
   4c79c:	mov	r1, sl
   4c7a0:	bl	12264 <recv@plt>
   4c7a4:	cmp	r0, #1
   4c7a8:	blt	4caf0 <bcmp@plt+0x3a814>
   4c7ac:	ldr	r9, [pc, #848]	; 4cb04 <bcmp@plt+0x3a828>
   4c7b0:	vmov.i32	q4, #0	; 0x00000000
   4c7b4:	mov	r7, r0
   4c7b8:	mov	r4, #12
   4c7bc:	sub	r6, fp, #80	; 0x50
   4c7c0:	ldr	r9, [pc, r9]
   4c7c4:	cmp	r7, #16
   4c7c8:	bge	4c808 <bcmp@plt+0x3a52c>
   4c7cc:	mov	r0, sl
   4c7d0:	mov	r1, #0
   4c7d4:	mov	r2, #4096	; 0x1000
   4c7d8:	bl	12144 <memset@plt>
   4c7dc:	ldr	r0, [sp, #4]
   4c7e0:	mov	r1, sl
   4c7e4:	mov	r2, #4096	; 0x1000
   4c7e8:	mov	r3, #64	; 0x40
   4c7ec:	ldr	r0, [r0, #12]
   4c7f0:	bl	12264 <recv@plt>
   4c7f4:	mov	r7, r0
   4c7f8:	cmp	r0, #0
   4c7fc:	ble	4caf0 <bcmp@plt+0x3a814>
   4c800:	cmp	r7, #16
   4c804:	blt	4c7cc <bcmp@plt+0x3a4f0>
   4c808:	mov	r5, sl
   4c80c:	b	4c834 <bcmp@plt+0x3a558>
   4c810:	mov	r0, r5
   4c814:	bl	4cce8 <bcmp@plt+0x3aa0c>
   4c818:	ldr	r0, [r5]
   4c81c:	add	r0, r0, #3
   4c820:	bic	r0, r0, #3
   4c824:	sub	r7, r7, r0
   4c828:	add	r5, r5, r0
   4c82c:	cmp	r7, #15
   4c830:	ble	4c7cc <bcmp@plt+0x3a4f0>
   4c834:	ldr	r0, [r5]
   4c838:	cmp	r0, #16
   4c83c:	bcc	4c7cc <bcmp@plt+0x3a4f0>
   4c840:	cmp	r0, r7
   4c844:	bhi	4c7cc <bcmp@plt+0x3a4f0>
   4c848:	ldrh	r1, [r5, #4]
   4c84c:	sub	r1, r1, #3
   4c850:	cmp	r1, #22
   4c854:	bhi	4c818 <bcmp@plt+0x3a53c>
   4c858:	add	r2, pc, #4
   4c85c:	ldr	r1, [r2, r1, lsl #2]
   4c860:	add	pc, r2, r1
   4c864:			; <UNDEFINED> instruction: 0xffffff68
   4c868:			; <UNDEFINED> instruction: 0xffffffb4
   4c86c:			; <UNDEFINED> instruction: 0xffffffb4
   4c870:			; <UNDEFINED> instruction: 0xffffffb4
   4c874:			; <UNDEFINED> instruction: 0xffffffb4
   4c878:			; <UNDEFINED> instruction: 0xffffffb4
   4c87c:			; <UNDEFINED> instruction: 0xffffffb4
   4c880:			; <UNDEFINED> instruction: 0xffffffb4
   4c884:			; <UNDEFINED> instruction: 0xffffffb4
   4c888:			; <UNDEFINED> instruction: 0xffffffb4
   4c88c:			; <UNDEFINED> instruction: 0xffffffb4
   4c890:			; <UNDEFINED> instruction: 0xffffffb4
   4c894:			; <UNDEFINED> instruction: 0xffffffb4
   4c898:	andeq	r0, r0, ip, asr r0
   4c89c:			; <UNDEFINED> instruction: 0xffffffb4
   4c8a0:			; <UNDEFINED> instruction: 0xffffffb4
   4c8a4:			; <UNDEFINED> instruction: 0xffffffb4
   4c8a8:	andeq	r0, r0, ip, ror r0
   4c8ac:	andeq	r0, r0, r4, lsr #1
   4c8b0:			; <UNDEFINED> instruction: 0xffffffb4
   4c8b4:			; <UNDEFINED> instruction: 0xffffffb4
   4c8b8:	andeq	r0, r0, r8, asr #2
   4c8bc:	andeq	r0, r0, ip, lsl #3
   4c8c0:	ldr	r0, [r9]
   4c8c4:	cmp	r0, #2
   4c8c8:	blt	4c810 <bcmp@plt+0x3a534>
   4c8cc:	ldr	r1, [pc, #572]	; 4cb10 <bcmp@plt+0x3a834>
   4c8d0:	mov	r0, #6
   4c8d4:	add	r1, pc, r1
   4c8d8:	bl	40d10 <bcmp@plt+0x2ea34>
   4c8dc:	b	4c810 <bcmp@plt+0x3a534>
   4c8e0:	ldr	r0, [r9]
   4c8e4:	cmp	r0, #2
   4c8e8:	blt	4c8fc <bcmp@plt+0x3a620>
   4c8ec:	ldr	r1, [pc, #532]	; 4cb08 <bcmp@plt+0x3a82c>
   4c8f0:	mov	r0, #6
   4c8f4:	add	r1, pc, r1
   4c8f8:	bl	40d10 <bcmp@plt+0x2ea34>
   4c8fc:	mov	r0, r5
   4c900:	bl	4cb24 <bcmp@plt+0x3a848>
   4c904:	b	4c818 <bcmp@plt+0x3a53c>
   4c908:	ldr	r0, [r9]
   4c90c:	cmp	r0, #2
   4c910:	blt	4c924 <bcmp@plt+0x3a648>
   4c914:	ldr	r1, [pc, #496]	; 4cb0c <bcmp@plt+0x3a830>
   4c918:	mov	r0, #6
   4c91c:	add	r1, pc, r1
   4c920:	bl	40d10 <bcmp@plt+0x2ea34>
   4c924:	mov	r0, r6
   4c928:	ldr	r8, [r5, #20]
   4c92c:	vst1.64	{d8-d9}, [r0], r4
   4c930:	vst1.32	{d8-d9}, [r0]
   4c934:	ldr	r0, [r5]
   4c938:	sub	r1, r0, #24
   4c93c:	cmp	r1, #4
   4c940:	blt	4cadc <bcmp@plt+0x3a800>
   4c944:	add	r0, r5, #24
   4c948:	b	4c970 <bcmp@plt+0x3a694>
   4c94c:	ldrh	r3, [r0, #2]
   4c950:	cmp	r3, #1
   4c954:	beq	4cacc <bcmp@plt+0x3a7f0>
   4c958:	add	r2, r2, #3
   4c95c:	bic	r2, r2, #3
   4c960:	sub	r1, r1, r2
   4c964:	add	r0, r0, r2
   4c968:	cmp	r1, #3
   4c96c:	ble	4cadc <bcmp@plt+0x3a800>
   4c970:	ldrh	r2, [r0]
   4c974:	cmp	r2, #4
   4c978:	bcc	4cadc <bcmp@plt+0x3a800>
   4c97c:	cmp	r1, r2
   4c980:	blt	4cadc <bcmp@plt+0x3a800>
   4c984:	ldrb	r3, [r5, #16]
   4c988:	cmp	r3, #10
   4c98c:	beq	4c94c <bcmp@plt+0x3a670>
   4c990:	cmp	r3, #2
   4c994:	bne	4c958 <bcmp@plt+0x3a67c>
   4c998:	ldrh	r3, [r0, #2]
   4c99c:	cmp	r3, #2
   4c9a0:	bne	4c958 <bcmp@plt+0x3a67c>
   4c9a4:	mov	r2, #2
   4c9a8:	b	4cad0 <bcmp@plt+0x3a7f4>
   4c9ac:	ldr	r0, [r9]
   4c9b0:	cmp	r0, #2
   4c9b4:	blt	4c9c8 <bcmp@plt+0x3a6ec>
   4c9b8:	ldr	r1, [pc, #340]	; 4cb14 <bcmp@plt+0x3a838>
   4c9bc:	mov	r0, #6
   4c9c0:	add	r1, pc, r1
   4c9c4:	bl	40d10 <bcmp@plt+0x2ea34>
   4c9c8:	ldrb	r0, [r5, #23]
   4c9cc:	cmp	r0, #5
   4c9d0:	beq	4ca34 <bcmp@plt+0x3a758>
   4c9d4:	cmp	r0, #1
   4c9d8:	bne	4c818 <bcmp@plt+0x3a53c>
   4c9dc:	ldr	r1, [r5]
   4c9e0:	add	r0, r5, #16
   4c9e4:	sub	r1, r1, #28
   4c9e8:	bl	4ce98 <bcmp@plt+0x3abbc>
   4c9ec:	b	4c818 <bcmp@plt+0x3a53c>
   4c9f0:	ldr	r1, [r9]
   4c9f4:	cmp	r1, #2
   4c9f8:	blt	4ca10 <bcmp@plt+0x3a734>
   4c9fc:	ldr	r1, [pc, #280]	; 4cb1c <bcmp@plt+0x3a840>
   4ca00:	mov	r0, #6
   4ca04:	add	r1, pc, r1
   4ca08:	bl	40d10 <bcmp@plt+0x2ea34>
   4ca0c:	ldr	r0, [r5]
   4ca10:	ldrb	r2, [r5, #23]
   4ca14:	sub	r1, r0, #28
   4ca18:	add	r0, r5, #16
   4ca1c:	cmp	r2, #5
   4ca20:	beq	4ca54 <bcmp@plt+0x3a778>
   4ca24:	cmp	r2, #1
   4ca28:	bne	4c818 <bcmp@plt+0x3a53c>
   4ca2c:	bl	4d2b4 <bcmp@plt+0x3afd8>
   4ca30:	b	4c818 <bcmp@plt+0x3a53c>
   4ca34:	ldr	r0, [r9]
   4ca38:	cmp	r0, #1
   4ca3c:	blt	4c818 <bcmp@plt+0x3a53c>
   4ca40:	ldr	r1, [pc, #208]	; 4cb18 <bcmp@plt+0x3a83c>
   4ca44:	mov	r0, #5
   4ca48:	add	r1, pc, r1
   4ca4c:	bl	40d10 <bcmp@plt+0x2ea34>
   4ca50:	b	4c818 <bcmp@plt+0x3a53c>
   4ca54:	ldr	r4, [pc, #196]	; 4cb20 <bcmp@plt+0x3a844>
   4ca58:	mov	r3, #12
   4ca5c:	add	r4, pc, r4
   4ca60:	mov	r2, r4
   4ca64:	vld1.64	{d18-d19}, [r4]
   4ca68:	mov	r4, #12
   4ca6c:	vld1.64	{d16-d17}, [r2], r3
   4ca70:	vld1.32	{d20-d21}, [r2]
   4ca74:	mov	r2, r6
   4ca78:	vst1.64	{d18-d19}, [r2], r3
   4ca7c:	vst1.32	{d20-d21}, [r2]
   4ca80:	sub	r2, fp, #112	; 0x70
   4ca84:	vst1.64	{d16-d17}, [r2], r3
   4ca88:	vst1.32	{d20-d21}, [r2]
   4ca8c:	ldrb	r2, [r5, #20]
   4ca90:	cmp	r2, #254	; 0xfe
   4ca94:	beq	4cab0 <bcmp@plt+0x3a7d4>
   4ca98:	cmp	r2, #253	; 0xfd
   4ca9c:	bne	4c818 <bcmp@plt+0x3a53c>
   4caa0:	ldrb	r2, [r0]
   4caa4:	cmp	r2, #128	; 0x80
   4caa8:	bne	4c818 <bcmp@plt+0x3a53c>
   4caac:	b	4cabc <bcmp@plt+0x3a7e0>
   4cab0:	ldrb	r2, [r0]
   4cab4:	cmp	r2, #129	; 0x81
   4cab8:	bne	4c818 <bcmp@plt+0x3a53c>
   4cabc:	sub	r2, fp, #112	; 0x70
   4cac0:	mov	r3, r6
   4cac4:	bl	4d064 <bcmp@plt+0x3ad88>
   4cac8:	b	4c818 <bcmp@plt+0x3a53c>
   4cacc:	mov	r2, #10
   4cad0:	add	r1, r0, #4
   4cad4:	mov	r0, r6
   4cad8:	bl	34ff0 <bcmp@plt+0x22d14>
   4cadc:	mov	r0, #0
   4cae0:	mov	r1, r8
   4cae4:	mov	r2, r6
   4cae8:	bl	4af28 <bcmp@plt+0x38c4c>
   4caec:	b	4c818 <bcmp@plt+0x3a53c>
   4caf0:	mov	r0, #1
   4caf4:	sub	sp, fp, #48	; 0x30
   4caf8:	vpop	{d8-d9}
   4cafc:	add	sp, sp, #4
   4cb00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4cb04:	andeq	r9, r2, r8, asr #23
   4cb08:	andeq	r5, r1, r8, asr r1
   4cb0c:	andeq	r5, r1, r5, ror #2
   4cb10:	andeq	r5, r1, r2, ror #3
   4cb14:	andeq	r5, r1, r4, lsr #2
   4cb18:			; <UNDEFINED> instruction: 0x000151b0
   4cb1c:	andeq	r5, r1, r3, lsl r1
   4cb20:	andeq	r5, r1, ip, lsr r4
   4cb24:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4cb28:	add	fp, sp, #24
   4cb2c:	sub	sp, sp, #32
   4cb30:	ldr	r1, [pc, #232]	; 4cc20 <bcmp@plt+0x3a944>
   4cb34:	mov	r4, r0
   4cb38:	mov	r0, #12
   4cb3c:	add	r1, pc, r1
   4cb40:	vld1.64	{d16-d17}, [r1], r0
   4cb44:	vld1.32	{d18-d19}, [r1]
   4cb48:	mov	r1, sp
   4cb4c:	vst1.64	{d16-d17}, [r1], r0
   4cb50:	vst1.32	{d18-d19}, [r1]
   4cb54:	ldr	r0, [r4]
   4cb58:	sub	r7, r0, #24
   4cb5c:	cmp	r7, #4
   4cb60:	blt	4cc18 <bcmp@plt+0x3a93c>
   4cb64:	ldr	r5, [r4, #20]
   4cb68:	add	r6, r4, #24
   4cb6c:	mov	r8, sp
   4cb70:	b	4cb90 <bcmp@plt+0x3a8b4>
   4cb74:	ldrh	r0, [r6]
   4cb78:	add	r0, r0, #3
   4cb7c:	bic	r0, r0, #3
   4cb80:	sub	r7, r7, r0
   4cb84:	add	r6, r6, r0
   4cb88:	cmp	r7, #3
   4cb8c:	ble	4cc18 <bcmp@plt+0x3a93c>
   4cb90:	ldrh	r0, [r6]
   4cb94:	cmp	r0, #4
   4cb98:	bcc	4cc18 <bcmp@plt+0x3a93c>
   4cb9c:	cmp	r7, r0
   4cba0:	blt	4cc18 <bcmp@plt+0x3a93c>
   4cba4:	ldrb	r0, [r4, #16]
   4cba8:	cmp	r0, #2
   4cbac:	bne	4cbe0 <bcmp@plt+0x3a904>
   4cbb0:	ldrh	r0, [r6, #2]
   4cbb4:	cmp	r0, #2
   4cbb8:	bne	4cb74 <bcmp@plt+0x3a898>
   4cbbc:	add	r1, r6, #4
   4cbc0:	mov	r0, r8
   4cbc4:	mov	r2, #2
   4cbc8:	bl	34ff0 <bcmp@plt+0x22d14>
   4cbcc:	mov	r0, #1
   4cbd0:	mov	r1, r5
   4cbd4:	mov	r2, r8
   4cbd8:	bl	4af28 <bcmp@plt+0x38c4c>
   4cbdc:	ldrb	r0, [r4, #16]
   4cbe0:	cmp	r0, #10
   4cbe4:	bne	4cb74 <bcmp@plt+0x3a898>
   4cbe8:	ldrh	r0, [r6, #2]
   4cbec:	cmp	r0, #1
   4cbf0:	bne	4cb74 <bcmp@plt+0x3a898>
   4cbf4:	add	r1, r6, #4
   4cbf8:	mov	r0, r8
   4cbfc:	mov	r2, #10
   4cc00:	bl	34ff0 <bcmp@plt+0x22d14>
   4cc04:	mov	r0, #1
   4cc08:	mov	r1, r5
   4cc0c:	mov	r2, r8
   4cc10:	bl	4af28 <bcmp@plt+0x38c4c>
   4cc14:	b	4cb74 <bcmp@plt+0x3a898>
   4cc18:	sub	sp, fp, #24
   4cc1c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4cc20:	andeq	r5, r1, ip, asr r3
   4cc24:	push	{r4, r5, fp, lr}
   4cc28:	add	fp, sp, #8
   4cc2c:	sub	sp, sp, #32
   4cc30:	vmov.i32	q8, #0	; 0x00000000
   4cc34:	mov	r1, #12
   4cc38:	mov	r2, sp
   4cc3c:	vst1.64	{d16-d17}, [r2], r1
   4cc40:	vst1.32	{d16-d17}, [r2]
   4cc44:	ldr	r1, [r0]
   4cc48:	ldr	r5, [r0, #20]
   4cc4c:	sub	r2, r1, #24
   4cc50:	cmp	r2, #4
   4cc54:	blt	4ccd0 <bcmp@plt+0x3a9f4>
   4cc58:	add	r1, r0, #24
   4cc5c:	b	4cc84 <bcmp@plt+0x3a9a8>
   4cc60:	ldrh	r4, [r1, #2]
   4cc64:	cmp	r4, #1
   4cc68:	beq	4ccc0 <bcmp@plt+0x3a9e4>
   4cc6c:	add	r3, r3, #3
   4cc70:	bic	r3, r3, #3
   4cc74:	sub	r2, r2, r3
   4cc78:	add	r1, r1, r3
   4cc7c:	cmp	r2, #3
   4cc80:	ble	4ccd0 <bcmp@plt+0x3a9f4>
   4cc84:	ldrh	r3, [r1]
   4cc88:	cmp	r3, #4
   4cc8c:	bcc	4ccd0 <bcmp@plt+0x3a9f4>
   4cc90:	cmp	r2, r3
   4cc94:	blt	4ccd0 <bcmp@plt+0x3a9f4>
   4cc98:	ldrb	r4, [r0, #16]
   4cc9c:	cmp	r4, #10
   4cca0:	beq	4cc60 <bcmp@plt+0x3a984>
   4cca4:	cmp	r4, #2
   4cca8:	bne	4cc6c <bcmp@plt+0x3a990>
   4ccac:	ldrh	r4, [r1, #2]
   4ccb0:	cmp	r4, #2
   4ccb4:	bne	4cc6c <bcmp@plt+0x3a990>
   4ccb8:	mov	r2, #2
   4ccbc:	b	4ccc4 <bcmp@plt+0x3a9e8>
   4ccc0:	mov	r2, #10
   4ccc4:	add	r1, r1, #4
   4ccc8:	mov	r0, sp
   4cccc:	bl	34ff0 <bcmp@plt+0x22d14>
   4ccd0:	mov	r2, sp
   4ccd4:	mov	r0, #0
   4ccd8:	mov	r1, r5
   4ccdc:	bl	4af28 <bcmp@plt+0x38c4c>
   4cce0:	sub	sp, fp, #8
   4cce4:	pop	{r4, r5, fp, pc}
   4cce8:	push	{r4, r5, fp, lr}
   4ccec:	add	fp, sp, #8
   4ccf0:	sub	sp, sp, #16
   4ccf4:	ldr	r4, [r0, #20]
   4ccf8:	mov	r5, r0
   4ccfc:	mov	r0, r4
   4cd00:	bl	4e0d8 <bcmp@plt+0x3bdfc>
   4cd04:	cmp	r0, #0
   4cd08:	mov	r0, r4
   4cd0c:	beq	4cd28 <bcmp@plt+0x3aa4c>
   4cd10:	ldr	r1, [r5, #24]
   4cd14:	ubfx	r2, r1, #6, #1
   4cd18:	mov	r1, r4
   4cd1c:	bl	4b418 <bcmp@plt+0x3913c>
   4cd20:	sub	sp, fp, #8
   4cd24:	pop	{r4, r5, fp, pc}
   4cd28:	mov	r1, sp
   4cd2c:	mov	r0, r4
   4cd30:	bl	12210 <if_indextoname@plt>
   4cd34:	cmp	r0, #0
   4cd38:	beq	4cd54 <bcmp@plt+0x3aa78>
   4cd3c:	mov	r0, sp
   4cd40:	bl	4e080 <bcmp@plt+0x3bda4>
   4cd44:	cmp	r0, #0
   4cd48:	beq	4cd54 <bcmp@plt+0x3aa78>
   4cd4c:	ldr	r0, [r0, #4]
   4cd50:	b	4cd10 <bcmp@plt+0x3aa34>
   4cd54:	ldr	r0, [pc, #40]	; 4cd84 <bcmp@plt+0x3aaa8>
   4cd58:	ldr	r0, [pc, r0]
   4cd5c:	ldr	r0, [r0]
   4cd60:	cmp	r0, #2
   4cd64:	blt	4cd20 <bcmp@plt+0x3aa44>
   4cd68:	ldr	r1, [pc, #24]	; 4cd88 <bcmp@plt+0x3aaac>
   4cd6c:	mov	r2, sp
   4cd70:	mov	r0, #6
   4cd74:	add	r1, pc, r1
   4cd78:	bl	40d10 <bcmp@plt+0x2ea34>
   4cd7c:	sub	sp, fp, #8
   4cd80:	pop	{r4, r5, fp, pc}
   4cd84:	andeq	r9, r2, r0, lsr r6
   4cd88:	ldrdeq	r4, [r1], -r9
   4cd8c:	ldrb	r1, [r0, #23]
   4cd90:	cmp	r1, #5
   4cd94:	beq	4cdb4 <bcmp@plt+0x3aad8>
   4cd98:	cmp	r1, #1
   4cd9c:	bxne	lr
   4cda0:	add	r2, r0, #16
   4cda4:	ldr	r0, [r0]
   4cda8:	sub	r1, r0, #28
   4cdac:	mov	r0, r2
   4cdb0:	b	4ce98 <bcmp@plt+0x3abbc>
   4cdb4:	ldr	r0, [pc, #32]	; 4cddc <bcmp@plt+0x3ab00>
   4cdb8:	ldr	r0, [pc, r0]
   4cdbc:	ldr	r0, [r0]
   4cdc0:	cmp	r0, #1
   4cdc4:	blt	4cdd8 <bcmp@plt+0x3aafc>
   4cdc8:	ldr	r1, [pc, #16]	; 4cde0 <bcmp@plt+0x3ab04>
   4cdcc:	mov	r0, #5
   4cdd0:	add	r1, pc, r1
   4cdd4:	b	40d10 <bcmp@plt+0x2ea34>
   4cdd8:	bx	lr
   4cddc:	ldrdeq	r9, [r2], -r0
   4cde0:	andeq	r4, r1, r8, lsr #28
   4cde4:	push	{fp, lr}
   4cde8:	mov	fp, sp
   4cdec:	sub	sp, sp, #64	; 0x40
   4cdf0:	mov	r2, r0
   4cdf4:	add	r0, r0, #16
   4cdf8:	ldr	r1, [r2]
   4cdfc:	ldrb	r3, [r2, #23]
   4ce00:	sub	r1, r1, #28
   4ce04:	cmp	r3, #5
   4ce08:	beq	4ce20 <bcmp@plt+0x3ab44>
   4ce0c:	cmp	r3, #1
   4ce10:	bne	4ce8c <bcmp@plt+0x3abb0>
   4ce14:	mov	sp, fp
   4ce18:	pop	{fp, lr}
   4ce1c:	b	4d2b4 <bcmp@plt+0x3afd8>
   4ce20:	ldr	r3, [pc, #108]	; 4ce94 <bcmp@plt+0x3abb8>
   4ce24:	mov	ip, #12
   4ce28:	add	r3, pc, r3
   4ce2c:	vld1.64	{d16-d17}, [r3]
   4ce30:	vld1.64	{d18-d19}, [r3], ip
   4ce34:	vld1.32	{d20-d21}, [r3]
   4ce38:	add	r3, sp, #32
   4ce3c:	vst1.64	{d16-d17}, [r3], ip
   4ce40:	vst1.32	{d20-d21}, [r3]
   4ce44:	mov	r3, sp
   4ce48:	vst1.64	{d18-d19}, [r3], ip
   4ce4c:	vst1.32	{d20-d21}, [r3]
   4ce50:	ldrb	r2, [r2, #20]
   4ce54:	cmp	r2, #254	; 0xfe
   4ce58:	beq	4ce74 <bcmp@plt+0x3ab98>
   4ce5c:	cmp	r2, #253	; 0xfd
   4ce60:	bne	4ce8c <bcmp@plt+0x3abb0>
   4ce64:	ldrb	r2, [r0]
   4ce68:	cmp	r2, #128	; 0x80
   4ce6c:	beq	4ce80 <bcmp@plt+0x3aba4>
   4ce70:	b	4ce8c <bcmp@plt+0x3abb0>
   4ce74:	ldrb	r2, [r0]
   4ce78:	cmp	r2, #129	; 0x81
   4ce7c:	bne	4ce8c <bcmp@plt+0x3abb0>
   4ce80:	mov	r2, sp
   4ce84:	add	r3, sp, #32
   4ce88:	bl	4d064 <bcmp@plt+0x3ad88>
   4ce8c:	mov	sp, fp
   4ce90:	pop	{fp, pc}
   4ce94:	andeq	r5, r1, r0, ror r0
   4ce98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ce9c:	add	fp, sp, #28
   4cea0:	sub	sp, sp, #108	; 0x6c
   4cea4:	vmov.i32	q8, #0	; 0x00000000
   4cea8:	sub	r9, fp, #56	; 0x38
   4ceac:	mov	r4, r1
   4ceb0:	mov	r5, r0
   4ceb4:	mov	r0, #12
   4ceb8:	mov	r1, r9
   4cebc:	vst1.64	{d16-d17}, [r1], r0
   4cec0:	vst1.32	{d16-d17}, [r1]
   4cec4:	add	r1, sp, #48	; 0x30
   4cec8:	vst1.64	{d16-d17}, [r1], r0
   4cecc:	vst1.32	{d16-d17}, [r1]
   4ced0:	add	r1, sp, #16
   4ced4:	vst1.64	{d16-d17}, [r1], r0
   4ced8:	vst1.32	{d16-d17}, [r1]
   4cedc:	ldrb	r0, [r5, #4]
   4cee0:	cmp	r0, #254	; 0xfe
   4cee4:	bne	4d010 <bcmp@plt+0x3ad34>
   4cee8:	ldrb	r2, [r5]
   4ceec:	orr	r0, r2, #8
   4cef0:	cmp	r0, #10
   4cef4:	bne	4cffc <bcmp@plt+0x3ad20>
   4cef8:	mvn	r6, #0
   4cefc:	cmp	r4, #4
   4cf00:	blt	4cfdc <bcmp@plt+0x3ad00>
   4cf04:	ldrb	r0, [r5, #1]
   4cf08:	add	sl, r5, #12
   4cf0c:	mvn	r6, #0
   4cf10:	str	r0, [sp, #12]
   4cf14:	ldrb	r0, [r5, #2]
   4cf18:	str	r0, [sp, #8]
   4cf1c:	b	4cf5c <bcmp@plt+0x3ac80>
   4cf20:	ldrb	r2, [r5]
   4cf24:	add	r8, sp, #16
   4cf28:	add	r1, sl, #4
   4cf2c:	mov	r0, r8
   4cf30:	bl	34ff0 <bcmp@plt+0x22d14>
   4cf34:	ldr	r1, [sp, #12]
   4cf38:	mov	r0, r8
   4cf3c:	bl	34754 <bcmp@plt+0x22478>
   4cf40:	ldrh	r0, [sl]
   4cf44:	add	r0, r0, #3
   4cf48:	bic	r0, r0, #3
   4cf4c:	sub	r4, r4, r0
   4cf50:	add	sl, sl, r0
   4cf54:	cmp	r4, #3
   4cf58:	ble	4cfdc <bcmp@plt+0x3ad00>
   4cf5c:	ldrh	r0, [sl]
   4cf60:	cmp	r0, #4
   4cf64:	bcc	4cfdc <bcmp@plt+0x3ad00>
   4cf68:	cmp	r4, r0
   4cf6c:	blt	4cfdc <bcmp@plt+0x3ad00>
   4cf70:	ldrh	r0, [sl, #2]
   4cf74:	sub	r0, r0, #1
   4cf78:	cmp	r0, #4
   4cf7c:	bhi	4cf40 <bcmp@plt+0x3ac64>
   4cf80:	add	r1, pc, #4
   4cf84:	ldr	r0, [r1, r0, lsl #2]
   4cf88:	add	pc, r1, r0
   4cf8c:			; <UNDEFINED> instruction: 0xffffff94
   4cf90:	andeq	r0, r0, r4, lsl r0
   4cf94:			; <UNDEFINED> instruction: 0xffffffb4
   4cf98:	andeq	r0, r0, r4, lsr r0
   4cf9c:	andeq	r0, r0, ip, lsr r0
   4cfa0:	ldrb	r2, [r5]
   4cfa4:	add	r7, sp, #48	; 0x30
   4cfa8:	add	r1, sl, #4
   4cfac:	mov	r0, r7
   4cfb0:	bl	34ff0 <bcmp@plt+0x22d14>
   4cfb4:	ldr	r1, [sp, #8]
   4cfb8:	mov	r0, r7
   4cfbc:	b	4cf3c <bcmp@plt+0x3ac60>
   4cfc0:	ldr	r6, [sl, #4]
   4cfc4:	b	4cf40 <bcmp@plt+0x3ac64>
   4cfc8:	ldrb	r2, [r5]
   4cfcc:	add	r1, sl, #4
   4cfd0:	sub	r0, fp, #56	; 0x38
   4cfd4:	bl	34ff0 <bcmp@plt+0x22d14>
   4cfd8:	b	4cf40 <bcmp@plt+0x3ac64>
   4cfdc:	add	r2, sp, #48	; 0x30
   4cfe0:	add	r3, sp, #16
   4cfe4:	mov	r0, #1
   4cfe8:	mov	r1, r6
   4cfec:	str	r9, [sp]
   4cff0:	bl	4b590 <bcmp@plt+0x392b4>
   4cff4:	sub	sp, fp, #28
   4cff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4cffc:	ldr	r0, [pc, #44]	; 4d030 <bcmp@plt+0x3ad54>
   4d000:	ldr	r0, [pc, r0]
   4d004:	ldr	r0, [r0]
   4d008:	cmp	r0, #3
   4d00c:	bge	4d018 <bcmp@plt+0x3ad3c>
   4d010:	sub	sp, fp, #28
   4d014:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d018:	ldr	r1, [pc, #20]	; 4d034 <bcmp@plt+0x3ad58>
   4d01c:	mov	r0, #7
   4d020:	add	r1, pc, r1
   4d024:	bl	40d10 <bcmp@plt+0x2ea34>
   4d028:	sub	sp, fp, #28
   4d02c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d030:	andeq	r9, r2, r8, lsl #7
   4d034:	andeq	r4, r1, fp, lsl #23
   4d038:	ldr	r0, [pc, #28]	; 4d05c <bcmp@plt+0x3ad80>
   4d03c:	ldr	r0, [pc, r0]
   4d040:	ldr	r0, [r0]
   4d044:	cmp	r0, #1
   4d048:	bxlt	lr
   4d04c:	ldr	r1, [pc, #12]	; 4d060 <bcmp@plt+0x3ad84>
   4d050:	mov	r0, #5
   4d054:	add	r1, pc, r1
   4d058:	b	40d10 <bcmp@plt+0x2ea34>
   4d05c:	andeq	r9, r2, ip, asr #6
   4d060:	andeq	r4, r1, r4, lsr #23
   4d064:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d068:	add	fp, sp, #28
   4d06c:	sub	sp, sp, #52	; 0x34
   4d070:	sub	sp, sp, #1024	; 0x400
   4d074:	str	r2, [sp, #8]
   4d078:	mov	r5, r1
   4d07c:	mov	r6, r0
   4d080:	add	r0, sp, #24
   4d084:	mov	r1, #0
   4d088:	mov	r2, #1024	; 0x400
   4d08c:	str	r3, [sp, #12]
   4d090:	mov	r4, #0
   4d094:	bl	12144 <memset@plt>
   4d098:	cmp	r5, #4
   4d09c:	blt	4d270 <bcmp@plt+0x3af94>
   4d0a0:	str	r6, [sp, #16]
   4d0a4:	add	r6, r6, #12
   4d0a8:	mov	sl, #0
   4d0ac:	b	4d0e4 <bcmp@plt+0x3ae08>
   4d0b0:	ldr	r0, [sp, #12]
   4d0b4:	add	r1, r6, #4
   4d0b8:	mov	r2, #10
   4d0bc:	bl	34ff0 <bcmp@plt+0x22d14>
   4d0c0:	ldrh	r0, [r6]
   4d0c4:	movw	r1, #65532	; 0xfffc
   4d0c8:	movt	r1, #1
   4d0cc:	add	r0, r0, #3
   4d0d0:	and	r0, r0, r1
   4d0d4:	sub	r5, r5, r0
   4d0d8:	add	r6, r6, r0
   4d0dc:	cmp	r5, #3
   4d0e0:	ble	4d228 <bcmp@plt+0x3af4c>
   4d0e4:	ldrh	r0, [r6]
   4d0e8:	cmp	r0, #4
   4d0ec:	bcc	4d228 <bcmp@plt+0x3af4c>
   4d0f0:	cmp	r5, r0
   4d0f4:	blt	4d228 <bcmp@plt+0x3af4c>
   4d0f8:	ldrh	r1, [r6, #2]
   4d0fc:	cmp	r1, #9
   4d100:	beq	4d134 <bcmp@plt+0x3ae58>
   4d104:	cmp	r1, #2
   4d108:	beq	4d1cc <bcmp@plt+0x3aef0>
   4d10c:	cmp	r1, #1
   4d110:	bne	4d0c0 <bcmp@plt+0x3ade4>
   4d114:	ldr	r0, [sp, #16]
   4d118:	ldrb	r0, [r0]
   4d11c:	cmp	r0, #129	; 0x81
   4d120:	beq	4d0b0 <bcmp@plt+0x3add4>
   4d124:	cmp	r0, #128	; 0x80
   4d128:	bne	4d0c0 <bcmp@plt+0x3ade4>
   4d12c:	ldr	r0, [sp, #12]
   4d130:	b	4d1e8 <bcmp@plt+0x3af0c>
   4d134:	mov	r4, r6
   4d138:	ldrh	r1, [r4, #4]!
   4d13c:	cmp	r1, #8
   4d140:	bcc	4d0c0 <bcmp@plt+0x3ade4>
   4d144:	sub	r0, r0, #4
   4d148:	cmp	r0, r1
   4d14c:	str	r0, [sp, #20]
   4d150:	blt	4d0c0 <bcmp@plt+0x3ade4>
   4d154:	mov	r8, r4
   4d158:	ldr	r0, [r8, #4]
   4d15c:	bl	4e0d8 <bcmp@plt+0x3bdfc>
   4d160:	ldr	r9, [r4]
   4d164:	mov	r0, r9
   4d168:	bl	4e0d8 <bcmp@plt+0x3bdfc>
   4d16c:	cmp	r0, #0
   4d170:	bne	4d1fc <bcmp@plt+0x3af20>
   4d174:	ldr	r0, [r8, #4]
   4d178:	sub	r7, fp, #49	; 0x31
   4d17c:	mov	r1, r7
   4d180:	bl	12210 <if_indextoname@plt>
   4d184:	ldr	r1, [pc, #280]	; 4d2a4 <bcmp@plt+0x3afc8>
   4d188:	add	r0, sp, #24
   4d18c:	mov	r2, r7
   4d190:	add	r1, pc, r1
   4d194:	bl	1209c <sprintf@plt>
   4d198:	ldrh	r0, [r8]
   4d19c:	movw	r1, #65532	; 0xfffc
   4d1a0:	add	sl, sl, #1
   4d1a4:	movt	r1, #1
   4d1a8:	add	r0, r0, #3
   4d1ac:	and	r0, r0, r1
   4d1b0:	ldrh	r0, [r8, r0]!	; <UNPREDICTABLE>
   4d1b4:	cmp	r0, #8
   4d1b8:	bcc	4d0c0 <bcmp@plt+0x3ade4>
   4d1bc:	ldr	r1, [sp, #20]
   4d1c0:	cmp	r1, r0
   4d1c4:	bge	4d158 <bcmp@plt+0x3ae7c>
   4d1c8:	b	4d0c0 <bcmp@plt+0x3ade4>
   4d1cc:	ldr	r0, [sp, #16]
   4d1d0:	ldrb	r0, [r0]
   4d1d4:	cmp	r0, #129	; 0x81
   4d1d8:	beq	4d1f4 <bcmp@plt+0x3af18>
   4d1dc:	cmp	r0, #128	; 0x80
   4d1e0:	bne	4d0c0 <bcmp@plt+0x3ade4>
   4d1e4:	ldr	r0, [sp, #8]
   4d1e8:	add	r1, r6, #4
   4d1ec:	mov	r2, #2
   4d1f0:	b	4d0bc <bcmp@plt+0x3ade0>
   4d1f4:	ldr	r0, [sp, #8]
   4d1f8:	b	4d0b4 <bcmp@plt+0x3add8>
   4d1fc:	sub	r4, fp, #49	; 0x31
   4d200:	mov	r0, r9
   4d204:	mov	r1, r4
   4d208:	bl	12210 <if_indextoname@plt>
   4d20c:	ldr	r1, [pc, #140]	; 4d2a0 <bcmp@plt+0x3afc4>
   4d210:	mov	r0, #4
   4d214:	mov	r2, r4
   4d218:	add	r1, pc, r1
   4d21c:	bl	40d10 <bcmp@plt+0x2ea34>
   4d220:	mov	r4, #0
   4d224:	b	4d294 <bcmp@plt+0x3afb8>
   4d228:	cmp	sl, #0
   4d22c:	mov	r4, #0
   4d230:	beq	4d270 <bcmp@plt+0x3af94>
   4d234:	ldr	r0, [sp, #8]
   4d238:	bl	342fc <bcmp@plt+0x22020>
   4d23c:	mov	r4, r0
   4d240:	ldr	r0, [sp, #12]
   4d244:	bl	342fc <bcmp@plt+0x22020>
   4d248:	mov	r3, r0
   4d24c:	add	r0, sp, #24
   4d250:	mov	r2, r4
   4d254:	str	r0, [sp]
   4d258:	mov	r0, #4
   4d25c:	ldr	r1, [pc, #76]	; 4d2b0 <bcmp@plt+0x3afd4>
   4d260:	add	r1, pc, r1
   4d264:	bl	40d10 <bcmp@plt+0x2ea34>
   4d268:	mov	r4, #1
   4d26c:	b	4d294 <bcmp@plt+0x3afb8>
   4d270:	ldr	r0, [pc, #48]	; 4d2a8 <bcmp@plt+0x3afcc>
   4d274:	ldr	r0, [pc, r0]
   4d278:	ldr	r0, [r0]
   4d27c:	cmp	r0, #1
   4d280:	blt	4d294 <bcmp@plt+0x3afb8>
   4d284:	ldr	r1, [pc, #32]	; 4d2ac <bcmp@plt+0x3afd0>
   4d288:	mov	r0, #5
   4d28c:	add	r1, pc, r1
   4d290:	bl	40d10 <bcmp@plt+0x2ea34>
   4d294:	mov	r0, r4
   4d298:	sub	sp, fp, #28
   4d29c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d2a0:	andeq	r4, r1, lr, lsl sl
   4d2a4:	andeq	lr, r0, r1, ror #6
   4d2a8:	andeq	r9, r2, r4, lsl r1
   4d2ac:	andeq	r4, r1, r4, lsr #20
   4d2b0:	andeq	r4, r1, fp, lsr #21
   4d2b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d2b8:	add	fp, sp, #28
   4d2bc:	sub	sp, sp, #108	; 0x6c
   4d2c0:	vmov.i32	q8, #0	; 0x00000000
   4d2c4:	sub	r9, fp, #56	; 0x38
   4d2c8:	mov	r4, r1
   4d2cc:	mov	r5, r0
   4d2d0:	mov	r0, #12
   4d2d4:	mov	r1, r9
   4d2d8:	vst1.64	{d16-d17}, [r1], r0
   4d2dc:	vst1.32	{d16-d17}, [r1]
   4d2e0:	add	r1, sp, #48	; 0x30
   4d2e4:	vst1.64	{d16-d17}, [r1], r0
   4d2e8:	vst1.32	{d16-d17}, [r1]
   4d2ec:	add	r1, sp, #16
   4d2f0:	vst1.64	{d16-d17}, [r1], r0
   4d2f4:	vst1.32	{d16-d17}, [r1]
   4d2f8:	ldrb	r0, [r5, #4]
   4d2fc:	cmp	r0, #254	; 0xfe
   4d300:	bne	4d42c <bcmp@plt+0x3b150>
   4d304:	ldrb	r2, [r5]
   4d308:	orr	r0, r2, #8
   4d30c:	cmp	r0, #10
   4d310:	bne	4d418 <bcmp@plt+0x3b13c>
   4d314:	mvn	r6, #0
   4d318:	cmp	r4, #4
   4d31c:	blt	4d3f8 <bcmp@plt+0x3b11c>
   4d320:	ldrb	r0, [r5, #1]
   4d324:	add	sl, r5, #12
   4d328:	mvn	r6, #0
   4d32c:	str	r0, [sp, #12]
   4d330:	ldrb	r0, [r5, #2]
   4d334:	str	r0, [sp, #8]
   4d338:	b	4d378 <bcmp@plt+0x3b09c>
   4d33c:	ldrb	r2, [r5]
   4d340:	add	r8, sp, #16
   4d344:	add	r1, sl, #4
   4d348:	mov	r0, r8
   4d34c:	bl	34ff0 <bcmp@plt+0x22d14>
   4d350:	ldr	r1, [sp, #12]
   4d354:	mov	r0, r8
   4d358:	bl	34754 <bcmp@plt+0x22478>
   4d35c:	ldrh	r0, [sl]
   4d360:	add	r0, r0, #3
   4d364:	bic	r0, r0, #3
   4d368:	sub	r4, r4, r0
   4d36c:	add	sl, sl, r0
   4d370:	cmp	r4, #3
   4d374:	ble	4d3f8 <bcmp@plt+0x3b11c>
   4d378:	ldrh	r0, [sl]
   4d37c:	cmp	r0, #4
   4d380:	bcc	4d3f8 <bcmp@plt+0x3b11c>
   4d384:	cmp	r4, r0
   4d388:	blt	4d3f8 <bcmp@plt+0x3b11c>
   4d38c:	ldrh	r0, [sl, #2]
   4d390:	sub	r0, r0, #1
   4d394:	cmp	r0, #4
   4d398:	bhi	4d35c <bcmp@plt+0x3b080>
   4d39c:	add	r1, pc, #4
   4d3a0:	ldr	r0, [r1, r0, lsl #2]
   4d3a4:	add	pc, r1, r0
   4d3a8:			; <UNDEFINED> instruction: 0xffffff94
   4d3ac:	andeq	r0, r0, r4, lsl r0
   4d3b0:			; <UNDEFINED> instruction: 0xffffffb4
   4d3b4:	andeq	r0, r0, r4, lsr r0
   4d3b8:	andeq	r0, r0, ip, lsr r0
   4d3bc:	ldrb	r2, [r5]
   4d3c0:	add	r7, sp, #48	; 0x30
   4d3c4:	add	r1, sl, #4
   4d3c8:	mov	r0, r7
   4d3cc:	bl	34ff0 <bcmp@plt+0x22d14>
   4d3d0:	ldr	r1, [sp, #8]
   4d3d4:	mov	r0, r7
   4d3d8:	b	4d358 <bcmp@plt+0x3b07c>
   4d3dc:	ldr	r6, [sl, #4]
   4d3e0:	b	4d35c <bcmp@plt+0x3b080>
   4d3e4:	ldrb	r2, [r5]
   4d3e8:	add	r1, sl, #4
   4d3ec:	sub	r0, fp, #56	; 0x38
   4d3f0:	bl	34ff0 <bcmp@plt+0x22d14>
   4d3f4:	b	4d35c <bcmp@plt+0x3b080>
   4d3f8:	add	r2, sp, #48	; 0x30
   4d3fc:	add	r3, sp, #16
   4d400:	mov	r0, #0
   4d404:	mov	r1, r6
   4d408:	str	r9, [sp]
   4d40c:	bl	4b590 <bcmp@plt+0x392b4>
   4d410:	sub	sp, fp, #28
   4d414:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d418:	ldr	r0, [pc, #44]	; 4d44c <bcmp@plt+0x3b170>
   4d41c:	ldr	r0, [pc, r0]
   4d420:	ldr	r0, [r0]
   4d424:	cmp	r0, #3
   4d428:	bge	4d434 <bcmp@plt+0x3b158>
   4d42c:	sub	sp, fp, #28
   4d430:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d434:	ldr	r1, [pc, #20]	; 4d450 <bcmp@plt+0x3b174>
   4d438:	mov	r0, #7
   4d43c:	add	r1, pc, r1
   4d440:	bl	40d10 <bcmp@plt+0x2ea34>
   4d444:	sub	sp, fp, #28
   4d448:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d44c:	andeq	r8, r2, ip, ror #30
   4d450:	andeq	r4, r1, lr, lsl #18
   4d454:	push	{fp, lr}
   4d458:	mov	fp, sp
   4d45c:	sub	sp, sp, #64	; 0x40
   4d460:	ldr	r3, [pc, #108]	; 4d4d4 <bcmp@plt+0x3b1f8>
   4d464:	mov	r2, #12
   4d468:	add	r3, pc, r3
   4d46c:	vld1.64	{d16-d17}, [r3]
   4d470:	vld1.64	{d18-d19}, [r3], r2
   4d474:	vld1.32	{d20-d21}, [r3]
   4d478:	add	r3, sp, #32
   4d47c:	vst1.64	{d16-d17}, [r3], r2
   4d480:	vst1.32	{d20-d21}, [r3]
   4d484:	mov	r3, sp
   4d488:	vst1.64	{d18-d19}, [r3], r2
   4d48c:	vst1.32	{d20-d21}, [r3]
   4d490:	ldrb	r2, [r0, #4]
   4d494:	cmp	r2, #254	; 0xfe
   4d498:	beq	4d4b4 <bcmp@plt+0x3b1d8>
   4d49c:	cmp	r2, #253	; 0xfd
   4d4a0:	bne	4d4cc <bcmp@plt+0x3b1f0>
   4d4a4:	ldrb	r2, [r0]
   4d4a8:	cmp	r2, #128	; 0x80
   4d4ac:	beq	4d4c0 <bcmp@plt+0x3b1e4>
   4d4b0:	b	4d4cc <bcmp@plt+0x3b1f0>
   4d4b4:	ldrb	r2, [r0]
   4d4b8:	cmp	r2, #129	; 0x81
   4d4bc:	bne	4d4cc <bcmp@plt+0x3b1f0>
   4d4c0:	mov	r2, sp
   4d4c4:	add	r3, sp, #32
   4d4c8:	bl	4d064 <bcmp@plt+0x3ad88>
   4d4cc:	mov	sp, fp
   4d4d0:	pop	{fp, pc}
   4d4d4:	andeq	r4, r1, r0, lsr sl
   4d4d8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4d4dc:	add	fp, sp, #24
   4d4e0:	sub	sp, sp, #32
   4d4e4:	mov	r4, r1
   4d4e8:	mov	r9, r0
   4d4ec:	mov	r0, #2
   4d4f0:	mov	r1, #2
   4d4f4:	mov	r2, #0
   4d4f8:	mov	r8, #2
   4d4fc:	bl	11d60 <socket@plt>
   4d500:	vmov.i32	q8, #0	; 0x00000000
   4d504:	mov	r5, sp
   4d508:	mov	r6, r0
   4d50c:	mov	r1, r9
   4d510:	mov	r2, #15
   4d514:	add	r0, r5, #16
   4d518:	mov	r7, r5
   4d51c:	vst1.64	{d16-d17}, [r0]
   4d520:	mov	r0, #18
   4d524:	strh	r8, [sp, #16]
   4d528:	vst1.64	{d16-d17}, [r7], r0
   4d52c:	mov	r0, r5
   4d530:	bl	11f4c <strncpy@plt>
   4d534:	mov	r0, r6
   4d538:	movw	r1, #35111	; 0x8927
   4d53c:	mov	r2, r5
   4d540:	bl	122a0 <ioctl@plt>
   4d544:	mov	r0, r6
   4d548:	bl	11f1c <close@plt>
   4d54c:	ldr	r0, [r7]
   4d550:	str	r0, [r4]
   4d554:	ldrh	r0, [sp, #22]
   4d558:	strh	r0, [r4, #4]
   4d55c:	sub	sp, fp, #24
   4d560:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4d564:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d568:	add	fp, sp, #28
   4d56c:	sub	sp, sp, #60	; 0x3c
   4d570:	sub	sp, sp, #8192	; 0x2000
   4d574:	ldr	r1, [pc, #780]	; 4d888 <bcmp@plt+0x3b5ac>
   4d578:	mov	r4, r0
   4d57c:	mov	r0, #12
   4d580:	mov	r6, #0
   4d584:	str	r6, [fp, #-76]	; 0xffffffb4
   4d588:	add	r1, pc, r1
   4d58c:	vld1.64	{d16-d17}, [r1], r0
   4d590:	vld1.32	{d18-d19}, [r1]
   4d594:	sub	r1, fp, #64	; 0x40
   4d598:	vst1.64	{d16-d17}, [r1], r0
   4d59c:	mov	r0, #16
   4d5a0:	str	r0, [fp, #-80]	; 0xffffffb0
   4d5a4:	mov	r0, r4
   4d5a8:	vst1.32	{d18-d19}, [r1]
   4d5ac:	bl	34418 <bcmp@plt+0x2213c>
   4d5b0:	mov	r7, r0
   4d5b4:	mov	r0, #1024	; 0x400
   4d5b8:	mov	r1, #3
   4d5bc:	mov	r2, #0
   4d5c0:	cmp	r7, #2
   4d5c4:	movweq	r0, #64	; 0x40
   4d5c8:	str	r0, [fp, #-72]	; 0xffffffb8
   4d5cc:	mov	r0, #16
   4d5d0:	bl	11d60 <socket@plt>
   4d5d4:	cmn	r0, #1
   4d5d8:	ble	4d7ac <bcmp@plt+0x3b4d0>
   4d5dc:	add	lr, sp, #4096	; 0x1000
   4d5e0:	sub	r1, fp, #80	; 0x50
   4d5e4:	mov	r2, #12
   4d5e8:	mov	r5, r0
   4d5ec:	add	sl, lr, #12
   4d5f0:	bl	11d30 <bind@plt>
   4d5f4:	add	lr, sp, #4096	; 0x1000
   4d5f8:	mov	r1, #0
   4d5fc:	movw	r2, #4088	; 0xff8
   4d600:	add	r8, lr, #8
   4d604:	add	r0, r8, #8
   4d608:	bl	12144 <memset@plt>
   4d60c:	movw	r1, #26
   4d610:	cmp	r7, #2
   4d614:	mov	r0, #1
   4d618:	mov	r2, #28
   4d61c:	mov	r3, #0
   4d620:	movt	r1, #769	; 0x301
   4d624:	strb	r0, [sl, #19]
   4d628:	movwne	r7, #10
   4d62c:	mov	r0, #28
   4d630:	strb	r7, [sl, #12]
   4d634:	strd	r0, [sl, #-4]
   4d638:	movw	r0, #65024	; 0xfe00
   4d63c:	mov	r1, r8
   4d640:	movt	r0, #4
   4d644:	str	r0, [sl, #15]
   4d648:	mov	r0, r5
   4d64c:	strh	r6, [sl, #13]
   4d650:	bl	11d90 <send@plt>
   4d654:	cmp	r0, #0
   4d658:	bmi	4d7c0 <bcmp@plt+0x3b4e4>
   4d65c:	add	r1, sp, #8
   4d660:	mov	r0, r5
   4d664:	mov	r2, #4096	; 0x1000
   4d668:	mov	r3, #64	; 0x40
   4d66c:	bl	12264 <recv@plt>
   4d670:	cmp	r0, #1
   4d674:	blt	4d840 <bcmp@plt+0x3b564>
   4d678:	mov	r6, r0
   4d67c:	sub	r7, fp, #64	; 0x40
   4d680:	str	r5, [sp, #4]
   4d684:	cmp	r6, #16
   4d688:	bcs	4d6b8 <bcmp@plt+0x3b3dc>
   4d68c:	ldr	r5, [sp, #4]
   4d690:	add	r1, sp, #8
   4d694:	mov	r2, #4096	; 0x1000
   4d698:	mov	r3, #64	; 0x40
   4d69c:	mov	r0, r5
   4d6a0:	bl	12264 <recv@plt>
   4d6a4:	mov	r6, r0
   4d6a8:	cmp	r0, #0
   4d6ac:	ble	4d840 <bcmp@plt+0x3b564>
   4d6b0:	cmp	r6, #16
   4d6b4:	bcc	4d68c <bcmp@plt+0x3b3b0>
   4d6b8:	add	r5, sp, #8
   4d6bc:	b	4d6dc <bcmp@plt+0x3b400>
   4d6c0:	ldr	r0, [r5]
   4d6c4:	add	r0, r0, #3
   4d6c8:	bic	r0, r0, #3
   4d6cc:	sub	r6, r6, r0
   4d6d0:	add	r5, r5, r0
   4d6d4:	cmp	r6, #15
   4d6d8:	bls	4d68c <bcmp@plt+0x3b3b0>
   4d6dc:	ldr	r0, [r5]
   4d6e0:	cmp	r0, #16
   4d6e4:	bcc	4d68c <bcmp@plt+0x3b3b0>
   4d6e8:	cmp	r0, r6
   4d6ec:	bhi	4d68c <bcmp@plt+0x3b3b0>
   4d6f0:	ldrh	r1, [r5, #4]
   4d6f4:	cmp	r1, #24
   4d6f8:	bne	4d6c4 <bcmp@plt+0x3b3e8>
   4d6fc:	sub	r8, r0, #28
   4d700:	cmp	r8, #4
   4d704:	blt	4d6c4 <bcmp@plt+0x3b3e8>
   4d708:	add	r9, r5, #28
   4d70c:	b	4d758 <bcmp@plt+0x3b47c>
   4d710:	add	r1, r9, #4
   4d714:	mov	r0, r7
   4d718:	bl	34ff0 <bcmp@plt+0x22d14>
   4d71c:	ldrb	r1, [r5, #17]
   4d720:	mov	r0, r7
   4d724:	bl	34754 <bcmp@plt+0x22478>
   4d728:	mov	r0, r4
   4d72c:	mov	r1, r7
   4d730:	bl	46ce4 <bcmp@plt+0x34a08>
   4d734:	cmp	r0, #1
   4d738:	beq	4d7e8 <bcmp@plt+0x3b50c>
   4d73c:	ldrh	r0, [r9]
   4d740:	add	r0, r0, #3
   4d744:	bic	r0, r0, #3
   4d748:	sub	r8, r8, r0
   4d74c:	add	r9, r9, r0
   4d750:	cmp	r8, #3
   4d754:	ble	4d6c0 <bcmp@plt+0x3b3e4>
   4d758:	ldrh	r0, [r9]
   4d75c:	cmp	r0, #4
   4d760:	bcc	4d6c0 <bcmp@plt+0x3b3e4>
   4d764:	cmp	r8, r0
   4d768:	blt	4d6c0 <bcmp@plt+0x3b3e4>
   4d76c:	ldrh	r1, [r9, #2]
   4d770:	cmp	r1, #1
   4d774:	bne	4d740 <bcmp@plt+0x3b464>
   4d778:	ldrb	r2, [sl, #12]
   4d77c:	cmp	r2, #10
   4d780:	beq	4d79c <bcmp@plt+0x3b4c0>
   4d784:	cmp	r2, #2
   4d788:	bne	4d710 <bcmp@plt+0x3b434>
   4d78c:	ldrb	r1, [r5, #17]
   4d790:	cmp	r1, #32
   4d794:	bne	4d710 <bcmp@plt+0x3b434>
   4d798:	b	4d740 <bcmp@plt+0x3b464>
   4d79c:	ldrb	r1, [r5, #17]
   4d7a0:	cmp	r1, #128	; 0x80
   4d7a4:	bne	4d710 <bcmp@plt+0x3b434>
   4d7a8:	b	4d740 <bcmp@plt+0x3b464>
   4d7ac:	ldr	r1, [pc, #216]	; 4d88c <bcmp@plt+0x3b5b0>
   4d7b0:	mov	r0, #2
   4d7b4:	add	r1, pc, r1
   4d7b8:	bl	40d10 <bcmp@plt+0x2ea34>
   4d7bc:	b	4d87c <bcmp@plt+0x3b5a0>
   4d7c0:	bl	11eb0 <__errno_location@plt>
   4d7c4:	ldr	r0, [r0]
   4d7c8:	bl	11e2c <strerror@plt>
   4d7cc:	ldr	r1, [pc, #204]	; 4d8a0 <bcmp@plt+0x3b5c4>
   4d7d0:	mov	r2, r0
   4d7d4:	mov	r0, #1
   4d7d8:	add	r1, pc, r1
   4d7dc:	bl	40d10 <bcmp@plt+0x2ea34>
   4d7e0:	mov	r6, #0
   4d7e4:	b	4d87c <bcmp@plt+0x3b5a0>
   4d7e8:	ldr	r0, [sp, #4]
   4d7ec:	bl	11f1c <close@plt>
   4d7f0:	ldr	r0, [pc, #160]	; 4d898 <bcmp@plt+0x3b5bc>
   4d7f4:	ldr	r0, [pc, r0]
   4d7f8:	ldr	r0, [r0]
   4d7fc:	cmp	r0, #3
   4d800:	blt	4d830 <bcmp@plt+0x3b554>
   4d804:	mov	r0, r4
   4d808:	bl	342fc <bcmp@plt+0x22020>
   4d80c:	mov	r4, r0
   4d810:	sub	r0, fp, #64	; 0x40
   4d814:	bl	342fc <bcmp@plt+0x22020>
   4d818:	ldr	r1, [pc, #124]	; 4d89c <bcmp@plt+0x3b5c0>
   4d81c:	mov	r3, r0
   4d820:	mov	r0, #7
   4d824:	mov	r2, r4
   4d828:	add	r1, pc, r1
   4d82c:	bl	40d10 <bcmp@plt+0x2ea34>
   4d830:	sub	r0, fp, #64	; 0x40
   4d834:	bl	34af8 <bcmp@plt+0x2281c>
   4d838:	mov	r6, r0
   4d83c:	b	4d87c <bcmp@plt+0x3b5a0>
   4d840:	mov	r0, r5
   4d844:	bl	11f1c <close@plt>
   4d848:	ldr	r0, [pc, #64]	; 4d890 <bcmp@plt+0x3b5b4>
   4d84c:	mov	r6, #0
   4d850:	ldr	r0, [pc, r0]
   4d854:	ldr	r0, [r0]
   4d858:	cmp	r0, #3
   4d85c:	blt	4d87c <bcmp@plt+0x3b5a0>
   4d860:	mov	r0, r4
   4d864:	bl	342fc <bcmp@plt+0x22020>
   4d868:	ldr	r1, [pc, #36]	; 4d894 <bcmp@plt+0x3b5b8>
   4d86c:	mov	r2, r0
   4d870:	mov	r0, #7
   4d874:	add	r1, pc, r1
   4d878:	bl	40d10 <bcmp@plt+0x2ea34>
   4d87c:	mov	r0, r6
   4d880:	sub	sp, fp, #28
   4d884:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d888:	andeq	r4, r1, r0, lsl r9
   4d88c:	andeq	r4, r1, r3, ror #11
   4d890:	andeq	r8, r2, r8, lsr fp
   4d894:	andeq	r4, r1, r8, lsr #11
   4d898:	muleq	r2, r4, fp
   4d89c:	andeq	r4, r1, r2, lsr r6
   4d8a0:	andeq	r4, r1, r4, lsl #12
   4d8a4:	push	{fp, lr}
   4d8a8:	mov	fp, sp
   4d8ac:	ldr	r0, [pc, #60]	; 4d8f0 <bcmp@plt+0x3b614>
   4d8b0:	ldr	r0, [pc, r0]
   4d8b4:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   4d8b8:	ldr	r1, [pc, #52]	; 4d8f4 <bcmp@plt+0x3b618>
   4d8bc:	ldr	r1, [pc, r1]
   4d8c0:	str	r0, [r1]
   4d8c4:	ldr	r0, [pc, #44]	; 4d8f8 <bcmp@plt+0x3b61c>
   4d8c8:	ldr	r0, [pc, r0]
   4d8cc:	ldr	r0, [r0]
   4d8d0:	ldr	r0, [r0, #44]	; 0x2c
   4d8d4:	blx	r0
   4d8d8:	ldr	r1, [pc, #28]	; 4d8fc <bcmp@plt+0x3b620>
   4d8dc:	cmp	r0, #0
   4d8e0:	ldr	r1, [pc, r1]
   4d8e4:	str	r0, [r1]
   4d8e8:	movwne	r0, #1
   4d8ec:	pop	{fp, pc}
   4d8f0:	andeq	r8, r2, ip, ror #21
   4d8f4:	andeq	r8, r2, ip, lsr #21
   4d8f8:	andeq	r8, r2, r4, lsl fp
   4d8fc:	andeq	r8, r2, r8, lsr #19
   4d900:	push	{r4, sl, fp, lr}
   4d904:	add	fp, sp, #8
   4d908:	mov	r4, r0
   4d90c:	ldr	r0, [r0, #28]
   4d910:	cmn	r0, #1
   4d914:	beq	4d91c <bcmp@plt+0x3b640>
   4d918:	bl	11f1c <close@plt>
   4d91c:	ldr	r0, [r4, #32]
   4d920:	cmn	r0, #1
   4d924:	beq	4d92c <bcmp@plt+0x3b650>
   4d928:	bl	11f1c <close@plt>
   4d92c:	ldr	r0, [r4]
   4d930:	bl	11f10 <free@plt>
   4d934:	ldr	r0, [r4, #12]
   4d938:	bl	340dc <bcmp@plt+0x21e00>
   4d93c:	ldr	r0, [r4, #16]
   4d940:	bl	340dc <bcmp@plt+0x21e00>
   4d944:	ldr	r0, [r4, #20]
   4d948:	bl	340dc <bcmp@plt+0x21e00>
   4d94c:	ldr	r0, [r4, #24]
   4d950:	bl	340dc <bcmp@plt+0x21e00>
   4d954:	mov	r0, r4
   4d958:	pop	{r4, sl, fp, lr}
   4d95c:	b	11f10 <free@plt>
   4d960:	push	{fp, lr}
   4d964:	mov	fp, sp
   4d968:	ldr	r0, [pc, #28]	; 4d98c <bcmp@plt+0x3b6b0>
   4d96c:	ldr	r0, [pc, r0]
   4d970:	ldr	r0, [r0]
   4d974:	bl	3e398 <bcmp@plt+0x2c0bc>
   4d978:	ldr	r0, [pc, #16]	; 4d990 <bcmp@plt+0x3b6b4>
   4d97c:	ldr	r0, [pc, r0]
   4d980:	ldr	r0, [r0]
   4d984:	pop	{fp, lr}
   4d988:	b	49794 <bcmp@plt+0x374b8>
   4d98c:	strdeq	r8, [r2], -ip
   4d990:	andeq	r8, r2, ip, lsl #18
   4d994:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4d998:	add	fp, sp, #24
   4d99c:	sub	sp, sp, #8
   4d9a0:	mov	r5, r0
   4d9a4:	ldr	r0, [pc, #900]	; 4dd30 <bcmp@plt+0x3ba54>
   4d9a8:	cmp	r1, #2
   4d9ac:	mov	r4, r1
   4d9b0:	mov	r6, #0
   4d9b4:	ldr	r0, [pc, r0]
   4d9b8:	ldr	r0, [r0]
   4d9bc:	cmpeq	r0, #10
   4d9c0:	beq	4dd24 <bcmp@plt+0x3ba48>
   4d9c4:	cmp	r4, #10
   4d9c8:	cmpeq	r0, #2
   4d9cc:	beq	4dd24 <bcmp@plt+0x3ba48>
   4d9d0:	cmp	r4, #10
   4d9d4:	beq	4d9e8 <bcmp@plt+0x3b70c>
   4d9d8:	cmp	r4, #2
   4d9dc:	bne	4d9f8 <bcmp@plt+0x3b71c>
   4d9e0:	add	r0, r5, #20
   4d9e4:	b	4d9ec <bcmp@plt+0x3b710>
   4d9e8:	add	r0, r5, #24
   4d9ec:	ldr	r0, [r0]
   4d9f0:	cmp	r0, #0
   4d9f4:	bne	4db1c <bcmp@plt+0x3b840>
   4d9f8:	ldr	r0, [r5]
   4d9fc:	ldr	r1, [pc, #816]	; 4dd34 <bcmp@plt+0x3ba58>
   4da00:	ldr	r1, [pc, r1]
   4da04:	ldr	r1, [r1]
   4da08:	ldr	r2, [r1, #20]
   4da0c:	mov	r1, r4
   4da10:	blx	r2
   4da14:	cmp	r4, #10
   4da18:	beq	4da2c <bcmp@plt+0x3b750>
   4da1c:	cmp	r4, #2
   4da20:	bne	4db98 <bcmp@plt+0x3b8bc>
   4da24:	add	r1, r5, #20
   4da28:	b	4da30 <bcmp@plt+0x3b754>
   4da2c:	add	r1, r5, #24
   4da30:	cmp	r0, #0
   4da34:	str	r0, [r1]
   4da38:	beq	4dadc <bcmp@plt+0x3b800>
   4da3c:	ldr	r1, [r0, #24]
   4da40:	cmp	r1, #0
   4da44:	beq	4dadc <bcmp@plt+0x3b800>
   4da48:	ldr	r1, [pc, #768]	; 4dd50 <bcmp@plt+0x3ba74>
   4da4c:	ldr	r1, [pc, r1]
   4da50:	ldr	r1, [r1]
   4da54:	cmp	r1, #1
   4da58:	blt	4da94 <bcmp@plt+0x3b7b8>
   4da5c:	ldr	r6, [r5]
   4da60:	bl	342fc <bcmp@plt+0x22020>
   4da64:	str	r0, [sp]
   4da68:	cmp	r4, #2
   4da6c:	mov	r3, r6
   4da70:	ldr	r0, [pc, #732]	; 4dd54 <bcmp@plt+0x3ba78>
   4da74:	ldr	r2, [pc, #732]	; 4dd58 <bcmp@plt+0x3ba7c>
   4da78:	ldr	r1, [pc, #732]	; 4dd5c <bcmp@plt+0x3ba80>
   4da7c:	add	r0, pc, r0
   4da80:	add	r2, pc, r2
   4da84:	add	r1, pc, r1
   4da88:	moveq	r2, r0
   4da8c:	mov	r0, #5
   4da90:	bl	40d10 <bcmp@plt+0x2ea34>
   4da94:	ldr	r0, [pc, #708]	; 4dd60 <bcmp@plt+0x3ba84>
   4da98:	mov	r1, r4
   4da9c:	ldr	r0, [pc, r0]
   4daa0:	ldr	r0, [r0]
   4daa4:	ldr	r2, [r0, #12]
   4daa8:	mov	r0, r5
   4daac:	blx	r2
   4dab0:	ldr	r0, [pc, #684]	; 4dd64 <bcmp@plt+0x3ba88>
   4dab4:	mov	r2, r4
   4dab8:	ldr	r0, [pc, r0]
   4dabc:	ldr	r0, [r0]
   4dac0:	ldr	r1, [r0, #20]
   4dac4:	ldr	r3, [r1, #12]
   4dac8:	mov	r1, r5
   4dacc:	blx	r3
   4dad0:	cmp	r4, #10
   4dad4:	bne	4db24 <bcmp@plt+0x3b848>
   4dad8:	b	4db34 <bcmp@plt+0x3b858>
   4dadc:	ldr	r0, [pc, #604]	; 4dd40 <bcmp@plt+0x3ba64>
   4dae0:	ldr	r0, [pc, r0]
   4dae4:	ldr	r0, [r0]
   4dae8:	cmp	r0, #1
   4daec:	blt	4db1c <bcmp@plt+0x3b840>
   4daf0:	ldr	r0, [pc, #588]	; 4dd44 <bcmp@plt+0x3ba68>
   4daf4:	ldr	r2, [pc, #588]	; 4dd48 <bcmp@plt+0x3ba6c>
   4daf8:	ldr	r3, [r5]
   4dafc:	ldr	r1, [pc, #584]	; 4dd4c <bcmp@plt+0x3ba70>
   4db00:	cmp	r4, #2
   4db04:	add	r0, pc, r0
   4db08:	add	r2, pc, r2
   4db0c:	add	r1, pc, r1
   4db10:	moveq	r2, r0
   4db14:	mov	r0, #5
   4db18:	bl	40d10 <bcmp@plt+0x2ea34>
   4db1c:	cmp	r4, #10
   4db20:	beq	4db34 <bcmp@plt+0x3b858>
   4db24:	cmp	r4, #2
   4db28:	bne	4db98 <bcmp@plt+0x3b8bc>
   4db2c:	add	r0, r5, #12
   4db30:	b	4db38 <bcmp@plt+0x3b85c>
   4db34:	add	r0, r5, #16
   4db38:	ldr	r0, [r0]
   4db3c:	mov	r6, #1
   4db40:	cmp	r0, #0
   4db44:	bne	4dd24 <bcmp@plt+0x3ba48>
   4db48:	cmp	r4, #10
   4db4c:	beq	4dbc8 <bcmp@plt+0x3b8ec>
   4db50:	cmp	r4, #2
   4db54:	bne	4db98 <bcmp@plt+0x3b8bc>
   4db58:	mov	r7, r5
   4db5c:	ldr	r0, [r7], #12
   4db60:	ldr	r1, [pc, #512]	; 4dd68 <bcmp@plt+0x3ba8c>
   4db64:	ldr	r1, [pc, r1]
   4db68:	ldr	r1, [r1]
   4db6c:	ldr	r2, [r1, #12]
   4db70:	mov	r1, #2
   4db74:	blx	r2
   4db78:	mov	r8, r0
   4db7c:	ldr	r0, [r0, #12]
   4db80:	cmp	r0, #0
   4db84:	beq	4dc50 <bcmp@plt+0x3b974>
   4db88:	ldr	r0, [r8, #4]
   4db8c:	ldr	r0, [r0, #8]
   4db90:	bl	34af8 <bcmp@plt+0x2281c>
   4db94:	b	4dc80 <bcmp@plt+0x3b9a4>
   4db98:	ldr	r0, [pc, #408]	; 4dd38 <bcmp@plt+0x3ba5c>
   4db9c:	mvn	r6, #1
   4dba0:	ldr	r0, [pc, r0]
   4dba4:	ldr	r0, [r0]
   4dba8:	cmp	r0, #2
   4dbac:	blt	4dd24 <bcmp@plt+0x3ba48>
   4dbb0:	ldr	r1, [pc, #388]	; 4dd3c <bcmp@plt+0x3ba60>
   4dbb4:	mov	r0, #6
   4dbb8:	mov	r2, r4
   4dbbc:	add	r1, pc, r1
   4dbc0:	bl	40d10 <bcmp@plt+0x2ea34>
   4dbc4:	b	4dd24 <bcmp@plt+0x3ba48>
   4dbc8:	ldr	r0, [r5]
   4dbcc:	ldr	r8, [pc, #416]	; 4dd74 <bcmp@plt+0x3ba98>
   4dbd0:	ldr	r8, [pc, r8]
   4dbd4:	ldr	r1, [r8]
   4dbd8:	ldr	r2, [pc, #408]	; 4dd78 <bcmp@plt+0x3ba9c>
   4dbdc:	ldr	r2, [pc, r2]
   4dbe0:	ldr	r2, [r2]
   4dbe4:	ldr	r2, [r2, #24]
   4dbe8:	blx	r2
   4dbec:	mov	r7, r5
   4dbf0:	cmp	r0, #0
   4dbf4:	str	r0, [r7, #16]!
   4dbf8:	bne	4dc8c <bcmp@plt+0x3b9b0>
   4dbfc:	ldr	r0, [pc, #376]	; 4dd7c <bcmp@plt+0x3baa0>
   4dc00:	ldr	r0, [pc, r0]
   4dc04:	ldr	r0, [r0]
   4dc08:	cmp	r0, #1
   4dc0c:	blt	4dc40 <bcmp@plt+0x3b964>
   4dc10:	ldr	r0, [r8]
   4dc14:	ldr	r1, [pc, #356]	; 4dd80 <bcmp@plt+0x3baa4>
   4dc18:	ldr	r3, [pc, #356]	; 4dd84 <bcmp@plt+0x3baa8>
   4dc1c:	ldr	r2, [r5]
   4dc20:	cmp	r0, #1
   4dc24:	add	r1, pc, r1
   4dc28:	add	r3, pc, r3
   4dc2c:	mov	r0, #5
   4dc30:	moveq	r3, r1
   4dc34:	ldr	r1, [pc, #332]	; 4dd88 <bcmp@plt+0x3baac>
   4dc38:	add	r1, pc, r1
   4dc3c:	bl	40d10 <bcmp@plt+0x2ea34>
   4dc40:	mov	r0, #0
   4dc44:	bl	34018 <bcmp@plt+0x21d3c>
   4dc48:	str	r0, [r7]
   4dc4c:	b	4dc8c <bcmp@plt+0x3b9b0>
   4dc50:	ldr	r0, [pc, #276]	; 4dd6c <bcmp@plt+0x3ba90>
   4dc54:	ldr	r0, [pc, r0]
   4dc58:	ldr	r0, [r0]
   4dc5c:	cmp	r0, #1
   4dc60:	blt	4dc78 <bcmp@plt+0x3b99c>
   4dc64:	ldr	r2, [r5]
   4dc68:	ldr	r1, [pc, #256]	; 4dd70 <bcmp@plt+0x3ba94>
   4dc6c:	mov	r0, #5
   4dc70:	add	r1, pc, r1
   4dc74:	bl	40d10 <bcmp@plt+0x2ea34>
   4dc78:	mov	r0, #0
   4dc7c:	bl	34018 <bcmp@plt+0x21d3c>
   4dc80:	str	r0, [r7]
   4dc84:	mov	r0, r8
   4dc88:	bl	3e398 <bcmp@plt+0x2c0bc>
   4dc8c:	ldr	r0, [r7]
   4dc90:	ldr	r1, [r0, #24]
   4dc94:	cmp	r1, #0
   4dc98:	beq	4dd24 <bcmp@plt+0x3ba48>
   4dc9c:	ldr	r1, [pc, #232]	; 4dd8c <bcmp@plt+0x3bab0>
   4dca0:	ldr	r1, [pc, r1]
   4dca4:	ldr	r1, [r1]
   4dca8:	cmp	r1, #1
   4dcac:	blt	4dce8 <bcmp@plt+0x3ba0c>
   4dcb0:	ldr	r7, [r5]
   4dcb4:	bl	342fc <bcmp@plt+0x22020>
   4dcb8:	str	r0, [sp]
   4dcbc:	cmp	r4, #2
   4dcc0:	mov	r3, r7
   4dcc4:	ldr	r0, [pc, #196]	; 4dd90 <bcmp@plt+0x3bab4>
   4dcc8:	ldr	r2, [pc, #196]	; 4dd94 <bcmp@plt+0x3bab8>
   4dccc:	ldr	r1, [pc, #196]	; 4dd98 <bcmp@plt+0x3babc>
   4dcd0:	add	r0, pc, r0
   4dcd4:	add	r2, pc, r2
   4dcd8:	add	r1, pc, r1
   4dcdc:	moveq	r2, r0
   4dce0:	mov	r0, #5
   4dce4:	bl	40d10 <bcmp@plt+0x2ea34>
   4dce8:	ldr	r0, [pc, #172]	; 4dd9c <bcmp@plt+0x3bac0>
   4dcec:	mov	r1, r4
   4dcf0:	ldr	r0, [pc, r0]
   4dcf4:	ldr	r0, [r0]
   4dcf8:	ldr	r2, [r0, #8]
   4dcfc:	mov	r0, r5
   4dd00:	blx	r2
   4dd04:	ldr	r0, [pc, #148]	; 4dda0 <bcmp@plt+0x3bac4>
   4dd08:	mov	r2, r4
   4dd0c:	ldr	r0, [pc, r0]
   4dd10:	ldr	r0, [r0]
   4dd14:	ldr	r1, [r0, #20]
   4dd18:	ldr	r3, [r1, #8]
   4dd1c:	mov	r1, r5
   4dd20:	blx	r3
   4dd24:	mov	r0, r6
   4dd28:	sub	sp, fp, #24
   4dd2c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4dd30:	andeq	r8, r2, ip, lsr r9
   4dd34:	ldrdeq	r8, [r2], -ip
   4dd38:	andeq	r8, r2, r8, ror #15
   4dd3c:	strdeq	r4, [r1], -r8
   4dd40:	andeq	r8, r2, r8, lsr #17
   4dd44:	andeq	r9, r0, lr, ror #19
   4dd48:	andeq	r9, r0, pc, ror #19
   4dd4c:	andeq	r4, r1, r5, asr #7
   4dd50:	andeq	r8, r2, ip, lsr r9
   4dd54:	andeq	r9, r0, r6, ror sl
   4dd58:	andeq	r9, r0, r7, ror sl
   4dd5c:	andeq	r4, r1, r3, lsl #9
   4dd60:	andeq	r8, r2, r8, asr #15
   4dd64:	andeq	r8, r2, r0, asr #14
   4dd68:	andeq	r8, r2, r8, ror r8
   4dd6c:	andeq	r8, r2, r4, lsr r7
   4dd70:	andeq	r4, r1, lr, asr #5
   4dd74:			; <UNDEFINED> instruction: 0x000287bc
   4dd78:	andeq	r8, r2, r0, lsl #16
   4dd7c:	andeq	r8, r2, r8, lsl #15
   4dd80:	muleq	r1, sl, r3
   4dd84:	andeq	r4, r1, r1, lsr #7
   4dd88:	andeq	r4, r1, r0, asr #6
   4dd8c:	andeq	r8, r2, r8, ror #13
   4dd90:	andeq	r9, r0, r2, lsr #16
   4dd94:	andeq	r9, r0, r3, lsr #16
   4dd98:	strdeq	r4, [r1], -r8
   4dd9c:	andeq	r8, r2, r4, ror r5
   4dda0:	andeq	r8, r2, ip, ror #9
   4dda4:	cmp	r1, #10
   4dda8:	beq	4ddc0 <bcmp@plt+0x3bae4>
   4ddac:	mov	r2, #0
   4ddb0:	cmp	r1, #2
   4ddb4:	bne	4ddc8 <bcmp@plt+0x3baec>
   4ddb8:	add	r0, r0, #20
   4ddbc:	b	4ddc4 <bcmp@plt+0x3bae8>
   4ddc0:	add	r0, r0, #24
   4ddc4:	ldr	r2, [r0]
   4ddc8:	mov	r0, r2
   4ddcc:	bx	lr
   4ddd0:	cmp	r1, #10
   4ddd4:	beq	4ddec <bcmp@plt+0x3bb10>
   4ddd8:	mov	r2, #0
   4dddc:	cmp	r1, #2
   4dde0:	bne	4ddf4 <bcmp@plt+0x3bb18>
   4dde4:	add	r0, r0, #12
   4dde8:	b	4ddf0 <bcmp@plt+0x3bb14>
   4ddec:	add	r0, r0, #16
   4ddf0:	ldr	r2, [r0]
   4ddf4:	mov	r0, r2
   4ddf8:	bx	lr
   4ddfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4de00:	add	fp, sp, #28
   4de04:	sub	sp, sp, #36	; 0x24
   4de08:	mov	r5, r0
   4de0c:	ldr	r0, [pc, #272]	; 4df24 <bcmp@plt+0x3bc48>
   4de10:	cmp	r5, #0
   4de14:	ldr	r0, [pc, r0]
   4de18:	ldr	r4, [pc, #264]	; 4df28 <bcmp@plt+0x3bc4c>
   4de1c:	add	r4, pc, r4
   4de20:	beq	4def0 <bcmp@plt+0x3bc14>
   4de24:	movw	r1, #26215	; 0x6667
   4de28:	add	r0, r0, #1
   4de2c:	movt	r1, #26214	; 0x6666
   4de30:	smmul	r1, r0, r1
   4de34:	asr	r2, r1, #1
   4de38:	add	r1, r2, r1, lsr #31
   4de3c:	add	r1, r1, r1, lsl #2
   4de40:	sub	r6, r0, r1
   4de44:	ldr	r0, [pc, #224]	; 4df2c <bcmp@plt+0x3bc50>
   4de48:	add	r0, pc, r0
   4de4c:	str	r6, [r0]
   4de50:	ldr	r0, [r5]
   4de54:	ldrb	r9, [r5, #8]
   4de58:	str	r0, [sp, #32]
   4de5c:	ldr	r0, [r5, #12]
   4de60:	bl	342fc <bcmp@plt+0x22020>
   4de64:	mov	sl, r0
   4de68:	ldr	r0, [r5, #20]
   4de6c:	bl	342fc <bcmp@plt+0x22020>
   4de70:	mov	r7, r0
   4de74:	ldr	r0, [r5, #16]
   4de78:	ldr	r8, [r5, #28]
   4de7c:	bl	342fc <bcmp@plt+0x22020>
   4de80:	mov	r4, r0
   4de84:	ldr	r0, [r5, #24]
   4de88:	bl	342fc <bcmp@plt+0x22020>
   4de8c:	ldr	r1, [r5, #32]
   4de90:	ldr	r2, [pc, #152]	; 4df30 <bcmp@plt+0x3bc54>
   4de94:	ldr	r3, [pc, #152]	; 4df34 <bcmp@plt+0x3bc58>
   4de98:	cmp	r9, #0
   4de9c:	add	r2, pc, r2
   4dea0:	add	r3, pc, r3
   4dea4:	moveq	r3, r2
   4dea8:	stm	sp, {r3, sl}
   4deac:	str	r7, [sp, #8]
   4deb0:	str	r8, [sp, #12]
   4deb4:	str	r4, [sp, #16]
   4deb8:	ldr	r4, [pc, #120]	; 4df38 <bcmp@plt+0x3bc5c>
   4debc:	str	r0, [sp, #20]
   4dec0:	str	r1, [sp, #24]
   4dec4:	mov	r0, #500	; 0x1f4
   4dec8:	mov	r1, #500	; 0x1f4
   4decc:	ldr	r2, [pc, #104]	; 4df3c <bcmp@plt+0x3bc60>
   4ded0:	ldr	r3, [sp, #32]
   4ded4:	add	r4, pc, r4
   4ded8:	mla	r0, r6, r0, r4
   4dedc:	add	r2, pc, r2
   4dee0:	bl	120a8 <snprintf@plt>
   4dee4:	ldr	r0, [pc, #84]	; 4df40 <bcmp@plt+0x3bc64>
   4dee8:	ldr	r0, [pc, r0]
   4deec:	b	4df14 <bcmp@plt+0x3bc38>
   4def0:	mov	r1, #500	; 0x1f4
   4def4:	movw	r2, #20063	; 0x4e5f
   4def8:	mov	r3, r4
   4defc:	mul	r1, r0, r1
   4df00:	movt	r2, #19541	; 0x4c55
   4df04:	str	r2, [r3, r1]!
   4df08:	movw	r1, #19532	; 0x4c4c
   4df0c:	movt	r1, #95	; 0x5f
   4df10:	str	r1, [r3, #3]
   4df14:	mov	r1, #500	; 0x1f4
   4df18:	mla	r0, r0, r1, r4
   4df1c:	sub	sp, fp, #28
   4df20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4df24:	andeq	r2, r3, ip, ror pc
   4df28:			; <UNDEFINED> instruction: 0x000325b0
   4df2c:	andeq	r2, r3, r8, asr #30
   4df30:	ldrdeq	r0, [r1], -r2
   4df34:	andeq	r0, r1, fp, asr #3
   4df38:	strdeq	r2, [r3], -r8
   4df3c:	andeq	r4, r1, lr, lsr #2
   4df40:	andeq	r2, r3, r8, lsr #29
   4df44:	push	{r4, r5, r6, r7, fp, lr}
   4df48:	add	fp, sp, #16
   4df4c:	ldr	r6, [pc, #276]	; 4e068 <bcmp@plt+0x3bd8c>
   4df50:	mov	r4, r0
   4df54:	ldr	r6, [pc, r6]
   4df58:	ldr	r0, [r6]
   4df5c:	ldr	r1, [r0, #32]
   4df60:	mov	r0, r4
   4df64:	blx	r1
   4df68:	cmp	r0, #0
   4df6c:	beq	4e048 <bcmp@plt+0x3bd6c>
   4df70:	mov	r0, #36	; 0x24
   4df74:	bl	44994 <bcmp@plt+0x326b8>
   4df78:	mov	r5, r0
   4df7c:	mov	r0, r4
   4df80:	bl	12030 <strdup@plt>
   4df84:	str	r0, [r5]
   4df88:	ldr	r0, [r6]
   4df8c:	ldr	r1, [r0, #32]
   4df90:	mov	r0, r4
   4df94:	blx	r1
   4df98:	mvn	r1, #8
   4df9c:	mov	r7, #0
   4dfa0:	str	r1, [r5, #28]
   4dfa4:	str	r1, [r5, #32]
   4dfa8:	str	r7, [r5, #12]
   4dfac:	str	r7, [r5, #16]
   4dfb0:	str	r0, [r5, #4]
   4dfb4:	ldr	r0, [r6]
   4dfb8:	ldr	r1, [r0, #28]
   4dfbc:	mov	r0, r4
   4dfc0:	blx	r1
   4dfc4:	sub	r0, r0, #1
   4dfc8:	clz	r0, r0
   4dfcc:	lsr	r0, r0, #5
   4dfd0:	strb	r0, [r5, #8]
   4dfd4:	ldr	r6, [pc, #148]	; 4e070 <bcmp@plt+0x3bd94>
   4dfd8:	ldr	r6, [pc, r6]
   4dfdc:	ldr	r0, [r6]
   4dfe0:	cmp	r0, #1
   4dfe4:	blt	4e000 <bcmp@plt+0x3bd24>
   4dfe8:	ldr	r3, [r5, #4]
   4dfec:	ldr	r1, [pc, #128]	; 4e074 <bcmp@plt+0x3bd98>
   4dff0:	mov	r0, #5
   4dff4:	mov	r2, r4
   4dff8:	add	r1, pc, r1
   4dffc:	bl	40d10 <bcmp@plt+0x2ea34>
   4e000:	str	r7, [r5, #20]
   4e004:	str	r7, [r5, #24]
   4e008:	ldr	r0, [pc, #104]	; 4e078 <bcmp@plt+0x3bd9c>
   4e00c:	ldr	r0, [pc, r0]
   4e010:	ldr	r1, [r0]
   4e014:	mov	r0, r5
   4e018:	bl	3dd80 <bcmp@plt+0x2baa4>
   4e01c:	ldr	r0, [r6]
   4e020:	cmp	r0, #2
   4e024:	blt	4e040 <bcmp@plt+0x3bd64>
   4e028:	ldr	r3, [r5, #4]
   4e02c:	ldr	r1, [pc, #72]	; 4e07c <bcmp@plt+0x3bda0>
   4e030:	mov	r0, #6
   4e034:	mov	r2, r4
   4e038:	add	r1, pc, r1
   4e03c:	bl	40d10 <bcmp@plt+0x2ea34>
   4e040:	mov	r0, r5
   4e044:	pop	{r4, r5, r6, r7, fp, pc}
   4e048:	ldr	r1, [pc, #28]	; 4e06c <bcmp@plt+0x3bd90>
   4e04c:	mov	r0, #2
   4e050:	mov	r2, r4
   4e054:	add	r1, pc, r1
   4e058:	bl	40d10 <bcmp@plt+0x2ea34>
   4e05c:	mov	r5, #0
   4e060:	mov	r0, r5
   4e064:	pop	{r4, r5, r6, r7, fp, pc}
   4e068:	andeq	r8, r2, r8, lsl #9
   4e06c:	andeq	r4, r1, r5, lsl r0
   4e070:			; <UNDEFINED> instruction: 0x000283b0
   4e074:	andeq	r4, r1, r1, asr #1
   4e078:	andeq	r8, r2, ip, asr r3
   4e07c:	strheq	r4, [r1], -r1
   4e080:	push	{r4, r5, r6, r7, fp, lr}
   4e084:	add	fp, sp, #16
   4e088:	mov	r4, r0
   4e08c:	ldr	r0, [pc, #64]	; 4e0d4 <bcmp@plt+0x3bdf8>
   4e090:	ldr	r0, [pc, r0]
   4e094:	ldr	r6, [r0]
   4e098:	ldr	r7, [r6, #4]
   4e09c:	cmp	r7, r6
   4e0a0:	beq	4e0c8 <bcmp@plt+0x3bdec>
   4e0a4:	ldr	r5, [r7, #8]
   4e0a8:	mov	r1, r4
   4e0ac:	ldr	r0, [r5]
   4e0b0:	bl	120fc <strcmp@plt>
   4e0b4:	cmp	r0, #0
   4e0b8:	beq	4e0cc <bcmp@plt+0x3bdf0>
   4e0bc:	ldr	r7, [r7, #4]
   4e0c0:	cmp	r7, r6
   4e0c4:	bne	4e0a4 <bcmp@plt+0x3bdc8>
   4e0c8:	mov	r5, #0
   4e0cc:	mov	r0, r5
   4e0d0:	pop	{r4, r5, r6, r7, fp, pc}
   4e0d4:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   4e0d8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4e0dc:	add	fp, sp, #24
   4e0e0:	ldr	r6, [pc, #100]	; 4e14c <bcmp@plt+0x3be70>
   4e0e4:	mov	r4, r0
   4e0e8:	ldr	r6, [pc, r6]
   4e0ec:	ldr	r0, [r6]
   4e0f0:	ldr	r7, [r0, #4]
   4e0f4:	cmp	r7, r0
   4e0f8:	beq	4e140 <bcmp@plt+0x3be64>
   4e0fc:	ldr	r8, [pc, #76]	; 4e150 <bcmp@plt+0x3be74>
   4e100:	ldr	r8, [pc, r8]
   4e104:	ldr	r5, [r7, #8]
   4e108:	ldr	r0, [r5, #4]
   4e10c:	cmp	r0, #0
   4e110:	bne	4e128 <bcmp@plt+0x3be4c>
   4e114:	ldr	r1, [r8]
   4e118:	ldr	r0, [r5]
   4e11c:	ldr	r1, [r1, #32]
   4e120:	blx	r1
   4e124:	str	r0, [r5, #4]
   4e128:	cmp	r0, r4
   4e12c:	beq	4e144 <bcmp@plt+0x3be68>
   4e130:	ldr	r7, [r7, #4]
   4e134:	ldr	r0, [r6]
   4e138:	cmp	r7, r0
   4e13c:	bne	4e104 <bcmp@plt+0x3be28>
   4e140:	mov	r5, #0
   4e144:	mov	r0, r5
   4e148:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4e14c:	andeq	r8, r2, r0, lsl #5
   4e150:	ldrdeq	r8, [r2], -ip
   4e154:	push	{r4, r5, r6, r7, fp, lr}
   4e158:	add	fp, sp, #16
   4e15c:	ldr	r6, [pc, #176]	; 4e214 <bcmp@plt+0x3bf38>
   4e160:	mov	r5, r0
   4e164:	ldr	r6, [pc, r6]
   4e168:	ldr	r0, [r6]
   4e16c:	ldr	r7, [r0, #4]
   4e170:	cmp	r7, r0
   4e174:	bne	4e18c <bcmp@plt+0x3beb0>
   4e178:	b	4e1d8 <bcmp@plt+0x3befc>
   4e17c:	ldr	r7, [r7, #4]
   4e180:	ldr	r0, [r6]
   4e184:	cmp	r7, r0
   4e188:	beq	4e1d8 <bcmp@plt+0x3befc>
   4e18c:	ldr	r4, [r7, #8]
   4e190:	mov	r0, r5
   4e194:	bl	34418 <bcmp@plt+0x2213c>
   4e198:	cmp	r0, #10
   4e19c:	beq	4e1b8 <bcmp@plt+0x3bedc>
   4e1a0:	cmp	r0, #2
   4e1a4:	bne	4e17c <bcmp@plt+0x3bea0>
   4e1a8:	ldr	r1, [r4, #12]
   4e1ac:	cmp	r1, #0
   4e1b0:	bne	4e1c4 <bcmp@plt+0x3bee8>
   4e1b4:	b	4e17c <bcmp@plt+0x3bea0>
   4e1b8:	ldr	r1, [r4, #16]
   4e1bc:	cmp	r1, #0
   4e1c0:	beq	4e17c <bcmp@plt+0x3bea0>
   4e1c4:	mov	r0, r5
   4e1c8:	bl	34da0 <bcmp@plt+0x22ac4>
   4e1cc:	cmp	r0, #0
   4e1d0:	bne	4e17c <bcmp@plt+0x3bea0>
   4e1d4:	b	4e20c <bcmp@plt+0x3bf30>
   4e1d8:	ldr	r0, [pc, #56]	; 4e218 <bcmp@plt+0x3bf3c>
   4e1dc:	mov	r4, #0
   4e1e0:	ldr	r0, [pc, r0]
   4e1e4:	ldr	r0, [r0]
   4e1e8:	cmp	r0, #2
   4e1ec:	blt	4e20c <bcmp@plt+0x3bf30>
   4e1f0:	mov	r0, r5
   4e1f4:	bl	342fc <bcmp@plt+0x22020>
   4e1f8:	ldr	r1, [pc, #28]	; 4e21c <bcmp@plt+0x3bf40>
   4e1fc:	mov	r2, r0
   4e200:	mov	r0, #6
   4e204:	add	r1, pc, r1
   4e208:	bl	40d10 <bcmp@plt+0x2ea34>
   4e20c:	mov	r0, r4
   4e210:	pop	{r4, r5, r6, r7, fp, pc}
   4e214:	andeq	r8, r2, r4, lsl #4
   4e218:	andeq	r8, r2, r8, lsr #3
   4e21c:	andeq	r3, r1, fp, lsl pc
   4e220:	push	{r4, r5, fp, lr}
   4e224:	add	fp, sp, #8
   4e228:	mov	r5, r0
   4e22c:	bl	34418 <bcmp@plt+0x2213c>
   4e230:	mov	r4, r0
   4e234:	mov	r0, r5
   4e238:	bl	4e154 <bcmp@plt+0x3be78>
   4e23c:	mov	r1, r0
   4e240:	mov	r0, #0
   4e244:	cmp	r1, #0
   4e248:	beq	4e268 <bcmp@plt+0x3bf8c>
   4e24c:	cmp	r4, #10
   4e250:	beq	4e264 <bcmp@plt+0x3bf88>
   4e254:	cmp	r4, #2
   4e258:	popne	{r4, r5, fp, pc}
   4e25c:	add	r0, r1, #28
   4e260:	pop	{r4, r5, fp, pc}
   4e264:	add	r0, r1, #32
   4e268:	pop	{r4, r5, fp, pc}
   4e26c:	cmp	r1, #10
   4e270:	beq	4e290 <bcmp@plt+0x3bfb4>
   4e274:	cmp	r1, #2
   4e278:	mov	r2, #0
   4e27c:	addeq	r2, r0, #28
   4e280:	moveq	r0, r2
   4e284:	bxeq	lr
   4e288:	mov	r0, r2
   4e28c:	bx	lr
   4e290:	add	r2, r0, #32
   4e294:	mov	r0, r2
   4e298:	bx	lr
   4e29c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e2a0:	add	fp, sp, #28
   4e2a4:	sub	sp, sp, #940	; 0x3ac
   4e2a8:	sub	sp, sp, #3072	; 0xc00
   4e2ac:	ldr	r1, [pc, #412]	; 4e450 <bcmp@plt+0x3c174>
   4e2b0:	ldr	r1, [pc, r1]
   4e2b4:	ldr	r7, [r1]
   4e2b8:	cmp	r7, #0
   4e2bc:	beq	4e2cc <bcmp@plt+0x3bff0>
   4e2c0:	ldr	r1, [r7, #12]
   4e2c4:	cmp	r1, #0
   4e2c8:	beq	4e448 <bcmp@plt+0x3c16c>
   4e2cc:	cmp	r0, #5
   4e2d0:	blt	4e2ec <bcmp@plt+0x3c010>
   4e2d4:	ldr	r1, [pc, #376]	; 4e454 <bcmp@plt+0x3c178>
   4e2d8:	ldr	r1, [pc, r1]
   4e2dc:	ldr	r1, [r1]
   4e2e0:	add	r1, r1, #4
   4e2e4:	cmp	r1, r0
   4e2e8:	blt	4e448 <bcmp@plt+0x3c16c>
   4e2ec:	str	r0, [sp, #4]
   4e2f0:	add	r5, sp, #8
   4e2f4:	mov	r2, #32
   4e2f8:	ldr	r1, [pc, #344]	; 4e458 <bcmp@plt+0x3c17c>
   4e2fc:	mov	r3, r5
   4e300:	add	r1, pc, r1
   4e304:	vld1.64	{d16-d17}, [r1]!
   4e308:	vst1.64	{d16-d17}, [r3], r2
   4e30c:	vld1.64	{d16-d17}, [r1]
   4e310:	movw	r2, #2602	; 0xa2a
   4e314:	add	r1, r5, #16
   4e318:	movt	r2, #10
   4e31c:	str	r2, [r3]
   4e320:	vst1.64	{d16-d17}, [r1]
   4e324:	ldr	sl, [r7, #4]
   4e328:	cmp	sl, r7
   4e32c:	beq	4e414 <bcmp@plt+0x3c138>
   4e330:	ldr	r9, [pc, #292]	; 4e45c <bcmp@plt+0x3c180>
   4e334:	add	r9, pc, r9
   4e338:	b	4e354 <bcmp@plt+0x3c078>
   4e33c:	ldr	sl, [sl, #4]
   4e340:	ldr	r0, [pc, #296]	; 4e470 <bcmp@plt+0x3c194>
   4e344:	ldr	r0, [pc, r0]
   4e348:	ldr	r0, [r0]
   4e34c:	cmp	sl, r0
   4e350:	beq	4e414 <bcmp@plt+0x3c138>
   4e354:	ldr	r6, [sl, #8]
   4e358:	mov	r0, r5
   4e35c:	bl	1203c <strlen@plt>
   4e360:	ldrb	r1, [r6, #8]
   4e364:	cmp	r1, #0
   4e368:	ldr	r1, [pc, #240]	; 4e460 <bcmp@plt+0x3c184>
   4e36c:	ldr	r2, [pc, #240]	; 4e464 <bcmp@plt+0x3c188>
   4e370:	ldr	r3, [r6]
   4e374:	add	r2, pc, r2
   4e378:	add	r1, pc, r1
   4e37c:	moveq	r1, r2
   4e380:	add	r2, r5, r0
   4e384:	str	r1, [sp]
   4e388:	rsb	r1, r0, #4000	; 0xfa0
   4e38c:	mov	r0, r2
   4e390:	mov	r2, r9
   4e394:	bl	120a8 <snprintf@plt>
   4e398:	ldr	r7, [r6, #12]
   4e39c:	cmp	r7, #0
   4e3a0:	beq	4e3d4 <bcmp@plt+0x3c0f8>
   4e3a4:	mov	r0, r5
   4e3a8:	bl	1203c <strlen@plt>
   4e3ac:	mov	r4, r0
   4e3b0:	add	r8, r5, r0
   4e3b4:	mov	r0, r7
   4e3b8:	bl	342fc <bcmp@plt+0x22020>
   4e3bc:	ldr	r2, [pc, #164]	; 4e468 <bcmp@plt+0x3c18c>
   4e3c0:	mov	r3, r0
   4e3c4:	rsb	r1, r4, #4000	; 0xfa0
   4e3c8:	mov	r0, r8
   4e3cc:	add	r2, pc, r2
   4e3d0:	bl	120a8 <snprintf@plt>
   4e3d4:	ldr	r7, [r6, #16]
   4e3d8:	cmp	r7, #0
   4e3dc:	beq	4e33c <bcmp@plt+0x3c060>
   4e3e0:	mov	r0, r5
   4e3e4:	bl	1203c <strlen@plt>
   4e3e8:	mov	r4, r0
   4e3ec:	add	r6, r5, r0
   4e3f0:	mov	r0, r7
   4e3f4:	bl	342fc <bcmp@plt+0x22020>
   4e3f8:	ldr	r2, [pc, #108]	; 4e46c <bcmp@plt+0x3c190>
   4e3fc:	mov	r3, r0
   4e400:	rsb	r1, r4, #4000	; 0xfa0
   4e404:	mov	r0, r6
   4e408:	add	r2, pc, r2
   4e40c:	bl	120a8 <snprintf@plt>
   4e410:	b	4e33c <bcmp@plt+0x3c060>
   4e414:	ldr	r0, [sp, #4]
   4e418:	cmp	r0, #5
   4e41c:	blt	4e438 <bcmp@plt+0x3c15c>
   4e420:	ldr	r1, [pc, #76]	; 4e474 <bcmp@plt+0x3c198>
   4e424:	ldr	r1, [pc, r1]
   4e428:	ldr	r1, [r1]
   4e42c:	add	r1, r1, #4
   4e430:	cmp	r1, r0
   4e434:	blt	4e448 <bcmp@plt+0x3c16c>
   4e438:	ldr	r1, [pc, #56]	; 4e478 <bcmp@plt+0x3c19c>
   4e43c:	add	r2, sp, #8
   4e440:	add	r1, pc, r1
   4e444:	bl	40d10 <bcmp@plt+0x2ea34>
   4e448:	sub	sp, fp, #28
   4e44c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e450:	strheq	r8, [r2], -r8	; <UNPREDICTABLE>
   4e454:	strheq	r8, [r2], -r0
   4e458:	andeq	r3, r1, r8, lsl pc
   4e45c:	andeq	r3, r1, sp, lsr #28
   4e460:	strdeq	pc, [r0], -r3
   4e464:	strdeq	pc, [r0], -sl
   4e468:	andeq	r3, r1, r5, lsr #27
   4e46c:	andeq	r3, r1, fp, ror sp
   4e470:	andeq	r8, r2, r4, lsr #32
   4e474:	andeq	r7, r2, r4, ror #30
   4e478:	andeq	r8, r0, fp, lsl lr
   4e47c:	push	{r4, sl, fp, lr}
   4e480:	add	fp, sp, #8
   4e484:	cmp	r0, #10
   4e488:	beq	4e4ec <bcmp@plt+0x3c210>
   4e48c:	mov	r2, r0
   4e490:	cmp	r0, #2
   4e494:	bne	4e54c <bcmp@plt+0x3c270>
   4e498:	ldr	r0, [pc, #220]	; 4e57c <bcmp@plt+0x3c2a0>
   4e49c:	ldr	r0, [pc, r0]
   4e4a0:	ldr	r0, [r0]
   4e4a4:	ldr	r1, [r0, #4]
   4e4a8:	cmp	r1, r0
   4e4ac:	bne	4e4c0 <bcmp@plt+0x3c1e4>
   4e4b0:	b	4e540 <bcmp@plt+0x3c264>
   4e4b4:	ldr	r1, [r1, #4]
   4e4b8:	cmp	r1, r0
   4e4bc:	beq	4e540 <bcmp@plt+0x3c264>
   4e4c0:	ldr	r4, [r1, #8]
   4e4c4:	ldr	r2, [r4, #12]
   4e4c8:	cmp	r2, #0
   4e4cc:	beq	4e4b4 <bcmp@plt+0x3c1d8>
   4e4d0:	ldr	r2, [r2, #24]
   4e4d4:	cmp	r2, #0
   4e4d8:	beq	4e4b4 <bcmp@plt+0x3c1d8>
   4e4dc:	ldrb	r2, [r4, #8]
   4e4e0:	cmp	r2, #1
   4e4e4:	bne	4e4b4 <bcmp@plt+0x3c1d8>
   4e4e8:	b	4e574 <bcmp@plt+0x3c298>
   4e4ec:	ldr	r0, [pc, #140]	; 4e580 <bcmp@plt+0x3c2a4>
   4e4f0:	ldr	r0, [pc, r0]
   4e4f4:	ldr	r0, [r0]
   4e4f8:	ldr	r1, [r0, #4]
   4e4fc:	cmp	r1, r0
   4e500:	bne	4e514 <bcmp@plt+0x3c238>
   4e504:	b	4e540 <bcmp@plt+0x3c264>
   4e508:	ldr	r1, [r1, #4]
   4e50c:	cmp	r1, r0
   4e510:	beq	4e540 <bcmp@plt+0x3c264>
   4e514:	ldr	r4, [r1, #8]
   4e518:	ldr	r2, [r4, #16]
   4e51c:	cmp	r2, #0
   4e520:	beq	4e508 <bcmp@plt+0x3c22c>
   4e524:	ldr	r2, [r2, #24]
   4e528:	cmp	r2, #0
   4e52c:	beq	4e508 <bcmp@plt+0x3c22c>
   4e530:	ldrb	r2, [r4, #8]
   4e534:	cmp	r2, #1
   4e538:	bne	4e508 <bcmp@plt+0x3c22c>
   4e53c:	b	4e574 <bcmp@plt+0x3c298>
   4e540:	mov	r4, #0
   4e544:	mov	r0, r4
   4e548:	pop	{r4, sl, fp, pc}
   4e54c:	ldr	r0, [pc, #48]	; 4e584 <bcmp@plt+0x3c2a8>
   4e550:	mov	r4, #0
   4e554:	ldr	r0, [pc, r0]
   4e558:	ldr	r0, [r0]
   4e55c:	cmp	r0, #2
   4e560:	blt	4e574 <bcmp@plt+0x3c298>
   4e564:	ldr	r1, [pc, #28]	; 4e588 <bcmp@plt+0x3c2ac>
   4e568:	mov	r0, #6
   4e56c:	add	r1, pc, r1
   4e570:	bl	40d10 <bcmp@plt+0x2ea34>
   4e574:	mov	r0, r4
   4e578:	pop	{r4, sl, fp, pc}
   4e57c:	andeq	r7, r2, ip, asr #29
   4e580:	andeq	r7, r2, r8, ror lr
   4e584:	andeq	r7, r2, r4, lsr lr
   4e588:	andeq	r3, r1, r9, lsr #24
   4e58c:	cmp	r1, #10
   4e590:	beq	4e5a8 <bcmp@plt+0x3c2cc>
   4e594:	mvn	r2, #8
   4e598:	cmp	r1, #2
   4e59c:	bne	4e5b0 <bcmp@plt+0x3c2d4>
   4e5a0:	add	r0, r0, #28
   4e5a4:	b	4e5ac <bcmp@plt+0x3c2d0>
   4e5a8:	add	r0, r0, #32
   4e5ac:	ldr	r2, [r0]
   4e5b0:	mov	r0, r2
   4e5b4:	bx	lr
   4e5b8:	push	{r4, sl, fp, lr}
   4e5bc:	add	fp, sp, #8
   4e5c0:	ldr	r1, [r0, #24]
   4e5c4:	cmp	r1, #1
   4e5c8:	bne	4e5ec <bcmp@plt+0x3c310>
   4e5cc:	ldr	r1, [pc, #84]	; 4e628 <bcmp@plt+0x3c34c>
   4e5d0:	ldr	r1, [pc, r1]
   4e5d4:	ldr	r4, [r1]
   4e5d8:	bl	342fc <bcmp@plt+0x22020>
   4e5dc:	mov	r1, r0
   4e5e0:	mov	r0, r4
   4e5e4:	pop	{r4, sl, fp, lr}
   4e5e8:	b	49664 <bcmp@plt+0x37388>
   4e5ec:	ldr	r1, [pc, #44]	; 4e620 <bcmp@plt+0x3c344>
   4e5f0:	ldr	r1, [pc, r1]
   4e5f4:	ldr	r1, [r1]
   4e5f8:	cmp	r1, #1
   4e5fc:	blt	4e618 <bcmp@plt+0x3c33c>
   4e600:	bl	342fc <bcmp@plt+0x22020>
   4e604:	ldr	r1, [pc, #24]	; 4e624 <bcmp@plt+0x3c348>
   4e608:	mov	r2, r0
   4e60c:	mov	r0, #5
   4e610:	add	r1, pc, r1
   4e614:	bl	40d10 <bcmp@plt+0x2ea34>
   4e618:	mov	r0, #0
   4e61c:	pop	{r4, sl, fp, pc}
   4e620:	muleq	r2, r8, sp
   4e624:	andeq	r3, r1, r6, lsr #23
   4e628:			; <UNDEFINED> instruction: 0x00027cb8
   4e62c:	push	{fp, lr}
   4e630:	mov	fp, sp
   4e634:	sub	sp, sp, #24
   4e638:	bl	12078 <getpid@plt>
   4e63c:	str	r0, [fp, #-4]
   4e640:	movw	r0, #816	; 0x330
   4e644:	add	r1, sp, #4
   4e648:	movt	r0, #6552	; 0x1998
   4e64c:	str	r0, [fp, #-8]
   4e650:	sub	r0, fp, #8
   4e654:	bl	11e98 <capget@plt>
   4e658:	cmp	r0, #0
   4e65c:	bmi	4e6a8 <bcmp@plt+0x3c3cc>
   4e660:	ldr	r0, [pc, #96]	; 4e6c8 <bcmp@plt+0x3c3ec>
   4e664:	ldr	r0, [pc, r0]
   4e668:	ldr	r0, [r0]
   4e66c:	cmp	r0, #1
   4e670:	blt	4e688 <bcmp@plt+0x3c3ac>
   4e674:	ldmib	sp, {r2, r3}
   4e678:	ldr	r1, [pc, #76]	; 4e6cc <bcmp@plt+0x3c3f0>
   4e67c:	mov	r0, #5
   4e680:	add	r1, pc, r1
   4e684:	bl	40d10 <bcmp@plt+0x2ea34>
   4e688:	ldr	r0, [sp, #4]
   4e68c:	and	r1, r0, #12288	; 0x3000
   4e690:	mov	r0, #1
   4e694:	cmp	r1, #12288	; 0x3000
   4e698:	beq	4e6bc <bcmp@plt+0x3c3e0>
   4e69c:	ldr	r1, [pc, #44]	; 4e6d0 <bcmp@plt+0x3c3f4>
   4e6a0:	add	r1, pc, r1
   4e6a4:	b	4e6b0 <bcmp@plt+0x3c3d4>
   4e6a8:	ldr	r1, [pc, #20]	; 4e6c4 <bcmp@plt+0x3c3e8>
   4e6ac:	add	r1, pc, r1
   4e6b0:	mov	r0, #1
   4e6b4:	bl	40d10 <bcmp@plt+0x2ea34>
   4e6b8:	mov	r0, #0
   4e6bc:	mov	sp, fp
   4e6c0:	pop	{fp, pc}
   4e6c4:	muleq	r1, r4, fp
   4e6c8:	andeq	r7, r2, r4, lsr #26
   4e6cc:	andeq	r3, r1, r0, ror #23
   4e6d0:	andeq	r3, r1, r7, ror #23
   4e6d4:	push	{fp, lr}
   4e6d8:	mov	fp, sp
   4e6dc:	cmp	r0, #1
   4e6e0:	bne	4e70c <bcmp@plt+0x3c430>
   4e6e4:	ldr	r0, [pc, #160]	; 4e78c <bcmp@plt+0x3c4b0>
   4e6e8:	ldr	r0, [pc, r0]
   4e6ec:	ldr	r0, [r0]
   4e6f0:	cmp	r0, #1
   4e6f4:	poplt	{fp, pc}
   4e6f8:	ldr	r1, [pc, #144]	; 4e790 <bcmp@plt+0x3c4b4>
   4e6fc:	mov	r0, #5
   4e700:	add	r1, pc, r1
   4e704:	pop	{fp, lr}
   4e708:	b	40d10 <bcmp@plt+0x2ea34>
   4e70c:	mov	r2, r0
   4e710:	ldr	r0, [pc, #108]	; 4e784 <bcmp@plt+0x3c4a8>
   4e714:	cmp	r2, #2
   4e718:	ldr	r0, [pc, r0]
   4e71c:	beq	4e740 <bcmp@plt+0x3c464>
   4e720:	cmp	r2, #15
   4e724:	bne	4e760 <bcmp@plt+0x3c484>
   4e728:	ldr	r0, [r0]
   4e72c:	cmp	r0, #1
   4e730:	blt	4e75c <bcmp@plt+0x3c480>
   4e734:	ldr	r1, [pc, #76]	; 4e788 <bcmp@plt+0x3c4ac>
   4e738:	add	r1, pc, r1
   4e73c:	b	4e754 <bcmp@plt+0x3c478>
   4e740:	ldr	r0, [r0]
   4e744:	cmp	r0, #1
   4e748:	blt	4e75c <bcmp@plt+0x3c480>
   4e74c:	ldr	r1, [pc, #64]	; 4e794 <bcmp@plt+0x3c4b8>
   4e750:	add	r1, pc, r1
   4e754:	mov	r0, #5
   4e758:	bl	40d10 <bcmp@plt+0x2ea34>
   4e75c:	bl	4e79c <bcmp@plt+0x3c4c0>
   4e760:	ldr	r0, [r0]
   4e764:	cmp	r0, #1
   4e768:	blt	4e77c <bcmp@plt+0x3c4a0>
   4e76c:	ldr	r1, [pc, #36]	; 4e798 <bcmp@plt+0x3c4bc>
   4e770:	mov	r0, #5
   4e774:	add	r1, pc, r1
   4e778:	bl	40d10 <bcmp@plt+0x2ea34>
   4e77c:	mov	r0, #1
   4e780:	bl	121d4 <exit@plt>
   4e784:	andeq	r7, r2, r0, ror ip
   4e788:	andeq	r3, r1, pc, lsr #23
   4e78c:	andeq	r7, r2, r0, lsr #25
   4e790:	andeq	r3, r1, pc, asr #23
   4e794:			; <UNDEFINED> instruction: 0x00013bbf
   4e798:			; <UNDEFINED> instruction: 0x00013bbe
   4e79c:	push	{fp, lr}
   4e7a0:	mov	fp, sp
   4e7a4:	ldr	r0, [pc, #184]	; 4e864 <bcmp@plt+0x3c588>
   4e7a8:	ldr	r0, [pc, r0]
   4e7ac:	ldr	r0, [r0]
   4e7b0:	cmp	r0, #2
   4e7b4:	blt	4e7c8 <bcmp@plt+0x3c4ec>
   4e7b8:	ldr	r1, [pc, #168]	; 4e868 <bcmp@plt+0x3c58c>
   4e7bc:	mov	r0, #6
   4e7c0:	add	r1, pc, r1
   4e7c4:	bl	40d10 <bcmp@plt+0x2ea34>
   4e7c8:	ldr	r0, [pc, #156]	; 4e86c <bcmp@plt+0x3c590>
   4e7cc:	ldr	r0, [pc, r0]
   4e7d0:	ldr	r0, [r0]
   4e7d4:	bl	16374 <bcmp@plt+0x4098>
   4e7d8:	ldr	r0, [pc, #144]	; 4e870 <bcmp@plt+0x3c594>
   4e7dc:	ldr	r0, [pc, r0]
   4e7e0:	ldr	r0, [r0]
   4e7e4:	cmp	r0, #0
   4e7e8:	beq	4e7f4 <bcmp@plt+0x3c518>
   4e7ec:	ldr	r0, [r0, #4]
   4e7f0:	blx	r0
   4e7f4:	ldr	r0, [pc, #120]	; 4e874 <bcmp@plt+0x3c598>
   4e7f8:	ldr	r0, [pc, r0]
   4e7fc:	ldr	r0, [r0]
   4e800:	cmp	r0, #0
   4e804:	beq	4e810 <bcmp@plt+0x3c534>
   4e808:	ldr	r0, [r0, #4]
   4e80c:	blx	r0
   4e810:	bl	4d960 <bcmp@plt+0x3b684>
   4e814:	ldr	r0, [pc, #92]	; 4e878 <bcmp@plt+0x3c59c>
   4e818:	ldr	r0, [pc, r0]
   4e81c:	ldr	r0, [r0]
   4e820:	bl	478cc <bcmp@plt+0x355f0>
   4e824:	bl	4a024 <bcmp@plt+0x37d48>
   4e828:	ldr	r0, [pc, #76]	; 4e87c <bcmp@plt+0x3c5a0>
   4e82c:	ldr	r0, [pc, r0]
   4e830:	ldr	r0, [r0]
   4e834:	bl	3ea7c <bcmp@plt+0x2c7a0>
   4e838:	ldr	r0, [pc, #64]	; 4e880 <bcmp@plt+0x3c5a4>
   4e83c:	ldr	r0, [pc, r0]
   4e840:	ldr	r0, [r0]
   4e844:	bl	44f40 <bcmp@plt+0x32c64>
   4e848:	bl	4103c <bcmp@plt+0x2ed60>
   4e84c:	ldr	r1, [pc, #48]	; 4e884 <bcmp@plt+0x3c5a8>
   4e850:	mov	r0, #4
   4e854:	add	r1, pc, r1
   4e858:	bl	40d10 <bcmp@plt+0x2ea34>
   4e85c:	mov	r0, #0
   4e860:	bl	121d4 <exit@plt>
   4e864:	andeq	r7, r2, r0, ror #23
   4e868:	andeq	r3, r1, r8, lsl #23
   4e86c:	andeq	r7, r2, ip, lsr #20
   4e870:	andeq	r7, r2, r8, lsl #21
   4e874:	andeq	r7, r2, r4, ror #23
   4e878:	strdeq	r7, [r2], -r0
   4e87c:	andeq	r7, r2, ip, ror #19
   4e880:	ldrdeq	r7, [r2], -r0
   4e884:	andeq	r0, r1, r5, lsl #11
   4e888:	push	{fp, lr}
   4e88c:	mov	fp, sp
   4e890:	sub	sp, sp, #80	; 0x50
   4e894:	mov	r4, r1
   4e898:	ldr	r1, [pc, #996]	; 4ec84 <bcmp@plt+0x3c9a8>
   4e89c:	ldr	r2, [pc, #996]	; 4ec88 <bcmp@plt+0x3c9ac>
   4e8a0:	mov	r5, r0
   4e8a4:	mov	r0, #4
   4e8a8:	add	r1, pc, r1
   4e8ac:	add	r2, pc, r2
   4e8b0:	bl	40d10 <bcmp@plt+0x2ea34>
   4e8b4:	ldr	r8, [pc, #976]	; 4ec8c <bcmp@plt+0x3c9b0>
   4e8b8:	ldr	r8, [pc, r8]
   4e8bc:	ldr	r0, [r8]
   4e8c0:	cmp	r0, #1
   4e8c4:	blt	4e8d8 <bcmp@plt+0x3c5fc>
   4e8c8:	ldr	r1, [pc, #960]	; 4ec90 <bcmp@plt+0x3c9b4>
   4e8cc:	mov	r0, #5
   4e8d0:	add	r1, pc, r1
   4e8d4:	bl	40d10 <bcmp@plt+0x2ea34>
   4e8d8:	bl	4e62c <bcmp@plt+0x3c350>
   4e8dc:	cmp	r0, #1
   4e8e0:	bne	4ec54 <bcmp@plt+0x3c978>
   4e8e4:	mov	r0, #0
   4e8e8:	bl	12174 <time@plt>
   4e8ec:	ldr	r1, [pc, #928]	; 4ec94 <bcmp@plt+0x3c9b8>
   4e8f0:	ldr	r1, [pc, r1]
   4e8f4:	str	r0, [r1]
   4e8f8:	bl	11fd0 <srandom@plt>
   4e8fc:	ldr	r6, [pc, #916]	; 4ec98 <bcmp@plt+0x3c9bc>
   4e900:	mov	r0, #1
   4e904:	ldr	r6, [pc, r6]
   4e908:	mov	r1, r6
   4e90c:	bl	11fac <signal@plt>
   4e910:	mov	r0, #15
   4e914:	mov	r1, r6
   4e918:	bl	11fac <signal@plt>
   4e91c:	mov	r0, #2
   4e920:	mov	r1, r6
   4e924:	bl	11fac <signal@plt>
   4e928:	mov	r0, #3
   4e92c:	mov	r1, r6
   4e930:	bl	11fac <signal@plt>
   4e934:	bl	44b80 <bcmp@plt+0x328a4>
   4e938:	ldr	r1, [pc, #860]	; 4ec9c <bcmp@plt+0x3c9c0>
   4e93c:	ldr	r1, [pc, r1]
   4e940:	str	r0, [r1]
   4e944:	bl	3e660 <bcmp@plt+0x2c384>
   4e948:	ldr	r1, [pc, #848]	; 4eca0 <bcmp@plt+0x3c9c4>
   4e94c:	add	r2, sp, #4
   4e950:	ldr	r1, [pc, r1]
   4e954:	str	r0, [r1]
   4e958:	mov	r0, r5
   4e95c:	mov	r1, r4
   4e960:	bl	12af0 <bcmp@plt+0x814>
   4e964:	cmp	r0, #0
   4e968:	bne	4ec50 <bcmp@plt+0x3c974>
   4e96c:	ldr	r2, [sp, #72]	; 0x48
   4e970:	ldr	r1, [sp, #40]	; 0x28
   4e974:	ldr	r0, [pc, #808]	; 4eca4 <bcmp@plt+0x3c9c8>
   4e978:	cmp	r2, #0
   4e97c:	add	r0, pc, r0
   4e980:	movne	r0, r1
   4e984:	bl	12030 <strdup@plt>
   4e988:	ldr	r4, [pc, #792]	; 4eca8 <bcmp@plt+0x3c9cc>
   4e98c:	mov	r2, r0
   4e990:	ldr	r4, [pc, r4]
   4e994:	str	r0, [r4]
   4e998:	ldr	r0, [sp, #68]	; 0x44
   4e99c:	cmp	r0, #0
   4e9a0:	beq	4e9d0 <bcmp@plt+0x3c6f4>
   4e9a4:	ldrb	r0, [r2]
   4e9a8:	cmp	r0, #47	; 0x2f
   4e9ac:	beq	4e9c0 <bcmp@plt+0x3c6e4>
   4e9b0:	ldr	r1, [pc, #756]	; 4ecac <bcmp@plt+0x3c9d0>
   4e9b4:	mov	r0, #1
   4e9b8:	add	r1, pc, r1
   4e9bc:	bl	40d10 <bcmp@plt+0x2ea34>
   4e9c0:	ldr	r0, [pc, #744]	; 4ecb0 <bcmp@plt+0x3c9d4>
   4e9c4:	mov	r1, #1
   4e9c8:	ldr	r0, [pc, r0]
   4e9cc:	str	r1, [r0]
   4e9d0:	ldr	r0, [sp, #60]	; 0x3c
   4e9d4:	cmp	r0, #0
   4e9d8:	ldrne	r0, [sp, #12]
   4e9dc:	strne	r0, [r8]
   4e9e0:	ldr	r0, [sp, #64]	; 0x40
   4e9e4:	cmp	r0, #0
   4e9e8:	beq	4ea10 <bcmp@plt+0x3c734>
   4e9ec:	ldr	r0, [sp, #24]
   4e9f0:	cmp	r0, #1
   4e9f4:	beq	4ea20 <bcmp@plt+0x3c744>
   4e9f8:	cmp	r0, #0
   4e9fc:	bne	4ea34 <bcmp@plt+0x3c758>
   4ea00:	ldr	r0, [pc, #684]	; 4ecb4 <bcmp@plt+0x3c9d8>
   4ea04:	mov	r1, #2
   4ea08:	ldr	r0, [pc, r0]
   4ea0c:	b	4ea2c <bcmp@plt+0x3c750>
   4ea10:	ldr	r0, [pc, #680]	; 4ecc0 <bcmp@plt+0x3c9e4>
   4ea14:	mov	r1, #0
   4ea18:	ldr	r0, [pc, r0]
   4ea1c:	b	4ea2c <bcmp@plt+0x3c750>
   4ea20:	ldr	r0, [pc, #656]	; 4ecb8 <bcmp@plt+0x3c9dc>
   4ea24:	mov	r1, #10
   4ea28:	ldr	r0, [pc, r0]
   4ea2c:	str	r1, [r0]
   4ea30:	b	4ea44 <bcmp@plt+0x3c768>
   4ea34:	ldr	r1, [pc, #640]	; 4ecbc <bcmp@plt+0x3c9e0>
   4ea38:	mov	r0, #4
   4ea3c:	add	r1, pc, r1
   4ea40:	bl	40d10 <bcmp@plt+0x2ea34>
   4ea44:	add	r0, sp, #4
   4ea48:	bl	12a64 <bcmp@plt+0x788>
   4ea4c:	ldr	r0, [r4]
   4ea50:	mov	r1, #0
   4ea54:	bl	11f70 <access@plt>
   4ea58:	cmn	r0, #1
   4ea5c:	beq	4ec5c <bcmp@plt+0x3c980>
   4ea60:	ldr	r0, [pc, #604]	; 4ecc4 <bcmp@plt+0x3c9e8>
   4ea64:	ldr	r0, [pc, r0]
   4ea68:	ldr	r0, [r0]
   4ea6c:	cmp	r0, #0
   4ea70:	beq	4eb00 <bcmp@plt+0x3c824>
   4ea74:	ldr	r0, [r8]
   4ea78:	cmp	r0, #1
   4ea7c:	blt	4ea90 <bcmp@plt+0x3c7b4>
   4ea80:	ldr	r1, [pc, #576]	; 4ecc8 <bcmp@plt+0x3c9ec>
   4ea84:	mov	r0, #5
   4ea88:	add	r1, pc, r1
   4ea8c:	bl	40d10 <bcmp@plt+0x2ea34>
   4ea90:	bl	11fa0 <fork@plt>
   4ea94:	ldr	r4, [pc, #560]	; 4eccc <bcmp@plt+0x3c9f0>
   4ea98:	cmn	r0, #1
   4ea9c:	ldr	r4, [pc, r4]
   4eaa0:	str	r0, [r4]
   4eaa4:	ble	4ec50 <bcmp@plt+0x3c974>
   4eaa8:	mov	r0, #0
   4eaac:	bl	11e38 <umask@plt>
   4eab0:	ldr	r0, [r4]
   4eab4:	cmp	r0, #1
   4eab8:	bge	4ec54 <bcmp@plt+0x3c978>
   4eabc:	bl	11ebc <setsid@plt>
   4eac0:	ldr	r1, [pc, #520]	; 4ecd0 <bcmp@plt+0x3c9f4>
   4eac4:	cmn	r0, #1
   4eac8:	ldr	r1, [pc, r1]
   4eacc:	str	r0, [r1]
   4ead0:	ble	4ec50 <bcmp@plt+0x3c974>
   4ead4:	ldr	r0, [pc, #504]	; 4ecd4 <bcmp@plt+0x3c9f8>
   4ead8:	add	r0, pc, r0
   4eadc:	bl	12048 <chdir@plt>
   4eae0:	cmn	r0, #1
   4eae4:	ble	4ec50 <bcmp@plt+0x3c974>
   4eae8:	mov	r0, #0
   4eaec:	bl	11f1c <close@plt>
   4eaf0:	mov	r0, #1
   4eaf4:	bl	11f1c <close@plt>
   4eaf8:	mov	r0, #2
   4eafc:	bl	11f1c <close@plt>
   4eb00:	bl	27acc <bcmp@plt+0x157f0>
   4eb04:	bl	4af08 <bcmp@plt+0x38c2c>
   4eb08:	bl	478c4 <bcmp@plt+0x355e8>
   4eb0c:	ldr	r5, [pc, #452]	; 4ecd8 <bcmp@plt+0x3c9fc>
   4eb10:	ldr	r5, [pc, r5]
   4eb14:	str	r0, [r5]
   4eb18:	bl	49c20 <bcmp@plt+0x37944>
   4eb1c:	bl	4d8a4 <bcmp@plt+0x3b5c8>
   4eb20:	cmp	r0, #1
   4eb24:	bne	4ec50 <bcmp@plt+0x3c974>
   4eb28:	bl	162fc <bcmp@plt+0x4020>
   4eb2c:	ldr	r9, [pc, #424]	; 4ecdc <bcmp@plt+0x3ca00>
   4eb30:	cmp	r0, #0
   4eb34:	ldr	r9, [pc, r9]
   4eb38:	str	r0, [r9]
   4eb3c:	beq	4ec50 <bcmp@plt+0x3c974>
   4eb40:	bl	558b0 <bcmp@plt+0x435d4>
   4eb44:	cmp	r0, #1
   4eb48:	bne	4ec50 <bcmp@plt+0x3c974>
   4eb4c:	ldr	r6, [pc, #396]	; 4ece0 <bcmp@plt+0x3ca04>
   4eb50:	ldr	r6, [pc, r6]
   4eb54:	ldr	r0, [r6]
   4eb58:	bl	16a60 <bcmp@plt+0x4784>
   4eb5c:	cmp	r0, #3
   4eb60:	bhi	4ebd8 <bcmp@plt+0x3c8fc>
   4eb64:	mov	r4, r0
   4eb68:	cmp	r0, #1
   4eb6c:	beq	4ebd8 <bcmp@plt+0x3c8fc>
   4eb70:	ldr	r0, [r8]
   4eb74:	cmp	r0, #2
   4eb78:	blt	4eb8c <bcmp@plt+0x3c8b0>
   4eb7c:	ldr	r1, [pc, #352]	; 4ece4 <bcmp@plt+0x3ca08>
   4eb80:	mov	r0, #6
   4eb84:	add	r1, pc, r1
   4eb88:	bl	40d10 <bcmp@plt+0x2ea34>
   4eb8c:	ldr	r0, [r6]
   4eb90:	bl	19cd4 <bcmp@plt+0x79f8>
   4eb94:	ldr	r1, [r0, #52]	; 0x34
   4eb98:	ldr	r2, [r0, #60]	; 0x3c
   4eb9c:	ldr	r7, [pc, #324]	; 4ece8 <bcmp@plt+0x3ca0c>
   4eba0:	ldr	r7, [pc, r7]
   4eba4:	ldr	r0, [r7]
   4eba8:	ldr	r3, [r0]
   4ebac:	mov	r0, r4
   4ebb0:	blx	r3
   4ebb4:	cmp	r0, #1
   4ebb8:	bne	4ec78 <bcmp@plt+0x3c99c>
   4ebbc:	ldr	r0, [r8]
   4ebc0:	cmp	r0, #1
   4ebc4:	blt	4ebd8 <bcmp@plt+0x3c8fc>
   4ebc8:	ldr	r1, [pc, #284]	; 4ecec <bcmp@plt+0x3ca10>
   4ebcc:	mov	r0, #5
   4ebd0:	add	r1, pc, r1
   4ebd4:	bl	40d10 <bcmp@plt+0x2ea34>
   4ebd8:	ldr	r0, [r9]
   4ebdc:	bl	163fc <bcmp@plt+0x4120>
   4ebe0:	cmp	r0, #1
   4ebe4:	bne	4ec50 <bcmp@plt+0x3c974>
   4ebe8:	ldr	r0, [pc, #256]	; 4ecf0 <bcmp@plt+0x3ca14>
   4ebec:	ldr	r0, [pc, r0]
   4ebf0:	ldr	r0, [r0]
   4ebf4:	ldr	r0, [r0]
   4ebf8:	blx	r0
   4ebfc:	cmp	r0, #1
   4ec00:	bne	4ec50 <bcmp@plt+0x3c974>
   4ec04:	ldr	r0, [r6]
   4ec08:	bl	16a7c <bcmp@plt+0x47a0>
   4ec0c:	ldr	r1, [pc, #224]	; 4ecf4 <bcmp@plt+0x3ca18>
   4ec10:	ldr	r2, [pc, #224]	; 4ecf8 <bcmp@plt+0x3ca1c>
   4ec14:	mov	r0, #4
   4ec18:	add	r1, pc, r1
   4ec1c:	add	r2, pc, r2
   4ec20:	bl	40d10 <bcmp@plt+0x2ea34>
   4ec24:	ldr	r4, [pc, #208]	; 4ecfc <bcmp@plt+0x3ca20>
   4ec28:	ldr	r4, [pc, r4]
   4ec2c:	mov	r0, r4
   4ec30:	bl	50d48 <bcmp@plt+0x3ea6c>
   4ec34:	ldr	r0, [r5]
   4ec38:	bl	47c40 <bcmp@plt+0x35964>
   4ec3c:	ldr	r0, [r5]
   4ec40:	bl	47b4c <bcmp@plt+0x35870>
   4ec44:	mov	r0, r4
   4ec48:	bl	52ca0 <bcmp@plt+0x409c4>
   4ec4c:	b	4ec34 <bcmp@plt+0x3c958>
   4ec50:	bl	4e79c <bcmp@plt+0x3c4c0>
   4ec54:	mov	r0, #0
   4ec58:	bl	121d4 <exit@plt>
   4ec5c:	ldr	r2, [r4]
   4ec60:	ldr	r1, [pc, #152]	; 4ed00 <bcmp@plt+0x3ca24>
   4ec64:	mov	r0, #1
   4ec68:	add	r1, pc, r1
   4ec6c:	bl	40d10 <bcmp@plt+0x2ea34>
   4ec70:	mov	r0, #0
   4ec74:	bl	121d4 <exit@plt>
   4ec78:	mov	r0, #0
   4ec7c:	str	r0, [r7]
   4ec80:	bl	4e79c <bcmp@plt+0x3c4c0>
   4ec84:	andeq	r3, r1, fp, lsr #22
   4ec88:	andeq	r3, r1, r0, lsr #22
   4ec8c:	ldrdeq	r7, [r2], -r0
   4ec90:	andeq	r3, r1, lr, lsr #22
   4ec94:	andeq	r7, r2, r0, lsr sl
   4ec98:	ldrdeq	r7, [r2], -r0
   4ec9c:	ldrdeq	r7, [r2], -r0
   4eca0:	andeq	r7, r2, r8, asr #17
   4eca4:	andeq	r3, r1, sp, lsl #21
   4eca8:			; <UNDEFINED> instruction: 0x000278b8
   4ecac:	andeq	r3, r1, pc, asr sl
   4ecb0:	ldrdeq	r7, [r2], -ip
   4ecb4:	andeq	r7, r2, r8, ror #17
   4ecb8:	andeq	r7, r2, r8, asr #17
   4ecbc:	andeq	r3, r1, r1, asr #20
   4ecc0:	ldrdeq	r7, [r2], -r8
   4ecc4:	andeq	r7, r2, r0, asr #18
   4ecc8:	andeq	r3, r1, sp, lsl sl
   4eccc:	andeq	r7, r2, r4, asr #15
   4ecd0:	andeq	r7, r2, r8, asr r7
   4ecd4:	andeq	lr, r0, lr, lsr #15
   4ecd8:	strdeq	r7, [r2], -r8
   4ecdc:	andeq	r7, r2, r4, asr #13
   4ece0:	andeq	r7, r2, r8, lsr #15
   4ece4:	andeq	r3, r1, pc, ror #15
   4ece8:	andeq	r7, r2, r4, asr #13
   4ecec:			; <UNDEFINED> instruction: 0x000137ba
   4ecf0:	strdeq	r7, [r2], -r0
   4ecf4:	andeq	r3, r1, r9, lsl #15
   4ecf8:			; <UNDEFINED> instruction: 0x000137b0
   4ecfc:	strdeq	r7, [r2], -ip
   4ed00:	andeq	r3, r1, sp, ror #13
   4ed04:	push	{r4, sl, fp, lr}
   4ed08:	add	fp, sp, #8
   4ed0c:	mov	r4, r0
   4ed10:	bl	12018 <zmq_ctx_new@plt>
   4ed14:	mov	r1, #3
   4ed18:	str	r0, [r4]
   4ed1c:	bl	11dcc <zmq_socket@plt>
   4ed20:	str	r0, [r4, #4]
   4ed24:	ldr	r1, [pc, #120]	; 4eda4 <bcmp@plt+0x3cac8>
   4ed28:	add	r1, pc, r1
   4ed2c:	bl	12294 <zmq_connect@plt>
   4ed30:	ldr	r1, [pc, #112]	; 4eda8 <bcmp@plt+0x3cacc>
   4ed34:	cmp	r0, #0
   4ed38:	ldr	r1, [pc, r1]
   4ed3c:	ldr	r1, [r1]
   4ed40:	beq	4ed80 <bcmp@plt+0x3caa4>
   4ed44:	cmp	r1, #2
   4ed48:	blt	4ed64 <bcmp@plt+0x3ca88>
   4ed4c:	bl	12114 <zmq_strerror@plt>
   4ed50:	ldr	r1, [pc, #84]	; 4edac <bcmp@plt+0x3cad0>
   4ed54:	mov	r2, r0
   4ed58:	mov	r0, #6
   4ed5c:	add	r1, pc, r1
   4ed60:	bl	40d10 <bcmp@plt+0x2ea34>
   4ed64:	ldr	r1, [pc, #68]	; 4edb0 <bcmp@plt+0x3cad4>
   4ed68:	mov	r0, #2
   4ed6c:	add	r1, pc, r1
   4ed70:	bl	40d10 <bcmp@plt+0x2ea34>
   4ed74:	mov	r4, #0
   4ed78:	mov	r0, r4
   4ed7c:	pop	{r4, sl, fp, pc}
   4ed80:	mov	r4, #1
   4ed84:	cmp	r1, #2
   4ed88:	blt	4ed9c <bcmp@plt+0x3cac0>
   4ed8c:	ldr	r1, [pc, #32]	; 4edb4 <bcmp@plt+0x3cad8>
   4ed90:	mov	r0, #6
   4ed94:	add	r1, pc, r1
   4ed98:	bl	40d10 <bcmp@plt+0x2ea34>
   4ed9c:	mov	r0, r4
   4eda0:	pop	{r4, sl, fp, pc}
   4eda4:	muleq	r1, lr, r7
   4eda8:	andeq	r7, r2, r0, asr r6
   4edac:	andeq	r3, r1, sp, ror r7
   4edb0:	andeq	r3, r1, r2, asr #15
   4edb4:	andeq	r3, r1, r3, ror r7
   4edb8:	push	{r4, r5, fp, lr}
   4edbc:	add	fp, sp, #8
   4edc0:	ldr	r5, [pc, #80]	; 4ee18 <bcmp@plt+0x3cb3c>
   4edc4:	mov	r4, r0
   4edc8:	ldr	r5, [pc, r5]
   4edcc:	ldr	r0, [r5]
   4edd0:	cmp	r0, #2
   4edd4:	blt	4ede8 <bcmp@plt+0x3cb0c>
   4edd8:	ldr	r1, [pc, #60]	; 4ee1c <bcmp@plt+0x3cb40>
   4eddc:	mov	r0, #6
   4ede0:	add	r1, pc, r1
   4ede4:	bl	40d10 <bcmp@plt+0x2ea34>
   4ede8:	ldr	r0, [r4, #4]
   4edec:	bl	11ff4 <zmq_close@plt>
   4edf0:	ldr	r0, [r4]
   4edf4:	bl	12234 <zmq_ctx_destroy@plt>
   4edf8:	ldr	r0, [r5]
   4edfc:	cmp	r0, #2
   4ee00:	poplt	{r4, r5, fp, pc}
   4ee04:	ldr	r1, [pc, #20]	; 4ee20 <bcmp@plt+0x3cb44>
   4ee08:	mov	r0, #6
   4ee0c:	add	r1, pc, r1
   4ee10:	pop	{r4, r5, fp, lr}
   4ee14:	b	40d10 <bcmp@plt+0x2ea34>
   4ee18:	andeq	r7, r2, r0, asr #11
   4ee1c:	andeq	r3, r1, lr, ror r7
   4ee20:	andeq	r3, r1, r0, ror r7
   4ee24:	ldr	r2, [r1]
   4ee28:	ldr	r1, [r1, #4]
   4ee2c:	str	r1, [r0, #4]
   4ee30:	str	r2, [r0]
   4ee34:	add	r0, r0, #8
   4ee38:	bx	lr
   4ee3c:	strb	r3, [r0, #2]
   4ee40:	strb	r2, [r0, #1]
   4ee44:	strb	r1, [r0]
   4ee48:	ldr	r1, [sp, #4]
   4ee4c:	str	r1, [r0, #4]
   4ee50:	ldr	r1, [sp]
   4ee54:	strb	r1, [r0, #3]
   4ee58:	bx	lr
   4ee5c:	push	{r4, r5, r6, r7, fp, lr}
   4ee60:	add	fp, sp, #16
   4ee64:	mov	r7, r0
   4ee68:	mov	r0, #12
   4ee6c:	mov	r4, r3
   4ee70:	mov	r5, r2
   4ee74:	mov	r6, r1
   4ee78:	bl	44994 <bcmp@plt+0x326b8>
   4ee7c:	ldr	r1, [fp, #8]
   4ee80:	str	r0, [r7]
   4ee84:	uxtb	r2, r4
   4ee88:	str	r1, [r0, #8]
   4ee8c:	mov	r1, #4
   4ee90:	str	r1, [r0, #4]
   4ee94:	uxtb	r1, r6
   4ee98:	bfi	r1, r5, #8, #8
   4ee9c:	orr	r1, r1, r2, lsl #16
   4eea0:	orr	r1, r1, #16777216	; 0x1000000
   4eea4:	str	r1, [r0]
   4eea8:	mov	r0, #12
   4eeac:	pop	{r4, r5, r6, r7, fp, pc}
   4eeb0:	push	{r4, r5, r6, r7, fp, lr}
   4eeb4:	add	fp, sp, #16
   4eeb8:	sub	sp, sp, #16
   4eebc:	mov	r5, r0
   4eec0:	ldr	r0, [r0, #4]
   4eec4:	mov	r6, r2
   4eec8:	subs	r2, r2, #1
   4eecc:	mov	r4, r1
   4eed0:	mov	r1, #1
   4eed4:	strh	r1, [sp, #12]
   4eed8:	mvnne	r2, #0
   4eedc:	mov	r1, #1
   4eee0:	str	r0, [sp, #4]
   4eee4:	add	r0, sp, #4
   4eee8:	bl	11fdc <zmq_poll@plt>
   4eeec:	cmp	r0, #0
   4eef0:	beq	4ef8c <bcmp@plt+0x3ccb0>
   4eef4:	ldr	r7, [pc, #160]	; 4ef9c <bcmp@plt+0x3ccc0>
   4eef8:	sub	r0, r6, #1
   4eefc:	clz	r0, r0
   4ef00:	lsr	r6, r0, #5
   4ef04:	ldr	r7, [pc, r7]
   4ef08:	ldr	r0, [r7]
   4ef0c:	cmp	r0, #3
   4ef10:	blt	4ef24 <bcmp@plt+0x3cc48>
   4ef14:	ldr	r1, [pc, #132]	; 4efa0 <bcmp@plt+0x3ccc4>
   4ef18:	mov	r0, #7
   4ef1c:	add	r1, pc, r1
   4ef20:	bl	40d10 <bcmp@plt+0x2ea34>
   4ef24:	ldr	r0, [r5, #4]
   4ef28:	mov	r1, r4
   4ef2c:	mov	r2, #4096	; 0x1000
   4ef30:	mov	r3, r6
   4ef34:	bl	12060 <zmq_recv@plt>
   4ef38:	mov	r4, r0
   4ef3c:	ldr	r0, [r7]
   4ef40:	cmp	r0, #3
   4ef44:	blt	4ef5c <bcmp@plt+0x3cc80>
   4ef48:	ldr	r1, [pc, #84]	; 4efa4 <bcmp@plt+0x3ccc8>
   4ef4c:	mov	r0, #7
   4ef50:	mov	r2, r4
   4ef54:	add	r1, pc, r1
   4ef58:	bl	40d10 <bcmp@plt+0x2ea34>
   4ef5c:	cmn	r4, #1
   4ef60:	bne	4ef90 <bcmp@plt+0x3ccb4>
   4ef64:	bl	11eb0 <__errno_location@plt>
   4ef68:	ldr	r0, [r0]
   4ef6c:	bl	12114 <zmq_strerror@plt>
   4ef70:	ldr	r1, [pc, #48]	; 4efa8 <bcmp@plt+0x3cccc>
   4ef74:	mov	r2, r0
   4ef78:	mov	r0, #2
   4ef7c:	add	r1, pc, r1
   4ef80:	bl	40d10 <bcmp@plt+0x2ea34>
   4ef84:	mvn	r4, #0
   4ef88:	b	4ef90 <bcmp@plt+0x3ccb4>
   4ef8c:	mvn	r4, #1
   4ef90:	mov	r0, r4
   4ef94:	sub	sp, fp, #16
   4ef98:	pop	{r4, r5, r6, r7, fp, pc}
   4ef9c:	andeq	r7, r2, r4, lsl #9
   4efa0:	andeq	r3, r1, sp, ror r6
   4efa4:	andeq	r3, r1, sl, ror #12
   4efa8:	andeq	r3, r1, sl, ror #12
   4efac:	push	{r4, r5, r6, r7, fp, lr}
   4efb0:	add	fp, sp, #16
   4efb4:	ldr	r7, [pc, #164]	; 4f060 <bcmp@plt+0x3cd84>
   4efb8:	mov	r6, r0
   4efbc:	mov	r4, r2
   4efc0:	mov	r5, r1
   4efc4:	ldr	r7, [pc, r7]
   4efc8:	ldr	r0, [r7]
   4efcc:	cmp	r0, #3
   4efd0:	blt	4efe8 <bcmp@plt+0x3cd0c>
   4efd4:	ldr	r1, [pc, #136]	; 4f064 <bcmp@plt+0x3cd88>
   4efd8:	mov	r0, #7
   4efdc:	mov	r2, r4
   4efe0:	add	r1, pc, r1
   4efe4:	bl	40d10 <bcmp@plt+0x2ea34>
   4efe8:	ldr	r0, [r6, #4]
   4efec:	mov	r1, r5
   4eff0:	mov	r2, r4
   4eff4:	mov	r3, #0
   4eff8:	bl	11fb8 <zmq_send@plt>
   4effc:	mov	r4, r0
   4f000:	ldr	r0, [r7]
   4f004:	cmp	r0, #3
   4f008:	bge	4f01c <bcmp@plt+0x3cd40>
   4f00c:	cmn	r4, #1
   4f010:	beq	4f038 <bcmp@plt+0x3cd5c>
   4f014:	mov	r0, #1
   4f018:	pop	{r4, r5, r6, r7, fp, pc}
   4f01c:	ldr	r1, [pc, #68]	; 4f068 <bcmp@plt+0x3cd8c>
   4f020:	mov	r0, #7
   4f024:	mov	r2, r4
   4f028:	add	r1, pc, r1
   4f02c:	bl	40d10 <bcmp@plt+0x2ea34>
   4f030:	cmn	r4, #1
   4f034:	bne	4f014 <bcmp@plt+0x3cd38>
   4f038:	bl	11eb0 <__errno_location@plt>
   4f03c:	ldr	r0, [r0]
   4f040:	bl	12114 <zmq_strerror@plt>
   4f044:	ldr	r1, [pc, #32]	; 4f06c <bcmp@plt+0x3cd90>
   4f048:	mov	r2, r0
   4f04c:	mov	r0, #2
   4f050:	add	r1, pc, r1
   4f054:	bl	40d10 <bcmp@plt+0x2ea34>
   4f058:	mov	r0, #1
   4f05c:	pop	{r4, r5, r6, r7, fp, pc}
   4f060:	andeq	r7, r2, r4, asr #7
   4f064:	andeq	r3, r1, ip, lsr #12
   4f068:	andeq	r3, r1, r6, lsl r6
   4f06c:	andeq	r3, r1, sp, lsl r6
   4f070:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4f074:	add	fp, sp, #24
   4f078:	mov	r8, r0
   4f07c:	mov	r0, #4096	; 0x1000
   4f080:	mov	r5, r3
   4f084:	mov	r6, r2
   4f088:	mov	r7, r1
   4f08c:	bl	44994 <bcmp@plt+0x326b8>
   4f090:	mov	r4, r0
   4f094:	mov	r0, #0
   4f098:	ldr	r1, [fp, #8]
   4f09c:	strb	r0, [r4, #3]
   4f0a0:	strb	r5, [r4, #2]
   4f0a4:	ldr	r5, [fp, #12]
   4f0a8:	add	r0, r4, #8
   4f0ac:	strb	r6, [r4, #1]
   4f0b0:	strb	r7, [r4]
   4f0b4:	mov	r2, r5
   4f0b8:	str	r5, [r4, #4]
   4f0bc:	bl	11f34 <memcpy@plt>
   4f0c0:	add	r2, r5, #8
   4f0c4:	mov	r0, r8
   4f0c8:	mov	r1, r4
   4f0cc:	bl	4efac <bcmp@plt+0x3ccd0>
   4f0d0:	mov	r0, r4
   4f0d4:	bl	11f10 <free@plt>
   4f0d8:	mov	r0, #4096	; 0x1000
   4f0dc:	bl	44994 <bcmp@plt+0x326b8>
   4f0e0:	mov	r5, r0
   4f0e4:	mov	r0, r8
   4f0e8:	mov	r2, #0
   4f0ec:	mov	r1, r5
   4f0f0:	bl	4eeb0 <bcmp@plt+0x3cbd4>
   4f0f4:	ldrb	r0, [r5, #3]
   4f0f8:	cmp	r0, #1
   4f0fc:	bne	4f118 <bcmp@plt+0x3ce3c>
   4f100:	ldr	r0, [r5, #4]
   4f104:	cmp	r0, #4
   4f108:	bne	4f118 <bcmp@plt+0x3ce3c>
   4f10c:	ldrb	r0, [r5, #8]
   4f110:	cmp	r0, #0
   4f114:	beq	4f128 <bcmp@plt+0x3ce4c>
   4f118:	mov	r0, r5
   4f11c:	bl	11f10 <free@plt>
   4f120:	mov	r0, #1
   4f124:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4f128:	mov	r0, r5
   4f12c:	bl	11f10 <free@plt>
   4f130:	mov	r0, #0
   4f134:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4f138:	push	{r4, r5, r6, sl, fp, lr}
   4f13c:	add	fp, sp, #16
   4f140:	mov	r5, r0
   4f144:	mov	r0, r1
   4f148:	bl	121f8 <xmlCharStrdup@plt>
   4f14c:	mov	r4, r0
   4f150:	mov	r0, r5
   4f154:	bl	12180 <xmlFirstElementChild@plt>
   4f158:	mov	r5, #0
   4f15c:	cmp	r0, #0
   4f160:	beq	4f198 <bcmp@plt+0x3cebc>
   4f164:	mov	r6, r0
   4f168:	ldr	r0, [r6, #8]
   4f16c:	mov	r1, r4
   4f170:	bl	120e4 <xmlStrEqual@plt>
   4f174:	cmp	r0, #0
   4f178:	bne	4f194 <bcmp@plt+0x3ceb8>
   4f17c:	mov	r0, r6
   4f180:	bl	12240 <xmlNextElementSibling@plt>
   4f184:	mov	r6, r0
   4f188:	cmp	r0, #0
   4f18c:	bne	4f168 <bcmp@plt+0x3ce8c>
   4f190:	b	4f198 <bcmp@plt+0x3cebc>
   4f194:	mov	r5, r6
   4f198:	mov	r0, r4
   4f19c:	bl	11f10 <free@plt>
   4f1a0:	mov	r0, r5
   4f1a4:	pop	{r4, r5, r6, sl, fp, pc}
   4f1a8:	push	{r4, r5, fp, lr}
   4f1ac:	add	fp, sp, #8
   4f1b0:	ldr	r4, [r0, #8]
   4f1b4:	mov	r5, r0
   4f1b8:	mov	r0, r5
   4f1bc:	bl	12240 <xmlNextElementSibling@plt>
   4f1c0:	mov	r5, r0
   4f1c4:	cmp	r0, #0
   4f1c8:	beq	4f1e0 <bcmp@plt+0x3cf04>
   4f1cc:	ldr	r0, [r5, #8]
   4f1d0:	mov	r1, r4
   4f1d4:	bl	120fc <strcmp@plt>
   4f1d8:	cmp	r0, #0
   4f1dc:	bne	4f1b8 <bcmp@plt+0x3cedc>
   4f1e0:	mov	r0, r5
   4f1e4:	pop	{r4, r5, fp, pc}
   4f1e8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4f1ec:	add	fp, sp, #24
   4f1f0:	mov	r4, r0
   4f1f4:	ldr	r0, [pc, #688]	; 4f4ac <bcmp@plt+0x3d1d0>
   4f1f8:	add	r0, pc, r0
   4f1fc:	bl	121f8 <xmlCharStrdup@plt>
   4f200:	mov	r5, r0
   4f204:	mov	r0, r4
   4f208:	bl	12180 <xmlFirstElementChild@plt>
   4f20c:	mov	r6, #0
   4f210:	cmp	r0, #0
   4f214:	beq	4f24c <bcmp@plt+0x3cf70>
   4f218:	mov	r7, r0
   4f21c:	ldr	r0, [r7, #8]
   4f220:	mov	r1, r5
   4f224:	bl	120e4 <xmlStrEqual@plt>
   4f228:	cmp	r0, #0
   4f22c:	bne	4f248 <bcmp@plt+0x3cf6c>
   4f230:	mov	r0, r7
   4f234:	bl	12240 <xmlNextElementSibling@plt>
   4f238:	mov	r7, r0
   4f23c:	cmp	r0, #0
   4f240:	bne	4f21c <bcmp@plt+0x3cf40>
   4f244:	b	4f24c <bcmp@plt+0x3cf70>
   4f248:	mov	r6, r7
   4f24c:	mov	r0, r5
   4f250:	bl	11f10 <free@plt>
   4f254:	mov	r0, r6
   4f258:	bl	11f88 <xmlNodeGetContent@plt>
   4f25c:	ldr	r1, [pc, #588]	; 4f4b0 <bcmp@plt+0x3d1d4>
   4f260:	mov	r6, r0
   4f264:	add	r1, pc, r1
   4f268:	bl	120fc <strcmp@plt>
   4f26c:	cmp	r0, #0
   4f270:	beq	4f2d8 <bcmp@plt+0x3cffc>
   4f274:	ldr	r1, [pc, #572]	; 4f4b8 <bcmp@plt+0x3d1dc>
   4f278:	mov	r0, r6
   4f27c:	add	r1, pc, r1
   4f280:	bl	120fc <strcmp@plt>
   4f284:	cmp	r0, #0
   4f288:	beq	4f334 <bcmp@plt+0x3d058>
   4f28c:	ldr	r1, [pc, #560]	; 4f4c4 <bcmp@plt+0x3d1e8>
   4f290:	mov	r0, r6
   4f294:	add	r1, pc, r1
   4f298:	bl	120fc <strcmp@plt>
   4f29c:	cmp	r0, #0
   4f2a0:	beq	4f464 <bcmp@plt+0x3d188>
   4f2a4:	ldr	r0, [pc, #540]	; 4f4c8 <bcmp@plt+0x3d1ec>
   4f2a8:	mov	r8, #0
   4f2ac:	ldr	r0, [pc, r0]
   4f2b0:	ldr	r0, [r0]
   4f2b4:	cmp	r0, #2
   4f2b8:	blt	4f4a4 <bcmp@plt+0x3d1c8>
   4f2bc:	ldr	r1, [pc, #520]	; 4f4cc <bcmp@plt+0x3d1f0>
   4f2c0:	mov	r0, #6
   4f2c4:	mov	r2, r6
   4f2c8:	add	r1, pc, r1
   4f2cc:	bl	40d10 <bcmp@plt+0x2ea34>
   4f2d0:	mov	r0, r8
   4f2d4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4f2d8:	bl	340d4 <bcmp@plt+0x21df8>
   4f2dc:	mov	r8, r0
   4f2e0:	ldr	r0, [pc, #460]	; 4f4b4 <bcmp@plt+0x3d1d8>
   4f2e4:	add	r0, pc, r0
   4f2e8:	bl	121f8 <xmlCharStrdup@plt>
   4f2ec:	mov	r6, r0
   4f2f0:	mov	r0, r4
   4f2f4:	bl	12180 <xmlFirstElementChild@plt>
   4f2f8:	mov	r5, #0
   4f2fc:	cmp	r0, #0
   4f300:	beq	4f394 <bcmp@plt+0x3d0b8>
   4f304:	mov	r7, r0
   4f308:	ldr	r0, [r7, #8]
   4f30c:	mov	r1, r6
   4f310:	bl	120e4 <xmlStrEqual@plt>
   4f314:	cmp	r0, #0
   4f318:	bne	4f390 <bcmp@plt+0x3d0b4>
   4f31c:	mov	r0, r7
   4f320:	bl	12240 <xmlNextElementSibling@plt>
   4f324:	mov	r7, r0
   4f328:	cmp	r0, #0
   4f32c:	bne	4f308 <bcmp@plt+0x3d02c>
   4f330:	b	4f394 <bcmp@plt+0x3d0b8>
   4f334:	bl	340d4 <bcmp@plt+0x21df8>
   4f338:	mov	r8, r0
   4f33c:	ldr	r0, [pc, #376]	; 4f4bc <bcmp@plt+0x3d1e0>
   4f340:	add	r0, pc, r0
   4f344:	bl	121f8 <xmlCharStrdup@plt>
   4f348:	mov	r6, r0
   4f34c:	mov	r0, r4
   4f350:	bl	12180 <xmlFirstElementChild@plt>
   4f354:	mov	r5, #0
   4f358:	cmp	r0, #0
   4f35c:	beq	4f394 <bcmp@plt+0x3d0b8>
   4f360:	mov	r7, r0
   4f364:	ldr	r0, [r7, #8]
   4f368:	mov	r1, r6
   4f36c:	bl	120e4 <xmlStrEqual@plt>
   4f370:	cmp	r0, #0
   4f374:	bne	4f390 <bcmp@plt+0x3d0b4>
   4f378:	mov	r0, r7
   4f37c:	bl	12240 <xmlNextElementSibling@plt>
   4f380:	mov	r7, r0
   4f384:	cmp	r0, #0
   4f388:	bne	4f364 <bcmp@plt+0x3d088>
   4f38c:	b	4f394 <bcmp@plt+0x3d0b8>
   4f390:	mov	r5, r7
   4f394:	mov	r0, r6
   4f398:	bl	11f10 <free@plt>
   4f39c:	mov	r0, r5
   4f3a0:	bl	11f88 <xmlNodeGetContent@plt>
   4f3a4:	mov	r1, r8
   4f3a8:	bl	350f8 <bcmp@plt+0x22e1c>
   4f3ac:	ldr	r0, [pc, #268]	; 4f4c0 <bcmp@plt+0x3d1e4>
   4f3b0:	add	r0, pc, r0
   4f3b4:	bl	121f8 <xmlCharStrdup@plt>
   4f3b8:	mov	r6, r0
   4f3bc:	mov	r0, r4
   4f3c0:	bl	12180 <xmlFirstElementChild@plt>
   4f3c4:	cmp	r0, #0
   4f3c8:	beq	4f3f8 <bcmp@plt+0x3d11c>
   4f3cc:	mov	r5, r0
   4f3d0:	ldr	r0, [r5, #8]
   4f3d4:	mov	r1, r6
   4f3d8:	bl	120e4 <xmlStrEqual@plt>
   4f3dc:	cmp	r0, #0
   4f3e0:	bne	4f408 <bcmp@plt+0x3d12c>
   4f3e4:	mov	r0, r5
   4f3e8:	bl	12240 <xmlNextElementSibling@plt>
   4f3ec:	mov	r5, r0
   4f3f0:	cmp	r0, #0
   4f3f4:	bne	4f3d0 <bcmp@plt+0x3d0f4>
   4f3f8:	mov	r0, r6
   4f3fc:	bl	11f10 <free@plt>
   4f400:	mov	r0, r8
   4f404:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4f408:	mov	r0, r6
   4f40c:	bl	11f10 <free@plt>
   4f410:	ldr	r0, [pc, #184]	; 4f4d0 <bcmp@plt+0x3d1f4>
   4f414:	add	r0, pc, r0
   4f418:	bl	121f8 <xmlCharStrdup@plt>
   4f41c:	mov	r6, r0
   4f420:	mov	r0, r4
   4f424:	bl	12180 <xmlFirstElementChild@plt>
   4f428:	mov	r4, #0
   4f42c:	cmp	r0, #0
   4f430:	beq	4f470 <bcmp@plt+0x3d194>
   4f434:	mov	r5, r0
   4f438:	ldr	r0, [r5, #8]
   4f43c:	mov	r1, r6
   4f440:	bl	120e4 <xmlStrEqual@plt>
   4f444:	cmp	r0, #0
   4f448:	bne	4f46c <bcmp@plt+0x3d190>
   4f44c:	mov	r0, r5
   4f450:	bl	12240 <xmlNextElementSibling@plt>
   4f454:	mov	r5, r0
   4f458:	cmp	r0, #0
   4f45c:	bne	4f438 <bcmp@plt+0x3d15c>
   4f460:	b	4f470 <bcmp@plt+0x3d194>
   4f464:	mov	r8, #0
   4f468:	b	4f3ac <bcmp@plt+0x3d0d0>
   4f46c:	mov	r4, r5
   4f470:	mov	r0, r6
   4f474:	bl	11f10 <free@plt>
   4f478:	mov	r0, r4
   4f47c:	bl	11f88 <xmlNodeGetContent@plt>
   4f480:	mov	r1, #0
   4f484:	mov	r2, #10
   4f488:	bl	121b0 <strtol@plt>
   4f48c:	mov	r4, r0
   4f490:	mov	r0, r8
   4f494:	bl	343ac <bcmp@plt+0x220d0>
   4f498:	uxtb	r1, r4
   4f49c:	mov	r0, r8
   4f4a0:	bl	359fc <bcmp@plt+0x23720>
   4f4a4:	mov	r0, r8
   4f4a8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4f4ac:			; <UNDEFINED> instruction: 0x0000d4ba
   4f4b0:	andeq	r4, r1, r2, lsr #13
   4f4b4:	andeq	r4, r1, r2, lsr #12
   4f4b8:	andeq	r4, r1, sp, lsl r7
   4f4bc:	andeq	r4, r1, r9, asr r6
   4f4c0:	andeq	r3, r1, r4, lsl r3
   4f4c4:	andeq	lr, r0, r2, lsr #3
   4f4c8:	ldrdeq	r7, [r2], -ip
   4f4cc:	andeq	r3, r1, r9, asr #7
   4f4d0:			; <UNDEFINED> instruction: 0x000132b0
   4f4d4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4f4d8:	add	fp, sp, #24
   4f4dc:	mov	r9, r0
   4f4e0:	ldr	r0, [pc, #932]	; 4f88c <bcmp@plt+0x3d5b0>
   4f4e4:	mov	r8, r2
   4f4e8:	mov	r5, r1
   4f4ec:	add	r0, pc, r0
   4f4f0:	bl	121f8 <xmlCharStrdup@plt>
   4f4f4:	mov	r6, r0
   4f4f8:	mov	r0, r9
   4f4fc:	bl	12180 <xmlFirstElementChild@plt>
   4f500:	mov	r7, #0
   4f504:	cmp	r0, #0
   4f508:	beq	4f540 <bcmp@plt+0x3d264>
   4f50c:	mov	r4, r0
   4f510:	ldr	r0, [r4, #8]
   4f514:	mov	r1, r6
   4f518:	bl	120e4 <xmlStrEqual@plt>
   4f51c:	cmp	r0, #0
   4f520:	bne	4f53c <bcmp@plt+0x3d260>
   4f524:	mov	r0, r4
   4f528:	bl	12240 <xmlNextElementSibling@plt>
   4f52c:	mov	r4, r0
   4f530:	cmp	r0, #0
   4f534:	bne	4f510 <bcmp@plt+0x3d234>
   4f538:	b	4f540 <bcmp@plt+0x3d264>
   4f53c:	mov	r7, r4
   4f540:	mov	r0, r6
   4f544:	bl	11f10 <free@plt>
   4f548:	mov	r0, r7
   4f54c:	bl	11f88 <xmlNodeGetContent@plt>
   4f550:	ldr	r1, [pc, #824]	; 4f890 <bcmp@plt+0x3d5b4>
   4f554:	mov	r6, r0
   4f558:	add	r1, pc, r1
   4f55c:	bl	120fc <strcmp@plt>
   4f560:	cmp	r0, #0
   4f564:	beq	4f5d4 <bcmp@plt+0x3d2f8>
   4f568:	ldr	r1, [pc, #808]	; 4f898 <bcmp@plt+0x3d5bc>
   4f56c:	mov	r0, r6
   4f570:	add	r1, pc, r1
   4f574:	bl	120fc <strcmp@plt>
   4f578:	cmp	r0, #0
   4f57c:	beq	4f628 <bcmp@plt+0x3d34c>
   4f580:	ldr	r1, [pc, #796]	; 4f8a4 <bcmp@plt+0x3d5c8>
   4f584:	mov	r0, r6
   4f588:	add	r1, pc, r1
   4f58c:	bl	120fc <strcmp@plt>
   4f590:	cmp	r0, #0
   4f594:	beq	4f754 <bcmp@plt+0x3d478>
   4f598:	ldr	r0, [pc, #788]	; 4f8b4 <bcmp@plt+0x3d5d8>
   4f59c:	ldr	r0, [pc, r0]
   4f5a0:	ldr	r0, [r0]
   4f5a4:	cmp	r0, #2
   4f5a8:	blt	4f5c0 <bcmp@plt+0x3d2e4>
   4f5ac:	ldr	r1, [pc, #772]	; 4f8b8 <bcmp@plt+0x3d5dc>
   4f5b0:	mov	r0, #6
   4f5b4:	mov	r2, r6
   4f5b8:	add	r1, pc, r1
   4f5bc:	bl	40d10 <bcmp@plt+0x2ea34>
   4f5c0:	mov	r0, r6
   4f5c4:	bl	11f10 <free@plt>
   4f5c8:	mov	r4, #0
   4f5cc:	mov	r0, r4
   4f5d0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4f5d4:	ldr	r0, [pc, #696]	; 4f894 <bcmp@plt+0x3d5b8>
   4f5d8:	add	r0, pc, r0
   4f5dc:	bl	121f8 <xmlCharStrdup@plt>
   4f5e0:	mov	r5, r0
   4f5e4:	mov	r0, r9
   4f5e8:	bl	12180 <xmlFirstElementChild@plt>
   4f5ec:	mov	r4, #0
   4f5f0:	cmp	r0, #0
   4f5f4:	beq	4f680 <bcmp@plt+0x3d3a4>
   4f5f8:	mov	r7, r0
   4f5fc:	ldr	r0, [r7, #8]
   4f600:	mov	r1, r5
   4f604:	bl	120e4 <xmlStrEqual@plt>
   4f608:	cmp	r0, #0
   4f60c:	bne	4f67c <bcmp@plt+0x3d3a0>
   4f610:	mov	r0, r7
   4f614:	bl	12240 <xmlNextElementSibling@plt>
   4f618:	mov	r7, r0
   4f61c:	cmp	r0, #0
   4f620:	bne	4f5fc <bcmp@plt+0x3d320>
   4f624:	b	4f680 <bcmp@plt+0x3d3a4>
   4f628:	ldr	r0, [pc, #620]	; 4f89c <bcmp@plt+0x3d5c0>
   4f62c:	add	r0, pc, r0
   4f630:	bl	121f8 <xmlCharStrdup@plt>
   4f634:	mov	r5, r0
   4f638:	mov	r0, r9
   4f63c:	bl	12180 <xmlFirstElementChild@plt>
   4f640:	mov	r4, #0
   4f644:	cmp	r0, #0
   4f648:	beq	4f680 <bcmp@plt+0x3d3a4>
   4f64c:	mov	r7, r0
   4f650:	ldr	r0, [r7, #8]
   4f654:	mov	r1, r5
   4f658:	bl	120e4 <xmlStrEqual@plt>
   4f65c:	cmp	r0, #0
   4f660:	bne	4f67c <bcmp@plt+0x3d3a0>
   4f664:	mov	r0, r7
   4f668:	bl	12240 <xmlNextElementSibling@plt>
   4f66c:	mov	r7, r0
   4f670:	cmp	r0, #0
   4f674:	bne	4f650 <bcmp@plt+0x3d374>
   4f678:	b	4f680 <bcmp@plt+0x3d3a4>
   4f67c:	mov	r4, r7
   4f680:	mov	r0, r5
   4f684:	bl	11f10 <free@plt>
   4f688:	mov	r0, r4
   4f68c:	bl	11f88 <xmlNodeGetContent@plt>
   4f690:	mov	r5, r0
   4f694:	mov	r0, r6
   4f698:	bl	11f10 <free@plt>
   4f69c:	ldr	r0, [pc, #508]	; 4f8a0 <bcmp@plt+0x3d5c4>
   4f6a0:	add	r0, pc, r0
   4f6a4:	bl	121f8 <xmlCharStrdup@plt>
   4f6a8:	mov	r6, r0
   4f6ac:	mov	r0, r9
   4f6b0:	bl	12180 <xmlFirstElementChild@plt>
   4f6b4:	cmp	r0, #0
   4f6b8:	beq	4f6e8 <bcmp@plt+0x3d40c>
   4f6bc:	mov	r7, r0
   4f6c0:	ldr	r0, [r7, #8]
   4f6c4:	mov	r1, r6
   4f6c8:	bl	120e4 <xmlStrEqual@plt>
   4f6cc:	cmp	r0, #0
   4f6d0:	bne	4f6f8 <bcmp@plt+0x3d41c>
   4f6d4:	mov	r0, r7
   4f6d8:	bl	12240 <xmlNextElementSibling@plt>
   4f6dc:	mov	r7, r0
   4f6e0:	cmp	r0, #0
   4f6e4:	bne	4f6c0 <bcmp@plt+0x3d3e4>
   4f6e8:	mov	r0, r6
   4f6ec:	bl	11f10 <free@plt>
   4f6f0:	mov	r0, r5
   4f6f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4f6f8:	mov	r0, r6
   4f6fc:	bl	11f10 <free@plt>
   4f700:	ldr	r0, [pc, #436]	; 4f8bc <bcmp@plt+0x3d5e0>
   4f704:	add	r0, pc, r0
   4f708:	bl	121f8 <xmlCharStrdup@plt>
   4f70c:	mov	r6, r0
   4f710:	mov	r0, r9
   4f714:	bl	12180 <xmlFirstElementChild@plt>
   4f718:	mov	r4, #0
   4f71c:	cmp	r0, #0
   4f720:	beq	4f7b4 <bcmp@plt+0x3d4d8>
   4f724:	mov	r7, r0
   4f728:	ldr	r0, [r7, #8]
   4f72c:	mov	r1, r6
   4f730:	bl	120e4 <xmlStrEqual@plt>
   4f734:	cmp	r0, #0
   4f738:	bne	4f7b0 <bcmp@plt+0x3d4d4>
   4f73c:	mov	r0, r7
   4f740:	bl	12240 <xmlNextElementSibling@plt>
   4f744:	mov	r7, r0
   4f748:	cmp	r0, #0
   4f74c:	bne	4f728 <bcmp@plt+0x3d44c>
   4f750:	b	4f7b4 <bcmp@plt+0x3d4d8>
   4f754:	mov	r0, r6
   4f758:	bl	11f10 <free@plt>
   4f75c:	ldr	r0, [pc, #324]	; 4f8a8 <bcmp@plt+0x3d5cc>
   4f760:	add	r0, pc, r0
   4f764:	bl	121f8 <xmlCharStrdup@plt>
   4f768:	mov	r6, r0
   4f76c:	mov	r0, r9
   4f770:	bl	12180 <xmlFirstElementChild@plt>
   4f774:	mov	r4, #0
   4f778:	cmp	r0, #0
   4f77c:	beq	4f81c <bcmp@plt+0x3d540>
   4f780:	mov	r7, r0
   4f784:	ldr	r0, [r7, #8]
   4f788:	mov	r1, r6
   4f78c:	bl	120e4 <xmlStrEqual@plt>
   4f790:	cmp	r0, #0
   4f794:	bne	4f818 <bcmp@plt+0x3d53c>
   4f798:	mov	r0, r7
   4f79c:	bl	12240 <xmlNextElementSibling@plt>
   4f7a0:	mov	r7, r0
   4f7a4:	cmp	r0, #0
   4f7a8:	bne	4f784 <bcmp@plt+0x3d4a8>
   4f7ac:	b	4f81c <bcmp@plt+0x3d540>
   4f7b0:	mov	r4, r7
   4f7b4:	mov	r0, r6
   4f7b8:	bl	11f10 <free@plt>
   4f7bc:	mov	r0, r4
   4f7c0:	bl	11f88 <xmlNodeGetContent@plt>
   4f7c4:	mov	r6, r0
   4f7c8:	mov	r0, r5
   4f7cc:	bl	1203c <strlen@plt>
   4f7d0:	mov	r4, r0
   4f7d4:	mov	r0, r6
   4f7d8:	bl	1203c <strlen@plt>
   4f7dc:	add	r0, r4, r0
   4f7e0:	add	r0, r0, #2
   4f7e4:	bl	449c8 <bcmp@plt+0x326ec>
   4f7e8:	ldr	r1, [pc, #208]	; 4f8c0 <bcmp@plt+0x3d5e4>
   4f7ec:	mov	r2, r5
   4f7f0:	mov	r3, r6
   4f7f4:	mov	r4, r0
   4f7f8:	add	r1, pc, r1
   4f7fc:	bl	1209c <sprintf@plt>
   4f800:	mov	r0, r5
   4f804:	bl	11f10 <free@plt>
   4f808:	mov	r0, r6
   4f80c:	bl	11f10 <free@plt>
   4f810:	mov	r0, r4
   4f814:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4f818:	mov	r4, r7
   4f81c:	mov	r0, r6
   4f820:	bl	11f10 <free@plt>
   4f824:	mov	r0, r4
   4f828:	bl	4f8c4 <bcmp@plt+0x3d5e8>
   4f82c:	cmp	r0, #0
   4f830:	beq	4f85c <bcmp@plt+0x3d580>
   4f834:	mov	r4, r0
   4f838:	mov	r0, r5
   4f83c:	bl	12030 <strdup@plt>
   4f840:	mov	r1, r0
   4f844:	mov	r0, r8
   4f848:	mov	r2, r4
   4f84c:	bl	4917c <bcmp@plt+0x36ea0>
   4f850:	mov	r0, r5
   4f854:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   4f858:	b	12030 <strdup@plt>
   4f85c:	ldr	r0, [pc, #72]	; 4f8ac <bcmp@plt+0x3d5d0>
   4f860:	mov	r4, #0
   4f864:	ldr	r0, [pc, r0]
   4f868:	ldr	r0, [r0]
   4f86c:	cmp	r0, #2
   4f870:	blt	4f810 <bcmp@plt+0x3d534>
   4f874:	ldr	r1, [pc, #52]	; 4f8b0 <bcmp@plt+0x3d5d4>
   4f878:	mov	r0, #6
   4f87c:	add	r1, pc, r1
   4f880:	bl	40d10 <bcmp@plt+0x2ea34>
   4f884:	mov	r0, r4
   4f888:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4f88c:	andeq	sp, r0, r6, asr #3
   4f890:	andeq	r4, r1, lr, lsr #7
   4f894:	andeq	r4, r1, lr, lsr #6
   4f898:	andeq	r4, r1, r9, lsr #8
   4f89c:	andeq	r4, r1, sp, ror #6
   4f8a0:	andeq	r3, r1, r4, lsr #32
   4f8a4:	andeq	sp, r0, lr, lsr #29
   4f8a8:	ldrdeq	sp, [r0], -r6
   4f8ac:	andeq	r6, r2, r4, lsr #22
   4f8b0:	andeq	r2, r1, sp, asr #28
   4f8b4:	andeq	r6, r2, ip, ror #27
   4f8b8:	andeq	r3, r1, r1, asr r1
   4f8bc:	andeq	r2, r1, r0, asr #31
   4f8c0:	andeq	r7, r0, r7, lsl #13
   4f8c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4f8c8:	add	fp, sp, #28
   4f8cc:	sub	sp, sp, #20
   4f8d0:	mov	r7, r0
   4f8d4:	ldr	r0, [pc, #904]	; 4fc64 <bcmp@plt+0x3d988>
   4f8d8:	add	r0, pc, r0
   4f8dc:	bl	121f8 <xmlCharStrdup@plt>
   4f8e0:	mov	r4, r0
   4f8e4:	mov	r0, r7
   4f8e8:	bl	12180 <xmlFirstElementChild@plt>
   4f8ec:	mov	r5, #0
   4f8f0:	cmp	r0, #0
   4f8f4:	beq	4f92c <bcmp@plt+0x3d650>
   4f8f8:	mov	r6, r0
   4f8fc:	ldr	r0, [r6, #8]
   4f900:	mov	r1, r4
   4f904:	bl	120e4 <xmlStrEqual@plt>
   4f908:	cmp	r0, #0
   4f90c:	bne	4f928 <bcmp@plt+0x3d64c>
   4f910:	mov	r0, r6
   4f914:	bl	12240 <xmlNextElementSibling@plt>
   4f918:	mov	r6, r0
   4f91c:	cmp	r0, #0
   4f920:	bne	4f8fc <bcmp@plt+0x3d620>
   4f924:	b	4f92c <bcmp@plt+0x3d650>
   4f928:	mov	r5, r6
   4f92c:	mov	r0, r4
   4f930:	bl	11f10 <free@plt>
   4f934:	mov	r0, r5
   4f938:	bl	11f88 <xmlNodeGetContent@plt>
   4f93c:	ldr	r1, [pc, #804]	; 4fc68 <bcmp@plt+0x3d98c>
   4f940:	mov	r9, r0
   4f944:	add	r1, pc, r1
   4f948:	bl	120fc <strcmp@plt>
   4f94c:	cmp	r0, #0
   4f950:	beq	4f984 <bcmp@plt+0x3d6a8>
   4f954:	ldr	r0, [pc, #816]	; 4fc8c <bcmp@plt+0x3d9b0>
   4f958:	mov	r4, #0
   4f95c:	ldr	r0, [pc, r0]
   4f960:	ldr	r0, [r0]
   4f964:	cmp	r0, #2
   4f968:	blt	4fc58 <bcmp@plt+0x3d97c>
   4f96c:	ldr	r1, [pc, #796]	; 4fc90 <bcmp@plt+0x3d9b4>
   4f970:	mov	r0, #6
   4f974:	mov	r2, r9
   4f978:	add	r1, pc, r1
   4f97c:	bl	40d10 <bcmp@plt+0x2ea34>
   4f980:	b	4fc58 <bcmp@plt+0x3d97c>
   4f984:	bl	39f58 <bcmp@plt+0x27c7c>
   4f988:	mov	r4, r0
   4f98c:	bl	34fe0 <bcmp@plt+0x22d04>
   4f990:	mov	r8, r0
   4f994:	ldr	r0, [pc, #720]	; 4fc6c <bcmp@plt+0x3d990>
   4f998:	add	r0, pc, r0
   4f99c:	bl	121f8 <xmlCharStrdup@plt>
   4f9a0:	mov	r6, r0
   4f9a4:	mov	r0, r7
   4f9a8:	bl	12180 <xmlFirstElementChild@plt>
   4f9ac:	mov	r7, #0
   4f9b0:	cmp	r0, #0
   4f9b4:	beq	4f9ec <bcmp@plt+0x3d710>
   4f9b8:	mov	r5, r0
   4f9bc:	ldr	r0, [r5, #8]
   4f9c0:	mov	r1, r6
   4f9c4:	bl	120e4 <xmlStrEqual@plt>
   4f9c8:	cmp	r0, #0
   4f9cc:	bne	4f9e8 <bcmp@plt+0x3d70c>
   4f9d0:	mov	r0, r5
   4f9d4:	bl	12240 <xmlNextElementSibling@plt>
   4f9d8:	mov	r5, r0
   4f9dc:	cmp	r0, #0
   4f9e0:	bne	4f9bc <bcmp@plt+0x3d6e0>
   4f9e4:	b	4f9ec <bcmp@plt+0x3d710>
   4f9e8:	mov	r7, r5
   4f9ec:	mov	r0, r6
   4f9f0:	bl	11f10 <free@plt>
   4f9f4:	ldr	r0, [pc, #628]	; 4fc70 <bcmp@plt+0x3d994>
   4f9f8:	add	r0, pc, r0
   4f9fc:	bl	121f8 <xmlCharStrdup@plt>
   4fa00:	mov	r6, r0
   4fa04:	mov	r0, r7
   4fa08:	bl	12180 <xmlFirstElementChild@plt>
   4fa0c:	cmp	r0, #0
   4fa10:	beq	4fa40 <bcmp@plt+0x3d764>
   4fa14:	mov	r7, r0
   4fa18:	ldr	r0, [r7, #8]
   4fa1c:	mov	r1, r6
   4fa20:	bl	120e4 <xmlStrEqual@plt>
   4fa24:	cmp	r0, #0
   4fa28:	bne	4fa4c <bcmp@plt+0x3d770>
   4fa2c:	mov	r0, r7
   4fa30:	bl	12240 <xmlNextElementSibling@plt>
   4fa34:	mov	r7, r0
   4fa38:	cmp	r0, #0
   4fa3c:	bne	4fa18 <bcmp@plt+0x3d73c>
   4fa40:	mov	r0, r6
   4fa44:	bl	11f10 <free@plt>
   4fa48:	b	4fc50 <bcmp@plt+0x3d974>
   4fa4c:	mov	r0, r6
   4fa50:	str	r4, [sp, #4]
   4fa54:	bl	11f10 <free@plt>
   4fa58:	mov	r0, #0
   4fa5c:	mov	r1, #0
   4fa60:	str	r0, [sp, #16]
   4fa64:	ldr	r0, [pc, #520]	; 4fc74 <bcmp@plt+0x3d998>
   4fa68:	str	r1, [sp, #8]
   4fa6c:	mov	r1, #0
   4fa70:	str	r8, [sp]
   4fa74:	str	r1, [sp, #12]
   4fa78:	add	r0, pc, r0
   4fa7c:	bl	121f8 <xmlCharStrdup@plt>
   4fa80:	mov	r6, r0
   4fa84:	mov	r0, r7
   4fa88:	bl	12180 <xmlFirstElementChild@plt>
   4fa8c:	cmp	r0, #0
   4fa90:	mov	r4, #0
   4fa94:	beq	4fad0 <bcmp@plt+0x3d7f4>
   4fa98:	mov	r5, r0
   4fa9c:	ldr	r0, [r5, #8]
   4faa0:	mov	r1, r6
   4faa4:	bl	120e4 <xmlStrEqual@plt>
   4faa8:	cmp	r0, #0
   4faac:	bne	4facc <bcmp@plt+0x3d7f0>
   4fab0:	mov	r0, r5
   4fab4:	bl	12240 <xmlNextElementSibling@plt>
   4fab8:	mov	r5, r0
   4fabc:	cmp	r0, #0
   4fac0:	bne	4fa9c <bcmp@plt+0x3d7c0>
   4fac4:	mov	r4, #0
   4fac8:	b	4fad0 <bcmp@plt+0x3d7f4>
   4facc:	mov	r4, r5
   4fad0:	mov	r0, r6
   4fad4:	bl	11f10 <free@plt>
   4fad8:	mov	r0, r4
   4fadc:	bl	11f88 <xmlNodeGetContent@plt>
   4fae0:	mov	r4, r0
   4fae4:	bl	340d4 <bcmp@plt+0x21df8>
   4fae8:	mov	sl, r0
   4faec:	mov	r0, r4
   4faf0:	mov	r1, sl
   4faf4:	bl	350f8 <bcmp@plt+0x22e1c>
   4faf8:	mov	r0, r4
   4fafc:	bl	11f10 <free@plt>
   4fb00:	ldr	r0, [pc, #368]	; 4fc78 <bcmp@plt+0x3d99c>
   4fb04:	add	r0, pc, r0
   4fb08:	bl	121f8 <xmlCharStrdup@plt>
   4fb0c:	mov	r8, r0
   4fb10:	mov	r0, r7
   4fb14:	bl	12180 <xmlFirstElementChild@plt>
   4fb18:	mov	r6, #0
   4fb1c:	cmp	r0, #0
   4fb20:	beq	4fb58 <bcmp@plt+0x3d87c>
   4fb24:	mov	r5, r0
   4fb28:	ldr	r0, [r5, #8]
   4fb2c:	mov	r1, r8
   4fb30:	bl	120e4 <xmlStrEqual@plt>
   4fb34:	cmp	r0, #0
   4fb38:	bne	4fb54 <bcmp@plt+0x3d878>
   4fb3c:	mov	r0, r5
   4fb40:	bl	12240 <xmlNextElementSibling@plt>
   4fb44:	mov	r5, r0
   4fb48:	cmp	r0, #0
   4fb4c:	bne	4fb28 <bcmp@plt+0x3d84c>
   4fb50:	b	4fb58 <bcmp@plt+0x3d87c>
   4fb54:	mov	r6, r5
   4fb58:	mov	r0, r8
   4fb5c:	bl	11f10 <free@plt>
   4fb60:	mov	r0, r6
   4fb64:	bl	11f88 <xmlNodeGetContent@plt>
   4fb68:	ldr	r1, [pc, #268]	; 4fc7c <bcmp@plt+0x3d9a0>
   4fb6c:	mov	r4, r0
   4fb70:	add	r1, pc, r1
   4fb74:	bl	11d6c <strstr@plt>
   4fb78:	ldr	r1, [pc, #256]	; 4fc80 <bcmp@plt+0x3d9a4>
   4fb7c:	mov	r8, r0
   4fb80:	mov	r0, r4
   4fb84:	add	r1, pc, r1
   4fb88:	bl	11d6c <strstr@plt>
   4fb8c:	ldr	r1, [pc, #240]	; 4fc84 <bcmp@plt+0x3d9a8>
   4fb90:	mov	r6, r0
   4fb94:	mov	r0, r4
   4fb98:	add	r1, pc, r1
   4fb9c:	bl	11d6c <strstr@plt>
   4fba0:	mov	r5, r0
   4fba4:	mov	r0, r4
   4fba8:	bl	11f10 <free@plt>
   4fbac:	cmp	r8, #0
   4fbb0:	mov	r3, #1
   4fbb4:	ldr	r0, [sp, #16]
   4fbb8:	movne	r0, r3
   4fbbc:	cmp	r6, #0
   4fbc0:	ldr	r6, [sp, #8]
   4fbc4:	movne	r6, r3
   4fbc8:	cmp	r5, #0
   4fbcc:	str	r0, [sp, #16]
   4fbd0:	uxtb	r1, r0
   4fbd4:	ldr	r0, [sp, #12]
   4fbd8:	movne	r0, r3
   4fbdc:	uxtb	r2, r6
   4fbe0:	uxtb	r3, r0
   4fbe4:	str	r0, [sp, #12]
   4fbe8:	mov	r0, sl
   4fbec:	bl	3a0c8 <bcmp@plt+0x27dec>
   4fbf0:	ldr	r8, [sp]
   4fbf4:	cmp	r0, #0
   4fbf8:	beq	4fc08 <bcmp@plt+0x3d92c>
   4fbfc:	mov	r1, r0
   4fc00:	mov	r0, r8
   4fc04:	bl	3a13c <bcmp@plt+0x27e60>
   4fc08:	mov	r0, sl
   4fc0c:	bl	340dc <bcmp@plt+0x21e00>
   4fc10:	ldr	r5, [r7, #8]
   4fc14:	ldr	r4, [sp, #4]
   4fc18:	mov	r0, r7
   4fc1c:	bl	12240 <xmlNextElementSibling@plt>
   4fc20:	cmp	r0, #0
   4fc24:	beq	4fc50 <bcmp@plt+0x3d974>
   4fc28:	mov	r7, r0
   4fc2c:	ldr	r0, [r0, #8]
   4fc30:	mov	r1, r5
   4fc34:	bl	120fc <strcmp@plt>
   4fc38:	cmp	r0, #0
   4fc3c:	bne	4fc18 <bcmp@plt+0x3d93c>
   4fc40:	str	r6, [sp, #8]
   4fc44:	ldr	r0, [pc, #60]	; 4fc88 <bcmp@plt+0x3d9ac>
   4fc48:	add	r0, pc, r0
   4fc4c:	b	4fa7c <bcmp@plt+0x3d7a0>
   4fc50:	mov	r0, r9
   4fc54:	bl	11f10 <free@plt>
   4fc58:	mov	r0, r4
   4fc5c:	sub	sp, fp, #28
   4fc60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4fc64:	andeq	r2, r1, r5, ror lr
   4fc68:	andeq	r2, r1, r3, lsl lr
   4fc6c:			; <UNDEFINED> instruction: 0x00012dbf
   4fc70:	andeq	r2, r1, r5, ror sp
   4fc74:	andeq	r9, r0, r0, lsl #24
   4fc78:	andeq	r2, r1, sp, ror #24
   4fc7c:	andeq	r2, r1, sl, lsl #24
   4fc80:	strdeq	r2, [r1], -sp
   4fc84:	strdeq	r2, [r1], -r4
   4fc88:	andeq	r9, r0, r0, lsr sl
   4fc8c:	andeq	r6, r2, ip, lsr #20
   4fc90:	andeq	r2, r1, fp, lsl lr
   4fc94:	push	{r4, r5, r6, sl, fp, lr}
   4fc98:	add	fp, sp, #16
   4fc9c:	mov	r4, r0
   4fca0:	ldr	r0, [pc, #212]	; 4fd7c <bcmp@plt+0x3daa0>
   4fca4:	add	r0, pc, r0
   4fca8:	bl	121f8 <xmlCharStrdup@plt>
   4fcac:	mov	r5, r0
   4fcb0:	mov	r0, r4
   4fcb4:	bl	12180 <xmlFirstElementChild@plt>
   4fcb8:	cmp	r0, #0
   4fcbc:	beq	4fcec <bcmp@plt+0x3da10>
   4fcc0:	mov	r6, r0
   4fcc4:	ldr	r0, [r6, #8]
   4fcc8:	mov	r1, r5
   4fccc:	bl	120e4 <xmlStrEqual@plt>
   4fcd0:	cmp	r0, #0
   4fcd4:	bne	4fcfc <bcmp@plt+0x3da20>
   4fcd8:	mov	r0, r6
   4fcdc:	bl	12240 <xmlNextElementSibling@plt>
   4fce0:	mov	r6, r0
   4fce4:	cmp	r0, #0
   4fce8:	bne	4fcc4 <bcmp@plt+0x3d9e8>
   4fcec:	mov	r0, r5
   4fcf0:	bl	11f10 <free@plt>
   4fcf4:	mov	r0, #0
   4fcf8:	pop	{r4, r5, r6, sl, fp, pc}
   4fcfc:	mov	r0, r5
   4fd00:	bl	11f10 <free@plt>
   4fd04:	ldr	r0, [pc, #116]	; 4fd80 <bcmp@plt+0x3daa4>
   4fd08:	add	r0, pc, r0
   4fd0c:	bl	121f8 <xmlCharStrdup@plt>
   4fd10:	mov	r5, r0
   4fd14:	mov	r0, r4
   4fd18:	bl	12180 <xmlFirstElementChild@plt>
   4fd1c:	mov	r4, #0
   4fd20:	cmp	r0, #0
   4fd24:	beq	4fd5c <bcmp@plt+0x3da80>
   4fd28:	mov	r6, r0
   4fd2c:	ldr	r0, [r6, #8]
   4fd30:	mov	r1, r5
   4fd34:	bl	120e4 <xmlStrEqual@plt>
   4fd38:	cmp	r0, #0
   4fd3c:	bne	4fd58 <bcmp@plt+0x3da7c>
   4fd40:	mov	r0, r6
   4fd44:	bl	12240 <xmlNextElementSibling@plt>
   4fd48:	mov	r6, r0
   4fd4c:	cmp	r0, #0
   4fd50:	bne	4fd2c <bcmp@plt+0x3da50>
   4fd54:	b	4fd5c <bcmp@plt+0x3da80>
   4fd58:	mov	r4, r6
   4fd5c:	mov	r0, r5
   4fd60:	bl	11f10 <free@plt>
   4fd64:	mov	r0, r4
   4fd68:	bl	11f88 <xmlNodeGetContent@plt>
   4fd6c:	mov	r1, #0
   4fd70:	mov	r2, #10
   4fd74:	pop	{r4, r5, r6, sl, fp, lr}
   4fd78:	b	121b0 <strtol@plt>
   4fd7c:	muleq	r1, sp, sl
   4fd80:	andeq	r2, r1, r9, lsr sl
   4fd84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4fd88:	add	fp, sp, #28
   4fd8c:	sub	sp, sp, #44	; 0x2c
   4fd90:	mov	r9, r0
   4fd94:	ldr	r0, [pc, #2640]	; 507ec <bcmp@plt+0x3e510>
   4fd98:	mov	sl, r1
   4fd9c:	add	r0, pc, r0
   4fda0:	bl	121f8 <xmlCharStrdup@plt>
   4fda4:	mov	r4, r0
   4fda8:	mov	r0, r9
   4fdac:	bl	12180 <xmlFirstElementChild@plt>
   4fdb0:	mov	r6, #0
   4fdb4:	cmp	r0, #0
   4fdb8:	mov	r5, #0
   4fdbc:	beq	4fdf8 <bcmp@plt+0x3db1c>
   4fdc0:	mov	r7, r0
   4fdc4:	ldr	r0, [r7, #8]
   4fdc8:	mov	r1, r4
   4fdcc:	bl	120e4 <xmlStrEqual@plt>
   4fdd0:	cmp	r0, #0
   4fdd4:	bne	4fdf4 <bcmp@plt+0x3db18>
   4fdd8:	mov	r0, r7
   4fddc:	bl	12240 <xmlNextElementSibling@plt>
   4fde0:	mov	r7, r0
   4fde4:	cmp	r0, #0
   4fde8:	bne	4fdc4 <bcmp@plt+0x3dae8>
   4fdec:	mov	r5, #0
   4fdf0:	b	4fdf8 <bcmp@plt+0x3db1c>
   4fdf4:	mov	r5, r7
   4fdf8:	mov	r0, r4
   4fdfc:	bl	11f10 <free@plt>
   4fe00:	mov	r0, r5
   4fe04:	bl	11f88 <xmlNodeGetContent@plt>
   4fe08:	mov	r7, r0
   4fe0c:	ldr	r0, [pc, #2524]	; 507f0 <bcmp@plt+0x3e514>
   4fe10:	add	r0, pc, r0
   4fe14:	bl	121f8 <xmlCharStrdup@plt>
   4fe18:	mov	r4, r0
   4fe1c:	mov	r0, r9
   4fe20:	bl	12180 <xmlFirstElementChild@plt>
   4fe24:	cmp	r0, #0
   4fe28:	beq	4fe60 <bcmp@plt+0x3db84>
   4fe2c:	mov	r5, r0
   4fe30:	ldr	r0, [r5, #8]
   4fe34:	mov	r1, r4
   4fe38:	bl	120e4 <xmlStrEqual@plt>
   4fe3c:	cmp	r0, #0
   4fe40:	bne	4fe5c <bcmp@plt+0x3db80>
   4fe44:	mov	r0, r5
   4fe48:	bl	12240 <xmlNextElementSibling@plt>
   4fe4c:	mov	r5, r0
   4fe50:	cmp	r0, #0
   4fe54:	bne	4fe30 <bcmp@plt+0x3db54>
   4fe58:	b	4fe60 <bcmp@plt+0x3db84>
   4fe5c:	mov	r6, r5
   4fe60:	mov	r0, r4
   4fe64:	bl	11f10 <free@plt>
   4fe68:	mov	r0, r6
   4fe6c:	mov	r1, r7
   4fe70:	mov	r2, sl
   4fe74:	bl	4f4d4 <bcmp@plt+0x3d1f8>
   4fe78:	mov	r4, r0
   4fe7c:	mov	r0, r7
   4fe80:	bl	11f10 <free@plt>
   4fe84:	cmp	r4, #0
   4fe88:	beq	4fef4 <bcmp@plt+0x3dc18>
   4fe8c:	bl	135ac <bcmp@plt+0x12d0>
   4fe90:	cmp	r0, #0
   4fe94:	beq	4ff20 <bcmp@plt+0x3dc44>
   4fe98:	str	r4, [r0]
   4fe9c:	mov	r8, r0
   4fea0:	ldr	r0, [pc, #2388]	; 507fc <bcmp@plt+0x3e520>
   4fea4:	add	r0, pc, r0
   4fea8:	bl	121f8 <xmlCharStrdup@plt>
   4feac:	mov	r4, r0
   4feb0:	mov	r0, r9
   4feb4:	bl	12180 <xmlFirstElementChild@plt>
   4feb8:	mov	r7, #0
   4febc:	cmp	r0, #0
   4fec0:	beq	4ff34 <bcmp@plt+0x3dc58>
   4fec4:	mov	r6, r0
   4fec8:	ldr	r0, [r6, #8]
   4fecc:	mov	r1, r4
   4fed0:	bl	120e4 <xmlStrEqual@plt>
   4fed4:	cmp	r0, #0
   4fed8:	bne	4ff30 <bcmp@plt+0x3dc54>
   4fedc:	mov	r0, r6
   4fee0:	bl	12240 <xmlNextElementSibling@plt>
   4fee4:	mov	r6, r0
   4fee8:	cmp	r0, #0
   4feec:	bne	4fec8 <bcmp@plt+0x3dbec>
   4fef0:	b	4ff34 <bcmp@plt+0x3dc58>
   4fef4:	ldr	r0, [pc, #2296]	; 507f4 <bcmp@plt+0x3e518>
   4fef8:	mov	r8, #0
   4fefc:	ldr	r0, [pc, r0]
   4ff00:	ldr	r0, [r0]
   4ff04:	cmp	r0, #1
   4ff08:	blt	500d4 <bcmp@plt+0x3ddf8>
   4ff0c:	ldr	r1, [pc, #2276]	; 507f8 <bcmp@plt+0x3e51c>
   4ff10:	add	r1, pc, r1
   4ff14:	mov	r0, #5
   4ff18:	bl	40d10 <bcmp@plt+0x2ea34>
   4ff1c:	b	500d4 <bcmp@plt+0x3ddf8>
   4ff20:	mov	r0, r4
   4ff24:	bl	11f10 <free@plt>
   4ff28:	mov	r8, #0
   4ff2c:	b	500d4 <bcmp@plt+0x3ddf8>
   4ff30:	mov	r7, r6
   4ff34:	mov	r0, r4
   4ff38:	bl	11f10 <free@plt>
   4ff3c:	mov	r0, r7
   4ff40:	bl	4fc94 <bcmp@plt+0x3d9b8>
   4ff44:	str	r0, [r8, #8]
   4ff48:	ldr	r0, [pc, #2224]	; 50800 <bcmp@plt+0x3e524>
   4ff4c:	add	r0, pc, r0
   4ff50:	bl	121f8 <xmlCharStrdup@plt>
   4ff54:	mov	r4, r0
   4ff58:	mov	r0, r9
   4ff5c:	bl	12180 <xmlFirstElementChild@plt>
   4ff60:	cmp	r0, #0
   4ff64:	beq	4ff94 <bcmp@plt+0x3dcb8>
   4ff68:	mov	r7, r0
   4ff6c:	ldr	r0, [r7, #8]
   4ff70:	mov	r1, r4
   4ff74:	bl	120e4 <xmlStrEqual@plt>
   4ff78:	cmp	r0, #0
   4ff7c:	bne	4ffa0 <bcmp@plt+0x3dcc4>
   4ff80:	mov	r0, r7
   4ff84:	bl	12240 <xmlNextElementSibling@plt>
   4ff88:	mov	r7, r0
   4ff8c:	cmp	r0, #0
   4ff90:	bne	4ff6c <bcmp@plt+0x3dc90>
   4ff94:	mov	r0, r4
   4ff98:	bl	11f10 <free@plt>
   4ff9c:	b	50020 <bcmp@plt+0x3dd44>
   4ffa0:	mov	r0, r4
   4ffa4:	bl	11f10 <free@plt>
   4ffa8:	ldr	r0, [pc, #2132]	; 50804 <bcmp@plt+0x3e528>
   4ffac:	add	r0, pc, r0
   4ffb0:	bl	121f8 <xmlCharStrdup@plt>
   4ffb4:	mov	r4, r0
   4ffb8:	mov	r0, r9
   4ffbc:	bl	12180 <xmlFirstElementChild@plt>
   4ffc0:	mov	r7, #0
   4ffc4:	cmp	r0, #0
   4ffc8:	beq	50000 <bcmp@plt+0x3dd24>
   4ffcc:	mov	r6, r0
   4ffd0:	ldr	r0, [r6, #8]
   4ffd4:	mov	r1, r4
   4ffd8:	bl	120e4 <xmlStrEqual@plt>
   4ffdc:	cmp	r0, #0
   4ffe0:	bne	4fffc <bcmp@plt+0x3dd20>
   4ffe4:	mov	r0, r6
   4ffe8:	bl	12240 <xmlNextElementSibling@plt>
   4ffec:	mov	r6, r0
   4fff0:	cmp	r0, #0
   4fff4:	bne	4ffd0 <bcmp@plt+0x3dcf4>
   4fff8:	b	50000 <bcmp@plt+0x3dd24>
   4fffc:	mov	r7, r6
   50000:	mov	r0, r4
   50004:	bl	11f10 <free@plt>
   50008:	mov	r0, r7
   5000c:	bl	11f88 <xmlNodeGetContent@plt>
   50010:	mov	r1, #0
   50014:	mov	r2, #10
   50018:	bl	121b0 <strtol@plt>
   5001c:	str	r0, [r8, #4]
   50020:	ldr	r0, [pc, #2016]	; 50808 <bcmp@plt+0x3e52c>
   50024:	add	r0, pc, r0
   50028:	bl	121f8 <xmlCharStrdup@plt>
   5002c:	mov	r4, r0
   50030:	mov	r0, r9
   50034:	bl	12180 <xmlFirstElementChild@plt>
   50038:	mov	r6, #0
   5003c:	cmp	r0, #0
   50040:	beq	50078 <bcmp@plt+0x3dd9c>
   50044:	mov	r7, r0
   50048:	ldr	r0, [r7, #8]
   5004c:	mov	r1, r4
   50050:	bl	120e4 <xmlStrEqual@plt>
   50054:	cmp	r0, #0
   50058:	bne	50074 <bcmp@plt+0x3dd98>
   5005c:	mov	r0, r7
   50060:	bl	12240 <xmlNextElementSibling@plt>
   50064:	mov	r7, r0
   50068:	cmp	r0, #0
   5006c:	bne	50048 <bcmp@plt+0x3dd6c>
   50070:	b	50078 <bcmp@plt+0x3dd9c>
   50074:	mov	r6, r7
   50078:	mov	r0, r4
   5007c:	bl	11f10 <free@plt>
   50080:	ldr	r0, [pc, #1924]	; 5080c <bcmp@plt+0x3e530>
   50084:	add	r0, pc, r0
   50088:	bl	121f8 <xmlCharStrdup@plt>
   5008c:	mov	r4, r0
   50090:	mov	r0, r6
   50094:	bl	12180 <xmlFirstElementChild@plt>
   50098:	cmp	r0, #0
   5009c:	beq	500cc <bcmp@plt+0x3ddf0>
   500a0:	mov	r6, r0
   500a4:	ldr	r0, [r6, #8]
   500a8:	mov	r1, r4
   500ac:	bl	120e4 <xmlStrEqual@plt>
   500b0:	cmp	r0, #0
   500b4:	bne	500e0 <bcmp@plt+0x3de04>
   500b8:	mov	r0, r6
   500bc:	bl	12240 <xmlNextElementSibling@plt>
   500c0:	mov	r6, r0
   500c4:	cmp	r0, #0
   500c8:	bne	500a4 <bcmp@plt+0x3ddc8>
   500cc:	mov	r0, r4
   500d0:	bl	11f10 <free@plt>
   500d4:	mov	r0, r8
   500d8:	sub	sp, fp, #28
   500dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   500e0:	mov	r0, r4
   500e4:	bl	11f10 <free@plt>
   500e8:	add	r0, r8, #12
   500ec:	str	r0, [sp, #20]
   500f0:	add	r0, r8, #16
   500f4:	str	r0, [sp, #16]
   500f8:	mov	r0, #255	; 0xff
   500fc:	str	r0, [fp, #-32]	; 0xffffffe0
   50100:	mov	r0, #0
   50104:	str	r0, [sp, #36]	; 0x24
   50108:	mov	r0, #0
   5010c:	ldr	r9, [pc, #1788]	; 50810 <bcmp@plt+0x3e534>
   50110:	ldr	r5, [pc, #1788]	; 50814 <bcmp@plt+0x3e538>
   50114:	str	r0, [sp, #32]
   50118:	mov	r0, #255	; 0xff
   5011c:	str	sl, [sp, #24]
   50120:	str	r0, [sp, #28]
   50124:	add	r9, pc, r9
   50128:	add	r5, pc, r5
   5012c:	mov	r0, r9
   50130:	bl	121f8 <xmlCharStrdup@plt>
   50134:	mov	r4, r0
   50138:	mov	r0, r6
   5013c:	bl	12180 <xmlFirstElementChild@plt>
   50140:	cmp	r0, #0
   50144:	beq	50174 <bcmp@plt+0x3de98>
   50148:	mov	r7, r0
   5014c:	ldr	r0, [r7, #8]
   50150:	mov	r1, r4
   50154:	bl	120e4 <xmlStrEqual@plt>
   50158:	cmp	r0, #0
   5015c:	bne	50180 <bcmp@plt+0x3dea4>
   50160:	mov	r0, r7
   50164:	bl	12240 <xmlNextElementSibling@plt>
   50168:	mov	r7, r0
   5016c:	cmp	r0, #0
   50170:	bne	5014c <bcmp@plt+0x3de70>
   50174:	mov	r0, r4
   50178:	bl	11f10 <free@plt>
   5017c:	b	501fc <bcmp@plt+0x3df20>
   50180:	mov	r0, r4
   50184:	bl	11f10 <free@plt>
   50188:	mov	r0, r9
   5018c:	bl	121f8 <xmlCharStrdup@plt>
   50190:	mov	r7, r0
   50194:	mov	r0, r6
   50198:	bl	12180 <xmlFirstElementChild@plt>
   5019c:	mov	r9, #0
   501a0:	cmp	r0, #0
   501a4:	beq	501dc <bcmp@plt+0x3df00>
   501a8:	mov	r4, r0
   501ac:	ldr	r0, [r4, #8]
   501b0:	mov	r1, r7
   501b4:	bl	120e4 <xmlStrEqual@plt>
   501b8:	cmp	r0, #0
   501bc:	bne	501d8 <bcmp@plt+0x3defc>
   501c0:	mov	r0, r4
   501c4:	bl	12240 <xmlNextElementSibling@plt>
   501c8:	mov	r4, r0
   501cc:	cmp	r0, #0
   501d0:	bne	501ac <bcmp@plt+0x3ded0>
   501d4:	b	501dc <bcmp@plt+0x3df00>
   501d8:	mov	r9, r4
   501dc:	mov	r0, r7
   501e0:	bl	11f10 <free@plt>
   501e4:	mov	r0, r9
   501e8:	bl	11f88 <xmlNodeGetContent@plt>
   501ec:	mov	r1, #0
   501f0:	mov	r2, #10
   501f4:	bl	121b0 <strtol@plt>
   501f8:	str	r0, [sp, #28]
   501fc:	mov	r0, r5
   50200:	bl	121f8 <xmlCharStrdup@plt>
   50204:	mov	r4, r0
   50208:	mov	r0, r6
   5020c:	bl	12180 <xmlFirstElementChild@plt>
   50210:	cmp	r0, #0
   50214:	beq	50244 <bcmp@plt+0x3df68>
   50218:	mov	r7, r0
   5021c:	ldr	r0, [r7, #8]
   50220:	mov	r1, r4
   50224:	bl	120e4 <xmlStrEqual@plt>
   50228:	cmp	r0, #0
   5022c:	bne	50250 <bcmp@plt+0x3df74>
   50230:	mov	r0, r7
   50234:	bl	12240 <xmlNextElementSibling@plt>
   50238:	mov	r7, r0
   5023c:	cmp	r0, #0
   50240:	bne	5021c <bcmp@plt+0x3df40>
   50244:	mov	r0, r4
   50248:	bl	11f10 <free@plt>
   5024c:	b	502cc <bcmp@plt+0x3dff0>
   50250:	mov	r0, r4
   50254:	bl	11f10 <free@plt>
   50258:	mov	r0, r5
   5025c:	bl	121f8 <xmlCharStrdup@plt>
   50260:	mov	r4, r0
   50264:	mov	r0, r6
   50268:	bl	12180 <xmlFirstElementChild@plt>
   5026c:	mov	sl, #0
   50270:	cmp	r0, #0
   50274:	beq	502ac <bcmp@plt+0x3dfd0>
   50278:	mov	r7, r0
   5027c:	ldr	r0, [r7, #8]
   50280:	mov	r1, r4
   50284:	bl	120e4 <xmlStrEqual@plt>
   50288:	cmp	r0, #0
   5028c:	bne	502a8 <bcmp@plt+0x3dfcc>
   50290:	mov	r0, r7
   50294:	bl	12240 <xmlNextElementSibling@plt>
   50298:	mov	r7, r0
   5029c:	cmp	r0, #0
   502a0:	bne	5027c <bcmp@plt+0x3dfa0>
   502a4:	b	502ac <bcmp@plt+0x3dfd0>
   502a8:	mov	sl, r7
   502ac:	mov	r0, r4
   502b0:	bl	11f10 <free@plt>
   502b4:	mov	r0, sl
   502b8:	bl	11f88 <xmlNodeGetContent@plt>
   502bc:	mov	r1, #0
   502c0:	mov	r2, #10
   502c4:	bl	121b0 <strtol@plt>
   502c8:	str	r0, [sp, #32]
   502cc:	ldr	r0, [pc, #1348]	; 50818 <bcmp@plt+0x3e53c>
   502d0:	add	r0, pc, r0
   502d4:	bl	121f8 <xmlCharStrdup@plt>
   502d8:	mov	r4, r0
   502dc:	mov	r0, r6
   502e0:	bl	12180 <xmlFirstElementChild@plt>
   502e4:	cmp	r0, #0
   502e8:	beq	50318 <bcmp@plt+0x3e03c>
   502ec:	mov	r7, r0
   502f0:	ldr	r0, [r7, #8]
   502f4:	mov	r1, r4
   502f8:	bl	120e4 <xmlStrEqual@plt>
   502fc:	cmp	r0, #0
   50300:	bne	50324 <bcmp@plt+0x3e048>
   50304:	mov	r0, r7
   50308:	bl	12240 <xmlNextElementSibling@plt>
   5030c:	mov	r7, r0
   50310:	cmp	r0, #0
   50314:	bne	502f0 <bcmp@plt+0x3e014>
   50318:	mov	r0, r4
   5031c:	bl	11f10 <free@plt>
   50320:	b	503a4 <bcmp@plt+0x3e0c8>
   50324:	mov	r0, r4
   50328:	bl	11f10 <free@plt>
   5032c:	ldr	r0, [pc, #1256]	; 5081c <bcmp@plt+0x3e540>
   50330:	add	r0, pc, r0
   50334:	bl	121f8 <xmlCharStrdup@plt>
   50338:	mov	r7, r0
   5033c:	mov	r0, r6
   50340:	bl	12180 <xmlFirstElementChild@plt>
   50344:	mov	sl, #0
   50348:	cmp	r0, #0
   5034c:	beq	50384 <bcmp@plt+0x3e0a8>
   50350:	mov	r4, r0
   50354:	ldr	r0, [r4, #8]
   50358:	mov	r1, r7
   5035c:	bl	120e4 <xmlStrEqual@plt>
   50360:	cmp	r0, #0
   50364:	bne	50380 <bcmp@plt+0x3e0a4>
   50368:	mov	r0, r4
   5036c:	bl	12240 <xmlNextElementSibling@plt>
   50370:	mov	r4, r0
   50374:	cmp	r0, #0
   50378:	bne	50354 <bcmp@plt+0x3e078>
   5037c:	b	50384 <bcmp@plt+0x3e0a8>
   50380:	mov	sl, r4
   50384:	mov	r0, r7
   50388:	bl	11f10 <free@plt>
   5038c:	mov	r0, sl
   50390:	bl	11f88 <xmlNodeGetContent@plt>
   50394:	mov	r1, #0
   50398:	mov	r2, #10
   5039c:	bl	121b0 <strtol@plt>
   503a0:	str	r0, [fp, #-32]	; 0xffffffe0
   503a4:	ldr	r0, [pc, #1140]	; 50820 <bcmp@plt+0x3e544>
   503a8:	add	r0, pc, r0
   503ac:	bl	121f8 <xmlCharStrdup@plt>
   503b0:	mov	r4, r0
   503b4:	mov	r0, r6
   503b8:	bl	12180 <xmlFirstElementChild@plt>
   503bc:	cmp	r0, #0
   503c0:	beq	503f0 <bcmp@plt+0x3e114>
   503c4:	mov	r7, r0
   503c8:	ldr	r0, [r7, #8]
   503cc:	mov	r1, r4
   503d0:	bl	120e4 <xmlStrEqual@plt>
   503d4:	cmp	r0, #0
   503d8:	bne	503fc <bcmp@plt+0x3e120>
   503dc:	mov	r0, r7
   503e0:	bl	12240 <xmlNextElementSibling@plt>
   503e4:	mov	r7, r0
   503e8:	cmp	r0, #0
   503ec:	bne	503c8 <bcmp@plt+0x3e0ec>
   503f0:	mov	r0, r4
   503f4:	bl	11f10 <free@plt>
   503f8:	b	5047c <bcmp@plt+0x3e1a0>
   503fc:	mov	r0, r4
   50400:	bl	11f10 <free@plt>
   50404:	ldr	r0, [pc, #1048]	; 50824 <bcmp@plt+0x3e548>
   50408:	add	r0, pc, r0
   5040c:	bl	121f8 <xmlCharStrdup@plt>
   50410:	mov	r7, r0
   50414:	mov	r0, r6
   50418:	bl	12180 <xmlFirstElementChild@plt>
   5041c:	mov	sl, #0
   50420:	cmp	r0, #0
   50424:	beq	5045c <bcmp@plt+0x3e180>
   50428:	mov	r4, r0
   5042c:	ldr	r0, [r4, #8]
   50430:	mov	r1, r7
   50434:	bl	120e4 <xmlStrEqual@plt>
   50438:	cmp	r0, #0
   5043c:	bne	50458 <bcmp@plt+0x3e17c>
   50440:	mov	r0, r4
   50444:	bl	12240 <xmlNextElementSibling@plt>
   50448:	mov	r4, r0
   5044c:	cmp	r0, #0
   50450:	bne	5042c <bcmp@plt+0x3e150>
   50454:	b	5045c <bcmp@plt+0x3e180>
   50458:	mov	sl, r4
   5045c:	mov	r0, r7
   50460:	bl	11f10 <free@plt>
   50464:	mov	r0, sl
   50468:	bl	11f88 <xmlNodeGetContent@plt>
   5046c:	mov	r1, #0
   50470:	mov	r2, #10
   50474:	bl	121b0 <strtol@plt>
   50478:	str	r0, [sp, #36]	; 0x24
   5047c:	ldr	r0, [pc, #932]	; 50828 <bcmp@plt+0x3e54c>
   50480:	add	r0, pc, r0
   50484:	bl	121f8 <xmlCharStrdup@plt>
   50488:	mov	r4, r0
   5048c:	mov	r0, r6
   50490:	bl	12180 <xmlFirstElementChild@plt>
   50494:	cmp	r0, #0
   50498:	beq	504c8 <bcmp@plt+0x3e1ec>
   5049c:	mov	r7, r0
   504a0:	ldr	r0, [r7, #8]
   504a4:	mov	r1, r4
   504a8:	bl	120e4 <xmlStrEqual@plt>
   504ac:	cmp	r0, #0
   504b0:	bne	50580 <bcmp@plt+0x3e2a4>
   504b4:	mov	r0, r7
   504b8:	bl	12240 <xmlNextElementSibling@plt>
   504bc:	mov	r7, r0
   504c0:	cmp	r0, #0
   504c4:	bne	504a0 <bcmp@plt+0x3e1c4>
   504c8:	mov	r0, r4
   504cc:	bl	11f10 <free@plt>
   504d0:	ldr	r0, [pc, #852]	; 5082c <bcmp@plt+0x3e550>
   504d4:	add	r0, pc, r0
   504d8:	bl	121f8 <xmlCharStrdup@plt>
   504dc:	mov	r4, r0
   504e0:	mov	r0, r6
   504e4:	bl	12180 <xmlFirstElementChild@plt>
   504e8:	cmp	r0, #0
   504ec:	beq	507ac <bcmp@plt+0x3e4d0>
   504f0:	mov	r7, r0
   504f4:	ldr	r0, [r7, #8]
   504f8:	mov	r1, r4
   504fc:	bl	120e4 <xmlStrEqual@plt>
   50500:	cmp	r0, #0
   50504:	bne	50520 <bcmp@plt+0x3e244>
   50508:	mov	r0, r7
   5050c:	bl	12240 <xmlNextElementSibling@plt>
   50510:	mov	r7, r0
   50514:	cmp	r0, #0
   50518:	bne	504f4 <bcmp@plt+0x3e218>
   5051c:	b	507ac <bcmp@plt+0x3e4d0>
   50520:	mov	r0, r4
   50524:	bl	11f10 <free@plt>
   50528:	ldr	r0, [pc, #788]	; 50844 <bcmp@plt+0x3e568>
   5052c:	add	r0, pc, r0
   50530:	bl	121f8 <xmlCharStrdup@plt>
   50534:	mov	r4, r0
   50538:	mov	r0, r6
   5053c:	bl	12180 <xmlFirstElementChild@plt>
   50540:	cmp	r0, #0
   50544:	mov	r5, #0
   50548:	beq	505e0 <bcmp@plt+0x3e304>
   5054c:	mov	r7, r0
   50550:	ldr	r0, [r7, #8]
   50554:	mov	r1, r4
   50558:	bl	120e4 <xmlStrEqual@plt>
   5055c:	cmp	r0, #0
   50560:	bne	505dc <bcmp@plt+0x3e300>
   50564:	mov	r0, r7
   50568:	bl	12240 <xmlNextElementSibling@plt>
   5056c:	mov	r7, r0
   50570:	cmp	r0, #0
   50574:	bne	50550 <bcmp@plt+0x3e274>
   50578:	mov	r5, #0
   5057c:	b	505e0 <bcmp@plt+0x3e304>
   50580:	mov	r0, r4
   50584:	bl	11f10 <free@plt>
   50588:	ldr	r0, [pc, #680]	; 50838 <bcmp@plt+0x3e55c>
   5058c:	add	r0, pc, r0
   50590:	bl	121f8 <xmlCharStrdup@plt>
   50594:	mov	r4, r0
   50598:	mov	r0, r6
   5059c:	bl	12180 <xmlFirstElementChild@plt>
   505a0:	mov	r5, #0
   505a4:	cmp	r0, #0
   505a8:	beq	506d0 <bcmp@plt+0x3e3f4>
   505ac:	mov	r7, r0
   505b0:	ldr	r0, [r7, #8]
   505b4:	mov	r1, r4
   505b8:	bl	120e4 <xmlStrEqual@plt>
   505bc:	cmp	r0, #0
   505c0:	bne	506cc <bcmp@plt+0x3e3f0>
   505c4:	mov	r0, r7
   505c8:	bl	12240 <xmlNextElementSibling@plt>
   505cc:	mov	r7, r0
   505d0:	cmp	r0, #0
   505d4:	bne	505b0 <bcmp@plt+0x3e2d4>
   505d8:	b	506d0 <bcmp@plt+0x3e3f4>
   505dc:	mov	r5, r7
   505e0:	mov	r0, r4
   505e4:	bl	11f10 <free@plt>
   505e8:	mov	r0, r5
   505ec:	bl	11f88 <xmlNodeGetContent@plt>
   505f0:	mov	r9, r0
   505f4:	ldr	r0, [pc, #588]	; 50848 <bcmp@plt+0x3e56c>
   505f8:	add	r0, pc, r0
   505fc:	bl	121f8 <xmlCharStrdup@plt>
   50600:	mov	r4, r0
   50604:	mov	r0, r6
   50608:	bl	12180 <xmlFirstElementChild@plt>
   5060c:	cmp	r0, #0
   50610:	beq	50640 <bcmp@plt+0x3e364>
   50614:	mov	sl, r0
   50618:	ldr	r0, [sl, #8]
   5061c:	mov	r1, r4
   50620:	bl	120e4 <xmlStrEqual@plt>
   50624:	cmp	r0, #0
   50628:	bne	5064c <bcmp@plt+0x3e370>
   5062c:	mov	r0, sl
   50630:	bl	12240 <xmlNextElementSibling@plt>
   50634:	mov	sl, r0
   50638:	cmp	r0, #0
   5063c:	bne	50618 <bcmp@plt+0x3e33c>
   50640:	ldr	r5, [sp, #24]
   50644:	mov	sl, #0
   50648:	b	50650 <bcmp@plt+0x3e374>
   5064c:	ldr	r5, [sp, #24]
   50650:	mov	r0, r4
   50654:	bl	11f10 <free@plt>
   50658:	mov	r0, sl
   5065c:	mov	r1, r9
   50660:	mov	r2, r5
   50664:	bl	4f4d4 <bcmp@plt+0x3d1f8>
   50668:	mov	r7, r0
   5066c:	mov	r0, r9
   50670:	bl	11f10 <free@plt>
   50674:	cmp	r7, #0
   50678:	beq	507e0 <bcmp@plt+0x3e504>
   5067c:	ldr	r0, [sp, #36]	; 0x24
   50680:	uxtb	r0, r0
   50684:	str	r0, [sp]
   50688:	mov	r0, #1
   5068c:	str	r0, [sp, #4]
   50690:	ldr	r0, [sp, #28]
   50694:	uxtb	r1, r0
   50698:	ldr	r0, [sp, #32]
   5069c:	uxtb	r2, r0
   506a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   506a4:	uxtb	r3, r0
   506a8:	mov	r0, r7
   506ac:	bl	139d4 <bcmp@plt+0x16f8>
   506b0:	mov	r4, r0
   506b4:	mov	r0, r7
   506b8:	bl	11f10 <free@plt>
   506bc:	cmp	r4, #0
   506c0:	beq	507e0 <bcmp@plt+0x3e504>
   506c4:	ldr	r0, [sp, #20]
   506c8:	b	50760 <bcmp@plt+0x3e484>
   506cc:	mov	r5, r7
   506d0:	mov	r0, r4
   506d4:	bl	11f10 <free@plt>
   506d8:	mov	r0, r5
   506dc:	bl	11f88 <xmlNodeGetContent@plt>
   506e0:	ldr	r1, [sp, #36]	; 0x24
   506e4:	uxtb	r9, r1
   506e8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   506ec:	str	r9, [sp, #4]
   506f0:	uxtb	sl, r1
   506f4:	ldr	r1, [sp, #28]
   506f8:	str	sl, [sp]
   506fc:	uxtb	r4, r1
   50700:	ldr	r1, [sp, #32]
   50704:	mov	r2, r4
   50708:	uxtb	r7, r1
   5070c:	mov	r1, #4
   50710:	mov	r3, r7
   50714:	bl	13af8 <bcmp@plt+0x181c>
   50718:	cmp	r0, #0
   5071c:	beq	507e0 <bcmp@plt+0x3e504>
   50720:	str	r5, [sp, #12]
   50724:	ldr	r5, [sp, #16]
   50728:	ldr	r1, [r5]
   5072c:	bl	3dd80 <bcmp@plt+0x2baa4>
   50730:	ldr	r0, [sp, #12]
   50734:	bl	11f88 <xmlNodeGetContent@plt>
   50738:	mov	r1, #6
   5073c:	mov	r2, r4
   50740:	mov	r3, r7
   50744:	str	sl, [sp]
   50748:	str	r9, [sp, #4]
   5074c:	bl	13af8 <bcmp@plt+0x181c>
   50750:	cmp	r0, #0
   50754:	beq	507e0 <bcmp@plt+0x3e504>
   50758:	mov	r4, r0
   5075c:	mov	r0, r5
   50760:	ldr	r9, [pc, #212]	; 5083c <bcmp@plt+0x3e560>
   50764:	ldr	r5, [pc, #212]	; 50840 <bcmp@plt+0x3e564>
   50768:	ldr	r1, [r0]
   5076c:	mov	r0, r4
   50770:	add	r9, pc, r9
   50774:	add	r5, pc, r5
   50778:	bl	3dd80 <bcmp@plt+0x2baa4>
   5077c:	ldr	r4, [r6, #8]
   50780:	mov	r0, r6
   50784:	bl	12240 <xmlNextElementSibling@plt>
   50788:	cmp	r0, #0
   5078c:	beq	500d4 <bcmp@plt+0x3ddf8>
   50790:	mov	r6, r0
   50794:	ldr	r0, [r0, #8]
   50798:	mov	r1, r4
   5079c:	bl	120fc <strcmp@plt>
   507a0:	cmp	r0, #0
   507a4:	bne	50780 <bcmp@plt+0x3e4a4>
   507a8:	b	5012c <bcmp@plt+0x3de50>
   507ac:	mov	r0, r4
   507b0:	bl	11f10 <free@plt>
   507b4:	mov	r0, r8
   507b8:	bl	13670 <bcmp@plt+0x1394>
   507bc:	ldr	r0, [pc, #108]	; 50830 <bcmp@plt+0x3e554>
   507c0:	mov	r8, #0
   507c4:	ldr	r0, [pc, r0]
   507c8:	ldr	r0, [r0]
   507cc:	cmp	r0, #1
   507d0:	blt	500d4 <bcmp@plt+0x3ddf8>
   507d4:	ldr	r1, [pc, #88]	; 50834 <bcmp@plt+0x3e558>
   507d8:	add	r1, pc, r1
   507dc:	b	4ff14 <bcmp@plt+0x3dc38>
   507e0:	mov	r0, r8
   507e4:	bl	13670 <bcmp@plt+0x1394>
   507e8:	b	4ff28 <bcmp@plt+0x3dc4c>
   507ec:	andeq	r2, r1, lr, lsr #19
   507f0:	andeq	r2, r1, r1, asr #19
   507f4:	andeq	r6, r2, ip, lsl #9
   507f8:	andeq	r2, r1, sp, asr #17
   507fc:	andeq	r2, r1, sp, lsr #18
   50800:	andeq	r2, r1, r9, asr #17
   50804:	andeq	r2, r1, r9, ror #16
   50808:	strdeq	r2, [r1], -ip
   5080c:	andeq	ip, r0, sl, lsr #15
   50810:	andeq	r6, r0, r1, lsr #11
   50814:	andeq	r2, r1, sp, lsr #14
   50818:	andeq	r2, r1, r6, asr r5
   5081c:	andeq	r2, r1, r0, lsl #10
   50820:	muleq	r1, fp, r4
   50824:	andeq	r2, r1, r3, asr #8
   50828:	andeq	r6, r0, r0, lsr #27
   5082c:	andeq	r2, r1, r8, lsl #7
   50830:	andeq	r5, r2, r4, asr #23
   50834:	muleq	r1, r4, r0
   50838:	muleq	r0, r4, ip
   5083c:	andeq	r5, r0, r5, asr pc
   50840:	andeq	r2, r1, r1, ror #1
   50844:	ldrdeq	r3, [r1], -fp
   50848:	andeq	r2, r1, r4, ror #4
   5084c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50850:	add	fp, sp, #28
   50854:	sub	sp, sp, #12
   50858:	mov	r4, r0
   5085c:	ldr	r0, [pc, #1176]	; 50cfc <bcmp@plt+0x3ea20>
   50860:	mov	r9, r2
   50864:	mov	sl, r1
   50868:	add	r0, pc, r0
   5086c:	bl	121f8 <xmlCharStrdup@plt>
   50870:	mov	r5, r0
   50874:	mov	r0, r4
   50878:	bl	12180 <xmlFirstElementChild@plt>
   5087c:	cmp	r0, #0
   50880:	beq	508b0 <bcmp@plt+0x3e5d4>
   50884:	mov	r6, r0
   50888:	ldr	r0, [r6, #8]
   5088c:	mov	r1, r5
   50890:	bl	120e4 <xmlStrEqual@plt>
   50894:	cmp	r0, #0
   50898:	bne	508c4 <bcmp@plt+0x3e5e8>
   5089c:	mov	r0, r6
   508a0:	bl	12240 <xmlNextElementSibling@plt>
   508a4:	mov	r6, r0
   508a8:	cmp	r0, #0
   508ac:	bne	50888 <bcmp@plt+0x3e5ac>
   508b0:	mov	r0, r5
   508b4:	bl	11f10 <free@plt>
   508b8:	mov	r0, #1
   508bc:	sub	sp, fp, #28
   508c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   508c4:	mov	r0, r5
   508c8:	bl	11f10 <free@plt>
   508cc:	ldr	r0, [pc, #1068]	; 50d00 <bcmp@plt+0x3ea24>
   508d0:	add	r0, pc, r0
   508d4:	bl	121f8 <xmlCharStrdup@plt>
   508d8:	mov	r5, r0
   508dc:	mov	r0, r6
   508e0:	bl	12180 <xmlFirstElementChild@plt>
   508e4:	cmp	r0, #0
   508e8:	beq	50c58 <bcmp@plt+0x3e97c>
   508ec:	ldr	r4, [pc, #1040]	; 50d04 <bcmp@plt+0x3ea28>
   508f0:	ldr	r8, [pc, #1040]	; 50d08 <bcmp@plt+0x3ea2c>
   508f4:	mov	r7, r0
   508f8:	add	r4, pc, r4
   508fc:	add	r8, pc, r8
   50900:	ldr	r0, [r7, #8]
   50904:	mov	r1, r5
   50908:	bl	120e4 <xmlStrEqual@plt>
   5090c:	cmp	r0, #0
   50910:	bne	5092c <bcmp@plt+0x3e650>
   50914:	mov	r0, r7
   50918:	bl	12240 <xmlNextElementSibling@plt>
   5091c:	mov	r7, r0
   50920:	cmp	r0, #0
   50924:	bne	50900 <bcmp@plt+0x3e624>
   50928:	b	50c58 <bcmp@plt+0x3e97c>
   5092c:	mov	r0, r5
   50930:	str	sl, [sp, #4]
   50934:	bl	11f10 <free@plt>
   50938:	mov	r0, r4
   5093c:	bl	121f8 <xmlCharStrdup@plt>
   50940:	mov	r5, r0
   50944:	mov	r0, r6
   50948:	bl	12180 <xmlFirstElementChild@plt>
   5094c:	cmp	r0, #0
   50950:	beq	50c7c <bcmp@plt+0x3e9a0>
   50954:	mov	sl, r0
   50958:	ldr	r0, [sl, #8]
   5095c:	mov	r1, r5
   50960:	bl	120e4 <xmlStrEqual@plt>
   50964:	cmp	r0, #0
   50968:	bne	50984 <bcmp@plt+0x3e6a8>
   5096c:	mov	r0, sl
   50970:	bl	12240 <xmlNextElementSibling@plt>
   50974:	mov	sl, r0
   50978:	cmp	r0, #0
   5097c:	bne	50958 <bcmp@plt+0x3e67c>
   50980:	b	50c7c <bcmp@plt+0x3e9a0>
   50984:	mov	r0, r5
   50988:	bl	11f10 <free@plt>
   5098c:	mov	r0, r8
   50990:	bl	121f8 <xmlCharStrdup@plt>
   50994:	mov	r5, r0
   50998:	mov	r0, r6
   5099c:	bl	12180 <xmlFirstElementChild@plt>
   509a0:	cmp	r0, #0
   509a4:	beq	50c90 <bcmp@plt+0x3e9b4>
   509a8:	mov	r4, r0
   509ac:	ldr	r0, [r4, #8]
   509b0:	mov	r1, r5
   509b4:	bl	120e4 <xmlStrEqual@plt>
   509b8:	cmp	r0, #0
   509bc:	bne	509d8 <bcmp@plt+0x3e6fc>
   509c0:	mov	r0, r4
   509c4:	bl	12240 <xmlNextElementSibling@plt>
   509c8:	mov	r4, r0
   509cc:	cmp	r0, #0
   509d0:	bne	509ac <bcmp@plt+0x3e6d0>
   509d4:	b	50c90 <bcmp@plt+0x3e9b4>
   509d8:	mov	r0, r5
   509dc:	bl	11f10 <free@plt>
   509e0:	mov	r0, r7
   509e4:	bl	11f88 <xmlNodeGetContent@plt>
   509e8:	str	r0, [sp]
   509ec:	mov	r0, r4
   509f0:	bl	11f88 <xmlNodeGetContent@plt>
   509f4:	str	r0, [sp, #8]
   509f8:	mov	r0, sl
   509fc:	bl	11f88 <xmlNodeGetContent@plt>
   50a00:	ldr	r1, [pc, #784]	; 50d18 <bcmp@plt+0x3ea3c>
   50a04:	mov	r7, r0
   50a08:	add	r1, pc, r1
   50a0c:	bl	120fc <strcmp@plt>
   50a10:	cmp	r0, #0
   50a14:	beq	50ca4 <bcmp@plt+0x3e9c8>
   50a18:	ldr	r1, [pc, #764]	; 50d1c <bcmp@plt+0x3ea40>
   50a1c:	mov	r0, r7
   50a20:	add	r1, pc, r1
   50a24:	bl	120fc <strcmp@plt>
   50a28:	cmp	r0, #0
   50a2c:	beq	50a5c <bcmp@plt+0x3e780>
   50a30:	ldr	r1, [pc, #744]	; 50d20 <bcmp@plt+0x3ea44>
   50a34:	mov	r0, r7
   50a38:	add	r1, pc, r1
   50a3c:	bl	120fc <strcmp@plt>
   50a40:	mov	r5, r0
   50a44:	mov	r0, r7
   50a48:	bl	11f10 <free@plt>
   50a4c:	ldm	sp, {r4, sl}
   50a50:	cmp	r5, #0
   50a54:	bne	50a68 <bcmp@plt+0x3e78c>
   50a58:	b	50cb0 <bcmp@plt+0x3e9d4>
   50a5c:	mov	r0, r7
   50a60:	bl	11f10 <free@plt>
   50a64:	ldm	sp, {r4, sl}
   50a68:	bl	340d4 <bcmp@plt+0x21df8>
   50a6c:	cmp	r0, #0
   50a70:	beq	50cc0 <bcmp@plt+0x3e9e4>
   50a74:	mov	r7, r0
   50a78:	mov	r0, r4
   50a7c:	mov	r1, r7
   50a80:	bl	350f8 <bcmp@plt+0x22e1c>
   50a84:	cmp	r0, #1
   50a88:	bne	50cd4 <bcmp@plt+0x3e9f8>
   50a8c:	mov	r0, r4
   50a90:	bl	11f10 <free@plt>
   50a94:	ldr	r4, [r9, #4]
   50a98:	cmp	r4, r9
   50a9c:	bne	50ab0 <bcmp@plt+0x3e7d4>
   50aa0:	b	50b48 <bcmp@plt+0x3e86c>
   50aa4:	ldr	r4, [r4, #4]
   50aa8:	cmp	r4, r9
   50aac:	beq	50b48 <bcmp@plt+0x3e86c>
   50ab0:	ldr	r0, [r4, #8]
   50ab4:	mov	r1, r7
   50ab8:	ldr	r0, [r0]
   50abc:	bl	34da0 <bcmp@plt+0x22ac4>
   50ac0:	cmp	r0, #0
   50ac4:	bne	50aa4 <bcmp@plt+0x3e7c8>
   50ac8:	mov	r0, r7
   50acc:	bl	340dc <bcmp@plt+0x21e00>
   50ad0:	ldr	r0, [sp, #8]
   50ad4:	bl	11f10 <free@plt>
   50ad8:	ldr	r0, [pc, #592]	; 50d30 <bcmp@plt+0x3ea54>
   50adc:	ldr	r0, [pc, r0]
   50ae0:	ldr	r0, [r0]
   50ae4:	cmp	r0, #2
   50ae8:	blt	50b08 <bcmp@plt+0x3e82c>
   50aec:	mov	r0, r7
   50af0:	bl	342fc <bcmp@plt+0x22020>
   50af4:	ldr	r1, [pc, #568]	; 50d34 <bcmp@plt+0x3ea58>
   50af8:	mov	r2, r0
   50afc:	mov	r0, #6
   50b00:	add	r1, pc, r1
   50b04:	bl	40d10 <bcmp@plt+0x2ea34>
   50b08:	ldr	r5, [r6, #8]
   50b0c:	mov	r0, r6
   50b10:	bl	12240 <xmlNextElementSibling@plt>
   50b14:	cmp	r0, #0
   50b18:	beq	50b38 <bcmp@plt+0x3e85c>
   50b1c:	mov	r6, r0
   50b20:	ldr	r0, [r0, #8]
   50b24:	mov	r1, r5
   50b28:	bl	120fc <strcmp@plt>
   50b2c:	cmp	r0, #0
   50b30:	bne	50b0c <bcmp@plt+0x3e830>
   50b34:	b	50aa4 <bcmp@plt+0x3e7c8>
   50b38:	ldr	r4, [r4, #4]
   50b3c:	mov	r6, #0
   50b40:	cmp	r4, r9
   50b44:	bne	50ab0 <bcmp@plt+0x3e7d4>
   50b48:	ldr	r0, [pc, #488]	; 50d38 <bcmp@plt+0x3ea5c>
   50b4c:	ldr	r0, [pc, r0]
   50b50:	ldr	r4, [r0]
   50b54:	cmp	r4, #0
   50b58:	beq	50b6c <bcmp@plt+0x3e890>
   50b5c:	mov	r0, r7
   50b60:	bl	34418 <bcmp@plt+0x2213c>
   50b64:	cmp	r4, r0
   50b68:	bne	50bdc <bcmp@plt+0x3e900>
   50b6c:	ldr	r4, [sp, #8]
   50b70:	mov	r0, r7
   50b74:	mov	r1, #1
   50b78:	mov	r3, sl
   50b7c:	mov	r2, r4
   50b80:	bl	1fc1c <bcmp@plt+0xd940>
   50b84:	mov	r5, r0
   50b88:	mov	r0, r4
   50b8c:	bl	11f10 <free@plt>
   50b90:	mov	r0, r7
   50b94:	bl	340dc <bcmp@plt+0x21e00>
   50b98:	cmp	r5, #0
   50b9c:	beq	50c70 <bcmp@plt+0x3e994>
   50ba0:	mov	r0, r5
   50ba4:	mov	r1, r9
   50ba8:	bl	3dd80 <bcmp@plt+0x2baa4>
   50bac:	ldr	r4, [r6, #8]
   50bb0:	mov	r0, r6
   50bb4:	bl	12240 <xmlNextElementSibling@plt>
   50bb8:	cmp	r0, #0
   50bbc:	beq	508b8 <bcmp@plt+0x3e5dc>
   50bc0:	mov	r6, r0
   50bc4:	ldr	r0, [r0, #8]
   50bc8:	mov	r1, r4
   50bcc:	bl	120fc <strcmp@plt>
   50bd0:	cmp	r0, #0
   50bd4:	bne	50bb0 <bcmp@plt+0x3e8d4>
   50bd8:	b	50c2c <bcmp@plt+0x3e950>
   50bdc:	ldr	r1, [pc, #344]	; 50d3c <bcmp@plt+0x3ea60>
   50be0:	ldr	r2, [sp]
   50be4:	mov	r0, #3
   50be8:	add	r1, pc, r1
   50bec:	bl	40d10 <bcmp@plt+0x2ea34>
   50bf0:	mov	r0, r7
   50bf4:	bl	340dc <bcmp@plt+0x21e00>
   50bf8:	ldr	r0, [sp, #8]
   50bfc:	bl	11f10 <free@plt>
   50c00:	ldr	r4, [r6, #8]
   50c04:	mov	r0, r6
   50c08:	bl	12240 <xmlNextElementSibling@plt>
   50c0c:	cmp	r0, #0
   50c10:	beq	508b8 <bcmp@plt+0x3e5dc>
   50c14:	mov	r6, r0
   50c18:	ldr	r0, [r0, #8]
   50c1c:	mov	r1, r4
   50c20:	bl	120fc <strcmp@plt>
   50c24:	cmp	r0, #0
   50c28:	bne	50c04 <bcmp@plt+0x3e928>
   50c2c:	ldr	r0, [pc, #268]	; 50d40 <bcmp@plt+0x3ea64>
   50c30:	add	r0, pc, r0
   50c34:	bl	121f8 <xmlCharStrdup@plt>
   50c38:	mov	r5, r0
   50c3c:	mov	r0, r6
   50c40:	bl	12180 <xmlFirstElementChild@plt>
   50c44:	ldr	r4, [pc, #248]	; 50d44 <bcmp@plt+0x3ea68>
   50c48:	mov	r7, r0
   50c4c:	cmp	r0, #0
   50c50:	add	r4, pc, r4
   50c54:	bne	50900 <bcmp@plt+0x3e624>
   50c58:	mov	r0, r5
   50c5c:	bl	11f10 <free@plt>
   50c60:	ldr	r1, [pc, #164]	; 50d0c <bcmp@plt+0x3ea30>
   50c64:	add	r1, pc, r1
   50c68:	mov	r0, #3
   50c6c:	bl	40d10 <bcmp@plt+0x2ea34>
   50c70:	mov	r0, #0
   50c74:	sub	sp, fp, #28
   50c78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50c7c:	mov	r0, r5
   50c80:	bl	11f10 <free@plt>
   50c84:	ldr	r1, [pc, #132]	; 50d10 <bcmp@plt+0x3ea34>
   50c88:	add	r1, pc, r1
   50c8c:	b	50c68 <bcmp@plt+0x3e98c>
   50c90:	mov	r0, r5
   50c94:	bl	11f10 <free@plt>
   50c98:	ldr	r1, [pc, #116]	; 50d14 <bcmp@plt+0x3ea38>
   50c9c:	add	r1, pc, r1
   50ca0:	b	50c68 <bcmp@plt+0x3e98c>
   50ca4:	mov	r0, r7
   50ca8:	bl	11f10 <free@plt>
   50cac:	ldr	r4, [sp]
   50cb0:	ldr	r1, [pc, #108]	; 50d24 <bcmp@plt+0x3ea48>
   50cb4:	mov	r0, #2
   50cb8:	add	r1, pc, r1
   50cbc:	b	50ccc <bcmp@plt+0x3e9f0>
   50cc0:	ldr	r1, [pc, #96]	; 50d28 <bcmp@plt+0x3ea4c>
   50cc4:	mov	r0, #3
   50cc8:	add	r1, pc, r1
   50ccc:	bl	40d10 <bcmp@plt+0x2ea34>
   50cd0:	b	50ce8 <bcmp@plt+0x3ea0c>
   50cd4:	ldr	r1, [pc, #80]	; 50d2c <bcmp@plt+0x3ea50>
   50cd8:	mov	r0, #3
   50cdc:	mov	r2, r4
   50ce0:	add	r1, pc, r1
   50ce4:	bl	40d10 <bcmp@plt+0x2ea34>
   50ce8:	mov	r0, r4
   50cec:	bl	11f10 <free@plt>
   50cf0:	ldr	r0, [sp, #8]
   50cf4:	bl	11f10 <free@plt>
   50cf8:	b	50c70 <bcmp@plt+0x3e994>
   50cfc:	andeq	r2, r1, r0, asr #32
   50d00:	andeq	r8, r0, r8, lsr #27
   50d04:	strdeq	r1, [r1], -r9
   50d08:	andeq	r2, r1, r5, asr #32
   50d0c:	andeq	r1, r1, pc, asr #24
   50d10:	andeq	r1, r1, r7, ror ip
   50d14:	andeq	r1, r1, lr, lsr #25
   50d18:	andeq	r1, r1, pc, ror pc
   50d1c:	andeq	r1, r1, ip, ror #30
   50d20:	andeq	r1, r1, r2, ror #30
   50d24:	strdeq	r5, [r0], -r5	; <UNPREDICTABLE>
   50d28:	andeq	r1, r1, r3, ror #25
   50d2c:	andeq	r1, r1, sp, lsl sp
   50d30:	andeq	r5, r2, ip, lsr #17
   50d34:	andeq	r1, r1, r7, lsr pc
   50d38:	andeq	r5, r2, r4, lsr #15
   50d3c:	andeq	r5, r0, r2, lsr r9
   50d40:	andeq	r8, r0, r8, asr #20
   50d44:	andeq	r1, r1, r1, lsr #25
   50d48:	push	{r4, r5, fp, lr}
   50d4c:	add	fp, sp, #8
   50d50:	mov	r4, r0
   50d54:	bl	12018 <zmq_ctx_new@plt>
   50d58:	str	r0, [r4]
   50d5c:	ldr	r5, [pc, #228]	; 50e48 <bcmp@plt+0x3eb6c>
   50d60:	ldr	r5, [pc, r5]
   50d64:	ldr	r1, [r5]
   50d68:	cmp	r1, #3
   50d6c:	blt	50d94 <bcmp@plt+0x3eab8>
   50d70:	bl	11eb0 <__errno_location@plt>
   50d74:	ldr	r0, [r0]
   50d78:	bl	12114 <zmq_strerror@plt>
   50d7c:	ldr	r1, [pc, #200]	; 50e4c <bcmp@plt+0x3eb70>
   50d80:	mov	r2, r0
   50d84:	mov	r0, #7
   50d88:	add	r1, pc, r1
   50d8c:	bl	40d10 <bcmp@plt+0x2ea34>
   50d90:	ldr	r0, [r4]
   50d94:	mov	r1, #4
   50d98:	bl	11dcc <zmq_socket@plt>
   50d9c:	str	r0, [r4, #4]
   50da0:	ldr	r1, [r5]
   50da4:	cmp	r1, #3
   50da8:	blt	50dd0 <bcmp@plt+0x3eaf4>
   50dac:	bl	11eb0 <__errno_location@plt>
   50db0:	ldr	r0, [r0]
   50db4:	bl	12114 <zmq_strerror@plt>
   50db8:	ldr	r1, [pc, #144]	; 50e50 <bcmp@plt+0x3eb74>
   50dbc:	mov	r2, r0
   50dc0:	mov	r0, #7
   50dc4:	add	r1, pc, r1
   50dc8:	bl	40d10 <bcmp@plt+0x2ea34>
   50dcc:	ldr	r0, [r4, #4]
   50dd0:	ldr	r1, [pc, #124]	; 50e54 <bcmp@plt+0x3eb78>
   50dd4:	add	r1, pc, r1
   50dd8:	bl	11f58 <zmq_bind@plt>
   50ddc:	ldr	r1, [r5]
   50de0:	cmp	r0, #0
   50de4:	beq	50e24 <bcmp@plt+0x3eb48>
   50de8:	cmp	r1, #2
   50dec:	blt	50e08 <bcmp@plt+0x3eb2c>
   50df0:	bl	12114 <zmq_strerror@plt>
   50df4:	ldr	r1, [pc, #92]	; 50e58 <bcmp@plt+0x3eb7c>
   50df8:	mov	r2, r0
   50dfc:	mov	r0, #6
   50e00:	add	r1, pc, r1
   50e04:	bl	40d10 <bcmp@plt+0x2ea34>
   50e08:	ldr	r1, [pc, #76]	; 50e5c <bcmp@plt+0x3eb80>
   50e0c:	mov	r0, #2
   50e10:	add	r1, pc, r1
   50e14:	bl	40d10 <bcmp@plt+0x2ea34>
   50e18:	mov	r4, #0
   50e1c:	mov	r0, r4
   50e20:	pop	{r4, r5, fp, pc}
   50e24:	mov	r4, #1
   50e28:	cmp	r1, #2
   50e2c:	blt	50e40 <bcmp@plt+0x3eb64>
   50e30:	ldr	r1, [pc, #40]	; 50e60 <bcmp@plt+0x3eb84>
   50e34:	mov	r0, #6
   50e38:	add	r1, pc, r1
   50e3c:	bl	40d10 <bcmp@plt+0x2ea34>
   50e40:	mov	r0, r4
   50e44:	pop	{r4, r5, fp, pc}
   50e48:	andeq	r5, r2, r8, lsr #12
   50e4c:	strdeq	r1, [r1], -r9
   50e50:	ldrdeq	r1, [r1], -sp
   50e54:	strdeq	r1, [r1], -r2
   50e58:			; <UNDEFINED> instruction: 0x00011cba
   50e5c:	andeq	r1, r1, r3, lsl #26
   50e60:			; <UNDEFINED> instruction: 0x00011cb2
   50e64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50e68:	add	fp, sp, #28
   50e6c:	sub	sp, sp, #28
   50e70:	mov	r8, r0
   50e74:	ldr	r0, [pc, #1024]	; 5127c <bcmp@plt+0x3efa0>
   50e78:	mov	r7, r2
   50e7c:	mov	r4, r1
   50e80:	ldr	r0, [pc, r0]
   50e84:	ldr	r0, [r0]
   50e88:	cmp	r0, #1
   50e8c:	blt	50ea0 <bcmp@plt+0x3ebc4>
   50e90:	ldr	r1, [pc, #1000]	; 51280 <bcmp@plt+0x3efa4>
   50e94:	mov	r0, #5
   50e98:	add	r1, pc, r1
   50e9c:	bl	40d10 <bcmp@plt+0x2ea34>
   50ea0:	ldr	r0, [pc, #988]	; 51284 <bcmp@plt+0x3efa8>
   50ea4:	ldr	r0, [pc, r0]
   50ea8:	ldr	r0, [r0]
   50eac:	bl	1e560 <bcmp@plt+0xc284>
   50eb0:	mov	r9, r0
   50eb4:	ldr	r0, [pc, #972]	; 51288 <bcmp@plt+0x3efac>
   50eb8:	ldr	r0, [pc, r0]
   50ebc:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   50ec0:	mov	sl, r0
   50ec4:	movw	r0, #8544	; 0x2160
   50ec8:	ldr	r1, [r4, #4]
   50ecc:	mov	r2, #0
   50ed0:	mov	r5, #0
   50ed4:	str	r0, [sp]
   50ed8:	mov	r0, r7
   50edc:	ldr	r3, [pc, #936]	; 5128c <bcmp@plt+0x3efb0>
   50ee0:	add	r3, pc, r3
   50ee4:	bl	12090 <xmlReadMemory@plt>
   50ee8:	str	r0, [sp, #20]
   50eec:	bl	120cc <xmlDocGetRootElement@plt>
   50ef0:	mov	r6, r0
   50ef4:	ldr	r0, [pc, #916]	; 51290 <bcmp@plt+0x3efb4>
   50ef8:	add	r0, pc, r0
   50efc:	bl	121f8 <xmlCharStrdup@plt>
   50f00:	mov	r7, r0
   50f04:	mov	r0, r6
   50f08:	bl	12180 <xmlFirstElementChild@plt>
   50f0c:	cmp	r0, #0
   50f10:	beq	50f48 <bcmp@plt+0x3ec6c>
   50f14:	mov	r6, r0
   50f18:	ldr	r0, [r6, #8]
   50f1c:	mov	r1, r7
   50f20:	bl	120e4 <xmlStrEqual@plt>
   50f24:	cmp	r0, #0
   50f28:	bne	50f44 <bcmp@plt+0x3ec68>
   50f2c:	mov	r0, r6
   50f30:	bl	12240 <xmlNextElementSibling@plt>
   50f34:	mov	r6, r0
   50f38:	cmp	r0, #0
   50f3c:	bne	50f18 <bcmp@plt+0x3ec3c>
   50f40:	b	50f48 <bcmp@plt+0x3ec6c>
   50f44:	mov	r5, r6
   50f48:	mov	r0, r7
   50f4c:	bl	11f10 <free@plt>
   50f50:	ldr	r0, [pc, #828]	; 51294 <bcmp@plt+0x3efb8>
   50f54:	add	r0, pc, r0
   50f58:	bl	121f8 <xmlCharStrdup@plt>
   50f5c:	mov	r7, r0
   50f60:	mov	r0, r5
   50f64:	bl	12180 <xmlFirstElementChild@plt>
   50f68:	cmp	r0, #0
   50f6c:	beq	50f9c <bcmp@plt+0x3ecc0>
   50f70:	mov	r6, r0
   50f74:	ldr	r0, [r6, #8]
   50f78:	mov	r1, r7
   50f7c:	bl	120e4 <xmlStrEqual@plt>
   50f80:	cmp	r0, #0
   50f84:	bne	50fa8 <bcmp@plt+0x3eccc>
   50f88:	mov	r0, r6
   50f8c:	bl	12240 <xmlNextElementSibling@plt>
   50f90:	mov	r6, r0
   50f94:	cmp	r0, #0
   50f98:	bne	50f74 <bcmp@plt+0x3ec98>
   50f9c:	mov	r0, r7
   50fa0:	bl	11f10 <free@plt>
   50fa4:	b	510fc <bcmp@plt+0x3ee20>
   50fa8:	mov	r0, r7
   50fac:	bl	11f10 <free@plt>
   50fb0:	str	sl, [sp, #16]
   50fb4:	str	r4, [sp, #12]
   50fb8:	ldr	r0, [pc, #748]	; 512ac <bcmp@plt+0x3efd0>
   50fbc:	add	r0, pc, r0
   50fc0:	bl	121f8 <xmlCharStrdup@plt>
   50fc4:	mov	r7, r0
   50fc8:	mov	r0, r6
   50fcc:	bl	12180 <xmlFirstElementChild@plt>
   50fd0:	cmp	r0, #0
   50fd4:	beq	51004 <bcmp@plt+0x3ed28>
   50fd8:	mov	sl, r0
   50fdc:	ldr	r0, [sl, #8]
   50fe0:	mov	r1, r7
   50fe4:	bl	120e4 <xmlStrEqual@plt>
   50fe8:	cmp	r0, #0
   50fec:	bne	51010 <bcmp@plt+0x3ed34>
   50ff0:	mov	r0, sl
   50ff4:	bl	12240 <xmlNextElementSibling@plt>
   50ff8:	mov	sl, r0
   50ffc:	cmp	r0, #0
   51000:	bne	50fdc <bcmp@plt+0x3ed00>
   51004:	mov	r0, r7
   51008:	bl	11f10 <free@plt>
   5100c:	b	510c4 <bcmp@plt+0x3ede8>
   51010:	mov	r0, r7
   51014:	str	r8, [sp, #8]
   51018:	bl	11f10 <free@plt>
   5101c:	bl	340d4 <bcmp@plt+0x21df8>
   51020:	mov	r8, r0
   51024:	mov	r0, sl
   51028:	bl	11f88 <xmlNodeGetContent@plt>
   5102c:	mov	r1, r8
   51030:	bl	350f8 <bcmp@plt+0x22e1c>
   51034:	cmp	r0, #1
   51038:	bne	511c8 <bcmp@plt+0x3eeec>
   5103c:	ldr	r0, [pc, #632]	; 512bc <bcmp@plt+0x3efe0>
   51040:	ldr	r0, [pc, r0]
   51044:	ldr	r5, [r0]
   51048:	cmp	r5, #0
   5104c:	beq	51060 <bcmp@plt+0x3ed84>
   51050:	mov	r0, r8
   51054:	bl	34418 <bcmp@plt+0x2213c>
   51058:	cmp	r5, r0
   5105c:	bne	511f8 <bcmp@plt+0x3ef1c>
   51060:	ldr	r4, [sp, #16]
   51064:	ldr	r2, [pc, #600]	; 512c4 <bcmp@plt+0x3efe8>
   51068:	mov	r0, r8
   5106c:	ldr	r2, [pc, r2]
   51070:	mov	r1, r4
   51074:	bl	3df9c <bcmp@plt+0x2bcc0>
   51078:	cmp	r0, #0
   5107c:	bne	511ac <bcmp@plt+0x3eed0>
   51080:	mov	r0, r8
   51084:	bl	34af8 <bcmp@plt+0x2281c>
   51088:	mov	r1, r4
   5108c:	bl	3ded0 <bcmp@plt+0x2bbf4>
   51090:	ldr	r5, [sl, #8]
   51094:	ldr	r8, [sp, #8]
   51098:	mov	r0, sl
   5109c:	bl	12240 <xmlNextElementSibling@plt>
   510a0:	cmp	r0, #0
   510a4:	beq	510c4 <bcmp@plt+0x3ede8>
   510a8:	mov	sl, r0
   510ac:	ldr	r0, [r0, #8]
   510b0:	mov	r1, r5
   510b4:	bl	120fc <strcmp@plt>
   510b8:	cmp	r0, #0
   510bc:	bne	51098 <bcmp@plt+0x3edbc>
   510c0:	b	5101c <bcmp@plt+0x3ed40>
   510c4:	ldr	r5, [r6, #8]
   510c8:	ldr	sl, [sp, #16]
   510cc:	ldr	r4, [sp, #12]
   510d0:	mov	r0, r6
   510d4:	bl	12240 <xmlNextElementSibling@plt>
   510d8:	cmp	r0, #0
   510dc:	beq	510fc <bcmp@plt+0x3ee20>
   510e0:	mov	r6, r0
   510e4:	ldr	r0, [r0, #8]
   510e8:	mov	r1, r5
   510ec:	bl	120fc <strcmp@plt>
   510f0:	cmp	r0, #0
   510f4:	bne	510d0 <bcmp@plt+0x3edf4>
   510f8:	b	50fb8 <bcmp@plt+0x3ecdc>
   510fc:	ldr	r0, [sp, #20]
   51100:	bl	12258 <xmlFreeDoc@plt>
   51104:	ldr	r0, [r9, #44]	; 0x2c
   51108:	bl	3e398 <bcmp@plt+0x2c0bc>
   5110c:	str	sl, [r9, #44]	; 0x2c
   51110:	ldr	r5, [pc, #384]	; 51298 <bcmp@plt+0x3efbc>
   51114:	ldr	r5, [pc, r5]
   51118:	ldr	r0, [r5]
   5111c:	cmp	r0, #1
   51120:	blt	51158 <bcmp@plt+0x3ee7c>
   51124:	ldr	r1, [pc, #368]	; 5129c <bcmp@plt+0x3efc0>
   51128:	mov	r0, #5
   5112c:	add	r1, pc, r1
   51130:	bl	40d10 <bcmp@plt+0x2ea34>
   51134:	ldr	r0, [r5]
   51138:	cmp	r0, #2
   5113c:	blt	51158 <bcmp@plt+0x3ee7c>
   51140:	ldr	r1, [pc, #344]	; 512a0 <bcmp@plt+0x3efc4>
   51144:	ldr	r2, [pc, #344]	; 512a4 <bcmp@plt+0x3efc8>
   51148:	mov	r0, #6
   5114c:	add	r1, pc, r1
   51150:	add	r2, pc, r2
   51154:	bl	40d10 <bcmp@plt+0x2ea34>
   51158:	ldr	r0, [r9, #44]	; 0x2c
   5115c:	ldr	r1, [pc, #324]	; 512a8 <bcmp@plt+0x3efcc>
   51160:	mov	r2, #5
   51164:	ldr	r1, [pc, r1]
   51168:	bl	3e00c <bcmp@plt+0x2bd30>
   5116c:	ldrb	r1, [r4]
   51170:	ldrb	r2, [r4, #1]
   51174:	ldrb	r3, [r4, #2]
   51178:	mov	r0, #0
   5117c:	str	r0, [sp]
   51180:	add	r0, sp, #24
   51184:	bl	4ee5c <bcmp@plt+0x3cb80>
   51188:	ldr	r1, [sp, #24]
   5118c:	mov	r2, r0
   51190:	mov	r0, r8
   51194:	mov	r3, #0
   51198:	bl	4efac <bcmp@plt+0x3ccd0>
   5119c:	mov	r4, #1
   511a0:	mov	r0, r4
   511a4:	sub	sp, fp, #28
   511a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   511ac:	mov	r0, r8
   511b0:	bl	342fc <bcmp@plt+0x22020>
   511b4:	ldr	r1, [pc, #268]	; 512c8 <bcmp@plt+0x3efec>
   511b8:	mov	r2, r0
   511bc:	mov	r0, #3
   511c0:	add	r1, pc, r1
   511c4:	b	51210 <bcmp@plt+0x3ef34>
   511c8:	ldr	r0, [pc, #224]	; 512b0 <bcmp@plt+0x3efd4>
   511cc:	ldr	r0, [pc, r0]
   511d0:	ldr	r0, [r0]
   511d4:	cmp	r0, #1
   511d8:	blt	51214 <bcmp@plt+0x3ef38>
   511dc:	mov	r0, sl
   511e0:	bl	11f88 <xmlNodeGetContent@plt>
   511e4:	ldr	r1, [pc, #200]	; 512b4 <bcmp@plt+0x3efd8>
   511e8:	mov	r2, r0
   511ec:	mov	r0, #5
   511f0:	add	r1, pc, r1
   511f4:	b	51210 <bcmp@plt+0x3ef34>
   511f8:	mov	r0, r8
   511fc:	bl	342fc <bcmp@plt+0x22020>
   51200:	ldr	r1, [pc, #184]	; 512c0 <bcmp@plt+0x3efe4>
   51204:	mov	r2, r0
   51208:	mov	r0, #3
   5120c:	add	r1, pc, r1
   51210:	bl	40d10 <bcmp@plt+0x2ea34>
   51214:	ldr	r1, [pc, #156]	; 512b8 <bcmp@plt+0x3efdc>
   51218:	mov	r0, #2
   5121c:	add	r1, pc, r1
   51220:	bl	40d10 <bcmp@plt+0x2ea34>
   51224:	ldr	r0, [sp, #16]
   51228:	bl	3e398 <bcmp@plt+0x2c0bc>
   5122c:	ldr	r0, [sp, #20]
   51230:	ldr	r5, [sp, #8]
   51234:	cmp	r0, #0
   51238:	beq	51240 <bcmp@plt+0x3ef64>
   5123c:	bl	12258 <xmlFreeDoc@plt>
   51240:	ldr	r0, [sp, #12]
   51244:	ldrb	r1, [r0]
   51248:	ldrb	r2, [r0, #1]
   5124c:	ldrb	r3, [r0, #2]
   51250:	mov	r0, #1
   51254:	str	r0, [sp]
   51258:	add	r0, sp, #24
   5125c:	bl	4ee5c <bcmp@plt+0x3cb80>
   51260:	ldr	r1, [sp, #24]
   51264:	mov	r2, r0
   51268:	mov	r0, r5
   5126c:	mov	r3, #0
   51270:	mov	r4, #0
   51274:	bl	4efac <bcmp@plt+0x3ccd0>
   51278:	b	511a0 <bcmp@plt+0x3eec4>
   5127c:	andeq	r5, r2, r8, lsl #10
   51280:	andeq	r1, r1, sp, lsr #25
   51284:	andeq	r5, r2, r4, asr r4
   51288:	andeq	r5, r2, r8, lsr r3
   5128c:	muleq	r1, r1, ip
   51290:	andeq	r1, r1, pc, ror ip
   51294:	andeq	r1, r1, r1, lsr ip
   51298:	andeq	r5, r2, r4, ror r2
   5129c:	andeq	r1, r1, r4, ror fp
   512a0:	andeq	r8, r0, r1
   512a4:	andeq	r1, r1, r3, lsl sl
   512a8:	strheq	r5, [r2], -r0
   512ac:	ldrdeq	r1, [r1], -r6
   512b0:			; <UNDEFINED> instruction: 0x000251bc
   512b4:			; <UNDEFINED> instruction: 0x000119b7
   512b8:			; <UNDEFINED> instruction: 0x00011ab8
   512bc:			; <UNDEFINED> instruction: 0x000252b0
   512c0:	ldrdeq	r1, [r1], -r3
   512c4:	andeq	r5, r2, r8, ror #3
   512c8:	andeq	r1, r1, sp, lsl #21
   512cc:	push	{r4, r5, r6, sl, fp, lr}
   512d0:	add	fp, sp, #16
   512d4:	sub	sp, sp, #8
   512d8:	ldr	r6, [pc, #232]	; 513c8 <bcmp@plt+0x3f0ec>
   512dc:	mov	r4, r0
   512e0:	mov	r5, r1
   512e4:	ldr	r6, [pc, r6]
   512e8:	ldr	r0, [r6]
   512ec:	cmp	r0, #2
   512f0:	blt	51304 <bcmp@plt+0x3f028>
   512f4:	ldr	r1, [pc, #208]	; 513cc <bcmp@plt+0x3f0f0>
   512f8:	mov	r0, #6
   512fc:	add	r1, pc, r1
   51300:	bl	40d10 <bcmp@plt+0x2ea34>
   51304:	ldr	r0, [pc, #196]	; 513d0 <bcmp@plt+0x3f0f4>
   51308:	ldr	r0, [pc, r0]
   5130c:	ldr	r0, [r0]
   51310:	bl	1e560 <bcmp@plt+0xc284>
   51314:	ldr	r0, [r0, #44]	; 0x2c
   51318:	ldr	r1, [r0, #12]
   5131c:	cmp	r1, #0
   51320:	beq	51378 <bcmp@plt+0x3f09c>
   51324:	bl	3e314 <bcmp@plt+0x2c038>
   51328:	ldrb	r1, [r5]
   5132c:	ldrb	r2, [r5, #1]
   51330:	ldrb	r3, [r5, #2]
   51334:	mov	r0, #0
   51338:	str	r0, [sp]
   5133c:	add	r0, sp, #4
   51340:	bl	4ee5c <bcmp@plt+0x3cb80>
   51344:	ldr	r1, [sp, #4]
   51348:	mov	r2, r0
   5134c:	mov	r0, r4
   51350:	mov	r3, #0
   51354:	bl	4efac <bcmp@plt+0x3ccd0>
   51358:	ldr	r0, [r6]
   5135c:	mov	r5, #1
   51360:	cmp	r0, #1
   51364:	blt	513bc <bcmp@plt+0x3f0e0>
   51368:	ldr	r1, [pc, #104]	; 513d8 <bcmp@plt+0x3f0fc>
   5136c:	mov	r0, #5
   51370:	add	r1, pc, r1
   51374:	b	513b8 <bcmp@plt+0x3f0dc>
   51378:	ldrb	r1, [r5]
   5137c:	ldrb	r2, [r5, #1]
   51380:	ldrb	r3, [r5, #2]
   51384:	mov	r0, #1
   51388:	str	r0, [sp]
   5138c:	add	r0, sp, #4
   51390:	bl	4ee5c <bcmp@plt+0x3cb80>
   51394:	ldr	r1, [sp, #4]
   51398:	mov	r2, r0
   5139c:	mov	r0, r4
   513a0:	mov	r3, #0
   513a4:	mov	r5, #0
   513a8:	bl	4efac <bcmp@plt+0x3ccd0>
   513ac:	ldr	r1, [pc, #32]	; 513d4 <bcmp@plt+0x3f0f8>
   513b0:	mov	r0, #3
   513b4:	add	r1, pc, r1
   513b8:	bl	40d10 <bcmp@plt+0x2ea34>
   513bc:	mov	r0, r5
   513c0:	sub	sp, fp, #16
   513c4:	pop	{r4, r5, r6, sl, fp, pc}
   513c8:	andeq	r5, r2, r4, lsr #1
   513cc:	andeq	r1, r1, r8, lsl #20
   513d0:	strdeq	r4, [r2], -r0
   513d4:	andeq	r1, r1, r4, ror r9
   513d8:	andeq	r1, r1, r0, lsl #20
   513dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   513e0:	add	fp, sp, #28
   513e4:	sub	sp, sp, #12
   513e8:	str	r0, [sp, #4]
   513ec:	mov	r5, r2
   513f0:	mov	sl, r1
   513f4:	ldr	r0, [pc, #532]	; 51610 <bcmp@plt+0x3f334>
   513f8:	ldr	r0, [pc, r0]
   513fc:	ldr	r0, [r0]
   51400:	cmp	r0, #1
   51404:	blt	51418 <bcmp@plt+0x3f13c>
   51408:	ldr	r1, [pc, #516]	; 51614 <bcmp@plt+0x3f338>
   5140c:	mov	r0, #5
   51410:	add	r1, pc, r1
   51414:	bl	40d10 <bcmp@plt+0x2ea34>
   51418:	ldr	r0, [pc, #504]	; 51618 <bcmp@plt+0x3f33c>
   5141c:	ldr	r0, [pc, r0]
   51420:	ldr	r0, [r0]
   51424:	bl	1e560 <bcmp@plt+0xc284>
   51428:	mov	r9, r0
   5142c:	movw	r0, #8544	; 0x2160
   51430:	ldr	r1, [sl, #4]
   51434:	mov	r2, #0
   51438:	mov	r4, #0
   5143c:	str	r0, [sp]
   51440:	mov	r0, r5
   51444:	ldr	r3, [pc, #464]	; 5161c <bcmp@plt+0x3f340>
   51448:	add	r3, pc, r3
   5144c:	bl	12090 <xmlReadMemory@plt>
   51450:	mov	r7, r0
   51454:	bl	120cc <xmlDocGetRootElement@plt>
   51458:	bl	12180 <xmlFirstElementChild@plt>
   5145c:	mov	r6, r0
   51460:	ldr	r0, [pc, #440]	; 51620 <bcmp@plt+0x3f344>
   51464:	add	r0, pc, r0
   51468:	bl	121f8 <xmlCharStrdup@plt>
   5146c:	mov	r5, r0
   51470:	mov	r0, r6
   51474:	bl	12180 <xmlFirstElementChild@plt>
   51478:	cmp	r0, #0
   5147c:	beq	514ac <bcmp@plt+0x3f1d0>
   51480:	mov	r8, r0
   51484:	ldr	r0, [r8, #8]
   51488:	mov	r1, r5
   5148c:	bl	120e4 <xmlStrEqual@plt>
   51490:	cmp	r0, #0
   51494:	bne	514b8 <bcmp@plt+0x3f1dc>
   51498:	mov	r0, r8
   5149c:	bl	12240 <xmlNextElementSibling@plt>
   514a0:	mov	r8, r0
   514a4:	cmp	r0, #0
   514a8:	bne	51484 <bcmp@plt+0x3f1a8>
   514ac:	mov	r0, r5
   514b0:	bl	11f10 <free@plt>
   514b4:	b	514dc <bcmp@plt+0x3f200>
   514b8:	mov	r0, r5
   514bc:	bl	11f10 <free@plt>
   514c0:	mov	r0, r8
   514c4:	bl	11f88 <xmlNodeGetContent@plt>
   514c8:	ldr	r1, [pc, #340]	; 51624 <bcmp@plt+0x3f348>
   514cc:	add	r1, pc, r1
   514d0:	bl	120fc <strcmp@plt>
   514d4:	clz	r0, r0
   514d8:	lsr	r4, r0, #5
   514dc:	ldr	r0, [pc, #324]	; 51628 <bcmp@plt+0x3f34c>
   514e0:	ldr	r0, [pc, r0]
   514e4:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   514e8:	mov	r5, r0
   514ec:	mov	r0, r6
   514f0:	mov	r1, r4
   514f4:	mov	r2, r5
   514f8:	bl	5084c <bcmp@plt+0x3e570>
   514fc:	cmp	r0, #1
   51500:	bne	51584 <bcmp@plt+0x3f2a8>
   51504:	mov	r0, r7
   51508:	bl	12258 <xmlFreeDoc@plt>
   5150c:	ldr	r0, [r9, #72]	; 0x48
   51510:	bl	3e398 <bcmp@plt+0x2c0bc>
   51514:	mov	r0, r9
   51518:	str	r5, [r9, #72]	; 0x48
   5151c:	bl	1ebf4 <bcmp@plt+0xc918>
   51520:	ldr	r0, [pc, #272]	; 51638 <bcmp@plt+0x3f35c>
   51524:	ldr	r0, [pc, r0]
   51528:	ldr	r0, [r0]
   5152c:	cmp	r0, #1
   51530:	blt	51544 <bcmp@plt+0x3f268>
   51534:	ldr	r1, [pc, #256]	; 5163c <bcmp@plt+0x3f360>
   51538:	mov	r0, #5
   5153c:	add	r1, pc, r1
   51540:	bl	40d10 <bcmp@plt+0x2ea34>
   51544:	mov	r0, r9
   51548:	mov	r1, #5
   5154c:	bl	1fa48 <bcmp@plt+0xd76c>
   51550:	ldrb	r1, [sl]
   51554:	ldrb	r2, [sl, #1]
   51558:	ldrb	r3, [sl, #2]
   5155c:	mov	r0, #0
   51560:	str	r0, [sp]
   51564:	add	r0, sp, #8
   51568:	bl	4ee5c <bcmp@plt+0x3cb80>
   5156c:	mov	r2, r0
   51570:	ldmib	sp, {r0, r1}
   51574:	mov	r3, #0
   51578:	bl	4efac <bcmp@plt+0x3ccd0>
   5157c:	mov	r4, #1
   51580:	b	51604 <bcmp@plt+0x3f328>
   51584:	ldr	r0, [pc, #160]	; 5162c <bcmp@plt+0x3f350>
   51588:	ldr	r0, [pc, r0]
   5158c:	ldr	r0, [r0]
   51590:	cmp	r0, #1
   51594:	blt	515a8 <bcmp@plt+0x3f2cc>
   51598:	ldr	r1, [pc, #144]	; 51630 <bcmp@plt+0x3f354>
   5159c:	mov	r0, #5
   515a0:	add	r1, pc, r1
   515a4:	bl	40d10 <bcmp@plt+0x2ea34>
   515a8:	mov	r0, r5
   515ac:	bl	3e398 <bcmp@plt+0x2c0bc>
   515b0:	cmp	r7, #0
   515b4:	beq	515c0 <bcmp@plt+0x3f2e4>
   515b8:	mov	r0, r7
   515bc:	bl	12258 <xmlFreeDoc@plt>
   515c0:	ldrb	r1, [sl]
   515c4:	ldrb	r2, [sl, #1]
   515c8:	ldrb	r3, [sl, #2]
   515cc:	mov	r0, #1
   515d0:	str	r0, [sp]
   515d4:	add	r0, sp, #8
   515d8:	bl	4ee5c <bcmp@plt+0x3cb80>
   515dc:	mov	r2, r0
   515e0:	ldr	r1, [sp, #8]
   515e4:	ldr	r0, [sp, #4]
   515e8:	mov	r3, #0
   515ec:	mov	r4, #0
   515f0:	bl	4efac <bcmp@plt+0x3ccd0>
   515f4:	ldr	r1, [pc, #56]	; 51634 <bcmp@plt+0x3f358>
   515f8:	mov	r0, #3
   515fc:	add	r1, pc, r1
   51600:	bl	40d10 <bcmp@plt+0x2ea34>
   51604:	mov	r0, r4
   51608:	sub	sp, fp, #28
   5160c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51610:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   51614:	andeq	r1, r1, r3, lsl #19
   51618:	ldrdeq	r4, [r2], -ip
   5161c:	andeq	r1, r1, r9, lsr #14
   51620:	andeq	r1, r1, r6, asr r9
   51624:	andeq	r4, r0, r4, lsr ip
   51628:	andeq	r4, r2, r8, asr #28
   5162c:	andeq	r4, r2, r0, lsl #28
   51630:	andeq	r1, r1, r6, lsr #16
   51634:	andeq	r1, r1, ip, lsr #16
   51638:	andeq	r4, r2, r4, ror #28
   5163c:			; <UNDEFINED> instruction: 0x000118ba
   51640:	push	{r4, r5, r6, sl, fp, lr}
   51644:	add	fp, sp, #16
   51648:	sub	sp, sp, #8
   5164c:	ldr	r6, [pc, #232]	; 5173c <bcmp@plt+0x3f460>
   51650:	mov	r4, r0
   51654:	mov	r5, r1
   51658:	ldr	r6, [pc, r6]
   5165c:	ldr	r0, [r6]
   51660:	cmp	r0, #2
   51664:	blt	51678 <bcmp@plt+0x3f39c>
   51668:	ldr	r1, [pc, #208]	; 51740 <bcmp@plt+0x3f464>
   5166c:	mov	r0, #6
   51670:	add	r1, pc, r1
   51674:	bl	40d10 <bcmp@plt+0x2ea34>
   51678:	ldr	r0, [pc, #196]	; 51744 <bcmp@plt+0x3f468>
   5167c:	ldr	r0, [pc, r0]
   51680:	ldr	r0, [r0]
   51684:	bl	1e560 <bcmp@plt+0xc284>
   51688:	ldr	r0, [r0, #72]	; 0x48
   5168c:	ldr	r1, [r0, #12]
   51690:	cmp	r1, #0
   51694:	beq	516ec <bcmp@plt+0x3f410>
   51698:	bl	3e314 <bcmp@plt+0x2c038>
   5169c:	ldrb	r1, [r5]
   516a0:	ldrb	r2, [r5, #1]
   516a4:	ldrb	r3, [r5, #2]
   516a8:	mov	r0, #0
   516ac:	str	r0, [sp]
   516b0:	add	r0, sp, #4
   516b4:	bl	4ee5c <bcmp@plt+0x3cb80>
   516b8:	ldr	r1, [sp, #4]
   516bc:	mov	r2, r0
   516c0:	mov	r0, r4
   516c4:	mov	r3, #0
   516c8:	bl	4efac <bcmp@plt+0x3ccd0>
   516cc:	ldr	r0, [r6]
   516d0:	mov	r5, #1
   516d4:	cmp	r0, #1
   516d8:	blt	51730 <bcmp@plt+0x3f454>
   516dc:	ldr	r1, [pc, #104]	; 5174c <bcmp@plt+0x3f470>
   516e0:	mov	r0, #5
   516e4:	add	r1, pc, r1
   516e8:	b	5172c <bcmp@plt+0x3f450>
   516ec:	ldrb	r1, [r5]
   516f0:	ldrb	r2, [r5, #1]
   516f4:	ldrb	r3, [r5, #2]
   516f8:	mov	r0, #1
   516fc:	str	r0, [sp]
   51700:	add	r0, sp, #4
   51704:	bl	4ee5c <bcmp@plt+0x3cb80>
   51708:	ldr	r1, [sp, #4]
   5170c:	mov	r2, r0
   51710:	mov	r0, r4
   51714:	mov	r3, #0
   51718:	mov	r5, #0
   5171c:	bl	4efac <bcmp@plt+0x3ccd0>
   51720:	ldr	r1, [pc, #32]	; 51748 <bcmp@plt+0x3f46c>
   51724:	mov	r0, #3
   51728:	add	r1, pc, r1
   5172c:	bl	40d10 <bcmp@plt+0x2ea34>
   51730:	mov	r0, r5
   51734:	sub	sp, fp, #16
   51738:	pop	{r4, r5, r6, sl, fp, pc}
   5173c:	andeq	r4, r2, r0, lsr sp
   51740:	andeq	r1, r1, sl, ror #15
   51744:	andeq	r4, r2, ip, ror ip
   51748:	andeq	r1, r1, r0, lsl #12
   5174c:	muleq	r1, r9, r7
   51750:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51754:	add	fp, sp, #28
   51758:	sub	sp, sp, #52	; 0x34
   5175c:	sub	sp, sp, #1024	; 0x400
   51760:	str	r0, [sp, #8]
   51764:	mov	r4, r2
   51768:	mov	r6, r1
   5176c:	ldr	r0, [pc, #1988]	; 51f38 <bcmp@plt+0x3fc5c>
   51770:	ldr	r0, [pc, r0]
   51774:	ldr	r0, [r0]
   51778:	cmp	r0, #1
   5177c:	blt	51790 <bcmp@plt+0x3f4b4>
   51780:	ldr	r1, [pc, #1972]	; 51f3c <bcmp@plt+0x3fc60>
   51784:	mov	r0, #5
   51788:	add	r1, pc, r1
   5178c:	bl	40d10 <bcmp@plt+0x2ea34>
   51790:	ldr	r0, [pc, #1960]	; 51f40 <bcmp@plt+0x3fc64>
   51794:	ldr	r0, [pc, r0]
   51798:	bl	49148 <bcmp@plt+0x36e6c>
   5179c:	str	r0, [sp, #20]
   517a0:	ldr	r0, [pc, #1948]	; 51f44 <bcmp@plt+0x3fc68>
   517a4:	ldr	r0, [pc, r0]
   517a8:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   517ac:	str	r0, [sp, #24]
   517b0:	bl	3dc9c <bcmp@plt+0x2b9c0>
   517b4:	str	r0, [sp, #12]
   517b8:	bl	3dc9c <bcmp@plt+0x2b9c0>
   517bc:	ldr	sl, [pc, #1924]	; 51f48 <bcmp@plt+0x3fc6c>
   517c0:	mov	r8, r0
   517c4:	ldr	sl, [pc, sl]
   517c8:	ldr	r0, [sl]
   517cc:	bl	1e560 <bcmp@plt+0xc284>
   517d0:	str	r0, [sp, #28]
   517d4:	movw	r0, #8544	; 0x2160
   517d8:	ldr	r1, [r6, #4]
   517dc:	mov	r2, #0
   517e0:	str	r0, [sp]
   517e4:	mov	r0, r4
   517e8:	ldr	r3, [pc, #1884]	; 51f4c <bcmp@plt+0x3fc70>
   517ec:	add	r3, pc, r3
   517f0:	bl	12090 <xmlReadMemory@plt>
   517f4:	mov	r5, r0
   517f8:	bl	120cc <xmlDocGetRootElement@plt>
   517fc:	bl	12180 <xmlFirstElementChild@plt>
   51800:	bl	12180 <xmlFirstElementChild@plt>
   51804:	cmp	r0, #0
   51808:	beq	5185c <bcmp@plt+0x3f580>
   5180c:	mov	r4, r0
   51810:	ldr	r1, [sp, #20]
   51814:	mov	r0, r4
   51818:	bl	4fd84 <bcmp@plt+0x3daa8>
   5181c:	cmp	r0, #0
   51820:	beq	51a14 <bcmp@plt+0x3f738>
   51824:	ldr	r1, [sp, #24]
   51828:	bl	3dd80 <bcmp@plt+0x2baa4>
   5182c:	ldr	r7, [r4, #8]
   51830:	mov	r0, r4
   51834:	bl	12240 <xmlNextElementSibling@plt>
   51838:	cmp	r0, #0
   5183c:	beq	5185c <bcmp@plt+0x3f580>
   51840:	mov	r4, r0
   51844:	ldr	r0, [r0, #8]
   51848:	mov	r1, r7
   5184c:	bl	120fc <strcmp@plt>
   51850:	cmp	r0, #0
   51854:	bne	51830 <bcmp@plt+0x3f554>
   51858:	b	51810 <bcmp@plt+0x3f534>
   5185c:	mov	r0, r5
   51860:	str	r8, [sp, #16]
   51864:	str	r6, [sp, #4]
   51868:	bl	12258 <xmlFreeDoc@plt>
   5186c:	ldr	r0, [sp, #24]
   51870:	ldr	r6, [r0, #4]
   51874:	cmp	r6, r0
   51878:	beq	51aa4 <bcmp@plt+0x3f7c8>
   5187c:	ldr	r9, [sp, #28]
   51880:	mov	r0, #0
   51884:	mov	r8, #0
   51888:	str	r0, [sp, #36]	; 0x24
   5188c:	b	518ac <bcmp@plt+0x3f5d0>
   51890:	ldr	r1, [sp, #16]
   51894:	mov	r0, r7
   51898:	bl	3dd80 <bcmp@plt+0x2baa4>
   5189c:	ldr	r6, [r6, #4]
   518a0:	ldr	r0, [sp, #24]
   518a4:	cmp	r6, r0
   518a8:	beq	51aa4 <bcmp@plt+0x3f7c8>
   518ac:	ldr	r4, [r6, #8]
   518b0:	ldr	r0, [sp, #28]
   518b4:	ldr	r1, [sp, #20]
   518b8:	mov	r3, #1
   518bc:	mov	r2, r4
   518c0:	bl	14e6c <bcmp@plt+0x2b90>
   518c4:	cmp	r0, #0
   518c8:	beq	51990 <bcmp@plt+0x3f6b4>
   518cc:	mov	r5, r0
   518d0:	ldr	r0, [sl]
   518d4:	bl	16a60 <bcmp@plt+0x4784>
   518d8:	cmp	r0, #3
   518dc:	bne	5191c <bcmp@plt+0x3f640>
   518e0:	mov	r0, r5
   518e4:	bl	34284 <bcmp@plt+0x21fa8>
   518e8:	bl	34418 <bcmp@plt+0x2213c>
   518ec:	cmp	r0, #10
   518f0:	beq	51900 <bcmp@plt+0x3f624>
   518f4:	cmp	r0, #2
   518f8:	addeq	r8, r8, #1
   518fc:	b	5190c <bcmp@plt+0x3f630>
   51900:	ldr	r0, [sp, #36]	; 0x24
   51904:	add	r0, r0, #1
   51908:	str	r0, [sp, #36]	; 0x24
   5190c:	cmp	r8, #1
   51910:	ldrle	r0, [sp, #36]	; 0x24
   51914:	cmple	r0, #2
   51918:	bge	51a94 <bcmp@plt+0x3f7b8>
   5191c:	mov	r0, #1
   51920:	strb	r0, [r5, #41]	; 0x29
   51924:	mov	r0, r5
   51928:	bl	4446c <bcmp@plt+0x32190>
   5192c:	cmp	r0, #0
   51930:	beq	519b8 <bcmp@plt+0x3f6dc>
   51934:	ldr	r1, [r9, #36]	; 0x24
   51938:	mov	r7, r0
   5193c:	ldr	r0, [r9, #40]	; 0x28
   51940:	mov	r2, #0
   51944:	ldr	r3, [r1, #8]
   51948:	mov	r1, r7
   5194c:	blx	r3
   51950:	cmp	r0, #1
   51954:	bne	519e0 <bcmp@plt+0x3f704>
   51958:	ldr	r0, [r9, #68]	; 0x44
   5195c:	mov	r1, r5
   51960:	bl	170d4 <bcmp@plt+0x4df8>
   51964:	cmp	r0, #0
   51968:	beq	51890 <bcmp@plt+0x3f5b4>
   5196c:	bl	443f4 <bcmp@plt+0x32118>
   51970:	mov	r1, r5
   51974:	bl	3ae68 <bcmp@plt+0x28b8c>
   51978:	cmp	r0, #0
   5197c:	beq	51890 <bcmp@plt+0x3f5b4>
   51980:	ldr	r1, [sp, #12]
   51984:	mov	r0, r7
   51988:	bl	3dd80 <bcmp@plt+0x2baa4>
   5198c:	b	51890 <bcmp@plt+0x3f5b4>
   51990:	ldr	r0, [pc, #1468]	; 51f54 <bcmp@plt+0x3fc78>
   51994:	mov	r5, #0
   51998:	ldr	r0, [pc, r0]
   5199c:	ldr	r0, [r0]
   519a0:	cmp	r0, #2
   519a4:	blt	51a0c <bcmp@plt+0x3f730>
   519a8:	ldr	r2, [r4]
   519ac:	ldr	r1, [pc, #1444]	; 51f58 <bcmp@plt+0x3fc7c>
   519b0:	add	r1, pc, r1
   519b4:	b	51a04 <bcmp@plt+0x3f728>
   519b8:	ldr	r0, [pc, #1440]	; 51f60 <bcmp@plt+0x3fc84>
   519bc:	mov	r5, #0
   519c0:	ldr	r0, [pc, r0]
   519c4:	ldr	r0, [r0]
   519c8:	cmp	r0, #2
   519cc:	blt	51a0c <bcmp@plt+0x3f730>
   519d0:	ldr	r2, [r4]
   519d4:	ldr	r1, [pc, #1416]	; 51f64 <bcmp@plt+0x3fc88>
   519d8:	add	r1, pc, r1
   519dc:	b	51a04 <bcmp@plt+0x3f728>
   519e0:	ldr	r0, [pc, #1408]	; 51f68 <bcmp@plt+0x3fc8c>
   519e4:	mov	r5, #0
   519e8:	ldr	r0, [pc, r0]
   519ec:	ldr	r0, [r0]
   519f0:	cmp	r0, #2
   519f4:	blt	51a0c <bcmp@plt+0x3f730>
   519f8:	ldr	r2, [r4]
   519fc:	ldr	r1, [pc, #1384]	; 51f6c <bcmp@plt+0x3fc90>
   51a00:	add	r1, pc, r1
   51a04:	mov	r0, #6
   51a08:	bl	40d10 <bcmp@plt+0x2ea34>
   51a0c:	ldr	r6, [sp, #4]
   51a10:	ldr	r8, [sp, #16]
   51a14:	ldr	r4, [sp, #12]
   51a18:	ldr	r9, [sp, #8]
   51a1c:	ldr	r0, [sp, #24]
   51a20:	bl	3e398 <bcmp@plt+0x2c0bc>
   51a24:	mov	r0, r4
   51a28:	bl	3e398 <bcmp@plt+0x2c0bc>
   51a2c:	mov	r0, r8
   51a30:	bl	3e398 <bcmp@plt+0x2c0bc>
   51a34:	ldr	r0, [sp, #20]
   51a38:	bl	49794 <bcmp@plt+0x374b8>
   51a3c:	cmp	r5, #0
   51a40:	beq	51a4c <bcmp@plt+0x3f770>
   51a44:	mov	r0, r5
   51a48:	bl	12258 <xmlFreeDoc@plt>
   51a4c:	ldrb	r1, [r6]
   51a50:	ldrb	r2, [r6, #1]
   51a54:	ldrb	r3, [r6, #2]
   51a58:	mov	r0, #1
   51a5c:	str	r0, [sp]
   51a60:	sub	r0, fp, #548	; 0x224
   51a64:	bl	4ee5c <bcmp@plt+0x3cb80>
   51a68:	ldr	r1, [fp, #-548]	; 0xfffffddc
   51a6c:	mov	r2, r0
   51a70:	mov	r0, r9
   51a74:	mov	r3, #0
   51a78:	mov	r4, #0
   51a7c:	bl	4efac <bcmp@plt+0x3ccd0>
   51a80:	ldr	r1, [pc, #1224]	; 51f50 <bcmp@plt+0x3fc74>
   51a84:	mov	r0, #3
   51a88:	add	r1, pc, r1
   51a8c:	bl	40d10 <bcmp@plt+0x2ea34>
   51a90:	b	51ec4 <bcmp@plt+0x3fbe8>
   51a94:	ldr	r1, [pc, #1216]	; 51f5c <bcmp@plt+0x3fc80>
   51a98:	mov	r0, #3
   51a9c:	add	r1, pc, r1
   51aa0:	bl	40d10 <bcmp@plt+0x2ea34>
   51aa4:	bl	3dc9c <bcmp@plt+0x2b9c0>
   51aa8:	ldr	r8, [sp, #28]
   51aac:	mov	r4, r0
   51ab0:	mov	r1, r4
   51ab4:	ldr	r0, [r8, #68]	; 0x44
   51ab8:	ldr	r0, [r0]
   51abc:	ldr	r0, [r0]
   51ac0:	bl	3dd80 <bcmp@plt+0x2baa4>
   51ac4:	ldr	r0, [r8, #68]	; 0x44
   51ac8:	mov	r1, r4
   51acc:	str	r4, [sp, #32]
   51ad0:	ldr	r0, [r0]
   51ad4:	ldr	r0, [r0, #4]
   51ad8:	bl	3dd80 <bcmp@plt+0x2baa4>
   51adc:	ldr	r0, [r8, #68]	; 0x44
   51ae0:	ldr	r1, [r0]
   51ae4:	ldr	r2, [r1, #8]
   51ae8:	ldr	r2, [r2]
   51aec:	ldr	r3, [r2]
   51af0:	cmp	r3, #0
   51af4:	beq	51b5c <bcmp@plt+0x3f880>
   51af8:	mov	r4, #0
   51afc:	mvn	r5, #3
   51b00:	mov	r6, #3
   51b04:	mov	r7, #0
   51b08:	b	51b2c <bcmp@plt+0x3f850>
   51b0c:	ldr	r1, [r0]
   51b10:	add	r7, r7, #1
   51b14:	add	r4, r4, #2
   51b18:	ldr	r2, [r1, #8]
   51b1c:	ldr	r2, [r2]
   51b20:	ldr	r3, [r2]
   51b24:	cmp	r7, r3
   51b28:	beq	51b5c <bcmp@plt+0x3f880>
   51b2c:	ldr	r3, [r2, #16]
   51b30:	and	r1, r5, r7, lsr #2
   51b34:	ldr	r1, [r3, r1]
   51b38:	and	r3, r4, #30
   51b3c:	tst	r1, r6, lsl r3
   51b40:	bne	51b0c <bcmp@plt+0x3f830>
   51b44:	ldr	r0, [r2, #24]
   51b48:	ldr	r1, [sp, #32]
   51b4c:	ldr	r0, [r0, r7, lsl #2]
   51b50:	bl	3dd80 <bcmp@plt+0x2baa4>
   51b54:	ldr	r0, [r8, #68]	; 0x44
   51b58:	b	51b0c <bcmp@plt+0x3f830>
   51b5c:	ldr	r2, [r1, #12]
   51b60:	ldr	r2, [r2]
   51b64:	ldr	r3, [r2]
   51b68:	cmp	r3, #0
   51b6c:	beq	51bd4 <bcmp@plt+0x3f8f8>
   51b70:	mov	r4, #0
   51b74:	mvn	r5, #3
   51b78:	mov	r6, #3
   51b7c:	mov	r7, #0
   51b80:	b	51ba4 <bcmp@plt+0x3f8c8>
   51b84:	ldr	r1, [r0]
   51b88:	add	r7, r7, #1
   51b8c:	add	r4, r4, #2
   51b90:	ldr	r2, [r1, #12]
   51b94:	ldr	r2, [r2]
   51b98:	ldr	r3, [r2]
   51b9c:	cmp	r7, r3
   51ba0:	beq	51bd4 <bcmp@plt+0x3f8f8>
   51ba4:	ldr	r3, [r2, #16]
   51ba8:	and	r1, r5, r7, lsr #2
   51bac:	ldr	r1, [r3, r1]
   51bb0:	and	r3, r4, #30
   51bb4:	tst	r1, r6, lsl r3
   51bb8:	bne	51b84 <bcmp@plt+0x3f8a8>
   51bbc:	ldr	r0, [r2, #24]
   51bc0:	ldr	r1, [sp, #32]
   51bc4:	ldr	r0, [r0, r7, lsl #2]
   51bc8:	bl	3dd80 <bcmp@plt+0x2baa4>
   51bcc:	ldr	r0, [r8, #68]	; 0x44
   51bd0:	b	51b84 <bcmp@plt+0x3f8a8>
   51bd4:	ldr	r4, [sp, #32]
   51bd8:	ldr	r0, [r1, #16]
   51bdc:	mov	r1, r4
   51be0:	bl	3dd80 <bcmp@plt+0x2baa4>
   51be4:	ldr	r0, [r8, #68]	; 0x44
   51be8:	mov	r1, r4
   51bec:	ldr	r0, [r0]
   51bf0:	ldr	r0, [r0, #16]
   51bf4:	bl	3dd80 <bcmp@plt+0x2baa4>
   51bf8:	ldr	r1, [r4, #4]
   51bfc:	cmp	r1, r4
   51c00:	beq	51d2c <bcmp@plt+0x3fa50>
   51c04:	add	r7, sp, #40	; 0x28
   51c08:	b	51c20 <bcmp@plt+0x3f944>
   51c0c:	ldr	r1, [sp, #36]	; 0x24
   51c10:	ldr	r0, [sp, #32]
   51c14:	ldr	r1, [r1, #4]
   51c18:	cmp	r1, r0
   51c1c:	beq	51d2c <bcmp@plt+0x3fa50>
   51c20:	ldr	r0, [r1, #8]
   51c24:	str	r1, [sp, #36]	; 0x24
   51c28:	ldr	r8, [r0]
   51c2c:	cmp	r8, #0
   51c30:	beq	51c0c <bcmp@plt+0x3f930>
   51c34:	mov	r9, #0
   51c38:	b	51c68 <bcmp@plt+0x3f98c>
   51c3c:	ldr	r0, [r8, #8]
   51c40:	ldr	r8, [r8, #12]
   51c44:	cmp	r0, #0
   51c48:	beq	51d04 <bcmp@plt+0x3fa28>
   51c4c:	cmp	r8, #0
   51c50:	subne	r1, fp, #548	; 0x224
   51c54:	strne	r8, [r1, r9, lsl #2]
   51c58:	addne	r9, r9, #1
   51c5c:	mov	r8, r0
   51c60:	cmp	r8, #0
   51c64:	beq	51c0c <bcmp@plt+0x3f930>
   51c68:	ldr	r0, [r8, #4]
   51c6c:	cmp	r0, #0
   51c70:	beq	51c3c <bcmp@plt+0x3f960>
   51c74:	ldr	r0, [r8, #20]
   51c78:	ldr	r5, [r0]
   51c7c:	cmp	r5, #0
   51c80:	beq	51c3c <bcmp@plt+0x3f960>
   51c84:	mov	r6, #0
   51c88:	b	51ca4 <bcmp@plt+0x3f9c8>
   51c8c:	cmp	r5, #0
   51c90:	strne	r5, [r7, r6, lsl #2]
   51c94:	addne	r6, r6, #1
   51c98:	mov	r5, r0
   51c9c:	cmp	r5, #0
   51ca0:	beq	51c3c <bcmp@plt+0x3f960>
   51ca4:	ldr	r0, [r5, #4]
   51ca8:	cmp	r0, #0
   51cac:	beq	51cd0 <bcmp@plt+0x3f9f4>
   51cb0:	ldr	r0, [r5, #20]
   51cb4:	cmp	r0, #0
   51cb8:	beq	51cd0 <bcmp@plt+0x3f9f4>
   51cbc:	ldr	r4, [sl]
   51cc0:	bl	443f4 <bcmp@plt+0x32118>
   51cc4:	mov	r1, r0
   51cc8:	mov	r0, r4
   51ccc:	bl	16990 <bcmp@plt+0x46b4>
   51cd0:	ldr	r0, [r5, #8]
   51cd4:	ldr	r5, [r5, #12]
   51cd8:	cmp	r0, #0
   51cdc:	bne	51c8c <bcmp@plt+0x3f9b0>
   51ce0:	cmp	r5, #0
   51ce4:	bne	51c9c <bcmp@plt+0x3f9c0>
   51ce8:	cmp	r6, #0
   51cec:	beq	51c3c <bcmp@plt+0x3f960>
   51cf0:	sub	r6, r6, #1
   51cf4:	ldr	r5, [r7, r6, lsl #2]
   51cf8:	cmp	r5, #0
   51cfc:	bne	51ca4 <bcmp@plt+0x3f9c8>
   51d00:	b	51c3c <bcmp@plt+0x3f960>
   51d04:	cmp	r8, #0
   51d08:	bne	51c60 <bcmp@plt+0x3f984>
   51d0c:	cmp	r9, #0
   51d10:	beq	51c0c <bcmp@plt+0x3f930>
   51d14:	sub	r9, r9, #1
   51d18:	sub	r0, fp, #548	; 0x224
   51d1c:	ldr	r8, [r0, r9, lsl #2]
   51d20:	cmp	r8, #0
   51d24:	bne	51c68 <bcmp@plt+0x3f98c>
   51d28:	b	51c0c <bcmp@plt+0x3f930>
   51d2c:	ldr	r0, [sp, #32]
   51d30:	bl	3e398 <bcmp@plt+0x2c0bc>
   51d34:	ldr	r4, [sp, #28]
   51d38:	ldr	r0, [r4, #68]	; 0x44
   51d3c:	bl	16ea8 <bcmp@plt+0x4bcc>
   51d40:	bl	16e54 <bcmp@plt+0x4b78>
   51d44:	ldr	r8, [sp, #16]
   51d48:	str	r0, [r4, #68]	; 0x44
   51d4c:	ldr	r9, [sp, #8]
   51d50:	ldr	r6, [r8, #4]
   51d54:	cmp	r6, r8
   51d58:	beq	51dd8 <bcmp@plt+0x3fafc>
   51d5c:	ldr	r4, [pc, #524]	; 51f70 <bcmp@plt+0x3fc94>
   51d60:	add	r4, pc, r4
   51d64:	ldr	r7, [r6, #8]
   51d68:	ldr	r1, [sp, #28]
   51d6c:	mov	r0, r7
   51d70:	bl	1598c <bcmp@plt+0x36b0>
   51d74:	ldr	r1, [pc, #504]	; 51f74 <bcmp@plt+0x3fc98>
   51d78:	cmp	r0, #1
   51d7c:	ldr	r1, [pc, r1]
   51d80:	ldr	r1, [r1]
   51d84:	bne	51ed0 <bcmp@plt+0x3fbf4>
   51d88:	cmp	r1, #1
   51d8c:	blt	51dac <bcmp@plt+0x3fad0>
   51d90:	mov	r0, r7
   51d94:	bl	4445c <bcmp@plt+0x32180>
   51d98:	bl	342fc <bcmp@plt+0x22020>
   51d9c:	mov	r2, r0
   51da0:	mov	r0, #5
   51da4:	mov	r1, r4
   51da8:	bl	40d10 <bcmp@plt+0x2ea34>
   51dac:	ldr	r5, [sl]
   51db0:	mov	r0, r7
   51db4:	bl	443f4 <bcmp@plt+0x32118>
   51db8:	mov	r1, r0
   51dbc:	mov	r0, r5
   51dc0:	bl	16924 <bcmp@plt+0x4648>
   51dc4:	cmp	r0, #1
   51dc8:	bne	51f08 <bcmp@plt+0x3fc2c>
   51dcc:	ldr	r6, [r6, #4]
   51dd0:	cmp	r6, r8
   51dd4:	bne	51d64 <bcmp@plt+0x3fa88>
   51dd8:	ldr	r0, [sl]
   51ddc:	ldr	r0, [r0, #8]
   51de0:	bl	16580 <bcmp@plt+0x42a4>
   51de4:	ldr	r4, [pc, #404]	; 51f80 <bcmp@plt+0x3fca4>
   51de8:	ldr	r4, [pc, r4]
   51dec:	ldr	r0, [r4]
   51df0:	cmp	r0, #1
   51df4:	blt	51e2c <bcmp@plt+0x3fb50>
   51df8:	ldr	r1, [pc, #388]	; 51f84 <bcmp@plt+0x3fca8>
   51dfc:	mov	r0, #5
   51e00:	add	r1, pc, r1
   51e04:	bl	40d10 <bcmp@plt+0x2ea34>
   51e08:	ldr	r0, [r4]
   51e0c:	cmp	r0, #2
   51e10:	blt	51e2c <bcmp@plt+0x3fb50>
   51e14:	ldr	r1, [pc, #364]	; 51f88 <bcmp@plt+0x3fcac>
   51e18:	ldr	r2, [pc, #364]	; 51f8c <bcmp@plt+0x3fcb0>
   51e1c:	mov	r0, #6
   51e20:	add	r1, pc, r1
   51e24:	add	r2, pc, r2
   51e28:	bl	40d10 <bcmp@plt+0x2ea34>
   51e2c:	ldr	r7, [sp, #28]
   51e30:	mov	r1, #5
   51e34:	ldr	r0, [r7, #68]	; 0x44
   51e38:	bl	1773c <bcmp@plt+0x5460>
   51e3c:	mov	r0, r7
   51e40:	bl	1ebf4 <bcmp@plt+0xc918>
   51e44:	ldr	r6, [sp, #12]
   51e48:	ldr	r5, [sp, #4]
   51e4c:	ldr	r4, [r6, #4]
   51e50:	cmp	r4, r6
   51e54:	beq	51e70 <bcmp@plt+0x3fb94>
   51e58:	ldr	r1, [r4, #8]
   51e5c:	mov	r0, r7
   51e60:	bl	1f2a0 <bcmp@plt+0xcfc4>
   51e64:	ldr	r4, [r4, #4]
   51e68:	cmp	r4, r6
   51e6c:	bne	51e58 <bcmp@plt+0x3fb7c>
   51e70:	ldrb	r1, [r5]
   51e74:	ldrb	r2, [r5, #1]
   51e78:	ldrb	r3, [r5, #2]
   51e7c:	mov	r0, #0
   51e80:	str	r0, [sp]
   51e84:	sub	r0, fp, #548	; 0x224
   51e88:	bl	4ee5c <bcmp@plt+0x3cb80>
   51e8c:	ldr	r1, [fp, #-548]	; 0xfffffddc
   51e90:	mov	r2, r0
   51e94:	mov	r0, r9
   51e98:	mov	r3, #0
   51e9c:	bl	4efac <bcmp@plt+0x3ccd0>
   51ea0:	ldr	r0, [sp, #24]
   51ea4:	bl	3e398 <bcmp@plt+0x2c0bc>
   51ea8:	mov	r0, r6
   51eac:	bl	3e398 <bcmp@plt+0x2c0bc>
   51eb0:	mov	r0, r8
   51eb4:	bl	3e398 <bcmp@plt+0x2c0bc>
   51eb8:	ldr	r0, [sp, #20]
   51ebc:	bl	49794 <bcmp@plt+0x374b8>
   51ec0:	mov	r4, #1
   51ec4:	mov	r0, r4
   51ec8:	sub	sp, fp, #28
   51ecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51ed0:	ldr	r6, [sp, #4]
   51ed4:	mov	r5, #0
   51ed8:	cmp	r1, #2
   51edc:	blt	51f00 <bcmp@plt+0x3fc24>
   51ee0:	mov	r0, r7
   51ee4:	bl	4445c <bcmp@plt+0x32180>
   51ee8:	bl	342fc <bcmp@plt+0x22020>
   51eec:	ldr	r1, [pc, #132]	; 51f78 <bcmp@plt+0x3fc9c>
   51ef0:	mov	r2, r0
   51ef4:	mov	r0, #6
   51ef8:	add	r1, pc, r1
   51efc:	bl	40d10 <bcmp@plt+0x2ea34>
   51f00:	ldr	r4, [sp, #12]
   51f04:	b	51a1c <bcmp@plt+0x3f740>
   51f08:	mov	r0, r7
   51f0c:	bl	4445c <bcmp@plt+0x32180>
   51f10:	bl	342fc <bcmp@plt+0x22020>
   51f14:	ldr	r1, [pc, #96]	; 51f7c <bcmp@plt+0x3fca0>
   51f18:	mov	r2, r0
   51f1c:	mov	r0, #2
   51f20:	add	r1, pc, r1
   51f24:	bl	40d10 <bcmp@plt+0x2ea34>
   51f28:	ldr	r6, [sp, #4]
   51f2c:	ldr	r4, [sp, #12]
   51f30:	mov	r5, #0
   51f34:	b	51a1c <bcmp@plt+0x3f740>
   51f38:	andeq	r4, r2, r8, lsl ip
   51f3c:	andeq	r1, r1, r7, lsl r7
   51f40:	andeq	r4, r2, ip, asr sl
   51f44:	andeq	r4, r2, ip, lsr #21
   51f48:	andeq	r4, r2, r4, lsr fp
   51f4c:	andeq	r1, r1, r5, lsl #7
   51f50:	andeq	r1, r1, r4, lsl r6
   51f54:	strdeq	r4, [r2], -r0
   51f58:	andeq	r1, r1, r5, lsl r5
   51f5c:	andeq	r1, r1, lr, asr #8
   51f60:	andeq	r4, r2, r8, asr #19
   51f64:	andeq	r1, r1, fp, asr r5
   51f68:	andeq	r4, r2, r0, lsr #19
   51f6c:	andeq	r1, r1, r3, ror #10
   51f70:	andeq	r1, r1, lr, ror r2
   51f74:	andeq	r4, r2, ip, lsl #12
   51f78:	strheq	r1, [r1], -r3
   51f7c:	andeq	r1, r1, sp, ror #1
   51f80:	andeq	r4, r2, r0, lsr #11
   51f84:	andeq	r1, r1, r1, asr #4
   51f88:	andeq	r1, r1, r6, asr #4
   51f8c:	andeq	r1, r1, r5, ror #4
   51f90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51f94:	add	fp, sp, #28
   51f98:	sub	sp, sp, #36	; 0x24
   51f9c:	sub	sp, sp, #1024	; 0x400
   51fa0:	str	r1, [sp, #8]
   51fa4:	str	r0, [sp, #12]
   51fa8:	ldr	r0, [pc, #824]	; 522e8 <bcmp@plt+0x4000c>
   51fac:	ldr	r0, [pc, r0]
   51fb0:	ldr	r0, [r0]
   51fb4:	cmp	r0, #2
   51fb8:	blt	51fcc <bcmp@plt+0x3fcf0>
   51fbc:	ldr	r1, [pc, #808]	; 522ec <bcmp@plt+0x40010>
   51fc0:	mov	r0, #6
   51fc4:	add	r1, pc, r1
   51fc8:	bl	40d10 <bcmp@plt+0x2ea34>
   51fcc:	ldr	r5, [pc, #796]	; 522f0 <bcmp@plt+0x40014>
   51fd0:	ldr	r5, [pc, r5]
   51fd4:	ldr	r0, [r5]
   51fd8:	bl	1e560 <bcmp@plt+0xc284>
   51fdc:	mov	r9, r0
   51fe0:	bl	3dc9c <bcmp@plt+0x2b9c0>
   51fe4:	mov	r4, r0
   51fe8:	ldr	r0, [r9, #68]	; 0x44
   51fec:	mov	r1, r4
   51ff0:	ldr	r0, [r0]
   51ff4:	ldr	r0, [r0]
   51ff8:	bl	3dd80 <bcmp@plt+0x2baa4>
   51ffc:	ldr	r0, [r9, #68]	; 0x44
   52000:	mov	r1, r4
   52004:	str	r4, [sp, #16]
   52008:	ldr	r0, [r0]
   5200c:	ldr	r0, [r0, #4]
   52010:	bl	3dd80 <bcmp@plt+0x2baa4>
   52014:	ldr	r0, [r9, #68]	; 0x44
   52018:	ldr	r1, [r0]
   5201c:	ldr	r2, [r1, #8]
   52020:	ldr	r2, [r2]
   52024:	ldr	r3, [r2]
   52028:	cmp	r3, #0
   5202c:	beq	52094 <bcmp@plt+0x3fdb8>
   52030:	mov	r4, #0
   52034:	mvn	r8, #3
   52038:	mov	r7, #3
   5203c:	mov	r6, #0
   52040:	b	52064 <bcmp@plt+0x3fd88>
   52044:	ldr	r1, [r0]
   52048:	add	r6, r6, #1
   5204c:	add	r4, r4, #2
   52050:	ldr	r2, [r1, #8]
   52054:	ldr	r2, [r2]
   52058:	ldr	r3, [r2]
   5205c:	cmp	r6, r3
   52060:	beq	52094 <bcmp@plt+0x3fdb8>
   52064:	ldr	r3, [r2, #16]
   52068:	and	r1, r8, r6, lsr #2
   5206c:	ldr	r1, [r3, r1]
   52070:	and	r3, r4, #30
   52074:	tst	r1, r7, lsl r3
   52078:	bne	52044 <bcmp@plt+0x3fd68>
   5207c:	ldr	r0, [r2, #24]
   52080:	ldr	r1, [sp, #16]
   52084:	ldr	r0, [r0, r6, lsl #2]
   52088:	bl	3dd80 <bcmp@plt+0x2baa4>
   5208c:	ldr	r0, [r9, #68]	; 0x44
   52090:	b	52044 <bcmp@plt+0x3fd68>
   52094:	ldr	r2, [r1, #12]
   52098:	ldr	r2, [r2]
   5209c:	ldr	r3, [r2]
   520a0:	cmp	r3, #0
   520a4:	beq	5210c <bcmp@plt+0x3fe30>
   520a8:	mov	r4, #0
   520ac:	mvn	r8, #3
   520b0:	mov	r7, #3
   520b4:	mov	r6, #0
   520b8:	b	520dc <bcmp@plt+0x3fe00>
   520bc:	ldr	r1, [r0]
   520c0:	add	r6, r6, #1
   520c4:	add	r4, r4, #2
   520c8:	ldr	r2, [r1, #12]
   520cc:	ldr	r2, [r2]
   520d0:	ldr	r3, [r2]
   520d4:	cmp	r6, r3
   520d8:	beq	5210c <bcmp@plt+0x3fe30>
   520dc:	ldr	r3, [r2, #16]
   520e0:	and	r1, r8, r6, lsr #2
   520e4:	ldr	r1, [r3, r1]
   520e8:	and	r3, r4, #30
   520ec:	tst	r1, r7, lsl r3
   520f0:	bne	520bc <bcmp@plt+0x3fde0>
   520f4:	ldr	r0, [r2, #24]
   520f8:	ldr	r1, [sp, #16]
   520fc:	ldr	r0, [r0, r6, lsl #2]
   52100:	bl	3dd80 <bcmp@plt+0x2baa4>
   52104:	ldr	r0, [r9, #68]	; 0x44
   52108:	b	520bc <bcmp@plt+0x3fde0>
   5210c:	ldr	r4, [sp, #16]
   52110:	ldr	r0, [r1, #16]
   52114:	mov	r1, r4
   52118:	bl	3dd80 <bcmp@plt+0x2baa4>
   5211c:	ldr	r0, [r9, #68]	; 0x44
   52120:	mov	r1, r4
   52124:	str	r9, [sp, #4]
   52128:	ldr	r0, [r0]
   5212c:	ldr	r0, [r0, #16]
   52130:	bl	3dd80 <bcmp@plt+0x2baa4>
   52134:	ldr	r1, [r4, #4]
   52138:	cmp	r1, r4
   5213c:	beq	52268 <bcmp@plt+0x3ff8c>
   52140:	add	sl, sp, #24
   52144:	b	5215c <bcmp@plt+0x3fe80>
   52148:	ldr	r1, [sp, #20]
   5214c:	ldr	r0, [sp, #16]
   52150:	ldr	r1, [r1, #4]
   52154:	cmp	r1, r0
   52158:	beq	52268 <bcmp@plt+0x3ff8c>
   5215c:	ldr	r0, [r1, #8]
   52160:	str	r1, [sp, #20]
   52164:	ldr	r7, [r0]
   52168:	cmp	r7, #0
   5216c:	beq	52148 <bcmp@plt+0x3fe6c>
   52170:	mov	r6, #0
   52174:	b	521a4 <bcmp@plt+0x3fec8>
   52178:	ldr	r0, [r7, #8]
   5217c:	ldr	r7, [r7, #12]
   52180:	cmp	r0, #0
   52184:	beq	52240 <bcmp@plt+0x3ff64>
   52188:	cmp	r7, #0
   5218c:	addne	r1, sp, #540	; 0x21c
   52190:	strne	r7, [r1, r6, lsl #2]
   52194:	addne	r6, r6, #1
   52198:	mov	r7, r0
   5219c:	cmp	r7, #0
   521a0:	beq	52148 <bcmp@plt+0x3fe6c>
   521a4:	ldr	r0, [r7, #4]
   521a8:	cmp	r0, #0
   521ac:	beq	52178 <bcmp@plt+0x3fe9c>
   521b0:	ldr	r0, [r7, #20]
   521b4:	ldr	r9, [r0]
   521b8:	cmp	r9, #0
   521bc:	beq	52178 <bcmp@plt+0x3fe9c>
   521c0:	mov	r8, #0
   521c4:	b	521e0 <bcmp@plt+0x3ff04>
   521c8:	cmp	r9, #0
   521cc:	strne	r9, [sl, r8, lsl #2]
   521d0:	addne	r8, r8, #1
   521d4:	mov	r9, r0
   521d8:	cmp	r9, #0
   521dc:	beq	52178 <bcmp@plt+0x3fe9c>
   521e0:	ldr	r0, [r9, #4]
   521e4:	cmp	r0, #0
   521e8:	beq	5220c <bcmp@plt+0x3ff30>
   521ec:	ldr	r0, [r9, #20]
   521f0:	cmp	r0, #0
   521f4:	beq	5220c <bcmp@plt+0x3ff30>
   521f8:	ldr	r4, [r5]
   521fc:	bl	443f4 <bcmp@plt+0x32118>
   52200:	mov	r1, r0
   52204:	mov	r0, r4
   52208:	bl	16990 <bcmp@plt+0x46b4>
   5220c:	ldr	r0, [r9, #8]
   52210:	ldr	r9, [r9, #12]
   52214:	cmp	r0, #0
   52218:	bne	521c8 <bcmp@plt+0x3feec>
   5221c:	cmp	r9, #0
   52220:	bne	521d8 <bcmp@plt+0x3fefc>
   52224:	cmp	r8, #0
   52228:	beq	52178 <bcmp@plt+0x3fe9c>
   5222c:	sub	r8, r8, #1
   52230:	ldr	r9, [sl, r8, lsl #2]
   52234:	cmp	r9, #0
   52238:	bne	521e0 <bcmp@plt+0x3ff04>
   5223c:	b	52178 <bcmp@plt+0x3fe9c>
   52240:	cmp	r7, #0
   52244:	bne	5219c <bcmp@plt+0x3fec0>
   52248:	cmp	r6, #0
   5224c:	beq	52148 <bcmp@plt+0x3fe6c>
   52250:	sub	r6, r6, #1
   52254:	add	r0, sp, #540	; 0x21c
   52258:	ldr	r7, [r0, r6, lsl #2]
   5225c:	cmp	r7, #0
   52260:	bne	521a4 <bcmp@plt+0x3fec8>
   52264:	b	52148 <bcmp@plt+0x3fe6c>
   52268:	ldr	r0, [sp, #16]
   5226c:	bl	3e398 <bcmp@plt+0x2c0bc>
   52270:	ldr	r4, [sp, #4]
   52274:	ldr	r0, [r4, #68]	; 0x44
   52278:	bl	16ea8 <bcmp@plt+0x4bcc>
   5227c:	bl	16e54 <bcmp@plt+0x4b78>
   52280:	str	r0, [r4, #68]	; 0x44
   52284:	ldr	r0, [sp, #8]
   52288:	ldrb	r1, [r0]
   5228c:	ldrb	r2, [r0, #1]
   52290:	ldrb	r3, [r0, #2]
   52294:	mov	r0, #0
   52298:	str	r0, [sp]
   5229c:	add	r0, sp, #540	; 0x21c
   522a0:	bl	4ee5c <bcmp@plt+0x3cb80>
   522a4:	mov	r2, r0
   522a8:	ldr	r1, [sp, #540]	; 0x21c
   522ac:	ldr	r0, [sp, #12]
   522b0:	mov	r3, #0
   522b4:	bl	4efac <bcmp@plt+0x3ccd0>
   522b8:	ldr	r0, [pc, #52]	; 522f4 <bcmp@plt+0x40018>
   522bc:	ldr	r0, [pc, r0]
   522c0:	ldr	r0, [r0]
   522c4:	cmp	r0, #1
   522c8:	blt	522dc <bcmp@plt+0x40000>
   522cc:	ldr	r1, [pc, #36]	; 522f8 <bcmp@plt+0x4001c>
   522d0:	mov	r0, #5
   522d4:	add	r1, pc, r1
   522d8:	bl	40d10 <bcmp@plt+0x2ea34>
   522dc:	mov	r0, #1
   522e0:	sub	sp, fp, #28
   522e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   522e8:	ldrdeq	r4, [r2], -ip
   522ec:	andeq	r1, r1, r2, lsl r1
   522f0:	andeq	r4, r2, r8, lsr #6
   522f4:	andeq	r4, r2, ip, asr #1
   522f8:	andeq	r0, r1, r0, lsr lr
   522fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52300:	add	fp, sp, #28
   52304:	sub	sp, sp, #20
   52308:	mov	sl, r0
   5230c:	ldr	r0, [pc, #1220]	; 527d8 <bcmp@plt+0x404fc>
   52310:	mov	r5, r2
   52314:	mov	r4, r1
   52318:	ldr	r0, [pc, r0]
   5231c:	ldr	r0, [r0]
   52320:	cmp	r0, #1
   52324:	blt	52338 <bcmp@plt+0x4005c>
   52328:	ldr	r1, [pc, #1196]	; 527dc <bcmp@plt+0x40500>
   5232c:	mov	r0, #5
   52330:	add	r1, pc, r1
   52334:	bl	40d10 <bcmp@plt+0x2ea34>
   52338:	ldr	r0, [pc, #1184]	; 527e0 <bcmp@plt+0x40504>
   5233c:	ldr	r0, [pc, r0]
   52340:	ldr	r0, [r0]
   52344:	bl	1e560 <bcmp@plt+0xc284>
   52348:	mov	r9, r0
   5234c:	ldr	r0, [pc, #1168]	; 527e4 <bcmp@plt+0x40508>
   52350:	ldr	r0, [pc, r0]
   52354:	bl	3dcc8 <bcmp@plt+0x2b9ec>
   52358:	mov	r8, r0
   5235c:	movw	r0, #8544	; 0x2160
   52360:	ldr	r1, [r4, #4]
   52364:	str	r4, [sp, #12]
   52368:	mov	r2, #0
   5236c:	mov	r7, #0
   52370:	str	r0, [sp]
   52374:	mov	r0, r5
   52378:	ldr	r3, [pc, #1128]	; 527e8 <bcmp@plt+0x4050c>
   5237c:	add	r3, pc, r3
   52380:	bl	12090 <xmlReadMemory@plt>
   52384:	mov	r6, r0
   52388:	bl	120cc <xmlDocGetRootElement@plt>
   5238c:	mov	r4, r0
   52390:	ldr	r0, [pc, #1108]	; 527ec <bcmp@plt+0x40510>
   52394:	add	r0, pc, r0
   52398:	bl	121f8 <xmlCharStrdup@plt>
   5239c:	mov	r5, r0
   523a0:	mov	r0, r4
   523a4:	bl	12180 <xmlFirstElementChild@plt>
   523a8:	cmp	r0, #0
   523ac:	beq	523e4 <bcmp@plt+0x40108>
   523b0:	mov	r4, r0
   523b4:	ldr	r0, [r4, #8]
   523b8:	mov	r1, r5
   523bc:	bl	120e4 <xmlStrEqual@plt>
   523c0:	cmp	r0, #0
   523c4:	bne	523e0 <bcmp@plt+0x40104>
   523c8:	mov	r0, r4
   523cc:	bl	12240 <xmlNextElementSibling@plt>
   523d0:	mov	r4, r0
   523d4:	cmp	r0, #0
   523d8:	bne	523b4 <bcmp@plt+0x400d8>
   523dc:	b	523e4 <bcmp@plt+0x40108>
   523e0:	mov	r7, r4
   523e4:	mov	r0, r5
   523e8:	bl	11f10 <free@plt>
   523ec:	ldr	r0, [pc, #1020]	; 527f0 <bcmp@plt+0x40514>
   523f0:	add	r0, pc, r0
   523f4:	bl	121f8 <xmlCharStrdup@plt>
   523f8:	mov	r5, r0
   523fc:	mov	r0, r7
   52400:	bl	12180 <xmlFirstElementChild@plt>
   52404:	cmp	r0, #0
   52408:	beq	52438 <bcmp@plt+0x4015c>
   5240c:	mov	r4, r0
   52410:	ldr	r0, [r4, #8]
   52414:	mov	r1, r5
   52418:	bl	120e4 <xmlStrEqual@plt>
   5241c:	cmp	r0, #0
   52420:	bne	52444 <bcmp@plt+0x40168>
   52424:	mov	r0, r4
   52428:	bl	12240 <xmlNextElementSibling@plt>
   5242c:	mov	r4, r0
   52430:	cmp	r0, #0
   52434:	bne	52410 <bcmp@plt+0x40134>
   52438:	mov	r0, r5
   5243c:	bl	11f10 <free@plt>
   52440:	b	525a4 <bcmp@plt+0x402c8>
   52444:	mov	r0, r5
   52448:	bl	11f10 <free@plt>
   5244c:	ldr	r7, [pc, #940]	; 52800 <bcmp@plt+0x40524>
   52450:	str	sl, [sp, #8]
   52454:	add	r7, pc, r7
   52458:	mov	r0, r7
   5245c:	bl	121f8 <xmlCharStrdup@plt>
   52460:	mov	r5, r0
   52464:	mov	r0, r4
   52468:	bl	12180 <xmlFirstElementChild@plt>
   5246c:	cmp	r0, #0
   52470:	beq	524a0 <bcmp@plt+0x401c4>
   52474:	mov	sl, r0
   52478:	ldr	r0, [sl, #8]
   5247c:	mov	r1, r5
   52480:	bl	120e4 <xmlStrEqual@plt>
   52484:	cmp	r0, #0
   52488:	bne	524ac <bcmp@plt+0x401d0>
   5248c:	mov	r0, sl
   52490:	bl	12240 <xmlNextElementSibling@plt>
   52494:	mov	sl, r0
   52498:	cmp	r0, #0
   5249c:	bne	52478 <bcmp@plt+0x4019c>
   524a0:	mov	r0, r5
   524a4:	bl	11f10 <free@plt>
   524a8:	b	52570 <bcmp@plt+0x40294>
   524ac:	mov	r0, r5
   524b0:	str	r6, [sp, #4]
   524b4:	bl	11f10 <free@plt>
   524b8:	mov	r0, sl
   524bc:	bl	11f88 <xmlNodeGetContent@plt>
   524c0:	mov	r6, r0
   524c4:	bl	340d4 <bcmp@plt+0x21df8>
   524c8:	mov	r5, r0
   524cc:	mov	r0, r6
   524d0:	mov	r1, r5
   524d4:	bl	350f8 <bcmp@plt+0x22e1c>
   524d8:	cmp	r0, #1
   524dc:	bne	52714 <bcmp@plt+0x40438>
   524e0:	ldr	r0, [pc, #808]	; 52810 <bcmp@plt+0x40534>
   524e4:	ldr	r0, [pc, r0]
   524e8:	ldr	r7, [r0]
   524ec:	cmp	r7, #0
   524f0:	beq	52504 <bcmp@plt+0x40228>
   524f4:	mov	r0, r5
   524f8:	bl	34418 <bcmp@plt+0x2213c>
   524fc:	cmp	r7, r0
   52500:	bne	52754 <bcmp@plt+0x40478>
   52504:	ldr	r2, [pc, #780]	; 52818 <bcmp@plt+0x4053c>
   52508:	mov	r0, r6
   5250c:	mov	r1, r8
   52510:	ldr	r2, [pc, r2]
   52514:	bl	3df9c <bcmp@plt+0x2bcc0>
   52518:	cmp	r0, #0
   5251c:	bne	52748 <bcmp@plt+0x4046c>
   52520:	mov	r0, r6
   52524:	mov	r1, r8
   52528:	bl	3ded0 <bcmp@plt+0x2bbf4>
   5252c:	mov	r0, r5
   52530:	bl	340dc <bcmp@plt+0x21e00>
   52534:	ldr	r5, [sl, #8]
   52538:	ldr	r6, [sp, #4]
   5253c:	ldr	r7, [pc, #732]	; 52820 <bcmp@plt+0x40544>
   52540:	add	r7, pc, r7
   52544:	mov	r0, sl
   52548:	bl	12240 <xmlNextElementSibling@plt>
   5254c:	cmp	r0, #0
   52550:	beq	52570 <bcmp@plt+0x40294>
   52554:	mov	sl, r0
   52558:	ldr	r0, [r0, #8]
   5255c:	mov	r1, r5
   52560:	bl	120fc <strcmp@plt>
   52564:	cmp	r0, #0
   52568:	bne	52544 <bcmp@plt+0x40268>
   5256c:	b	524b8 <bcmp@plt+0x401dc>
   52570:	ldr	r5, [r4, #8]
   52574:	ldr	sl, [sp, #8]
   52578:	mov	r0, r4
   5257c:	bl	12240 <xmlNextElementSibling@plt>
   52580:	cmp	r0, #0
   52584:	beq	525a4 <bcmp@plt+0x402c8>
   52588:	mov	r4, r0
   5258c:	ldr	r0, [r0, #8]
   52590:	mov	r1, r5
   52594:	bl	120fc <strcmp@plt>
   52598:	cmp	r0, #0
   5259c:	bne	52578 <bcmp@plt+0x4029c>
   525a0:	b	52458 <bcmp@plt+0x4017c>
   525a4:	mov	r0, r6
   525a8:	bl	12258 <xmlFreeDoc@plt>
   525ac:	ldr	r0, [r9, #32]
   525b0:	mov	r1, #2
   525b4:	bl	17b2c <bcmp@plt+0x5850>
   525b8:	mov	r4, r0
   525bc:	ldr	r0, [r9, #32]
   525c0:	mov	r1, #10
   525c4:	bl	17b2c <bcmp@plt+0x5850>
   525c8:	mov	r5, r0
   525cc:	ldr	r0, [r4, #4]
   525d0:	ldr	r0, [r0, #32]
   525d4:	bl	3e314 <bcmp@plt+0x2c038>
   525d8:	ldr	r0, [r5, #4]
   525dc:	ldr	r0, [r0, #32]
   525e0:	bl	3e314 <bcmp@plt+0x2c038>
   525e4:	ldr	r6, [r8, #4]
   525e8:	cmp	r6, r8
   525ec:	beq	52628 <bcmp@plt+0x4034c>
   525f0:	ldr	r7, [r6, #8]
   525f4:	mov	r0, r4
   525f8:	mov	r2, #1
   525fc:	mov	r3, #100	; 0x64
   52600:	mov	r1, r7
   52604:	bl	141f8 <bcmp@plt+0x1f1c>
   52608:	mov	r0, r5
   5260c:	mov	r1, r7
   52610:	mov	r2, #1
   52614:	mov	r3, #100	; 0x64
   52618:	bl	141f8 <bcmp@plt+0x1f1c>
   5261c:	ldr	r6, [r6, #4]
   52620:	cmp	r6, r8
   52624:	bne	525f0 <bcmp@plt+0x40314>
   52628:	ldr	r1, [r9, #36]	; 0x24
   5262c:	ldr	r0, [r9, #40]	; 0x28
   52630:	ldr	r2, [r1, #28]
   52634:	mov	r1, r4
   52638:	blx	r2
   5263c:	mov	r0, r4
   52640:	bl	433c0 <bcmp@plt+0x310e4>
   52644:	mov	r1, r0
   52648:	mov	r0, r9
   5264c:	mov	r2, #0
   52650:	mov	r6, #0
   52654:	bl	16b5c <bcmp@plt+0x4880>
   52658:	ldr	r1, [r9, #36]	; 0x24
   5265c:	ldr	r0, [r9, #40]	; 0x28
   52660:	ldr	r2, [r1, #28]
   52664:	mov	r1, r5
   52668:	blx	r2
   5266c:	mov	r0, r5
   52670:	bl	433c0 <bcmp@plt+0x310e4>
   52674:	mov	r1, r0
   52678:	mov	r0, r9
   5267c:	mov	r2, #0
   52680:	bl	16b5c <bcmp@plt+0x4880>
   52684:	ldr	r7, [pc, #360]	; 527f4 <bcmp@plt+0x40518>
   52688:	ldr	r7, [pc, r7]
   5268c:	ldr	r0, [r7]
   52690:	cmp	r0, #1
   52694:	blt	526c4 <bcmp@plt+0x403e8>
   52698:	ldr	r1, [pc, #344]	; 527f8 <bcmp@plt+0x4051c>
   5269c:	mov	r0, #5
   526a0:	add	r1, pc, r1
   526a4:	bl	40d10 <bcmp@plt+0x2ea34>
   526a8:	ldr	r0, [r7]
   526ac:	cmp	r0, #1
   526b0:	blt	526c4 <bcmp@plt+0x403e8>
   526b4:	ldr	r1, [pc, #320]	; 527fc <bcmp@plt+0x40520>
   526b8:	mov	r0, #5
   526bc:	add	r1, pc, r1
   526c0:	bl	40d10 <bcmp@plt+0x2ea34>
   526c4:	ldr	r0, [r4, #4]
   526c8:	bl	3afdc <bcmp@plt+0x28d00>
   526cc:	ldr	r0, [r5, #4]
   526d0:	bl	3afdc <bcmp@plt+0x28d00>
   526d4:	ldr	r0, [sp, #12]
   526d8:	ldrb	r1, [r0]
   526dc:	ldrb	r2, [r0, #1]
   526e0:	ldrb	r3, [r0, #2]
   526e4:	add	r0, sp, #16
   526e8:	str	r6, [sp]
   526ec:	bl	4ee5c <bcmp@plt+0x3cb80>
   526f0:	ldr	r1, [sp, #16]
   526f4:	mov	r2, r0
   526f8:	mov	r0, sl
   526fc:	mov	r3, #0
   52700:	bl	4efac <bcmp@plt+0x3ccd0>
   52704:	mov	r4, #1
   52708:	mov	r0, r4
   5270c:	sub	sp, fp, #28
   52710:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52714:	ldr	r0, [pc, #232]	; 52804 <bcmp@plt+0x40528>
   52718:	ldr	r0, [pc, r0]
   5271c:	ldr	r7, [sp, #8]
   52720:	ldr	r4, [sp, #12]
   52724:	ldr	r0, [r0]
   52728:	cmp	r0, #1
   5272c:	blt	52770 <bcmp@plt+0x40494>
   52730:	ldr	r1, [pc, #208]	; 52808 <bcmp@plt+0x4052c>
   52734:	mov	r0, #5
   52738:	mov	r2, r6
   5273c:	add	r1, pc, r1
   52740:	bl	40d10 <bcmp@plt+0x2ea34>
   52744:	b	52770 <bcmp@plt+0x40494>
   52748:	ldr	r1, [pc, #204]	; 5281c <bcmp@plt+0x40540>
   5274c:	add	r1, pc, r1
   52750:	b	5275c <bcmp@plt+0x40480>
   52754:	ldr	r1, [pc, #184]	; 52814 <bcmp@plt+0x40538>
   52758:	add	r1, pc, r1
   5275c:	mov	r0, #3
   52760:	mov	r2, r6
   52764:	bl	40d10 <bcmp@plt+0x2ea34>
   52768:	ldr	r7, [sp, #8]
   5276c:	ldr	r4, [sp, #12]
   52770:	mov	r0, r5
   52774:	bl	340dc <bcmp@plt+0x21e00>
   52778:	mov	r0, r6
   5277c:	bl	11f10 <free@plt>
   52780:	ldr	r0, [sp, #4]
   52784:	bl	12258 <xmlFreeDoc@plt>
   52788:	ldr	r1, [pc, #124]	; 5280c <bcmp@plt+0x40530>
   5278c:	mov	r0, #2
   52790:	add	r1, pc, r1
   52794:	bl	40d10 <bcmp@plt+0x2ea34>
   52798:	mov	r0, r8
   5279c:	bl	3e398 <bcmp@plt+0x2c0bc>
   527a0:	ldrb	r1, [r4]
   527a4:	ldrb	r2, [r4, #1]
   527a8:	ldrb	r3, [r4, #2]
   527ac:	mov	r0, #1
   527b0:	str	r0, [sp]
   527b4:	add	r0, sp, #16
   527b8:	bl	4ee5c <bcmp@plt+0x3cb80>
   527bc:	ldr	r1, [sp, #16]
   527c0:	mov	r2, r0
   527c4:	mov	r0, r7
   527c8:	mov	r3, #0
   527cc:	mov	r4, #0
   527d0:	bl	4efac <bcmp@plt+0x3ccd0>
   527d4:	b	52708 <bcmp@plt+0x4042c>
   527d8:	andeq	r4, r2, r0, ror r0
   527dc:	strdeq	r0, [r1], -ip
   527e0:			; <UNDEFINED> instruction: 0x00023fbc
   527e4:	andeq	r3, r2, r8, asr pc
   527e8:	strdeq	r0, [r1], -r5
   527ec:	andeq	r0, r1, r1, asr #27
   527f0:	andeq	r0, r1, r0, ror sp
   527f4:	andeq	r3, r2, r0, lsl #26
   527f8:	ldrdeq	r0, [r1], -r6
   527fc:	andeq	r0, r1, fp, ror #23
   52800:	andeq	r0, r1, r6, lsl sp
   52804:	andeq	r3, r2, r0, ror ip
   52808:	andeq	r0, r1, r0, asr #20
   5280c:	andeq	r0, r1, r4, asr #10
   52810:	andeq	r3, r2, ip, lsl #28
   52814:	andeq	r0, r1, r1, ror #20
   52818:	andeq	r3, r2, r0, ror #28
   5281c:	ldrdeq	r0, [r1], -r8
   52820:	andeq	r0, r1, sl, lsr #24
   52824:	push	{r4, r5, r6, r7, fp, lr}
   52828:	add	fp, sp, #16
   5282c:	sub	sp, sp, #8
   52830:	mov	r4, r0
   52834:	ldr	r0, [pc, #168]	; 528e4 <bcmp@plt+0x40608>
   52838:	mov	r5, r1
   5283c:	ldr	r0, [pc, r0]
   52840:	ldr	r0, [r0]
   52844:	cmp	r0, #2
   52848:	blt	5285c <bcmp@plt+0x40580>
   5284c:	ldr	r1, [pc, #148]	; 528e8 <bcmp@plt+0x4060c>
   52850:	mov	r0, #6
   52854:	add	r1, pc, r1
   52858:	bl	40d10 <bcmp@plt+0x2ea34>
   5285c:	ldr	r0, [pc, #136]	; 528ec <bcmp@plt+0x40610>
   52860:	ldr	r0, [pc, r0]
   52864:	ldr	r0, [r0]
   52868:	bl	1e560 <bcmp@plt+0xc284>
   5286c:	mov	r6, r0
   52870:	ldr	r0, [r0, #32]
   52874:	mov	r1, #2
   52878:	bl	17b2c <bcmp@plt+0x5850>
   5287c:	mov	r7, r0
   52880:	ldr	r0, [r6, #32]
   52884:	mov	r1, #10
   52888:	bl	17b2c <bcmp@plt+0x5850>
   5288c:	mov	r6, r0
   52890:	ldr	r0, [r7, #4]
   52894:	ldr	r0, [r0, #32]
   52898:	bl	3e314 <bcmp@plt+0x2c038>
   5289c:	ldr	r0, [r6, #4]
   528a0:	ldr	r0, [r0, #32]
   528a4:	bl	3e314 <bcmp@plt+0x2c038>
   528a8:	ldrb	r1, [r5]
   528ac:	ldrb	r2, [r5, #1]
   528b0:	ldrb	r3, [r5, #2]
   528b4:	mov	r0, #0
   528b8:	str	r0, [sp]
   528bc:	add	r0, sp, #4
   528c0:	bl	4ee5c <bcmp@plt+0x3cb80>
   528c4:	ldr	r1, [sp, #4]
   528c8:	mov	r2, r0
   528cc:	mov	r0, r4
   528d0:	mov	r3, #0
   528d4:	bl	4efac <bcmp@plt+0x3ccd0>
   528d8:	mov	r0, #1
   528dc:	sub	sp, fp, #16
   528e0:	pop	{r4, r5, r6, r7, fp, pc}
   528e4:	andeq	r3, r2, ip, asr #22
   528e8:	muleq	r1, sl, sl
   528ec:	muleq	r2, r8, sl
   528f0:	push	{r4, r5, r6, sl, fp, lr}
   528f4:	add	fp, sp, #16
   528f8:	ldrb	r1, [r0]
   528fc:	ldrb	r5, [r0, #1]
   52900:	ldrb	r4, [r0, #2]
   52904:	cmp	r1, #3
   52908:	beq	5299c <bcmp@plt+0x406c0>
   5290c:	cmp	r1, #0
   52910:	bne	529c8 <bcmp@plt+0x406ec>
   52914:	ldr	r6, [pc, #736]	; 52bfc <bcmp@plt+0x40920>
   52918:	ldr	r6, [pc, r6]
   5291c:	ldr	r0, [r6]
   52920:	bl	16a60 <bcmp@plt+0x4784>
   52924:	cmp	r0, #0
   52928:	beq	5293c <bcmp@plt+0x40660>
   5292c:	ldr	r0, [r6]
   52930:	bl	16a60 <bcmp@plt+0x4784>
   52934:	cmp	r0, #3
   52938:	bne	529e4 <bcmp@plt+0x40708>
   5293c:	cmp	r5, #4
   52940:	bhi	52ab4 <bcmp@plt+0x407d8>
   52944:	add	r0, pc, #4
   52948:	ldr	r1, [r0, r5, lsl #2]
   5294c:	add	pc, r0, r1
   52950:	andeq	r0, r0, r4, lsl r0
   52954:	strdeq	r0, [r0], -r4
   52958:	andeq	r0, r0, ip, lsr #2
   5295c:	andeq	r0, r0, r4, ror #2
   52960:	andeq	r0, r0, r0, ror r1
   52964:	cmp	r4, #3
   52968:	beq	52b38 <bcmp@plt+0x4085c>
   5296c:	cmp	r4, #0
   52970:	bne	52be4 <bcmp@plt+0x40908>
   52974:	ldr	r0, [pc, #652]	; 52c08 <bcmp@plt+0x4092c>
   52978:	ldr	r0, [pc, r0]
   5297c:	ldr	r0, [r0]
   52980:	ldr	r4, [pc, #644]	; 52c0c <bcmp@plt+0x40930>
   52984:	ldr	r4, [pc, r4]
   52988:	cmp	r0, #2
   5298c:	blt	529dc <bcmp@plt+0x40700>
   52990:	ldr	r1, [pc, #632]	; 52c10 <bcmp@plt+0x40934>
   52994:	add	r1, pc, r1
   52998:	b	52bd4 <bcmp@plt+0x408f8>
   5299c:	ldr	r0, [pc, #724]	; 52c78 <bcmp@plt+0x4099c>
   529a0:	ldr	r0, [pc, r0]
   529a4:	ldr	r0, [r0]
   529a8:	bl	16a60 <bcmp@plt+0x4784>
   529ac:	cmp	r0, #2
   529b0:	bne	529e4 <bcmp@plt+0x40708>
   529b4:	cmp	r5, #0
   529b8:	beq	52a0c <bcmp@plt+0x40730>
   529bc:	ldr	r1, [pc, #724]	; 52c98 <bcmp@plt+0x409bc>
   529c0:	add	r1, pc, r1
   529c4:	b	529d0 <bcmp@plt+0x406f4>
   529c8:	ldr	r1, [pc, #716]	; 52c9c <bcmp@plt+0x409c0>
   529cc:	add	r1, pc, r1
   529d0:	mov	r0, #3
   529d4:	bl	40d10 <bcmp@plt+0x2ea34>
   529d8:	mov	r4, #0
   529dc:	mov	r0, r4
   529e0:	pop	{r4, r5, r6, sl, fp, pc}
   529e4:	ldr	r0, [pc, #532]	; 52c00 <bcmp@plt+0x40924>
   529e8:	mov	r4, #0
   529ec:	ldr	r0, [pc, r0]
   529f0:	ldr	r0, [r0]
   529f4:	cmp	r0, #1
   529f8:	blt	529dc <bcmp@plt+0x40700>
   529fc:	ldr	r1, [pc, #512]	; 52c04 <bcmp@plt+0x40928>
   52a00:	mov	r0, #5
   52a04:	add	r1, pc, r1
   52a08:	b	52bd8 <bcmp@plt+0x408fc>
   52a0c:	cmp	r4, #3
   52a10:	beq	52b04 <bcmp@plt+0x40828>
   52a14:	cmp	r4, #0
   52a18:	bne	52b2c <bcmp@plt+0x40850>
   52a1c:	ldr	r0, [pc, #600]	; 52c7c <bcmp@plt+0x409a0>
   52a20:	ldr	r0, [pc, r0]
   52a24:	ldr	r0, [r0]
   52a28:	ldr	r4, [pc, #592]	; 52c80 <bcmp@plt+0x409a4>
   52a2c:	ldr	r4, [pc, r4]
   52a30:	cmp	r0, #2
   52a34:	blt	529dc <bcmp@plt+0x40700>
   52a38:	ldr	r1, [pc, #580]	; 52c84 <bcmp@plt+0x409a8>
   52a3c:	add	r1, pc, r1
   52a40:	b	52bd4 <bcmp@plt+0x408f8>
   52a44:	cmp	r4, #3
   52a48:	beq	52b60 <bcmp@plt+0x40884>
   52a4c:	cmp	r4, #0
   52a50:	bne	52bf0 <bcmp@plt+0x40914>
   52a54:	ldr	r0, [pc, #456]	; 52c24 <bcmp@plt+0x40948>
   52a58:	ldr	r0, [pc, r0]
   52a5c:	ldr	r0, [r0]
   52a60:	ldr	r4, [pc, #448]	; 52c28 <bcmp@plt+0x4094c>
   52a64:	ldr	r4, [pc, r4]
   52a68:	cmp	r0, #2
   52a6c:	blt	529dc <bcmp@plt+0x40700>
   52a70:	ldr	r1, [pc, #436]	; 52c2c <bcmp@plt+0x40950>
   52a74:	add	r1, pc, r1
   52a78:	b	52bd4 <bcmp@plt+0x408f8>
   52a7c:	cmp	r4, #3
   52a80:	beq	52b88 <bcmp@plt+0x408ac>
   52a84:	cmp	r4, #0
   52a88:	bne	52af8 <bcmp@plt+0x4081c>
   52a8c:	ldr	r0, [pc, #452]	; 52c58 <bcmp@plt+0x4097c>
   52a90:	ldr	r0, [pc, r0]
   52a94:	ldr	r0, [r0]
   52a98:	ldr	r4, [pc, #444]	; 52c5c <bcmp@plt+0x40980>
   52a9c:	ldr	r4, [pc, r4]
   52aa0:	cmp	r0, #2
   52aa4:	blt	529dc <bcmp@plt+0x40700>
   52aa8:	ldr	r1, [pc, #432]	; 52c60 <bcmp@plt+0x40984>
   52aac:	add	r1, pc, r1
   52ab0:	b	52bd4 <bcmp@plt+0x408f8>
   52ab4:	ldr	r1, [pc, #440]	; 52c74 <bcmp@plt+0x40998>
   52ab8:	add	r1, pc, r1
   52abc:	b	529d0 <bcmp@plt+0x406f4>
   52ac0:	cmp	r4, #3
   52ac4:	beq	52bb0 <bcmp@plt+0x408d4>
   52ac8:	cmp	r4, #0
   52acc:	bne	52af8 <bcmp@plt+0x4081c>
   52ad0:	ldr	r0, [pc, #360]	; 52c40 <bcmp@plt+0x40964>
   52ad4:	ldr	r0, [pc, r0]
   52ad8:	ldr	r0, [r0]
   52adc:	ldr	r4, [pc, #352]	; 52c44 <bcmp@plt+0x40968>
   52ae0:	ldr	r4, [pc, r4]
   52ae4:	cmp	r0, #2
   52ae8:	blt	529dc <bcmp@plt+0x40700>
   52aec:	ldr	r1, [pc, #340]	; 52c48 <bcmp@plt+0x4096c>
   52af0:	add	r1, pc, r1
   52af4:	b	52bd4 <bcmp@plt+0x408f8>
   52af8:	ldr	r1, [pc, #368]	; 52c70 <bcmp@plt+0x40994>
   52afc:	add	r1, pc, r1
   52b00:	b	529d0 <bcmp@plt+0x406f4>
   52b04:	ldr	r0, [pc, #380]	; 52c88 <bcmp@plt+0x409ac>
   52b08:	ldr	r0, [pc, r0]
   52b0c:	ldr	r0, [r0]
   52b10:	ldr	r4, [pc, #372]	; 52c8c <bcmp@plt+0x409b0>
   52b14:	ldr	r4, [pc, r4]
   52b18:	cmp	r0, #2
   52b1c:	blt	529dc <bcmp@plt+0x40700>
   52b20:	ldr	r1, [pc, #360]	; 52c90 <bcmp@plt+0x409b4>
   52b24:	add	r1, pc, r1
   52b28:	b	52bd4 <bcmp@plt+0x408f8>
   52b2c:	ldr	r1, [pc, #352]	; 52c94 <bcmp@plt+0x409b8>
   52b30:	add	r1, pc, r1
   52b34:	b	529d0 <bcmp@plt+0x406f4>
   52b38:	ldr	r0, [pc, #212]	; 52c14 <bcmp@plt+0x40938>
   52b3c:	ldr	r0, [pc, r0]
   52b40:	ldr	r0, [r0]
   52b44:	ldr	r4, [pc, #204]	; 52c18 <bcmp@plt+0x4093c>
   52b48:	ldr	r4, [pc, r4]
   52b4c:	cmp	r0, #2
   52b50:	blt	529dc <bcmp@plt+0x40700>
   52b54:	ldr	r1, [pc, #192]	; 52c1c <bcmp@plt+0x40940>
   52b58:	add	r1, pc, r1
   52b5c:	b	52bd4 <bcmp@plt+0x408f8>
   52b60:	ldr	r0, [pc, #200]	; 52c30 <bcmp@plt+0x40954>
   52b64:	ldr	r0, [pc, r0]
   52b68:	ldr	r0, [r0]
   52b6c:	ldr	r4, [pc, #192]	; 52c34 <bcmp@plt+0x40958>
   52b70:	ldr	r4, [pc, r4]
   52b74:	cmp	r0, #2
   52b78:	blt	529dc <bcmp@plt+0x40700>
   52b7c:	ldr	r1, [pc, #180]	; 52c38 <bcmp@plt+0x4095c>
   52b80:	add	r1, pc, r1
   52b84:	b	52bd4 <bcmp@plt+0x408f8>
   52b88:	ldr	r0, [pc, #212]	; 52c64 <bcmp@plt+0x40988>
   52b8c:	ldr	r0, [pc, r0]
   52b90:	ldr	r0, [r0]
   52b94:	ldr	r4, [pc, #204]	; 52c68 <bcmp@plt+0x4098c>
   52b98:	ldr	r4, [pc, r4]
   52b9c:	cmp	r0, #2
   52ba0:	blt	529dc <bcmp@plt+0x40700>
   52ba4:	ldr	r1, [pc, #192]	; 52c6c <bcmp@plt+0x40990>
   52ba8:	add	r1, pc, r1
   52bac:	b	52bd4 <bcmp@plt+0x408f8>
   52bb0:	ldr	r0, [pc, #148]	; 52c4c <bcmp@plt+0x40970>
   52bb4:	ldr	r0, [pc, r0]
   52bb8:	ldr	r0, [r0]
   52bbc:	ldr	r4, [pc, #140]	; 52c50 <bcmp@plt+0x40974>
   52bc0:	ldr	r4, [pc, r4]
   52bc4:	cmp	r0, #2
   52bc8:	blt	529dc <bcmp@plt+0x40700>
   52bcc:	ldr	r1, [pc, #128]	; 52c54 <bcmp@plt+0x40978>
   52bd0:	add	r1, pc, r1
   52bd4:	mov	r0, #6
   52bd8:	bl	40d10 <bcmp@plt+0x2ea34>
   52bdc:	mov	r0, r4
   52be0:	pop	{r4, r5, r6, sl, fp, pc}
   52be4:	ldr	r1, [pc, #52]	; 52c20 <bcmp@plt+0x40944>
   52be8:	add	r1, pc, r1
   52bec:	b	529d0 <bcmp@plt+0x406f4>
   52bf0:	ldr	r1, [pc, #68]	; 52c3c <bcmp@plt+0x40960>
   52bf4:	add	r1, pc, r1
   52bf8:	b	529d0 <bcmp@plt+0x406f4>
   52bfc:	andeq	r3, r2, r0, ror #19
   52c00:	muleq	r2, ip, r9
   52c04:	andeq	r0, r1, ip, lsl #18
   52c08:	andeq	r3, r2, r0, lsl sl
   52c0c:	andeq	r3, r2, r8, ror r8
   52c10:	andeq	r0, r1, r6, lsr #19
   52c14:	andeq	r3, r2, ip, asr #16
   52c18:	andeq	r3, r2, r4, ror r8
   52c1c:	andeq	r0, r1, r5, lsr #16
   52c20:	ldrdeq	r0, [r1], -r8
   52c24:	andeq	r3, r2, r0, lsr r9
   52c28:	andeq	r3, r2, r8, lsl #18
   52c2c:	muleq	r1, r4, r9
   52c30:	andeq	r3, r2, r4, lsr #16
   52c34:	andeq	r3, r2, r8, lsr r8
   52c38:	andeq	r0, r1, fp, asr #17
   52c3c:	muleq	r1, sl, r8
   52c40:			; <UNDEFINED> instruction: 0x000238b4
   52c44:	andeq	r3, r2, ip, ror r8
   52c48:	andeq	r0, r1, r6, ror #19
   52c4c:	ldrdeq	r3, [r2], -r4
   52c50:	andeq	r3, r2, r0, lsr #14
   52c54:	andeq	r0, r1, ip, asr #18
   52c58:	strdeq	r3, [r2], -r8
   52c5c:	andeq	r3, r2, r8, ror r8
   52c60:	andeq	r0, r1, r1, lsl #22
   52c64:	strdeq	r3, [r2], -ip
   52c68:	andeq	r3, r2, r8, lsr #14
   52c6c:	andeq	r0, r1, fp, asr #20
   52c70:	andeq	r0, r1, r6, ror #20
   52c74:	andeq	r0, r1, r1, lsl #23
   52c78:	andeq	r3, r2, r8, asr r9
   52c7c:	andeq	r3, r2, r8, ror #18
   52c80:	ldrdeq	r3, [r2], -r0
   52c84:	andeq	r0, r1, r0, lsr ip
   52c88:	andeq	r3, r2, r0, lsl #17
   52c8c:	andeq	r3, r2, r8, lsr #17
   52c90:	andeq	r0, r1, fp, lsl #23
   52c94:	andeq	r0, r1, r2, asr #23
   52c98:	andeq	r0, r1, sl, ror sp
   52c9c:	andeq	r0, r1, r1, lsr #27
   52ca0:	push	{r4, r5, fp, lr}
   52ca4:	add	fp, sp, #8
   52ca8:	sub	sp, sp, #8
   52cac:	mov	r5, r0
   52cb0:	mov	r0, #4096	; 0x1000
   52cb4:	bl	44994 <bcmp@plt+0x326b8>
   52cb8:	mov	r4, r0
   52cbc:	mov	r0, r5
   52cc0:	mov	r2, #1
   52cc4:	mov	r1, r4
   52cc8:	bl	4eeb0 <bcmp@plt+0x3cbd4>
   52ccc:	cmn	r0, #2
   52cd0:	beq	52d7c <bcmp@plt+0x40aa0>
   52cd4:	cmn	r0, #1
   52cd8:	bne	52ce8 <bcmp@plt+0x40a0c>
   52cdc:	ldr	r1, [pc, #168]	; 52d8c <bcmp@plt+0x40ab0>
   52ce0:	add	r1, pc, r1
   52ce4:	b	52d18 <bcmp@plt+0x40a3c>
   52ce8:	ldr	r1, [r4, #4]
   52cec:	sub	r0, r0, #8
   52cf0:	cmp	r1, r0
   52cf4:	bcs	52d0c <bcmp@plt+0x40a30>
   52cf8:	ldr	r1, [pc, #144]	; 52d90 <bcmp@plt+0x40ab4>
   52cfc:	mov	r0, #3
   52d00:	add	r1, pc, r1
   52d04:	bl	40d10 <bcmp@plt+0x2ea34>
   52d08:	b	52d24 <bcmp@plt+0x40a48>
   52d0c:	bls	52d24 <bcmp@plt+0x40a48>
   52d10:	ldr	r1, [pc, #124]	; 52d94 <bcmp@plt+0x40ab8>
   52d14:	add	r1, pc, r1
   52d18:	mov	r0, #2
   52d1c:	bl	40d10 <bcmp@plt+0x2ea34>
   52d20:	b	52d7c <bcmp@plt+0x40aa0>
   52d24:	mov	r0, r4
   52d28:	bl	528f0 <bcmp@plt+0x40614>
   52d2c:	cmp	r0, #0
   52d30:	beq	52d4c <bcmp@plt+0x40a70>
   52d34:	mov	r3, r0
   52d38:	add	r2, r4, #8
   52d3c:	mov	r0, r5
   52d40:	mov	r1, r4
   52d44:	blx	r3
   52d48:	b	52d7c <bcmp@plt+0x40aa0>
   52d4c:	ldrb	r1, [r4]
   52d50:	ldrb	r2, [r4, #1]
   52d54:	ldrb	r3, [r4, #2]
   52d58:	mov	r0, #1
   52d5c:	str	r0, [sp]
   52d60:	add	r0, sp, #4
   52d64:	bl	4ee5c <bcmp@plt+0x3cb80>
   52d68:	ldr	r1, [sp, #4]
   52d6c:	mov	r2, r0
   52d70:	mov	r0, r5
   52d74:	mov	r3, #0
   52d78:	bl	4efac <bcmp@plt+0x3ccd0>
   52d7c:	mov	r0, r4
   52d80:	bl	11f10 <free@plt>
   52d84:	sub	sp, fp, #8
   52d88:	pop	{r4, r5, fp, pc}
   52d8c:			; <UNDEFINED> instruction: 0x00010ab2
   52d90:	andeq	r0, r1, fp, asr #21
   52d94:	andeq	r0, r1, r6, ror #21
   52d98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52d9c:	add	fp, sp, #28
   52da0:	sub	sp, sp, #20
   52da4:	mov	r4, r1
   52da8:	ldr	r1, [pc, #672]	; 53050 <bcmp@plt+0x40d74>
   52dac:	mov	r6, r3
   52db0:	mov	r7, r2
   52db4:	mov	r5, r0
   52db8:	add	r1, pc, r1
   52dbc:	bl	121c8 <cfg_getstr@plt>
   52dc0:	cmp	r0, #0
   52dc4:	beq	53040 <bcmp@plt+0x40d64>
   52dc8:	str	r7, [sp, #8]
   52dcc:	mov	r0, r5
   52dd0:	ldr	r1, [pc, #636]	; 53054 <bcmp@plt+0x40d78>
   52dd4:	add	r1, pc, r1
   52dd8:	bl	121c8 <cfg_getstr@plt>
   52ddc:	bl	12030 <strdup@plt>
   52de0:	str	r0, [r4]
   52de4:	mov	r0, r5
   52de8:	ldr	r1, [pc, #616]	; 53058 <bcmp@plt+0x40d7c>
   52dec:	add	r1, pc, r1
   52df0:	bl	1218c <cfg_getint@plt>
   52df4:	cmp	r6, #0
   52df8:	str	r0, [r4, #8]
   52dfc:	bne	52e14 <bcmp@plt+0x40b38>
   52e00:	ldr	r1, [pc, #596]	; 5305c <bcmp@plt+0x40d80>
   52e04:	mov	r0, r5
   52e08:	add	r1, pc, r1
   52e0c:	bl	1218c <cfg_getint@plt>
   52e10:	str	r0, [r4, #4]
   52e14:	ldr	r1, [pc, #580]	; 53060 <bcmp@plt+0x40d84>
   52e18:	mov	r0, r5
   52e1c:	add	r1, pc, r1
   52e20:	bl	12120 <cfg_size@plt>
   52e24:	cmp	r0, #0
   52e28:	str	r4, [sp, #12]
   52e2c:	beq	52f14 <bcmp@plt+0x40c38>
   52e30:	ldr	r7, [pc, #556]	; 53064 <bcmp@plt+0x40d88>
   52e34:	ldr	r6, [pc, #556]	; 53068 <bcmp@plt+0x40d8c>
   52e38:	mov	r9, #0
   52e3c:	add	r7, pc, r7
   52e40:	add	r6, pc, r6
   52e44:	mov	r0, r5
   52e48:	mov	r1, r7
   52e4c:	mov	r2, r9
   52e50:	bl	12198 <cfg_getnsec@plt>
   52e54:	mov	r1, r6
   52e58:	mov	sl, r0
   52e5c:	bl	121c8 <cfg_getstr@plt>
   52e60:	cmp	r0, #0
   52e64:	beq	5301c <bcmp@plt+0x40d40>
   52e68:	mov	r0, sl
   52e6c:	mov	r1, r6
   52e70:	bl	121c8 <cfg_getstr@plt>
   52e74:	str	r0, [sp, #16]
   52e78:	mov	r0, sl
   52e7c:	ldr	r1, [pc, #492]	; 53070 <bcmp@plt+0x40d94>
   52e80:	add	r1, pc, r1
   52e84:	bl	1218c <cfg_getint@plt>
   52e88:	ldr	r1, [pc, #484]	; 53074 <bcmp@plt+0x40d98>
   52e8c:	mov	r4, r0
   52e90:	mov	r0, sl
   52e94:	add	r1, pc, r1
   52e98:	bl	1218c <cfg_getint@plt>
   52e9c:	ldr	r1, [pc, #468]	; 53078 <bcmp@plt+0x40d9c>
   52ea0:	mov	r8, r5
   52ea4:	mov	r5, r6
   52ea8:	mov	r6, r7
   52eac:	mov	r7, r0
   52eb0:	mov	r0, sl
   52eb4:	add	r1, pc, r1
   52eb8:	bl	122b8 <cfg_getbool@plt>
   52ebc:	cmp	r0, #0
   52ec0:	mov	r1, #0
   52ec4:	uxtb	r2, r7
   52ec8:	mov	r3, #255	; 0xff
   52ecc:	mov	r7, r6
   52ed0:	mov	r6, r5
   52ed4:	mov	r5, r8
   52ed8:	movwne	r0, #1
   52edc:	str	r1, [sp]
   52ee0:	uxtb	r1, r4
   52ee4:	ldr	r4, [sp, #12]
   52ee8:	str	r0, [sp, #4]
   52eec:	ldr	r0, [sp, #16]
   52ef0:	bl	139d4 <bcmp@plt+0x16f8>
   52ef4:	ldr	r1, [r4, #12]
   52ef8:	bl	3ded0 <bcmp@plt+0x2bbf4>
   52efc:	mov	r0, r8
   52f00:	mov	r1, r7
   52f04:	bl	12120 <cfg_size@plt>
   52f08:	add	r9, r9, #1
   52f0c:	cmp	r9, r0
   52f10:	bcc	52e44 <bcmp@plt+0x40b68>
   52f14:	ldr	r0, [sp, #8]
   52f18:	mov	r6, #1
   52f1c:	cmp	r0, #0
   52f20:	beq	53044 <bcmp@plt+0x40d68>
   52f24:	ldr	r1, [pc, #336]	; 5307c <bcmp@plt+0x40da0>
   52f28:	mov	r0, r5
   52f2c:	add	r1, pc, r1
   52f30:	bl	12120 <cfg_size@plt>
   52f34:	cmp	r0, #0
   52f38:	beq	53044 <bcmp@plt+0x40d68>
   52f3c:	ldr	r6, [pc, #316]	; 53080 <bcmp@plt+0x40da4>
   52f40:	ldr	r7, [pc, #316]	; 53084 <bcmp@plt+0x40da8>
   52f44:	mov	sl, #0
   52f48:	add	r6, pc, r6
   52f4c:	add	r7, pc, r7
   52f50:	mov	r0, r5
   52f54:	mov	r1, r6
   52f58:	mov	r2, sl
   52f5c:	bl	12198 <cfg_getnsec@plt>
   52f60:	ldr	r1, [pc, #288]	; 53088 <bcmp@plt+0x40dac>
   52f64:	mov	r9, r0
   52f68:	add	r1, pc, r1
   52f6c:	bl	1218c <cfg_getint@plt>
   52f70:	mov	r8, r0
   52f74:	mov	r0, r9
   52f78:	mov	r1, r7
   52f7c:	bl	121c8 <cfg_getstr@plt>
   52f80:	cmp	r0, #0
   52f84:	beq	5302c <bcmp@plt+0x40d50>
   52f88:	mov	r0, r9
   52f8c:	mov	r1, r7
   52f90:	bl	121c8 <cfg_getstr@plt>
   52f94:	str	r0, [sp, #16]
   52f98:	mov	r0, r9
   52f9c:	ldr	r1, [pc, #236]	; 53090 <bcmp@plt+0x40db4>
   52fa0:	add	r1, pc, r1
   52fa4:	bl	1218c <cfg_getint@plt>
   52fa8:	ldr	r1, [pc, #228]	; 53094 <bcmp@plt+0x40db8>
   52fac:	mov	r4, r7
   52fb0:	mov	r7, r6
   52fb4:	mov	r6, r0
   52fb8:	mov	r0, r9
   52fbc:	add	r1, pc, r1
   52fc0:	bl	1218c <cfg_getint@plt>
   52fc4:	uxtb	r3, r0
   52fc8:	ldr	r0, [sp, #16]
   52fcc:	mov	r1, #255	; 0xff
   52fd0:	uxtb	r2, r6
   52fd4:	mov	r6, r7
   52fd8:	mov	r7, r4
   52fdc:	ldr	r4, [sp, #12]
   52fe0:	str	r1, [sp]
   52fe4:	mov	r1, #0
   52fe8:	str	r1, [sp, #4]
   52fec:	mov	r1, r8
   52ff0:	bl	13af8 <bcmp@plt+0x181c>
   52ff4:	ldr	r1, [r4, #16]
   52ff8:	bl	3ded0 <bcmp@plt+0x2bbf4>
   52ffc:	mov	r0, r5
   53000:	mov	r1, r6
   53004:	bl	12120 <cfg_size@plt>
   53008:	add	sl, sl, #1
   5300c:	cmp	sl, r0
   53010:	bcc	52f50 <bcmp@plt+0x40c74>
   53014:	mov	r6, #1
   53018:	b	53044 <bcmp@plt+0x40d68>
   5301c:	ldr	r2, [r4]
   53020:	ldr	r1, [pc, #68]	; 5306c <bcmp@plt+0x40d90>
   53024:	add	r1, pc, r1
   53028:	b	53038 <bcmp@plt+0x40d5c>
   5302c:	ldr	r2, [r4]
   53030:	ldr	r1, [pc, #84]	; 5308c <bcmp@plt+0x40db0>
   53034:	add	r1, pc, r1
   53038:	mov	r0, #3
   5303c:	bl	40d10 <bcmp@plt+0x2ea34>
   53040:	mov	r6, #0
   53044:	mov	r0, r6
   53048:	sub	sp, fp, #28
   5304c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53050:	andeq	r0, r1, r2, ror sl
   53054:	andeq	r0, r1, r6, asr sl
   53058:	strdeq	ip, [r0], -r8
   5305c:	andeq	pc, r0, r4, lsl sl	; <UNPREDICTABLE>
   53060:	andeq	r3, r0, r7, asr r2
   53064:	andeq	r3, r0, r7, lsr r2
   53068:	andeq	r6, r0, r8, lsr r8
   5306c:	andeq	r0, r1, r1, lsl r8
   53070:	andeq	r3, r0, r5, asr #16
   53074:	andeq	pc, r0, r1, asr #19
   53078:	andeq	r1, r1, sl, ror #19
   5307c:	andeq	r0, r1, r6, asr #18
   53080:	andeq	r0, r1, sl, lsr #18
   53084:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   53088:	andeq	r0, r1, r5, lsl r9
   5308c:	andeq	r0, r1, r4, asr r8
   53090:	andeq	r3, r0, r5, lsr #14
   53094:	muleq	r0, r9, r8
   53098:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5309c:	add	fp, sp, #24
   530a0:	mov	r4, r3
   530a4:	mov	r8, r2
   530a8:	mov	r7, r1
   530ac:	mov	r6, r0
   530b0:	bl	135ac <bcmp@plt+0x12d0>
   530b4:	ldr	r3, [fp, #8]
   530b8:	mov	r5, r0
   530bc:	mov	r0, r6
   530c0:	mov	r2, r4
   530c4:	mov	r1, r5
   530c8:	bl	52d98 <bcmp@plt+0x40abc>
   530cc:	cmp	r0, #1
   530d0:	bne	530fc <bcmp@plt+0x40e20>
   530d4:	mov	r0, r7
   530d8:	mov	r1, r8
   530dc:	mov	r2, r5
   530e0:	mov	r3, r4
   530e4:	bl	14e6c <bcmp@plt+0x2b90>
   530e8:	mov	r4, r0
   530ec:	mov	r0, r5
   530f0:	bl	13670 <bcmp@plt+0x1394>
   530f4:	mov	r0, r4
   530f8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   530fc:	mov	r0, #0
   53100:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   53104:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53108:	add	fp, sp, #28
   5310c:	sub	sp, sp, #20
   53110:	str	r1, [sp, #16]
   53114:	ldr	r1, [pc, #292]	; 53240 <bcmp@plt+0x40f64>
   53118:	str	r0, [sp, #12]
   5311c:	add	r1, pc, r1
   53120:	bl	12120 <cfg_size@plt>
   53124:	cmp	r0, #1
   53128:	str	r0, [sp, #8]
   5312c:	blt	53234 <bcmp@plt+0x40f58>
   53130:	ldr	r6, [pc, #268]	; 53244 <bcmp@plt+0x40f68>
   53134:	mov	r7, #0
   53138:	add	r6, pc, r6
   5313c:	b	53170 <bcmp@plt+0x40e94>
   53140:	mov	r0, r8
   53144:	mov	r1, r6
   53148:	bl	121c8 <cfg_getstr@plt>
   5314c:	ldr	r1, [pc, #268]	; 53260 <bcmp@plt+0x40f84>
   53150:	mov	r2, r0
   53154:	mov	r0, #3
   53158:	add	r1, pc, r1
   5315c:	bl	40d10 <bcmp@plt+0x2ea34>
   53160:	ldr	r0, [sp, #8]
   53164:	add	r7, r7, #1
   53168:	cmp	r0, r7
   5316c:	beq	53234 <bcmp@plt+0x40f58>
   53170:	ldr	r0, [sp, #12]
   53174:	ldr	r1, [pc, #204]	; 53248 <bcmp@plt+0x40f6c>
   53178:	mov	r2, r7
   5317c:	add	r1, pc, r1
   53180:	bl	12198 <cfg_getnsec@plt>
   53184:	mov	r8, r0
   53188:	ldr	r0, [sp, #16]
   5318c:	mov	r1, r6
   53190:	ldr	sl, [r0, #72]	; 0x48
   53194:	mov	r0, r8
   53198:	bl	121c8 <cfg_getstr@plt>
   5319c:	ldr	r1, [pc, #168]	; 5324c <bcmp@plt+0x40f70>
   531a0:	mov	r9, r0
   531a4:	mov	r0, r8
   531a8:	add	r1, pc, r1
   531ac:	bl	1218c <cfg_getint@plt>
   531b0:	ldr	r1, [pc, #152]	; 53250 <bcmp@plt+0x40f74>
   531b4:	mov	r4, r0
   531b8:	mov	r0, r8
   531bc:	add	r1, pc, r1
   531c0:	bl	121c8 <cfg_getstr@plt>
   531c4:	ldr	r1, [pc, #136]	; 53254 <bcmp@plt+0x40f78>
   531c8:	mov	r5, r0
   531cc:	mov	r0, r8
   531d0:	add	r1, pc, r1
   531d4:	bl	122b8 <cfg_getbool@plt>
   531d8:	cmp	r0, #0
   531dc:	mov	r1, r9
   531e0:	mov	r2, r4
   531e4:	mov	r3, r5
   531e8:	movwne	r0, #1
   531ec:	str	r0, [sp]
   531f0:	mov	r0, sl
   531f4:	bl	140a8 <bcmp@plt+0x1dcc>
   531f8:	cmp	r0, #1
   531fc:	bne	53140 <bcmp@plt+0x40e64>
   53200:	ldr	r0, [pc, #80]	; 53258 <bcmp@plt+0x40f7c>
   53204:	ldr	r0, [pc, r0]
   53208:	ldr	r0, [r0]
   5320c:	cmp	r0, #1
   53210:	blt	53160 <bcmp@plt+0x40e84>
   53214:	mov	r0, r8
   53218:	mov	r1, r6
   5321c:	bl	121c8 <cfg_getstr@plt>
   53220:	ldr	r1, [pc, #52]	; 5325c <bcmp@plt+0x40f80>
   53224:	mov	r2, r0
   53228:	mov	r0, #5
   5322c:	add	r1, pc, r1
   53230:	b	5315c <bcmp@plt+0x40e80>
   53234:	mov	r0, #1
   53238:	sub	sp, fp, #28
   5323c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53240:	andeq	pc, r0, ip, lsl #15
   53244:	andeq	r6, r0, r0, asr #10
   53248:	andeq	pc, r0, ip, lsr #14
   5324c:	andeq	pc, r0, lr, asr #14
   53250:			; <UNDEFINED> instruction: 0x000039b3
   53254:	andeq	pc, r0, sl, ror #23
   53258:	andeq	r3, r2, r4, lsl #3
   5325c:	muleq	r1, fp, r6
   53260:	andeq	r0, r1, fp, lsl #15
   53264:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53268:	add	fp, sp, #28
   5326c:	sub	sp, sp, #12
   53270:	mov	r6, r0
   53274:	ldr	r0, [r1, #32]
   53278:	mov	r4, r1
   5327c:	mov	r1, #2
   53280:	bl	17b2c <bcmp@plt+0x5850>
   53284:	str	r0, [sp, #8]
   53288:	ldr	r0, [r4, #32]
   5328c:	mov	r1, #10
   53290:	str	r4, [sp]
   53294:	bl	17b2c <bcmp@plt+0x5850>
   53298:	str	r0, [sp, #4]
   5329c:	mov	r0, r6
   532a0:	ldr	r1, [pc, #660]	; 5353c <bcmp@plt+0x41260>
   532a4:	add	r1, pc, r1
   532a8:	bl	12120 <cfg_size@plt>
   532ac:	cmp	r0, #1
   532b0:	blt	533a0 <bcmp@plt+0x410c4>
   532b4:	ldr	r8, [pc, #644]	; 53540 <bcmp@plt+0x41264>
   532b8:	mov	r4, r0
   532bc:	mov	r5, #0
   532c0:	add	r8, pc, r8
   532c4:	b	532f4 <bcmp@plt+0x41018>
   532c8:	mov	r0, r9
   532cc:	mov	r1, r8
   532d0:	bl	121c8 <cfg_getstr@plt>
   532d4:	ldr	r1, [pc, #640]	; 5355c <bcmp@plt+0x41280>
   532d8:	mov	r2, r0
   532dc:	mov	r0, #2
   532e0:	add	r1, pc, r1
   532e4:	bl	40d10 <bcmp@plt+0x2ea34>
   532e8:	add	r5, r5, #1
   532ec:	cmp	r4, r5
   532f0:	beq	533a0 <bcmp@plt+0x410c4>
   532f4:	ldr	r1, [pc, #584]	; 53544 <bcmp@plt+0x41268>
   532f8:	mov	r0, r6
   532fc:	mov	r2, r5
   53300:	add	r1, pc, r1
   53304:	bl	12198 <cfg_getnsec@plt>
   53308:	mov	r1, r8
   5330c:	mov	r9, r0
   53310:	bl	121c8 <cfg_getstr@plt>
   53314:	cmp	r0, #0
   53318:	beq	53510 <bcmp@plt+0x41234>
   5331c:	mov	r0, r9
   53320:	mov	r1, r8
   53324:	bl	121c8 <cfg_getstr@plt>
   53328:	ldr	r1, [pc, #540]	; 5354c <bcmp@plt+0x41270>
   5332c:	mov	sl, r0
   53330:	mov	r0, r9
   53334:	add	r1, pc, r1
   53338:	bl	1218c <cfg_getint@plt>
   5333c:	ldr	r1, [pc, #524]	; 53550 <bcmp@plt+0x41274>
   53340:	mov	r7, r0
   53344:	mov	r0, r9
   53348:	add	r1, pc, r1
   5334c:	bl	1218c <cfg_getint@plt>
   53350:	mov	r3, r0
   53354:	ldr	r0, [sp, #8]
   53358:	mov	r1, sl
   5335c:	mov	r2, r7
   53360:	bl	141f8 <bcmp@plt+0x1f1c>
   53364:	cmp	r0, #1
   53368:	bne	532c8 <bcmp@plt+0x40fec>
   5336c:	ldr	r0, [pc, #480]	; 53554 <bcmp@plt+0x41278>
   53370:	ldr	r0, [pc, r0]
   53374:	ldr	r0, [r0]
   53378:	cmp	r0, #1
   5337c:	blt	532e8 <bcmp@plt+0x4100c>
   53380:	mov	r0, r9
   53384:	mov	r1, r8
   53388:	bl	121c8 <cfg_getstr@plt>
   5338c:	ldr	r1, [pc, #452]	; 53558 <bcmp@plt+0x4127c>
   53390:	mov	r2, r0
   53394:	mov	r0, #5
   53398:	add	r1, pc, r1
   5339c:	b	532e4 <bcmp@plt+0x41008>
   533a0:	ldr	r1, [pc, #440]	; 53560 <bcmp@plt+0x41284>
   533a4:	mov	r0, r6
   533a8:	add	r1, pc, r1
   533ac:	bl	12120 <cfg_size@plt>
   533b0:	cmp	r0, #1
   533b4:	blt	534a4 <bcmp@plt+0x411c8>
   533b8:	ldr	r7, [pc, #420]	; 53564 <bcmp@plt+0x41288>
   533bc:	mov	r4, r0
   533c0:	mov	r5, #0
   533c4:	add	r7, pc, r7
   533c8:	b	533f8 <bcmp@plt+0x4111c>
   533cc:	mov	r0, r9
   533d0:	mov	r1, r7
   533d4:	bl	121c8 <cfg_getstr@plt>
   533d8:	ldr	r1, [pc, #416]	; 53580 <bcmp@plt+0x412a4>
   533dc:	mov	r2, r0
   533e0:	mov	r0, #2
   533e4:	add	r1, pc, r1
   533e8:	bl	40d10 <bcmp@plt+0x2ea34>
   533ec:	add	r5, r5, #1
   533f0:	cmp	r4, r5
   533f4:	beq	534a4 <bcmp@plt+0x411c8>
   533f8:	ldr	r1, [pc, #360]	; 53568 <bcmp@plt+0x4128c>
   533fc:	mov	r0, r6
   53400:	mov	r2, r5
   53404:	add	r1, pc, r1
   53408:	bl	12198 <cfg_getnsec@plt>
   5340c:	mov	r1, r7
   53410:	mov	r9, r0
   53414:	bl	121c8 <cfg_getstr@plt>
   53418:	cmp	r0, #0
   5341c:	beq	5351c <bcmp@plt+0x41240>
   53420:	mov	r0, r9
   53424:	mov	r1, r7
   53428:	bl	121c8 <cfg_getstr@plt>
   5342c:	ldr	r1, [pc, #316]	; 53570 <bcmp@plt+0x41294>
   53430:	mov	sl, r0
   53434:	mov	r0, r9
   53438:	add	r1, pc, r1
   5343c:	bl	1218c <cfg_getint@plt>
   53440:	ldr	r1, [pc, #300]	; 53574 <bcmp@plt+0x41298>
   53444:	mov	r8, r0
   53448:	mov	r0, r9
   5344c:	add	r1, pc, r1
   53450:	bl	1218c <cfg_getint@plt>
   53454:	mov	r3, r0
   53458:	ldr	r0, [sp, #4]
   5345c:	mov	r1, sl
   53460:	mov	r2, r8
   53464:	bl	141f8 <bcmp@plt+0x1f1c>
   53468:	cmp	r0, #1
   5346c:	bne	533cc <bcmp@plt+0x410f0>
   53470:	ldr	r0, [pc, #256]	; 53578 <bcmp@plt+0x4129c>
   53474:	ldr	r0, [pc, r0]
   53478:	ldr	r0, [r0]
   5347c:	cmp	r0, #1
   53480:	blt	533ec <bcmp@plt+0x41110>
   53484:	mov	r0, r9
   53488:	mov	r1, r7
   5348c:	bl	121c8 <cfg_getstr@plt>
   53490:	ldr	r1, [pc, #228]	; 5357c <bcmp@plt+0x412a0>
   53494:	mov	r2, r0
   53498:	mov	r0, #5
   5349c:	add	r1, pc, r1
   534a0:	b	533e8 <bcmp@plt+0x4110c>
   534a4:	ldr	r4, [sp]
   534a8:	ldr	r1, [r4, #36]	; 0x24
   534ac:	ldr	r0, [r4, #40]	; 0x28
   534b0:	ldr	r2, [r1, #16]
   534b4:	ldr	r1, [sp, #8]
   534b8:	blx	r2
   534bc:	cmp	r0, #1
   534c0:	bne	534e4 <bcmp@plt+0x41208>
   534c4:	ldr	r1, [r4, #36]	; 0x24
   534c8:	ldr	r0, [r4, #40]	; 0x28
   534cc:	ldr	r2, [r1, #16]
   534d0:	ldr	r1, [sp, #4]
   534d4:	blx	r2
   534d8:	mov	r4, #1
   534dc:	cmp	r0, #1
   534e0:	beq	53530 <bcmp@plt+0x41254>
   534e4:	ldr	r0, [pc, #152]	; 53584 <bcmp@plt+0x412a8>
   534e8:	mov	r4, #0
   534ec:	ldr	r0, [pc, r0]
   534f0:	ldr	r0, [r0]
   534f4:	cmp	r0, #1
   534f8:	blt	53530 <bcmp@plt+0x41254>
   534fc:	ldr	r1, [pc, #132]	; 53588 <bcmp@plt+0x412ac>
   53500:	mov	r0, #5
   53504:	add	r1, pc, r1
   53508:	bl	40d10 <bcmp@plt+0x2ea34>
   5350c:	b	53530 <bcmp@plt+0x41254>
   53510:	ldr	r1, [pc, #48]	; 53548 <bcmp@plt+0x4126c>
   53514:	add	r1, pc, r1
   53518:	b	53524 <bcmp@plt+0x41248>
   5351c:	ldr	r1, [pc, #72]	; 5356c <bcmp@plt+0x41290>
   53520:	add	r1, pc, r1
   53524:	mov	r0, #2
   53528:	bl	40d10 <bcmp@plt+0x2ea34>
   5352c:	mov	r4, #0
   53530:	mov	r0, r4
   53534:	sub	sp, fp, #28
   53538:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5353c:	andeq	r0, r1, r8, asr r6
   53540:			; <UNDEFINED> instruction: 0x000063b8
   53544:	strdeq	r0, [r1], -ip
   53548:	strdeq	r0, [r1], -r7
   5354c:	muleq	r0, r1, r3
   53550:	andeq	pc, r0, sp, lsl #10
   53554:	andeq	r3, r2, r8, lsl r0
   53558:			; <UNDEFINED> instruction: 0x000105b7
   5355c:	muleq	r1, r8, r6
   53560:	andeq	r0, r1, r7, ror #11
   53564:			; <UNDEFINED> instruction: 0x000062b4
   53568:	andeq	r0, r1, fp, lsl #11
   5356c:	andeq	r0, r1, lr, ror r4
   53570:	andeq	r3, r0, sp, lsl #5
   53574:	andeq	pc, r0, r9, lsl #8
   53578:	andeq	r2, r2, r4, lsl pc
   5357c:	andeq	r0, r1, r6, asr #10
   53580:	muleq	r1, r4, r5
   53584:	muleq	r2, ip, lr
   53588:	andeq	r0, r1, r7, lsl #10
   5358c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53590:	add	fp, sp, #28
   53594:	sub	sp, sp, #4
   53598:	mov	r4, r1
   5359c:	ldr	r1, [pc, #164]	; 53648 <bcmp@plt+0x4136c>
   535a0:	mov	r5, r0
   535a4:	add	r1, pc, r1
   535a8:	bl	12120 <cfg_size@plt>
   535ac:	cmp	r0, #1
   535b0:	blt	5363c <bcmp@plt+0x41360>
   535b4:	ldr	r8, [pc, #144]	; 5364c <bcmp@plt+0x41370>
   535b8:	ldr	sl, [pc, #144]	; 53650 <bcmp@plt+0x41374>
   535bc:	mov	r6, r0
   535c0:	mov	r7, #0
   535c4:	add	r8, pc, r8
   535c8:	add	sl, pc, sl
   535cc:	b	535ec <bcmp@plt+0x41310>
   535d0:	mov	r0, #2
   535d4:	mov	r1, sl
   535d8:	mov	r2, r9
   535dc:	bl	40d10 <bcmp@plt+0x2ea34>
   535e0:	add	r7, r7, #1
   535e4:	cmp	r6, r7
   535e8:	beq	5363c <bcmp@plt+0x41360>
   535ec:	mov	r0, r5
   535f0:	mov	r1, r8
   535f4:	mov	r2, r7
   535f8:	bl	12150 <cfg_getnstr@plt>
   535fc:	cmp	r0, #0
   53600:	beq	535e0 <bcmp@plt+0x41304>
   53604:	ldr	r1, [r4, #64]	; 0x40
   53608:	mov	r9, r0
   5360c:	bl	13eec <bcmp@plt+0x1c10>
   53610:	cmp	r0, #1
   53614:	bne	535d0 <bcmp@plt+0x412f4>
   53618:	ldr	r0, [pc, #52]	; 53654 <bcmp@plt+0x41378>
   5361c:	ldr	r0, [pc, r0]
   53620:	ldr	r0, [r0]
   53624:	cmp	r0, #1
   53628:	blt	535e0 <bcmp@plt+0x41304>
   5362c:	ldr	r1, [pc, #36]	; 53658 <bcmp@plt+0x4137c>
   53630:	mov	r0, #5
   53634:	add	r1, pc, r1
   53638:	b	535d8 <bcmp@plt+0x412fc>
   5363c:	mov	r0, #1
   53640:	sub	sp, fp, #28
   53644:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53648:	andeq	r0, r1, r4, lsr #9
   5364c:	andeq	r0, r1, r4, lsl #9
   53650:	andeq	r0, r1, r6, lsr #9
   53654:	andeq	r2, r2, ip, ror #26
   53658:	andeq	r0, r1, pc, lsl r4
   5365c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53660:	add	fp, sp, #28
   53664:	sub	sp, sp, #4
   53668:	mov	r5, r1
   5366c:	ldr	r1, [pc, #216]	; 5374c <bcmp@plt+0x41470>
   53670:	mov	r6, r0
   53674:	add	r1, pc, r1
   53678:	bl	12120 <cfg_size@plt>
   5367c:	mov	r7, r0
   53680:	mov	r0, #1
   53684:	cmp	r7, #1
   53688:	blt	5371c <bcmp@plt+0x41440>
   5368c:	ldr	r9, [pc, #188]	; 53750 <bcmp@plt+0x41474>
   53690:	mov	r4, #0
   53694:	add	r9, pc, r9
   53698:	b	536a8 <bcmp@plt+0x413cc>
   5369c:	add	r4, r4, #1
   536a0:	cmp	r7, r4
   536a4:	beq	53718 <bcmp@plt+0x4143c>
   536a8:	mov	r0, r6
   536ac:	mov	r1, r9
   536b0:	mov	r2, r4
   536b4:	bl	12150 <cfg_getnstr@plt>
   536b8:	cmp	r0, #0
   536bc:	beq	5369c <bcmp@plt+0x413c0>
   536c0:	mov	r8, r0
   536c4:	bl	340d4 <bcmp@plt+0x21df8>
   536c8:	mov	sl, r0
   536cc:	mov	r0, r8
   536d0:	mov	r1, sl
   536d4:	bl	3511c <bcmp@plt+0x22e40>
   536d8:	cmp	r0, #1
   536dc:	bne	53724 <bcmp@plt+0x41448>
   536e0:	ldr	r1, [r5, #48]	; 0x30
   536e4:	mov	r0, sl
   536e8:	bl	3dd80 <bcmp@plt+0x2baa4>
   536ec:	ldr	r0, [pc, #100]	; 53758 <bcmp@plt+0x4147c>
   536f0:	ldr	r0, [pc, r0]
   536f4:	ldr	r0, [r0]
   536f8:	cmp	r0, #1
   536fc:	blt	5369c <bcmp@plt+0x413c0>
   53700:	ldr	r1, [pc, #84]	; 5375c <bcmp@plt+0x41480>
   53704:	mov	r0, #5
   53708:	mov	r2, r8
   5370c:	add	r1, pc, r1
   53710:	bl	40d10 <bcmp@plt+0x2ea34>
   53714:	b	5369c <bcmp@plt+0x413c0>
   53718:	mov	r0, #1
   5371c:	sub	sp, fp, #28
   53720:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53724:	mov	r0, sl
   53728:	bl	340dc <bcmp@plt+0x21e00>
   5372c:	ldr	r1, [pc, #32]	; 53754 <bcmp@plt+0x41478>
   53730:	mov	r0, #2
   53734:	mov	r2, r8
   53738:	add	r1, pc, r1
   5373c:	bl	40d10 <bcmp@plt+0x2ea34>
   53740:	mov	r0, #0
   53744:	sub	sp, fp, #28
   53748:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5374c:	andeq	r0, r1, r8, lsr #8
   53750:	andeq	r0, r1, r8, lsl #8
   53754:	andeq	r0, r1, r5, ror r3
   53758:	muleq	r2, r8, ip
   5375c:	andeq	r0, r1, sl, asr #7
   53760:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53764:	add	fp, sp, #28
   53768:	sub	sp, sp, #12
   5376c:	str	r2, [sp, #8]
   53770:	mov	r6, r1
   53774:	mov	r7, r0
   53778:	ldr	r1, [pc, #288]	; 538a0 <bcmp@plt+0x415c4>
   5377c:	add	r1, pc, r1
   53780:	bl	12120 <cfg_size@plt>
   53784:	cmp	r0, #1
   53788:	str	r0, [sp, #4]
   5378c:	blt	53888 <bcmp@plt+0x415ac>
   53790:	mov	sl, #0
   53794:	b	537b0 <bcmp@plt+0x414d4>
   53798:	mov	r0, r9
   5379c:	bl	3ae38 <bcmp@plt+0x28b5c>
   537a0:	ldr	r0, [sp, #4]
   537a4:	add	sl, sl, #1
   537a8:	cmp	r0, sl
   537ac:	beq	53888 <bcmp@plt+0x415ac>
   537b0:	ldr	r1, [pc, #236]	; 538a4 <bcmp@plt+0x415c8>
   537b4:	mov	r0, r7
   537b8:	mov	r2, sl
   537bc:	add	r1, pc, r1
   537c0:	bl	12198 <cfg_getnsec@plt>
   537c4:	mov	r5, r0
   537c8:	bl	135ac <bcmp@plt+0x12d0>
   537cc:	mov	r4, r0
   537d0:	mov	r0, r5
   537d4:	mov	r2, #1
   537d8:	mov	r3, #0
   537dc:	mov	r1, r4
   537e0:	bl	52d98 <bcmp@plt+0x40abc>
   537e4:	cmp	r0, #1
   537e8:	bne	53894 <bcmp@plt+0x415b8>
   537ec:	ldr	r1, [sp, #8]
   537f0:	mov	r0, r6
   537f4:	mov	r2, r4
   537f8:	mov	r3, #1
   537fc:	bl	14e6c <bcmp@plt+0x2b90>
   53800:	mov	r9, r0
   53804:	mov	r0, r4
   53808:	bl	13670 <bcmp@plt+0x1394>
   5380c:	cmp	r9, #0
   53810:	beq	53894 <bcmp@plt+0x415b8>
   53814:	mov	r0, r9
   53818:	bl	4446c <bcmp@plt+0x32190>
   5381c:	cmp	r0, #0
   53820:	beq	53798 <bcmp@plt+0x414bc>
   53824:	ldr	r1, [r6, #36]	; 0x24
   53828:	mov	r8, r0
   5382c:	ldr	r0, [r6, #40]	; 0x28
   53830:	mov	r2, #0
   53834:	ldr	r3, [r1, #8]
   53838:	mov	r1, r8
   5383c:	blx	r3
   53840:	cmp	r0, #1
   53844:	bne	53860 <bcmp@plt+0x41584>
   53848:	mov	r0, r8
   5384c:	mov	r1, r6
   53850:	bl	1598c <bcmp@plt+0x36b0>
   53854:	cmp	r0, #1
   53858:	beq	537a0 <bcmp@plt+0x414c4>
   5385c:	b	5387c <bcmp@plt+0x415a0>
   53860:	mov	r0, r9
   53864:	bl	342fc <bcmp@plt+0x22020>
   53868:	ldr	r1, [pc, #56]	; 538a8 <bcmp@plt+0x415cc>
   5386c:	mov	r2, r0
   53870:	mov	r0, #2
   53874:	add	r1, pc, r1
   53878:	bl	40d10 <bcmp@plt+0x2ea34>
   5387c:	mov	r0, r8
   53880:	bl	44528 <bcmp@plt+0x3224c>
   53884:	b	537a0 <bcmp@plt+0x414c4>
   53888:	mov	r0, #1
   5388c:	sub	sp, fp, #28
   53890:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53894:	mov	r0, #0
   53898:	sub	sp, fp, #28
   5389c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   538a0:	andeq	r0, r1, pc, asr #31
   538a4:	andeq	r0, r1, pc, lsl #31
   538a8:	andeq	r0, r1, r3, lsl #5
   538ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   538b0:	add	fp, sp, #28
   538b4:	sub	sp, sp, #12
   538b8:	str	r3, [sp, #8]
   538bc:	str	r1, [sp, #4]
   538c0:	mov	r7, r0
   538c4:	mov	r9, r2
   538c8:	ldr	r0, [pc, #928]	; 53c70 <bcmp@plt+0x41994>
   538cc:	add	r0, pc, r0
   538d0:	bl	30c44 <bcmp@plt+0x1e968>
   538d4:	str	r0, [r9, #24]
   538d8:	mov	r1, #0
   538dc:	mov	r5, #0
   538e0:	ldr	r2, [r0]
   538e4:	ldr	r0, [pc, #904]	; 53c74 <bcmp@plt+0x41998>
   538e8:	ldr	r0, [pc, r0]
   538ec:	ldr	r0, [r0]
   538f0:	blx	r2
   538f4:	str	r0, [r9, #28]
   538f8:	mov	r0, r7
   538fc:	ldr	r1, [pc, #884]	; 53c78 <bcmp@plt+0x4199c>
   53900:	add	r1, pc, r1
   53904:	bl	121c8 <cfg_getstr@plt>
   53908:	cmp	r0, #0
   5390c:	beq	53984 <bcmp@plt+0x416a8>
   53910:	bl	4ac40 <bcmp@plt+0x38964>
   53914:	ldr	r1, [pc, #864]	; 53c7c <bcmp@plt+0x419a0>
   53918:	mov	r4, r0
   5391c:	add	r1, pc, r1
   53920:	bl	120fc <strcmp@plt>
   53924:	cmp	r0, #0
   53928:	beq	53964 <bcmp@plt+0x41688>
   5392c:	ldr	r1, [pc, #844]	; 53c80 <bcmp@plt+0x419a4>
   53930:	mov	r0, r4
   53934:	add	r1, pc, r1
   53938:	bl	120fc <strcmp@plt>
   5393c:	cmp	r0, #0
   53940:	beq	5396c <bcmp@plt+0x41690>
   53944:	ldr	r1, [pc, #908]	; 53cd8 <bcmp@plt+0x419fc>
   53948:	mov	r0, #2
   5394c:	mov	r2, r4
   53950:	add	r1, pc, r1
   53954:	bl	40d10 <bcmp@plt+0x2ea34>
   53958:	mov	r0, r4
   5395c:	bl	11f10 <free@plt>
   53960:	b	53c64 <bcmp@plt+0x41988>
   53964:	movw	r0, #4341	; 0x10f5
   53968:	b	53974 <bcmp@plt+0x41698>
   5396c:	movw	r0, #4790	; 0x12b6
   53970:	mov	r5, #1
   53974:	strh	r0, [r9, #44]	; 0x2c
   53978:	mov	r0, r4
   5397c:	str	r5, [r9, #40]	; 0x28
   53980:	bl	11f10 <free@plt>
   53984:	ldr	r1, [pc, #760]	; 53c84 <bcmp@plt+0x419a8>
   53988:	mov	r0, r7
   5398c:	add	r1, pc, r1
   53990:	bl	1218c <cfg_getint@plt>
   53994:	cmp	r0, #0
   53998:	mov	r2, #0
   5399c:	movweq	r0, #3
   539a0:	str	r0, [r9, #4]
   539a4:	mov	r0, r7
   539a8:	ldr	r1, [pc, #728]	; 53c88 <bcmp@plt+0x419ac>
   539ac:	add	r1, pc, r1
   539b0:	bl	12198 <cfg_getnsec@plt>
   539b4:	cmp	r0, #0
   539b8:	beq	53a14 <bcmp@plt+0x41738>
   539bc:	ldr	r1, [pc, #712]	; 53c8c <bcmp@plt+0x419b0>
   539c0:	mov	r4, r0
   539c4:	add	r1, pc, r1
   539c8:	bl	1218c <cfg_getint@plt>
   539cc:	mov	r5, r9
   539d0:	str	r0, [r5, #8]!
   539d4:	mov	r0, r4
   539d8:	ldr	r1, [pc, #688]	; 53c90 <bcmp@plt+0x419b4>
   539dc:	add	r1, pc, r1
   539e0:	bl	1218c <cfg_getint@plt>
   539e4:	mov	r6, r9
   539e8:	str	r0, [r6, #12]!
   539ec:	mov	r0, r4
   539f0:	ldr	r1, [pc, #668]	; 53c94 <bcmp@plt+0x419b8>
   539f4:	add	r1, pc, r1
   539f8:	bl	1218c <cfg_getint@plt>
   539fc:	mov	r2, r9
   53a00:	mov	r1, r6
   53a04:	str	r0, [r2, #16]!
   53a08:	mov	r0, r5
   53a0c:	bl	13d00 <bcmp@plt+0x1a24>
   53a10:	b	53a54 <bcmp@plt+0x41778>
   53a14:	ldr	r0, [pc, #636]	; 53c98 <bcmp@plt+0x419bc>
   53a18:	ldr	r0, [pc, r0]
   53a1c:	ldr	r0, [r0]
   53a20:	cmp	r0, #1
   53a24:	blt	53a3c <bcmp@plt+0x41760>
   53a28:	ldr	r1, [pc, #620]	; 53c9c <bcmp@plt+0x419c0>
   53a2c:	mov	r0, #5
   53a30:	mov	r2, #30
   53a34:	add	r1, pc, r1
   53a38:	bl	40d10 <bcmp@plt+0x2ea34>
   53a3c:	mov	r2, #30
   53a40:	mov	r0, #5
   53a44:	mov	r1, #2
   53a48:	str	r2, [r9, #8]
   53a4c:	str	r1, [r9, #12]
   53a50:	str	r0, [r9, #16]
   53a54:	ldr	r1, [pc, #580]	; 53ca0 <bcmp@plt+0x419c4>
   53a58:	mov	r0, r7
   53a5c:	add	r1, pc, r1
   53a60:	bl	12120 <cfg_size@plt>
   53a64:	cmp	r0, #1
   53a68:	blt	53af4 <bcmp@plt+0x41818>
   53a6c:	ldr	r5, [pc, #560]	; 53ca4 <bcmp@plt+0x419c8>
   53a70:	ldr	sl, [pc, #560]	; 53ca8 <bcmp@plt+0x419cc>
   53a74:	mov	r4, r0
   53a78:	mov	r6, #0
   53a7c:	add	r5, pc, r5
   53a80:	add	sl, pc, sl
   53a84:	b	53aa4 <bcmp@plt+0x417c8>
   53a88:	mov	r0, #1
   53a8c:	mov	r1, sl
   53a90:	mov	r2, r8
   53a94:	bl	40d10 <bcmp@plt+0x2ea34>
   53a98:	add	r6, r6, #1
   53a9c:	cmp	r4, r6
   53aa0:	beq	53af4 <bcmp@plt+0x41818>
   53aa4:	mov	r0, r7
   53aa8:	mov	r1, r5
   53aac:	mov	r2, r6
   53ab0:	bl	12150 <cfg_getnstr@plt>
   53ab4:	cmp	r0, #0
   53ab8:	beq	53a98 <bcmp@plt+0x417bc>
   53abc:	ldr	r1, [r9, #32]
   53ac0:	mov	r8, r0
   53ac4:	bl	13eec <bcmp@plt+0x1c10>
   53ac8:	cmp	r0, #1
   53acc:	bne	53a88 <bcmp@plt+0x417ac>
   53ad0:	ldr	r0, [pc, #468]	; 53cac <bcmp@plt+0x419d0>
   53ad4:	ldr	r0, [pc, r0]
   53ad8:	ldr	r0, [r0]
   53adc:	cmp	r0, #1
   53ae0:	blt	53a98 <bcmp@plt+0x417bc>
   53ae4:	ldr	r1, [pc, #452]	; 53cb0 <bcmp@plt+0x419d4>
   53ae8:	mov	r0, #5
   53aec:	add	r1, pc, r1
   53af0:	b	53a90 <bcmp@plt+0x417b4>
   53af4:	ldr	r1, [pc, #440]	; 53cb4 <bcmp@plt+0x419d8>
   53af8:	mov	r0, r7
   53afc:	add	r1, pc, r1
   53b00:	bl	12120 <cfg_size@plt>
   53b04:	cmp	r0, #1
   53b08:	blt	53c34 <bcmp@plt+0x41958>
   53b0c:	mov	r4, r0
   53b10:	mov	r6, #0
   53b14:	b	53b50 <bcmp@plt+0x41874>
   53b18:	ldr	r1, [pc, #432]	; 53cd0 <bcmp@plt+0x419f4>
   53b1c:	mov	r0, r5
   53b20:	add	r1, pc, r1
   53b24:	bl	121c8 <cfg_getstr@plt>
   53b28:	ldr	r1, [pc, #420]	; 53cd4 <bcmp@plt+0x419f8>
   53b2c:	mov	r2, r0
   53b30:	mov	r0, #2
   53b34:	add	r1, pc, r1
   53b38:	bl	40d10 <bcmp@plt+0x2ea34>
   53b3c:	mov	r0, r8
   53b40:	bl	3ae38 <bcmp@plt+0x28b5c>
   53b44:	add	r6, r6, #1
   53b48:	cmp	r4, r6
   53b4c:	beq	53c34 <bcmp@plt+0x41958>
   53b50:	ldr	r1, [pc, #352]	; 53cb8 <bcmp@plt+0x419dc>
   53b54:	mov	r0, r7
   53b58:	mov	r2, r6
   53b5c:	add	r1, pc, r1
   53b60:	bl	12198 <cfg_getnsec@plt>
   53b64:	mov	r5, r0
   53b68:	bl	135ac <bcmp@plt+0x12d0>
   53b6c:	mov	sl, r0
   53b70:	mov	r0, r5
   53b74:	mov	r2, #0
   53b78:	mov	r3, #1
   53b7c:	mov	r1, sl
   53b80:	bl	52d98 <bcmp@plt+0x40abc>
   53b84:	cmp	r0, #1
   53b88:	bne	53c40 <bcmp@plt+0x41964>
   53b8c:	ldmib	sp, {r0, r1}
   53b90:	mov	r2, sl
   53b94:	mov	r3, #0
   53b98:	bl	14e6c <bcmp@plt+0x2b90>
   53b9c:	mov	r8, r0
   53ba0:	mov	r0, sl
   53ba4:	bl	13670 <bcmp@plt+0x1394>
   53ba8:	cmp	r8, #0
   53bac:	beq	53c40 <bcmp@plt+0x41964>
   53bb0:	ldr	r0, [r9, #20]
   53bb4:	mov	r1, r8
   53bb8:	bl	17b24 <bcmp@plt+0x5848>
   53bbc:	cmp	r0, #0
   53bc0:	bne	53b18 <bcmp@plt+0x4183c>
   53bc4:	mov	r0, r9
   53bc8:	mov	r1, r8
   53bcc:	mov	r2, #2
   53bd0:	mov	r3, #1
   53bd4:	bl	1a180 <bcmp@plt+0x7ea4>
   53bd8:	cmp	r0, #0
   53bdc:	beq	53c20 <bcmp@plt+0x41944>
   53be0:	mov	r1, r0
   53be4:	mov	r0, r9
   53be8:	bl	1a27c <bcmp@plt+0x7fa0>
   53bec:	ldr	r0, [pc, #208]	; 53cc4 <bcmp@plt+0x419e8>
   53bf0:	ldr	r0, [pc, r0]
   53bf4:	ldr	r0, [r0]
   53bf8:	cmp	r0, #1
   53bfc:	blt	53b44 <bcmp@plt+0x41868>
   53c00:	mov	r0, r8
   53c04:	bl	342fc <bcmp@plt+0x22020>
   53c08:	ldr	r1, [pc, #184]	; 53cc8 <bcmp@plt+0x419ec>
   53c0c:	mov	r2, r0
   53c10:	mov	r0, #5
   53c14:	add	r1, pc, r1
   53c18:	bl	40d10 <bcmp@plt+0x2ea34>
   53c1c:	b	53b44 <bcmp@plt+0x41868>
   53c20:	ldr	r1, [pc, #164]	; 53ccc <bcmp@plt+0x419f0>
   53c24:	mov	r0, #2
   53c28:	mov	r2, r8
   53c2c:	add	r1, pc, r1
   53c30:	b	53b38 <bcmp@plt+0x4185c>
   53c34:	mov	r0, #1
   53c38:	sub	sp, fp, #28
   53c3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53c40:	ldr	r1, [pc, #116]	; 53cbc <bcmp@plt+0x419e0>
   53c44:	mov	r0, r5
   53c48:	add	r1, pc, r1
   53c4c:	bl	121c8 <cfg_getstr@plt>
   53c50:	ldr	r1, [pc, #104]	; 53cc0 <bcmp@plt+0x419e4>
   53c54:	mov	r2, r0
   53c58:	mov	r0, #2
   53c5c:	add	r1, pc, r1
   53c60:	bl	40d10 <bcmp@plt+0x2ea34>
   53c64:	mov	r0, #0
   53c68:	sub	sp, fp, #28
   53c6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53c70:	andeq	r8, r0, r3, ror #24
   53c74:	andeq	r2, r2, r0, lsl sl
   53c78:	andeq	r7, r0, r5, lsr #25
   53c7c:	andeq	r0, r1, sp, lsr #4
   53c80:	andeq	r0, r1, sl, lsl r2
   53c84:	andeq	r0, r1, fp, ror #3
   53c88:	ldrdeq	r0, [r1], -pc	; <UNPREDICTABLE>
   53c8c:	ldrdeq	r0, [r1], -r4
   53c90:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   53c94:	andeq	r0, r1, fp, asr #3
   53c98:	andeq	r2, r2, r0, ror r9
   53c9c:	andeq	r0, r1, r7, lsr #3
   53ca0:	andeq	pc, r0, r9, lsr #2
   53ca4:	andeq	pc, r0, r9, lsl #2
   53ca8:	ldrdeq	r0, [r1], -lr
   53cac:			; <UNDEFINED> instruction: 0x000228b4
   53cb0:	andeq	r0, r1, r4, asr r1
   53cb4:	andeq	r0, r1, sp, ror r1
   53cb8:	andeq	r0, r1, sp, lsl r1
   53cbc:	andeq	pc, r0, r2, ror #23
   53cc0:	andeq	r0, r1, lr, lsr #32
   53cc4:	muleq	r2, r8, r7
   53cc8:	strheq	r0, [r1], -r9
   53ccc:	andeq	r0, r1, lr, asr r0
   53cd0:	andeq	pc, r0, sl, lsl #26
   53cd4:	ldrdeq	r0, [r1], -sl
   53cd8:	andeq	r0, r1, r8, lsl #4
   53cdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53ce0:	add	fp, sp, #28
   53ce4:	sub	sp, sp, #20
   53ce8:	ldr	r5, [pc, #792]	; 54008 <bcmp@plt+0x41d2c>
   53cec:	mov	r6, r0
   53cf0:	mov	r0, #2
   53cf4:	ldr	r5, [pc, r5]
   53cf8:	mov	r1, r5
   53cfc:	bl	16a88 <bcmp@plt+0x47ac>
   53d00:	cmp	r0, #1
   53d04:	bne	53da8 <bcmp@plt+0x41acc>
   53d08:	mov	r0, r6
   53d0c:	bl	54060 <bcmp@plt+0x41d84>
   53d10:	mov	r4, r0
   53d14:	ldr	r0, [r5]
   53d18:	bl	1980c <bcmp@plt+0x7530>
   53d1c:	mov	r1, r0
   53d20:	add	r2, r0, #12
   53d24:	mov	r0, r6
   53d28:	mov	r3, r4
   53d2c:	str	r1, [sp, #16]
   53d30:	bl	538ac <bcmp@plt+0x415d0>
   53d34:	mov	r5, #0
   53d38:	cmp	r0, #1
   53d3c:	bne	53dbc <bcmp@plt+0x41ae0>
   53d40:	ldr	r1, [pc, #712]	; 54010 <bcmp@plt+0x41d34>
   53d44:	mov	r0, r6
   53d48:	add	r1, pc, r1
   53d4c:	bl	12120 <cfg_size@plt>
   53d50:	cmp	r0, #0
   53d54:	str	r4, [sp, #8]
   53d58:	beq	53f28 <bcmp@plt+0x41c4c>
   53d5c:	ldr	r1, [pc, #688]	; 54014 <bcmp@plt+0x41d38>
   53d60:	mov	r0, r6
   53d64:	add	r1, pc, r1
   53d68:	bl	11eec <cfg_getsec@plt>
   53d6c:	ldr	r1, [pc, #676]	; 54018 <bcmp@plt+0x41d3c>
   53d70:	mov	r7, r0
   53d74:	add	r1, pc, r1
   53d78:	bl	12120 <cfg_size@plt>
   53d7c:	cmp	r0, #0
   53d80:	str	r6, [sp, #4]
   53d84:	beq	53ec8 <bcmp@plt+0x41bec>
   53d88:	mov	r5, r0
   53d8c:	cmp	r0, #1
   53d90:	str	r7, [sp, #12]
   53d94:	blt	53ed8 <bcmp@plt+0x41bfc>
   53d98:	ldr	r6, [pc, #640]	; 54020 <bcmp@plt+0x41d44>
   53d9c:	mov	r7, #0
   53da0:	add	r6, pc, r6
   53da4:	b	53df8 <bcmp@plt+0x41b1c>
   53da8:	ldr	r1, [pc, #604]	; 5400c <bcmp@plt+0x41d30>
   53dac:	mov	r0, #1
   53db0:	add	r1, pc, r1
   53db4:	bl	40d10 <bcmp@plt+0x2ea34>
   53db8:	mov	r5, #0
   53dbc:	mov	r0, r5
   53dc0:	sub	sp, fp, #28
   53dc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53dc8:	mov	r0, sl
   53dcc:	mov	r1, r6
   53dd0:	bl	121c8 <cfg_getstr@plt>
   53dd4:	ldr	r1, [pc, #612]	; 54040 <bcmp@plt+0x41d64>
   53dd8:	mov	r2, r0
   53ddc:	mov	r0, #2
   53de0:	add	r1, pc, r1
   53de4:	bl	40d10 <bcmp@plt+0x2ea34>
   53de8:	mov	r5, r4
   53dec:	add	r7, r7, #1
   53df0:	cmp	r5, r7
   53df4:	beq	53ed8 <bcmp@plt+0x41bfc>
   53df8:	ldr	r0, [sp, #12]
   53dfc:	ldr	r1, [pc, #544]	; 54024 <bcmp@plt+0x41d48>
   53e00:	mov	r2, r7
   53e04:	add	r1, pc, r1
   53e08:	bl	12198 <cfg_getnsec@plt>
   53e0c:	mov	r1, r6
   53e10:	mov	sl, r0
   53e14:	bl	121c8 <cfg_getstr@plt>
   53e18:	cmp	r0, #0
   53e1c:	beq	53fd8 <bcmp@plt+0x41cfc>
   53e20:	mov	r0, sl
   53e24:	mov	r1, r6
   53e28:	mov	r4, r5
   53e2c:	bl	121c8 <cfg_getstr@plt>
   53e30:	ldr	r1, [pc, #496]	; 54028 <bcmp@plt+0x41d4c>
   53e34:	mov	r9, r0
   53e38:	mov	r0, sl
   53e3c:	add	r1, pc, r1
   53e40:	bl	1218c <cfg_getint@plt>
   53e44:	ldr	r1, [pc, #480]	; 5402c <bcmp@plt+0x41d50>
   53e48:	mov	r5, r0
   53e4c:	mov	r0, sl
   53e50:	add	r1, pc, r1
   53e54:	bl	1218c <cfg_getint@plt>
   53e58:	ldr	r1, [pc, #464]	; 54030 <bcmp@plt+0x41d54>
   53e5c:	mov	r8, r0
   53e60:	mov	r0, sl
   53e64:	add	r1, pc, r1
   53e68:	bl	1218c <cfg_getint@plt>
   53e6c:	str	r0, [sp]
   53e70:	ldr	r0, [sp, #16]
   53e74:	mov	r1, r9
   53e78:	mov	r2, r5
   53e7c:	mov	r3, r8
   53e80:	bl	144d4 <bcmp@plt+0x21f8>
   53e84:	cmp	r0, #1
   53e88:	bne	53dc8 <bcmp@plt+0x41aec>
   53e8c:	ldr	r0, [pc, #416]	; 54034 <bcmp@plt+0x41d58>
   53e90:	mov	r5, r4
   53e94:	ldr	r0, [pc, r0]
   53e98:	ldr	r0, [r0]
   53e9c:	cmp	r0, #1
   53ea0:	blt	53dec <bcmp@plt+0x41b10>
   53ea4:	mov	r0, sl
   53ea8:	mov	r1, r6
   53eac:	bl	121c8 <cfg_getstr@plt>
   53eb0:	ldr	r1, [pc, #384]	; 54038 <bcmp@plt+0x41d5c>
   53eb4:	mov	r2, r0
   53eb8:	mov	r0, #5
   53ebc:	add	r1, pc, r1
   53ec0:	bl	40d10 <bcmp@plt+0x2ea34>
   53ec4:	b	53dec <bcmp@plt+0x41b10>
   53ec8:	ldr	r1, [pc, #332]	; 5401c <bcmp@plt+0x41d40>
   53ecc:	mov	r0, #2
   53ed0:	add	r1, pc, r1
   53ed4:	bl	40d10 <bcmp@plt+0x2ea34>
   53ed8:	ldr	r0, [sp, #16]
   53edc:	ldr	r6, [sp, #4]
   53ee0:	ldr	r0, [r0, #64]	; 0x40
   53ee4:	ldr	r0, [r0, #4]
   53ee8:	cmp	r0, #0
   53eec:	bne	53f28 <bcmp@plt+0x41c4c>
   53ef0:	ldr	r1, [pc, #332]	; 54044 <bcmp@plt+0x41d68>
   53ef4:	mov	r0, #2
   53ef8:	add	r1, pc, r1
   53efc:	bl	40d10 <bcmp@plt+0x2ea34>
   53f00:	ldr	r1, [sp, #16]
   53f04:	mov	r5, #0
   53f08:	ldr	r2, [r1, #36]	; 0x24
   53f0c:	ldr	r0, [r1, #40]	; 0x28
   53f10:	ldr	r1, [r1, #64]	; 0x40
   53f14:	ldr	r3, [r2, #8]
   53f18:	mov	r2, #0
   53f1c:	blx	r3
   53f20:	cmp	r0, #1
   53f24:	bne	53fe8 <bcmp@plt+0x41d0c>
   53f28:	ldr	r1, [pc, #284]	; 5404c <bcmp@plt+0x41d70>
   53f2c:	mov	r0, r6
   53f30:	add	r1, pc, r1
   53f34:	bl	12120 <cfg_size@plt>
   53f38:	cmp	r0, #1
   53f3c:	blt	53fc8 <bcmp@plt+0x41cec>
   53f40:	mov	r7, r0
   53f44:	mov	r5, #0
   53f48:	mov	r9, #0
   53f4c:	ldr	r1, [pc, #252]	; 54050 <bcmp@plt+0x41d74>
   53f50:	mov	r0, r6
   53f54:	mov	r2, r9
   53f58:	mov	r4, r6
   53f5c:	add	r1, pc, r1
   53f60:	bl	12198 <cfg_getnsec@plt>
   53f64:	ldr	r1, [pc, #232]	; 54054 <bcmp@plt+0x41d78>
   53f68:	mov	sl, r0
   53f6c:	add	r1, pc, r1
   53f70:	bl	121c8 <cfg_getstr@plt>
   53f74:	ldr	r1, [pc, #220]	; 54058 <bcmp@plt+0x41d7c>
   53f78:	mov	r8, r0
   53f7c:	mov	r0, sl
   53f80:	add	r1, pc, r1
   53f84:	bl	121c8 <cfg_getstr@plt>
   53f88:	ldr	r1, [pc, #204]	; 5405c <bcmp@plt+0x41d80>
   53f8c:	mov	r6, r0
   53f90:	mov	r0, sl
   53f94:	add	r1, pc, r1
   53f98:	bl	121c8 <cfg_getstr@plt>
   53f9c:	mov	r3, r0
   53fa0:	ldr	r0, [sp, #16]
   53fa4:	mov	r1, r8
   53fa8:	mov	r2, r6
   53fac:	bl	15e50 <bcmp@plt+0x3b74>
   53fb0:	cmp	r0, #1
   53fb4:	bne	53dbc <bcmp@plt+0x41ae0>
   53fb8:	add	r9, r9, #1
   53fbc:	mov	r6, r4
   53fc0:	cmp	r7, r9
   53fc4:	bne	53f4c <bcmp@plt+0x41c70>
   53fc8:	ldr	r0, [sp, #8]
   53fcc:	bl	49794 <bcmp@plt+0x374b8>
   53fd0:	mov	r5, #1
   53fd4:	b	53dbc <bcmp@plt+0x41ae0>
   53fd8:	ldr	r1, [pc, #92]	; 5403c <bcmp@plt+0x41d60>
   53fdc:	mov	r0, #2
   53fe0:	add	r1, pc, r1
   53fe4:	b	53db4 <bcmp@plt+0x41ad8>
   53fe8:	ldr	r1, [pc, #88]	; 54048 <bcmp@plt+0x41d6c>
   53fec:	mov	r0, #2
   53ff0:	add	r1, pc, r1
   53ff4:	bl	40d10 <bcmp@plt+0x2ea34>
   53ff8:	ldr	r0, [sp, #16]
   53ffc:	ldr	r0, [r0, #64]	; 0x40
   54000:	bl	44528 <bcmp@plt+0x3224c>
   54004:	b	53dbc <bcmp@plt+0x41ae0>
   54008:	andeq	r2, r2, r4, lsl #12
   5400c:			; <UNDEFINED> instruction: 0x0000ffb5
   54010:	andeq	r0, r1, sp, lsr r0
   54014:	andeq	r0, r1, r1, lsr #32
   54018:	andeq	r0, r1, ip, lsl r0
   5401c:	andeq	pc, r0, sl, asr #29
   54020:	andeq	r0, r1, sl, lsr #32
   54024:	andeq	pc, r0, ip, lsl #31
   54028:	andeq	pc, r0, r1, asr #20
   5402c:	andeq	r2, r0, r5, ror r8
   54030:	strdeq	lr, [r0], -r1
   54034:	strdeq	r2, [r2], -r4
   54038:	andeq	pc, r0, r0, asr pc	; <UNPREDICTABLE>
   5403c:	strdeq	pc, [r0], -r0
   54040:	andeq	r0, r1, ip, asr #32
   54044:	andeq	pc, r0, r5, asr pc	; <UNPREDICTABLE>
   54048:	muleq	r0, r9, r7
   5404c:	andeq	pc, r0, r9, ror #30
   54050:	andeq	pc, r0, sp, lsr pc	; <UNPREDICTABLE>
   54054:	andeq	r5, r0, ip, lsl #14
   54058:	andeq	r2, r0, pc, ror #23
   5405c:	andeq	pc, r0, r1, lsl pc	; <UNPREDICTABLE>
   54060:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54064:	add	fp, sp, #28
   54068:	sub	sp, sp, #20
   5406c:	mov	r5, r0
   54070:	ldr	r0, [pc, #1504]	; 54658 <bcmp@plt+0x4237c>
   54074:	ldr	r0, [pc, r0]
   54078:	bl	49148 <bcmp@plt+0x36e6c>
   5407c:	str	r0, [sp, #8]
   54080:	mov	r0, r5
   54084:	ldr	r1, [pc, #1488]	; 5465c <bcmp@plt+0x42380>
   54088:	add	r1, pc, r1
   5408c:	bl	12120 <cfg_size@plt>
   54090:	cmp	r0, #0
   54094:	str	r5, [sp, #12]
   54098:	beq	54324 <bcmp@plt+0x42048>
   5409c:	ldr	sl, [pc, #1468]	; 54660 <bcmp@plt+0x42384>
   540a0:	ldr	r8, [pc, #1468]	; 54664 <bcmp@plt+0x42388>
   540a4:	ldr	r6, [pc, #1468]	; 54668 <bcmp@plt+0x4238c>
   540a8:	ldr	r4, [pc, #1468]	; 5466c <bcmp@plt+0x42390>
   540ac:	mov	r7, #0
   540b0:	add	sl, pc, sl
   540b4:	add	r8, pc, r8
   540b8:	add	r6, pc, r6
   540bc:	add	r4, pc, r4
   540c0:	b	540ec <bcmp@plt+0x41e10>
   540c4:	ldr	r1, [pc, #1444]	; 54670 <bcmp@plt+0x42394>
   540c8:	mov	r0, #3
   540cc:	add	r1, pc, r1
   540d0:	bl	40d10 <bcmp@plt+0x2ea34>
   540d4:	mov	r0, r5
   540d8:	mov	r1, sl
   540dc:	bl	12120 <cfg_size@plt>
   540e0:	add	r7, r7, #1
   540e4:	cmp	r7, r0
   540e8:	bcs	54324 <bcmp@plt+0x42048>
   540ec:	mov	r0, r5
   540f0:	mov	r1, sl
   540f4:	mov	r2, r7
   540f8:	bl	12198 <cfg_getnsec@plt>
   540fc:	mov	r1, r8
   54100:	mov	r9, r0
   54104:	bl	121c8 <cfg_getstr@plt>
   54108:	cmp	r0, #0
   5410c:	beq	540c4 <bcmp@plt+0x41de8>
   54110:	str	r0, [sp, #4]
   54114:	mov	r0, r9
   54118:	mov	r1, r6
   5411c:	bl	12120 <cfg_size@plt>
   54120:	cmp	r0, #0
   54124:	beq	542e4 <bcmp@plt+0x42008>
   54128:	bl	3a018 <bcmp@plt+0x27d3c>
   5412c:	str	r0, [sp, #16]
   54130:	mov	r0, r9
   54134:	mov	r1, r6
   54138:	bl	12120 <cfg_size@plt>
   5413c:	cmp	r0, #0
   54140:	beq	5426c <bcmp@plt+0x41f90>
   54144:	mov	r5, #0
   54148:	b	541ec <bcmp@plt+0x41f10>
   5414c:	ldr	r1, [pc, #1320]	; 5467c <bcmp@plt+0x423a0>
   54150:	mov	r0, r8
   54154:	add	r1, pc, r1
   54158:	bl	122b8 <cfg_getbool@plt>
   5415c:	ldrb	r1, [sl]
   54160:	cmp	r0, #0
   54164:	movwne	r0, #1
   54168:	and	r1, r1, #254	; 0xfe
   5416c:	orr	r0, r1, r0
   54170:	strb	r0, [sl]
   54174:	mov	r0, r8
   54178:	ldr	r1, [pc, #1280]	; 54680 <bcmp@plt+0x423a4>
   5417c:	add	r1, pc, r1
   54180:	bl	122b8 <cfg_getbool@plt>
   54184:	ldrb	r1, [sl]
   54188:	cmp	r0, #0
   5418c:	movwne	r0, #1
   54190:	and	r1, r1, #253	; 0xfd
   54194:	orr	r0, r1, r0, lsl #1
   54198:	strb	r0, [sl]
   5419c:	mov	r0, r8
   541a0:	ldr	r1, [pc, #1244]	; 54684 <bcmp@plt+0x423a8>
   541a4:	add	r1, pc, r1
   541a8:	bl	122b8 <cfg_getbool@plt>
   541ac:	ldrb	r1, [sl]
   541b0:	cmp	r0, #0
   541b4:	movwne	r0, #1
   541b8:	and	r1, r1, #251	; 0xfb
   541bc:	orr	r0, r1, r0, lsl #2
   541c0:	strb	r0, [sl]
   541c4:	ldr	r0, [sp, #16]
   541c8:	ldr	r1, [r0]
   541cc:	mov	r0, sl
   541d0:	bl	3ded0 <bcmp@plt+0x2bbf4>
   541d4:	mov	r0, r9
   541d8:	mov	r1, r6
   541dc:	bl	12120 <cfg_size@plt>
   541e0:	add	r5, r5, #1
   541e4:	cmp	r5, r0
   541e8:	bcs	5426c <bcmp@plt+0x41f90>
   541ec:	mov	r0, r9
   541f0:	mov	r1, r6
   541f4:	mov	r2, r5
   541f8:	bl	12198 <cfg_getnsec@plt>
   541fc:	mov	r1, r4
   54200:	mov	r8, r0
   54204:	bl	121c8 <cfg_getstr@plt>
   54208:	cmp	r0, #0
   5420c:	beq	542f4 <bcmp@plt+0x42018>
   54210:	mov	r0, #8
   54214:	bl	44994 <bcmp@plt+0x326b8>
   54218:	mov	sl, r0
   5421c:	bl	340d4 <bcmp@plt+0x21df8>
   54220:	str	r0, [sl, #4]
   54224:	mov	r0, r8
   54228:	mov	r1, r4
   5422c:	bl	121c8 <cfg_getstr@plt>
   54230:	ldr	r1, [sl, #4]
   54234:	bl	350f8 <bcmp@plt+0x22e1c>
   54238:	cmp	r0, #1
   5423c:	beq	5414c <bcmp@plt+0x41e70>
   54240:	mov	r0, sl
   54244:	bl	3a048 <bcmp@plt+0x27d6c>
   54248:	mov	r0, r8
   5424c:	mov	r1, r4
   54250:	bl	121c8 <cfg_getstr@plt>
   54254:	ldr	r1, [pc, #1052]	; 54678 <bcmp@plt+0x4239c>
   54258:	mov	r2, r0
   5425c:	mov	r0, #3
   54260:	add	r1, pc, r1
   54264:	bl	40d10 <bcmp@plt+0x2ea34>
   54268:	b	541d4 <bcmp@plt+0x41ef8>
   5426c:	mov	r0, #3
   54270:	bl	34018 <bcmp@plt+0x21d3c>
   54274:	mov	r1, #10
   54278:	mov	r8, r0
   5427c:	bl	34fe8 <bcmp@plt+0x22d0c>
   54280:	ldr	r1, [sp, #16]
   54284:	mov	r0, r8
   54288:	bl	34fd8 <bcmp@plt+0x22cfc>
   5428c:	ldr	r0, [pc, #1012]	; 54688 <bcmp@plt+0x423ac>
   54290:	ldr	r0, [pc, r0]
   54294:	ldr	r5, [sp, #12]
   54298:	ldr	r0, [r0]
   5429c:	ldr	sl, [pc, #1000]	; 5468c <bcmp@plt+0x423b0>
   542a0:	cmp	r0, #1
   542a4:	add	sl, pc, sl
   542a8:	blt	542c8 <bcmp@plt+0x41fec>
   542ac:	mov	r0, r8
   542b0:	bl	342fc <bcmp@plt+0x22020>
   542b4:	ldr	r1, [pc, #980]	; 54690 <bcmp@plt+0x423b4>
   542b8:	mov	r2, r0
   542bc:	mov	r0, #5
   542c0:	add	r1, pc, r1
   542c4:	bl	40d10 <bcmp@plt+0x2ea34>
   542c8:	ldr	r0, [sp, #4]
   542cc:	bl	12030 <strdup@plt>
   542d0:	mov	r1, r0
   542d4:	ldr	r0, [sp, #8]
   542d8:	mov	r2, r8
   542dc:	bl	4917c <bcmp@plt+0x36ea0>
   542e0:	b	54318 <bcmp@plt+0x4203c>
   542e4:	ldr	r1, [pc, #904]	; 54674 <bcmp@plt+0x42398>
   542e8:	mov	r0, #3
   542ec:	add	r1, pc, r1
   542f0:	b	540d0 <bcmp@plt+0x41df4>
   542f4:	ldr	r1, [pc, #1012]	; 546f0 <bcmp@plt+0x42414>
   542f8:	mov	r0, #3
   542fc:	add	r1, pc, r1
   54300:	bl	40d10 <bcmp@plt+0x2ea34>
   54304:	ldr	r0, [sp, #16]
   54308:	bl	36204 <bcmp@plt+0x23f28>
   5430c:	ldr	r5, [sp, #12]
   54310:	ldr	sl, [pc, #988]	; 546f4 <bcmp@plt+0x42418>
   54314:	add	sl, pc, sl
   54318:	ldr	r8, [pc, #884]	; 54694 <bcmp@plt+0x423b8>
   5431c:	add	r8, pc, r8
   54320:	b	540d4 <bcmp@plt+0x41df8>
   54324:	ldr	r1, [pc, #876]	; 54698 <bcmp@plt+0x423bc>
   54328:	mov	r0, r5
   5432c:	add	r1, pc, r1
   54330:	bl	12120 <cfg_size@plt>
   54334:	cmp	r0, #0
   54338:	beq	544ec <bcmp@plt+0x42210>
   5433c:	ldr	r6, [pc, #856]	; 5469c <bcmp@plt+0x423c0>
   54340:	ldr	r4, [pc, #856]	; 546a0 <bcmp@plt+0x423c4>
   54344:	ldr	r9, [pc, #856]	; 546a4 <bcmp@plt+0x423c8>
   54348:	mov	r2, #0
   5434c:	add	r6, pc, r6
   54350:	add	r4, pc, r4
   54354:	add	r9, pc, r9
   54358:	b	5439c <bcmp@plt+0x420c0>
   5435c:	ldr	r0, [sp]
   54360:	bl	12030 <strdup@plt>
   54364:	mov	r1, r0
   54368:	ldr	r0, [sp, #8]
   5436c:	mov	r2, r5
   54370:	bl	4917c <bcmp@plt+0x36ea0>
   54374:	ldr	r5, [sp, #12]
   54378:	ldr	r6, [pc, #832]	; 546c0 <bcmp@plt+0x423e4>
   5437c:	add	r6, pc, r6
   54380:	mov	r0, r5
   54384:	mov	r1, r6
   54388:	bl	12120 <cfg_size@plt>
   5438c:	ldr	r2, [sp, #16]
   54390:	add	r2, r2, #1
   54394:	cmp	r2, r0
   54398:	bcs	544ec <bcmp@plt+0x42210>
   5439c:	mov	r0, r5
   543a0:	mov	r1, r6
   543a4:	str	r2, [sp, #16]
   543a8:	bl	12198 <cfg_getnsec@plt>
   543ac:	ldr	r1, [pc, #756]	; 546a8 <bcmp@plt+0x423cc>
   543b0:	mov	r5, r0
   543b4:	add	r1, pc, r1
   543b8:	bl	121c8 <cfg_getstr@plt>
   543bc:	str	r0, [sp]
   543c0:	mov	r0, #3
   543c4:	bl	34018 <bcmp@plt+0x21d3c>
   543c8:	mov	r1, #13
   543cc:	str	r0, [sp, #4]
   543d0:	bl	34fe8 <bcmp@plt+0x22d0c>
   543d4:	bl	3a1b8 <bcmp@plt+0x27edc>
   543d8:	mov	sl, r0
   543dc:	mov	r0, r5
   543e0:	mov	r1, r4
   543e4:	bl	12120 <cfg_size@plt>
   543e8:	cmp	r0, #0
   543ec:	beq	544a8 <bcmp@plt+0x421cc>
   543f0:	mov	r7, #0
   543f4:	b	54430 <bcmp@plt+0x42154>
   543f8:	ldr	r1, [pc, #692]	; 546b4 <bcmp@plt+0x423d8>
   543fc:	mov	r0, r8
   54400:	add	r1, pc, r1
   54404:	bl	1218c <cfg_getint@plt>
   54408:	strb	r0, [r6, #4]
   5440c:	mov	r0, r6
   54410:	ldr	r1, [sl]
   54414:	bl	3ded0 <bcmp@plt+0x2bbf4>
   54418:	mov	r0, r5
   5441c:	mov	r1, r4
   54420:	bl	12120 <cfg_size@plt>
   54424:	add	r7, r7, #1
   54428:	cmp	r7, r0
   5442c:	bcs	544a8 <bcmp@plt+0x421cc>
   54430:	mov	r0, r5
   54434:	mov	r1, r4
   54438:	mov	r2, r7
   5443c:	bl	12198 <cfg_getnsec@plt>
   54440:	mov	r8, r0
   54444:	bl	3a23c <bcmp@plt+0x27f60>
   54448:	mov	r6, r0
   5444c:	mov	r0, r8
   54450:	mov	r1, r9
   54454:	bl	121c8 <cfg_getstr@plt>
   54458:	ldr	r1, [r6]
   5445c:	bl	350f8 <bcmp@plt+0x22e1c>
   54460:	cmp	r0, #1
   54464:	beq	543f8 <bcmp@plt+0x4211c>
   54468:	mov	r0, r6
   5446c:	bl	3a1e8 <bcmp@plt+0x27f0c>
   54470:	ldr	r0, [pc, #564]	; 546ac <bcmp@plt+0x423d0>
   54474:	ldr	r0, [pc, r0]
   54478:	ldr	r0, [r0]
   5447c:	cmp	r0, #1
   54480:	blt	543f8 <bcmp@plt+0x4211c>
   54484:	mov	r0, r8
   54488:	mov	r1, r9
   5448c:	bl	121c8 <cfg_getstr@plt>
   54490:	ldr	r1, [pc, #536]	; 546b0 <bcmp@plt+0x423d4>
   54494:	mov	r2, r0
   54498:	mov	r0, #5
   5449c:	add	r1, pc, r1
   544a0:	bl	40d10 <bcmp@plt+0x2ea34>
   544a4:	b	543f8 <bcmp@plt+0x4211c>
   544a8:	ldr	r5, [sp, #4]
   544ac:	mov	r1, sl
   544b0:	mov	r0, r5
   544b4:	bl	34fd8 <bcmp@plt+0x22cfc>
   544b8:	ldr	r0, [pc, #504]	; 546b8 <bcmp@plt+0x423dc>
   544bc:	ldr	r0, [pc, r0]
   544c0:	ldr	r0, [r0]
   544c4:	cmp	r0, #1
   544c8:	blt	5435c <bcmp@plt+0x42080>
   544cc:	mov	r0, r5
   544d0:	bl	342fc <bcmp@plt+0x22020>
   544d4:	ldr	r1, [pc, #480]	; 546bc <bcmp@plt+0x423e0>
   544d8:	mov	r2, r0
   544dc:	mov	r0, #5
   544e0:	add	r1, pc, r1
   544e4:	bl	40d10 <bcmp@plt+0x2ea34>
   544e8:	b	5435c <bcmp@plt+0x42080>
   544ec:	ldr	r1, [pc, #464]	; 546c4 <bcmp@plt+0x423e8>
   544f0:	mov	r0, r5
   544f4:	add	r1, pc, r1
   544f8:	bl	12120 <cfg_size@plt>
   544fc:	cmp	r0, #0
   54500:	beq	5464c <bcmp@plt+0x42370>
   54504:	mov	r6, r5
   54508:	ldr	r5, [pc, #440]	; 546c8 <bcmp@plt+0x423ec>
   5450c:	ldr	r8, [pc, #440]	; 546cc <bcmp@plt+0x423f0>
   54510:	mov	r4, #0
   54514:	add	r5, pc, r5
   54518:	add	r8, pc, r8
   5451c:	b	54554 <bcmp@plt+0x42278>
   54520:	mov	r0, sl
   54524:	bl	12030 <strdup@plt>
   54528:	mov	r1, r0
   5452c:	ldr	r0, [sp, #8]
   54530:	mov	r2, r9
   54534:	bl	4917c <bcmp@plt+0x36ea0>
   54538:	ldr	r6, [sp, #12]
   5453c:	mov	r1, r5
   54540:	mov	r0, r6
   54544:	bl	12120 <cfg_size@plt>
   54548:	add	r4, r4, #1
   5454c:	cmp	r4, r0
   54550:	bcs	5463c <bcmp@plt+0x42360>
   54554:	mov	r0, r6
   54558:	mov	r1, r5
   5455c:	mov	r2, r4
   54560:	bl	12198 <cfg_getnsec@plt>
   54564:	ldr	r1, [pc, #356]	; 546d0 <bcmp@plt+0x423f4>
   54568:	mov	r7, r0
   5456c:	add	r1, pc, r1
   54570:	bl	121c8 <cfg_getstr@plt>
   54574:	mov	sl, r0
   54578:	mov	r0, #3
   5457c:	bl	34018 <bcmp@plt+0x21d3c>
   54580:	mov	r1, #9
   54584:	mov	r9, r0
   54588:	bl	34fe8 <bcmp@plt+0x22d0c>
   5458c:	bl	39074 <bcmp@plt+0x26d98>
   54590:	ldr	r1, [pc, #316]	; 546d4 <bcmp@plt+0x423f8>
   54594:	mov	r6, r0
   54598:	mov	r0, r7
   5459c:	add	r1, pc, r1
   545a0:	bl	121c8 <cfg_getstr@plt>
   545a4:	ldr	r1, [r6, #8]
   545a8:	bl	350f8 <bcmp@plt+0x22e1c>
   545ac:	ldr	r1, [pc, #292]	; 546d8 <bcmp@plt+0x423fc>
   545b0:	mov	r0, r7
   545b4:	add	r1, pc, r1
   545b8:	bl	1218c <cfg_getint@plt>
   545bc:	strb	r0, [r6]
   545c0:	mov	r0, r7
   545c4:	ldr	r1, [pc, #272]	; 546dc <bcmp@plt+0x42400>
   545c8:	add	r1, pc, r1
   545cc:	bl	121c8 <cfg_getstr@plt>
   545d0:	ldr	r1, [r6, #12]
   545d4:	bl	350f8 <bcmp@plt+0x22e1c>
   545d8:	ldr	r1, [pc, #256]	; 546e0 <bcmp@plt+0x42404>
   545dc:	mov	r0, r7
   545e0:	add	r1, pc, r1
   545e4:	bl	1218c <cfg_getint@plt>
   545e8:	strb	r0, [r6]
   545ec:	mov	r0, r7
   545f0:	mov	r1, r8
   545f4:	bl	1218c <cfg_getint@plt>
   545f8:	str	r0, [r6, #4]
   545fc:	mov	r0, r9
   54600:	mov	r1, r6
   54604:	bl	34fd8 <bcmp@plt+0x22cfc>
   54608:	ldr	r0, [pc, #212]	; 546e4 <bcmp@plt+0x42408>
   5460c:	ldr	r0, [pc, r0]
   54610:	ldr	r0, [r0]
   54614:	cmp	r0, #1
   54618:	blt	54520 <bcmp@plt+0x42244>
   5461c:	mov	r0, r9
   54620:	bl	342fc <bcmp@plt+0x22020>
   54624:	ldr	r1, [pc, #188]	; 546e8 <bcmp@plt+0x4240c>
   54628:	mov	r2, r0
   5462c:	mov	r0, #5
   54630:	add	r1, pc, r1
   54634:	bl	40d10 <bcmp@plt+0x2ea34>
   54638:	b	54520 <bcmp@plt+0x42244>
   5463c:	ldr	r1, [pc, #168]	; 546ec <bcmp@plt+0x42410>
   54640:	mov	r0, #4
   54644:	add	r1, pc, r1
   54648:	bl	40d10 <bcmp@plt+0x2ea34>
   5464c:	ldr	r0, [sp, #8]
   54650:	sub	sp, fp, #28
   54654:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54658:	andeq	r2, r2, ip, ror r1
   5465c:	andeq	lr, r0, pc, asr #13
   54660:	andeq	lr, r0, r7, lsr #13
   54664:	andeq	r0, r1, sl, lsr #12
   54668:	andeq	r0, r1, pc, lsr #12
   5466c:			; <UNDEFINED> instruction: 0x000055bc
   54670:	andeq	r0, r1, r7, asr #16
   54674:	andeq	r0, r1, r6, ror r6
   54678:	andeq	r0, r1, r6, lsr #15
   5467c:	andeq	lr, r0, r6, lsr #12
   54680:	andeq	r4, r0, r3, lsr #3
   54684:	andeq	lr, r0, r8, ror #11
   54688:	strdeq	r2, [r2], -r8
   5468c:			; <UNDEFINED> instruction: 0x0000e4b3
   54690:	andeq	r0, r1, r5, ror r7
   54694:	andeq	r0, r1, r2, asr #7
   54698:	andeq	r0, r1, sl, lsl #9
   5469c:	andeq	r0, r1, sl, ror #8
   546a0:	andeq	r0, r1, pc, lsr #7
   546a4:	andeq	r5, r0, r4, lsr #6
   546a8:	andeq	r0, r1, r2, asr #6
   546ac:	andeq	r1, r2, r4, lsl pc
   546b0:	andeq	r0, r1, lr, asr #11
   546b4:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   546b8:	andeq	r1, r2, ip, asr #29
   546bc:			; <UNDEFINED> instruction: 0x000105b5
   546c0:	andeq	r0, r1, sl, lsr r4
   546c4:	ldrdeq	r0, [r1], -r3
   546c8:			; <UNDEFINED> instruction: 0x000102b3
   546cc:	andeq	fp, r0, ip, asr #13
   546d0:	muleq	r1, ip, r1
   546d4:	andeq	r0, r1, r9, ror r1
   546d8:	andeq	r0, r1, r8, ror #2
   546dc:	andeq	r0, r1, r7, ror #2
   546e0:	andeq	r0, r1, r5, asr r1
   546e4:	andeq	r1, r2, ip, ror sp
   546e8:	muleq	r1, r5, r4
   546ec:	andeq	r0, r1, pc, lsr #9
   546f0:			; <UNDEFINED> instruction: 0x000106bc
   546f4:	andeq	lr, r0, r3, asr #8
   546f8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   546fc:	add	fp, sp, #24
   54700:	ldr	r5, [pc, #352]	; 54868 <bcmp@plt+0x4258c>
   54704:	mov	r4, r0
   54708:	mov	r0, #0
   5470c:	ldr	r5, [pc, r5]
   54710:	mov	r1, r5
   54714:	bl	16a88 <bcmp@plt+0x47ac>
   54718:	cmp	r0, #1
   5471c:	beq	54734 <bcmp@plt+0x42458>
   54720:	ldr	r1, [pc, #324]	; 5486c <bcmp@plt+0x42590>
   54724:	mov	r0, #1
   54728:	add	r1, pc, r1
   5472c:	bl	40d10 <bcmp@plt+0x2ea34>
   54730:	bl	4e79c <bcmp@plt+0x3c4c0>
   54734:	mov	r0, r4
   54738:	bl	54060 <bcmp@plt+0x41d84>
   5473c:	mov	r8, r0
   54740:	ldr	r0, [r5]
   54744:	bl	1e560 <bcmp@plt+0xc284>
   54748:	ldr	r1, [pc, #288]	; 54870 <bcmp@plt+0x42594>
   5474c:	mov	r6, r0
   54750:	mov	r0, r4
   54754:	add	r1, pc, r1
   54758:	bl	122b8 <cfg_getbool@plt>
   5475c:	cmp	r0, #0
   54760:	movwne	r0, #1
   54764:	str	r0, [r6, #76]	; 0x4c
   54768:	beq	547a0 <bcmp@plt+0x424c4>
   5476c:	ldr	r0, [pc, #256]	; 54874 <bcmp@plt+0x42598>
   54770:	mov	r1, #2
   54774:	ldr	r0, [pc, r0]
   54778:	str	r1, [r0]
   5477c:	ldr	r0, [pc, #244]	; 54878 <bcmp@plt+0x4259c>
   54780:	ldr	r0, [pc, r0]
   54784:	ldr	r0, [r0]
   54788:	cmp	r0, #1
   5478c:	blt	547a0 <bcmp@plt+0x424c4>
   54790:	ldr	r1, [pc, #228]	; 5487c <bcmp@plt+0x425a0>
   54794:	mov	r0, #5
   54798:	add	r1, pc, r1
   5479c:	bl	40d10 <bcmp@plt+0x2ea34>
   547a0:	add	r5, r6, #12
   547a4:	mov	r0, r4
   547a8:	mov	r1, r6
   547ac:	mov	r3, r8
   547b0:	mov	r2, r5
   547b4:	bl	538ac <bcmp@plt+0x415d0>
   547b8:	mov	r7, #0
   547bc:	cmp	r0, #1
   547c0:	bne	54848 <bcmp@plt+0x4256c>
   547c4:	mov	r0, r4
   547c8:	mov	r1, r6
   547cc:	bl	53104 <bcmp@plt+0x40e28>
   547d0:	mov	r0, r4
   547d4:	mov	r1, r6
   547d8:	bl	53264 <bcmp@plt+0x40f88>
   547dc:	cmp	r0, #1
   547e0:	bne	54848 <bcmp@plt+0x4256c>
   547e4:	mov	r0, r4
   547e8:	mov	r1, r6
   547ec:	bl	5358c <bcmp@plt+0x412b0>
   547f0:	mov	r0, r4
   547f4:	mov	r1, r5
   547f8:	bl	5365c <bcmp@plt+0x41380>
   547fc:	cmp	r0, #1
   54800:	bne	54848 <bcmp@plt+0x4256c>
   54804:	mov	r0, r4
   54808:	mov	r1, r6
   5480c:	mov	r2, r8
   54810:	bl	53760 <bcmp@plt+0x41484>
   54814:	cmp	r0, #1
   54818:	bne	54848 <bcmp@plt+0x4256c>
   5481c:	mov	r0, r6
   54820:	bl	15fdc <bcmp@plt+0x3d00>
   54824:	cmp	r0, #1
   54828:	bne	54850 <bcmp@plt+0x42574>
   5482c:	mov	r0, r6
   54830:	mov	r2, #0
   54834:	mov	r3, #0
   54838:	bl	15fcc <bcmp@plt+0x3cf0>
   5483c:	mov	r0, r8
   54840:	bl	49794 <bcmp@plt+0x374b8>
   54844:	mov	r7, #1
   54848:	mov	r0, r7
   5484c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   54850:	ldr	r1, [pc, #40]	; 54880 <bcmp@plt+0x425a4>
   54854:	mov	r0, #2
   54858:	add	r1, pc, r1
   5485c:	bl	40d10 <bcmp@plt+0x2ea34>
   54860:	mov	r0, r7
   54864:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   54868:	andeq	r1, r2, ip, ror #23
   5486c:	andeq	pc, r0, fp, lsl #15
   54870:	andeq	pc, r0, pc, ror r7	; <UNPREDICTABLE>
   54874:	andeq	r1, r2, ip, ror fp
   54878:	andeq	r1, r2, r8, lsl #24
   5487c:	andeq	pc, r0, r1, asr r7	; <UNPREDICTABLE>
   54880:	andeq	pc, r0, r5, asr #13
   54884:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   54888:	add	fp, sp, #24
   5488c:	ldr	r5, [pc, #376]	; 54a0c <bcmp@plt+0x42730>
   54890:	mov	r4, r0
   54894:	mov	r0, #3
   54898:	ldr	r5, [pc, r5]
   5489c:	mov	r1, r5
   548a0:	bl	16a88 <bcmp@plt+0x47ac>
   548a4:	cmp	r0, #1
   548a8:	beq	548c0 <bcmp@plt+0x425e4>
   548ac:	ldr	r1, [pc, #348]	; 54a10 <bcmp@plt+0x42734>
   548b0:	mov	r0, #1
   548b4:	add	r1, pc, r1
   548b8:	bl	40d10 <bcmp@plt+0x2ea34>
   548bc:	bl	4e79c <bcmp@plt+0x3c4c0>
   548c0:	mov	r0, r4
   548c4:	bl	54060 <bcmp@plt+0x41d84>
   548c8:	mov	r8, r0
   548cc:	ldr	r0, [r5]
   548d0:	bl	1e560 <bcmp@plt+0xc284>
   548d4:	ldr	r1, [pc, #312]	; 54a14 <bcmp@plt+0x42738>
   548d8:	mov	r6, r0
   548dc:	mov	r0, r4
   548e0:	add	r1, pc, r1
   548e4:	bl	122b8 <cfg_getbool@plt>
   548e8:	cmp	r0, #0
   548ec:	movwne	r0, #1
   548f0:	str	r0, [r6, #76]	; 0x4c
   548f4:	beq	5492c <bcmp@plt+0x42650>
   548f8:	ldr	r0, [pc, #280]	; 54a18 <bcmp@plt+0x4273c>
   548fc:	mov	r1, #2
   54900:	ldr	r0, [pc, r0]
   54904:	str	r1, [r0]
   54908:	ldr	r0, [pc, #268]	; 54a1c <bcmp@plt+0x42740>
   5490c:	ldr	r0, [pc, r0]
   54910:	ldr	r0, [r0]
   54914:	cmp	r0, #1
   54918:	blt	5492c <bcmp@plt+0x42650>
   5491c:	ldr	r1, [pc, #252]	; 54a20 <bcmp@plt+0x42744>
   54920:	mov	r0, #5
   54924:	add	r1, pc, r1
   54928:	bl	40d10 <bcmp@plt+0x2ea34>
   5492c:	add	r5, r6, #12
   54930:	mov	r0, r4
   54934:	mov	r1, r6
   54938:	mov	r3, r8
   5493c:	mov	r2, r5
   54940:	bl	538ac <bcmp@plt+0x415d0>
   54944:	mov	r7, #0
   54948:	cmp	r0, #1
   5494c:	bne	549ec <bcmp@plt+0x42710>
   54950:	mov	r0, r4
   54954:	mov	r1, r6
   54958:	bl	53104 <bcmp@plt+0x40e28>
   5495c:	mov	r0, r4
   54960:	mov	r1, r6
   54964:	bl	53264 <bcmp@plt+0x40f88>
   54968:	cmp	r0, #1
   5496c:	bne	549ec <bcmp@plt+0x42710>
   54970:	mov	r0, r4
   54974:	mov	r1, r6
   54978:	bl	5358c <bcmp@plt+0x412b0>
   5497c:	mov	r0, r4
   54980:	mov	r1, r5
   54984:	bl	5365c <bcmp@plt+0x41380>
   54988:	cmp	r0, #1
   5498c:	bne	549ec <bcmp@plt+0x42710>
   54990:	ldr	r0, [r6, #60]	; 0x3c
   54994:	ldr	r0, [r0, #12]
   54998:	cmp	r0, #0
   5499c:	bne	549a8 <bcmp@plt+0x426cc>
   549a0:	mov	r0, r5
   549a4:	bl	1624c <bcmp@plt+0x3f70>
   549a8:	mov	r0, r4
   549ac:	mov	r1, r6
   549b0:	mov	r2, r8
   549b4:	bl	53760 <bcmp@plt+0x41484>
   549b8:	cmp	r0, #1
   549bc:	bne	549ec <bcmp@plt+0x42710>
   549c0:	mov	r0, r6
   549c4:	bl	15fdc <bcmp@plt+0x3d00>
   549c8:	cmp	r0, #1
   549cc:	bne	549f4 <bcmp@plt+0x42718>
   549d0:	mov	r0, r6
   549d4:	mov	r2, #0
   549d8:	mov	r3, #0
   549dc:	bl	15fcc <bcmp@plt+0x3cf0>
   549e0:	mov	r0, r8
   549e4:	bl	49794 <bcmp@plt+0x374b8>
   549e8:	mov	r7, #1
   549ec:	mov	r0, r7
   549f0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   549f4:	ldr	r1, [pc, #40]	; 54a24 <bcmp@plt+0x42748>
   549f8:	mov	r0, #2
   549fc:	add	r1, pc, r1
   54a00:	bl	40d10 <bcmp@plt+0x2ea34>
   54a04:	mov	r0, r7
   54a08:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   54a0c:	andeq	r1, r2, r0, ror #20
   54a10:	andeq	pc, r0, r3, lsl #13
   54a14:	strdeq	pc, [r0], -r3
   54a18:	strdeq	r1, [r2], -r0
   54a1c:	andeq	r1, r2, ip, ror sl
   54a20:	andeq	pc, r0, r5, asr #11
   54a24:	andeq	pc, r0, r1, lsr #10
   54a28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54a2c:	add	fp, sp, #28
   54a30:	sub	sp, sp, #60	; 0x3c
   54a34:	ldr	r4, [pc, #1736]	; 55104 <bcmp@plt+0x42e28>
   54a38:	mov	sl, r0
   54a3c:	mov	r0, #1
   54a40:	ldr	r4, [pc, r4]
   54a44:	mov	r1, r4
   54a48:	bl	16a88 <bcmp@plt+0x47ac>
   54a4c:	cmp	r0, #1
   54a50:	beq	54a68 <bcmp@plt+0x4278c>
   54a54:	ldr	r1, [pc, #1708]	; 55108 <bcmp@plt+0x42e2c>
   54a58:	mov	r0, #1
   54a5c:	add	r1, pc, r1
   54a60:	bl	40d10 <bcmp@plt+0x2ea34>
   54a64:	bl	4e79c <bcmp@plt+0x3c4c0>
   54a68:	ldr	r0, [r4]
   54a6c:	bl	21280 <bcmp@plt+0xefa4>
   54a70:	str	r0, [fp, #-32]	; 0xffffffe0
   54a74:	mov	r0, sl
   54a78:	bl	54060 <bcmp@plt+0x41d84>
   54a7c:	str	r0, [fp, #-40]	; 0xffffffd8
   54a80:	mov	r0, sl
   54a84:	ldr	r1, [pc, #1664]	; 5510c <bcmp@plt+0x42e30>
   54a88:	add	r1, pc, r1
   54a8c:	bl	121c8 <cfg_getstr@plt>
   54a90:	cmp	r0, #0
   54a94:	beq	54d74 <bcmp@plt+0x42a98>
   54a98:	bl	4df44 <bcmp@plt+0x3bc68>
   54a9c:	cmp	r0, #0
   54aa0:	beq	54d80 <bcmp@plt+0x42aa4>
   54aa4:	mov	r1, #2
   54aa8:	mov	r4, r0
   54aac:	bl	4d994 <bcmp@plt+0x3b6b8>
   54ab0:	mov	r0, r4
   54ab4:	mov	r1, #10
   54ab8:	bl	4d994 <bcmp@plt+0x3b6b8>
   54abc:	ldr	r1, [pc, #1620]	; 55118 <bcmp@plt+0x42e3c>
   54ac0:	mov	r0, sl
   54ac4:	add	r1, pc, r1
   54ac8:	bl	12120 <cfg_size@plt>
   54acc:	cmp	r0, #0
   54ad0:	str	sl, [fp, #-36]	; 0xffffffdc
   54ad4:	beq	54d8c <bcmp@plt+0x42ab0>
   54ad8:	ldr	r5, [pc, #1596]	; 5511c <bcmp@plt+0x42e40>
   54adc:	ldr	r7, [pc, #1596]	; 55120 <bcmp@plt+0x42e44>
   54ae0:	ldr	r8, [pc, #1596]	; 55124 <bcmp@plt+0x42e48>
   54ae4:	mov	r4, #0
   54ae8:	add	r5, pc, r5
   54aec:	add	r7, pc, r7
   54af0:	add	r8, pc, r8
   54af4:	b	54b48 <bcmp@plt+0x4286c>
   54af8:	ldr	r7, [pc, #1648]	; 55170 <bcmp@plt+0x42e94>
   54afc:	mov	r0, sl
   54b00:	add	r7, pc, r7
   54b04:	mov	r1, r7
   54b08:	bl	121c8 <cfg_getstr@plt>
   54b0c:	ldr	r1, [pc, #1632]	; 55174 <bcmp@plt+0x42e98>
   54b10:	mov	r2, r0
   54b14:	mov	r0, #2
   54b18:	add	r1, pc, r1
   54b1c:	bl	40d10 <bcmp@plt+0x2ea34>
   54b20:	ldr	sl, [fp, #-36]	; 0xffffffdc
   54b24:	ldr	r4, [sp, #32]
   54b28:	ldr	r5, [pc, #1572]	; 55154 <bcmp@plt+0x42e78>
   54b2c:	mov	r0, sl
   54b30:	add	r5, pc, r5
   54b34:	mov	r1, r5
   54b38:	bl	12120 <cfg_size@plt>
   54b3c:	add	r4, r4, #1
   54b40:	cmp	r4, r0
   54b44:	bcs	54d8c <bcmp@plt+0x42ab0>
   54b48:	mov	r0, sl
   54b4c:	mov	r1, r5
   54b50:	mov	r2, r4
   54b54:	bl	12198 <cfg_getnsec@plt>
   54b58:	mov	r1, r7
   54b5c:	mov	sl, r0
   54b60:	bl	121c8 <cfg_getstr@plt>
   54b64:	cmp	r0, #0
   54b68:	beq	54ee0 <bcmp@plt+0x42c04>
   54b6c:	ldr	r1, [pc, #1460]	; 55128 <bcmp@plt+0x42e4c>
   54b70:	mov	r0, sl
   54b74:	add	r1, pc, r1
   54b78:	bl	121c8 <cfg_getstr@plt>
   54b7c:	cmp	r0, #0
   54b80:	beq	54ee0 <bcmp@plt+0x42c04>
   54b84:	str	r4, [sp, #32]
   54b88:	bl	3dc9c <bcmp@plt+0x2b9c0>
   54b8c:	mov	r9, r0
   54b90:	mov	r0, sl
   54b94:	mov	r1, r8
   54b98:	bl	12120 <cfg_size@plt>
   54b9c:	cmp	r0, #1
   54ba0:	blt	54be0 <bcmp@plt+0x42904>
   54ba4:	mov	r4, r0
   54ba8:	mov	r5, #0
   54bac:	b	54bbc <bcmp@plt+0x428e0>
   54bb0:	add	r5, r5, #1
   54bb4:	cmp	r4, r5
   54bb8:	beq	54be0 <bcmp@plt+0x42904>
   54bbc:	mov	r0, sl
   54bc0:	mov	r1, r8
   54bc4:	mov	r2, r5
   54bc8:	bl	12150 <cfg_getnstr@plt>
   54bcc:	cmp	r0, #0
   54bd0:	beq	54bb0 <bcmp@plt+0x428d4>
   54bd4:	mov	r1, r9
   54bd8:	bl	3ded0 <bcmp@plt+0x2bbf4>
   54bdc:	b	54bb0 <bcmp@plt+0x428d4>
   54be0:	mov	r0, sl
   54be4:	mov	r1, r7
   54be8:	bl	121c8 <cfg_getstr@plt>
   54bec:	str	r0, [sp, #44]	; 0x2c
   54bf0:	mov	r0, sl
   54bf4:	ldr	r1, [pc, #1328]	; 5512c <bcmp@plt+0x42e50>
   54bf8:	add	r1, pc, r1
   54bfc:	bl	1218c <cfg_getint@plt>
   54c00:	str	r0, [sp, #40]	; 0x28
   54c04:	mov	r0, sl
   54c08:	ldr	r1, [pc, #1312]	; 55130 <bcmp@plt+0x42e54>
   54c0c:	add	r1, pc, r1
   54c10:	bl	1218c <cfg_getint@plt>
   54c14:	str	r0, [sp, #36]	; 0x24
   54c18:	mov	r0, sl
   54c1c:	ldr	r1, [pc, #1296]	; 55134 <bcmp@plt+0x42e58>
   54c20:	add	r1, pc, r1
   54c24:	bl	121c8 <cfg_getstr@plt>
   54c28:	ldr	r1, [pc, #1288]	; 55138 <bcmp@plt+0x42e5c>
   54c2c:	mov	r5, r0
   54c30:	mov	r0, sl
   54c34:	add	r1, pc, r1
   54c38:	bl	122b8 <cfg_getbool@plt>
   54c3c:	ldr	r1, [pc, #1272]	; 5513c <bcmp@plt+0x42e60>
   54c40:	mov	r6, r0
   54c44:	mov	r0, sl
   54c48:	add	r1, pc, r1
   54c4c:	bl	122b8 <cfg_getbool@plt>
   54c50:	ldr	r1, [pc, #1256]	; 55140 <bcmp@plt+0x42e64>
   54c54:	mov	r4, r0
   54c58:	mov	r0, sl
   54c5c:	add	r1, pc, r1
   54c60:	bl	122b8 <cfg_getbool@plt>
   54c64:	ldr	r1, [pc, #1240]	; 55144 <bcmp@plt+0x42e68>
   54c68:	mov	r7, r0
   54c6c:	mov	r0, sl
   54c70:	add	r1, pc, r1
   54c74:	bl	122b8 <cfg_getbool@plt>
   54c78:	cmp	r0, #0
   54c7c:	ldr	r1, [sp, #44]	; 0x2c
   54c80:	ldr	r2, [sp, #40]	; 0x28
   54c84:	ldr	r3, [sp, #36]	; 0x24
   54c88:	movwne	r0, #1
   54c8c:	cmp	r7, #0
   54c90:	movwne	r7, #1
   54c94:	cmp	r4, #0
   54c98:	movwne	r4, #1
   54c9c:	cmp	r6, #0
   54ca0:	movwne	r6, #1
   54ca4:	stm	sp, {r5, r6}
   54ca8:	str	r4, [sp, #8]
   54cac:	str	r0, [sp, #16]
   54cb0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   54cb4:	ldr	r4, [fp, #-32]	; 0xffffffe0
   54cb8:	str	r7, [sp, #12]
   54cbc:	str	r9, [sp, #20]
   54cc0:	str	r0, [sp, #24]
   54cc4:	mov	r0, r4
   54cc8:	bl	14708 <bcmp@plt+0x242c>
   54ccc:	mov	r5, r0
   54cd0:	mov	r0, r9
   54cd4:	bl	3e398 <bcmp@plt+0x2c0bc>
   54cd8:	cmp	r5, #0
   54cdc:	beq	54af8 <bcmp@plt+0x4281c>
   54ce0:	ldr	r7, [pc, #1120]	; 55148 <bcmp@plt+0x42e6c>
   54ce4:	ldr	r1, [r5]
   54ce8:	ldr	r0, [r4, #12]
   54cec:	add	r7, pc, r7
   54cf0:	bl	42420 <bcmp@plt+0x30144>
   54cf4:	ldr	r1, [pc, #1104]	; 5514c <bcmp@plt+0x42e70>
   54cf8:	cmp	r0, #0
   54cfc:	ldr	r1, [pc, r1]
   54d00:	ldr	r1, [r1]
   54d04:	beq	54d40 <bcmp@plt+0x42a64>
   54d08:	ldr	r4, [sp, #32]
   54d0c:	cmp	r1, #1
   54d10:	blt	54d30 <bcmp@plt+0x42a54>
   54d14:	ldr	r0, [r5]
   54d18:	bl	342fc <bcmp@plt+0x22020>
   54d1c:	ldr	r1, [pc, #1068]	; 55150 <bcmp@plt+0x42e74>
   54d20:	mov	r2, r0
   54d24:	mov	r0, #5
   54d28:	add	r1, pc, r1
   54d2c:	bl	40d10 <bcmp@plt+0x2ea34>
   54d30:	mov	r0, r5
   54d34:	bl	40c88 <bcmp@plt+0x2e9ac>
   54d38:	ldr	sl, [fp, #-36]	; 0xffffffdc
   54d3c:	b	54b28 <bcmp@plt+0x4284c>
   54d40:	cmp	r1, #1
   54d44:	blt	54d64 <bcmp@plt+0x42a88>
   54d48:	ldr	r0, [r5]
   54d4c:	bl	342fc <bcmp@plt+0x22020>
   54d50:	ldr	r1, [pc, #1044]	; 5516c <bcmp@plt+0x42e90>
   54d54:	mov	r2, r0
   54d58:	mov	r0, #5
   54d5c:	add	r1, pc, r1
   54d60:	bl	40d10 <bcmp@plt+0x2ea34>
   54d64:	mov	r0, r4
   54d68:	mov	r1, r5
   54d6c:	bl	20a54 <bcmp@plt+0xe778>
   54d70:	b	54b20 <bcmp@plt+0x42844>
   54d74:	ldr	r1, [pc, #920]	; 55114 <bcmp@plt+0x42e38>
   54d78:	add	r1, pc, r1
   54d7c:	b	54ee8 <bcmp@plt+0x42c0c>
   54d80:	ldr	r1, [pc, #904]	; 55110 <bcmp@plt+0x42e34>
   54d84:	add	r1, pc, r1
   54d88:	b	54ee8 <bcmp@plt+0x42c0c>
   54d8c:	ldr	r1, [pc, #964]	; 55158 <bcmp@plt+0x42e7c>
   54d90:	mov	r0, sl
   54d94:	add	r1, pc, r1
   54d98:	bl	12120 <cfg_size@plt>
   54d9c:	cmp	r0, #0
   54da0:	beq	54f00 <bcmp@plt+0x42c24>
   54da4:	ldr	r7, [pc, #944]	; 5515c <bcmp@plt+0x42e80>
   54da8:	ldr	r8, [pc, #944]	; 55160 <bcmp@plt+0x42e84>
   54dac:	mov	r5, #0
   54db0:	add	r7, pc, r7
   54db4:	add	r8, pc, r8
   54db8:	b	54e00 <bcmp@plt+0x42b24>
   54dbc:	ldr	r1, [pc, #996]	; 551a8 <bcmp@plt+0x42ecc>
   54dc0:	mov	r0, r4
   54dc4:	add	r1, pc, r1
   54dc8:	bl	121c8 <cfg_getstr@plt>
   54dcc:	mov	r2, r0
   54dd0:	mov	r0, #2
   54dd4:	mov	r1, r8
   54dd8:	bl	40d10 <bcmp@plt+0x2ea34>
   54ddc:	mov	r0, r9
   54de0:	bl	3ae38 <bcmp@plt+0x28b5c>
   54de4:	ldr	sl, [fp, #-36]	; 0xffffffdc
   54de8:	mov	r0, sl
   54dec:	mov	r1, r7
   54df0:	bl	12120 <cfg_size@plt>
   54df4:	add	r5, r5, #1
   54df8:	cmp	r5, r0
   54dfc:	bcs	54f00 <bcmp@plt+0x42c24>
   54e00:	mov	r0, sl
   54e04:	mov	r1, r7
   54e08:	mov	r2, r5
   54e0c:	bl	12198 <cfg_getnsec@plt>
   54e10:	mov	r4, r0
   54e14:	bl	135ac <bcmp@plt+0x12d0>
   54e18:	mov	r6, r0
   54e1c:	mov	r0, r4
   54e20:	mov	r2, #0
   54e24:	mov	r3, #0
   54e28:	mov	r1, r6
   54e2c:	bl	52d98 <bcmp@plt+0x40abc>
   54e30:	ldr	sl, [fp, #-32]	; 0xffffffe0
   54e34:	cmp	r0, #1
   54e38:	bne	550dc <bcmp@plt+0x42e00>
   54e3c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   54e40:	mov	r0, sl
   54e44:	mov	r2, r6
   54e48:	mov	r3, #0
   54e4c:	bl	14e6c <bcmp@plt+0x2b90>
   54e50:	mov	r9, r0
   54e54:	mov	r0, r6
   54e58:	bl	13670 <bcmp@plt+0x1394>
   54e5c:	cmp	r9, #0
   54e60:	beq	550dc <bcmp@plt+0x42e00>
   54e64:	ldr	r0, [sl, #16]
   54e68:	mov	r1, r9
   54e6c:	bl	42444 <bcmp@plt+0x30168>
   54e70:	cmp	r0, #0
   54e74:	bne	54dbc <bcmp@plt+0x42ae0>
   54e78:	mov	r0, sl
   54e7c:	mov	r1, r9
   54e80:	bl	20a84 <bcmp@plt+0xe7a8>
   54e84:	cmp	r0, #1
   54e88:	bne	54ec4 <bcmp@plt+0x42be8>
   54e8c:	ldr	r0, [pc, #776]	; 5519c <bcmp@plt+0x42ec0>
   54e90:	ldr	r0, [pc, r0]
   54e94:	ldr	sl, [fp, #-36]	; 0xffffffdc
   54e98:	ldr	r0, [r0]
   54e9c:	cmp	r0, #1
   54ea0:	blt	54de8 <bcmp@plt+0x42b0c>
   54ea4:	mov	r0, r9
   54ea8:	bl	342fc <bcmp@plt+0x22020>
   54eac:	ldr	r1, [pc, #748]	; 551a0 <bcmp@plt+0x42ec4>
   54eb0:	mov	r2, r0
   54eb4:	mov	r0, #5
   54eb8:	add	r1, pc, r1
   54ebc:	bl	40d10 <bcmp@plt+0x2ea34>
   54ec0:	b	54de8 <bcmp@plt+0x42b0c>
   54ec4:	mov	r0, r9
   54ec8:	bl	342fc <bcmp@plt+0x22020>
   54ecc:	ldr	r1, [pc, #720]	; 551a4 <bcmp@plt+0x42ec8>
   54ed0:	mov	r2, r0
   54ed4:	mov	r0, #2
   54ed8:	add	r1, pc, r1
   54edc:	b	54dd8 <bcmp@plt+0x42afc>
   54ee0:	ldr	r1, [pc, #656]	; 55178 <bcmp@plt+0x42e9c>
   54ee4:	add	r1, pc, r1
   54ee8:	mov	r0, #2
   54eec:	bl	40d10 <bcmp@plt+0x2ea34>
   54ef0:	mov	r5, #0
   54ef4:	mov	r0, r5
   54ef8:	sub	sp, fp, #28
   54efc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54f00:	ldr	r1, [pc, #628]	; 5517c <bcmp@plt+0x42ea0>
   54f04:	mov	r0, sl
   54f08:	add	r1, pc, r1
   54f0c:	bl	12120 <cfg_size@plt>
   54f10:	cmp	r0, #0
   54f14:	beq	54fa4 <bcmp@plt+0x42cc8>
   54f18:	ldr	r4, [pc, #608]	; 55180 <bcmp@plt+0x42ea4>
   54f1c:	mov	r5, #0
   54f20:	mov	r7, #0
   54f24:	add	r4, pc, r4
   54f28:	mov	r0, sl
   54f2c:	mov	r1, r4
   54f30:	mov	r2, r7
   54f34:	bl	12198 <cfg_getnsec@plt>
   54f38:	ldr	r1, [pc, #580]	; 55184 <bcmp@plt+0x42ea8>
   54f3c:	mov	r6, r0
   54f40:	add	r1, pc, r1
   54f44:	bl	121c8 <cfg_getstr@plt>
   54f48:	ldr	r1, [pc, #568]	; 55188 <bcmp@plt+0x42eac>
   54f4c:	mov	r8, r0
   54f50:	mov	r0, r6
   54f54:	add	r1, pc, r1
   54f58:	bl	121c8 <cfg_getstr@plt>
   54f5c:	ldr	r1, [pc, #552]	; 5518c <bcmp@plt+0x42eb0>
   54f60:	mov	r9, r0
   54f64:	mov	r0, r6
   54f68:	add	r1, pc, r1
   54f6c:	bl	121c8 <cfg_getstr@plt>
   54f70:	mov	r3, r0
   54f74:	ldr	r0, [fp, #-32]	; 0xffffffe0
   54f78:	mov	r1, r8
   54f7c:	mov	r2, r9
   54f80:	bl	15a84 <bcmp@plt+0x37a8>
   54f84:	cmp	r0, #1
   54f88:	bne	54ef4 <bcmp@plt+0x42c18>
   54f8c:	mov	r0, sl
   54f90:	mov	r1, r4
   54f94:	add	r7, r7, #1
   54f98:	bl	12120 <cfg_size@plt>
   54f9c:	cmp	r7, r0
   54fa0:	bcc	54f28 <bcmp@plt+0x42c4c>
   54fa4:	ldr	r1, [pc, #484]	; 55190 <bcmp@plt+0x42eb4>
   54fa8:	mov	r0, sl
   54fac:	add	r1, pc, r1
   54fb0:	bl	12120 <cfg_size@plt>
   54fb4:	cmp	r0, #0
   54fb8:	beq	550a4 <bcmp@plt+0x42dc8>
   54fbc:	ldr	r8, [pc, #464]	; 55194 <bcmp@plt+0x42eb8>
   54fc0:	ldr	r7, [pc, #464]	; 55198 <bcmp@plt+0x42ebc>
   54fc4:	mov	r5, #0
   54fc8:	add	r8, pc, r8
   54fcc:	add	r7, pc, r7
   54fd0:	mov	r0, sl
   54fd4:	mov	r1, r8
   54fd8:	mov	r2, r5
   54fdc:	bl	12198 <cfg_getnsec@plt>
   54fe0:	mov	r4, r0
   54fe4:	bl	3dc9c <bcmp@plt+0x2b9c0>
   54fe8:	mov	r9, r0
   54fec:	mov	r0, r4
   54ff0:	mov	r1, r7
   54ff4:	bl	12120 <cfg_size@plt>
   54ff8:	cmp	r0, #1
   54ffc:	blt	5503c <bcmp@plt+0x42d60>
   55000:	mov	r6, r0
   55004:	mov	sl, #0
   55008:	b	55018 <bcmp@plt+0x42d3c>
   5500c:	add	sl, sl, #1
   55010:	cmp	r6, sl
   55014:	beq	5503c <bcmp@plt+0x42d60>
   55018:	mov	r0, r4
   5501c:	mov	r1, r7
   55020:	mov	r2, sl
   55024:	bl	12150 <cfg_getnstr@plt>
   55028:	cmp	r0, #0
   5502c:	beq	5500c <bcmp@plt+0x42d30>
   55030:	mov	r1, r9
   55034:	bl	3dd80 <bcmp@plt+0x2baa4>
   55038:	b	5500c <bcmp@plt+0x42d30>
   5503c:	ldr	r1, [pc, #360]	; 551ac <bcmp@plt+0x42ed0>
   55040:	mov	r0, r4
   55044:	add	r1, pc, r1
   55048:	bl	121c8 <cfg_getstr@plt>
   5504c:	ldr	r1, [pc, #348]	; 551b0 <bcmp@plt+0x42ed4>
   55050:	mov	r6, r0
   55054:	mov	r0, r4
   55058:	add	r1, pc, r1
   5505c:	bl	1218c <cfg_getint@plt>
   55060:	mov	r2, r0
   55064:	ldr	r0, [fp, #-32]	; 0xffffffe0
   55068:	mov	r1, r6
   5506c:	mov	r3, r9
   55070:	bl	15c3c <bcmp@plt+0x3960>
   55074:	mov	r4, r0
   55078:	mov	r0, r9
   5507c:	bl	3e398 <bcmp@plt+0x2c0bc>
   55080:	cmp	r4, #1
   55084:	bne	54ef0 <bcmp@plt+0x42c14>
   55088:	ldr	sl, [fp, #-36]	; 0xffffffdc
   5508c:	mov	r1, r8
   55090:	add	r5, r5, #1
   55094:	mov	r0, sl
   55098:	bl	12120 <cfg_size@plt>
   5509c:	cmp	r5, r0
   550a0:	bcc	54fd0 <bcmp@plt+0x42cf4>
   550a4:	ldr	r1, [pc, #264]	; 551b4 <bcmp@plt+0x42ed8>
   550a8:	mov	r0, sl
   550ac:	add	r1, pc, r1
   550b0:	bl	121c8 <cfg_getstr@plt>
   550b4:	mov	r1, r0
   550b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   550bc:	bl	15dbc <bcmp@plt+0x3ae0>
   550c0:	mov	r5, #0
   550c4:	cmp	r0, #1
   550c8:	bne	54ef4 <bcmp@plt+0x42c18>
   550cc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   550d0:	bl	49794 <bcmp@plt+0x374b8>
   550d4:	mov	r5, #1
   550d8:	b	54ef4 <bcmp@plt+0x42c18>
   550dc:	ldr	r1, [pc, #128]	; 55164 <bcmp@plt+0x42e88>
   550e0:	mov	r0, r4
   550e4:	add	r1, pc, r1
   550e8:	bl	121c8 <cfg_getstr@plt>
   550ec:	ldr	r1, [pc, #116]	; 55168 <bcmp@plt+0x42e8c>
   550f0:	mov	r2, r0
   550f4:	mov	r0, #2
   550f8:	add	r1, pc, r1
   550fc:	bl	40d10 <bcmp@plt+0x2ea34>
   55100:	b	54ef0 <bcmp@plt+0x42c14>
   55104:			; <UNDEFINED> instruction: 0x000218b8
   55108:	andeq	pc, r0, r3, lsl #10
   5510c:	strdeq	pc, [r0], -r6
   55110:	andeq	pc, r0, r8, lsl #4
   55114:	andeq	pc, r0, r9, asr r2	; <UNPREDICTABLE>
   55118:	andeq	pc, r0, sp, asr #10
   5511c:	andeq	pc, r0, r9, lsr #10
   55120:	andeq	lr, r0, lr, lsr sp
   55124:	andeq	pc, r0, r6, ror r5	; <UNPREDICTABLE>
   55128:	strdeq	r1, [r0], -fp
   5512c:	andeq	sl, r0, ip, ror #31
   55130:	andeq	sp, r0, sl, ror #25
   55134:	andeq	r1, r0, pc, asr #30
   55138:	andeq	pc, r0, pc, lsr r4	; <UNPREDICTABLE>
   5513c:	andeq	lr, r0, r2, ror r1
   55140:	andeq	pc, r0, sp, lsr #8
   55144:	andeq	pc, r0, pc, lsl r4	; <UNPREDICTABLE>
   55148:	andeq	lr, r0, lr, lsr fp
   5514c:	andeq	r1, r2, ip, lsl #13
   55150:	andeq	pc, r0, sp, ror r3	; <UNPREDICTABLE>
   55154:	andeq	pc, r0, r1, ror #9
   55158:			; <UNDEFINED> instruction: 0x0000f3b1
   5515c:	muleq	r0, r5, r3
   55160:	andeq	pc, r0, r0, ror #8
   55164:	andeq	lr, r0, r6, asr #14
   55168:	andeq	pc, r0, r7, rrx
   5516c:	andeq	pc, r0, r6, lsl #7
   55170:	andeq	lr, r0, sl, lsr #26
   55174:	andeq	pc, r0, r0, lsl #12
   55178:	andeq	pc, r0, r7, lsr r1	; <UNPREDICTABLE>
   5517c:	andeq	pc, r0, r8, asr r3	; <UNPREDICTABLE>
   55180:	andeq	pc, r0, ip, lsr r3	; <UNPREDICTABLE>
   55184:	andeq	lr, r0, r7, asr #29
   55188:	andeq	r4, r0, r4, lsr #14
   5518c:	andeq	r1, r0, r7, lsl #24
   55190:	andeq	pc, r0, r0, asr #5
   55194:	andeq	pc, r0, r4, lsr #5
   55198:	andeq	pc, r0, ip, lsr #5
   5519c:	strdeq	r1, [r2], -r8
   551a0:	ldrdeq	pc, [r0], -r0
   551a4:	strdeq	pc, [r0], -r2
   551a8:	andeq	lr, r0, r6, ror #20
   551ac:	andeq	lr, r0, r3, asr #27
   551b0:	andeq	sp, r0, r4, asr #15
   551b4:	ldrdeq	pc, [r0], -r1
   551b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   551bc:	add	fp, sp, #28
   551c0:	sub	sp, sp, #28
   551c4:	ldr	r4, [pc, #1260]	; 556b8 <bcmp@plt+0x433dc>
   551c8:	mov	r6, r0
   551cc:	mov	r0, #4
   551d0:	ldr	r4, [pc, r4]
   551d4:	mov	r1, r4
   551d8:	bl	16a88 <bcmp@plt+0x47ac>
   551dc:	cmp	r0, #1
   551e0:	beq	551f8 <bcmp@plt+0x42f1c>
   551e4:	ldr	r1, [pc, #1232]	; 556bc <bcmp@plt+0x433e0>
   551e8:	mov	r0, #1
   551ec:	add	r1, pc, r1
   551f0:	bl	40d10 <bcmp@plt+0x2ea34>
   551f4:	bl	4e79c <bcmp@plt+0x3c4c0>
   551f8:	ldr	r5, [r4]
   551fc:	mov	r0, r6
   55200:	bl	54060 <bcmp@plt+0x41d84>
   55204:	str	r0, [sp, #20]
   55208:	mov	r0, r6
   5520c:	ldr	r1, [pc, #1196]	; 556c0 <bcmp@plt+0x433e4>
   55210:	add	r1, pc, r1
   55214:	bl	121c8 <cfg_getstr@plt>
   55218:	cmp	r0, #0
   5521c:	beq	553a4 <bcmp@plt+0x430c8>
   55220:	bl	4df44 <bcmp@plt+0x3bc68>
   55224:	cmp	r0, #0
   55228:	beq	55634 <bcmp@plt+0x43358>
   5522c:	mov	r1, #2
   55230:	mov	r4, r0
   55234:	str	r5, [sp, #24]
   55238:	bl	4d994 <bcmp@plt+0x3b6b8>
   5523c:	mov	r0, r4
   55240:	mov	r1, #10
   55244:	bl	4d994 <bcmp@plt+0x3b6b8>
   55248:	ldr	r1, [pc, #1148]	; 556cc <bcmp@plt+0x433f0>
   5524c:	mov	r0, r6
   55250:	add	r1, pc, r1
   55254:	bl	12120 <cfg_size@plt>
   55258:	cmp	r0, #0
   5525c:	str	r6, [sp, #16]
   55260:	beq	553b0 <bcmp@plt+0x430d4>
   55264:	ldr	r9, [pc, #1124]	; 556d0 <bcmp@plt+0x433f4>
   55268:	ldr	r5, [pc, #1124]	; 556d4 <bcmp@plt+0x433f8>
   5526c:	ldr	r8, [sp, #24]
   55270:	mov	r7, #0
   55274:	add	r9, pc, r9
   55278:	add	r5, pc, r5
   5527c:	b	552bc <bcmp@plt+0x42fe0>
   55280:	mov	r0, r6
   55284:	mov	r1, r5
   55288:	bl	121c8 <cfg_getstr@plt>
   5528c:	ldr	r1, [pc, #1136]	; 55704 <bcmp@plt+0x43428>
   55290:	mov	r2, r0
   55294:	mov	r0, #2
   55298:	add	r1, pc, r1
   5529c:	bl	40d10 <bcmp@plt+0x2ea34>
   552a0:	ldr	r6, [sp, #16]
   552a4:	mov	r1, r9
   552a8:	mov	r0, r6
   552ac:	bl	12120 <cfg_size@plt>
   552b0:	add	r7, r7, #1
   552b4:	cmp	r7, r0
   552b8:	bcs	553b0 <bcmp@plt+0x430d4>
   552bc:	mov	r0, r6
   552c0:	mov	r1, r9
   552c4:	mov	r2, r7
   552c8:	bl	12198 <cfg_getnsec@plt>
   552cc:	mov	r1, r5
   552d0:	mov	r6, r0
   552d4:	bl	121c8 <cfg_getstr@plt>
   552d8:	cmp	r0, #0
   552dc:	beq	55650 <bcmp@plt+0x43374>
   552e0:	mov	r0, r6
   552e4:	mov	r1, r5
   552e8:	bl	121c8 <cfg_getstr@plt>
   552ec:	ldr	r1, [pc, #996]	; 556d8 <bcmp@plt+0x433fc>
   552f0:	mov	r4, r0
   552f4:	mov	r0, r6
   552f8:	add	r1, pc, r1
   552fc:	bl	1218c <cfg_getint@plt>
   55300:	ldr	r3, [sp, #20]
   55304:	mov	r2, r0
   55308:	mov	r0, r8
   5530c:	mov	r1, r4
   55310:	bl	14974 <bcmp@plt+0x2698>
   55314:	cmp	r0, #0
   55318:	beq	55280 <bcmp@plt+0x42fa4>
   5531c:	mov	sl, r0
   55320:	ldr	r1, [r0]
   55324:	ldr	r0, [r8, #12]
   55328:	bl	42420 <bcmp@plt+0x30144>
   5532c:	ldr	r1, [pc, #936]	; 556dc <bcmp@plt+0x43400>
   55330:	cmp	r0, #0
   55334:	ldr	r1, [pc, r1]
   55338:	ldr	r1, [r1]
   5533c:	beq	55370 <bcmp@plt+0x43094>
   55340:	cmp	r1, #1
   55344:	blt	55364 <bcmp@plt+0x43088>
   55348:	ldr	r0, [sl]
   5534c:	bl	342fc <bcmp@plt+0x22020>
   55350:	ldr	r1, [pc, #904]	; 556e0 <bcmp@plt+0x43404>
   55354:	mov	r2, r0
   55358:	mov	r0, #5
   5535c:	add	r1, pc, r1
   55360:	bl	40d10 <bcmp@plt+0x2ea34>
   55364:	mov	r0, sl
   55368:	bl	24cbc <bcmp@plt+0x129e0>
   5536c:	b	552a0 <bcmp@plt+0x42fc4>
   55370:	cmp	r1, #1
   55374:	blt	55394 <bcmp@plt+0x430b8>
   55378:	ldr	r0, [sl]
   5537c:	bl	342fc <bcmp@plt+0x22020>
   55380:	ldr	r1, [pc, #884]	; 556fc <bcmp@plt+0x43420>
   55384:	mov	r2, r0
   55388:	mov	r0, #5
   5538c:	add	r1, pc, r1
   55390:	bl	40d10 <bcmp@plt+0x2ea34>
   55394:	ldr	r0, [sp, #24]
   55398:	mov	r1, sl
   5539c:	bl	24394 <bcmp@plt+0x120b8>
   553a0:	b	552a0 <bcmp@plt+0x42fc4>
   553a4:	ldr	r1, [pc, #796]	; 556c8 <bcmp@plt+0x433ec>
   553a8:	add	r1, pc, r1
   553ac:	b	55664 <bcmp@plt+0x43388>
   553b0:	ldr	r1, [pc, #812]	; 556e4 <bcmp@plt+0x43408>
   553b4:	mov	r0, r6
   553b8:	add	r1, pc, r1
   553bc:	bl	12120 <cfg_size@plt>
   553c0:	cmp	r0, #0
   553c4:	beq	55640 <bcmp@plt+0x43364>
   553c8:	ldr	r4, [pc, #792]	; 556e8 <bcmp@plt+0x4340c>
   553cc:	ldr	r9, [pc, #792]	; 556ec <bcmp@plt+0x43410>
   553d0:	ldr	r8, [pc, #792]	; 556f0 <bcmp@plt+0x43414>
   553d4:	mov	r7, #0
   553d8:	add	r4, pc, r4
   553dc:	add	r9, pc, r9
   553e0:	add	r8, pc, r8
   553e4:	b	55430 <bcmp@plt+0x43154>
   553e8:	mov	r0, sl
   553ec:	mov	r1, r9
   553f0:	bl	121c8 <cfg_getstr@plt>
   553f4:	ldr	r1, [pc, #828]	; 55738 <bcmp@plt+0x4345c>
   553f8:	mov	r2, r0
   553fc:	mov	r0, #2
   55400:	add	r1, pc, r1
   55404:	bl	40d10 <bcmp@plt+0x2ea34>
   55408:	ldr	r6, [sp, #16]
   5540c:	ldr	r7, [sp, #12]
   55410:	ldr	r4, [pc, #804]	; 5573c <bcmp@plt+0x43460>
   55414:	add	r4, pc, r4
   55418:	mov	r0, r6
   5541c:	mov	r1, r4
   55420:	bl	12120 <cfg_size@plt>
   55424:	add	r7, r7, #1
   55428:	cmp	r7, r0
   5542c:	bcs	55640 <bcmp@plt+0x43364>
   55430:	mov	r0, r6
   55434:	mov	r1, r4
   55438:	mov	r2, r7
   5543c:	bl	12198 <cfg_getnsec@plt>
   55440:	mov	sl, r0
   55444:	bl	3dc9c <bcmp@plt+0x2b9c0>
   55448:	mov	r5, r0
   5544c:	mov	r0, sl
   55450:	mov	r1, r9
   55454:	bl	121c8 <cfg_getstr@plt>
   55458:	cmp	r0, #0
   5545c:	beq	5565c <bcmp@plt+0x43380>
   55460:	ldr	r1, [pc, #652]	; 556f4 <bcmp@plt+0x43418>
   55464:	mov	r0, sl
   55468:	add	r1, pc, r1
   5546c:	bl	121c8 <cfg_getstr@plt>
   55470:	cmp	r0, #0
   55474:	beq	5565c <bcmp@plt+0x43380>
   55478:	mov	r0, sl
   5547c:	mov	r1, r8
   55480:	bl	12120 <cfg_size@plt>
   55484:	cmp	r0, #1
   55488:	blt	554c8 <bcmp@plt+0x431ec>
   5548c:	mov	r4, r0
   55490:	mov	r6, #0
   55494:	b	554a4 <bcmp@plt+0x431c8>
   55498:	add	r6, r6, #1
   5549c:	cmp	r4, r6
   554a0:	beq	554c8 <bcmp@plt+0x431ec>
   554a4:	mov	r0, sl
   554a8:	mov	r1, r8
   554ac:	mov	r2, r6
   554b0:	bl	12150 <cfg_getnstr@plt>
   554b4:	cmp	r0, #0
   554b8:	beq	55498 <bcmp@plt+0x431bc>
   554bc:	mov	r1, r5
   554c0:	bl	3ded0 <bcmp@plt+0x2bbf4>
   554c4:	b	55498 <bcmp@plt+0x431bc>
   554c8:	ldr	r1, [pc, #568]	; 55708 <bcmp@plt+0x4342c>
   554cc:	mov	r0, sl
   554d0:	add	r1, pc, r1
   554d4:	bl	121c8 <cfg_getstr@plt>
   554d8:	cmp	r0, #0
   554dc:	beq	5567c <bcmp@plt+0x433a0>
   554e0:	mov	r9, r0
   554e4:	bl	4ac40 <bcmp@plt+0x38964>
   554e8:	ldr	r1, [pc, #544]	; 55710 <bcmp@plt+0x43434>
   554ec:	mov	r6, r0
   554f0:	add	r1, pc, r1
   554f4:	bl	120fc <strcmp@plt>
   554f8:	cmp	r0, #0
   554fc:	beq	55520 <bcmp@plt+0x43244>
   55500:	ldr	r1, [pc, #548]	; 5572c <bcmp@plt+0x43450>
   55504:	mov	r0, r6
   55508:	add	r1, pc, r1
   5550c:	bl	120fc <strcmp@plt>
   55510:	mov	r4, #1
   55514:	cmp	r0, #0
   55518:	beq	55524 <bcmp@plt+0x43248>
   5551c:	b	55698 <bcmp@plt+0x433bc>
   55520:	mov	r4, #0
   55524:	mov	r0, r6
   55528:	str	r7, [sp, #12]
   5552c:	bl	11f10 <free@plt>
   55530:	ldr	r9, [pc, #476]	; 55714 <bcmp@plt+0x43438>
   55534:	mov	r0, sl
   55538:	add	r9, pc, r9
   5553c:	mov	r1, r9
   55540:	bl	121c8 <cfg_getstr@plt>
   55544:	ldr	r1, [pc, #460]	; 55718 <bcmp@plt+0x4343c>
   55548:	mov	r6, r0
   5554c:	mov	r0, sl
   55550:	add	r1, pc, r1
   55554:	bl	1218c <cfg_getint@plt>
   55558:	mov	r2, r0
   5555c:	ldr	r0, [sp, #20]
   55560:	ldr	r7, [sp, #24]
   55564:	mov	r1, r6
   55568:	mov	r3, r4
   5556c:	str	r5, [sp]
   55570:	str	r0, [sp, #4]
   55574:	mov	r0, r7
   55578:	bl	14a38 <bcmp@plt+0x275c>
   5557c:	mov	r6, r0
   55580:	mov	r0, r5
   55584:	bl	3e398 <bcmp@plt+0x2c0bc>
   55588:	cmp	r6, #0
   5558c:	beq	553e8 <bcmp@plt+0x4310c>
   55590:	ldr	r1, [r6]
   55594:	ldr	r0, [r7, #16]
   55598:	bl	42420 <bcmp@plt+0x30144>
   5559c:	ldr	r1, [pc, #376]	; 5571c <bcmp@plt+0x43440>
   555a0:	cmp	r0, #0
   555a4:	ldr	r1, [pc, r1]
   555a8:	ldr	r1, [r1]
   555ac:	beq	555e8 <bcmp@plt+0x4330c>
   555b0:	ldr	r7, [sp, #12]
   555b4:	cmp	r1, #1
   555b8:	blt	555d8 <bcmp@plt+0x432fc>
   555bc:	ldr	r0, [r6]
   555c0:	bl	342fc <bcmp@plt+0x22020>
   555c4:	ldr	r1, [pc, #340]	; 55720 <bcmp@plt+0x43444>
   555c8:	mov	r2, r0
   555cc:	mov	r0, #5
   555d0:	add	r1, pc, r1
   555d4:	bl	40d10 <bcmp@plt+0x2ea34>
   555d8:	mov	r0, r6
   555dc:	bl	24ce4 <bcmp@plt+0x12a08>
   555e0:	ldr	r6, [sp, #16]
   555e4:	b	55620 <bcmp@plt+0x43344>
   555e8:	cmp	r1, #1
   555ec:	blt	5560c <bcmp@plt+0x43330>
   555f0:	ldr	r0, [r6]
   555f4:	bl	342fc <bcmp@plt+0x22020>
   555f8:	ldr	r1, [pc, #308]	; 55734 <bcmp@plt+0x43458>
   555fc:	mov	r2, r0
   55600:	mov	r0, #5
   55604:	add	r1, pc, r1
   55608:	bl	40d10 <bcmp@plt+0x2ea34>
   5560c:	mov	r0, r7
   55610:	mov	r1, r6
   55614:	bl	243cc <bcmp@plt+0x120f0>
   55618:	ldr	r6, [sp, #16]
   5561c:	ldr	r7, [sp, #12]
   55620:	ldr	r4, [pc, #252]	; 55724 <bcmp@plt+0x43448>
   55624:	ldr	r9, [pc, #252]	; 55728 <bcmp@plt+0x4344c>
   55628:	add	r4, pc, r4
   5562c:	add	r9, pc, r9
   55630:	b	55418 <bcmp@plt+0x4313c>
   55634:	ldr	r1, [pc, #136]	; 556c4 <bcmp@plt+0x433e8>
   55638:	add	r1, pc, r1
   5563c:	b	55664 <bcmp@plt+0x43388>
   55640:	ldr	r0, [sp, #20]
   55644:	bl	49794 <bcmp@plt+0x374b8>
   55648:	mov	r4, #1
   5564c:	b	55670 <bcmp@plt+0x43394>
   55650:	ldr	r1, [pc, #168]	; 55700 <bcmp@plt+0x43424>
   55654:	add	r1, pc, r1
   55658:	b	55664 <bcmp@plt+0x43388>
   5565c:	ldr	r1, [pc, #148]	; 556f8 <bcmp@plt+0x4341c>
   55660:	add	r1, pc, r1
   55664:	mov	r0, #2
   55668:	bl	40d10 <bcmp@plt+0x2ea34>
   5566c:	mov	r4, #0
   55670:	mov	r0, r4
   55674:	sub	sp, fp, #28
   55678:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5567c:	ldr	r1, [pc, #136]	; 5570c <bcmp@plt+0x43430>
   55680:	mov	r0, #1
   55684:	mov	r2, #0
   55688:	mov	r4, #0
   5568c:	add	r1, pc, r1
   55690:	bl	40d10 <bcmp@plt+0x2ea34>
   55694:	b	55670 <bcmp@plt+0x43394>
   55698:	ldr	r1, [pc, #144]	; 55730 <bcmp@plt+0x43454>
   5569c:	mov	r0, #1
   556a0:	mov	r2, r9
   556a4:	add	r1, pc, r1
   556a8:	bl	40d10 <bcmp@plt+0x2ea34>
   556ac:	mov	r0, r6
   556b0:	bl	11f10 <free@plt>
   556b4:	b	5566c <bcmp@plt+0x43390>
   556b8:	andeq	r1, r2, r8, lsr #2
   556bc:	andeq	pc, r0, r8, lsr #1
   556c0:	andeq	lr, r0, lr, ror #26
   556c4:	andeq	lr, r0, r1, lsl #25
   556c8:	andeq	lr, r0, r4, asr pc
   556cc:	andeq	pc, r0, sl, ror #1
   556d0:	andeq	pc, r0, r6, asr #1
   556d4:			; <UNDEFINED> instruction: 0x0000e5b2
   556d8:	andeq	sl, r0, ip, ror #17
   556dc:	andeq	r1, r2, r4, asr r0
   556e0:	andeq	pc, r0, sp, lsr r0	; <UNPREDICTABLE>
   556e4:	andeq	pc, r0, pc, lsl #1
   556e8:	andeq	pc, r0, pc, rrx
   556ec:	andeq	lr, r0, lr, asr #8
   556f0:	ldrdeq	pc, [r0], -ip
   556f4:	andeq	pc, r0, r4, asr #32
   556f8:	strdeq	lr, [r0], -r6
   556fc:	andeq	pc, r0, sl, asr #32
   55700:	strdeq	lr, [r0], -r4
   55704:	andeq	pc, r0, pc, ror r1	; <UNPREDICTABLE>
   55708:	ldrdeq	lr, [r0], -ip
   5570c:	andeq	lr, r0, ip, lsr lr
   55710:	andeq	pc, r0, r8
   55714:	strdeq	lr, [r0], -r2
   55718:	muleq	r0, r4, r6
   5571c:	andeq	r0, r2, r4, ror #27
   55720:	andeq	lr, r0, fp, asr #30
   55724:	andeq	lr, r0, pc, lsl lr
   55728:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
   5572c:	strdeq	lr, [r0], -pc	; <UNPREDICTABLE>
   55730:	andeq	lr, r0, r4, lsr #28
   55734:	andeq	lr, r0, r3, ror #30
   55738:	andeq	pc, r0, r2, lsr #3
   5573c:	andeq	pc, r0, r3, lsr r0	; <UNPREDICTABLE>
   55740:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55744:	add	fp, sp, #28
   55748:	sub	sp, sp, #4
   5574c:	ldr	r5, [pc, #316]	; 55890 <bcmp@plt+0x435b4>
   55750:	mov	r4, r0
   55754:	mov	r0, #5
   55758:	ldr	r5, [pc, r5]
   5575c:	mov	r1, r5
   55760:	bl	16a88 <bcmp@plt+0x47ac>
   55764:	cmp	r0, #1
   55768:	beq	55780 <bcmp@plt+0x434a4>
   5576c:	ldr	r1, [pc, #288]	; 55894 <bcmp@plt+0x435b8>
   55770:	mov	r0, #1
   55774:	add	r1, pc, r1
   55778:	bl	40d10 <bcmp@plt+0x2ea34>
   5577c:	bl	4e79c <bcmp@plt+0x3c4c0>
   55780:	ldr	r8, [r5]
   55784:	mov	r0, r4
   55788:	bl	54060 <bcmp@plt+0x41d84>
   5578c:	ldr	r1, [pc, #260]	; 55898 <bcmp@plt+0x435bc>
   55790:	mov	r9, r0
   55794:	mov	r0, r4
   55798:	add	r1, pc, r1
   5579c:	bl	121c8 <cfg_getstr@plt>
   557a0:	cmp	r0, #0
   557a4:	beq	55830 <bcmp@plt+0x43554>
   557a8:	bl	4df44 <bcmp@plt+0x3bc68>
   557ac:	cmp	r0, #0
   557b0:	beq	55868 <bcmp@plt+0x4358c>
   557b4:	mov	r1, #2
   557b8:	mov	r5, r0
   557bc:	bl	4d994 <bcmp@plt+0x3b6b8>
   557c0:	mov	r0, r5
   557c4:	mov	r1, #10
   557c8:	bl	4d994 <bcmp@plt+0x3b6b8>
   557cc:	bl	3dc9c <bcmp@plt+0x2b9c0>
   557d0:	ldr	r1, [pc, #204]	; 558a4 <bcmp@plt+0x435c8>
   557d4:	mov	sl, r0
   557d8:	mov	r0, r4
   557dc:	add	r1, pc, r1
   557e0:	bl	12120 <cfg_size@plt>
   557e4:	cmp	r0, #1
   557e8:	blt	55874 <bcmp@plt+0x43598>
   557ec:	ldr	r7, [pc, #180]	; 558a8 <bcmp@plt+0x435cc>
   557f0:	mov	r6, r0
   557f4:	mov	r5, #0
   557f8:	add	r7, pc, r7
   557fc:	b	5580c <bcmp@plt+0x43530>
   55800:	add	r5, r5, #1
   55804:	cmp	r6, r5
   55808:	beq	5583c <bcmp@plt+0x43560>
   5580c:	mov	r0, r4
   55810:	mov	r1, r7
   55814:	mov	r2, r5
   55818:	bl	12150 <cfg_getnstr@plt>
   5581c:	cmp	r0, #0
   55820:	beq	55800 <bcmp@plt+0x43524>
   55824:	mov	r1, sl
   55828:	bl	3ded0 <bcmp@plt+0x2bbf4>
   5582c:	b	55800 <bcmp@plt+0x43524>
   55830:	ldr	r1, [pc, #104]	; 558a0 <bcmp@plt+0x435c4>
   55834:	add	r1, pc, r1
   55838:	b	5587c <bcmp@plt+0x435a0>
   5583c:	mov	r0, r8
   55840:	mov	r1, sl
   55844:	mov	r2, r9
   55848:	bl	14ba8 <bcmp@plt+0x28cc>
   5584c:	mov	r0, r9
   55850:	bl	49794 <bcmp@plt+0x374b8>
   55854:	mov	r0, sl
   55858:	bl	3e398 <bcmp@plt+0x2c0bc>
   5585c:	mov	r0, #1
   55860:	sub	sp, fp, #28
   55864:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55868:	ldr	r1, [pc, #44]	; 5589c <bcmp@plt+0x435c0>
   5586c:	add	r1, pc, r1
   55870:	b	5587c <bcmp@plt+0x435a0>
   55874:	ldr	r1, [pc, #48]	; 558ac <bcmp@plt+0x435d0>
   55878:	add	r1, pc, r1
   5587c:	mov	r0, #2
   55880:	bl	40d10 <bcmp@plt+0x2ea34>
   55884:	mov	r0, #0
   55888:	sub	sp, fp, #28
   5588c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55890:	andeq	r0, r2, r0, lsr #23
   55894:	andeq	lr, r0, fp, asr lr
   55898:	andeq	lr, r0, r6, ror #15
   5589c:	muleq	r0, r0, sp
   558a0:	andeq	lr, r0, r3, lsl lr
   558a4:			; <UNDEFINED> instruction: 0x0000eeb1
   558a8:	muleq	r0, r5, lr
   558ac:	andeq	lr, r0, r8, lsr #28
   558b0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   558b4:	add	fp, sp, #24
   558b8:	sub	sp, sp, #3360	; 0xd20
   558bc:	ldr	r1, [pc, #752]	; 55bb4 <bcmp@plt+0x438d8>
   558c0:	mov	r4, sp
   558c4:	mov	r2, #3360	; 0xd20
   558c8:	mov	r0, r4
   558cc:	add	r1, pc, r1
   558d0:	bl	11f34 <memcpy@plt>
   558d4:	mov	r0, r4
   558d8:	mov	r1, #4
   558dc:	bl	122c4 <cfg_init@plt>
   558e0:	ldr	r6, [pc, #720]	; 55bb8 <bcmp@plt+0x438dc>
   558e4:	mov	r4, r0
   558e8:	ldr	r6, [pc, r6]
   558ec:	ldr	r1, [r6]
   558f0:	bl	11d78 <cfg_parse@plt>
   558f4:	cmp	r0, #1
   558f8:	beq	55918 <bcmp@plt+0x4363c>
   558fc:	mov	r5, r0
   55900:	cmn	r0, #1
   55904:	bne	5593c <bcmp@plt+0x43660>
   55908:	ldr	r2, [r6]
   5590c:	ldr	r1, [pc, #680]	; 55bbc <bcmp@plt+0x438e0>
   55910:	add	r1, pc, r1
   55914:	b	55924 <bcmp@plt+0x43648>
   55918:	ldr	r2, [r6]
   5591c:	ldr	r1, [pc, #668]	; 55bc0 <bcmp@plt+0x438e4>
   55920:	add	r1, pc, r1
   55924:	mov	r0, #1
   55928:	bl	40d10 <bcmp@plt+0x2ea34>
   5592c:	mov	r0, r4
   55930:	bl	121bc <cfg_free@plt>
   55934:	mov	r5, #0
   55938:	b	55ba8 <bcmp@plt+0x438cc>
   5593c:	ldr	r8, [pc, #640]	; 55bc4 <bcmp@plt+0x438e8>
   55940:	ldr	r8, [pc, r8]
   55944:	ldr	r0, [r8]
   55948:	cmn	r0, #1
   5594c:	bne	55974 <bcmp@plt+0x43698>
   55950:	ldr	r1, [pc, #624]	; 55bc8 <bcmp@plt+0x438ec>
   55954:	mov	r0, r4
   55958:	add	r1, pc, r1
   5595c:	bl	1218c <cfg_getint@plt>
   55960:	mov	r5, r0
   55964:	bic	r0, r0, r0, asr #31
   55968:	cmp	r0, #3
   5596c:	movge	r0, #3
   55970:	str	r0, [r8]
   55974:	sub	r0, r0, #1
   55978:	cmp	r0, #2
   5597c:	bhi	55994 <bcmp@plt+0x436b8>
   55980:	ldr	r1, [pc, #580]	; 55bcc <bcmp@plt+0x438f0>
   55984:	add	r1, pc, r1
   55988:	ldr	r1, [r1, r0, lsl #2]
   5598c:	mov	r0, #4
   55990:	bl	40d10 <bcmp@plt+0x2ea34>
   55994:	ldr	r1, [pc, #564]	; 55bd0 <bcmp@plt+0x438f4>
   55998:	mov	r0, r4
   5599c:	add	r1, pc, r1
   559a0:	bl	121c8 <cfg_getstr@plt>
   559a4:	ldr	r1, [pc, #552]	; 55bd4 <bcmp@plt+0x438f8>
   559a8:	ldr	r1, [pc, r1]
   559ac:	ldr	r1, [r1]
   559b0:	cmp	r1, #1
   559b4:	bne	559bc <bcmp@plt+0x436e0>
   559b8:	bl	40fbc <bcmp@plt+0x2ece0>
   559bc:	ldr	r1, [pc, #532]	; 55bd8 <bcmp@plt+0x438fc>
   559c0:	mov	r0, r4
   559c4:	add	r1, pc, r1
   559c8:	bl	121c8 <cfg_getstr@plt>
   559cc:	mov	r7, r0
   559d0:	bl	4ac40 <bcmp@plt+0x38964>
   559d4:	ldr	r1, [pc, #512]	; 55bdc <bcmp@plt+0x43900>
   559d8:	mov	r6, r0
   559dc:	add	r1, pc, r1
   559e0:	bl	120fc <strcmp@plt>
   559e4:	cmp	r0, #0
   559e8:	beq	55a28 <bcmp@plt+0x4374c>
   559ec:	ldr	r1, [pc, #508]	; 55bf0 <bcmp@plt+0x43914>
   559f0:	mov	r0, r6
   559f4:	add	r1, pc, r1
   559f8:	bl	120fc <strcmp@plt>
   559fc:	cmp	r0, #0
   55a00:	beq	55a50 <bcmp@plt+0x43774>
   55a04:	ldr	r1, [pc, #496]	; 55bfc <bcmp@plt+0x43920>
   55a08:	mov	r0, #1
   55a0c:	mov	r2, r7
   55a10:	add	r1, pc, r1
   55a14:	bl	40d10 <bcmp@plt+0x2ea34>
   55a18:	mov	r0, r6
   55a1c:	bl	11f10 <free@plt>
   55a20:	mov	r5, #0
   55a24:	b	55ba8 <bcmp@plt+0x438cc>
   55a28:	ldr	r0, [pc, #432]	; 55be0 <bcmp@plt+0x43904>
   55a2c:	mov	r1, #0
   55a30:	ldr	r0, [pc, r0]
   55a34:	str	r1, [r0]
   55a38:	ldr	r0, [r8]
   55a3c:	cmp	r0, #1
   55a40:	blt	55a7c <bcmp@plt+0x437a0>
   55a44:	ldr	r1, [pc, #408]	; 55be4 <bcmp@plt+0x43908>
   55a48:	add	r1, pc, r1
   55a4c:	b	55a74 <bcmp@plt+0x43798>
   55a50:	ldr	r0, [pc, #412]	; 55bf4 <bcmp@plt+0x43918>
   55a54:	mov	r1, #1
   55a58:	ldr	r0, [pc, r0]
   55a5c:	str	r1, [r0]
   55a60:	ldr	r0, [r8]
   55a64:	cmp	r0, #1
   55a68:	blt	55a7c <bcmp@plt+0x437a0>
   55a6c:	ldr	r1, [pc, #388]	; 55bf8 <bcmp@plt+0x4391c>
   55a70:	add	r1, pc, r1
   55a74:	mov	r0, #5
   55a78:	bl	40d10 <bcmp@plt+0x2ea34>
   55a7c:	mov	r0, r6
   55a80:	bl	11f10 <free@plt>
   55a84:	ldr	r1, [pc, #348]	; 55be8 <bcmp@plt+0x4390c>
   55a88:	mov	r0, r4
   55a8c:	add	r1, pc, r1
   55a90:	bl	121c8 <cfg_getstr@plt>
   55a94:	cmp	r0, #0
   55a98:	beq	55ba0 <bcmp@plt+0x438c4>
   55a9c:	bl	4ac40 <bcmp@plt+0x38964>
   55aa0:	ldr	r1, [pc, #324]	; 55bec <bcmp@plt+0x43910>
   55aa4:	mov	r6, r0
   55aa8:	add	r1, pc, r1
   55aac:	bl	120fc <strcmp@plt>
   55ab0:	cmp	r0, #0
   55ab4:	beq	55b50 <bcmp@plt+0x43874>
   55ab8:	ldr	r1, [pc, #320]	; 55c00 <bcmp@plt+0x43924>
   55abc:	mov	r0, r6
   55ac0:	add	r1, pc, r1
   55ac4:	bl	120fc <strcmp@plt>
   55ac8:	cmp	r0, #0
   55acc:	beq	55b5c <bcmp@plt+0x43880>
   55ad0:	ldr	r1, [pc, #300]	; 55c04 <bcmp@plt+0x43928>
   55ad4:	mov	r0, r6
   55ad8:	add	r1, pc, r1
   55adc:	bl	120fc <strcmp@plt>
   55ae0:	cmp	r0, #0
   55ae4:	beq	55b68 <bcmp@plt+0x4388c>
   55ae8:	ldr	r1, [pc, #280]	; 55c08 <bcmp@plt+0x4392c>
   55aec:	mov	r0, r6
   55af0:	add	r1, pc, r1
   55af4:	bl	120fc <strcmp@plt>
   55af8:	cmp	r0, #0
   55afc:	beq	55b74 <bcmp@plt+0x43898>
   55b00:	ldr	r1, [pc, #260]	; 55c0c <bcmp@plt+0x43930>
   55b04:	mov	r0, r6
   55b08:	add	r1, pc, r1
   55b0c:	bl	120fc <strcmp@plt>
   55b10:	cmp	r0, #0
   55b14:	beq	55b80 <bcmp@plt+0x438a4>
   55b18:	ldr	r1, [pc, #240]	; 55c10 <bcmp@plt+0x43934>
   55b1c:	mov	r0, r6
   55b20:	add	r1, pc, r1
   55b24:	bl	120fc <strcmp@plt>
   55b28:	cmp	r0, #0
   55b2c:	beq	55b8c <bcmp@plt+0x438b0>
   55b30:	ldr	r1, [pc, #220]	; 55c14 <bcmp@plt+0x43938>
   55b34:	mov	r0, #1
   55b38:	mov	r2, r6
   55b3c:	add	r1, pc, r1
   55b40:	bl	40d10 <bcmp@plt+0x2ea34>
   55b44:	mov	r0, r4
   55b48:	bl	121bc <cfg_free@plt>
   55b4c:	b	55a18 <bcmp@plt+0x4373c>
   55b50:	mov	r0, r4
   55b54:	bl	546f8 <bcmp@plt+0x4241c>
   55b58:	b	55b94 <bcmp@plt+0x438b8>
   55b5c:	mov	r0, r4
   55b60:	bl	54a28 <bcmp@plt+0x4274c>
   55b64:	b	55b94 <bcmp@plt+0x438b8>
   55b68:	mov	r0, r4
   55b6c:	bl	53cdc <bcmp@plt+0x41a00>
   55b70:	b	55b94 <bcmp@plt+0x438b8>
   55b74:	mov	r0, r4
   55b78:	bl	54884 <bcmp@plt+0x425a8>
   55b7c:	b	55b94 <bcmp@plt+0x438b8>
   55b80:	mov	r0, r4
   55b84:	bl	551b8 <bcmp@plt+0x42edc>
   55b88:	b	55b94 <bcmp@plt+0x438b8>
   55b8c:	mov	r0, r4
   55b90:	bl	55740 <bcmp@plt+0x43464>
   55b94:	mov	r5, r0
   55b98:	mov	r0, r6
   55b9c:	bl	11f10 <free@plt>
   55ba0:	mov	r0, r4
   55ba4:	bl	121bc <cfg_free@plt>
   55ba8:	mov	r0, r5
   55bac:	sub	sp, fp, #24
   55bb0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   55bb4:	andeq	pc, r1, r4, ror #17
   55bb8:	andeq	r0, r2, r0, ror #18
   55bbc:	andeq	ip, r0, r7, lsl #22
   55bc0:			; <UNDEFINED> instruction: 0x0000eeb6
   55bc4:	andeq	r0, r2, r8, asr #20
   55bc8:	andeq	lr, r0, sp, ror #29
   55bcc:	andeq	r0, r2, ip, asr #10
   55bd0:	ldrdeq	lr, [r0], -r2
   55bd4:	strdeq	r0, [r2], -ip
   55bd8:			; <UNDEFINED> instruction: 0x0000edb3
   55bdc:	andeq	lr, r0, r5, lsl #29
   55be0:	andeq	r0, r2, ip, asr r9
   55be4:	andeq	lr, r0, r0, lsr #28
   55be8:	andeq	lr, r0, ip, lsl #26
   55bec:	andeq	lr, r0, r7, lsr #28
   55bf0:	andeq	r4, r0, fp, lsl #25
   55bf4:	andeq	r0, r2, r4, lsr r9
   55bf8:	andeq	lr, r0, r4, lsl lr
   55bfc:	muleq	r0, r4, lr
   55c00:	andeq	lr, r0, r3, lsl lr
   55c04:	andeq	r1, r0, r8, lsr #30
   55c08:	andeq	lr, r0, r6, ror #27
   55c0c:	ldrdeq	lr, [r0], -r1
   55c10:			; <UNDEFINED> instruction: 0x0000edbd
   55c14:	andeq	lr, r0, r8, lsr #27
   55c18:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   55c1c:	mov	r7, r0
   55c20:	ldr	r6, [pc, #72]	; 55c70 <bcmp@plt+0x43994>
   55c24:	ldr	r5, [pc, #72]	; 55c74 <bcmp@plt+0x43998>
   55c28:	add	r6, pc, r6
   55c2c:	add	r5, pc, r5
   55c30:	sub	r6, r6, r5
   55c34:	mov	r8, r1
   55c38:	mov	r9, r2
   55c3c:	bl	11d10 <bind@plt-0x20>
   55c40:	asrs	r6, r6, #2
   55c44:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   55c48:	mov	r4, #0
   55c4c:	add	r4, r4, #1
   55c50:	ldr	r3, [r5], #4
   55c54:	mov	r2, r9
   55c58:	mov	r1, r8
   55c5c:	mov	r0, r7
   55c60:	blx	r3
   55c64:	cmp	r6, r4
   55c68:	bne	55c4c <bcmp@plt+0x43970>
   55c6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   55c70:	andeq	pc, r1, ip, asr #9
   55c74:	andeq	pc, r1, r4, asr #9
   55c78:	bx	lr

Disassembly of section .fini:

00055c7c <.fini>:
   55c7c:	push	{r3, lr}
   55c80:	pop	{r3, pc}
