<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Pm Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Pm Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___p_m.html">Power Manager</a> &#124; <a class="el" href="group___s_a_m_l21___p_m.html">Power Manager</a> &#124; <a class="el" href="group___s_a_m_r21___p_m.html">Power Manager</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>PM hardware registers.  
 <a href="struct_pm.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a72eccbf4a4b87a745097b449bfe78ca6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___c_t_r_l___type.html">PM_CTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a72eccbf4a4b87a745097b449bfe78ca6">CTRL</a></td></tr>
<tr class="memdesc:a72eccbf4a4b87a745097b449bfe78ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 8) Control.  <a href="#a72eccbf4a4b87a745097b449bfe78ca6">More...</a><br /></td></tr>
<tr class="separator:a72eccbf4a4b87a745097b449bfe78ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a4a4be9a7d3d340518340ad1e3ceb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___s_l_e_e_p___type.html">PM_SLEEP_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a79a4a4be9a7d3d340518340ad1e3ceb5">SLEEP</a></td></tr>
<tr class="memdesc:a79a4a4be9a7d3d340518340ad1e3ceb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x01 (R/W 8) Sleep Mode.  <a href="#a79a4a4be9a7d3d340518340ad1e3ceb5">More...</a><br /></td></tr>
<tr class="separator:a79a4a4be9a7d3d340518340ad1e3ceb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8def7fea4ea7ca312401fb871f190e90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___e_x_t_c_t_r_l___type.html">PM_EXTCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a8def7fea4ea7ca312401fb871f190e90">EXTCTRL</a></td></tr>
<tr class="memdesc:a8def7fea4ea7ca312401fb871f190e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x02 (R/W 8) External Reset Controller.  <a href="#a8def7fea4ea7ca312401fb871f190e90">More...</a><br /></td></tr>
<tr class="separator:a8def7fea4ea7ca312401fb871f190e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79de5e1fd68cc7e2a11bd905dadbde8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a79de5e1fd68cc7e2a11bd905dadbde8c">Reserved1</a> [0x5]</td></tr>
<tr class="separator:a79de5e1fd68cc7e2a11bd905dadbde8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58395c7f1c45e5883c9d67d3a7835907"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___c_p_u_s_e_l___type.html">PM_CPUSEL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a58395c7f1c45e5883c9d67d3a7835907">CPUSEL</a></td></tr>
<tr class="memdesc:a58395c7f1c45e5883c9d67d3a7835907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 8) CPU Clock Select.  <a href="#a58395c7f1c45e5883c9d67d3a7835907">More...</a><br /></td></tr>
<tr class="separator:a58395c7f1c45e5883c9d67d3a7835907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a126ebf68bf07133ba564588763a2f506"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___a_p_b_a_s_e_l___type.html">PM_APBASEL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a126ebf68bf07133ba564588763a2f506">APBASEL</a></td></tr>
<tr class="memdesc:a126ebf68bf07133ba564588763a2f506"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x09 (R/W 8) APBA Clock Select.  <a href="#a126ebf68bf07133ba564588763a2f506">More...</a><br /></td></tr>
<tr class="separator:a126ebf68bf07133ba564588763a2f506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd9c9b53db7ddf3ec3b5876295dcee3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___a_p_b_b_s_e_l___type.html">PM_APBBSEL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#adcd9c9b53db7ddf3ec3b5876295dcee3">APBBSEL</a></td></tr>
<tr class="memdesc:adcd9c9b53db7ddf3ec3b5876295dcee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0A (R/W 8) APBB Clock Select.  <a href="#adcd9c9b53db7ddf3ec3b5876295dcee3">More...</a><br /></td></tr>
<tr class="separator:adcd9c9b53db7ddf3ec3b5876295dcee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c4a54c8f24cfd9e31a8493a51a605e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___a_p_b_c_s_e_l___type.html">PM_APBCSEL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a72c4a54c8f24cfd9e31a8493a51a605e">APBCSEL</a></td></tr>
<tr class="memdesc:a72c4a54c8f24cfd9e31a8493a51a605e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0B (R/W 8) APBC Clock Select.  <a href="#a72c4a54c8f24cfd9e31a8493a51a605e">More...</a><br /></td></tr>
<tr class="separator:a72c4a54c8f24cfd9e31a8493a51a605e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a979c140957ac8c90c8eb96f3bcc4b6d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a979c140957ac8c90c8eb96f3bcc4b6d6">Reserved2</a> [0x8]</td></tr>
<tr class="separator:a979c140957ac8c90c8eb96f3bcc4b6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407d2530ed58b32aa72362a2a19f5a6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___a_h_b_m_a_s_k___type.html">PM_AHBMASK_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a407d2530ed58b32aa72362a2a19f5a6b">AHBMASK</a></td></tr>
<tr class="memdesc:a407d2530ed58b32aa72362a2a19f5a6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 32) AHB Mask.  <a href="#a407d2530ed58b32aa72362a2a19f5a6b">More...</a><br /></td></tr>
<tr class="separator:a407d2530ed58b32aa72362a2a19f5a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468bceadd4f6d2169b62a05a172a8844"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___a_p_b_a_m_a_s_k___type.html">PM_APBAMASK_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a468bceadd4f6d2169b62a05a172a8844">APBAMASK</a></td></tr>
<tr class="memdesc:a468bceadd4f6d2169b62a05a172a8844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 32) APBA Mask.  <a href="#a468bceadd4f6d2169b62a05a172a8844">More...</a><br /></td></tr>
<tr class="separator:a468bceadd4f6d2169b62a05a172a8844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afacc529beb39c2f6835bcf232c97f4ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___a_p_b_b_m_a_s_k___type.html">PM_APBBMASK_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#afacc529beb39c2f6835bcf232c97f4ed">APBBMASK</a></td></tr>
<tr class="memdesc:afacc529beb39c2f6835bcf232c97f4ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1C (R/W 32) APBB Mask.  <a href="#afacc529beb39c2f6835bcf232c97f4ed">More...</a><br /></td></tr>
<tr class="separator:afacc529beb39c2f6835bcf232c97f4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c069be496a3aead109a49b29c3d48b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___a_p_b_c_m_a_s_k___type.html">PM_APBCMASK_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a78c069be496a3aead109a49b29c3d48b">APBCMASK</a></td></tr>
<tr class="memdesc:a78c069be496a3aead109a49b29c3d48b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 32) APBC Mask.  <a href="#a78c069be496a3aead109a49b29c3d48b">More...</a><br /></td></tr>
<tr class="separator:a78c069be496a3aead109a49b29c3d48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c54d327f571b94a2032cd06c34387f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a21c54d327f571b94a2032cd06c34387f">Reserved3</a> [0x10]</td></tr>
<tr class="separator:a21c54d327f571b94a2032cd06c34387f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4093e8f9e7882b6f1fde78af8842f3d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___i_n_t_e_n_c_l_r___type.html">PM_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a4093e8f9e7882b6f1fde78af8842f3d1">INTENCLR</a></td></tr>
<tr class="memdesc:a4093e8f9e7882b6f1fde78af8842f3d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x34 (R/W 8) Interrupt Enable Clear.  <a href="#a4093e8f9e7882b6f1fde78af8842f3d1">More...</a><br /></td></tr>
<tr class="separator:a4093e8f9e7882b6f1fde78af8842f3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9030958ab507497c2d8a0b97e18ba7cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___i_n_t_e_n_s_e_t___type.html">PM_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a9030958ab507497c2d8a0b97e18ba7cf">INTENSET</a></td></tr>
<tr class="memdesc:a9030958ab507497c2d8a0b97e18ba7cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x35 (R/W 8) Interrupt Enable Set.  <a href="#a9030958ab507497c2d8a0b97e18ba7cf">More...</a><br /></td></tr>
<tr class="separator:a9030958ab507497c2d8a0b97e18ba7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa200a3e057054c0adba278ece29454"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___i_n_t_f_l_a_g___type.html">PM_INTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#adfa200a3e057054c0adba278ece29454">INTFLAG</a></td></tr>
<tr class="memdesc:adfa200a3e057054c0adba278ece29454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x36 (R/W 8) Interrupt Flag Status and Clear.  <a href="#adfa200a3e057054c0adba278ece29454">More...</a><br /></td></tr>
<tr class="separator:adfa200a3e057054c0adba278ece29454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af746bf8aa217dd99e412937a914563e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#af746bf8aa217dd99e412937a914563e7">Reserved4</a> [0x1]</td></tr>
<tr class="separator:af746bf8aa217dd99e412937a914563e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a983353d43fb468f9c0e21eb89ce7903e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_m___r_c_a_u_s_e___type.html">PM_RCAUSE_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a983353d43fb468f9c0e21eb89ce7903e">RCAUSE</a></td></tr>
<tr class="memdesc:a983353d43fb468f9c0e21eb89ce7903e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x38 (R/ 8) Reset Cause.  <a href="#a983353d43fb468f9c0e21eb89ce7903e">More...</a><br /></td></tr>
<tr class="separator:a983353d43fb468f9c0e21eb89ce7903e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14162ffc12ca57854adfdc711bb7bafb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___c_t_r_l_a___type.html">PM_CTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a14162ffc12ca57854adfdc711bb7bafb">CTRLA</a></td></tr>
<tr class="memdesc:a14162ffc12ca57854adfdc711bb7bafb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 8) Control A.  <a href="#a14162ffc12ca57854adfdc711bb7bafb">More...</a><br /></td></tr>
<tr class="separator:a14162ffc12ca57854adfdc711bb7bafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3f6a15f228ced43aaf2e5166c02410"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___s_l_e_e_p_c_f_g___type.html">PM_SLEEPCFG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#aeb3f6a15f228ced43aaf2e5166c02410">SLEEPCFG</a></td></tr>
<tr class="memdesc:aeb3f6a15f228ced43aaf2e5166c02410"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x01 (R/W 8) Sleep Configuration.  <a href="#aeb3f6a15f228ced43aaf2e5166c02410">More...</a><br /></td></tr>
<tr class="separator:aeb3f6a15f228ced43aaf2e5166c02410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acddd9da45cb6cbb2f85fe09dceafc810"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___p_l_c_f_g___type.html">PM_PLCFG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#acddd9da45cb6cbb2f85fe09dceafc810">PLCFG</a></td></tr>
<tr class="memdesc:acddd9da45cb6cbb2f85fe09dceafc810"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x02 (R/W 8) Performance Level Configuration.  <a href="#acddd9da45cb6cbb2f85fe09dceafc810">More...</a><br /></td></tr>
<tr class="separator:acddd9da45cb6cbb2f85fe09dceafc810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36042f09baa4a7a4ec5a5e409315395c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___s_t_d_b_y_c_f_g___type.html">PM_STDBYCFG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#a36042f09baa4a7a4ec5a5e409315395c">STDBYCFG</a></td></tr>
<tr class="memdesc:a36042f09baa4a7a4ec5a5e409315395c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 16) Standby Configuration.  <a href="#a36042f09baa4a7a4ec5a5e409315395c">More...</a><br /></td></tr>
<tr class="separator:a36042f09baa4a7a4ec5a5e409315395c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6500b164074df45424e5ff32222b3c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___p_w_s_a_k_d_l_y___type.html">PM_PWSAKDLY_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pm.html#af6500b164074df45424e5ff32222b3c9">PWSAKDLY</a></td></tr>
<tr class="memdesc:af6500b164074df45424e5ff32222b3c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 8) Power Switch Acknowledge Delay.  <a href="#af6500b164074df45424e5ff32222b3c9">More...</a><br /></td></tr>
<tr class="separator:af6500b164074df45424e5ff32222b3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>PM hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00536">536</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a407d2530ed58b32aa72362a2a19f5a6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a407d2530ed58b32aa72362a2a19f5a6b">&#9670;&nbsp;</a></span>AHBMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___a_h_b_m_a_s_k___type.html">PM_AHBMASK_Type</a> AHBMASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x14 (R/W 32) AHB Mask. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00546">546</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a468bceadd4f6d2169b62a05a172a8844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a468bceadd4f6d2169b62a05a172a8844">&#9670;&nbsp;</a></span>APBAMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___a_p_b_a_m_a_s_k___type.html">PM_APBAMASK_Type</a> APBAMASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x18 (R/W 32) APBA Mask. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00547">547</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a126ebf68bf07133ba564588763a2f506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a126ebf68bf07133ba564588763a2f506">&#9670;&nbsp;</a></span>APBASEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___a_p_b_a_s_e_l___type.html">PM_APBASEL_Type</a> APBASEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x09 (R/W 8) APBA Clock Select. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00542">542</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="afacc529beb39c2f6835bcf232c97f4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afacc529beb39c2f6835bcf232c97f4ed">&#9670;&nbsp;</a></span>APBBMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___a_p_b_b_m_a_s_k___type.html">PM_APBBMASK_Type</a> APBBMASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1C (R/W 32) APBB Mask. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00548">548</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="adcd9c9b53db7ddf3ec3b5876295dcee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd9c9b53db7ddf3ec3b5876295dcee3">&#9670;&nbsp;</a></span>APBBSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___a_p_b_b_s_e_l___type.html">PM_APBBSEL_Type</a> APBBSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0A (R/W 8) APBB Clock Select. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00543">543</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a78c069be496a3aead109a49b29c3d48b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c069be496a3aead109a49b29c3d48b">&#9670;&nbsp;</a></span>APBCMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___a_p_b_c_m_a_s_k___type.html">PM_APBCMASK_Type</a> APBCMASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x20 (R/W 32) APBC Mask. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00549">549</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a72c4a54c8f24cfd9e31a8493a51a605e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72c4a54c8f24cfd9e31a8493a51a605e">&#9670;&nbsp;</a></span>APBCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___a_p_b_c_s_e_l___type.html">PM_APBCSEL_Type</a> APBCSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0B (R/W 8) APBC Clock Select. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00544">544</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a58395c7f1c45e5883c9d67d3a7835907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58395c7f1c45e5883c9d67d3a7835907">&#9670;&nbsp;</a></span>CPUSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___c_p_u_s_e_l___type.html">PM_CPUSEL_Type</a> CPUSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 8) CPU Clock Select. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00541">541</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a72eccbf4a4b87a745097b449bfe78ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72eccbf4a4b87a745097b449bfe78ca6">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___c_t_r_l___type.html">PM_CTRL_Type</a> CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 8) Control. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00537">537</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a14162ffc12ca57854adfdc711bb7bafb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14162ffc12ca57854adfdc711bb7bafb">&#9670;&nbsp;</a></span>CTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___c_t_r_l_a___type.html">PM_CTRLA_Type</a> CTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 8) Control A. </p>

<p class="definition">Definition at line <a class="el" href="component_2pm__100_8h_source.html#l00270">270</a> of file <a class="el" href="component_2pm__100_8h_source.html">pm_100.h</a>.</p>

</div>
</div>
<a id="a8def7fea4ea7ca312401fb871f190e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8def7fea4ea7ca312401fb871f190e90">&#9670;&nbsp;</a></span>EXTCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___e_x_t_c_t_r_l___type.html">PM_EXTCTRL_Type</a> EXTCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x02 (R/W 8) External Reset Controller. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00539">539</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a4093e8f9e7882b6f1fde78af8842f3d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4093e8f9e7882b6f1fde78af8842f3d1">&#9670;&nbsp;</a></span>INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___i_n_t_e_n_c_l_r___type.html">PM_INTENCLR_Type</a> INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x34 (R/W 8) Interrupt Enable Clear. </p>
<p>Offset: 0x04 (R/W 8) Interrupt Enable Clear. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00551">551</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a9030958ab507497c2d8a0b97e18ba7cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9030958ab507497c2d8a0b97e18ba7cf">&#9670;&nbsp;</a></span>INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___i_n_t_e_n_s_e_t___type.html">PM_INTENSET_Type</a> INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x35 (R/W 8) Interrupt Enable Set. </p>
<p>Offset: 0x05 (R/W 8) Interrupt Enable Set. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00552">552</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="adfa200a3e057054c0adba278ece29454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfa200a3e057054c0adba278ece29454">&#9670;&nbsp;</a></span>INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___i_n_t_f_l_a_g___type.html">PM_INTFLAG_Type</a> INTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x36 (R/W 8) Interrupt Flag Status and Clear. </p>
<p>Offset: 0x06 (R/W 8) Interrupt Flag Status and Clear. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00553">553</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="acddd9da45cb6cbb2f85fe09dceafc810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acddd9da45cb6cbb2f85fe09dceafc810">&#9670;&nbsp;</a></span>PLCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___p_l_c_f_g___type.html">PM_PLCFG_Type</a> PLCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x02 (R/W 8) Performance Level Configuration. </p>

<p class="definition">Definition at line <a class="el" href="component_2pm__100_8h_source.html#l00272">272</a> of file <a class="el" href="component_2pm__100_8h_source.html">pm_100.h</a>.</p>

</div>
</div>
<a id="af6500b164074df45424e5ff32222b3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6500b164074df45424e5ff32222b3c9">&#9670;&nbsp;</a></span>PWSAKDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___p_w_s_a_k_d_l_y___type.html">PM_PWSAKDLY_Type</a> PWSAKDLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0C (R/W 8) Power Switch Acknowledge Delay. </p>

<p class="definition">Definition at line <a class="el" href="component_2pm__100_8h_source.html#l00280">280</a> of file <a class="el" href="component_2pm__100_8h_source.html">pm_100.h</a>.</p>

</div>
</div>
<a id="a983353d43fb468f9c0e21eb89ce7903e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a983353d43fb468f9c0e21eb89ce7903e">&#9670;&nbsp;</a></span>RCAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_m___r_c_a_u_s_e___type.html">PM_RCAUSE_Type</a> RCAUSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x38 (R/ 8) Reset Cause. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00555">555</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a79de5e1fd68cc7e2a11bd905dadbde8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79de5e1fd68cc7e2a11bd905dadbde8c">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00540">540</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a979c140957ac8c90c8eb96f3bcc4b6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a979c140957ac8c90c8eb96f3bcc4b6d6">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00545">545</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a21c54d327f571b94a2032cd06c34387f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c54d327f571b94a2032cd06c34387f">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00550">550</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="af746bf8aa217dd99e412937a914563e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af746bf8aa217dd99e412937a914563e7">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00554">554</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a79a4a4be9a7d3d340518340ad1e3ceb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a4a4be9a7d3d340518340ad1e3ceb5">&#9670;&nbsp;</a></span>SLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___s_l_e_e_p___type.html">PM_SLEEP_Type</a> SLEEP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x01 (R/W 8) Sleep Mode. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00538">538</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="aeb3f6a15f228ced43aaf2e5166c02410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3f6a15f228ced43aaf2e5166c02410">&#9670;&nbsp;</a></span>SLEEPCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___s_l_e_e_p_c_f_g___type.html">PM_SLEEPCFG_Type</a> SLEEPCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x01 (R/W 8) Sleep Configuration. </p>

<p class="definition">Definition at line <a class="el" href="component_2pm__100_8h_source.html#l00271">271</a> of file <a class="el" href="component_2pm__100_8h_source.html">pm_100.h</a>.</p>

</div>
</div>
<a id="a36042f09baa4a7a4ec5a5e409315395c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36042f09baa4a7a4ec5a5e409315395c">&#9670;&nbsp;</a></span>STDBYCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_m___s_t_d_b_y_c_f_g___type.html">PM_STDBYCFG_Type</a> STDBYCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 16) Standby Configuration. </p>

<p class="definition">Definition at line <a class="el" href="component_2pm__100_8h_source.html#l00278">278</a> of file <a class="el" href="component_2pm__100_8h_source.html">pm_100.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/sam0_common/include/cmsis/samd21/include/component/<a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html">pm.h</a></li>
<li>cpu/sam0_common/include/cmsis/saml21/include/component/<a class="el" href="component_2pm__100_8h_source.html">pm_100.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:21 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
