# compile vhdl design source files
vhdl xil_defaultlib  "../../../controller_project.srcs/sources_1/new/controller.vhd"
vhdl xil_defaultlib  "../../../controller_project.srcs/sim_1/new/testvalues.vhd"

# Do not sort compile order
nosort
