/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:1.1-10.10" *)
module adff(d, clk, clr, q);
  (* src = "dut.sv:1.23-1.26" *)
  input clk;
  wire clk;
  (* src = "dut.sv:1.28-1.31" *)
  input clr;
  wire clr;
  (* src = "dut.sv:1.20-1.21" *)
  input d;
  wire d;
  (* init = 1'h0 *)
  (* src = "dut.sv:1.44-1.45" *)
  output q;
  wire q;
  (* \"has_async_reset"  = 32'd1 *)
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:5.4-9.16" *)
  \$_DFF_PP0_  q_reg /* _0_ */ (
    .C(clk),
    .D(d),
    .Q(q),
    .R(clr)
  );
endmodule
