
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 12.1 EDK_MS1.53d
* DO NOT EDIT.
*
* Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

/* Definitions for driver MPMC */
#define XPAR_XMPMC_NUM_INSTANCES 1

/* Definitions for peripheral DDR_SDRAM */
#define XPAR_DDR_SDRAM_DEVICE_ID 0
#define XPAR_DDR_SDRAM_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_DDR_SDRAM_INCLUDE_ECC_SUPPORT 0
#define XPAR_DDR_SDRAM_USE_STATIC_PHY 0
#define XPAR_DDR_SDRAM_PM_ENABLE 0
#define XPAR_DDR_SDRAM_NUM_PORTS 3
#define XPAR_DDR_SDRAM_MEM_DATA_WIDTH 32
#define XPAR_DDR_SDRAM_MEM_PART_NUM_BANK_BITS 2
#define XPAR_DDR_SDRAM_MEM_PART_NUM_ROW_BITS 13
#define XPAR_DDR_SDRAM_MEM_PART_NUM_COL_BITS 10
#define XPAR_DDR_SDRAM_MEM_TYPE DDR
#define XPAR_DDR_SDRAM_ECC_SEC_THRESHOLD 1
#define XPAR_DDR_SDRAM_ECC_DEC_THRESHOLD 1
#define XPAR_DDR_SDRAM_ECC_PEC_THRESHOLD 1
#define XPAR_DDR_SDRAM_MEM_DQS_WIDTH 4
#define XPAR_DDR_SDRAM_MPMC_CLK0_PERIOD_PS 10000


/******************************************************************/


/* Definitions for peripheral DDR_SDRAM */
#define XPAR_DDR_SDRAM_MPMC_BASEADDR 0x00000000
#define XPAR_DDR_SDRAM_MPMC_HIGHADDR 0x07FFFFFF
#define XPAR_DDR_SDRAM_SDMA_CTRL_BASEADDR 0x84600000
#define XPAR_DDR_SDRAM_SDMA_CTRL_HIGHADDR 0x8460FFFF
#define XPAR_DDR_SDRAM_BASEADDR_CTRL0 0x000
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL0 0x009
#define XPAR_DDR_SDRAM_BASEADDR_CTRL1 0x00a
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL1 0x00f
#define XPAR_DDR_SDRAM_BASEADDR_CTRL2 0x010
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL2 0x019
#define XPAR_DDR_SDRAM_BASEADDR_CTRL3 0x01a
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL3 0x01f
#define XPAR_DDR_SDRAM_BASEADDR_CTRL4 0x020
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL4 0x029
#define XPAR_DDR_SDRAM_BASEADDR_CTRL5 0x02a
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL5 0x02f
#define XPAR_DDR_SDRAM_BASEADDR_CTRL6 0x030
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL6 0x03b
#define XPAR_DDR_SDRAM_BASEADDR_CTRL7 0x03c
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL7 0x043
#define XPAR_DDR_SDRAM_BASEADDR_CTRL8 0x044
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL8 0x053
#define XPAR_DDR_SDRAM_BASEADDR_CTRL9 0x054
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL9 0x05f
#define XPAR_DDR_SDRAM_BASEADDR_CTRL10 0x060
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL10 0x06f
#define XPAR_DDR_SDRAM_BASEADDR_CTRL11 0x070
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL11 0x07b
#define XPAR_DDR_SDRAM_BASEADDR_CTRL12 0x07c
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL12 0x08b
#define XPAR_DDR_SDRAM_BASEADDR_CTRL13 0x08c
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL13 0x097
#define XPAR_DDR_SDRAM_BASEADDR_CTRL14 0x098
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL14 0x0a0
#define XPAR_DDR_SDRAM_BASEADDR_CTRL15 0x0a1
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL15 0x0a2
#define XPAR_DDR_SDRAM_BASEADDR_CTRL16 0x0d9
#define XPAR_DDR_SDRAM_HIGHADDR_CTRL16 0x0da


/******************************************************************/

/* Canonical definitions for peripheral DDR_SDRAM */
#define XPAR_MPMC_0_DEVICE_ID XPAR_DDR_SDRAM_DEVICE_ID
#define XPAR_MPMC_0_MPMC_BASEADDR 0x00000000
#define XPAR_MPMC_0_MPMC_HIGHADDR 0x07FFFFFF
#define XPAR_MPMC_0_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_MPMC_0_INCLUDE_ECC_SUPPORT 0
#define XPAR_MPMC_0_USE_STATIC_PHY 0
#define XPAR_MPMC_0_PM_ENABLE 0
#define XPAR_MPMC_0_NUM_PORTS 3
#define XPAR_MPMC_0_MEM_DATA_WIDTH 32
#define XPAR_MPMC_0_MEM_PART_NUM_BANK_BITS 2
#define XPAR_MPMC_0_MEM_PART_NUM_ROW_BITS 13
#define XPAR_MPMC_0_MEM_PART_NUM_COL_BITS 10
#define XPAR_MPMC_0_MEM_TYPE DDR
#define XPAR_MPMC_0_ECC_SEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_DEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_PEC_THRESHOLD 1
#define XPAR_MPMC_0_MEM_DQS_WIDTH 4
#define XPAR_MPMC_0_MPMC_CLK0_PERIOD_PS 10000


/******************************************************************/


/* Definitions for peripheral FLASH */
#define XPAR_FLASH_NUM_BANKS_MEM 1


/******************************************************************/

/* Definitions for peripheral FLASH */
#define XPAR_FLASH_MEM0_BASEADDR 0xFF000000
#define XPAR_FLASH_MEM0_HIGHADDR 0xFF7FFFFF

/******************************************************************/

/* Canonical definitions for peripheral FLASH */
#define XPAR_EMC_0_NUM_BANKS_MEM 1

#define XPAR_EMC_0_MEM0_BASEADDR 0xFF000000
#define XPAR_EMC_0_MEM0_HIGHADDR 0xFF7FFFFF

/******************************************************************/

/* Definitions for driver IIC */
#define XPAR_XIIC_NUM_INSTANCES 1

/* Definitions for peripheral IIC_EEPROM */
#define XPAR_IIC_EEPROM_DEVICE_ID 0
#define XPAR_IIC_EEPROM_BASEADDR 0x81600000
#define XPAR_IIC_EEPROM_HIGHADDR 0x8160FFFF
#define XPAR_IIC_EEPROM_TEN_BIT_ADR 0
#define XPAR_IIC_EEPROM_GPO_WIDTH 1


/******************************************************************/

/* Canonical definitions for peripheral IIC_EEPROM */
#define XPAR_IIC_0_DEVICE_ID XPAR_IIC_EEPROM_DEVICE_ID
#define XPAR_IIC_0_BASEADDR 0x81600000
#define XPAR_IIC_0_HIGHADDR 0x8160FFFF
#define XPAR_IIC_0_TEN_BIT_ADR 0
#define XPAR_IIC_0_GPO_WIDTH 1


/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 3

/* Definitions for peripheral LEDS_4BIT */
#define XPAR_LEDS_4BIT_BASEADDR 0x81440000
#define XPAR_LEDS_4BIT_HIGHADDR 0x8144FFFF
#define XPAR_LEDS_4BIT_DEVICE_ID 0
#define XPAR_LEDS_4BIT_INTERRUPT_PRESENT 0
#define XPAR_LEDS_4BIT_IS_DUAL 0


/* Definitions for peripheral LEDS_POSITIONS */
#define XPAR_LEDS_POSITIONS_BASEADDR 0x81420000
#define XPAR_LEDS_POSITIONS_HIGHADDR 0x8142FFFF
#define XPAR_LEDS_POSITIONS_DEVICE_ID 1
#define XPAR_LEDS_POSITIONS_INTERRUPT_PRESENT 0
#define XPAR_LEDS_POSITIONS_IS_DUAL 0


/* Definitions for peripheral PUSH_BUTTONS_POSITION */
#define XPAR_PUSH_BUTTONS_POSITION_BASEADDR 0x81400000
#define XPAR_PUSH_BUTTONS_POSITION_HIGHADDR 0x8140FFFF
#define XPAR_PUSH_BUTTONS_POSITION_DEVICE_ID 2
#define XPAR_PUSH_BUTTONS_POSITION_INTERRUPT_PRESENT 1
#define XPAR_PUSH_BUTTONS_POSITION_IS_DUAL 0


/******************************************************************/

/* Definitions for driver UARTNS550 */
#define XPAR_XUARTNS550_NUM_INSTANCES 1
#define XPAR_XUARTNS550_CLOCK_HZ 100000000

/* Definitions for peripheral RS232_UART */
#define XPAR_RS232_UART_DEVICE_ID 0
#define XPAR_RS232_UART_BASEADDR 0x83E00000
#define XPAR_RS232_UART_HIGHADDR 0x83E0FFFF
#define XPAR_RS232_UART_CLOCK_FREQ_HZ 100000000


/******************************************************************/

/* Canonical definitions for peripheral RS232_UART */
#define XPAR_UARTNS550_0_DEVICE_ID XPAR_RS232_UART_DEVICE_ID
#define XPAR_UARTNS550_0_BASEADDR 0x83E00000
#define XPAR_UARTNS550_0_HIGHADDR 0x83E0FFFF
#define XPAR_UARTNS550_0_CLOCK_FREQ_HZ XPAR_RS232_UART_CLOCK_FREQ_HZ
#define XPAR_UARTNS550_0_SIO_CHAN -1


/******************************************************************/

#define XPAR_XSYSACE_MEM_WIDTH 16
/* Definitions for driver SYSACE */
#define XPAR_XSYSACE_NUM_INSTANCES 1

/* Definitions for peripheral SYSACE_COMPACTFLASH */
#define XPAR_SYSACE_COMPACTFLASH_DEVICE_ID 0
#define XPAR_SYSACE_COMPACTFLASH_BASEADDR 0x83600000
#define XPAR_SYSACE_COMPACTFLASH_HIGHADDR 0x8360FFFF
#define XPAR_SYSACE_COMPACTFLASH_MEM_WIDTH 16


/******************************************************************/

/* Canonical definitions for peripheral SYSACE_COMPACTFLASH */
#define XPAR_SYSACE_0_DEVICE_ID XPAR_SYSACE_COMPACTFLASH_DEVICE_ID
#define XPAR_SYSACE_0_BASEADDR 0x83600000
#define XPAR_SYSACE_0_HIGHADDR 0x8360FFFF
#define XPAR_SYSACE_0_MEM_WIDTH 16


/******************************************************************/

/* Definitions for driver LLTEMAC */
#define XPAR_XLLTEMAC_NUM_INSTANCES 1

/* Definitions for peripheral TRIMODE_MAC_GMII Channel 0 */
#define XPAR_TRIMODE_MAC_GMII_CHAN_0_DEVICE_ID 0
#define XPAR_TRIMODE_MAC_GMII_CHAN_0_BASEADDR 0xffc00000
#define XPAR_TRIMODE_MAC_GMII_CHAN_0_HIGHADDR 0xffc7ffff
#define XPAR_TRIMODE_MAC_GMII_CHAN_0_TXCSUM 0
#define XPAR_TRIMODE_MAC_GMII_CHAN_0_RXCSUM 0
#define XPAR_TRIMODE_MAC_GMII_CHAN_0_PHY_TYPE 1
#define XPAR_TRIMODE_MAC_GMII_CHAN_0_TXVLAN_TRAN 0
#define XPAR_TRIMODE_MAC_GMII_CHAN_0_RXVLAN_TRAN 0
#define XPAR_TRIMODE_MAC_GMII_CHAN_0_TXVLAN_TAG 0
#define XPAR_TRIMODE_MAC_GMII_CHAN_0_RXVLAN_TAG 0
#define XPAR_TRIMODE_MAC_GMII_CHAN_0_TXVLAN_STRP 0
#define XPAR_TRIMODE_MAC_GMII_CHAN_0_RXVLAN_STRP 0
#define XPAR_TRIMODE_MAC_GMII_CHAN_0_MCAST_EXTEND 0

/* Canonical definitions for peripheral TRIMODE_MAC_GMII Channel 0 */
#define XPAR_LLTEMAC_0_DEVICE_ID 0
#define XPAR_LLTEMAC_0_BASEADDR 0xffc00000
#define XPAR_LLTEMAC_0_HIGHADDR 0xffc7ffff
#define XPAR_LLTEMAC_0_TXCSUM 0
#define XPAR_LLTEMAC_0_RXCSUM 0
#define XPAR_LLTEMAC_0_PHY_TYPE 1
#define XPAR_LLTEMAC_0_TXVLAN_TRAN 0
#define XPAR_LLTEMAC_0_RXVLAN_TRAN 0
#define XPAR_LLTEMAC_0_TXVLAN_TAG 0
#define XPAR_LLTEMAC_0_RXVLAN_TAG 0
#define XPAR_LLTEMAC_0_TXVLAN_STRP 0
#define XPAR_LLTEMAC_0_RXVLAN_STRP 0
#define XPAR_LLTEMAC_0_MCAST_EXTEND 0
#define XPAR_LLTEMAC_0_INTR 6


/* LocalLink TYPE Enumerations */
#define XPAR_LL_FIFO    1
#define XPAR_LL_DMA     2


/* Canonical LocalLink parameters for TRIMODE_MAC_GMII */
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_TYPE XPAR_LL_DMA
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_BASEADDR 0x84600100
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_FIFO_INTR 0xFF
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_DMARX_INTR 1
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_DMATX_INTR 0


/******************************************************************/


/* Definitions for peripheral XPS_BRAM_IF_CNTLR_1 */
#define XPAR_XPS_BRAM_IF_CNTLR_1_BASEADDR 0xFFFF0000
#define XPAR_XPS_BRAM_IF_CNTLR_1_HIGHADDR 0xFFFFFFFF


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 10
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral XPS_INTC_0 */
#define XPAR_XPS_INTC_0_DEVICE_ID 0
#define XPAR_XPS_INTC_0_BASEADDR 0x81800000
#define XPAR_XPS_INTC_0_HIGHADDR 0x8180FFFF
#define XPAR_XPS_INTC_0_KIND_OF_INTR 0xFFFFFC28


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x81800000
#define XPAR_INTC_SINGLE_HIGHADDR 0x8180FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_XPS_INTC_0_DEVICE_ID
#define XPAR_DDR_SDRAM_SDMA2_TX_INTOUT_MASK 0X000001
#define XPAR_XPS_INTC_0_DDR_SDRAM_SDMA2_TX_INTOUT_INTR 0
#define XPAR_DDR_SDRAM_SDMA2_RX_INTOUT_MASK 0X000002
#define XPAR_XPS_INTC_0_DDR_SDRAM_SDMA2_RX_INTOUT_INTR 1
#define XPAR_RS232_UART_IP2INTC_IRPT_MASK 0X000004
#define XPAR_XPS_INTC_0_RS232_UART_IP2INTC_IRPT_INTR 2
#define XPAR_XPS_TIMER_0_INTERRUPT_MASK 0X000008
#define XPAR_XPS_INTC_0_XPS_TIMER_0_INTERRUPT_INTR 3
#define XPAR_XPS_TIMEBASE_WDT_0_WDT_INTERRUPT_MASK 0X000010
#define XPAR_XPS_INTC_0_XPS_TIMEBASE_WDT_0_WDT_INTERRUPT_INTR 4
#define XPAR_XPS_TIMEBASE_WDT_0_TIMEBASE_INTERRUPT_MASK 0X000020
#define XPAR_XPS_INTC_0_XPS_TIMEBASE_WDT_0_TIMEBASE_INTERRUPT_INTR 5
#define XPAR_TRIMODE_MAC_GMII_TEMACINTC0_IRPT_MASK 0X000040
#define XPAR_XPS_INTC_0_TRIMODE_MAC_GMII_TEMACINTC0_IRPT_INTR 6
#define XPAR_SYSACE_COMPACTFLASH_SYSACE_IRQ_MASK 0X000080
#define XPAR_XPS_INTC_0_SYSACE_COMPACTFLASH_SYSACE_IRQ_INTR 7
#define XPAR_IIC_EEPROM_IIC2INTC_IRPT_MASK 0X000100
#define XPAR_XPS_INTC_0_IIC_EEPROM_IIC2INTC_IRPT_INTR 8
#define XPAR_PUSH_BUTTONS_POSITION_IP2INTC_IRPT_MASK 0X000200
#define XPAR_XPS_INTC_0_PUSH_BUTTONS_POSITION_IP2INTC_IRPT_INTR 9

/******************************************************************/

/* Canonical definitions for peripheral XPS_INTC_0 */
#define XPAR_INTC_0_DEVICE_ID XPAR_XPS_INTC_0_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x81800000
#define XPAR_INTC_0_HIGHADDR 0x8180FFFF
#define XPAR_INTC_0_KIND_OF_INTR 0xFFFFFC28

#define XPAR_INTC_0_MPMC_0_SDMA2_TX_INTOUT_VEC_ID XPAR_XPS_INTC_0_DDR_SDRAM_SDMA2_TX_INTOUT_INTR
#define XPAR_INTC_0_MPMC_0_SDMA2_RX_INTOUT_VEC_ID XPAR_XPS_INTC_0_DDR_SDRAM_SDMA2_RX_INTOUT_INTR
#define XPAR_INTC_0_UARTNS550_0_VEC_ID XPAR_XPS_INTC_0_RS232_UART_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_TMRCTR_0_VEC_ID XPAR_XPS_INTC_0_XPS_TIMER_0_INTERRUPT_INTR
#define XPAR_INTC_0_WDTTB_0_WDT_INTERRUPT_VEC_ID XPAR_XPS_INTC_0_XPS_TIMEBASE_WDT_0_WDT_INTERRUPT_INTR
#define XPAR_INTC_0_WDTTB_0_TIMEBASE_INTERRUPT_VEC_ID XPAR_XPS_INTC_0_XPS_TIMEBASE_WDT_0_TIMEBASE_INTERRUPT_INTR
#define XPAR_INTC_0_LLTEMAC_0_VEC_ID XPAR_XPS_INTC_0_TRIMODE_MAC_GMII_TEMACINTC0_IRPT_INTR
#define XPAR_INTC_0_SYSACE_0_VEC_ID XPAR_XPS_INTC_0_SYSACE_COMPACTFLASH_SYSACE_IRQ_INTR
#define XPAR_INTC_0_IIC_0_VEC_ID XPAR_XPS_INTC_0_IIC_EEPROM_IIC2INTC_IRPT_INTR
#define XPAR_INTC_0_GPIO_2_VEC_ID XPAR_XPS_INTC_0_PUSH_BUTTONS_POSITION_IP2INTC_IRPT_INTR

/******************************************************************/

/* Definitions for driver WDTTB */
#define XPAR_XWDTTB_NUM_INSTANCES 1

/* Definitions for peripheral XPS_TIMEBASE_WDT_0 */
#define XPAR_XPS_TIMEBASE_WDT_0_DEVICE_ID 0
#define XPAR_XPS_TIMEBASE_WDT_0_BASEADDR 0x83A00000
#define XPAR_XPS_TIMEBASE_WDT_0_HIGHADDR 0x83A0FFFF


/******************************************************************/

/* Canonical definitions for peripheral XPS_TIMEBASE_WDT_0 */
#define XPAR_WDTTB_0_DEVICE_ID XPAR_XPS_TIMEBASE_WDT_0_DEVICE_ID
#define XPAR_WDTTB_0_BASEADDR 0x83A00000
#define XPAR_WDTTB_0_HIGHADDR 0x83A0FFFF


/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 1

/* Definitions for peripheral XPS_TIMER_0 */
#define XPAR_XPS_TIMER_0_DEVICE_ID 0
#define XPAR_XPS_TIMER_0_BASEADDR 0x83C00000
#define XPAR_XPS_TIMER_0_HIGHADDR 0x83C0FFFF


/******************************************************************/

/* Canonical definitions for peripheral XPS_TIMER_0 */
#define XPAR_TMRCTR_0_DEVICE_ID XPAR_XPS_TIMER_0_DEVICE_ID
#define XPAR_TMRCTR_0_BASEADDR 0x83C00000
#define XPAR_TMRCTR_0_HIGHADDR 0x83C0FFFF


/******************************************************************/

/* Definitions for bus frequencies */
#define XPAR_CPU_PPC405_DPLB0_FREQ_HZ 100000000
#define XPAR_CPU_PPC405_IPLB0_FREQ_HZ 100000000
#define XPAR_CPU_PPC405_DPLB1_FREQ_HZ 100000000
#define XPAR_CPU_PPC405_IPLB1_FREQ_HZ 100000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 100000000
#define XPAR_PROC_BUS_1_FREQ_HZ 100000000
/******************************************************************/

#define XPAR_CPU_PPC405_CORE_CLOCK_FREQ_HZ 300000000
#define XPAR_PPC405_VIRTEX4_CORE_CLOCK_FREQ_HZ 300000000

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_PPC405_VIRTEX4_ID 0
#define XPAR_PPC405_VIRTEX4_DPLB0_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_DPLB0_NATIVE_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_IPLB0_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_IPLB0_NATIVE_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_DPLB1_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_DPLB1_NATIVE_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_IPLB1_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_IPLB1_NATIVE_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_DPLB1_ADDR_BASE 0x00000000
#define XPAR_PPC405_VIRTEX4_DPLB1_ADDR_HIGH 0x07ffffff
#define XPAR_PPC405_VIRTEX4_IPLB1_ADDR_BASE 0x00000000
#define XPAR_PPC405_VIRTEX4_IPLB1_ADDR_HIGH 0x07ffffff
#define XPAR_PPC405_VIRTEX4_FASTEST_PLB_CLOCK DPLB0
#define XPAR_PPC405_VIRTEX4_GENERATE_PLB_TIMESPECS 1
#define XPAR_PPC405_VIRTEX4_DPLB0_P2P 0
#define XPAR_PPC405_VIRTEX4_DPLB1_P2P 1
#define XPAR_PPC405_VIRTEX4_IPLB0_P2P 0
#define XPAR_PPC405_VIRTEX4_IPLB1_P2P 1
#define XPAR_PPC405_VIRTEX4_IDCR_BASEADDR 0x00000100
#define XPAR_PPC405_VIRTEX4_IDCR_HIGHADDR 0x000001FF
#define XPAR_PPC405_VIRTEX4_DISABLE_OPERAND_FORWARDING 1
#define XPAR_PPC405_VIRTEX4_MMU_ENABLE 1
#define XPAR_PPC405_VIRTEX4_DETERMINISTIC_MULT 0
#define XPAR_PPC405_VIRTEX4_PLBSYNCBYPASS 1
#define XPAR_PPC405_VIRTEX4_APU_CONTROL 0b1101111000000000
#define XPAR_PPC405_VIRTEX4_APU_UDI_1 0b101000011000100110000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_2 0b101000111000100110000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_3 0b101001011000100111000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_4 0b101001111000100111000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_5 0b101010011000110000000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_6 0b101010111000110000000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_7 0b101011011000110001000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_8 0b101011111000110001000011
#define XPAR_PPC405_VIRTEX4_PVR_HIGH 0b0000
#define XPAR_PPC405_VIRTEX4_PVR_LOW 0b0000
#define XPAR_PPC405_VIRTEX4_HW_VER "2.01.b"

/******************************************************************/

