Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jun  8 23:49:08 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: UACTRL/U1/clk_cnt_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: UACTRL/UFQ/clk_ctl_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: UDISP/UDisp/U0/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/is_bump_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/is_dead_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/is_start_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 463 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.527        0.000                      0                  281        0.177        0.000                      0                  281        4.500        0.000                       0                   298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.527        0.000                      0                  259        0.177        0.000                      0                  259        4.500        0.000                       0                   298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.277        0.000                      0                   22        0.991        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 4.819ns (54.319%)  route 4.053ns (45.681%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.568     5.089    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.857     6.403    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.154     6.557 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.648     7.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I3_O)        0.327     7.532 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.532    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.933 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.933    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.047    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.001     8.162    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.496 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.322     8.818    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.548 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.289     9.837    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.306    10.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.723 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.606    11.329    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    12.011 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.011    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.265 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.581    12.846    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.367    13.213 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_4/O
                         net (fo=2, routed)           0.748    13.961    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.489    14.830    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.488    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -13.961    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 4.819ns (54.381%)  route 4.043ns (45.619%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.568     5.089    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.857     6.403    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.154     6.557 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.648     7.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I3_O)        0.327     7.532 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.532    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.933 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.933    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.047    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.001     8.162    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.496 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.322     8.818    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.548 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.289     9.837    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.306    10.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.723 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.606    11.329    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    12.011 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.011    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.265 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.470    12.736    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X47Y53         LUT3 (Prop_lut3_I1_O)        0.367    13.103 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_1/O
                         net (fo=2, routed)           0.848    13.951    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.489    14.830    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.488    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.707ns  (logic 4.819ns (55.346%)  route 3.888ns (44.654%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.568     5.089    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.857     6.403    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.154     6.557 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.648     7.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I3_O)        0.327     7.532 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.532    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.933 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.933    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.047    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.001     8.162    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.496 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.322     8.818    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.548 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.289     9.837    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.306    10.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.723 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.606    11.329    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    12.011 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.011    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.265 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.482    12.748    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X47Y52         LUT3 (Prop_lut3_I1_O)        0.367    13.115 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_3/O
                         net (fo=2, routed)           0.681    13.796    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y21         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 4.819ns (55.358%)  route 3.886ns (44.642%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.568     5.089    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.857     6.403    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.154     6.557 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.648     7.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I3_O)        0.327     7.532 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.532    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.933 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.933    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.047    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.001     8.162    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.496 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.322     8.818    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.548 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.289     9.837    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.306    10.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.723 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.606    11.329    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    12.011 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.011    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.265 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.470    12.736    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X47Y53         LUT3 (Prop_lut3_I1_O)        0.367    13.103 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_1/O
                         net (fo=2, routed)           0.692    13.794    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X1Y21         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 4.819ns (55.359%)  route 3.886ns (44.641%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.568     5.089    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.857     6.403    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.154     6.557 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.648     7.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I3_O)        0.327     7.532 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.532    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.933 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.933    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.047    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.001     8.162    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.496 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.322     8.818    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.548 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.289     9.837    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.306    10.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.723 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.606    11.329    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    12.011 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.011    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.265 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.477    12.743    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X47Y52         LUT3 (Prop_lut3_I1_O)        0.367    13.110 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_2/O
                         net (fo=2, routed)           0.684    13.794    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y21         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 4.819ns (54.901%)  route 3.959ns (45.099%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.568     5.089    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.857     6.403    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.154     6.557 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.648     7.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I3_O)        0.327     7.532 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.532    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.933 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.933    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.047    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.001     8.162    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.496 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.322     8.818    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.548 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.289     9.837    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.306    10.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.723 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.606    11.329    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    12.011 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.011    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.265 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.477    12.743    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X47Y52         LUT3 (Prop_lut3_I1_O)        0.367    13.110 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_2/O
                         net (fo=2, routed)           0.757    13.867    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.489    14.830    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.488    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.775ns  (logic 4.819ns (54.917%)  route 3.956ns (45.083%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.568     5.089    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.857     6.403    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.154     6.557 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.648     7.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I3_O)        0.327     7.532 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.532    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.933 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.933    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.047    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.001     8.162    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.496 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.322     8.818    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.548 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.289     9.837    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.306    10.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.723 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.606    11.329    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    12.011 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.011    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.265 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.482    12.748    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X47Y52         LUT3 (Prop_lut3_I1_O)        0.367    13.115 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_3/O
                         net (fo=2, routed)           0.749    13.864    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.489    14.830    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.488    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 4.819ns (55.526%)  route 3.860ns (44.474%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.568     5.089    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.857     6.403    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.154     6.557 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.648     7.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I3_O)        0.327     7.532 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.532    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.933 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.933    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.047    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.001     8.162    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.496 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.322     8.818    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.548 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.289     9.837    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.306    10.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.723 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.606    11.329    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    12.011 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.011    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.265 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.581    12.846    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.367    13.213 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_4/O
                         net (fo=2, routed)           0.555    13.768    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y21         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 UGAME/USCENCE/UTEXT/text_h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 1.833ns (32.021%)  route 3.891ns (67.979%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.560     5.081    UGAME/USCENCE/UTEXT/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  UGAME/USCENCE/UTEXT/text_h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  UGAME/USCENCE/UTEXT/text_h_cnt_reg[4]/Q
                         net (fo=6, routed)           0.480     6.079    vga_inst/addr_h_cnt4_carry__0[1]
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.203 r  vga_inst/_carry__0_i_4/O
                         net (fo=1, routed)           0.556     6.759    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__1_0[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.285 r  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.285    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.513 f  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__1/CO[2]
                         net (fo=5, routed)           1.118     8.630    vga_inst/CO[0]
    SLICE_X30Y38         LUT4 (Prop_lut4_I2_O)        0.313     8.943 r  vga_inst/blk_mem_gen_font_inst_i_10/O
                         net (fo=3, routed)           0.464     9.407    vga_inst/px_valid_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.531 r  vga_inst/blk_mem_gen_font_inst_i_4/O
                         net (fo=2, routed)           1.275    10.806    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y15         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.485    14.826    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y15         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.412    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 UGAME/USCENCE/UTEXT/text_h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 1.833ns (32.031%)  route 3.890ns (67.969%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.560     5.081    UGAME/USCENCE/UTEXT/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  UGAME/USCENCE/UTEXT/text_h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  UGAME/USCENCE/UTEXT/text_h_cnt_reg[4]/Q
                         net (fo=6, routed)           0.480     6.079    vga_inst/addr_h_cnt4_carry__0[1]
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.203 r  vga_inst/_carry__0_i_4/O
                         net (fo=1, routed)           0.556     6.759    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__1_0[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.285 r  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.285    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.513 f  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__1/CO[2]
                         net (fo=5, routed)           1.118     8.630    vga_inst/CO[0]
    SLICE_X30Y38         LUT4 (Prop_lut4_I2_O)        0.313     8.943 r  vga_inst/blk_mem_gen_font_inst_i_10/O
                         net (fo=3, routed)           0.461     9.404    vga_inst/px_valid_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.528 r  vga_inst/blk_mem_gen_font_inst_i_5/O
                         net (fo=2, routed)           1.276    10.804    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y15         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.485    14.826    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y15         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.412    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                  3.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UOPD/push_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UCTRL/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.643%)  route 0.108ns (36.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.554     1.437    UOPD/clk_IBUF_BUFG
    SLICE_X41Y68         FDCE                                         r  UOPD/push_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  UOPD/push_sig_reg/Q
                         net (fo=3, routed)           0.108     1.686    UGAME/UCTRL/push_onepulse_d
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.048     1.734 r  UGAME/UCTRL/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.734    UGAME/UCTRL/FSM_onehot_state[2]_i_1_n_0
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.822     1.949    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.107     1.557    UGAME/UCTRL/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UOPD/U0/push_window_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOPD/U0/push_debounced_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.557     1.440    UOPD/U0/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  UOPD/U0/push_window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.148     1.588 r  UOPD/U0/push_window_reg[0]/Q
                         net (fo=1, routed)           0.059     1.647    UOPD/U0/push_window[0]
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.098     1.745 r  UOPD/U0/push_debounced/O
                         net (fo=1, routed)           0.000     1.745    UOPD/U0/push_debounced_n_0
    SLICE_X42Y64         FDCE                                         r  UOPD/U0/push_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.826     1.953    UOPD/U0/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  UOPD/U0/push_debounced_reg/C
                         clock pessimism             -0.513     1.440    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.120     1.560    UOPD/U0/push_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UOPU/U0/push_window_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOPU/U0/push_debounced_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.551     1.434    UOPU/U0/clk_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  UOPU/U0/push_window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.148     1.582 r  UOPU/U0/push_window_reg[0]/Q
                         net (fo=1, routed)           0.059     1.641    UOPU/U0/push_window[0]
    SLICE_X30Y26         LUT4 (Prop_lut4_I2_O)        0.098     1.739 r  UOPU/U0/push_debounced/O
                         net (fo=1, routed)           0.000     1.739    UOPU/U0/push_debounced_n_0
    SLICE_X30Y26         FDCE                                         r  UOPU/U0/push_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.817     1.944    UOPU/U0/clk_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  UOPU/U0/push_debounced_reg/C
                         clock pessimism             -0.510     1.434    
    SLICE_X30Y26         FDCE (Hold_fdce_C_D)         0.120     1.554    UOPU/U0/push_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.557     1.440    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y68         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.115     1.696    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y68         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.824     1.952    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y68         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)         0.066     1.506    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UOPD/push_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UCTRL/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.554     1.437    UOPD/clk_IBUF_BUFG
    SLICE_X41Y68         FDCE                                         r  UOPD/push_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  UOPD/push_sig_reg/Q
                         net (fo=3, routed)           0.109     1.687    UGAME/UCTRL/push_onepulse_d
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.045     1.732 r  UGAME/UCTRL/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.732    UGAME/UCTRL/FSM_onehot_state[0]_i_1_n_0
    SLICE_X40Y68         FDPE                                         r  UGAME/UCTRL/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.822     1.949    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDPE                                         r  UGAME/UCTRL/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X40Y68         FDPE (Hold_fdpe_C_D)         0.092     1.542    UGAME/UCTRL/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UOPD/push_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UCTRL/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.554     1.437    UOPD/clk_IBUF_BUFG
    SLICE_X41Y68         FDCE                                         r  UOPD/push_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  UOPD/push_sig_reg/Q
                         net (fo=3, routed)           0.108     1.686    UGAME/UCTRL/push_onepulse_d
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.045     1.731 r  UGAME/UCTRL/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.731    UGAME/UCTRL/FSM_onehot_state[1]_i_1_n_0
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.822     1.949    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.091     1.541    UGAME/UCTRL/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UOPD/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOPD/push_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.309%)  route 0.117ns (38.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.554     1.437    UOPD/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  UOPD/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  UOPD/counter_reg[19]/Q
                         net (fo=3, routed)           0.117     1.696    UOPD/U0/counter_reg[19]
    SLICE_X41Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.741 r  UOPD/U0/push_sig_i_1/O
                         net (fo=1, routed)           0.000     1.741    UOPD/U0_n_30
    SLICE_X41Y68         FDCE                                         r  UOPD/push_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.822     1.949    UOPD/clk_IBUF_BUFG
    SLICE_X41Y68         FDCE                                         r  UOPD/push_sig_reg/C
                         clock pessimism             -0.498     1.451    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.091     1.542    UOPD/push_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.196%)  route 0.146ns (50.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.560     1.443    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y65         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=20, routed)          0.146     1.730    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y64         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.828     1.956    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y64         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.070     1.528    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.953%)  route 0.153ns (52.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.560     1.443    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y65         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=22, routed)          0.153     1.737    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X49Y64         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.828     1.956    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y64         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.066     1.524    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 UOPD/U0/push_window_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOPD/U0/push_window_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.939%)  route 0.166ns (54.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.557     1.440    UOPD/U0/clk_IBUF_BUFG
    SLICE_X40Y63         FDCE                                         r  UOPD/U0/push_window_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  UOPD/U0/push_window_reg[3]/Q
                         net (fo=2, routed)           0.166     1.747    UOPD/U0/push_window[3]
    SLICE_X42Y64         FDCE                                         r  UOPD/U0/push_window_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.826     1.953    UOPD/U0/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  UOPD/U0/push_window_reg[2]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.063     1.518    UOPD/U0/push_window_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y46  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y69  UOPD/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y69  UOPD/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y69  UOPD/counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y69  UOPD/counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y70  UOPD/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y70  UOPD/counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y70  UOPD/counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y70  UOPD/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43  clk_wiz_0_inst/num_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y31  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X29Y31  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X29Y31  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X29Y31  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y32  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X29Y32  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X29Y32  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y32  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.580ns (13.889%)  route 3.596ns (86.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.543     5.064    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=43, routed)          2.238     7.758    UGAME/UCTRL/is_dead_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.882 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.358     9.240    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X28Y30         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.436    14.777    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y30         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.580ns (13.889%)  route 3.596ns (86.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.543     5.064    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=43, routed)          2.238     7.758    UGAME/UCTRL/is_dead_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.882 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.358     9.240    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X28Y30         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.436    14.777    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y30         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.580ns (13.889%)  route 3.596ns (86.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.543     5.064    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=43, routed)          2.238     7.758    UGAME/UCTRL/is_dead_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.882 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.358     9.240    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X28Y30         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.436    14.777    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y30         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.580ns (13.889%)  route 3.596ns (86.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.543     5.064    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=43, routed)          2.238     7.758    UGAME/UCTRL/is_dead_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.882 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.358     9.240    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X28Y30         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.436    14.777    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y30         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.580ns (13.889%)  route 3.596ns (86.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.543     5.064    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=43, routed)          2.238     7.758    UGAME/UCTRL/is_dead_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.882 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.358     9.240    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X28Y30         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.436    14.777    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y30         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[6]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[6]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.580ns (13.889%)  route 3.596ns (86.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.543     5.064    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=43, routed)          2.238     7.758    UGAME/UCTRL/is_dead_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.882 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.358     9.240    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X28Y30         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.436    14.777    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y30         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[7]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[7]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.580ns (13.889%)  route 3.596ns (86.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.543     5.064    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=43, routed)          2.238     7.758    UGAME/UCTRL/is_dead_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.882 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.358     9.240    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X28Y30         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.436    14.777    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y30         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[9]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[9]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.580ns (14.426%)  route 3.440ns (85.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.543     5.064    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=43, routed)          2.238     7.758    UGAME/UCTRL/is_dead_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.882 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.202     9.084    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X29Y32         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.439    14.780    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X29Y32         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X29Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.520    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.580ns (14.426%)  route 3.440ns (85.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.543     5.064    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=43, routed)          2.238     7.758    UGAME/UCTRL/is_dead_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.882 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.202     9.084    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X29Y32         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.439    14.780    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X29Y32         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X29Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.520    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.580ns (14.426%)  route 3.440ns (85.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.543     5.064    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=43, routed)          2.238     7.758    UGAME/UCTRL/is_dead_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.882 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.202     9.084    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X29Y32         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.439    14.780    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X29Y32         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[5]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X29Y32         FDPE (Recov_fdpe_C_PRE)     -0.359    14.566    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[5]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  5.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.226ns (19.360%)  route 0.941ns (80.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.554     1.437    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.715     2.280    UGAME/UCTRL/is_start_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.098     2.378 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.226     2.605    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X33Y30         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.822     1.949    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/C
                         clock pessimism             -0.244     1.705    
    SLICE_X33Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.226ns (18.505%)  route 0.995ns (81.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.554     1.437    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.715     2.280    UGAME/UCTRL/is_start_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.098     2.378 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.280     2.659    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X29Y33         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.826     1.953    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X29Y33         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]/C
                         clock pessimism             -0.244     1.709    
    SLICE_X29Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.226ns (18.505%)  route 0.995ns (81.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.554     1.437    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.715     2.280    UGAME/UCTRL/is_start_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.098     2.378 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.280     2.659    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X29Y33         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.826     1.953    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X29Y33         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/C
                         clock pessimism             -0.244     1.709    
    SLICE_X29Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.226ns (18.439%)  route 1.000ns (81.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.554     1.437    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.715     2.280    UGAME/UCTRL/is_start_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.098     2.378 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.285     2.663    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X28Y33         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.826     1.953    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y33         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[2]/C
                         clock pessimism             -0.244     1.709    
    SLICE_X28Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.226ns (18.439%)  route 1.000ns (81.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.554     1.437    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.715     2.280    UGAME/UCTRL/is_start_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.098     2.378 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.285     2.663    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X28Y33         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.826     1.953    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y33         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[3]/C
                         clock pessimism             -0.244     1.709    
    SLICE_X28Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.226ns (18.439%)  route 1.000ns (81.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.554     1.437    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.715     2.280    UGAME/UCTRL/is_start_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.098     2.378 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.285     2.663    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X28Y33         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.826     1.953    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X28Y33         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]/C
                         clock pessimism             -0.244     1.709    
    SLICE_X28Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.186ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.226ns (16.565%)  route 1.138ns (83.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.554     1.437    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.715     2.280    UGAME/UCTRL/is_start_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.098     2.378 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.423     2.802    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X29Y31         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.824     1.951    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X29Y31         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[8]/C
                         clock pessimism             -0.244     1.707    
    SLICE_X29Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.615    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.226ns (16.565%)  route 1.138ns (83.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.554     1.437    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.715     2.280    UGAME/UCTRL/is_start_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.098     2.378 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.423     2.802    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X29Y31         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.824     1.951    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X29Y31         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/C
                         clock pessimism             -0.244     1.707    
    SLICE_X29Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.615    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.226ns (16.565%)  route 1.138ns (83.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.554     1.437    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.715     2.280    UGAME/UCTRL/is_start_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.098     2.378 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.423     2.802    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X29Y31         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.824     1.951    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X29Y31         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/C
                         clock pessimism             -0.244     1.707    
    SLICE_X29Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.612    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.226ns (16.565%)  route 1.138ns (83.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.554     1.437    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.715     2.280    UGAME/UCTRL/is_start_reg_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.098     2.378 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.423     2.802    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X29Y31         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.824     1.951    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X29Y31         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/C
                         clock pessimism             -0.244     1.707    
    SLICE_X29Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.612    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  1.189    





