
IO_Tile_0_30

 (1 2)  (16 482)  (16 482)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



IO_Tile_0_28

 (14 1)  (3 449)  (3 449)  routing T_0_28.span4_vert_t_12 <X> T_0_28.span4_vert_b_0


IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (14 1)  (3 385)  (3 385)  routing T_0_24.span4_vert_t_12 <X> T_0_24.span4_vert_b_0


LogicTile_1_24

 (7 10)  (25 394)  (25 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_2_24

 (7 10)  (79 394)  (79 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (79 399)  (79 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_20

 (14 1)  (3 321)  (3 321)  routing T_0_20.span4_vert_t_12 <X> T_0_20.span4_vert_b_0


IO_Tile_0_17

 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (5 13)  (12 285)  (12 285)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4


LogicTile_1_17

 (14 0)  (32 272)  (32 272)  routing T_1_17.bnr_op_0 <X> T_1_17.lc_trk_g0_0
 (15 0)  (33 272)  (33 272)  routing T_1_17.bot_op_1 <X> T_1_17.lc_trk_g0_1
 (17 0)  (35 272)  (35 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (31 0)  (49 272)  (49 272)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 272)  (50 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 272)  (51 272)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 272)  (52 272)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 272)  (55 272)  LC_0 Logic Functioning bit
 (39 0)  (57 272)  (57 272)  LC_0 Logic Functioning bit
 (40 0)  (58 272)  (58 272)  LC_0 Logic Functioning bit
 (41 0)  (59 272)  (59 272)  LC_0 Logic Functioning bit
 (42 0)  (60 272)  (60 272)  LC_0 Logic Functioning bit
 (43 0)  (61 272)  (61 272)  LC_0 Logic Functioning bit
 (14 1)  (32 273)  (32 273)  routing T_1_17.bnr_op_0 <X> T_1_17.lc_trk_g0_0
 (17 1)  (35 273)  (35 273)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (27 1)  (45 273)  (45 273)  routing T_1_17.lc_trk_g1_1 <X> T_1_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 273)  (47 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 273)  (49 273)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (54 273)  (54 273)  LC_0 Logic Functioning bit
 (38 1)  (56 273)  (56 273)  LC_0 Logic Functioning bit
 (40 1)  (58 273)  (58 273)  LC_0 Logic Functioning bit
 (41 1)  (59 273)  (59 273)  LC_0 Logic Functioning bit
 (42 1)  (60 273)  (60 273)  LC_0 Logic Functioning bit
 (43 1)  (61 273)  (61 273)  LC_0 Logic Functioning bit
 (0 2)  (18 274)  (18 274)  routing T_1_17.glb_netwk_3 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (2 2)  (20 274)  (20 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (35 274)  (35 274)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (36 274)  (36 274)  routing T_1_17.bnr_op_5 <X> T_1_17.lc_trk_g0_5
 (25 2)  (43 274)  (43 274)  routing T_1_17.bnr_op_6 <X> T_1_17.lc_trk_g0_6
 (27 2)  (45 274)  (45 274)  routing T_1_17.lc_trk_g1_5 <X> T_1_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 274)  (47 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 274)  (48 274)  routing T_1_17.lc_trk_g1_5 <X> T_1_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 274)  (49 274)  routing T_1_17.lc_trk_g1_7 <X> T_1_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 274)  (50 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 274)  (52 274)  routing T_1_17.lc_trk_g1_7 <X> T_1_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (55 274)  (55 274)  LC_1 Logic Functioning bit
 (39 2)  (57 274)  (57 274)  LC_1 Logic Functioning bit
 (50 2)  (68 274)  (68 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 275)  (18 275)  routing T_1_17.glb_netwk_3 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (18 3)  (36 275)  (36 275)  routing T_1_17.bnr_op_5 <X> T_1_17.lc_trk_g0_5
 (22 3)  (40 275)  (40 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (43 275)  (43 275)  routing T_1_17.bnr_op_6 <X> T_1_17.lc_trk_g0_6
 (29 3)  (47 275)  (47 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 275)  (49 275)  routing T_1_17.lc_trk_g1_7 <X> T_1_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (55 275)  (55 275)  LC_1 Logic Functioning bit
 (38 3)  (56 275)  (56 275)  LC_1 Logic Functioning bit
 (39 3)  (57 275)  (57 275)  LC_1 Logic Functioning bit
 (17 4)  (35 276)  (35 276)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (36 276)  (36 276)  routing T_1_17.bnr_op_1 <X> T_1_17.lc_trk_g1_1
 (25 4)  (43 276)  (43 276)  routing T_1_17.bnr_op_2 <X> T_1_17.lc_trk_g1_2
 (26 4)  (44 276)  (44 276)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 276)  (45 276)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 276)  (47 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 276)  (48 276)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 276)  (49 276)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 276)  (50 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 276)  (51 276)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 276)  (52 276)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 276)  (54 276)  LC_2 Logic Functioning bit
 (45 4)  (63 276)  (63 276)  LC_2 Logic Functioning bit
 (50 4)  (68 276)  (68 276)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (70 276)  (70 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (18 5)  (36 277)  (36 277)  routing T_1_17.bnr_op_1 <X> T_1_17.lc_trk_g1_1
 (22 5)  (40 277)  (40 277)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (43 277)  (43 277)  routing T_1_17.bnr_op_2 <X> T_1_17.lc_trk_g1_2
 (26 5)  (44 277)  (44 277)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 277)  (45 277)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 277)  (46 277)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 277)  (47 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (39 5)  (57 277)  (57 277)  LC_2 Logic Functioning bit
 (40 5)  (58 277)  (58 277)  LC_2 Logic Functioning bit
 (42 5)  (60 277)  (60 277)  LC_2 Logic Functioning bit
 (14 6)  (32 278)  (32 278)  routing T_1_17.wire_logic_cluster/lc_4/out <X> T_1_17.lc_trk_g1_4
 (17 6)  (35 278)  (35 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 278)  (36 278)  routing T_1_17.wire_logic_cluster/lc_5/out <X> T_1_17.lc_trk_g1_5
 (22 6)  (40 278)  (40 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (42 278)  (42 278)  routing T_1_17.bot_op_7 <X> T_1_17.lc_trk_g1_7
 (17 7)  (35 279)  (35 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (25 8)  (43 280)  (43 280)  routing T_1_17.rgt_op_2 <X> T_1_17.lc_trk_g2_2
 (27 8)  (45 280)  (45 280)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 280)  (46 280)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 280)  (47 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 280)  (49 280)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 280)  (50 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 280)  (51 280)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 280)  (52 280)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (55 280)  (55 280)  LC_4 Logic Functioning bit
 (39 8)  (57 280)  (57 280)  LC_4 Logic Functioning bit
 (40 8)  (58 280)  (58 280)  LC_4 Logic Functioning bit
 (42 8)  (60 280)  (60 280)  LC_4 Logic Functioning bit
 (43 8)  (61 280)  (61 280)  LC_4 Logic Functioning bit
 (22 9)  (40 281)  (40 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 281)  (42 281)  routing T_1_17.rgt_op_2 <X> T_1_17.lc_trk_g2_2
 (27 9)  (45 281)  (45 281)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 281)  (46 281)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 281)  (47 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 281)  (48 281)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (50 281)  (50 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (51 281)  (51 281)  routing T_1_17.lc_trk_g2_2 <X> T_1_17.input_2_4
 (35 9)  (53 281)  (53 281)  routing T_1_17.lc_trk_g2_2 <X> T_1_17.input_2_4
 (37 9)  (55 281)  (55 281)  LC_4 Logic Functioning bit
 (39 9)  (57 281)  (57 281)  LC_4 Logic Functioning bit
 (40 9)  (58 281)  (58 281)  LC_4 Logic Functioning bit
 (22 10)  (40 282)  (40 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (41 282)  (41 282)  routing T_1_17.sp4_h_r_31 <X> T_1_17.lc_trk_g2_7
 (24 10)  (42 282)  (42 282)  routing T_1_17.sp4_h_r_31 <X> T_1_17.lc_trk_g2_7
 (29 10)  (47 282)  (47 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 282)  (50 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 282)  (52 282)  routing T_1_17.lc_trk_g1_1 <X> T_1_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (55 282)  (55 282)  LC_5 Logic Functioning bit
 (39 10)  (57 282)  (57 282)  LC_5 Logic Functioning bit
 (40 10)  (58 282)  (58 282)  LC_5 Logic Functioning bit
 (42 10)  (60 282)  (60 282)  LC_5 Logic Functioning bit
 (21 11)  (39 283)  (39 283)  routing T_1_17.sp4_h_r_31 <X> T_1_17.lc_trk_g2_7
 (26 11)  (44 283)  (44 283)  routing T_1_17.lc_trk_g1_2 <X> T_1_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 283)  (45 283)  routing T_1_17.lc_trk_g1_2 <X> T_1_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 283)  (47 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (41 11)  (59 283)  (59 283)  LC_5 Logic Functioning bit
 (43 11)  (61 283)  (61 283)  LC_5 Logic Functioning bit
 (14 12)  (32 284)  (32 284)  routing T_1_17.rgt_op_0 <X> T_1_17.lc_trk_g3_0
 (15 12)  (33 284)  (33 284)  routing T_1_17.rgt_op_1 <X> T_1_17.lc_trk_g3_1
 (17 12)  (35 284)  (35 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 284)  (36 284)  routing T_1_17.rgt_op_1 <X> T_1_17.lc_trk_g3_1
 (22 12)  (40 284)  (40 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (43 284)  (43 284)  routing T_1_17.wire_logic_cluster/lc_2/out <X> T_1_17.lc_trk_g3_2
 (26 12)  (44 284)  (44 284)  routing T_1_17.lc_trk_g0_6 <X> T_1_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (47 284)  (47 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 284)  (48 284)  routing T_1_17.lc_trk_g0_5 <X> T_1_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 284)  (50 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 284)  (51 284)  routing T_1_17.lc_trk_g3_0 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 284)  (52 284)  routing T_1_17.lc_trk_g3_0 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (58 284)  (58 284)  LC_6 Logic Functioning bit
 (46 12)  (64 284)  (64 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (33 285)  (33 285)  routing T_1_17.rgt_op_0 <X> T_1_17.lc_trk_g3_0
 (17 13)  (35 285)  (35 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (40 285)  (40 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (44 285)  (44 285)  routing T_1_17.lc_trk_g0_6 <X> T_1_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 285)  (47 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (50 285)  (50 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (51 285)  (51 285)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.input_2_6
 (34 13)  (52 285)  (52 285)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.input_2_6
 (35 13)  (53 285)  (53 285)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.input_2_6
 (22 14)  (40 286)  (40 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (41 286)  (41 286)  routing T_1_17.sp4_h_r_31 <X> T_1_17.lc_trk_g3_7
 (24 14)  (42 286)  (42 286)  routing T_1_17.sp4_h_r_31 <X> T_1_17.lc_trk_g3_7
 (26 14)  (44 286)  (44 286)  routing T_1_17.lc_trk_g2_7 <X> T_1_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (46 286)  (46 286)  routing T_1_17.lc_trk_g2_2 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 286)  (47 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 286)  (50 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 286)  (51 286)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 286)  (52 286)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (55 286)  (55 286)  LC_7 Logic Functioning bit
 (38 14)  (56 286)  (56 286)  LC_7 Logic Functioning bit
 (39 14)  (57 286)  (57 286)  LC_7 Logic Functioning bit
 (40 14)  (58 286)  (58 286)  LC_7 Logic Functioning bit
 (42 14)  (60 286)  (60 286)  LC_7 Logic Functioning bit
 (50 14)  (68 286)  (68 286)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (32 287)  (32 287)  routing T_1_17.sp4_h_l_17 <X> T_1_17.lc_trk_g3_4
 (15 15)  (33 287)  (33 287)  routing T_1_17.sp4_h_l_17 <X> T_1_17.lc_trk_g3_4
 (16 15)  (34 287)  (34 287)  routing T_1_17.sp4_h_l_17 <X> T_1_17.lc_trk_g3_4
 (17 15)  (35 287)  (35 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (39 287)  (39 287)  routing T_1_17.sp4_h_r_31 <X> T_1_17.lc_trk_g3_7
 (22 15)  (40 287)  (40 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (44 287)  (44 287)  routing T_1_17.lc_trk_g2_7 <X> T_1_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 287)  (46 287)  routing T_1_17.lc_trk_g2_7 <X> T_1_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 287)  (47 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 287)  (48 287)  routing T_1_17.lc_trk_g2_2 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (54 287)  (54 287)  LC_7 Logic Functioning bit
 (38 15)  (56 287)  (56 287)  LC_7 Logic Functioning bit
 (41 15)  (59 287)  (59 287)  LC_7 Logic Functioning bit
 (43 15)  (61 287)  (61 287)  LC_7 Logic Functioning bit


LogicTile_2_17

 (27 0)  (99 272)  (99 272)  routing T_2_17.lc_trk_g3_0 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 272)  (100 272)  routing T_2_17.lc_trk_g3_0 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 272)  (101 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 272)  (104 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 272)  (108 272)  LC_0 Logic Functioning bit
 (37 0)  (109 272)  (109 272)  LC_0 Logic Functioning bit
 (38 0)  (110 272)  (110 272)  LC_0 Logic Functioning bit
 (39 0)  (111 272)  (111 272)  LC_0 Logic Functioning bit
 (44 0)  (116 272)  (116 272)  LC_0 Logic Functioning bit
 (45 0)  (117 272)  (117 272)  LC_0 Logic Functioning bit
 (40 1)  (112 273)  (112 273)  LC_0 Logic Functioning bit
 (41 1)  (113 273)  (113 273)  LC_0 Logic Functioning bit
 (42 1)  (114 273)  (114 273)  LC_0 Logic Functioning bit
 (43 1)  (115 273)  (115 273)  LC_0 Logic Functioning bit
 (49 1)  (121 273)  (121 273)  Carry_In_Mux bit 

 (0 2)  (72 274)  (72 274)  routing T_2_17.glb_netwk_3 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (2 2)  (74 274)  (74 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (99 274)  (99 274)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 274)  (100 274)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 274)  (101 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 274)  (104 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 274)  (108 274)  LC_1 Logic Functioning bit
 (37 2)  (109 274)  (109 274)  LC_1 Logic Functioning bit
 (38 2)  (110 274)  (110 274)  LC_1 Logic Functioning bit
 (39 2)  (111 274)  (111 274)  LC_1 Logic Functioning bit
 (44 2)  (116 274)  (116 274)  LC_1 Logic Functioning bit
 (45 2)  (117 274)  (117 274)  LC_1 Logic Functioning bit
 (0 3)  (72 275)  (72 275)  routing T_2_17.glb_netwk_3 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (40 3)  (112 275)  (112 275)  LC_1 Logic Functioning bit
 (41 3)  (113 275)  (113 275)  LC_1 Logic Functioning bit
 (42 3)  (114 275)  (114 275)  LC_1 Logic Functioning bit
 (43 3)  (115 275)  (115 275)  LC_1 Logic Functioning bit
 (27 4)  (99 276)  (99 276)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 276)  (100 276)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 276)  (101 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 276)  (104 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (109 276)  (109 276)  LC_2 Logic Functioning bit
 (39 4)  (111 276)  (111 276)  LC_2 Logic Functioning bit
 (41 4)  (113 276)  (113 276)  LC_2 Logic Functioning bit
 (43 4)  (115 276)  (115 276)  LC_2 Logic Functioning bit
 (45 4)  (117 276)  (117 276)  LC_2 Logic Functioning bit
 (30 5)  (102 277)  (102 277)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (37 5)  (109 277)  (109 277)  LC_2 Logic Functioning bit
 (39 5)  (111 277)  (111 277)  LC_2 Logic Functioning bit
 (41 5)  (113 277)  (113 277)  LC_2 Logic Functioning bit
 (43 5)  (115 277)  (115 277)  LC_2 Logic Functioning bit
 (14 12)  (86 284)  (86 284)  routing T_2_17.wire_logic_cluster/lc_0/out <X> T_2_17.lc_trk_g3_0
 (17 12)  (89 284)  (89 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 284)  (90 284)  routing T_2_17.wire_logic_cluster/lc_1/out <X> T_2_17.lc_trk_g3_1
 (25 12)  (97 284)  (97 284)  routing T_2_17.wire_logic_cluster/lc_2/out <X> T_2_17.lc_trk_g3_2
 (17 13)  (89 285)  (89 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (94 285)  (94 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (72 286)  (72 286)  routing T_2_17.glb_netwk_6 <X> T_2_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 286)  (73 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 287)  (72 287)  routing T_2_17.glb_netwk_6 <X> T_2_17.wire_logic_cluster/lc_7/s_r


LogicTile_3_17

 (10 10)  (136 282)  (136 282)  routing T_3_17.sp4_v_b_2 <X> T_3_17.sp4_h_l_42


IO_Tile_0_16

 (14 4)  (3 260)  (3 260)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_gbuf/in
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (3 261)  (3 261)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_gbuf/in
 (4 10)  (13 266)  (13 266)  routing T_0_16.logic_op_rgt_2 <X> T_0_16.lc_trk_g1_2
 (4 11)  (13 267)  (13 267)  routing T_0_16.logic_op_rgt_2 <X> T_0_16.lc_trk_g1_2
 (7 11)  (10 267)  (10 267)  Enable bit of Mux _local_links/g1_mux_2 => logic_op_rgt_2 lc_trk_g1_2


LogicTile_1_16

 (26 0)  (44 256)  (44 256)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 256)  (45 256)  routing T_1_16.lc_trk_g3_4 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 256)  (46 256)  routing T_1_16.lc_trk_g3_4 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 256)  (47 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 256)  (48 256)  routing T_1_16.lc_trk_g3_4 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 256)  (50 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 256)  (52 256)  routing T_1_16.lc_trk_g1_2 <X> T_1_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (58 256)  (58 256)  LC_0 Logic Functioning bit
 (22 1)  (40 257)  (40 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (42 257)  (42 257)  routing T_1_16.bot_op_2 <X> T_1_16.lc_trk_g0_2
 (26 1)  (44 257)  (44 257)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 257)  (46 257)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 257)  (47 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 257)  (49 257)  routing T_1_16.lc_trk_g1_2 <X> T_1_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 257)  (50 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (52 257)  (52 257)  routing T_1_16.lc_trk_g1_1 <X> T_1_16.input_2_0
 (0 2)  (18 258)  (18 258)  routing T_1_16.glb_netwk_3 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (2 2)  (20 258)  (20 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (33 258)  (33 258)  routing T_1_16.top_op_5 <X> T_1_16.lc_trk_g0_5
 (17 2)  (35 258)  (35 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (40 258)  (40 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (42 258)  (42 258)  routing T_1_16.top_op_7 <X> T_1_16.lc_trk_g0_7
 (31 2)  (49 258)  (49 258)  routing T_1_16.lc_trk_g0_4 <X> T_1_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 258)  (50 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (54 258)  (54 258)  LC_1 Logic Functioning bit
 (37 2)  (55 258)  (55 258)  LC_1 Logic Functioning bit
 (38 2)  (56 258)  (56 258)  LC_1 Logic Functioning bit
 (41 2)  (59 258)  (59 258)  LC_1 Logic Functioning bit
 (50 2)  (68 258)  (68 258)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 259)  (18 259)  routing T_1_16.glb_netwk_3 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (15 3)  (33 259)  (33 259)  routing T_1_16.bot_op_4 <X> T_1_16.lc_trk_g0_4
 (17 3)  (35 259)  (35 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (36 259)  (36 259)  routing T_1_16.top_op_5 <X> T_1_16.lc_trk_g0_5
 (21 3)  (39 259)  (39 259)  routing T_1_16.top_op_7 <X> T_1_16.lc_trk_g0_7
 (36 3)  (54 259)  (54 259)  LC_1 Logic Functioning bit
 (37 3)  (55 259)  (55 259)  LC_1 Logic Functioning bit
 (39 3)  (57 259)  (57 259)  LC_1 Logic Functioning bit
 (40 3)  (58 259)  (58 259)  LC_1 Logic Functioning bit
 (17 4)  (35 260)  (35 260)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (36 260)  (36 260)  routing T_1_16.bnr_op_1 <X> T_1_16.lc_trk_g1_1
 (21 4)  (39 260)  (39 260)  routing T_1_16.wire_logic_cluster/lc_3/out <X> T_1_16.lc_trk_g1_3
 (22 4)  (40 260)  (40 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 260)  (43 260)  routing T_1_16.bnr_op_2 <X> T_1_16.lc_trk_g1_2
 (29 4)  (47 260)  (47 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 260)  (48 260)  routing T_1_16.lc_trk_g0_5 <X> T_1_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 260)  (49 260)  routing T_1_16.lc_trk_g0_7 <X> T_1_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 260)  (50 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (54 260)  (54 260)  LC_2 Logic Functioning bit
 (37 4)  (55 260)  (55 260)  LC_2 Logic Functioning bit
 (38 4)  (56 260)  (56 260)  LC_2 Logic Functioning bit
 (39 4)  (57 260)  (57 260)  LC_2 Logic Functioning bit
 (41 4)  (59 260)  (59 260)  LC_2 Logic Functioning bit
 (50 4)  (68 260)  (68 260)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (36 261)  (36 261)  routing T_1_16.bnr_op_1 <X> T_1_16.lc_trk_g1_1
 (22 5)  (40 261)  (40 261)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (43 261)  (43 261)  routing T_1_16.bnr_op_2 <X> T_1_16.lc_trk_g1_2
 (26 5)  (44 261)  (44 261)  routing T_1_16.lc_trk_g1_3 <X> T_1_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 261)  (45 261)  routing T_1_16.lc_trk_g1_3 <X> T_1_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 261)  (47 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 261)  (49 261)  routing T_1_16.lc_trk_g0_7 <X> T_1_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 261)  (54 261)  LC_2 Logic Functioning bit
 (37 5)  (55 261)  (55 261)  LC_2 Logic Functioning bit
 (38 5)  (56 261)  (56 261)  LC_2 Logic Functioning bit
 (39 5)  (57 261)  (57 261)  LC_2 Logic Functioning bit
 (40 5)  (58 261)  (58 261)  LC_2 Logic Functioning bit
 (42 5)  (60 261)  (60 261)  LC_2 Logic Functioning bit
 (21 6)  (39 262)  (39 262)  routing T_1_16.wire_logic_cluster/lc_7/out <X> T_1_16.lc_trk_g1_7
 (22 6)  (40 262)  (40 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (45 262)  (45 262)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 262)  (47 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 262)  (48 262)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 262)  (50 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (54 262)  (54 262)  LC_3 Logic Functioning bit
 (38 6)  (56 262)  (56 262)  LC_3 Logic Functioning bit
 (30 7)  (48 263)  (48 263)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 263)  (49 263)  routing T_1_16.lc_trk_g0_2 <X> T_1_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 263)  (54 263)  LC_3 Logic Functioning bit
 (37 7)  (55 263)  (55 263)  LC_3 Logic Functioning bit
 (38 7)  (56 263)  (56 263)  LC_3 Logic Functioning bit
 (39 7)  (57 263)  (57 263)  LC_3 Logic Functioning bit
 (40 7)  (58 263)  (58 263)  LC_3 Logic Functioning bit
 (42 7)  (60 263)  (60 263)  LC_3 Logic Functioning bit
 (21 8)  (39 264)  (39 264)  routing T_1_16.rgt_op_3 <X> T_1_16.lc_trk_g2_3
 (22 8)  (40 264)  (40 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (42 264)  (42 264)  routing T_1_16.rgt_op_3 <X> T_1_16.lc_trk_g2_3
 (27 8)  (45 264)  (45 264)  routing T_1_16.lc_trk_g3_4 <X> T_1_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 264)  (46 264)  routing T_1_16.lc_trk_g3_4 <X> T_1_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 264)  (47 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 264)  (48 264)  routing T_1_16.lc_trk_g3_4 <X> T_1_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 264)  (49 264)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 264)  (50 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 264)  (51 264)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 264)  (52 264)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 264)  (54 264)  LC_4 Logic Functioning bit
 (39 8)  (57 264)  (57 264)  LC_4 Logic Functioning bit
 (41 8)  (59 264)  (59 264)  LC_4 Logic Functioning bit
 (42 8)  (60 264)  (60 264)  LC_4 Logic Functioning bit
 (45 8)  (63 264)  (63 264)  LC_4 Logic Functioning bit
 (31 9)  (49 265)  (49 265)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 265)  (54 265)  LC_4 Logic Functioning bit
 (39 9)  (57 265)  (57 265)  LC_4 Logic Functioning bit
 (41 9)  (59 265)  (59 265)  LC_4 Logic Functioning bit
 (42 9)  (60 265)  (60 265)  LC_4 Logic Functioning bit
 (14 10)  (32 266)  (32 266)  routing T_1_16.rgt_op_4 <X> T_1_16.lc_trk_g2_4
 (25 10)  (43 266)  (43 266)  routing T_1_16.sp4_h_r_46 <X> T_1_16.lc_trk_g2_6
 (15 11)  (33 267)  (33 267)  routing T_1_16.rgt_op_4 <X> T_1_16.lc_trk_g2_4
 (17 11)  (35 267)  (35 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (40 267)  (40 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (41 267)  (41 267)  routing T_1_16.sp4_h_r_46 <X> T_1_16.lc_trk_g2_6
 (24 11)  (42 267)  (42 267)  routing T_1_16.sp4_h_r_46 <X> T_1_16.lc_trk_g2_6
 (25 11)  (43 267)  (43 267)  routing T_1_16.sp4_h_r_46 <X> T_1_16.lc_trk_g2_6
 (15 12)  (33 268)  (33 268)  routing T_1_16.tnr_op_1 <X> T_1_16.lc_trk_g3_1
 (17 12)  (35 268)  (35 268)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (31 12)  (49 268)  (49 268)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 268)  (50 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 268)  (51 268)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 268)  (52 268)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (58 268)  (58 268)  LC_6 Logic Functioning bit
 (41 12)  (59 268)  (59 268)  LC_6 Logic Functioning bit
 (42 12)  (60 268)  (60 268)  LC_6 Logic Functioning bit
 (43 12)  (61 268)  (61 268)  LC_6 Logic Functioning bit
 (45 12)  (63 268)  (63 268)  LC_6 Logic Functioning bit
 (22 13)  (40 269)  (40 269)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (42 269)  (42 269)  routing T_1_16.tnr_op_2 <X> T_1_16.lc_trk_g3_2
 (31 13)  (49 269)  (49 269)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_6/in_3
 (40 13)  (58 269)  (58 269)  LC_6 Logic Functioning bit
 (41 13)  (59 269)  (59 269)  LC_6 Logic Functioning bit
 (42 13)  (60 269)  (60 269)  LC_6 Logic Functioning bit
 (43 13)  (61 269)  (61 269)  LC_6 Logic Functioning bit
 (0 14)  (18 270)  (18 270)  routing T_1_16.glb_netwk_6 <X> T_1_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 270)  (19 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 270)  (32 270)  routing T_1_16.wire_logic_cluster/lc_4/out <X> T_1_16.lc_trk_g3_4
 (25 14)  (43 270)  (43 270)  routing T_1_16.wire_logic_cluster/lc_6/out <X> T_1_16.lc_trk_g3_6
 (28 14)  (46 270)  (46 270)  routing T_1_16.lc_trk_g2_4 <X> T_1_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 270)  (47 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 270)  (48 270)  routing T_1_16.lc_trk_g2_4 <X> T_1_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 270)  (50 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 270)  (51 270)  routing T_1_16.lc_trk_g3_1 <X> T_1_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 270)  (52 270)  routing T_1_16.lc_trk_g3_1 <X> T_1_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 270)  (54 270)  LC_7 Logic Functioning bit
 (0 15)  (18 271)  (18 271)  routing T_1_16.glb_netwk_6 <X> T_1_16.wire_logic_cluster/lc_7/s_r
 (17 15)  (35 271)  (35 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (40 271)  (40 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (44 271)  (44 271)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 271)  (46 271)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 271)  (47 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (50 271)  (50 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (51 271)  (51 271)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.input_2_7
 (34 15)  (52 271)  (52 271)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.input_2_7
 (35 15)  (53 271)  (53 271)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.input_2_7


LogicTile_2_16

 (27 0)  (99 256)  (99 256)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 256)  (100 256)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 256)  (101 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 256)  (104 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 256)  (108 256)  LC_0 Logic Functioning bit
 (37 0)  (109 256)  (109 256)  LC_0 Logic Functioning bit
 (38 0)  (110 256)  (110 256)  LC_0 Logic Functioning bit
 (39 0)  (111 256)  (111 256)  LC_0 Logic Functioning bit
 (44 0)  (116 256)  (116 256)  LC_0 Logic Functioning bit
 (45 0)  (117 256)  (117 256)  LC_0 Logic Functioning bit
 (40 1)  (112 257)  (112 257)  LC_0 Logic Functioning bit
 (41 1)  (113 257)  (113 257)  LC_0 Logic Functioning bit
 (42 1)  (114 257)  (114 257)  LC_0 Logic Functioning bit
 (43 1)  (115 257)  (115 257)  LC_0 Logic Functioning bit
 (49 1)  (121 257)  (121 257)  Carry_In_Mux bit 

 (0 2)  (72 258)  (72 258)  routing T_2_16.glb_netwk_3 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (2 2)  (74 258)  (74 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (99 258)  (99 258)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 258)  (100 258)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 258)  (101 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 258)  (104 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 258)  (108 258)  LC_1 Logic Functioning bit
 (37 2)  (109 258)  (109 258)  LC_1 Logic Functioning bit
 (38 2)  (110 258)  (110 258)  LC_1 Logic Functioning bit
 (39 2)  (111 258)  (111 258)  LC_1 Logic Functioning bit
 (44 2)  (116 258)  (116 258)  LC_1 Logic Functioning bit
 (45 2)  (117 258)  (117 258)  LC_1 Logic Functioning bit
 (0 3)  (72 259)  (72 259)  routing T_2_16.glb_netwk_3 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (40 3)  (112 259)  (112 259)  LC_1 Logic Functioning bit
 (41 3)  (113 259)  (113 259)  LC_1 Logic Functioning bit
 (42 3)  (114 259)  (114 259)  LC_1 Logic Functioning bit
 (43 3)  (115 259)  (115 259)  LC_1 Logic Functioning bit
 (21 4)  (93 260)  (93 260)  routing T_2_16.wire_logic_cluster/lc_3/out <X> T_2_16.lc_trk_g1_3
 (22 4)  (94 260)  (94 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 260)  (97 260)  routing T_2_16.wire_logic_cluster/lc_2/out <X> T_2_16.lc_trk_g1_2
 (27 4)  (99 260)  (99 260)  routing T_2_16.lc_trk_g1_2 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 260)  (101 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 260)  (104 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 260)  (108 260)  LC_2 Logic Functioning bit
 (37 4)  (109 260)  (109 260)  LC_2 Logic Functioning bit
 (38 4)  (110 260)  (110 260)  LC_2 Logic Functioning bit
 (39 4)  (111 260)  (111 260)  LC_2 Logic Functioning bit
 (44 4)  (116 260)  (116 260)  LC_2 Logic Functioning bit
 (45 4)  (117 260)  (117 260)  LC_2 Logic Functioning bit
 (22 5)  (94 261)  (94 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 261)  (102 261)  routing T_2_16.lc_trk_g1_2 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 261)  (112 261)  LC_2 Logic Functioning bit
 (41 5)  (113 261)  (113 261)  LC_2 Logic Functioning bit
 (42 5)  (114 261)  (114 261)  LC_2 Logic Functioning bit
 (43 5)  (115 261)  (115 261)  LC_2 Logic Functioning bit
 (17 6)  (89 262)  (89 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 262)  (90 262)  routing T_2_16.wire_logic_cluster/lc_5/out <X> T_2_16.lc_trk_g1_5
 (25 6)  (97 262)  (97 262)  routing T_2_16.wire_logic_cluster/lc_6/out <X> T_2_16.lc_trk_g1_6
 (27 6)  (99 262)  (99 262)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 262)  (101 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 262)  (104 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 262)  (108 262)  LC_3 Logic Functioning bit
 (37 6)  (109 262)  (109 262)  LC_3 Logic Functioning bit
 (38 6)  (110 262)  (110 262)  LC_3 Logic Functioning bit
 (39 6)  (111 262)  (111 262)  LC_3 Logic Functioning bit
 (44 6)  (116 262)  (116 262)  LC_3 Logic Functioning bit
 (45 6)  (117 262)  (117 262)  LC_3 Logic Functioning bit
 (22 7)  (94 263)  (94 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 263)  (102 263)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (40 7)  (112 263)  (112 263)  LC_3 Logic Functioning bit
 (41 7)  (113 263)  (113 263)  LC_3 Logic Functioning bit
 (42 7)  (114 263)  (114 263)  LC_3 Logic Functioning bit
 (43 7)  (115 263)  (115 263)  LC_3 Logic Functioning bit
 (27 8)  (99 264)  (99 264)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 264)  (100 264)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 264)  (101 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 264)  (102 264)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 264)  (104 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 264)  (108 264)  LC_4 Logic Functioning bit
 (37 8)  (109 264)  (109 264)  LC_4 Logic Functioning bit
 (38 8)  (110 264)  (110 264)  LC_4 Logic Functioning bit
 (39 8)  (111 264)  (111 264)  LC_4 Logic Functioning bit
 (44 8)  (116 264)  (116 264)  LC_4 Logic Functioning bit
 (45 8)  (117 264)  (117 264)  LC_4 Logic Functioning bit
 (40 9)  (112 265)  (112 265)  LC_4 Logic Functioning bit
 (41 9)  (113 265)  (113 265)  LC_4 Logic Functioning bit
 (42 9)  (114 265)  (114 265)  LC_4 Logic Functioning bit
 (43 9)  (115 265)  (115 265)  LC_4 Logic Functioning bit
 (27 10)  (99 266)  (99 266)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 266)  (101 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 266)  (102 266)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 266)  (104 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 266)  (108 266)  LC_5 Logic Functioning bit
 (37 10)  (109 266)  (109 266)  LC_5 Logic Functioning bit
 (38 10)  (110 266)  (110 266)  LC_5 Logic Functioning bit
 (39 10)  (111 266)  (111 266)  LC_5 Logic Functioning bit
 (44 10)  (116 266)  (116 266)  LC_5 Logic Functioning bit
 (45 10)  (117 266)  (117 266)  LC_5 Logic Functioning bit
 (40 11)  (112 267)  (112 267)  LC_5 Logic Functioning bit
 (41 11)  (113 267)  (113 267)  LC_5 Logic Functioning bit
 (42 11)  (114 267)  (114 267)  LC_5 Logic Functioning bit
 (43 11)  (115 267)  (115 267)  LC_5 Logic Functioning bit
 (14 12)  (86 268)  (86 268)  routing T_2_16.wire_logic_cluster/lc_0/out <X> T_2_16.lc_trk_g3_0
 (17 12)  (89 268)  (89 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 268)  (90 268)  routing T_2_16.wire_logic_cluster/lc_1/out <X> T_2_16.lc_trk_g3_1
 (27 12)  (99 268)  (99 268)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 268)  (101 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 268)  (102 268)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 268)  (104 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 268)  (108 268)  LC_6 Logic Functioning bit
 (37 12)  (109 268)  (109 268)  LC_6 Logic Functioning bit
 (38 12)  (110 268)  (110 268)  LC_6 Logic Functioning bit
 (39 12)  (111 268)  (111 268)  LC_6 Logic Functioning bit
 (44 12)  (116 268)  (116 268)  LC_6 Logic Functioning bit
 (45 12)  (117 268)  (117 268)  LC_6 Logic Functioning bit
 (17 13)  (89 269)  (89 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (102 269)  (102 269)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 269)  (112 269)  LC_6 Logic Functioning bit
 (41 13)  (113 269)  (113 269)  LC_6 Logic Functioning bit
 (42 13)  (114 269)  (114 269)  LC_6 Logic Functioning bit
 (43 13)  (115 269)  (115 269)  LC_6 Logic Functioning bit
 (0 14)  (72 270)  (72 270)  routing T_2_16.glb_netwk_6 <X> T_2_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 270)  (73 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (84 270)  (84 270)  routing T_2_16.sp4_v_b_11 <X> T_2_16.sp4_h_l_46
 (14 14)  (86 270)  (86 270)  routing T_2_16.wire_logic_cluster/lc_4/out <X> T_2_16.lc_trk_g3_4
 (21 14)  (93 270)  (93 270)  routing T_2_16.wire_logic_cluster/lc_7/out <X> T_2_16.lc_trk_g3_7
 (22 14)  (94 270)  (94 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 270)  (99 270)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 270)  (100 270)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 270)  (101 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 270)  (102 270)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 270)  (104 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 270)  (108 270)  LC_7 Logic Functioning bit
 (37 14)  (109 270)  (109 270)  LC_7 Logic Functioning bit
 (38 14)  (110 270)  (110 270)  LC_7 Logic Functioning bit
 (39 14)  (111 270)  (111 270)  LC_7 Logic Functioning bit
 (44 14)  (116 270)  (116 270)  LC_7 Logic Functioning bit
 (45 14)  (117 270)  (117 270)  LC_7 Logic Functioning bit
 (0 15)  (72 271)  (72 271)  routing T_2_16.glb_netwk_6 <X> T_2_16.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 271)  (89 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 271)  (102 271)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (40 15)  (112 271)  (112 271)  LC_7 Logic Functioning bit
 (41 15)  (113 271)  (113 271)  LC_7 Logic Functioning bit
 (42 15)  (114 271)  (114 271)  LC_7 Logic Functioning bit
 (43 15)  (115 271)  (115 271)  LC_7 Logic Functioning bit
 (51 15)  (123 271)  (123 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_16

 (19 2)  (145 258)  (145 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_1_15

 (3 0)  (21 240)  (21 240)  routing T_1_15.sp12_v_t_23 <X> T_1_15.sp12_v_b_0
 (28 4)  (46 244)  (46 244)  routing T_1_15.lc_trk_g2_7 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 244)  (47 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 244)  (48 244)  routing T_1_15.lc_trk_g2_7 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 244)  (50 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 244)  (51 244)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 244)  (52 244)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 244)  (54 244)  LC_2 Logic Functioning bit
 (37 4)  (55 244)  (55 244)  LC_2 Logic Functioning bit
 (38 4)  (56 244)  (56 244)  LC_2 Logic Functioning bit
 (39 4)  (57 244)  (57 244)  LC_2 Logic Functioning bit
 (43 4)  (61 244)  (61 244)  LC_2 Logic Functioning bit
 (28 5)  (46 245)  (46 245)  routing T_1_15.lc_trk_g2_0 <X> T_1_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 245)  (47 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 245)  (48 245)  routing T_1_15.lc_trk_g2_7 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 245)  (49 245)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 245)  (50 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (51 245)  (51 245)  routing T_1_15.lc_trk_g3_1 <X> T_1_15.input_2_2
 (34 5)  (52 245)  (52 245)  routing T_1_15.lc_trk_g3_1 <X> T_1_15.input_2_2
 (36 5)  (54 245)  (54 245)  LC_2 Logic Functioning bit
 (37 5)  (55 245)  (55 245)  LC_2 Logic Functioning bit
 (38 5)  (56 245)  (56 245)  LC_2 Logic Functioning bit
 (39 5)  (57 245)  (57 245)  LC_2 Logic Functioning bit
 (42 5)  (60 245)  (60 245)  LC_2 Logic Functioning bit
 (43 5)  (61 245)  (61 245)  LC_2 Logic Functioning bit
 (22 7)  (40 247)  (40 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (42 247)  (42 247)  routing T_1_15.top_op_6 <X> T_1_15.lc_trk_g1_6
 (25 7)  (43 247)  (43 247)  routing T_1_15.top_op_6 <X> T_1_15.lc_trk_g1_6
 (26 8)  (44 248)  (44 248)  routing T_1_15.lc_trk_g2_4 <X> T_1_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 248)  (45 248)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 248)  (47 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 248)  (48 248)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 248)  (49 248)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 248)  (50 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 248)  (51 248)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 248)  (52 248)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 248)  (53 248)  routing T_1_15.lc_trk_g3_5 <X> T_1_15.input_2_4
 (40 8)  (58 248)  (58 248)  LC_4 Logic Functioning bit
 (15 9)  (33 249)  (33 249)  routing T_1_15.tnr_op_0 <X> T_1_15.lc_trk_g2_0
 (17 9)  (35 249)  (35 249)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (28 9)  (46 249)  (46 249)  routing T_1_15.lc_trk_g2_4 <X> T_1_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 249)  (47 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 249)  (48 249)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 249)  (49 249)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 249)  (50 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (51 249)  (51 249)  routing T_1_15.lc_trk_g3_5 <X> T_1_15.input_2_4
 (34 9)  (52 249)  (52 249)  routing T_1_15.lc_trk_g3_5 <X> T_1_15.input_2_4
 (14 10)  (32 250)  (32 250)  routing T_1_15.rgt_op_4 <X> T_1_15.lc_trk_g2_4
 (21 10)  (39 250)  (39 250)  routing T_1_15.rgt_op_7 <X> T_1_15.lc_trk_g2_7
 (22 10)  (40 250)  (40 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (42 250)  (42 250)  routing T_1_15.rgt_op_7 <X> T_1_15.lc_trk_g2_7
 (15 11)  (33 251)  (33 251)  routing T_1_15.rgt_op_4 <X> T_1_15.lc_trk_g2_4
 (17 11)  (35 251)  (35 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (15 12)  (33 252)  (33 252)  routing T_1_15.tnr_op_1 <X> T_1_15.lc_trk_g3_1
 (17 12)  (35 252)  (35 252)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 13)  (40 253)  (40 253)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (42 253)  (42 253)  routing T_1_15.tnr_op_2 <X> T_1_15.lc_trk_g3_2
 (15 14)  (33 254)  (33 254)  routing T_1_15.rgt_op_5 <X> T_1_15.lc_trk_g3_5
 (17 14)  (35 254)  (35 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (36 254)  (36 254)  routing T_1_15.rgt_op_5 <X> T_1_15.lc_trk_g3_5
 (25 14)  (43 254)  (43 254)  routing T_1_15.rgt_op_6 <X> T_1_15.lc_trk_g3_6
 (22 15)  (40 255)  (40 255)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (42 255)  (42 255)  routing T_1_15.rgt_op_6 <X> T_1_15.lc_trk_g3_6


LogicTile_2_15

 (27 0)  (99 240)  (99 240)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 240)  (100 240)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 240)  (101 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 240)  (102 240)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (35 0)  (107 240)  (107 240)  routing T_2_15.lc_trk_g2_4 <X> T_2_15.input_2_0
 (44 0)  (116 240)  (116 240)  LC_0 Logic Functioning bit
 (30 1)  (102 241)  (102 241)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 241)  (104 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (105 241)  (105 241)  routing T_2_15.lc_trk_g2_4 <X> T_2_15.input_2_0
 (0 2)  (72 242)  (72 242)  routing T_2_15.glb_netwk_3 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (2 2)  (74 242)  (74 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (99 242)  (99 242)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 242)  (100 242)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 242)  (101 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 242)  (104 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 242)  (108 242)  LC_1 Logic Functioning bit
 (37 2)  (109 242)  (109 242)  LC_1 Logic Functioning bit
 (38 2)  (110 242)  (110 242)  LC_1 Logic Functioning bit
 (39 2)  (111 242)  (111 242)  LC_1 Logic Functioning bit
 (44 2)  (116 242)  (116 242)  LC_1 Logic Functioning bit
 (45 2)  (117 242)  (117 242)  LC_1 Logic Functioning bit
 (0 3)  (72 243)  (72 243)  routing T_2_15.glb_netwk_3 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (40 3)  (112 243)  (112 243)  LC_1 Logic Functioning bit
 (41 3)  (113 243)  (113 243)  LC_1 Logic Functioning bit
 (42 3)  (114 243)  (114 243)  LC_1 Logic Functioning bit
 (43 3)  (115 243)  (115 243)  LC_1 Logic Functioning bit
 (21 4)  (93 244)  (93 244)  routing T_2_15.wire_logic_cluster/lc_3/out <X> T_2_15.lc_trk_g1_3
 (22 4)  (94 244)  (94 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 244)  (97 244)  routing T_2_15.wire_logic_cluster/lc_2/out <X> T_2_15.lc_trk_g1_2
 (27 4)  (99 244)  (99 244)  routing T_2_15.lc_trk_g1_2 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 244)  (101 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 244)  (104 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 244)  (108 244)  LC_2 Logic Functioning bit
 (37 4)  (109 244)  (109 244)  LC_2 Logic Functioning bit
 (38 4)  (110 244)  (110 244)  LC_2 Logic Functioning bit
 (39 4)  (111 244)  (111 244)  LC_2 Logic Functioning bit
 (44 4)  (116 244)  (116 244)  LC_2 Logic Functioning bit
 (45 4)  (117 244)  (117 244)  LC_2 Logic Functioning bit
 (22 5)  (94 245)  (94 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 245)  (102 245)  routing T_2_15.lc_trk_g1_2 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 245)  (112 245)  LC_2 Logic Functioning bit
 (41 5)  (113 245)  (113 245)  LC_2 Logic Functioning bit
 (42 5)  (114 245)  (114 245)  LC_2 Logic Functioning bit
 (43 5)  (115 245)  (115 245)  LC_2 Logic Functioning bit
 (17 6)  (89 246)  (89 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 246)  (90 246)  routing T_2_15.wire_logic_cluster/lc_5/out <X> T_2_15.lc_trk_g1_5
 (25 6)  (97 246)  (97 246)  routing T_2_15.wire_logic_cluster/lc_6/out <X> T_2_15.lc_trk_g1_6
 (27 6)  (99 246)  (99 246)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 246)  (101 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 246)  (104 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 246)  (108 246)  LC_3 Logic Functioning bit
 (37 6)  (109 246)  (109 246)  LC_3 Logic Functioning bit
 (38 6)  (110 246)  (110 246)  LC_3 Logic Functioning bit
 (39 6)  (111 246)  (111 246)  LC_3 Logic Functioning bit
 (44 6)  (116 246)  (116 246)  LC_3 Logic Functioning bit
 (45 6)  (117 246)  (117 246)  LC_3 Logic Functioning bit
 (22 7)  (94 247)  (94 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 247)  (102 247)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (112 247)  (112 247)  LC_3 Logic Functioning bit
 (41 7)  (113 247)  (113 247)  LC_3 Logic Functioning bit
 (42 7)  (114 247)  (114 247)  LC_3 Logic Functioning bit
 (43 7)  (115 247)  (115 247)  LC_3 Logic Functioning bit
 (48 7)  (120 247)  (120 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (99 248)  (99 248)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 248)  (100 248)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 248)  (101 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 248)  (102 248)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 248)  (104 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 248)  (108 248)  LC_4 Logic Functioning bit
 (37 8)  (109 248)  (109 248)  LC_4 Logic Functioning bit
 (38 8)  (110 248)  (110 248)  LC_4 Logic Functioning bit
 (39 8)  (111 248)  (111 248)  LC_4 Logic Functioning bit
 (44 8)  (116 248)  (116 248)  LC_4 Logic Functioning bit
 (45 8)  (117 248)  (117 248)  LC_4 Logic Functioning bit
 (40 9)  (112 249)  (112 249)  LC_4 Logic Functioning bit
 (41 9)  (113 249)  (113 249)  LC_4 Logic Functioning bit
 (42 9)  (114 249)  (114 249)  LC_4 Logic Functioning bit
 (43 9)  (115 249)  (115 249)  LC_4 Logic Functioning bit
 (27 10)  (99 250)  (99 250)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 250)  (101 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 250)  (102 250)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 250)  (104 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 250)  (108 250)  LC_5 Logic Functioning bit
 (37 10)  (109 250)  (109 250)  LC_5 Logic Functioning bit
 (38 10)  (110 250)  (110 250)  LC_5 Logic Functioning bit
 (39 10)  (111 250)  (111 250)  LC_5 Logic Functioning bit
 (44 10)  (116 250)  (116 250)  LC_5 Logic Functioning bit
 (45 10)  (117 250)  (117 250)  LC_5 Logic Functioning bit
 (14 11)  (86 251)  (86 251)  routing T_2_15.tnl_op_4 <X> T_2_15.lc_trk_g2_4
 (15 11)  (87 251)  (87 251)  routing T_2_15.tnl_op_4 <X> T_2_15.lc_trk_g2_4
 (17 11)  (89 251)  (89 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (40 11)  (112 251)  (112 251)  LC_5 Logic Functioning bit
 (41 11)  (113 251)  (113 251)  LC_5 Logic Functioning bit
 (42 11)  (114 251)  (114 251)  LC_5 Logic Functioning bit
 (43 11)  (115 251)  (115 251)  LC_5 Logic Functioning bit
 (17 12)  (89 252)  (89 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 252)  (90 252)  routing T_2_15.wire_logic_cluster/lc_1/out <X> T_2_15.lc_trk_g3_1
 (27 12)  (99 252)  (99 252)  routing T_2_15.lc_trk_g1_6 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 252)  (101 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 252)  (102 252)  routing T_2_15.lc_trk_g1_6 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 252)  (104 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 252)  (108 252)  LC_6 Logic Functioning bit
 (37 12)  (109 252)  (109 252)  LC_6 Logic Functioning bit
 (38 12)  (110 252)  (110 252)  LC_6 Logic Functioning bit
 (39 12)  (111 252)  (111 252)  LC_6 Logic Functioning bit
 (44 12)  (116 252)  (116 252)  LC_6 Logic Functioning bit
 (45 12)  (117 252)  (117 252)  LC_6 Logic Functioning bit
 (30 13)  (102 253)  (102 253)  routing T_2_15.lc_trk_g1_6 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 253)  (112 253)  LC_6 Logic Functioning bit
 (41 13)  (113 253)  (113 253)  LC_6 Logic Functioning bit
 (42 13)  (114 253)  (114 253)  LC_6 Logic Functioning bit
 (43 13)  (115 253)  (115 253)  LC_6 Logic Functioning bit
 (0 14)  (72 254)  (72 254)  routing T_2_15.glb_netwk_6 <X> T_2_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 254)  (73 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 254)  (86 254)  routing T_2_15.wire_logic_cluster/lc_4/out <X> T_2_15.lc_trk_g3_4
 (21 14)  (93 254)  (93 254)  routing T_2_15.wire_logic_cluster/lc_7/out <X> T_2_15.lc_trk_g3_7
 (22 14)  (94 254)  (94 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 254)  (99 254)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 254)  (100 254)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 254)  (101 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 254)  (102 254)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 254)  (104 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 254)  (108 254)  LC_7 Logic Functioning bit
 (37 14)  (109 254)  (109 254)  LC_7 Logic Functioning bit
 (38 14)  (110 254)  (110 254)  LC_7 Logic Functioning bit
 (39 14)  (111 254)  (111 254)  LC_7 Logic Functioning bit
 (44 14)  (116 254)  (116 254)  LC_7 Logic Functioning bit
 (45 14)  (117 254)  (117 254)  LC_7 Logic Functioning bit
 (51 14)  (123 254)  (123 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (72 255)  (72 255)  routing T_2_15.glb_netwk_6 <X> T_2_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 255)  (89 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (94 255)  (94 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (96 255)  (96 255)  routing T_2_15.tnl_op_6 <X> T_2_15.lc_trk_g3_6
 (25 15)  (97 255)  (97 255)  routing T_2_15.tnl_op_6 <X> T_2_15.lc_trk_g3_6
 (30 15)  (102 255)  (102 255)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_7/in_1
 (40 15)  (112 255)  (112 255)  LC_7 Logic Functioning bit
 (41 15)  (113 255)  (113 255)  LC_7 Logic Functioning bit
 (42 15)  (114 255)  (114 255)  LC_7 Logic Functioning bit
 (43 15)  (115 255)  (115 255)  LC_7 Logic Functioning bit


IO_Tile_0_9



LogicTile_1_9

 (7 10)  (25 154)  (25 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (25 159)  (25 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_2_9

 (7 10)  (79 154)  (79 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (79 159)  (79 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_3_7

 (3 6)  (129 118)  (129 118)  routing T_3_7.sp12_v_b_0 <X> T_3_7.sp12_v_t_23


IO_Tile_0_3

 (16 0)  (1 48)  (1 48)  IOB_0 IO Functioning bit
 (17 3)  (0 51)  (0 51)  IOB_0 IO Functioning bit
 (12 4)  (5 52)  (5 52)  routing T_0_3.lc_trk_g1_7 <X> T_0_3.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 52)  (4 52)  routing T_0_3.lc_trk_g1_7 <X> T_0_3.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 52)  (1 52)  IOB_0 IO Functioning bit
 (12 5)  (5 53)  (5 53)  routing T_0_3.lc_trk_g1_7 <X> T_0_3.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 53)  (4 53)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (6 14)  (11 62)  (11 62)  routing T_0_3.span12_horz_23 <X> T_0_3.lc_trk_g1_7
 (7 14)  (10 62)  (10 62)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_23 lc_trk_g1_7
 (8 15)  (9 63)  (9 63)  routing T_0_3.span12_horz_23 <X> T_0_3.lc_trk_g1_7


LogicTile_1_3

 (3 2)  (21 50)  (21 50)  routing T_1_3.sp12_v_t_23 <X> T_1_3.sp12_h_l_23


IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (3 6)  (153 8)  (153 8)  IO control bit: IODOWN_IE_1

 (17 9)  (131 6)  (131 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 2)  (131 2)  IOB_1 IO Functioning bit

