<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: MCAN_MsgRAMConfigParams Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structMCAN__MsgRAMConfigParams.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MCAN_MsgRAMConfigParams Struct Reference<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__MCAN__MODULE.html">APIs for MCAN</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure for MCAN Message RAM Configuration Parameters. Message RAM can contain following sections: Standard ID filters, Extended ID filters, TX FIFO(or TX Q), TX Buffers, TX EventFIFO, RX FIFO0, RX FIFO1, RX Buffer. Note: If particular section in the RAM is not used then it's size should be initialized to '0' (Number of buffers in case of Tx/Rx buffer). </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a1b4f40c8f440712ee2c064ba58fc89e9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#a1b4f40c8f440712ee2c064ba58fc89e9">lss</a></td></tr>
<tr class="separator:a1b4f40c8f440712ee2c064ba58fc89e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee9acf02daf8acfac1fffc861e861da7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#aee9acf02daf8acfac1fffc861e861da7">lse</a></td></tr>
<tr class="separator:aee9acf02daf8acfac1fffc861e861da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa52dd435fe50985b0acfe12b80d73594"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#aa52dd435fe50985b0acfe12b80d73594">txBufCnt</a></td></tr>
<tr class="separator:aa52dd435fe50985b0acfe12b80d73594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922613cfaa77690a2cc94915b972f3df"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#a922613cfaa77690a2cc94915b972f3df">txFIFOCnt</a></td></tr>
<tr class="separator:a922613cfaa77690a2cc94915b972f3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32e5ac58ece0ed58d47a8def44a4bbd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#ab32e5ac58ece0ed58d47a8def44a4bbd">txBufMode</a></td></tr>
<tr class="separator:ab32e5ac58ece0ed58d47a8def44a4bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa122512926d92d114c9dccd393fb44c4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#aa122512926d92d114c9dccd393fb44c4">txEventFIFOCnt</a></td></tr>
<tr class="separator:aa122512926d92d114c9dccd393fb44c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8cc43864c213ec8c01880d019c095aa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#ad8cc43864c213ec8c01880d019c095aa">rxFIFO0Cnt</a></td></tr>
<tr class="separator:ad8cc43864c213ec8c01880d019c095aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d91d5885f8d14aaf33473c1cedce46"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#ab1d91d5885f8d14aaf33473c1cedce46">rxFIFO0OpMode</a></td></tr>
<tr class="separator:ab1d91d5885f8d14aaf33473c1cedce46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c1d7efedd1ce38fc405ffe8ee082c7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#a79c1d7efedd1ce38fc405ffe8ee082c7">rxFIFO1Cnt</a></td></tr>
<tr class="separator:a79c1d7efedd1ce38fc405ffe8ee082c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f4d48ef85a02e4f9e3d84af9ed5b6e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#af4f4d48ef85a02e4f9e3d84af9ed5b6e">rxFIFO1OpMode</a></td></tr>
<tr class="separator:af4f4d48ef85a02e4f9e3d84af9ed5b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46068a0ce2c3af23dc1e553ae56144fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#a46068a0ce2c3af23dc1e553ae56144fd">rxBufElemSize</a></td></tr>
<tr class="separator:a46068a0ce2c3af23dc1e553ae56144fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ddaf61d486f93d236dc0d730ed2108"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#aa8ddaf61d486f93d236dc0d730ed2108">rxFIFO0ElemSize</a></td></tr>
<tr class="separator:aa8ddaf61d486f93d236dc0d730ed2108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7935092765a87f320d72f40a9fe23b1a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#a7935092765a87f320d72f40a9fe23b1a">rxFIFO1ElemSize</a></td></tr>
<tr class="separator:a7935092765a87f320d72f40a9fe23b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9fe1d27e1a703fb422a8fad34bd7a4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#a0d9fe1d27e1a703fb422a8fad34bd7a4">txEventFIFOWaterMark</a></td></tr>
<tr class="separator:a0d9fe1d27e1a703fb422a8fad34bd7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19852b0030e05771f3ae7de42ed6d080"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#a19852b0030e05771f3ae7de42ed6d080">rxFIFO0WaterMark</a></td></tr>
<tr class="separator:a19852b0030e05771f3ae7de42ed6d080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d69435ba93f602ff691fbacb9fbd8ae"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#a5d69435ba93f602ff691fbacb9fbd8ae">rxFIFO1WaterMark</a></td></tr>
<tr class="separator:a5d69435ba93f602ff691fbacb9fbd8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaafd459791700818247f92d071941fc4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#aaafd459791700818247f92d071941fc4">flssa</a></td></tr>
<tr class="separator:aaafd459791700818247f92d071941fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b0726ab6bbeeebb45337371bf515fe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#af8b0726ab6bbeeebb45337371bf515fe">flesa</a></td></tr>
<tr class="separator:af8b0726ab6bbeeebb45337371bf515fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08791e5458343e119d91b5981d83115"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#ab08791e5458343e119d91b5981d83115">txStartAddr</a></td></tr>
<tr class="separator:ab08791e5458343e119d91b5981d83115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e2da0be45497553c93c4b7469273c7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#af9e2da0be45497553c93c4b7469273c7">txBufElemSize</a></td></tr>
<tr class="separator:af9e2da0be45497553c93c4b7469273c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a224aa70e53b831f947dbd76e439d2843"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#a224aa70e53b831f947dbd76e439d2843">txEventFIFOStartAddr</a></td></tr>
<tr class="separator:a224aa70e53b831f947dbd76e439d2843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1621511f93612ba9796c6ee6da0ff967"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#a1621511f93612ba9796c6ee6da0ff967">rxFIFO0StartAddr</a></td></tr>
<tr class="separator:a1621511f93612ba9796c6ee6da0ff967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ba015e0285c5ac8a8e8d3928be48e0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#af9ba015e0285c5ac8a8e8d3928be48e0">rxFIFO1StartAddr</a></td></tr>
<tr class="separator:af9ba015e0285c5ac8a8e8d3928be48e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00fb1c6e4ad5643178c8a0d22694865b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCAN__MsgRAMConfigParams.html#a00fb1c6e4ad5643178c8a0d22694865b">rxBufStartAddr</a></td></tr>
<tr class="separator:a00fb1c6e4ad5643178c8a0d22694865b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a1b4f40c8f440712ee2c064ba58fc89e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b4f40c8f440712ee2c064ba58fc89e9">&#9670;&nbsp;</a></span>lss</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::lss</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>List Size: Standard ID 0 = No standard Message ID filter 1-127 = Number of standard Message ID filter elements others = Values greater than 128 are interpreted as 128 </p>

</div>
</div>
<a id="aee9acf02daf8acfac1fffc861e861da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee9acf02daf8acfac1fffc861e861da7">&#9670;&nbsp;</a></span>lse</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::lse</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>List Size: Extended ID 0 = No standard Message ID filter 1-64 = Number of standard Message ID filter elements others = Values greater than 64 are interpreted as 64 </p>

</div>
</div>
<a id="aa52dd435fe50985b0acfe12b80d73594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa52dd435fe50985b0acfe12b80d73594">&#9670;&nbsp;</a></span>txBufCnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txBufCnt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of Dedicated Transmit Buffers 0 = No Dedicated Tx Buffers 1-32 = Number of Dedicated Tx Buffers others = Values greater than 32 are interpreted as 32 </p>

</div>
</div>
<a id="a922613cfaa77690a2cc94915b972f3df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a922613cfaa77690a2cc94915b972f3df">&#9670;&nbsp;</a></span>txFIFOCnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txFIFOCnt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO/Queue Size 0 = No Tx FIFO/Queue 1-32 = Number of Tx Buffers used for Tx FIFO/Queue others = Values greater than 32 are interpreted as 32 </p>

</div>
</div>
<a id="ab32e5ac58ece0ed58d47a8def44a4bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab32e5ac58ece0ed58d47a8def44a4bbd">&#9670;&nbsp;</a></span>txBufMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txBufMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO/Queue Mode 0 = Tx FIFO operation 1 = Tx Queue operation </p>

</div>
</div>
<a id="aa122512926d92d114c9dccd393fb44c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa122512926d92d114c9dccd393fb44c4">&#9670;&nbsp;</a></span>txEventFIFOCnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txEventFIFOCnt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event FIFO Size 0 = Tx Event FIFO disabled 1-32 = Number of Tx Event FIFO elements others = Values greater than 32 are interpreted as 32 </p>

</div>
</div>
<a id="ad8cc43864c213ec8c01880d019c095aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8cc43864c213ec8c01880d019c095aa">&#9670;&nbsp;</a></span>rxFIFO0Cnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO0Cnt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Size 0 = No Rx FIFO 1-64 = Number of Rx FIFO elements others = Values greater than 64 are interpreted as 64 </p>

</div>
</div>
<a id="ab1d91d5885f8d14aaf33473c1cedce46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d91d5885f8d14aaf33473c1cedce46">&#9670;&nbsp;</a></span>rxFIFO0OpMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO0OpMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Operation Mode 0 = FIFO blocking mode 1 = FIFO overwrite mode </p>

</div>
</div>
<a id="a79c1d7efedd1ce38fc405ffe8ee082c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c1d7efedd1ce38fc405ffe8ee082c7">&#9670;&nbsp;</a></span>rxFIFO1Cnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO1Cnt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Size 0 = No Rx FIFO 1-64 = Number of Rx FIFO elements others = Values greater than 64 are interpreted as 64 </p>

</div>
</div>
<a id="af4f4d48ef85a02e4f9e3d84af9ed5b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f4d48ef85a02e4f9e3d84af9ed5b6e">&#9670;&nbsp;</a></span>rxFIFO1OpMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO1OpMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Operation Mode 0 = FIFO blocking mode 1 = FIFO overwrite mode </p>

</div>
</div>
<a id="a46068a0ce2c3af23dc1e553ae56144fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46068a0ce2c3af23dc1e553ae56144fd">&#9670;&nbsp;</a></span>rxBufElemSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxBufElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Buffer Element Size </p>

</div>
</div>
<a id="aa8ddaf61d486f93d236dc0d730ed2108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ddaf61d486f93d236dc0d730ed2108">&#9670;&nbsp;</a></span>rxFIFO0ElemSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO0ElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Element Size </p>

</div>
</div>
<a id="a7935092765a87f320d72f40a9fe23b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7935092765a87f320d72f40a9fe23b1a">&#9670;&nbsp;</a></span>rxFIFO1ElemSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO1ElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Element Size </p>

</div>
</div>
<a id="a0d9fe1d27e1a703fb422a8fad34bd7a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d9fe1d27e1a703fb422a8fad34bd7a4">&#9670;&nbsp;</a></span>txEventFIFOWaterMark</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txEventFIFOWaterMark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Event FIFO Watermark 0 = Watermark interrupt disabled 1-32 = Level for Tx Event FIFO watermark interrupt others = Watermark interrupt disabled </p>

</div>
</div>
<a id="a19852b0030e05771f3ae7de42ed6d080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19852b0030e05771f3ae7de42ed6d080">&#9670;&nbsp;</a></span>rxFIFO0WaterMark</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO0WaterMark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Watermark 0 = Watermark interrupt disabled 1-63 = Level for Rx FIFO 0 watermark interrupt others = Watermark interrupt disabled </p>

</div>
</div>
<a id="a5d69435ba93f602ff691fbacb9fbd8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d69435ba93f602ff691fbacb9fbd8ae">&#9670;&nbsp;</a></span>rxFIFO1WaterMark</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO1WaterMark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Watermark 0 = Watermark interrupt disabled 1-63 = Level for Rx FIFO 1 watermark interrupt others = Watermark interrupt disabled </p>

</div>
</div>
<a id="aaafd459791700818247f92d071941fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaafd459791700818247f92d071941fc4">&#9670;&nbsp;</a></span>flssa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::flssa</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standard ID Filter List Start Address </p>

</div>
</div>
<a id="af8b0726ab6bbeeebb45337371bf515fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b0726ab6bbeeebb45337371bf515fe">&#9670;&nbsp;</a></span>flesa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::flesa</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended ID Filter List Start Address </p>

</div>
</div>
<a id="ab08791e5458343e119d91b5981d83115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab08791e5458343e119d91b5981d83115">&#9670;&nbsp;</a></span>txStartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Buffers Start Address </p>

</div>
</div>
<a id="af9e2da0be45497553c93c4b7469273c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e2da0be45497553c93c4b7469273c7">&#9670;&nbsp;</a></span>txBufElemSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txBufElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Buffer Element Size </p>

</div>
</div>
<a id="a224aa70e53b831f947dbd76e439d2843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a224aa70e53b831f947dbd76e439d2843">&#9670;&nbsp;</a></span>txEventFIFOStartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txEventFIFOStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Event FIFO Start Address </p>

</div>
</div>
<a id="a1621511f93612ba9796c6ee6da0ff967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1621511f93612ba9796c6ee6da0ff967">&#9670;&nbsp;</a></span>rxFIFO0StartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO0StartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Start Address </p>

</div>
</div>
<a id="af9ba015e0285c5ac8a8e8d3928be48e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ba015e0285c5ac8a8e8d3928be48e0">&#9670;&nbsp;</a></span>rxFIFO1StartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO1StartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Start Address </p>

</div>
</div>
<a id="a00fb1c6e4ad5643178c8a0d22694865b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00fb1c6e4ad5643178c8a0d22694865b">&#9670;&nbsp;</a></span>rxBufStartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxBufStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Buffer Start Address </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structMCAN__MsgRAMConfigParams.html">MCAN_MsgRAMConfigParams</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
