<stg><name>shake128_absorb</name>


<trans_list>

<trans id="76" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %in_1_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %in_1_read)

]]></Node>
<StgValue><ssdm name="in_1_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %in_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_0_read)

]]></Node>
<StgValue><ssdm name="in_0_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="2">
<![CDATA[
:2  %in_1_read_cast = zext i2 %in_1_read_1 to i8

]]></Node>
<StgValue><ssdm name="in_1_read_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="64">
<![CDATA[
:3  %t = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="t"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst.i:0  %phi_ln387 = phi i3 [ 0, %0 ], [ %add_ln387, %meminst.i ]

]]></Node>
<StgValue><ssdm name="phi_ln387"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst.i:1  %add_ln387 = add i3 %phi_ln387, 1

]]></Node>
<StgValue><ssdm name="add_ln387"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="3">
<![CDATA[
meminst.i:2  %zext_ln387 = zext i3 %phi_ln387 to i64

]]></Node>
<StgValue><ssdm name="zext_ln387"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i:3  %t_addr = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln387

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
meminst.i:4  store i8 0, i8* %t_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst.i:5  %icmp_ln387 = icmp eq i3 %phi_ln387, -1

]]></Node>
<StgValue><ssdm name="icmp_ln387"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i:6  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i:8  br i1 %icmp_ln387, label %.preheader12.i.preheader, label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.i.preheader:0  br label %.preheader12.i

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader12.i:0  %i_4_i = phi i4 [ %i, %1 ], [ 0, %.preheader12.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_4_i"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12.i:1  %icmp_ln423 = icmp eq i4 %i_4_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln423"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12.i:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12.i:3  %i = add i4 %i_4_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12.i:4  br i1 %icmp_ln423, label %.preheader.i.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln424 = zext i4 %i_4_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln424"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %t_addr_1 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln424

]]></Node>
<StgValue><ssdm name="t_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:2  store i8 0, i8* %t_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader12.i

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.i:0  %i_5_i = phi i2 [ %i_1, %2 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_5_i"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="2">
<![CDATA[
.preheader.i:1  %zext_ln425 = zext i2 %i_5_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln425"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:2  %icmp_ln425 = icmp eq i2 %i_5_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln425"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:4  %i_1 = add i2 %i_5_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %icmp_ln425, label %keccak_absorb.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="2">
<![CDATA[
:0  %trunc_ln426 = trunc i2 %i_5_i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln426"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  %select_ln426 = select i1 %trunc_ln426, i8 %in_1_read_cast, i8 %in_0_read_1

]]></Node>
<StgValue><ssdm name="select_ln426"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %t_addr_2 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln425

]]></Node>
<StgValue><ssdm name="t_addr_2"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:3  store i8 %select_ln426, i8* %t_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln426"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb.exit:0  %t_addr_3 = getelementptr [8 x i8]* %t, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="t_addr_3"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:1  %t_load = load i8* %t_addr_3, align 1

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb.exit:2  %t_addr_4 = getelementptr [8 x i8]* %t, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="t_addr_4"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:3  %t_load_1 = load i8* %t_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:1  %t_load = load i8* %t_addr_3, align 1

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:3  %t_load_1 = load i8* %t_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_load_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb.exit:4  %t_addr_5 = getelementptr [8 x i8]* %t, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="t_addr_5"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:5  %t_load_2 = load i8* %t_addr_5, align 1

]]></Node>
<StgValue><ssdm name="t_load_2"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb.exit:6  %t_addr_6 = getelementptr [8 x i8]* %t, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="t_addr_6"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:7  %t_load_3 = load i8* %t_addr_6, align 1

]]></Node>
<StgValue><ssdm name="t_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:5  %t_load_2 = load i8* %t_addr_5, align 1

]]></Node>
<StgValue><ssdm name="t_load_2"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:7  %t_load_3 = load i8* %t_addr_6, align 1

]]></Node>
<StgValue><ssdm name="t_load_3"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb.exit:8  %t_addr_7 = getelementptr [8 x i8]* %t, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="t_addr_7"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:9  %t_load_4 = load i8* %t_addr_7, align 1

]]></Node>
<StgValue><ssdm name="t_load_4"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb.exit:10  %t_addr_8 = getelementptr [8 x i8]* %t, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="t_addr_8"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:11  %t_load_5 = load i8* %t_addr_8, align 1

]]></Node>
<StgValue><ssdm name="t_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:9  %t_load_4 = load i8* %t_addr_7, align 1

]]></Node>
<StgValue><ssdm name="t_load_4"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:11  %t_load_5 = load i8* %t_addr_8, align 1

]]></Node>
<StgValue><ssdm name="t_load_5"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb.exit:12  %t_addr_9 = getelementptr [8 x i8]* %t, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="t_addr_9"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:13  %t_load_6 = load i8* %t_addr_9, align 1

]]></Node>
<StgValue><ssdm name="t_load_6"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb.exit:14  %t_addr_10 = getelementptr [8 x i8]* %t, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="t_addr_10"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:15  %t_load_7 = load i8* %t_addr_10, align 1

]]></Node>
<StgValue><ssdm name="t_load_7"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb.exit:17  %state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_s_addr"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="5">
<![CDATA[
keccak_absorb.exit:18  %state_s_load = load i64* %state_s_addr, align 8

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:13  %t_load_6 = load i8* %t_addr_9, align 1

]]></Node>
<StgValue><ssdm name="t_load_6"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="3">
<![CDATA[
keccak_absorb.exit:15  %t_load_7 = load i8* %t_addr_10, align 1

]]></Node>
<StgValue><ssdm name="t_load_7"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
keccak_absorb.exit:16  %r_7_i1 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %t_load_7, i8 %t_load_6, i8 %t_load_5, i8 %t_load_4, i8 %t_load_3, i8 %t_load_2, i8 %t_load_1, i8 %t_load)

]]></Node>
<StgValue><ssdm name="r_7_i1"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="5">
<![CDATA[
keccak_absorb.exit:18  %state_s_load = load i64* %state_s_addr, align 8

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
keccak_absorb.exit:19  %xor_ln427 = xor i64 %state_s_load, %r_7_i1

]]></Node>
<StgValue><ssdm name="xor_ln427"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
keccak_absorb.exit:20  store i64 %xor_ln427, i64* %state_s_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln427"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
keccak_absorb.exit:21  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="87" name="state_s" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="in_0_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_0_read"/></StgValue>
</port>
<port id="89" name="in_1_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_1_read"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="91" from="_ssdm_op_Read.ap_auto.i2" to="in_1_read_1" fromId="90" toId="9">
</dataflow>
<dataflow id="92" from="in_1_read" to="in_1_read_1" fromId="89" toId="9">
</dataflow>
<dataflow id="94" from="_ssdm_op_Read.ap_auto.i8" to="in_0_read_1" fromId="93" toId="10">
</dataflow>
<dataflow id="95" from="in_0_read" to="in_0_read_1" fromId="88" toId="10">
</dataflow>
<dataflow id="96" from="in_1_read_1" to="in_1_read_cast" fromId="9" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_97" to="t" fromId="97" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_99" to="phi_ln387" fromId="99" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="br_ln0" to="phi_ln387" fromId="13" toId="14">
</dataflow>
<dataflow id="102" from="add_ln387" to="phi_ln387" fromId="15" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="br_ln387" to="phi_ln387" fromId="22" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="104" from="phi_ln387" to="add_ln387" fromId="14" toId="15">
</dataflow>
<dataflow id="106" from="StgValue_105" to="add_ln387" fromId="105" toId="15">
</dataflow>
<dataflow id="107" from="phi_ln387" to="zext_ln387" fromId="14" toId="16">
</dataflow>
<dataflow id="108" from="t" to="t_addr" fromId="12" toId="17">
</dataflow>
<dataflow id="110" from="StgValue_109" to="t_addr" fromId="109" toId="17">
</dataflow>
<dataflow id="111" from="zext_ln387" to="t_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="113" from="StgValue_112" to="store_ln387" fromId="112" toId="18">
</dataflow>
<dataflow id="114" from="t_addr" to="store_ln387" fromId="17" toId="18">
</dataflow>
<dataflow id="115" from="phi_ln387" to="icmp_ln387" fromId="14" toId="19">
</dataflow>
<dataflow id="117" from="StgValue_116" to="icmp_ln387" fromId="116" toId="19">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="121" from="memset_t_str" to="specloopname_ln0" fromId="120" toId="20">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="122" toId="21">
</dataflow>
<dataflow id="125" from="StgValue_124" to="empty" fromId="124" toId="21">
</dataflow>
<dataflow id="126" from="StgValue_124" to="empty" fromId="124" toId="21">
</dataflow>
<dataflow id="127" from="StgValue_124" to="empty" fromId="124" toId="21">
</dataflow>
<dataflow id="128" from="icmp_ln387" to="br_ln387" fromId="19" toId="22">
</dataflow>
<dataflow id="129" from="i" to="i_4_i" fromId="27" toId="24">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="130" from="br_ln423" to="i_4_i" fromId="32" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="132" from="StgValue_131" to="i_4_i" fromId="131" toId="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="br_ln423" to="i_4_i" fromId="23" toId="24">
</dataflow>
<dataflow id="134" from="i_4_i" to="icmp_ln423" fromId="24" toId="25">
</dataflow>
<dataflow id="136" from="StgValue_135" to="icmp_ln423" fromId="135" toId="25">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecLoopTripCount" to="empty_25" fromId="122" toId="26">
</dataflow>
<dataflow id="138" from="StgValue_124" to="empty_25" fromId="124" toId="26">
</dataflow>
<dataflow id="139" from="StgValue_124" to="empty_25" fromId="124" toId="26">
</dataflow>
<dataflow id="140" from="StgValue_124" to="empty_25" fromId="124" toId="26">
</dataflow>
<dataflow id="141" from="i_4_i" to="i" fromId="24" toId="27">
</dataflow>
<dataflow id="143" from="StgValue_142" to="i" fromId="142" toId="27">
</dataflow>
<dataflow id="144" from="icmp_ln423" to="br_ln423" fromId="25" toId="28">
</dataflow>
<dataflow id="145" from="i_4_i" to="zext_ln424" fromId="24" toId="29">
</dataflow>
<dataflow id="146" from="t" to="t_addr_1" fromId="12" toId="30">
</dataflow>
<dataflow id="147" from="StgValue_109" to="t_addr_1" fromId="109" toId="30">
</dataflow>
<dataflow id="148" from="zext_ln424" to="t_addr_1" fromId="29" toId="30">
</dataflow>
<dataflow id="149" from="StgValue_112" to="store_ln424" fromId="112" toId="31">
</dataflow>
<dataflow id="150" from="t_addr_1" to="store_ln424" fromId="30" toId="31">
</dataflow>
<dataflow id="151" from="i_1" to="i_5_i" fromId="38" toId="34">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="br_ln425" to="i_5_i" fromId="44" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="154" from="StgValue_153" to="i_5_i" fromId="153" toId="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="155" from="br_ln425" to="i_5_i" fromId="33" toId="34">
</dataflow>
<dataflow id="156" from="i_5_i" to="zext_ln425" fromId="34" toId="35">
</dataflow>
<dataflow id="157" from="i_5_i" to="icmp_ln425" fromId="34" toId="36">
</dataflow>
<dataflow id="159" from="StgValue_158" to="icmp_ln425" fromId="158" toId="36">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecLoopTripCount" to="empty_26" fromId="122" toId="37">
</dataflow>
<dataflow id="162" from="StgValue_161" to="empty_26" fromId="161" toId="37">
</dataflow>
<dataflow id="163" from="StgValue_161" to="empty_26" fromId="161" toId="37">
</dataflow>
<dataflow id="164" from="StgValue_161" to="empty_26" fromId="161" toId="37">
</dataflow>
<dataflow id="165" from="i_5_i" to="i_1" fromId="34" toId="38">
</dataflow>
<dataflow id="167" from="StgValue_166" to="i_1" fromId="166" toId="38">
</dataflow>
<dataflow id="168" from="icmp_ln425" to="br_ln425" fromId="36" toId="39">
</dataflow>
<dataflow id="169" from="i_5_i" to="trunc_ln426" fromId="34" toId="40">
</dataflow>
<dataflow id="170" from="trunc_ln426" to="select_ln426" fromId="40" toId="41">
</dataflow>
<dataflow id="171" from="in_1_read_cast" to="select_ln426" fromId="11" toId="41">
</dataflow>
<dataflow id="172" from="in_0_read_1" to="select_ln426" fromId="10" toId="41">
</dataflow>
<dataflow id="173" from="t" to="t_addr_2" fromId="12" toId="42">
</dataflow>
<dataflow id="174" from="StgValue_109" to="t_addr_2" fromId="109" toId="42">
</dataflow>
<dataflow id="175" from="zext_ln425" to="t_addr_2" fromId="35" toId="42">
</dataflow>
<dataflow id="176" from="select_ln426" to="store_ln426" fromId="41" toId="43">
</dataflow>
<dataflow id="177" from="t_addr_2" to="store_ln426" fromId="42" toId="43">
</dataflow>
<dataflow id="178" from="t" to="t_addr_3" fromId="12" toId="45">
</dataflow>
<dataflow id="179" from="StgValue_109" to="t_addr_3" fromId="109" toId="45">
</dataflow>
<dataflow id="180" from="StgValue_109" to="t_addr_3" fromId="109" toId="45">
</dataflow>
<dataflow id="181" from="t_addr_3" to="t_load" fromId="45" toId="46">
</dataflow>
<dataflow id="182" from="t" to="t_addr_4" fromId="12" toId="47">
</dataflow>
<dataflow id="183" from="StgValue_109" to="t_addr_4" fromId="109" toId="47">
</dataflow>
<dataflow id="184" from="StgValue_97" to="t_addr_4" fromId="97" toId="47">
</dataflow>
<dataflow id="185" from="t_addr_4" to="t_load_1" fromId="47" toId="48">
</dataflow>
<dataflow id="186" from="t_addr_3" to="t_load" fromId="45" toId="49">
</dataflow>
<dataflow id="187" from="t_addr_4" to="t_load_1" fromId="47" toId="50">
</dataflow>
<dataflow id="188" from="t" to="t_addr_5" fromId="12" toId="51">
</dataflow>
<dataflow id="189" from="StgValue_109" to="t_addr_5" fromId="109" toId="51">
</dataflow>
<dataflow id="190" from="StgValue_161" to="t_addr_5" fromId="161" toId="51">
</dataflow>
<dataflow id="191" from="t_addr_5" to="t_load_2" fromId="51" toId="52">
</dataflow>
<dataflow id="192" from="t" to="t_addr_6" fromId="12" toId="53">
</dataflow>
<dataflow id="193" from="StgValue_109" to="t_addr_6" fromId="109" toId="53">
</dataflow>
<dataflow id="195" from="StgValue_194" to="t_addr_6" fromId="194" toId="53">
</dataflow>
<dataflow id="196" from="t_addr_6" to="t_load_3" fromId="53" toId="54">
</dataflow>
<dataflow id="197" from="t_addr_5" to="t_load_2" fromId="51" toId="55">
</dataflow>
<dataflow id="198" from="t_addr_6" to="t_load_3" fromId="53" toId="56">
</dataflow>
<dataflow id="199" from="t" to="t_addr_7" fromId="12" toId="57">
</dataflow>
<dataflow id="200" from="StgValue_109" to="t_addr_7" fromId="109" toId="57">
</dataflow>
<dataflow id="202" from="StgValue_201" to="t_addr_7" fromId="201" toId="57">
</dataflow>
<dataflow id="203" from="t_addr_7" to="t_load_4" fromId="57" toId="58">
</dataflow>
<dataflow id="204" from="t" to="t_addr_8" fromId="12" toId="59">
</dataflow>
<dataflow id="205" from="StgValue_109" to="t_addr_8" fromId="109" toId="59">
</dataflow>
<dataflow id="207" from="StgValue_206" to="t_addr_8" fromId="206" toId="59">
</dataflow>
<dataflow id="208" from="t_addr_8" to="t_load_5" fromId="59" toId="60">
</dataflow>
<dataflow id="209" from="t_addr_7" to="t_load_4" fromId="57" toId="61">
</dataflow>
<dataflow id="210" from="t_addr_8" to="t_load_5" fromId="59" toId="62">
</dataflow>
<dataflow id="211" from="t" to="t_addr_9" fromId="12" toId="63">
</dataflow>
<dataflow id="212" from="StgValue_109" to="t_addr_9" fromId="109" toId="63">
</dataflow>
<dataflow id="214" from="StgValue_213" to="t_addr_9" fromId="213" toId="63">
</dataflow>
<dataflow id="215" from="t_addr_9" to="t_load_6" fromId="63" toId="64">
</dataflow>
<dataflow id="216" from="t" to="t_addr_10" fromId="12" toId="65">
</dataflow>
<dataflow id="217" from="StgValue_109" to="t_addr_10" fromId="109" toId="65">
</dataflow>
<dataflow id="219" from="StgValue_218" to="t_addr_10" fromId="218" toId="65">
</dataflow>
<dataflow id="220" from="t_addr_10" to="t_load_7" fromId="65" toId="66">
</dataflow>
<dataflow id="221" from="state_s" to="state_s_addr" fromId="87" toId="67">
</dataflow>
<dataflow id="222" from="StgValue_109" to="state_s_addr" fromId="109" toId="67">
</dataflow>
<dataflow id="223" from="StgValue_201" to="state_s_addr" fromId="201" toId="67">
</dataflow>
<dataflow id="224" from="state_s_addr" to="state_s_load" fromId="67" toId="68">
</dataflow>
<dataflow id="225" from="t_addr_9" to="t_load_6" fromId="63" toId="69">
</dataflow>
<dataflow id="226" from="t_addr_10" to="t_load_7" fromId="65" toId="70">
</dataflow>
<dataflow id="228" from="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8" to="r_7_i1" fromId="227" toId="71">
</dataflow>
<dataflow id="229" from="t_load_7" to="r_7_i1" fromId="70" toId="71">
</dataflow>
<dataflow id="230" from="t_load_6" to="r_7_i1" fromId="69" toId="71">
</dataflow>
<dataflow id="231" from="t_load_5" to="r_7_i1" fromId="62" toId="71">
</dataflow>
<dataflow id="232" from="t_load_4" to="r_7_i1" fromId="61" toId="71">
</dataflow>
<dataflow id="233" from="t_load_3" to="r_7_i1" fromId="56" toId="71">
</dataflow>
<dataflow id="234" from="t_load_2" to="r_7_i1" fromId="55" toId="71">
</dataflow>
<dataflow id="235" from="t_load_1" to="r_7_i1" fromId="50" toId="71">
</dataflow>
<dataflow id="236" from="t_load" to="r_7_i1" fromId="49" toId="71">
</dataflow>
<dataflow id="237" from="state_s_addr" to="state_s_load" fromId="67" toId="72">
</dataflow>
<dataflow id="238" from="state_s_load" to="xor_ln427" fromId="72" toId="73">
</dataflow>
<dataflow id="239" from="r_7_i1" to="xor_ln427" fromId="71" toId="73">
</dataflow>
<dataflow id="240" from="xor_ln427" to="store_ln427" fromId="73" toId="74">
</dataflow>
<dataflow id="241" from="state_s_addr" to="store_ln427" fromId="67" toId="74">
</dataflow>
<dataflow id="242" from="icmp_ln387" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="243" from="icmp_ln423" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="244" from="icmp_ln425" to="StgValue_4" fromId="36" toId="4">
</dataflow>
</dataflows>


</stg>
