@W: MT530 :"c:\users\david\desktop\wifi headstage git\wifiheadstage\wifiheadstage roussel\fpga_controller\hdl\spi_master.vhd":72:4:72:5|Found inferred clock Controller_Dual_SPI|i_Clk which controls 298 sequential elements including Controller_Headstage_1.Controller_RHD64_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5:0]. This clock has no specified timing constraint which may adversely impact design performance. 
