Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/fifo_generator_v12_0_pkg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/common/input_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/common/output_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/common/shft_wrapper.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/common/shft_ram.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/common/wr_pf_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/common/rd_pe_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/common/rd_pe_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/builtin/delay.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/builtin/bin_cntr.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/builtin/clk_x_pntrs_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/builtin/logic_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/builtin/builtin_prim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/builtin/builtin_extdepth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/builtin/builtin_top.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/builtin/reset_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/builtin/builtin_prim_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/builtin/builtin_extdepth_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/builtin/builtin_extdepth_low_latency.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/builtin/builtin_top_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/builtin/fifo_generator_v12_0_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/ramfifo/bram_sync_reg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/ramfifo/bram_fifo_rstlogic.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/ramfifo/axi_reg_slice.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/fifo_generator_top_bi_sim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/fifo_generator_v12_0/hdl/fifo_generator_v12_0_top.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sources_1/ip/fifo/sim/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kamouh/vivado_project/project_fifo_comClk_ram/project_fifo_comClk_ram.srcs/sim_1/imports/Desktop/tb_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fifo
