// Seed: 444581098
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  assign module_1.id_2 = 0;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    input  uwire id_2
    , id_4, id_5
);
  assign id_5 = id_4;
  logic id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5,
      id_5
  );
endmodule
