Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.12 secs
 
--> Reading design: SemaforoDePrueba.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SemaforoDePrueba.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SemaforoDePrueba"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : SemaforoDePrueba
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Mux16x1.v" in library work
Compiling verilog file "FontRomNum16x16.v" in library work
Module <Mux16x1> compiled
Compiling verilog file "FFT.v" in library work
Module <FontRomNum16x16> compiled
Compiling verilog file "Counter10bits.v" in library work
Module <FFT> compiled
Compiling verilog file "Up_Counte_11bitsNegEdge.v" in library work
Module <Counter10bits> compiled
Compiling verilog file "NumerosTiempo.v" in library work
Module <Up_Counte_12bitsNegEdge> compiled
Compiling verilog file "FSMContador.v" in library work
Module <NumerosTiempo> compiled
Compiling verilog file "FFJK.v" in library work
Module <FSMContador> compiled
Compiling verilog file "Counter_HReal.v" in library work
Module <FFJK> compiled
Compiling verilog file "ContSegund.v" in library work
Module <Counter_HReal> compiled
Compiling verilog file "CDescent.v" in library work
Module <ContSegund> compiled
Compiling verilog file "VGA_Controller.v" in library work
Module <CDescent> compiled
Compiling verilog file "ObjetosTipografiaNoIcono.v" in library work
Module <VGA_Controller> compiled
Compiling verilog file "FSMSemaforo.v" in library work
Module <ObjetosTipografiaNoIcono> compiled
Compiling verilog file "ContadorFSM.v" in library work
Module <MacroFSM> compiled
Compiling verilog file "SemaforoGrande.v" in library work
Module <ContadorFSM> compiled
Compiling verilog file "Pantalla.v" in library work
Module <SemaforoGrande> compiled
Compiling verilog file "SemaforoDePrueba.v" in library work
Module <Pantalla1> compiled
Module <SemaforoDePrueba> compiled
No errors in compilation
Analysis of file <"SemaforoDePrueba.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <SemaforoDePrueba> in library <work>.

Analyzing hierarchy for module <Pantalla1> in library <work>.

Analyzing hierarchy for module <SemaforoGrande> in library <work>.

Analyzing hierarchy for module <VGA_Controller> in library <work>.

Analyzing hierarchy for module <ObjetosTipografiaNoIcono> in library <work> with parameters.
	x1 = "0001000110"
	x10 = "0110000000"
	x11 = "0110101000"
	x12 = "0110110010"
	x13 = "1000000010"
	x14 = "1000001100"
	x15 = "1000110100"
	x16 = "1000111110"
	x2 = "0001010000"
	x3 = "0001111000"
	x4 = "0010000010"
	x5 = "0011010010"
	x6 = "0011011100"
	x7 = "0100000100"
	x8 = "0100001110"
	x9 = "0101110110"
	y1 = "0000110010"
	y10 = "0101111100"
	y11 = "0110100100"
	y12 = "0110101110"
	y2 = "0000111100"
	y3 = "0001100100"
	y4 = "0001101110"
	y5 = "0010111110"
	y6 = "0011001000"
	y7 = "0100011000"
	y8 = "0100100010"
	y9 = "0101110010"
	ya = "0000010100"
	yb = "0000101000"

Analyzing hierarchy for module <FFT> in library <work>.

Analyzing hierarchy for module <ContadorFSM> in library <work>.

Analyzing hierarchy for module <MacroFSM> in library <work> with parameters.
	S0 = "000"
	S1 = "001"
	S2 = "010"
	S3 = "011"
	S4 = "100"
	S5 = "101"
	S6 = "110"
	S7 = "111"

Analyzing hierarchy for module <Counter_HReal> in library <work>.

Analyzing hierarchy for module <Up_Counte_12bitsNegEdge> in library <work>.

Analyzing hierarchy for module <FFJK> in library <work>.

Analyzing hierarchy for module <NumerosTiempo> in library <work>.

Analyzing hierarchy for module <CDescent> in library <work>.

Analyzing hierarchy for module <FSMContador> in library <work> with parameters.
	S0 = "00"
	S1 = "01"
	S2 = "10"
	S3 = "11"

Analyzing hierarchy for module <ContSegund> in library <work>.

Analyzing hierarchy for module <FFT> in library <work>.

Analyzing hierarchy for module <Counter10bits> in library <work>.

Analyzing hierarchy for module <FontRomNum16x16> in library <work>.

Analyzing hierarchy for module <Mux16x1> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <SemaforoDePrueba>.
Module <SemaforoDePrueba> is correct for synthesis.
 
Analyzing module <Pantalla1> in library <work>.
Module <Pantalla1> is correct for synthesis.
 
Analyzing module <VGA_Controller> in library <work>.
Module <VGA_Controller> is correct for synthesis.
 
Analyzing module <Counter_HReal> in library <work>.
Module <Counter_HReal> is correct for synthesis.
 
Analyzing module <FFT> in library <work>.
Module <FFT> is correct for synthesis.
 
Analyzing module <Counter10bits> in library <work>.
Module <Counter10bits> is correct for synthesis.
 
Analyzing module <Up_Counte_12bitsNegEdge> in library <work>.
Module <Up_Counte_12bitsNegEdge> is correct for synthesis.
 
Analyzing module <FFJK> in library <work>.
Module <FFJK> is correct for synthesis.
 
Analyzing module <ObjetosTipografiaNoIcono> in library <work>.
	x1 = 10'b0001000110
	x10 = 10'b0110000000
	x11 = 10'b0110101000
	x12 = 10'b0110110010
	x13 = 10'b1000000010
	x14 = 10'b1000001100
	x15 = 10'b1000110100
	x16 = 10'b1000111110
	x2 = 10'b0001010000
	x3 = 10'b0001111000
	x4 = 10'b0010000010
	x5 = 10'b0011010010
	x6 = 10'b0011011100
	x7 = 10'b0100000100
	x8 = 10'b0100001110
	x9 = 10'b0101110110
	y1 = 10'b0000110010
	y10 = 10'b0101111100
	y11 = 10'b0110100100
	y12 = 10'b0110101110
	y2 = 10'b0000111100
	y3 = 10'b0001100100
	y4 = 10'b0001101110
	y5 = 10'b0010111110
	y6 = 10'b0011001000
	y7 = 10'b0100011000
	y8 = 10'b0100100010
	y9 = 10'b0101110010
	ya = 10'b0000010100
	yb = 10'b0000101000
Module <ObjetosTipografiaNoIcono> is correct for synthesis.
 
Analyzing module <NumerosTiempo> in library <work>.
Module <NumerosTiempo> is correct for synthesis.
 
Analyzing module <FontRomNum16x16> in library <work>.
INFO:Xst:2546 - "FontRomNum16x16.v" line 14: reading initialization file "NumFontRom16x16hex.txt".
Module <FontRomNum16x16> is correct for synthesis.
 
Analyzing module <Mux16x1> in library <work>.
Module <Mux16x1> is correct for synthesis.
 
Analyzing module <SemaforoGrande> in library <work>.
Module <SemaforoGrande> is correct for synthesis.
 
Analyzing module <ContadorFSM> in library <work>.
Module <ContadorFSM> is correct for synthesis.
 
Analyzing module <CDescent> in library <work>.
Module <CDescent> is correct for synthesis.
 
Analyzing module <FSMContador> in library <work>.
	S0 = 2'b00
	S1 = 2'b01
	S2 = 2'b10
	S3 = 2'b11
Module <FSMContador> is correct for synthesis.
 
Analyzing module <ContSegund> in library <work>.
Module <ContSegund> is correct for synthesis.
 
Analyzing module <MacroFSM> in library <work>.
	S0 = 3'b000
	S1 = 3'b001
	S2 = 3'b010
	S3 = 3'b011
	S4 = 3'b100
	S5 = 3'b101
	S6 = 3'b110
	S7 = 3'b111
Module <MacroFSM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Up_Counte_12bitsNegEdge>.
    Related source file is "Up_Counte_11bitsNegEdge.v".
    Found 10-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
Unit <Up_Counte_12bitsNegEdge> synthesized.


Synthesizing Unit <FFJK>.
    Related source file is "FFJK.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FFJK> synthesized.


Synthesizing Unit <FFT>.
    Related source file is "FFT.v".
    Found 1-bit register for signal <sal>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FFT> synthesized.


Synthesizing Unit <Counter10bits>.
    Related source file is "Counter10bits.v".
    Found 10-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter10bits> synthesized.


Synthesizing Unit <FontRomNum16x16>.
    Related source file is "FontRomNum16x16.v".
WARNING:Xst:1781 - Signal <MemoryRom> is used but never assigned. Tied to default value.
    Found 256x16-bit ROM for signal <DataOut>.
    Summary:
	inferred   1 ROM(s).
Unit <FontRomNum16x16> synthesized.


Synthesizing Unit <Mux16x1>.
    Related source file is "Mux16x1.v".
    Found 1-bit 16-to-1 multiplexer for signal <Sal>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux16x1> synthesized.


Synthesizing Unit <MacroFSM>.
    Related source file is "FSMSemaforo.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <E_Presente> of Case statement line 81 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <E_Presente> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <E_Presente>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MacroFSM> synthesized.


Synthesizing Unit <CDescent>.
    Related source file is "CDescent.v".
    Found 4-bit down counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
Unit <CDescent> synthesized.


Synthesizing Unit <FSMContador>.
    Related source file is "FSMContador.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <E_Presente> of Case statement line 58 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <E_Presente> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_1> for signal <E_Presente>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSMContador> synthesized.


Synthesizing Unit <ContSegund>.
    Related source file is "ContSegund.v".
    Found 26-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
Unit <ContSegund> synthesized.


Synthesizing Unit <Counter_HReal>.
    Related source file is "Counter_HReal.v".
Unit <Counter_HReal> synthesized.


Synthesizing Unit <NumerosTiempo>.
    Related source file is "NumerosTiempo.v".
Unit <NumerosTiempo> synthesized.


Synthesizing Unit <ContadorFSM>.
    Related source file is "ContadorFSM.v".
Unit <ContadorFSM> synthesized.


Synthesizing Unit <SemaforoGrande>.
    Related source file is "SemaforoGrande.v".
Unit <SemaforoGrande> synthesized.


Synthesizing Unit <VGA_Controller>.
    Related source file is "VGA_Controller.v".
Unit <VGA_Controller> synthesized.


Synthesizing Unit <ObjetosTipografiaNoIcono>.
    Related source file is "ObjetosTipografiaNoIcono.v".
    Found 10-bit comparator greater for signal <AmarilloA$cmp_gt0000> created at line 57.
    Found 10-bit comparator less for signal <AmarilloA$cmp_lt0000> created at line 57.
    Found 10-bit comparator greater for signal <Boton1$cmp_gt0000> created at line 64.
    Found 10-bit comparator less for signal <Boton1$cmp_lt0000> created at line 64.
    Found 10-bit comparator greater for signal <RojoA$cmp_gt0000> created at line 58.
    Found 10-bit comparator less for signal <RojoA$cmp_lt0000> created at line 58.
    Found 10-bit comparator greatequal for signal <SemaforoA$cmp_ge0000> created at line 53.
    Found 10-bit comparator greatequal for signal <SemaforoA$cmp_ge0001> created at line 53.
    Found 10-bit comparator greater for signal <SemaforoA$cmp_gt0000> created at line 53.
    Found 10-bit comparator greater for signal <SemaforoA$cmp_gt0001> created at line 53.
    Found 10-bit comparator greater for signal <SemaforoA$cmp_gt0002> created at line 53.
    Found 10-bit comparator greater for signal <SemaforoA$cmp_gt0003> created at line 53.
    Found 10-bit comparator greater for signal <SemaforoA$cmp_gt0004> created at line 53.
    Found 10-bit comparator greater for signal <SemaforoA$cmp_gt0005> created at line 53.
    Found 10-bit comparator greater for signal <SemaforoA$cmp_gt0006> created at line 53.
    Found 10-bit comparator greater for signal <SemaforoA$cmp_gt0007> created at line 53.
    Found 10-bit comparator greater for signal <SemaforoA$cmp_gt0008> created at line 53.
    Found 10-bit comparator greater for signal <SemaforoA$cmp_gt0009> created at line 53.
    Found 10-bit comparator lessequal for signal <SemaforoA$cmp_le0000> created at line 53.
    Found 10-bit comparator lessequal for signal <SemaforoA$cmp_le0001> created at line 53.
    Found 10-bit comparator less for signal <SemaforoA$cmp_lt0000> created at line 53.
    Found 10-bit comparator less for signal <SemaforoA$cmp_lt0001> created at line 53.
    Found 10-bit comparator less for signal <SemaforoA$cmp_lt0002> created at line 53.
    Found 10-bit comparator less for signal <SemaforoA$cmp_lt0003> created at line 53.
    Found 10-bit comparator less for signal <SemaforoA$cmp_lt0004> created at line 53.
    Found 10-bit comparator less for signal <SemaforoA$cmp_lt0005> created at line 53.
    Found 10-bit comparator less for signal <SemaforoA$cmp_lt0006> created at line 53.
    Found 10-bit comparator less for signal <SemaforoA$cmp_lt0007> created at line 53.
    Found 10-bit comparator less for signal <SemaforoA$cmp_lt0008> created at line 53.
    Found 10-bit comparator less for signal <SemaforoA$cmp_lt0009> created at line 53.
    Found 10-bit comparator greatequal for signal <SemaforoB$cmp_ge0000> created at line 54.
    Found 10-bit comparator greatequal for signal <SemaforoB$cmp_ge0001> created at line 54.
    Found 10-bit comparator greater for signal <SemaforoB$cmp_gt0000> created at line 54.
    Found 10-bit comparator greater for signal <SemaforoB$cmp_gt0001> created at line 54.
    Found 10-bit comparator greater for signal <SemaforoB$cmp_gt0002> created at line 54.
    Found 10-bit comparator greater for signal <SemaforoB$cmp_gt0003> created at line 54.
    Found 10-bit comparator lessequal for signal <SemaforoB$cmp_le0000> created at line 54.
    Found 10-bit comparator lessequal for signal <SemaforoB$cmp_le0001> created at line 54.
    Found 10-bit comparator less for signal <SemaforoB$cmp_lt0000> created at line 54.
    Found 10-bit comparator less for signal <SemaforoB$cmp_lt0001> created at line 54.
    Found 10-bit comparator less for signal <SemaforoB$cmp_lt0002> created at line 54.
    Found 10-bit comparator less for signal <SemaforoB$cmp_lt0003> created at line 54.
    Found 10-bit comparator greater for signal <VerdeA$cmp_gt0000> created at line 56.
    Found 10-bit comparator greater for signal <VerdeA$cmp_gt0001> created at line 56.
    Found 10-bit comparator less for signal <VerdeA$cmp_lt0000> created at line 56.
    Found 10-bit comparator less for signal <VerdeA$cmp_lt0001> created at line 56.
    Found 10-bit comparator greater for signal <VerdeB$cmp_gt0000> created at line 60.
    Found 10-bit comparator less for signal <VerdeB$cmp_lt0000> created at line 60.
    Summary:
	inferred  48 Comparator(s).
Unit <ObjetosTipografiaNoIcono> synthesized.


Synthesizing Unit <Pantalla1>.
    Related source file is "Pantalla.v".
Unit <Pantalla1> synthesized.


Synthesizing Unit <SemaforoDePrueba>.
    Related source file is "SemaforoDePrueba.v".
Unit <SemaforoDePrueba> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 256x16-bit ROM                                        : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 26-bit up counter                                     : 1
 4-bit down counter                                    : 1
# Registers                                            : 4
 1-bit register                                        : 4
# Comparators                                          : 48
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 20
 10-bit comparator less                                : 20
 10-bit comparator lessequal                           : 4
# Multiplexers                                         : 1
 1-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <LightBox/ContadorTodo/FSMC/E_Presente/FSM> on signal <E_Presente[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <LightBox/FSM/E_Presente/FSM> on signal <E_Presente[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
 111   | 111
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 256x16-bit ROM                                        : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 26-bit up counter                                     : 1
 4-bit down counter                                    : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 48
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 20
 10-bit comparator less                                : 20
 10-bit comparator lessequal                           : 4
# Multiplexers                                         : 1
 1-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SemaforoDePrueba> ...

Optimizing unit <MacroFSM> ...

Optimizing unit <VGA_Controller> ...

Optimizing unit <ObjetosTipografiaNoIcono> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SemaforoDePrueba, actual ratio is 4.
FlipFlop VGA/VGAC/Counter_H/CC/cuenta_0 has been replicated 1 time(s)
FlipFlop VGA/VGAC/Counter_H/CC/cuenta_4 has been replicated 1 time(s)
FlipFlop VGA/VGAC/Counter_H/CC/cuenta_5 has been replicated 1 time(s)
FlipFlop VGA/VGAC/Counter_H/CC/cuenta_6 has been replicated 1 time(s)
FlipFlop VGA/VGAC/Counter_H/CC/cuenta_7 has been replicated 1 time(s)
FlipFlop VGA/VGAC/Counter_H/CC/cuenta_8 has been replicated 1 time(s)
FlipFlop VGA/VGAC/Counter_V/cuenta_0 has been replicated 2 time(s)
FlipFlop VGA/VGAC/Counter_V/cuenta_1 has been replicated 2 time(s)
FlipFlop VGA/VGAC/Counter_V/cuenta_2 has been replicated 2 time(s)
FlipFlop VGA/VGAC/Counter_V/cuenta_3 has been replicated 2 time(s)
FlipFlop VGA/VGAC/Counter_V/cuenta_4 has been replicated 2 time(s)
FlipFlop VGA/VGAC/Counter_V/cuenta_5 has been replicated 2 time(s)
FlipFlop VGA/VGAC/Counter_V/cuenta_6 has been replicated 2 time(s)
FlipFlop VGA/VGAC/Counter_V/cuenta_7 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SemaforoDePrueba.ngr
Top Level Output File Name         : SemaforoDePrueba
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 500
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 43
#      LUT2                        : 23
#      LUT2_L                      : 1
#      LUT3                        : 72
#      LUT3_L                      : 1
#      LUT4                        : 196
#      LUT4_L                      : 6
#      MUXCY                       : 50
#      MUXF5                       : 49
#      MUXF6                       : 3
#      VCC                         : 1
#      XORCY                       : 46
# FlipFlops/Latches                : 81
#      FD                          : 6
#      FDC                         : 5
#      FDCE                        : 44
#      FDRE                        : 26
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 5
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      191  out of   4656     4%  
 Number of Slice Flip Flops:             81  out of   9312     0%  
 Number of 4 input LUTs:                350  out of   9312     3%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    232     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk                                | BUFGP                       | 80    |
LightBox/oFFT(LightBox/FSM/oFFT1:O)| NONE(*)(LightBox/Toggle/sal)| 1     |
-----------------------------------+-----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------+-------------------------------------+-------+
Control Signal                                          | Buffer(FF name)                     | Load  |
--------------------------------------------------------+-------------------------------------+-------+
VGA/VGAC/Counter_V/rst(VGA/VGAC/Counter_V/rst47:O)      | NONE(VGA/VGAC/Counter_V/cuenta_0)   | 26    |
VGA/VGAC/Counter_H/CC/rst(VGA/VGAC/Counter_H/CC/rst49:O)| NONE(VGA/VGAC/Counter_H/CC/cuenta_0)| 16    |
rst                                                     | IBUF                                | 7     |
--------------------------------------------------------+-------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.978ns (Maximum Frequency: 100.220MHz)
   Minimum input arrival time before clock: 5.201ns
   Maximum output required time after clock: 17.814ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.978ns (frequency: 100.220MHz)
  Total number of paths / destination ports: 1799 / 174
-------------------------------------------------------------------------
Delay:               4.989ns (Levels of Logic = 3)
  Source:            VGA/VGAC/Counter_H/CC/cuenta_1 (FF)
  Destination:       VGA/VGAC/HSYNC/Q (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: VGA/VGAC/Counter_H/CC/cuenta_1 to VGA/VGAC/HSYNC/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.591   1.130  VGA/VGAC/Counter_H/CC/cuenta_1 (VGA/VGAC/Counter_H/CC/cuenta_1)
     LUT3:I1->O            1   0.704   0.424  VGA/VGAC/HSYNC/D12 (VGA/VGAC/HSYNC/D12)
     LUT4:I3->O            1   0.704   0.424  VGA/VGAC/HSYNC/D741 (VGA/VGAC/HSYNC/D74)
     LUT4:I3->O            1   0.704   0.000  VGA/VGAC/HSYNC/Q_rstpot (VGA/VGAC/HSYNC/Q_rstpot)
     FD:D                      0.308          VGA/VGAC/HSYNC/Q
    ----------------------------------------
    Total                      4.989ns (3.011ns logic, 1.978ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LightBox/oFFT'
  Clock period: 2.554ns (frequency: 391.543MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.554ns (Levels of Logic = 1)
  Source:            LightBox/Toggle/sal (FF)
  Destination:       LightBox/Toggle/sal (FF)
  Source Clock:      LightBox/oFFT rising
  Destination Clock: LightBox/oFFT rising

  Data Path: LightBox/Toggle/sal to LightBox/Toggle/sal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.531  LightBox/Toggle/sal (LightBox/Toggle/sal)
     INV:I->O              1   0.704   0.420  LightBox/Toggle/sal_not00011_INV_0 (LightBox/Toggle/sal_not0001)
     FDCE:D                    0.308          LightBox/Toggle/sal
    ----------------------------------------
    Total                      2.554ns (1.603ns logic, 0.951ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 28
-------------------------------------------------------------------------
Offset:              5.201ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       LightBox/ContadorTodo/CPV/cuenta_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to LightBox/ContadorTodo/CPV/cuenta_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   1.108  rst_IBUF (rst_IBUF)
     LUT2:I0->O           26   0.704   1.260  LightBox/ContadorTodo/CPV/cuenta_or00001 (LightBox/ContadorTodo/CPV/cuenta_or0000)
     FDRE:R                    0.911          LightBox/ContadorTodo/CPV/cuenta_0
    ----------------------------------------
    Total                      5.201ns (2.833ns logic, 2.368ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3271 / 5
-------------------------------------------------------------------------
Offset:              17.814ns (Levels of Logic = 11)
  Source:            VGA/VGAC/Counter_V/cuenta_2 (FF)
  Destination:       B (PAD)
  Source Clock:      clk falling

  Data Path: VGA/VGAC/Counter_V/cuenta_2 to B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            56   0.591   1.445  VGA/VGAC/Counter_V/cuenta_2 (VGA/VGAC/Counter_V/cuenta_2)
     LUT4:I0->O            3   0.704   0.535  VGA/Semaforos/Boton1_cmp_gt00001 (VGA/Semaforos/Boton1_cmp_gt00001)
     LUT4:I3->O            1   0.704   0.424  VGA/Semaforos/SemaforoA_cmp_gt00022_SW0 (N35)
     LUT4:I3->O            5   0.704   0.808  VGA/Semaforos/SemaforoA_cmp_gt00022 (VGA/Semaforos/SemaforoA_cmp_gt0002)
     LUT4:I0->O            1   0.704   0.424  VGA/Semaforos/SemaforoA_or0003116 (VGA/Semaforos/SemaforoA_or0003116)
     LUT4:I3->O            3   0.704   0.535  VGA/Semaforos/SemaforoA_or0003201 (VGA/Semaforos/SemaforoA_or0003)
     LUT4:I3->O            1   0.704   0.424  VGA/Semaforos/SemaforoB82 (VGA/Semaforos/SemaforoB82)
     LUT4:I3->O            1   0.704   0.595  VGA/Semaforos/SemaforoB136 (VGA/Semaforos/SemaforoB136)
     LUT4:I0->O            3   0.704   0.706  VGA/Semaforos/SemaforoB339 (VGA/Semaforos/SemaforoB)
     LUT2:I0->O            1   0.704   0.595  VGA/Semaforos/RGB<0>343 (VGA/Semaforos/RGB<0>343)
     LUT4:I0->O            1   0.704   0.420  VGA/Semaforos/RGB<0>361 (B_OBUF)
     OBUF:I->O                 3.272          B_OBUF (B)
    ----------------------------------------
    Total                     17.814ns (10.903ns logic, 6.911ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 22.91 secs
 
--> 

Total memory usage is 271628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    4 (   0 filtered)

