

================================================================
== Vitis HLS Report for 'Array2xfMat_8_0_128_128_1_2_s'
================================================================
* Date:           Sat May  4 12:09:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  4.133 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       25|    32791|  0.103 us|  0.136 ms|   25|  32791|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+-----------+----------+-----+-------+----------+
        |                   |         |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline |
        |      Instance     |  Module |   min   |   max   |    min    |    max   | min |  max  |   Type   |
        +-------------------+---------+---------+---------+-----------+----------+-----+-------+----------+
        |grp_Axi2Mat_fu_84  |Axi2Mat  |       23|    32789|  95.048 ns|  0.136 ms|   18|  32784|  dataflow|
        +-------------------+---------+---------+---------+-----------+----------+-----+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      3|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|    2072|   2059|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     71|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|    2079|   2133|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+----+------+------+-----+
    |      Instance     |  Module | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------+---------+---------+----+------+------+-----+
    |grp_Axi2Mat_fu_84  |Axi2Mat  |        0|   4|  2072|  2059|    0|
    +-------------------+---------+---------+----+------+------+-----+
    |Total              |         |        0|   4|  2072|  2059|    0|
    +-------------------+---------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                     |        or|   0|  0|   1|           1|           1|
    |ap_sync_grp_Axi2Mat_fu_84_ap_done   |        or|   0|  0|   1|           1|           1|
    |ap_sync_grp_Axi2Mat_fu_84_ap_ready  |        or|   0|  0|   1|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|   3|           3|           3|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  17|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |imgInput_cols_c_blk_n  |   9|          2|    1|          2|
    |imgInput_data_write    |   9|          2|    1|          2|
    |imgInput_rows_c_blk_n  |   9|          2|    1|          2|
    |m_axi_gmem0_ARVALID    |   9|          2|    1|          2|
    |m_axi_gmem0_RREADY     |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  71|         16|    7|         16|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                               |  3|   0|    3|          0|
    |ap_done_reg                             |  1|   0|    1|          0|
    |ap_sync_reg_grp_Axi2Mat_fu_84_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready  |  1|   0|    1|          0|
    |grp_Axi2Mat_fu_84_ap_start_reg          |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  7|   0|    7|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  Array2xfMat<8, 0, 128, 128, 1, 2>|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  Array2xfMat<8, 0, 128, 128, 1, 2>|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  Array2xfMat<8, 0, 128, 128, 1, 2>|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  Array2xfMat<8, 0, 128, 128, 1, 2>|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  Array2xfMat<8, 0, 128, 128, 1, 2>|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  Array2xfMat<8, 0, 128, 128, 1, 2>|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  Array2xfMat<8, 0, 128, 128, 1, 2>|  return value|
|m_axi_gmem0_AWVALID             |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREADY             |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWADDR              |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWID                |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLEN               |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWSIZE              |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWBURST             |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLOCK              |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWCACHE             |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWPROT              |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWQOS               |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREGION            |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWUSER              |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WVALID              |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WREADY              |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WDATA               |  out|    8|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WSTRB               |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WLAST               |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WID                 |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WUSER               |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARVALID             |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREADY             |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARADDR              |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARID                |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLEN               |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARSIZE              |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARBURST             |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLOCK              |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARCACHE             |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARPROT              |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARQOS               |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREGION            |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARUSER              |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RVALID              |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RREADY              |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RDATA               |   in|    8|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RLAST               |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RID                 |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM            |   in|   11|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RUSER               |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RRESP               |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BVALID              |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BREADY              |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BRESP               |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BID                 |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BUSER               |   in|    1|       m_axi|                              gmem0|       pointer|
|srcPtr                          |   in|   64|     ap_none|                             srcPtr|        scalar|
|p_read                          |   in|   32|     ap_none|                             p_read|        scalar|
|p_read1                         |   in|   32|     ap_none|                            p_read1|        scalar|
|imgInput_data_din               |  out|    8|     ap_fifo|                      imgInput_data|       pointer|
|imgInput_data_num_data_valid    |   in|    3|     ap_fifo|                      imgInput_data|       pointer|
|imgInput_data_fifo_cap          |   in|    3|     ap_fifo|                      imgInput_data|       pointer|
|imgInput_data_full_n            |   in|    1|     ap_fifo|                      imgInput_data|       pointer|
|imgInput_data_write             |  out|    1|     ap_fifo|                      imgInput_data|       pointer|
|imgInput_rows_c_din             |  out|   32|     ap_fifo|                    imgInput_rows_c|       pointer|
|imgInput_rows_c_num_data_valid  |   in|    3|     ap_fifo|                    imgInput_rows_c|       pointer|
|imgInput_rows_c_fifo_cap        |   in|    3|     ap_fifo|                    imgInput_rows_c|       pointer|
|imgInput_rows_c_full_n          |   in|    1|     ap_fifo|                    imgInput_rows_c|       pointer|
|imgInput_rows_c_write           |  out|    1|     ap_fifo|                    imgInput_rows_c|       pointer|
|imgInput_cols_c_din             |  out|   32|     ap_fifo|                    imgInput_cols_c|       pointer|
|imgInput_cols_c_num_data_valid  |   in|    3|     ap_fifo|                    imgInput_cols_c|       pointer|
|imgInput_cols_c_fifo_cap        |   in|    3|     ap_fifo|                    imgInput_cols_c|       pointer|
|imgInput_cols_c_full_n          |   in|    1|     ap_fifo|                    imgInput_cols_c|       pointer|
|imgInput_cols_c_write           |  out|    1|     ap_fifo|                    imgInput_cols_c|       pointer|
+--------------------------------+-----+-----+------------+-----------------------------------+--------------+

