
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.eIL7qB
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_xdc /tmp/tmp.b400SE/xdc/top_level.xdc
# import_ip /tmp/tmp.b400SE/ip/fb.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
import_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2659.609 ; gain = 62.621 ; free physical = 3061 ; free virtual = 6842
# read_verilog -sv /tmp/tmp.b400SE/src/scale2.sv
# read_verilog -sv /tmp/tmp.b400SE/src/aggregate.sv
# read_verilog -sv /tmp/tmp.b400SE/src/clk_wiz_lab3.v
# read_verilog -sv /tmp/tmp.b400SE/src/mirror.sv
# read_verilog -sv /tmp/tmp.b400SE/src/convolution.sv
# read_verilog -sv /tmp/tmp.b400SE/src/clk_wiz_0_clk_wiz.v
# read_verilog -sv /tmp/tmp.b400SE/src/ether.sv
# read_verilog -sv /tmp/tmp.b400SE/src/top_level.sv
# read_verilog -sv /tmp/tmp.b400SE/src/reverse_bit_order.sv
# read_verilog -sv /tmp/tmp.b400SE/src/ethernet_clk_wiz.sv
# read_verilog -sv /tmp/tmp.b400SE/src/divider.sv
# read_verilog -sv /tmp/tmp.b400SE/src/crc32.sv
# read_verilog -sv /tmp/tmp.b400SE/src/cksum.sv
# read_verilog -sv /tmp/tmp.b400SE/src/rgb_to_ycrcb.sv
# read_verilog -sv /tmp/tmp.b400SE/src/vga_mux.sv
# read_verilog -sv /tmp/tmp.b400SE/src/rotate2.sv
# read_verilog -sv /tmp/tmp.b400SE/src/camera_clk_wiz.v
# read_verilog -sv /tmp/tmp.b400SE/src/xadc_wiz_0.v
# read_verilog -sv /tmp/tmp.b400SE/src/threshold.sv
# read_verilog -sv /tmp/tmp.b400SE/src/mirror2.sv
# read_verilog -sv /tmp/tmp.b400SE/src/camera.sv
# read_verilog -sv /tmp/tmp.b400SE/src/xilinx_true_dual_port_read_first_2_clock_ram.v
# read_verilog -sv /tmp/tmp.b400SE/src/kernels.sv
# read_verilog -sv /tmp/tmp.b400SE/src/buffer.sv
# read_verilog -sv /tmp/tmp.b400SE/src/eth_packer.sv
# read_verilog -sv /tmp/tmp.b400SE/src/image_sprite.sv
# read_verilog -sv /tmp/tmp.b400SE/src/filter.sv
# read_verilog -sv /tmp/tmp.b400SE/src/iverilog_hack.svh
# read_verilog -sv /tmp/tmp.b400SE/src/xilinx_true_dual_port_read_first_1_clock_ram.v
# read_verilog -sv /tmp/tmp.b400SE/src/rotate.sv
# read_verilog -sv /tmp/tmp.b400SE/src/vga.sv
# read_verilog -sv /tmp/tmp.b400SE/src/bram_test_populater.sv
# read_verilog -sv /tmp/tmp.b400SE/src/center_of_mass.sv
# read_verilog -sv /tmp/tmp.b400SE/src/compare.sv
# read_verilog -sv /tmp/tmp.b400SE/src/scale.sv
# read_verilog -sv /tmp/tmp.b400SE/src/seven_segment_controller.sv
# read_verilog -sv /tmp/tmp.b400SE/src/recover.sv
# read_verilog -sv /tmp/tmp.b400SE/src/compare2.sv
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fb'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fb'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fb'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fb'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fb'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top fb -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1750069
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2659.609 ; gain = 0.000 ; free physical = 2053 ; free virtual = 5865
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fb' [/home/builder/.gen/sources_1/ip/fb/synth/fb.vhd:75]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: fb.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 76800 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 76800 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 76800 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 76800 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 19 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     4.744051 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/builder/.gen/sources_1/ip/fb/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/builder/.gen/sources_1/ip/fb/synth/fb.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'fb' (0#1) [/home/builder/.gen/sources_1/ip/fb/synth/fb.vhd:75]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2674.180 ; gain = 14.570 ; free physical = 3701 ; free virtual = 7515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2677.148 ; gain = 17.539 ; free physical = 3701 ; free virtual = 7515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2677.148 ; gain = 17.539 ; free physical = 3701 ; free virtual = 7515
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.117 ; gain = 0.000 ; free physical = 3696 ; free virtual = 7503
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/fb/fb_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/fb/fb_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.594 ; gain = 0.000 ; free physical = 3650 ; free virtual = 7458
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2780.594 ; gain = 0.000 ; free physical = 3650 ; free virtual = 7458
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3724 ; free virtual = 7532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3724 ; free virtual = 7532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3724 ; free virtual = 7532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3720 ; free virtual = 7529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 2     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 66    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3701 ; free virtual = 7519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3587 ; free virtual = 7405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3586 ; free virtual = 7404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3584 ; free virtual = 7402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3584 ; free virtual = 7402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3584 ; free virtual = 7402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3584 ; free virtual = 7402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3584 ; free virtual = 7402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3584 ; free virtual = 7402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3584 ; free virtual = 7402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT5     |    35|
|3     |LUT6     |    99|
|4     |MUXF7    |    32|
|5     |RAMB36E1 |    19|
|6     |FDRE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3584 ; free virtual = 7402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2780.594 ; gain = 17.539 ; free physical = 3634 ; free virtual = 7452
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3634 ; free virtual = 7452
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2780.594 ; gain = 0.000 ; free physical = 3726 ; free virtual = 7544
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/fb/fb_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/builder/.gen/sources_1/ip/fb/fb_ooc.xdc:54]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clkb. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/builder/.gen/sources_1/ip/fb/fb_ooc.xdc:57]
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/fb/fb_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.594 ; gain = 0.000 ; free physical = 3653 ; free virtual = 7471
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: eede1eb9
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2780.594 ; gain = 120.984 ; free physical = 3868 ; free virtual = 7686
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/fb/fb.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 2812.609 ; gain = 153.000 ; free physical = 3958 ; free virtual = 7767
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2820.613 ; gain = 0.000 ; free physical = 2539 ; free virtual = 6348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.b400SE/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/tmp/tmp.b400SE/src/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.750000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 19.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 15 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/tmp/tmp.b400SE/src/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'camera' [/tmp/tmp.b400SE/src/camera.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.b400SE/src/camera.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'camera' (0#1) [/tmp/tmp.b400SE/src/camera.sv:4]
INFO: [Synth 8-6157] synthesizing module 'recover' [/tmp/tmp.b400SE/src/recover.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'recover' (0#1) [/tmp/tmp.b400SE/src/recover.sv:2]
INFO: [Synth 8-6157] synthesizing module 'filter' [/tmp/tmp.b400SE/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer' [/tmp/tmp.b400SE/src/buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.b400SE/src/xilinx_true_dual_port_read_first_1_clock_ram.v:11]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 320 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/tmp/tmp.b400SE/src/xilinx_true_dual_port_read_first_1_clock_ram.v:11]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.b400SE/src/buffer.sv:141]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.b400SE/src/buffer.sv:142]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.b400SE/src/buffer.sv:163]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.b400SE/src/buffer.sv:164]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.b400SE/src/buffer.sv:185]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.b400SE/src/buffer.sv:186]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.b400SE/src/buffer.sv:207]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.b400SE/src/buffer.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'buffer' (0#1) [/tmp/tmp.b400SE/src/buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'convolution' [/tmp/tmp.b400SE/src/convolution.sv:4]
INFO: [Synth 8-6157] synthesizing module 'kernels' [/tmp/tmp.b400SE/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'kernels' (0#1) [/tmp/tmp.b400SE/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution' (0#1) [/tmp/tmp.b400SE/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filter' (0#1) [/tmp/tmp.b400SE/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_ycrcb' [/tmp/tmp.b400SE/src/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_ycrcb' (0#1) [/tmp/tmp.b400SE/src/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6157] synthesizing module 'threshold' [/tmp/tmp.b400SE/src/threshold.sv:1]
INFO: [Synth 8-226] default block is never used [/tmp/tmp.b400SE/src/threshold.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (0#1) [/tmp/tmp.b400SE/src/threshold.sv:1]
INFO: [Synth 8-6157] synthesizing module 'center_of_mass' [/tmp/tmp.b400SE/src/center_of_mass.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.b400SE/src/center_of_mass.sv:59]
INFO: [Synth 8-6157] synthesizing module 'divider' [/tmp/tmp.b400SE/src/divider.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/tmp/tmp.b400SE/src/divider.sv:4]
WARNING: [Synth 8-689] width (11) of port connection 'quotient_out' does not match port width (32) of module 'divider' [/tmp/tmp.b400SE/src/center_of_mass.sv:114]
WARNING: [Synth 8-689] width (10) of port connection 'quotient_out' does not match port width (32) of module 'divider' [/tmp/tmp.b400SE/src/center_of_mass.sv:127]
INFO: [Synth 8-6155] done synthesizing module 'center_of_mass' (0#1) [/tmp/tmp.b400SE/src/center_of_mass.sv:4]
INFO: [Synth 8-6157] synthesizing module 'compare' [/tmp/tmp.b400SE/src/compare.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'compare' (0#1) [/tmp/tmp.b400SE/src/compare.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bram_test_populater' [/tmp/tmp.b400SE/src/bram_test_populater.sv:4]
WARNING: [Synth 8-567] referenced signal 'counter' should be on the sensitivity list [/tmp/tmp.b400SE/src/bram_test_populater.sv:22]
WARNING: [Synth 8-567] referenced signal 'vcount' should be on the sensitivity list [/tmp/tmp.b400SE/src/bram_test_populater.sv:22]
WARNING: [Synth 8-567] referenced signal 'hcount' should be on the sensitivity list [/tmp/tmp.b400SE/src/bram_test_populater.sv:22]
WARNING: [Synth 8-567] referenced signal 'line_counter' should be on the sensitivity list [/tmp/tmp.b400SE/src/bram_test_populater.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'bram_test_populater' (0#1) [/tmp/tmp.b400SE/src/bram_test_populater.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/tmp/tmp.b400SE/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 76800 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/tmp/tmp.b400SE/src/xilinx_true_dual_port_read_first_2_clock_ram.v:55]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/tmp/tmp.b400SE/src/xilinx_true_dual_port_read_first_2_clock_ram.v:61]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/tmp/tmp.b400SE/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'vga' [/tmp/tmp.b400SE/src/vga.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [/tmp/tmp.b400SE/src/vga.sv:18]
INFO: [Synth 8-6157] synthesizing module 'mirror2' [/tmp/tmp.b400SE/src/mirror2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mirror2' (0#1) [/tmp/tmp.b400SE/src/mirror2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'scale2' [/tmp/tmp.b400SE/src/scale2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'scale2' (0#1) [/tmp/tmp.b400SE/src/scale2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'vga_mux' [/tmp/tmp.b400SE/src/vga_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_mux' (0#1) [/tmp/tmp.b400SE/src/vga_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reverse_bit_order' [/tmp/tmp.b400SE/src/reverse_bit_order.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.b400SE/src/reverse_bit_order.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'reverse_bit_order' (0#1) [/tmp/tmp.b400SE/src/reverse_bit_order.sv:4]
INFO: [Synth 8-6157] synthesizing module 'eth_packer' [/tmp/tmp.b400SE/src/eth_packer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'crc32' [/tmp/tmp.b400SE/src/crc32.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'crc32' (0#1) [/tmp/tmp.b400SE/src/crc32.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.b400SE/src/eth_packer.sv:149]
INFO: [Synth 8-6155] done synthesizing module 'eth_packer' (0#1) [/tmp/tmp.b400SE/src/eth_packer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'aggregate' [/tmp/tmp.b400SE/src/aggregate.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'aggregate' (0#1) [/tmp/tmp.b400SE/src/aggregate.sv:3]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/tmp/tmp.b400SE/src/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/tmp/tmp.b400SE/src/seven_segment_controller.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/tmp/tmp.b400SE/src/seven_segment_controller.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/tmp/tmp.b400SE/src/seven_segment_controller.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.b400SE/src/top_level.sv:4]
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM cached_pixels_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cached_pixels_reg 
WARNING: [Synth 8-5856] 3D RAM pixels_red_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pixels_red_reg 
WARNING: [Synth 8-5856] 3D RAM pixels_green_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pixels_green_reg 
WARNING: [Synth 8-5856] 3D RAM pixels_blue_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pixels_blue_reg 
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/tmp/tmp.b400SE/src/convolution.sv:51]
WARNING: [Synth 8-6014] Unused sequential element x_com_current_reg was removed.  [/tmp/tmp.b400SE/src/compare.sv:113]
WARNING: [Synth 8-6014] Unused sequential element y_com_current_reg was removed.  [/tmp/tmp.b400SE/src/compare.sv:114]
WARNING: [Synth 8-3848] Net hcount_reset in module/entity compare does not have driver. [/tmp/tmp.b400SE/src/compare.sv:70]
WARNING: [Synth 8-3848] Net vcount_reset in module/entity compare does not have driver. [/tmp/tmp.b400SE/src/compare.sv:71]
WARNING: [Synth 8-89] always_ff on 'pixel_addr_for_bram_reg' did not result in a flip-flop [/tmp/tmp.b400SE/src/bram_test_populater.sv:28]
WARNING: [Synth 8-89] always_ff on 'pixel_for_bram_reg' did not result in a flip-flop [/tmp/tmp.b400SE/src/bram_test_populater.sv:29]
WARNING: [Synth 8-89] always_ff on 'line_counter_reg' did not result in a flip-flop [/tmp/tmp.b400SE/src/bram_test_populater.sv:29]
WARNING: [Synth 8-89] always_ff on 'hcount_reg' did not result in a flip-flop [/tmp/tmp.b400SE/src/bram_test_populater.sv:28]
WARNING: [Synth 8-89] always_ff on 'vcount_reg' did not result in a flip-flop [/tmp/tmp.b400SE/src/bram_test_populater.sv:28]
WARNING: [Synth 8-6014] Unused sequential element audio_counter_reg was removed.  [/tmp/tmp.b400SE/src/reverse_bit_order.sv:72]
WARNING: [Synth 8-6014] Unused sequential element row_counter_reg was removed.  [/tmp/tmp.b400SE/src/reverse_bit_order.sv:74]
WARNING: [Synth 8-6014] Unused sequential element audio_counter_reg was removed.  [/tmp/tmp.b400SE/src/eth_packer.sv:143]
WARNING: [Synth 8-6014] Unused sequential element buffer2_reg was removed.  [/tmp/tmp.b400SE/src/aggregate.sv:36]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[7] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[6] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[5] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[4] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[3] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[2] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[1] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[0] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[7] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[6] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[5] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[4] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[3] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[2] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[1] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[0] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[7] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:128]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[6] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:128]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[5] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:128]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[4] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:128]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[3] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:128]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[2] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:128]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[1] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:128]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[0] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:128]
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg[7] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:129]
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg[6] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:129]
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg[5] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:129]
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg[4] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:129]
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg[3] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:129]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg[7] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:130]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg[6] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:130]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg[5] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:130]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg[4] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:130]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg[3] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:130]
WARNING: [Synth 8-6014] Unused sequential element mux_pixel_pipe_reg was removed.  [/tmp/tmp.b400SE/src/top_level.sv:131]
WARNING: [Synth 8-6014] Unused sequential element pixel_data_rec_pipe_reg[3] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:132]
WARNING: [Synth 8-6014] Unused sequential element hcount_rec_pipe_reg[3] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:133]
WARNING: [Synth 8-6014] Unused sequential element vcount_rec_pipe_reg[3] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:134]
WARNING: [Synth 8-6014] Unused sequential element data_valid_rec_pipe_reg[3] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:135]
WARNING: [Synth 8-6014] Unused sequential element data_valid_rec_pipe_reg[2] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:135]
WARNING: [Synth 8-6014] Unused sequential element data_valid_rec_pipe_reg[1] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:135]
WARNING: [Synth 8-6014] Unused sequential element data_valid_rec_pipe_reg[0] was removed.  [/tmp/tmp.b400SE/src/top_level.sv:135]
WARNING: [Synth 8-6014] Unused sequential element old_txen_reg was removed.  [/tmp/tmp.b400SE/src/top_level.sv:550]
WARNING: [Synth 8-6014] Unused sequential element flip_reg was removed.  [/tmp/tmp.b400SE/src/top_level.sv:560]
WARNING: [Synth 8-7129] Port axiiv in module eth_packer is either unconnected or has no load
WARNING: [Synth 8-7129] Port mirror_in in module mirror2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_in in module bram_test_populater is either unconnected or has no load
WARNING: [Synth 8-7129] Port cam_clk_in in module recover is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnr in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_crsdv in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2820.613 ; gain = 0.000 ; free physical = 3575 ; free virtual = 7385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2820.613 ; gain = 0.000 ; free physical = 3575 ; free virtual = 7385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2820.613 ; gain = 0.000 ; free physical = 3575 ; free virtual = 7385
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2820.613 ; gain = 0.000 ; free physical = 3571 ; free virtual = 7382
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.b400SE/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.b400SE/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.b400SE/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.359 ; gain = 0.000 ; free physical = 3504 ; free virtual = 7315
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2977.359 ; gain = 0.000 ; free physical = 3504 ; free virtual = 7315
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3594 ; free virtual = 7405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3594 ; free virtual = 7405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3594 ; free virtual = 7405
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'camera'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'center_of_mass'
INFO: [Synth 8-802] inferred FSM for state register 'inner_state_reg' in module 'compare'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'reverse_bit_order'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'eth_packer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_FRAME_START |                                0 |                               00
             ROW_CAPTURE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'camera'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SUMMING |                              000 |                              000
            INITIALIZING |                              001 |                              001
                 WAITING |                              010 |                              010
               RETURNING |                              011 |                              011
              RESTARTING |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'center_of_mass'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CALCULATE |                              000 |                              000
                   CHECK |                              001 |                              001
                   WAIT1 |                              010 |                              010
                 RECEIVE |                              011 |                              011
                   STORE |                              100 |                              100
                   WAIT2 |                              101 |                              101
                 VGAREAD |                              110 |                              110
                   WAIT3 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inner_state_reg' using encoding 'sequential' in module 'compare'
WARNING: [Synth 8-327] inferring latch for variable 'pixel_for_bram_reg' [/tmp/tmp.b400SE/src/bram_test_populater.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'pixel_addr_for_bram_reg' [/tmp/tmp.b400SE/src/bram_test_populater.sv:28]
WARNING: [Synth 8-327] inferring latch for variable 'line_counter_reg' [/tmp/tmp.b400SE/src/bram_test_populater.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'hcount_reg' [/tmp/tmp.b400SE/src/bram_test_populater.sv:28]
WARNING: [Synth 8-327] inferring latch for variable 'vcount_reg' [/tmp/tmp.b400SE/src/bram_test_populater.sv:28]
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SendAddress |                              001 |                               00
               SendPixel |                              010 |                               01
               SendAudio |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'reverse_bit_order'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                             0000
                 SendPre |                              001 |                             0001
            SendDestAddr |                              010 |                             0011
          SendSourceAddr |                              011 |                             0100
              SendLength |                              100 |                             0101
                SendData |                              101 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'eth_packer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3587 ; free virtual = 7400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 2     
	   4 Input   22 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 8     
	   9 Input   16 Bit       Adders := 3     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 7     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	               32 Bit    Registers := 12    
	               29 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 11    
	               16 Bit    Registers := 32    
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 17    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 18    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---RAMs : 
	             600K Bit	(76800 X 8 bit)          RAMs := 2     
	               5K Bit	(320 X 16 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   5 Input   29 Bit        Muxes := 2     
	   5 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 21    
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 11    
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 4     
	   6 Input   13 Bit        Muxes := 1     
	   8 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 9     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 6     
	   6 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 9     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 70    
	   3 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP yb_reg, operation Mode is: (A*(B:0x74))'.
DSP Report: register yb_reg is absorbed into DSP yb_reg.
DSP Report: operator yb0 is absorbed into DSP yb_reg.
DSP Report: Generating DSP y10, operation Mode is: PCIN+(A*(B:0x132))'.
DSP Report: register yr_reg is absorbed into DSP y10.
DSP Report: operator y10 is absorbed into DSP y10.
DSP Report: operator yr0 is absorbed into DSP y10.
DSP Report: Generating DSP y1_reg, operation Mode is: (PCIN+((A:0x259)*B)')'.
DSP Report: register y1_reg is absorbed into DSP y1_reg.
DSP Report: register yg_reg is absorbed into DSP y1_reg.
DSP Report: operator y10 is absorbed into DSP y1_reg.
DSP Report: operator yg0 is absorbed into DSP y1_reg.
DSP Report: Generating DSP crg_reg, operation Mode is: (A*(B:0x1ad))'.
DSP Report: register crg_reg is absorbed into DSP crg_reg.
DSP Report: operator crg0 is absorbed into DSP crg_reg.
DSP Report: Generating DSP crb_reg, operation Mode is: (A*(B:0x53))'.
DSP Report: register crb_reg is absorbed into DSP crb_reg.
DSP Report: operator crb0 is absorbed into DSP crb_reg.
DSP Report: Generating DSP cbr_reg, operation Mode is: (A*(B:0xad))'.
DSP Report: register cbr_reg is absorbed into DSP cbr_reg.
DSP Report: operator cbr0 is absorbed into DSP cbr_reg.
DSP Report: Generating DSP cbg_reg, operation Mode is: (A*(B:0x153))'.
DSP Report: register cbg_reg is absorbed into DSP cbg_reg.
DSP Report: operator cbg0 is absorbed into DSP cbg_reg.
DSP Report: Generating DSP pixel_addr_forbram_reg, operation Mode is: C+A*(B:0x140).
DSP Report: register pixel_addr_forbram_reg is absorbed into DSP pixel_addr_forbram_reg.
DSP Report: operator pixel_addr_forbram0 is absorbed into DSP pixel_addr_forbram_reg.
DSP Report: operator pixel_addr_forbram1 is absorbed into DSP pixel_addr_forbram_reg.
DSP Report: Generating DSP com_address_reg, operation Mode is: C+A*(B:0x140).
DSP Report: register com_address_reg is absorbed into DSP com_address_reg.
DSP Report: operator com_address0 is absorbed into DSP com_address_reg.
DSP Report: operator com_address1 is absorbed into DSP com_address_reg.
DSP Report: Generating DSP pixel_addr_for_bram0, operation Mode is: C+A*(B:0x140).
DSP Report: operator pixel_addr_for_bram0 is absorbed into DSP pixel_addr_for_bram0.
DSP Report: operator pixel_addr_for_bram1 is absorbed into DSP pixel_addr_for_bram0.
DSP Report: Generating DSP mirror2_m/pixel_addr_out0, operation Mode is: (C:0x140)+(D+A)*(B:0x140).
DSP Report: register mirror2_m/vcount_temp_reg is absorbed into DSP mirror2_m/pixel_addr_out0.
DSP Report: operator mirror2_m/vcount_temp0 is absorbed into DSP mirror2_m/pixel_addr_out0.
DSP Report: operator mirror2_m/pixel_addr_out0 is absorbed into DSP mirror2_m/pixel_addr_out0.
DSP Report: operator mirror2_m/pixel_addr_out1 is absorbed into DSP mirror2_m/pixel_addr_out0.
WARNING: [Synth 8-7129] Port axiiv in module eth_packer is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_in in module bram_test_populater is either unconnected or has no load
WARNING: [Synth 8-7129] Port cam_clk_in in module recover is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnr in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_crsdv in module top_level is either unconnected or has no load
CRITICAL WARNING: [Synth 8-5796] RAM (gaussian_filter/i_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "gaussian_filter/mbuff/line_0/BRAM_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (gaussian_filter/i_1) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "gaussian_filter/mbuff/line_1/BRAM_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (gaussian_filter/i_2) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "gaussian_filter/mbuff/line_2/BRAM_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (gaussian_filter/i_3) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "gaussian_filter/mbuff/line_3/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_fsm_state_reg) is unused and will be removed from module camera.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module center_of_mass.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module center_of_mass.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module center_of_mass.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_inner_state_reg[2]) is unused and will be removed from module compare.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_inner_state_reg[1]) is unused and will be removed from module compare.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_inner_state_reg[0]) is unused and will be removed from module compare.
WARNING: [Synth 8-3332] Sequential element (pixel_for_bram_reg[7]) is unused and will be removed from module bram_test_populater.
WARNING: [Synth 8-3332] Sequential element (pixel_for_bram_reg[5]) is unused and will be removed from module bram_test_populater.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_b_pos_0__6) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_b_pos_1__6) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (vcount_reg[9]) is unused and will be removed from module bram_test_populater.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3570 ; free virtual = 7395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_true_dual_port_read_first_2_clock_ram: | BRAM_reg   | 75 K x 8(READ_FIRST)   | W | R | 75 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 24     | 
|xilinx_true_dual_port_read_first_2_clock_ram: | BRAM_reg   | 75 K x 8(READ_FIRST)   | W | R | 75 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 24     | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb_to_ycrcb        | (A*(B:0x74))'             | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb        | PCIN+(A*(B:0x132))'       | 10     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb        | (PCIN+((A:0x259)*B)')'    | 10     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb        | (A*(B:0x1ad))'            | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb        | (A*(B:0x53))'             | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb        | (A*(B:0xad))'             | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb        | (A*(B:0x153))'            | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compare             | C+A*(B:0x140)             | 10     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|compare             | C+A*(B:0x140)             | 10     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|bram_test_populater | C+A*(B:0x140)             | 10     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mirror2             | (C:0x140)+(D+A)*(B:0x140) | 8      | 9      | 9      | 6      | 17     | 0    | 0    | 0    | 0    | 1     | 0    | 0    | 
+--------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3489 ; free virtual = 7314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3485 ; free virtual = 7310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_true_dual_port_read_first_2_clock_ram: | BRAM_reg   | 75 K x 8(READ_FIRST)   | W | R | 75 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 24     | 
|xilinx_true_dual_port_read_first_2_clock_ram: | BRAM_reg   | 75 K x 8(READ_FIRST)   | W | R | 75 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 24     | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'frame_buffer_ethernet/BRAM_reg_0_3' (RAMB36E1) to 'frame_buffer_ethernet/BRAM_reg_0_2'
INFO: [Synth 8-223] decloning instance 'frame_buffer_ethernet/BRAM_reg_0_4' (RAMB36E1) to 'frame_buffer_ethernet/BRAM_reg_0_2'
INFO: [Synth 8-223] decloning instance 'frame_buffer_ethernet/BRAM_reg_0_5' (RAMB36E1) to 'frame_buffer_ethernet/BRAM_reg_0_2'
INFO: [Synth 8-223] decloning instance 'frame_buffer_ethernet/BRAM_reg_1_3' (RAMB36E1_1) to 'frame_buffer_ethernet/BRAM_reg_1_2'
INFO: [Synth 8-223] decloning instance 'frame_buffer_ethernet/BRAM_reg_1_4' (RAMB36E1_1) to 'frame_buffer_ethernet/BRAM_reg_1_2'
INFO: [Synth 8-223] decloning instance 'frame_buffer_ethernet/BRAM_reg_1_5' (RAMB36E1_1) to 'frame_buffer_ethernet/BRAM_reg_1_2'
INFO: [Synth 8-223] decloning instance 'frame_buffer_ethernet/BRAM_reg_0_7' (RAMB36E1) to 'frame_buffer_ethernet/BRAM_reg_0_6'
INFO: [Synth 8-223] decloning instance 'frame_buffer_ethernet/BRAM_reg_1_7' (RAMB36E1_1) to 'frame_buffer_ethernet/BRAM_reg_1_6'
INFO: [Synth 8-223] decloning instance 'frame_buffer_ethernet/BRAM_reg_1_7__0' (RAMB36E1_2) to 'frame_buffer_ethernet/BRAM_reg_1_6__0'
INFO: [Synth 8-223] decloning instance 'frame_buffer_vga/BRAM_reg_0_3' (RAMB36E1) to 'frame_buffer_vga/BRAM_reg_0_2'
INFO: [Synth 8-223] decloning instance 'frame_buffer_vga/BRAM_reg_0_4' (RAMB36E1) to 'frame_buffer_vga/BRAM_reg_0_2'
INFO: [Synth 8-223] decloning instance 'frame_buffer_vga/BRAM_reg_0_5' (RAMB36E1) to 'frame_buffer_vga/BRAM_reg_0_2'
INFO: [Synth 8-223] decloning instance 'frame_buffer_vga/BRAM_reg_1_3' (RAMB36E1_1) to 'frame_buffer_vga/BRAM_reg_1_2'
INFO: [Synth 8-223] decloning instance 'frame_buffer_vga/BRAM_reg_1_4' (RAMB36E1_1) to 'frame_buffer_vga/BRAM_reg_1_2'
INFO: [Synth 8-223] decloning instance 'frame_buffer_vga/BRAM_reg_1_5' (RAMB36E1_1) to 'frame_buffer_vga/BRAM_reg_1_2'
INFO: [Synth 8-223] decloning instance 'frame_buffer_vga/BRAM_reg_0_7' (RAMB36E1) to 'frame_buffer_vga/BRAM_reg_0_6'
INFO: [Synth 8-223] decloning instance 'frame_buffer_vga/BRAM_reg_1_7' (RAMB36E1_1) to 'frame_buffer_vga/BRAM_reg_1_6'
INFO: [Synth 8-223] decloning instance 'frame_buffer_vga/BRAM_reg_1_7__0' (RAMB36E1_2) to 'frame_buffer_vga/BRAM_reg_1_6__0'
Found timing loop:
     0: i_36/O (LUT2)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     1: i_36/I1 (LUT2)
     2: i_29/O (LUT1)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     3: i_29/I0 (LUT1)
     4: i_36/O (LUT2)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/tmp/tmp.b400SE/src/top_level.sv:4]
Inferred a: "set_disable_timing -from I1 -to O i_36"
Found timing loop:
     0: i_37/O (LUT2)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     1: i_37/I1 (LUT2)
     2: i_38/O (LUT2)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     3: i_38/I1 (LUT2)
     4: i_39/O (LUT2)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     5: i_39/I1 (LUT2)
     6: i_30/O (LUT3)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     7: i_30/I2 (LUT3)
     8: i_36/O (LUT2)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     9: i_36/I0 (LUT2)
    10: i_37/O (LUT2)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/tmp/tmp.b400SE/src/top_level.sv:4]
Inferred a: "set_disable_timing -from I1 -to O i_37"
Found timing loop:
     0: i_39/O (LUT2)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     1: i_39/I1 (LUT2)
     2: i_30/O (LUT3)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     3: i_30/I1 (LUT3)
     4: i_39/O (LUT2)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/tmp/tmp.b400SE/src/top_level.sv:4]
Inferred a: "set_disable_timing -from I1 -to O i_39"
Found timing loop:
     0: i_38/O (LUT2)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     1: i_38/I1 (LUT2)
     2: i_39/O (LUT2)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     3: i_39/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/tmp/tmp.b400SE/src/top_level.sv:4]
Inferred a: "set_disable_timing -from I1 -to O i_38"
Found timing loop:
     0: i_39/O (LUT2)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     1: i_39/I0 (LUT2)
     2: i_31/O (LUT2)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     3: i_31/I1 (LUT2)
     4: i_39/O (LUT2)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/tmp/tmp.b400SE/src/top_level.sv:4]
Inferred a: "set_disable_timing -from I0 -to O i_39"
Found timing loop:
     0: i_37/O (LUT2)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     1: i_37/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/tmp/tmp.b400SE/src/top_level.sv:4]
INFO: [Synth 8-7052] The timing for the instance frame_buffer_ethernet/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_ethernet/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_ethernet/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_ethernet/BRAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_ethernet/BRAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_ethernet/BRAM_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_ethernet/BRAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3511 ; free virtual = 7336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3501 ; free virtual = 7326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3501 ; free virtual = 7326
---------------------------------------------------------------------------------
Found timing loop:
     0: \line_counter_reg[1]_i_4 /O (LUT3)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     1: \line_counter_reg[1]_i_4 /I2 (LUT3)
     2: \line_counter_reg[1]_i_6 /O (LUT3)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     3: \line_counter_reg[1]_i_6 /I2 (LUT3)
     4: \line_counter_reg[1]_i_4 /O (LUT3)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/tmp/tmp.b400SE/src/top_level.sv:4]
Inferred a: "set_disable_timing -from I2 -to O \line_counter_reg[1]_i_4 "
Found timing loop:
     0: \line_counter_reg[1]_i_6 /O (LUT3)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     1: \line_counter_reg[1]_i_6 /I2 (LUT3)
     2: \line_counter_reg[1]_i_4 /O (LUT3)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     3: \line_counter_reg[1]_i_4 /I1 (LUT3)
     4: \line_counter_reg[1]_i_4 /O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/tmp/tmp.b400SE/src/top_level.sv:4]
Inferred a: "set_disable_timing -from I2 -to O \line_counter_reg[1]_i_6 "
Found timing loop:
     0: \line_counter_reg[1]_i_3 /O (LUT1)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     1: \line_counter_reg[1]_i_3 /I0 (LUT1)
     2: \line_counter_reg[1]_i_3 /O (LUT1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/tmp/tmp.b400SE/src/top_level.sv:4]
Inferred a: "set_disable_timing -from I0 -to O \line_counter_reg[1]_i_3 "
Found timing loop:
     0: \line_counter_reg[1]_i_4 /O (LUT3)
      [/tmp/tmp.b400SE/src/bram_test_populater.sv:23]
     1: \line_counter_reg[1]_i_4 /I1 (LUT3)
     2: \line_counter_reg[1]_i_4 /O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/tmp/tmp.b400SE/src/top_level.sv:4]
Inferred a: "set_disable_timing -from I1 -to O \line_counter_reg[1]_i_4 "
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3501 ; free virtual = 7326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3501 ; free virtual = 7326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3501 ; free virtual = 7326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3501 ; free virtual = 7326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | hsync_pipe_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | vsync_pipe_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mirror2             | C+(D+A')'*B | 8      | 9      | 9      | 6      | 17     | 1    | 0    | 0    | 0    | 1     | 0    | 0    | 
|bram_test_populater | C+A*B       | 8      | 9      | 9      | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |    35|
|3     |DSP48E1    |     2|
|5     |LUT1       |    23|
|6     |LUT2       |    83|
|7     |LUT3       |    98|
|8     |LUT4       |    60|
|9     |LUT5       |    42|
|10    |LUT6       |    86|
|11    |MMCME2_ADV |     1|
|12    |RAMB36E1   |    22|
|15    |SRL16E     |     2|
|16    |FDRE       |   274|
|17    |FDSE       |    36|
|18    |LD         |    38|
|19    |IBUF       |     2|
|20    |OBUF       |    51|
|21    |OBUFT      |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3501 ; free virtual = 7326
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 14 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2977.359 ; gain = 0.000 ; free physical = 3553 ; free virtual = 7378
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2977.359 ; gain = 156.746 ; free physical = 3553 ; free virtual = 7378
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2977.359 ; gain = 0.000 ; free physical = 3644 ; free virtual = 7469
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.b400SE/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.b400SE/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.359 ; gain = 0.000 ; free physical = 3587 ; free virtual = 7412
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  LD => LDCE: 38 instances

Synth Design complete, checksum: f870ab5f
INFO: [Common 17-83] Releasing license: Synthesis
127 Infos, 121 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2977.359 ; gain = 164.750 ; free physical = 3812 ; free virtual = 7637
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2985.363 ; gain = 8.004 ; free physical = 3815 ; free virtual = 7640

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 257cd3213

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2985.363 ; gain = 0.000 ; free physical = 3544 ; free virtual = 7369

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter packer/crc32/caxiod[0]_i_1 into driver instance packer/crc32/caxiod[26]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 32 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10389ec03

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3075.363 ; gain = 0.000 ; free physical = 3332 ; free virtual = 7157
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10389ec03

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3075.363 ; gain = 0.000 ; free physical = 3332 ; free virtual = 7157
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17e35c7f6

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3075.363 ; gain = 0.000 ; free physical = 3332 ; free virtual = 7157
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17e35c7f6

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3107.379 ; gain = 32.016 ; free physical = 3332 ; free virtual = 7157
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17e35c7f6

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3107.379 ; gain = 32.016 ; free physical = 3332 ; free virtual = 7157
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17e35c7f6

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3107.379 ; gain = 32.016 ; free physical = 3332 ; free virtual = 7157
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               6  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               6  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.379 ; gain = 0.000 ; free physical = 3332 ; free virtual = 7157
Ending Logic Optimization Task | Checksum: 139d51072

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3107.379 ; gain = 32.016 ; free physical = 3332 ; free virtual = 7157

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
ERROR: [Vivado_Tcl 4-131] Power Optimization encountered an exception: ERROR: [Common 17-70] Application Exception: Power Optimization aborted at /wrk/wall1/workspaces/wall736/sub/REL/2022.1/src/shared/pwropt/core/gnet.cpp:1380


ERROR: [Vivado_Tcl 4-130] Power Optimization encountered an error.
Ending Power Optimization Task | Checksum: 139d51072

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3323.473 ; gain = 216.094 ; free physical = 3505 ; free virtual = 7331

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 139d51072

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3323.473 ; gain = 0.000 ; free physical = 3505 ; free virtual = 7331
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
opt_design failed
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3323.473 ; gain = 346.113 ; free physical = 3505 ; free virtual = 7331
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

    while executing
"opt_design"
    (file "/tmp/build.tcl.eIL7qB" line 50)
INFO: [Common 17-206] Exiting Vivado at Sun Dec 11 22:59:16 2022...
