$date
	Sat Oct 22 21:52:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#362948
b10100 !
1"
#362950
b10100 &
b10100 %
1$
#362951
0"
#362954
b1010 &
b1010 %
#362958
b101 &
b101 %
#362962
b10000 &
b10000 %
#362966
b1000 &
b1000 %
#362970
b100 &
b100 %
#362974
b10 &
b10 %
#362978
b1 &
b1 %
1#
#362982
b0 &
0#
b0 %
0$
#1409373
b1111 !
1"
#1409374
b1111 &
b1111 %
1$
#1409375
0"
#1409378
b101110 &
b101110 %
#1409382
b10111 &
b10111 %
#1409386
b1000110 &
b1000110 %
#1409390
b100011 &
b100011 %
#1409394
b1101010 &
b1101010 %
#1409398
b110101 &
b110101 %
#1409402
b10100000 &
b10100000 %
#1409406
b1010000 &
b1010000 %
#1409410
b101000 &
b101000 %
#1409414
b10100 &
b10100 %
#1409418
b1010 &
b1010 %
#1409422
b101 &
b101 %
#1409426
b10000 &
b10000 %
#1409430
b1000 &
b1000 %
#1409434
b100 &
b100 %
#1409438
b10 &
b10 %
#1409442
b1 &
b1 %
1#
#1409446
b0 &
0#
b0 %
0$
#2372402
b1010 &
b1010 %
1$
b1010 !
1"
#2372403
0"
#2372406
b101 &
b101 %
#2372410
b10000 &
b10000 %
#2372414
b1000 &
b1000 %
#2372418
b100 &
b100 %
#2372422
b10 &
b10 %
#2372426
b1 &
b1 %
1#
#2372430
b0 &
0#
b0 %
0$
#4500012
