
;; Function HAL_SRAM_MspInit (HAL_SRAM_MspInit, funcdef_no=331, decl_uid=9245, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_SRAM_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 0 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))

;; Function HAL_SRAM_Init (HAL_SRAM_Init, funcdef_no=329, decl_uid=9241, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_SRAM_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,7u} r1={8d,4u} r2={7d,3u} r3={6d,1u} r7={1d,7u} r12={8d} r13={1d,11u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={6d,2u} r101={4d} r102={1d,7u} r103={1d,6u} r104={4d} r105={4d} r106={4d} r113={1d,2u} r121={1d,2u} r122={1d,2u} r123={1d,1u} r124={1d,1u} r125={2d,1u} r126={1d,12u} r127={1d,1u} r128={1d,1u} r131={1d,1u} r134={2d,3u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 463{381d,82u,0e} in 51{47 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360
;;  reg->defs[] map:	0[0,8] 1[9,16] 2[17,23] 3[24,29] 7[30,30] 12[31,38] 13[39,39] 14[40,44] 15[45,48] 16[49,53] 17[54,58] 18[59,63] 19[64,68] 20[69,73] 21[74,78] 22[79,83] 23[84,88] 24[89,93] 25[94,98] 26[99,103] 27[104,108] 28[109,113] 29[114,118] 30[119,123] 31[124,128] 48[129,132] 49[133,136] 50[137,140] 51[141,144] 52[145,148] 53[149,152] 54[153,156] 55[157,160] 56[161,164] 57[165,168] 58[169,172] 59[173,176] 60[177,180] 61[181,184] 62[185,188] 63[189,192] 64[193,196] 65[197,200] 66[201,204] 67[205,208] 68[209,212] 69[213,216] 70[217,220] 71[221,224] 72[225,228] 73[229,232] 74[233,236] 75[237,240] 76[241,244] 77[245,248] 78[249,252] 79[253,256] 80[257,260] 81[261,264] 82[265,268] 83[269,272] 84[273,276] 85[277,280] 86[281,284] 87[285,288] 88[289,292] 89[293,296] 90[297,300] 91[301,304] 92[305,308] 93[309,312] 94[313,316] 95[317,320] 96[321,324] 97[325,328] 98[329,332] 99[333,336] 100[337,342] 101[343,346] 102[347,347] 103[348,348] 104[349,352] 105[353,356] 106[357,360] 113[361,361] 121[362,362] 122[363,363] 123[364,364] 124[365,365] 125[366,367] 126[368,368] 127[369,369] 128[370,370] 131[371,371] 134[372,373] 135[374,374] 136[375,375] 137[376,376] 138[377,377] 139[378,378] 140[379,379] 141[380,380] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d8(0){ }d16(1){ }d23(2){ }d29(3){ }d30(7){ }d39(13){ }d44(14){ }d53(16){ }d58(17){ }d63(18){ }d68(19){ }d73(20){ }d78(21){ }d83(22){ }d88(23){ }d93(24){ }d98(25){ }d103(26){ }d108(27){ }d113(28){ }d118(29){ }d123(30){ }d128(31){ }d347(102){ }d348(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[8],1[16],2[23],3[29],7[30],13[39],14[44],16[53],17[58],18[63],19[68],20[73],21[78],22[83],23[88],24[93],25[98],26[103],27[108],28[113],29[118],30[123],31[128],102[347],103[348]
;; rd  kill	(119) 0[0,1,2,3,4,5,6,7,8],1[9,10,11,12,13,14,15,16],2[17,18,19,20,21,22,23],3[24,25,26,27,28,29],7[30],13[39],14[40,41,42,43,44],16[49,50,51,52,53],17[54,55,56,57,58],18[59,60,61,62,63],19[64,65,66,67,68],20[69,70,71,72,73],21[74,75,76,77,78],22[79,80,81,82,83],23[84,85,86,87,88],24[89,90,91,92,93],25[94,95,96,97,98],26[99,100,101,102,103],27[104,105,106,107,108],28[109,110,111,112,113],29[114,115,116,117,118],30[119,120,121,122,123],31[124,125,126,127,128],102[347],103[348]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[8],1[16],2[23],7[30],13[39],102[347],103[348]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d30(bb 0 insn -1) }u1(13){ d39(bb 0 insn -1) }u2(102){ d347(bb 0 insn -1) }u3(103){ d348(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 126 127 128
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 126 127 128
;; live  kill	
;; rd  in  	(7) 0[8],1[16],2[23],7[30],13[39],102[347],103[348]
;; rd  gen 	(4) 100[342],126[368],127[369],128[370]
;; rd  kill	(9) 100[337,338,339,340,341,342],126[368],127[369],128[370]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; rd  out 	(8) 0[8],7[30],13[39],102[347],103[348],126[368],127[369],128[370]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d39(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d30(bb 0 insn -1) }u10(13){ d39(bb 0 insn -1) }u11(102){ d347(bb 0 insn -1) }u12(103){ d348(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc] 113 131
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; live  gen 	 100 [cc] 113 131
;; live  kill	
;; rd  in  	(8) 0[8],7[30],13[39],102[347],103[348],126[368],127[369],128[370]
;; rd  gen 	(3) 100[341],113[361],131[371]
;; rd  kill	(8) 100[337,338,339,340,341,342],113[361],131[371]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 128
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 128
;; rd  out 	(9) 0[8],7[30],13[39],102[347],103[348],113[361],126[368],127[369],128[370]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d39(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ d30(bb 0 insn -1) }u18(13){ d39(bb 0 insn -1) }u19(102){ d347(bb 0 insn -1) }u20(103){ d348(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 128
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 128
;; live  gen 	
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 0[8],7[30],13[39],102[347],103[348],113[361],126[368],127[369],128[370]
;; rd  gen 	(0) 
;; rd  kill	(5) 14[40,41,42,43,44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; rd  out 	(7) 7[30],13[39],102[347],103[348],126[368],127[369],128[370]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d39(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 4 3 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d30(bb 0 insn -1) }u26(13){ d39(bb 0 insn -1) }u27(102){ d347(bb 0 insn -1) }u28(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 122 123 124 125 134 135 136 137 138 139 140 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 121 122 123 124 125 134 135 136 137 138 139 140 141
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 0[8],7[30],13[39],102[347],103[348],113[361],126[368],127[369],128[370]
;; rd  gen 	(14) 0[1],121[362],122[363],123[364],124[365],125[367],134[373],135[374],136[375],137[376],138[377],139[378],140[379],141[380]
;; rd  kill	(29) 0[0,1,2,3,4,5,6,7,8],14[40,41,42,43,44],121[362],122[363],123[364],124[365],125[366,367],134[372,373],135[374],136[375],137[376],138[377],139[378],140[379],141[380]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; rd  out 	(5) 7[30],13[39],102[347],103[348],125[367]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d39(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u67(7){ d30(bb 0 insn -1) }u68(13){ d39(bb 0 insn -1) }u69(102){ d347(bb 0 insn -1) }u70(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 125
;; live  kill	
;; rd  in  	(8) 0[8],7[30],13[39],102[347],103[348],126[368],127[369],128[370]
;; rd  gen 	(1) 125[366]
;; rd  kill	(2) 125[366,367]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; rd  out 	(5) 7[30],13[39],102[347],103[348],125[366]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d39(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(7){ d30(bb 0 insn -1) }u72(13){ d39(bb 0 insn -1) }u73(102){ d347(bb 0 insn -1) }u74(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[30],13[39],102[347],103[348],125[366,367]
;; rd  gen 	(1) 0[0]
;; rd  kill	(9) 0[0,1,2,3,4,5,6,7,8]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[30],13[39],102[347],103[348]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d39(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u77(0){ d0(bb 7 insn 70) }u78(7){ d30(bb 0 insn -1) }u79(13){ d39(bb 0 insn -1) }u80(102){ d347(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[30],13[39],102[347],103[348]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 7 insn 70) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d39(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 20 to worklist
  Adding insn 16 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 56 to worklist
  Adding insn 52 to worklist
  Adding insn 43 to worklist
  Adding insn 36 to worklist
  Adding insn 71 to worklist
Finished finding needed instructions:
  Adding insn 70 to worklist
Processing use of (reg 125 [ <retval> ]) in insn 70:
  Adding insn 6 to worklist
  Adding insn 7 to worklist
Processing use of (reg 0 r0) in insn 71:
Processing use of (reg 13 sp) in insn 36:
Processing use of (reg 0 r0) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 1 r1) in insn 36:
  Adding insn 34 to worklist
Processing use of (reg 134) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 134) in insn 33:
  Adding insn 101 to worklist
Processing use of (reg 134) in insn 33:
Processing use of (reg 126 [ hsram ]) in insn 101:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 135 [ hsram_16(D)->Instance ]) in insn 35:
Processing use of (reg 13 sp) in insn 43:
Processing use of (reg 0 r0) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 1 r1) in insn 43:
  Adding insn 41 to worklist
Processing use of (reg 2 r2) in insn 43:
  Adding insn 40 to worklist
Processing use of (reg 136 [ hsram_16(D)->Init.NSBank ]) in insn 40:
  Adding insn 38 to worklist
Processing use of (reg 126 [ hsram ]) in insn 38:
Processing use of (reg 127 [ Timing ]) in insn 41:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 137 [ hsram_16(D)->Instance ]) in insn 42:
  Adding insn 39 to worklist
Processing use of (reg 126 [ hsram ]) in insn 39:
Processing use of (reg 13 sp) in insn 52:
Processing use of (reg 0 r0) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 1 r1) in insn 52:
  Adding insn 50 to worklist
Processing use of (reg 2 r2) in insn 52:
  Adding insn 49 to worklist
Processing use of (reg 3 r3) in insn 52:
  Adding insn 48 to worklist
Processing use of (reg 138 [ hsram_16(D)->Init.ExtendedMode ]) in insn 48:
  Adding insn 45 to worklist
Processing use of (reg 126 [ hsram ]) in insn 45:
Processing use of (reg 139 [ hsram_16(D)->Init.NSBank ]) in insn 49:
  Adding insn 46 to worklist
Processing use of (reg 126 [ hsram ]) in insn 46:
Processing use of (reg 128 [ ExtTiming ]) in insn 50:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 140 [ hsram_16(D)->Extended ]) in insn 51:
  Adding insn 47 to worklist
Processing use of (reg 126 [ hsram ]) in insn 47:
Processing use of (reg 121 [ _9 ]) in insn 56:
  Adding insn 54 to worklist
Processing use of (reg 122 [ _10 ]) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 126 [ hsram ]) in insn 55:
Processing use of (reg 126 [ hsram ]) in insn 54:
Processing use of (reg 121 [ _9 ]) in insn 58:
Processing use of (reg 122 [ _10 ]) in insn 58:
Processing use of (reg 124 [ _12 ]) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 123 [ _11 ]) in insn 57:
Processing use of (reg 126 [ hsram ]) in insn 62:
Processing use of (subreg (reg 141) 0) in insn 62:
  Adding insn 60 to worklist
Processing use of (subreg (reg 113 [ _1 ]) 0) in insn 25:
  Adding insn 18 to worklist
Processing use of (reg 126 [ hsram ]) in insn 25:
Processing use of (subreg (reg 131 [ hsram_16(D)->State ]) 0) in insn 18:
Processing use of (reg 13 sp) in insn 28:
Processing use of (reg 0 r0) in insn 28:
Processing use of (reg 126 [ hsram ]) in insn 16:
Processing use of (reg 100 cc) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 113 [ _1 ]) in insn 19:
Processing use of (reg 100 cc) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 126 [ hsram ]) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,7u} r1={8d,4u} r2={7d,3u} r3={6d,1u} r7={1d,7u} r12={8d} r13={1d,11u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={6d,2u} r101={4d} r102={1d,7u} r103={1d,6u} r104={4d} r105={4d} r106={4d} r113={1d,2u} r121={1d,2u} r122={1d,2u} r123={1d,1u} r124={1d,1u} r125={2d,1u} r126={1d,12u} r127={1d,1u} r128={1d,1u} r131={1d,1u} r134={2d,3u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 463{381d,82u,0e} in 51{47 regular + 4 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 126 [ hsram ])
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":170:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 127 [ Timing ])
        (reg:SI 1 r1 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":170:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Timing ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 128 [ ExtTiming ])
        (reg:SI 2 r2 [ ExtTiming ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":170:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ ExtTiming ])
        (nil)))
(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":172:3 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 126 [ hsram ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":172:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":172:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 76)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:3 -1
     (nil))
(insn 16 14 18 3 (set (reg:SI 131 [ hsram_16(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 126 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_16(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 16 19 3 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 131 [ hsram_16(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 131 [ hsram_16(D)->State ])
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 29)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 25 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":180:5 -1
     (nil))
(insn 25 22 26 4 (set (mem:QI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_16(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":180:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 26 25 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":194:5 -1
     (nil))
(call_insn 28 26 29 4 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_MspInit") [flags 0x3]  <function_decl 0000000006b87500 HAL_SRAM_MspInit>) [0 HAL_SRAM_MspInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":194:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_MspInit") [flags 0x3]  <function_decl 0000000006b87500 HAL_SRAM_MspInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 29 28 30 5 5 (nil) [1 uses])
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 101 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:3 -1
     (nil))
(insn 101 31 33 5 (set (reg/f:SI 134)
        (reg/v/f:SI 126 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 -1
     (nil))
(insn 33 101 34 5 (set (reg/f:SI 135 [ hsram_16(D)->Instance ])
        (mem/f:SI (post_modify:SI (reg/f:SI 134)
                (plus:SI (reg/f:SI 134)
                    (const_int 8 [0x8]))) [2 hsram_16(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/f:SI 134)
        (nil)))
(insn 34 33 35 5 (set (reg:SI 1 r1)
        (reg/f:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 134)
        (nil)))
(insn 35 34 36 5 (set (reg:SI 0 r0)
        (reg/f:SI 135 [ hsram_16(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 135 [ hsram_16(D)->Instance ])
        (nil)))
(call_insn 36 35 37 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_Init") [flags 0x41]  <function_decl 0000000006b75500 FMC_NORSRAM_Init>) [0 FMC_NORSRAM_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_Init") [flags 0x41]  <function_decl 0000000006b75500 FMC_NORSRAM_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 37 36 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:3 -1
     (nil))
(insn 38 37 39 5 (set (reg:SI 136 [ hsram_16(D)->Init.NSBank ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_16(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 5 (set (reg/f:SI 137 [ hsram_16(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 126 [ hsram ]) [2 hsram_16(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 5 (set (reg:SI 2 r2)
        (reg:SI 136 [ hsram_16(D)->Init.NSBank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ hsram_16(D)->Init.NSBank ])
        (nil)))
(insn 41 40 42 5 (set (reg:SI 1 r1)
        (reg/v/f:SI 127 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ Timing ])
        (nil)))
(insn 42 41 43 5 (set (reg:SI 0 r0)
        (reg/f:SI 137 [ hsram_16(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 137 [ hsram_16(D)->Instance ])
        (nil)))
(call_insn 43 42 44 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_Timing_Init") [flags 0x41]  <function_decl 0000000006b75600 FMC_NORSRAM_Timing_Init>) [0 FMC_NORSRAM_Timing_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_Timing_Init") [flags 0x41]  <function_decl 0000000006b75600 FMC_NORSRAM_Timing_Init>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 44 43 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:3 -1
     (nil))
(insn 45 44 46 5 (set (reg:SI 138 [ hsram_16(D)->Init.ExtendedMode ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 44 [0x2c])) [5 hsram_16(D)->Init.ExtendedMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 5 (set (reg:SI 139 [ hsram_16(D)->Init.NSBank ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_16(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 5 (set (reg/f:SI 140 [ hsram_16(D)->Extended ])
        (mem/f:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 4 [0x4])) [3 hsram_16(D)->Extended+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 5 (set (reg:SI 3 r3)
        (reg:SI 138 [ hsram_16(D)->Init.ExtendedMode ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ hsram_16(D)->Init.ExtendedMode ])
        (nil)))
(insn 49 48 50 5 (set (reg:SI 2 r2)
        (reg:SI 139 [ hsram_16(D)->Init.NSBank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139 [ hsram_16(D)->Init.NSBank ])
        (nil)))
(insn 50 49 51 5 (set (reg:SI 1 r1)
        (reg/v/f:SI 128 [ ExtTiming ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ ExtTiming ])
        (nil)))
(insn 51 50 52 5 (set (reg:SI 0 r0)
        (reg/f:SI 140 [ hsram_16(D)->Extended ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 140 [ hsram_16(D)->Extended ])
        (nil)))
(call_insn 52 51 53 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_Extended_Timing_Init") [flags 0x41]  <function_decl 0000000006b75700 FMC_NORSRAM_Extended_Timing_Init>) [0 FMC_NORSRAM_Extended_Timing_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_Extended_Timing_Init") [flags 0x41]  <function_decl 0000000006b75700 FMC_NORSRAM_Extended_Timing_Init>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 53 52 54 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 -1
     (nil))
(insn 54 53 55 5 (set (reg/f:SI 121 [ _9 ])
        (mem/f:SI (reg/v/f:SI 126 [ hsram ]) [2 hsram_16(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 5 (set (reg:SI 122 [ _10 ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_16(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 57 5 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 122 [ _10 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 121 [ _9 ])) [5 _9->BTCR[_10]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 5 (set (reg:SI 124 [ _12 ])
        (ior:SI (reg:SI 123 [ _11 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 58 57 59 5 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 122 [ _10 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 121 [ _9 ])) [5 _9->BTCR[_10]+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (expr_list:REG_DEAD (reg/f:SI 121 [ _9 ])
                (nil)))))
(debug_insn 59 58 60 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":212:3 -1
     (nil))
(insn 60 59 62 5 (set (reg:SI 141)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":212:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 60 63 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_16(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 141) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":212:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg/v/f:SI 126 [ hsram ])
            (nil))))
(debug_insn 63 62 6 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":214:3 -1
     (nil))
(insn 6 63 76 5 (set (reg:SI 125 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":214:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 76 6 75 6 6 (nil) [1 uses])
(note 75 76 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 75 64 6 (set (reg:SI 125 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":174:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 64 7 65 7 4 (nil) [0 uses])
(note 65 64 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 70 65 71 7 (set (reg/i:SI 0 r0)
        (reg:SI 125 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":215:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ <retval> ])
        (nil)))
(insn 71 70 0 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":215:1 -1
     (nil))

;; Function HAL_SRAM_MspDeInit (HAL_SRAM_MspDeInit, funcdef_no=350, decl_uid=9247, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_SRAM_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hsram (entry_value:SI (reg:SI 0 r0 [ hsram ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI hsram (clobber (const_int 0 [0]))) -1
     (nil))

;; Function HAL_SRAM_DeInit (HAL_SRAM_DeInit, funcdef_no=330, decl_uid=9243, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_SRAM_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={5d,5u} r1={4d,1u} r2={4d,1u} r3={3d} r7={1d,2u} r12={4d} r13={1d,4u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={1d,2u} r103={1d,1u} r104={2d} r105={2d} r106={2d} r117={1d,5u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,3u} 
;;    total ref usage 223{196d,27u,0e} in 21{19 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 185, 186, 187, 188, 189, 190
;;  reg->defs[] map:	0[0,4] 1[5,8] 2[9,12] 3[13,15] 7[16,16] 12[17,20] 13[21,21] 14[22,24] 15[25,26] 16[27,29] 17[30,32] 18[33,35] 19[36,38] 20[39,41] 21[42,44] 22[45,47] 23[48,50] 24[51,53] 25[54,56] 26[57,59] 27[60,62] 28[63,65] 29[66,68] 30[69,71] 31[72,74] 48[75,76] 49[77,78] 50[79,80] 51[81,82] 52[83,84] 53[85,86] 54[87,88] 55[89,90] 56[91,92] 57[93,94] 58[95,96] 59[97,98] 60[99,100] 61[101,102] 62[103,104] 63[105,106] 64[107,108] 65[109,110] 66[111,112] 67[113,114] 68[115,116] 69[117,118] 70[119,120] 71[121,122] 72[123,124] 73[125,126] 74[127,128] 75[129,130] 76[131,132] 77[133,134] 78[135,136] 79[137,138] 80[139,140] 81[141,142] 82[143,144] 83[145,146] 84[147,148] 85[149,150] 86[151,152] 87[153,154] 88[155,156] 89[157,158] 90[159,160] 91[161,162] 92[163,164] 93[165,166] 94[167,168] 95[169,170] 96[171,172] 97[173,174] 98[175,176] 99[177,178] 100[179,180] 101[181,182] 102[183,183] 103[184,184] 104[185,186] 105[187,188] 106[189,190] 117[191,191] 118[192,192] 119[193,193] 120[194,194] 121[195,195] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d8(1){ }d12(2){ }d15(3){ }d16(7){ }d21(13){ }d24(14){ }d29(16){ }d32(17){ }d35(18){ }d38(19){ }d41(20){ }d44(21){ }d47(22){ }d50(23){ }d53(24){ }d56(25){ }d59(26){ }d62(27){ }d65(28){ }d68(29){ }d71(30){ }d74(31){ }d183(102){ }d184(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[4],1[8],2[12],3[15],7[16],13[21],14[24],16[29],17[32],18[35],19[38],20[41],21[44],22[47],23[50],24[53],25[56],26[59],27[62],28[65],29[68],30[71],31[74],102[183],103[184]
;; rd  kill	(71) 0[0,1,2,3,4],1[5,6,7,8],2[9,10,11,12],3[13,14,15],7[16],13[21],14[22,23,24],16[27,28,29],17[30,31,32],18[33,34,35],19[36,37,38],20[39,40,41],21[42,43,44],22[45,46,47],23[48,49,50],24[51,52,53],25[54,55,56],26[57,58,59],27[60,61,62],28[63,64,65],29[66,67,68],30[69,70,71],31[72,73,74],102[183],103[184]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[4],7[16],13[21],102[183],103[184]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d16(bb 0 insn -1) }u1(13){ d21(bb 0 insn -1) }u2(102){ d183(bb 0 insn -1) }u3(103){ d184(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117 118 119 120 121
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 117 118 119 120 121
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 0[4],7[16],13[21],102[183],103[184]
;; rd  gen 	(6) 0[0],117[191],118[192],119[193],120[194],121[195]
;; rd  kill	(13) 0[0,1,2,3,4],14[22,23,24],117[191],118[192],119[193],120[194],121[195]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[16],13[21],102[183],103[184]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d183(bb 0 insn -1) }
;;   reg 103 { d184(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u23(0){ d0(bb 2 insn 32) }u24(7){ d16(bb 0 insn -1) }u25(13){ d21(bb 0 insn -1) }u26(102){ d183(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[16],13[21],102[183],103[184]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 32) }
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d183(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 33 to worklist
  Adding insn 25 to worklist
  Adding insn 20 to worklist
  Adding insn 16 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
  Adding insn 32 to worklist
Processing use of (reg 121) in insn 32:
  Adding insn 18 to worklist
Processing use of (reg 13 sp) in insn 8:
Processing use of (reg 0 r0) in insn 8:
Processing use of (reg 13 sp) in insn 16:
Processing use of (reg 0 r0) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 1 r1) in insn 16:
  Adding insn 14 to worklist
Processing use of (reg 2 r2) in insn 16:
  Adding insn 13 to worklist
Processing use of (reg 118 [ hsram_5(D)->Init.NSBank ]) in insn 13:
  Adding insn 10 to worklist
Processing use of (reg 117 [ hsram ]) in insn 10:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 119 [ hsram_5(D)->Extended ]) in insn 14:
  Adding insn 11 to worklist
Processing use of (reg 117 [ hsram ]) in insn 11:
Processing use of (reg 120 [ hsram_5(D)->Instance ]) in insn 15:
  Adding insn 12 to worklist
Processing use of (reg 117 [ hsram ]) in insn 12:
Processing use of (reg 117 [ hsram ]) in insn 20:
Processing use of (subreg (reg 121) 0) in insn 20:
Processing use of (reg 117 [ hsram ]) in insn 25:
Processing use of (subreg (reg 121) 0) in insn 25:
Processing use of (reg 0 r0) in insn 33:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={5d,5u} r1={4d,1u} r2={4d,1u} r3={3d} r7={1d,2u} r12={4d} r13={1d,4u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={1d,2u} r103={1d,1u} r104={2d} r105={2d} r106={2d} r117={1d,5u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,3u} 
;;    total ref usage 223{196d,27u,0e} in 21{19 regular + 2 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ hsram ])
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":224:1 728 {*thumb2_movsi_vfp}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":235:3 -1
     (nil))
(call_insn 8 6 9 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_MspDeInit") [flags 0x3]  <function_decl 0000000006b87600 HAL_SRAM_MspDeInit>) [0 HAL_SRAM_MspDeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":235:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_MspDeInit") [flags 0x3]  <function_decl 0000000006b87600 HAL_SRAM_MspDeInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:3 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 118 [ hsram_5(D)->Init.NSBank ])
        (mem:SI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_5(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 119 [ hsram_5(D)->Extended ])
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 4 [0x4])) [3 hsram_5(D)->Extended+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 120 [ hsram_5(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 117 [ hsram ]) [2 hsram_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (reg:SI 2 r2)
        (reg:SI 118 [ hsram_5(D)->Init.NSBank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ hsram_5(D)->Init.NSBank ])
        (nil)))
(insn 14 13 15 2 (set (reg:SI 1 r1)
        (reg/f:SI 119 [ hsram_5(D)->Extended ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119 [ hsram_5(D)->Extended ])
        (nil)))
(insn 15 14 16 2 (set (reg:SI 0 r0)
        (reg/f:SI 120 [ hsram_5(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120 [ hsram_5(D)->Instance ])
        (nil)))
(call_insn 16 15 17 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_DeInit") [flags 0x41]  <function_decl 0000000006b75800 FMC_NORSRAM_DeInit>) [0 FMC_NORSRAM_DeInit S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_DeInit") [flags 0x41]  <function_decl 0000000006b75800 FMC_NORSRAM_DeInit>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":242:3 -1
     (nil))
(insn 18 17 20 2 (set (reg:SI 121)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":242:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 18 21 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_5(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 121) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":242:16 263 {*arm_movqi_insn}
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 -1
     (nil))
(debug_insn 22 21 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 -1
     (nil))
(insn 25 22 26 2 (set (mem:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_5(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 121) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hsram ])
        (nil)))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 -1
     (nil))
(debug_insn 27 26 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":247:3 -1
     (nil))
(insn 32 27 33 2 (set (reg/i:SI 0 r0)
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":248:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 33 32 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":248:1 -1
     (nil))

;; Function HAL_SRAM_DMA_XferCpltCallback (HAL_SRAM_DMA_XferCpltCallback, funcdef_no=352, decl_uid=9289, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_SRAM_DMA_XferCpltCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_DMA_XferCpltCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hsram (entry_value:SI (reg:SI 0 r0 [ hdma ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI hsram (clobber (const_int 0 [0]))) -1
     (nil))

;; Function SRAM_DMACpltProt (SRAM_DMACpltProt, funcdef_no=347, decl_uid=9990, cgraph_uid=351, symbol_order=350)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


SRAM_DMACpltProt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} r118={1d,1u} 
;;    total ref usage 131{112d,19u,0e} in 14{13 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 103, 104, 105
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 3[6,7] 7[8,8] 12[9,10] 13[11,11] 14[12,13] 15[14,14] 16[15,16] 17[17,18] 18[19,20] 19[21,22] 20[23,24] 21[25,26] 22[27,28] 23[29,30] 24[31,32] 25[33,34] 26[35,36] 27[37,38] 28[39,40] 29[41,42] 30[43,44] 31[45,46] 48[47,47] 49[48,48] 50[49,49] 51[50,50] 52[51,51] 53[52,52] 54[53,53] 55[54,54] 56[55,55] 57[56,56] 58[57,57] 59[58,58] 60[59,59] 61[60,60] 62[61,61] 63[62,62] 64[63,63] 65[64,64] 66[65,65] 67[66,66] 68[67,67] 69[68,68] 70[69,69] 71[70,70] 72[71,71] 73[72,72] 74[73,73] 75[74,74] 76[75,75] 77[76,76] 78[77,77] 79[78,78] 80[79,79] 81[80,80] 82[81,81] 83[82,82] 84[83,83] 85[84,84] 86[85,85] 87[86,86] 88[87,87] 89[88,88] 90[89,89] 91[90,90] 92[91,91] 93[92,92] 94[93,93] 95[94,94] 96[95,95] 97[96,96] 98[97,97] 99[98,98] 100[99,99] 101[100,100] 102[101,101] 103[102,102] 104[103,103] 105[104,104] 106[105,105] 113[106,106] 114[107,107] 115[108,108] 116[109,109] 117[110,110] 118[111,111] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(3){ }d8(7){ }d11(13){ }d13(14){ }d16(16){ }d18(17){ }d20(18){ }d22(19){ }d24(20){ }d26(21){ }d28(22){ }d30(23){ }d32(24){ }d34(25){ }d36(26){ }d38(27){ }d40(28){ }d42(29){ }d44(30){ }d46(31){ }d101(102){ }d102(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[3],2[5],3[7],7[8],13[11],14[13],16[16],17[18],18[20],19[22],20[24],21[26],22[28],23[30],24[32],25[34],26[36],27[38],28[40],29[42],30[44],31[46],102[101],103[102]
;; rd  kill	(46) 0[0,1],1[2,3],2[4,5],3[6,7],7[8],13[11],14[12,13],16[15,16],17[17,18],18[19,20],19[21,22],20[23,24],21[25,26],22[27,28],23[29,30],24[31,32],25[33,34],26[35,36],27[37,38],28[39,40],29[41,42],30[43,44],31[45,46],102[101],103[102]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[8],13[11],102[101],103[102]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d8(bb 0 insn -1) }u1(13){ d11(bb 0 insn -1) }u2(102){ d101(bb 0 insn -1) }u3(103){ d102(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 117 118
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115 116 117 118
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 0[1],7[8],13[11],102[101],103[102]
;; rd  gen 	(6) 113[106],114[107],115[108],116[109],117[110],118[111]
;; rd  kill	(8) 14[12,13],113[106],114[107],115[108],116[109],117[110],118[111]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[8],13[11],102[101],103[102]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d101(bb 0 insn -1) }
;;   reg 103 { d102(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u16(7){ d8(bb 0 insn -1) }u17(13){ d11(bb 0 insn -1) }u18(102){ d101(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[8],13[11],102[101],103[102]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d101(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ _1 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 117 [ hdma ]) in insn 10:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 13:
Processing use of (reg 115 [ _3 ]) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 114 [ _2 ]) in insn 12:
Processing use of (reg 116 [ hsram ]) in insn 17:
  Adding insn 7 to worklist
Processing use of (subreg (reg 118) 0) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 117 [ hdma ]) in insn 7:
Processing use of (reg 13 sp) in insn 20:
Processing use of (reg 0 r0) in insn 20:
starting the processing of deferred insns
ending the processing of deferred insns


SRAM_DMACpltProt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} r118={1d,1u} 
;;    total ref usage 131{112d,19u,0e} in 14{13 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1062:1 728 {*thumb2_movsi_vfp}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1063:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/v/f:SI 116 [ hsram ])
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hdma ])
                (const_int 40 [0x28])) [10 hdma_5(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1063:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI hsram (reg/v/f:SI 116 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1063:23 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ hdma ]) [12 hdma_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hdma ])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1069:3 -1
     (nil))
(insn 15 14 17 2 (set (reg:SI 118)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1069:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 15 18 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_6->State+0 S1 A8])
        (subreg:QI (reg:SI 118) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1069:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ hsram ])
            (nil))))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1074:3 -1
     (nil))
(call_insn 20 18 0 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>) [0 HAL_SRAM_DMA_XferCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1074:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))

;; Function SRAM_DMACplt (SRAM_DMACplt, funcdef_no=346, decl_uid=9988, cgraph_uid=350, symbol_order=349)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


SRAM_DMACplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} r118={1d,1u} 
;;    total ref usage 131{112d,19u,0e} in 14{13 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 103, 104, 105
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 3[6,7] 7[8,8] 12[9,10] 13[11,11] 14[12,13] 15[14,14] 16[15,16] 17[17,18] 18[19,20] 19[21,22] 20[23,24] 21[25,26] 22[27,28] 23[29,30] 24[31,32] 25[33,34] 26[35,36] 27[37,38] 28[39,40] 29[41,42] 30[43,44] 31[45,46] 48[47,47] 49[48,48] 50[49,49] 51[50,50] 52[51,51] 53[52,52] 54[53,53] 55[54,54] 56[55,55] 57[56,56] 58[57,57] 59[58,58] 60[59,59] 61[60,60] 62[61,61] 63[62,62] 64[63,63] 65[64,64] 66[65,65] 67[66,66] 68[67,67] 69[68,68] 70[69,69] 71[70,70] 72[71,71] 73[72,72] 74[73,73] 75[74,74] 76[75,75] 77[76,76] 78[77,77] 79[78,78] 80[79,79] 81[80,80] 82[81,81] 83[82,82] 84[83,83] 85[84,84] 86[85,85] 87[86,86] 88[87,87] 89[88,88] 90[89,89] 91[90,90] 92[91,91] 93[92,92] 94[93,93] 95[94,94] 96[95,95] 97[96,96] 98[97,97] 99[98,98] 100[99,99] 101[100,100] 102[101,101] 103[102,102] 104[103,103] 105[104,104] 106[105,105] 113[106,106] 114[107,107] 115[108,108] 116[109,109] 117[110,110] 118[111,111] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(3){ }d8(7){ }d11(13){ }d13(14){ }d16(16){ }d18(17){ }d20(18){ }d22(19){ }d24(20){ }d26(21){ }d28(22){ }d30(23){ }d32(24){ }d34(25){ }d36(26){ }d38(27){ }d40(28){ }d42(29){ }d44(30){ }d46(31){ }d101(102){ }d102(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[3],2[5],3[7],7[8],13[11],14[13],16[16],17[18],18[20],19[22],20[24],21[26],22[28],23[30],24[32],25[34],26[36],27[38],28[40],29[42],30[44],31[46],102[101],103[102]
;; rd  kill	(46) 0[0,1],1[2,3],2[4,5],3[6,7],7[8],13[11],14[12,13],16[15,16],17[17,18],18[19,20],19[21,22],20[23,24],21[25,26],22[27,28],23[29,30],24[31,32],25[33,34],26[35,36],27[37,38],28[39,40],29[41,42],30[43,44],31[45,46],102[101],103[102]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[8],13[11],102[101],103[102]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d8(bb 0 insn -1) }u1(13){ d11(bb 0 insn -1) }u2(102){ d101(bb 0 insn -1) }u3(103){ d102(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 117 118
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115 116 117 118
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 0[1],7[8],13[11],102[101],103[102]
;; rd  gen 	(6) 113[106],114[107],115[108],116[109],117[110],118[111]
;; rd  kill	(8) 14[12,13],113[106],114[107],115[108],116[109],117[110],118[111]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[8],13[11],102[101],103[102]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d101(bb 0 insn -1) }
;;   reg 103 { d102(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u16(7){ d8(bb 0 insn -1) }u17(13){ d11(bb 0 insn -1) }u18(102){ d101(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[8],13[11],102[101],103[102]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d101(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ _1 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 117 [ hdma ]) in insn 10:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 13:
Processing use of (reg 115 [ _3 ]) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 114 [ _2 ]) in insn 12:
Processing use of (reg 116 [ hsram ]) in insn 17:
  Adding insn 7 to worklist
Processing use of (subreg (reg 118) 0) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 117 [ hdma ]) in insn 7:
Processing use of (reg 13 sp) in insn 20:
Processing use of (reg 0 r0) in insn 20:
starting the processing of deferred insns
ending the processing of deferred insns


SRAM_DMACplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} r118={1d,1u} 
;;    total ref usage 131{112d,19u,0e} in 14{13 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1040:1 728 {*thumb2_movsi_vfp}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1041:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/v/f:SI 116 [ hsram ])
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hdma ])
                (const_int 40 [0x28])) [10 hdma_5(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1041:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI hsram (reg/v/f:SI 116 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1041:23 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ hdma ]) [12 hdma_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hdma ])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1047:3 -1
     (nil))
(insn 15 14 17 2 (set (reg:SI 118)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1047:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 15 18 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_6->State+0 S1 A8])
        (subreg:QI (reg:SI 118) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1047:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ hsram ])
            (nil))))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1052:3 -1
     (nil))
(call_insn 20 18 0 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>) [0 HAL_SRAM_DMA_XferCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1052:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))

;; Function HAL_SRAM_DMA_XferErrorCallback (HAL_SRAM_DMA_XferErrorCallback, funcdef_no=354, decl_uid=9291, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_SRAM_DMA_XferErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_DMA_XferErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hsram (entry_value:SI (reg:SI 0 r0 [ hdma ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI hsram (clobber (const_int 0 [0]))) -1
     (nil))

;; Function SRAM_DMAError (SRAM_DMAError, funcdef_no=348, decl_uid=9992, cgraph_uid=352, symbol_order=351)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


SRAM_DMAError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} r118={1d,1u} 
;;    total ref usage 131{112d,19u,0e} in 14{13 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 103, 104, 105
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 3[6,7] 7[8,8] 12[9,10] 13[11,11] 14[12,13] 15[14,14] 16[15,16] 17[17,18] 18[19,20] 19[21,22] 20[23,24] 21[25,26] 22[27,28] 23[29,30] 24[31,32] 25[33,34] 26[35,36] 27[37,38] 28[39,40] 29[41,42] 30[43,44] 31[45,46] 48[47,47] 49[48,48] 50[49,49] 51[50,50] 52[51,51] 53[52,52] 54[53,53] 55[54,54] 56[55,55] 57[56,56] 58[57,57] 59[58,58] 60[59,59] 61[60,60] 62[61,61] 63[62,62] 64[63,63] 65[64,64] 66[65,65] 67[66,66] 68[67,67] 69[68,68] 70[69,69] 71[70,70] 72[71,71] 73[72,72] 74[73,73] 75[74,74] 76[75,75] 77[76,76] 78[77,77] 79[78,78] 80[79,79] 81[80,80] 82[81,81] 83[82,82] 84[83,83] 85[84,84] 86[85,85] 87[86,86] 88[87,87] 89[88,88] 90[89,89] 91[90,90] 92[91,91] 93[92,92] 94[93,93] 95[94,94] 96[95,95] 97[96,96] 98[97,97] 99[98,98] 100[99,99] 101[100,100] 102[101,101] 103[102,102] 104[103,103] 105[104,104] 106[105,105] 113[106,106] 114[107,107] 115[108,108] 116[109,109] 117[110,110] 118[111,111] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(3){ }d8(7){ }d11(13){ }d13(14){ }d16(16){ }d18(17){ }d20(18){ }d22(19){ }d24(20){ }d26(21){ }d28(22){ }d30(23){ }d32(24){ }d34(25){ }d36(26){ }d38(27){ }d40(28){ }d42(29){ }d44(30){ }d46(31){ }d101(102){ }d102(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[3],2[5],3[7],7[8],13[11],14[13],16[16],17[18],18[20],19[22],20[24],21[26],22[28],23[30],24[32],25[34],26[36],27[38],28[40],29[42],30[44],31[46],102[101],103[102]
;; rd  kill	(46) 0[0,1],1[2,3],2[4,5],3[6,7],7[8],13[11],14[12,13],16[15,16],17[17,18],18[19,20],19[21,22],20[23,24],21[25,26],22[27,28],23[29,30],24[31,32],25[33,34],26[35,36],27[37,38],28[39,40],29[41,42],30[43,44],31[45,46],102[101],103[102]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[8],13[11],102[101],103[102]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d8(bb 0 insn -1) }u1(13){ d11(bb 0 insn -1) }u2(102){ d101(bb 0 insn -1) }u3(103){ d102(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 117 118
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115 116 117 118
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 0[1],7[8],13[11],102[101],103[102]
;; rd  gen 	(6) 113[106],114[107],115[108],116[109],117[110],118[111]
;; rd  kill	(8) 14[12,13],113[106],114[107],115[108],116[109],117[110],118[111]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[8],13[11],102[101],103[102]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d101(bb 0 insn -1) }
;;   reg 103 { d102(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u16(7){ d8(bb 0 insn -1) }u17(13){ d11(bb 0 insn -1) }u18(102){ d101(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[8],13[11],102[101],103[102]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d101(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ _1 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 117 [ hdma ]) in insn 10:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 13:
Processing use of (reg 115 [ _3 ]) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 114 [ _2 ]) in insn 12:
Processing use of (reg 116 [ hsram ]) in insn 17:
  Adding insn 7 to worklist
Processing use of (subreg (reg 118) 0) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 117 [ hdma ]) in insn 7:
Processing use of (reg 13 sp) in insn 20:
Processing use of (reg 0 r0) in insn 20:
starting the processing of deferred insns
ending the processing of deferred insns


SRAM_DMAError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} r118={1d,1u} 
;;    total ref usage 131{112d,19u,0e} in 14{13 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1084:1 728 {*thumb2_movsi_vfp}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1085:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/v/f:SI 116 [ hsram ])
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hdma ])
                (const_int 40 [0x28])) [10 hdma_5(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1085:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI hsram (reg/v/f:SI 116 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1085:23 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ hdma ]) [12 hdma_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hdma ])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1091:3 -1
     (nil))
(insn 15 14 17 2 (set (reg:SI 118)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1091:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 15 18 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_6->State+0 S1 A8])
        (subreg:QI (reg:SI 118) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1091:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ hsram ])
            (nil))))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1096:3 -1
     (nil))
(call_insn 20 18 0 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_DMA_XferErrorCallback") [flags 0x3]  <function_decl 0000000006b8e000 HAL_SRAM_DMA_XferErrorCallback>) [0 HAL_SRAM_DMA_XferErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1096:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_DMA_XferErrorCallback") [flags 0x3]  <function_decl 0000000006b8e000 HAL_SRAM_DMA_XferErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))

;; Function HAL_SRAM_Read_8b (HAL_SRAM_Read_8b, funcdef_no=335, decl_uid=9252, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 16 count 13 (  1.1)


HAL_SRAM_Read_8b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,2u} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r114={1d,1u} r115={1d,4u} r116={1d,1u} r117={3d,1u} r118={1d,6u} r119={2d,6u} r120={2d,8u} r121={1d,2u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r131={1d,1u} r134={1d,2u} 
;;    total ref usage 140{49d,91u,0e} in 70{70 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,28] 102[29,29] 103[30,30] 114[31,31] 115[32,32] 116[33,33] 117[34,36] 118[37,37] 119[38,39] 120[40,41] 121[42,42] 124[43,43] 125[44,44] 126[45,45] 128[46,46] 131[47,47] 134[48,48] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d29(102){ }d30(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[29],103[30]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[29],103[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[29],103[30]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d29(bb 0 insn -1) }u3(103){ d30(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 118 119 120 121 124
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 118 119 120 121 124
;; live  kill	
;; rd  in  	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[29],103[30]
;; rd  gen 	(7) 100[28],115[32],118[37],119[39],120[41],121[42],124[43]
;; rd  kill	(13) 100[24,25,26,27,28],115[32],118[37],119[38,39],120[40,41],121[42],124[43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; rd  out 	(9) 7[5],13[6],102[29],103[30],115[32],118[37],119[39],120[41],121[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 2 )->[3]->( 4 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(7){ d5(bb 0 insn -1) }u17(13){ d6(bb 0 insn -1) }u18(102){ d29(bb 0 insn -1) }u19(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],115[32],118[37],119[39],120[41],121[42]
;; rd  gen 	(1) 100[27]
;; rd  kill	(5) 100[24,25,26,27,28]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; rd  out 	(9) 7[5],13[6],102[29],103[30],115[32],118[37],119[39],120[41],121[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 2 3 )->[4]->( 10 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ d5(bb 0 insn -1) }u23(13){ d6(bb 0 insn -1) }u24(102){ d29(bb 0 insn -1) }u25(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  gen 	 100 [cc] 125
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],115[32],118[37],119[39],120[41],121[42]
;; rd  gen 	(2) 100[26],125[44]
;; rd  kill	(6) 100[24,25,26,27,28],125[44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; rd  out 	(9) 7[5],13[6],102[29],103[30],115[32],118[37],119[39],120[41],121[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(7){ d5(bb 0 insn -1) }u30(13){ d6(bb 0 insn -1) }u31(102){ d29(bb 0 insn -1) }u32(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 121
;; lr  def 	 100 [cc] 126 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  gen 	 100 [cc] 126 128
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],115[32],118[37],119[39],120[41],121[42]
;; rd  gen 	(3) 100[25],126[45],128[46]
;; rd  kill	(7) 100[24,25,26,27,28],126[45],128[46]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; rd  out 	(9) 7[5],13[6],102[29],103[30],115[32],118[37],119[39],120[41],121[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ d5(bb 0 insn -1) }u42(13){ d6(bb 0 insn -1) }u43(102){ d29(bb 0 insn -1) }u44(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  gen 	 116
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],115[32],118[37],119[39],120[41],121[42]
;; rd  gen 	(1) 116[33]
;; rd  kill	(1) 116[33]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120
;; rd  out 	(9) 7[5],13[6],102[29],103[30],115[32],116[33],118[37],119[39],120[41]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 6 7 )->[7]->( 7 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(7){ d5(bb 0 insn -1) }u48(13){ d6(bb 0 insn -1) }u49(102){ d29(bb 0 insn -1) }u50(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 119 120
;; lr  def 	 100 [cc] 114 119 120 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120
;; live  gen 	 100 [cc] 114 119 120 131
;; live  kill	
;; rd  in  	(14) 7[5],13[6],100[24],102[29],103[30],114[31],115[32],116[33],118[37],119[38,39],120[40,41],131[47]
;; rd  gen 	(5) 100[24],114[31],119[38],120[40],131[47]
;; rd  kill	(11) 100[24,25,26,27,28],114[31],119[38,39],120[40,41],131[47]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120
;; rd  out 	(9) 7[5],13[6],102[29],103[30],115[32],116[33],118[37],119[38],120[40]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 5 7 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(7){ d5(bb 0 insn -1) }u67(13){ d6(bb 0 insn -1) }u68(102){ d29(bb 0 insn -1) }u69(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; lr  def 	 117 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; live  gen 	 117 134
;; live  kill	
;; rd  in  	(12) 7[5],13[6],102[29],103[30],115[32],116[33],118[37],119[38,39],120[40,41],121[42]
;; rd  gen 	(2) 117[34],134[48]
;; rd  kill	(4) 117[34,35,36],134[48]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[29],103[30],117[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 3 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u75(7){ d5(bb 0 insn -1) }u76(13){ d6(bb 0 insn -1) }u77(102){ d29(bb 0 insn -1) }u78(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],115[32],118[37],119[39],120[41],121[42]
;; rd  gen 	(1) 117[36]
;; rd  kill	(3) 117[34,35,36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[29],103[30],117[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 4 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u79(7){ d5(bb 0 insn -1) }u80(13){ d6(bb 0 insn -1) }u81(102){ d29(bb 0 insn -1) }u82(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],115[32],118[37],119[39],120[41],121[42]
;; rd  gen 	(1) 117[35]
;; rd  kill	(3) 117[34,35,36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[29],103[30],117[35]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 8 10 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u83(7){ d5(bb 0 insn -1) }u84(13){ d6(bb 0 insn -1) }u85(102){ d29(bb 0 insn -1) }u86(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[29],103[30],117[34,35,36]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[29],103[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u89(0){ d0(bb 11 insn 97) }u90(7){ d5(bb 0 insn -1) }u91(13){ d6(bb 0 insn -1) }u92(102){ d29(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[29],103[30]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 11 insn 97) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 19 to worklist
  Adding insn 28 to worklist
  Adding insn 35 to worklist
  Adding insn 52 to worklist
  Adding insn 45 to worklist
  Adding insn 40 to worklist
  Adding insn 78 to worklist
  Adding insn 64 to worklist
  Adding insn 60 to worklist
  Adding insn 88 to worklist
  Adding insn 83 to worklist
  Adding insn 98 to worklist
Finished finding needed instructions:
  Adding insn 97 to worklist
Processing use of (reg 117 [ <retval> ]) in insn 97:
  Adding insn 7 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
Processing use of (reg 134) in insn 8:
  Adding insn 86 to worklist
Processing use of (reg 0 r0) in insn 98:
Processing use of (subreg (reg 115 [ state ]) 0) in insn 83:
  Adding insn 21 to worklist
Processing use of (reg 118 [ hsram ]) in insn 83:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (subreg (reg 124 [ hsram_12(D)->State ]) 0) in insn 21:
Processing use of (reg 118 [ hsram ]) in insn 88:
Processing use of (subreg (reg 134) 0) in insn 88:
Processing use of (reg 119 [ pAddress ]) in insn 60:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (subreg (reg 114 [ _2 ]) 0) in insn 64:
  Adding insn 62 to worklist
Processing use of (reg 120 [ pDstBuffer ]) in insn 64:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (subreg (reg 131 [ *psramaddress_28 ]) 0) in insn 62:
Processing use of (reg 100 cc) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 116 [ _31 ]) in insn 77:
  Adding insn 54 to worklist
Processing use of (reg 120 [ pDstBuffer ]) in insn 77:
Processing use of (reg 120 [ pDstBuffer ]) in insn 54:
Processing use of (reg 121 [ BufferSize ]) in insn 54:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 118 [ hsram ]) in insn 40:
Processing use of (subreg (reg 126) 0) in insn 40:
  Adding insn 38 to worklist
Processing use of (reg 118 [ hsram ]) in insn 45:
Processing use of (subreg (reg 128) 0) in insn 45:
  Adding insn 43 to worklist
Processing use of (reg 100 cc) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 121 [ BufferSize ]) in insn 51:
Processing use of (reg 100 cc) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 125 [ hsram_12(D)->Lock ]) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 118 [ hsram ]) in insn 33:
Processing use of (reg 100 cc) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 115 [ state ]) in insn 27:
Processing use of (reg 118 [ hsram ]) in insn 19:
Processing use of (reg 100 cc) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 115 [ state ]) in insn 24:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Read_8b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,2u} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r114={1d,1u} r115={1d,4u} r116={1d,1u} r117={3d,1u} r118={1d,6u} r119={2d,6u} r120={2d,8u} r121={1d,2u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r131={1d,1u} r134={1d,2u} 
;;    total ref usage 140{49d,91u,0e} in 70{70 regular + 0 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 118 [ hsram ])
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 119 [ pAddress ])
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 4 3 108 2 (set (reg/v/f:SI 120 [ pDstBuffer ])
        (reg:SI 2 r2 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pDstBuffer ])
        (nil)))
(debug_insn 108 4 5 2 (var_location:SI D#1 (reg:SI 3 r3 [ BufferSize ])) -1
     (nil))
(insn 5 108 6 2 (set (reg/v:SI 121 [ BufferSize ])
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(note 6 5 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":344:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":345:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":345:17 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":346:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI pdestbuff (reg/v/f:SI 120 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":346:12 -1
     (nil))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:3 -1
     (nil))
(insn 19 17 21 2 (set (reg:SI 124 [ hsram_12(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 19 22 2 (set (reg/v:SI 115 [ state ])
        (zero_extend:SI (subreg:QI (reg:SI 124 [ hsram_12(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:25 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124 [ hsram_12(D)->State ])
        (nil)))
(debug_insn 22 21 23 2 (var_location:QI state (subreg:QI (reg/v:SI 115 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:25 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:3 -1
     (nil))
(insn 24 23 25 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 29)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ state ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 103)
(code_label 29 28 30 4 24 (nil) [1 uses])
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(insn 33 32 34 4 (set (reg:SI 125 [ hsram_12(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 33 35 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ hsram_12(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ hsram_12(D)->Lock ])
        (nil)))
(jump_insn 35 34 36 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 107)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 107)
(note 36 35 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(insn 38 37 40 5 (set (reg:SI 126)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 38 41 5 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 126) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(debug_insn 41 40 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(debug_insn 42 41 43 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":356:5 -1
     (nil))
(insn 43 42 45 5 (set (reg:SI 128)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":356:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 43 46 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":356:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 46 45 47 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 -1
     (nil))
(debug_insn 47 46 48 5 (var_location:SI pdestbuff (reg/v/f:SI 120 [ pDstBuffer ])) -1
     (nil))
(debug_insn 48 47 49 5 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 49 48 50 5 (var_location:SI size (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 50 49 51 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:29 -1
     (nil))
(insn 51 50 52 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ BufferSize ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 52 51 53 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 79)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 79)
(note 53 52 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 76 6 (set (reg/f:SI 116 [ _31 ])
        (plus:SI (reg/v/f:SI 120 [ pDstBuffer ])
            (reg/v:SI 121 [ BufferSize ]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 121 [ BufferSize ])
        (nil)))
(code_label 76 54 55 7 27 (nil) [1 uses])
(note 55 76 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 7 (var_location:SI pdestbuff (reg/v/f:SI 120 [ pDstBuffer ])) -1
     (nil))
(debug_insn 57 56 58 7 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 58 57 59 7 (var_location:SI size (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 59 58 60 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":361:7 -1
     (nil))
(insn 60 59 62 7 (set (reg:SI 131 [ *psramaddress_28 ])
        (zero_extend:SI (mem/v:QI (post_inc:SI (reg/v/f:SI 119 [ pAddress ])) [0 *psramaddress_28+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":361:20 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg/v/f:SI 119 [ pAddress ])
        (nil)))
(insn 62 60 64 7 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 131 [ *psramaddress_28 ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":361:20 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 131 [ *psramaddress_28 ])
        (nil)))
(insn 64 62 65 7 (set (mem:QI (post_inc:SI (reg/v/f:SI 120 [ pDstBuffer ])) [0 MEM[base: pdestbuff_26, offset: 0B]+0 S1 A8])
        (subreg/s/v:QI (reg:SI 114 [ _2 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":361:18 263 {*arm_movqi_insn}
     (expr_list:REG_INC (reg/v/f:SI 120 [ pDstBuffer ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 65 64 67 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":362:7 -1
     (nil))
(debug_insn 67 65 68 7 (var_location:SI pdestbuff (reg/v/f:SI 120 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":362:16 -1
     (nil))
(debug_insn 68 67 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":363:7 -1
     (nil))
(debug_insn 70 68 71 7 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":363:19 -1
     (nil))
(debug_insn 71 70 72 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:41 -1
     (nil))
(debug_insn 72 71 73 7 (var_location:SI pdestbuff (reg/v/f:SI 120 [ pDstBuffer ])) -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 74 73 75 7 (var_location:SI size (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 75 74 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:29 -1
     (nil))
(insn 77 75 78 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 120 [ pDstBuffer ])
            (reg/f:SI 116 [ _31 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 78 77 79 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 76)
(code_label 79 78 80 8 26 (nil) [1 uses])
(note 80 79 81 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 83 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":367:5 -1
     (nil))
(insn 83 81 84 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 115 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":367:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 115 [ state ])
        (nil)))
(debug_insn 84 83 85 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 -1
     (nil))
(debug_insn 85 84 86 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 -1
     (nil))
(insn 86 85 88 8 (set (reg:SI 134)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 86 89 8 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 134) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ hsram ])
        (nil)))
(debug_insn 89 88 90 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 -1
     (nil))
(debug_insn 90 89 8 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":377:3 -1
     (nil))
(insn 8 90 103 8 (set (reg:SI 117 [ <retval> ])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":377:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 11
(code_label 103 8 102 9 28 (nil) [1 uses])
(note 102 103 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 102 107 9 (set (reg:SI 117 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":374:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 107 7 106 10 29 (nil) [1 uses])
(note 106 107 9 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 9 106 91 10 (set (reg:SI 117 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 91 9 92 11 25 (nil) [0 uses])
(note 92 91 97 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 97 92 98 11 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":378:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (nil)))
(insn 98 97 0 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":378:1 -1
     (nil))

;; Function HAL_SRAM_Write_8b (HAL_SRAM_Write_8b, funcdef_no=336, decl_uid=9257, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 12 (  1.1)


HAL_SRAM_Write_8b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,2u} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r113={1d,2u} r115={1d,1u} r116={1d,1u} r117={3d,1u} r118={1d,6u} r119={2d,8u} r120={2d,6u} r121={1d,2u} r124={1d,1u} r125={1d,1u} r128={1d,1u} r131={1d,1u} r133={1d,2u} 
;;    total ref usage 130{47d,83u,0e} in 65{65 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,27] 102[28,28] 103[29,29] 113[30,30] 115[31,31] 116[32,32] 117[33,35] 118[36,36] 119[37,38] 120[39,40] 121[41,41] 124[42,42] 125[43,43] 128[44,44] 131[45,45] 133[46,46] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d28(bb 0 insn -1) }u3(103){ d29(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 118 119 120 121 124
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 118 119 120 121 124
;; live  kill	
;; rd  in  	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[28],103[29]
;; rd  gen 	(7) 100[27],113[30],118[36],119[38],120[40],121[41],124[42]
;; rd  kill	(12) 100[24,25,26,27],113[30],118[36],119[37,38],120[39,40],121[41],124[42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
;; rd  out 	(9) 7[5],13[6],102[28],103[29],113[30],118[36],119[38],120[40],121[41]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[3]->( 9 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ d5(bb 0 insn -1) }u16(13){ d6(bb 0 insn -1) }u17(102){ d28(bb 0 insn -1) }u18(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
;; live  gen 	 100 [cc] 125
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[28],103[29],113[30],118[36],119[38],120[40],121[41]
;; rd  gen 	(2) 100[26],125[43]
;; rd  kill	(5) 100[24,25,26,27],125[43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
;; rd  out 	(9) 7[5],13[6],102[28],103[29],113[30],118[36],119[38],120[40],121[41]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ d5(bb 0 insn -1) }u23(13){ d6(bb 0 insn -1) }u24(102){ d28(bb 0 insn -1) }u25(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 121
;; lr  def 	 100 [cc] 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
;; live  gen 	 100 [cc] 128
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[28],103[29],113[30],118[36],119[38],120[40],121[41]
;; rd  gen 	(2) 100[25],128[44]
;; rd  kill	(5) 100[24,25,26,27],128[44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121
;; rd  out 	(8) 7[5],13[6],102[28],103[29],118[36],119[38],120[40],121[41]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(7){ d5(bb 0 insn -1) }u35(13){ d6(bb 0 insn -1) }u36(102){ d28(bb 0 insn -1) }u37(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 121
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121
;; live  gen 	 116
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],118[36],119[38],120[40],121[41]
;; rd  gen 	(1) 116[32]
;; rd  kill	(1) 116[32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120
;; rd  out 	(8) 7[5],13[6],102[28],103[29],116[32],118[36],119[38],120[40]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 5 6 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(7){ d5(bb 0 insn -1) }u41(13){ d6(bb 0 insn -1) }u42(102){ d28(bb 0 insn -1) }u43(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 119 120
;; lr  def 	 100 [cc] 115 119 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120
;; live  gen 	 100 [cc] 115 119 120
;; live  kill	
;; rd  in  	(12) 7[5],13[6],100[24],102[28],103[29],115[31],116[32],118[36],119[37,38],120[39,40]
;; rd  gen 	(4) 100[24],115[31],119[37],120[39]
;; rd  kill	(9) 100[24,25,26,27],115[31],119[37,38],120[39,40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120
;; rd  out 	(8) 7[5],13[6],102[28],103[29],116[32],118[36],119[37],120[39]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 6 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(7){ d5(bb 0 insn -1) }u59(13){ d6(bb 0 insn -1) }u60(102){ d28(bb 0 insn -1) }u61(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 117 131 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 117 131 133
;; live  kill	
;; rd  in  	(11) 7[5],13[6],102[28],103[29],116[32],118[36],119[37,38],120[39,40],121[41]
;; rd  gen 	(3) 117[33],131[45],133[46]
;; rd  kill	(5) 117[33,34,35],131[45],133[46]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[28],103[29],117[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u67(7){ d5(bb 0 insn -1) }u68(13){ d6(bb 0 insn -1) }u69(102){ d28(bb 0 insn -1) }u70(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[28],103[29],113[30],118[36],119[38],120[40],121[41]
;; rd  gen 	(1) 117[35]
;; rd  kill	(3) 117[33,34,35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[28],103[29],117[35]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u71(7){ d5(bb 0 insn -1) }u72(13){ d6(bb 0 insn -1) }u73(102){ d28(bb 0 insn -1) }u74(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[28],103[29],113[30],118[36],119[38],120[40],121[41]
;; rd  gen 	(1) 117[34]
;; rd  kill	(3) 117[33,34,35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[28],103[29],117[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 7 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u75(7){ d5(bb 0 insn -1) }u76(13){ d6(bb 0 insn -1) }u77(102){ d28(bb 0 insn -1) }u78(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[28],103[29],117[33,34,35]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u81(0){ d0(bb 10 insn 90) }u82(7){ d5(bb 0 insn -1) }u83(13){ d6(bb 0 insn -1) }u84(102){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[28],103[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 10 insn 90) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 29 to worklist
  Adding insn 46 to worklist
  Adding insn 39 to worklist
  Adding insn 34 to worklist
  Adding insn 70 to worklist
  Adding insn 56 to worklist
  Adding insn 81 to worklist
  Adding insn 76 to worklist
  Adding insn 91 to worklist
Finished finding needed instructions:
  Adding insn 90 to worklist
Processing use of (reg 117 [ <retval> ]) in insn 90:
  Adding insn 7 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
Processing use of (reg 133) in insn 8:
  Adding insn 79 to worklist
Processing use of (reg 0 r0) in insn 91:
Processing use of (reg 118 [ hsram ]) in insn 76:
  Adding insn 2 to worklist
Processing use of (subreg (reg 131) 0) in insn 76:
  Adding insn 74 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 118 [ hsram ]) in insn 81:
Processing use of (subreg (reg 133) 0) in insn 81:
Processing use of (subreg (reg 115 [ _3 ]) 0) in insn 56:
  Adding insn 54 to worklist
Processing use of (reg 119 [ pAddress ]) in insn 56:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 120 [ pSrcBuffer ]) in insn 54:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 100 cc) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 116 [ _31 ]) in insn 69:
  Adding insn 48 to worklist
Processing use of (reg 119 [ pAddress ]) in insn 69:
Processing use of (reg 119 [ pAddress ]) in insn 48:
Processing use of (reg 121 [ BufferSize ]) in insn 48:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (subreg (reg 113 [ _1 ]) 0) in insn 34:
  Adding insn 21 to worklist
Processing use of (reg 118 [ hsram ]) in insn 34:
Processing use of (subreg (reg 124 [ hsram_13(D)->State ]) 0) in insn 21:
Processing use of (reg 118 [ hsram ]) in insn 39:
Processing use of (subreg (reg 128) 0) in insn 39:
  Adding insn 37 to worklist
Processing use of (reg 100 cc) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 121 [ BufferSize ]) in insn 45:
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 125 [ hsram_13(D)->Lock ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 118 [ hsram ]) in insn 27:
Processing use of (reg 118 [ hsram ]) in insn 19:
Processing use of (reg 100 cc) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 113 [ _1 ]) in insn 22:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Write_8b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,2u} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r113={1d,2u} r115={1d,1u} r116={1d,1u} r117={3d,1u} r118={1d,6u} r119={2d,8u} r120={2d,6u} r121={1d,2u} r124={1d,1u} r125={1d,1u} r128={1d,1u} r131={1d,1u} r133={1d,2u} 
;;    total ref usage 130{47d,83u,0e} in 65{65 regular + 0 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 118 [ hsram ])
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 119 [ pAddress ])
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 4 3 101 2 (set (reg/v/f:SI 120 [ pSrcBuffer ])
        (reg:SI 2 r2 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pSrcBuffer ])
        (nil)))
(debug_insn 101 4 5 2 (var_location:SI D#3 (reg:SI 3 r3 [ BufferSize ])) -1
     (nil))
(insn 5 101 6 2 (set (reg/v:SI 121 [ BufferSize ])
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(note 6 5 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":392:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":393:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":393:17 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":394:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI psrcbuff (reg/v/f:SI 120 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":394:12 -1
     (nil))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:3 -1
     (nil))
(insn 19 17 21 2 (set (reg:SI 124 [ hsram_13(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 19 22 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 124 [ hsram_13(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124 [ hsram_13(D)->State ])
        (nil)))
(insn 22 21 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 125 [ hsram_13(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ hsram_13(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ hsram_13(D)->Lock ])
        (nil)))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 100)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 100)
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(insn 34 31 35 4 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":403:5 -1
     (nil))
(insn 37 36 39 4 (set (reg:SI 128)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":403:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 37 40 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":403:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 -1
     (nil))
(debug_insn 41 40 42 4 (var_location:SI psrcbuff (reg/v/f:SI 120 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 42 41 43 4 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI size (debug_expr:SI D#3)) -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:29 -1
     (nil))
(insn 45 44 46 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ BufferSize ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 46 45 47 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 71)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 71)
(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 68 5 (set (reg/f:SI 116 [ _31 ])
        (plus:SI (reg/v/f:SI 119 [ pAddress ])
            (reg/v:SI 121 [ BufferSize ]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 121 [ BufferSize ])
        (nil)))
(code_label 68 48 49 6 41 (nil) [1 uses])
(note 49 68 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 6 (var_location:SI psrcbuff (reg/v/f:SI 120 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 51 50 52 6 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 52 51 53 6 (var_location:SI size (debug_expr:SI D#3)) -1
     (nil))
(debug_insn 53 52 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":408:7 -1
     (nil))
(insn 54 53 56 6 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (mem:QI (post_inc:SI (reg/v/f:SI 120 [ pSrcBuffer ])) [0 MEM[base: psrcbuff_29, offset: 0B]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":408:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg/v/f:SI 120 [ pSrcBuffer ])
        (nil)))
(insn 56 54 57 6 (set (mem/v:QI (post_inc:SI (reg/v/f:SI 119 [ pAddress ])) [0 *psramaddress_28+0 S1 A8])
        (subreg/s/v:QI (reg:SI 115 [ _3 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":408:21 263 {*arm_movqi_insn}
     (expr_list:REG_INC (reg/v/f:SI 119 [ pAddress ])
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(debug_insn 57 56 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":409:7 -1
     (nil))
(debug_insn 59 57 60 6 (var_location:SI psrcbuff (reg/v/f:SI 120 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":409:15 -1
     (nil))
(debug_insn 60 59 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":410:7 -1
     (nil))
(debug_insn 62 60 63 6 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":410:19 -1
     (nil))
(debug_insn 63 62 64 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:41 -1
     (nil))
(debug_insn 64 63 65 6 (var_location:SI psrcbuff (reg/v/f:SI 120 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 65 64 66 6 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 66 65 67 6 (var_location:SI size (debug_expr:SI D#3)) -1
     (nil))
(debug_insn 67 66 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:29 -1
     (nil))
(insn 69 67 70 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 119 [ pAddress ])
            (reg/f:SI 116 [ _31 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 71 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 68)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 68)
(code_label 71 70 72 7 40 (nil) [1 uses])
(note 72 71 73 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":414:5 -1
     (nil))
(insn 74 73 76 7 (set (reg:SI 131)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":414:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 74 77 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":414:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(debug_insn 77 76 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 -1
     (nil))
(debug_insn 78 77 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 -1
     (nil))
(insn 79 78 81 7 (set (reg:SI 133)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 79 82 7 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ hsram ])
        (nil)))
(debug_insn 82 81 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 -1
     (nil))
(debug_insn 83 82 8 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":424:3 -1
     (nil))
(insn 8 83 96 7 (set (reg:SI 117 [ <retval> ])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":424:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 10
(code_label 96 8 95 8 42 (nil) [1 uses])
(note 95 96 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 95 100 8 (set (reg:SI 117 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":421:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 10
(code_label 100 7 99 9 43 (nil) [1 uses])
(note 99 100 9 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 9 99 84 9 (set (reg:SI 117 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 84 9 85 10 39 (nil) [0 uses])
(note 85 84 90 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 90 85 91 10 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":425:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (nil)))
(insn 91 90 0 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":425:1 -1
     (nil))

;; Function HAL_SRAM_Read_16b (HAL_SRAM_Read_16b, funcdef_no=337, decl_uid=9262, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 19 count 15 (  1.1)


HAL_SRAM_Read_16b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,6u} r102={1d,13u} r103={1d,12u} r115={1d,1u} r117={1d,1u} r120={1d,1u} r122={2d,7u} r123={1d,4u} r124={1d,4u} r127={3d,1u} r128={1d,6u} r129={2d,8u} r130={2d,4u} r131={2d,7u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r141={1d,1u} r143={1d,1u} r147={1d,2u} 
;;    total ref usage 171{56d,115u,0e} in 89{89 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,29] 102[30,30] 103[31,31] 115[32,32] 117[33,33] 120[34,34] 122[35,36] 123[37,37] 124[38,38] 127[39,41] 128[42,42] 129[43,44] 130[45,46] 131[47,48] 134[49,49] 135[50,50] 136[51,51] 138[52,52] 141[53,53] 143[54,54] 147[55,55] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d30(102){ }d31(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[30],103[31]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[30],103[31]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[30],103[31]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d30(bb 0 insn -1) }u3(103){ d31(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 123 128 129 130 131 134
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 123 128 129 130 131 134
;; live  kill	
;; rd  in  	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[30],103[31]
;; rd  gen 	(7) 100[29],123[37],128[42],129[44],130[46],131[48],134[49]
;; rd  kill	(15) 100[24,25,26,27,28,29],123[37],128[42],129[43,44],130[45,46],131[47,48],134[49]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; rd  out 	(9) 7[5],13[6],102[30],103[31],123[37],128[42],129[44],130[46],131[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 2 )->[3]->( 4 11 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ d5(bb 0 insn -1) }u16(13){ d6(bb 0 insn -1) }u17(102){ d30(bb 0 insn -1) }u18(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[30],103[31],123[37],128[42],129[44],130[46],131[48]
;; rd  gen 	(1) 100[28]
;; rd  kill	(6) 100[24,25,26,27,28,29]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; rd  out 	(9) 7[5],13[6],102[30],103[31],123[37],128[42],129[44],130[46],131[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 2 3 )->[4]->( 12 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d5(bb 0 insn -1) }u22(13){ d6(bb 0 insn -1) }u23(102){ d30(bb 0 insn -1) }u24(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; live  gen 	 100 [cc] 135
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[30],103[31],123[37],128[42],129[44],130[46],131[48]
;; rd  gen 	(2) 100[27],135[50]
;; rd  kill	(7) 100[24,25,26,27,28,29],135[50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; rd  out 	(9) 7[5],13[6],102[30],103[31],123[37],128[42],129[44],130[46],131[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ d5(bb 0 insn -1) }u29(13){ d6(bb 0 insn -1) }u30(102){ d30(bb 0 insn -1) }u31(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131
;; lr  def 	 100 [cc] 124 136 138 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; live  gen 	 100 [cc] 124 136 138 141
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[30],103[31],123[37],128[42],129[44],130[46],131[48]
;; rd  gen 	(5) 100[25],124[38],136[51],138[52],141[53]
;; rd  kill	(10) 100[24,25,26,27,28,29],124[38],136[51],138[52],141[53]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 128 129 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 128 129 130 131
;; rd  out 	(10) 7[5],13[6],102[30],103[31],123[37],124[38],128[42],129[44],130[46],131[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(7){ d5(bb 0 insn -1) }u46(13){ d6(bb 0 insn -1) }u47(102){ d30(bb 0 insn -1) }u48(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 128 129 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 128 129 130 131
;; live  gen 	 122
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[30],103[31],123[37],124[38],128[42],129[44],130[46],131[48]
;; rd  gen 	(1) 122[36]
;; rd  kill	(2) 122[35,36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 128 129 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 128 129 131
;; rd  out 	(10) 7[5],13[6],102[30],103[31],122[36],123[37],124[38],128[42],129[44],131[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 6 7 )->[7]->( 7 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u50(7){ d5(bb 0 insn -1) }u51(13){ d6(bb 0 insn -1) }u52(102){ d30(bb 0 insn -1) }u53(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 128 129 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 129 131
;; lr  def 	 100 [cc] 115 117 122 129 130 131 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 128 129 131
;; live  gen 	 100 [cc] 115 117 122 129 130 131 143
;; live  kill	
;; rd  in  	(18) 7[5],13[6],100[24],102[30],103[31],115[32],117[33],122[35,36],123[37],124[38],128[42],129[43,44],130[45],131[47,48],143[54]
;; rd  gen 	(8) 100[24],115[32],117[33],122[35],129[43],130[45],131[47],143[54]
;; rd  kill	(17) 100[24,25,26,27,28,29],115[32],117[33],122[35,36],129[43,44],130[45,46],131[47,48],143[54]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 128 129 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 128 129 130 131
;; rd  out 	(11) 7[5],13[6],102[30],103[31],122[35],123[37],124[38],128[42],129[43],130[45],131[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 5 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u76(7){ d5(bb 0 insn -1) }u77(13){ d6(bb 0 insn -1) }u78(102){ d30(bb 0 insn -1) }u79(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 128 129 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 128 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(14) 7[5],13[6],102[30],103[31],122[35],123[37],124[38],128[42],129[43,44],130[45,46],131[47,48]
;; rd  gen 	(1) 100[26]
;; rd  kill	(6) 100[24,25,26,27,28,29]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130
;; rd  out 	(10) 7[5],13[6],102[30],103[31],123[37],128[42],129[43,44],130[45,46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u82(7){ d5(bb 0 insn -1) }u83(13){ d6(bb 0 insn -1) }u84(102){ d30(bb 0 insn -1) }u85(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130
;; lr  def 	 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130
;; live  gen 	 120
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[30],103[31],123[37],128[42],129[43,44],130[45,46]
;; rd  gen 	(1) 120[34]
;; rd  kill	(1) 120[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
;; rd  out 	(6) 7[5],13[6],102[30],103[31],123[37],128[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 9 8 )->[10]->( 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(7){ d5(bb 0 insn -1) }u90(13){ d6(bb 0 insn -1) }u91(102){ d30(bb 0 insn -1) }u92(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
;; lr  def 	 127 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
;; live  gen 	 127 147
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[30],103[31],123[37],128[42],129[43,44],130[45,46]
;; rd  gen 	(2) 127[39],147[55]
;; rd  kill	(4) 127[39,40,41],147[55]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(5) 7[5],13[6],102[30],103[31],127[39]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 3 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u98(7){ d5(bb 0 insn -1) }u99(13){ d6(bb 0 insn -1) }u100(102){ d30(bb 0 insn -1) }u101(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 127
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[30],103[31],123[37],128[42],129[44],130[46],131[48]
;; rd  gen 	(1) 127[41]
;; rd  kill	(3) 127[39,40,41]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(5) 7[5],13[6],102[30],103[31],127[41]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 4 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u102(7){ d5(bb 0 insn -1) }u103(13){ d6(bb 0 insn -1) }u104(102){ d30(bb 0 insn -1) }u105(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 127
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[30],103[31],123[37],128[42],129[44],130[46],131[48]
;; rd  gen 	(1) 127[40]
;; rd  kill	(3) 127[39,40,41]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(5) 7[5],13[6],102[30],103[31],127[40]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 10 12 11 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u106(7){ d5(bb 0 insn -1) }u107(13){ d6(bb 0 insn -1) }u108(102){ d30(bb 0 insn -1) }u109(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[30],103[31],127[39,40,41]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[30],103[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 13 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u112(0){ d0(bb 13 insn 122) }u113(7){ d5(bb 0 insn -1) }u114(13){ d6(bb 0 insn -1) }u115(102){ d30(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[30],103[31]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 13 insn 122) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 26 to worklist
  Adding insn 20 to worklist
  Adding insn 29 to worklist
  Adding insn 36 to worklist
  Adding insn 59 to worklist
  Adding insn 46 to worklist
  Adding insn 41 to worklist
  Adding insn 93 to worklist
  Adding insn 78 to worklist
  Adding insn 75 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 98 to worklist
  Adding insn 103 to worklist
  Adding insn 101 to worklist
  Adding insn 113 to worklist
  Adding insn 108 to worklist
  Adding insn 123 to worklist
Finished finding needed instructions:
  Adding insn 122 to worklist
Processing use of (reg 127 [ <retval> ]) in insn 122:
  Adding insn 7 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
Processing use of (reg 147) in insn 8:
  Adding insn 111 to worklist
Processing use of (reg 0 r0) in insn 123:
Processing use of (subreg (reg 123 [ state ]) 0) in insn 108:
  Adding insn 22 to worklist
Processing use of (reg 128 [ hsram ]) in insn 108:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (subreg (reg 134 [ hsram_23(D)->State ]) 0) in insn 22:
Processing use of (reg 128 [ hsram ]) in insn 113:
Processing use of (subreg (reg 147) 0) in insn 113:
Processing use of (reg 129 [ pAddress ]) in insn 101:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (subreg (reg 120 [ _9 ]) 0) in insn 103:
Processing use of (reg 130 [ pDstBuffer ]) in insn 103:
  Adding insn 4 to worklist
  Adding insn 69 to worklist
Processing use of (reg 122 [ ivtmp.84 ]) in insn 69:
  Adding insn 61 to worklist
  Adding insn 90 to worklist
Processing use of (reg 122 [ ivtmp.84 ]) in insn 90:
Processing use of (reg 130 [ pDstBuffer ]) in insn 61:
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 100 cc) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 124 [ limit ]) in insn 97:
  Adding insn 50 to worklist
Processing use of (subreg (reg 141) 0) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 131 [ BufferSize ]) in insn 49:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 129 [ pAddress ]) in insn 68:
Processing use of (subreg (reg 115 [ _3 ]) 0) in insn 71:
Processing use of (reg 122 [ ivtmp.84 ]) in insn 71:
Processing use of (reg 129 [ pAddress ]) in insn 75:
Processing use of (reg 122 [ ivtmp.84 ]) in insn 78:
Processing use of (subreg (reg 143) 0) in insn 78:
  Adding insn 76 to worklist
Processing use of (reg 117 [ _5 ]) in insn 76:
Processing use of (reg 100 cc) in insn 93:
  Adding insn 92 to worklist
Processing use of (reg 124 [ limit ]) in insn 92:
Processing use of (reg 131 [ BufferSize ]) in insn 92:
  Adding insn 85 to worklist
Processing use of (reg 131 [ BufferSize ]) in insn 85:
Processing use of (reg 128 [ hsram ]) in insn 41:
Processing use of (subreg (reg 136) 0) in insn 41:
  Adding insn 39 to worklist
Processing use of (reg 128 [ hsram ]) in insn 46:
Processing use of (subreg (reg 138) 0) in insn 46:
  Adding insn 44 to worklist
Processing use of (reg 100 cc) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 124 [ limit ]) in insn 58:
Processing use of (reg 131 [ BufferSize ]) in insn 58:
Processing use of (reg 100 cc) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 135 [ hsram_23(D)->Lock ]) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 128 [ hsram ]) in insn 34:
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 123 [ state ]) in insn 28:
Processing use of (reg 128 [ hsram ]) in insn 20:
Processing use of (reg 100 cc) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 123 [ state ]) in insn 25:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Read_16b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,6u} r102={1d,13u} r103={1d,12u} r115={1d,1u} r117={1d,1u} r120={1d,1u} r122={2d,7u} r123={1d,4u} r124={1d,4u} r127={3d,1u} r128={1d,6u} r129={2d,8u} r130={2d,4u} r131={2d,7u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r141={1d,1u} r143={1d,1u} r147={1d,2u} 
;;    total ref usage 171{56d,115u,0e} in 89{89 regular + 0 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 128 [ hsram ])
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 129 [ pAddress ])
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 130 [ pDstBuffer ])
        (reg:SI 2 r2 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pDstBuffer ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 131 [ BufferSize ])
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(note 6 5 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":439:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":440:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI psramaddress (reg/v/f:SI 129 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":440:18 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":441:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI pdestbuff (reg/v/f:SI 130 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":441:13 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":442:3 -1
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:3 -1
     (nil))
(insn 20 18 22 2 (set (reg:SI 134 [ hsram_23(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_23(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 20 23 2 (set (reg/v:SI 123 [ state ])
        (zero_extend:SI (subreg:QI (reg:SI 134 [ hsram_23(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:25 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 134 [ hsram_23(D)->State ])
        (nil)))
(debug_insn 23 22 24 2 (var_location:QI state (subreg:QI (reg/v:SI 123 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:25 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:3 -1
     (nil))
(insn 25 24 26 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 26 25 27 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 30)
(note 27 26 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ state ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(code_label 30 29 31 4 53 (nil) [1 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(insn 34 33 35 4 (set (reg:SI 135 [ hsram_23(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_23(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 35 34 36 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ hsram_23(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ hsram_23(D)->Lock ])
        (nil)))
(jump_insn 36 35 37 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 132)
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(insn 39 38 41 5 (set (reg:SI 136)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 39 42 5 (set (mem:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_23(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 136) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 42 41 43 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":452:5 -1
     (nil))
(insn 44 43 46 5 (set (reg:SI 138)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":452:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 44 47 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_23(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 138) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":452:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(debug_insn 47 46 49 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":455:5 -1
     (nil))
(insn 49 47 50 5 (set (reg:SI 141)
        (and:SI (reg/v:SI 131 [ BufferSize ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":455:11 90 {*arm_andsi3_insn}
     (nil))
(insn 50 49 51 5 (set (reg/v:SI 124 [ limit ])
        (zero_extend:SI (subreg:QI (reg:SI 141) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":455:11 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(debug_insn 51 50 52 5 (var_location:QI limit (subreg:QI (reg/v:SI 124 [ limit ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":455:11 -1
     (nil))
(debug_insn 52 51 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 -1
     (nil))
(debug_insn 53 52 54 5 (var_location:SI pdestbuff (reg/v/f:SI 130 [ pDstBuffer ])) -1
     (nil))
(debug_insn 54 53 55 5 (var_location:SI psramaddress (reg/v/f:SI 129 [ pAddress ])) -1
     (nil))
(debug_insn 55 54 56 5 (var_location:SI size (reg/v:SI 131 [ BufferSize ])) -1
     (nil))
(debug_insn 56 55 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:29 -1
     (nil))
(insn 58 56 59 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 131 [ BufferSize ])
            (reg/v:SI 124 [ limit ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 59 58 60 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 94)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 94)
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 91 6 (set (reg:SI 122 [ ivtmp.84 ])
        (plus:SI (reg/v/f:SI 130 [ pDstBuffer ])
            (const_int 4 [0x4]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 130 [ pDstBuffer ])
        (nil)))
(code_label 91 61 62 7 56 (nil) [1 uses])
(note 62 91 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 7 (var_location:SI D#5 (plus:SI (reg:SI 122 [ ivtmp.84 ])
        (const_int -4 [0xfffffffffffffffc]))) -1
     (nil))
(debug_insn 64 63 65 7 (var_location:SI pdestbuff (debug_expr:SI D#5)) -1
     (nil))
(debug_insn 65 64 66 7 (var_location:SI psramaddress (reg/v/f:SI 129 [ pAddress ])) -1
     (nil))
(debug_insn 66 65 67 7 (var_location:SI size (reg/v:SI 131 [ BufferSize ])) -1
     (nil))
(debug_insn 67 66 68 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":460:7 -1
     (nil))
(insn 68 67 69 7 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/v/f:SI 129 [ pAddress ]) [5 *psramaddress_41+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":460:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 71 7 (set (reg/v/f:SI 130 [ pDstBuffer ])
        (reg:SI 122 [ ivtmp.84 ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 69 72 7 (set (mem:HI (plus:SI (reg:SI 122 [ ivtmp.84 ])
                (const_int -4 [0xfffffffffffffffc])) [7 MEM[base: _19, offset: 4294967292B]+0 S2 A16])
        (subreg:HI (reg:SI 115 [ _3 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":460:20 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 72 71 73 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":461:7 -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI pdestbuff (plus:SI (debug_expr:SI D#5)
        (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":461:16 -1
     (nil))
(debug_insn 74 73 75 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:7 -1
     (nil))
(insn 75 74 76 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (post_inc:SI (reg/v/f:SI 129 [ pAddress ])) [5 *psramaddress_41+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 129 [ pAddress ])
        (nil)))
(insn 76 75 78 7 (set (reg:SI 143)
        (lshiftrt:SI (reg:SI 117 [ _5 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:63 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 78 76 79 7 (set (mem:HI (plus:SI (reg:SI 122 [ ivtmp.84 ])
                (const_int -2 [0xfffffffffffffffe])) [7 MEM[base: _19, offset: 4294967294B]+0 S2 A16])
        (subreg:HI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:20 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 79 78 80 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":463:7 -1
     (nil))
(debug_insn 80 79 81 7 (var_location:SI pdestbuff (reg:SI 122 [ ivtmp.84 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":463:16 -1
     (nil))
(debug_insn 81 80 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":464:7 -1
     (nil))
(debug_insn 83 81 84 7 (var_location:SI psramaddress (reg/v/f:SI 129 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":464:19 -1
     (nil))
(debug_insn 84 83 85 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:44 -1
     (nil))
(insn 85 84 86 7 (set (reg/v:SI 131 [ BufferSize ])
        (plus:SI (reg/v:SI 131 [ BufferSize ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:49 7 {*arm_addsi3}
     (nil))
(debug_insn 86 85 87 7 (var_location:SI pdestbuff (reg:SI 122 [ ivtmp.84 ])) -1
     (nil))
(debug_insn 87 86 88 7 (var_location:SI psramaddress (reg/v/f:SI 129 [ pAddress ])) -1
     (nil))
(debug_insn 88 87 89 7 (var_location:SI size (reg/v:SI 131 [ BufferSize ])) -1
     (nil))
(debug_insn 89 88 90 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:29 -1
     (nil))
(insn 90 89 92 7 (set (reg:SI 122 [ ivtmp.84 ])
        (plus:SI (reg:SI 122 [ ivtmp.84 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 7 {*arm_addsi3}
     (nil))
(insn 92 90 93 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 131 [ BufferSize ])
            (reg/v:SI 124 [ limit ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 93 92 94 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 91)
(code_label 94 93 95 8 55 (nil) [1 uses])
(note 95 94 96 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 96 95 97 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":468:5 -1
     (nil))
(insn 97 96 98 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 124 [ limit ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":468:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 124 [ limit ])
        (nil)))
(jump_insn 98 97 99 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 104)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":468:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 104)
(note 99 98 100 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":470:7 -1
     (nil))
(insn 101 100 103 9 (set (reg:SI 120 [ _9 ])
        (mem/v:SI (reg/v/f:SI 129 [ pAddress ]) [5 *psramaddress_42+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":470:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 129 [ pAddress ])
        (nil)))
(insn 103 101 104 9 (set (mem:HI (reg/v/f:SI 130 [ pDstBuffer ]) [7 *pdestbuff_44+0 S2 A16])
        (subreg:HI (reg:SI 120 [ _9 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":470:20 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 130 [ pDstBuffer ])
        (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
            (nil))))
(code_label 104 103 105 10 57 (nil) [1 uses])
(note 105 104 106 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 106 105 108 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":474:5 -1
     (nil))
(insn 108 106 109 10 (set (mem/v:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_23(D)->State+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 123 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":474:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ state ])
        (nil)))
(debug_insn 109 108 110 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 -1
     (nil))
(debug_insn 110 109 111 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 -1
     (nil))
(insn 111 110 113 10 (set (reg:SI 147)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 111 114 10 (set (mem:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_23(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ hsram ])
        (nil)))
(debug_insn 114 113 115 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 -1
     (nil))
(debug_insn 115 114 8 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":484:3 -1
     (nil))
(insn 8 115 128 10 (set (reg:SI 127 [ <retval> ])
        (reg:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":484:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 13
(code_label 128 8 127 11 58 (nil) [1 uses])
(note 127 128 7 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 7 127 132 11 (set (reg:SI 127 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":481:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 132 7 131 12 59 (nil) [1 uses])
(note 131 132 9 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 9 131 116 12 (set (reg:SI 127 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 116 9 117 13 54 (nil) [0 uses])
(note 117 116 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 122 117 123 13 (set (reg/i:SI 0 r0)
        (reg:SI 127 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":485:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ <retval> ])
        (nil)))
(insn 123 122 0 13 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":485:1 -1
     (nil))

;; Function HAL_SRAM_Write_16b (HAL_SRAM_Write_16b, funcdef_no=338, decl_uid=9267, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 17 count 14 (  1.1)


HAL_SRAM_Write_16b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,12u} r103={1d,11u} r113={1d,2u} r117={1d,1u} r118={1d,1u} r122={1d,1u} r125={1d,1u,1e} r127={1d,1u} r129={2d,7u} r130={1d,4u} r132={3d,1u} r133={1d,6u} r134={2d,10u} r135={2d,4u} r136={2d,7u} r139={1d,1u} r140={1d,1u} r143={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,2u} 
;;    total ref usage 178{61d,116u,1e} in 91{91 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,28] 102[29,29] 103[30,30] 113[31,31] 117[32,32] 118[33,33] 122[34,34] 125[35,35] 127[36,36] 129[37,38] 130[39,39] 132[40,42] 133[43,43] 134[44,45] 135[46,47] 136[48,49] 139[50,50] 140[51,51] 143[52,52] 146[53,53] 147[54,54] 148[55,55] 149[56,56] 150[57,57] 151[58,58] 152[59,59] 154[60,60] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d29(102){ }d30(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[29],103[30]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[29],103[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[29],103[30]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 10 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d29(bb 0 insn -1) }u3(103){ d30(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 133 134 135 136 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 133 134 135 136 139
;; live  kill	
;; rd  in  	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[29],103[30]
;; rd  gen 	(7) 100[28],113[31],133[43],134[45],135[47],136[49],139[50]
;; rd  kill	(14) 100[24,25,26,27,28],113[31],133[43],134[44,45],135[46,47],136[48,49],139[50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
;; rd  out 	(9) 7[5],13[6],102[29],103[30],113[31],133[43],134[45],135[47],136[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 2 )->[3]->( 11 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ d5(bb 0 insn -1) }u15(13){ d6(bb 0 insn -1) }u16(102){ d29(bb 0 insn -1) }u17(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 100 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
;; live  gen 	 100 [cc] 140
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],113[31],133[43],134[45],135[47],136[49]
;; rd  gen 	(2) 100[27],140[51]
;; rd  kill	(6) 100[24,25,26,27,28],140[51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
;; rd  out 	(9) 7[5],13[6],102[29],103[30],113[31],133[43],134[45],135[47],136[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 3 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d5(bb 0 insn -1) }u22(13){ d6(bb 0 insn -1) }u23(102){ d29(bb 0 insn -1) }u24(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 136
;; lr  def 	 100 [cc] 130 143 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
;; live  gen 	 100 [cc] 130 143 146
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],113[31],133[43],134[45],135[47],136[49]
;; rd  gen 	(4) 100[25],130[39],143[52],146[53]
;; rd  kill	(8) 100[24,25,26,27,28],130[39],143[52],146[53]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 134 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 134 135 136
;; rd  out 	(9) 7[5],13[6],102[29],103[30],130[39],133[43],134[45],135[47],136[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u38(7){ d5(bb 0 insn -1) }u39(13){ d6(bb 0 insn -1) }u40(102){ d29(bb 0 insn -1) }u41(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 134 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 134 135 136
;; live  gen 	 129
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],130[39],133[43],134[45],135[47],136[49]
;; rd  gen 	(1) 129[38]
;; rd  kill	(2) 129[37,38]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 133 134 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 133 134 136
;; rd  out 	(9) 7[5],13[6],102[29],103[30],129[38],130[39],133[43],134[45],136[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 5 6 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(7){ d5(bb 0 insn -1) }u44(13){ d6(bb 0 insn -1) }u45(102){ d29(bb 0 insn -1) }u46(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 133 134 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 134 136
;; lr  def 	 100 [cc] 117 118 122 129 134 135 136 147 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 133 134 136
;; live  gen 	 100 [cc] 117 118 122 129 134 135 136 147 148
;; live  kill	
;; rd  in  	(19) 7[5],13[6],100[24],102[29],103[30],117[32],118[33],122[34],129[37,38],130[39],133[43],134[44,45],135[46],136[48,49],147[54],148[55]
;; rd  gen 	(10) 100[24],117[32],118[33],122[34],129[37],134[44],135[46],136[48],147[54],148[55]
;; rd  kill	(18) 100[24,25,26,27,28],117[32],118[33],122[34],129[37,38],134[44,45],135[46,47],136[48,49],147[54],148[55]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 133 134 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 133 134 135 136
;; rd  out 	(10) 7[5],13[6],102[29],103[30],129[37],130[39],133[43],134[44],135[46],136[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 4 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u72(7){ d5(bb 0 insn -1) }u73(13){ d6(bb 0 insn -1) }u74(102){ d29(bb 0 insn -1) }u75(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(13) 7[5],13[6],102[29],103[30],129[37],130[39],133[43],134[44,45],135[46,47],136[48,49]
;; rd  gen 	(1) 100[26]
;; rd  kill	(5) 100[24,25,26,27,28]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135
;; rd  out 	(9) 7[5],13[6],102[29],103[30],133[43],134[44,45],135[46,47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u78(7){ d5(bb 0 insn -1) }u79(13){ d6(bb 0 insn -1) }u80(102){ d29(bb 0 insn -1) }u81(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  def 	 125 127 149 150 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135
;; live  gen 	 125 127 149 150 151
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],133[43],134[44,45],135[46,47]
;; rd  gen 	(5) 125[35],127[36],149[56],150[57],151[58]
;; rd  kill	(5) 125[35],127[36],149[56],150[57],151[58]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[29],103[30],133[43]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 8 7 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u91(7){ d5(bb 0 insn -1) }u92(13){ d6(bb 0 insn -1) }u93(102){ d29(bb 0 insn -1) }u94(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 132 152 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 132 152 154
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],133[43],134[44,45],135[46,47]
;; rd  gen 	(3) 132[40],152[59],154[60]
;; rd  kill	(5) 132[40,41,42],152[59],154[60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; rd  out 	(5) 7[5],13[6],102[29],103[30],132[40]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 2 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u100(7){ d5(bb 0 insn -1) }u101(13){ d6(bb 0 insn -1) }u102(102){ d29(bb 0 insn -1) }u103(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 132
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],113[31],133[43],134[45],135[47],136[49]
;; rd  gen 	(1) 132[42]
;; rd  kill	(3) 132[40,41,42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; rd  out 	(5) 7[5],13[6],102[29],103[30],132[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 3 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u104(7){ d5(bb 0 insn -1) }u105(13){ d6(bb 0 insn -1) }u106(102){ d29(bb 0 insn -1) }u107(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 132
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],113[31],133[43],134[45],135[47],136[49]
;; rd  gen 	(1) 132[41]
;; rd  kill	(3) 132[40,41,42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; rd  out 	(5) 7[5],13[6],102[29],103[30],132[41]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 9 11 10 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u108(7){ d5(bb 0 insn -1) }u109(13){ d6(bb 0 insn -1) }u110(102){ d29(bb 0 insn -1) }u111(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[29],103[30],132[40,41,42]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[29],103[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u114(0){ d0(bb 12 insn 120) }u115(7){ d5(bb 0 insn -1) }u116(13){ d6(bb 0 insn -1) }u117(102){ d29(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[29],103[30]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 12 insn 120) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 20 to worklist
  Adding insn 30 to worklist
  Adding insn 53 to worklist
  Adding insn 40 to worklist
  Adding insn 35 to worklist
  Adding insn 87 to worklist
  Adding insn 72 to worklist
  Adding insn 68 to worklist
  Adding insn 64 to worklist
  Adding insn 92 to worklist
  Adding insn 100 to worklist
  Adding insn 95 to worklist
  Adding insn 111 to worklist
  Adding insn 106 to worklist
  Adding insn 121 to worklist
Finished finding needed instructions:
  Adding insn 120 to worklist
Processing use of (reg 132 [ <retval> ]) in insn 120:
  Adding insn 7 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
Processing use of (reg 154) in insn 8:
  Adding insn 109 to worklist
Processing use of (reg 0 r0) in insn 121:
Processing use of (reg 133 [ hsram ]) in insn 106:
  Adding insn 2 to worklist
Processing use of (subreg (reg 152) 0) in insn 106:
  Adding insn 104 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 133 [ hsram ]) in insn 111:
Processing use of (subreg (reg 154) 0) in insn 111:
Processing use of (reg 134 [ pAddress ]) in insn 95:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 127 [ _16 ]) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 134 [ pAddress ]) in insn 100:
Processing use of (reg 149 [ *psrcbuff_49 ]) in insn 99:
  Adding insn 96 to worklist
Processing use of (reg 150) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 125 [ _14 ]) in insn 98:
Processing use of (reg 151) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 135 [ pSrcBuffer ]) in insn 96:
  Adding insn 4 to worklist
  Adding insn 62 to worklist
Processing use of (reg 129 [ ivtmp.100 ]) in insn 62:
  Adding insn 55 to worklist
  Adding insn 84 to worklist
Processing use of (reg 129 [ ivtmp.100 ]) in insn 84:
Processing use of (reg 135 [ pSrcBuffer ]) in insn 55:
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 100 cc) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 130 [ limit ]) in insn 91:
  Adding insn 44 to worklist
Processing use of (subreg (reg 146) 0) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 136 [ BufferSize ]) in insn 43:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 117 [ _5 ]) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 134 [ pAddress ]) in insn 64:
Processing use of (reg 129 [ ivtmp.100 ]) in insn 63:
Processing use of (reg 134 [ pAddress ]) in insn 68:
Processing use of (reg 122 [ _10 ]) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 134 [ pAddress ]) in insn 72:
Processing use of (reg 118 [ _6 ]) in insn 71:
Processing use of (reg 148) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 147 [ MEM[base: _17, offset: 4294967294B] ]) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 129 [ ivtmp.100 ]) in insn 69:
Processing use of (reg 100 cc) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 130 [ limit ]) in insn 86:
Processing use of (reg 136 [ BufferSize ]) in insn 86:
  Adding insn 79 to worklist
Processing use of (reg 136 [ BufferSize ]) in insn 79:
Processing use of (subreg (reg 113 [ _1 ]) 0) in insn 35:
  Adding insn 22 to worklist
Processing use of (reg 133 [ hsram ]) in insn 35:
Processing use of (subreg (reg 139 [ hsram_28(D)->State ]) 0) in insn 22:
Processing use of (reg 133 [ hsram ]) in insn 40:
Processing use of (subreg (reg 143) 0) in insn 40:
  Adding insn 38 to worklist
Processing use of (reg 100 cc) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 130 [ limit ]) in insn 52:
Processing use of (reg 136 [ BufferSize ]) in insn 52:
Processing use of (reg 100 cc) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 140 [ hsram_28(D)->Lock ]) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 133 [ hsram ]) in insn 28:
Processing use of (reg 133 [ hsram ]) in insn 20:
Processing use of (reg 100 cc) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 113 [ _1 ]) in insn 23:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Write_16b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,12u} r103={1d,11u} r113={1d,2u} r117={1d,1u} r118={1d,1u} r122={1d,1u} r125={1d,1u,1e} r127={1d,1u} r129={2d,7u} r130={1d,4u} r132={3d,1u} r133={1d,6u} r134={2d,10u} r135={2d,4u} r136={2d,7u} r139={1d,1u} r140={1d,1u} r143={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,2u} 
;;    total ref usage 178{61d,116u,1e} in 91{91 regular + 0 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 133 [ hsram ])
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 134 [ pAddress ])
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 135 [ pSrcBuffer ])
        (reg:SI 2 r2 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pSrcBuffer ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 136 [ BufferSize ])
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(note 6 5 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":499:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":500:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI psramaddress (reg/v/f:SI 134 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":500:18 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":501:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI psrcbuff (reg/v/f:SI 135 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":501:13 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":502:3 -1
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:3 -1
     (nil))
(insn 20 18 22 2 (set (reg:SI 139 [ hsram_28(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_28(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 20 23 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 139 [ hsram_28(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 139 [ hsram_28(D)->State ])
        (nil)))
(insn 23 22 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 126)
(note 25 24 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(insn 28 27 29 3 (set (reg:SI 140 [ hsram_28(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_28(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 29 28 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ hsram_28(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ hsram_28(D)->Lock ])
        (nil)))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 130)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 130)
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(insn 35 32 36 4 (set (mem:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_28(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":511:5 -1
     (nil))
(insn 38 37 40 4 (set (reg:SI 143)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":511:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 38 41 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_28(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":511:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 41 40 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":514:5 -1
     (nil))
(insn 43 41 44 4 (set (reg:SI 146)
        (and:SI (reg/v:SI 136 [ BufferSize ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":514:11 90 {*arm_andsi3_insn}
     (nil))
(insn 44 43 45 4 (set (reg/v:SI 130 [ limit ])
        (zero_extend:SI (subreg:QI (reg:SI 146) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":514:11 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(debug_insn 45 44 46 4 (var_location:QI limit (subreg:QI (reg/v:SI 130 [ limit ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":514:11 -1
     (nil))
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 -1
     (nil))
(debug_insn 47 46 48 4 (var_location:SI psrcbuff (reg/v/f:SI 135 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 48 47 49 4 (var_location:SI psramaddress (reg/v/f:SI 134 [ pAddress ])) -1
     (nil))
(debug_insn 49 48 50 4 (var_location:SI size (reg/v:SI 136 [ BufferSize ])) -1
     (nil))
(debug_insn 50 49 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:29 -1
     (nil))
(insn 52 50 53 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 136 [ BufferSize ])
            (reg/v:SI 130 [ limit ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 88)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 85 5 (set (reg:SI 129 [ ivtmp.100 ])
        (plus:SI (reg/v/f:SI 135 [ pSrcBuffer ])
            (const_int 4 [0x4]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ pSrcBuffer ])
        (nil)))
(code_label 85 55 56 6 71 (nil) [1 uses])
(note 56 85 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 6 (var_location:SI D#6 (plus:SI (reg:SI 129 [ ivtmp.100 ])
        (const_int -4 [0xfffffffffffffffc]))) -1
     (nil))
(debug_insn 58 57 59 6 (var_location:SI psrcbuff (debug_expr:SI D#6)) -1
     (nil))
(debug_insn 59 58 60 6 (var_location:SI psramaddress (reg/v/f:SI 134 [ pAddress ])) -1
     (nil))
(debug_insn 60 59 61 6 (var_location:SI size (reg/v:SI 136 [ BufferSize ])) -1
     (nil))
(debug_insn 61 60 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":519:7 -1
     (nil))
(insn 62 61 63 6 (set (reg/v/f:SI 135 [ pSrcBuffer ])
        (reg:SI 129 [ ivtmp.100 ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 6 (set (reg:SI 117 [ _5 ])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 129 [ ivtmp.100 ])
                    (const_int -4 [0xfffffffffffffffc])) [7 MEM[base: _17, offset: 4294967292B]+0 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":519:23 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 64 63 65 6 (set (mem/v:SI (reg/v/f:SI 134 [ pAddress ]) [5 *psramaddress_45+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":519:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 65 64 66 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":520:7 -1
     (nil))
(debug_insn 66 65 67 6 (var_location:SI psrcbuff (plus:SI (debug_expr:SI D#6)
        (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":520:15 -1
     (nil))
(debug_insn 67 66 68 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:7 -1
     (nil))
(insn 68 67 69 6 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/v/f:SI 134 [ pAddress ]) [5 *psramaddress_45+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 6 (set (reg:SI 147 [ MEM[base: _17, offset: 4294967294B] ])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 129 [ ivtmp.100 ])
                    (const_int -2 [0xfffffffffffffffe])) [7 MEM[base: _17, offset: 4294967294B]+0 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:25 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 70 69 71 6 (set (reg:SI 148)
        (ashift:SI (reg:SI 147 [ MEM[base: _17, offset: 4294967294B] ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:47 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 147 [ MEM[base: _17, offset: 4294967294B] ])
        (nil)))
(insn 71 70 72 6 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 148)
            (reg:SI 118 [ _6 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
            (nil))))
(insn 72 71 73 6 (set (mem/v:SI (post_inc:SI (reg/v/f:SI 134 [ pAddress ])) [5 *psramaddress_45+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 134 [ pAddress ])
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(debug_insn 73 72 74 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":522:7 -1
     (nil))
(debug_insn 74 73 75 6 (var_location:SI psrcbuff (reg:SI 129 [ ivtmp.100 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":522:15 -1
     (nil))
(debug_insn 75 74 77 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":523:7 -1
     (nil))
(debug_insn 77 75 78 6 (var_location:SI psramaddress (reg/v/f:SI 134 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":523:19 -1
     (nil))
(debug_insn 78 77 79 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:44 -1
     (nil))
(insn 79 78 80 6 (set (reg/v:SI 136 [ BufferSize ])
        (plus:SI (reg/v:SI 136 [ BufferSize ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:49 7 {*arm_addsi3}
     (nil))
(debug_insn 80 79 81 6 (var_location:SI psrcbuff (reg:SI 129 [ ivtmp.100 ])) -1
     (nil))
(debug_insn 81 80 82 6 (var_location:SI psramaddress (reg/v/f:SI 134 [ pAddress ])) -1
     (nil))
(debug_insn 82 81 83 6 (var_location:SI size (reg/v:SI 136 [ BufferSize ])) -1
     (nil))
(debug_insn 83 82 84 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:29 -1
     (nil))
(insn 84 83 86 6 (set (reg:SI 129 [ ivtmp.100 ])
        (plus:SI (reg:SI 129 [ ivtmp.100 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 7 {*arm_addsi3}
     (nil))
(insn 86 84 87 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 136 [ BufferSize ])
            (reg/v:SI 130 [ limit ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 87 86 88 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 85)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 85)
(code_label 88 87 89 7 70 (nil) [1 uses])
(note 89 88 90 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 91 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":527:5 -1
     (nil))
(insn 91 90 92 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ limit ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":527:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 130 [ limit ])
        (nil)))
(jump_insn 92 91 93 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":527:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 101)
(note 93 92 94 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:7 -1
     (nil))
(insn 95 94 96 8 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (reg/v/f:SI 134 [ pAddress ]) [5 *psramaddress_47+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:65 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 97 8 (set (reg:SI 149 [ *psrcbuff_49 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 135 [ pSrcBuffer ]) [7 *psrcbuff_49+0 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:46 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ pSrcBuffer ])
        (nil)))
(insn 97 96 98 8 (set (reg:SI 151)
        (const_int -65536 [0xffffffffffff0000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:80 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 99 8 (set (reg:SI 150)
        (and:SI (reg:SI 125 [ _14 ])
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:80 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 125 [ _14 ])
                    (const_int -65536 [0xffffffffffff0000]))
                (nil)))))
(insn 99 98 100 8 (set (reg:SI 127 [ _16 ])
        (ior:SI (reg:SI 149 [ *psrcbuff_49 ])
            (reg:SI 150))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:61 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg:SI 149 [ *psrcbuff_49 ])
            (nil))))
(insn 100 99 101 8 (set (mem/v:SI (reg/v/f:SI 134 [ pAddress ]) [5 *psramaddress_47+0 S4 A32])
        (reg:SI 127 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ pAddress ])
        (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
            (nil))))
(code_label 101 100 102 9 72 (nil) [1 uses])
(note 102 101 103 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":533:5 -1
     (nil))
(insn 104 103 106 9 (set (reg:SI 152)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":533:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 104 107 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_28(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 152) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":533:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(debug_insn 107 106 108 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 -1
     (nil))
(debug_insn 108 107 109 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 -1
     (nil))
(insn 109 108 111 9 (set (reg:SI 154)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 109 112 9 (set (mem:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_28(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 154) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 133 [ hsram ])
        (nil)))
(debug_insn 112 111 113 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 -1
     (nil))
(debug_insn 113 112 8 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":543:3 -1
     (nil))
(insn 8 113 126 9 (set (reg:SI 132 [ <retval> ])
        (reg:SI 154)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":543:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 12
(code_label 126 8 125 10 73 (nil) [1 uses])
(note 125 126 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 125 130 10 (set (reg:SI 132 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":540:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 130 7 129 11 74 (nil) [1 uses])
(note 129 130 9 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 9 129 114 11 (set (reg:SI 132 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 114 9 115 12 69 (nil) [0 uses])
(note 115 114 120 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 120 115 121 12 (set (reg/i:SI 0 r0)
        (reg:SI 132 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":544:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ <retval> ])
        (nil)))
(insn 121 120 0 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":544:1 -1
     (nil))

;; Function HAL_SRAM_Read_32b (HAL_SRAM_Read_32b, funcdef_no=339, decl_uid=9272, cgraph_uid=343, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 12 (  1.1)


HAL_SRAM_Read_32b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,10u} r103={1d,9u} r114={1d,1u} r115={1d,4u} r116={3d,1u} r117={1d,5u} r118={2d,6u} r119={2d,6u} r120={2d,6u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r128={1d,2u} 
;;    total ref usage 131{47d,84u,0e} in 66{66 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,28] 102[29,29] 103[30,30] 114[31,31] 115[32,32] 116[33,35] 117[36,36] 118[37,38] 119[39,40] 120[41,42] 123[43,43] 124[44,44] 125[45,45] 128[46,46] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d29(102){ }d30(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[29],103[30]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[29],103[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[29],103[30]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d29(bb 0 insn -1) }u3(103){ d30(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 117 118 119 120 123
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 117 118 119 120 123
;; live  kill	
;; rd  in  	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[29],103[30]
;; rd  gen 	(7) 100[28],115[32],117[36],118[38],119[40],120[42],123[43]
;; rd  kill	(14) 100[24,25,26,27,28],115[32],117[36],118[37,38],119[39,40],120[41,42],123[43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; rd  out 	(9) 7[5],13[6],102[29],103[30],115[32],117[36],118[38],119[40],120[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 2 )->[3]->( 4 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ d5(bb 0 insn -1) }u16(13){ d6(bb 0 insn -1) }u17(102){ d29(bb 0 insn -1) }u18(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],115[32],117[36],118[38],119[40],120[42]
;; rd  gen 	(1) 100[27]
;; rd  kill	(5) 100[24,25,26,27,28]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; rd  out 	(9) 7[5],13[6],102[29],103[30],115[32],117[36],118[38],119[40],120[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 2 3 )->[4]->( 9 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d5(bb 0 insn -1) }u22(13){ d6(bb 0 insn -1) }u23(102){ d29(bb 0 insn -1) }u24(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  gen 	 100 [cc] 124
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],115[32],117[36],118[38],119[40],120[42]
;; rd  gen 	(2) 100[26],124[44]
;; rd  kill	(6) 100[24,25,26,27,28],124[44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; rd  out 	(9) 7[5],13[6],102[29],103[30],115[32],117[36],118[38],119[40],120[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ d5(bb 0 insn -1) }u29(13){ d6(bb 0 insn -1) }u30(102){ d29(bb 0 insn -1) }u31(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 120
;; lr  def 	 100 [cc] 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  gen 	 100 [cc] 125
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],115[32],117[36],118[38],119[40],120[42]
;; rd  gen 	(2) 100[25],125[45]
;; rd  kill	(6) 100[24,25,26,27,28],125[45]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; rd  out 	(9) 7[5],13[6],102[29],103[30],115[32],117[36],118[38],119[40],120[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 5 6 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(7){ d5(bb 0 insn -1) }u40(13){ d6(bb 0 insn -1) }u41(102){ d29(bb 0 insn -1) }u42(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120
;; lr  def 	 100 [cc] 114 118 119 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  gen 	 100 [cc] 114 118 119 120
;; live  kill	
;; rd  in  	(14) 7[5],13[6],100[24],102[29],103[30],114[31],115[32],117[36],118[37,38],119[39,40],120[41,42]
;; rd  gen 	(5) 100[24],114[31],118[37],119[39],120[41]
;; rd  kill	(12) 100[24,25,26,27,28],114[31],118[37,38],119[39,40],120[41,42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; rd  out 	(9) 7[5],13[6],102[29],103[30],115[32],117[36],118[37],119[39],120[41]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 5 6 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u59(7){ d5(bb 0 insn -1) }u60(13){ d6(bb 0 insn -1) }u61(102){ d29(bb 0 insn -1) }u62(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  def 	 116 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; live  gen 	 116 128
;; live  kill	
;; rd  in  	(12) 7[5],13[6],102[29],103[30],115[32],117[36],118[37,38],119[39,40],120[41,42]
;; rd  gen 	(2) 116[33],128[46]
;; rd  kill	(4) 116[33,34,35],128[46]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[5],13[6],102[29],103[30],116[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 3 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u68(7){ d5(bb 0 insn -1) }u69(13){ d6(bb 0 insn -1) }u70(102){ d29(bb 0 insn -1) }u71(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 116
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],115[32],117[36],118[38],119[40],120[42]
;; rd  gen 	(1) 116[35]
;; rd  kill	(3) 116[33,34,35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[5],13[6],102[29],103[30],116[35]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 4 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u72(7){ d5(bb 0 insn -1) }u73(13){ d6(bb 0 insn -1) }u74(102){ d29(bb 0 insn -1) }u75(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 116
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[29],103[30],115[32],117[36],118[38],119[40],120[42]
;; rd  gen 	(1) 116[34]
;; rd  kill	(3) 116[33,34,35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[5],13[6],102[29],103[30],116[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 7 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u76(7){ d5(bb 0 insn -1) }u77(13){ d6(bb 0 insn -1) }u78(102){ d29(bb 0 insn -1) }u79(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[29],103[30],116[33,34,35]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[29],103[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u82(0){ d0(bb 10 insn 90) }u83(7){ d5(bb 0 insn -1) }u84(13){ d6(bb 0 insn -1) }u85(102){ d29(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[29],103[30]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 10 insn 90) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 19 to worklist
  Adding insn 28 to worklist
  Adding insn 35 to worklist
  Adding insn 49 to worklist
  Adding insn 42 to worklist
  Adding insn 71 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 81 to worklist
  Adding insn 76 to worklist
  Adding insn 91 to worklist
Finished finding needed instructions:
  Adding insn 90 to worklist
Processing use of (reg 116 [ <retval> ]) in insn 90:
  Adding insn 7 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
Processing use of (reg 128) in insn 8:
  Adding insn 79 to worklist
Processing use of (reg 0 r0) in insn 91:
Processing use of (subreg (reg 115 [ state ]) 0) in insn 76:
  Adding insn 21 to worklist
Processing use of (reg 117 [ hsram ]) in insn 76:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (subreg (reg 123 [ hsram_12(D)->State ]) 0) in insn 21:
Processing use of (reg 117 [ hsram ]) in insn 81:
Processing use of (subreg (reg 128) 0) in insn 81:
Processing use of (reg 118 [ pAddress ]) in insn 55:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 114 [ _2 ]) in insn 56:
Processing use of (reg 119 [ pDstBuffer ]) in insn 56:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 100 cc) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 120 [ BufferSize ]) in insn 70:
  Adding insn 64 to worklist
Processing use of (reg 120 [ BufferSize ]) in insn 64:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 117 [ hsram ]) in insn 42:
Processing use of (subreg (reg 125) 0) in insn 42:
  Adding insn 40 to worklist
Processing use of (reg 100 cc) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 120 [ BufferSize ]) in insn 48:
Processing use of (reg 100 cc) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 124 [ hsram_12(D)->Lock ]) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 117 [ hsram ]) in insn 33:
Processing use of (reg 100 cc) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 115 [ state ]) in insn 27:
Processing use of (reg 117 [ hsram ]) in insn 19:
Processing use of (reg 100 cc) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 115 [ state ]) in insn 24:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Read_32b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,10u} r103={1d,9u} r114={1d,1u} r115={1d,4u} r116={3d,1u} r117={1d,5u} r118={2d,6u} r119={2d,6u} r120={2d,6u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r128={1d,2u} 
;;    total ref usage 131{47d,84u,0e} in 66{66 regular + 0 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 117 [ hsram ])
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 118 [ pAddress ])
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 119 [ pDstBuffer ])
        (reg:SI 2 r2 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pDstBuffer ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 120 [ BufferSize ])
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(note 6 5 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":558:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":559:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":559:18 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":560:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI pdestbuff (reg/v/f:SI 119 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":560:13 -1
     (nil))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:3 -1
     (nil))
(insn 19 17 21 2 (set (reg:SI 123 [ hsram_12(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 19 22 2 (set (reg/v:SI 115 [ state ])
        (zero_extend:SI (subreg:QI (reg:SI 123 [ hsram_12(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:25 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ hsram_12(D)->State ])
        (nil)))
(debug_insn 22 21 23 2 (var_location:QI state (subreg:QI (reg/v:SI 115 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:25 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:3 -1
     (nil))
(insn 24 23 25 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 29)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ state ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(code_label 29 28 30 4 81 (nil) [1 uses])
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(insn 33 32 34 4 (set (reg:SI 124 [ hsram_12(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 33 35 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ hsram_12(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ hsram_12(D)->Lock ])
        (nil)))
(jump_insn 35 34 36 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 100)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 100)
(note 36 35 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(debug_insn 39 38 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":570:5 -1
     (nil))
(insn 40 39 42 5 (set (reg:SI 125)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":570:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 40 43 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":570:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 43 42 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 -1
     (nil))
(debug_insn 44 43 45 5 (var_location:SI pdestbuff (reg/v/f:SI 119 [ pDstBuffer ])) -1
     (nil))
(debug_insn 45 44 46 5 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 46 45 47 5 (var_location:SI size (reg/v:SI 120 [ BufferSize ])) -1
     (nil))
(debug_insn 47 46 48 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:29 -1
     (nil))
(insn 48 47 49 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 120 [ BufferSize ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 49 48 69 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 72)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 72)
(code_label 69 49 50 6 84 (nil) [1 uses])
(note 50 69 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 6 (var_location:SI pdestbuff (reg/v/f:SI 119 [ pDstBuffer ])) -1
     (nil))
(debug_insn 52 51 53 6 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 53 52 54 6 (var_location:SI size (reg/v:SI 120 [ BufferSize ])) -1
     (nil))
(debug_insn 54 53 55 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":575:7 -1
     (nil))
(insn 55 54 56 6 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (post_inc:SI (reg/v/f:SI 118 [ pAddress ])) [5 *psramaddress_27+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":575:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 118 [ pAddress ])
        (nil)))
(insn 56 55 57 6 (set (mem:SI (post_inc:SI (reg/v/f:SI 119 [ pDstBuffer ])) [5 MEM[base: pdestbuff_25, offset: 0B]+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":575:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 119 [ pDstBuffer ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 57 56 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":576:7 -1
     (nil))
(debug_insn 59 57 60 6 (var_location:SI pdestbuff (reg/v/f:SI 119 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":576:16 -1
     (nil))
(debug_insn 60 59 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":577:7 -1
     (nil))
(debug_insn 62 60 63 6 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":577:19 -1
     (nil))
(debug_insn 63 62 64 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:41 -1
     (nil))
(insn 64 63 65 6 (set (reg/v:SI 120 [ BufferSize ])
        (plus:SI (reg/v:SI 120 [ BufferSize ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:45 7 {*arm_addsi3}
     (nil))
(debug_insn 65 64 66 6 (var_location:SI pdestbuff (reg/v/f:SI 119 [ pDstBuffer ])) -1
     (nil))
(debug_insn 66 65 67 6 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 67 66 68 6 (var_location:SI size (reg/v:SI 120 [ BufferSize ])) -1
     (nil))
(debug_insn 68 67 70 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:29 -1
     (nil))
(insn 70 68 71 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 120 [ BufferSize ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 71 70 72 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 69)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 69)
(code_label 72 71 73 7 83 (nil) [1 uses])
(note 73 72 74 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 76 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":581:5 -1
     (nil))
(insn 76 74 77 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 115 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":581:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 115 [ state ])
        (nil)))
(debug_insn 77 76 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 -1
     (nil))
(debug_insn 78 77 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 -1
     (nil))
(insn 79 78 81 7 (set (reg:SI 128)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 79 82 7 (set (mem:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hsram ])
        (nil)))
(debug_insn 82 81 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 -1
     (nil))
(debug_insn 83 82 8 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":591:3 -1
     (nil))
(insn 8 83 96 7 (set (reg:SI 116 [ <retval> ])
        (reg:SI 128)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":591:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 10
(code_label 96 8 95 8 85 (nil) [1 uses])
(note 95 96 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 95 100 8 (set (reg:SI 116 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":588:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 10
(code_label 100 7 99 9 86 (nil) [1 uses])
(note 99 100 9 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 9 99 84 9 (set (reg:SI 116 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 84 9 85 10 82 (nil) [0 uses])
(note 85 84 90 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 90 85 91 10 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":592:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (nil)))
(insn 91 90 0 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":592:1 -1
     (nil))

;; Function HAL_SRAM_Write_32b (HAL_SRAM_Write_32b, funcdef_no=340, decl_uid=9277, cgraph_uid=344, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 11 (  1.1)


HAL_SRAM_Write_32b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,9u} r13={1d,9u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,9u} r103={1d,8u} r113={1d,1u} r115={1d,1u} r116={3d,1u} r117={1d,5u} r118={2d,6u} r119={2d,6u} r120={2d,6u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r129={1d,2u} 
;;    total ref usage 124{47d,77u,0e} in 63{63 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,27] 102[28,28] 103[29,29] 113[30,30] 115[31,31] 116[32,34] 117[35,35] 118[36,37] 119[38,39] 120[40,41] 123[42,42] 124[43,43] 125[44,44] 127[45,45] 129[46,46] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d28(bb 0 insn -1) }u3(103){ d29(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 117 118 119 120 123
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 117 118 119 120 123
;; live  kill	
;; rd  in  	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[28],103[29]
;; rd  gen 	(7) 100[27],113[30],117[35],118[37],119[39],120[41],123[42]
;; rd  kill	(13) 100[24,25,26,27],113[30],117[35],118[36,37],119[38,39],120[40,41],123[42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; rd  out 	(8) 7[5],13[6],102[28],103[29],117[35],118[37],119[39],120[41]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[3]->( 8 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ d5(bb 0 insn -1) }u15(13){ d6(bb 0 insn -1) }u16(102){ d28(bb 0 insn -1) }u17(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; live  gen 	 100 [cc] 124
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],117[35],118[37],119[39],120[41]
;; rd  gen 	(2) 100[26],124[43]
;; rd  kill	(5) 100[24,25,26,27],124[43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; rd  out 	(8) 7[5],13[6],102[28],103[29],117[35],118[37],119[39],120[41]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d5(bb 0 insn -1) }u22(13){ d6(bb 0 insn -1) }u23(102){ d28(bb 0 insn -1) }u24(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 120
;; lr  def 	 100 [cc] 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; live  gen 	 100 [cc] 125
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],117[35],118[37],119[39],120[41]
;; rd  gen 	(2) 100[25],125[44]
;; rd  kill	(5) 100[24,25,26,27],125[44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; rd  out 	(8) 7[5],13[6],102[28],103[29],117[35],118[37],119[39],120[41]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 5 )->[5]->( 5 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(7){ d5(bb 0 insn -1) }u33(13){ d6(bb 0 insn -1) }u34(102){ d28(bb 0 insn -1) }u35(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120
;; lr  def 	 100 [cc] 115 118 119 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; live  gen 	 100 [cc] 115 118 119 120
;; live  kill	
;; rd  in  	(13) 7[5],13[6],100[24],102[28],103[29],115[31],117[35],118[36,37],119[38,39],120[40,41]
;; rd  gen 	(5) 100[24],115[31],118[36],119[38],120[40]
;; rd  kill	(11) 100[24,25,26,27],115[31],118[36,37],119[38,39],120[40,41]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; rd  out 	(8) 7[5],13[6],102[28],103[29],117[35],118[36],119[38],120[40]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 5 )->[6]->( 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(7){ d5(bb 0 insn -1) }u53(13){ d6(bb 0 insn -1) }u54(102){ d28(bb 0 insn -1) }u55(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 116 127 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 116 127 129
;; live  kill	
;; rd  in  	(11) 7[5],13[6],102[28],103[29],117[35],118[36,37],119[38,39],120[40,41]
;; rd  gen 	(3) 116[32],127[45],129[46]
;; rd  kill	(5) 116[32,33,34],127[45],129[46]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[5],13[6],102[28],103[29],116[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(7){ d5(bb 0 insn -1) }u62(13){ d6(bb 0 insn -1) }u63(102){ d28(bb 0 insn -1) }u64(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 116
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],117[35],118[37],119[39],120[41]
;; rd  gen 	(1) 116[34]
;; rd  kill	(3) 116[32,33,34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[5],13[6],102[28],103[29],116[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(7){ d5(bb 0 insn -1) }u66(13){ d6(bb 0 insn -1) }u67(102){ d28(bb 0 insn -1) }u68(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 116
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],117[35],118[37],119[39],120[41]
;; rd  gen 	(1) 116[33]
;; rd  kill	(3) 116[32,33,34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[5],13[6],102[28],103[29],116[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 6 8 7 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u69(7){ d5(bb 0 insn -1) }u70(13){ d6(bb 0 insn -1) }u71(102){ d28(bb 0 insn -1) }u72(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[28],103[29],116[32,33,34]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u75(0){ d0(bb 9 insn 85) }u76(7){ d5(bb 0 insn -1) }u77(13){ d6(bb 0 insn -1) }u78(102){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[28],103[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 9 insn 85) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 29 to worklist
  Adding insn 43 to worklist
  Adding insn 36 to worklist
  Adding insn 65 to worklist
  Adding insn 50 to worklist
  Adding insn 76 to worklist
  Adding insn 71 to worklist
  Adding insn 86 to worklist
Finished finding needed instructions:
  Adding insn 85 to worklist
Processing use of (reg 116 [ <retval> ]) in insn 85:
  Adding insn 7 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
Processing use of (reg 129) in insn 8:
  Adding insn 74 to worklist
Processing use of (reg 0 r0) in insn 86:
Processing use of (reg 117 [ hsram ]) in insn 71:
  Adding insn 2 to worklist
Processing use of (subreg (reg 127) 0) in insn 71:
  Adding insn 69 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 117 [ hsram ]) in insn 76:
Processing use of (subreg (reg 129) 0) in insn 76:
Processing use of (reg 115 [ _3 ]) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 118 [ pAddress ]) in insn 50:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 119 [ pSrcBuffer ]) in insn 49:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 100 cc) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 120 [ BufferSize ]) in insn 64:
  Adding insn 58 to worklist
Processing use of (reg 120 [ BufferSize ]) in insn 58:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 117 [ hsram ]) in insn 36:
Processing use of (subreg (reg 125) 0) in insn 36:
  Adding insn 34 to worklist
Processing use of (reg 100 cc) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 120 [ BufferSize ]) in insn 42:
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 124 [ hsram_13(D)->Lock ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 117 [ hsram ]) in insn 27:
Processing use of (reg 117 [ hsram ]) in insn 19:
Processing use of (reg 100 cc) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 113 [ _1 ]) in insn 22:
  Adding insn 21 to worklist
Processing use of (subreg (reg 123 [ hsram_13(D)->State ]) 0) in insn 21:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Write_32b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,9u} r13={1d,9u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,9u} r103={1d,8u} r113={1d,1u} r115={1d,1u} r116={3d,1u} r117={1d,5u} r118={2d,6u} r119={2d,6u} r120={2d,6u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r129={1d,2u} 
;;    total ref usage 124{47d,77u,0e} in 63{63 regular + 0 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 117 [ hsram ])
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 118 [ pAddress ])
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 119 [ pSrcBuffer ])
        (reg:SI 2 r2 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pSrcBuffer ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 120 [ BufferSize ])
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(note 6 5 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":606:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":607:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":607:18 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":608:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI psrcbuff (reg/v/f:SI 119 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":608:13 -1
     (nil))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:3 -1
     (nil))
(insn 19 17 21 2 (set (reg:SI 123 [ hsram_13(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 19 22 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 123 [ hsram_13(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ hsram_13(D)->State ])
        (nil)))
(insn 22 21 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 91)
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 124 [ hsram_13(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ hsram_13(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ hsram_13(D)->Lock ])
        (nil)))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 95)
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":617:5 -1
     (nil))
(insn 34 33 36 4 (set (reg:SI 125)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":617:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 34 37 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":617:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 -1
     (nil))
(debug_insn 38 37 39 4 (var_location:SI psrcbuff (reg/v/f:SI 119 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 39 38 40 4 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 40 39 41 4 (var_location:SI size (reg/v:SI 120 [ BufferSize ])) -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:29 -1
     (nil))
(insn 42 41 43 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 120 [ BufferSize ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 43 42 63 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 66)
(code_label 63 43 44 5 98 (nil) [1 uses])
(note 44 63 45 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 46 5 (var_location:SI psrcbuff (reg/v/f:SI 119 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 46 45 47 5 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 47 46 48 5 (var_location:SI size (reg/v:SI 120 [ BufferSize ])) -1
     (nil))
(debug_insn 48 47 49 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":622:7 -1
     (nil))
(insn 49 48 50 5 (set (reg:SI 115 [ _3 ])
        (mem:SI (post_inc:SI (reg/v/f:SI 119 [ pSrcBuffer ])) [5 MEM[base: psrcbuff_28, offset: 0B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":622:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 119 [ pSrcBuffer ])
        (nil)))
(insn 50 49 51 5 (set (mem/v:SI (post_inc:SI (reg/v/f:SI 118 [ pAddress ])) [5 *psramaddress_27+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":622:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 118 [ pAddress ])
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(debug_insn 51 50 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":623:7 -1
     (nil))
(debug_insn 53 51 54 5 (var_location:SI psrcbuff (reg/v/f:SI 119 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":623:15 -1
     (nil))
(debug_insn 54 53 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":624:7 -1
     (nil))
(debug_insn 56 54 57 5 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":624:19 -1
     (nil))
(debug_insn 57 56 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:41 -1
     (nil))
(insn 58 57 59 5 (set (reg/v:SI 120 [ BufferSize ])
        (plus:SI (reg/v:SI 120 [ BufferSize ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:45 7 {*arm_addsi3}
     (nil))
(debug_insn 59 58 60 5 (var_location:SI psrcbuff (reg/v/f:SI 119 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 60 59 61 5 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 61 60 62 5 (var_location:SI size (reg/v:SI 120 [ BufferSize ])) -1
     (nil))
(debug_insn 62 61 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:29 -1
     (nil))
(insn 64 62 65 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 120 [ BufferSize ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 65 64 66 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 63)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 63)
(code_label 66 65 67 6 97 (nil) [1 uses])
(note 67 66 68 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":628:5 -1
     (nil))
(insn 69 68 71 6 (set (reg:SI 127)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":628:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 69 72 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 127) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":628:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(debug_insn 72 71 73 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 -1
     (nil))
(debug_insn 73 72 74 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 -1
     (nil))
(insn 74 73 76 6 (set (reg:SI 129)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 74 77 6 (set (mem:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 129) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hsram ])
        (nil)))
(debug_insn 77 76 78 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 -1
     (nil))
(debug_insn 78 77 8 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":638:3 -1
     (nil))
(insn 8 78 91 6 (set (reg:SI 116 [ <retval> ])
        (reg:SI 129)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":638:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 9
(code_label 91 8 90 7 99 (nil) [1 uses])
(note 90 91 7 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 7 90 95 7 (set (reg:SI 116 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":635:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 9
(code_label 95 7 94 8 100 (nil) [1 uses])
(note 94 95 9 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 9 94 79 8 (set (reg:SI 116 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 79 9 80 9 96 (nil) [0 uses])
(note 80 79 85 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 85 80 86 9 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":639:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (nil)))
(insn 86 85 0 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":639:1 -1
     (nil))

;; Function HAL_SRAM_Read_DMA (HAL_SRAM_Read_DMA, funcdef_no=341, decl_uid=9282, cgraph_uid=345, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 16 count 13 (    1)


HAL_SRAM_Read_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,2u} r3={3d,2u} r7={1d,12u} r12={2d} r13={1d,13u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={5d,4u} r101={1d} r102={1d,12u} r103={1d,11u} r104={1d} r105={1d} r106={1d} r113={2d,4u} r116={1d,4u} r119={4d,2u} r120={1d,10u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r132={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} 
;;    total ref usage 232{136d,96u,0e} in 69{68 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 112, 113, 114
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,12] 7[13,13] 12[14,15] 13[16,16] 14[17,18] 15[19,19] 16[20,21] 17[22,23] 18[24,25] 19[26,27] 20[28,29] 21[30,31] 22[32,33] 23[34,35] 24[36,37] 25[38,39] 26[40,41] 27[42,43] 28[44,45] 29[46,47] 30[48,49] 31[50,51] 48[52,52] 49[53,53] 50[54,54] 51[55,55] 52[56,56] 53[57,57] 54[58,58] 55[59,59] 56[60,60] 57[61,61] 58[62,62] 59[63,63] 60[64,64] 61[65,65] 62[66,66] 63[67,67] 64[68,68] 65[69,69] 66[70,70] 67[71,71] 68[72,72] 69[73,73] 70[74,74] 71[75,75] 72[76,76] 73[77,77] 74[78,78] 75[79,79] 76[80,80] 77[81,81] 78[82,82] 79[83,83] 80[84,84] 81[85,85] 82[86,86] 83[87,87] 84[88,88] 85[89,89] 86[90,90] 87[91,91] 88[92,92] 89[93,93] 90[94,94] 91[95,95] 92[96,96] 93[97,97] 94[98,98] 95[99,99] 96[100,100] 97[101,101] 98[102,102] 99[103,103] 100[104,108] 101[109,109] 102[110,110] 103[111,111] 104[112,112] 105[113,113] 106[114,114] 113[115,116] 116[117,117] 119[118,121] 120[122,122] 121[123,123] 122[124,124] 123[125,125] 126[126,126] 127[127,127] 129[128,128] 132[129,129] 134[130,130] 136[131,131] 137[132,132] 140[133,133] 142[134,134] 143[135,135] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d16(13){ }d18(14){ }d21(16){ }d23(17){ }d25(18){ }d27(19){ }d29(20){ }d31(21){ }d33(22){ }d35(23){ }d37(24){ }d39(25){ }d41(26){ }d43(27){ }d45(28){ }d47(29){ }d49(30){ }d51(31){ }d110(102){ }d111(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[12],7[13],13[16],14[18],16[21],17[23],18[25],19[27],20[29],21[31],22[33],23[35],24[37],25[39],26[41],27[43],28[45],29[47],30[49],31[51],102[110],103[111]
;; rd  kill	(51) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11,12],7[13],13[16],14[17,18],16[20,21],17[22,23],18[24,25],19[26,27],20[28,29],21[30,31],22[32,33],23[34,35],24[36,37],25[38,39],26[40,41],27[42,43],28[44,45],29[46,47],30[48,49],31[50,51],102[110],103[111]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[3],1[6],2[9],3[12],7[13],13[16],102[110],103[111]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 11 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d13(bb 0 insn -1) }u1(13){ d16(bb 0 insn -1) }u2(102){ d110(bb 0 insn -1) }u3(103){ d111(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 116 120 121 122 123 126
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 116 120 121 122 123 126
;; live  kill	
;; rd  in  	(8) 0[3],1[6],2[9],3[12],7[13],13[16],102[110],103[111]
;; rd  gen 	(7) 100[108],116[117],120[122],121[123],122[124],123[125],126[126]
;; rd  kill	(11) 100[104,105,106,107,108],116[117],120[122],121[123],122[124],123[125],126[126]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; rd  out 	(9) 7[13],13[16],102[110],103[111],116[117],120[122],121[123],122[124],123[125]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 2 )->[3]->( 9 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(7){ d13(bb 0 insn -1) }u14(13){ d16(bb 0 insn -1) }u15(102){ d110(bb 0 insn -1) }u16(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[13],13[16],102[110],103[111],116[117],120[122],121[123],122[124],123[125]
;; rd  gen 	(1) 100[107]
;; rd  kill	(5) 100[104,105,106,107,108]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
;; rd  out 	(8) 7[13],13[16],102[110],103[111],120[122],121[123],122[124],123[125]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 3 )->[4]->( 12 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ d13(bb 0 insn -1) }u20(13){ d16(bb 0 insn -1) }u21(102){ d110(bb 0 insn -1) }u22(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 119
;; live  kill	
;; rd  in  	(8) 7[13],13[16],102[110],103[111],120[122],121[123],122[124],123[125]
;; rd  gen 	(1) 119[121]
;; rd  kill	(4) 119[118,119,120,121]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; rd  out 	(5) 7[13],13[16],102[110],103[111],119[121]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 10 8 )->[5]->( 12 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ d13(bb 0 insn -1) }u24(13){ d16(bb 0 insn -1) }u25(102){ d110(bb 0 insn -1) }u26(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 119 127 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 119 127 129
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[13],13[16],102[110],103[111],113[115,116],120[122],121[123],122[124],123[125]
;; rd  gen 	(4) 0[1],119[118],127[127],129[128]
;; rd  kill	(12) 0[0,1,2,3],14[17,18],119[118,119,120,121],127[127],129[128]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; rd  out 	(5) 7[13],13[16],102[110],103[111],119[118]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 9 )->[6]->( 12 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(7){ d13(bb 0 insn -1) }u43(13){ d16(bb 0 insn -1) }u44(102){ d110(bb 0 insn -1) }u45(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 119
;; live  kill	
;; rd  in  	(8) 7[13],13[16],102[110],103[111],120[122],121[123],122[124],123[125]
;; rd  gen 	(1) 119[120]
;; rd  kill	(4) 119[118,119,120,121]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; rd  out 	(5) 7[13],13[16],102[110],103[111],119[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 11 )->[7]->( 12 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ d13(bb 0 insn -1) }u47(13){ d16(bb 0 insn -1) }u48(102){ d110(bb 0 insn -1) }u49(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 119
;; live  kill	
;; rd  in  	(9) 7[13],13[16],102[110],103[111],116[117],120[122],121[123],122[124],123[125]
;; rd  gen 	(1) 119[119]
;; rd  kill	(4) 119[118,119,120,121]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; rd  out 	(5) 7[13],13[16],102[110],103[111],119[119]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 9 )->[8]->( 5 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(7){ d13(bb 0 insn -1) }u51(13){ d16(bb 0 insn -1) }u52(102){ d110(bb 0 insn -1) }u53(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 113 132 134 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
;; live  gen 	 113 132 134 136
;; live  kill	
;; rd  in  	(8) 7[13],13[16],102[110],103[111],120[122],121[123],122[124],123[125]
;; rd  gen 	(4) 113[116],132[129],134[130],136[131]
;; rd  kill	(5) 113[115,116],132[129],134[130],136[131]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123
;; rd  out 	(9) 7[13],13[16],102[110],103[111],113[116],120[122],121[123],122[124],123[125]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 3 )->[9]->( 6 8 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u61(7){ d13(bb 0 insn -1) }u62(13){ d16(bb 0 insn -1) }u63(102){ d110(bb 0 insn -1) }u64(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
;; live  gen 	 100 [cc] 137
;; live  kill	
;; rd  in  	(8) 7[13],13[16],102[110],103[111],120[122],121[123],122[124],123[125]
;; rd  gen 	(2) 100[105],137[132]
;; rd  kill	(6) 100[104,105,106,107,108],137[132]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
;; rd  out 	(8) 7[13],13[16],102[110],103[111],120[122],121[123],122[124],123[125]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 11 )->[10]->( 5 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u68(7){ d13(bb 0 insn -1) }u69(13){ d16(bb 0 insn -1) }u70(102){ d110(bb 0 insn -1) }u71(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120
;; lr  def 	 113 140 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; live  gen 	 113 140 142
;; live  kill	
;; rd  in  	(9) 7[13],13[16],102[110],103[111],116[117],120[122],121[123],122[124],123[125]
;; rd  gen 	(3) 113[115],140[133],142[134]
;; rd  kill	(4) 113[115,116],140[133],142[134]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123
;; rd  out 	(9) 7[13],13[16],102[110],103[111],113[115],120[122],121[123],122[124],123[125]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 2 )->[11]->( 7 10 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u79(7){ d13(bb 0 insn -1) }u80(13){ d16(bb 0 insn -1) }u81(102){ d110(bb 0 insn -1) }u82(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; live  gen 	 100 [cc] 143
;; live  kill	
;; rd  in  	(9) 7[13],13[16],102[110],103[111],116[117],120[122],121[123],122[124],123[125]
;; rd  gen 	(2) 100[104],143[135]
;; rd  kill	(6) 100[104,105,106,107,108],143[135]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; rd  out 	(9) 7[13],13[16],102[110],103[111],116[117],120[122],121[123],122[124],123[125]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 7 4 5 6 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u86(7){ d13(bb 0 insn -1) }u87(13){ d16(bb 0 insn -1) }u88(102){ d110(bb 0 insn -1) }u89(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(8) 7[13],13[16],102[110],103[111],119[118,119,120,121]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[13],13[16],102[110],103[111]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u92(0){ d0(bb 12 insn 111) }u93(7){ d13(bb 0 insn -1) }u94(13){ d16(bb 0 insn -1) }u95(102){ d110(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[13],13[16],102[110],103[111]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 12 insn 111) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 15 to worklist
  Adding insn 24 to worklist
  Adding insn 45 to worklist
  Adding insn 37 to worklist
  Adding insn 31 to worklist
  Adding insn 67 to worklist
  Adding insn 62 to worklist
  Adding insn 57 to worklist
  Adding insn 77 to worklist
  Adding insn 96 to worklist
  Adding insn 91 to worklist
  Adding insn 86 to worklist
  Adding insn 105 to worklist
  Adding insn 112 to worklist
Finished finding needed instructions:
  Adding insn 111 to worklist
Processing use of (reg 119 [ <retval> ]) in insn 111:
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 9 to worklist
  Adding insn 38 to worklist
Processing use of (reg 0 r0) in insn 38:
Processing use of (reg 0 r0) in insn 112:
Processing use of (reg 100 cc) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 143 [ hsram_11(D)->Lock ]) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 120 [ hsram ]) in insn 103:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (subreg (reg 116 [ state ]) 0) in insn 86:
  Adding insn 17 to worklist
Processing use of (reg 120 [ hsram ]) in insn 86:
Processing use of (subreg (reg 126 [ hsram_11(D)->State ]) 0) in insn 17:
Processing use of (reg 120 [ hsram ]) in insn 91:
Processing use of (subreg (reg 140) 0) in insn 91:
  Adding insn 89 to worklist
Processing use of (reg 113 [ _3 ]) in insn 96:
  Adding insn 94 to worklist
Processing use of (reg 142) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 120 [ hsram ]) in insn 94:
Processing use of (reg 100 cc) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 137 [ hsram_11(D)->Lock ]) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 120 [ hsram ]) in insn 75:
Processing use of (reg 120 [ hsram ]) in insn 57:
Processing use of (subreg (reg 132) 0) in insn 57:
  Adding insn 55 to worklist
Processing use of (reg 120 [ hsram ]) in insn 62:
Processing use of (subreg (reg 134) 0) in insn 62:
  Adding insn 60 to worklist
Processing use of (reg 113 [ _3 ]) in insn 67:
  Adding insn 65 to worklist
Processing use of (reg 136) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 120 [ hsram ]) in insn 65:
Processing use of (reg 113 [ _3 ]) in insn 31:
Processing use of (reg 127) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 13 sp) in insn 37:
Processing use of (reg 0 r0) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 1 r1) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 2 r2) in insn 37:
  Adding insn 34 to worklist
Processing use of (reg 3 r3) in insn 37:
  Adding insn 33 to worklist
Processing use of (reg 123 [ BufferSize ]) in insn 33:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 122 [ pDstBuffer ]) in insn 34:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 121 [ pAddress ]) in insn 35:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 113 [ _3 ]) in insn 36:
Processing use of (reg 120 [ hsram ]) in insn 45:
Processing use of (subreg (reg 129) 0) in insn 45:
  Adding insn 43 to worklist
Processing use of (reg 100 cc) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 116 [ state ]) in insn 23:
Processing use of (reg 120 [ hsram ]) in insn 15:
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 116 [ state ]) in insn 20:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Read_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,2u} r3={3d,2u} r7={1d,12u} r12={2d} r13={1d,13u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={5d,4u} r101={1d} r102={1d,12u} r103={1d,11u} r104={1d} r105={1d} r106={1d} r113={2d,4u} r116={1d,4u} r119={4d,2u} r120={1d,10u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r132={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} 
;;    total ref usage 232{136d,96u,0e} in 69{68 regular + 1 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 120 [ hsram ])
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 121 [ pAddress ])
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 122 [ pDstBuffer ])
        (reg:SI 2 r2 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pDstBuffer ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 123 [ BufferSize ])
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(note 6 5 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":653:3 -1
     (nil))
(debug_insn 13 12 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:3 -1
     (nil))
(insn 15 13 17 2 (set (reg:SI 126 [ hsram_11(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_11(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 17 15 18 2 (set (reg/v:SI 116 [ state ])
        (zero_extend:SI (subreg:QI (reg:SI 126 [ hsram_11(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:25 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 126 [ hsram_11(D)->State ])
        (nil)))
(debug_insn 18 17 19 2 (var_location:QI state (subreg:QI (reg/v:SI 116 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:25 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 99)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ state ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:39 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 116 [ state ])
        (nil)))
(jump_insn 24 23 27 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 71)
(note 27 24 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 27 68 4 (set (reg/v:SI 119 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":684:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 68 8 28 5 110 (nil) [0 uses])
(note 28 68 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":674:5 -1
     (nil))
(insn 30 29 31 5 (set (reg/f:SI 127)
        (symbol_ref:SI ("SRAM_DMAError") [flags 0x3]  <function_decl 0000000006b92d00 SRAM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":674:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 5 (set (mem/f:SI (plus:SI (reg/f:SI 113 [ _3 ])
                (const_int 52 [0x34])) [8 prephitmp_14->XferErrorCallback+0 S4 A32])
        (reg/f:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":674:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (nil)))
(debug_insn 32 31 33 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:5 -1
     (nil))
(insn 33 32 34 5 (set (reg:SI 3 r3)
        (reg/v:SI 123 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 123 [ BufferSize ])
        (nil)))
(insn 34 33 35 5 (set (reg:SI 2 r2)
        (reg/v/f:SI 122 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 122 [ pDstBuffer ])
        (nil)))
(insn 35 34 36 5 (set (reg:SI 1 r1)
        (reg/v/f:SI 121 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 121 [ pAddress ])
        (nil)))
(insn 36 35 37 5 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _3 ])
        (nil)))
(call_insn 37 36 38 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 38 37 40 5 (set (reg/v:SI 119 [ <retval> ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 40 38 41 5 (var_location:QI status (subreg:QI (reg/v:SI 119 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 -1
     (nil))
(debug_insn 41 40 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 -1
     (nil))
(debug_insn 42 41 43 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 -1
     (nil))
(insn 43 42 45 5 (set (reg:SI 129)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 43 46 5 (set (mem:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 129) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (expr_list:REG_DEAD (reg/v/f:SI 120 [ hsram ])
            (nil))))
(debug_insn 46 45 117 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 -1
     (nil))
      ; pc falls through to BB 12
(code_label 117 46 116 6 113 (nil) [1 uses])
(note 116 117 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 116 121 6 (set (reg/v:SI 119 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 121 7 120 7 114 (nil) [1 uses])
(note 120 121 9 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 9 120 49 7 (set (reg/v:SI 119 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 49 9 53 7 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
      ; pc falls through to BB 12
(note 53 49 54 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 55 54 57 8 (set (reg:SI 132)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 55 58 8 (set (mem:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 132) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(debug_insn 58 57 59 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 59 58 60 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:5 -1
     (nil))
(insn 60 59 62 8 (set (reg:SI 134)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 60 63 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_11(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 134) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(debug_insn 63 62 64 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":666:5 -1
     (nil))
(debug_insn 64 63 65 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:7 -1
     (nil))
(insn 65 64 66 8 (set (reg/f:SI 113 [ _3 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 84 [0x54])) [6 hsram_11(D)->hdma+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 8 (set (reg/f:SI 136)
        (symbol_ref:SI ("SRAM_DMACpltProt") [flags 0x3]  <function_decl 0000000006b92c00 SRAM_DMACpltProt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 71 8 (set (mem/f:SI (plus:SI (reg/f:SI 113 [ _3 ])
                (const_int 44 [0x2c])) [8 _3->XferCpltCallback+0 S4 A32])
        (reg/f:SI 136)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (nil)))
      ; pc falls through to BB 5
(code_label 71 67 72 9 108 (nil) [1 uses])
(note 72 71 73 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 74 73 75 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 75 74 76 9 (set (reg:SI 137 [ hsram_11(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 76 75 77 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137 [ hsram_11(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ hsram_11(D)->Lock ])
        (nil)))
(jump_insn 77 76 82 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 117)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 117)
      ; pc falls through to BB 8
(note 82 77 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 86 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 86 83 87 10 (set (mem:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg/v:SI 116 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 116 [ state ])
        (nil)))
(debug_insn 87 86 88 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 88 87 89 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:5 -1
     (nil))
(insn 89 88 91 10 (set (reg:SI 140)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 89 92 10 (set (mem/v:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_11(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 92 91 93 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":666:5 -1
     (nil))
(debug_insn 93 92 94 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:7 -1
     (nil))
(insn 94 93 95 10 (set (reg/f:SI 113 [ _3 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 84 [0x54])) [6 hsram_11(D)->hdma+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 10 (set (reg/f:SI 142)
        (symbol_ref:SI ("SRAM_DMACplt") [flags 0x3]  <function_decl 0000000006b92b00 SRAM_DMACplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 99 10 (set (mem/f:SI (plus:SI (reg/f:SI 113 [ _3 ])
                (const_int 44 [0x2c])) [8 _2->XferCpltCallback+0 S4 A32])
        (reg/f:SI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 142)
        (nil)))
      ; pc falls through to BB 5
(code_label 99 96 100 11 107 (nil) [1 uses])
(note 100 99 101 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 101 100 102 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 102 101 103 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 103 102 104 11 (set (reg:SI 143 [ hsram_11(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 104 103 105 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 143 [ hsram_11(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ hsram_11(D)->Lock ])
        (nil)))
(jump_insn 105 104 113 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 121)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 543474436 (nil)))
 -> 121)
      ; pc falls through to BB 10
(note 113 105 111 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 111 113 112 12 (set (reg/i:SI 0 r0)
        (reg/v:SI 119 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":688:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ <retval> ])
        (nil)))
(insn 112 111 0 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":688:1 -1
     (nil))

;; Function HAL_SRAM_Write_DMA (HAL_SRAM_Write_DMA, funcdef_no=342, decl_uid=9287, cgraph_uid=346, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_SRAM_Write_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,2u} r3={2d,1u} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r115={1d,3u} r118={3d,2u} r119={1d,6u} r120={1d,1u} r121={1d,1u} r125={1d,1u} r126={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} 
;;    total ref usage 187{126d,61u,0e} in 44{43 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 109, 110, 111
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,11] 7[12,12] 12[13,14] 13[15,15] 14[16,17] 15[18,18] 16[19,20] 17[21,22] 18[23,24] 19[25,26] 20[27,28] 21[29,30] 22[31,32] 23[33,34] 24[35,36] 25[37,38] 26[39,40] 27[41,42] 28[43,44] 29[45,46] 30[47,48] 31[49,50] 48[51,51] 49[52,52] 50[53,53] 51[54,54] 52[55,55] 53[56,56] 54[57,57] 55[58,58] 56[59,59] 57[60,60] 58[61,61] 59[62,62] 60[63,63] 61[64,64] 62[65,65] 63[66,66] 64[67,67] 65[68,68] 66[69,69] 67[70,70] 68[71,71] 69[72,72] 70[73,73] 71[74,74] 72[75,75] 73[76,76] 74[77,77] 75[78,78] 76[79,79] 77[80,80] 78[81,81] 79[82,82] 80[83,83] 81[84,84] 82[85,85] 83[86,86] 84[87,87] 85[88,88] 86[89,89] 87[90,90] 88[91,91] 89[92,92] 90[93,93] 91[94,94] 92[95,95] 93[96,96] 94[97,97] 95[98,98] 96[99,99] 97[100,100] 98[101,101] 99[102,102] 100[103,105] 101[106,106] 102[107,107] 103[108,108] 104[109,109] 105[110,110] 106[111,111] 113[112,112] 115[113,113] 118[114,116] 119[117,117] 120[118,118] 121[119,119] 125[120,120] 126[121,121] 129[122,122] 131[123,123] 132[124,124] 134[125,125] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d11(3){ }d12(7){ }d15(13){ }d17(14){ }d20(16){ }d22(17){ }d24(18){ }d26(19){ }d28(20){ }d30(21){ }d32(22){ }d34(23){ }d36(24){ }d38(25){ }d40(26){ }d42(27){ }d44(28){ }d46(29){ }d48(30){ }d50(31){ }d107(102){ }d108(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[11],7[12],13[15],14[17],16[20],17[22],18[24],19[26],20[28],21[30],22[32],23[34],24[36],25[38],26[40],27[42],28[44],29[46],30[48],31[50],102[107],103[108]
;; rd  kill	(50) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11],7[12],13[15],14[16,17],16[19,20],17[21,22],18[23,24],19[25,26],20[27,28],21[29,30],22[31,32],23[33,34],24[35,36],25[37,38],26[39,40],27[41,42],28[43,44],29[45,46],30[47,48],31[49,50],102[107],103[108]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[3],1[6],2[9],3[11],7[12],13[15],102[107],103[108]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d12(bb 0 insn -1) }u1(13){ d15(bb 0 insn -1) }u2(102){ d107(bb 0 insn -1) }u3(103){ d108(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 119 120 121 125
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 119 120 121 125
;; live  kill	
;; rd  in  	(8) 0[3],1[6],2[9],3[11],7[12],13[15],102[107],103[108]
;; rd  gen 	(6) 100[105],113[112],119[117],120[118],121[119],125[120]
;; rd  kill	(8) 100[103,104,105],113[112],119[117],120[118],121[119],125[120]
;;  UD chains for artificial uses at top
;; lr  out 	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; live  out 	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; rd  out 	(9) 3[11],7[12],13[15],102[107],103[108],113[112],119[117],120[118],121[119]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }
;;   reg 103 { d108(bb 0 insn -1) }

( 2 )->[3]->( 6 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d12(bb 0 insn -1) }u12(13){ d15(bb 0 insn -1) }u13(102){ d107(bb 0 insn -1) }u14(103){ d108(bb 0 insn -1) }}
;; lr  in  	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 100 [cc] 126
;; live  in  	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; live  gen 	 100 [cc] 126
;; live  kill	
;; rd  in  	(9) 3[11],7[12],13[15],102[107],103[108],113[112],119[117],120[118],121[119]
;; rd  gen 	(2) 100[104],126[121]
;; rd  kill	(4) 100[103,104,105],126[121]
;;  UD chains for artificial uses at top
;; lr  out 	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; live  out 	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; rd  out 	(9) 3[11],7[12],13[15],102[107],103[108],113[112],119[117],120[118],121[119]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }
;;   reg 103 { d108(bb 0 insn -1) }

( 3 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d12(bb 0 insn -1) }u19(13){ d15(bb 0 insn -1) }u20(102){ d107(bb 0 insn -1) }u21(103){ d108(bb 0 insn -1) }}
;; lr  in  	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; lr  use 	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 115 118 129 131 132 134
;; live  in  	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 115 118 129 131 132 134
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 3[11],7[12],13[15],102[107],103[108],113[112],119[117],120[118],121[119]
;; rd  gen 	(7) 0[1],115[113],118[114],129[122],131[123],132[124],134[125]
;; rd  kill	(14) 0[0,1,2,3],14[16,17],115[113],118[114,115,116],129[122],131[123],132[124],134[125]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[12],13[15],102[107],103[108],118[114]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }
;;   reg 103 { d108(bb 0 insn -1) }

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(7){ d12(bb 0 insn -1) }u44(13){ d15(bb 0 insn -1) }u45(102){ d107(bb 0 insn -1) }u46(103){ d108(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; rd  in  	(9) 3[11],7[12],13[15],102[107],103[108],113[112],119[117],120[118],121[119]
;; rd  gen 	(1) 118[116]
;; rd  kill	(3) 118[114,115,116]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[12],13[15],102[107],103[108],118[116]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }
;;   reg 103 { d108(bb 0 insn -1) }

( 3 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(7){ d12(bb 0 insn -1) }u48(13){ d15(bb 0 insn -1) }u49(102){ d107(bb 0 insn -1) }u50(103){ d108(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; rd  in  	(9) 3[11],7[12],13[15],102[107],103[108],113[112],119[117],120[118],121[119]
;; rd  gen 	(1) 118[115]
;; rd  kill	(3) 118[114,115,116]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[12],13[15],102[107],103[108],118[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }
;;   reg 103 { d108(bb 0 insn -1) }

( 4 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u51(7){ d12(bb 0 insn -1) }u52(13){ d15(bb 0 insn -1) }u53(102){ d107(bb 0 insn -1) }u54(103){ d108(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[12],13[15],102[107],103[108],118[114,115,116]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[12],13[15],102[107],103[108]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }
;;   reg 103 { d108(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u57(0){ d0(bb 7 insn 64) }u58(7){ d12(bb 0 insn -1) }u59(13){ d15(bb 0 insn -1) }u60(102){ d107(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[12],13[15],102[107],103[108]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 7 insn 64) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 24 to worklist
  Adding insn 55 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 34 to worklist
  Adding insn 29 to worklist
  Adding insn 65 to worklist
Finished finding needed instructions:
  Adding insn 64 to worklist
Processing use of (reg 118 [ <retval> ]) in insn 64:
  Adding insn 7 to worklist
  Adding insn 8 to worklist
  Adding insn 48 to worklist
Processing use of (reg 0 r0) in insn 48:
Processing use of (reg 0 r0) in insn 65:
Processing use of (subreg (reg 113 [ _1 ]) 0) in insn 29:
  Adding insn 16 to worklist
Processing use of (reg 119 [ hsram ]) in insn 29:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (subreg (reg 125 [ hsram_9(D)->State ]) 0) in insn 16:
Processing use of (reg 119 [ hsram ]) in insn 34:
Processing use of (subreg (reg 129) 0) in insn 34:
  Adding insn 32 to worklist
Processing use of (reg 115 [ _3 ]) in insn 38:
  Adding insn 36 to worklist
Processing use of (reg 131) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 119 [ hsram ]) in insn 36:
Processing use of (reg 115 [ _3 ]) in insn 41:
Processing use of (reg 132) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 13 sp) in insn 47:
Processing use of (reg 0 r0) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 1 r1) in insn 47:
  Adding insn 45 to worklist
Processing use of (reg 2 r2) in insn 47:
  Adding insn 44 to worklist
Processing use of (reg 3 r3) in insn 47:
Processing use of (reg 120 [ pAddress ]) in insn 44:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 121 [ pSrcBuffer ]) in insn 45:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 115 [ _3 ]) in insn 46:
Processing use of (reg 119 [ hsram ]) in insn 55:
Processing use of (subreg (reg 134) 0) in insn 55:
  Adding insn 53 to worklist
Processing use of (reg 100 cc) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 126 [ hsram_9(D)->Lock ]) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 119 [ hsram ]) in insn 22:
Processing use of (reg 119 [ hsram ]) in insn 14:
Processing use of (reg 100 cc) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 113 [ _1 ]) in insn 17:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Write_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,2u} r3={2d,1u} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r115={1d,3u} r118={3d,2u} r119={1d,6u} r120={1d,1u} r121={1d,1u} r125={1d,1u} r126={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} 
;;    total ref usage 187{126d,61u,0e} in 44{43 regular + 1 call} insns.
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:SI 119 [ hsram ])
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 120 [ pAddress ])
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 4 3 6 2 (set (reg/v/f:SI 121 [ pSrcBuffer ])
        (reg:SI 2 r2 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pSrcBuffer ])
        (nil)))
(note 6 4 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 6 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":702:3 -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:3 -1
     (nil))
(insn 14 12 16 2 (set (reg:SI 125 [ hsram_9(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 119 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_9(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 17 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 125 [ hsram_9(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 125 [ hsram_9(D)->State ])
        (nil)))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 70)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 70)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(insn 22 21 23 3 (set (reg:SI 126 [ hsram_9(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 119 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_9(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 23 22 24 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126 [ hsram_9(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ hsram_9(D)->Lock ])
        (nil)))
(jump_insn 24 23 25 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 74)
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(insn 29 26 30 4 (set (mem:QI (plus:SI (reg/v/f:SI 119 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_9(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 30 29 31 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":711:5 -1
     (nil))
(insn 32 31 34 4 (set (reg:SI 129)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":711:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 32 35 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 119 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_9(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 129) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":711:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:5 -1
     (nil))
(insn 36 35 37 4 (set (reg/f:SI 115 [ _3 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 119 [ hsram ])
                (const_int 84 [0x54])) [6 hsram_9(D)->hdma+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 4 (set (reg/f:SI 131)
        (symbol_ref:SI ("SRAM_DMACplt") [flags 0x3]  <function_decl 0000000006b92b00 SRAM_DMACplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 4 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 44 [0x2c])) [8 _3->XferCpltCallback+0 S4 A32])
        (reg/f:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (nil)))
(debug_insn 39 38 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":715:5 -1
     (nil))
(insn 40 39 41 4 (set (reg/f:SI 132)
        (symbol_ref:SI ("SRAM_DMAError") [flags 0x3]  <function_decl 0000000006b92d00 SRAM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":715:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 4 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 52 [0x34])) [8 _3->XferErrorCallback+0 S4 A32])
        (reg/f:SI 132)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":715:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 132)
        (nil)))
(debug_insn 42 41 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:5 -1
     (nil))
(insn 44 42 45 4 (set (reg:SI 2 r2)
        (reg/v/f:SI 120 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 120 [ pAddress ])
        (nil)))
(insn 45 44 46 4 (set (reg:SI 1 r1)
        (reg/v/f:SI 121 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 121 [ pSrcBuffer ])
        (nil)))
(insn 46 45 47 4 (set (reg:SI 0 r0)
        (reg/f:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
        (nil)))
(call_insn 47 46 48 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 48 47 50 4 (set (reg/v:SI 118 [ <retval> ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 50 48 51 4 (var_location:QI status (subreg:QI (reg/v:SI 118 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 -1
     (nil))
(debug_insn 52 51 53 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 -1
     (nil))
(insn 53 52 55 4 (set (reg:SI 134)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 53 56 4 (set (mem:QI (plus:SI (reg/v/f:SI 119 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_9(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 134) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/v/f:SI 119 [ hsram ])
            (nil))))
(debug_insn 56 55 70 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 -1
     (nil))
      ; pc falls through to BB 7
(code_label 70 56 69 5 124 (nil) [1 uses])
(note 69 70 7 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 7 69 74 5 (set (reg/v:SI 118 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":725:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 74 7 73 6 125 (nil) [1 uses])
(note 73 74 8 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 8 73 57 6 (set (reg/v:SI 118 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 57 8 58 7 123 (nil) [0 uses])
(note 58 57 59 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 64 7 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 64 59 65 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 118 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":729:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 118 [ <retval> ])
        (nil)))
(insn 65 64 0 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":729:1 -1
     (nil))

;; Function HAL_SRAM_WriteOperation_Enable (HAL_SRAM_WriteOperation_Enable, funcdef_no=343, decl_uid=9293, cgraph_uid=347, symbol_order=346)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_SRAM_WriteOperation_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r117={3d,1u} r118={1d,8u} r121={1d,1u} r122={1d,1u} r123={1d,2u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r131={1d,2u} 
;;    total ref usage 177{123d,54u,0e} in 37{36 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 108, 109, 110
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,8] 3[9,10] 7[11,11] 12[12,13] 13[14,14] 14[15,16] 15[17,17] 16[18,19] 17[20,21] 18[22,23] 19[24,25] 20[26,27] 21[28,29] 22[30,31] 23[32,33] 24[34,35] 25[36,37] 26[38,39] 27[40,41] 28[42,43] 29[44,45] 30[46,47] 31[48,49] 48[50,50] 49[51,51] 50[52,52] 51[53,53] 52[54,54] 53[55,55] 54[56,56] 55[57,57] 56[58,58] 57[59,59] 58[60,60] 59[61,61] 60[62,62] 61[63,63] 62[64,64] 63[65,65] 64[66,66] 65[67,67] 66[68,68] 67[69,69] 68[70,70] 69[71,71] 70[72,72] 71[73,73] 72[74,74] 73[75,75] 74[76,76] 75[77,77] 76[78,78] 77[79,79] 78[80,80] 79[81,81] 80[82,82] 81[83,83] 82[84,84] 83[85,85] 84[86,86] 85[87,87] 86[88,88] 87[89,89] 88[90,90] 89[91,91] 90[92,92] 91[93,93] 92[94,94] 93[95,95] 94[96,96] 95[97,97] 96[98,98] 97[99,99] 98[100,100] 99[101,101] 100[102,104] 101[105,105] 102[106,106] 103[107,107] 104[108,108] 105[109,109] 106[110,110] 113[111,111] 117[112,114] 118[115,115] 121[116,116] 122[117,117] 123[118,118] 125[119,119] 127[120,120] 128[121,121] 131[122,122] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d8(2){ }d10(3){ }d11(7){ }d14(13){ }d16(14){ }d19(16){ }d21(17){ }d23(18){ }d25(19){ }d27(20){ }d29(21){ }d31(22){ }d33(23){ }d35(24){ }d37(25){ }d39(26){ }d41(27){ }d43(28){ }d45(29){ }d47(30){ }d49(31){ }d106(102){ }d107(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[8],3[10],7[11],13[14],14[16],16[19],17[21],18[23],19[25],20[27],21[29],22[31],23[33],24[35],25[37],26[39],27[41],28[43],29[45],30[47],31[49],102[106],103[107]
;; rd  kill	(49) 0[0,1,2,3],1[4,5,6],2[7,8],3[9,10],7[11],13[14],14[15,16],16[18,19],17[20,21],18[22,23],19[24,25],20[26,27],21[28,29],22[30,31],23[32,33],24[34,35],25[36,37],26[38,39],27[40,41],28[42,43],29[44,45],30[46,47],31[48,49],102[106],103[107]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[3],7[11],13[14],102[106],103[107]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d11(bb 0 insn -1) }u1(13){ d14(bb 0 insn -1) }u2(102){ d106(bb 0 insn -1) }u3(103){ d107(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 118 121
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 118 121
;; live  kill	
;; rd  in  	(5) 0[3],7[11],13[14],102[106],103[107]
;; rd  gen 	(4) 100[104],113[111],118[115],121[116]
;; rd  kill	(6) 100[102,103,104],113[111],118[115],121[116]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[11],13[14],102[106],103[107],118[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 2 )->[3]->( 6 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d11(bb 0 insn -1) }u10(13){ d14(bb 0 insn -1) }u11(102){ d106(bb 0 insn -1) }u12(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 100 [cc] 122
;; live  kill	
;; rd  in  	(5) 7[11],13[14],102[106],103[107],118[115]
;; rd  gen 	(2) 100[103],122[117]
;; rd  kill	(4) 100[102,103,104],122[117]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[11],13[14],102[106],103[107],118[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 3 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ d11(bb 0 insn -1) }u17(13){ d14(bb 0 insn -1) }u18(102){ d106(bb 0 insn -1) }u19(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117 123 125 127 128 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 0 [r0] 1 [r1] 117 123 125 127 128 131
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[11],13[14],102[106],103[107],118[115]
;; rd  gen 	(7) 0[1],117[112],123[118],125[119],127[120],128[121],131[122]
;; rd  kill	(14) 0[0,1,2,3],14[15,16],117[112,113,114],123[118],125[119],127[120],128[121],131[122]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[11],13[14],102[106],103[107],117[112]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(7){ d11(bb 0 insn -1) }u37(13){ d14(bb 0 insn -1) }u38(102){ d106(bb 0 insn -1) }u39(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(5) 7[11],13[14],102[106],103[107],118[115]
;; rd  gen 	(1) 117[114]
;; rd  kill	(3) 117[112,113,114]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[11],13[14],102[106],103[107],117[114]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 3 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(7){ d11(bb 0 insn -1) }u41(13){ d14(bb 0 insn -1) }u42(102){ d106(bb 0 insn -1) }u43(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(5) 7[11],13[14],102[106],103[107],118[115]
;; rd  gen 	(1) 117[113]
;; rd  kill	(3) 117[112,113,114]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[11],13[14],102[106],103[107],117[113]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 4 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(7){ d11(bb 0 insn -1) }u45(13){ d14(bb 0 insn -1) }u46(102){ d106(bb 0 insn -1) }u47(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[11],13[14],102[106],103[107],117[112,113,114]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[11],13[14],102[106],103[107]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u50(0){ d0(bb 7 insn 55) }u51(7){ d11(bb 0 insn -1) }u52(13){ d14(bb 0 insn -1) }u53(102){ d106(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[11],13[14],102[106],103[107]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 7 insn 55) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 11 to worklist
  Adding insn 21 to worklist
  Adding insn 46 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 31 to worklist
  Adding insn 26 to worklist
  Adding insn 56 to worklist
Finished finding needed instructions:
  Adding insn 55 to worklist
Processing use of (reg 117 [ <retval> ]) in insn 55:
  Adding insn 4 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
Processing use of (reg 131) in insn 5:
  Adding insn 44 to worklist
Processing use of (reg 0 r0) in insn 56:
Processing use of (reg 118 [ hsram ]) in insn 26:
  Adding insn 2 to worklist
Processing use of (subreg (reg 123) 0) in insn 26:
  Adding insn 24 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 118 [ hsram ]) in insn 31:
Processing use of (subreg (reg 125) 0) in insn 31:
  Adding insn 29 to worklist
Processing use of (reg 13 sp) in insn 37:
Processing use of (reg 0 r0) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 1 r1) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 127 [ hsram_8(D)->Init.NSBank ]) in insn 35:
  Adding insn 33 to worklist
Processing use of (reg 118 [ hsram ]) in insn 33:
Processing use of (reg 128 [ hsram_8(D)->Instance ]) in insn 36:
  Adding insn 34 to worklist
Processing use of (reg 118 [ hsram ]) in insn 34:
Processing use of (reg 118 [ hsram ]) in insn 41:
Processing use of (subreg (reg 123) 0) in insn 41:
Processing use of (reg 118 [ hsram ]) in insn 46:
Processing use of (subreg (reg 131) 0) in insn 46:
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 122 [ hsram_8(D)->Lock ]) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 118 [ hsram ]) in insn 19:
Processing use of (reg 118 [ hsram ]) in insn 11:
Processing use of (reg 100 cc) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 113 [ _1 ]) in insn 14:
  Adding insn 13 to worklist
Processing use of (subreg (reg 121 [ hsram_8(D)->State ]) 0) in insn 13:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_WriteOperation_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r117={3d,1u} r118={1d,8u} r121={1d,1u} r122={1d,1u} r123={1d,2u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r131={1d,2u} 
;;    total ref usage 177{123d,54u,0e} in 37{36 regular + 1 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 118 [ hsram ])
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":935:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(note 3 2 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:3 -1
     (nil))
(insn 11 9 13 2 (set (reg:SI 121 [ hsram_8(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 13 11 14 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 121 [ hsram_8(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 121 [ hsram_8(D)->State ])
        (nil)))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 61)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(insn 19 18 20 3 (set (reg:SI 122 [ hsram_8(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 20 19 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ hsram_8(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ hsram_8(D)->Lock ])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 65)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(insn 24 23 26 4 (set (reg:SI 123)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 24 27 4 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 123) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(debug_insn 28 27 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":943:5 -1
     (nil))
(insn 29 28 31 4 (set (reg:SI 125)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":943:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 29 32 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":943:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:5 -1
     (nil))
(insn 33 32 34 4 (set (reg:SI 127 [ hsram_8(D)->Init.NSBank ])
        (mem:SI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_8(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 4 (set (reg/f:SI 128 [ hsram_8(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 118 [ hsram ]) [2 hsram_8(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 4 (set (reg:SI 1 r1)
        (reg:SI 127 [ hsram_8(D)->Init.NSBank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ hsram_8(D)->Init.NSBank ])
        (nil)))
(insn 36 35 37 4 (set (reg:SI 0 r0)
        (reg/f:SI 128 [ hsram_8(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ hsram_8(D)->Instance ])
        (nil)))
(call_insn 37 36 38 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Enable") [flags 0x41]  <function_decl 0000000006b75900 FMC_NORSRAM_WriteOperation_Enable>) [0 FMC_NORSRAM_WriteOperation_Enable S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Enable") [flags 0x41]  <function_decl 0000000006b75900 FMC_NORSRAM_WriteOperation_Enable>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 38 37 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":949:5 -1
     (nil))
(insn 41 38 42 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 123) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":949:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 -1
     (nil))
(insn 44 43 46 4 (set (reg:SI 131)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 44 47 4 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ hsram ])
        (nil)))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 -1
     (nil))
(debug_insn 48 47 5 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":959:3 -1
     (nil))
(insn 5 48 61 4 (set (reg:SI 117 [ <retval> ])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":959:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 7
(code_label 61 5 60 5 132 (nil) [1 uses])
(note 60 61 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 60 65 5 (set (reg:SI 117 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":956:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 65 4 64 6 133 (nil) [1 uses])
(note 64 65 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 64 49 6 (set (reg:SI 117 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 49 6 50 7 131 (nil) [0 uses])
(note 50 49 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 55 50 56 7 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":960:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (nil)))
(insn 56 55 0 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":960:1 -1
     (nil))

;; Function HAL_SRAM_WriteOperation_Disable (HAL_SRAM_WriteOperation_Disable, funcdef_no=344, decl_uid=9295, cgraph_uid=348, symbol_order=347)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_SRAM_WriteOperation_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r117={3d,1u} r118={1d,8u} r121={1d,1u} r122={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,2u} 
;;    total ref usage 177{123d,54u,0e} in 37{36 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 108, 109, 110
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,8] 3[9,10] 7[11,11] 12[12,13] 13[14,14] 14[15,16] 15[17,17] 16[18,19] 17[20,21] 18[22,23] 19[24,25] 20[26,27] 21[28,29] 22[30,31] 23[32,33] 24[34,35] 25[36,37] 26[38,39] 27[40,41] 28[42,43] 29[44,45] 30[46,47] 31[48,49] 48[50,50] 49[51,51] 50[52,52] 51[53,53] 52[54,54] 53[55,55] 54[56,56] 55[57,57] 56[58,58] 57[59,59] 58[60,60] 59[61,61] 60[62,62] 61[63,63] 62[64,64] 63[65,65] 64[66,66] 65[67,67] 66[68,68] 67[69,69] 68[70,70] 69[71,71] 70[72,72] 71[73,73] 72[74,74] 73[75,75] 74[76,76] 75[77,77] 76[78,78] 77[79,79] 78[80,80] 79[81,81] 80[82,82] 81[83,83] 82[84,84] 83[85,85] 84[86,86] 85[87,87] 86[88,88] 87[89,89] 88[90,90] 89[91,91] 90[92,92] 91[93,93] 92[94,94] 93[95,95] 94[96,96] 95[97,97] 96[98,98] 97[99,99] 98[100,100] 99[101,101] 100[102,104] 101[105,105] 102[106,106] 103[107,107] 104[108,108] 105[109,109] 106[110,110] 113[111,111] 117[112,114] 118[115,115] 121[116,116] 122[117,117] 125[118,118] 127[119,119] 128[120,120] 129[121,121] 131[122,122] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d8(2){ }d10(3){ }d11(7){ }d14(13){ }d16(14){ }d19(16){ }d21(17){ }d23(18){ }d25(19){ }d27(20){ }d29(21){ }d31(22){ }d33(23){ }d35(24){ }d37(25){ }d39(26){ }d41(27){ }d43(28){ }d45(29){ }d47(30){ }d49(31){ }d106(102){ }d107(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[8],3[10],7[11],13[14],14[16],16[19],17[21],18[23],19[25],20[27],21[29],22[31],23[33],24[35],25[37],26[39],27[41],28[43],29[45],30[47],31[49],102[106],103[107]
;; rd  kill	(49) 0[0,1,2,3],1[4,5,6],2[7,8],3[9,10],7[11],13[14],14[15,16],16[18,19],17[20,21],18[22,23],19[24,25],20[26,27],21[28,29],22[30,31],23[32,33],24[34,35],25[36,37],26[38,39],27[40,41],28[42,43],29[44,45],30[46,47],31[48,49],102[106],103[107]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[3],7[11],13[14],102[106],103[107]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d11(bb 0 insn -1) }u1(13){ d14(bb 0 insn -1) }u2(102){ d106(bb 0 insn -1) }u3(103){ d107(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 118 121
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 118 121
;; live  kill	
;; rd  in  	(5) 0[3],7[11],13[14],102[106],103[107]
;; rd  gen 	(4) 100[104],113[111],118[115],121[116]
;; rd  kill	(6) 100[102,103,104],113[111],118[115],121[116]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; rd  out 	(6) 7[11],13[14],102[106],103[107],113[111],118[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 2 )->[3]->( 6 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d11(bb 0 insn -1) }u10(13){ d14(bb 0 insn -1) }u11(102){ d106(bb 0 insn -1) }u12(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; live  gen 	 100 [cc] 122
;; live  kill	
;; rd  in  	(6) 7[11],13[14],102[106],103[107],113[111],118[115]
;; rd  gen 	(2) 100[103],122[117]
;; rd  kill	(4) 100[102,103,104],122[117]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; rd  out 	(6) 7[11],13[14],102[106],103[107],113[111],118[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 3 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ d11(bb 0 insn -1) }u17(13){ d14(bb 0 insn -1) }u18(102){ d106(bb 0 insn -1) }u19(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117 125 127 128 129 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; live  gen 	 0 [r0] 1 [r1] 117 125 127 128 129 131
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[11],13[14],102[106],103[107],113[111],118[115]
;; rd  gen 	(7) 0[1],117[112],125[118],127[119],128[120],129[121],131[122]
;; rd  kill	(14) 0[0,1,2,3],14[15,16],117[112,113,114],125[118],127[119],128[120],129[121],131[122]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[11],13[14],102[106],103[107],117[112]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(7){ d11(bb 0 insn -1) }u37(13){ d14(bb 0 insn -1) }u38(102){ d106(bb 0 insn -1) }u39(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(6) 7[11],13[14],102[106],103[107],113[111],118[115]
;; rd  gen 	(1) 117[114]
;; rd  kill	(3) 117[112,113,114]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[11],13[14],102[106],103[107],117[114]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 3 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(7){ d11(bb 0 insn -1) }u41(13){ d14(bb 0 insn -1) }u42(102){ d106(bb 0 insn -1) }u43(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(6) 7[11],13[14],102[106],103[107],113[111],118[115]
;; rd  gen 	(1) 117[113]
;; rd  kill	(3) 117[112,113,114]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[11],13[14],102[106],103[107],117[113]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 4 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(7){ d11(bb 0 insn -1) }u45(13){ d14(bb 0 insn -1) }u46(102){ d106(bb 0 insn -1) }u47(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[11],13[14],102[106],103[107],117[112,113,114]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[11],13[14],102[106],103[107]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u50(0){ d0(bb 7 insn 55) }u51(7){ d11(bb 0 insn -1) }u52(13){ d14(bb 0 insn -1) }u53(102){ d106(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[11],13[14],102[106],103[107]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 7 insn 55) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 13 { d14(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 11 to worklist
  Adding insn 21 to worklist
  Adding insn 46 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 31 to worklist
  Adding insn 26 to worklist
  Adding insn 56 to worklist
Finished finding needed instructions:
  Adding insn 55 to worklist
Processing use of (reg 117 [ <retval> ]) in insn 55:
  Adding insn 4 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
Processing use of (reg 131) in insn 5:
  Adding insn 44 to worklist
Processing use of (reg 0 r0) in insn 56:
Processing use of (subreg (reg 113 [ _1 ]) 0) in insn 26:
  Adding insn 13 to worklist
Processing use of (reg 118 [ hsram ]) in insn 26:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (subreg (reg 121 [ hsram_8(D)->State ]) 0) in insn 13:
Processing use of (reg 118 [ hsram ]) in insn 31:
Processing use of (subreg (reg 125) 0) in insn 31:
  Adding insn 29 to worklist
Processing use of (reg 13 sp) in insn 37:
Processing use of (reg 0 r0) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 1 r1) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 127 [ hsram_8(D)->Init.NSBank ]) in insn 35:
  Adding insn 33 to worklist
Processing use of (reg 118 [ hsram ]) in insn 33:
Processing use of (reg 128 [ hsram_8(D)->Instance ]) in insn 36:
  Adding insn 34 to worklist
Processing use of (reg 118 [ hsram ]) in insn 34:
Processing use of (reg 118 [ hsram ]) in insn 41:
Processing use of (subreg (reg 129) 0) in insn 41:
  Adding insn 39 to worklist
Processing use of (reg 118 [ hsram ]) in insn 46:
Processing use of (subreg (reg 131) 0) in insn 46:
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 122 [ hsram_8(D)->Lock ]) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 118 [ hsram ]) in insn 19:
Processing use of (reg 118 [ hsram ]) in insn 11:
Processing use of (reg 100 cc) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 113 [ _1 ]) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_WriteOperation_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r117={3d,1u} r118={1d,8u} r121={1d,1u} r122={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,2u} 
;;    total ref usage 177{123d,54u,0e} in 37{36 regular + 1 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 118 [ hsram ])
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":969:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(note 3 2 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:3 -1
     (nil))
(insn 11 9 13 2 (set (reg:SI 121 [ hsram_8(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 13 11 14 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 121 [ hsram_8(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 121 [ hsram_8(D)->State ])
        (nil)))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 61)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(insn 19 18 20 3 (set (reg:SI 122 [ hsram_8(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 20 19 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ hsram_8(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ hsram_8(D)->Lock ])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 65)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 26 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(insn 26 23 27 4 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(debug_insn 28 27 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":977:5 -1
     (nil))
(insn 29 28 31 4 (set (reg:SI 125)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":977:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 29 32 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":977:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:5 -1
     (nil))
(insn 33 32 34 4 (set (reg:SI 127 [ hsram_8(D)->Init.NSBank ])
        (mem:SI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_8(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 4 (set (reg/f:SI 128 [ hsram_8(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 118 [ hsram ]) [2 hsram_8(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 4 (set (reg:SI 1 r1)
        (reg:SI 127 [ hsram_8(D)->Init.NSBank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ hsram_8(D)->Init.NSBank ])
        (nil)))
(insn 36 35 37 4 (set (reg:SI 0 r0)
        (reg/f:SI 128 [ hsram_8(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ hsram_8(D)->Instance ])
        (nil)))
(call_insn 37 36 38 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Disable") [flags 0x41]  <function_decl 0000000006b75a00 FMC_NORSRAM_WriteOperation_Disable>) [0 FMC_NORSRAM_WriteOperation_Disable S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Disable") [flags 0x41]  <function_decl 0000000006b75a00 FMC_NORSRAM_WriteOperation_Disable>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":983:5 -1
     (nil))
(insn 39 38 41 4 (set (reg:SI 129)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":983:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 39 42 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 129) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":983:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 -1
     (nil))
(insn 44 43 46 4 (set (reg:SI 131)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 44 47 4 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ hsram ])
        (nil)))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 -1
     (nil))
(debug_insn 48 47 5 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":993:3 -1
     (nil))
(insn 5 48 61 4 (set (reg:SI 117 [ <retval> ])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":993:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 7
(code_label 61 5 60 5 137 (nil) [1 uses])
(note 60 61 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 60 65 5 (set (reg:SI 117 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":990:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 65 4 64 6 138 (nil) [1 uses])
(note 64 65 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 64 49 6 (set (reg:SI 117 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 49 6 50 7 136 (nil) [0 uses])
(note 50 49 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 55 50 56 7 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":994:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (nil)))
(insn 56 55 0 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":994:1 -1
     (nil))

;; Function HAL_SRAM_GetState (HAL_SRAM_GetState, funcdef_no=345, decl_uid=9297, cgraph_uid=349, symbol_order=348)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_SRAM_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r117={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 117[28,28] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(4) 0[0],113[26],114[27],117[28]
;; rd  kill	(5) 0[0,1],113[26],114[27],117[28]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u9(0){ d0(bb 2 insn 15) }u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 15) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
  Adding insn 15 to worklist
Processing use of (reg 113 [ <retval> ]) in insn 15:
  Adding insn 10 to worklist
Processing use of (subreg (reg 117 [ hsram_2(D)->State ]) 0) in insn 10:
Processing use of (reg 114 [ hsram ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 16:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r117={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 114 [ hsram ])
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1022:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1023:3 -1
     (nil))
(insn 8 6 10 2 (set (reg:SI 117 [ hsram_2(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_2(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1023:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ hsram ])
        (nil)))
(insn 10 8 15 2 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 117 [ hsram_2(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1023:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 117 [ hsram_2(D)->State ])
        (nil)))
(insn 15 10 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1024:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 16 15 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1024:1 -1
     (nil))
