###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Tue Mar  4 10:50:56 2014
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.902
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.988
  Arrival Time                  1.429
  Slack Time                    0.441
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.341 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.201 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.129 | 
     | nclk__L2_I6                                | A v -> Y ^     | INVX8  | 0.307 | 0.309 |   0.878 |    0.437 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.088 | 0.550 |   1.428 |    0.987 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | D v            | DFFSR  | 0.088 | 0.000 |   1.429 |    0.988 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.541 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.681 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.011 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    1.317 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.366 | 0.027 |   0.902 |    1.343 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.915
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.001
  Arrival Time                  1.457
  Slack Time                    0.456
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.356 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.216 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.114 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    0.420 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.083 | 0.581 |   1.457 |    1.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3]    | D v            | DFFSR  | 0.083 | 0.000 |   1.457 |    1.001 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.556 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.696 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.026 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    1.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.039 |   0.915 |    1.371 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.902
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 0.988
  Arrival Time                  1.444
  Slack Time                    0.457
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.357 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.216 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.113 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    0.419 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.085 | 0.568 |   1.444 |    0.987 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | D v            | DFFSR  | 0.085 | 0.000 |   1.444 |    0.988 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.557 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.697 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.026 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    1.332 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.365 | 0.026 |   0.902 |    1.359 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.914
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.000
  Arrival Time                  1.460
  Slack Time                    0.460
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.360 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.220 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.110 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    0.416 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.090 | 0.584 |   1.460 |    1.000 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | D v            | DFFSR  | 0.090 | 0.000 |   1.460 |    1.000 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.560 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.700 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.030 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    1.336 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | CLK ^          | DFFSR  | 0.369 | 0.039 |   0.914 |    1.374 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.910
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.995
  Arrival Time                  1.457
  Slack Time                    0.462
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.362 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.222 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.108 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    0.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.098 | 0.581 |   1.456 |    0.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | D v            | DFFSR  | 0.098 | 0.000 |   1.457 |    0.995 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.562 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.702 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.032 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    1.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.368 | 0.034 |   0.910 |    1.372 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.915
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.001
  Arrival Time                  1.464
  Slack Time                    0.463
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.363 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.223 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.106 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    0.412 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.092 | 0.588 |   1.464 |    1.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2]    | D v            | DFFSR  | 0.092 | 0.000 |   1.464 |    1.001 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.563 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.704 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.033 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    1.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.040 |   0.915 |    1.379 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.915
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.000
  Arrival Time                  1.464
  Slack Time                    0.464
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.364 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.224 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.106 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    0.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.092 | 0.588 |   1.464 |    1.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | D v            | DFFSR  | 0.092 | 0.000 |   1.464 |    1.000 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.564 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.704 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.034 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    1.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.039 |   0.915 |    1.379 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.915
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 1.001
  Arrival Time                  1.466
  Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.365 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.225 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.105 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    0.411 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.094 | 0.590 |   1.466 |    1.001 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | D v            | DFFSR  | 0.094 | 0.000 |   1.466 |    1.001 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.565 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.705 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.035 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    1.341 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.040 |   0.916 |    1.381 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 0.988
  Arrival Time                  1.455
  Slack Time                    0.467
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.367 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.227 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.103 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    0.409 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.100 | 0.579 |   1.455 |    0.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0]    | D v            | DFFSR  | 0.100 | 0.000 |   1.455 |    0.988 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.567 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.707 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.037 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    1.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.366 | 0.028 |   0.904 |    1.371 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.967
  Arrival Time                  1.435
  Slack Time                    0.467
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.367 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.227 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.102 | 
     | nclk__L2_I6                                | A v -> Y ^     | INVX8  | 0.307 | 0.309 |   0.878 |    0.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.098 | 0.556 |   1.434 |    0.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | D v            | DFFSR  | 0.098 | 0.000 |   1.435 |    0.967 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.567 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.708 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.037 | 
     | nclk__L2_I6                                | A v -> Y ^     | INVX8  | 0.307 | 0.309 |   0.878 |    1.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | CLK ^          | DFFSR  | 0.318 | 0.013 |   0.891 |    1.359 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.916
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 1.001
  Arrival Time                  1.468
  Slack Time                    0.468
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.368 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.227 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.102 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    0.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.097 | 0.592 |   1.468 |    1.000 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2]    | D v            | DFFSR  | 0.097 | 0.000 |   1.468 |    1.001 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.568 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.708 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.037 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    1.343 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.040 |   0.916 |    1.383 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.915
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 1.000
  Arrival Time                  1.472
  Slack Time                    0.472
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.372 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.232 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.097 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    0.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.103 | 0.596 |   1.472 |    0.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | D v            | DFFSR  | 0.103 | 0.000 |   1.472 |    1.000 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.572 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.713 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.042 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    1.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.040 |   0.915 |    1.388 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.913
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 0.997
  Arrival Time                  1.470
  Slack Time                    0.473
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.373 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.233 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.096 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    0.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.106 | 0.594 |   1.470 |    0.996 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3]    | D v            | DFFSR  | 0.106 | 0.000 |   1.470 |    0.997 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.573 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.714 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.043 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    1.349 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.369 | 0.037 |   0.913 |    1.386 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.967
  Arrival Time                  1.441
  Slack Time                    0.474
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.374 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.234 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.096 | 
     | nclk__L2_I6                                   | A v -> Y ^     | INVX8  | 0.307 | 0.309 |   0.878 |    0.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.105 | 0.563 |   1.441 |    0.967 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1]    | D v            | DFFSR  | 0.105 | 0.000 |   1.441 |    0.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.574 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.714 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.044 | 
     | nclk__L2_I6                                | A v -> Y ^     | INVX8  | 0.307 | 0.309 |   0.878 |    1.352 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.318 | 0.014 |   0.892 |    1.366 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.965
  Arrival Time                  1.444
  Slack Time                    0.479
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.379 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.238 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.091 | 
     | nclk__L2_I6                                   | A v -> Y ^     | INVX8  | 0.307 | 0.309 |   0.878 |    0.400 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.109 | 0.565 |   1.443 |    0.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1]    | D v            | DFFSR  | 0.109 | 0.000 |   1.444 |    0.965 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.579 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.719 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.048 | 
     | nclk__L2_I6                                | A v -> Y ^     | INVX8  | 0.307 | 0.309 |   0.878 |    1.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.318 | 0.013 |   0.891 |    1.369 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.902
+ Hold                          0.081
+ Phase Shift                   0.000
= Required Time                 0.983
  Arrival Time                  1.488
  Slack Time                    0.505
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.405 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.265 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.065 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    0.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.130 | 0.612 |   1.488 |    0.982 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0]    | D v            | DFFSR  | 0.130 | 0.001 |   1.488 |    0.983 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.605 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.745 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    1.075 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    1.381 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.365 | 0.026 |   0.902 |    1.407 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.788
  Arrival Time                  1.417
  Slack Time                    0.629
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.529 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.389 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.059 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.156 | 0.303 |   1.184 |    0.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | A ^ -> Y v     | INVX4    | 0.107 | 0.108 |   1.292 |    0.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | B v -> Y ^     | MUX2X1   | 0.133 | 0.125 |   1.417 |    0.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D ^            | DFFPOSX1 | 0.133 | 0.000 |   1.417 |    0.788 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.729 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.870 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.199 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.311 | 0.008 |   0.889 |    1.518 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.909
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.811
  Arrival Time                  1.444
  Slack Time                    0.633
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.533 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.393 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.063 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    0.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.162 | 0.337 |   1.212 |    0.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | A ^ -> Y v     | INVX4    | 0.111 | 0.111 |   1.323 |    0.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | B v -> Y ^     | MUX2X1   | 0.127 | 0.121 |   1.444 |    0.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D ^            | DFFPOSX1 | 0.127 | 0.000 |   1.444 |    0.811 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.733 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.873 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.203 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    1.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.339 | 0.034 |   0.909 |    1.543 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.791
  Arrival Time                  1.428
  Slack Time                    0.637
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.537 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.396 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.067 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.161 | 0.312 |   1.193 |    0.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | A ^ -> Y v     | INVX4    | 0.112 | 0.113 |   1.306 |    0.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U270               | B v -> Y ^     | MUX2X1   | 0.129 | 0.122 |   1.428 |    0.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D ^            | DFFPOSX1 | 0.129 | 0.000 |   1.428 |    0.791 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.737 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.877 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.206 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.314 | 0.012 |   0.893 |    1.529 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.789
  Arrival Time                  1.428
  Slack Time                    0.639
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.539 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.399 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.069 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    0.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.162 | 0.319 |   1.191 |    0.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | INVX4    | 0.116 | 0.117 |   1.308 |    0.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B v -> Y ^     | MUX2X1   | 0.127 | 0.120 |   1.428 |    0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D ^            | DFFPOSX1 | 0.127 | 0.000 |   1.428 |    0.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.739 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.879 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.209 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    1.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.332 | 0.016 |   0.889 |    1.528 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.787
  Arrival Time                  1.428
  Slack Time                    0.641
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.541 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.401 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.071 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.157 | 0.306 |   1.184 |    0.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U285               | A ^ -> Y v     | INVX4    | 0.112 | 0.113 |   1.297 |    0.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                | A v -> Y ^     | MUX2X1   | 0.128 | 0.131 |   1.428 |    0.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D ^            | DFFPOSX1 | 0.128 | 0.000 |   1.428 |    0.787 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.741 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.881 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.211 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    1.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.319 | 0.009 |   0.888 |    1.529 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.795
  Arrival Time                  1.437
  Slack Time                    0.642
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.542 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.402 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.072 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    0.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.157 | 0.319 |   1.191 |    0.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U151               | A ^ -> Y v     | INVX4    | 0.119 | 0.120 |   1.311 |    0.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U160               | B v -> Y ^     | MUX2X1   | 0.130 | 0.126 |   1.437 |    0.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D ^            | DFFPOSX1 | 0.130 | 0.000 |   1.437 |    0.795 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.742 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.882 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.212 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    1.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.335 | 0.022 |   0.894 |    1.536 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.794
  Arrival Time                  1.439
  Slack Time                    0.645
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.545 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.404 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.075 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.156 | 0.311 |   1.190 |    0.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | A ^ -> Y v     | INVX4    | 0.112 | 0.112 |   1.302 |    0.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U13                | A v -> Y ^     | MUX2X1   | 0.136 | 0.136 |   1.438 |    0.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.439 |    0.794 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.745 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.885 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.214 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    1.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.323 | 0.015 |   0.894 |    1.538 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.791
  Arrival Time                  1.437
  Slack Time                    0.646
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.546 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.406 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.076 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.157 | 0.308 |   1.188 |    0.542 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150               | A ^ -> Y v     | INVX4    | 0.114 | 0.115 |   1.303 |    0.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U19                | A v -> Y ^     | MUX2X1   | 0.128 | 0.134 |   1.437 |    0.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D ^            | DFFPOSX1 | 0.128 | 0.000 |   1.437 |    0.791 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.746 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.887 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.216 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.313 | 0.012 |   0.892 |    1.539 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.789
  Arrival Time                  1.436
  Slack Time                    0.647
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.547 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.407 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.077 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.165 | 0.313 |   1.194 |    0.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U283               | A ^ -> Y v     | INVX4    | 0.112 | 0.113 |   1.306 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295               | B v -> Y ^     | MUX2X1   | 0.140 | 0.129 |   1.436 |    0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.436 |    0.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.747 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.887 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.217 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.312 | 0.009 |   0.890 |    1.537 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.802
  Arrival Time                  1.449
  Slack Time                    0.647
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.547 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.407 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.077 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    0.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.160 | 0.328 |   1.200 |    0.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120               | A ^ -> Y v     | INVX4    | 0.116 | 0.117 |   1.317 |    0.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | B v -> Y ^     | MUX2X1   | 0.141 | 0.132 |   1.449 |    0.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D ^            | DFFPOSX1 | 0.141 | 0.000 |   1.449 |    0.802 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.747 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.887 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.217 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    1.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.336 | 0.028 |   0.900 |    1.547 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.791
  Arrival Time                  1.438
  Slack Time                    0.648
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.548 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.407 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.078 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    0.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.164 | 0.322 |   1.194 |    0.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U147               | A ^ -> Y v     | INVX4    | 0.117 | 0.117 |   1.311 |    0.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162               | B v -> Y ^     | MUX2X1   | 0.135 | 0.127 |   1.438 |    0.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D ^            | DFFPOSX1 | 0.135 | 0.000 |   1.438 |    0.791 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.748 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.888 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.217 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    1.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.333 | 0.018 |   0.890 |    1.537 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.789
  Arrival Time                  1.437
  Slack Time                    0.648
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.548 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.408 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.079 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.158 | 0.307 |   1.187 |    0.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U282               | A ^ -> Y v     | INVX4    | 0.115 | 0.116 |   1.304 |    0.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23                | A v -> Y ^     | MUX2X1   | 0.132 | 0.133 |   1.437 |    0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.437 |    0.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.748 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.889 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.218 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.312 | 0.009 |   0.890 |    1.539 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.789
  Arrival Time                  1.439
  Slack Time                    0.651
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.551 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.410 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.081 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.197 | 0.343 |   1.224 |    0.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U158               | A ^ -> Y v     | INVX2    | 0.096 | 0.093 |   1.317 |    0.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | B v -> Y ^     | MUX2X1   | 0.131 | 0.122 |   1.439 |    0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D ^            | DFFPOSX1 | 0.131 | 0.000 |   1.439 |    0.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.751 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.891 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.220 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.312 | 0.009 |   0.890 |    1.541 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.788
  Arrival Time                  1.440
  Slack Time                    0.652
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.552 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.412 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.082 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.166 | 0.313 |   1.193 |    0.542 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | A ^ -> Y v     | INVX4    | 0.116 | 0.117 |   1.311 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | B v -> Y ^     | MUX2X1   | 0.138 | 0.128 |   1.439 |    0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.440 |    0.788 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.752 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.892 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.222 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.311 | 0.008 |   0.889 |    1.541 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.788
  Arrival Time                  1.440
  Slack Time                    0.652
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.552 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.412 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.082 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.119 | 0.268 |   1.149 |    0.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                | A ^ -> Y v     | INVX2    | 0.169 | 0.163 |   1.312 |    0.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | B v -> Y ^     | MUX2X1   | 0.125 | 0.128 |   1.440 |    0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D ^            | DFFPOSX1 | 0.125 | 0.000 |   1.440 |    0.788 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.752 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.892 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.222 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.312 | 0.009 |   0.889 |    1.542 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.808
  Arrival Time                  1.460
  Slack Time                    0.652
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.552 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.412 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.082 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    0.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.207 | 0.374 |   1.249 |    0.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U217               | A ^ -> Y v     | INVX2    | 0.096 | 0.090 |   1.339 |    0.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | B v -> Y ^     | MUX2X1   | 0.129 | 0.121 |   1.460 |    0.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D ^            | DFFPOSX1 | 0.129 | 0.000 |   1.460 |    0.808 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.752 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.893 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.222 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    1.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.339 | 0.032 |   0.906 |    1.559 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.789
  Arrival Time                  1.441
  Slack Time                    0.653
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.553 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.412 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.083 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    0.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.207 | 0.352 |   1.230 |    0.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                | A ^ -> Y v     | INVX2    | 0.094 | 0.089 |   1.319 |    0.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | B v -> Y ^     | MUX2X1   | 0.130 | 0.122 |   1.441 |    0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D ^            | DFFPOSX1 | 0.130 | 0.000 |   1.441 |    0.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.753 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.893 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.222 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    1.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.317 | 0.011 |   0.889 |    1.542 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.789
  Arrival Time                  1.442
  Slack Time                    0.653
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.553 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.413 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.084 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    0.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.166 | 0.316 |   1.194 |    0.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | A ^ -> Y v     | INVX4    | 0.116 | 0.117 |   1.311 |    0.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U95                | B v -> Y ^     | MUX2X1   | 0.138 | 0.131 |   1.442 |    0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.442 |    0.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.753 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.894 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.223 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    1.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.317 | 0.011 |   0.889 |    1.543 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.794
  Arrival Time                  1.448
  Slack Time                    0.654
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.554 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.414 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.084 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.344 | 0.311 |   0.881 |    0.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.121 | 0.273 |   1.154 |    0.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U78                | A ^ -> Y v     | INVX2    | 0.172 | 0.166 |   1.319 |    0.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                | B v -> Y ^     | MUX2X1   | 0.124 | 0.128 |   1.447 |    0.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D ^            | DFFPOSX1 | 0.124 | 0.000 |   1.448 |    0.794 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.754 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.894 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.224 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.344 | 0.311 |   0.880 |    1.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.360 | 0.010 |   0.890 |    1.544 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.786
  Arrival Time                  1.440
  Slack Time                    0.654
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.554 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.414 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.084 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    0.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.160 | 0.308 |   1.187 |    0.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A ^ -> Y v     | INVX4    | 0.120 | 0.122 |   1.308 |    0.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U38                | A v -> Y ^     | MUX2X1   | 0.124 | 0.132 |   1.440 |    0.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D ^            | DFFPOSX1 | 0.124 | 0.000 |   1.440 |    0.786 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.754 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.894 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.224 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    1.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.315 | 0.009 |   0.887 |    1.541 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.801
  Arrival Time                  1.455
  Slack Time                    0.654
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.554 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.414 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.085 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    0.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.122 | 0.290 |   1.162 |    0.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178               | A ^ -> Y v     | INVX2    | 0.163 | 0.158 |   1.320 |    0.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U187               | B v -> Y ^     | MUX2X1   | 0.134 | 0.134 |   1.455 |    0.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.455 |    0.801 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.754 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.895 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.224 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    1.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.336 | 0.027 |   0.899 |    1.554 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.788
  Arrival Time                  1.443
  Slack Time                    0.655
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.555 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.414 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.085 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.168 | 0.317 |   1.195 |    0.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U286               | A ^ -> Y v     | INVX4    | 0.116 | 0.117 |   1.312 |    0.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U26                | A v -> Y ^     | MUX2X1   | 0.128 | 0.130 |   1.442 |    0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D ^            | DFFPOSX1 | 0.128 | 0.000 |   1.443 |    0.788 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.755 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.895 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.224 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    1.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.320 | 0.010 |   0.889 |    1.543 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.797
  Arrival Time                  1.453
  Slack Time                    0.656
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.556 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.416 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.086 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    0.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.121 | 0.283 |   1.158 |    0.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229               | A ^ -> Y v     | INVX2    | 0.165 | 0.160 |   1.318 |    0.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | B v -> Y ^     | MUX2X1   | 0.137 | 0.135 |   1.453 |    0.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.453 |    0.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.756 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.896 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.226 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    1.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.336 | 0.021 |   0.896 |    1.551 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.794
  Arrival Time                  1.451
  Slack Time                    0.656
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.556 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.416 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.086 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.119 | 0.275 |   1.153 |    0.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | A ^ -> Y v     | INVX2    | 0.156 | 0.153 |   1.306 |    0.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8                 | A v -> Y ^     | MUX2X1   | 0.142 | 0.144 |   1.450 |    0.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D ^            | DFFPOSX1 | 0.142 | 0.000 |   1.451 |    0.794 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.756 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.896 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.226 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    1.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.323 | 0.015 |   0.894 |    1.550 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.801
  Arrival Time                  1.457
  Slack Time                    0.656
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.556 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.416 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.087 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.881 |    0.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.211 | 0.364 |   1.245 |    0.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144               | A ^ -> Y v     | INVX2    | 0.095 | 0.089 |   1.334 |    0.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U155               | B v -> Y ^     | MUX2X1   | 0.132 | 0.123 |   1.457 |    0.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.457 |    0.801 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.756 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.897 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.226 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.881 |    1.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.334 | 0.018 |   0.900 |    1.556 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
+ Hold                         -0.094
+ Phase Shift                   0.000
= Required Time                 0.818
  Arrival Time                  1.475
  Slack Time                    0.657
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.557 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.416 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.087 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.344 | 0.311 |   0.881 |    0.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.210 | 0.379 |   1.260 |    0.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | INVX2    | 0.097 | 0.092 |   1.351 |    0.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B v -> Y ^     | MUX2X1   | 0.132 | 0.123 |   1.474 |    0.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.475 |    0.818 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.757 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.897 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.226 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.344 | 0.311 |   0.881 |    1.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.377 | 0.032 |   0.912 |    1.569 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.789
  Arrival Time                  1.449
  Slack Time                    0.660
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.560 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.419 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.090 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.215 | 0.356 |   1.237 |    0.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U267               | A ^ -> Y v     | INVX2    | 0.097 | 0.090 |   1.327 |    0.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 0.129 | 0.121 |   1.448 |    0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D ^            | DFFPOSX1 | 0.129 | 0.000 |   1.449 |    0.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.760 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.900 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.229 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.312 | 0.009 |   0.890 |    1.550 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.793
  Arrival Time                  1.453
  Slack Time                    0.660
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.560 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.420 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.090 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.208 | 0.357 |   1.236 |    0.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | A ^ -> Y v     | INVX2    | 0.102 | 0.096 |   1.332 |    0.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272               | B v -> Y ^     | MUX2X1   | 0.128 | 0.120 |   1.452 |    0.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D ^            | DFFPOSX1 | 0.128 | 0.000 |   1.453 |    0.793 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.760 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.900 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.230 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    1.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.322 | 0.015 |   0.893 |    1.553 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.803
  Arrival Time                  1.464
  Slack Time                    0.661
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.561 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.421 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.091 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.344 | 0.311 |   0.881 |    0.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.217 | 0.370 |   1.250 |    0.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | INVX2    | 0.103 | 0.096 |   1.347 |    0.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101               | B v -> Y ^     | MUX2X1   | 0.123 | 0.116 |   1.463 |    0.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D ^            | DFFPOSX1 | 0.123 | 0.000 |   1.464 |    0.803 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.761 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.901 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.231 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.344 | 0.311 |   0.881 |    1.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.369 | 0.018 |   0.899 |    1.559 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.792
  Arrival Time                  1.453
  Slack Time                    0.661
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.561 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.421 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.091 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.130 | 0.281 |   1.162 |    0.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | A ^ -> Y v     | INVX2    | 0.159 | 0.156 |   1.318 |    0.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B v -> Y ^     | MUX2X1   | 0.137 | 0.134 |   1.453 |    0.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.453 |    0.792 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.761 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.901 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.231 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.542 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.314 | 0.012 |   0.892 |    1.554 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.800
  Arrival Time                  1.461
  Slack Time                    0.661
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.561 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.421 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.091 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.881 |    0.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.206 | 0.359 |   1.240 |    0.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U156               | A ^ -> Y v     | INVX2    | 0.099 | 0.094 |   1.334 |    0.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B v -> Y ^     | MUX2X1   | 0.135 | 0.127 |   1.461 |    0.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D ^            | DFFPOSX1 | 0.135 | 0.000 |   1.461 |    0.800 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.761 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.901 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.231 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.881 |    1.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.334 | 0.018 |   0.899 |    1.560 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.909
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.811
  Arrival Time                  1.473
  Slack Time                    0.662
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.562 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.422 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.092 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    0.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.165 | 0.339 |   1.214 |    0.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U204               | A ^ -> Y v     | INVX4    | 0.112 | 0.112 |   1.326 |    0.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10                | A v -> Y ^     | MUX2X1   | 0.150 | 0.146 |   1.473 |    0.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D ^            | DFFPOSX1 | 0.150 | 0.000 |   1.473 |    0.811 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.762 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.902 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.232 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    1.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.339 | 0.034 |   0.909 |    1.570 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.792
  Arrival Time                  1.455
  Slack Time                    0.662
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.562 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.422 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.093 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.213 | 0.360 |   1.239 |    0.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244               | A ^ -> Y v     | INVX2    | 0.101 | 0.095 |   1.334 |    0.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | B v -> Y ^     | MUX2X1   | 0.128 | 0.120 |   1.454 |    0.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D ^            | DFFPOSX1 | 0.128 | 0.000 |   1.455 |    0.792 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.762 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.903 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.232 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    1.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.322 | 0.014 |   0.893 |    1.555 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.789
  Arrival Time                  1.451
  Slack Time                    0.663
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.563 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.422 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.093 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    0.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.222 | 0.364 |   1.242 |    0.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | A ^ -> Y v     | INVX2    | 0.097 | 0.089 |   1.332 |    0.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | B v -> Y ^     | MUX2X1   | 0.125 | 0.119 |   1.451 |    0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D ^            | DFFPOSX1 | 0.125 | 0.000 |   1.451 |    0.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.763 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.903 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.232 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    1.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.317 | 0.011 |   0.890 |    1.552 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

