Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,96
design__inferred_latch__count,0
design__instance__count,2130
design__instance__area,24686.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.022620733827352524
power__switching__total,0.02458551712334156
power__leakage__total,4.72771318982268E-7
power__total,0.04720672592520714
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.261489032272963
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2613566936846849
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12181939135573668
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.11579060260576
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.121819
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,14.397381
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.271532332082371
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.271542379601028
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6445187344034478
timing__setup__ws__corner:nom_slow_1p08V_125C,6.618418000978995
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.644519
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,6.618418
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26519792668064734
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2652081407327628
timing__hold__ws__corner:nom_typ_1p20V_25C,0.314305590450483
timing__setup__ws__corner:nom_typ_1p20V_25C,11.393803556466333
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.314306
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,11.393804
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.261489032272963
clock__skew__worst_setup,0.2613566936846849
timing__hold__ws,0.12181939135573668
timing__setup__ws,6.618418000978995
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.121819
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.618418
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,2130
design__instance__area__stdcell,24686.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.852987
design__instance__utilization__stdcell,0.852987
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,73
design__instance__area__class:inverter,422.755
design__instance__count__class:sequential_cell,61
design__instance__area__class:sequential_cell,2877.64
design__instance__count__class:multi_input_combinational_cell,1788
design__instance__area__class:multi_input_combinational_cell,18882.5
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,186
design__instance__area__class:timing_repair_buffer,2316.99
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,49155.7
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,3
design__instance__area__class:clock_inverter,16.3296
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,71
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2207
route__net__special,2
route__drc_errors__iter:0,1200
route__wirelength__iter:0,54467
route__drc_errors__iter:1,791
route__wirelength__iter:1,54103
route__drc_errors__iter:2,779
route__wirelength__iter:2,53948
route__drc_errors__iter:3,94
route__wirelength__iter:3,53462
route__drc_errors__iter:4,5
route__wirelength__iter:4,53459
route__drc_errors__iter:5,0
route__wirelength__iter:5,53462
route__drc_errors,0
route__wirelength,53462
route__vias,14012
route__vias__singlecut,14012
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,328.61
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,47
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,47
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,47
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,47
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19807
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19941
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0019264
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00234453
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00057653
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00234453
design_powergrid__voltage__worst,0.00234453
design_powergrid__voltage__worst__net:VPWR,1.19807
design_powergrid__drop__worst,0.00234453
design_powergrid__drop__worst__net:VPWR,0.0019264
design_powergrid__voltage__worst__net:VGND,0.00234453
design_powergrid__drop__worst__net:VGND,0.00234453
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00059500000000000004274358644806852680630981922149658203125
ir__drop__worst,0.00193000000000000007487066522315899419481866061687469482421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
