# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sources_1/new/D_flip_flop_ce_pop.vhd" \
"../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sources_1/new/D_flip_flop_ce_push.vhd" \
"../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sources_1/new/Decodificador_binario_a_7_segmentos.vhd" \
"../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sources_1/new/Generador_CE_1KHz.vhd" \
"../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sources_1/new/Inst_N_bits_ascending_counter_ptr_read.vhd" \
"../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sources_1/new/Inst_N_bits_ascending_counter_ptr_write.vhd" \
"../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sources_1/new/ctrl_fifo_predictivo.vhd" \
"../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sources_1/new/detector_flancos_pop.vhd" \
"../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sources_1/new/detector_flancos_push.vhd" \
"../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sources_1/new/dual_port_distributed_ram_async_read.vhd" \
"../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sources_1/new/empty_fifo_flip_flop.vhd" \
"../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sources_1/new/fifo_16_byte_distributted_RAM.vhd" \
"../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sources_1/new/full_fifo_flip_flop.vhd" \
"../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sources_1/new/visualizador.vhd" \
"../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sim_1/new/testbench_fifo_16_byte_distributted_RAM.vhd" \

# Do not sort compile order
nosort
