INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/njimenezs/Documents/arqui/clase2026/basico/basico.sim/sim_1/synth/timing/xsim/suma1b_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suma1b
INFO: [VRFC 10-311] analyzing module glbl
