Warning (10268): Verilog HDL information at div.sv(5): always construct contains both blocking and non-blocking assignments File: D:/Projetos/divisor_clock/div.sv Line: 5
