// Seed: 2164287710
module module_0 (
    input tri1 id_0
    , id_5,
    output wire id_1,
    output supply1 id_2,
    input supply1 id_3
);
  logic [-1 : -1 'd0] id_6;
  ;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_3,
      id_2
  );
  assign modCall_1.id_0 = 0;
  assign id_2 = id_6 == 1 & 1;
  wire id_7;
endmodule
module module_1 (
    output wire  id_0,
    input  tri   id_1,
    input  wor   id_2,
    output uwire id_3,
    output wand  id_4,
    input  tri0  id_5,
    output tri0  id_6
);
  module_0 modCall_1 (
      id_5,
      id_4,
      id_6,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input  wand  id_0,
    output wire  id_1,
    input  wire  id_2,
    input  tri0  id_3,
    output uwire id_4
);
  wire id_6;
endmodule
