// Seed: 1052897463
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    output wand id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    input tri1 id_8,
    input wire id_9,
    input wire id_10,
    input tri0 id_11,
    output tri1 id_12,
    input uwire id_13,
    output tri0 id_14,
    input tri1 id_15
);
  wire id_17;
  assign id_14 = id_15;
  wire id_18;
endmodule
module module_1 (
    input  wire  id_0,
    input  logic id_1,
    output tri1  id_2,
    input  wand  id_3,
    inout  logic id_4,
    input  tri   id_5
);
  always @(1 or posedge id_0) id_4 <= id_1;
  module_0(
      id_3, id_2, id_2, id_3, id_0, id_2, id_3, id_5, id_3, id_5, id_5, id_0, id_2, id_3, id_2, id_0
  );
endmodule
