

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_333_15'
================================================================
* Date:           Tue Dec 17 08:43:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      141|      141|  0.564 us|  0.564 us|  141|  141|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_333_15  |      139|      139|        20|          8|          1|    16|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2197|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|     2881|     3372|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1209|    -|
|Register             |        -|     -|     2149|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|     5030|     6810|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_8ns_10ns_17_1_1_U283    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U284    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U285    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U286    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U288    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U289    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U292    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U293    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U296    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U297    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U300    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U304    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U305    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U306    |mul_8ns_10ns_17_1_1    |        0|   0|    0|   62|    0|
    |mul_9ns_11ns_18_1_1_U282    |mul_9ns_11ns_18_1_1    |        0|   1|    0|    6|    0|
    |sparsemux_21_4_32_1_1_U287  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U290  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U291  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U294  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U295  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U298  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U299  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U301  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U302  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U303  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U307  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U308  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U309  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U310  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U311  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U312  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |urem_8ns_5ns_4_12_1_U268    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U269    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U270    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U271    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U272    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U273    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U274    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U275    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U276    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U277    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U278    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U279    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U280    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U281    |urem_8ns_5ns_4_12_1    |        0|   0|  189|  106|    0|
    |urem_9ns_5ns_4_13_1_U267    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                       |                       |        0|   1| 2881| 3372|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln333_1_fu_1733_p2     |         +|   0|  0|   12|           5|           1|
    |add_ln333_fu_1923_p2       |         +|   0|  0|   16|           9|           5|
    |add_ln336_fu_2768_p2       |         +|   0|  0|   12|           5|           1|
    |ap_block_pp0_stage3_11001  |       and|   0|  0|    2|           1|           1|
    |icmp_ln333_fu_1727_p2      |      icmp|   0|  0|   13|           5|           6|
    |icmp_ln336_1_fu_2202_p2    |      icmp|   0|  0|   15|           8|           4|
    |icmp_ln336_2_fu_2377_p2    |      icmp|   0|  0|   15|           8|           4|
    |icmp_ln336_3_fu_2679_p2    |      icmp|   0|  0|   15|           8|           4|
    |icmp_ln336_4_fu_2382_p2    |      icmp|   0|  0|   15|           8|           4|
    |icmp_ln336_5_fu_2557_p2    |      icmp|   0|  0|   15|           8|           4|
    |icmp_ln336_fu_1906_p2      |      icmp|   0|  0|   15|           8|           4|
    |grp_fu_1758_p0             |        or|   0|  0|    8|           8|           1|
    |grp_fu_1774_p0             |        or|   0|  0|    8|           8|           2|
    |grp_fu_1785_p0             |        or|   0|  0|    8|           8|           2|
    |grp_fu_1796_p0             |        or|   0|  0|    8|           8|           3|
    |grp_fu_1807_p0             |        or|   0|  0|    8|           8|           3|
    |grp_fu_1818_p0             |        or|   0|  0|    8|           8|           3|
    |grp_fu_1829_p0             |        or|   0|  0|    8|           8|           3|
    |grp_fu_1840_p0             |        or|   0|  0|    8|           8|           4|
    |grp_fu_1851_p0             |        or|   0|  0|    8|           8|           4|
    |grp_fu_1862_p0             |        or|   0|  0|    8|           8|           4|
    |grp_fu_1873_p0             |        or|   0|  0|    8|           8|           4|
    |grp_fu_1884_p0             |        or|   0|  0|    8|           8|           4|
    |grp_fu_1895_p0             |        or|   0|  0|    8|           8|           4|
    |grp_fu_1917_p0             |        or|   0|  0|    8|           8|           4|
    |or_ln336_15_fu_3422_p2     |        or|   0|  0|  416|         416|         416|
    |or_ln336_9_fu_1901_p2      |        or|   0|  0|    8|           8|           4|
    |select_ln336_1_fu_3361_p3  |    select|   0|  0|  331|           1|         384|
    |select_ln336_2_fu_3382_p3  |    select|   0|  0|  388|           1|         448|
    |select_ln336_3_fu_3389_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln336_4_fu_3145_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln336_5_fu_3518_p3  |    select|   0|  0|  428|           1|         512|
    |select_ln336_fu_3343_p3    |    select|   0|  0|  303|           1|         352|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2197|         616|        2265|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar129_load   |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load           |   9|          2|    9|         18|
    |gmem4_blk_n_W                     |   9|          2|    1|          2|
    |indvar129_fu_192                  |   9|          2|    5|         10|
    |j_fu_188                          |   9|          2|    9|         18|
    |reg_1580                          |   9|          2|   32|         64|
    |reg_1585                          |   9|          2|   32|         64|
    |reg_1590                          |   9|          2|   32|         64|
    |reg_1595                          |   9|          2|   32|         64|
    |reg_1600                          |   9|          2|   32|         64|
    |reg_1605                          |   9|          2|   32|         64|
    |reg_1610                          |   9|          2|   32|         64|
    |reg_1615                          |   9|          2|   32|         64|
    |reg_1620                          |   9|          2|   32|         64|
    |reg_1625                          |   9|          2|   32|         64|
    |v4_1_address0                     |  49|          9|    5|         45|
    |v4_1_address1                     |  49|          9|    5|         45|
    |v4_2_address0                     |  49|          9|    5|         45|
    |v4_2_address1                     |  49|          9|    5|         45|
    |v4_3_address0                     |  49|          9|    5|         45|
    |v4_3_address1                     |  49|          9|    5|         45|
    |v4_4_address0                     |  49|          9|    5|         45|
    |v4_4_address1                     |  49|          9|    5|         45|
    |v4_5_address0                     |  49|          9|    5|         45|
    |v4_5_address1                     |  49|          9|    5|         45|
    |v4_6_address0                     |  49|          9|    5|         45|
    |v4_6_address1                     |  49|          9|    5|         45|
    |v4_7_address0                     |  49|          9|    5|         45|
    |v4_7_address1                     |  49|          9|    5|         45|
    |v4_8_address0                     |  49|          9|    5|         45|
    |v4_8_address1                     |  49|          9|    5|         45|
    |v4_9_address0                     |  49|          9|    5|         45|
    |v4_9_address1                     |  49|          9|    5|         45|
    |v4_address0                       |  49|          9|    5|         45|
    |v4_address1                       |  49|          9|    5|         45|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |1209|        229|  455|       1617|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |    8|   0|    8|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln333_reg_3550                 |    1|   0|    1|          0|
    |icmp_ln333_reg_3550_pp0_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln336_1_reg_3999               |    1|   0|    1|          0|
    |icmp_ln336_2_reg_4114               |    1|   0|    1|          0|
    |icmp_ln336_3_reg_4299               |    1|   0|    1|          0|
    |icmp_ln336_4_reg_4119               |    1|   0|    1|          0|
    |icmp_ln336_5_reg_4234               |    1|   0|    1|          0|
    |icmp_ln336_reg_3661                 |    1|   0|    1|          0|
    |icmp_ln336_reg_3661_pp0_iter1_reg   |    1|   0|    1|          0|
    |indvar129_fu_192                    |    5|   0|    5|          0|
    |j_fu_188                            |    9|   0|    9|          0|
    |j_load_reg_3554                     |    9|   0|    9|          0|
    |or_ln336_10_reg_3633                |    5|   0|    8|          3|
    |or_ln336_11_reg_3640                |    6|   0|    8|          2|
    |or_ln336_11_reg_3640_pp0_iter1_reg  |    6|   0|    8|          2|
    |or_ln336_12_reg_3647                |    5|   0|    8|          3|
    |or_ln336_12_reg_3647_pp0_iter1_reg  |    5|   0|    8|          3|
    |or_ln336_13_reg_3654                |    5|   0|    8|          3|
    |or_ln336_14_reg_3666                |    4|   0|    8|          4|
    |or_ln336_1_reg_3585                 |    7|   0|    8|          1|
    |or_ln336_1_reg_3585_pp0_iter1_reg   |    7|   0|    8|          1|
    |or_ln336_2_reg_3591                 |    6|   0|    8|          2|
    |or_ln336_2_reg_3591_pp0_iter1_reg   |    6|   0|    8|          2|
    |or_ln336_3_reg_3597                 |    7|   0|    8|          1|
    |or_ln336_4_reg_3603                 |    6|   0|    8|          2|
    |or_ln336_4_reg_3603_pp0_iter1_reg   |    6|   0|    8|          2|
    |or_ln336_5_reg_3609                 |    6|   0|    8|          2|
    |or_ln336_6_reg_3615                 |    5|   0|    8|          3|
    |or_ln336_6_reg_3615_pp0_iter1_reg   |    5|   0|    8|          3|
    |or_ln336_7_reg_3621                 |    7|   0|    8|          1|
    |or_ln336_8_reg_3627                 |    6|   0|    8|          2|
    |or_ln336_8_reg_3627_pp0_iter1_reg   |    6|   0|    8|          2|
    |or_ln336_reg_3579                   |    7|   0|    8|          1|
    |reg_1580                            |   32|   0|   32|          0|
    |reg_1585                            |   32|   0|   32|          0|
    |reg_1590                            |   32|   0|   32|          0|
    |reg_1595                            |   32|   0|   32|          0|
    |reg_1600                            |   32|   0|   32|          0|
    |reg_1605                            |   32|   0|   32|          0|
    |reg_1610                            |   32|   0|   32|          0|
    |reg_1615                            |   32|   0|   32|          0|
    |reg_1620                            |   32|   0|   32|          0|
    |reg_1625                            |   32|   0|   32|          0|
    |reg_1630                            |   32|   0|   32|          0|
    |reg_1634                            |   32|   0|   32|          0|
    |reg_1638                            |   32|   0|   32|          0|
    |reg_1642                            |   32|   0|   32|          0|
    |reg_1646                            |   32|   0|   32|          0|
    |reg_1650                            |   32|   0|   32|          0|
    |reg_1654                            |   32|   0|   32|          0|
    |reg_1658                            |   32|   0|   32|          0|
    |reg_1662                            |   32|   0|   32|          0|
    |reg_1666                            |   32|   0|   32|          0|
    |reg_1670                            |   32|   0|   32|          0|
    |reg_1674                            |   32|   0|   32|          0|
    |reg_1678                            |   32|   0|   32|          0|
    |reg_1682                            |   32|   0|   32|          0|
    |reg_1686                            |   32|   0|   32|          0|
    |reg_1690                            |   32|   0|   32|          0|
    |reg_1694                            |   32|   0|   32|          0|
    |reg_1698                            |   32|   0|   32|          0|
    |reg_1702                            |   32|   0|   32|          0|
    |reg_1706                            |   32|   0|   32|          0|
    |select_ln336_4_reg_4584             |   32|   0|   32|          0|
    |select_ln336_5_reg_4590             |  512|   0|  512|          0|
    |tmp_10_reg_4574                     |   32|   0|   32|          0|
    |tmp_21_reg_4414                     |   32|   0|   32|          0|
    |tmp_22_reg_4419                     |   32|   0|   32|          0|
    |tmp_23_reg_4579                     |   32|   0|   32|          0|
    |tmp_3_reg_3894                      |   32|   0|   32|          0|
    |tmp_4_reg_4004                      |   32|   0|   32|          0|
    |tmp_50_reg_3673                     |    5|   0|    5|          0|
    |tmp_5_reg_4009                      |   32|   0|   32|          0|
    |tmp_6_reg_4124                      |   32|   0|   32|          0|
    |tmp_7_reg_4129                      |   32|   0|   32|          0|
    |tmp_8_reg_4289                      |   32|   0|   32|          0|
    |tmp_9_reg_4294                      |   32|   0|   32|          0|
    |tmp_s_reg_4359                      |   32|   0|   32|          0|
    |trunc_ln333_reg_3561                |    8|   0|    8|          0|
    |trunc_ln337_reg_4354                |    4|   0|    4|          0|
    |urem_ln336_1_reg_3779               |    4|   0|    4|          0|
    |urem_ln336_2_reg_3889               |    4|   0|    4|          0|
    |urem_ln336_reg_3884                 |    4|   0|    4|          0|
    |or_ln336_reg_3579                   |   64|  32|    8|          1|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 2149|  32| 2138|         46|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_333_15|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_333_15|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_333_15|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_333_15|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_333_15|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_333_15|  return value|
|m_axi_gmem4_AWVALID   |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWREADY   |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWADDR    |  out|   64|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWID      |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWLEN     |  out|   32|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWSIZE    |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWBURST   |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWLOCK    |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWCACHE   |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWPROT    |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWQOS     |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWREGION  |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWUSER    |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WVALID    |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WREADY    |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WDATA     |  out|  512|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WSTRB     |  out|   64|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WLAST     |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WID       |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WUSER     |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARVALID   |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARREADY   |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARADDR    |  out|   64|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARID      |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARLEN     |  out|   32|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARSIZE    |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARBURST   |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARLOCK    |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARCACHE   |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARPROT    |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARQOS     |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARREGION  |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARUSER    |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RVALID    |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RREADY    |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RDATA     |   in|  512|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RLAST     |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RID       |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RFIFONUM  |   in|    9|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RUSER     |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RRESP     |   in|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BVALID    |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BREADY    |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BRESP     |   in|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BID       |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BUSER     |   in|    1|       m_axi|                                  gmem4|       pointer|
|sext_ln83             |   in|   58|     ap_none|                              sext_ln83|        scalar|
|v4_address0           |  out|    5|   ap_memory|                                     v4|         array|
|v4_ce0                |  out|    1|   ap_memory|                                     v4|         array|
|v4_q0                 |   in|   32|   ap_memory|                                     v4|         array|
|v4_address1           |  out|    5|   ap_memory|                                     v4|         array|
|v4_ce1                |  out|    1|   ap_memory|                                     v4|         array|
|v4_q1                 |   in|   32|   ap_memory|                                     v4|         array|
|v4_1_address0         |  out|    5|   ap_memory|                                   v4_1|         array|
|v4_1_ce0              |  out|    1|   ap_memory|                                   v4_1|         array|
|v4_1_q0               |   in|   32|   ap_memory|                                   v4_1|         array|
|v4_1_address1         |  out|    5|   ap_memory|                                   v4_1|         array|
|v4_1_ce1              |  out|    1|   ap_memory|                                   v4_1|         array|
|v4_1_q1               |   in|   32|   ap_memory|                                   v4_1|         array|
|v4_2_address0         |  out|    5|   ap_memory|                                   v4_2|         array|
|v4_2_ce0              |  out|    1|   ap_memory|                                   v4_2|         array|
|v4_2_q0               |   in|   32|   ap_memory|                                   v4_2|         array|
|v4_2_address1         |  out|    5|   ap_memory|                                   v4_2|         array|
|v4_2_ce1              |  out|    1|   ap_memory|                                   v4_2|         array|
|v4_2_q1               |   in|   32|   ap_memory|                                   v4_2|         array|
|v4_3_address0         |  out|    5|   ap_memory|                                   v4_3|         array|
|v4_3_ce0              |  out|    1|   ap_memory|                                   v4_3|         array|
|v4_3_q0               |   in|   32|   ap_memory|                                   v4_3|         array|
|v4_3_address1         |  out|    5|   ap_memory|                                   v4_3|         array|
|v4_3_ce1              |  out|    1|   ap_memory|                                   v4_3|         array|
|v4_3_q1               |   in|   32|   ap_memory|                                   v4_3|         array|
|v4_4_address0         |  out|    5|   ap_memory|                                   v4_4|         array|
|v4_4_ce0              |  out|    1|   ap_memory|                                   v4_4|         array|
|v4_4_q0               |   in|   32|   ap_memory|                                   v4_4|         array|
|v4_4_address1         |  out|    5|   ap_memory|                                   v4_4|         array|
|v4_4_ce1              |  out|    1|   ap_memory|                                   v4_4|         array|
|v4_4_q1               |   in|   32|   ap_memory|                                   v4_4|         array|
|v4_5_address0         |  out|    5|   ap_memory|                                   v4_5|         array|
|v4_5_ce0              |  out|    1|   ap_memory|                                   v4_5|         array|
|v4_5_q0               |   in|   32|   ap_memory|                                   v4_5|         array|
|v4_5_address1         |  out|    5|   ap_memory|                                   v4_5|         array|
|v4_5_ce1              |  out|    1|   ap_memory|                                   v4_5|         array|
|v4_5_q1               |   in|   32|   ap_memory|                                   v4_5|         array|
|v4_6_address0         |  out|    5|   ap_memory|                                   v4_6|         array|
|v4_6_ce0              |  out|    1|   ap_memory|                                   v4_6|         array|
|v4_6_q0               |   in|   32|   ap_memory|                                   v4_6|         array|
|v4_6_address1         |  out|    5|   ap_memory|                                   v4_6|         array|
|v4_6_ce1              |  out|    1|   ap_memory|                                   v4_6|         array|
|v4_6_q1               |   in|   32|   ap_memory|                                   v4_6|         array|
|v4_7_address0         |  out|    5|   ap_memory|                                   v4_7|         array|
|v4_7_ce0              |  out|    1|   ap_memory|                                   v4_7|         array|
|v4_7_q0               |   in|   32|   ap_memory|                                   v4_7|         array|
|v4_7_address1         |  out|    5|   ap_memory|                                   v4_7|         array|
|v4_7_ce1              |  out|    1|   ap_memory|                                   v4_7|         array|
|v4_7_q1               |   in|   32|   ap_memory|                                   v4_7|         array|
|v4_8_address0         |  out|    5|   ap_memory|                                   v4_8|         array|
|v4_8_ce0              |  out|    1|   ap_memory|                                   v4_8|         array|
|v4_8_q0               |   in|   32|   ap_memory|                                   v4_8|         array|
|v4_8_address1         |  out|    5|   ap_memory|                                   v4_8|         array|
|v4_8_ce1              |  out|    1|   ap_memory|                                   v4_8|         array|
|v4_8_q1               |   in|   32|   ap_memory|                                   v4_8|         array|
|v4_9_address0         |  out|    5|   ap_memory|                                   v4_9|         array|
|v4_9_ce0              |  out|    1|   ap_memory|                                   v4_9|         array|
|v4_9_q0               |   in|   32|   ap_memory|                                   v4_9|         array|
|v4_9_address1         |  out|    5|   ap_memory|                                   v4_9|         array|
|v4_9_ce1              |  out|    1|   ap_memory|                                   v4_9|         array|
|v4_9_q1               |   in|   32|   ap_memory|                                   v4_9|         array|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

