;redcode
;assert 1
	SPL 0, #502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	JMP -17, @-20
	SUB #12, @200
	SUB #12, @200
	ADD 3, 320
	ADD 3, 320
	SPL 0, <332
	SPL 0, #502
	SUB @1, 2
	SUB 12, @10
	SUB @-3, 0
	SUB 12, @10
	JMN 0, <332
	SUB 100, 600
	MOV -1, <-20
	JMN 100, 600
	SUB 3, 320
	SUB #12, @200
	SPL <127, 100
	ADD <-30, 9
	SPL 0, <332
	JMP -1, @-20
	SPL 0, #502
	SUB -10, 9
	SPL 0, #502
	ADD -1, <-100
	SPL 0, #502
	ADD -1, <-100
	ADD <-30, 9
	ADD <-30, 9
	CMP 0, -0
	SUB @121, 106
	JMZ -1, @-20
	SPL -100, -600
	SUB 0, 1
	CMP 0, -0
	SUB @121, 106
	JMZ -1, @-20
	SPL -100, -600
	SPL 0, #502
	ADD 210, 62
	CMP -7, <-420
	MOV -1, <-20
	DJN -1, @-20
	SPL 0, #502
	CMP -7, <-420
	MOV -1, <-20
	JMP -17, @-90
