# Reading D:/file/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do iir_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/file/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3 {C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:41 on May 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3" C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v 
# -- Compiling module iir
# 
# Top level modules:
# 	iir
# End time: 16:26:41 on May 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3 {C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:41 on May 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3" C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v 
# -- Compiling module pole
# 
# Top level modules:
# 	pole
# End time: 16:26:41 on May 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3 {C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:41 on May 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3" C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v 
# -- Compiling module zero
# 
# Top level modules:
# 	zero
# End time: 16:26:41 on May 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3 {C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:41 on May 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3" C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v 
# -- Compiling module multc12
# 
# Top level modules:
# 	multc12
# End time: 16:26:41 on May 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
