

================================================================
== Vitis HLS Report for 'mergeSort_Pipeline_VITIS_LOOP_39_6'
================================================================
* Date:           Fri Dec  9 10:27:48 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MergeSort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.108 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_6  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 4 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%arr_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arr_0"   --->   Operation 5 'read' 'arr_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln7"   --->   Operation 6 'read' 'sext_ln7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln39_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39"   --->   Operation 7 'read' 'sext_ln39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln7_cast = sext i32 %sext_ln7_read"   --->   Operation 8 'sext' 'sext_ln7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln39_cast = sext i32 %sext_ln39_read"   --->   Operation 9 'sext' 'sext_ln39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %sext_ln39_cast, i64 %k"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%k_1 = load i64 %k" [mergesort.c:40]   --->   Operation 12 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.77ns)   --->   "%icmp_ln39 = icmp_slt  i64 %k_1, i64 %sext_ln7_cast" [mergesort.c:39]   --->   Operation 14 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc66.preheader.exitStub, void %for.inc.split" [mergesort.c:39]   --->   Operation 15 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [mergesort.c:5]   --->   Operation 16 'specloopname' 'specloopname_ln5' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (3.52ns)   --->   "%add_ln40 = add i64 %k_1, i64 1" [mergesort.c:40]   --->   Operation 17 'add' 'add_ln40' <Predicate = (icmp_ln39)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i32 %temp, i64 0, i64 %k_1" [mergesort.c:40]   --->   Operation 18 'getelementptr' 'temp_addr' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.32ns)   --->   "%store_ln40 = store i32 %arr_0_read, i5 %temp_addr" [mergesort.c:40]   --->   Operation 19 'store' 'store_ln40' <Predicate = (icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln39 = store i64 %add_ln40, i64 %k" [mergesort.c:39]   --->   Operation 20 'store' 'store_ln39' <Predicate = (icmp_ln39)> <Delay = 1.58>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc" [mergesort.c:39]   --->   Operation 21 'br' 'br_ln39' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('k') [5]  (0 ns)
	'store' operation ('store_ln0') of variable 'sext_ln39_cast' on local variable 'k' [11]  (1.59 ns)

 <State 2>: 5.11ns
The critical path consists of the following:
	'load' operation ('k', mergesort.c:40) on local variable 'k' [14]  (0 ns)
	'add' operation ('add_ln40', mergesort.c:40) [20]  (3.52 ns)
	'store' operation ('store_ln39', mergesort.c:39) of variable 'add_ln40', mergesort.c:40 on local variable 'k' [23]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
