// Seed: 630289412
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_1 = 0;
  assign id_2 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd26,
    parameter id_5 = 32'd91
) (
    input wire _id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output logic id_4,
    input uwire _id_5,
    input uwire id_6
);
  logic [id_5 : id_0] id_8;
  ;
  logic [id_0 : id_5] id_9;
  always @(1 >> id_0 or -1) id_4 = 1'b0;
  wire id_10;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8
  );
endmodule
