@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\library library IEEE;.vhd":5:7:5:14|Top entity is set to and_gate.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\library library IEEE;.vhd":5:7:5:14|Synthesizing work.and_gate.rtl.
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\library library IEEE;.vhd":5:7:5:14|Selected library: work cell: and_gate view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\library library IEEE;.vhd":5:7:5:14|Selected library: work cell: and_gate view rtl as top level

