INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/DATAMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-1412] syntax error near wire [D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/top.v:27]
ERROR: [VRFC 10-2790] Verilog 2000 keyword wire used in incorrect context [D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/top.v:27]
INFO: [VRFC 10-2458] undeclared symbol debug_wb_pc, assumed default net type wire [D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/top.v:33]
ERROR: [VRFC 10-2865] module 'top' ignored due to previous errors [D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/top.v:3]
