library ieee;
use ieee.std_logic_1164.all;

entity tb_motor is
end tb_motor;

architecture tb of tb_motor is

    component motor
        port (Aviso_ascensor      : in std_logic_vector (1 downto 0);
              clk                 : in std_logic;
              reset               : in std_logic;
              Movimiento_ascensor : out std_logic_vector (1 downto 0);
              Luz_emergencia      : out std_logic);
    end component;

    signal Aviso_ascensor      : std_logic_vector (1 downto 0);
    signal clk                 : std_logic;
    signal reset               : std_logic;
    signal Movimiento_ascensor : std_logic_vector (1 downto 0);
    signal Luz_emergencia      : std_logic;

    constant TbPeriod : time := 0.5 ns; -- EDIT Put right period here


begin

    dut : motor
    port map (Aviso_ascensor      => Aviso_ascensor,
              clk                 => clk,
              reset               => reset,
              Movimiento_ascensor => Movimiento_ascensor,
              Luz_emergencia      => Luz_emergencia);
              
    CLK_process :process
      begin
		CLK <= '1';
		wait for TbPeriod/2;
		CLK <= '0';
		wait for TbPeriod/2;
     end process;
     
     
    stimuli : process
    begin
        Aviso_ascensor<="00";
            wait for 1 ns;
        Aviso_ascensor<="01";
          wait for 1 ns;
        Aviso_ascensor<="10";
          wait for 1 ns;
         Aviso_ascensor<="11";
          wait for 1 ns; 
          reset<='1';
    
        wait;
        ASSERT false
			REPORT "SimulaciÃ³n finalizada. Test superado."
			SEVERITY FAILURE;
    end process;

end tb;
