// Seed: 1545158770
`timescale 1ps / 1ps
module module_0;
  logic id_0;
  always @(id_0 or posedge id_0) begin
    id_1 <= (1 || 1 || 1);
  end
  logic id_2;
  logic id_3;
  logic id_4;
  assign id_3 = 1'b0;
  assign id_3 = 1 ? id_0 : 1;
  logic id_5;
  always @(posedge id_2) begin
    if (id_2 && 1)
      if (SystemTFIdentifier) id_3 = id_5 == 1;
      else begin
        SystemTFIdentifier((1) & id_0, 1);
        id_3 = id_2;
      end
  end
endmodule
