% Encoding: UTF-8

@MastersThesis{Akram2017,
  author = {Akram, Ayaz},
  title  = {{A Study on the Impact of Instruction Set Architectures on Processor’s Performance}},
  school = {Western Michigan University},
  year   = {2017},
  month  = {08},
}

@InProceedings{HeuiLee2001,
  author    = {{Heui Lee} and P. {Beckett} and B. {Appelbe}},
  booktitle = {Proceedings 6th Australasian Computer Systems Architecture Conference. ACSAC 2001},
  title     = {High-performance extendable instruction set computing},
  year      = {2001},
  pages     = {89-94},
  doi       = {10.1109/ACAC.2001.903365},
}

@Conference{Perotti2020,
  author    = {Matteo Perotti and Pasquale Davide Schiavone and Giuseppe Tagliavini and Davide Rossi and Tariq Kurd and Mark Hill and Liu Yingying and Luca Benini},
  booktitle = {Workshop on Computer Architecture Research with RISC-V. CARRV 2020},
  title     = {{HW/SW Approaches for RISC-V Code Size Reduction}},
  year      = {2020},
}

@PhdThesis{Waterman2016,
  author = {Andrew Shell Waterman},
  school = {University of California, Berkeley},
  title  = {{Design of the RISC-V Instruction Set Architecture}},
  year   = {2016},
  file   = {:../PDFs/2016 Design of the RISC-V ISA.pdf:PDF},
}

@TechReport{Asanovic2014,
  author = {Krste Asanović and David A. Patterson},
  title  = {{Instruction Sets Should Be Free: The Case For RISC-V}},
  institution = {University of California, Berkeley}, 
  year   = {2014},
  number = {UCB/EECS-2014-146},
  file   = {:../PDFs/2014 Instruction Sets Should Be Free The Case For RISC-V.pdf:PDF},
}

@Book{Furber2000,
  author = {Steve Furber},
  title  = {{ARM System-on-Chip Architecture}},
  year   = {2000},
  number = {a},
  file   = {:../PDFs/2000 ARM System-on-Chip Architecture (2nd Edition) by Steve Furber.pdf:PDF},
  ISBN   = {0201675196},
  publisher = {Addison Wesley Longman Limited}
}

@INPROCEEDINGS{50years,
  author={D. {Patterson}},
  booktitle={2018 IEEE International Solid - State Circuits Conference - (ISSCC)}, 
  title={50 Years of computer architecture: From the mainframe CPU to the domain-specific tpu and the open RISC-V instruction set}, 
  year={2018},
  volume={},
  number={},
  pages={27-31},
  doi={10.1109/ISSCC.2018.8310168}
}

@Book{hennessy2012computer,
  author    = {Hennessy, John},
  publisher = {Morgan Kaufmann},
  title     = {Computer architecture : a quantitative approach},
  year      = {2012},
  address   = {Waltham, MA},
  isbn      = {9780123838728},
  file      = {:C\:/GIT/OTH/WIS-2020-2021-RISCV-ARMv8-CMP/PDFs/Computer Architecture A Quantitative Approach (5th edition).pdf:PDF},
}

@Article{WisconsinMadison2016,
  author  = {Mark D. HillUniversity of Wisconsin-Madison; Dave Christie; David Patterson; Joshua J. Yi; Derek Chiou; Resit Sendag},
  journal = {IEEE Micro},
  title   = {Proprietary versus Open Instruction Sets},
  year    = {2016},
  issn    = {1937-4143},
  file    = {:C\:/GIT/OTH/WIS-2020-2021-RISCV-ARMv8-CMP/PDFs/Proprietary versus open instruction sets.pdf:PDF},
}


@Comment{jabref-meta: databaseType:bibtex;}
