Startpoint: core.CPU_Xreg_value_a5[17][9]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.OUT[9]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

      Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------
                       0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock source latency
   0.0083    0.0000    0.0000    0.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000    0.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0586    0.0871    0.1399    0.1399 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0871    0.0000    0.1399 ^ clkbuf_3_4_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0957    0.1279    0.2042    0.3442 ^ clkbuf_3_4_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1279    0.0000    0.3442 ^ clkbuf_leaf_31_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0258    0.0514    0.1600    0.5042 ^ clkbuf_leaf_31_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0514    0.0000    0.5042 ^ core.CPU_Xreg_value_a5[17][9]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.0017    0.0335    0.2817    0.7859 ^ core.CPU_Xreg_value_a5[17][9]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
             0.0335    0.0000    0.7859 ^ core.OUT[9]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 0.7859   data arrival time

                       0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock source latency
   0.0083    0.0000    0.0000    0.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000    0.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0586    0.0871    0.1399    0.1399 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0871    0.0000    0.1399 ^ clkbuf_3_6_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1103    0.1442    0.2160    0.3560 ^ clkbuf_3_6_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1442    0.0000    0.3560 ^ clkbuf_leaf_28_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0295    0.0557    0.1683    0.5242 ^ clkbuf_leaf_28_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0557    0.0000    0.5242 ^ core.OUT[9]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                       0.0000    0.5242   clock reconvergence pessimism
                      -0.0210    0.5033   library hold time
                                 0.5033   data required time
-------------------------------------------------------------------------------
                                 0.5033   data required time
                                -0.7859   data arrival time
-------------------------------------------------------------------------------
                                 0.2826   slack (MET)


