5 8 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -o mbit_sel6.cdd -v mbit_sel6.v
3 0 main main mbit_sel6.v 1 27
2 1 8 60006 1 0 20008 0 0 32 64 10 0 0 0 0 0 0 0
2 2 8 80008 4 1 8 0 0 c
2 3 8 6000c 4 4a 208 1 2 a
2 4 8 20002 0 1 400 0 0 b
2 5 8 2000c 4 37 600a 3 4
2 6 0 0 4 1 8 0 0 c
2 7 0 0 0 2a 20000 0 0 1 0 2
2 8 0 0 4 29 20008 6 7 1 0 2
2 9 0 0 1 1 8 0 0 a
2 10 0 0 0 2a 20000 0 0 1 0 2
2 11 0 0 1 29 20008 9 10 1 0 2
2 12 0 0 4 2b 20008 8 11 1 0 2
2 13 7 70008 9 45 2100a 12 0 1 0 2
2 14 0 0 4 4e 26002 0 0 1 0 2
2 15 25 90009 4 1 8 0 0 b
2 16 25 90009 0 2a 20000 0 0 1 0 1002
2 17 25 90009 9 29 2100a 15 16 1 0 2
1 a 0 3 3000c 16 0 aa aa aa aa
1 b 0 4 3000c 4 16 7eaa
1 c 0 5 3000c 4 0 4caa
4 5 13 13
4 13 5 0
4 14 17 17
4 17 14 0
