# Multi-Operation-ALU-VHDL
VHDL project for the course "Informatica Industriale" @unimib

- [ ] MOALU
    - [x] FSM
    - [ ] Decode logic
    - [ ] ALU:
        - [ ] ADD
        - [ ] C2
        - [ ] SUB
        - [ ] COMP
    - [ ] Registers:
        - [ ] PIPO
        - [ ] SIPO
        - [ ] PISO


