#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Oct 12 14:30:37 2018
# Process ID: 7472
# Current directory: D:/verilog/hardware_exp/lab3/basic_question_2/basic_question_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24448 D:\verilog\hardware_exp\lab3\basic_question_2\basic_question_2\basic_question_2.xpr
# Log file: D:/verilog/hardware_exp/lab3/basic_question_2/basic_question_2/vivado.log
# Journal file: D:/verilog/hardware_exp/lab3/basic_question_2/basic_question_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog/hardware_exp/lab3/basic_question_2/basic_question_2/basic_question_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XILINX/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 811.012 ; gain = 66.148
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog/hardware_exp/lab3/basic_question_2/basic_question_2/basic_question_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Ping_Pong_Counter_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog/hardware_exp/lab3/basic_question_2/basic_question_2/basic_question_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ping_Pong_Counter_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/hardware_exp/lab3/Lab3_Ping_Pong_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ping_Pong_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/hardware_exp/lab3/Ping_Pong_Counter_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ping_Pong_Counter_t
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog/hardware_exp/lab3/basic_question_2/basic_question_2/basic_question_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/XILINX/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bdb40abf70d54cfe8e1bfa5bf468894d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ping_Pong_Counter_t_behav xil_defaultlib.Ping_Pong_Counter_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ping_Pong_Counter
Compiling module xil_defaultlib.Ping_Pong_Counter_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ping_Pong_Counter_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/verilog/hardware_exp/lab3/basic_question_2/basic_question_2/basic_question_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ping_Pong_Counter_t_behav -key {Behavioral:sim_1:Functional:Ping_Pong_Counter_t} -tclbatch {Ping_Pong_Counter_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Ping_Pong_Counter_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 192 ns : File "D:/verilog/hardware_exp/lab3/Ping_Pong_Counter_t.v" Line 36
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 857.430 ; gain = 16.320
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ping_Pong_Counter_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 857.430 ; gain = 17.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog/hardware_exp/lab3/basic_question_2/basic_question_2/basic_question_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Ping_Pong_Counter_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog/hardware_exp/lab3/basic_question_2/basic_question_2/basic_question_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ping_Pong_Counter_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/hardware_exp/lab3/Lab3_Ping_Pong_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ping_Pong_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/hardware_exp/lab3/Ping_Pong_Counter_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ping_Pong_Counter_t
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog/hardware_exp/lab3/basic_question_2/basic_question_2/basic_question_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/XILINX/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bdb40abf70d54cfe8e1bfa5bf468894d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ping_Pong_Counter_t_behav xil_defaultlib.Ping_Pong_Counter_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ping_Pong_Counter
Compiling module xil_defaultlib.Ping_Pong_Counter_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ping_Pong_Counter_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/verilog/hardware_exp/lab3/basic_question_2/basic_question_2/basic_question_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ping_Pong_Counter_t_behav -key {Behavioral:sim_1:Functional:Ping_Pong_Counter_t} -tclbatch {Ping_Pong_Counter_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Ping_Pong_Counter_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ping_Pong_Counter_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 868.191 ; gain = 7.699
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 12 14:34:20 2018...
