// Seed: 2426656344
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    output uwire id_6,
    output tri0 id_7
);
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input tri id_2,
    input wire id_3,
    input supply0 id_4
);
  always force id_0 = $signed(18);
  ;
  and primCall (id_0, id_1, id_2, id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_1,
      id_0,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  module_2 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_2
  );
  inout wire id_2;
  output wire id_1;
  uwire id_7 = -1;
endmodule
