{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625510105034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625510105034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  5 20:35:04 2021 " "Processing started: Mon Jul  5 20:35:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625510105034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510105034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_32_bit -c alu_32_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_32_bit -c alu_32_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510105034 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625510105244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625510105244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32_bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_32_bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32_BIT_TB-BHV " "Found design unit 1: ALU_32_BIT_TB-BHV" {  } { { "alu_32_bit_tb.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625510113544 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32_BIT_TB " "Found entity 1: ALU_32_BIT_TB" {  } { { "alu_32_bit_tb.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625510113544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32_BIT-BHV " "Found design unit 1: ALU_32_BIT-BHV" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625510113545 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32_BIT " "Found entity 1: ALU_32_BIT" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625510113545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_32_bit " "Elaborating entity \"alu_32_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625510113603 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sumsub_out alu_32_bit.vhd(29) " "VHDL Process Statement warning at alu_32_bit.vhd(29): inferring latch(es) for signal or variable \"sumsub_out\", which holds its previous value in one or more paths through the process" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625510113607 "|alu_32_bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FLAG_B alu_32_bit.vhd(29) " "VHDL Process Statement warning at alu_32_bit.vhd(29): inferring latch(es) for signal or variable \"FLAG_B\", which holds its previous value in one or more paths through the process" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625510113607 "|alu_32_bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RZ alu_32_bit.vhd(29) " "VHDL Process Statement warning at alu_32_bit.vhd(29): inferring latch(es) for signal or variable \"RZ\", which holds its previous value in one or more paths through the process" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "FLAG_B\[7..2\] alu_32_bit.vhd(17) " "Using initial value X (don't care) for net \"FLAG_B\[7..2\]\" at alu_32_bit.vhd(17)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[0\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[0\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[1\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[1\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[2\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[2\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[3\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[3\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[4\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[4\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[5\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[5\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[6\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[6\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[7\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[7\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[8\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[8\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[9\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[9\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[10\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[10\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[11\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[11\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[12\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[12\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[13\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[13\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[14\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[14\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[15\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[15\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[16\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[16\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[17\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[17\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[18\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[18\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[19\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[19\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[20\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[20\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[21\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[21\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[22\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[22\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[23\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[23\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[24\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[24\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[25\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[25\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[26\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[26\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[27\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[27\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[28\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[28\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[29\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[29\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[30\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[30\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[31\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[31\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_B\[0\] alu_32_bit.vhd(29) " "Inferred latch for \"FLAG_B\[0\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_B\[1\] alu_32_bit.vhd(29) " "Inferred latch for \"FLAG_B\[1\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[0\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[0\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[1\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[1\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[2\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[2\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[3\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[3\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[4\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[4\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[5\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[5\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113608 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[6\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[6\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[7\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[7\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[8\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[8\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[9\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[9\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[10\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[10\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[11\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[11\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[12\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[12\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[13\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[13\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[14\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[14\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[15\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[15\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[16\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[16\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[17\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[17\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[18\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[18\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[19\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[19\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[20\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[20\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[21\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[21\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[22\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[22\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[23\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[23\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[24\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[24\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[25\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[25\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[26\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[26\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[27\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[27\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[28\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[28\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[29\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[29\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[30\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[30\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[31\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[31\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[32\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[32\]\" at alu_32_bit.vhd(29)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510113609 "|alu_32_bit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[0\]\$latch " "Latch RZ\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[3\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114229 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[1\]\$latch " "Latch RZ\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114230 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[2\]\$latch " "Latch RZ\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114230 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[3\]\$latch " "Latch RZ\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114230 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[4\]\$latch " "Latch RZ\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114230 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[5\]\$latch " "Latch RZ\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114230 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[6\]\$latch " "Latch RZ\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114230 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[7\]\$latch " "Latch RZ\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114230 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[8\]\$latch " "Latch RZ\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114230 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[9\]\$latch " "Latch RZ\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114230 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[10\]\$latch " "Latch RZ\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114230 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[11\]\$latch " "Latch RZ\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114230 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[12\]\$latch " "Latch RZ\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114230 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[13\]\$latch " "Latch RZ\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114230 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[14\]\$latch " "Latch RZ\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114230 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[15\]\$latch " "Latch RZ\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114230 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[16\]\$latch " "Latch RZ\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[17\]\$latch " "Latch RZ\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[18\]\$latch " "Latch RZ\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[19\]\$latch " "Latch RZ\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[20\]\$latch " "Latch RZ\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[21\]\$latch " "Latch RZ\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[22\]\$latch " "Latch RZ\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[23\]\$latch " "Latch RZ\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[24\]\$latch " "Latch RZ\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[25\]\$latch " "Latch RZ\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[26\]\$latch " "Latch RZ\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[27\]\$latch " "Latch RZ\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[28\]\$latch " "Latch RZ\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[29\]\$latch " "Latch RZ\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[30\]\$latch " "Latch RZ\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[4\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[4\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RZ\[31\]\$latch " "Latch RZ\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[3\]" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625510114231 ""}  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625510114231 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FLAG_B\[2\] GND " "Pin \"FLAG_B\[2\]\" is stuck at GND" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625510114312 "|ALU_32_BIT|FLAG_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLAG_B\[3\] GND " "Pin \"FLAG_B\[3\]\" is stuck at GND" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625510114312 "|ALU_32_BIT|FLAG_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLAG_B\[4\] GND " "Pin \"FLAG_B\[4\]\" is stuck at GND" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625510114312 "|ALU_32_BIT|FLAG_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLAG_B\[5\] GND " "Pin \"FLAG_B\[5\]\" is stuck at GND" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625510114312 "|ALU_32_BIT|FLAG_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLAG_B\[6\] GND " "Pin \"FLAG_B\[6\]\" is stuck at GND" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625510114312 "|ALU_32_BIT|FLAG_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLAG_B\[7\] GND " "Pin \"FLAG_B\[7\]\" is stuck at GND" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625510114312 "|ALU_32_BIT|FLAG_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625510114312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625510114402 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625510115696 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625510115696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "585 " "Implemented 585 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625510115776 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625510115776 ""} { "Info" "ICUT_CUT_TM_LCELLS" "475 " "Implemented 475 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625510115776 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625510115776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625510115785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  5 20:35:15 2021 " "Processing ended: Mon Jul  5 20:35:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625510115785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625510115785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625510115785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625510115785 ""}
