# okc: problem=muse_bf16_proj
"""Dense projections for Muse Spark Open: a split-K skinny GEMM for small token counts.

out[m, n] = sum_k x[m, k] * W[n, k], W row-major [N, K] exactly as stored (no repack).

Skinny kernel (M <= 64 tokens, and the router at any M):
  * mma.sync m16n8k16 BF16 with FP32 accumulation, swap-AB: 16 weight rows on the MMA M
    side, up to 8 tokens on its N side, so one weight fragment serves every token.
  * Weights go straight from HBM to registers (ld.global.nc.L1::no_allocate, 256B L2
    prefetch), two batches in flight per warp. Each lane loads 16 contiguous bytes of a row;
    the k order inside every 32-wide step is permuted the same way for weights and
    activations, so the fragments need no shuffles and no shared memory.
  * K is split over the warps of a CTA (reduced in shared memory) and over the CTAs of a
    thread-block cluster (reduced through distributed shared memory): one kernel, no
    workspace, no second reduce kernel.
  * Router: FP32 weights split once into BF16 hi + lo (allowed by the rules), both
    accumulated into the same FP32 accumulators.
Larger token counts on the BF16 layers go to cuBLAS (F.linear), as SGLang does.
"""

import math
import os
from typing import TypedDict

import torch
import torch.nn.functional as F


class Weights(TypedDict):
    qkv_gate: torch.Tensor  # bfloat16 [2304, 8192]
    o: torch.Tensor         # bfloat16 [8192, 1024]
    pooler: torch.Tensor    # bfloat16 [4096, 8192]
    unpooler: torch.Tensor  # bfloat16 [8192, 4096]
    router: torch.Tensor    # float32 [256, 8192]


class Config(TypedDict):
    m: int
    n: int
    k: int
    layer: str


class Inputs(TypedDict):
    x: torch.Tensor  # bfloat16 [m, k]
    config: Config


CUDA_SRC = r"""
#include <torch/extension.h>
#include <ATen/cuda/CUDAContext.h>
#include <cuda_bf16.h>
#include <cooperative_groups.h>
#include <stdint.h>

namespace cg = cooperative_groups;

namespace muse_proj {

__device__ __forceinline__ void mma16816(float (&c)[4], uint32_t a0, uint32_t a1, uint32_t a2,
                                         uint32_t a3, uint32_t b0, uint32_t b1);

// M>=8 one-CTA tensor-core path. A CTA owns 16 output rows, while its eight
// warps split each 256/128-element K tile. The partials are reduced in the
// same CTA's shared memory; no cluster, atomic or second reduction launch.
__device__ __forceinline__ void cp16(void* dst, const void* src) {
  const unsigned smem_addr = __cvta_generic_to_shared(dst);
  asm volatile("cp.async.cg.shared.global [%0], [%1], 16, 16;" :: "r"(smem_addr), "l"(src) : "memory");
}

__device__ __forceinline__ void copy16_sync(void* dst, const void* src) {
  *reinterpret_cast<uint4*>(dst) = *reinterpret_cast<const uint4*>(src);
}

template <int BT, int KT>
__global__ __launch_bounds__(256)
void tc_slab_kernel(const __nv_bfloat16* __restrict__ W,
                    const __nv_bfloat16* __restrict__ X,
                    __nv_bfloat16* __restrict__ Out, int M, int N, int K) {
  constexpr int BR = 16;
  constexpr int WARPS = 8;
  constexpr int VEC = 8;  // BF16 values in one 16-byte cp.async
  constexpr int WV = BR * KT / VEC;
  constexpr int XV = BT * KT / VEC;
  constexpr int TILE = (BR + BT) * KT;
  constexpr int S = BR + 4;
  extern __shared__ unsigned char smem[];
  __nv_bfloat16* sw0 = reinterpret_cast<__nv_bfloat16*>(smem);
  __nv_bfloat16* sx0 = sw0 + BR * KT;
  __nv_bfloat16* sw1 = sw0 + TILE;
  __nv_bfloat16* sx1 = sw1 + BR * KT;
  float* red = reinterpret_cast<float*>(smem + 2 * TILE * sizeof(__nv_bfloat16));

  const int tid = (int)threadIdx.x;
  const int lane = tid & 31;
  const int warp = tid >> 5;
  const int g = lane >> 2;
  const int lt = lane & 3;
  const int row0 = (int)blockIdx.x * BR;
  const int tok0 = (int)blockIdx.z * BT;

  float acc[BT / 8][4];
#pragma unroll
  for (int j = 0; j < BT / 8; ++j)
#pragma unroll
    for (int q = 0; q < 4; ++q) acc[j][q] = 0.0f;

  auto load_tile = [&](int buf, int kb) {
    __nv_bfloat16* sw = buf ? sw1 : sw0;
    __nv_bfloat16* sx = buf ? sx1 : sx0;
    for (int v = tid; v < WV; v += 256) {
      const int r = v / (KT / VEC);
      const int c = (v % (KT / VEC)) * VEC;
      cp16(sw + r * KT + c, W + (size_t)(row0 + r) * K + kb + c);
    }
    for (int v = tid; v < XV; v += 256) {
      const int t = v / (KT / VEC);
      const int c = (v % (KT / VEC)) * VEC;
      const int tok = tok0 + t < M ? tok0 + t : M - 1;
      cp16(sx + t * KT + c, X + (size_t)tok * K + kb + c);
    }
  };

  int buf = 0;
  load_tile(0, 0);
  asm volatile("cp.async.commit_group;" ::: "memory");
  asm volatile("cp.async.wait_group 0;" ::: "memory");
  __syncthreads();
  for (int kb = 0; kb < K; kb += KT) {
    if (kb + KT < K) {
      load_tile(buf ^ 1, kb + KT);
      // Publish the next stage before doing MMA on the current tile so the
      // copy engine can overlap weight/activation movement with arithmetic.
      asm volatile("cp.async.commit_group;" ::: "memory");
    }
    __nv_bfloat16* sw = buf ? sw1 : sw0;
    __nv_bfloat16* sx = buf ? sx1 : sx0;
    // The existing swap-AB fragment layout consumes a 32-BF16 strip per
    // U=1 pair of mma instructions. Partition those strips across warps.
    for (int q = warp; q < KT / 32; q += WARPS) {
      const int k = q * 32 + 8 * lt;
      uint4 a0 = *reinterpret_cast<const uint4*>(sw + g * KT + q * 32 + 8 * lt);
      uint4 a1 = *reinterpret_cast<const uint4*>(sw + (g + 8) * KT + q * 32 + 8 * lt);
#pragma unroll
      for (int j = 0; j < BT / 8; ++j) {
        const int t = j * 8 + g;
        uint4 b = *reinterpret_cast<const uint4*>(sx + t * KT + q * 32 + 8 * lt);
        mma16816(acc[j], a0.x, a1.x, a0.y, a1.y, b.x, b.y);
        mma16816(acc[j], a0.z, a1.z, a0.w, a1.w, b.z, b.w);
      }
    }
    __syncthreads();
    if (kb + KT < K) {
      asm volatile("cp.async.wait_group 0;" ::: "memory");
      buf ^= 1;
      __syncthreads();
    }
  }

  for (int j = 0; j < BT / 8; ++j) {
    const int tok = j * 8 + 2 * lt;
    float* p = red + (size_t)(warp * BT + tok) * S + g;
    p[0] = acc[j][0];
    p[S] = acc[j][1];
    p[8] = acc[j][2];
    p[S + 8] = acc[j][3];
  }
  __syncthreads();
  const int E = BT * BR;
  for (int e = tid; e < E; e += 256) {
    const int tok = e / BR;
    const int row = e - tok * BR;
    float v = 0.0f;
#pragma unroll
    for (int w = 0; w < WARPS; ++w) v += red[(size_t)(w * BT + tok) * S + row];
    red[(size_t)tok * S + row] = v;
  }
  __syncthreads();
  for (int e = tid; e < E; e += 256) {
    const int tok = e / BR;
    const int row = e - tok * BR;
    if (tok0 + tok < M) Out[(size_t)(tok0 + tok) * N + row0 + row] = __float2bfloat16_rn(red[(size_t)tok * S + row]);
  }
}

template <int BT, int KT>
void launch_tc(const torch::Tensor& W, const torch::Tensor& X, torch::Tensor& Out, int M, int N, int K) {
  constexpr int BR = 16;
  const size_t tile = (size_t)(BR + BT) * KT;
  const size_t smem = 2 * tile * sizeof(__nv_bfloat16) + (size_t)8 * BT * (BR + 4) * sizeof(float);
  TORCH_CHECK(K % KT == 0 && N % BR == 0, "tc slab shape");
  TORCH_CHECK(cudaFuncSetAttribute(tc_slab_kernel<BT, KT>,
                                   cudaFuncAttributeMaxDynamicSharedMemorySize,
                                   (int)smem) == cudaSuccess,
              "tc slab dynamic shared-memory attribute");
  tc_slab_kernel<BT, KT><<<dim3(N / BR, 1, (M + BT - 1) / BT), 256, smem, at::cuda::getCurrentCUDAStream()>>>(
      (const __nv_bfloat16*)W.data_ptr(), (const __nv_bfloat16*)X.data_ptr(),
      (__nv_bfloat16*)Out.data_ptr(), M, N, K);
}

void tc_gemm(torch::Tensor W, torch::Tensor X, torch::Tensor Out) {
  TORCH_CHECK(X.dim() == 2 && X.size(0) >= 16, "tc expects M>=16");
  const int M = (int)X.size(0), N = (int)W.size(0), K = (int)W.size(1);
  TORCH_CHECK(X.size(1) == K && Out.size(0) == M && Out.size(1) == N, "tc shape");
  if (M == 16) launch_tc<16, 256>(W, X, Out, M, N, K);
  else launch_tc<32, 256>(W, X, Out, M, N, K);
}

// Weight stream: read once, keep out of L1. LD 0: 256B L2 prefetch, 1: none, 2: 128B.
template <int LD>
__device__ __forceinline__ uint4 ld_stream(const void* p) {
  uint4 r;
  if (LD == 0)
    asm volatile("ld.global.nc.L1::no_allocate.L2::256B.v4.u32 {%0,%1,%2,%3}, [%4];"
                 : "=r"(r.x), "=r"(r.y), "=r"(r.z), "=r"(r.w) : "l"(p));
  else if (LD == 1)
    asm volatile("ld.global.nc.L1::no_allocate.v4.u32 {%0,%1,%2,%3}, [%4];"
                 : "=r"(r.x), "=r"(r.y), "=r"(r.z), "=r"(r.w) : "l"(p));
  else
    asm volatile("ld.global.nc.L1::no_allocate.L2::128B.v4.u32 {%0,%1,%2,%3}, [%4];"
                 : "=r"(r.x), "=r"(r.y), "=r"(r.z), "=r"(r.w) : "l"(p));
  return r;
}

// Activations: shared by the CTA's warps through L1.
__device__ __forceinline__ uint4 ld_act(const void* p) {
  uint4 r;
  asm volatile("ld.global.nc.v4.u32 {%0,%1,%2,%3}, [%4];"
               : "=r"(r.x), "=r"(r.y), "=r"(r.z), "=r"(r.w) : "l"(p));
  return r;
}

__device__ __forceinline__ void mma16816(float (&c)[4], uint32_t a0, uint32_t a1, uint32_t a2,
                                         uint32_t a3, uint32_t b0, uint32_t b1) {
  asm volatile(
      "mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 {%0,%1,%2,%3}, {%4,%5,%6,%7}, "
      "{%8,%9}, {%0,%1,%2,%3};"
      : "+f"(c[0]), "+f"(c[1]), "+f"(c[2]), "+f"(c[3])
      : "r"(a0), "r"(a1), "r"(a2), "r"(a3), "r"(b0), "r"(b1));
}

// One CTA: BR = WN*TR*16 weight rows x BT = 8*NT tokens x KB of K (its cluster rank's slice).
// Warp (wn, wk): TR row tiles of 16 x the wk-th 1/WK of the CTA's K slice, in steps of 32*U.
// Lane (g = lane/4, t = lane%4) loads 16 bytes at k = k0 + 8t of rows g and g+8 (and of
// token g for activations); the first mma takes k-slots {8t..8t+3}, the second {8t+4..8t+7}.
// NA = 2: a second weight matrix (the router's lo half) at the same offsets, same accumulators.
// XP: activations prefetched one batch ahead with the weights (else loaded at compute time).
template <int NT, int TR, int U, int NA, int XP, int LD>
__global__ void __launch_bounds__(256) skinny_kernel(
    const __nv_bfloat16* __restrict__ W0, const __nv_bfloat16* __restrict__ W1,
    const __nv_bfloat16* __restrict__ X, void* __restrict__ Out, int M, int N, int K, int KB,
    int WN, int WK) {
  constexpr bool OUTF32 = NA == 2;
  constexpr int XU = XP ? U : 1;
  constexpr int XN = XP ? NT : 1;
  extern __shared__ float sred[];
  constexpr int BT = 8 * NT;
  const int BR = WN * TR * 16;
  const int S = BR + 4;  // padded token stride of the reduction tile (bank spread)
  const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5;
  const int g = lane >> 2, t = lane & 3;
  const int wn = warp % WN, wk = warp / WN;
  const int row_cta = blockIdx.x * BR;
  const int rowbase = row_cta + wn * TR * 16;
  const int tok0 = blockIdx.z * BT;
  const int KW = KB / WK;
  const int kbeg = blockIdx.y * KB + wk * KW;
  const int nsteps = KW / (32 * U);

  float acc[TR][NT][4];
#pragma unroll
  for (int r = 0; r < TR; ++r)
#pragma unroll
    for (int j = 0; j < NT; ++j)
#pragma unroll
      for (int q = 0; q < 4; ++q) acc[r][j][q] = 0.f;

  const size_t off = (size_t)(rowbase + g) * K + kbeg + 8 * t;
  const __nv_bfloat16* wp0 = W0 + off;
  const __nv_bfloat16* wp1 = W1 + off;
  const size_t rs8 = (size_t)8 * K;
  const size_t rs16 = (size_t)16 * K;
  const __nv_bfloat16* xp[NT];
#pragma unroll
  for (int j = 0; j < NT; ++j) {
    int tok = tok0 + j * 8 + g;
    tok = tok < M ? tok : M - 1;  // padded tokens read a real row; their outputs are dropped
    xp[j] = X + (size_t)tok * K + kbeg + 8 * t;
  }

  uint4 a0[U][NA][TR][2], a1[U][NA][TR][2];
  uint4 b0[XU][XN], b1[XU][XN];

  auto load = [&](uint4 (&a)[U][NA][TR][2], uint4 (&b)[XU][XN], int s) {
    const int koff = s * 32 * U;
#pragma unroll
    for (int u = 0; u < U; ++u)
#pragma unroll
      for (int na = 0; na < NA; ++na)
#pragma unroll
        for (int r = 0; r < TR; ++r) {
          const __nv_bfloat16* p = (na == 0 ? wp0 : wp1) + r * rs16 + koff + u * 32;
          a[u][na][r][0] = ld_stream<LD>(p);
          a[u][na][r][1] = ld_stream<LD>(p + rs8);
        }
    if (XP) {
#pragma unroll
      for (int u = 0; u < XU; ++u)
#pragma unroll
        for (int j = 0; j < XN; ++j) b[u][j] = ld_act(xp[j] + koff + u * 32);
    }
  };
  auto compute = [&](uint4 (&a)[U][NA][TR][2], uint4 (&bp)[XU][XN], int s) {
    const int koff = s * 32 * U;
    uint4 bl[U][NT];
#pragma unroll
    for (int u = 0; u < U; ++u)
#pragma unroll
      for (int j = 0; j < NT; ++j) {
        if (XP)
          bl[u][j] = bp[u < XU ? u : 0][j < XN ? j : 0];
        else
          bl[u][j] = ld_act(xp[j] + koff + u * 32);
      }
#pragma unroll
    for (int u = 0; u < U; ++u)
#pragma unroll
      for (int na = 0; na < NA; ++na)
#pragma unroll
        for (int r = 0; r < TR; ++r)
#pragma unroll
          for (int j = 0; j < NT; ++j) {
            const uint4& lo = a[u][na][r][0];
            const uint4& hi = a[u][na][r][1];
            mma16816(acc[r][j], lo.x, hi.x, lo.y, hi.y, bl[u][j].x, bl[u][j].y);
            mma16816(acc[r][j], lo.z, hi.z, lo.w, hi.w, bl[u][j].z, bl[u][j].w);
          }
  };

  if (nsteps > 0) load(a0, b0, 0);
  for (int s = 0; s < nsteps; s += 2) {
    if (s + 1 < nsteps) load(a1, b1, s + 1);
    compute(a0, b0, s);
    if (s + 1 < nsteps) {
      if (s + 2 < nsteps) load(a0, b0, s + 2);
      compute(a1, b1, s + 1);
    }
  }

  // Warp partials -> shared tile [WK][BT][S] (token-major so the output stores coalesce).
#pragma unroll
  for (int r = 0; r < TR; ++r)
#pragma unroll
    for (int j = 0; j < NT; ++j) {
      const int row = wn * TR * 16 + r * 16 + g;
      const int tok = j * 8 + 2 * t;
      float* p = sred + (size_t)(wk * BT + tok) * S + row;
      p[0] = acc[r][j][0];
      p[S] = acc[r][j][1];
      p[8] = acc[r][j][2];
      p[S + 8] = acc[r][j][3];
    }
  __syncthreads();
  const int E = BT * BR;
  if (WK > 1) {
    for (int e = threadIdx.x; e < E; e += blockDim.x) {
      const int tok = e / BR, row = e - tok * BR;
      float v = 0.f;
      for (int w = 0; w < WK; ++w) v += sred[(w * BT + tok) * S + row];
      sred[tok * S + row] = v;
    }
    __syncthreads();
  }

  auto store = [&](int tok, int row, float v) {
    const size_t idx = (size_t)(tok0 + tok) * N + row_cta + row;
    if (OUTF32)
      reinterpret_cast<float*>(Out)[idx] = v;
    else
      reinterpret_cast<__nv_bfloat16*>(Out)[idx] = __float2bfloat16_rn(v);
  };

  const int KS = gridDim.y;
  if (KS == 1) {
    for (int e = threadIdx.x; e < E; e += blockDim.x) {
      const int tok = e / BR, row = e - tok * BR;
      if (tok0 + tok < M) store(tok, row, sred[tok * S + row]);
    }
  } else {
    cg::cluster_group cluster = cg::this_cluster();
    cluster.sync();
    const int rank = (int)cluster.block_rank();
    const int per = (E + KS - 1) / KS;
    const int e0 = rank * per;
    const int e1 = min(E, e0 + per);
    for (int e = e0 + (int)threadIdx.x; e < e1; e += blockDim.x) {
      const int tok = e / BR, row = e - tok * BR;
      if (tok0 + tok >= M) continue;
      float v = 0.f;
      for (int q = 0; q < KS; ++q) v += cluster.map_shared_rank(sred, q)[tok * S + row];
      store(tok, row, v);
    }
    cluster.sync();  // keep this CTA's shared tile alive until every rank has read it
  }
}

template <int NT, int TR, int U, int NA, int XP, int LD>
void launch_t(const torch::Tensor& W0, const torch::Tensor& W1, const torch::Tensor& X,
              torch::Tensor& Out, int M, int N, int K, int wn, int wk, int ks, int groups) {
  const int BR = wn * TR * 16;
  const int BT = 8 * NT;
  TORCH_CHECK(N % BR == 0 && K % ks == 0, "skinny: bad tiling");
  const int KB = K / ks;
  TORCH_CHECK(KB % (wk * 32 * U) == 0, "skinny: K slice not a multiple of the warp step");
  TORCH_CHECK(wn * wk <= 8, "skinny: at most 8 warps");
  const size_t smem = (size_t)wk * BT * (BR + 4) * sizeof(float);
  TORCH_CHECK(smem <= 48 * 1024, "skinny: reduction tile too large");
  auto kern = skinny_kernel<NT, TR, U, NA, XP, LD>;
  cudaLaunchConfig_t cfg = {};
  cfg.gridDim = dim3(N / BR, ks, groups);
  cfg.blockDim = dim3(wn * wk * 32);
  cfg.dynamicSmemBytes = smem;
  cfg.stream = at::cuda::getCurrentCUDAStream();
  cudaLaunchAttribute attr[1];
  cfg.numAttrs = 0;
  if (ks > 1) {
    attr[0].id = cudaLaunchAttributeClusterDimension;
    attr[0].val.clusterDim.x = 1;
    attr[0].val.clusterDim.y = ks;
    attr[0].val.clusterDim.z = 1;
    cfg.attrs = attr;
    cfg.numAttrs = 1;
  }
  auto err = cudaLaunchKernelEx(&cfg, kern, (const __nv_bfloat16*)W0.data_ptr(),
                                (const __nv_bfloat16*)W1.data_ptr(),
                                (const __nv_bfloat16*)X.data_ptr(), Out.data_ptr(), M, N, K, KB,
                                wn, wk);
  TORCH_CHECK(err == cudaSuccess, "skinny launch: ", cudaGetErrorString(err));
}

}  // namespace muse_proj

void tc_gemm(torch::Tensor W, torch::Tensor X, torch::Tensor Out) {
  muse_proj::tc_gemm(W, X, Out);
}

// out[M, N] = X[M, K] @ W0[:N]^T (+ X @ W1[:N]^T when split2, FP32 out), FP32 accumulation.
void skinny(torch::Tensor W0, torch::Tensor W1, torch::Tensor X, torch::Tensor Out, int64_t N,
            int64_t nt, int64_t tr, int64_t u, int64_t wn, int64_t wk, int64_t ks, bool split2,
            int64_t xp, int64_t ld) {
  using namespace muse_proj;
  const int M = X.size(0), K = X.size(1);
  const int groups = (M + 8 * nt - 1) / (8 * nt);
  const int na = split2 ? 2 : 1;
#define MP_CASE(NT_, TR_, U_, NA_, XP_, LD_)                                           \
  if (nt == NT_ && tr == TR_ && u == U_ && na == NA_ && xp == XP_ && ld == LD_) {      \
    launch_t<NT_, TR_, U_, NA_, XP_, LD_>(W0, W1, X, Out, M, (int)N, K, wn, wk, ks, groups); \
    return;                                                                            \
  }
  MP_INSTANCES
  TORCH_CHECK(false, "skinny: no instance for nt=", nt, " tr=", tr, " u=", u, " na=", na,
              " xp=", xp, " ld=", ld);
}
"""

# (NT, TR, U, NA, XP, LD) instantiated; compile time grows with the list.
INSTANCES = [
    (nt, tr, u, na, xp, 0)
    for nt in (1, 2, 4, 8) for tr in (1, 2) for u in (2, 4) for na in (1, 2) for xp in (0, 1)
    if not (tr == 2 and u == 4 and na == 2) and not (nt == 8 and (tr == 2 or xp == 1) and (u == 4 or na == 2))
    and (nt, tr, u, na, xp) not in ((4, 1, 4, 2, 1), (4, 2, 4, 1, 1), (8, 2, 2, 1, 1))
]

CPP_SRC = """
void skinny(torch::Tensor W0, torch::Tensor W1, torch::Tensor X, torch::Tensor Out, int64_t N,
            int64_t nt, int64_t tr, int64_t u, int64_t wn, int64_t wk, int64_t ks, bool split2,
            int64_t xp, int64_t ld);
void tc_gemm(torch::Tensor W, torch::Tensor X, torch::Tensor Out);
"""


def _source(instances) -> str:
    cases = " ".join(f"MP_CASE({nt}, {tr}, {u}, {na}, {xp}, {ld})" for nt, tr, u, na, xp, ld in instances)
    return CUDA_SRC.replace("MP_INSTANCES", cases)


_MOD = None


def _module():
    global _MOD
    if _MOD is None:
        from torch.utils.cpp_extension import load_inline
        import hashlib
        src = _source(INSTANCES)
        tag = hashlib.sha1(src.encode()).hexdigest()[:10]
        _MOD = load_inline(
            name=f"muse_proj_skinny_{tag}",
            cpp_sources=CPP_SRC,
            cuda_sources=src,
            functions=["skinny", "tc_gemm"],
            extra_cuda_cflags=["-O3", "-std=c++20", "--expt-relaxed-constexpr", "-Xptxas=-v"],
            verbose=False,
        )
    return _MOD


SKINNY_MAX_M = 64


def _nt(m: int) -> int:
    return 1 if m <= 8 else 2 if m <= 16 else 4 if m <= 32 else 8


# (layer, nt) -> (tr, u, wn, wk, ks, xp). Rows per CTA = wn*tr*16, K per CTA = K/ks.
CONFIGS = {
    ("qkv_gate", 1): (1, 2, 1, 8, 1, 0),
    ("qkv_gate", 2): (2, 4, 1, 8, 1, 1),
    ("qkv_gate", 4): (1, 4, 1, 8, 1, 1),
    ("qkv_gate", 8): (1, 2, 2, 4, 2, 1),
    ("o", 1): (1, 2, 1, 8, 1, 0),
    ("o", 2): (1, 2, 1, 8, 1, 0),
    ("o", 4): (1, 4, 8, 1, 1, 1),
    ("o", 8): (1, 2, 8, 1, 1, 1),
    ("pooler", 1): (1, 2, 2, 4, 1, 1),
    ("pooler", 2): (1, 4, 2, 4, 1, 1),
    ("pooler", 4): (2, 2, 1, 8, 1, 1),
    ("pooler", 8): (1, 2, 8, 1, 4, 1),
    ("unpooler", 1): (1, 2, 1, 8, 1, 1),
    ("unpooler", 2): (1, 4, 2, 4, 1, 0),
    ("unpooler", 4): (1, 4, 2, 4, 1, 1),
    ("unpooler", 8): (1, 2, 2, 4, 1, 1),
    ("router", 1): (1, 2, 1, 8, 8, 1),
    ("router", 2): (1, 2, 1, 8, 8, 1),
    ("router", 4): (1, 2, 1, 8, 4, 1),
    ("router", 8): (1, 2, 1, 8, 4, 0),
}


# H200 cold-L2 sweep winners from check 03113fd349d347dc.  These are shape
# branches only; all nearby M values retain the same valid tile family.
TUNED_CONFIGS = {
    ("qkv_gate", 1): (1, 4, 4, 1, 8, 1),
    ("qkv_gate", 8): (2, 4, 1, 8, 1, 1),
    ("qkv_gate", 16): (1, 4, 4, 1, 8, 1),
    ("qkv_gate", 32): (1, 2, 4, 1, 8, 1),
    ("qkv_gate", 64): (1, 2, 2, 4, 1, 1),
    ("o", 1): (1, 4, 1, 4, 1, 1),
    ("o", 8): (1, 2, 1, 4, 1, 1),
    ("o", 16): (1, 4, 2, 4, 1, 0),
    ("o", 32): (1, 4, 2, 4, 1, 0),
    ("o", 64): (1, 2, 2, 4, 1, 1),
    ("pooler", 1): (1, 4, 1, 4, 1, 1),
    ("pooler", 8): (1, 4, 1, 4, 1, 1),
    ("pooler", 16): (2, 4, 1, 8, 1, 1),
    ("pooler", 32): (1, 4, 2, 4, 1, 1),
    ("pooler", 64): (1, 2, 2, 4, 1, 1),
    ("unpooler", 1): (1, 4, 1, 8, 1, 1),
    ("unpooler", 8): (1, 4, 1, 8, 1, 1),
    ("unpooler", 16): (1, 2, 2, 4, 1, 1),
    ("unpooler", 32): (1, 2, 2, 4, 1, 1),
    ("unpooler", 64): (1, 2, 2, 4, 1, 1),
    ("router", 1): (1, 4, 2, 4, 8, 1),
    ("router", 8): (1, 4, 2, 4, 8, 1),
    ("router", 16): (1, 4, 1, 8, 4, 1),
    ("router", 32): (1, 4, 1, 8, 4, 0),
}


def prepare(weights: Weights):
    _module()
    state = {name: w.contiguous() for name, w in weights.items() if name != "router"}
    router = weights["router"].float().contiguous()
    hi = router.to(torch.bfloat16)
    lo = (router - hi.float()).to(torch.bfloat16)
    state["router_hi"] = hi.contiguous()
    state["router_lo"] = lo.contiguous()
    state["router_hi_t"] = hi.t().contiguous()
    state["router_lo_t"] = lo.t().contiguous()
    state["mod"] = _module()
    return state


def skinny_gemm(x: torch.Tensor, w: torch.Tensor, n: int, layer: str, w_lo: torch.Tensor | None = None,
                out_dtype=torch.bfloat16) -> torch.Tensor:
    m = x.shape[0]
    nt = _nt(min(m, SKINNY_MAX_M))
    key_m = 1 if m <= 1 else 8 if m <= 8 else 16 if m <= 16 else 32 if m <= 32 else 64
    tr, u, wn, wk, ks, xp = TUNED_CONFIGS.get((layer, key_m), CONFIGS[(layer, nt)])
    out = torch.empty((m, n), dtype=out_dtype, device=x.device)
    _module().skinny(w, w if w_lo is None else w_lo, x, out, n, nt, tr, u, wn, wk, ks, w_lo is not None, xp, 0)
    return out


def kernel_fn(data: Inputs, state) -> torch.Tensor:
    x = data["x"]
    cfg = data["config"]
    layer, n = cfg["layer"], cfg["n"]
    m = x.shape[0]
    # The skinny kernel is useful only for the measured small-M winners.  Keep
    # cuBLAS for the shapes where its larger GEMM tiles are faster, and use the
    # standard split-BF16 router path once M is beyond the skinny regime.
    if layer == "router":
        if m <= 32:
            return skinny_gemm(x, state["router_hi"], n, layer, state["router_lo"], torch.float32)
        hi_t = state["router_hi_t"]
        lo_t = state["router_lo_t"]
        acc = torch.mm(x, hi_t, out_dtype=torch.float32)
        acc += torch.mm(x, lo_t, out_dtype=torch.float32)
        return acc
    if m in (16, 32):
        out = torch.empty((m, n), dtype=x.dtype, device=x.device)
        _module().tc_gemm(state[layer][:n], x, out)
        return out
    use_skinny = ((layer == "qkv_gate" and m == 16)
                  or (layer == "pooler" and m <= 16)
                  or (layer == "unpooler" and m <= 8))
    if use_skinny:
        return skinny_gemm(x, state[layer], n, layer)
    return F.linear(x, state[layer][:n])


