

================================================================
== Vitis HLS Report for 'mnist_inference_Pipeline_VITIS_LOOP_29_3'
================================================================
* Date:           Sun Sep 15 04:39:36 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        python_hlsc_fcnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.058 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|      791|  0.230 us|  7.910 us|   23|  791|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_29_3  |       21|      789|         7|          1|          1|  16 ~ 784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    664|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|    416|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    416|    764|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+----+---+----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+--------------------------+---------+----+---+----+-----+
    |fpext_32ns_64_2_no_dsp_1_U1  |fpext_32ns_64_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +-----------------------------+--------------------------+---------+----+---+----+-----+
    |Total                        |                          |        0|   0|  0|   0|    0|
    +-----------------------------+--------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln29_fu_145_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln31_1_fu_245_p2     |         +|   0|  0|   19|          12|           5|
    |add_ln31_fu_151_p2       |         +|   0|  0|   17|          10|          10|
    |sub_ln31_1_fu_233_p2     |         -|   0|  0|   19|          11|          12|
    |sub_ln31_2_fu_251_p2     |         -|   0|  0|   19|           4|          12|
    |sub_ln31_fu_215_p2       |         -|   0|  0|   61|           1|          54|
    |and_ln31_1_fu_385_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln31_fu_363_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln31_fu_303_p2      |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln29_fu_139_p2      |      icmp|   0|  0|   17|          10|          10|
    |icmp_ln31_1_fu_239_p2    |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln31_2_fu_265_p2    |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln31_3_fu_294_p2    |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln31_4_fu_285_p2    |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln31_fu_228_p2      |      icmp|   0|  0|   70|          63|           1|
    |or_ln31_fu_375_p2        |        or|   0|  0|    2|           1|           1|
    |select_ln31_1_fu_257_p3  |    select|   0|  0|   12|           1|          12|
    |select_ln31_2_fu_327_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln31_3_fu_344_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln31_4_fu_351_p3  |    select|   0|  0|   16|           1|           1|
    |select_ln31_5_fu_368_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln31_6_fu_390_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln31_7_fu_319_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln31_fu_221_p3    |    select|   0|  0|   54|           1|          54|
    |shl_ln31_fu_339_p2       |       shl|   0|  0|   35|          16|          16|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln31_1_fu_379_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln31_fu_358_p2       |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  664|         246|         332|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |i_fu_82                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_1_reg_409                       |   7|   0|    7|          0|
    |i_fu_82                           |   7|   0|    7|          0|
    |icmp_ln31_1_reg_466               |   1|   0|    1|          0|
    |icmp_ln31_2_reg_477               |   1|   0|    1|          0|
    |icmp_ln31_4_reg_489               |   1|   0|    1|          0|
    |icmp_ln31_reg_459                 |   1|   0|    1|          0|
    |input_r_load_reg_423              |  32|   0|   32|          0|
    |select_ln31_1_reg_471             |  12|   0|   12|          0|
    |select_ln31_6_reg_494             |  16|   0|   16|          0|
    |select_ln31_reg_454               |  54|   0|   54|          0|
    |tmp_reg_439                       |   1|   0|    1|          0|
    |tmp_s_reg_444                     |  11|   0|   11|          0|
    |trunc_ln31_1_reg_449              |  52|   0|   52|          0|
    |trunc_ln31_2_reg_483              |  16|   0|   16|          0|
    |trunc_ln31_reg_434                |  63|   0|   63|          0|
    |i_1_reg_409                       |  64|  32|    7|          0|
    |input_r_load_reg_423              |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 416|  64|  327|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_29_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_29_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_29_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_29_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_29_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_29_3|  return value|
|select_ln27          |   in|   10|     ap_none|                               select_ln27|        scalar|
|tile                 |   in|   10|     ap_none|                                      tile|        scalar|
|input_r_address0     |  out|   10|   ap_memory|                                   input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|                                   input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|                                   input_r|         array|
|input_tile_address0  |  out|    6|   ap_memory|                                input_tile|         array|
|input_tile_ce0       |  out|    1|   ap_memory|                                input_tile|         array|
|input_tile_we0       |  out|    1|   ap_memory|                                input_tile|         array|
|input_tile_d0        |  out|   16|   ap_memory|                                input_tile|         array|
+---------------------+-----+-----+------------+------------------------------------------+--------------+

