
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top system_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13891
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2709.355 ; gain = 41.812 ; free physical = 875 ; free virtual = 6281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/hdl/system_wrapper.v:27]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:1618]
INFO: [Synth 8-6157] synthesizing module 'system_axi_smc_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_smc_0' (1#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_vdma_0_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_axi_vdma_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_vdma_0_1' (2#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_axi_vdma_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_frame_ptr_out' of module 'system_axi_vdma_0_1' is unconnected for instance 'axi_vdma_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:1994]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'system_axi_vdma_0_1' is unconnected for instance 'axi_vdma_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:1994]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'system_axi_vdma_0_1' is unconnected for instance 'axi_vdma_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:1994]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'system_axi_vdma_0_1' is unconnected for instance 'axi_vdma_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:1994]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'system_axi_vdma_0_1' has 67 connections declared, but only 63 given [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:1994]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_2' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_clk_wiz_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_2' (3#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_clk_wiz_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_0_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_0_0' (4#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_mipi_csi2_rx_subsyst_0_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_mipi_csi2_rx_subsyst_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_mipi_csi2_rx_subsyst_0_1' (5#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_mipi_csi2_rx_subsyst_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'rxbyteclkhs' of module 'system_mipi_csi2_rx_subsyst_0_1' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2065]
WARNING: [Synth 8-7071] port 'clkoutphy_out' of module 'system_mipi_csi2_rx_subsyst_0_1' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2065]
WARNING: [Synth 8-7071] port 'system_rst_out' of module 'system_mipi_csi2_rx_subsyst_0_1' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2065]
WARNING: [Synth 8-7071] port 'pll_lock_out' of module 'system_mipi_csi2_rx_subsyst_0_1' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2065]
WARNING: [Synth 8-7071] port 'csirxss_csi_irq' of module 'system_mipi_csi2_rx_subsyst_0_1' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2065]
WARNING: [Synth 8-7023] instance 'mipi_csi2_rx_subsyst_0' of module 'system_mipi_csi2_rx_subsyst_0_1' has 37 connections declared, but only 32 given [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2065]
INFO: [Synth 8-6157] synthesizing module 'system_proc_sys_reset_0_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_proc_sys_reset_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_proc_sys_reset_0_1' (6#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_proc_sys_reset_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2098]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2098]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2098]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'system_proc_sys_reset_0_1' has 10 connections declared, but only 7 given [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2098]
INFO: [Synth 8-6157] synthesizing module 'system_ps8_0_axi_periph_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2603]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_N6CHY9' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_N6CHY9' (7#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1YGIC8G' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1YGIC8G' (8#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1MV52F6' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1MV52F6' (9#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_XXQL8Z' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:401]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_XXQL8Z' (10#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:401]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_11NL2LI' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:533]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_11NL2LI' (11#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:533]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_BM87P3' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:665]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_BM87P3' (12#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:665]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_RR89KG' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:797]
INFO: [Synth 8-6157] synthesizing module 'system_auto_ds_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_ds_0' (13#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (14#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_RR89KG' (15#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:797]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1K5J8WX' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:1207]
INFO: [Synth 8-6157] synthesizing module 'system_auto_ds_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_ds_1' (16#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (17#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1K5J8WX' (18#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:1207]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_1' (19#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_xbar_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_xbar_1' is unconnected for instance 'xbar' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:3840]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_xbar_1' is unconnected for instance 'xbar' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:3840]
WARNING: [Synth 8-7023] instance 'xbar' of module 'system_xbar_1' has 40 connections declared, but only 38 given [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:3840]
INFO: [Synth 8-6155] done synthesizing module 'system_ps8_0_axi_periph_0' (20#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2603]
INFO: [Synth 8-6157] synthesizing module 'system_rst_ps8_0_100M_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_ps8_0_100M_0' (21#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2300]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2300]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2300]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2300]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'system_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2300]
INFO: [Synth 8-6157] synthesizing module 'system_v_axi4s_vid_out_0_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_v_axi4s_vid_out_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_v_axi4s_vid_out_0_1' (22#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_v_axi4s_vid_out_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'vid_vblank' of module 'system_v_axi4s_vid_out_0_1' is unconnected for instance 'v_axi4s_vid_out_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2307]
WARNING: [Synth 8-7071] port 'vid_hblank' of module 'system_v_axi4s_vid_out_0_1' is unconnected for instance 'v_axi4s_vid_out_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2307]
WARNING: [Synth 8-7071] port 'vid_field_id' of module 'system_v_axi4s_vid_out_0_1' is unconnected for instance 'v_axi4s_vid_out_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2307]
WARNING: [Synth 8-7071] port 'locked' of module 'system_v_axi4s_vid_out_0_1' is unconnected for instance 'v_axi4s_vid_out_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2307]
WARNING: [Synth 8-7071] port 'overflow' of module 'system_v_axi4s_vid_out_0_1' is unconnected for instance 'v_axi4s_vid_out_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2307]
WARNING: [Synth 8-7071] port 'underflow' of module 'system_v_axi4s_vid_out_0_1' is unconnected for instance 'v_axi4s_vid_out_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2307]
WARNING: [Synth 8-7071] port 'fifo_read_level' of module 'system_v_axi4s_vid_out_0_1' is unconnected for instance 'v_axi4s_vid_out_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2307]
WARNING: [Synth 8-7071] port 'status' of module 'system_v_axi4s_vid_out_0_1' is unconnected for instance 'v_axi4s_vid_out_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2307]
WARNING: [Synth 8-7071] port 'sof_state_out' of module 'system_v_axi4s_vid_out_0_1' is unconnected for instance 'v_axi4s_vid_out_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2307]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'system_v_axi4s_vid_out_0_1' has 32 connections declared, but only 23 given [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2307]
INFO: [Synth 8-6157] synthesizing module 'system_v_demosaic_0_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_v_demosaic_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_v_demosaic_0_1' (23#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_v_demosaic_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'system_v_demosaic_0_1' is unconnected for instance 'v_demosaic_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2331]
WARNING: [Synth 8-7023] instance 'v_demosaic_0' of module 'system_v_demosaic_0_1' has 38 connections declared, but only 37 given [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2331]
INFO: [Synth 8-6157] synthesizing module 'system_v_gamma_lut_0_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_v_gamma_lut_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_v_gamma_lut_0_1' (24#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_v_gamma_lut_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'system_v_gamma_lut_0_1' is unconnected for instance 'v_gamma_lut_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2369]
WARNING: [Synth 8-7071] port 'm_axis_video_TSTRB' of module 'system_v_gamma_lut_0_1' is unconnected for instance 'v_gamma_lut_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2369]
WARNING: [Synth 8-7071] port 'm_axis_video_TID' of module 'system_v_gamma_lut_0_1' is unconnected for instance 'v_gamma_lut_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2369]
WARNING: [Synth 8-7071] port 'm_axis_video_TDEST' of module 'system_v_gamma_lut_0_1' is unconnected for instance 'v_gamma_lut_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2369]
WARNING: [Synth 8-7023] instance 'v_gamma_lut_0' of module 'system_v_gamma_lut_0_1' has 38 connections declared, but only 34 given [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2369]
INFO: [Synth 8-6157] synthesizing module 'system_v_tc_0_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_v_tc_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tc_0_1' (25#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_v_tc_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'system_v_tc_0_1' is unconnected for instance 'v_tc_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2404]
WARNING: [Synth 8-7071] port 'fsync_out' of module 'system_v_tc_0_1' is unconnected for instance 'v_tc_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2404]
WARNING: [Synth 8-7023] instance 'v_tc_0' of module 'system_v_tc_0_1' has 33 connections declared, but only 31 given [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2404]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_v_tpg_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1' (26#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_v_tpg_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'fid' of module 'system_v_tpg_0_1' is unconnected for instance 'v_tpg_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2436]
WARNING: [Synth 8-7071] port 'interrupt' of module 'system_v_tpg_0_1' is unconnected for instance 'v_tpg_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2436]
WARNING: [Synth 8-7071] port 'm_axis_video_TKEEP' of module 'system_v_tpg_0_1' is unconnected for instance 'v_tpg_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2436]
WARNING: [Synth 8-7071] port 'm_axis_video_TSTRB' of module 'system_v_tpg_0_1' is unconnected for instance 'v_tpg_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2436]
WARNING: [Synth 8-7071] port 'm_axis_video_TID' of module 'system_v_tpg_0_1' is unconnected for instance 'v_tpg_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2436]
WARNING: [Synth 8-7071] port 'm_axis_video_TDEST' of module 'system_v_tpg_0_1' is unconnected for instance 'v_tpg_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2436]
WARNING: [Synth 8-7023] instance 'v_tpg_0' of module 'system_v_tpg_0_1' has 40 connections declared, but only 34 given [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2436]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_1_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_xlconstant_1_0/synth/system_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (27#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_1_0' (28#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_xlconstant_1_0/synth/system_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_zynq_ultra_ps_e_0_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_zynq_ultra_ps_e_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_zynq_ultra_ps_e_0_1' (29#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/.Xil/Vivado-13837-chh-GF63-Thin-10UC/realtime/system_zynq_ultra_ps_e_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'system_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2473]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'system_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2473]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'system_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2473]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'system_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2473]
WARNING: [Synth 8-7071] port 'saxigp0_bid' of module 'system_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2473]
WARNING: [Synth 8-7071] port 'saxigp0_rid' of module 'system_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2473]
WARNING: [Synth 8-7071] port 'dp_video_ref_clk' of module 'system_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2473]
WARNING: [Synth 8-7071] port 'dp_video_out_hsync' of module 'system_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2473]
WARNING: [Synth 8-7071] port 'dp_video_out_vsync' of module 'system_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2473]
WARNING: [Synth 8-7071] port 'dp_video_out_pixel1' of module 'system_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2473]
WARNING: [Synth 8-7071] port 'dp_live_video_de_out' of module 'system_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2473]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'system_zynq_ultra_ps_e_0_1' has 138 connections declared, but only 127 given [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:2473]
INFO: [Synth 8-6155] done synthesizing module 'system' (30#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/synth/system.v:1618]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (31#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/hdl/system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.262 ; gain = 89.719 ; free physical = 252 ; free virtual = 5422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2777.074 ; gain = 109.531 ; free physical = 250 ; free virtual = 5420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2777.074 ; gain = 109.531 ; free physical = 250 ; free virtual = 5420
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2777.074 ; gain = 0.000 ; free physical = 243 ; free virtual = 5414
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_1/system_zynq_ultra_ps_e_0_1/system_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'system_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_1/system_zynq_ultra_ps_e_0_1/system_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'system_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_in_context.xdc] for cell 'system_i/mipi_csi2_rx_subsyst_0'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_in_context.xdc] for cell 'system_i/mipi_csi2_rx_subsyst_0'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_clk_wiz_2/system_clk_wiz_2/system_clk_wiz_2_in_context.xdc] for cell 'system_i/clk_wiz'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_clk_wiz_2/system_clk_wiz_2/system_clk_wiz_2_in_context.xdc] for cell 'system_i/clk_wiz'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_xbar_1/system_xbar_1/system_xbar_1_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_xbar_1/system_xbar_1/system_xbar_1_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0/system_auto_ds_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0/system_auto_ds_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1/system_auto_ds_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1/system_auto_ds_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1/system_auto_pc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1/system_auto_pc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_rst_ps8_0_100M_0/system_rst_ps8_0_100M_0/system_proc_sys_reset_1_0_in_context.xdc] for cell 'system_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_rst_ps8_0_100M_0/system_rst_ps8_0_100M_0/system_proc_sys_reset_1_0_in_context.xdc] for cell 'system_i/rst_ps8_0_100M'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_demosaic_0_1/system_v_demosaic_0_1/system_v_demosaic_0_1_in_context.xdc] for cell 'system_i/v_demosaic_0'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_demosaic_0_1/system_v_demosaic_0_1/system_v_demosaic_0_1_in_context.xdc] for cell 'system_i/v_demosaic_0'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1/system_axi_vdma_0_1_in_context.xdc] for cell 'system_i/axi_vdma_0'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1/system_axi_vdma_0_1_in_context.xdc] for cell 'system_i/axi_vdma_0'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0/system_axi_smc_0_in_context.xdc] for cell 'system_i/axi_smc'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0/system_axi_smc_0_in_context.xdc] for cell 'system_i/axi_smc'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_gamma_lut_0_1/system_v_gamma_lut_0_1/system_v_gamma_lut_0_1_in_context.xdc] for cell 'system_i/v_gamma_lut_0'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_gamma_lut_0_1/system_v_gamma_lut_0_1/system_v_gamma_lut_0_1_in_context.xdc] for cell 'system_i/v_gamma_lut_0'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1/system_v_tc_0_1_in_context.xdc] for cell 'system_i/v_tc_0'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1/system_v_tc_0_1_in_context.xdc] for cell 'system_i/v_tc_0'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1/system_proc_sys_reset_0_0_in_context.xdc] for cell 'system_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1/system_proc_sys_reset_0_0_in_context.xdc] for cell 'system_i/proc_sys_reset_0'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_1/system_v_axi4s_vid_out_0_1/system_v_axi4s_vid_out_0_1_in_context.xdc] for cell 'system_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_1/system_v_axi4s_vid_out_0_1/system_v_axi4s_vid_out_0_1_in_context.xdc] for cell 'system_i/v_axi4s_vid_out_0'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/system_v_tpg_0_1/system_v_tpg_0_1_in_context.xdc] for cell 'system_i/v_tpg_0'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/system_v_tpg_0_1/system_v_tpg_0_1_in_context.xdc] for cell 'system_i/v_tpg_0'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.824 ; gain = 0.000 ; free physical = 787 ; free virtual = 6161
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.824 ; gain = 0.000 ; free physical = 787 ; free virtual = 6161
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/mipi_csi2_rx_subsyst_0' at clock pin 'lite_aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2872.824 ; gain = 205.281 ; free physical = 885 ; free virtual = 6236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2872.824 ; gain = 205.281 ; free physical = 920 ; free virtual = 6236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_n. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_n. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_p. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_p. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[0]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[0]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[1]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[1]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[0]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[0]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[1]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[1]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_in_context.xdc, line 15).
Applied set_property KEEP_HIERARCHY = SOFT for system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/mipi_csi2_rx_subsyst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/v_demosaic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_vdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/v_gamma_lut_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/v_tc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/v_tpg_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2872.824 ; gain = 205.281 ; free physical = 930 ; free virtual = 6233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2872.824 ; gain = 205.281 ; free physical = 928 ; free virtual = 6233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2872.824 ; gain = 205.281 ; free physical = 913 ; free virtual = 6223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3307.238 ; gain = 639.695 ; free physical = 354 ; free virtual = 5664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3307.238 ; gain = 639.695 ; free physical = 354 ; free virtual = 5664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3327.277 ; gain = 659.734 ; free physical = 352 ; free virtual = 5662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3333.215 ; gain = 665.672 ; free physical = 352 ; free virtual = 5662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3333.215 ; gain = 665.672 ; free physical = 352 ; free virtual = 5662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3333.215 ; gain = 665.672 ; free physical = 352 ; free virtual = 5662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3333.215 ; gain = 665.672 ; free physical = 352 ; free virtual = 5662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3333.215 ; gain = 665.672 ; free physical = 352 ; free virtual = 5662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3333.215 ; gain = 665.672 ; free physical = 352 ; free virtual = 5662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |system_xbar_1                   |         1|
|2     |system_auto_ds_0                |         1|
|3     |system_auto_pc_0                |         1|
|4     |system_auto_ds_1                |         1|
|5     |system_auto_pc_1                |         1|
|6     |system_axi_smc_0                |         1|
|7     |system_axi_vdma_0_1             |         1|
|8     |system_clk_wiz_2                |         1|
|9     |system_clk_wiz_0_0              |         1|
|10    |system_mipi_csi2_rx_subsyst_0_1 |         1|
|11    |system_proc_sys_reset_0_1       |         1|
|12    |system_rst_ps8_0_100M_0         |         1|
|13    |system_v_axi4s_vid_out_0_1      |         1|
|14    |system_v_demosaic_0_1           |         1|
|15    |system_v_gamma_lut_0_1          |         1|
|16    |system_v_tc_0_1                 |         1|
|17    |system_v_tpg_0_1                |         1|
|18    |system_zynq_ultra_ps_e_0_1      |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |system_auto_ds                |     2|
|3     |system_auto_pc                |     2|
|5     |system_axi_smc                |     1|
|6     |system_axi_vdma_0             |     1|
|7     |system_clk_wiz_0              |     1|
|8     |system_clk_wiz                |     1|
|9     |system_mipi_csi2_rx_subsyst_0 |     1|
|10    |system_proc_sys_reset_0       |     1|
|11    |system_rst_ps8_0_100M         |     1|
|12    |system_v_axi4s_vid_out_0      |     1|
|13    |system_v_demosaic_0           |     1|
|14    |system_v_gamma_lut_0          |     1|
|15    |system_v_tc_0                 |     1|
|16    |system_v_tpg_0                |     1|
|17    |system_xbar                   |     1|
|18    |system_zynq_ultra_ps_e_0      |     1|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3333.215 ; gain = 665.672 ; free physical = 352 ; free virtual = 5662
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3333.215 ; gain = 569.922 ; free physical = 393 ; free virtual = 5703
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3333.223 ; gain = 665.672 ; free physical = 393 ; free virtual = 5703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3333.223 ; gain = 0.000 ; free physical = 481 ; free virtual = 5791
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3366.902 ; gain = 0.000 ; free physical = 411 ; free virtual = 5721
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 778da169
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 3380.840 ; gain = 855.297 ; free physical = 548 ; free virtual = 5858
INFO: [Common 17-1381] The checkpoint '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 00:55:31 2022...
