#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Jun  8 13:00:21 2018
# Process ID: 15044
# Current directory: /home/juju/mem_io_unit_testing
# Command line: vivado
# Log file: /home/juju/mem_io_unit_testing/vivado.log
# Journal file: /home/juju/mem_io_unit_testing/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/juju/mem_io_unit_testing/mem_io_unit_testing.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/juju/mem_io_unit_testing/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2017.1/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_mem_hw_0_0' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_mem_hw_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mem_hw_0_1' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_mem_hw_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mem_hw_1_0' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_mem_hw_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mem_hw_2_0' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_mem_hw_2_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_dma_0_1' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_dma_1_0' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_dma_2_0' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_2_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_ps7_0_50M_0' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_5' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_xbar_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_4' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_xbar_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_3' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_2' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_4' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_3' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_s01_data_fifo_3' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_s00_data_fifo_3' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_2' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_s01_data_fifo_2' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_s00_data_fifo_2' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_s01_data_fifo_1' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_s00_data_fifo_1' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_s01_data_fifo_0' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_s00_data_fifo_0' generated file not found '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6162.992 ; gain = 172.012 ; free physical = 9101 ; free virtual = 26653
update_compile_order -fileset sources_1
open_bd_design {/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_2
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_3
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:hls:mem_hw:1.0 - mem_hw_0
Adding cell -- xilinx.com:hls:mem_hw:1.0 - mem_hw_1
Adding cell -- xilinx.com:hls:mem_hw:1.0 - mem_hw_2
Adding cell -- xilinx.com:hls:mem_hw:1.0 - mem_hw_3
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Successfully read diagram <design_1> from BD file </home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : </home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 6445.742 ; gain = 51.008 ; free physical = 8884 ; free virtual = 26422
save_bd_design
Wrote  : </home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to net 'axi_interconnect_3_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to net 'axi_interconnect_3_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to net 'axi_interconnect_3_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_AWID'(6) to net 'axi_interconnect_2_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_ARID'(6) to net 'axi_interconnect_2_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_WID'(6) to net 'axi_interconnect_2_M00_AXI_WID'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_3/design_1_s01_data_fifo_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_3/design_1_s00_data_fifo_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_2/design_1_s01_data_fifo_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_2/design_1_s00_data_fifo_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_1/design_1_s01_data_fifo_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_1/design_1_s00_data_fifo_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_data_fifo .
Exporting to file /home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_50M_0, cache-ID = 3a380a0bab567990; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_5, cache-ID = 4a7ca6072b4c37d4; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_4, cache-ID = 7aecbf84bc57fbe8; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_3, cache-ID = 7aecbf84bc57fbe8; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_2, cache-ID = 7aecbf84bc57fbe8; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = 7aecbf84bc57fbe8; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 93f514731d8981d4; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = 72c57180686fd90c; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_3, cache-ID = 12b52cca3b0d7016; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_3, cache-ID = 43b17d2305a6167e; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 72c57180686fd90c; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_2, cache-ID = 12b52cca3b0d7016; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_2, cache-ID = 43b17d2305a6167e; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 72c57180686fd90c; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_1, cache-ID = 12b52cca3b0d7016; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_1, cache-ID = 43b17d2305a6167e; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 72c57180686fd90c; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_0, cache-ID = 12b52cca3b0d7016; cache size = 40.763 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_0, cache-ID = 43b17d2305a6167e; cache size = 40.763 MB.
[Fri Jun  8 13:02:17 2018] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/synth_1/runme.log
[Fri Jun  8 13:02:17 2018] Launched impl_1...
Run output will be captured here: /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 6684.941 ; gain = 179.512 ; free physical = 8820 ; free virtual = 26320
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
file copy -force /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_io_unit_testing/hw_files/design_1_wrapper.hdf

WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 6684.941 ; gain = 0.000 ; free physical = 8741 ; free virtual = 26282
save_bd_design
Wrote  : </home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to net 'axi_interconnect_3_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to net 'axi_interconnect_3_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to net 'axi_interconnect_3_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_AWID'(6) to net 'axi_interconnect_2_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_ARID'(6) to net 'axi_interconnect_2_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_WID'(6) to net 'axi_interconnect_2_M00_AXI_WID'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_3/design_1_s01_data_fifo_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_3/design_1_s00_data_fifo_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_2/design_1_s01_data_fifo_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_2/design_1_s00_data_fifo_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_1/design_1_s01_data_fifo_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_1/design_1_s00_data_fifo_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_data_fifo .
Exporting to file /home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_50M_0, cache-ID = 3a380a0bab567990; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_5, cache-ID = 4a7ca6072b4c37d4; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_4, cache-ID = 7aecbf84bc57fbe8; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_3, cache-ID = 7aecbf84bc57fbe8; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_2, cache-ID = 7aecbf84bc57fbe8; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = 7aecbf84bc57fbe8; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 93f514731d8981d4; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = 72c57180686fd90c; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_3, cache-ID = 12b52cca3b0d7016; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_3, cache-ID = 43b17d2305a6167e; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 72c57180686fd90c; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_2, cache-ID = 12b52cca3b0d7016; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_2, cache-ID = 43b17d2305a6167e; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 72c57180686fd90c; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_1, cache-ID = 12b52cca3b0d7016; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_1, cache-ID = 43b17d2305a6167e; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 72c57180686fd90c; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_0, cache-ID = 12b52cca3b0d7016; cache size = 41.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_0, cache-ID = 43b17d2305a6167e; cache size = 41.534 MB.
[Fri Jun  8 13:08:35 2018] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/synth_1/runme.log
[Fri Jun  8 13:08:35 2018] Launched impl_1...
Run output will be captured here: /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 6796.359 ; gain = 87.051 ; free physical = 8716 ; free virtual = 26220
file copy -force /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_io_unit_testing/hw_files/design_1_wrapper.hdf

WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {10}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 6796.359 ; gain = 0.000 ; free physical = 8529 ; free virtual = 26099
save_bd_design
Wrote  : </home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to net 'axi_interconnect_3_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to net 'axi_interconnect_3_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to net 'axi_interconnect_3_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_AWID'(6) to net 'axi_interconnect_2_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_ARID'(6) to net 'axi_interconnect_2_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_WID'(6) to net 'axi_interconnect_2_M00_AXI_WID'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_3/design_1_s01_data_fifo_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_3/design_1_s00_data_fifo_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_2/design_1_s01_data_fifo_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_2/design_1_s00_data_fifo_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_1/design_1_s01_data_fifo_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_1/design_1_s00_data_fifo_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_data_fifo .
Exporting to file /home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_50M_0, cache-ID = 3a380a0bab567990; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_5, cache-ID = 4a7ca6072b4c37d4; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_4, cache-ID = 7aecbf84bc57fbe8; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_3, cache-ID = 7aecbf84bc57fbe8; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_2, cache-ID = 7aecbf84bc57fbe8; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = 7aecbf84bc57fbe8; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 93f514731d8981d4; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = 72c57180686fd90c; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_3, cache-ID = 12b52cca3b0d7016; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_3, cache-ID = 43b17d2305a6167e; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 72c57180686fd90c; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_2, cache-ID = 12b52cca3b0d7016; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_2, cache-ID = 43b17d2305a6167e; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 72c57180686fd90c; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_1, cache-ID = 12b52cca3b0d7016; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_1, cache-ID = 43b17d2305a6167e; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 72c57180686fd90c; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_0, cache-ID = 12b52cca3b0d7016; cache size = 42.305 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_0, cache-ID = 43b17d2305a6167e; cache size = 42.305 MB.
[Fri Jun  8 13:15:28 2018] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/synth_1/runme.log
[Fri Jun  8 13:15:28 2018] Launched impl_1...
Run output will be captured here: /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 6911.219 ; gain = 99.039 ; free physical = 8490 ; free virtual = 26025
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun  8 13:15:40 2018] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/synth_1/runme.log
[Fri Jun  8 13:15:40 2018] Launched impl_1...
Run output will be captured here: /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/runme.log
file copy -force /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_io_unit_testing/hw_files/design_1_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace /home/juju/mem_io_unit_testing/hw_files -hwspec /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/juju/mem_io_unit_testing/hw_files -hwspec /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_io_unit_testing/hw_files/design_1_wrapper.hdf

launch_sdk -workspace /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk -hwspec /home/juju/mem_io_unit_testing/hw_files/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk -hwspec /home/juju/mem_io_unit_testing/hw_files/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace /home/juju/mem_io_unit_testing/sw/sdk -hwspec /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/juju/mem_io_unit_testing/sw/sdk -hwspec /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.c_addr_width {64}] [get_bd_cells axi_dma_3]
endgroup
startgroup
set_property -dict [list CONFIG.c_addr_width {64}] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_addr_width {64}] [get_bd_cells axi_dma_2]
endgroup
startgroup
set_property -dict [list CONFIG.c_addr_width {64}] [get_bd_cells axi_dma_1]
endgroup
startgroup
set_property -dict [list CONFIG.c_addr_width {32}] [get_bd_cells axi_dma_1]
endgroup
startgroup
set_property -dict [list CONFIG.c_addr_width {32}] [get_bd_cells axi_dma_2]
endgroup
startgroup
set_property -dict [list CONFIG.c_addr_width {32}] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_addr_width {32}] [get_bd_cells axi_dma_3]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
open_bd_design {/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd}
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace /home/juju/mem_io_unit_testing/sw/sdk -hwspec /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/juju/mem_io_unit_testing/sw/sdk -hwspec /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.bit /home/juju/mem_io_unit_testing/hw_files/32_bit.bit
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file copy -force /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk -hwspec /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk -hwspec /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace /home/juju/mem_io_unit_testing/sw/sdk -hwspec /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/juju/mem_io_unit_testing/sw/sdk -hwspec /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
save_bd_design
Wrote  : </home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  8 17:01:23 2018...
