(assume nst72.0 (not (= (and (Btwn$0 next$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (or (and (= (read$0 next$0 end1$0) end1$0) (= (read$0 next$0 end1$0) start1$0)) (and (= (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (= (read$0 next$0 end1$0) (read$0 prev$0 start1$0)) (in$0 end1$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0)))) true) (and (Btwn$0 next$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (or (and (= (read$0 next$0 end1$0) end1$0) (= (read$0 next$0 end1$0) start1$0)) (and (= (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (= (read$0 next$0 end1$0) (read$0 prev$0 start1$0)) (in$0 end1$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0))))))))
(step st72 (cl (= (and (Btwn$0 next$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (or (and (= (read$0 next$0 end1$0) end1$0) (= (read$0 next$0 end1$0) start1$0)) (and (= (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (= (read$0 next$0 end1$0) (read$0 prev$0 start1$0)) (in$0 end1$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0)))) true) (and (Btwn$0 next$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (or (and (= (read$0 next$0 end1$0) end1$0) (= (read$0 next$0 end1$0) start1$0)) (and (= (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (= (read$0 next$0 end1$0) (read$0 prev$0 start1$0)) (in$0 end1$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0))))))) :rule hole)
(step t.end (cl) :rule resolution :premises (nst72.0 st72))
