// Seed: 1537161335
module module_0 (
    output wor void id_0
    , id_7,
    input supply1 id_1,
    input tri id_2,
    input uwire id_3,
    input tri0 id_4,
    output wand id_5
);
  tri0 id_8;
  assign module_1.id_8 = 0;
  assign id_8 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd60
) (
    input tri id_0,
    output supply1 id_1,
    output logic id_2,
    input supply1 id_3,
    input wand id_4[1 : 1 'h0 &&  id_8  <  1],
    input uwire id_5,
    output uwire id_6,
    input tri0 id_7,
    output wire _id_8,
    input tri1 id_9[-1 'b0 : ""],
    output uwire id_10
);
  assign id_6 = id_5;
  module_0 modCall_1 (
      id_10,
      id_5,
      id_4,
      id_9,
      id_4,
      id_1
  );
  always id_2 <= 1;
endmodule
