// Seed: 4073741935
`define pp_4 0
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    inout id_3
);
  logic id_4;
  initial begin
    id_0 <= id_3;
    if (1) id_0 <= 1;
    else id_4 = 1 | 'b0;
    id_0 = 1;
  end
  logic id_5;
endmodule
