Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4.qsys --block-symbol-file --output-directory=/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Actividad4/sopc4.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.0]
Progress: Parameterizing module cpu
Progress: Adding in_aux [altera_avalon_pio 18.0]
Progress: Parameterizing module in_aux
Progress: Adding in_c0 [altera_avalon_pio 18.0]
Progress: Parameterizing module in_c0
Progress: Adding in_c1 [altera_avalon_pio 18.0]
Progress: Parameterizing module in_c1
Progress: Adding jtag [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag
Progress: Adding memory [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module memory
Progress: Adding out_aux [altera_avalon_pio 18.0]
Progress: Parameterizing module out_aux
Progress: Adding out_c0 [altera_avalon_pio 18.0]
Progress: Parameterizing module out_c0
Progress: Adding out_c1 [altera_avalon_pio 18.0]
Progress: Parameterizing module out_c1
Progress: Adding sysid [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 18.0]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc4.in_aux: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc4.in_c0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc4.in_c1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc4.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sopc4.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc4.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4.qsys --synthesis=VERILOG --output-directory=/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Actividad4/sopc4.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.0]
Progress: Parameterizing module cpu
Progress: Adding in_aux [altera_avalon_pio 18.0]
Progress: Parameterizing module in_aux
Progress: Adding in_c0 [altera_avalon_pio 18.0]
Progress: Parameterizing module in_c0
Progress: Adding in_c1 [altera_avalon_pio 18.0]
Progress: Parameterizing module in_c1
Progress: Adding jtag [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag
Progress: Adding memory [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module memory
Progress: Adding out_aux [altera_avalon_pio 18.0]
Progress: Parameterizing module out_aux
Progress: Adding out_c0 [altera_avalon_pio 18.0]
Progress: Parameterizing module out_c0
Progress: Adding out_c1 [altera_avalon_pio 18.0]
Progress: Parameterizing module out_c1
Progress: Adding sysid [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 18.0]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc4.in_aux: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc4.in_c0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc4.in_c1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc4.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sopc4.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc4.sysid: Time stamp will be automatically updated when this component is generated.
Info: sopc4: Generating sopc4 "sopc4" for QUARTUS_SYNTH
Info: cpu: "sopc4" instantiated altera_nios2_gen2 "cpu"
Info: in_aux: Starting RTL generation for module 'sopc4_in_aux'
Info: in_aux:   Generation command is [exec /home/manuel/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/manuel/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc4_in_aux --dir=/tmp/alt8198_4006920988267329057.dir/0058_in_aux_gen/ --quartus_dir=/home/manuel/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8198_4006920988267329057.dir/0058_in_aux_gen//sopc4_in_aux_component_configuration.pl  --do_build_sim=0  ]
Info: in_aux: Done RTL generation for module 'sopc4_in_aux'
Info: in_aux: "sopc4" instantiated altera_avalon_pio "in_aux"
Info: in_c0: Starting RTL generation for module 'sopc4_in_c0'
Info: in_c0:   Generation command is [exec /home/manuel/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/manuel/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc4_in_c0 --dir=/tmp/alt8198_4006920988267329057.dir/0059_in_c0_gen/ --quartus_dir=/home/manuel/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8198_4006920988267329057.dir/0059_in_c0_gen//sopc4_in_c0_component_configuration.pl  --do_build_sim=0  ]
Info: in_c0: Done RTL generation for module 'sopc4_in_c0'
Info: in_c0: "sopc4" instantiated altera_avalon_pio "in_c0"
Info: jtag: Starting RTL generation for module 'sopc4_jtag'
Info: jtag:   Generation command is [exec /home/manuel/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/manuel/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sopc4_jtag --dir=/tmp/alt8198_4006920988267329057.dir/0060_jtag_gen/ --quartus_dir=/home/manuel/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8198_4006920988267329057.dir/0060_jtag_gen//sopc4_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'sopc4_jtag'
Info: jtag: "sopc4" instantiated altera_avalon_jtag_uart "jtag"
Info: memory: Starting RTL generation for module 'sopc4_memory'
Info: memory:   Generation command is [exec /home/manuel/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/manuel/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sopc4_memory --dir=/tmp/alt8198_4006920988267329057.dir/0061_memory_gen/ --quartus_dir=/home/manuel/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8198_4006920988267329057.dir/0061_memory_gen//sopc4_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'sopc4_memory'
Info: memory: "sopc4" instantiated altera_avalon_onchip_memory2 "memory"
Info: out_aux: Starting RTL generation for module 'sopc4_out_aux'
Info: out_aux:   Generation command is [exec /home/manuel/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/manuel/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc4_out_aux --dir=/tmp/alt8198_4006920988267329057.dir/0062_out_aux_gen/ --quartus_dir=/home/manuel/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8198_4006920988267329057.dir/0062_out_aux_gen//sopc4_out_aux_component_configuration.pl  --do_build_sim=0  ]
Info: out_aux: Done RTL generation for module 'sopc4_out_aux'
Info: out_aux: "sopc4" instantiated altera_avalon_pio "out_aux"
Info: out_c0: Starting RTL generation for module 'sopc4_out_c0'
Info: out_c0:   Generation command is [exec /home/manuel/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/manuel/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc4_out_c0 --dir=/tmp/alt8198_4006920988267329057.dir/0063_out_c0_gen/ --quartus_dir=/home/manuel/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8198_4006920988267329057.dir/0063_out_c0_gen//sopc4_out_c0_component_configuration.pl  --do_build_sim=0  ]
Info: out_c0: Done RTL generation for module 'sopc4_out_c0'
Info: out_c0: "sopc4" instantiated altera_avalon_pio "out_c0"
Info: sysid: "sopc4" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer: Starting RTL generation for module 'sopc4_timer'
Info: timer:   Generation command is [exec /home/manuel/intelFPGA_lite/18.0/quartus/linux64//perl/bin/perl -I /home/manuel/intelFPGA_lite/18.0/quartus/linux64//perl/lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=sopc4_timer --dir=/tmp/alt8198_4006920988267329057.dir/0065_timer_gen/ --quartus_dir=/home/manuel/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8198_4006920988267329057.dir/0065_timer_gen//sopc4_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'sopc4_timer'
Info: timer: "sopc4" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "sopc4" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "sopc4" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "sopc4" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'sopc4_cpu_cpu'
Info: cpu:   Generation command is [exec /home/manuel/intelFPGA_lite/18.0/quartus/linux64//eperlcmd -I /home/manuel/intelFPGA_lite/18.0/quartus/linux64//perl/lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/manuel/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/manuel/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=sopc4_cpu_cpu --dir=/tmp/alt8198_4006920988267329057.dir/0068_cpu_gen/ --quartus_bindir=/home/manuel/intelFPGA_lite/18.0/quartus/linux64/ --verilog --config=/tmp/alt8198_4006920988267329057.dir/0068_cpu_gen//sopc4_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.10.29 17:29:55 (*) Starting Nios II generation
Info: cpu: # 2019.10.29 17:29:55 (*)   Checking for plaintext license.
Info: cpu: # 2019.10.29 17:29:56 (*)   Couldn't query license setup in Quartus directory /home/manuel/intelFPGA_lite/18.0/quartus/linux64/
Info: cpu: # 2019.10.29 17:29:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.10.29 17:29:56 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.10.29 17:29:56 (*)   Plaintext license not found.
Info: cpu: # 2019.10.29 17:29:56 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.10.29 17:29:57 (*)   Couldn't query license setup in Quartus directory /home/manuel/intelFPGA_lite/18.0/quartus/linux64/
Info: cpu: # 2019.10.29 17:29:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.10.29 17:29:57 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.10.29 17:29:57 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.10.29 17:29:57 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.10.29 17:29:57 (*)   Creating all objects for CPU
Info: cpu: # 2019.10.29 17:29:57 (*)     Testbench
Info: cpu: # 2019.10.29 17:29:57 (*)     Instruction decoding
Info: cpu: # 2019.10.29 17:29:57 (*)       Instruction fields
Info: cpu: # 2019.10.29 17:29:57 (*)       Instruction decodes
Info: cpu: # 2019.10.29 17:29:58 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.10.29 17:29:58 (*)       Instruction controls
Info: cpu: # 2019.10.29 17:29:58 (*)     Pipeline frontend
Info: cpu: # 2019.10.29 17:29:58 (*)     Pipeline backend
Info: cpu: # 2019.10.29 17:30:01 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.10.29 17:30:03 (*)   Creating encrypted RTL
Info: cpu: # 2019.10.29 17:30:04 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'sopc4_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file /home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: sopc4: Done "sopc4" with 34 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
