<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a200tfbg676-2" LaunchTime="1556588167">
  <File Type="BITSTR-BMM" Name="pipeline_cpu_display_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="pipeline_cpu_display_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="pipeline_cpu_display_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="pipeline_cpu_display_power_routed.rpt"/>
  <File Type="PA-TCL" Name="pipeline_cpu_display.tcl"/>
  <File Type="OPT-TIMING" Name="pipeline_cpu_display_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="pipeline_cpu_display_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="pipeline_cpu_display_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="pipeline_cpu_display_reports.tcl"/>
  <File Type="OPT-DRC" Name="pipeline_cpu_display_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="pipeline_cpu_display.hwdef"/>
  <File Type="PWROPT-DCP" Name="pipeline_cpu_display_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="pipeline_cpu_display_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="pipeline_cpu_display_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="pipeline_cpu_display_placed.dcp"/>
  <File Type="PLACE-IO" Name="pipeline_cpu_display_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="pipeline_cpu_display_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="pipeline_cpu_display_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="pipeline_cpu_display_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="pipeline_cpu_display_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="pipeline_cpu_display_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="pipeline_cpu_display_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="pipeline_cpu_display.bgn"/>
  <File Type="PLACE-TIMING" Name="pipeline_cpu_display_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="pipeline_cpu_display_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="pipeline_cpu_display.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="pipeline_cpu_display_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="pipeline_cpu_display_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="pipeline_cpu_display_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="pipeline_cpu_display.msk"/>
  <File Type="PHYSOPT-TIMING" Name="pipeline_cpu_display_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="pipeline_cpu_display_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="pipeline_cpu_display_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="pipeline_cpu_display_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="pipeline_cpu_display_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="pipeline_cpu_display_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="pipeline_cpu_display.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="pipeline_cpu_display_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="pipeline_cpu_display.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="pipeline_cpu_display_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="pipeline_cpu_display_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="pipeline_cpu_display.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="pipeline_cpu_display_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="pipeline_cpu_display_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="pipeline_cpu_display_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="pipeline_cpu_display_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="pipeline_cpu_display_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="pipeline_cpu_display_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="pipeline_cpu_display_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="pipeline_cpu_display_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="pipeline_cpu_display_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="pipeline_cpu_display_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="pipeline_cpu_display_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="pipeline_cpu_display_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="pipeline_cpu_display_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="pipeline_cpu_display_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="pipeline_cpu_display_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="pipeline_cpu_display_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="pipeline_cpu_display_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="pipeline_cpu_display_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="pipeline_cpu_display_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="pipeline_cpu_display.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="pipeline_cpu_display_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="pipeline_cpu_display.rbt"/>
  <File Type="BITSTR-NKY" Name="pipeline_cpu_display.nky"/>
  <File Type="BG-DRC" Name="pipeline_cpu_display.drc"/>
  <File Type="RDI-RDI" Name="pipeline_cpu_display.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/LS_CPU_LAB/lcd_module.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../trialley/Desktop/LS_CPU_LAB/lcd_module.dcp"/>
        <Attr Name="ImportTime" Val="1486695670"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LS_CPU_LAB/8_pipeline_cpu/data_ram.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../trialley/Desktop/LS_CPU_LAB/8_pipeline_cpu/data_ram.dcp"/>
        <Attr Name="ImportTime" Val="1487297222"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LS_CPU_LAB/8_pipeline_cpu/inst_rom.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../trialley/Desktop/LS_CPU_LAB/8_pipeline_cpu/inst_rom.dcp"/>
        <Attr Name="ImportTime" Val="1487297204"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LS_CPU_LAB/8_pipeline_cpu/adder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../trialley/Desktop/LS_CPU_LAB/8_pipeline_cpu/adder.v"/>
        <Attr Name="ImportTime" Val="1486602986"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LS_CPU_LAB/8_pipeline_cpu/alu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../trialley/Desktop/LS_CPU_LAB/8_pipeline_cpu/alu.v"/>
        <Attr Name="ImportTime" Val="1486602986"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LS_CPU_LAB/8_pipeline_cpu/decode.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../trialley/Desktop/LS_CPU_LAB/8_pipeline_cpu/decode.v"/>
        <Attr Name="ImportTime" Val="1486602986"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LS_CPU_LAB/8_pipeline_cpu/exe.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../trialley/Desktop/LS_CPU_LAB/8_pipeline_cpu/exe.v"/>
        <Attr Name="ImportTime" Val="1486602986"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LS_CPU_LAB/8_pipeline_cpu/fetch.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../trialley/Desktop/LS_CPU_LAB/8_pipeline_cpu/fetch.v"/>
        <Attr Name="ImportTime" Val="1486602986"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LS_CPU_LAB/8_pipeline_cpu/mem.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../trialley/Desktop/LS_CPU_LAB/8_pipeline_cpu/mem.v"/>
        <Attr Name="ImportTime" Val="1486602986"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LS_CPU_LAB/8_pipeline_cpu/multiply.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../trialley/Desktop/LS_CPU_LAB/8_pipeline_cpu/multiply.v"/>
        <Attr Name="ImportTime" Val="1486602986"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LS_CPU_LAB/8_pipeline_cpu/pipeline_cpu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../trialley/Desktop/LS_CPU_LAB/8_pipeline_cpu/pipeline_cpu.v"/>
        <Attr Name="ImportTime" Val="1486602986"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LS_CPU_LAB/8_pipeline_cpu/regfile.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../trialley/Desktop/LS_CPU_LAB/8_pipeline_cpu/regfile.v"/>
        <Attr Name="ImportTime" Val="1486602986"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LS_CPU_LAB/8_pipeline_cpu/wb.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../trialley/Desktop/LS_CPU_LAB/8_pipeline_cpu/wb.v"/>
        <Attr Name="ImportTime" Val="1486602986"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LS_CPU_LAB/8_pipeline_cpu/pipeline_cpu_display.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../trialley/Desktop/LS_CPU_LAB/8_pipeline_cpu/pipeline_cpu_display.v"/>
        <Attr Name="ImportTime" Val="1486602986"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="pipeline_cpu_display"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/8_pipeline_cpu/pipeline_cpu.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../trialley/Desktop/LS_CPU_LAB/8_pipeline_cpu/pipeline_cpu.xdc"/>
        <Attr Name="ImportTime" Val="1487296522"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
