Saurabh Adya, Andrew Caldwell, Andrew B. Kahng, Igor Markov, and Jarrod Roy. 2005. Capo: A Large-Scale Fixed-Die FloorPlacer. Retrieved November 25, 2015, from http://vlsicad.eecs.umich.edu/BK/PDtools/Capo.
A. Agarwal, D. Blaauw, and V. Zolotov. 2003. Statistical timing analysis for intra-die process variations with spatial correlations. In Proceedings of the International Conference on Computer-Aided Design 900--907. DOI:http://dx.doi.org/10.1109/ICCAD.2003.1257914
M. Alioto and G. Palumbo. 2006. Impact of supply voltage variations on full adder delay: Analysis and comparison. IEEE Transaction on Very Large Scale Integration (VLSI) Systems 14, 12, 1322--1335. DOI:http://dx.doi.org/10.1109/TVLSI.2006.887809
Ajay N. Bhoj and Niraj K. Jha. 2010. Gated-diode FinFET DRAMs: Device and circuit design considerations. ACM Journal on Emerging Technologies in Computing Systems 6, 4, Article No. 12.
A. N. Bhoj and N. K. Jha. 2013. Design of logic gates and flip-flops in high-performance FinFET technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21, 11, 1975--1988. DOI:http://dx.doi.org/10.1109/TVLSI.2012.2227850
A. N. Bhoj, R. V. Joshi, and N. K. Jha. 2013. 3-D-TCAD-based parasitic capacitance extraction for emerging multigate devices and circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21, 11, 2094--2105. DOI:http://dx.doi.org/10.1109/TVLSI.2012.2227848
M. M. Budnik and K. Roy. 2006. A power delivery and decoupling network minimizing ohmic loss and supply voltage variation in silicon nanoscale technologies. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 14, 12, 1336--1346. DOI:http://dx.doi.org/10.1109/TVLSI.2006.887810
A. Carlson, Z. Guo, S. Balasubramanian, L. T. Pang, T. J. K. Liu, and B. Nikolic. 2006. FinFET SRAM with enhanced read/write margins. In Proceedings of the 2006 IEEE International SOI Conference. 105--106.
H. Chang and S. S. Sapatnekar. 2003. Statistical timing analysis considering spatial correlations using a single PERT-like traversal. In Proceedings of the International Conference on Computer-Aided Design. 621--625. DOI:http://dx.doi.org/10.1109/ICCAD.2003.1257875
H. Chang and S. S. Sapatnekar. 2005a. Full-chip analysis of leakage power under process variations, including spatial correlations. In Proceedings of the Design Automation Conference. 523--528. DOI:http://dx.doi.org/10.1109/DAC.2005.193865
H. Chang and S. S. Sapatnekar. 2005b. Statistical timing analysis under spatial correlations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24, 9, 1467--1482. DOI:http://dx.doi.org/10.1109/TCAD.2005.850834
Sourindra M. Chaudhuri and Niraj K. Jha. 2014. 3D vs. 2D device simulation of FinFET logic gates under PVT variations. ACM Journal on Emerging Technologies in Computing Systems 10, 3, Article No. 26. DOI:http://dx.doi.org/10.1145/2567670
T.-C. Chen. 2006. Overcoming research challenges for CMOS scaling: Industry directions. In Proceedings of the International Conference on Solid-State and Integrated Circuit Technology. 4--7. DOI:http://dx.doi.org/10.1109/ICSICT.2006.306040
Jung Hwan Choi, Aditya Bansal, Mesut Meterelliyoz, Jayathi Murthy, and Kaushik Roy. 2006. Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits. In Proceedings of the International Conference on Computer-Aided Design. 583--586.
A. K. Coskun, T. S. Rosing, K. A Whisnant, and K. C. Gross. 2008. Static and dynamic temperature-aware scheduling for multiprocessor SoCs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16, 9, 1127--1140. DOI:http://dx.doi.org/10.1109/TVLSI.2008.2000726
R. P. Dick and N. K. Jha. 1998. MOGAC: A multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 17, 10, 920--935. DOI:http://dx.doi.org/10.1109/43.728914
Z. Hassan, N. Allec, L. Shang, R. P. Dick, V. Venkatraman, and R. Yang. 2009. Multiscale thermal analysis for nanometer-scale integrated circuits. IEEE Transactions on Computer-Aided Design 28, 6, 860--873.
C. Hernandez, A Roca, F. Silla, J. Flich, and J. Duato. 2010. Improving the performance of GALS-based NoCs in the presence of process variation. In Proceedings of the International Symposium on Networks-on-Chip. 35--42. DOI:http://dx.doi.org/10.1109/NOCS.2010.13
Mark A. Horowitz. 1983. Timing Models for MOS Circuits. Technical Report. Stanford, CA.
Pei-Yu Huang and Yu-Min Lee. 2009. Full-chip thermal analysis for the early design stage via generalized integral transforms. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17, 5, 613--626. DOI:http://dx.doi.org/10.1109/TVLSI.2008.2006043
X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, Leland Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y.-K. Choi, K. Asano, V. Subramanian, T.-J. King, J. Bokor, and C. Hu. 2001. Sub-50 nm P-channel FinFET. IEEE Transactions on Electron Devices 48, 5, 880--886.
ITRS. 2012. International Technology Roadmap for Semiconductors. Retrieved November 25, 2015, from http://public.itrs.net.
R. Joshi, K. Kim, and R. Kanj. 2010. FinFET SRAM design. In Proceedings of the International Conference on VLSI Design. 440--445. DOI:http://dx.doi.org/10.1109/VLSI.Design.2010.88
Jongyoon Jung and Taewhan Kim. 2012. Variation-aware false path analysis based on statistical dynamic timing analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31, 11, 1684--1697. DOI:http://dx.doi.org/10.1109/TCAD.2012.2202392
J. Kao, S. Narendra, and A. Chandrakasan. 2002. Subthreshold leakage modeling and reduction techniques [IC CAD tools]. In Proceedings of the International Conference on Computer-Aided Design. 141--148. DOI:http://dx.doi.org/10.1109/ICCAD.2002.1167526
Chun-Yi Lee and N. K. Jha. 2014. FinCANON: A PVT-aware integrated delay and power modeling framework for FinFET-based caches and on-chip networks. IEEE Transactions on Very Large Scale Integrated (VLSI) Systems 22, 5, 1150--1163. DOI:http://dx.doi.org/10.1109/TVLSI.2013.2260569
B. Li, L.-S. Peh, and P. Patra. 2008. Impact of process and temperature variations on network-on-chip design exploration. In Proceedings of the International Symposium on Networks-on-Chip. 117--126. DOI:http://dx.doi.org/10.1109/NOCS.2008.4492731
S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi. 2010. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In Proceedings of the International Symposium on Microarchitecture. 469--480.
C.-H. Lin, J. Chang, M. Guillorn, A. Bryant, P. Oldiges, and W. Haensch. 2010. Non-planar device architecture for 15nm node: FinFET or trigate? In Proceedings of the 2010 IEEE International SOI Conference. 1--2. DOI:http://dx.doi.org/10.1109/SOI.2010.5641060
C.-H. Lin, W. Haensch, P. Oldiges, H. Wang, R. Williams, J. Chang, M. Guillorn, A. Bryant, T. Yamashita, T. Standaert, H. Bu, E. Leobandung, and M. Khare. 2011. Modeling of width-quantization-induced variations in logic FinFETs for 22nm and beyond. In Proceedings of the International Symposium on VLSI Technology. 16--17.
P. Liu, Z. Qi, H. Li, L. Jin, W. Wu, S. X. Tan, and J. Yang. 2005. Fast thermal simulation for architecture level dynamic thermal management. In Proceedings of the International Conference on Computer-Aided Design. 639--644. DOI:http://dx.doi.org/10.1109/ICCAD.2005.1560145
P. Mishra, A. N. Bhoj, and N. K. Jha. 2010. Die-level leakage power analysis of FinFET circuits considering process variations. In Proceedings of the International Symposium on Quality of Electronic Design. 347--355.
M. Mondal, T. Ragheb, X. Wu, A. Aziz, and Y. Massoud. 2007. Provisioning on-chip networks under buffered RC interconnect delay variations. In Proceedings of the International Symposium on Quality of Electronic Design. 873--878. DOI:http://dx.doi.org/10.1109/ISQED.2007.129
S. Mukhopadhyay and K. Roy. 2003. Modeling and estimation of total leakage current in nano-scaled-CMOS devices considering the effect of parameter variation. In Proceedings of the International Symposium on Low Power Electronics and Design. 172--175. DOI:http://dx.doi.org/10.1109/LPE.2003.1231856
A. Muttreja, N. Agarwal, and N. K. Jha. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the International Conference on Computer Design. 560--567. DOI:http://dx.doi.org/10.1109/ICCD.2007.4601953
C. Nicopoulos, S. Srinivasan, A Yanamandra, D. Park, V. Narayanan, C. R. Das, and M. J. Irwin. 2010. On the effects of process variation in network-on-chip architectures. IEEE Transactions on Dependable and Secure Computing 7, 3, 240--254. DOI:http://dx.doi.org/10.1109/TDSC.2008.59
P. Oldiges, R. Muralidhar, P. Kulkarni, C. Lin, K. Xiu, D. Guo, M. Bajaj, and N. Sathaye. 2011. Critical analysis of 14nm device options. In Proceedings of the 2011 International Conferenceon Simulation of Semiconductor Processes and Devices. 5--8. DOI:http://dx.doi.org/10.1109/SISPAD.2011.6035034
B. C. Schafer and T. Kim. 2008. Hotspots elimination and temperature flattening in VLSI circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16, 11, 1475--1487. DOI:http://dx.doi.org/10.1109/TVLSI.2008.2001140
D. Sinha and H. Zhou. 2006. Statistical timing analysis with coupling. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25, 12, 2965--2975. DOI:http://dx.doi.org/10.1109/TCAD.2006.882482
D. Sinha, H. Zhou, and N. V. Shenoy. 2007. Advances in computation of the maximum of a set of Gaussian random variables. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26, 8, 1522--1533. DOI:http://dx.doi.org/10.1109/TCAD.2007.893544
H. Su, F. Liu, A. Devgan, E. Acar, and S. Nassif. 2003. Full chip leakage-estimation considering power supply and temperature variations. In Proceedings of the International Symposium on Low Power Electronics and Design. 78--83. DOI:http://dx.doi.org/10.1109/LPE.2003.1231839
Brian Swahn and Soha Hassoun. 2006. Gate sizing: FinFETs vs 32nm bulk MOSFETs. In Proceedings of the Design Automation Conference. 528--531.
Synopsys. 2012. Sentaurus TCAD Manuals. (2012). Available for download at http://www.synopsys.com.
A. Tang and N. K. Jha. 2015. GenFin: Genetic algorithm-based multiobjective statistical FinFET logic circuit optimization using incremental statistical analysis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems PP, 99, 1.
A. Tang, Y. Yang, C.-Y. Lee, and N. K. Jha. 2014. McPAT-PVT: Delay and power modeling framework for FinFET processor architectures under PVT variations. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23, 9, 1616--1627. DOI:http://dx.doi.org/10.1109/TVLSI.2014.2352354
Shyamkumar Thoziyoor, Naveen Muralimanohar, Jung Ho Ahn, and Norman P. Jouppi. 2008. Cacti5.1 Technical Report. Technical Report. HP Laboratories, Palo Alto, CA.
C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, S. Narayan, D. K. Beece, J. Piaget, N. Venkateswaran, and J. G. Hemmett. 2006. First-order incremental block-based statistical timing analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25, 10, 2170--2180. DOI:http://dx.doi.org/10.1109/TCAD.2005.862751
Y. Yang, Z. Gu, C. Zhu, R. P. Dick, and L. Shang. 2007. ISAC: Integrated space-and-time-adaptive chip-package thermal analysis. IEEE Transactions on Computer-Aided Design 26, 1, 86--99.
Y. Yang and N. K. Jha. 2014. FinPrin: FinFET logic circuit analysis and optimization under PVT variations. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22, 12, 2462--2475. DOI:http://dx.doi.org/10.1109/TVLSI.2013.2293886
C. Zhuo, K. Chopra, D. Sylvester, and D. Blaauw. 2011. Process variation and temperature-aware full chip oxide breakdown reliability analysis. IEEE Transactions on Computer-Aided Design 30, 9, 1321--1334. DOI:http://dx.doi.org/10.1109/TCAD.2011.2142183
