// Seed: 3864603473
module module_0;
  assign id_1 = id_1;
  assign id_1 = 1;
  wire id_2;
  assign module_1.id_1 = 0;
  module_2 modCall_1 (id_2);
endmodule
module module_1 ();
  assign id_1.id_1 = 1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  always for (id_1 = 1 - 1'b0; id_1; id_1 = id_1) id_1 <= id_1;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  wire id_3;
endmodule : SymbolIdentifier
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_2 modCall_1 (id_3);
endmodule
