# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_final.srcs/sources_1/new/project_reti_logiche.vhd" \
"../../../../../image_analyser_synt/test bench/test_bench4.vhd" \

# Do not sort compile order
nosort
