ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 70 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 70 3 view .LVU2
  43 0004 0021     		movs	r1, #0
  44 0006 0091     		str	r1, [sp]
  45              		.loc 1 70 3 view .LVU3
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 3


  46 0008 0C4B     		ldr	r3, .L3
  47 000a 5A6C     		ldr	r2, [r3, #68]
  48 000c 42F48042 		orr	r2, r2, #16384
  49 0010 5A64     		str	r2, [r3, #68]
  50              		.loc 1 70 3 view .LVU4
  51 0012 5A6C     		ldr	r2, [r3, #68]
  52 0014 02F48042 		and	r2, r2, #16384
  53 0018 0092     		str	r2, [sp]
  54              		.loc 1 70 3 view .LVU5
  55 001a 009A     		ldr	r2, [sp]
  56              	.LBE2:
  57              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 71 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 71 3 view .LVU8
  61 001c 0191     		str	r1, [sp, #4]
  62              		.loc 1 71 3 view .LVU9
  63 001e 1A6C     		ldr	r2, [r3, #64]
  64 0020 42F08052 		orr	r2, r2, #268435456
  65 0024 1A64     		str	r2, [r3, #64]
  66              		.loc 1 71 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 71 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  74              		.loc 1 73 3 view .LVU13
  75 0030 0720     		movs	r0, #7
  76 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  77              	.LVL0:
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  78              		.loc 1 80 1 is_stmt 0 view .LVU14
  79 0036 03B0     		add	sp, sp, #12
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		@ sp needed
  83 0038 5DF804FB 		ldr	pc, [sp], #4
  84              	.L4:
  85              		.align	2
  86              	.L3:
  87 003c 00380240 		.word	1073887232
  88              		.cfi_endproc
  89              	.LFE130:
  91              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  92              		.align	1
  93              		.global	HAL_SPI_MspInit
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 4


  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  98              	HAL_SPI_MspInit:
  99              	.LVL1:
 100              	.LFB131:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c **** */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
 101              		.loc 1 89 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 32
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		.loc 1 89 1 is_stmt 0 view .LVU16
 106 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 107              	.LCFI3:
 108              		.cfi_def_cfa_offset 24
 109              		.cfi_offset 4, -24
 110              		.cfi_offset 5, -20
 111              		.cfi_offset 6, -16
 112              		.cfi_offset 7, -12
 113              		.cfi_offset 8, -8
 114              		.cfi_offset 14, -4
 115 0004 88B0     		sub	sp, sp, #32
 116              	.LCFI4:
 117              		.cfi_def_cfa_offset 56
  90:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 118              		.loc 1 90 3 is_stmt 1 view .LVU17
 119              		.loc 1 90 20 is_stmt 0 view .LVU18
 120 0006 0023     		movs	r3, #0
 121 0008 0393     		str	r3, [sp, #12]
 122 000a 0493     		str	r3, [sp, #16]
 123 000c 0593     		str	r3, [sp, #20]
 124 000e 0693     		str	r3, [sp, #24]
 125 0010 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 126              		.loc 1 91 3 is_stmt 1 view .LVU19
 127              		.loc 1 91 10 is_stmt 0 view .LVU20
 128 0012 0268     		ldr	r2, [r0]
 129              		.loc 1 91 5 view .LVU21
 130 0014 254B     		ldr	r3, .L9
 131 0016 9A42     		cmp	r2, r3
 132 0018 02D0     		beq	.L8
 133              	.LVL2:
 134              	.L5:
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 5


  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 102:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> SPI2_MOSI
 103:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 104:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 105:Core/Src/stm32f4xx_hal_msp.c ****     */
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 118:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 120:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 125:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 130:Core/Src/stm32f4xx_hal_msp.c ****   }
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c **** }
 135              		.loc 1 132 1 view .LVU22
 136 001a 08B0     		add	sp, sp, #32
 137              	.LCFI5:
 138              		.cfi_remember_state
 139              		.cfi_def_cfa_offset 24
 140              		@ sp needed
 141 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 142              	.LVL3:
 143              	.L8:
 144              	.LCFI6:
 145              		.cfi_restore_state
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 146              		.loc 1 97 5 is_stmt 1 view .LVU23
 147              	.LBB4:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 148              		.loc 1 97 5 view .LVU24
 149 0020 0024     		movs	r4, #0
 150 0022 0094     		str	r4, [sp]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 151              		.loc 1 97 5 view .LVU25
 152 0024 03F50033 		add	r3, r3, #131072
 153 0028 1A6C     		ldr	r2, [r3, #64]
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 6


 154 002a 42F48042 		orr	r2, r2, #16384
 155 002e 1A64     		str	r2, [r3, #64]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 156              		.loc 1 97 5 view .LVU26
 157 0030 1A6C     		ldr	r2, [r3, #64]
 158 0032 02F48042 		and	r2, r2, #16384
 159 0036 0092     		str	r2, [sp]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 160              		.loc 1 97 5 view .LVU27
 161 0038 009A     		ldr	r2, [sp]
 162              	.LBE4:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 163              		.loc 1 97 5 view .LVU28
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 164              		.loc 1 99 5 view .LVU29
 165              	.LBB5:
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 166              		.loc 1 99 5 view .LVU30
 167 003a 0194     		str	r4, [sp, #4]
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 168              		.loc 1 99 5 view .LVU31
 169 003c 1A6B     		ldr	r2, [r3, #48]
 170 003e 42F00402 		orr	r2, r2, #4
 171 0042 1A63     		str	r2, [r3, #48]
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 172              		.loc 1 99 5 view .LVU32
 173 0044 1A6B     		ldr	r2, [r3, #48]
 174 0046 02F00402 		and	r2, r2, #4
 175 004a 0192     		str	r2, [sp, #4]
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 176              		.loc 1 99 5 view .LVU33
 177 004c 019A     		ldr	r2, [sp, #4]
 178              	.LBE5:
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 179              		.loc 1 99 5 view .LVU34
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 180              		.loc 1 100 5 view .LVU35
 181              	.LBB6:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 182              		.loc 1 100 5 view .LVU36
 183 004e 0294     		str	r4, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 184              		.loc 1 100 5 view .LVU37
 185 0050 1A6B     		ldr	r2, [r3, #48]
 186 0052 42F00202 		orr	r2, r2, #2
 187 0056 1A63     		str	r2, [r3, #48]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 188              		.loc 1 100 5 view .LVU38
 189 0058 1B6B     		ldr	r3, [r3, #48]
 190 005a 03F00203 		and	r3, r3, #2
 191 005e 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 192              		.loc 1 100 5 view .LVU39
 193 0060 029B     		ldr	r3, [sp, #8]
 194              	.LBE6:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 195              		.loc 1 100 5 view .LVU40
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 7


 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 196              		.loc 1 106 5 view .LVU41
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 197              		.loc 1 106 25 is_stmt 0 view .LVU42
 198 0062 0225     		movs	r5, #2
 199 0064 0395     		str	r5, [sp, #12]
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 200              		.loc 1 107 5 is_stmt 1 view .LVU43
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 107 26 is_stmt 0 view .LVU44
 202 0066 0495     		str	r5, [sp, #16]
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 203              		.loc 1 108 5 is_stmt 1 view .LVU45
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 204              		.loc 1 109 5 view .LVU46
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 205              		.loc 1 109 27 is_stmt 0 view .LVU47
 206 0068 0326     		movs	r6, #3
 207 006a 0696     		str	r6, [sp, #24]
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 208              		.loc 1 110 5 is_stmt 1 view .LVU48
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 209              		.loc 1 110 31 is_stmt 0 view .LVU49
 210 006c 0723     		movs	r3, #7
 211 006e 0793     		str	r3, [sp, #28]
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 212              		.loc 1 111 5 is_stmt 1 view .LVU50
 213 0070 DFF84080 		ldr	r8, .L9+8
 214 0074 03A9     		add	r1, sp, #12
 215 0076 4046     		mov	r0, r8
 216              	.LVL4:
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 217              		.loc 1 111 5 is_stmt 0 view .LVU51
 218 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 219              	.LVL5:
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 220              		.loc 1 113 5 is_stmt 1 view .LVU52
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 221              		.loc 1 113 25 is_stmt 0 view .LVU53
 222 007c 0423     		movs	r3, #4
 223 007e 0393     		str	r3, [sp, #12]
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 224              		.loc 1 114 5 is_stmt 1 view .LVU54
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 114 26 is_stmt 0 view .LVU55
 226 0080 0495     		str	r5, [sp, #16]
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 227              		.loc 1 115 5 is_stmt 1 view .LVU56
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 228              		.loc 1 115 26 is_stmt 0 view .LVU57
 229 0082 0594     		str	r4, [sp, #20]
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 230              		.loc 1 116 5 is_stmt 1 view .LVU58
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 231              		.loc 1 116 27 is_stmt 0 view .LVU59
 232 0084 0696     		str	r6, [sp, #24]
 117:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 8


 233              		.loc 1 117 5 is_stmt 1 view .LVU60
 117:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 234              		.loc 1 117 31 is_stmt 0 view .LVU61
 235 0086 0527     		movs	r7, #5
 236 0088 0797     		str	r7, [sp, #28]
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 237              		.loc 1 118 5 is_stmt 1 view .LVU62
 238 008a 03A9     		add	r1, sp, #12
 239 008c 4046     		mov	r0, r8
 240 008e FFF7FEFF 		bl	HAL_GPIO_Init
 241              	.LVL6:
 120:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 242              		.loc 1 120 5 view .LVU63
 120:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 243              		.loc 1 120 25 is_stmt 0 view .LVU64
 244 0092 4FF48063 		mov	r3, #1024
 245 0096 0393     		str	r3, [sp, #12]
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 246              		.loc 1 121 5 is_stmt 1 view .LVU65
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 247              		.loc 1 121 26 is_stmt 0 view .LVU66
 248 0098 0495     		str	r5, [sp, #16]
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 249              		.loc 1 122 5 is_stmt 1 view .LVU67
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 250              		.loc 1 122 26 is_stmt 0 view .LVU68
 251 009a 0594     		str	r4, [sp, #20]
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 252              		.loc 1 123 5 is_stmt 1 view .LVU69
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 253              		.loc 1 123 27 is_stmt 0 view .LVU70
 254 009c 0696     		str	r6, [sp, #24]
 124:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 255              		.loc 1 124 5 is_stmt 1 view .LVU71
 124:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 256              		.loc 1 124 31 is_stmt 0 view .LVU72
 257 009e 0797     		str	r7, [sp, #28]
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 258              		.loc 1 125 5 is_stmt 1 view .LVU73
 259 00a0 03A9     		add	r1, sp, #12
 260 00a2 0348     		ldr	r0, .L9+4
 261 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 262              	.LVL7:
 263              		.loc 1 132 1 is_stmt 0 view .LVU74
 264 00a8 B7E7     		b	.L5
 265              	.L10:
 266 00aa 00BF     		.align	2
 267              	.L9:
 268 00ac 00380040 		.word	1073756160
 269 00b0 00040240 		.word	1073873920
 270 00b4 00080240 		.word	1073874944
 271              		.cfi_endproc
 272              	.LFE131:
 274              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 275              		.align	1
 276              		.global	HAL_SPI_MspDeInit
 277              		.syntax unified
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 9


 278              		.thumb
 279              		.thumb_func
 281              	HAL_SPI_MspDeInit:
 282              	.LVL8:
 283              	.LFB132:
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c **** /**
 135:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 136:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 137:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 138:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 139:Core/Src/stm32f4xx_hal_msp.c **** */
 140:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 141:Core/Src/stm32f4xx_hal_msp.c **** {
 284              		.loc 1 141 1 is_stmt 1 view -0
 285              		.cfi_startproc
 286              		@ args = 0, pretend = 0, frame = 0
 287              		@ frame_needed = 0, uses_anonymous_args = 0
 288              		.loc 1 141 1 is_stmt 0 view .LVU76
 289 0000 08B5     		push	{r3, lr}
 290              	.LCFI7:
 291              		.cfi_def_cfa_offset 8
 292              		.cfi_offset 3, -8
 293              		.cfi_offset 14, -4
 142:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 294              		.loc 1 142 3 is_stmt 1 view .LVU77
 295              		.loc 1 142 10 is_stmt 0 view .LVU78
 296 0002 0268     		ldr	r2, [r0]
 297              		.loc 1 142 5 view .LVU79
 298 0004 094B     		ldr	r3, .L15
 299 0006 9A42     		cmp	r2, r3
 300 0008 00D0     		beq	.L14
 301              	.LVL9:
 302              	.L11:
 143:Core/Src/stm32f4xx_hal_msp.c ****   {
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 147:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 148:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 150:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 151:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> SPI2_MOSI
 152:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 153:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 154:Core/Src/stm32f4xx_hal_msp.c ****     */
 155:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_2);
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 157:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 162:Core/Src/stm32f4xx_hal_msp.c ****   }
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c **** }
 303              		.loc 1 164 1 view .LVU80
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 10


 304 000a 08BD     		pop	{r3, pc}
 305              	.LVL10:
 306              	.L14:
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 307              		.loc 1 148 5 is_stmt 1 view .LVU81
 308 000c 084A     		ldr	r2, .L15+4
 309 000e 136C     		ldr	r3, [r2, #64]
 310 0010 23F48043 		bic	r3, r3, #16384
 311 0014 1364     		str	r3, [r2, #64]
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 312              		.loc 1 155 5 view .LVU82
 313 0016 0621     		movs	r1, #6
 314 0018 0648     		ldr	r0, .L15+8
 315              	.LVL11:
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 316              		.loc 1 155 5 is_stmt 0 view .LVU83
 317 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 318              	.LVL12:
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 319              		.loc 1 157 5 is_stmt 1 view .LVU84
 320 001e 4FF48061 		mov	r1, #1024
 321 0022 0548     		ldr	r0, .L15+12
 322 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 323              	.LVL13:
 324              		.loc 1 164 1 is_stmt 0 view .LVU85
 325 0028 EFE7     		b	.L11
 326              	.L16:
 327 002a 00BF     		.align	2
 328              	.L15:
 329 002c 00380040 		.word	1073756160
 330 0030 00380240 		.word	1073887232
 331 0034 00080240 		.word	1073874944
 332 0038 00040240 		.word	1073873920
 333              		.cfi_endproc
 334              	.LFE132:
 336              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 337              		.align	1
 338              		.global	HAL_TIM_Base_MspInit
 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 343              	HAL_TIM_Base_MspInit:
 344              	.LVL14:
 345              	.LFB133:
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c **** /**
 167:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 168:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 169:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 170:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 171:Core/Src/stm32f4xx_hal_msp.c **** */
 172:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 173:Core/Src/stm32f4xx_hal_msp.c **** {
 346              		.loc 1 173 1 is_stmt 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 8
 349              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 11


 350              		@ link register save eliminated.
 351              		.loc 1 173 1 is_stmt 0 view .LVU87
 352 0000 82B0     		sub	sp, sp, #8
 353              	.LCFI8:
 354              		.cfi_def_cfa_offset 8
 174:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 355              		.loc 1 174 3 is_stmt 1 view .LVU88
 356              		.loc 1 174 15 is_stmt 0 view .LVU89
 357 0002 0368     		ldr	r3, [r0]
 358              		.loc 1 174 5 view .LVU90
 359 0004 104A     		ldr	r2, .L23
 360 0006 9342     		cmp	r3, r2
 361 0008 04D0     		beq	.L21
 175:Core/Src/stm32f4xx_hal_msp.c ****   {
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 179:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 180:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 181:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 184:Core/Src/stm32f4xx_hal_msp.c ****   }
 185:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 362              		.loc 1 185 8 is_stmt 1 view .LVU91
 363              		.loc 1 185 10 is_stmt 0 view .LVU92
 364 000a 104A     		ldr	r2, .L23+4
 365 000c 9342     		cmp	r3, r2
 366 000e 0ED0     		beq	.L22
 367              	.L17:
 186:Core/Src/stm32f4xx_hal_msp.c ****   {
 187:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 189:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 190:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 191:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 192:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 195:Core/Src/stm32f4xx_hal_msp.c ****   }
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 197:Core/Src/stm32f4xx_hal_msp.c **** }
 368              		.loc 1 197 1 view .LVU93
 369 0010 02B0     		add	sp, sp, #8
 370              	.LCFI9:
 371              		.cfi_remember_state
 372              		.cfi_def_cfa_offset 0
 373              		@ sp needed
 374 0012 7047     		bx	lr
 375              	.L21:
 376              	.LCFI10:
 377              		.cfi_restore_state
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 378              		.loc 1 180 5 is_stmt 1 view .LVU94
 379              	.LBB7:
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 380              		.loc 1 180 5 view .LVU95
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 12


 381 0014 0023     		movs	r3, #0
 382 0016 0093     		str	r3, [sp]
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 383              		.loc 1 180 5 view .LVU96
 384 0018 0D4B     		ldr	r3, .L23+8
 385 001a 5A6C     		ldr	r2, [r3, #68]
 386 001c 42F00102 		orr	r2, r2, #1
 387 0020 5A64     		str	r2, [r3, #68]
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 388              		.loc 1 180 5 view .LVU97
 389 0022 5B6C     		ldr	r3, [r3, #68]
 390 0024 03F00103 		and	r3, r3, #1
 391 0028 0093     		str	r3, [sp]
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 392              		.loc 1 180 5 view .LVU98
 393 002a 009B     		ldr	r3, [sp]
 394              	.LBE7:
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 395              		.loc 1 180 5 view .LVU99
 396 002c F0E7     		b	.L17
 397              	.L22:
 191:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 398              		.loc 1 191 5 view .LVU100
 399              	.LBB8:
 191:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 400              		.loc 1 191 5 view .LVU101
 401 002e 0023     		movs	r3, #0
 402 0030 0193     		str	r3, [sp, #4]
 191:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 403              		.loc 1 191 5 view .LVU102
 404 0032 074B     		ldr	r3, .L23+8
 405 0034 1A6C     		ldr	r2, [r3, #64]
 406 0036 42F00202 		orr	r2, r2, #2
 407 003a 1A64     		str	r2, [r3, #64]
 191:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 408              		.loc 1 191 5 view .LVU103
 409 003c 1B6C     		ldr	r3, [r3, #64]
 410 003e 03F00203 		and	r3, r3, #2
 411 0042 0193     		str	r3, [sp, #4]
 191:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 412              		.loc 1 191 5 view .LVU104
 413 0044 019B     		ldr	r3, [sp, #4]
 414              	.LBE8:
 191:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 415              		.loc 1 191 5 view .LVU105
 416              		.loc 1 197 1 is_stmt 0 view .LVU106
 417 0046 E3E7     		b	.L17
 418              	.L24:
 419              		.align	2
 420              	.L23:
 421 0048 00000140 		.word	1073807360
 422 004c 00040040 		.word	1073742848
 423 0050 00380240 		.word	1073887232
 424              		.cfi_endproc
 425              	.LFE133:
 427              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 428              		.align	1
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 13


 429              		.global	HAL_TIM_Base_MspDeInit
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 434              	HAL_TIM_Base_MspDeInit:
 435              	.LVL15:
 436              	.LFB134:
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 199:Core/Src/stm32f4xx_hal_msp.c **** /**
 200:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 201:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 202:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 203:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 204:Core/Src/stm32f4xx_hal_msp.c **** */
 205:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 206:Core/Src/stm32f4xx_hal_msp.c **** {
 437              		.loc 1 206 1 is_stmt 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		@ link register save eliminated.
 207:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 442              		.loc 1 207 3 view .LVU108
 443              		.loc 1 207 15 is_stmt 0 view .LVU109
 444 0000 0368     		ldr	r3, [r0]
 445              		.loc 1 207 5 view .LVU110
 446 0002 0A4A     		ldr	r2, .L30
 447 0004 9342     		cmp	r3, r2
 448 0006 03D0     		beq	.L28
 208:Core/Src/stm32f4xx_hal_msp.c ****   {
 209:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 212:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 213:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 217:Core/Src/stm32f4xx_hal_msp.c ****   }
 218:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 449              		.loc 1 218 8 is_stmt 1 view .LVU111
 450              		.loc 1 218 10 is_stmt 0 view .LVU112
 451 0008 094A     		ldr	r2, .L30+4
 452 000a 9342     		cmp	r3, r2
 453 000c 07D0     		beq	.L29
 454              	.L25:
 219:Core/Src/stm32f4xx_hal_msp.c ****   {
 220:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 222:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 223:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 224:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 225:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 227:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 228:Core/Src/stm32f4xx_hal_msp.c ****   }
 229:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 14


 230:Core/Src/stm32f4xx_hal_msp.c **** }
 455              		.loc 1 230 1 view .LVU113
 456 000e 7047     		bx	lr
 457              	.L28:
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 458              		.loc 1 213 5 is_stmt 1 view .LVU114
 459 0010 02F59C32 		add	r2, r2, #79872
 460 0014 536C     		ldr	r3, [r2, #68]
 461 0016 23F00103 		bic	r3, r3, #1
 462 001a 5364     		str	r3, [r2, #68]
 463 001c 7047     		bx	lr
 464              	.L29:
 224:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 465              		.loc 1 224 5 view .LVU115
 466 001e 02F50D32 		add	r2, r2, #144384
 467 0022 136C     		ldr	r3, [r2, #64]
 468 0024 23F00203 		bic	r3, r3, #2
 469 0028 1364     		str	r3, [r2, #64]
 470              		.loc 1 230 1 is_stmt 0 view .LVU116
 471 002a F0E7     		b	.L25
 472              	.L31:
 473              		.align	2
 474              	.L30:
 475 002c 00000140 		.word	1073807360
 476 0030 00040040 		.word	1073742848
 477              		.cfi_endproc
 478              	.LFE134:
 480              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 481              		.align	1
 482              		.global	HAL_UART_MspInit
 483              		.syntax unified
 484              		.thumb
 485              		.thumb_func
 487              	HAL_UART_MspInit:
 488              	.LVL16:
 489              	.LFB135:
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c **** /**
 233:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 234:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 235:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 236:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 237:Core/Src/stm32f4xx_hal_msp.c **** */
 238:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 239:Core/Src/stm32f4xx_hal_msp.c **** {
 490              		.loc 1 239 1 is_stmt 1 view -0
 491              		.cfi_startproc
 492              		@ args = 0, pretend = 0, frame = 32
 493              		@ frame_needed = 0, uses_anonymous_args = 0
 494              		.loc 1 239 1 is_stmt 0 view .LVU118
 495 0000 00B5     		push	{lr}
 496              	.LCFI11:
 497              		.cfi_def_cfa_offset 4
 498              		.cfi_offset 14, -4
 499 0002 89B0     		sub	sp, sp, #36
 500              	.LCFI12:
 501              		.cfi_def_cfa_offset 40
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 15


 240:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 502              		.loc 1 240 3 is_stmt 1 view .LVU119
 503              		.loc 1 240 20 is_stmt 0 view .LVU120
 504 0004 0023     		movs	r3, #0
 505 0006 0393     		str	r3, [sp, #12]
 506 0008 0493     		str	r3, [sp, #16]
 507 000a 0593     		str	r3, [sp, #20]
 508 000c 0693     		str	r3, [sp, #24]
 509 000e 0793     		str	r3, [sp, #28]
 241:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 510              		.loc 1 241 3 is_stmt 1 view .LVU121
 511              		.loc 1 241 11 is_stmt 0 view .LVU122
 512 0010 0268     		ldr	r2, [r0]
 513              		.loc 1 241 5 view .LVU123
 514 0012 154B     		ldr	r3, .L36
 515 0014 9A42     		cmp	r2, r3
 516 0016 02D0     		beq	.L35
 517              	.LVL17:
 518              	.L32:
 242:Core/Src/stm32f4xx_hal_msp.c ****   {
 243:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 244:Core/Src/stm32f4xx_hal_msp.c **** 
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 246:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 247:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 249:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 250:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 251:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 252:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 253:Core/Src/stm32f4xx_hal_msp.c ****     */
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 257:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 258:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 259:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 261:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 262:Core/Src/stm32f4xx_hal_msp.c **** 
 263:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 264:Core/Src/stm32f4xx_hal_msp.c ****   }
 265:Core/Src/stm32f4xx_hal_msp.c **** 
 266:Core/Src/stm32f4xx_hal_msp.c **** }
 519              		.loc 1 266 1 view .LVU124
 520 0018 09B0     		add	sp, sp, #36
 521              	.LCFI13:
 522              		.cfi_remember_state
 523              		.cfi_def_cfa_offset 4
 524              		@ sp needed
 525 001a 5DF804FB 		ldr	pc, [sp], #4
 526              	.LVL18:
 527              	.L35:
 528              	.LCFI14:
 529              		.cfi_restore_state
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 530              		.loc 1 247 5 is_stmt 1 view .LVU125
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 16


 531              	.LBB9:
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 532              		.loc 1 247 5 view .LVU126
 533 001e 0021     		movs	r1, #0
 534 0020 0191     		str	r1, [sp, #4]
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 535              		.loc 1 247 5 view .LVU127
 536 0022 03F5FA33 		add	r3, r3, #128000
 537 0026 1A6C     		ldr	r2, [r3, #64]
 538 0028 42F40032 		orr	r2, r2, #131072
 539 002c 1A64     		str	r2, [r3, #64]
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 540              		.loc 1 247 5 view .LVU128
 541 002e 1A6C     		ldr	r2, [r3, #64]
 542 0030 02F40032 		and	r2, r2, #131072
 543 0034 0192     		str	r2, [sp, #4]
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 544              		.loc 1 247 5 view .LVU129
 545 0036 019A     		ldr	r2, [sp, #4]
 546              	.LBE9:
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 547              		.loc 1 247 5 view .LVU130
 249:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 548              		.loc 1 249 5 view .LVU131
 549              	.LBB10:
 249:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 550              		.loc 1 249 5 view .LVU132
 551 0038 0291     		str	r1, [sp, #8]
 249:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 552              		.loc 1 249 5 view .LVU133
 553 003a 1A6B     		ldr	r2, [r3, #48]
 554 003c 42F00102 		orr	r2, r2, #1
 555 0040 1A63     		str	r2, [r3, #48]
 249:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 556              		.loc 1 249 5 view .LVU134
 557 0042 1B6B     		ldr	r3, [r3, #48]
 558 0044 03F00103 		and	r3, r3, #1
 559 0048 0293     		str	r3, [sp, #8]
 249:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 560              		.loc 1 249 5 view .LVU135
 561 004a 029B     		ldr	r3, [sp, #8]
 562              	.LBE10:
 249:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 563              		.loc 1 249 5 view .LVU136
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 564              		.loc 1 254 5 view .LVU137
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 565              		.loc 1 254 25 is_stmt 0 view .LVU138
 566 004c 0C23     		movs	r3, #12
 567 004e 0393     		str	r3, [sp, #12]
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 568              		.loc 1 255 5 is_stmt 1 view .LVU139
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 569              		.loc 1 255 26 is_stmt 0 view .LVU140
 570 0050 0223     		movs	r3, #2
 571 0052 0493     		str	r3, [sp, #16]
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 17


 572              		.loc 1 256 5 is_stmt 1 view .LVU141
 257:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 573              		.loc 1 257 5 view .LVU142
 257:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 574              		.loc 1 257 27 is_stmt 0 view .LVU143
 575 0054 0323     		movs	r3, #3
 576 0056 0693     		str	r3, [sp, #24]
 258:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 577              		.loc 1 258 5 is_stmt 1 view .LVU144
 258:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 578              		.loc 1 258 31 is_stmt 0 view .LVU145
 579 0058 0723     		movs	r3, #7
 580 005a 0793     		str	r3, [sp, #28]
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 581              		.loc 1 259 5 is_stmt 1 view .LVU146
 582 005c 03A9     		add	r1, sp, #12
 583 005e 0348     		ldr	r0, .L36+4
 584              	.LVL19:
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 585              		.loc 1 259 5 is_stmt 0 view .LVU147
 586 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 587              	.LVL20:
 588              		.loc 1 266 1 view .LVU148
 589 0064 D8E7     		b	.L32
 590              	.L37:
 591 0066 00BF     		.align	2
 592              	.L36:
 593 0068 00440040 		.word	1073759232
 594 006c 00000240 		.word	1073872896
 595              		.cfi_endproc
 596              	.LFE135:
 598              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 599              		.align	1
 600              		.global	HAL_UART_MspDeInit
 601              		.syntax unified
 602              		.thumb
 603              		.thumb_func
 605              	HAL_UART_MspDeInit:
 606              	.LVL21:
 607              	.LFB136:
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 268:Core/Src/stm32f4xx_hal_msp.c **** /**
 269:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 270:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 271:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 272:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 273:Core/Src/stm32f4xx_hal_msp.c **** */
 274:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 275:Core/Src/stm32f4xx_hal_msp.c **** {
 608              		.loc 1 275 1 is_stmt 1 view -0
 609              		.cfi_startproc
 610              		@ args = 0, pretend = 0, frame = 0
 611              		@ frame_needed = 0, uses_anonymous_args = 0
 612              		.loc 1 275 1 is_stmt 0 view .LVU150
 613 0000 08B5     		push	{r3, lr}
 614              	.LCFI15:
 615              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 18


 616              		.cfi_offset 3, -8
 617              		.cfi_offset 14, -4
 276:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 618              		.loc 1 276 3 is_stmt 1 view .LVU151
 619              		.loc 1 276 11 is_stmt 0 view .LVU152
 620 0002 0268     		ldr	r2, [r0]
 621              		.loc 1 276 5 view .LVU153
 622 0004 064B     		ldr	r3, .L42
 623 0006 9A42     		cmp	r2, r3
 624 0008 00D0     		beq	.L41
 625              	.LVL22:
 626              	.L38:
 277:Core/Src/stm32f4xx_hal_msp.c ****   {
 278:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 280:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 281:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 282:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 283:Core/Src/stm32f4xx_hal_msp.c **** 
 284:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 285:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 286:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 287:Core/Src/stm32f4xx_hal_msp.c ****     */
 288:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 290:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 293:Core/Src/stm32f4xx_hal_msp.c ****   }
 294:Core/Src/stm32f4xx_hal_msp.c **** 
 295:Core/Src/stm32f4xx_hal_msp.c **** }
 627              		.loc 1 295 1 view .LVU154
 628 000a 08BD     		pop	{r3, pc}
 629              	.LVL23:
 630              	.L41:
 282:Core/Src/stm32f4xx_hal_msp.c **** 
 631              		.loc 1 282 5 is_stmt 1 view .LVU155
 632 000c 054A     		ldr	r2, .L42+4
 633 000e 136C     		ldr	r3, [r2, #64]
 634 0010 23F40033 		bic	r3, r3, #131072
 635 0014 1364     		str	r3, [r2, #64]
 288:Core/Src/stm32f4xx_hal_msp.c **** 
 636              		.loc 1 288 5 view .LVU156
 637 0016 0C21     		movs	r1, #12
 638 0018 0348     		ldr	r0, .L42+8
 639              	.LVL24:
 288:Core/Src/stm32f4xx_hal_msp.c **** 
 640              		.loc 1 288 5 is_stmt 0 view .LVU157
 641 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 642              	.LVL25:
 643              		.loc 1 295 1 view .LVU158
 644 001e F4E7     		b	.L38
 645              	.L43:
 646              		.align	2
 647              	.L42:
 648 0020 00440040 		.word	1073759232
 649 0024 00380240 		.word	1073887232
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 19


 650 0028 00000240 		.word	1073872896
 651              		.cfi_endproc
 652              	.LFE136:
 654              		.text
 655              	.Letext0:
 656              		.file 2 "c:\\boda_toolchain\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_def
 657              		.file 3 "c:\\boda_toolchain\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.
 658              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 659              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 660              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 661              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 662              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 663              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 664              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 665              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:87     .text.HAL_MspInit:0000003c $d
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:92     .text.HAL_SPI_MspInit:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:98     .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:268    .text.HAL_SPI_MspInit:000000ac $d
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:275    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:281    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:329    .text.HAL_SPI_MspDeInit:0000002c $d
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:337    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:343    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:421    .text.HAL_TIM_Base_MspInit:00000048 $d
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:428    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:434    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:475    .text.HAL_TIM_Base_MspDeInit:0000002c $d
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:481    .text.HAL_UART_MspInit:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:487    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:593    .text.HAL_UART_MspInit:00000068 $d
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:599    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:605    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\kdt91\AppData\Local\Temp\ccOB3pdF.s:648    .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
