/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [4:0] _05_;
  wire [4:0] _06_;
  wire [12:0] _07_;
  wire [9:0] _08_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [13:0] celloutsig_1_13z;
  wire [16:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [38:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = celloutsig_1_4z ? celloutsig_1_12z : 1'h0;
  assign celloutsig_0_20z = celloutsig_0_19z[1] ? celloutsig_0_3z[3] : celloutsig_0_19z[0];
  assign celloutsig_0_25z = !(celloutsig_0_16z ? celloutsig_0_9z[10] : _00_);
  assign celloutsig_0_34z = ~((_01_ | celloutsig_0_18z[0]) & celloutsig_0_12z[7]);
  assign celloutsig_1_10z = ~((celloutsig_1_9z[22] | in_data[179]) & celloutsig_1_5z[1]);
  assign celloutsig_0_17z = ~((_02_ | _03_) & celloutsig_0_15z);
  assign celloutsig_1_3z = in_data[96] | ~(in_data[127]);
  assign celloutsig_0_16z = _04_ ^ celloutsig_0_15z;
  reg [4:0] _17_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 5'h00;
    else _17_ <= { celloutsig_0_1z[9], celloutsig_0_4z, celloutsig_0_0z };
  assign { _06_[4:3], _04_, _03_, _06_[0] } = _17_;
  reg [12:0] _18_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 13'h0000;
    else _18_ <= { celloutsig_0_1z, celloutsig_0_0z };
  assign { _07_[12:6], _01_, _07_[4:0] } = _18_;
  reg [9:0] _19_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 10'h000;
    else _19_ <= { _07_[9:6], _01_, _07_[4:0] };
  assign { _08_[9], _02_, _08_[7:0] } = _19_;
  reg [4:0] _20_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _20_ <= 5'h00;
    else _20_ <= { in_data[42:39], celloutsig_0_0z };
  assign { _05_[4:2], _00_, _05_[0] } = _20_;
  assign celloutsig_0_3z = celloutsig_0_1z[10:2] / { 1'h1, in_data[54:47] };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z } / { 1'h1, in_data[189], celloutsig_1_3z };
  assign celloutsig_1_18z = { in_data[162:158], celloutsig_1_5z } / { 1'h1, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_13z = { celloutsig_0_9z[10:4], celloutsig_0_7z } / { 1'h1, _07_[3:2], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_15z = celloutsig_0_12z[4:2] === _08_[4:2];
  assign celloutsig_1_6z = { in_data[128:110], celloutsig_1_3z, 1'h0, celloutsig_1_4z, 1'h0, celloutsig_1_0z } < in_data[119:96];
  assign celloutsig_1_12z = celloutsig_1_1z[17:3] < in_data[187:173];
  assign celloutsig_1_19z = { celloutsig_1_13z[9:4], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_11z } < { celloutsig_1_9z[27:6], celloutsig_1_18z, celloutsig_1_16z };
  assign celloutsig_1_11z = { 1'h0, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_6z } % { 1'h1, celloutsig_1_9z[37:36], celloutsig_1_4z };
  assign celloutsig_1_17z = celloutsig_1_9z[33:27] % { 1'h1, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_7z = { celloutsig_0_3z[3:2], celloutsig_0_4z, _05_[4:2], _00_, _05_[0] } % { 1'h1, in_data[20:12] };
  assign celloutsig_0_12z = in_data[77:65] % { 1'h1, celloutsig_0_1z };
  assign celloutsig_0_27z = { _05_[4:3], celloutsig_0_17z, celloutsig_0_17z } % { 1'h1, celloutsig_0_18z[0], celloutsig_0_1z[2], celloutsig_0_15z };
  assign celloutsig_0_6z = celloutsig_0_1z[10] ? { _05_[3:2], _00_, _05_[0] } : { celloutsig_0_3z[4], celloutsig_0_4z };
  assign celloutsig_0_19z = celloutsig_0_14z[1] ? celloutsig_0_7z[7:2] : { celloutsig_0_1z[9], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_15z = { celloutsig_1_14z[4:3], celloutsig_1_0z, celloutsig_1_12z } != celloutsig_1_8z[5:2];
  assign celloutsig_0_0z = in_data[36:32] !== in_data[78:74];
  assign celloutsig_0_29z = & { celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_19z, _03_, _04_, celloutsig_0_16z, _06_[4:3], _06_[0], celloutsig_0_3z, celloutsig_0_1z[2] };
  assign celloutsig_0_35z = & { celloutsig_0_31z, celloutsig_0_28z[5:3], celloutsig_0_16z };
  assign celloutsig_1_4z = & celloutsig_1_1z[17:15];
  assign celloutsig_1_7z = & { celloutsig_1_5z, celloutsig_1_1z[9:6] };
  assign celloutsig_0_8z = celloutsig_0_7z[0] & celloutsig_0_1z[3];
  assign celloutsig_0_23z = ~^ { _07_[12:6], _01_, _07_[4:0], celloutsig_0_8z, _05_[4:2], _00_, _05_[0] };
  assign celloutsig_1_8z = { celloutsig_1_1z[6:2], celloutsig_1_0z } >> in_data[148:143];
  assign celloutsig_0_4z = { _05_[2], _00_, _05_[0] } >> { celloutsig_0_1z[11:10], celloutsig_0_0z };
  assign celloutsig_1_13z = { in_data[118:114], celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_3z } >> celloutsig_1_9z[19:6];
  assign celloutsig_1_14z = { celloutsig_1_5z[2], celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_10z } >> celloutsig_1_9z[35:19];
  assign celloutsig_0_9z = { celloutsig_0_3z[8:5], celloutsig_0_4z, celloutsig_0_6z } >> { _00_, _05_[0], celloutsig_0_3z };
  assign celloutsig_1_9z = { in_data[167:131], celloutsig_1_7z, celloutsig_1_4z } << { in_data[153:134], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_14z = celloutsig_0_13z[14:8] << { _08_[5:2], celloutsig_0_4z };
  assign celloutsig_0_28z = { celloutsig_0_12z[9:0], celloutsig_0_0z, celloutsig_0_20z } << { celloutsig_0_21z[1:0], celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_16z };
  assign celloutsig_0_1z = { in_data[10:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } - { in_data[57:47], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[171:154] ~^ in_data[119:102];
  assign celloutsig_0_18z = { _05_[3:2], _00_, _05_[0] } ~^ celloutsig_0_3z[8:5];
  assign celloutsig_0_21z = celloutsig_0_3z[5:2] ~^ { in_data[25:23], celloutsig_0_17z };
  assign celloutsig_0_31z = { celloutsig_0_19z[4:2], celloutsig_0_29z } ^ celloutsig_0_21z;
  assign celloutsig_1_0z = ~((in_data[177] & in_data[169]) | (in_data[190] & in_data[143]));
  assign _05_[1] = _00_;
  assign _06_[2:1] = { _04_, _03_ };
  assign _07_[5] = _01_;
  assign _08_[8] = _02_;
  assign { out_data[135:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
