<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ethernet_UDB: C:/Users/User_4/STM32CubeIDE/workspace_1.10.1/ethernet_UDB/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Ethernet_UDB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_7baec2ddb99168f99d1052c1aec46b20.html">STM32H7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_4f22a8fa6199c96df71a89cbd7613f35.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32h7xx_hal_tim_ex.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of TIM HAL Extended module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32h7xx__hal__def_8h_source.html">stm32h7xx_hal_def.h</a>&quot;</code><br />
</div>
<p><a href="stm32h7xx__hal__tim__ex_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___hall_sensor___init_type_def.html">TIM_HallSensor_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Hall sensor Configuration Structure definition.  <a href="struct_t_i_m___hall_sensor___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5156e463b51b1a7d92e6d87c2be4563a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                                                 /* !&lt; TIM1_ETR is connected to GPIO */</td></tr>
<tr class="separator:ga5156e463b51b1a7d92e6d87c2be4563a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3eb3f4f99db6c14b3ce91bebfe8d07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>                                           /* !&lt; TIM1_ETR is connected to COMP1 OUT */</td></tr>
<tr class="separator:ga2e3eb3f4f99db6c14b3ce91bebfe8d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734d16e8c8e368bedc159f97422e26b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>                                           /* !&lt; TIM1_ETR is connected to COMP2 OUT */</td></tr>
<tr class="separator:ga734d16e8c8e368bedc159f97422e26b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a7accd83b70cbaf790bd26fd8e4538"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC1_AWD1</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                     /* !&lt; TIM1_ETR is connected to ADC1 AWD1 */</td></tr>
<tr class="separator:gaa5a7accd83b70cbaf790bd26fd8e4538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee5007933efeaae07c745062ffc2776"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC1_AWD2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a>)                                         /* !&lt; TIM1_ETR is connected to ADC1 AWD2 */</td></tr>
<tr class="separator:ga4ee5007933efeaae07c745062ffc2776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a448a71300d1f8f81e6eb0dcc31f15a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC1_AWD3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                     /* !&lt; TIM1_ETR is connected to ADC1 AWD3 */</td></tr>
<tr class="separator:ga6a448a71300d1f8f81e6eb0dcc31f15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a93aa08f9c8b8d58dd6e30e30f41c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC3_AWD1</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>)                     /* !&lt; TIM1_ETR is connected to ADC3 AWD1 */</td></tr>
<tr class="separator:ga95a93aa08f9c8b8d58dd6e30e30f41c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cbe27b5e94414e39b52843054a4cee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC3_AWD2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>) /* !&lt; TIM1_ETR is connected to ADC3 AWD2 */</td></tr>
<tr class="separator:gad3cbe27b5e94414e39b52843054a4cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0be1d196c76f0d45c4f41d61d4af0f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC3_AWD3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a>                                           /* !&lt; TIM1_ETR is connected to ADC3 AWD3 */</td></tr>
<tr class="separator:gaf0be1d196c76f0d45c4f41d61d4af0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcec3c5e9dad306b68d34e5b9257a281"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                                                 /* !&lt; TIM8_ETR is connected to GPIO */</td></tr>
<tr class="separator:gabcec3c5e9dad306b68d34e5b9257a281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcbcb76d19c2ccb5ae46fdc7e7d88f8b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff3eda56bcb98d020fa1b1573c4f912">TIM8_AF1_ETRSEL_0</a>                                           /* !&lt; TIM8_ETR is connected to COMP1 OUT */</td></tr>
<tr class="separator:gadcbcb76d19c2ccb5ae46fdc7e7d88f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93f8a76facb81f8d962bb7c88dc25f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8115191f924a8817c45e04078725f242">TIM8_AF1_ETRSEL_1</a>                                           /* !&lt; TIM8_ETR is connected to COMP2 OUT */</td></tr>
<tr class="separator:gae93f8a76facb81f8d962bb7c88dc25f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a832c5903108f2a06208c58585f7579"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_ADC2_AWD1</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8115191f924a8817c45e04078725f242">TIM8_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff3eda56bcb98d020fa1b1573c4f912">TIM8_AF1_ETRSEL_0</a>)                     /* !&lt; TIM8_ETR is connected to ADC2 AWD1 */</td></tr>
<tr class="separator:ga7a832c5903108f2a06208c58585f7579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c7be84fda65b37b00a8896b98775c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_ADC2_AWD2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc91956b73a05f0ab3465a124e27e97">TIM8_AF1_ETRSEL_2</a>)                                         /* !&lt; TIM8_ETR is connected to ADC2 AWD2 */</td></tr>
<tr class="separator:gae0c7be84fda65b37b00a8896b98775c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c57d201dbc0416eed0e333a6347b5b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_ADC2_AWD3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc91956b73a05f0ab3465a124e27e97">TIM8_AF1_ETRSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff3eda56bcb98d020fa1b1573c4f912">TIM8_AF1_ETRSEL_0</a>)                     /* !&lt; TIM8_ETR is connected to ADC2 AWD3 */</td></tr>
<tr class="separator:ga02c57d201dbc0416eed0e333a6347b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb16632bf98d6961d21172aa42373e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_ADC3_AWD1</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc91956b73a05f0ab3465a124e27e97">TIM8_AF1_ETRSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8115191f924a8817c45e04078725f242">TIM8_AF1_ETRSEL_1</a>)                     /* !&lt; TIM8_ETR is connected to ADC3 AWD1 */</td></tr>
<tr class="separator:ga7cb16632bf98d6961d21172aa42373e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b90475edbe94a4cdbef6f5f602ac9b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_ADC3_AWD2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc91956b73a05f0ab3465a124e27e97">TIM8_AF1_ETRSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8115191f924a8817c45e04078725f242">TIM8_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff3eda56bcb98d020fa1b1573c4f912">TIM8_AF1_ETRSEL_0</a>) /* !&lt; TIM8_ETR is connected to ADC3 AWD2 */</td></tr>
<tr class="separator:ga84b90475edbe94a4cdbef6f5f602ac9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f39897f883d4efa8357d1ba28bc100b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_ADC3_AWD3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97fe71b195c1bbc5175e3db42d09c062">TIM8_AF1_ETRSEL_3</a>                                           /* !&lt; TIM8_ETR is connected to ADC3 AWD3 */</td></tr>
<tr class="separator:ga8f39897f883d4efa8357d1ba28bc100b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e1c800a3f8e7eb60b50f446cf321f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                             /* !&lt; TIM2_ETR is connected to GPIO */</td></tr>
<tr class="separator:ga05e1c800a3f8e7eb60b50f446cf321f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a125bc7559dc01f8de056e19f11972"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_COMP1</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa7a4ed17a8432d8c81e31e32dd87e20">TIM2_AF1_ETRSEL_0</a>)                     /* !&lt; TIM2_ETR is connected to COMP1 OUT */</td></tr>
<tr class="separator:ga79a125bc7559dc01f8de056e19f11972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76dfe019f143b4bff5ba2c2e1a38a387"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_COMP2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a1413b9834ebc2b96c8eb27b74b0fdc">TIM2_AF1_ETRSEL_1</a>)                     /* !&lt; TIM2_ETR is connected to COMP2 OUT */</td></tr>
<tr class="separator:ga76dfe019f143b4bff5ba2c2e1a38a387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae69141882323f8b603da7a0343995dca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_RCC_LSE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a1413b9834ebc2b96c8eb27b74b0fdc">TIM2_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff3eda56bcb98d020fa1b1573c4f912">TIM8_AF1_ETRSEL_0</a>) /* !&lt; TIM2_ETR is connected to RCC LSE */</td></tr>
<tr class="separator:gae69141882323f8b603da7a0343995dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901919d24f481b3ca744ff06cd98bdb8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_SAI1_FSA</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38cf3fbfe20afba58f315ace95c88016">TIM2_AF1_ETRSEL_2</a>                       /* !&lt; TIM2_ETR is connected to SAI1 FS_A */</td></tr>
<tr class="separator:ga901919d24f481b3ca744ff06cd98bdb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab369084ac6b74b818f48995770cf2221"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_SAI1_FSB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga38cf3fbfe20afba58f315ace95c88016">TIM2_AF1_ETRSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff3eda56bcb98d020fa1b1573c4f912">TIM8_AF1_ETRSEL_0</a>) /* !&lt; TIM2_ETR is connected to SAI1 FS_B */</td></tr>
<tr class="separator:gab369084ac6b74b818f48995770cf2221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86579b249d2c04a99c8412a8c72af97"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U          /* !&lt; TIM3_ETR is connected to GPIO */</td></tr>
<tr class="separator:gad86579b249d2c04a99c8412a8c72af97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6cbaddf4da816fd4afd13ad7953079"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf25073af3e775f18278b711d3719957">TIM3_AF1_ETRSEL_0</a>    /* !&lt; TIM3_ETR is connected to COMP1 OUT */</td></tr>
<tr class="separator:gaea6cbaddf4da816fd4afd13ad7953079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df745d19761f4c212140c70d4271692"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM5_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U          /* !&lt; TIM5_ETR is connected to GPIO */</td></tr>
<tr class="separator:ga5df745d19761f4c212140c70d4271692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca05dbe7ce7bc979d5e30f355285a51c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM5_ETR_SAI2_FSA</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaeb0ecb379e37e51722902144404520">TIM5_AF1_ETRSEL_0</a>    /* !&lt; TIM5_ETR is connected to SAI2 FS_A */</td></tr>
<tr class="separator:gaca05dbe7ce7bc979d5e30f355285a51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e3c0b2d38048d8d15e8623ff61a408"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM5_ETR_SAI2_FSB</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92b38d638ecda48a0da085cfd8ce86bf">TIM5_AF1_ETRSEL_1</a>    /* !&lt; TIM5_ETR is connected to SAI2 FS_B */</td></tr>
<tr class="separator:ga11e3c0b2d38048d8d15e8623ff61a408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ad331bf73260161a6e9c3b2ee412f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM5_ETR_SAI4_FSA</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaeb0ecb379e37e51722902144404520">TIM5_AF1_ETRSEL_0</a>    /* !&lt; TIM5_ETR is connected to SAI4 FS_A */</td></tr>
<tr class="separator:gac6ad331bf73260161a6e9c3b2ee412f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd267b5ce57d4c9d0736f3da988d9d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM5_ETR_SAI4_FSB</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92b38d638ecda48a0da085cfd8ce86bf">TIM5_AF1_ETRSEL_1</a>    /* !&lt; TIM5_ETR is connected to SAI4 FS_B */</td></tr>
<tr class="separator:ga5dd267b5ce57d4c9d0736f3da988d9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae50809628b49070fd6720a5a28e5e175"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM23_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U          /* !&lt; TIM23_ETR is connected to GPIO */</td></tr>
<tr class="separator:gae50809628b49070fd6720a5a28e5e175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818b9fe379711929c05c8cd61dcd45f2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM23_ETR_COMP1</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa7a4ed17a8432d8c81e31e32dd87e20">TIM2_AF1_ETRSEL_0</a>)  /* !&lt; TIM23_ETR is connected to COMP1 OUT */</td></tr>
<tr class="separator:ga818b9fe379711929c05c8cd61dcd45f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7365daffa2ee6ff2680a2cce2251499b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM23_ETR_COMP2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a1413b9834ebc2b96c8eb27b74b0fdc">TIM2_AF1_ETRSEL_1</a>)  /* !&lt; TIM23_ETR is connected to COMP2 OUT */</td></tr>
<tr class="separator:ga7365daffa2ee6ff2680a2cce2251499b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7baa5fe8462ef94cae713e4367d9d3e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM24_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                                /* !&lt; TIM24_ETR is connected to GPIO */</td></tr>
<tr class="separator:ga7baa5fe8462ef94cae713e4367d9d3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02942441fbd3f26678ff95395a09b89c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM24_ETR_SAI4_FSA</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaeb0ecb379e37e51722902144404520">TIM5_AF1_ETRSEL_0</a>                          /* !&lt; TIM24_ETR is connected to SAI4 FS_A */</td></tr>
<tr class="separator:ga02942441fbd3f26678ff95395a09b89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1f234256056c4a8739abb2c6e35f26"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM24_ETR_SAI4_FSB</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92b38d638ecda48a0da085cfd8ce86bf">TIM5_AF1_ETRSEL_1</a>                          /* !&lt; TIM24_ETR is connected to SAI4 FS_B */</td></tr>
<tr class="separator:gade1f234256056c4a8739abb2c6e35f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59f38eafd161977848d82893351f552"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM24_ETR_SAI1_FSA</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a1413b9834ebc2b96c8eb27b74b0fdc">TIM2_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff3eda56bcb98d020fa1b1573c4f912">TIM8_AF1_ETRSEL_0</a>)    /* !&lt; TIM24_ETR is connected to SAI1 FS_A */</td></tr>
<tr class="separator:gab59f38eafd161977848d82893351f552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf08e73da65956929e36e05e4873c42"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM24_ETR_SAI1_FSB</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38cf3fbfe20afba58f315ace95c88016">TIM2_AF1_ETRSEL_2</a>                          /* !&lt; TIM24_ETR is connected to SAI1 FS_B */</td></tr>
<tr class="separator:ga0bf08e73da65956929e36e05e4873c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3d7a7e977f98110d2833d2feb7236a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_TI1_GPIO</b>&#160;&#160;&#160;0x00000000U                               /* !&lt; TIM1_TI1 is connected to GPIO */</td></tr>
<tr class="separator:ga4d3d7a7e977f98110d2833d2feb7236a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba4a562a6e0f83acf57807e50de0de4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_TI1_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>                        /* !&lt; TIM1_TI1 is connected to COMP1 OUT */</td></tr>
<tr class="separator:gabba4a562a6e0f83acf57807e50de0de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94308cf0e1eebb9a46fdd9c907b41cf5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_TI1_GPIO</b>&#160;&#160;&#160;0x00000000U                               /* !&lt; TIM8_TI1 is connected to GPIO */</td></tr>
<tr class="separator:ga94308cf0e1eebb9a46fdd9c907b41cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226e4035e59e5d1a566d7d673f858f35"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_TI1_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>                        /* !&lt; TIM8_TI1 is connected to COMP2 OUT */</td></tr>
<tr class="separator:ga226e4035e59e5d1a566d7d673f858f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cd0b8d94b5ab46488aa3f2c3769d1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_TI4_GPIO</b>&#160;&#160;&#160;0x00000000U                               /* !&lt; TIM2_TI4 is connected to GPIO */</td></tr>
<tr class="separator:ga11cd0b8d94b5ab46488aa3f2c3769d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10665a31da680e9c23ff66b4e9f85b1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_TI4_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0b9c7718f9609776afdbb0ebcc3832">TIM_TISEL_TI4SEL_0</a>                        /* !&lt; TIM2_TI4 is connected to COMP1 OUT */</td></tr>
<tr class="separator:ga10665a31da680e9c23ff66b4e9f85b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d384c8a9c0687b64290b54c256a5152"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_TI4_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6106b6c27078a60113e888b0142ccb8">TIM_TISEL_TI4SEL_1</a>                        /* !&lt; TIM2_TI4 is connected to COMP2 OUT */</td></tr>
<tr class="separator:ga4d384c8a9c0687b64290b54c256a5152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0449ea1c33b15b3f91222fcb3a239559"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_TI4_COMP1_COMP2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0b9c7718f9609776afdbb0ebcc3832">TIM_TISEL_TI4SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6106b6c27078a60113e888b0142ccb8">TIM_TISEL_TI4SEL_1</a>) /* !&lt; TIM2_TI4 is connected to COMP2 OUT OR COMP2 OUT */</td></tr>
<tr class="separator:ga0449ea1c33b15b3f91222fcb3a239559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e965c08be4bb981520165b1febf6c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_TI1_GPIO</b>&#160;&#160;&#160;0x00000000U                               /* !&lt; TIM3_TI1 is connected to GPIO */</td></tr>
<tr class="separator:ga43e965c08be4bb981520165b1febf6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad862ada9f9f69885f4f891cac338eb20"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_TI1_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>                        /* !&lt; TIM3_TI1 is connected to COMP1 OUT */</td></tr>
<tr class="separator:gad862ada9f9f69885f4f891cac338eb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1cab356ab9db2d3a65327992bdf97f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_TI1_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>                        /* !&lt; TIM3_TI1 is connected to COMP2 OUT */</td></tr>
<tr class="separator:ga6d1cab356ab9db2d3a65327992bdf97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf704734fd8855bfcfe8bf8591bd3d53"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_TI1_COMP1_COMP2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>) /* !&lt; TIM3_TI1 is connected to COMP1 OUT or COMP2 OUT */</td></tr>
<tr class="separator:gaaf704734fd8855bfcfe8bf8591bd3d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0887eba35836a73c891e2ad168a3da16"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM5_TI1_GPIO</b>&#160;&#160;&#160;0x00000000U                               /* !&lt; TIM5_TI1 is connected to GPIO */</td></tr>
<tr class="separator:ga0887eba35836a73c891e2ad168a3da16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5775cefd01431696ab62620b7a5d6b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM5_TI1_CAN_TMP</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>                        /* !&lt; TIM5_TI1 is connected to CAN TMP */</td></tr>
<tr class="separator:gabe5775cefd01431696ab62620b7a5d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a79c22055cb2f84a9ca574c3ab596c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM5_TI1_CAN_RTP</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>                        /* !&lt; TIM5_TI1 is connected to CAN RTP */</td></tr>
<tr class="separator:ga41a79c22055cb2f84a9ca574c3ab596c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56544cebe96b454970fd3f754d3c9c49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM12_TI1_GPIO</b>&#160;&#160;&#160;0x00000000U                               /* !&lt; TIM12 TI1 is connected to GPIO */</td></tr>
<tr class="separator:ga56544cebe96b454970fd3f754d3c9c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47b84ebb87bad97064fdb017ead9151"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM12_TI1_SPDIF_FS</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>                        /* !&lt; TIM12 TI1 is connected to SPDIF FS */</td></tr>
<tr class="separator:gaf47b84ebb87bad97064fdb017ead9151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203fd51591dbc76d09a12d1ca4e539a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM15_TI1_GPIO</b>&#160;&#160;&#160;0x00000000U                               /* !&lt; TIM15_TI1 is connected to GPIO */</td></tr>
<tr class="separator:ga203fd51591dbc76d09a12d1ca4e539a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f0c85a8acd135947bdb67db634e3b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM15_TI1_TIM2_CH1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>                        /* !&lt; TIM15_TI1 is connected to TIM2 CH1 */</td></tr>
<tr class="separator:gad7f0c85a8acd135947bdb67db634e3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48754f7fa79114b029d245eea699b84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM15_TI1_TIM3_CH1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>                        /* !&lt; TIM15_TI1 is connected to TIM3 CH1 */</td></tr>
<tr class="separator:gae48754f7fa79114b029d245eea699b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c8be800c5ea6a82734ade8f5bb5e1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM15_TI1_TIM4_CH1</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>) /* !&lt; TIM15_TI1 is connected to TIM4 CH1 */</td></tr>
<tr class="separator:gaf2c8be800c5ea6a82734ade8f5bb5e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53599dcd4f5502bf1c76670f03aac081"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM15_TI1_RCC_LSE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a>)                      /* !&lt; TIM15_TI1 is connected to RCC LSE  */</td></tr>
<tr class="separator:ga53599dcd4f5502bf1c76670f03aac081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4938b548affd930758e2801f48eb07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM15_TI1_RCC_CSI</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>) /* !&lt; TIM15_TI1 is connected to RCC CSI  */</td></tr>
<tr class="separator:ga4d4938b548affd930758e2801f48eb07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2205065d06dc15721f52ccc6c7d6e0eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM15_TI1_RCC_MCO2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>) /* !&lt; TIM15_TI1 is connected to RCC MCO2 */</td></tr>
<tr class="separator:ga2205065d06dc15721f52ccc6c7d6e0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac24fe62f6e315b6bf3315b70e808ef81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM15_TI2_GPIO</b>&#160;&#160;&#160;0x00000000U                               /* !&lt; TIM15_TI2 is connected to GPIO */</td></tr>
<tr class="separator:gac24fe62f6e315b6bf3315b70e808ef81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3116230cad942525244192c4f0bb1fbe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM15_TI2_TIM2_CH2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a>)                      /* !&lt; TIM15_TI2 is connected to TIM2 CH2 */</td></tr>
<tr class="separator:ga3116230cad942525244192c4f0bb1fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2c94f28892cfbc46fc27bab2d23cdd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM15_TI2_TIM3_CH2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a>)                      /* !&lt; TIM15_TI2 is connected to TIM3 CH2 */</td></tr>
<tr class="separator:gacc2c94f28892cfbc46fc27bab2d23cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb9f1861b478966c9329ad9f540a4fcc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM15_TI2_TIM4_CH2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a>) /* !&lt; TIM15_TI2 is connected to TIM4 CH2 */</td></tr>
<tr class="separator:gadb9f1861b478966c9329ad9f540a4fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4435f9a5d0eb16d1b2b1192ad004392"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM16_TI1_GPIO</b>&#160;&#160;&#160;0x00000000U                               /* !&lt; TIM16 TI1 is connected to GPIO */</td></tr>
<tr class="separator:gaf4435f9a5d0eb16d1b2b1192ad004392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fbcfc41d3049d0f638e2024c3650a21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM16_TI1_RCC_LSI</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>                        /* !&lt; TIM16 TI1 is connected to RCC LSI */</td></tr>
<tr class="separator:ga0fbcfc41d3049d0f638e2024c3650a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921143f341cd81c4ce43f3d6ecae9df9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM16_TI1_RCC_LSE</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>                        /* !&lt; TIM16 TI1 is connected to RCC LSE */</td></tr>
<tr class="separator:ga921143f341cd81c4ce43f3d6ecae9df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b830fb428d95bee93970c5405fb2fe3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM16_TI1_WKUP_IT</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>) /* !&lt; TIM16 TI1 is connected to WKUP_IT */</td></tr>
<tr class="separator:ga9b830fb428d95bee93970c5405fb2fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97c8da0527e5686a80a50f906225e02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM17_TI1_GPIO</b>&#160;&#160;&#160;0x00000000U                               /* !&lt; TIM17 TI1 is connected to GPIO */</td></tr>
<tr class="separator:gab97c8da0527e5686a80a50f906225e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1415fc8e6bf01ebdfad3c06f3bcc3c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM17_TI1_SPDIF_FS</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>                        /* !&lt; TIM17 TI1 is connected to SPDIF FS */</td></tr>
<tr class="separator:ga3f1415fc8e6bf01ebdfad3c06f3bcc3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409efca3f95e233e2bf48908a7e25a94"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM17_TI1_RCC_HSE1MHZ</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>                        /* !&lt; TIM17 TI1 is connected to RCC HSE 1Mhz */</td></tr>
<tr class="separator:ga409efca3f95e233e2bf48908a7e25a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96722a6c22463858abfcafa371a6a835"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM17_TI1_RCC_MCO1</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>) /* !&lt; TIM17 TI1 is connected to RCC MCO1 */</td></tr>
<tr class="separator:ga96722a6c22463858abfcafa371a6a835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2e648e7357bd2545a1eeacd922d0b05"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM23_TI4_GPIO</b>&#160;&#160;&#160;0x00000000U                               /* !&lt; TIM23_TI4 is connected to GPIO */</td></tr>
<tr class="separator:gaa2e648e7357bd2545a1eeacd922d0b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa706392ffbe746d070a46365453eff0e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM23_TI4_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0b9c7718f9609776afdbb0ebcc3832">TIM_TISEL_TI4SEL_0</a>                        /* !&lt; TIM23_TI4 is connected to COMP1 OUT */</td></tr>
<tr class="separator:gaa706392ffbe746d070a46365453eff0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d293cc1ce67979391149b8b9ff7ecb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM23_TI4_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6106b6c27078a60113e888b0142ccb8">TIM_TISEL_TI4SEL_1</a>                        /* !&lt; TIM23_TI4 is connected to COMP2 OUT */</td></tr>
<tr class="separator:ga19d293cc1ce67979391149b8b9ff7ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33fc9dfbd92dfa798438e41cbe461c7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM23_TI4_COMP1_COMP2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0b9c7718f9609776afdbb0ebcc3832">TIM_TISEL_TI4SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6106b6c27078a60113e888b0142ccb8">TIM_TISEL_TI4SEL_1</a>) /* !&lt; TIM23_TI4 is connected to COMP1 OUT or COMP2 OUT */</td></tr>
<tr class="separator:gae33fc9dfbd92dfa798438e41cbe461c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172efd80a7592e1b949d12e7439c0b6a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM24_TI1_GPIO</b>&#160;&#160;&#160;0x00000000U                               /* !&lt; TIM24_TI1 is connected to GPIO */</td></tr>
<tr class="separator:ga172efd80a7592e1b949d12e7439c0b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcabd2f57f3e9de1ef4863154ecfe810"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM24_TI1_CAN_TMP</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>                        /* !&lt; TIM24_TI1 is connected to CAN TMP  */</td></tr>
<tr class="separator:gafcabd2f57f3e9de1ef4863154ecfe810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668d33771d5bb3601f5981c7d5f7affe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM24_TI1_CAN_RTP</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>                        /* !&lt; TIM24_TI1 is connected to CAN RTP  */</td></tr>
<tr class="separator:ga668d33771d5bb3601f5981c7d5f7affe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6550208fd6a5aafc1ed97b65a836dc4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM24_TI1_CAN_SOC</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0b9c7718f9609776afdbb0ebcc3832">TIM_TISEL_TI4SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6106b6c27078a60113e888b0142ccb8">TIM_TISEL_TI4SEL_1</a>) /* !&lt; TIM24_TI1 is connected to CAN SOC */</td></tr>
<tr class="separator:gaf6550208fd6a5aafc1ed97b65a836dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11038f927b530ed9ff66cbf88b5fe48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#gac11038f927b530ed9ff66cbf88b5fe48">IS_TIM_BREAKINPUT</a>(__BREAKINPUT__)</td></tr>
<tr class="separator:gac11038f927b530ed9ff66cbf88b5fe48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8206e59b599377ce8abb3d806ffcf5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga8206e59b599377ce8abb3d806ffcf5a1">IS_TIM_BREAKINPUTSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga8206e59b599377ce8abb3d806ffcf5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea36303ed2332cea12b392d987649e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#gafea36303ed2332cea12b392d987649e3">IS_TIM_BREAKINPUTSOURCE_STATE</a>(__STATE__)</td></tr>
<tr class="separator:gafea36303ed2332cea12b392d987649e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350bdeccbe405fde9ab61b83a53321ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga350bdeccbe405fde9ab61b83a53321ea">IS_TIM_BREAKINPUTSOURCE_POLARITY</a>(__POLARITY__)</td></tr>
<tr class="separator:ga350bdeccbe405fde9ab61b83a53321ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c046891b6a59d63c2623b0847524da8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_TISEL</b>(__TISEL__)</td></tr>
<tr class="separator:ga6c046891b6a59d63c2623b0847524da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92dfa56d6678471dc301da8f084003b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_REMAP</b>(__RREMAP__)</td></tr>
<tr class="separator:gaa92dfa56d6678471dc301da8f084003b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga9edc6a00a673eb7c07b0c3cf86a95169"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Init</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="struct_t_i_m___hall_sensor___init_type_def.html">TIM_HallSensor_InitTypeDef</a> *sConfig)</td></tr>
<tr class="separator:ga9edc6a00a673eb7c07b0c3cf86a95169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f3c18eb8fe53b65b55ec855072631d"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_DeInit</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga61f3c18eb8fe53b65b55ec855072631d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d9e7c4bc86e1a1190fda06e04552ea"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_MspInit</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga88d9e7c4bc86e1a1190fda06e04552ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19734439bdfa549b7fb5d85f3c0720d"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_MspDeInit</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gac19734439bdfa549b7fb5d85f3c0720d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f4bfa2a4b890a2219ca927bbbb455fc"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Start</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga9f4bfa2a4b890a2219ca927bbbb455fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714c2a7a51f4ab61b04df84ab182eb86"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Stop</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga714c2a7a51f4ab61b04df84ab182eb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e7068c5bc6fc74e016cc8e990cbb02"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Start_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gaf3e7068c5bc6fc74e016cc8e990cbb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ab7ab0cada425a8d4deb637bd2ad71"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Stop_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gac6ab7ab0cada425a8d4deb637bd2ad71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0d063498f6888d61411d56380f5211"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Start_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t *pData, uint16_t Length)</td></tr>
<tr class="separator:ga3d0d063498f6888d61411d56380f5211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab361d1aa6e0eb244886b93908beded6f"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Stop_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gab361d1aa6e0eb244886b93908beded6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d25f544564ef28a66dca7ec150de00"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Start</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga56d25f544564ef28a66dca7ec150de00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576cb1c3e40fc49555f232773cb2cdbc"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Stop</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga576cb1c3e40fc49555f232773cb2cdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4d7c285095d5293b81d2e11cd991af"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Start_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga2f4d7c285095d5293b81d2e11cd991af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe91877781dbd7fb9fdd63262e6ea10f"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Stop_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:gabe91877781dbd7fb9fdd63262e6ea10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9eba45624d72a463fd0f950cf72964"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Start_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</td></tr>
<tr class="separator:gacf9eba45624d72a463fd0f950cf72964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09216649456d28828492740232b275fd"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Stop_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga09216649456d28828492740232b275fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f2b0bb4b66a5acd76eac4e8d32cc498"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Start</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga4f2b0bb4b66a5acd76eac4e8d32cc498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2e27f3fb6d8f42d998e2071e5f0482"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Stop</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga0f2e27f3fb6d8f42d998e2071e5f0482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82f0b53f6b10e6aafc6835178662c488"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Start_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga82f0b53f6b10e6aafc6835178662c488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13848e20df29fa552ef4f5b69fef20a6"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Stop_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga13848e20df29fa552ef4f5b69fef20a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac525533dc108ee4915ca93d5a43cb3b5"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Start_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</td></tr>
<tr class="separator:gac525533dc108ee4915ca93d5a43cb3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10afdfdc5eed2e0288ccb969f48bc0e4"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Stop_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga10afdfdc5eed2e0288ccb969f48bc0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e254708b0215a68acb6e0836d4f8ca"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OnePulseN_Start</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:ga41e254708b0215a68acb6e0836d4f8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42ab805f75ecece735d600e54cabf83"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OnePulseN_Stop</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:gaf42ab805f75ecece735d600e54cabf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297a97004076cee5734510a0dece7665"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OnePulseN_Start_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:ga297a97004076cee5734510a0dece7665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6f320c18f453054a5409db6b98254e"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OnePulseN_Stop_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:ga5b6f320c18f453054a5409db6b98254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5802aa4b8b5a79b93b209b0277622ac"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigCommutEvent</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t InputTrigger, uint32_t CommutationSource)</td></tr>
<tr class="separator:gab5802aa4b8b5a79b93b209b0277622ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f5f717a203adafb70e66451b4f0472"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigCommutEvent_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t InputTrigger, uint32_t CommutationSource)</td></tr>
<tr class="separator:gad9f5f717a203adafb70e66451b4f0472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab2af489cfc5783e4ddd76a35edde31"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigCommutEvent_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t InputTrigger, uint32_t CommutationSource)</td></tr>
<tr class="separator:ga6ab2af489cfc5783e4ddd76a35edde31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056fd97d3be6c60dcfa12963f6ec8aad"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_MasterConfigSynchronization</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="struct_t_i_m___master_config_type_def.html">TIM_MasterConfigTypeDef</a> *sMasterConfig)</td></tr>
<tr class="separator:ga056fd97d3be6c60dcfa12963f6ec8aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4414f3b3dcbed3f21ee3b06d6db9ffa4"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigBreakDeadTime</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="struct_t_i_m___break_dead_time_config_type_def.html">TIM_BreakDeadTimeConfigTypeDef</a> *sBreakDeadTimeConfig)</td></tr>
<tr class="separator:ga4414f3b3dcbed3f21ee3b06d6db9ffa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aef10325df17a0d17a3a0a7ebfae383"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_GroupChannel5</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channels)</td></tr>
<tr class="separator:ga8aef10325df17a0d17a3a0a7ebfae383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683118282daf3aa2e319eb8eea93af31"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_RemapConfig</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Remap)</td></tr>
<tr class="separator:ga683118282daf3aa2e319eb8eea93af31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5861f4ea858df4905a2f1fdeec6321a1"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_TISelection</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t TISelection, uint32_t Channel)</td></tr>
<tr class="separator:ga5861f4ea858df4905a2f1fdeec6321a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4189b31d2c006ee33f55f8c6eeba930"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_CommutCallback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gaa4189b31d2c006ee33f55f8c6eeba930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga971ecdc215921771e56ed2c4944dc0b1"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_CommutHalfCpltCallback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga971ecdc215921771e56ed2c4944dc0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d868a55ca7c62c4a5ef85dec514402c"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_BreakCallback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga2d868a55ca7c62c4a5ef85dec514402c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1efa3cf97c2c2a7b21a25b55ce2c67fa"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_Break2Callback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga1efa3cf97c2c2a7b21a25b55ce2c67fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d56afa939909717370413d35311dbd"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="group___t_i_m___exported___types.html#gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_GetState</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga69d56afa939909717370413d35311dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8869a865ab7b9572e5ff29ef920080a7"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="group___t_i_m___exported___types.html#ga1a70fcbe9952e18af5c890e216a15f34">HAL_TIM_ChannelStateTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_GetChannelNState</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t ChannelN)</td></tr>
<tr class="separator:ga8869a865ab7b9572e5ff29ef920080a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf473fa38254d62a74a006a781fe0aeb8"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>TIMEx_DMACommutationCplt</b> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:gaf473fa38254d62a74a006a781fe0aeb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b7244a1ee94cf20081543377ba8d2a"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>TIMEx_DMACommutationHalfCplt</b> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:ga65b7244a1ee94cf20081543377ba8d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of TIM HAL Extended module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright (c) 2017 STMicroelectronics. All rights reserved.</p>
<p >This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
