$date
	Sat Aug 30 20:06:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_pc_imem $end
$var wire 32 ! pc_curr [31:0] $end
$var wire 32 " instr [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ pc_next [31:0] $end
$var reg 1 % rstn $end
$scope module uut_pc $end
$var wire 1 # clk $end
$var wire 32 & pc_next [31:0] $end
$var wire 1 % rstn $end
$var reg 32 ' pc_curr [31:0] $end
$upscope $end
$scope module uut_rom $end
$var wire 32 ( addr [31:0] $end
$var wire 32 ) instr [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10011 )
b0 (
b0 '
b100 &
0%
b100 $
0#
b10011 "
b0 !
$end
#5000
1#
#10000
b100000000000010010011 "
b100000000000010010011 )
b1000 $
b1000 &
b100 !
b100 '
b100 (
0#
1%
#15000
1#
#20000
b1000000000000100010011 "
b1000000000000100010011 )
b1100 $
b1100 &
b1000 !
b1000 '
b1000 (
0#
#25000
1#
#30000
b1000001000000110110011 "
b1000001000000110110011 )
b10000 $
b10000 &
b1100 !
b1100 '
b1100 (
0#
#35000
1#
#40000
b1110011 "
b1110011 )
b10100 $
b10100 &
b10000 !
b10000 '
b10000 (
0#
#45000
1#
#50000
bx "
bx )
b11000 $
b11000 &
b10100 !
b10100 '
b10100 (
0#
#55000
1#
#60000
b11100 $
b11100 &
b11000 !
b11000 '
b11000 (
0#
