

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_93_1'
================================================================
* Date:           Fri Jun  7 16:44:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.298 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.180 us|  0.180 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_93_1  |       34|       34|         4|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     427|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     177|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     177|     500|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_18ns_34_1_1_U209  |mul_16s_18ns_34_1_1  |        0|   1|  0|   5|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   1|  0|   5|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln93_1_fu_347_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln96_10_fu_452_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln96_11_fu_458_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln96_12_fu_464_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln96_13_fu_470_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln96_14_fu_476_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln96_15_fu_482_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln96_16_fu_488_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln96_17_fu_494_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln96_1_fu_404_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln96_2_fu_410_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln96_3_fu_416_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln96_4_fu_422_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln96_5_fu_428_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln96_6_fu_434_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln96_7_fu_440_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln96_8_fu_500_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln96_9_fu_446_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln96_fu_398_p2      |         +|   0|  0|  16|          16|          16|
    |avg_1_fu_504_p2         |         +|   0|  0|  16|          16|          16|
    |sub_ln98_1_fu_566_p2    |         -|   0|  0|  19|           1|          12|
    |sub_ln98_fu_545_p2      |         -|   0|  0|  40|           1|          33|
    |icmp_ln93_fu_341_p2     |      icmp|   0|  0|  14|           6|           7|
    |or_ln96_fu_373_p2       |        or|   0|  0|   6|           6|           1|
    |OutGlobalAverPool1D_d0  |    select|   0|  0|  11|           1|          12|
    |select_ln98_fu_560_p3   |    select|   0|  0|  11|           1|          12|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 427|         327|         384|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    6|         12|
    |hs_fu_66                 |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln96_17_reg_705               |  16|   0|   16|          0|
    |add_ln96_3_reg_695                |  16|   0|   16|          0|
    |add_ln96_7_reg_700                |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |hs_fu_66                          |   6|   0|    6|          0|
    |i_reg_586                         |   6|   0|    6|          0|
    |tmp_187_cast_reg_721              |  12|   0|   12|          0|
    |tmp_reg_715                       |   1|   0|    1|          0|
    |trunc_ln98_reg_710                |  33|   0|   33|          0|
    |i_reg_586                         |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 177|  32|  119|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_93_1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_93_1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_93_1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_93_1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_93_1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_93_1|  return value|
|OutPool3_address0             |  out|    6|   ap_memory|                      OutPool3|         array|
|OutPool3_ce0                  |  out|    1|   ap_memory|                      OutPool3|         array|
|OutPool3_q0                   |   in|   16|   ap_memory|                      OutPool3|         array|
|OutPool3_address1             |  out|    6|   ap_memory|                      OutPool3|         array|
|OutPool3_ce1                  |  out|    1|   ap_memory|                      OutPool3|         array|
|OutPool3_q1                   |   in|   16|   ap_memory|                      OutPool3|         array|
|OutPool3_1_address0           |  out|    6|   ap_memory|                    OutPool3_1|         array|
|OutPool3_1_ce0                |  out|    1|   ap_memory|                    OutPool3_1|         array|
|OutPool3_1_q0                 |   in|   16|   ap_memory|                    OutPool3_1|         array|
|OutPool3_1_address1           |  out|    6|   ap_memory|                    OutPool3_1|         array|
|OutPool3_1_ce1                |  out|    1|   ap_memory|                    OutPool3_1|         array|
|OutPool3_1_q1                 |   in|   16|   ap_memory|                    OutPool3_1|         array|
|OutPool3_2_address0           |  out|    6|   ap_memory|                    OutPool3_2|         array|
|OutPool3_2_ce0                |  out|    1|   ap_memory|                    OutPool3_2|         array|
|OutPool3_2_q0                 |   in|   16|   ap_memory|                    OutPool3_2|         array|
|OutPool3_2_address1           |  out|    6|   ap_memory|                    OutPool3_2|         array|
|OutPool3_2_ce1                |  out|    1|   ap_memory|                    OutPool3_2|         array|
|OutPool3_2_q1                 |   in|   16|   ap_memory|                    OutPool3_2|         array|
|OutPool3_3_address0           |  out|    6|   ap_memory|                    OutPool3_3|         array|
|OutPool3_3_ce0                |  out|    1|   ap_memory|                    OutPool3_3|         array|
|OutPool3_3_q0                 |   in|   16|   ap_memory|                    OutPool3_3|         array|
|OutPool3_3_address1           |  out|    6|   ap_memory|                    OutPool3_3|         array|
|OutPool3_3_ce1                |  out|    1|   ap_memory|                    OutPool3_3|         array|
|OutPool3_3_q1                 |   in|   16|   ap_memory|                    OutPool3_3|         array|
|OutPool3_4_address0           |  out|    6|   ap_memory|                    OutPool3_4|         array|
|OutPool3_4_ce0                |  out|    1|   ap_memory|                    OutPool3_4|         array|
|OutPool3_4_q0                 |   in|   16|   ap_memory|                    OutPool3_4|         array|
|OutPool3_4_address1           |  out|    6|   ap_memory|                    OutPool3_4|         array|
|OutPool3_4_ce1                |  out|    1|   ap_memory|                    OutPool3_4|         array|
|OutPool3_4_q1                 |   in|   16|   ap_memory|                    OutPool3_4|         array|
|OutPool3_5_address0           |  out|    6|   ap_memory|                    OutPool3_5|         array|
|OutPool3_5_ce0                |  out|    1|   ap_memory|                    OutPool3_5|         array|
|OutPool3_5_q0                 |   in|   16|   ap_memory|                    OutPool3_5|         array|
|OutPool3_5_address1           |  out|    6|   ap_memory|                    OutPool3_5|         array|
|OutPool3_5_ce1                |  out|    1|   ap_memory|                    OutPool3_5|         array|
|OutPool3_5_q1                 |   in|   16|   ap_memory|                    OutPool3_5|         array|
|OutPool3_6_address0           |  out|    6|   ap_memory|                    OutPool3_6|         array|
|OutPool3_6_ce0                |  out|    1|   ap_memory|                    OutPool3_6|         array|
|OutPool3_6_q0                 |   in|   16|   ap_memory|                    OutPool3_6|         array|
|OutPool3_6_address1           |  out|    6|   ap_memory|                    OutPool3_6|         array|
|OutPool3_6_ce1                |  out|    1|   ap_memory|                    OutPool3_6|         array|
|OutPool3_6_q1                 |   in|   16|   ap_memory|                    OutPool3_6|         array|
|OutPool3_7_address0           |  out|    6|   ap_memory|                    OutPool3_7|         array|
|OutPool3_7_ce0                |  out|    1|   ap_memory|                    OutPool3_7|         array|
|OutPool3_7_q0                 |   in|   16|   ap_memory|                    OutPool3_7|         array|
|OutPool3_7_address1           |  out|    6|   ap_memory|                    OutPool3_7|         array|
|OutPool3_7_ce1                |  out|    1|   ap_memory|                    OutPool3_7|         array|
|OutPool3_7_q1                 |   in|   16|   ap_memory|                    OutPool3_7|         array|
|OutPool3_8_address0           |  out|    6|   ap_memory|                    OutPool3_8|         array|
|OutPool3_8_ce0                |  out|    1|   ap_memory|                    OutPool3_8|         array|
|OutPool3_8_q0                 |   in|   16|   ap_memory|                    OutPool3_8|         array|
|OutPool3_8_address1           |  out|    6|   ap_memory|                    OutPool3_8|         array|
|OutPool3_8_ce1                |  out|    1|   ap_memory|                    OutPool3_8|         array|
|OutPool3_8_q1                 |   in|   16|   ap_memory|                    OutPool3_8|         array|
|OutPool3_9_address0           |  out|    6|   ap_memory|                    OutPool3_9|         array|
|OutPool3_9_ce0                |  out|    1|   ap_memory|                    OutPool3_9|         array|
|OutPool3_9_q0                 |   in|   16|   ap_memory|                    OutPool3_9|         array|
|OutPool3_9_address1           |  out|    6|   ap_memory|                    OutPool3_9|         array|
|OutPool3_9_ce1                |  out|    1|   ap_memory|                    OutPool3_9|         array|
|OutPool3_9_q1                 |   in|   16|   ap_memory|                    OutPool3_9|         array|
|OutGlobalAverPool1D_address0  |  out|    5|   ap_memory|           OutGlobalAverPool1D|         array|
|OutGlobalAverPool1D_ce0       |  out|    1|   ap_memory|           OutGlobalAverPool1D|         array|
|OutGlobalAverPool1D_we0       |  out|    1|   ap_memory|           OutGlobalAverPool1D|         array|
|OutGlobalAverPool1D_d0        |  out|   12|   ap_memory|           OutGlobalAverPool1D|         array|
+------------------------------+-----+-----+------------+------------------------------+--------------+

