
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002663                       # Number of seconds simulated
sim_ticks                                  2663352000                       # Number of ticks simulated
final_tick                                 2663352000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 168588                       # Simulator instruction rate (inst/s)
host_op_rate                                   338678                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36539089                       # Simulator tick rate (ticks/s)
host_mem_usage                                 453756                       # Number of bytes of host memory used
host_seconds                                    72.89                       # Real time elapsed on the host
sim_insts                                    12288429                       # Number of instructions simulated
sim_ops                                      24686367                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2663352000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         100864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         285440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             386304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       100864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100864                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6036                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          37871074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         107173216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             145044290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     37871074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37871074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         37871074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        107173216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            145044290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002878747750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           62                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           62                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12852                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                966                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6037                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1061                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6037                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1061                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 381504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   64704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  386368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                67904                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     76                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2663350000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6037                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1061                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    402.434783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   245.601293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   362.614680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          291     26.36%     26.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          259     23.46%     49.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          106      9.60%     59.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           73      6.61%     66.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           54      4.89%     70.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      3.26%     74.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           73      6.61%     80.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      1.36%     82.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          197     17.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1104                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           62                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.032258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.124860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    280.818065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             53     85.48%     85.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      4.84%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      1.61%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      1.61%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      1.61%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      1.61%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      1.61%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      1.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            62                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           62                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.306452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.291023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.737490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               52     83.87%     83.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      3.23%     87.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7     11.29%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            62                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        96064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       285440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        64704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 36068833.560115225613                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 107173216.307870686054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 24294197.687725845724                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1577                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4460                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1061                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     60790750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    140135750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  65980723250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38548.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31420.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  62187298.07                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     89157750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               200926500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   29805000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14956.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33706.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       143.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    145.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.75                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5084                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     770                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.54                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     375225.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4990860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2626140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                24932880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2850120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         44868720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             52664010                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1767840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       181571220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        22222080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        504242640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              842736510                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            316.419501                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2543040000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2179000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2087201750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     57867500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      98938500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    398185250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2991660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1563540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17621520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2427300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             51562770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2317440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       163673790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25652640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        512306580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              822527400                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            308.831653                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2544225250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3505000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      17940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2118501750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     66801750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      97681750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    358921750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2663352000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  579838                       # Number of BP lookups
system.cpu.branchPred.condPredicted            579838                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10965                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               280601                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   90553                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          280601                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             277398                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3203                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1489                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2663352000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5158248                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      501572                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1800                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           159                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2663352000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2663352000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1100734                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           269                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2663352000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5326705                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1142015                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12616592                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      579838                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             367951                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4088953                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22192                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  321                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1397                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          104                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          942                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1100573                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3422                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5244828                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.822080                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.597716                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1550248     29.56%     29.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    39276      0.75%     30.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   339655      6.48%     36.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    83435      1.59%     38.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   267894      5.11%     43.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    93570      1.78%     45.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    44788      0.85%     46.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    93763      1.79%     47.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2732199     52.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5244828                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.108855                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.368555                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1240821                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                333943                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3638986                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 19982                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11096                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25192867                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11096                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1254073                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  132355                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4530                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3643799                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                198975                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25139438                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2828                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   9938                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    140                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 183202                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27797541                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              52807937                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19015310                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24740569                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263853                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   533688                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                180                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            136                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     97221                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5046121                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              509646                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            139542                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            44280                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25051897                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 301                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24943955                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4256                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          365830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       530393                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            237                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5244828                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.755915                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.463028                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              347957      6.63%      6.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              252531      4.81%     11.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              570688     10.88%     22.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              445569      8.50%     30.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              764398     14.57%     45.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              553720     10.56%     55.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              690567     13.17%     69.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              711437     13.56%     82.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              907961     17.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5244828                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   30661      2.25%      2.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 69854      5.13%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 10004      0.73%      8.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%      8.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            620001     45.49%     53.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           369993     27.15%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1555      0.11%     80.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   787      0.06%     80.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            260025     19.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               45      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             17810      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7587188     30.42%     30.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40083      0.16%     30.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1594      0.01%     30.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282651     17.17%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  730      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81928      0.33%     48.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1971      0.01%     48.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2961291     11.87%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                945      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310002      9.26%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30071      0.12%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      8.34%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               859829      3.45%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              352570      1.41%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4184558     16.78%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150670      0.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24943955                       # Type of FU issued
system.cpu.iq.rate                           4.682811                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1362957                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.054641                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17748420                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6698516                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6200333                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            38751531                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           18719592                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18692546                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6243524                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                20045578                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           427525                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        53006                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15076                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10011                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           378                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11096                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   92703                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2656                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25052198                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               545                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5046121                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               509646                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                186                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    603                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1703                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             88                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2209                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12309                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14518                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24919536                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5038099                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24419                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5539662                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   526653                       # Number of branches executed
system.cpu.iew.exec_stores                     501563                       # Number of stores executed
system.cpu.iew.exec_rate                     4.678227                       # Inst execution rate
system.cpu.iew.wb_sent                       24899735                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24892879                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14758214                       # num instructions producing a value
system.cpu.iew.wb_consumers                  22887212                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.673223                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.644824                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          365873                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11040                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5188275                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.758107                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.788469                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       460069      8.87%      8.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       577681     11.13%     20.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       302138      5.82%     25.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       343661      6.62%     32.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       682002     13.15%     45.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       490328      9.45%     55.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       480097      9.25%     64.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       405195      7.81%     72.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1447104     27.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5188275                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288429                       # Number of instructions committed
system.cpu.commit.committedOps               24686367                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487685                       # Number of memory references committed
system.cpu.commit.loads                       4993115                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510547                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311057                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401505     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40051      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821877      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344088      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686367                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1447104                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28793411                       # The number of ROB reads
system.cpu.rob.rob_writes                    50162047                       # The number of ROB writes
system.cpu.timesIdled                             768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288429                       # Number of Instructions Simulated
system.cpu.committedOps                      24686367                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.433473                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.433473                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.306948                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.306948                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18645131                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5355104                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24717278                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18541602                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2181809                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3602275                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6584046                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2663352000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3717.617478                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3717.617478                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.226905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.226905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         4449                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.272217                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10430908                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10430908                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2663352000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4705675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4705675                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492177                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492177                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5197852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5197852                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5197852                       # number of overall hits
system.cpu.dcache.overall_hits::total         5197852                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12976                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12976                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2396                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2396                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15372                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15372                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15372                       # number of overall misses
system.cpu.dcache.overall_misses::total         15372                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    667847000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    667847000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    149468500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    149468500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    817315500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    817315500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    817315500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    817315500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4718651                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4718651                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5213224                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5213224                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5213224                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5213224                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002750                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002750                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004845                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002949                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002949                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002949                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002949                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51467.863748                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51467.863748                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62382.512521                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62382.512521                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53169.106167                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53169.106167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53169.106167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53169.106167                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11564                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           53                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               158                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.189873                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    26.500000                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10907                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10907                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        10912                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10912                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10912                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10912                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2069                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2069                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2391                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2391                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4460                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4460                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4460                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4460                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    134259500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    134259500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    146881000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    146881000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    281140500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    281140500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    281140500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    281140500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000438                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000438                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004834                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004834                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000856                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000856                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000856                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000856                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64891.010150                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64891.010150                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61430.782100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61430.782100                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63035.986547                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63035.986547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63035.986547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63035.986547                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2663352000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.877017                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               89846                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1064                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             84.441729                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.877017                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2202718                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2202718                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2663352000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1098283                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1098283                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1098283                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1098283                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1098283                       # number of overall hits
system.cpu.icache.overall_hits::total         1098283                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2288                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2288                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2288                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2288                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2288                       # number of overall misses
system.cpu.icache.overall_misses::total          2288                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    150287496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150287496                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    150287496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150287496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    150287496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150287496                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1100571                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1100571                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1100571                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1100571                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1100571                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1100571                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002079                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002079                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002079                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002079                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002079                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65685.094406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65685.094406                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65685.094406                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65685.094406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65685.094406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65685.094406                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3231                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                38                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    85.026316                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1064                       # number of writebacks
system.cpu.icache.writebacks::total              1064                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          711                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          711                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          711                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          711                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          711                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          711                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1577                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1577                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1577                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1577                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1577                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    111135496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111135496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    111135496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111135496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    111135496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111135496                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001433                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001433                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001433                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001433                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70472.730501                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70472.730501                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70472.730501                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70472.730501                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70472.730501                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70472.730501                       # average overall mshr miss latency
system.cpu.icache.replacements                   1064                       # number of replacements
system.membus.snoop_filter.tot_requests          7101                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1070                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2663352000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3645                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1064                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2391                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2391                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1577                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2069                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       168960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       168960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       285440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       285440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  454400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6037                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001491                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038585                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6028     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6037                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12659000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8346999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23540750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
