Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Jan 29 18:59:43 2026
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_utilization -hierarchical -file /home/han4n/cva6_experiments/bitstreams/reports/full/util_ariane_IC4k_4w_128L_DC4k_4w_128L_BTB16_BHT128_RAS2_ITLB4_DTLB4.rpt
| Design       : SoC_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                           Instance                                           |                                        Module                                       | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| SoC_wrapper                                                                                  |                                                                               (top) |      47682 |      46458 |    1196 |   28 | 22319 |     28 |      3 |         27 |
|   (SoC_wrapper)                                                                              |                                                                               (top) |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|   SoC_i                                                                                      |                                                                                 SoC |      47682 |      46458 |    1196 |   28 | 22319 |     28 |      3 |         27 |
|     (SoC_i)                                                                                  |                                                                                 SoC |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     ariane_peripherals_0                                                                     |                                                          SoC_ariane_peripherals_0_0 |       1871 |       1871 |       0 |    0 |  1516 |      0 |      0 |          0 |
|       inst                                                                                   |                       SoC_ariane_peripherals_0_0_ariane_peripherals_wrapper_verilog |       1871 |       1871 |       0 |    0 |  1516 |      0 |      0 |          0 |
|         i_peripherals_mapper                                                                 |                               SoC_ariane_peripherals_0_0_ariane_peripherals_wrapper |       1871 |       1871 |       0 |    0 |  1516 |      0 |      0 |          0 |
|           i_ariane_peripherals                                                               |                                       SoC_ariane_peripherals_0_0_ariane_peripherals |       1871 |       1871 |       0 |    0 |  1516 |      0 |      0 |          0 |
|             (i_ariane_peripherals)                                                           |                                       SoC_ariane_peripherals_0_0_ariane_peripherals |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             gen_timer.i_axi2apb_64_32_timer                                                  |                                            SoC_ariane_peripherals_0_0_axi2apb_64_32 |        445 |        445 |       0 |    0 |   452 |      0 |      0 |          0 |
|               (gen_timer.i_axi2apb_64_32_timer)                                              |                                            SoC_ariane_peripherals_0_0_axi2apb_64_32 |         11 |         11 |       0 |    0 |    92 |      0 |      0 |          0 |
|               slave_ar_buffer_i                                                              |                                          SoC_ariane_peripherals_0_0_axi_ar_buffer_7 |        226 |        226 |       0 |    0 |    38 |      0 |      0 |          0 |
|                 i_axi_single_slice                                                           |                                      SoC_ariane_peripherals_0_0_axi_single_slice_28 |        226 |        226 |       0 |    0 |    38 |      0 |      0 |          0 |
|                   i_fifo                                                                     |                                                  SoC_ariane_peripherals_0_0_fifo_29 |        226 |        226 |       0 |    0 |    38 |      0 |      0 |          0 |
|                     impl                                                                     |                                               SoC_ariane_peripherals_0_0_fifo_v2_30 |        226 |        226 |       0 |    0 |    38 |      0 |      0 |          0 |
|                       i_fifo_v3                                                              |                                               SoC_ariane_peripherals_0_0_fifo_v3_31 |        226 |        226 |       0 |    0 |    38 |      0 |      0 |          0 |
|               slave_aw_buffer_i                                                              |                                          SoC_ariane_peripherals_0_0_axi_aw_buffer_8 |         45 |         45 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 i_axi_single_slice                                                           |                                      SoC_ariane_peripherals_0_0_axi_single_slice_24 |         45 |         45 |       0 |    0 |    36 |      0 |      0 |          0 |
|                   i_fifo                                                                     |                                                  SoC_ariane_peripherals_0_0_fifo_25 |         45 |         45 |       0 |    0 |    36 |      0 |      0 |          0 |
|                     impl                                                                     |                                               SoC_ariane_peripherals_0_0_fifo_v2_26 |         45 |         45 |       0 |    0 |    36 |      0 |      0 |          0 |
|                       i_fifo_v3                                                              |                                               SoC_ariane_peripherals_0_0_fifo_v3_27 |         45 |         45 |       0 |    0 |    36 |      0 |      0 |          0 |
|               slave_b_buffer_i                                                               |                                           SoC_ariane_peripherals_0_0_axi_b_buffer_9 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_axi_single_slice                                                           |                      SoC_ariane_peripherals_0_0_axi_single_slice__parameterized2_20 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_fifo                                                                     |                                  SoC_ariane_peripherals_0_0_fifo__parameterized2_21 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     impl                                                                     |                               SoC_ariane_peripherals_0_0_fifo_v2__parameterized2_22 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       i_fifo_v3                                                              |                               SoC_ariane_peripherals_0_0_fifo_v3__parameterized2_23 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|               slave_r_buffer_i                                                               |                                          SoC_ariane_peripherals_0_0_axi_r_buffer_10 |        114 |        114 |       0 |    0 |   136 |      0 |      0 |          0 |
|                 i_axi_single_slice                                                           |                      SoC_ariane_peripherals_0_0_axi_single_slice__parameterized1_16 |        114 |        114 |       0 |    0 |   136 |      0 |      0 |          0 |
|                   i_fifo                                                                     |                                  SoC_ariane_peripherals_0_0_fifo__parameterized1_17 |        114 |        114 |       0 |    0 |   136 |      0 |      0 |          0 |
|                     impl                                                                     |                               SoC_ariane_peripherals_0_0_fifo_v2__parameterized1_18 |        114 |        114 |       0 |    0 |   136 |      0 |      0 |          0 |
|                       i_fifo_v3                                                              |                               SoC_ariane_peripherals_0_0_fifo_v3__parameterized1_19 |        114 |        114 |       0 |    0 |   136 |      0 |      0 |          0 |
|               slave_w_buffer_i                                                               |                                          SoC_ariane_peripherals_0_0_axi_w_buffer_11 |         44 |         44 |       0 |    0 |   148 |      0 |      0 |          0 |
|                 i_axi_single_slice                                                           |                      SoC_ariane_peripherals_0_0_axi_single_slice__parameterized0_12 |         44 |         44 |       0 |    0 |   148 |      0 |      0 |          0 |
|                   i_fifo                                                                     |                                  SoC_ariane_peripherals_0_0_fifo__parameterized0_13 |         44 |         44 |       0 |    0 |   148 |      0 |      0 |          0 |
|                     impl                                                                     |                               SoC_ariane_peripherals_0_0_fifo_v2__parameterized0_14 |         44 |         44 |       0 |    0 |   148 |      0 |      0 |          0 |
|                       i_fifo_v3                                                              |                               SoC_ariane_peripherals_0_0_fifo_v3__parameterized0_15 |         44 |         44 |       0 |    0 |   148 |      0 |      0 |          0 |
|             gen_timer.i_timer                                                                |                                                SoC_ariane_peripherals_0_0_apb_timer |        180 |        180 |       0 |    0 |   256 |      0 |      0 |          0 |
|               TIMER_GEN[0].timer_i                                                           |                                                    SoC_ariane_peripherals_0_0_timer |         90 |         90 |       0 |    0 |   128 |      0 |      0 |          0 |
|               TIMER_GEN[1].timer_i                                                           |                                                  SoC_ariane_peripherals_0_0_timer_6 |         90 |         90 |       0 |    0 |   128 |      0 |      0 |          0 |
|             i_axi2apb_64_32_plic                                                             |                                          SoC_ariane_peripherals_0_0_axi2apb_64_32_0 |        828 |        828 |       0 |    0 |   604 |      0 |      0 |          0 |
|               (i_axi2apb_64_32_plic)                                                         |                                          SoC_ariane_peripherals_0_0_axi2apb_64_32_0 |         12 |         12 |       0 |    0 |   144 |      0 |      0 |          0 |
|               slave_ar_buffer_i                                                              |                                            SoC_ariane_peripherals_0_0_axi_ar_buffer |        476 |        476 |       0 |    0 |    92 |      0 |      0 |          0 |
|                 i_axi_single_slice                                                           |                                       SoC_ariane_peripherals_0_0_axi_single_slice_2 |        476 |        476 |       0 |    0 |    92 |      0 |      0 |          0 |
|                   i_fifo                                                                     |                                                   SoC_ariane_peripherals_0_0_fifo_3 |        476 |        476 |       0 |    0 |    92 |      0 |      0 |          0 |
|                     impl                                                                     |                                                SoC_ariane_peripherals_0_0_fifo_v2_4 |        476 |        476 |       0 |    0 |    92 |      0 |      0 |          0 |
|                       i_fifo_v3                                                              |                                                SoC_ariane_peripherals_0_0_fifo_v3_5 |        476 |        476 |       0 |    0 |    92 |      0 |      0 |          0 |
|               slave_aw_buffer_i                                                              |                                            SoC_ariane_peripherals_0_0_axi_aw_buffer |        160 |        160 |       0 |    0 |    90 |      0 |      0 |          0 |
|                 i_axi_single_slice                                                           |                                         SoC_ariane_peripherals_0_0_axi_single_slice |        160 |        160 |       0 |    0 |    90 |      0 |      0 |          0 |
|                   i_fifo                                                                     |                                                     SoC_ariane_peripherals_0_0_fifo |        160 |        160 |       0 |    0 |    90 |      0 |      0 |          0 |
|                     impl                                                                     |                                                  SoC_ariane_peripherals_0_0_fifo_v2 |        160 |        160 |       0 |    0 |    90 |      0 |      0 |          0 |
|                       i_fifo_v3                                                              |                                                  SoC_ariane_peripherals_0_0_fifo_v3 |        160 |        160 |       0 |    0 |    90 |      0 |      0 |          0 |
|               slave_b_buffer_i                                                               |                                             SoC_ariane_peripherals_0_0_axi_b_buffer |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_axi_single_slice                                                           |                         SoC_ariane_peripherals_0_0_axi_single_slice__parameterized2 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_fifo                                                                     |                                     SoC_ariane_peripherals_0_0_fifo__parameterized2 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     impl                                                                     |                                  SoC_ariane_peripherals_0_0_fifo_v2__parameterized2 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       i_fifo_v3                                                              |                                  SoC_ariane_peripherals_0_0_fifo_v3__parameterized2 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|               slave_r_buffer_i                                                               |                                             SoC_ariane_peripherals_0_0_axi_r_buffer |        107 |        107 |       0 |    0 |   132 |      0 |      0 |          0 |
|                 i_axi_single_slice                                                           |                         SoC_ariane_peripherals_0_0_axi_single_slice__parameterized1 |        107 |        107 |       0 |    0 |   132 |      0 |      0 |          0 |
|                   i_fifo                                                                     |                                     SoC_ariane_peripherals_0_0_fifo__parameterized1 |        107 |        107 |       0 |    0 |   132 |      0 |      0 |          0 |
|                     impl                                                                     |                                  SoC_ariane_peripherals_0_0_fifo_v2__parameterized1 |        107 |        107 |       0 |    0 |   132 |      0 |      0 |          0 |
|                       i_fifo_v3                                                              |                                  SoC_ariane_peripherals_0_0_fifo_v3__parameterized1 |        107 |        107 |       0 |    0 |   132 |      0 |      0 |          0 |
|               slave_w_buffer_i                                                               |                                             SoC_ariane_peripherals_0_0_axi_w_buffer |         68 |         68 |       0 |    0 |   144 |      0 |      0 |          0 |
|                 i_axi_single_slice                                                           |                         SoC_ariane_peripherals_0_0_axi_single_slice__parameterized0 |         68 |         68 |       0 |    0 |   144 |      0 |      0 |          0 |
|                   i_fifo                                                                     |                                     SoC_ariane_peripherals_0_0_fifo__parameterized0 |         68 |         68 |       0 |    0 |   144 |      0 |      0 |          0 |
|                     impl                                                                     |                                  SoC_ariane_peripherals_0_0_fifo_v2__parameterized0 |         68 |         68 |       0 |    0 |   144 |      0 |      0 |          0 |
|                       i_fifo_v3                                                              |                                  SoC_ariane_peripherals_0_0_fifo_v3__parameterized0 |         68 |         68 |       0 |    0 |   144 |      0 |      0 |          0 |
|             i_plic                                                                           |                                                 SoC_ariane_peripherals_0_0_plic_top |        443 |        443 |       0 |    0 |   204 |      0 |      0 |          0 |
|               (i_plic)                                                                       |                                                 SoC_ariane_peripherals_0_0_plic_top |         14 |         14 |       0 |    0 |   156 |      0 |      0 |          0 |
|               gen_target[0].i_target                                                         |                                           SoC_ariane_peripherals_0_0_rv_plic_target |         11 |         11 |       0 |    0 |     6 |      0 |      0 |          0 |
|               gen_target[1].i_target                                                         |                                         SoC_ariane_peripherals_0_0_rv_plic_target_1 |         37 |         37 |       0 |    0 |     6 |      0 |      0 |          0 |
|               i_rv_plic_gateway                                                              |                                          SoC_ariane_peripherals_0_0_rv_plic_gateway |        382 |        382 |       0 |    0 |    36 |      0 |      0 |          0 |
|     axi_bootrom_control                                                                      |                                                           SoC_axi_bootrom_control_0 |        291 |        291 |       0 |    0 |   238 |      0 |      0 |          0 |
|       U0                                                                                     |                                             SoC_axi_bootrom_control_0_axi_bram_ctrl |        291 |        291 |       0 |    0 |   238 |      0 |      0 |          0 |
|         gext_inst.abcv4_0_ext_inst                                                           |                                         SoC_axi_bootrom_control_0_axi_bram_ctrl_top |        291 |        291 |       0 |    0 |   238 |      0 |      0 |          0 |
|           GEN_AXI4.I_FULL_AXI                                                                |                                                  SoC_axi_bootrom_control_0_full_axi |        291 |        291 |       0 |    0 |   238 |      0 |      0 |          0 |
|             (GEN_AXI4.I_FULL_AXI)                                                            |                                                  SoC_axi_bootrom_control_0_full_axi |          8 |          8 |       0 |    0 |    10 |      0 |      0 |          0 |
|             GEN_ARB.I_SNG_PORT                                                               |                                              SoC_axi_bootrom_control_0_sng_port_arb |         16 |         16 |       0 |    0 |     7 |      0 |      0 |          0 |
|             I_RD_CHNL                                                                        |                                                   SoC_axi_bootrom_control_0_rd_chnl |        171 |        171 |       0 |    0 |   186 |      0 |      0 |          0 |
|               (I_RD_CHNL)                                                                    |                                                   SoC_axi_bootrom_control_0_rd_chnl |        142 |        142 |       0 |    0 |   174 |      0 |      0 |          0 |
|               GEN_NO_RD_CMD_OPT.GEN_UA_NARROW.I_UA_NARROW                                    |                                               SoC_axi_bootrom_control_0_ua_narrow_0 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|               GEN_NO_RD_CMD_OPT.I_WRAP_BRST                                                  |                                               SoC_axi_bootrom_control_0_wrap_brst_1 |         24 |         24 |       0 |    0 |    12 |      0 |      0 |          0 |
|             I_WR_CHNL                                                                        |                                                   SoC_axi_bootrom_control_0_wr_chnl |        101 |        101 |       0 |    0 |    35 |      0 |      0 |          0 |
|               (I_WR_CHNL)                                                                    |                                                   SoC_axi_bootrom_control_0_wr_chnl |         55 |         55 |       0 |    0 |    23 |      0 |      0 |          0 |
|               GEN_UA_NARROW.I_UA_NARROW                                                      |                                                 SoC_axi_bootrom_control_0_ua_narrow |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          0 |
|               I_WRAP_BRST                                                                    |                                                 SoC_axi_bootrom_control_0_wrap_brst |         41 |         41 |       0 |    0 |    12 |      0 |      0 |          0 |
|     axi_mem_intercon                                                                         |                                                              SoC_axi_mem_intercon_0 |        363 |        349 |      14 |    0 |   432 |      0 |      0 |          0 |
|       s00_couplers                                                                           |                                                            s00_couplers_imp_1OKUP0T |        363 |        349 |      14 |    0 |   432 |      0 |      0 |          0 |
|         auto_pc                                                                              |                                                                       SoC_auto_pc_1 |        363 |        349 |      14 |    0 |   432 |      0 |      0 |          0 |
|           (auto_pc)                                                                          |                                                                       SoC_auto_pc_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           inst                                                                               |                 SoC_auto_pc_1_axi_protocol_converter_v2_1_31_axi_protocol_converter |        363 |        349 |      14 |    0 |   432 |      0 |      0 |          0 |
|             gen_axi4_axi3.axi3_conv_inst                                                     |                              SoC_auto_pc_1_axi_protocol_converter_v2_1_31_axi3_conv |        363 |        349 |      14 |    0 |   432 |      0 |      0 |          0 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                            |            SoC_auto_pc_1_axi_protocol_converter_v2_1_31_a_axi3_conv__parameterized0 |        145 |        143 |       2 |    0 |   171 |      0 |      0 |          0 |
|                 (USE_READ.USE_SPLIT_R.read_addr_inst)                                        |            SoC_auto_pc_1_axi_protocol_converter_v2_1_31_a_axi3_conv__parameterized0 |         99 |         99 |       0 |    0 |   133 |      0 |      0 |          0 |
|                 USE_R_CHANNEL.cmd_queue                                                      |                       SoC_auto_pc_1_axi_data_fifo_v2_1_30_axic_fifo__parameterized1 |         46 |         44 |       2 |    0 |    38 |      0 |      0 |          0 |
|                   inst                                                                       |                        SoC_auto_pc_1_axi_data_fifo_v2_1_30_fifo_gen__parameterized1 |         46 |         44 |       2 |    0 |    38 |      0 |      0 |          0 |
|                     (inst)                                                                   |                        SoC_auto_pc_1_axi_data_fifo_v2_1_30_fifo_gen__parameterized1 |         18 |         18 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     fifo_gen_inst                                                            |                               SoC_auto_pc_1_fifo_generator_v13_2_10__parameterized1 |         28 |         26 |       2 |    0 |    38 |      0 |      0 |          0 |
|                       inst_fifo_gen                                                          |                         SoC_auto_pc_1_fifo_generator_v13_2_10_synth__parameterized1 |         28 |         26 |       2 |    0 |    38 |      0 |      0 |          0 |
|                         gconvfifo.rf                                                         |                                    SoC_auto_pc_1_fifo_generator_top__parameterized1 |         28 |         26 |       2 |    0 |    38 |      0 |      0 |          0 |
|                           grf.rf                                                             |                                SoC_auto_pc_1_fifo_generator_ramfifo__parameterized1 |         28 |         26 |       2 |    0 |    38 |      0 |      0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                         |                                                            SoC_auto_pc_1_rd_logic_7 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                               gr1.gr1_int.rfwft                                              |                                                            SoC_auto_pc_1_rd_fwft_11 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                               grss.rsts                                                      |                                                 SoC_auto_pc_1_rd_status_flags_ss_12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               rpntr                                                          |                                                        SoC_auto_pc_1_rd_bin_cntr_13 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                         |                                                            SoC_auto_pc_1_wr_logic_8 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                               gwss.wsts                                                      |                                                  SoC_auto_pc_1_wr_status_flags_ss_9 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               wpntr                                                          |                                                        SoC_auto_pc_1_wr_bin_cntr_10 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                             gntv_or_sync_fifo.mem                                            |                                                SoC_auto_pc_1_memory__parameterized1 |          3 |          1 |       2 |    0 |     2 |      0 |      0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                        |                                                SoC_auto_pc_1_memory__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                               gdm.dm_gen.dm                                                  |                                                  SoC_auto_pc_1_dmem__parameterized1 |          3 |          1 |       2 |    0 |     1 |      0 |      0 |          0 |
|                             rstblk                                                           |                                                     SoC_auto_pc_1_reset_blk_ramfifo |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                               (rstblk)                                                       |                                                     SoC_auto_pc_1_reset_blk_ramfifo |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |                                                     SoC_auto_pc_1_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                          |                            SoC_auto_pc_1_axi_protocol_converter_v2_1_31_b_downsizer |         10 |         10 |       0 |    0 |     7 |      0 |      0 |          0 |
|               USE_WRITE.write_addr_inst                                                      |                            SoC_auto_pc_1_axi_protocol_converter_v2_1_31_a_axi3_conv |        194 |        182 |      12 |    0 |   245 |      0 |      0 |          0 |
|                 (USE_WRITE.write_addr_inst)                                                  |                            SoC_auto_pc_1_axi_protocol_converter_v2_1_31_a_axi3_conv |        100 |        100 |       0 |    0 |   143 |      0 |      0 |          0 |
|                 USE_BURSTS.cmd_queue                                                         |                                       SoC_auto_pc_1_axi_data_fifo_v2_1_30_axic_fifo |         57 |         49 |       8 |    0 |    56 |      0 |      0 |          0 |
|                   inst                                                                       |                                        SoC_auto_pc_1_axi_data_fifo_v2_1_30_fifo_gen |         57 |         49 |       8 |    0 |    56 |      0 |      0 |          0 |
|                     (inst)                                                                   |                                        SoC_auto_pc_1_axi_data_fifo_v2_1_30_fifo_gen |         23 |         23 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     fifo_gen_inst                                                            |                                               SoC_auto_pc_1_fifo_generator_v13_2_10 |         34 |         26 |       8 |    0 |    56 |      0 |      0 |          0 |
|                       inst_fifo_gen                                                          |                                         SoC_auto_pc_1_fifo_generator_v13_2_10_synth |         34 |         26 |       8 |    0 |    56 |      0 |      0 |          0 |
|                         gconvfifo.rf                                                         |                                                    SoC_auto_pc_1_fifo_generator_top |         34 |         26 |       8 |    0 |    56 |      0 |      0 |          0 |
|                           grf.rf                                                             |                                                SoC_auto_pc_1_fifo_generator_ramfifo |         34 |         26 |       8 |    0 |    56 |      0 |      0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                         |                                                            SoC_auto_pc_1_rd_logic_0 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                               gr1.gr1_int.rfwft                                              |                                                             SoC_auto_pc_1_rd_fwft_4 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                               grss.rsts                                                      |                                                  SoC_auto_pc_1_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               rpntr                                                          |                                                         SoC_auto_pc_1_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                         |                                                            SoC_auto_pc_1_wr_logic_1 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                               gwss.wsts                                                      |                                                  SoC_auto_pc_1_wr_status_flags_ss_2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               wpntr                                                          |                                                         SoC_auto_pc_1_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                             gntv_or_sync_fifo.mem                                            |                                                                SoC_auto_pc_1_memory |          8 |          0 |       8 |    0 |    20 |      0 |      0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                        |                                                                SoC_auto_pc_1_memory |          0 |          0 |       0 |    0 |    10 |      0 |      0 |          0 |
|                               gdm.dm_gen.dm                                                  |                                                                  SoC_auto_pc_1_dmem |          8 |          0 |       8 |    0 |    10 |      0 |      0 |          0 |
|                             rstblk                                                           |                                          SoC_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                               (rstblk)                                                       |                                          SoC_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |                                                  SoC_auto_pc_1_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 USE_B_CHANNEL.cmd_b_queue                                                    |                       SoC_auto_pc_1_axi_data_fifo_v2_1_30_axic_fifo__parameterized0 |         37 |         33 |       4 |    0 |    46 |      0 |      0 |          0 |
|                   inst                                                                       |                        SoC_auto_pc_1_axi_data_fifo_v2_1_30_fifo_gen__parameterized0 |         37 |         33 |       4 |    0 |    46 |      0 |      0 |          0 |
|                     (inst)                                                                   |                        SoC_auto_pc_1_axi_data_fifo_v2_1_30_fifo_gen__parameterized0 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     fifo_gen_inst                                                            |                               SoC_auto_pc_1_fifo_generator_v13_2_10__parameterized0 |         30 |         26 |       4 |    0 |    46 |      0 |      0 |          0 |
|                       inst_fifo_gen                                                          |                         SoC_auto_pc_1_fifo_generator_v13_2_10_synth__parameterized0 |         30 |         26 |       4 |    0 |    46 |      0 |      0 |          0 |
|                         gconvfifo.rf                                                         |                                    SoC_auto_pc_1_fifo_generator_top__parameterized0 |         30 |         26 |       4 |    0 |    46 |      0 |      0 |          0 |
|                           grf.rf                                                             |                                SoC_auto_pc_1_fifo_generator_ramfifo__parameterized0 |         30 |         26 |       4 |    0 |    46 |      0 |      0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                         |                                                              SoC_auto_pc_1_rd_logic |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                               gr1.gr1_int.rfwft                                              |                                                               SoC_auto_pc_1_rd_fwft |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                               grss.rsts                                                      |                                                    SoC_auto_pc_1_rd_status_flags_ss |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               rpntr                                                          |                                                           SoC_auto_pc_1_rd_bin_cntr |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                         |                                                              SoC_auto_pc_1_wr_logic |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                               gwss.wsts                                                      |                                                    SoC_auto_pc_1_wr_status_flags_ss |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               wpntr                                                          |                                                           SoC_auto_pc_1_wr_bin_cntr |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                             gntv_or_sync_fifo.mem                                            |                                                SoC_auto_pc_1_memory__parameterized0 |          4 |          0 |       4 |    0 |    10 |      0 |      0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                        |                                                SoC_auto_pc_1_memory__parameterized0 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                               gdm.dm_gen.dm                                                  |                                                  SoC_auto_pc_1_dmem__parameterized0 |          4 |          0 |       4 |    0 |     5 |      0 |      0 |          0 |
|                             rstblk                                                           |                                          SoC_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                               (rstblk)                                                       |                                          SoC_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |                                                  SoC_auto_pc_1_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               USE_WRITE.write_data_inst                                                      |                            SoC_auto_pc_1_axi_protocol_converter_v2_1_31_w_axi3_conv |         15 |         15 |       0 |    0 |     9 |      0 |      0 |          0 |
|     axi_quad_spi_0                                                                           |                                                                SoC_axi_quad_spi_0_0 |        561 |        561 |       0 |    0 |   683 |      0 |      2 |          0 |
|       U0                                                                                     |                                                   SoC_axi_quad_spi_0_0_axi_quad_spi |        561 |        561 |       0 |    0 |   683 |      0 |      2 |          0 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                        |                                               SoC_axi_quad_spi_0_0_axi_quad_spi_top |        561 |        561 |       0 |    0 |   683 |      0 |      2 |          0 |
|           (NO_DUAL_QUAD_MODE.QSPI_NORMAL)                                                    |                                               SoC_axi_quad_spi_0_0_axi_quad_spi_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I                                         |                                            SoC_axi_quad_spi_0_0_qspi_core_interface |        414 |        414 |       0 |    0 |   610 |      0 |      2 |          0 |
|             (QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I)                                     |                                            SoC_axi_quad_spi_0_0_qspi_core_interface |         14 |         14 |       0 |    0 |    37 |      0 |      0 |          0 |
|             CONTROL_REG_I                                                                    |                                                 SoC_axi_quad_spi_0_0_qspi_cntrl_reg |          2 |          2 |       0 |    0 |    10 |      0 |      0 |          0 |
|             FIFO_EXISTS.CLK_CROSS_I                                                          |                                          SoC_axi_quad_spi_0_0_cross_clk_sync_fifo_1 |         18 |         18 |       0 |    0 |    55 |      0 |      0 |          0 |
|               (FIFO_EXISTS.CLK_CROSS_I)                                                      |                                          SoC_axi_quad_spi_0_0_cross_clk_sync_fifo_1 |          3 |          3 |       0 |    0 |    11 |      0 |      0 |          0 |
|               LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                        |                                                       SoC_axi_quad_spi_0_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|               LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                        |                                       SoC_axi_quad_spi_0_0_cdc_sync__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1                                       |                                       SoC_axi_quad_spi_0_0_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                        |                                     SoC_axi_quad_spi_0_0_cdc_sync__parameterized0_5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                  |                                     SoC_axi_quad_spi_0_0_cdc_sync__parameterized0_6 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|               LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                       |                                     SoC_axi_quad_spi_0_0_cdc_sync__parameterized0_7 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                       |                                     SoC_axi_quad_spi_0_0_cdc_sync__parameterized0_8 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1                                         |                                     SoC_axi_quad_spi_0_0_cdc_sync__parameterized0_9 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                 |                                    SoC_axi_quad_spi_0_0_cdc_sync__parameterized0_10 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1                                        |                                    SoC_axi_quad_spi_0_0_cdc_sync__parameterized0_11 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                      |                                                    SoC_axi_quad_spi_0_0_cdc_sync_14 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|               LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                  |                                    SoC_axi_quad_spi_0_0_cdc_sync__parameterized0_15 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                  |                                                    SoC_axi_quad_spi_0_0_cdc_sync_16 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                    |                                                    SoC_axi_quad_spi_0_0_cdc_sync_17 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                     |                                             SoC_axi_quad_spi_0_0_qspi_fifo_ifmodule |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                     |                                       SoC_axi_quad_spi_0_0_cdc_sync__parameterized2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                    |                                     SoC_axi_quad_spi_0_0_cdc_sync__parameterized2_0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             FIFO_EXISTS.RX_FIFO_II                                                           |                                                 SoC_axi_quad_spi_0_0_xpm_fifo_async |        136 |        136 |       0 |    0 |   204 |      0 |      1 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                           |                                                  SoC_axi_quad_spi_0_0_xpm_fifo_base |        136 |        136 |       0 |    0 |   204 |      0 |      1 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                       |                                                  SoC_axi_quad_spi_0_0_xpm_fifo_base |          4 |          4 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 gaf_wptr_p3.wrpp3_inst                                                       |                                            SoC_axi_quad_spi_0_0_xpm_counter_updn_18 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                |                                                SoC_axi_quad_spi_0_0_xpm_cdc_gray__5 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                    |                                            SoC_axi_quad_spi_0_0_xpm_fifo_reg_vec_19 |         12 |         12 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                    |                                            SoC_axi_quad_spi_0_0_xpm_fifo_reg_vec_21 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc                                                 |                            SoC_axi_quad_spi_0_0_xpm_fifo_reg_vec__parameterized0_22 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst                                             |                                SoC_axi_quad_spi_0_0_xpm_cdc_gray__parameterized0__2 |         12 |         12 |       0 |    0 |    45 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                |                                                SoC_axi_quad_spi_0_0_xpm_cdc_gray__4 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 gen_fwft.rdpp1_inst                                                          |                            SoC_axi_quad_spi_0_0_xpm_counter_updn__parameterized1_23 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                              |                                             SoC_axi_quad_spi_0_0_xpm_memory_base__1 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 rdp_inst                                                                     |                            SoC_axi_quad_spi_0_0_xpm_counter_updn__parameterized2_24 |         17 |         17 |       0 |    0 |     9 |      0 |      0 |          0 |
|                 rdpp1_inst                                                                   |                            SoC_axi_quad_spi_0_0_xpm_counter_updn__parameterized3_25 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 rst_d1_inst                                                                  |                                            SoC_axi_quad_spi_0_0_xpm_fifo_reg_bit_26 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 wrp_inst                                                                     |                            SoC_axi_quad_spi_0_0_xpm_counter_updn__parameterized2_27 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |          0 |
|                 wrpp1_inst                                                                   |                            SoC_axi_quad_spi_0_0_xpm_counter_updn__parameterized3_28 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 wrpp2_inst                                                                   |                            SoC_axi_quad_spi_0_0_xpm_counter_updn__parameterized0_29 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 xpm_fifo_rst_inst                                                            |                                        SoC_axi_quad_spi_0_0_xpm_fifo_rst__xdcDup__1 |         17 |         17 |       0 |    0 |    17 |      0 |      0 |          0 |
|                   (xpm_fifo_rst_inst)                                                        |                                        SoC_axi_quad_spi_0_0_xpm_fifo_rst__xdcDup__1 |         17 |         17 |       0 |    0 |    13 |      0 |      0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                    |                                            SoC_axi_quad_spi_0_0_xpm_cdc_sync_rst__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                    |                                            SoC_axi_quad_spi_0_0_xpm_cdc_sync_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                 |                                                      SoC_axi_quad_spi_0_0_counter_f |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|             FIFO_EXISTS.TX_FIFO_II                                                           |                                                  SoC_axi_quad_spi_0_0_async_fifo_fg |        164 |        164 |       0 |    0 |   185 |      0 |      1 |          0 |
|               (FIFO_EXISTS.TX_FIFO_II)                                                       |                                                  SoC_axi_quad_spi_0_0_async_fifo_fg |         21 |         21 |       0 |    0 |     0 |      0 |      0 |          0 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                          |                                 SoC_axi_quad_spi_0_0_xpm_fifo_async__parameterized1 |        143 |        143 |       0 |    0 |   185 |      0 |      1 |          0 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                         |                                  SoC_axi_quad_spi_0_0_xpm_fifo_base__parameterized0 |        143 |        143 |       0 |    0 |   185 |      0 |      1 |          0 |
|                   (gnuram_async_fifo.xpm_fifo_base_inst)                                     |                                  SoC_axi_quad_spi_0_0_xpm_fifo_base__parameterized0 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |          0 |
|                   gaf_wptr_p3.wrpp3_inst                                                     |                                               SoC_axi_quad_spi_0_0_xpm_counter_updn |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                                           |                                   SoC_axi_quad_spi_0_0_xpm_cdc_gray__parameterized1 |         13 |         13 |       0 |    0 |    27 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                              |                                                   SoC_axi_quad_spi_0_0_xpm_cdc_gray |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rpw_gray_reg                                                  |                                               SoC_axi_quad_spi_0_0_xpm_fifo_reg_vec |         12 |         12 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                               |                               SoC_axi_quad_spi_0_0_xpm_fifo_reg_vec__parameterized0 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|                   gen_cdc_pntr.wpr_gray_reg                                                  |                                             SoC_axi_quad_spi_0_0_xpm_fifo_reg_vec_1 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                              |                                                SoC_axi_quad_spi_0_0_xpm_cdc_gray__6 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   gen_fwft.rdpp1_inst                                                        |                               SoC_axi_quad_spi_0_0_xpm_counter_updn__parameterized1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                            |                                                SoC_axi_quad_spi_0_0_xpm_memory_base |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   rdp_inst                                                                   |                               SoC_axi_quad_spi_0_0_xpm_counter_updn__parameterized2 |         17 |         17 |       0 |    0 |     9 |      0 |      0 |          0 |
|                   rdpp1_inst                                                                 |                               SoC_axi_quad_spi_0_0_xpm_counter_updn__parameterized3 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   rst_d1_inst                                                                |                                               SoC_axi_quad_spi_0_0_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   wrp_inst                                                                   |                             SoC_axi_quad_spi_0_0_xpm_counter_updn__parameterized2_3 |         17 |         17 |       0 |    0 |     9 |      0 |      0 |          0 |
|                   wrpp1_inst                                                                 |                             SoC_axi_quad_spi_0_0_xpm_counter_updn__parameterized3_4 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   wrpp2_inst                                                                 |                               SoC_axi_quad_spi_0_0_xpm_counter_updn__parameterized0 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   xpm_fifo_rst_inst                                                          |                                                   SoC_axi_quad_spi_0_0_xpm_fifo_rst |         16 |         16 |       0 |    0 |    17 |      0 |      0 |          0 |
|                     (xpm_fifo_rst_inst)                                                      |                                                   SoC_axi_quad_spi_0_0_xpm_fifo_rst |         16 |         16 |       0 |    0 |    13 |      0 |      0 |          0 |
|                     gen_rst_ic.rrst_wr_inst                                                  |                                               SoC_axi_quad_spi_0_0_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_rst_ic.wrst_rd_inst                                                  |                                            SoC_axi_quad_spi_0_0_xpm_cdc_sync_rst__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             INTERRUPT_CONTROL_I                                                              |                                              SoC_axi_quad_spi_0_0_interrupt_control |         12 |         12 |       0 |    0 |    23 |      0 |      0 |          0 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                  |                                             SoC_axi_quad_spi_0_0_qspi_mode_0_module |         45 |         45 |       0 |    0 |    57 |      0 |      0 |          0 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                      |                                              SoC_axi_quad_spi_0_0_reset_sync_module |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             SOFT_RESET_I                                                                     |                                                     SoC_axi_quad_spi_0_0_soft_reset |         10 |         10 |       0 |    0 |    19 |      0 |      0 |          0 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                     |                                      SoC_axi_quad_spi_0_0_qspi_status_slave_sel_reg |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I                                       |                                         SoC_axi_quad_spi_0_0_axi_qspi_enhanced_mode |        147 |        147 |       0 |    0 |    73 |      0 |      0 |          0 |
|             (QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I)                                   |                                         SoC_axi_quad_spi_0_0_axi_qspi_enhanced_mode |         50 |         50 |       0 |    0 |    40 |      0 |      0 |          0 |
|             I_DECODER                                                                        |                                           SoC_axi_quad_spi_0_0_qspi_address_decoder |         98 |         98 |       0 |    0 |    33 |      0 |      0 |          0 |
|     axi_uart16550_0                                                                          |                                                               SoC_axi_uart16550_0_0 |        346 |        335 |       0 |   11 |   305 |      0 |      0 |          0 |
|       U0                                                                                     |                                                 SoC_axi_uart16550_0_0_axi_uart16550 |        346 |        335 |       0 |   11 |   305 |      0 |      0 |          0 |
|         AXI_LITE_IPIF_I                                                                      |                                                 SoC_axi_uart16550_0_0_axi_lite_ipif |         16 |         16 |       0 |    0 |    22 |      0 |      0 |          0 |
|           I_SLAVE_ATTACHMENT                                                                 |                                              SoC_axi_uart16550_0_0_slave_attachment |         16 |         16 |       0 |    0 |    22 |      0 |      0 |          0 |
|             (I_SLAVE_ATTACHMENT)                                                             |                                              SoC_axi_uart16550_0_0_slave_attachment |         13 |         13 |       0 |    0 |    20 |      0 |      0 |          0 |
|             I_DECODER                                                                        |                                               SoC_axi_uart16550_0_0_address_decoder |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|         XUART_I_1                                                                            |                                                         SoC_axi_uart16550_0_0_xuart |        330 |        319 |       0 |   11 |   283 |      0 |      0 |          0 |
|           IPIC_IF_I_1                                                                        |                                                       SoC_axi_uart16550_0_0_ipic_if |          3 |          3 |       0 |    0 |    11 |      0 |      0 |          0 |
|           UART16550_I_1                                                                      |                                                     SoC_axi_uart16550_0_0_uart16550 |        327 |        316 |       0 |   11 |   272 |      0 |      0 |          0 |
|             (UART16550_I_1)                                                                  |                                                     SoC_axi_uart16550_0_0_uart16550 |        122 |        122 |       0 |    0 |   147 |      0 |      0 |          0 |
|             GENERATING_FIFOS.rx_fifo_block_1                                                 |                                                 SoC_axi_uart16550_0_0_rx_fifo_block |         53 |         46 |       0 |    7 |    18 |      0 |      0 |          0 |
|               rx_fifo_control_1                                                              |                                               SoC_axi_uart16550_0_0_rx_fifo_control |         18 |         18 |       0 |    0 |    12 |      0 |      0 |          0 |
|               srl_fifo_rbu_f_i1                                                              |                                SoC_axi_uart16550_0_0_srl_fifo_rbu_f__parameterized0 |         35 |         28 |       0 |    7 |     6 |      0 |      0 |          0 |
|                 (srl_fifo_rbu_f_i1)                                                          |                                SoC_axi_uart16550_0_0_srl_fifo_rbu_f__parameterized0 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                      |                                       SoC_axi_uart16550_0_0_cntr_incr_decr_addn_f_0 |         14 |         14 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 DYNSHREG_F_I                                                                 |                                    SoC_axi_uart16550_0_0_dynshreg_f__parameterized0 |         19 |         12 |       0 |    7 |     0 |      0 |      0 |          0 |
|             GENERATING_FIFOS.tx_fifo_block_1                                                 |                                                 SoC_axi_uart16550_0_0_tx_fifo_block |         14 |         10 |       0 |    4 |     6 |      0 |      0 |          0 |
|               srl_fifo_rbu_f_i1                                                              |                                                SoC_axi_uart16550_0_0_srl_fifo_rbu_f |         14 |         10 |       0 |    4 |     6 |      0 |      0 |          0 |
|                 (srl_fifo_rbu_f_i1)                                                          |                                                SoC_axi_uart16550_0_0_srl_fifo_rbu_f |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                      |                                         SoC_axi_uart16550_0_0_cntr_incr_decr_addn_f |          9 |          9 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 DYNSHREG_F_I                                                                 |                                                    SoC_axi_uart16550_0_0_dynshreg_f |          5 |          1 |       0 |    4 |     0 |      0 |      0 |          0 |
|             rx16550_1                                                                        |                                                       SoC_axi_uart16550_0_0_rx16550 |         86 |         86 |       0 |    0 |    66 |      0 |      0 |          0 |
|             tx16550_1                                                                        |                                                       SoC_axi_uart16550_0_0_tx16550 |         46 |         46 |       0 |    0 |    23 |      0 |      0 |          0 |
|             xuart_tx_load_sm_1                                                               |                                              SoC_axi_uart16550_0_0_xuart_tx_load_sm |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|     bootrom_wrapper_0                                                                        |                                                             SoC_bootrom_wrapper_0_0 |         65 |         65 |       0 |    0 |    10 |      2 |      0 |          0 |
|       inst                                                                                   |                                             SoC_bootrom_wrapper_0_0_bootrom_wrapper |         65 |         65 |       0 |    0 |    10 |      2 |      0 |          0 |
|         i_bootrom                                                                            |                                                  SoC_bootrom_wrapper_0_0_bootrom_64 |         65 |         65 |       0 |    0 |    10 |      2 |      0 |          0 |
|     clint_0                                                                                  |                                                                       SoC_clint_0_0 |        183 |        183 |       0 |    0 |   151 |      0 |      0 |          0 |
|       inst                                                                                   |                                                 SoC_clint_0_0_clint_wrapper_verilog |        183 |        183 |       0 |    0 |   151 |      0 |      0 |          0 |
|         i_clint_wrapper                                                                      |                                                         SoC_clint_0_0_clint_wrapper |        183 |        183 |       0 |    0 |   151 |      0 |      0 |          0 |
|           (i_clint_wrapper)                                                                  |                                                         SoC_clint_0_0_clint_wrapper |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           i_clint                                                                            |                                                                 SoC_clint_0_0_clint |        182 |        182 |       0 |    0 |   150 |      0 |      0 |          0 |
|             (i_clint)                                                                        |                                                                 SoC_clint_0_0_clint |         32 |         32 |       0 |    0 |   129 |      0 |      0 |          0 |
|             axi_lite_interface_i                                                             |                                                    SoC_clint_0_0_axi_lite_interface |        149 |        149 |       0 |    0 |    18 |      0 |      0 |          0 |
|             i_sync_edge                                                                      |                                                      SoC_clint_0_0_clint_sync_wedge |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               (i_sync_edge)                                                                  |                                                      SoC_clint_0_0_clint_sync_wedge |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               i_sync                                                                         |                                                            SoC_clint_0_0_clint_sync |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|     clk_wiz_0                                                                                |                                                                     SoC_clk_wiz_0_0 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|       inst                                                                                   |                                                             SoC_clk_wiz_0_0_clk_wiz |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|     cpu_0                                                                                    |                                                                         SoC_cpu_0_0 |      40340 |      39370 |     970 |    0 | 15591 |     24 |      0 |         27 |
|       (cpu_0)                                                                                |                                                                         SoC_cpu_0_0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       inst                                                                                   |                                                    SoC_cpu_0_0_cva6_wrapper_verilog |      40340 |      39370 |     970 |    0 | 15590 |     24 |      0 |         27 |
|         i_cva6_wrapper                                                                       |                                                            SoC_cpu_0_0_cva6_wrapper |      40340 |      39370 |     970 |    0 | 15590 |     24 |      0 |         27 |
|           i_ariane                                                                           |                                                                  SoC_cpu_0_0_ariane |      40340 |      39370 |     970 |    0 | 15590 |     24 |      0 |         27 |
|             i_cva6                                                                           |                                                                    SoC_cpu_0_0_cva6 |      40340 |      39370 |     970 |    0 | 15590 |     24 |      0 |         27 |
|               csr_regfile_i                                                                  |                                                             SoC_cpu_0_0_csr_regfile |       2735 |       2735 |       0 |    0 |  2413 |      0 |      0 |          0 |
|               ex_stage_i                                                                     |                                                                SoC_cpu_0_0_ex_stage |      18598 |      18598 |       0 |    0 |  6288 |      0 |      0 |         27 |
|                 (ex_stage_i)                                                                 |                                                                SoC_cpu_0_0_ex_stage |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 csr_buffer_i                                                                 |                                                              SoC_cpu_0_0_csr_buffer |       1889 |       1889 |       0 |    0 |    13 |      0 |      0 |          0 |
|                 fpu_gen.fpu_i                                                                |                                                                SoC_cpu_0_0_fpu_wrap |       7930 |       7930 |       0 |    0 |  1911 |      0 |      0 |         11 |
|                   (fpu_gen.fpu_i)                                                            |                                                                SoC_cpu_0_0_fpu_wrap |          0 |          0 |       0 |    0 |   214 |      0 |      0 |          0 |
|                   fpu_gen.i_fpnew_bulk                                                       |                                                               SoC_cpu_0_0_fpnew_top |       7930 |       7930 |       0 |    0 |  1697 |      0 |      0 |         11 |
|                     gen_operation_groups[0].i_opgroup_block                                  |                                                     SoC_cpu_0_0_fpnew_opgroup_block |       3477 |       3477 |       0 |    0 |   746 |      0 |      0 |         11 |
|                       (gen_operation_groups[0].i_opgroup_block)                              |                                                     SoC_cpu_0_0_fpnew_opgroup_block |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       gen_parallel_slices[0].active_format.i_fmt_slice                       |                                                 SoC_cpu_0_0_fpnew_opgroup_fmt_slice |       1114 |       1114 |       0 |    0 |   241 |      0 |      0 |          2 |
|                         gen_num_lanes[0].active_lane.lane_instance.i_fma                     |                                                               SoC_cpu_0_0_fpnew_fma |       1114 |       1114 |       0 |    0 |   241 |      0 |      0 |          2 |
|                       gen_parallel_slices[1].active_format.i_fmt_slice                       |                                 SoC_cpu_0_0_fpnew_opgroup_fmt_slice__parameterized0 |       2338 |       2338 |       0 |    0 |   504 |      0 |      0 |          9 |
|                         gen_num_lanes[0].active_lane.lane_instance.i_fma                     |                                               SoC_cpu_0_0_fpnew_fma__parameterized0 |       2338 |       2338 |       0 |    0 |   504 |      0 |      0 |          9 |
|                       i_arbiter                                                              |                                          SoC_cpu_0_0_rr_arb_tree__parameterized4_82 |         25 |         25 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_operation_groups[1].i_opgroup_block                                  |                                     SoC_cpu_0_0_fpnew_opgroup_block__parameterized0 |       2108 |       2108 |       0 |    0 |   523 |      0 |      0 |          0 |
|                       gen_merged_slice.i_multifmt_slice                                      |                                            SoC_cpu_0_0_fpnew_opgroup_multifmt_slice |       2108 |       2108 |       0 |    0 |   523 |      0 |      0 |          0 |
|                         gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi     |                                                     SoC_cpu_0_0_fpnew_divsqrt_multi |       2108 |       2108 |       0 |    0 |   523 |      0 |      0 |          0 |
|                           (gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi) |                                                     SoC_cpu_0_0_fpnew_divsqrt_multi |         70 |         70 |       0 |    0 |   229 |      0 |      0 |          0 |
|                           i_divsqrt_lei                                                      |                                                        SoC_cpu_0_0_div_sqrt_top_mvp |       2039 |       2039 |       0 |    0 |   294 |      0 |      0 |          0 |
|                             nrbd_nrsc_U0                                                     |                                                           SoC_cpu_0_0_nrbd_nrsc_mvp |       1358 |       1358 |       0 |    0 |   152 |      0 |      0 |          0 |
|                               control_U0                                                     |                                                             SoC_cpu_0_0_control_mvp |       1358 |       1358 |       0 |    0 |   152 |      0 |      0 |          0 |
|                             preprocess_U0                                                    |                                                          SoC_cpu_0_0_preprocess_mvp |        687 |        687 |       0 |    0 |   142 |      0 |      0 |          0 |
|                     gen_operation_groups[2].i_opgroup_block                                  |                                     SoC_cpu_0_0_fpnew_opgroup_block__parameterized1 |        413 |        413 |       0 |    0 |   221 |      0 |      0 |          0 |
|                       gen_parallel_slices[0].active_format.i_fmt_slice                       |                                 SoC_cpu_0_0_fpnew_opgroup_fmt_slice__parameterized1 |        149 |        149 |       0 |    0 |    79 |      0 |      0 |          0 |
|                         gen_num_lanes[0].active_lane.lane_instance.i_noncomp                 |                                                           SoC_cpu_0_0_fpnew_noncomp |        149 |        149 |       0 |    0 |    79 |      0 |      0 |          0 |
|                       gen_parallel_slices[1].active_format.i_fmt_slice                       |                                 SoC_cpu_0_0_fpnew_opgroup_fmt_slice__parameterized2 |        265 |        265 |       0 |    0 |   141 |      0 |      0 |          0 |
|                         gen_num_lanes[0].active_lane.lane_instance.i_noncomp                 |                                           SoC_cpu_0_0_fpnew_noncomp__parameterized0 |        265 |        265 |       0 |    0 |   141 |      0 |      0 |          0 |
|                       i_arbiter                                                              |                                             SoC_cpu_0_0_rr_arb_tree__parameterized4 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_operation_groups[3].i_opgroup_block                                  |                                     SoC_cpu_0_0_fpnew_opgroup_block__parameterized2 |       1504 |       1504 |       0 |    0 |   205 |      0 |      0 |          0 |
|                       gen_merged_slice.i_multifmt_slice                                      |                            SoC_cpu_0_0_fpnew_opgroup_multifmt_slice__parameterized0 |       1504 |       1504 |       0 |    0 |   205 |      0 |      0 |          0 |
|                         (gen_merged_slice.i_multifmt_slice)                                  |                            SoC_cpu_0_0_fpnew_opgroup_multifmt_slice__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi        |                                                        SoC_cpu_0_0_fpnew_cast_multi |       1503 |       1503 |       0 |    0 |   205 |      0 |      0 |          0 |
|                     i_arbiter                                                                |                                             SoC_cpu_0_0_rr_arb_tree__parameterized5 |        431 |        431 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_mult                                                                       |                                                                    SoC_cpu_0_0_mult |        660 |        660 |       0 |    0 |   388 |      0 |      0 |         16 |
|                   (i_mult)                                                                   |                                                                    SoC_cpu_0_0_mult |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_div                                                                      |                                                                  SoC_cpu_0_0_serdiv |        313 |        313 |       0 |    0 |   209 |      0 |      0 |          0 |
|                   i_multiplier                                                               |                                                              SoC_cpu_0_0_multiplier |        347 |        347 |       0 |    0 |   178 |      0 |      0 |         16 |
|                 lsu_i                                                                        |                                                         SoC_cpu_0_0_load_store_unit |       8118 |       8118 |       0 |    0 |  3920 |      0 |      0 |          0 |
|                   gen_mmu.i_cva6_mmu                                                         |                                                                SoC_cpu_0_0_cva6_mmu |       3509 |       3509 |       0 |    0 |  2043 |      0 |      0 |          0 |
|                     (gen_mmu.i_cva6_mmu)                                                     |                                                                SoC_cpu_0_0_cva6_mmu |        510 |        510 |       0 |    0 |   338 |      0 |      0 |          0 |
|                     i_dtlb                                                                   |                                                                SoC_cpu_0_0_cva6_tlb |        590 |        590 |       0 |    0 |   651 |      0 |      0 |          0 |
|                     i_itlb                                                                   |                                                             SoC_cpu_0_0_cva6_tlb_80 |       1110 |       1110 |       0 |    0 |   635 |      0 |      0 |          0 |
|                     i_ptw                                                                    |                                                                SoC_cpu_0_0_cva6_ptw |       1289 |       1289 |       0 |    0 |   349 |      0 |      0 |          0 |
|                       (i_ptw)                                                                |                                                                SoC_cpu_0_0_cva6_ptw |        851 |        851 |       0 |    0 |   349 |      0 |      0 |          0 |
|                       i_pmp_ptw                                                              |                                                                  SoC_cpu_0_0_pmp_81 |        448 |        448 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     i_shared_tlb                                                             |                                                         SoC_cpu_0_0_cva6_shared_tlb |         10 |         10 |       0 |    0 |    70 |      0 |      0 |          0 |
|                   i_load_unit                                                                |                                                               SoC_cpu_0_0_load_unit |        138 |        138 |       0 |    0 |    37 |      0 |      0 |          0 |
|                   i_pipe_reg_load                                                            |                                                               SoC_cpu_0_0_shift_reg |       2759 |       2759 |       0 |    0 |   223 |      0 |      0 |          0 |
|                   i_pmp_data_if                                                              |                                                             SoC_cpu_0_0_pmp_data_if |        177 |        177 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     i_pmp_data                                                               |                                                                     SoC_cpu_0_0_pmp |         92 |         92 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     i_pmp_if                                                                 |                                                                  SoC_cpu_0_0_pmp_79 |         85 |         85 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   i_store_unit                                                               |                                                              SoC_cpu_0_0_store_unit |        977 |        977 |       0 |    0 |  1235 |      0 |      0 |          0 |
|                     (i_store_unit)                                                           |                                                              SoC_cpu_0_0_store_unit |        388 |        388 |       0 |    0 |    85 |      0 |      0 |          0 |
|                     i_amo_buffer                                                             |                                                              SoC_cpu_0_0_amo_buffer |         81 |         81 |       0 |    0 |   128 |      0 |      0 |          0 |
|                       i_amo_fifo                                                             |                                            SoC_cpu_0_0_cva6_fifo_v3__parameterized5 |         81 |         81 |       0 |    0 |   128 |      0 |      0 |          0 |
|                         (i_amo_fifo)                                                         |                                            SoC_cpu_0_0_cva6_fifo_v3__parameterized5 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         gen_fpga_queue.fifo_ram                                              |                                              SoC_cpu_0_0_AsyncDpRam__parameterized5 |         68 |         68 |       0 |    0 |   126 |      0 |      0 |          0 |
|                     store_buffer_i                                                           |                                                            SoC_cpu_0_0_store_buffer |        509 |        509 |       0 |    0 |  1022 |      0 |      0 |          0 |
|                   lsu_bypass_i                                                               |                                                              SoC_cpu_0_0_lsu_bypass |        637 |        637 |       0 |    0 |   382 |      0 |      0 |          0 |
|               gen_cache_wt.i_cache_subsystem                                                 |                                                      SoC_cpu_0_0_wt_cache_subsystem |       5373 |       5227 |     146 |    0 |  2043 |     24 |      0 |          0 |
|                 i_adapter                                                                    |                                                          SoC_cpu_0_0_wt_axi_adapter |       1020 |        876 |     144 |    0 |   313 |      0 |      0 |          0 |
|                   (i_adapter)                                                                |                                                          SoC_cpu_0_0_wt_axi_adapter |        832 |        832 |       0 |    0 |   275 |      0 |      0 |          0 |
|                   i_axi_shim                                                                 |                                                                SoC_cpu_0_0_axi_shim |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_b_fifo                                                                   |                                            SoC_cpu_0_0_cva6_fifo_v3__parameterized2 |         18 |         14 |       4 |    0 |     7 |      0 |      0 |          0 |
|                     (i_b_fifo)                                                               |                                            SoC_cpu_0_0_cva6_fifo_v3__parameterized2 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     gen_fpga_queue.fifo_ram                                                  |                                              SoC_cpu_0_0_AsyncDpRam__parameterized2 |         12 |          8 |       4 |    0 |     0 |      0 |      0 |          0 |
|                   i_dcache_data_fifo                                                         |                                            SoC_cpu_0_0_cva6_fifo_v3__parameterized1 |        101 |          5 |      96 |    0 |     4 |      0 |      0 |          0 |
|                     (i_dcache_data_fifo)                                                     |                                            SoC_cpu_0_0_cva6_fifo_v3__parameterized1 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     gen_fpga_queue.fifo_ram                                                  |                                              SoC_cpu_0_0_AsyncDpRam__parameterized1 |        100 |          4 |      96 |    0 |     0 |      0 |      0 |          0 |
|                   i_icache_data_fifo                                                         |                                            SoC_cpu_0_0_cva6_fifo_v3__parameterized0 |         42 |          2 |      40 |    0 |     4 |      0 |      0 |          0 |
|                     (i_icache_data_fifo)                                                     |                                            SoC_cpu_0_0_cva6_fifo_v3__parameterized0 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     gen_fpga_queue.fifo_ram                                                  |                                              SoC_cpu_0_0_AsyncDpRam__parameterized0 |         41 |          1 |      40 |    0 |     0 |      0 |      0 |          0 |
|                   i_rd_dcache_id                                                             |                                                         SoC_cpu_0_0_cva6_fifo_v3_74 |          7 |          5 |       2 |    0 |     7 |      0 |      0 |          0 |
|                     (i_rd_dcache_id)                                                         |                                                         SoC_cpu_0_0_cva6_fifo_v3_74 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     gen_fpga_queue.fifo_ram                                                  |                                                           SoC_cpu_0_0_AsyncDpRam_78 |          4 |          2 |       2 |    0 |     0 |      0 |      0 |          0 |
|                   i_rd_icache_id                                                             |                                                         SoC_cpu_0_0_cva6_fifo_v3_75 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   i_rr_arb_tree                                                              |                                             SoC_cpu_0_0_rr_arb_tree__parameterized3 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   i_wr_dcache_id                                                             |                                                         SoC_cpu_0_0_cva6_fifo_v3_76 |         10 |          8 |       2 |    0 |     7 |      0 |      0 |          0 |
|                     (i_wr_dcache_id)                                                         |                                                         SoC_cpu_0_0_cva6_fifo_v3_76 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     gen_fpga_queue.fifo_ram                                                  |                                                           SoC_cpu_0_0_AsyncDpRam_77 |          4 |          2 |       2 |    0 |     0 |      0 |      0 |          0 |
|                 i_cva6_icache                                                                |                                                             SoC_cpu_0_0_cva6_icache |        420 |        420 |       0 |    0 |   136 |     12 |      0 |          0 |
|                   (i_cva6_icache)                                                            |                                                             SoC_cpu_0_0_cva6_icache |        113 |        113 |       0 |    0 |   128 |      0 |      0 |          0 |
|                   gen_sram[0].data_sram                                                      |                                              SoC_cpu_0_0_sram_cache__parameterized0 |         33 |         33 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     data_sram                                                                |                                                 SoC_cpu_0_0_sram__parameterized0_69 |         33 |         33 |       0 |    0 |     0 |      2 |      0 |          0 |
|                       gen_cut[0].i_tc_sram_wrapper                                           |                                                      SoC_cpu_0_0_tc_sram_wrapper_70 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         i_ram                                                                |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_73 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       gen_cut[1].i_tc_sram_wrapper                                           |                                                      SoC_cpu_0_0_tc_sram_wrapper_71 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         i_ram                                                                |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_72 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   gen_sram[0].tag_sram                                                       |                                                           SoC_cpu_0_0_sram_cache_35 |         59 |         59 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     data_sram                                                                |                                                                 SoC_cpu_0_0_sram_66 |         59 |         59 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       gen_cut[0].i_tc_sram_wrapper                                           |                                                      SoC_cpu_0_0_tc_sram_wrapper_67 |         59 |         59 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         i_ram                                                                |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_68 |         59 |         59 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   gen_sram[1].data_sram                                                      |                                           SoC_cpu_0_0_sram_cache__parameterized0_36 |         33 |         33 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     data_sram                                                                |                                                 SoC_cpu_0_0_sram__parameterized0_61 |         33 |         33 |       0 |    0 |     0 |      2 |      0 |          0 |
|                       gen_cut[0].i_tc_sram_wrapper                                           |                                                      SoC_cpu_0_0_tc_sram_wrapper_62 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         i_ram                                                                |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_65 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       gen_cut[1].i_tc_sram_wrapper                                           |                                                      SoC_cpu_0_0_tc_sram_wrapper_63 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         i_ram                                                                |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_64 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   gen_sram[1].tag_sram                                                       |                                                           SoC_cpu_0_0_sram_cache_37 |         49 |         49 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     data_sram                                                                |                                                                 SoC_cpu_0_0_sram_58 |         49 |         49 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       gen_cut[0].i_tc_sram_wrapper                                           |                                                      SoC_cpu_0_0_tc_sram_wrapper_59 |         49 |         49 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         i_ram                                                                |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_60 |         49 |         49 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   gen_sram[2].data_sram                                                      |                                           SoC_cpu_0_0_sram_cache__parameterized0_38 |         33 |         33 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     data_sram                                                                |                                                 SoC_cpu_0_0_sram__parameterized0_53 |         33 |         33 |       0 |    0 |     0 |      2 |      0 |          0 |
|                       gen_cut[0].i_tc_sram_wrapper                                           |                                                      SoC_cpu_0_0_tc_sram_wrapper_54 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         i_ram                                                                |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_57 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       gen_cut[1].i_tc_sram_wrapper                                           |                                                      SoC_cpu_0_0_tc_sram_wrapper_55 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         i_ram                                                                |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_56 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   gen_sram[2].tag_sram                                                       |                                                           SoC_cpu_0_0_sram_cache_39 |         18 |         18 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     data_sram                                                                |                                                                 SoC_cpu_0_0_sram_50 |         18 |         18 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       gen_cut[0].i_tc_sram_wrapper                                           |                                                      SoC_cpu_0_0_tc_sram_wrapper_51 |         18 |         18 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         i_ram                                                                |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_52 |         18 |         18 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   gen_sram[3].data_sram                                                      |                                           SoC_cpu_0_0_sram_cache__parameterized0_40 |         37 |         37 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     data_sram                                                                |                                                    SoC_cpu_0_0_sram__parameterized0 |         37 |         37 |       0 |    0 |     0 |      2 |      0 |          0 |
|                       gen_cut[0].i_tc_sram_wrapper                                           |                                                      SoC_cpu_0_0_tc_sram_wrapper_46 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         i_ram                                                                |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_49 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       gen_cut[1].i_tc_sram_wrapper                                           |                                                      SoC_cpu_0_0_tc_sram_wrapper_47 |         37 |         37 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         i_ram                                                                |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_48 |         37 |         37 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   gen_sram[3].tag_sram                                                       |                                                           SoC_cpu_0_0_sram_cache_41 |         39 |         39 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     data_sram                                                                |                                                                 SoC_cpu_0_0_sram_43 |         39 |         39 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       gen_cut[0].i_tc_sram_wrapper                                           |                                                      SoC_cpu_0_0_tc_sram_wrapper_44 |         39 |         39 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         i_ram                                                                |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_45 |         39 |         39 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   i_lfsr                                                                     |                                                                 SoC_cpu_0_0_lfsr_42 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 i_wt_dcache                                                                  |                                                               SoC_cpu_0_0_wt_dcache |       3934 |       3932 |       2 |    0 |  1594 |     12 |      0 |          0 |
|                   (i_wt_dcache)                                                              |                                                               SoC_cpu_0_0_wt_dcache |        338 |        338 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_rd_ports[0].i_wt_dcache_ctrl                                           |                                                          SoC_cpu_0_0_wt_dcache_ctrl |         93 |         93 |       0 |    0 |    63 |      0 |      0 |          0 |
|                   gen_rd_ports[1].i_wt_dcache_ctrl                                           |                                                        SoC_cpu_0_0_wt_dcache_ctrl_4 |         97 |         97 |       0 |    0 |    68 |      0 |      0 |          0 |
|                   i_wt_dcache_mem                                                            |                                                           SoC_cpu_0_0_wt_dcache_mem |        348 |        348 |       0 |    0 |    13 |     12 |      0 |          0 |
|                     (i_wt_dcache_mem)                                                        |                                                           SoC_cpu_0_0_wt_dcache_mem |         40 |         40 |       0 |    0 |    11 |      0 |      0 |          0 |
|                     gen_data_banks[0].i_data_sram                                            |                                              SoC_cpu_0_0_sram_cache__parameterized1 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |          0 |
|                       data_sram                                                              |                                                 SoC_cpu_0_0_sram__parameterized1_26 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |          0 |
|                         gen_cut[0].i_tc_sram_wrapper                                         |                                                      SoC_cpu_0_0_tc_sram_wrapper_27 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           i_ram                                                              |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_34 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         gen_cut[1].i_tc_sram_wrapper                                         |                                                      SoC_cpu_0_0_tc_sram_wrapper_28 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           i_ram                                                              |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_33 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         gen_cut[2].i_tc_sram_wrapper                                         |                                                      SoC_cpu_0_0_tc_sram_wrapper_29 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           i_ram                                                              |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_32 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         gen_cut[3].i_tc_sram_wrapper                                         |                                                      SoC_cpu_0_0_tc_sram_wrapper_30 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           i_ram                                                              |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_31 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     gen_data_banks[1].i_data_sram                                            |                                            SoC_cpu_0_0_sram_cache__parameterized1_5 |         96 |         96 |       0 |    0 |     0 |      4 |      0 |          0 |
|                       data_sram                                                              |                                                    SoC_cpu_0_0_sram__parameterized1 |         96 |         96 |       0 |    0 |     0 |      4 |      0 |          0 |
|                         gen_cut[0].i_tc_sram_wrapper                                         |                                                      SoC_cpu_0_0_tc_sram_wrapper_18 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           i_ram                                                              |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_25 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         gen_cut[1].i_tc_sram_wrapper                                         |                                                      SoC_cpu_0_0_tc_sram_wrapper_19 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           i_ram                                                              |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_24 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         gen_cut[2].i_tc_sram_wrapper                                         |                                                      SoC_cpu_0_0_tc_sram_wrapper_20 |         47 |         47 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           i_ram                                                              |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_23 |         47 |         47 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         gen_cut[3].i_tc_sram_wrapper                                         |                                                      SoC_cpu_0_0_tc_sram_wrapper_21 |         50 |         50 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           i_ram                                                              |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_22 |         50 |         50 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     gen_tag_srams[0].i_tag_sram                                              |                                                              SoC_cpu_0_0_sram_cache |        143 |        143 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       data_sram                                                              |                                                                 SoC_cpu_0_0_sram_15 |        143 |        143 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         gen_cut[0].i_tc_sram_wrapper                                         |                                                      SoC_cpu_0_0_tc_sram_wrapper_16 |        143 |        143 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           i_ram                                                              |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_17 |        143 |        143 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     gen_tag_srams[1].i_tag_sram                                              |                                                            SoC_cpu_0_0_sram_cache_6 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       data_sram                                                              |                                                                 SoC_cpu_0_0_sram_12 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         gen_cut[0].i_tc_sram_wrapper                                         |                                                      SoC_cpu_0_0_tc_sram_wrapper_13 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           i_ram                                                              |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_14 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     gen_tag_srams[2].i_tag_sram                                              |                                                            SoC_cpu_0_0_sram_cache_7 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       data_sram                                                              |                                                                  SoC_cpu_0_0_sram_9 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         gen_cut[0].i_tc_sram_wrapper                                         |                                                      SoC_cpu_0_0_tc_sram_wrapper_10 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           i_ram                                                              |                                                      SoC_cpu_0_0_SyncSpRamBeNx64_11 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     gen_tag_srams[3].i_tag_sram                                              |                                                            SoC_cpu_0_0_sram_cache_8 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       data_sram                                                              |                                                                    SoC_cpu_0_0_sram |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         gen_cut[0].i_tc_sram_wrapper                                         |                                                         SoC_cpu_0_0_tc_sram_wrapper |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           i_ram                                                              |                                                         SoC_cpu_0_0_SyncSpRamBeNx64 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     i_rr_arb_tree                                                            |                                             SoC_cpu_0_0_rr_arb_tree__parameterized2 |         22 |         22 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_wt_dcache_missunit                                                       |                                                      SoC_cpu_0_0_wt_dcache_missunit |        361 |        361 |       0 |    0 |   135 |      0 |      0 |          0 |
|                     (i_wt_dcache_missunit)                                                   |                                                      SoC_cpu_0_0_wt_dcache_missunit |        209 |        209 |       0 |    0 |    79 |      0 |      0 |          0 |
|                     i_exp_backoff                                                            |                                                             SoC_cpu_0_0_exp_backoff |         20 |         20 |       0 |    0 |    48 |      0 |      0 |          0 |
|                     i_lfsr_inv                                                               |                                                                    SoC_cpu_0_0_lfsr |        133 |        133 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   i_wt_dcache_wbuffer                                                        |                                                       SoC_cpu_0_0_wt_dcache_wbuffer |       2782 |       2780 |       2 |    0 |  1315 |      0 |      0 |          0 |
|                     (i_wt_dcache_wbuffer)                                                    |                                                       SoC_cpu_0_0_wt_dcache_wbuffer |       1081 |       1081 |       0 |    0 |  1286 |      0 |      0 |          0 |
|                     i_clean_rr                                                               |                                             SoC_cpu_0_0_rr_arb_tree__parameterized1 |        174 |        174 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     i_dirty_rr                                                               |                                             SoC_cpu_0_0_rr_arb_tree__parameterized0 |        973 |        973 |       0 |    0 |    12 |      0 |      0 |          0 |
|                     i_rtrn_id_fifo                                                           |                                                            SoC_cpu_0_0_cva6_fifo_v3 |        562 |        560 |       2 |    0 |     7 |      0 |      0 |          0 |
|                       (i_rtrn_id_fifo)                                                       |                                                            SoC_cpu_0_0_cva6_fifo_v3 |          1 |          1 |       0 |    0 |     7 |      0 |      0 |          0 |
|                       gen_fpga_queue.fifo_ram                                                |                                                              SoC_cpu_0_0_AsyncDpRam |        561 |        559 |       2 |    0 |     0 |      0 |      0 |          0 |
|                     i_tx_id_rr                                                               |                                                             SoC_cpu_0_0_rr_arb_tree |         16 |         16 |       0 |    0 |     7 |      0 |      0 |          0 |
|               gen_perf_counter.perf_counters_i                                               |                                                           SoC_cpu_0_0_perf_counters |        185 |        185 |       0 |    0 |   414 |      0 |      0 |          0 |
|               i_frontend                                                                     |                                                                SoC_cpu_0_0_frontend |       2363 |       1979 |     384 |    0 |   709 |      0 |      0 |          0 |
|                 (i_frontend)                                                                 |                                                                SoC_cpu_0_0_frontend |         16 |         16 |       0 |    0 |   275 |      0 |      0 |          0 |
|                 bht_gen.i_bht                                                                |                                                                     SoC_cpu_0_0_bht |         20 |          4 |      16 |    0 |     0 |      0 |      0 |          0 |
|                   gen_fpga_bht.gen_bht_ram[0].i_bht_ram                                      |                                                       SoC_cpu_0_0_AsyncThreePortRam |          8 |          0 |       8 |    0 |     0 |      0 |      0 |          0 |
|                   gen_fpga_bht.gen_bht_ram[1].i_bht_ram                                      |                                                     SoC_cpu_0_0_AsyncThreePortRam_3 |         12 |          4 |       8 |    0 |     0 |      0 |      0 |          0 |
|                 btb_gen.i_btb                                                                |                                                                     SoC_cpu_0_0_btb |        151 |         63 |      88 |    0 |   130 |      0 |      0 |          0 |
|                   gen_fpga_btb.gen_btb_ram[0].i_btb_ram                                      |                                                               SoC_cpu_0_0_SyncDpRam |         44 |          0 |      44 |    0 |    65 |      0 |      0 |          0 |
|                   gen_fpga_btb.gen_btb_ram[1].i_btb_ram                                      |                                                             SoC_cpu_0_0_SyncDpRam_2 |        107 |         63 |      44 |    0 |    65 |      0 |      0 |          0 |
|                 i_instr_queue                                                                |                                                             SoC_cpu_0_0_instr_queue |        904 |        624 |     280 |    0 |    90 |      0 |      0 |          0 |
|                   (i_instr_queue)                                                            |                                                             SoC_cpu_0_0_instr_queue |          2 |          2 |       0 |    0 |    72 |      0 |      0 |          0 |
|                   gen_instr_fifo[0].i_fifo_instr_data                                        |                                            SoC_cpu_0_0_cva6_fifo_v3__parameterized3 |        216 |         98 |     118 |    0 |     7 |      0 |      0 |          0 |
|                     (gen_instr_fifo[0].i_fifo_instr_data)                                    |                                            SoC_cpu_0_0_cva6_fifo_v3__parameterized3 |         13 |         13 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     gen_fpga_queue.fifo_ram                                                  |                                            SoC_cpu_0_0_AsyncDpRam__parameterized3_1 |        203 |         85 |     118 |    0 |     0 |      0 |      0 |          0 |
|                   gen_instr_fifo[1].i_fifo_instr_data                                        |                                          SoC_cpu_0_0_cva6_fifo_v3__parameterized3_0 |        634 |        516 |     118 |    0 |     7 |      0 |      0 |          0 |
|                     (gen_instr_fifo[1].i_fifo_instr_data)                                    |                                          SoC_cpu_0_0_cva6_fifo_v3__parameterized3_0 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     gen_fpga_queue.fifo_ram                                                  |                                              SoC_cpu_0_0_AsyncDpRam__parameterized3 |        628 |        510 |     118 |    0 |     0 |      0 |      0 |          0 |
|                   i_fifo_address                                                             |                                            SoC_cpu_0_0_cva6_fifo_v3__parameterized4 |         54 |         10 |      44 |    0 |     4 |      0 |      0 |          0 |
|                     (i_fifo_address)                                                         |                                            SoC_cpu_0_0_cva6_fifo_v3__parameterized4 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     gen_fpga_queue.fifo_ram                                                  |                                              SoC_cpu_0_0_AsyncDpRam__parameterized4 |         49 |          5 |      44 |    0 |     0 |      0 |      0 |          0 |
|                 i_instr_realign                                                              |                                                           SoC_cpu_0_0_instr_realign |       1241 |       1241 |       0 |    0 |    84 |      0 |      0 |          0 |
|                 ras_gen.i_ras                                                                |                                                                     SoC_cpu_0_0_ras |         34 |         34 |       0 |    0 |   130 |      0 |      0 |          0 |
|               id_stage_i                                                                     |                                                                SoC_cpu_0_0_id_stage |        673 |        673 |       0 |    0 |   370 |      0 |      0 |          0 |
|                 (id_stage_i)                                                                 |                                                                SoC_cpu_0_0_id_stage |        215 |        215 |       0 |    0 |   370 |      0 |      0 |          0 |
|                 genblk2[0].decoder_i                                                         |                                                                 SoC_cpu_0_0_decoder |        458 |        458 |       0 |    0 |     0 |      0 |      0 |          0 |
|               issue_stage_i                                                                  |                                                             SoC_cpu_0_0_issue_stage |      11237 |      10797 |     440 |    0 |  3353 |      0 |      0 |          0 |
|                 i_issue_read_operands                                                        |                                                     SoC_cpu_0_0_issue_read_operands |       8456 |       8016 |     440 |    0 |   490 |      0 |      0 |          0 |
|                   (i_issue_read_operands)                                                    |                                                     SoC_cpu_0_0_issue_read_operands |       7998 |       7998 |       0 |    0 |   426 |      0 |      0 |          0 |
|                   float_regfile_gen.gen_fpga_fp_regfile.i_ariane_fp_regfile_fpga             |                                     SoC_cpu_0_0_ariane_regfile_fpga__parameterized0 |        264 |          0 |     264 |    0 |    32 |      0 |      0 |          0 |
|                   gen_fpga_regfile.i_ariane_regfile_fpga                                     |                                                     SoC_cpu_0_0_ariane_regfile_fpga |        194 |         18 |     176 |    0 |    32 |      0 |      0 |          0 |
|                 i_scoreboard                                                                 |                                                              SoC_cpu_0_0_scoreboard |       2783 |       2783 |       0 |    0 |  2863 |      0 |      0 |          0 |
|     cpu_reset_gen25                                                                          |                                                               SoC_cpu_reset_gen25_0 |         18 |         17 |       0 |    1 |    37 |      0 |      0 |          0 |
|       U0                                                                                     |                                                SoC_cpu_reset_gen25_0_proc_sys_reset |         18 |         17 |       0 |    1 |    37 |      0 |      0 |          0 |
|         (U0)                                                                                 |                                                SoC_cpu_reset_gen25_0_proc_sys_reset |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         EXT_LPF                                                                              |                                                           SoC_cpu_reset_gen25_0_lpf |          5 |          4 |       0 |    1 |    17 |      0 |      0 |          0 |
|           (EXT_LPF)                                                                          |                                                           SoC_cpu_reset_gen25_0_lpf |          2 |          1 |       0 |    1 |     9 |      0 |      0 |          0 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |                                                      SoC_cpu_reset_gen25_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |                                                    SoC_cpu_reset_gen25_0_cdc_sync_0 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         SEQ                                                                                  |                                                  SoC_cpu_reset_gen25_0_sequence_psr |         13 |         13 |       0 |    0 |    18 |      0 |      0 |          0 |
|           (SEQ)                                                                              |                                                  SoC_cpu_reset_gen25_0_sequence_psr |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|           SEQ_COUNTER                                                                        |                                                       SoC_cpu_reset_gen25_0_upcnt_n |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|     northbridge                                                                              |                                                              northbridge_imp_WFU7RE |       3641 |       3413 |     212 |   16 |  3340 |      2 |      1 |          0 |
|       axi_interconnect_0                                                                     |                                                            SoC_axi_interconnect_0_0 |       2168 |       1940 |     212 |   16 |  2753 |      2 |      1 |          0 |
|         m00_couplers                                                                         |                                                            m00_couplers_imp_1LGT1MV |        169 |        169 |       0 |    0 |   432 |      0 |      0 |          0 |
|           auto_cc                                                                            |                                                                       SoC_auto_cc_0 |        169 |        169 |       0 |    0 |   432 |      0 |      0 |          0 |
|             inst                                                                             |                       SoC_auto_cc_0_axi_clock_converter_v2_1_30_axi_clock_converter |        169 |        169 |       0 |    0 |   432 |      0 |      0 |          0 |
|               gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst                            |                   SoC_auto_cc_0_axi_clock_converter_v2_1_30_axic_sample_cycle_ratio |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|               gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter          |                 SoC_auto_cc_0_axi_clock_converter_v2_1_30_axic_sync_clock_converter |          5 |          5 |       0 |    0 |    65 |      0 |      0 |          0 |
|               gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter           | SoC_auto_cc_0_axi_clock_converter_v2_1_30_axic_sync_clock_converter__parameterized2 |         69 |         69 |       0 |    0 |   138 |      0 |      0 |          0 |
|               gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter         |               SoC_auto_cc_0_axi_clock_converter_v2_1_30_axic_sync_clock_converter_0 |         10 |         10 |       0 |    0 |    67 |      0 |      0 |          0 |
|               gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter          | SoC_auto_cc_0_axi_clock_converter_v2_1_30_axic_sync_clock_converter__parameterized1 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |          0 |
|               gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter          | SoC_auto_cc_0_axi_clock_converter_v2_1_30_axic_sync_clock_converter__parameterized0 |         76 |         76 |       0 |    0 |   149 |      0 |      0 |          0 |
|         m05_couplers                                                                         |                                                            m05_couplers_imp_1MBMAOK |        761 |        706 |      40 |   15 |   752 |      0 |      0 |          0 |
|           auto_ds                                                                            |                                                                       SoC_auto_ds_0 |        479 |        439 |      40 |    0 |   484 |      0 |      0 |          0 |
|             inst                                                                             |                                      SoC_auto_ds_0_axi_dwidth_converter_v2_1_31_top |        479 |        439 |      40 |    0 |   484 |      0 |      0 |          0 |
|               gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                          |                            SoC_auto_ds_0_axi_dwidth_converter_v2_1_31_axi_downsizer |        479 |        439 |      40 |    0 |   484 |      0 |      0 |          0 |
|                 USE_READ.read_addr_inst                                                      |              SoC_auto_ds_0_axi_dwidth_converter_v2_1_31_a_downsizer__parameterized0 |        203 |        185 |      18 |    0 |   192 |      0 |      0 |          0 |
|                   (USE_READ.read_addr_inst)                                                  |              SoC_auto_ds_0_axi_dwidth_converter_v2_1_31_a_downsizer__parameterized0 |         94 |         94 |       0 |    0 |   104 |      0 |      0 |          0 |
|                   cmd_queue                                                                  |                       SoC_auto_ds_0_axi_data_fifo_v2_1_30_axic_fifo__parameterized0 |        109 |         91 |      18 |    0 |    88 |      0 |      0 |          0 |
|                     inst                                                                     |                        SoC_auto_ds_0_axi_data_fifo_v2_1_30_fifo_gen__parameterized0 |        109 |         91 |      18 |    0 |    88 |      0 |      0 |          0 |
|                       (inst)                                                                 |                        SoC_auto_ds_0_axi_data_fifo_v2_1_30_fifo_gen__parameterized0 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       fifo_gen_inst                                                          |                               SoC_auto_ds_0_fifo_generator_v13_2_10__parameterized0 |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                         inst_fifo_gen                                                        |                         SoC_auto_ds_0_fifo_generator_v13_2_10_synth__parameterized0 |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                           gconvfifo.rf                                                       |                                    SoC_auto_ds_0_fifo_generator_top__parameterized0 |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                             grf.rf                                                           |                                SoC_auto_ds_0_fifo_generator_ramfifo__parameterized0 |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.gl0.rd                                       |                                                            SoC_auto_ds_0_rd_logic_7 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                                 gr1.gr1_int.rfwft                                            |                                                            SoC_auto_ds_0_rd_fwft_13 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                                 grss.rsts                                                    |                                                 SoC_auto_ds_0_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 rpntr                                                        |                                                        SoC_auto_ds_0_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.gl0.wr                                       |                                                            SoC_auto_ds_0_wr_logic_8 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                                 gwss.wsts                                                    |                                                 SoC_auto_ds_0_wr_status_flags_ss_11 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 wpntr                                                        |                                                        SoC_auto_ds_0_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.mem                                          |                                              SoC_auto_ds_0_memory__parameterized0_9 |         18 |          0 |      18 |    0 |    52 |      0 |      0 |          0 |
|                                 (gntv_or_sync_fifo.mem)                                      |                                              SoC_auto_ds_0_memory__parameterized0_9 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |          0 |
|                                 gdm.dm_gen.dm                                                |                                               SoC_auto_ds_0_dmem__parameterized0_10 |         18 |          0 |      18 |    0 |    26 |      0 |      0 |          0 |
|                               rstblk                                                         |                                                     SoC_auto_ds_0_reset_blk_ramfifo |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                                 (rstblk)                                                     |                                                     SoC_auto_ds_0_reset_blk_ramfifo |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |                                                     SoC_auto_ds_0_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 USE_READ.read_data_inst                                                      |                              SoC_auto_ds_0_axi_dwidth_converter_v2_1_31_r_downsizer |         20 |         20 |       0 |    0 |    30 |      0 |      0 |          0 |
|                 USE_WRITE.USE_SPLIT.write_resp_inst                                          |                              SoC_auto_ds_0_axi_dwidth_converter_v2_1_31_b_downsizer |         16 |         16 |       0 |    0 |    11 |      0 |      0 |          0 |
|                 USE_WRITE.write_addr_inst                                                    |                              SoC_auto_ds_0_axi_dwidth_converter_v2_1_31_a_downsizer |        218 |        196 |      22 |    0 |   239 |      0 |      0 |          0 |
|                   (USE_WRITE.write_addr_inst)                                                |                              SoC_auto_ds_0_axi_dwidth_converter_v2_1_31_a_downsizer |         95 |         95 |       0 |    0 |   107 |      0 |      0 |          0 |
|                   USE_B_CHANNEL.cmd_b_queue                                                  |                                       SoC_auto_ds_0_axi_data_fifo_v2_1_30_axic_fifo |         44 |         40 |       4 |    0 |    46 |      0 |      0 |          0 |
|                     inst                                                                     |                                        SoC_auto_ds_0_axi_data_fifo_v2_1_30_fifo_gen |         44 |         40 |       4 |    0 |    46 |      0 |      0 |          0 |
|                       (inst)                                                                 |                                        SoC_auto_ds_0_axi_data_fifo_v2_1_30_fifo_gen |         14 |         14 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       fifo_gen_inst                                                          |                                               SoC_auto_ds_0_fifo_generator_v13_2_10 |         30 |         26 |       4 |    0 |    46 |      0 |      0 |          0 |
|                         inst_fifo_gen                                                        |                                         SoC_auto_ds_0_fifo_generator_v13_2_10_synth |         30 |         26 |       4 |    0 |    46 |      0 |      0 |          0 |
|                           gconvfifo.rf                                                       |                                                    SoC_auto_ds_0_fifo_generator_top |         30 |         26 |       4 |    0 |    46 |      0 |      0 |          0 |
|                             grf.rf                                                           |                                                SoC_auto_ds_0_fifo_generator_ramfifo |         30 |         26 |       4 |    0 |    46 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.gl0.rd                                       |                                                            SoC_auto_ds_0_rd_logic_0 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                                 gr1.gr1_int.rfwft                                            |                                                             SoC_auto_ds_0_rd_fwft_4 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                                 grss.rsts                                                    |                                                  SoC_auto_ds_0_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 rpntr                                                        |                                                         SoC_auto_ds_0_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.gl0.wr                                       |                                                            SoC_auto_ds_0_wr_logic_1 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                                 gwss.wsts                                                    |                                                  SoC_auto_ds_0_wr_status_flags_ss_2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 wpntr                                                        |                                                         SoC_auto_ds_0_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.mem                                          |                                                                SoC_auto_ds_0_memory |          4 |          0 |       4 |    0 |    10 |      0 |      0 |          0 |
|                                 (gntv_or_sync_fifo.mem)                                      |                                                                SoC_auto_ds_0_memory |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                                 gdm.dm_gen.dm                                                |                                                                  SoC_auto_ds_0_dmem |          4 |          0 |       4 |    0 |     5 |      0 |      0 |          0 |
|                               rstblk                                                         |                                          SoC_auto_ds_0_reset_blk_ramfifo__xdcDup__1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                                 (rstblk)                                                     |                                          SoC_auto_ds_0_reset_blk_ramfifo__xdcDup__1 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |                                                  SoC_auto_ds_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   cmd_queue                                                                  |            SoC_auto_ds_0_axi_data_fifo_v2_1_30_axic_fifo__parameterized0__xdcDup__1 |         80 |         62 |      18 |    0 |    86 |      0 |      0 |          0 |
|                     inst                                                                     |             SoC_auto_ds_0_axi_data_fifo_v2_1_30_fifo_gen__parameterized0__xdcDup__1 |         80 |         62 |      18 |    0 |    86 |      0 |      0 |          0 |
|                       (inst)                                                                 |             SoC_auto_ds_0_axi_data_fifo_v2_1_30_fifo_gen__parameterized0__xdcDup__1 |         36 |         36 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       fifo_gen_inst                                                          |                    SoC_auto_ds_0_fifo_generator_v13_2_10__parameterized0__xdcDup__1 |         44 |         26 |      18 |    0 |    86 |      0 |      0 |          0 |
|                         inst_fifo_gen                                                        |              SoC_auto_ds_0_fifo_generator_v13_2_10_synth__parameterized0__xdcDup__1 |         44 |         26 |      18 |    0 |    86 |      0 |      0 |          0 |
|                           gconvfifo.rf                                                       |                         SoC_auto_ds_0_fifo_generator_top__parameterized0__xdcDup__1 |         44 |         26 |      18 |    0 |    86 |      0 |      0 |          0 |
|                             grf.rf                                                           |                     SoC_auto_ds_0_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         44 |         26 |      18 |    0 |    86 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.gl0.rd                                       |                                                              SoC_auto_ds_0_rd_logic |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                                 gr1.gr1_int.rfwft                                            |                                                               SoC_auto_ds_0_rd_fwft |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                                 grss.rsts                                                    |                                                    SoC_auto_ds_0_rd_status_flags_ss |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 rpntr                                                        |                                                           SoC_auto_ds_0_rd_bin_cntr |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.gl0.wr                                       |                                                              SoC_auto_ds_0_wr_logic |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                                 gwss.wsts                                                    |                                                    SoC_auto_ds_0_wr_status_flags_ss |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 wpntr                                                        |                                                           SoC_auto_ds_0_wr_bin_cntr |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.mem                                          |                                                SoC_auto_ds_0_memory__parameterized0 |         18 |          0 |      18 |    0 |    50 |      0 |      0 |          0 |
|                                 (gntv_or_sync_fifo.mem)                                      |                                                SoC_auto_ds_0_memory__parameterized0 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |          0 |
|                                 gdm.dm_gen.dm                                                |                                                  SoC_auto_ds_0_dmem__parameterized0 |         18 |          0 |      18 |    0 |    25 |      0 |      0 |          0 |
|                               rstblk                                                         |                                          SoC_auto_ds_0_reset_blk_ramfifo__xdcDup__2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                                 (rstblk)                                                     |                                          SoC_auto_ds_0_reset_blk_ramfifo__xdcDup__2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |                                                  SoC_auto_ds_0_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 USE_WRITE.write_data_inst                                                    |                              SoC_auto_ds_0_axi_dwidth_converter_v2_1_31_w_downsizer |         25 |         25 |       0 |    0 |    12 |      0 |      0 |          0 |
|           auto_pc                                                                            |                                                                       SoC_auto_pc_0 |        283 |        268 |       0 |   15 |   268 |      0 |      0 |          0 |
|             inst                                                                             |                 SoC_auto_pc_0_axi_protocol_converter_v2_1_31_axi_protocol_converter |        283 |        268 |       0 |   15 |   268 |      0 |      0 |          0 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                           |                                    SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s |        283 |        268 |       0 |   15 |   268 |      0 |      0 |          0 |
|                 (gen_axilite.gen_b2s_conv.axilite_b2s)                                       |                                    SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 RD.ar_channel_0                                                              |                         SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_ar_channel |         60 |         60 |       0 |    0 |    59 |      0 |      0 |          0 |
|                   ar_cmd_fsm_0                                                               |                         SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm |         19 |         19 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   cmd_translator_0                                                           |                   SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_cmd_translator_1 |         41 |         41 |       0 |    0 |    57 |      0 |      0 |          0 |
|                     (cmd_translator_0)                                                       |                   SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_cmd_translator_1 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     incr_cmd_0                                                               |                         SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_incr_cmd_2 |         25 |         25 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     wrap_cmd_0                                                               |                         SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_wrap_cmd_3 |         15 |         15 |       0 |    0 |    35 |      0 |      0 |          0 |
|                 RD.r_channel_0                                                               |                          SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_r_channel |         23 |         14 |       0 |    9 |    12 |      0 |      0 |          0 |
|                   (RD.r_channel_0)                                                           |                          SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_r_channel |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   rd_data_fifo_0                                                             |        SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized1 |         16 |          8 |       0 |    8 |     5 |      0 |      0 |          0 |
|                   transaction_fifo_0                                                         |        SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized2 |          8 |          7 |       0 |    1 |     5 |      0 |      0 |          0 |
|                 SI_REG                                                                       |                         SoC_auto_pc_0_axi_register_slice_v2_1_31_axi_register_slice |        114 |        114 |       0 |    0 |   112 |      0 |      0 |          0 |
|                   ar.ar_pipe                                                                 |                        SoC_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice |         48 |         48 |       0 |    0 |    42 |      0 |      0 |          0 |
|                   aw.aw_pipe                                                                 |                      SoC_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice_0 |         52 |         52 |       0 |    0 |    44 |      0 |      0 |          0 |
|                   b.b_pipe                                                                   |        SoC_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized1 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   r.r_pipe                                                                   |        SoC_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized2 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 WR.aw_channel_0                                                              |                         SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_aw_channel |         59 |         59 |       0 |    0 |    67 |      0 |      0 |          0 |
|                   (WR.aw_channel_0)                                                          |                         SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_aw_channel |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   aw_cmd_fsm_0                                                               |                         SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm |         14 |         14 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   cmd_translator_0                                                           |                     SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_cmd_translator |         45 |         45 |       0 |    0 |    57 |      0 |      0 |          0 |
|                     (cmd_translator_0)                                                       |                     SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_cmd_translator |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     incr_cmd_0                                                               |                           SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_incr_cmd |         24 |         24 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     wrap_cmd_0                                                               |                           SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_wrap_cmd |         22 |         22 |       0 |    0 |    35 |      0 |      0 |          0 |
|                 WR.b_channel_0                                                               |                          SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_b_channel |         30 |         24 |       0 |    6 |    17 |      0 |      0 |          0 |
|                   (WR.b_channel_0)                                                           |                          SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_b_channel |          8 |          8 |       0 |    0 |    13 |      0 |      0 |          0 |
|                   bid_fifo_0                                                                 |                        SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo |         16 |         12 |       0 |    4 |     2 |      0 |      0 |          0 |
|                   bresp_fifo_0                                                               |        SoC_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized0 |          6 |          4 |       0 |    2 |     2 |      0 |      0 |          0 |
|         m06_couplers                                                                         |                                                             m06_couplers_imp_V2G5LM |        473 |        433 |      40 |    0 |   476 |      0 |      0 |          0 |
|           auto_ds                                                                            |                                                                       SoC_auto_ds_1 |        473 |        433 |      40 |    0 |   476 |      0 |      0 |          0 |
|             inst                                                                             |                                      SoC_auto_ds_1_axi_dwidth_converter_v2_1_31_top |        473 |        433 |      40 |    0 |   476 |      0 |      0 |          0 |
|               gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                          |                            SoC_auto_ds_1_axi_dwidth_converter_v2_1_31_axi_downsizer |        473 |        433 |      40 |    0 |   476 |      0 |      0 |          0 |
|                 USE_READ.read_addr_inst                                                      |              SoC_auto_ds_1_axi_dwidth_converter_v2_1_31_a_downsizer__parameterized0 |        200 |        182 |      18 |    0 |   185 |      0 |      0 |          0 |
|                   (USE_READ.read_addr_inst)                                                  |              SoC_auto_ds_1_axi_dwidth_converter_v2_1_31_a_downsizer__parameterized0 |         88 |         88 |       0 |    0 |    97 |      0 |      0 |          0 |
|                   cmd_queue                                                                  |                       SoC_auto_ds_1_axi_data_fifo_v2_1_30_axic_fifo__parameterized0 |        112 |         94 |      18 |    0 |    88 |      0 |      0 |          0 |
|                     inst                                                                     |                        SoC_auto_ds_1_axi_data_fifo_v2_1_30_fifo_gen__parameterized0 |        112 |         94 |      18 |    0 |    88 |      0 |      0 |          0 |
|                       (inst)                                                                 |                        SoC_auto_ds_1_axi_data_fifo_v2_1_30_fifo_gen__parameterized0 |         68 |         68 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       fifo_gen_inst                                                          |                               SoC_auto_ds_1_fifo_generator_v13_2_10__parameterized0 |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                         inst_fifo_gen                                                        |                         SoC_auto_ds_1_fifo_generator_v13_2_10_synth__parameterized0 |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                           gconvfifo.rf                                                       |                                    SoC_auto_ds_1_fifo_generator_top__parameterized0 |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                             grf.rf                                                           |                                SoC_auto_ds_1_fifo_generator_ramfifo__parameterized0 |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.gl0.rd                                       |                                                            SoC_auto_ds_1_rd_logic_7 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                                 gr1.gr1_int.rfwft                                            |                                                            SoC_auto_ds_1_rd_fwft_13 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                                 grss.rsts                                                    |                                                 SoC_auto_ds_1_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 rpntr                                                        |                                                        SoC_auto_ds_1_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.gl0.wr                                       |                                                            SoC_auto_ds_1_wr_logic_8 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                                 gwss.wsts                                                    |                                                 SoC_auto_ds_1_wr_status_flags_ss_11 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 wpntr                                                        |                                                        SoC_auto_ds_1_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.mem                                          |                                              SoC_auto_ds_1_memory__parameterized0_9 |         18 |          0 |      18 |    0 |    52 |      0 |      0 |          0 |
|                                 (gntv_or_sync_fifo.mem)                                      |                                              SoC_auto_ds_1_memory__parameterized0_9 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |          0 |
|                                 gdm.dm_gen.dm                                                |                                               SoC_auto_ds_1_dmem__parameterized0_10 |         18 |          0 |      18 |    0 |    26 |      0 |      0 |          0 |
|                               rstblk                                                         |                                                     SoC_auto_ds_1_reset_blk_ramfifo |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                                 (rstblk)                                                     |                                                     SoC_auto_ds_1_reset_blk_ramfifo |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |                                                     SoC_auto_ds_1_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 USE_READ.read_data_inst                                                      |                              SoC_auto_ds_1_axi_dwidth_converter_v2_1_31_r_downsizer |         20 |         20 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 USE_WRITE.USE_SPLIT.write_resp_inst                                          |                              SoC_auto_ds_1_axi_dwidth_converter_v2_1_31_b_downsizer |         15 |         15 |       0 |    0 |    11 |      0 |      0 |          0 |
|                 USE_WRITE.write_addr_inst                                                    |                              SoC_auto_ds_1_axi_dwidth_converter_v2_1_31_a_downsizer |        212 |        190 |      22 |    0 |   232 |      0 |      0 |          0 |
|                   (USE_WRITE.write_addr_inst)                                                |                              SoC_auto_ds_1_axi_dwidth_converter_v2_1_31_a_downsizer |         89 |         89 |       0 |    0 |   100 |      0 |      0 |          0 |
|                   USE_B_CHANNEL.cmd_b_queue                                                  |                                       SoC_auto_ds_1_axi_data_fifo_v2_1_30_axic_fifo |         44 |         40 |       4 |    0 |    46 |      0 |      0 |          0 |
|                     inst                                                                     |                                        SoC_auto_ds_1_axi_data_fifo_v2_1_30_fifo_gen |         44 |         40 |       4 |    0 |    46 |      0 |      0 |          0 |
|                       (inst)                                                                 |                                        SoC_auto_ds_1_axi_data_fifo_v2_1_30_fifo_gen |         14 |         14 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       fifo_gen_inst                                                          |                                               SoC_auto_ds_1_fifo_generator_v13_2_10 |         30 |         26 |       4 |    0 |    46 |      0 |      0 |          0 |
|                         inst_fifo_gen                                                        |                                         SoC_auto_ds_1_fifo_generator_v13_2_10_synth |         30 |         26 |       4 |    0 |    46 |      0 |      0 |          0 |
|                           gconvfifo.rf                                                       |                                                    SoC_auto_ds_1_fifo_generator_top |         30 |         26 |       4 |    0 |    46 |      0 |      0 |          0 |
|                             grf.rf                                                           |                                                SoC_auto_ds_1_fifo_generator_ramfifo |         30 |         26 |       4 |    0 |    46 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.gl0.rd                                       |                                                            SoC_auto_ds_1_rd_logic_0 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                                 gr1.gr1_int.rfwft                                            |                                                             SoC_auto_ds_1_rd_fwft_4 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                                 grss.rsts                                                    |                                                  SoC_auto_ds_1_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 rpntr                                                        |                                                         SoC_auto_ds_1_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.gl0.wr                                       |                                                            SoC_auto_ds_1_wr_logic_1 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                                 gwss.wsts                                                    |                                                  SoC_auto_ds_1_wr_status_flags_ss_2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 wpntr                                                        |                                                         SoC_auto_ds_1_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.mem                                          |                                                                SoC_auto_ds_1_memory |          4 |          0 |       4 |    0 |    10 |      0 |      0 |          0 |
|                                 (gntv_or_sync_fifo.mem)                                      |                                                                SoC_auto_ds_1_memory |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                                 gdm.dm_gen.dm                                                |                                                                  SoC_auto_ds_1_dmem |          4 |          0 |       4 |    0 |     5 |      0 |      0 |          0 |
|                               rstblk                                                         |                                          SoC_auto_ds_1_reset_blk_ramfifo__xdcDup__1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                                 (rstblk)                                                     |                                          SoC_auto_ds_1_reset_blk_ramfifo__xdcDup__1 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |                                                  SoC_auto_ds_1_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   cmd_queue                                                                  |            SoC_auto_ds_1_axi_data_fifo_v2_1_30_axic_fifo__parameterized0__xdcDup__1 |         80 |         62 |      18 |    0 |    86 |      0 |      0 |          0 |
|                     inst                                                                     |             SoC_auto_ds_1_axi_data_fifo_v2_1_30_fifo_gen__parameterized0__xdcDup__1 |         80 |         62 |      18 |    0 |    86 |      0 |      0 |          0 |
|                       (inst)                                                                 |             SoC_auto_ds_1_axi_data_fifo_v2_1_30_fifo_gen__parameterized0__xdcDup__1 |         36 |         36 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       fifo_gen_inst                                                          |                    SoC_auto_ds_1_fifo_generator_v13_2_10__parameterized0__xdcDup__1 |         44 |         26 |      18 |    0 |    86 |      0 |      0 |          0 |
|                         inst_fifo_gen                                                        |              SoC_auto_ds_1_fifo_generator_v13_2_10_synth__parameterized0__xdcDup__1 |         44 |         26 |      18 |    0 |    86 |      0 |      0 |          0 |
|                           gconvfifo.rf                                                       |                         SoC_auto_ds_1_fifo_generator_top__parameterized0__xdcDup__1 |         44 |         26 |      18 |    0 |    86 |      0 |      0 |          0 |
|                             grf.rf                                                           |                     SoC_auto_ds_1_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         44 |         26 |      18 |    0 |    86 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.gl0.rd                                       |                                                              SoC_auto_ds_1_rd_logic |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                                 gr1.gr1_int.rfwft                                            |                                                               SoC_auto_ds_1_rd_fwft |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                                 grss.rsts                                                    |                                                    SoC_auto_ds_1_rd_status_flags_ss |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 rpntr                                                        |                                                           SoC_auto_ds_1_rd_bin_cntr |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.gl0.wr                                       |                                                              SoC_auto_ds_1_wr_logic |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                                 gwss.wsts                                                    |                                                    SoC_auto_ds_1_wr_status_flags_ss |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 wpntr                                                        |                                                           SoC_auto_ds_1_wr_bin_cntr |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                               gntv_or_sync_fifo.mem                                          |                                                SoC_auto_ds_1_memory__parameterized0 |         18 |          0 |      18 |    0 |    50 |      0 |      0 |          0 |
|                                 (gntv_or_sync_fifo.mem)                                      |                                                SoC_auto_ds_1_memory__parameterized0 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |          0 |
|                                 gdm.dm_gen.dm                                                |                                                  SoC_auto_ds_1_dmem__parameterized0 |         18 |          0 |      18 |    0 |    25 |      0 |      0 |          0 |
|                               rstblk                                                         |                                          SoC_auto_ds_1_reset_blk_ramfifo__xdcDup__2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                                 (rstblk)                                                     |                                          SoC_auto_ds_1_reset_blk_ramfifo__xdcDup__2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |                                                  SoC_auto_ds_1_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 USE_WRITE.write_data_inst                                                    |                              SoC_auto_ds_1_axi_dwidth_converter_v2_1_31_w_downsizer |         28 |         28 |       0 |    0 |    12 |      0 |      0 |          0 |
|         s00_couplers                                                                         |                                                             s00_couplers_imp_SBCJ3X |        354 |        221 |     132 |    1 |   959 |      2 |      1 |          0 |
|           s00_data_fifo                                                                      |                                                                 SoC_s00_data_fifo_0 |        354 |        221 |     132 |    1 |   959 |      2 |      1 |          0 |
|             inst                                                                             |                             SoC_s00_data_fifo_0_axi_data_fifo_v2_1_30_axi_data_fifo |        354 |        221 |     132 |    1 |   959 |      2 |      1 |          0 |
|               gen_fifo.fifo_gen_inst                                                         |                                         SoC_s00_data_fifo_0_fifo_generator_v13_2_10 |        354 |        221 |     132 |    1 |   959 |      2 |      1 |          0 |
|                 inst_fifo_gen                                                                |                                   SoC_s00_data_fifo_0_fifo_generator_v13_2_10_synth |        354 |        221 |     132 |    1 |   959 |      2 |      1 |          0 |
|                   (inst_fifo_gen)                                                            |                                   SoC_s00_data_fifo_0_fifo_generator_v13_2_10_synth |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                   gaxi_full_lite.gread_ch.grach2.axi_rach                                    |                                              SoC_s00_data_fifo_0_fifo_generator_top |        114 |         48 |      66 |    0 |   229 |      0 |      0 |          0 |
|                     grf.rf                                                                   |                                          SoC_s00_data_fifo_0_fifo_generator_ramfifo |        114 |         48 |      66 |    0 |   229 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.rd                                               |                                                     SoC_s00_data_fifo_0_rd_logic_15 |         20 |         20 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         gr1.gr1_int.rfwft                                                    |                                                      SoC_s00_data_fifo_0_rd_fwft_21 |         12 |         12 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         grss.rsts                                                            |                                           SoC_s00_data_fifo_0_rd_status_flags_ss_22 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         rpntr                                                                |                                                  SoC_s00_data_fifo_0_rd_bin_cntr_23 |          8 |          8 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.wr                                               |                                                     SoC_s00_data_fifo_0_wr_logic_16 |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gwss.wsts                                                            |                                           SoC_s00_data_fifo_0_wr_status_flags_ss_19 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         wpntr                                                                |                                                  SoC_s00_data_fifo_0_wr_bin_cntr_20 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.mem                                                  |                                                       SoC_s00_data_fifo_0_memory_17 |         81 |         15 |      66 |    0 |   188 |      0 |      0 |          0 |
|                         (gntv_or_sync_fifo.mem)                                              |                                                       SoC_s00_data_fifo_0_memory_17 |         15 |         15 |       0 |    0 |    94 |      0 |      0 |          0 |
|                         gdm.dm_gen.dm                                                        |                                                         SoC_s00_data_fifo_0_dmem_18 |         66 |          0 |      66 |    0 |    94 |      0 |      0 |          0 |
|                       rstblk                                                                 |                               SoC_s00_data_fifo_0_reset_blk_ramfifo__parameterized0 |          5 |          5 |       0 |    0 |     9 |      0 |      0 |          0 |
|                         (rstblk)                                                             |                               SoC_s00_data_fifo_0_reset_blk_ramfifo__parameterized0 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                  |                                            SoC_s00_data_fifo_0_xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice               |                                                   SoC_s00_data_fifo_0_axi_reg_slice |         10 |         10 |       0 |    0 |   105 |      0 |      0 |          0 |
|                     (gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice)           |                                                   SoC_s00_data_fifo_0_axi_reg_slice |          3 |          3 |       0 |    0 |    97 |      0 |      0 |          0 |
|                     rstblk                                                                   |                               SoC_s00_data_fifo_0_reset_blk_ramfifo__parameterized1 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                       (rstblk)                                                               |                               SoC_s00_data_fifo_0_reset_blk_ramfifo__parameterized1 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                               SoC_s00_data_fifo_0_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gaxi_full_lite.gread_ch.grdch2.axi_rdch                                    |                              SoC_s00_data_fifo_0_fifo_generator_top__parameterized1 |         60 |         59 |       0 |    1 |   134 |      1 |      0 |          0 |
|                     grf.rf                                                                   |                          SoC_s00_data_fifo_0_fifo_generator_ramfifo__parameterized1 |         60 |         59 |       0 |    1 |   134 |      1 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.rd                                               |                                      SoC_s00_data_fifo_0_rd_logic__parameterized0_3 |         19 |         19 |       0 |    0 |    28 |      0 |      0 |          0 |
|                         gr1.gr1_int.rfwft                                                    |                                      SoC_s00_data_fifo_0_rd_fwft__parameterized0_10 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         grss.rsts                                                            |                           SoC_s00_data_fifo_0_rd_status_flags_ss__parameterized0_11 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           (grss.rsts)                                                        |                           SoC_s00_data_fifo_0_rd_status_flags_ss__parameterized0_11 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           c1                                                                 |                                      SoC_s00_data_fifo_0_compare__parameterized0_13 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           c2                                                                 |                                      SoC_s00_data_fifo_0_compare__parameterized0_14 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         rpntr                                                                |                                  SoC_s00_data_fifo_0_rd_bin_cntr__parameterized0_12 |          7 |          7 |       0 |    0 |    18 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.wr                                               |                                      SoC_s00_data_fifo_0_wr_logic__parameterized0_4 |         32 |         32 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         gwss.wsts                                                            |                            SoC_s00_data_fifo_0_wr_status_flags_ss__parameterized0_6 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           (gwss.wsts)                                                        |                            SoC_s00_data_fifo_0_wr_status_flags_ss__parameterized0_6 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           c0                                                                 |                                       SoC_s00_data_fifo_0_compare__parameterized0_8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           c1                                                                 |                                       SoC_s00_data_fifo_0_compare__parameterized0_9 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         wpntr                                                                |                                   SoC_s00_data_fifo_0_wr_bin_cntr__parameterized0_7 |         27 |         27 |       0 |    0 |    18 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.mem                                                  |                                          SoC_s00_data_fifo_0_memory__parameterized1 |          4 |          3 |       0 |    1 |    74 |      1 |      0 |          0 |
|                         (gntv_or_sync_fifo.mem)                                              |                                          SoC_s00_data_fifo_0_memory__parameterized1 |          0 |          0 |       0 |    0 |    69 |      0 |      0 |          0 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                             |                              SoC_s00_data_fifo_0_blk_mem_gen_v8_4_8__parameterized1 |          4 |          3 |       0 |    1 |     5 |      1 |      0 |          0 |
|                           inst_blk_mem_gen                                                   |                        SoC_s00_data_fifo_0_blk_mem_gen_v8_4_8_synth__parameterized0 |          4 |          3 |       0 |    1 |     5 |      1 |      0 |          0 |
|                             gnbram.gnativebmg.native_blk_mem_gen                             |                                 SoC_s00_data_fifo_0_blk_mem_gen_top__parameterized0 |          4 |          3 |       0 |    1 |     5 |      1 |      0 |          0 |
|                               valid.cstr                                                     |                        SoC_s00_data_fifo_0_blk_mem_gen_generic_cstr__parameterized0 |          4 |          3 |       0 |    1 |     5 |      1 |      0 |          0 |
|                                 ramloop[0].ram.r                                             |                          SoC_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized1 |          4 |          3 |       0 |    1 |     5 |      1 |      0 |          0 |
|                                   (ramloop[0].ram.r)                                         |                          SoC_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized1 |          2 |          1 |       0 |    1 |     5 |      0 |      0 |          0 |
|                                   prim_noinit.ram                                            |                      SoC_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized0_5 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       rstblk                                                                 |                               SoC_s00_data_fifo_0_reset_blk_ramfifo__parameterized2 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         (rstblk)                                                             |                               SoC_s00_data_fifo_0_reset_blk_ramfifo__parameterized2 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst         |                                                SoC_s00_data_fifo_0_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                   gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                   |                                   SoC_s00_data_fifo_0_fifo_generator_top__xdcDup__1 |         97 |         31 |      66 |    0 |   229 |      0 |      0 |          0 |
|                     grf.rf                                                                   |                               SoC_s00_data_fifo_0_fifo_generator_ramfifo__xdcDup__1 |         97 |         31 |      66 |    0 |   229 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.rd                                               |                                                        SoC_s00_data_fifo_0_rd_logic |         17 |         17 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         gr1.gr1_int.rfwft                                                    |                                                         SoC_s00_data_fifo_0_rd_fwft |         10 |         10 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         grss.rsts                                                            |                                              SoC_s00_data_fifo_0_rd_status_flags_ss |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         rpntr                                                                |                                                     SoC_s00_data_fifo_0_rd_bin_cntr |          8 |          8 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.wr                                               |                                                        SoC_s00_data_fifo_0_wr_logic |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gwss.wsts                                                            |                                              SoC_s00_data_fifo_0_wr_status_flags_ss |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         wpntr                                                                |                                                     SoC_s00_data_fifo_0_wr_bin_cntr |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.mem                                                  |                                                          SoC_s00_data_fifo_0_memory |         66 |          0 |      66 |    0 |   188 |      0 |      0 |          0 |
|                         (gntv_or_sync_fifo.mem)                                              |                                                          SoC_s00_data_fifo_0_memory |          0 |          0 |       0 |    0 |    94 |      0 |      0 |          0 |
|                         gdm.dm_gen.dm                                                        |                                                            SoC_s00_data_fifo_0_dmem |         66 |          0 |      66 |    0 |    94 |      0 |      0 |          0 |
|                       rstblk                                                                 |                    SoC_s00_data_fifo_0_reset_blk_ramfifo__parameterized0__xdcDup__1 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |          0 |
|                         (rstblk)                                                             |                    SoC_s00_data_fifo_0_reset_blk_ramfifo__parameterized0__xdcDup__1 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                  |                                            SoC_s00_data_fifo_0_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice         |                                        SoC_s00_data_fifo_0_axi_reg_slice__xdcDup__1 |          8 |          8 |       0 |    0 |   105 |      0 |      0 |          0 |
|                     (gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice)     |                                        SoC_s00_data_fifo_0_axi_reg_slice__xdcDup__1 |          1 |          1 |       0 |    0 |    97 |      0 |      0 |          0 |
|                     rstblk                                                                   |                    SoC_s00_data_fifo_0_reset_blk_ramfifo__parameterized1__xdcDup__1 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                       (rstblk)                                                               |                    SoC_s00_data_fifo_0_reset_blk_ramfifo__parameterized1__xdcDup__1 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                            SoC_s00_data_fifo_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                   |                              SoC_s00_data_fifo_0_fifo_generator_top__parameterized0 |         55 |         55 |       0 |    0 |   133 |      1 |      1 |          0 |
|                     grf.rf                                                                   |                          SoC_s00_data_fifo_0_fifo_generator_ramfifo__parameterized0 |         55 |         55 |       0 |    0 |   133 |      1 |      1 |          0 |
|                       gntv_or_sync_fifo.gl0.rd                                               |                                        SoC_s00_data_fifo_0_rd_logic__parameterized0 |         18 |         18 |       0 |    0 |    28 |      0 |      0 |          0 |
|                         gr1.gr1_int.rfwft                                                    |                                         SoC_s00_data_fifo_0_rd_fwft__parameterized0 |         10 |         10 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         grss.rsts                                                            |                              SoC_s00_data_fifo_0_rd_status_flags_ss__parameterized0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           (grss.rsts)                                                        |                              SoC_s00_data_fifo_0_rd_status_flags_ss__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           c1                                                                 |                                       SoC_s00_data_fifo_0_compare__parameterized0_1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           c2                                                                 |                                       SoC_s00_data_fifo_0_compare__parameterized0_2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         rpntr                                                                |                                     SoC_s00_data_fifo_0_rd_bin_cntr__parameterized0 |          7 |          7 |       0 |    0 |    18 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.wr                                               |                                        SoC_s00_data_fifo_0_wr_logic__parameterized0 |         32 |         32 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         gwss.wsts                                                            |                              SoC_s00_data_fifo_0_wr_status_flags_ss__parameterized0 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           (gwss.wsts)                                                        |                              SoC_s00_data_fifo_0_wr_status_flags_ss__parameterized0 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           c0                                                                 |                                         SoC_s00_data_fifo_0_compare__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           c1                                                                 |                                       SoC_s00_data_fifo_0_compare__parameterized0_0 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         wpntr                                                                |                                     SoC_s00_data_fifo_0_wr_bin_cntr__parameterized0 |         27 |         27 |       0 |    0 |    18 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.mem                                                  |                                          SoC_s00_data_fifo_0_memory__parameterized0 |          0 |          0 |       0 |    0 |    73 |      1 |      1 |          0 |
|                         (gntv_or_sync_fifo.mem)                                              |                                          SoC_s00_data_fifo_0_memory__parameterized0 |          0 |          0 |       0 |    0 |    73 |      0 |      0 |          0 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                             |                                              SoC_s00_data_fifo_0_blk_mem_gen_v8_4_8 |          0 |          0 |       0 |    0 |     0 |      1 |      1 |          0 |
|                           inst_blk_mem_gen                                                   |                                        SoC_s00_data_fifo_0_blk_mem_gen_v8_4_8_synth |          0 |          0 |       0 |    0 |     0 |      1 |      1 |          0 |
|                             gnbram.gnativebmg.native_blk_mem_gen                             |                                                 SoC_s00_data_fifo_0_blk_mem_gen_top |          0 |          0 |       0 |    0 |     0 |      1 |      1 |          0 |
|                               valid.cstr                                                     |                                        SoC_s00_data_fifo_0_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |     0 |      1 |      1 |          0 |
|                                 ramloop[0].ram.r                                             |                                          SoC_s00_data_fifo_0_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|                                   prim_noinit.ram                                            |                                        SoC_s00_data_fifo_0_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|                                 ramloop[1].ram.r                                             |                          SoC_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                   prim_noinit.ram                                            |                        SoC_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       rstblk                                                                 |                    SoC_s00_data_fifo_0_reset_blk_ramfifo__parameterized2__xdcDup__1 |          6 |          6 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         (rstblk)                                                             |                    SoC_s00_data_fifo_0_reset_blk_ramfifo__parameterized2__xdcDup__1 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst         |                                             SoC_s00_data_fifo_0_xpm_cdc_sync_rst__2 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                   reset_gen_cc.rstblk_cc                                                     |                                               SoC_s00_data_fifo_0_reset_blk_ramfifo |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     (reset_gen_cc.rstblk_cc)                                                 |                                               SoC_s00_data_fifo_0_reset_blk_ramfifo |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                      |                                            SoC_s00_data_fifo_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         xbar                                                                                 |                                                                          SoC_xbar_0 |        413 |        413 |       0 |    0 |   134 |      0 |      0 |          0 |
|           inst                                                                               |                                        SoC_xbar_0_axi_crossbar_v2_1_32_axi_crossbar |        413 |        413 |       0 |    0 |   134 |      0 |      0 |          0 |
|             gen_sasd.crossbar_sasd_0                                                         |                                       SoC_xbar_0_axi_crossbar_v2_1_32_crossbar_sasd |        413 |        413 |       0 |    0 |   134 |      0 |      0 |          0 |
|               (gen_sasd.crossbar_sasd_0)                                                     |                                       SoC_xbar_0_axi_crossbar_v2_1_32_crossbar_sasd |        184 |        184 |       0 |    0 |    12 |      0 |      0 |          0 |
|               addr_arbiter_inst                                                              |                                   SoC_xbar_0_axi_crossbar_v2_1_32_addr_arbiter_sasd |        188 |        188 |       0 |    0 |   100 |      0 |      0 |          0 |
|               gen_decerr.decerr_slave_inst                                                   |                                        SoC_xbar_0_axi_crossbar_v2_1_32_decerr_slave |         37 |         37 |       0 |    0 |    17 |      0 |      0 |          0 |
|               splitter_ar                                                                    |                            SoC_xbar_0_axi_crossbar_v2_1_32_splitter__parameterized0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               splitter_aw                                                                    |                                            SoC_xbar_0_axi_crossbar_v2_1_32_splitter |          9 |          9 |       0 |    0 |     3 |      0 |      0 |          0 |
|       axi_riscv_atomics_wrapper_0                                                            |                                                   SoC_axi_riscv_atomics_wrapper_0_0 |       1475 |       1475 |       0 |    0 |   587 |      0 |      0 |          0 |
|         (axi_riscv_atomics_wrapper_0)                                                        |                                                   SoC_axi_riscv_atomics_wrapper_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         inst                                                                                 |                 SoC_axi_riscv_atomics_wrapper_0_0_axi_riscv_atomics_wrapper_verilog |       1475 |       1475 |       0 |    0 |   587 |      0 |      0 |          0 |
|           i_atomics                                                                          |                                 SoC_axi_riscv_atomics_wrapper_0_0_axi_riscv_atomics |       1475 |       1475 |       0 |    0 |   587 |      0 |      0 |          0 |
|             (i_atomics)                                                                      |                                 SoC_axi_riscv_atomics_wrapper_0_0_axi_riscv_atomics |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_amos                                                                           |                                    SoC_axi_riscv_atomics_wrapper_0_0_axi_riscv_amos |       1260 |       1260 |       0 |    0 |   299 |      0 |      0 |          0 |
|             i_lrsc                                                                           |                                    SoC_axi_riscv_atomics_wrapper_0_0_axi_riscv_lrsc |        216 |        216 |       0 |    0 |   288 |      0 |      0 |          0 |
|               (i_lrsc)                                                                       |                                    SoC_axi_riscv_atomics_wrapper_0_0_axi_riscv_lrsc |         28 |         28 |       0 |    0 |    64 |      0 |      0 |          0 |
|               i_art                                                                          |                                       SoC_axi_riscv_atomics_wrapper_0_0_axi_res_tbl |        188 |        188 |       0 |    0 |   224 |      0 |      0 |          0 |
|     processing_system7_0                                                                     |                                                          SoC_processing_system7_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       inst                                                                                   |               SoC_processing_system7_0_0_processing_system7_v5_5_processing_system7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     ram_offset_to_zero_0                                                                     |                                                          SoC_ram_offset_to_zero_0_0 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |          0 |
|       inst                                                                                   |                                       SoC_ram_offset_to_zero_0_0_ram_offset_to_zero |         10 |         10 |       0 |    0 |     0 |      0 |      0 |          0 |
|     util_vector_logic_2                                                                      |                                                           SoC_util_vector_logic_2_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     xlconcat_0                                                                               |                                                                    SoC_xlconcat_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


