<<<<<<< HEAD
<<<<<<< HEAD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3detect11001.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3Detect11001fall2021
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skillet/git/ECE433/lab3/lab3.srcs/sim_1/new/lab3detectUnitTB.v" into library xil_defaultlib
=======
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/projects/lab3/lab3.srcs/sources_1/new/lab3detect11001.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3Detect11001fall2021
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/projects/lab3/lab3.srcs/sim_1/new/lab3detectUnitTB.v" into library xil_defaultlib
>>>>>>> 053dff3e48178ff6e3e9bcf9cc3ca5e5d8fd6076
=======
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skillet/git/ECE433/lab3/lab3.srcs/sim_1/new/lab3detectUnitTB.v" into library xil_defaultlib
>>>>>>> parent of 053dff3... lab3 wip
INFO: [VRFC 10-311] analyzing module lab3detectUnitTB
