INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/impl/timing/dec_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
