
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	c0 13 00 20 81 16 00 00 65 48 00 00 55 16 00 00     ... ....eH..U...
  10:	55 16 00 00 55 16 00 00 55 16 00 00 00 00 00 00     U...U...U.......
	...
  2c:	69 13 00 00 55 16 00 00 00 00 00 00 15 13 00 00     i...U...........
  3c:	55 16 00 00                                         U...

00000040 <_irq_vector_table>:
  40:	19 14 00 00 19 14 00 00 19 14 00 00 19 14 00 00     ................
  50:	19 14 00 00 19 14 00 00 19 14 00 00 19 14 00 00     ................
  60:	19 14 00 00 19 14 00 00 19 14 00 00 19 14 00 00     ................
  70:	19 14 00 00 19 14 00 00 19 14 00 00 19 14 00 00     ................
  80:	19 14 00 00 19 14 00 00 19 14 00 00 19 14 00 00     ................
  90:	19 14 00 00 19 14 00 00 19 14 00 00 19 14 00 00     ................
  a0:	19 14 00 00 19 14 00 00 19 14 00 00 19 14 00 00     ................
  b0:	19 14 00 00 19 14 00 00 19 14 00 00 19 14 00 00     ................
  c0:	19 14 00 00 19 14 00 00 19 14 00 00 19 14 00 00     ................
  d0:	19 14 00 00 19 14 00 00 19 14 00 00 19 14 00 00     ................
  e0:	19 14 00 00 19 14 00 00 19 14 00 00 19 14 00 00     ................
  f0:	19 14 00 00 19 14 00 00 19 14 00 00 19 14 00 00     ................

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     110:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     114:	f000 b974 	b.w	400 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f806 	bl	130 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__udivmoddi4>:
     130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     134:	9e08      	ldr	r6, [sp, #32]
     136:	460d      	mov	r5, r1
     138:	4604      	mov	r4, r0
     13a:	4688      	mov	r8, r1
     13c:	2b00      	cmp	r3, #0
     13e:	d14d      	bne.n	1dc <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x6f>
     140:	428a      	cmp	r2, r1
     142:	4694      	mov	ip, r2
     144:	d968      	bls.n	218 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xab>
     146:	fab2 f282 	clz	r2, r2
     14a:	b152      	cbz	r2, 162 <CONFIG_IDLE_STACK_SIZE+0x22>
     14c:	fa01 f302 	lsl.w	r3, r1, r2
     150:	f1c2 0120 	rsb	r1, r2, #32
     154:	fa20 f101 	lsr.w	r1, r0, r1
     158:	fa0c fc02 	lsl.w	ip, ip, r2
     15c:	ea41 0803 	orr.w	r8, r1, r3
     160:	4094      	lsls	r4, r2
     162:	ea4f 451c 	mov.w	r5, ip, lsr #16
     166:	0c21      	lsrs	r1, r4, #16
     168:	fbb8 fef5 	udiv	lr, r8, r5
     16c:	fa1f f78c 	uxth.w	r7, ip
     170:	fb05 831e 	mls	r3, r5, lr, r8
     174:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
     178:	fb0e f107 	mul.w	r1, lr, r7
     17c:	4299      	cmp	r1, r3
     17e:	d90b      	bls.n	198 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2b>
     180:	eb1c 0303 	adds.w	r3, ip, r3
     184:	f10e 30ff 	add.w	r0, lr, #4294967295	; 0xffffffff
     188:	f080 811e 	bcs.w	3c8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x25b>
     18c:	4299      	cmp	r1, r3
     18e:	f240 811b 	bls.w	3c8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x25b>
     192:	f1ae 0e02 	sub.w	lr, lr, #2
     196:	4463      	add	r3, ip
     198:	1a5b      	subs	r3, r3, r1
     19a:	b2a4      	uxth	r4, r4
     19c:	fbb3 f0f5 	udiv	r0, r3, r5
     1a0:	fb05 3310 	mls	r3, r5, r0, r3
     1a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1a8:	fb00 f707 	mul.w	r7, r0, r7
     1ac:	42a7      	cmp	r7, r4
     1ae:	d90a      	bls.n	1c6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x59>
     1b0:	eb1c 0404 	adds.w	r4, ip, r4
     1b4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
     1b8:	f080 8108 	bcs.w	3cc <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x25f>
     1bc:	42a7      	cmp	r7, r4
     1be:	f240 8105 	bls.w	3cc <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x25f>
     1c2:	4464      	add	r4, ip
     1c4:	3802      	subs	r0, #2
     1c6:	1be4      	subs	r4, r4, r7
     1c8:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     1cc:	2100      	movs	r1, #0
     1ce:	b11e      	cbz	r6, 1d8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x6b>
     1d0:	40d4      	lsrs	r4, r2
     1d2:	2300      	movs	r3, #0
     1d4:	e9c6 4300 	strd	r4, r3, [r6]
     1d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     1dc:	428b      	cmp	r3, r1
     1de:	d908      	bls.n	1f2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x85>
     1e0:	2e00      	cmp	r6, #0
     1e2:	f000 80ee 	beq.w	3c2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x255>
     1e6:	2100      	movs	r1, #0
     1e8:	e9c6 0500 	strd	r0, r5, [r6]
     1ec:	4608      	mov	r0, r1
     1ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     1f2:	fab3 f183 	clz	r1, r3
     1f6:	2900      	cmp	r1, #0
     1f8:	d14a      	bne.n	290 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x123>
     1fa:	42ab      	cmp	r3, r5
     1fc:	d302      	bcc.n	204 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x97>
     1fe:	4282      	cmp	r2, r0
     200:	f200 80f9 	bhi.w	3f6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x289>
     204:	1a84      	subs	r4, r0, r2
     206:	eb65 0303 	sbc.w	r3, r5, r3
     20a:	2001      	movs	r0, #1
     20c:	4698      	mov	r8, r3
     20e:	2e00      	cmp	r6, #0
     210:	d0e2      	beq.n	1d8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x6b>
     212:	e9c6 4800 	strd	r4, r8, [r6]
     216:	e7df      	b.n	1d8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x6b>
     218:	b902      	cbnz	r2, 21c <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xaf>
     21a:	deff      	udf	#255	; 0xff
     21c:	fab2 f282 	clz	r2, r2
     220:	2a00      	cmp	r2, #0
     222:	f040 8091 	bne.w	348 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1db>
     226:	eba1 050c 	sub.w	r5, r1, ip
     22a:	ea4f 471c 	mov.w	r7, ip, lsr #16
     22e:	fa1f fe8c 	uxth.w	lr, ip
     232:	2101      	movs	r1, #1
     234:	fbb5 f3f7 	udiv	r3, r5, r7
     238:	fb07 5013 	mls	r0, r7, r3, r5
     23c:	0c25      	lsrs	r5, r4, #16
     23e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
     242:	fb0e f003 	mul.w	r0, lr, r3
     246:	42a8      	cmp	r0, r5
     248:	d908      	bls.n	25c <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xef>
     24a:	eb1c 0505 	adds.w	r5, ip, r5
     24e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
     252:	d202      	bcs.n	25a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xed>
     254:	42a8      	cmp	r0, r5
     256:	f200 80cb 	bhi.w	3f0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x283>
     25a:	4643      	mov	r3, r8
     25c:	1a2d      	subs	r5, r5, r0
     25e:	b2a4      	uxth	r4, r4
     260:	fbb5 f0f7 	udiv	r0, r5, r7
     264:	fb07 5510 	mls	r5, r7, r0, r5
     268:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
     26c:	fb0e fe00 	mul.w	lr, lr, r0
     270:	45a6      	cmp	lr, r4
     272:	d908      	bls.n	286 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x119>
     274:	eb1c 0404 	adds.w	r4, ip, r4
     278:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
     27c:	d202      	bcs.n	284 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x117>
     27e:	45a6      	cmp	lr, r4
     280:	f200 80bb 	bhi.w	3fa <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x28d>
     284:	4628      	mov	r0, r5
     286:	eba4 040e 	sub.w	r4, r4, lr
     28a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
     28e:	e79e      	b.n	1ce <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x61>
     290:	f1c1 0720 	rsb	r7, r1, #32
     294:	408b      	lsls	r3, r1
     296:	fa22 fc07 	lsr.w	ip, r2, r7
     29a:	ea4c 0c03 	orr.w	ip, ip, r3
     29e:	fa20 f407 	lsr.w	r4, r0, r7
     2a2:	fa05 f301 	lsl.w	r3, r5, r1
     2a6:	431c      	orrs	r4, r3
     2a8:	40fd      	lsrs	r5, r7
     2aa:	ea4f 491c 	mov.w	r9, ip, lsr #16
     2ae:	fa00 f301 	lsl.w	r3, r0, r1
     2b2:	fbb5 f8f9 	udiv	r8, r5, r9
     2b6:	0c20      	lsrs	r0, r4, #16
     2b8:	fa1f fe8c 	uxth.w	lr, ip
     2bc:	fb09 5518 	mls	r5, r9, r8, r5
     2c0:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
     2c4:	fb08 f00e 	mul.w	r0, r8, lr
     2c8:	42a8      	cmp	r0, r5
     2ca:	fa02 f201 	lsl.w	r2, r2, r1
     2ce:	d90b      	bls.n	2e8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x17b>
     2d0:	eb1c 0505 	adds.w	r5, ip, r5
     2d4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
     2d8:	f080 8088 	bcs.w	3ec <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x27f>
     2dc:	42a8      	cmp	r0, r5
     2de:	f240 8085 	bls.w	3ec <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x27f>
     2e2:	f1a8 0802 	sub.w	r8, r8, #2
     2e6:	4465      	add	r5, ip
     2e8:	1a2d      	subs	r5, r5, r0
     2ea:	b2a4      	uxth	r4, r4
     2ec:	fbb5 f0f9 	udiv	r0, r5, r9
     2f0:	fb09 5510 	mls	r5, r9, r0, r5
     2f4:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
     2f8:	fb00 fe0e 	mul.w	lr, r0, lr
     2fc:	45ae      	cmp	lr, r5
     2fe:	d908      	bls.n	312 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1a5>
     300:	eb1c 0505 	adds.w	r5, ip, r5
     304:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
     308:	d26c      	bcs.n	3e4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x277>
     30a:	45ae      	cmp	lr, r5
     30c:	d96a      	bls.n	3e4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x277>
     30e:	3802      	subs	r0, #2
     310:	4465      	add	r5, ip
     312:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
     316:	fba0 9402 	umull	r9, r4, r0, r2
     31a:	eba5 050e 	sub.w	r5, r5, lr
     31e:	42a5      	cmp	r5, r4
     320:	46c8      	mov	r8, r9
     322:	46a6      	mov	lr, r4
     324:	d356      	bcc.n	3d4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x267>
     326:	d053      	beq.n	3d0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x263>
     328:	b15e      	cbz	r6, 342 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1d5>
     32a:	ebb3 0208 	subs.w	r2, r3, r8
     32e:	eb65 050e 	sbc.w	r5, r5, lr
     332:	fa05 f707 	lsl.w	r7, r5, r7
     336:	fa22 f301 	lsr.w	r3, r2, r1
     33a:	40cd      	lsrs	r5, r1
     33c:	431f      	orrs	r7, r3
     33e:	e9c6 7500 	strd	r7, r5, [r6]
     342:	2100      	movs	r1, #0
     344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     348:	f1c2 0320 	rsb	r3, r2, #32
     34c:	fa20 f103 	lsr.w	r1, r0, r3
     350:	fa0c fc02 	lsl.w	ip, ip, r2
     354:	fa25 f303 	lsr.w	r3, r5, r3
     358:	4095      	lsls	r5, r2
     35a:	430d      	orrs	r5, r1
     35c:	ea4f 471c 	mov.w	r7, ip, lsr #16
     360:	fa1f fe8c 	uxth.w	lr, ip
     364:	fbb3 f1f7 	udiv	r1, r3, r7
     368:	fb07 3011 	mls	r0, r7, r1, r3
     36c:	0c2b      	lsrs	r3, r5, #16
     36e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
     372:	fb01 f00e 	mul.w	r0, r1, lr
     376:	4298      	cmp	r0, r3
     378:	fa04 f402 	lsl.w	r4, r4, r2
     37c:	d908      	bls.n	390 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x223>
     37e:	eb1c 0303 	adds.w	r3, ip, r3
     382:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
     386:	d22f      	bcs.n	3e8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x27b>
     388:	4298      	cmp	r0, r3
     38a:	d92d      	bls.n	3e8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x27b>
     38c:	3902      	subs	r1, #2
     38e:	4463      	add	r3, ip
     390:	1a1b      	subs	r3, r3, r0
     392:	b2ad      	uxth	r5, r5
     394:	fbb3 f0f7 	udiv	r0, r3, r7
     398:	fb07 3310 	mls	r3, r7, r0, r3
     39c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     3a0:	fb00 f30e 	mul.w	r3, r0, lr
     3a4:	42ab      	cmp	r3, r5
     3a6:	d908      	bls.n	3ba <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x24d>
     3a8:	eb1c 0505 	adds.w	r5, ip, r5
     3ac:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
     3b0:	d216      	bcs.n	3e0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x273>
     3b2:	42ab      	cmp	r3, r5
     3b4:	d914      	bls.n	3e0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x273>
     3b6:	3802      	subs	r0, #2
     3b8:	4465      	add	r5, ip
     3ba:	1aed      	subs	r5, r5, r3
     3bc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     3c0:	e738      	b.n	234 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xc7>
     3c2:	4631      	mov	r1, r6
     3c4:	4630      	mov	r0, r6
     3c6:	e707      	b.n	1d8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x6b>
     3c8:	4686      	mov	lr, r0
     3ca:	e6e5      	b.n	198 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2b>
     3cc:	4618      	mov	r0, r3
     3ce:	e6fa      	b.n	1c6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x59>
     3d0:	454b      	cmp	r3, r9
     3d2:	d2a9      	bcs.n	328 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1bb>
     3d4:	ebb9 0802 	subs.w	r8, r9, r2
     3d8:	eb64 0e0c 	sbc.w	lr, r4, ip
     3dc:	3801      	subs	r0, #1
     3de:	e7a3      	b.n	328 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1bb>
     3e0:	4640      	mov	r0, r8
     3e2:	e7ea      	b.n	3ba <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x24d>
     3e4:	4620      	mov	r0, r4
     3e6:	e794      	b.n	312 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1a5>
     3e8:	4641      	mov	r1, r8
     3ea:	e7d1      	b.n	390 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x223>
     3ec:	46d0      	mov	r8, sl
     3ee:	e77b      	b.n	2e8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x17b>
     3f0:	3b02      	subs	r3, #2
     3f2:	4465      	add	r5, ip
     3f4:	e732      	b.n	25c <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xef>
     3f6:	4608      	mov	r0, r1
     3f8:	e709      	b.n	20e <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xa1>
     3fa:	4464      	add	r4, ip
     3fc:	3802      	subs	r0, #2
     3fe:	e742      	b.n	286 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x119>

00000400 <__aeabi_idiv0>:
     400:	4770      	bx	lr
     402:	bf00      	nop

00000404 <main>:
#include <zephyr.h>
#include <sys/printk.h>

void main(void)
{
	printk("Hello World! %s\n", CONFIG_BOARD);
     404:	4901      	ldr	r1, [pc, #4]	; (40c <main+0x8>)
     406:	4802      	ldr	r0, [pc, #8]	; (410 <main+0xc>)
     408:	f004 b8ff 	b.w	460a <printk>
     40c:	0000549c 	.word	0x0000549c
     410:	000054b0 	.word	0x000054b0

00000414 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     414:	680b      	ldr	r3, [r1, #0]
     416:	3301      	adds	r3, #1
     418:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     41a:	4b01      	ldr	r3, [pc, #4]	; (420 <char_out+0xc>)
     41c:	681b      	ldr	r3, [r3, #0]
     41e:	4718      	bx	r3
     420:	20000000 	.word	0x20000000

00000424 <__printk_hook_install>:
	_char_out = fn;
     424:	4b01      	ldr	r3, [pc, #4]	; (42c <__printk_hook_install+0x8>)
     426:	6018      	str	r0, [r3, #0]
}
     428:	4770      	bx	lr
     42a:	bf00      	nop
     42c:	20000000 	.word	0x20000000

00000430 <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
     430:	b507      	push	{r0, r1, r2, lr}
     432:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
     434:	2100      	movs	r1, #0
{
     436:	4602      	mov	r2, r0
		struct out_context ctx = { 0 };
     438:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
     43a:	4803      	ldr	r0, [pc, #12]	; (448 <vprintk+0x18>)
     43c:	a901      	add	r1, sp, #4
     43e:	f000 f8e5 	bl	60c <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     442:	b003      	add	sp, #12
     444:	f85d fb04 	ldr.w	pc, [sp], #4
     448:	00000415 	.word	0x00000415

0000044c <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     44c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     450:	f8b0 9018 	ldrh.w	r9, [r0, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     454:	f019 0808 	ands.w	r8, r9, #8
{
     458:	4604      	mov	r4, r0
     45a:	4693      	mov	fp, r2
	if (processing) {
     45c:	d00d      	beq.n	47a <process_event+0x2e>
		if (evt == EVT_COMPLETE) {
     45e:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     460:	bf0c      	ite	eq
     462:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     466:	f049 0920 	orrne.w	r9, r9, #32
     46a:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     46e:	f38b 8811 	msr	BASEPRI, fp
     472:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     476:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     47a:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
     47e:	2902      	cmp	r1, #2
     480:	d107      	bne.n	492 <process_event+0x46>
			evt = process_recheck(mgr);
     482:	4620      	mov	r0, r4
     484:	f004 f8ce 	bl	4624 <process_recheck>
		if (evt == EVT_NOP) {
     488:	2800      	cmp	r0, #0
     48a:	d0f0      	beq.n	46e <process_event+0x22>
		if (evt == EVT_COMPLETE) {
     48c:	2801      	cmp	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     48e:	8b23      	ldrh	r3, [r4, #24]
		if (evt == EVT_COMPLETE) {
     490:	d14e      	bne.n	530 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x48>
			res = mgr->last_res;
     492:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     494:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     496:	2f00      	cmp	r7, #0
     498:	da15      	bge.n	4c6 <process_event+0x7a>
		*clients = mgr->clients;
     49a:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     49c:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
     4a0:	e9c4 8800 	strd	r8, r8, [r4]
     4a4:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
     4a8:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
     4aa:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     4ac:	8b21      	ldrh	r1, [r4, #24]
     4ae:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     4b2:	45ca      	cmp	sl, r9
     4b4:	d002      	beq.n	4bc <process_event+0x70>
		if (do_monitors
     4b6:	68a3      	ldr	r3, [r4, #8]
     4b8:	2b00      	cmp	r3, #0
     4ba:	d15a      	bne.n	572 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8a>
		    || !sys_slist_is_empty(&clients)
     4bc:	b90d      	cbnz	r5, 4c2 <process_event+0x76>
		    || (transit != NULL)) {
     4be:	2e00      	cmp	r6, #0
     4c0:	d071      	beq.n	5a6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xbe>
     4c2:	2300      	movs	r3, #0
     4c4:	e056      	b.n	574 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8c>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     4c6:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     4ca:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     4cc:	2a01      	cmp	r2, #1
     4ce:	d81e      	bhi.n	50e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x26>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4d0:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     4d4:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     4d6:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4d8:	b289      	uxth	r1, r1
     4da:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     4de:	d10a      	bne.n	4f6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xe>
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     4e0:	b13d      	cbz	r5, 4f2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa>
     4e2:	8b63      	ldrh	r3, [r4, #26]
     4e4:	462a      	mov	r2, r5

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
     4e6:	6812      	ldr	r2, [r2, #0]
				mgr->refs += 1U;
     4e8:	3301      	adds	r3, #1
     4ea:	b29b      	uxth	r3, r3
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     4ec:	2a00      	cmp	r2, #0
     4ee:	d1fa      	bne.n	4e6 <process_event+0x9a>
     4f0:	8363      	strh	r3, [r4, #26]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4f2:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     4f6:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     4f8:	4620      	mov	r0, r4
     4fa:	f004 f893 	bl	4624 <process_recheck>
     4fe:	4606      	mov	r6, r0
     500:	2800      	cmp	r0, #0
     502:	d0d3      	beq.n	4ac <process_event+0x60>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     504:	8b23      	ldrh	r3, [r4, #24]
     506:	f043 0320 	orr.w	r3, r3, #32
     50a:	8323      	strh	r3, [r4, #24]
     50c:	e7cd      	b.n	4aa <process_event+0x5e>
	} else if (state == ONOFF_STATE_TO_OFF) {
     50e:	2b04      	cmp	r3, #4
     510:	d10c      	bne.n	52c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x44>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     512:	f021 0107 	bic.w	r1, r1, #7
     516:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
     518:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     51a:	4620      	mov	r0, r4
     51c:	f004 f882 	bl	4624 <process_recheck>
     520:	4605      	mov	r5, r0
     522:	2800      	cmp	r0, #0
     524:	d0c1      	beq.n	4aa <process_event+0x5e>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     526:	f041 0120 	orr.w	r1, r1, #32
     52a:	8321      	strh	r1, [r4, #24]
     52c:	2500      	movs	r5, #0
     52e:	e7bc      	b.n	4aa <process_event+0x5e>
		} else if (evt == EVT_START) {
     530:	2803      	cmp	r0, #3
     532:	d109      	bne.n	548 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x60>
			transit = mgr->transitions->start;
     534:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     536:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
     53a:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     53c:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
     540:	8323      	strh	r3, [r4, #24]
}
     542:	2500      	movs	r5, #0
		res = 0;
     544:	462f      	mov	r7, r5
     546:	e7b1      	b.n	4ac <process_event+0x60>
		} else if (evt == EVT_STOP) {
     548:	2804      	cmp	r0, #4
     54a:	d106      	bne.n	55a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x72>
			transit = mgr->transitions->stop;
     54c:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     54e:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
     552:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     554:	f043 0304 	orr.w	r3, r3, #4
     558:	e7f2      	b.n	540 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x58>
		} else if (evt == EVT_RESET) {
     55a:	2805      	cmp	r0, #5
     55c:	d106      	bne.n	56c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x84>
			transit = mgr->transitions->reset;
     55e:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     560:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
     564:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     566:	f043 0305 	orr.w	r3, r3, #5
     56a:	e7e9      	b.n	540 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x58>
     56c:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
     56e:	462e      	mov	r6, r5
     570:	e7e8      	b.n	544 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x5c>
				   && !sys_slist_is_empty(&mgr->monitors);
     572:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     574:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     578:	8321      	strh	r1, [r4, #24]
     57a:	f38b 8811 	msr	BASEPRI, fp
     57e:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     582:	b9fb      	cbnz	r3, 5c4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xdc>
	while (!sys_slist_is_empty(list)) {
     584:	bb85      	cbnz	r5, 5e8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x100>
			if (transit != NULL) {
     586:	b116      	cbz	r6, 58e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa6>
				transit(mgr, transition_complete);
     588:	491f      	ldr	r1, [pc, #124]	; (608 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x120>)
     58a:	4620      	mov	r0, r4
     58c:	47b0      	blx	r6
	__asm__ volatile(
     58e:	f04f 0320 	mov.w	r3, #32
     592:	f3ef 8b11 	mrs	fp, BASEPRI
     596:	f383 8812 	msr	BASEPRI_MAX, r3
     59a:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     59e:	8b23      	ldrh	r3, [r4, #24]
     5a0:	f023 0308 	bic.w	r3, r3, #8
     5a4:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     5a6:	8b23      	ldrh	r3, [r4, #24]
     5a8:	06da      	lsls	r2, r3, #27
     5aa:	d525      	bpl.n	5f8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x110>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     5ac:	f023 0310 	bic.w	r3, r3, #16
     5b0:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     5b2:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     5b4:	f8b4 9018 	ldrh.w	r9, [r4, #24]
     5b8:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
     5bc:	2900      	cmp	r1, #0
     5be:	f47f af5e 	bne.w	47e <process_event+0x32>
out:
     5c2:	e754      	b.n	46e <process_event+0x22>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     5c4:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     5c6:	2900      	cmp	r1, #0
     5c8:	d0dc      	beq.n	584 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9c>
	return node->next;
     5ca:	f8d1 9000 	ldr.w	r9, [r1]
		mon->callback(mgr, mon, state, res);
     5ce:	f8d1 b004 	ldr.w	fp, [r1, #4]
     5d2:	463b      	mov	r3, r7
     5d4:	4652      	mov	r2, sl
     5d6:	4620      	mov	r0, r4
     5d8:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     5da:	f1b9 0f00 	cmp.w	r9, #0
     5de:	d0d1      	beq.n	584 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9c>
     5e0:	4649      	mov	r1, r9
     5e2:	f8d9 9000 	ldr.w	r9, [r9]
     5e6:	e7f2      	b.n	5ce <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xe6>
     5e8:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
     5ea:	463b      	mov	r3, r7
     5ec:	4652      	mov	r2, sl
     5ee:	4620      	mov	r0, r4
     5f0:	682d      	ldr	r5, [r5, #0]
     5f2:	f004 f833 	bl	465c <notify_one>
     5f6:	e7c5      	b.n	584 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9c>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     5f8:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     5fc:	bf1e      	ittt	ne
     5fe:	f023 0320 	bicne.w	r3, r3, #32
     602:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
     604:	2102      	movne	r1, #2
     606:	e7d5      	b.n	5b4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xcc>
     608:	00004689 	.word	0x00004689

0000060c <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     60c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     610:	b091      	sub	sp, #68	; 0x44
     612:	468b      	mov	fp, r1
     614:	9002      	str	r0, [sp, #8]
     616:	4692      	mov	sl, r2
     618:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     61a:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     61c:	f89a 0000 	ldrb.w	r0, [sl]
     620:	b908      	cbnz	r0, 626 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
     622:	4628      	mov	r0, r5
     624:	e35f      	b.n	ce6 <CONFIG_ISR_STACK_SIZE+0x4e6>
		if (*fp != '%') {
     626:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
     628:	f10a 0701 	add.w	r7, sl, #1
		if (*fp != '%') {
     62c:	d007      	beq.n	63e <cbvprintf+0x32>
			OUTC('%');
     62e:	9b02      	ldr	r3, [sp, #8]
     630:	4659      	mov	r1, fp
     632:	4798      	blx	r3
     634:	2800      	cmp	r0, #0
     636:	f2c0 8356 	blt.w	ce6 <CONFIG_ISR_STACK_SIZE+0x4e6>
     63a:	3501      	adds	r5, #1
			break;
     63c:	e212      	b.n	a64 <CONFIG_ISR_STACK_SIZE+0x264>
		} state = {
     63e:	2218      	movs	r2, #24
     640:	2100      	movs	r1, #0
     642:	a80a      	add	r0, sp, #40	; 0x28
     644:	f004 f93a 	bl	48bc <memset>
	if (*sp == '%') {
     648:	f89a 3001 	ldrb.w	r3, [sl, #1]
     64c:	2b25      	cmp	r3, #37	; 0x25
     64e:	d078      	beq.n	742 <cbvprintf+0x136>
     650:	2200      	movs	r2, #0
     652:	4610      	mov	r0, r2
     654:	4696      	mov	lr, r2
     656:	4694      	mov	ip, r2
     658:	4616      	mov	r6, r2
     65a:	4639      	mov	r1, r7
		switch (*sp) {
     65c:	f817 3b01 	ldrb.w	r3, [r7], #1
     660:	2b2b      	cmp	r3, #43	; 0x2b
     662:	f000 809d 	beq.w	7a0 <cbvprintf+0x194>
     666:	f200 8094 	bhi.w	792 <cbvprintf+0x186>
     66a:	2b20      	cmp	r3, #32
     66c:	f000 809b 	beq.w	7a6 <cbvprintf+0x19a>
     670:	2b23      	cmp	r3, #35	; 0x23
     672:	f000 809b 	beq.w	7ac <cbvprintf+0x1a0>
     676:	b12e      	cbz	r6, 684 <cbvprintf+0x78>
     678:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     67c:	f046 0604 	orr.w	r6, r6, #4
     680:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     684:	f1bc 0f00 	cmp.w	ip, #0
     688:	d005      	beq.n	696 <cbvprintf+0x8a>
     68a:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     68e:	f046 0608 	orr.w	r6, r6, #8
     692:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     696:	f1be 0f00 	cmp.w	lr, #0
     69a:	d005      	beq.n	6a8 <cbvprintf+0x9c>
     69c:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     6a0:	f046 0610 	orr.w	r6, r6, #16
     6a4:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     6a8:	b128      	cbz	r0, 6b6 <cbvprintf+0xaa>
     6aa:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     6ae:	f040 0020 	orr.w	r0, r0, #32
     6b2:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     6b6:	b12a      	cbz	r2, 6c4 <cbvprintf+0xb8>
     6b8:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     6bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     6c0:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
     6c4:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     6c8:	f002 0044 	and.w	r0, r2, #68	; 0x44
     6cc:	2844      	cmp	r0, #68	; 0x44
     6ce:	d103      	bne.n	6d8 <cbvprintf+0xcc>
		conv->flag_zero = false;
     6d0:	f36f 1286 	bfc	r2, #6, #1
     6d4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
     6d8:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     6dc:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
     6de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     6e2:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     6e6:	d17b      	bne.n	7e0 <cbvprintf+0x1d4>
		conv->width_star = true;
     6e8:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     6ec:	f042 0201 	orr.w	r2, r2, #1
			++sp;
     6f0:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
     6f2:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
     6f6:	781a      	ldrb	r2, [r3, #0]
     6f8:	2a2e      	cmp	r2, #46	; 0x2e
     6fa:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     6fe:	bf0c      	ite	eq
     700:	2101      	moveq	r1, #1
     702:	2100      	movne	r1, #0
     704:	f361 0241 	bfi	r2, r1, #1, #1
     708:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
     70c:	d174      	bne.n	7f8 <cbvprintf+0x1ec>
	if (*sp == '*') {
     70e:	785a      	ldrb	r2, [r3, #1]
     710:	2a2a      	cmp	r2, #42	; 0x2a
     712:	d06a      	beq.n	7ea <cbvprintf+0x1de>
	++sp;
     714:	3301      	adds	r3, #1
	size_t val = 0;
     716:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
     718:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     71a:	4618      	mov	r0, r3
     71c:	f810 2b01 	ldrb.w	r2, [r0], #1
     720:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     724:	2f09      	cmp	r7, #9
     726:	f240 808e 	bls.w	846 <CONFIG_ISR_STACK_SIZE+0x46>
	conv->unsupported |= ((conv->prec_value < 0)
     72a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
     72e:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
     730:	f3c2 0040 	ubfx	r0, r2, #1, #1
     734:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
     738:	f361 0241 	bfi	r2, r1, #1, #1
     73c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     740:	e05a      	b.n	7f8 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
     742:	f10a 0702 	add.w	r7, sl, #2
     746:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
     74a:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     74e:	07d9      	lsls	r1, r3, #31
     750:	f140 8149 	bpl.w	9e6 <CONFIG_ISR_STACK_SIZE+0x1e6>
			width = va_arg(ap, int);
     754:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
     758:	f1b9 0f00 	cmp.w	r9, #0
     75c:	da07      	bge.n	76e <cbvprintf+0x162>
				conv->flag_dash = true;
     75e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     762:	f042 0204 	orr.w	r2, r2, #4
     766:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
     76a:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
     76e:	075a      	lsls	r2, r3, #29
     770:	f140 8142 	bpl.w	9f8 <CONFIG_ISR_STACK_SIZE+0x1f8>
			int arg = va_arg(ap, int);
     774:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
     778:	f1b8 0f00 	cmp.w	r8, #0
     77c:	f280 8141 	bge.w	a02 <CONFIG_ISR_STACK_SIZE+0x202>
				conv->prec_present = false;
     780:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     784:	f36f 0341 	bfc	r3, #1, #1
     788:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
     78c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
     790:	e137      	b.n	a02 <CONFIG_ISR_STACK_SIZE+0x202>
		switch (*sp) {
     792:	2b2d      	cmp	r3, #45	; 0x2d
     794:	d00c      	beq.n	7b0 <cbvprintf+0x1a4>
     796:	2b30      	cmp	r3, #48	; 0x30
     798:	f47f af6d 	bne.w	676 <cbvprintf+0x6a>
			conv->flag_zero = true;
     79c:	2201      	movs	r2, #1
	} while (loop);
     79e:	e75c      	b.n	65a <cbvprintf+0x4e>
			conv->flag_plus = true;
     7a0:	f04f 0c01 	mov.w	ip, #1
     7a4:	e759      	b.n	65a <cbvprintf+0x4e>
			conv->flag_space = true;
     7a6:	f04f 0e01 	mov.w	lr, #1
     7aa:	e756      	b.n	65a <cbvprintf+0x4e>
			conv->flag_hash = true;
     7ac:	2001      	movs	r0, #1
     7ae:	e754      	b.n	65a <cbvprintf+0x4e>
		switch (*sp) {
     7b0:	2601      	movs	r6, #1
     7b2:	e752      	b.n	65a <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
     7b4:	fb0c 0202 	mla	r2, ip, r2, r0
     7b8:	3a30      	subs	r2, #48	; 0x30
     7ba:	4633      	mov	r3, r6
     7bc:	461e      	mov	r6, r3
     7be:	f816 0b01 	ldrb.w	r0, [r6], #1
     7c2:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     7c6:	2f09      	cmp	r7, #9
     7c8:	d9f4      	bls.n	7b4 <cbvprintf+0x1a8>
	if (sp != wp) {
     7ca:	4299      	cmp	r1, r3
     7cc:	d093      	beq.n	6f6 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     7ce:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
     7d2:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
     7d4:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     7d6:	f362 0141 	bfi	r1, r2, #1, #1
     7da:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
     7de:	e78a      	b.n	6f6 <cbvprintf+0xea>
     7e0:	460b      	mov	r3, r1
	size_t val = 0;
     7e2:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     7e4:	f04f 0c0a 	mov.w	ip, #10
     7e8:	e7e8      	b.n	7bc <cbvprintf+0x1b0>
		conv->prec_star = true;
     7ea:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     7ee:	f042 0204 	orr.w	r2, r2, #4
     7f2:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
     7f6:	3302      	adds	r3, #2
	switch (*sp) {
     7f8:	461f      	mov	r7, r3
     7fa:	f817 2b01 	ldrb.w	r2, [r7], #1
     7fe:	2a6c      	cmp	r2, #108	; 0x6c
     800:	d041      	beq.n	886 <CONFIG_ISR_STACK_SIZE+0x86>
     802:	d825      	bhi.n	850 <CONFIG_ISR_STACK_SIZE+0x50>
     804:	2a68      	cmp	r2, #104	; 0x68
     806:	d02b      	beq.n	860 <CONFIG_ISR_STACK_SIZE+0x60>
     808:	2a6a      	cmp	r2, #106	; 0x6a
     80a:	d046      	beq.n	89a <CONFIG_ISR_STACK_SIZE+0x9a>
     80c:	2a4c      	cmp	r2, #76	; 0x4c
     80e:	d04c      	beq.n	8aa <CONFIG_ISR_STACK_SIZE+0xaa>
     810:	461f      	mov	r7, r3
	conv->specifier = *sp++;
     812:	f817 2b01 	ldrb.w	r2, [r7], #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     816:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	conv->specifier = *sp++;
     81a:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
     81e:	2a78      	cmp	r2, #120	; 0x78
     820:	f200 80d9 	bhi.w	9d6 <CONFIG_ISR_STACK_SIZE+0x1d6>
     824:	2a57      	cmp	r2, #87	; 0x57
     826:	d84d      	bhi.n	8c4 <CONFIG_ISR_STACK_SIZE+0xc4>
     828:	2a41      	cmp	r2, #65	; 0x41
     82a:	d003      	beq.n	834 <CONFIG_ISR_STACK_SIZE+0x34>
     82c:	3a45      	subs	r2, #69	; 0x45
     82e:	2a02      	cmp	r2, #2
     830:	f200 80d1 	bhi.w	9d6 <CONFIG_ISR_STACK_SIZE+0x1d6>
		conv->specifier_cat = SPECIFIER_FP;
     834:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     838:	2204      	movs	r2, #4
     83a:	f362 0302 	bfi	r3, r2, #0, #3
     83e:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
     842:	2301      	movs	r3, #1
			break;
     844:	e09e      	b.n	984 <CONFIG_ISR_STACK_SIZE+0x184>
		val = 10U * val + *sp++ - '0';
     846:	fb06 2101 	mla	r1, r6, r1, r2
     84a:	3930      	subs	r1, #48	; 0x30
     84c:	4603      	mov	r3, r0
     84e:	e764      	b.n	71a <cbvprintf+0x10e>
	switch (*sp) {
     850:	2a74      	cmp	r2, #116	; 0x74
     852:	d026      	beq.n	8a2 <CONFIG_ISR_STACK_SIZE+0xa2>
     854:	2a7a      	cmp	r2, #122	; 0x7a
     856:	d1db      	bne.n	810 <CONFIG_ISR_STACK_SIZE+0x10>
		conv->length_mod = LENGTH_Z;
     858:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     85c:	2206      	movs	r2, #6
     85e:	e00d      	b.n	87c <CONFIG_ISR_STACK_SIZE+0x7c>
		if (*++sp == 'h') {
     860:	785a      	ldrb	r2, [r3, #1]
     862:	2a68      	cmp	r2, #104	; 0x68
     864:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     868:	d106      	bne.n	878 <CONFIG_ISR_STACK_SIZE+0x78>
			conv->length_mod = LENGTH_HH;
     86a:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     86c:	f361 02c6 	bfi	r2, r1, #3, #4
     870:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
     874:	1c9f      	adds	r7, r3, #2
     876:	e7cc      	b.n	812 <CONFIG_ISR_STACK_SIZE+0x12>
			conv->length_mod = LENGTH_H;
     878:	4613      	mov	r3, r2
     87a:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
     87c:	f362 03c6 	bfi	r3, r2, #3, #4
     880:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
     884:	e7c5      	b.n	812 <CONFIG_ISR_STACK_SIZE+0x12>
		if (*++sp == 'l') {
     886:	785a      	ldrb	r2, [r3, #1]
     888:	2a6c      	cmp	r2, #108	; 0x6c
     88a:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     88e:	d101      	bne.n	894 <CONFIG_ISR_STACK_SIZE+0x94>
			conv->length_mod = LENGTH_LL;
     890:	2104      	movs	r1, #4
     892:	e7eb      	b.n	86c <CONFIG_ISR_STACK_SIZE+0x6c>
			conv->length_mod = LENGTH_L;
     894:	4613      	mov	r3, r2
     896:	2203      	movs	r2, #3
     898:	e7f0      	b.n	87c <CONFIG_ISR_STACK_SIZE+0x7c>
		conv->length_mod = LENGTH_J;
     89a:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     89e:	2205      	movs	r2, #5
     8a0:	e7ec      	b.n	87c <CONFIG_ISR_STACK_SIZE+0x7c>
		conv->length_mod = LENGTH_T;
     8a2:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     8a6:	2207      	movs	r2, #7
     8a8:	e7e8      	b.n	87c <CONFIG_ISR_STACK_SIZE+0x7c>
		conv->unsupported = true;
     8aa:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
     8ae:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
     8b2:	f023 0302 	bic.w	r3, r3, #2
     8b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     8ba:	f043 0302 	orr.w	r3, r3, #2
     8be:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
     8c2:	e7a6      	b.n	812 <CONFIG_ISR_STACK_SIZE+0x12>
	switch (conv->specifier) {
     8c4:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
     8c8:	2920      	cmp	r1, #32
     8ca:	f200 8084 	bhi.w	9d6 <CONFIG_ISR_STACK_SIZE+0x1d6>
     8ce:	a001      	add	r0, pc, #4	; (adr r0, 8d4 <CONFIG_ISR_STACK_SIZE+0xd4>)
     8d0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
     8d4:	00000999 	.word	0x00000999
     8d8:	000009d7 	.word	0x000009d7
     8dc:	000009d7 	.word	0x000009d7
     8e0:	000009d7 	.word	0x000009d7
     8e4:	000009d7 	.word	0x000009d7
     8e8:	000009d7 	.word	0x000009d7
     8ec:	000009d7 	.word	0x000009d7
     8f0:	000009d7 	.word	0x000009d7
     8f4:	000009d7 	.word	0x000009d7
     8f8:	00000835 	.word	0x00000835
     8fc:	000009d7 	.word	0x000009d7
     900:	00000999 	.word	0x00000999
     904:	00000959 	.word	0x00000959
     908:	00000835 	.word	0x00000835
     90c:	00000835 	.word	0x00000835
     910:	00000835 	.word	0x00000835
     914:	000009d7 	.word	0x000009d7
     918:	00000959 	.word	0x00000959
     91c:	000009d7 	.word	0x000009d7
     920:	000009d7 	.word	0x000009d7
     924:	000009d7 	.word	0x000009d7
     928:	000009d7 	.word	0x000009d7
     92c:	000009a1 	.word	0x000009a1
     930:	00000999 	.word	0x00000999
     934:	000009bd 	.word	0x000009bd
     938:	000009d7 	.word	0x000009d7
     93c:	000009d7 	.word	0x000009d7
     940:	000009bd 	.word	0x000009bd
     944:	000009d7 	.word	0x000009d7
     948:	00000999 	.word	0x00000999
     94c:	000009d7 	.word	0x000009d7
     950:	000009d7 	.word	0x000009d7
     954:	00000999 	.word	0x00000999
		conv->specifier_cat = SPECIFIER_SINT;
     958:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     95c:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     95e:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     962:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     966:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     968:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
     96c:	bf02      	ittt	eq
     96e:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
     972:	f041 0101 	orreq.w	r1, r1, #1
     976:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
     97a:	2a63      	cmp	r2, #99	; 0x63
     97c:	d131      	bne.n	9e2 <CONFIG_ISR_STACK_SIZE+0x1e2>
			unsupported = (conv->length_mod != LENGTH_NONE);
     97e:	3b00      	subs	r3, #0
     980:	bf18      	it	ne
     982:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
     984:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     988:	f3c2 0140 	ubfx	r1, r2, #1, #1
     98c:	430b      	orrs	r3, r1
     98e:	f363 0241 	bfi	r2, r3, #1, #1
     992:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     996:	e6d8      	b.n	74a <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
     998:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     99c:	2002      	movs	r0, #2
     99e:	e7de      	b.n	95e <CONFIG_ISR_STACK_SIZE+0x15e>
		conv->specifier_cat = SPECIFIER_PTR;
     9a0:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     9a4:	f003 0378 	and.w	r3, r3, #120	; 0x78
     9a8:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
     9ac:	2103      	movs	r1, #3
     9ae:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     9b2:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
     9b4:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     9b8:	4143      	adcs	r3, r0
     9ba:	e7e3      	b.n	984 <CONFIG_ISR_STACK_SIZE+0x184>
		conv->specifier_cat = SPECIFIER_PTR;
     9bc:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     9c0:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
     9c2:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     9c6:	f361 0202 	bfi	r2, r1, #0, #3
     9ca:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
     9ce:	bf14      	ite	ne
     9d0:	2301      	movne	r3, #1
     9d2:	2300      	moveq	r3, #0
     9d4:	e7d6      	b.n	984 <CONFIG_ISR_STACK_SIZE+0x184>
		conv->invalid = true;
     9d6:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     9da:	f043 0301 	orr.w	r3, r3, #1
     9de:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
     9e2:	2300      	movs	r3, #0
     9e4:	e7ce      	b.n	984 <CONFIG_ISR_STACK_SIZE+0x184>
		} else if (conv->width_present) {
     9e6:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
     9ea:	2a00      	cmp	r2, #0
			width = conv->width_value;
     9ec:	bfb4      	ite	lt
     9ee:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
     9f2:	f04f 39ff 	movge.w	r9, #4294967295	; 0xffffffff
     9f6:	e6ba      	b.n	76e <cbvprintf+0x162>
		} else if (conv->prec_present) {
     9f8:	079b      	lsls	r3, r3, #30
     9fa:	f57f aec7 	bpl.w	78c <cbvprintf+0x180>
			precision = conv->prec_value;
     9fe:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
     a02:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
		conv->pad0_value = 0;
     a06:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     a08:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
     a0c:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
     a10:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     a14:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     a16:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     a1a:	d138      	bne.n	a8e <CONFIG_ISR_STACK_SIZE+0x28e>
			switch (length_mod) {
     a1c:	1ecb      	subs	r3, r1, #3
     a1e:	2b04      	cmp	r3, #4
     a20:	d822      	bhi.n	a68 <CONFIG_ISR_STACK_SIZE+0x268>
     a22:	e8df f003 	tbb	[pc, r3]
     a26:	0903      	.short	0x0903
     a28:	2109      	.short	0x2109
     a2a:	21          	.byte	0x21
     a2b:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
     a2c:	f854 3b04 	ldr.w	r3, [r4], #4
				value->sint = (short)value->sint;
     a30:	17da      	asrs	r2, r3, #31
     a32:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
     a36:	e006      	b.n	a46 <CONFIG_ISR_STACK_SIZE+0x246>
					(sint_value_type)va_arg(ap, intmax_t);
     a38:	3407      	adds	r4, #7
     a3a:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
     a3e:	e8f4 2302 	ldrd	r2, r3, [r4], #8
     a42:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
     a46:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     a4a:	f013 0603 	ands.w	r6, r3, #3
     a4e:	d056      	beq.n	afe <CONFIG_ISR_STACK_SIZE+0x2fe>
			OUTS(sp, fp);
     a50:	9802      	ldr	r0, [sp, #8]
     a52:	463b      	mov	r3, r7
     a54:	4652      	mov	r2, sl
     a56:	4659      	mov	r1, fp
     a58:	f003 fedf 	bl	481a <outs>
     a5c:	2800      	cmp	r0, #0
     a5e:	f2c0 8142 	blt.w	ce6 <CONFIG_ISR_STACK_SIZE+0x4e6>
     a62:	4405      	add	r5, r0
			continue;
     a64:	46ba      	mov	sl, r7
     a66:	e5d9      	b.n	61c <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     a68:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
     a6c:	2901      	cmp	r1, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
     a6e:	ea4f 72e3 	mov.w	r2, r3, asr #31
     a72:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     a76:	d105      	bne.n	a84 <CONFIG_ISR_STACK_SIZE+0x284>
				value->uint = (unsigned char)value->uint;
     a78:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
     a7c:	930a      	str	r3, [sp, #40]	; 0x28
     a7e:	2300      	movs	r3, #0
     a80:	930b      	str	r3, [sp, #44]	; 0x2c
     a82:	e7e0      	b.n	a46 <CONFIG_ISR_STACK_SIZE+0x246>
			} else if (length_mod == LENGTH_H) {
     a84:	2902      	cmp	r1, #2
     a86:	d1de      	bne.n	a46 <CONFIG_ISR_STACK_SIZE+0x246>
				value->sint = (short)value->sint;
     a88:	f9bd 3028 	ldrsh.w	r3, [sp, #40]	; 0x28
     a8c:	e7d0      	b.n	a30 <CONFIG_ISR_STACK_SIZE+0x230>
		} else if (specifier_cat == SPECIFIER_UINT) {
     a8e:	2b02      	cmp	r3, #2
     a90:	d123      	bne.n	ada <CONFIG_ISR_STACK_SIZE+0x2da>
			switch (length_mod) {
     a92:	1ecb      	subs	r3, r1, #3
     a94:	2b04      	cmp	r3, #4
     a96:	d813      	bhi.n	ac0 <CONFIG_ISR_STACK_SIZE+0x2c0>
     a98:	e8df f003 	tbb	[pc, r3]
     a9c:	120a0a03 	.word	0x120a0a03
     aa0:	12          	.byte	0x12
     aa1:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
     aa2:	6822      	ldr	r2, [r4, #0]
     aa4:	920a      	str	r2, [sp, #40]	; 0x28
     aa6:	2300      	movs	r3, #0
				value->sint = va_arg(ap, int);
     aa8:	1d20      	adds	r0, r4, #4
					value->uint = (wchar_t)va_arg(ap,
     aaa:	930b      	str	r3, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
     aac:	4604      	mov	r4, r0
     aae:	e7ca      	b.n	a46 <CONFIG_ISR_STACK_SIZE+0x246>
					(uint_value_type)va_arg(ap,
     ab0:	1de0      	adds	r0, r4, #7
     ab2:	f020 0007 	bic.w	r0, r0, #7
				value->uint =
     ab6:	e8f0 2302 	ldrd	r2, r3, [r0], #8
     aba:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				break;
     abe:	e7f5      	b.n	aac <CONFIG_ISR_STACK_SIZE+0x2ac>
					(uint_value_type)va_arg(ap, size_t);
     ac0:	f854 3b04 	ldr.w	r3, [r4], #4
     ac4:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     ac6:	2901      	cmp	r1, #1
					(uint_value_type)va_arg(ap, size_t);
     ac8:	f04f 0300 	mov.w	r3, #0
     acc:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
     ace:	d0d3      	beq.n	a78 <CONFIG_ISR_STACK_SIZE+0x278>
			} else if (length_mod == LENGTH_H) {
     ad0:	2902      	cmp	r1, #2
     ad2:	d1b8      	bne.n	a46 <CONFIG_ISR_STACK_SIZE+0x246>
				value->uint = (unsigned short)value->uint;
     ad4:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
     ad8:	e7d0      	b.n	a7c <CONFIG_ISR_STACK_SIZE+0x27c>
		} else if (specifier_cat == SPECIFIER_FP) {
     ada:	2b04      	cmp	r3, #4
     adc:	d109      	bne.n	af2 <CONFIG_ISR_STACK_SIZE+0x2f2>
					(sint_value_type)va_arg(ap, long long);
     ade:	1de3      	adds	r3, r4, #7
     ae0:	f023 0307 	bic.w	r3, r3, #7
     ae4:	f103 0408 	add.w	r4, r3, #8
				value->ldbl = va_arg(ap, long double);
     ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
     aec:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
     af0:	e7a9      	b.n	a46 <CONFIG_ISR_STACK_SIZE+0x246>
		} else if (specifier_cat == SPECIFIER_PTR) {
     af2:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
     af4:	bf04      	itt	eq
     af6:	f854 3b04 	ldreq.w	r3, [r4], #4
     afa:	930a      	streq	r3, [sp, #40]	; 0x28
     afc:	e7a3      	b.n	a46 <CONFIG_ISR_STACK_SIZE+0x246>
		switch (conv->specifier) {
     afe:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     b02:	2878      	cmp	r0, #120	; 0x78
     b04:	d8ae      	bhi.n	a64 <CONFIG_ISR_STACK_SIZE+0x264>
     b06:	2862      	cmp	r0, #98	; 0x62
     b08:	d822      	bhi.n	b50 <CONFIG_ISR_STACK_SIZE+0x350>
     b0a:	2825      	cmp	r0, #37	; 0x25
     b0c:	f43f ad8f 	beq.w	62e <cbvprintf+0x22>
     b10:	2858      	cmp	r0, #88	; 0x58
     b12:	d1a7      	bne.n	a64 <CONFIG_ISR_STACK_SIZE+0x264>
			bps = encode_uint(value->uint, conv, buf, bpe);
     b14:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     b18:	9300      	str	r3, [sp, #0]
     b1a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
     b1e:	ab04      	add	r3, sp, #16
     b20:	aa0c      	add	r2, sp, #48	; 0x30
     b22:	f003 fe34 	bl	478e <encode_uint>
     b26:	4682      	mov	sl, r0
			if (precision >= 0) {
     b28:	f1b8 0f00 	cmp.w	r8, #0
     b2c:	f10d 0026 	add.w	r0, sp, #38	; 0x26
     b30:	db0c      	blt.n	b4c <CONFIG_ISR_STACK_SIZE+0x34c>
				conv->flag_zero = false;
     b32:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
     b36:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
     b3a:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
     b3e:	4598      	cmp	r8, r3
				conv->flag_zero = false;
     b40:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
     b44:	d902      	bls.n	b4c <CONFIG_ISR_STACK_SIZE+0x34c>
					conv->pad0_value = precision - (int)len;
     b46:	eba8 0303 	sub.w	r3, r8, r3
     b4a:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
     b4c:	4680      	mov	r8, r0
     b4e:	e03d      	b.n	bcc <CONFIG_ISR_STACK_SIZE+0x3cc>
		switch (conv->specifier) {
     b50:	3863      	subs	r0, #99	; 0x63
     b52:	2815      	cmp	r0, #21
     b54:	d886      	bhi.n	a64 <CONFIG_ISR_STACK_SIZE+0x264>
     b56:	a201      	add	r2, pc, #4	; (adr r2, b5c <CONFIG_ISR_STACK_SIZE+0x35c>)
     b58:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
     b5c:	00000bdd 	.word	0x00000bdd
     b60:	00000c41 	.word	0x00000c41
     b64:	00000a65 	.word	0x00000a65
     b68:	00000a65 	.word	0x00000a65
     b6c:	00000a65 	.word	0x00000a65
     b70:	00000a65 	.word	0x00000a65
     b74:	00000c41 	.word	0x00000c41
     b78:	00000a65 	.word	0x00000a65
     b7c:	00000a65 	.word	0x00000a65
     b80:	00000a65 	.word	0x00000a65
     b84:	00000a65 	.word	0x00000a65
     b88:	00000c9b 	.word	0x00000c9b
     b8c:	00000c69 	.word	0x00000c69
     b90:	00000c6d 	.word	0x00000c6d
     b94:	00000a65 	.word	0x00000a65
     b98:	00000a65 	.word	0x00000a65
     b9c:	00000bb5 	.word	0x00000bb5
     ba0:	00000a65 	.word	0x00000a65
     ba4:	00000c69 	.word	0x00000c69
     ba8:	00000a65 	.word	0x00000a65
     bac:	00000a65 	.word	0x00000a65
     bb0:	00000c69 	.word	0x00000c69
			if (precision >= 0) {
     bb4:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
     bb8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
     bbc:	db0a      	blt.n	bd4 <CONFIG_ISR_STACK_SIZE+0x3d4>
				len = strnlen(bps, precision);
     bbe:	4641      	mov	r1, r8
     bc0:	4650      	mov	r0, sl
     bc2:	f003 fe67 	bl	4894 <strnlen>
			bpe = bps + len;
     bc6:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
     bca:	2600      	movs	r6, #0
		if (bps == NULL) {
     bcc:	f1ba 0f00 	cmp.w	sl, #0
     bd0:	d10c      	bne.n	bec <CONFIG_ISR_STACK_SIZE+0x3ec>
     bd2:	e747      	b.n	a64 <CONFIG_ISR_STACK_SIZE+0x264>
				len = strlen(bps);
     bd4:	4650      	mov	r0, sl
     bd6:	f003 fe56 	bl	4886 <strlen>
     bda:	e7f4      	b.n	bc6 <CONFIG_ISR_STACK_SIZE+0x3c6>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     bdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     bde:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
     be2:	2600      	movs	r6, #0
			bps = buf;
     be4:	f10d 0a10 	add.w	sl, sp, #16
			bpe = buf + 1;
     be8:	f10d 0811 	add.w	r8, sp, #17
		size_t nj_len = (bpe - bps);
     bec:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
     bf0:	b106      	cbz	r6, bf4 <CONFIG_ISR_STACK_SIZE+0x3f4>
			nj_len += 1U;
     bf2:	3301      	adds	r3, #1
		if (conv->altform_0c) {
     bf4:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     bf8:	06d0      	lsls	r0, r2, #27
     bfa:	d568      	bpl.n	cce <CONFIG_ISR_STACK_SIZE+0x4ce>
			nj_len += 2U;
     bfc:	3302      	adds	r3, #2
		if (conv->pad_fp) {
     bfe:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
     c00:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
     c02:	bf48      	it	mi
     c04:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
     c06:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
     c08:	bf48      	it	mi
     c0a:	189b      	addmi	r3, r3, r2
		if (width > 0) {
     c0c:	f1b9 0f00 	cmp.w	r9, #0
     c10:	dd76      	ble.n	d00 <CONFIG_ISR_STACK_SIZE+0x500>
			if (!conv->flag_dash) {
     c12:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
     c16:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
     c1a:	f3c2 0380 	ubfx	r3, r2, #2, #1
     c1e:	9303      	str	r3, [sp, #12]
     c20:	0753      	lsls	r3, r2, #29
     c22:	d46d      	bmi.n	d00 <CONFIG_ISR_STACK_SIZE+0x500>
				if (conv->flag_zero) {
     c24:	0650      	lsls	r0, r2, #25
     c26:	d561      	bpl.n	cec <CONFIG_ISR_STACK_SIZE+0x4ec>
					if (sign != 0) {
     c28:	b146      	cbz	r6, c3c <CONFIG_ISR_STACK_SIZE+0x43c>
						OUTC(sign);
     c2a:	9b02      	ldr	r3, [sp, #8]
     c2c:	4659      	mov	r1, fp
     c2e:	4630      	mov	r0, r6
     c30:	4798      	blx	r3
     c32:	2800      	cmp	r0, #0
     c34:	db57      	blt.n	ce6 <CONFIG_ISR_STACK_SIZE+0x4e6>
						sign = 0;
     c36:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
     c38:	3501      	adds	r5, #1
						sign = 0;
     c3a:	461e      	mov	r6, r3
					pad = '0';
     c3c:	2330      	movs	r3, #48	; 0x30
     c3e:	e056      	b.n	cee <CONFIG_ISR_STACK_SIZE+0x4ee>
			if (conv->flag_plus) {
     c40:	071e      	lsls	r6, r3, #28
     c42:	d40f      	bmi.n	c64 <CONFIG_ISR_STACK_SIZE+0x464>
				sign = ' ';
     c44:	f013 0610 	ands.w	r6, r3, #16
     c48:	bf18      	it	ne
     c4a:	2620      	movne	r6, #32
			sint = value->sint;
     c4c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
     c50:	2b00      	cmp	r3, #0
     c52:	f6bf af5f 	bge.w	b14 <CONFIG_ISR_STACK_SIZE+0x314>
				value->uint = (uint_value_type)-sint;
     c56:	4252      	negs	r2, r2
     c58:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     c5c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
     c60:	262d      	movs	r6, #45	; 0x2d
     c62:	e757      	b.n	b14 <CONFIG_ISR_STACK_SIZE+0x314>
				sign = '+';
     c64:	262b      	movs	r6, #43	; 0x2b
     c66:	e7f1      	b.n	c4c <CONFIG_ISR_STACK_SIZE+0x44c>
		switch (conv->specifier) {
     c68:	2600      	movs	r6, #0
     c6a:	e753      	b.n	b14 <CONFIG_ISR_STACK_SIZE+0x314>
			if (value->ptr != NULL) {
     c6c:	980a      	ldr	r0, [sp, #40]	; 0x28
     c6e:	b340      	cbz	r0, cc2 <CONFIG_ISR_STACK_SIZE+0x4c2>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     c70:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     c74:	9300      	str	r3, [sp, #0]
     c76:	aa0c      	add	r2, sp, #48	; 0x30
     c78:	ab04      	add	r3, sp, #16
     c7a:	2100      	movs	r1, #0
     c7c:	f003 fd87 	bl	478e <encode_uint>
				conv->altform_0c = true;
     c80:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
     c84:	f003 03ef 	and.w	r3, r3, #239	; 0xef
     c88:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
     c8c:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
     c90:	4682      	mov	sl, r0
				conv->altform_0c = true;
     c92:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
     c96:	2600      	movs	r6, #0
				goto prec_int_pad0;
     c98:	e746      	b.n	b28 <CONFIG_ISR_STACK_SIZE+0x328>
				store_count(conv, value->ptr, count);
     c9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
     c9c:	2907      	cmp	r1, #7
     c9e:	f63f aee1 	bhi.w	a64 <CONFIG_ISR_STACK_SIZE+0x264>
     ca2:	e8df f001 	tbb	[pc, r1]
     ca6:	040c      	.short	0x040c
     ca8:	08080c06 	.word	0x08080c06
     cac:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
     cae:	701d      	strb	r5, [r3, #0]
		break;
     cb0:	e6d8      	b.n	a64 <CONFIG_ISR_STACK_SIZE+0x264>
		*(short *)dp = (short)count;
     cb2:	801d      	strh	r5, [r3, #0]
		break;
     cb4:	e6d6      	b.n	a64 <CONFIG_ISR_STACK_SIZE+0x264>
		*(intmax_t *)dp = (intmax_t)count;
     cb6:	17ea      	asrs	r2, r5, #31
     cb8:	e9c3 5200 	strd	r5, r2, [r3]
		break;
     cbc:	e6d2      	b.n	a64 <CONFIG_ISR_STACK_SIZE+0x264>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     cbe:	601d      	str	r5, [r3, #0]
		break;
     cc0:	e6d0      	b.n	a64 <CONFIG_ISR_STACK_SIZE+0x264>
			bps = "(nil)";
     cc2:	f8df a0c8 	ldr.w	sl, [pc, #200]	; d8c <CONFIG_ISR_STACK_SIZE+0x58c>
     cc6:	4606      	mov	r6, r0
			bpe = bps + 5;
     cc8:	f10a 0805 	add.w	r8, sl, #5
     ccc:	e78e      	b.n	bec <CONFIG_ISR_STACK_SIZE+0x3ec>
		} else if (conv->altform_0) {
     cce:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
     cd0:	bf48      	it	mi
     cd2:	3301      	addmi	r3, #1
     cd4:	e793      	b.n	bfe <CONFIG_ISR_STACK_SIZE+0x3fe>
					OUTC(pad);
     cd6:	4618      	mov	r0, r3
     cd8:	9303      	str	r3, [sp, #12]
     cda:	4659      	mov	r1, fp
     cdc:	9b02      	ldr	r3, [sp, #8]
     cde:	4798      	blx	r3
     ce0:	2800      	cmp	r0, #0
     ce2:	9b03      	ldr	r3, [sp, #12]
     ce4:	da04      	bge.n	cf0 <CONFIG_ISR_STACK_SIZE+0x4f0>
#undef OUTS
#undef OUTC
}
     ce6:	b011      	add	sp, #68	; 0x44
     ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
     cec:	2320      	movs	r3, #32
     cee:	444d      	add	r5, r9
     cf0:	464a      	mov	r2, r9
				while (width-- > 0) {
     cf2:	2a00      	cmp	r2, #0
     cf4:	eba5 0109 	sub.w	r1, r5, r9
     cf8:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
     cfc:	dceb      	bgt.n	cd6 <CONFIG_ISR_STACK_SIZE+0x4d6>
     cfe:	460d      	mov	r5, r1
		if (sign != 0) {
     d00:	b136      	cbz	r6, d10 <CONFIG_ISR_STACK_SIZE+0x510>
			OUTC(sign);
     d02:	9b02      	ldr	r3, [sp, #8]
     d04:	4659      	mov	r1, fp
     d06:	4630      	mov	r0, r6
     d08:	4798      	blx	r3
     d0a:	2800      	cmp	r0, #0
     d0c:	dbeb      	blt.n	ce6 <CONFIG_ISR_STACK_SIZE+0x4e6>
     d0e:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
     d10:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     d14:	06d9      	lsls	r1, r3, #27
     d16:	d401      	bmi.n	d1c <CONFIG_ISR_STACK_SIZE+0x51c>
     d18:	071a      	lsls	r2, r3, #28
     d1a:	d506      	bpl.n	d2a <CONFIG_ISR_STACK_SIZE+0x52a>
				OUTC('0');
     d1c:	9b02      	ldr	r3, [sp, #8]
     d1e:	4659      	mov	r1, fp
     d20:	2030      	movs	r0, #48	; 0x30
     d22:	4798      	blx	r3
     d24:	2800      	cmp	r0, #0
     d26:	dbde      	blt.n	ce6 <CONFIG_ISR_STACK_SIZE+0x4e6>
     d28:	3501      	adds	r5, #1
			if (conv->altform_0c) {
     d2a:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     d2e:	06db      	lsls	r3, r3, #27
     d30:	d507      	bpl.n	d42 <CONFIG_ISR_STACK_SIZE+0x542>
				OUTC(conv->specifier);
     d32:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     d36:	9b02      	ldr	r3, [sp, #8]
     d38:	4659      	mov	r1, fp
     d3a:	4798      	blx	r3
     d3c:	2800      	cmp	r0, #0
     d3e:	dbd2      	blt.n	ce6 <CONFIG_ISR_STACK_SIZE+0x4e6>
     d40:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     d42:	9e0d      	ldr	r6, [sp, #52]	; 0x34
     d44:	442e      	add	r6, r5
     d46:	1b73      	subs	r3, r6, r5
     d48:	2b00      	cmp	r3, #0
     d4a:	dc16      	bgt.n	d7a <CONFIG_ISR_STACK_SIZE+0x57a>
			OUTS(bps, bpe);
     d4c:	9802      	ldr	r0, [sp, #8]
     d4e:	4643      	mov	r3, r8
     d50:	4652      	mov	r2, sl
     d52:	4659      	mov	r1, fp
     d54:	f003 fd61 	bl	481a <outs>
     d58:	2800      	cmp	r0, #0
     d5a:	dbc4      	blt.n	ce6 <CONFIG_ISR_STACK_SIZE+0x4e6>
     d5c:	4405      	add	r5, r0
		while (width > 0) {
     d5e:	44a9      	add	r9, r5
     d60:	eba9 0305 	sub.w	r3, r9, r5
     d64:	2b00      	cmp	r3, #0
     d66:	f77f ae7d 	ble.w	a64 <CONFIG_ISR_STACK_SIZE+0x264>
			OUTC(' ');
     d6a:	9b02      	ldr	r3, [sp, #8]
     d6c:	4659      	mov	r1, fp
     d6e:	2020      	movs	r0, #32
     d70:	4798      	blx	r3
     d72:	2800      	cmp	r0, #0
     d74:	dbb7      	blt.n	ce6 <CONFIG_ISR_STACK_SIZE+0x4e6>
     d76:	3501      	adds	r5, #1
			--width;
     d78:	e7f2      	b.n	d60 <CONFIG_ISR_STACK_SIZE+0x560>
				OUTC('0');
     d7a:	9b02      	ldr	r3, [sp, #8]
     d7c:	4659      	mov	r1, fp
     d7e:	2030      	movs	r0, #48	; 0x30
     d80:	4798      	blx	r3
     d82:	2800      	cmp	r0, #0
     d84:	dbaf      	blt.n	ce6 <CONFIG_ISR_STACK_SIZE+0x4e6>
     d86:	3501      	adds	r5, #1
     d88:	e7dd      	b.n	d46 <CONFIG_ISR_STACK_SIZE+0x546>
     d8a:	bf00      	nop
     d8c:	000054c1 	.word	0x000054c1

00000d90 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
     d90:	b508      	push	{r3, lr}
     d92:	f04f 0220 	mov.w	r2, #32
     d96:	f3ef 8311 	mrs	r3, BASEPRI
     d9a:	f382 8812 	msr	BASEPRI_MAX, r2
     d9e:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
     da2:	f000 fde9 	bl	1978 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
     da6:	4803      	ldr	r0, [pc, #12]	; (db4 <sys_reboot+0x24>)
     da8:	f003 fc2f 	bl	460a <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
     dac:	f000 fa2a 	bl	1204 <arch_cpu_idle>
     db0:	e7fc      	b.n	dac <sys_reboot+0x1c>
     db2:	bf00      	nop
     db4:	000054c7 	.word	0x000054c7

00000db8 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
     db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     dbc:	4605      	mov	r5, r0
     dbe:	f04f 0320 	mov.w	r3, #32
     dc2:	f3ef 8611 	mrs	r6, BASEPRI
     dc6:	f383 8812 	msr	BASEPRI_MAX, r3
     dca:	f3bf 8f6f 	isb	sy
	return list->head;
     dce:	4b0e      	ldr	r3, [pc, #56]	; (e08 <pm_state_notify+0x50>)
     dd0:	681c      	ldr	r4, [r3, #0]
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     dd2:	b19c      	cbz	r4, dfc <pm_state_notify+0x44>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
     dd4:	4f0d      	ldr	r7, [pc, #52]	; (e0c <pm_state_notify+0x54>)
     dd6:	f8df 8038 	ldr.w	r8, [pc, #56]	; e10 <pm_state_notify+0x58>
     dda:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
     dde:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
     de2:	2d00      	cmp	r5, #0
     de4:	bf08      	it	eq
     de6:	4613      	moveq	r3, r2
		if (callback) {
     de8:	b12b      	cbz	r3, df6 <pm_state_notify+0x3e>
			callback(z_cpus_pm_state[_current_cpu->id].state);
     dea:	f898 2014 	ldrb.w	r2, [r8, #20]
     dee:	fb09 f202 	mul.w	r2, r9, r2
     df2:	5cb8      	ldrb	r0, [r7, r2]
     df4:	4798      	blx	r3
	return node->next;
     df6:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     df8:	2c00      	cmp	r4, #0
     dfa:	d1f0      	bne.n	dde <pm_state_notify+0x26>
	__asm__ volatile(
     dfc:	f386 8811 	msr	BASEPRI, r6
     e00:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
     e04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
     e08:	200002f8 	.word	0x200002f8
     e0c:	20000300 	.word	0x20000300
     e10:	2000099c 	.word	0x2000099c

00000e14 <atomic_clear_bit.constprop.0>:
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     e14:	0942      	lsrs	r2, r0, #5
	atomic_val_t mask = ATOMIC_MASK(bit);
     e16:	2301      	movs	r3, #1
     e18:	f000 001f 	and.w	r0, r0, #31
     e1c:	fa03 f000 	lsl.w	r0, r3, r0
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     e20:	4b07      	ldr	r3, [pc, #28]	; (e40 <atomic_clear_bit.constprop.0+0x2c>)
     e22:	f3bf 8f5b 	dmb	ish
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     e26:	43c0      	mvns	r0, r0
     e28:	eb03 0382 	add.w	r3, r3, r2, lsl #2
     e2c:	e853 2f00 	ldrex	r2, [r3]
     e30:	4002      	ands	r2, r0
     e32:	e843 2100 	strex	r1, r2, [r3]
     e36:	2900      	cmp	r1, #0
     e38:	d1f8      	bne.n	e2c <atomic_clear_bit.constprop.0+0x18>
     e3a:	f3bf 8f5b 	dmb	ish
}
     e3e:	4770      	bx	lr
     e40:	2000030c 	.word	0x2000030c

00000e44 <pm_system_resume>:

void pm_system_resume(void)
{
     e44:	b538      	push	{r3, r4, r5, lr}
	uint8_t id = _current_cpu->id;
     e46:	4b1a      	ldr	r3, [pc, #104]	; (eb0 <pm_system_resume+0x6c>)
     e48:	7d1c      	ldrb	r4, [r3, #20]
     e4a:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
     e4e:	f004 031f 	and.w	r3, r4, #31
     e52:	2201      	movs	r2, #1
     e54:	409a      	lsls	r2, r3
     e56:	4b17      	ldr	r3, [pc, #92]	; (eb4 <pm_system_resume+0x70>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     e58:	0961      	lsrs	r1, r4, #5
     e5a:	43d0      	mvns	r0, r2
     e5c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     e60:	e853 1f00 	ldrex	r1, [r3]
     e64:	ea01 0500 	and.w	r5, r1, r0
     e68:	e843 5c00 	strex	ip, r5, [r3]
     e6c:	f1bc 0f00 	cmp.w	ip, #0
     e70:	d1f6      	bne.n	e60 <pm_system_resume+0x1c>
     e72:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     e76:	4211      	tst	r1, r2
     e78:	d013      	beq.n	ea2 <pm_system_resume+0x5e>
	if (pm_state_exit_post_ops != NULL) {
     e7a:	4b0f      	ldr	r3, [pc, #60]	; (eb8 <pm_system_resume+0x74>)
     e7c:	4d0f      	ldr	r5, [pc, #60]	; (ebc <pm_system_resume+0x78>)
     e7e:	b18b      	cbz	r3, ea4 <pm_system_resume+0x60>
		pm_state_exit_post_ops(info->state, info->substate_id);
     e80:	230c      	movs	r3, #12
     e82:	4363      	muls	r3, r4
     e84:	18ea      	adds	r2, r5, r3
     e86:	5ce8      	ldrb	r0, [r5, r3]
     e88:	7851      	ldrb	r1, [r2, #1]
     e8a:	f003 fd2f 	bl	48ec <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
     e8e:	2000      	movs	r0, #0
     e90:	f7ff ff92 	bl	db8 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
     e94:	230c      	movs	r3, #12
     e96:	435c      	muls	r4, r3
     e98:	192a      	adds	r2, r5, r4
     e9a:	2300      	movs	r3, #0
     e9c:	512b      	str	r3, [r5, r4]
     e9e:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
     ea2:	bd38      	pop	{r3, r4, r5, pc}
     ea4:	f383 8811 	msr	BASEPRI, r3
     ea8:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
     eac:	e7ef      	b.n	e8e <pm_system_resume+0x4a>
     eae:	bf00      	nop
     eb0:	2000099c 	.word	0x2000099c
     eb4:	20000310 	.word	0x20000310
     eb8:	000048ed 	.word	0x000048ed
     ebc:	20000300 	.word	0x20000300

00000ec0 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
     ec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
     ec4:	4b32      	ldr	r3, [pc, #200]	; (f90 <pm_system_suspend+0xd0>)
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
     ec6:	4a33      	ldr	r2, [pc, #204]	; (f94 <pm_system_suspend+0xd4>)
     ec8:	7d1c      	ldrb	r4, [r3, #20]
     eca:	f3bf 8f5b 	dmb	ish
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
     ece:	0963      	lsrs	r3, r4, #5
     ed0:	ea4f 0983 	mov.w	r9, r3, lsl #2
     ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
     ed8:	4e2f      	ldr	r6, [pc, #188]	; (f98 <pm_system_suspend+0xd8>)
     eda:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
     ede:	f004 081f 	and.w	r8, r4, #31
     ee2:	fa43 f308 	asr.w	r3, r3, r8

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
     ee6:	f013 0f01 	tst.w	r3, #1
{
     eea:	4607      	mov	r7, r0
	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
     eec:	d10a      	bne.n	f04 <pm_system_suspend+0x44>
		const struct pm_state_info *info;

		info = pm_policy_next_state(id, ticks);
     eee:	4601      	mov	r1, r0
     ef0:	4620      	mov	r0, r4
     ef2:	f000 f871 	bl	fd8 <pm_policy_next_state>
		if (info != NULL) {
     ef6:	b128      	cbz	r0, f04 <pm_system_suspend+0x44>
			z_cpus_pm_state[id] = *info;
     ef8:	c807      	ldmia	r0, {r0, r1, r2}
     efa:	230c      	movs	r3, #12
     efc:	fb03 6304 	mla	r3, r3, r4, r6
     f00:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
     f04:	230c      	movs	r3, #12
     f06:	4363      	muls	r3, r4
     f08:	18f2      	adds	r2, r6, r3
     f0a:	5cf5      	ldrb	r5, [r6, r3]
     f0c:	b92d      	cbnz	r5, f1a <pm_system_suspend+0x5a>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
     f0e:	4620      	mov	r0, r4
     f10:	f7ff ff80 	bl	e14 <atomic_clear_bit.constprop.0>
		ret = false;
     f14:	4628      	mov	r0, r5
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
     f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (ticks != K_TICKS_FOREVER) {
     f1a:	1c7b      	adds	r3, r7, #1
     f1c:	d00f      	beq.n	f3e <pm_system_suspend+0x7e>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
     f1e:	f8d2 c008 	ldr.w	ip, [r2, #8]
     f22:	481e      	ldr	r0, [pc, #120]	; (f9c <pm_system_suspend+0xdc>)
     f24:	4a1e      	ldr	r2, [pc, #120]	; (fa0 <pm_system_suspend+0xe0>)
     f26:	f44f 4500 	mov.w	r5, #32768	; 0x8000
     f2a:	2100      	movs	r1, #0
     f2c:	2300      	movs	r3, #0
     f2e:	fbec 0105 	umlal	r0, r1, ip, r5
     f32:	f7ff f8e5 	bl	100 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
     f36:	2101      	movs	r1, #1
     f38:	1a38      	subs	r0, r7, r0
     f3a:	f004 f864 	bl	5006 <z_set_timeout_expiry>
	k_sched_lock();
     f3e:	f002 fd15 	bl	396c <k_sched_lock>
	pm_state_notify(true);
     f42:	2001      	movs	r0, #1
     f44:	f7ff ff38 	bl	db8 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
     f48:	f3bf 8f5b 	dmb	ish
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     f4c:	2301      	movs	r3, #1
     f4e:	fa03 f808 	lsl.w	r8, r3, r8
     f52:	4b14      	ldr	r3, [pc, #80]	; (fa4 <pm_system_suspend+0xe4>)
     f54:	4499      	add	r9, r3
     f56:	e859 3f00 	ldrex	r3, [r9]
     f5a:	ea43 0308 	orr.w	r3, r3, r8
     f5e:	e849 3200 	strex	r2, r3, [r9]
     f62:	2a00      	cmp	r2, #0
     f64:	d1f7      	bne.n	f56 <pm_system_suspend+0x96>
     f66:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
     f6a:	4b0f      	ldr	r3, [pc, #60]	; (fa8 <pm_system_suspend+0xe8>)
     f6c:	b133      	cbz	r3, f7c <pm_system_suspend+0xbc>
		pm_state_set(info->state, info->substate_id);
     f6e:	230c      	movs	r3, #12
     f70:	4363      	muls	r3, r4
     f72:	18f2      	adds	r2, r6, r3
     f74:	5cf0      	ldrb	r0, [r6, r3]
     f76:	7851      	ldrb	r1, [r2, #1]
     f78:	f003 fcac 	bl	48d4 <pm_state_set>
	pm_system_resume();
     f7c:	f7ff ff62 	bl	e44 <pm_system_resume>
	atomic_clear_bit(z_cpus_pm_state_forced, id);
     f80:	4620      	mov	r0, r4
     f82:	f7ff ff47 	bl	e14 <atomic_clear_bit.constprop.0>
	k_sched_unlock();
     f86:	f002 febf 	bl	3d08 <k_sched_unlock>
	bool ret = true;
     f8a:	2001      	movs	r0, #1
     f8c:	e7c3      	b.n	f16 <pm_system_suspend+0x56>
     f8e:	bf00      	nop
     f90:	2000099c 	.word	0x2000099c
     f94:	2000030c 	.word	0x2000030c
     f98:	20000300 	.word	0x20000300
     f9c:	000f423f 	.word	0x000f423f
     fa0:	000f4240 	.word	0x000f4240
     fa4:	20000310 	.word	0x20000310
     fa8:	000048d5 	.word	0x000048d5

00000fac <pm_constraint_get>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
     fac:	4b05      	ldr	r3, [pc, #20]	; (fc4 <pm_constraint_get+0x18>)
     fae:	f3bf 8f5b 	dmb	ish
     fb2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
     fb6:	f3bf 8f5b 	dmb	ish
bool pm_constraint_get(enum pm_state state)
{
	__ASSERT(state < PM_STATE_COUNT, "Invalid power state!");

	return (atomic_get(&power_state_disable_count[state]) == 0);
}
     fba:	fab0 f080 	clz	r0, r0
     fbe:	0940      	lsrs	r0, r0, #5
     fc0:	4770      	bx	lr
     fc2:	bf00      	nop
     fc4:	20000314 	.word	0x20000314

00000fc8 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
     fc8:	b908      	cbnz	r0, fce <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
     fca:	4b02      	ldr	r3, [pc, #8]	; (fd4 <pm_state_cpu_get_all+0xc>)
     fcc:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
     fce:	2000      	movs	r0, #0
     fd0:	4770      	bx	lr
     fd2:	bf00      	nop
     fd4:	000052d8 	.word	0x000052d8

00000fd8 <pm_policy_next_state>:

#include <logging/log.h>
LOG_MODULE_DECLARE(pm, CONFIG_PM_LOG_LEVEL);

const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
     fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     fdc:	b085      	sub	sp, #20
     fde:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
     fe0:	a903      	add	r1, sp, #12
     fe2:	f7ff fff1 	bl	fc8 <pm_state_cpu_get_all>
     fe6:	f8df a074 	ldr.w	sl, [pc, #116]	; 105c <CONFIG_FPROTECT_BLOCK_SIZE+0x5c>
     fea:	f8df 8074 	ldr.w	r8, [pc, #116]	; 1060 <CONFIG_FPROTECT_BLOCK_SIZE+0x60>

	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
     fee:	1e44      	subs	r4, r0, #1
     ff0:	b224      	sxth	r4, r4
     ff2:	f44f 4700 	mov.w	r7, #32768	; 0x8000
     ff6:	f04f 0900 	mov.w	r9, #0
     ffa:	1c63      	adds	r3, r4, #1
     ffc:	d104      	bne.n	1008 <CONFIG_FPROTECT_BLOCK_SIZE+0x8>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
     ffe:	2500      	movs	r5, #0
}
    1000:	4628      	mov	r0, r5
    1002:	b005      	add	sp, #20
    1004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		const struct pm_state_info *state = &cpu_states[i];
    1008:	9a03      	ldr	r2, [sp, #12]
    100a:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    100e:	eb02 0583 	add.w	r5, r2, r3, lsl #2
		if (!pm_constraint_get(state->state)) {
    1012:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
    1016:	f7ff ffc9 	bl	fac <pm_constraint_get>
    101a:	b1e0      	cbz	r0, 1056 <CONFIG_FPROTECT_BLOCK_SIZE+0x56>
    101c:	6868      	ldr	r0, [r5, #4]
    101e:	f04f 0b00 	mov.w	fp, #0
    1022:	46d4      	mov	ip, sl
    1024:	4659      	mov	r1, fp
    1026:	fbe0 c107 	umlal	ip, r1, r0, r7
    102a:	4642      	mov	r2, r8
    102c:	464b      	mov	r3, r9
    102e:	4660      	mov	r0, ip
    1030:	f7ff f866 	bl	100 <__aeabi_uldivmod>
    1034:	9001      	str	r0, [sp, #4]
    1036:	68a8      	ldr	r0, [r5, #8]
    1038:	46d4      	mov	ip, sl
    103a:	4659      	mov	r1, fp
    103c:	fbe0 c107 	umlal	ip, r1, r0, r7
    1040:	4642      	mov	r2, r8
    1042:	464b      	mov	r3, r9
    1044:	4660      	mov	r0, ip
    1046:	f7ff f85b 	bl	100 <__aeabi_uldivmod>
		if ((ticks == K_TICKS_FOREVER) ||
    104a:	1c72      	adds	r2, r6, #1
    104c:	d0d8      	beq.n	1000 <CONFIG_FPROTECT_BLOCK_SIZE>
		    (ticks >= (min_residency + exit_latency))) {
    104e:	9b01      	ldr	r3, [sp, #4]
    1050:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    1052:	42b0      	cmp	r0, r6
    1054:	d9d4      	bls.n	1000 <CONFIG_FPROTECT_BLOCK_SIZE>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    1056:	3c01      	subs	r4, #1
    1058:	b224      	sxth	r4, r4
    105a:	e7ce      	b.n	ffa <pm_policy_next_state+0x22>
    105c:	000f423f 	.word	0x000f423f
    1060:	000f4240 	.word	0x000f4240

00001064 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    1064:	4801      	ldr	r0, [pc, #4]	; (106c <nrf_cc3xx_platform_abort_init+0x8>)
    1066:	f003 b91d 	b.w	42a4 <nrf_cc3xx_platform_set_abort>
    106a:	bf00      	nop
    106c:	000052d8 	.word	0x000052d8

00001070 <mutex_free_platform>:
}


/** @brief Static function to free a mutex
 */
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1070:	b510      	push	{r4, lr}
    /* Ensure that the mutex is valid (not NULL) */
    if (mutex == NULL) {
    1072:	4604      	mov	r4, r0
    1074:	b918      	cbnz	r0, 107e <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    1076:	4b0d      	ldr	r3, [pc, #52]	; (10ac <mutex_free_platform+0x3c>)
    1078:	480d      	ldr	r0, [pc, #52]	; (10b0 <mutex_free_platform+0x40>)
    107a:	685b      	ldr	r3, [r3, #4]
    107c:	4798      	blx	r3
            "mutex_init called with NULL parameter");
    }

    /* Check if we are freeing a mutex that is atomic */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    107e:	6861      	ldr	r1, [r4, #4]
    1080:	2908      	cmp	r1, #8
    1082:	d00d      	beq.n	10a0 <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if we are freeing a mutex that isn't initialized */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1084:	f031 0304 	bics.w	r3, r1, #4
    1088:	d00a      	beq.n	10a0 <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if the mutex was allocated or being statically defined */
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    108a:	f011 0102 	ands.w	r1, r1, #2
    108e:	d008      	beq.n	10a2 <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    1090:	4808      	ldr	r0, [pc, #32]	; (10b4 <mutex_free_platform+0x44>)
    1092:	4621      	mov	r1, r4
    1094:	f003 feaa 	bl	4dec <k_mem_slab_free>
        mutex->mutex = NULL;
    1098:	2300      	movs	r3, #0
    109a:	6023      	str	r3, [r4, #0]
    else {
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    }

    /* Reset the mutex to invalid state */
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    109c:	2300      	movs	r3, #0
    109e:	6063      	str	r3, [r4, #4]
}
    10a0:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    10a2:	6820      	ldr	r0, [r4, #0]
    10a4:	2214      	movs	r2, #20
    10a6:	f003 fc09 	bl	48bc <memset>
    10aa:	e7f7      	b.n	109c <mutex_free_platform+0x2c>
    10ac:	200000dc 	.word	0x200000dc
    10b0:	000054f0 	.word	0x000054f0
    10b4:	20000330 	.word	0x20000330

000010b8 <mutex_lock_platform>:


/** @brief Static function to lock a mutex
 */
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    10b8:	b508      	push	{r3, lr}
    int ret;
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    10ba:	b308      	cbz	r0, 1100 <mutex_lock_platform+0x48>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags) {
    10bc:	6843      	ldr	r3, [r0, #4]
    10be:	2b04      	cmp	r3, #4
    10c0:	d110      	bne.n	10e4 <mutex_lock_platform+0x2c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    10c2:	2201      	movs	r2, #1
    10c4:	6803      	ldr	r3, [r0, #0]
    10c6:	f3bf 8f5b 	dmb	ish
    10ca:	e853 1f00 	ldrex	r1, [r3]
    10ce:	2900      	cmp	r1, #0
    10d0:	d103      	bne.n	10da <mutex_lock_platform+0x22>
    10d2:	e843 2000 	strex	r0, r2, [r3]
    10d6:	2800      	cmp	r0, #0
    10d8:	d1f7      	bne.n	10ca <mutex_lock_platform+0x12>
    10da:	f3bf 8f5b 	dmb	ish
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    10de:	d10b      	bne.n	10f8 <mutex_lock_platform+0x40>
    10e0:	2000      	movs	r0, #0
            return NRF_CC3XX_PLATFORM_SUCCESS;
        } else {
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
        }
    }
}
    10e2:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    10e4:	b153      	cbz	r3, 10fc <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    10e6:	6800      	ldr	r0, [r0, #0]
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&mutex, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
    10e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    10ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    10f0:	f002 fae2 	bl	36b8 <z_impl_k_mutex_lock>
        if (ret == 0) {
    10f4:	2800      	cmp	r0, #0
    10f6:	d0f3      	beq.n	10e0 <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    10f8:	4803      	ldr	r0, [pc, #12]	; (1108 <mutex_lock_platform+0x50>)
    10fa:	e7f2      	b.n	10e2 <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    10fc:	4803      	ldr	r0, [pc, #12]	; (110c <mutex_lock_platform+0x54>)
    10fe:	e7f0      	b.n	10e2 <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1100:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1104:	e7ed      	b.n	10e2 <mutex_lock_platform+0x2a>
    1106:	bf00      	nop
    1108:	ffff8fe9 	.word	0xffff8fe9
    110c:	ffff8fea 	.word	0xffff8fea

00001110 <mutex_unlock_platform>:

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1110:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1112:	b1d0      	cbz	r0, 114a <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1114:	6843      	ldr	r3, [r0, #4]
    1116:	2b04      	cmp	r3, #4
    1118:	d111      	bne.n	113e <mutex_unlock_platform+0x2e>
    111a:	2200      	movs	r2, #0
    111c:	6803      	ldr	r3, [r0, #0]
    111e:	f3bf 8f5b 	dmb	ish
    1122:	e853 1f00 	ldrex	r1, [r3]
    1126:	2901      	cmp	r1, #1
    1128:	d103      	bne.n	1132 <mutex_unlock_platform+0x22>
    112a:	e843 2000 	strex	r0, r2, [r3]
    112e:	2800      	cmp	r0, #0
    1130:	d1f7      	bne.n	1122 <mutex_unlock_platform+0x12>
    1132:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1136:	4807      	ldr	r0, [pc, #28]	; (1154 <mutex_unlock_platform+0x44>)
    1138:	bf08      	it	eq
    113a:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    113c:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    113e:	b13b      	cbz	r3, 1150 <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1140:	6800      	ldr	r0, [r0, #0]
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    1142:	f002 fb31 	bl	37a8 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    1146:	2000      	movs	r0, #0
    1148:	e7f8      	b.n	113c <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    114a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    114e:	e7f5      	b.n	113c <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1150:	4801      	ldr	r0, [pc, #4]	; (1158 <mutex_unlock_platform+0x48>)
    1152:	e7f3      	b.n	113c <mutex_unlock_platform+0x2c>
    1154:	ffff8fe9 	.word	0xffff8fe9
    1158:	ffff8fea 	.word	0xffff8fea

0000115c <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    115c:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    115e:	4604      	mov	r4, r0
    1160:	b918      	cbnz	r0, 116a <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    1162:	4b16      	ldr	r3, [pc, #88]	; (11bc <mutex_init_platform+0x60>)
    1164:	4816      	ldr	r0, [pc, #88]	; (11c0 <mutex_init_platform+0x64>)
    1166:	685b      	ldr	r3, [r3, #4]
    1168:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    116a:	6863      	ldr	r3, [r4, #4]
    116c:	2b04      	cmp	r3, #4
    116e:	d023      	beq.n	11b8 <mutex_init_platform+0x5c>
    1170:	2b08      	cmp	r3, #8
    1172:	d021      	beq.n	11b8 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    1174:	b9cb      	cbnz	r3, 11aa <mutex_init_platform+0x4e>
    1176:	6823      	ldr	r3, [r4, #0]
    1178:	b9bb      	cbnz	r3, 11aa <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    117a:	4812      	ldr	r0, [pc, #72]	; (11c4 <mutex_init_platform+0x68>)
    117c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1180:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    1184:	4621      	mov	r1, r4
    1186:	f002 f9bf 	bl	3508 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    118a:	b908      	cbnz	r0, 1190 <mutex_init_platform+0x34>
    118c:	6823      	ldr	r3, [r4, #0]
    118e:	b91b      	cbnz	r3, 1198 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    1190:	4b0a      	ldr	r3, [pc, #40]	; (11bc <mutex_init_platform+0x60>)
    1192:	480d      	ldr	r0, [pc, #52]	; (11c8 <mutex_init_platform+0x6c>)
    1194:	685b      	ldr	r3, [r3, #4]
    1196:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1198:	6820      	ldr	r0, [r4, #0]
    119a:	2214      	movs	r2, #20
    119c:	2100      	movs	r1, #0
    119e:	f003 fb8d 	bl	48bc <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    11a2:	6863      	ldr	r3, [r4, #4]
    11a4:	f043 0302 	orr.w	r3, r3, #2
    11a8:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    11aa:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    11ac:	f003 fe5c 	bl	4e68 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    11b0:	6863      	ldr	r3, [r4, #4]
    11b2:	f043 0301 	orr.w	r3, r3, #1
    11b6:	6063      	str	r3, [r4, #4]
}
    11b8:	bd10      	pop	{r4, pc}
    11ba:	bf00      	nop
    11bc:	200000dc 	.word	0x200000dc
    11c0:	000054f0 	.word	0x000054f0
    11c4:	20000330 	.word	0x20000330
    11c8:	00005516 	.word	0x00005516

000011cc <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    11cc:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    11ce:	4906      	ldr	r1, [pc, #24]	; (11e8 <nrf_cc3xx_platform_mutex_init+0x1c>)
    11d0:	4806      	ldr	r0, [pc, #24]	; (11ec <nrf_cc3xx_platform_mutex_init+0x20>)
    11d2:	2340      	movs	r3, #64	; 0x40
    11d4:	2214      	movs	r2, #20
    11d6:	f003 fdee 	bl	4db6 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    11da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    11de:	4904      	ldr	r1, [pc, #16]	; (11f0 <nrf_cc3xx_platform_mutex_init+0x24>)
    11e0:	4804      	ldr	r0, [pc, #16]	; (11f4 <nrf_cc3xx_platform_mutex_init+0x28>)
    11e2:	f003 b8c1 	b.w	4368 <nrf_cc3xx_platform_set_mutexes>
    11e6:	bf00      	nop
    11e8:	2000034c 	.word	0x2000034c
    11ec:	20000330 	.word	0x20000330
    11f0:	000052f0 	.word	0x000052f0
    11f4:	000052e0 	.word	0x000052e0

000011f8 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    11f8:	4901      	ldr	r1, [pc, #4]	; (1200 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    11fa:	2210      	movs	r2, #16
	str	r2, [r1]
    11fc:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    11fe:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1200:	e000ed10 	.word	0xe000ed10

00001204 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    1204:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    1206:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    1208:	f380 8811 	msr	BASEPRI, r0
	isb
    120c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    1210:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    1214:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    1216:	b662      	cpsie	i
	isb
    1218:	f3bf 8f6f 	isb	sy

	bx	lr
    121c:	4770      	bx	lr
    121e:	bf00      	nop

00001220 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    1220:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    1222:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    1224:	f381 8811 	msr	BASEPRI, r1

	wfe
    1228:	bf20      	wfe

	msr	BASEPRI, r0
    122a:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    122e:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    1230:	4770      	bx	lr
    1232:	bf00      	nop

00001234 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    1234:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    1236:	2b00      	cmp	r3, #0
    1238:	db08      	blt.n	124c <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    123a:	2201      	movs	r2, #1
    123c:	f000 001f 	and.w	r0, r0, #31
    1240:	fa02 f000 	lsl.w	r0, r2, r0
    1244:	095b      	lsrs	r3, r3, #5
    1246:	4a02      	ldr	r2, [pc, #8]	; (1250 <arch_irq_enable+0x1c>)
    1248:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    124c:	4770      	bx	lr
    124e:	bf00      	nop
    1250:	e000e100 	.word	0xe000e100

00001254 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    1254:	4b05      	ldr	r3, [pc, #20]	; (126c <arch_irq_is_enabled+0x18>)
    1256:	0942      	lsrs	r2, r0, #5
    1258:	f000 001f 	and.w	r0, r0, #31
    125c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1260:	2301      	movs	r3, #1
    1262:	fa03 f000 	lsl.w	r0, r3, r0
}
    1266:	4010      	ands	r0, r2
    1268:	4770      	bx	lr
    126a:	bf00      	nop
    126c:	e000e100 	.word	0xe000e100

00001270 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    1270:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    1272:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1274:	bfa8      	it	ge
    1276:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    127a:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    127e:	bfb8      	it	lt
    1280:	4b06      	ldrlt	r3, [pc, #24]	; (129c <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1282:	ea4f 1141 	mov.w	r1, r1, lsl #5
    1286:	bfac      	ite	ge
    1288:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    128c:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1290:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1292:	bfb4      	ite	lt
    1294:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1296:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
    129a:	4770      	bx	lr
    129c:	e000ed14 	.word	0xe000ed14

000012a0 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    12a0:	bf30      	wfi
    b z_SysNmiOnReset
    12a2:	f7ff bffd 	b.w	12a0 <z_SysNmiOnReset>
    12a6:	bf00      	nop

000012a8 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    12a8:	4a0b      	ldr	r2, [pc, #44]	; (12d8 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    12aa:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    12ac:	4b0b      	ldr	r3, [pc, #44]	; (12dc <z_arm_prep_c+0x34>)
    12ae:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    12b2:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    12b4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    12b8:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    12bc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    12c0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    12c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    12c8:	f002 f84e 	bl	3368 <z_bss_zero>
	z_data_copy();
    12cc:	f002 fe3e 	bl	3f4c <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    12d0:	f000 f9ca 	bl	1668 <z_arm_interrupt_init>
	z_cstart();
    12d4:	f002 f88c 	bl	33f0 <z_cstart>
    12d8:	00000000 	.word	0x00000000
    12dc:	e000ed00 	.word	0xe000ed00

000012e0 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    12e0:	4a09      	ldr	r2, [pc, #36]	; (1308 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    12e2:	490a      	ldr	r1, [pc, #40]	; (130c <arch_swap+0x2c>)
	_current->arch.basepri = key;
    12e4:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    12e6:	6809      	ldr	r1, [r1, #0]
    12e8:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    12ea:	4909      	ldr	r1, [pc, #36]	; (1310 <arch_swap+0x30>)
	_current->arch.basepri = key;
    12ec:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    12ee:	684b      	ldr	r3, [r1, #4]
    12f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    12f4:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    12f6:	2300      	movs	r3, #0
    12f8:	f383 8811 	msr	BASEPRI, r3
    12fc:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    1300:	6893      	ldr	r3, [r2, #8]
}
    1302:	6f98      	ldr	r0, [r3, #120]	; 0x78
    1304:	4770      	bx	lr
    1306:	bf00      	nop
    1308:	2000099c 	.word	0x2000099c
    130c:	00005410 	.word	0x00005410
    1310:	e000ed00 	.word	0xe000ed00

00001314 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1314:	4912      	ldr	r1, [pc, #72]	; (1360 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    1316:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    1318:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    131c:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    131e:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    1322:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1326:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    1328:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    132c:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    1330:	4f0c      	ldr	r7, [pc, #48]	; (1364 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    1332:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    1336:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    1338:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    133a:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    133c:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    133e:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1340:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    1342:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    1346:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    1348:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    134a:	f000 fa25 	bl	1798 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    134e:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    1352:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    1356:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    135a:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    135e:	4770      	bx	lr
    ldr r1, =_kernel
    1360:	2000099c 	.word	0x2000099c
    ldr v4, =_SCS_ICSR
    1364:	e000ed04 	.word	0xe000ed04

00001368 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1368:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    136c:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    136e:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    1372:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1376:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1378:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    137c:	2902      	cmp	r1, #2
    beq _oops
    137e:	d0ff      	beq.n	1380 <_oops>

00001380 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    1380:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    1382:	f003 fa67 	bl	4854 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    1386:	bd01      	pop	{r0, pc}

00001388 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    1388:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    138c:	9b00      	ldr	r3, [sp, #0]
    138e:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    1392:	490a      	ldr	r1, [pc, #40]	; (13bc <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    1394:	9b01      	ldr	r3, [sp, #4]
    1396:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    139a:	9b02      	ldr	r3, [sp, #8]
    139c:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    13a0:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    13a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    13a8:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    13ac:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    13b0:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    13b2:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    13b4:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    13b6:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    13b8:	4770      	bx	lr
    13ba:	bf00      	nop
    13bc:	0000477b 	.word	0x0000477b

000013c0 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    13c0:	4a09      	ldr	r2, [pc, #36]	; (13e8 <z_check_thread_stack_fail+0x28>)
{
    13c2:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    13c4:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    13c6:	b170      	cbz	r0, 13e6 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    13c8:	f113 0f16 	cmn.w	r3, #22
    13cc:	6e40      	ldr	r0, [r0, #100]	; 0x64
    13ce:	d005      	beq.n	13dc <z_check_thread_stack_fail+0x1c>
    13d0:	f1a0 0220 	sub.w	r2, r0, #32
    13d4:	429a      	cmp	r2, r3
    13d6:	d805      	bhi.n	13e4 <z_check_thread_stack_fail+0x24>
    13d8:	4283      	cmp	r3, r0
    13da:	d203      	bcs.n	13e4 <z_check_thread_stack_fail+0x24>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    13dc:	4281      	cmp	r1, r0
    13de:	bf28      	it	cs
    13e0:	2000      	movcs	r0, #0
    13e2:	4770      	bx	lr
    13e4:	2000      	movs	r0, #0
}
    13e6:	4770      	bx	lr
    13e8:	2000099c 	.word	0x2000099c

000013ec <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    13ec:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    13ee:	4b09      	ldr	r3, [pc, #36]	; (1414 <arch_switch_to_main_thread+0x28>)
    13f0:	6098      	str	r0, [r3, #8]
{
    13f2:	460d      	mov	r5, r1
    13f4:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    13f6:	f000 f9cf 	bl	1798 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    13fa:	4620      	mov	r0, r4
    13fc:	f385 8809 	msr	PSP, r5
    1400:	2100      	movs	r1, #0
    1402:	b663      	cpsie	if
    1404:	f381 8811 	msr	BASEPRI, r1
    1408:	f3bf 8f6f 	isb	sy
    140c:	2200      	movs	r2, #0
    140e:	2300      	movs	r3, #0
    1410:	f003 f9b3 	bl	477a <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    1414:	2000099c 	.word	0x2000099c

00001418 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    1418:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    141a:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    141c:	4a0b      	ldr	r2, [pc, #44]	; (144c <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    141e:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    1420:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    1422:	bf1e      	ittt	ne
	movne	r1, #0
    1424:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    1426:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    1428:	f003 fd0f 	blne	4e4a <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    142c:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    142e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    1432:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1436:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    143a:	4905      	ldr	r1, [pc, #20]	; (1450 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    143c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    143e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    1440:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    1442:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    1446:	4903      	ldr	r1, [pc, #12]	; (1454 <_isr_wrapper+0x3c>)
	bx r1
    1448:	4708      	bx	r1
    144a:	0000      	.short	0x0000
	ldr r2, =_kernel
    144c:	2000099c 	.word	0x2000099c
	ldr r1, =_sw_isr_table
    1450:	00005130 	.word	0x00005130
	ldr r1, =z_arm_int_exit
    1454:	00001459 	.word	0x00001459

00001458 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1458:	4b04      	ldr	r3, [pc, #16]	; (146c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    145a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    145c:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    145e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    1460:	d003      	beq.n	146a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    1462:	4903      	ldr	r1, [pc, #12]	; (1470 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1464:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1468:	600a      	str	r2, [r1, #0]

0000146a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    146a:	4770      	bx	lr
	ldr r3, =_kernel
    146c:	2000099c 	.word	0x2000099c
	ldr r1, =_SCS_ICSR
    1470:	e000ed04 	.word	0xe000ed04

00001474 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    1474:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1476:	4b19      	ldr	r3, [pc, #100]	; (14dc <mem_manage_fault+0x68>)
{
    1478:	4614      	mov	r4, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    147a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    147c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    147e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    1480:	4605      	mov	r5, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1482:	0790      	lsls	r0, r2, #30
    1484:	d519      	bpl.n	14ba <mem_manage_fault+0x46>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    1486:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    1488:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    148a:	0612      	lsls	r2, r2, #24
    148c:	d515      	bpl.n	14ba <mem_manage_fault+0x46>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    148e:	b119      	cbz	r1, 1498 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    1490:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1492:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1496:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1498:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    149a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    149c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    149e:	06d1      	lsls	r1, r2, #27
    14a0:	d40e      	bmi.n	14c0 <mem_manage_fault+0x4c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    14a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    14a4:	079a      	lsls	r2, r3, #30
    14a6:	d40b      	bmi.n	14c0 <mem_manage_fault+0x4c>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    14a8:	2000      	movs	r0, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    14aa:	4a0c      	ldr	r2, [pc, #48]	; (14dc <mem_manage_fault+0x68>)
    14ac:	6a93      	ldr	r3, [r2, #40]	; 0x28
    14ae:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    14b2:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    14b4:	2300      	movs	r3, #0
    14b6:	7023      	strb	r3, [r4, #0]

	return reason;
}
    14b8:	bd38      	pop	{r3, r4, r5, pc}
	uint32_t mmfar = -EINVAL;
    14ba:	f06f 0015 	mvn.w	r0, #21
    14be:	e7eb      	b.n	1498 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    14c0:	4b06      	ldr	r3, [pc, #24]	; (14dc <mem_manage_fault+0x68>)
    14c2:	685b      	ldr	r3, [r3, #4]
    14c4:	051b      	lsls	r3, r3, #20
    14c6:	d5ef      	bpl.n	14a8 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    14c8:	4629      	mov	r1, r5
    14ca:	f7ff ff79 	bl	13c0 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    14ce:	2800      	cmp	r0, #0
    14d0:	d0ea      	beq.n	14a8 <mem_manage_fault+0x34>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    14d2:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    14d6:	2002      	movs	r0, #2
    14d8:	e7e7      	b.n	14aa <mem_manage_fault+0x36>
    14da:	bf00      	nop
    14dc:	e000ed00 	.word	0xe000ed00

000014e0 <bus_fault.constprop.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    14e0:	4b0d      	ldr	r3, [pc, #52]	; (1518 <bus_fault.constprop.0+0x38>)
    14e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    14e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    14e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    14e8:	0592      	lsls	r2, r2, #22
    14ea:	d508      	bpl.n	14fe <bus_fault.constprop.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    14ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    14ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    14f0:	0412      	lsls	r2, r2, #16
    14f2:	d504      	bpl.n	14fe <bus_fault.constprop.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    14f4:	b118      	cbz	r0, 14fe <bus_fault.constprop.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    14f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    14f8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    14fc:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    14fe:	4b06      	ldr	r3, [pc, #24]	; (1518 <bus_fault.constprop.0+0x38>)
    1500:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    1502:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1504:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1506:	bf58      	it	pl
    1508:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    150a:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    150c:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    150e:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    1512:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    1514:	7008      	strb	r0, [r1, #0]

	return reason;
}
    1516:	4770      	bx	lr
    1518:	e000ed00 	.word	0xe000ed00

0000151c <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    151c:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    151e:	4b48      	ldr	r3, [pc, #288]	; (1640 <z_arm_fault+0x124>)
    1520:	685b      	ldr	r3, [r3, #4]
{
    1522:	b08a      	sub	sp, #40	; 0x28
    1524:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1526:	f3c3 0308 	ubfx	r3, r3, #0, #9
    152a:	2600      	movs	r6, #0
    152c:	f386 8811 	msr	BASEPRI, r6
    1530:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1534:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
    1538:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
    153c:	d111      	bne.n	1562 <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    153e:	f002 010c 	and.w	r1, r2, #12
    1542:	2908      	cmp	r1, #8
    1544:	d00d      	beq.n	1562 <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    1546:	0711      	lsls	r1, r2, #28
    1548:	d401      	bmi.n	154e <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
    154a:	4605      	mov	r5, r0
			*nested_exc = true;
    154c:	2601      	movs	r6, #1
	*recoverable = false;
    154e:	2200      	movs	r2, #0
	switch (fault) {
    1550:	3b03      	subs	r3, #3
	*recoverable = false;
    1552:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    1556:	2b03      	cmp	r3, #3
    1558:	d86b      	bhi.n	1632 <z_arm_fault+0x116>
    155a:	e8df f003 	tbb	[pc, r3]
    155e:	5504      	.short	0x5504
    1560:	5d59      	.short	0x5d59
		return NULL;
    1562:	4635      	mov	r5, r6
    1564:	e7f3      	b.n	154e <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1566:	4b36      	ldr	r3, [pc, #216]	; (1640 <z_arm_fault+0x124>)
    1568:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    156a:	f014 0402 	ands.w	r4, r4, #2
    156e:	d160      	bne.n	1632 <z_arm_fault+0x116>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    1570:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1572:	2a00      	cmp	r2, #0
    1574:	db15      	blt.n	15a2 <z_arm_fault+0x86>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1578:	0052      	lsls	r2, r2, #1
    157a:	d512      	bpl.n	15a2 <z_arm_fault+0x86>
	uint16_t fault_insn = *(ret_addr - 1);
    157c:	69aa      	ldr	r2, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    157e:	f832 1c02 	ldrh.w	r1, [r2, #-2]
    1582:	f64d 7202 	movw	r2, #57090	; 0xdf02
    1586:	4291      	cmp	r1, r2
    1588:	d00a      	beq.n	15a0 <z_arm_fault+0x84>
		} else if (SCB_MMFSR != 0) {
    158a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    158e:	b30a      	cbz	r2, 15d4 <z_arm_fault+0xb8>
			reason = mem_manage_fault(esf, 1, recoverable);
    1590:	f10d 0207 	add.w	r2, sp, #7
    1594:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    1596:	4628      	mov	r0, r5
    1598:	f7ff ff6c 	bl	1474 <mem_manage_fault>
		reason = bus_fault(esf, 0, recoverable);
    159c:	4604      	mov	r4, r0
		break;
    159e:	e000      	b.n	15a2 <z_arm_fault+0x86>
			reason = esf->basic.r0;
    15a0:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    15a2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    15a6:	b99b      	cbnz	r3, 15d0 <z_arm_fault+0xb4>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    15a8:	2220      	movs	r2, #32
    15aa:	4629      	mov	r1, r5
    15ac:	a802      	add	r0, sp, #8
    15ae:	f003 f97a 	bl	48a6 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    15b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    15b4:	2e00      	cmp	r6, #0
    15b6:	d03e      	beq.n	1636 <z_arm_fault+0x11a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    15b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
    15bc:	b922      	cbnz	r2, 15c8 <z_arm_fault+0xac>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    15be:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    15c2:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    15c6:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    15c8:	a902      	add	r1, sp, #8
    15ca:	4620      	mov	r0, r4
    15cc:	f003 f940 	bl	4850 <z_arm_fatal_error>
}
    15d0:	b00a      	add	sp, #40	; 0x28
    15d2:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    15d4:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
    15d8:	b12a      	cbz	r2, 15e6 <z_arm_fault+0xca>
			reason = bus_fault(esf, 1, recoverable);
    15da:	f10d 0107 	add.w	r1, sp, #7
    15de:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    15e0:	f7ff ff7e 	bl	14e0 <bus_fault.constprop.0>
    15e4:	e7da      	b.n	159c <z_arm_fault+0x80>
		} else if (SCB_UFSR != 0) {
    15e6:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
    15e8:	b292      	uxth	r2, r2
    15ea:	2a00      	cmp	r2, #0
    15ec:	d0d9      	beq.n	15a2 <z_arm_fault+0x86>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    15ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    15f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    15f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    15f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    15f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    15f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    15fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    15fc:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1600:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    1604:	629a      	str	r2, [r3, #40]	; 0x28
	return reason;
    1606:	e7cc      	b.n	15a2 <z_arm_fault+0x86>
		reason = mem_manage_fault(esf, 0, recoverable);
    1608:	f10d 0207 	add.w	r2, sp, #7
    160c:	2100      	movs	r1, #0
    160e:	e7c2      	b.n	1596 <z_arm_fault+0x7a>
		reason = bus_fault(esf, 0, recoverable);
    1610:	f10d 0107 	add.w	r1, sp, #7
    1614:	2000      	movs	r0, #0
    1616:	e7e3      	b.n	15e0 <z_arm_fault+0xc4>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1618:	4b09      	ldr	r3, [pc, #36]	; (1640 <z_arm_fault+0x124>)
    161a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    161c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    161e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1620:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    1622:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    1624:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1626:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1628:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    162c:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    1630:	629a      	str	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1632:	2400      	movs	r4, #0
    1634:	e7b5      	b.n	15a2 <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1636:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    163a:	f023 0301 	bic.w	r3, r3, #1
    163e:	e7c2      	b.n	15c6 <z_arm_fault+0xaa>
    1640:	e000ed00 	.word	0xe000ed00

00001644 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1644:	4a02      	ldr	r2, [pc, #8]	; (1650 <z_arm_fault_init+0xc>)
    1646:	6953      	ldr	r3, [r2, #20]
    1648:	f043 0310 	orr.w	r3, r3, #16
    164c:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    164e:	4770      	bx	lr
    1650:	e000ed00 	.word	0xe000ed00

00001654 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1654:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    1658:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    165c:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    165e:	4672      	mov	r2, lr
	bl z_arm_fault
    1660:	f7ff ff5c 	bl	151c <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1664:	bd01      	pop	{r0, pc}
    1666:	bf00      	nop

00001668 <z_arm_interrupt_init>:
    1668:	4804      	ldr	r0, [pc, #16]	; (167c <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    166a:	2300      	movs	r3, #0
    166c:	2120      	movs	r1, #32
    166e:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    1670:	3301      	adds	r3, #1
    1672:	2b30      	cmp	r3, #48	; 0x30
    1674:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    1678:	d1f9      	bne.n	166e <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    167a:	4770      	bx	lr
    167c:	e000e100 	.word	0xe000e100

00001680 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    1680:	2000      	movs	r0, #0
    msr CONTROL, r0
    1682:	f380 8814 	msr	CONTROL, r0
    isb
    1686:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    168a:	f003 fcdf 	bl	504c <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    168e:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    1690:	490d      	ldr	r1, [pc, #52]	; (16c8 <__start+0x48>)
    str r0, [r1]
    1692:	6008      	str	r0, [r1, #0]
    dsb
    1694:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1698:	480c      	ldr	r0, [pc, #48]	; (16cc <__start+0x4c>)
    msr msp, r0
    169a:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    169e:	f000 f82b 	bl	16f8 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    16a2:	2020      	movs	r0, #32
    msr BASEPRI, r0
    16a4:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    16a8:	4809      	ldr	r0, [pc, #36]	; (16d0 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    16aa:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    16ae:	1840      	adds	r0, r0, r1
    msr PSP, r0
    16b0:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    16b4:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    16b8:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    16ba:	4308      	orrs	r0, r1
    msr CONTROL, r0
    16bc:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    16c0:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    16c4:	f7ff fdf0 	bl	12a8 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    16c8:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    16cc:	200013c0 	.word	0x200013c0
    ldr r0, =z_interrupt_stacks
    16d0:	20001540 	.word	0x20001540

000016d4 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    16d4:	4907      	ldr	r1, [pc, #28]	; (16f4 <z_arm_clear_arm_mpu_config+0x20>)
    16d6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    16da:	2300      	movs	r3, #0
	int num_regions =
    16dc:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    16e0:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    16e2:	4293      	cmp	r3, r2
    16e4:	d100      	bne.n	16e8 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    16e6:	4770      	bx	lr
  MPU->RNR = rnr;
    16e8:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    16ec:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    16f0:	3301      	adds	r3, #1
    16f2:	e7f6      	b.n	16e2 <z_arm_clear_arm_mpu_config+0xe>
    16f4:	e000ed00 	.word	0xe000ed00

000016f8 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    16f8:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    16fa:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    16fc:	2300      	movs	r3, #0
    16fe:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    1702:	f7ff ffe7 	bl	16d4 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    1706:	4b14      	ldr	r3, [pc, #80]	; (1758 <z_arm_init_arch_hw_at_boot+0x60>)
    1708:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    170c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    1710:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    1714:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    1718:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    171c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    1720:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    1724:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    1728:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    172c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    1730:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    1734:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    1738:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    173c:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    1740:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    1744:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    1748:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    174c:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    174e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1752:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    1756:	bd08      	pop	{r3, pc}
    1758:	e000e100 	.word	0xe000e100

0000175c <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    175c:	4b06      	ldr	r3, [pc, #24]	; (1778 <z_impl_k_thread_abort+0x1c>)
    175e:	689b      	ldr	r3, [r3, #8]
    1760:	4283      	cmp	r3, r0
    1762:	d107      	bne.n	1774 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    1764:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    1768:	b123      	cbz	r3, 1774 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    176a:	4a04      	ldr	r2, [pc, #16]	; (177c <z_impl_k_thread_abort+0x20>)
    176c:	6853      	ldr	r3, [r2, #4]
    176e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1772:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    1774:	f002 bb98 	b.w	3ea8 <z_thread_abort>
    1778:	2000099c 	.word	0x2000099c
    177c:	e000ed00 	.word	0xe000ed00

00001780 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1780:	4b02      	ldr	r3, [pc, #8]	; (178c <z_arm_configure_static_mpu_regions+0xc>)
    1782:	4a03      	ldr	r2, [pc, #12]	; (1790 <z_arm_configure_static_mpu_regions+0x10>)
    1784:	4803      	ldr	r0, [pc, #12]	; (1794 <z_arm_configure_static_mpu_regions+0x14>)
    1786:	2101      	movs	r1, #1
    1788:	f000 b86e 	b.w	1868 <arm_core_mpu_configure_static_mpu_regions>
    178c:	20040000 	.word	0x20040000
    1790:	20000000 	.word	0x20000000
    1794:	00005304 	.word	0x00005304

00001798 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    1798:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    179a:	4b05      	ldr	r3, [pc, #20]	; (17b0 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    179c:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    179e:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    17a0:	4a04      	ldr	r2, [pc, #16]	; (17b4 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    17a2:	2120      	movs	r1, #32
    17a4:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    17a8:	4618      	mov	r0, r3
    17aa:	2101      	movs	r1, #1
    17ac:	f000 b866 	b.w	187c <arm_core_mpu_configure_dynamic_mpu_regions>
    17b0:	2000084c 	.word	0x2000084c
    17b4:	150b0000 	.word	0x150b0000

000017b8 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    17b8:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    17ba:	4f1f      	ldr	r7, [pc, #124]	; (1838 <mpu_configure_regions+0x80>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    17bc:	2600      	movs	r6, #0
    17be:	428e      	cmp	r6, r1
    17c0:	db01      	blt.n	17c6 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    17c2:	4610      	mov	r0, r2
    17c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    17c6:	6844      	ldr	r4, [r0, #4]
    17c8:	b39c      	cbz	r4, 1832 <mpu_configure_regions+0x7a>
		if (do_sanity_check &&
    17ca:	b153      	cbz	r3, 17e2 <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    17cc:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    17d0:	ea14 0f0c 	tst.w	r4, ip
    17d4:	d118      	bne.n	1808 <mpu_configure_regions+0x50>
		&&
    17d6:	2c1f      	cmp	r4, #31
    17d8:	d916      	bls.n	1808 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    17da:	6805      	ldr	r5, [r0, #0]
		&&
    17dc:	ea1c 0f05 	tst.w	ip, r5
    17e0:	d112      	bne.n	1808 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    17e2:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    17e4:	6805      	ldr	r5, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    17e6:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    17ea:	b2d2      	uxtb	r2, r2
	if (size <= 32U) {
    17ec:	d90f      	bls.n	180e <mpu_configure_regions+0x56>
	if (size > (1UL << 31)) {
    17ee:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    17f2:	d80e      	bhi.n	1812 <mpu_configure_regions+0x5a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    17f4:	3c01      	subs	r4, #1
    17f6:	fab4 f484 	clz	r4, r4
    17fa:	f1c4 041f 	rsb	r4, r4, #31
    17fe:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    1800:	2a07      	cmp	r2, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    1802:	ea4c 0404 	orr.w	r4, ip, r4
    1806:	d906      	bls.n	1816 <mpu_configure_regions+0x5e>
			return -EINVAL;
    1808:	f06f 0215 	mvn.w	r2, #21
    180c:	e7d9      	b.n	17c2 <mpu_configure_regions+0xa>
		return REGION_32B;
    180e:	2408      	movs	r4, #8
    1810:	e7f6      	b.n	1800 <mpu_configure_regions+0x48>
		return REGION_4G;
    1812:	243e      	movs	r4, #62	; 0x3e
    1814:	e7f4      	b.n	1800 <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1816:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    181a:	4315      	orrs	r5, r2
    181c:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1820:	f044 0401 	orr.w	r4, r4, #1
    1824:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1828:	f8c7 509c 	str.w	r5, [r7, #156]	; 0x9c
		reg_index++;
    182c:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    182e:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
    1832:	3601      	adds	r6, #1
    1834:	300c      	adds	r0, #12
    1836:	e7c2      	b.n	17be <mpu_configure_regions+0x6>
    1838:	e000ed00 	.word	0xe000ed00

0000183c <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    183c:	4b04      	ldr	r3, [pc, #16]	; (1850 <arm_core_mpu_enable+0x14>)
    183e:	2205      	movs	r2, #5
    1840:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    1844:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1848:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    184c:	4770      	bx	lr
    184e:	bf00      	nop
    1850:	e000ed00 	.word	0xe000ed00

00001854 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    1854:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1858:	4b02      	ldr	r3, [pc, #8]	; (1864 <arm_core_mpu_disable+0x10>)
    185a:	2200      	movs	r2, #0
    185c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    1860:	4770      	bx	lr
    1862:	bf00      	nop
    1864:	e000ed00 	.word	0xe000ed00

00001868 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    1868:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    186a:	4c03      	ldr	r4, [pc, #12]	; (1878 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    186c:	2301      	movs	r3, #1
    186e:	7822      	ldrb	r2, [r4, #0]
    1870:	f7ff ffa2 	bl	17b8 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1874:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    1876:	bd10      	pop	{r4, pc}
    1878:	200009ec 	.word	0x200009ec

0000187c <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    187c:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    187e:	4a09      	ldr	r2, [pc, #36]	; (18a4 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    1880:	2300      	movs	r3, #0
    1882:	7812      	ldrb	r2, [r2, #0]
    1884:	f7ff ff98 	bl	17b8 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    1888:	f110 0f16 	cmn.w	r0, #22
    188c:	d002      	beq.n	1894 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
  MPU->RNR = rnr;
    188e:	4a06      	ldr	r2, [pc, #24]	; (18a8 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    1890:	2807      	cmp	r0, #7
    1892:	dd00      	ble.n	1896 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    1894:	bd08      	pop	{r3, pc}
    1896:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    189a:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
    189e:	3001      	adds	r0, #1
    18a0:	e7f6      	b.n	1890 <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
    18a2:	bf00      	nop
    18a4:	200009ec 	.word	0x200009ec
    18a8:	e000ed00 	.word	0xe000ed00

000018ac <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    18ac:	4914      	ldr	r1, [pc, #80]	; (1900 <z_arm_mpu_init+0x54>)
    18ae:	6808      	ldr	r0, [r1, #0]
    18b0:	2808      	cmp	r0, #8
{
    18b2:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    18b4:	d821      	bhi.n	18fa <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    18b6:	f7ff ffcd 	bl	1854 <arm_core_mpu_disable>
    18ba:	4c12      	ldr	r4, [pc, #72]	; (1904 <z_arm_mpu_init+0x58>)
    18bc:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    18be:	2200      	movs	r2, #0
    18c0:	4290      	cmp	r0, r2
    18c2:	f101 010c 	add.w	r1, r1, #12
    18c6:	d105      	bne.n	18d4 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    18c8:	4b0f      	ldr	r3, [pc, #60]	; (1908 <z_arm_mpu_init+0x5c>)
    18ca:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    18cc:	f7ff ffb6 	bl	183c <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    18d0:	2000      	movs	r0, #0
}
    18d2:	bd10      	pop	{r4, pc}
    18d4:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    18d8:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    18dc:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    18e0:	4313      	orrs	r3, r2
    18e2:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    18e6:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    18ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
    18ee:	f043 0301 	orr.w	r3, r3, #1
    18f2:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    18f6:	3201      	adds	r2, #1
    18f8:	e7e2      	b.n	18c0 <z_arm_mpu_init+0x14>
		return -1;
    18fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    18fe:	e7e8      	b.n	18d2 <z_arm_mpu_init+0x26>
    1900:	00005310 	.word	0x00005310
    1904:	e000ed00 	.word	0xe000ed00
    1908:	200009ec 	.word	0x200009ec

0000190c <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    190c:	4b01      	ldr	r3, [pc, #4]	; (1914 <__stdout_hook_install+0x8>)
    190e:	6018      	str	r0, [r3, #0]
}
    1910:	4770      	bx	lr
    1912:	bf00      	nop
    1914:	20000024 	.word	0x20000024

00001918 <nordicsemi_nrf52_init>:
	nrf_power_gpregret_set(NRF_POWER, (uint8_t)type);
	NVIC_SystemReset();
}

static int nordicsemi_nrf52_init(const struct device *arg)
{
    1918:	b510      	push	{r4, lr}
	__asm__ volatile(
    191a:	f04f 0320 	mov.w	r3, #32
    191e:	f3ef 8011 	mrs	r0, BASEPRI
    1922:	f383 8812 	msr	BASEPRI_MAX, r3
    1926:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    192a:	4a11      	ldr	r2, [pc, #68]	; (1970 <nordicsemi_nrf52_init+0x58>)
    192c:	2301      	movs	r3, #1
    192e:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    1932:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    1936:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    193a:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    193e:	f8d1 4130 	ldr.w	r4, [r1, #304]	; 0x130
    1942:	2c08      	cmp	r4, #8
    1944:	d108      	bne.n	1958 <nordicsemi_nrf52_init+0x40>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    1946:	f8d1 1134 	ldr.w	r1, [r1, #308]	; 0x134
            {
                switch(var2)
    194a:	2905      	cmp	r1, #5
    194c:	d804      	bhi.n	1958 <nordicsemi_nrf52_init+0x40>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    194e:	4c09      	ldr	r4, [pc, #36]	; (1974 <nordicsemi_nrf52_init+0x5c>)
    1950:	5c61      	ldrb	r1, [r4, r1]
    1952:	b109      	cbz	r1, 1958 <nordicsemi_nrf52_init+0x40>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    1954:	f8c2 3638 	str.w	r3, [r2, #1592]	; 0x638
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    1958:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    195c:	2201      	movs	r2, #1
    195e:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    1962:	f380 8811 	msr	BASEPRI, r0
    1966:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    196a:	2000      	movs	r0, #0
    196c:	bd10      	pop	{r4, pc}
    196e:	bf00      	nop
    1970:	4001e000 	.word	0x4001e000
    1974:	00005552 	.word	0x00005552

00001978 <sys_arch_reboot>:
    *p_gpregret = val;
    1978:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    197c:	b2c0      	uxtb	r0, r0
    197e:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    1982:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1986:	4905      	ldr	r1, [pc, #20]	; (199c <sys_arch_reboot+0x24>)
    1988:	4b05      	ldr	r3, [pc, #20]	; (19a0 <sys_arch_reboot+0x28>)
    198a:	68ca      	ldr	r2, [r1, #12]
    198c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1990:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1992:	60cb      	str	r3, [r1, #12]
    1994:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1998:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    199a:	e7fd      	b.n	1998 <sys_arch_reboot+0x20>
    199c:	e000ed00 	.word	0xe000ed00
    19a0:	05fa0004 	.word	0x05fa0004

000019a4 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    19a4:	b120      	cbz	r0, 19b0 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    19a6:	4b03      	ldr	r3, [pc, #12]	; (19b4 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    19a8:	0180      	lsls	r0, r0, #6
    19aa:	f043 0301 	orr.w	r3, r3, #1
    19ae:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    19b0:	4770      	bx	lr
    19b2:	bf00      	nop
    19b4:	000052d0 	.word	0x000052d0

000019b8 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    19b8:	4b08      	ldr	r3, [pc, #32]	; (19dc <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    19ba:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    19bc:	1ac3      	subs	r3, r0, r3
{
    19be:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    19c0:	4907      	ldr	r1, [pc, #28]	; (19e0 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    19c2:	109b      	asrs	r3, r3, #2
{
    19c4:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    19c6:	4359      	muls	r1, r3
    19c8:	4806      	ldr	r0, [pc, #24]	; (19e4 <onoff_stop+0x2c>)
    19ca:	2240      	movs	r2, #64	; 0x40
    19cc:	f002 ffb0 	bl	4930 <stop>
	notify(mgr, res);
    19d0:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    19d2:	4601      	mov	r1, r0
	notify(mgr, res);
    19d4:	4620      	mov	r0, r4
}
    19d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    19da:	4718      	bx	r3
    19dc:	20000868 	.word	0x20000868
    19e0:	b6db6db7 	.word	0xb6db6db7
    19e4:	000050b8 	.word	0x000050b8

000019e8 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    19e8:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    19ea:	4c0c      	ldr	r4, [pc, #48]	; (1a1c <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    19ec:	4a0c      	ldr	r2, [pc, #48]	; (1a20 <onoff_start+0x38>)
    19ee:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    19f0:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    19f2:	9300      	str	r3, [sp, #0]
{
    19f4:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    19f6:	460b      	mov	r3, r1
    19f8:	490a      	ldr	r1, [pc, #40]	; (1a24 <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    19fa:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    19fc:	4361      	muls	r1, r4
{
    19fe:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1a00:	4809      	ldr	r0, [pc, #36]	; (1a28 <onoff_start+0x40>)
    1a02:	f002 ffc1 	bl	4988 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    1a06:	1e01      	subs	r1, r0, #0
    1a08:	da05      	bge.n	1a16 <onoff_start+0x2e>
		notify(mgr, err);
    1a0a:	4630      	mov	r0, r6
    1a0c:	462b      	mov	r3, r5
	}
}
    1a0e:	b002      	add	sp, #8
    1a10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    1a14:	4718      	bx	r3
}
    1a16:	b002      	add	sp, #8
    1a18:	bd70      	pop	{r4, r5, r6, pc}
    1a1a:	bf00      	nop
    1a1c:	20000868 	.word	0x20000868
    1a20:	000049f9 	.word	0x000049f9
    1a24:	b6db6db7 	.word	0xb6db6db7
    1a28:	000050b8 	.word	0x000050b8

00001a2c <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1a2c:	2200      	movs	r2, #0
{
    1a2e:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1a30:	2101      	movs	r1, #1
{
    1a32:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1a34:	4610      	mov	r0, r2
    1a36:	f7ff fc1b 	bl	1270 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    1a3a:	2000      	movs	r0, #0
    1a3c:	f7ff fbfa 	bl	1234 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1a40:	480f      	ldr	r0, [pc, #60]	; (1a80 <clk_init+0x54>)
    1a42:	f001 f83b 	bl	2abc <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1a46:	4b0f      	ldr	r3, [pc, #60]	; (1a84 <clk_init+0x58>)
    1a48:	4298      	cmp	r0, r3
    1a4a:	d115      	bne.n	1a78 <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1a4c:	f003 f8f6 	bl	4c3c <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    1a50:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    1a52:	490d      	ldr	r1, [pc, #52]	; (1a88 <clk_init+0x5c>)
    1a54:	4630      	mov	r0, r6
    1a56:	f002 fe34 	bl	46c2 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    1a5a:	2800      	cmp	r0, #0
    1a5c:	db0b      	blt.n	1a76 <clk_init+0x4a>
	struct nrf_clock_control_data *data = dev->data;
    1a5e:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    1a60:	4909      	ldr	r1, [pc, #36]	; (1a88 <clk_init+0x5c>)
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1a62:	2501      	movs	r5, #1
    1a64:	6435      	str	r5, [r6, #64]	; 0x40
		err = onoff_manager_init(get_onoff_manager(dev, i),
    1a66:	f104 001c 	add.w	r0, r4, #28
    1a6a:	f002 fe2a 	bl	46c2 <onoff_manager_init>
		if (err < 0) {
    1a6e:	2800      	cmp	r0, #0
    1a70:	db01      	blt.n	1a76 <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1a72:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    1a74:	2000      	movs	r0, #0
}
    1a76:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    1a78:	f06f 0004 	mvn.w	r0, #4
    1a7c:	e7fb      	b.n	1a76 <clk_init+0x4a>
    1a7e:	bf00      	nop
    1a80:	00001ac1 	.word	0x00001ac1
    1a84:	0bad0000 	.word	0x0bad0000
    1a88:	00005358 	.word	0x00005358

00001a8c <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    1a8c:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    1a8e:	230c      	movs	r3, #12
    1a90:	4809      	ldr	r0, [pc, #36]	; (1ab8 <clkstarted_handle.constprop.0+0x2c>)
    1a92:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    1a94:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    1a96:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    1a98:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
    1a9c:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    1a9e:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    1aa0:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    1aa2:	4418      	add	r0, r3
    1aa4:	f002 ff31 	bl	490a <set_on_state>
	if (callback) {
    1aa8:	b12d      	cbz	r5, 1ab6 <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    1aaa:	4632      	mov	r2, r6
    1aac:	462b      	mov	r3, r5
    1aae:	4803      	ldr	r0, [pc, #12]	; (1abc <clkstarted_handle.constprop.0+0x30>)
}
    1ab0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    1ab4:	4718      	bx	r3
}
    1ab6:	bd70      	pop	{r4, r5, r6, pc}
    1ab8:	20000868 	.word	0x20000868
    1abc:	000050b8 	.word	0x000050b8

00001ac0 <clock_event_handler>:
	switch (event) {
    1ac0:	b110      	cbz	r0, 1ac8 <clock_event_handler+0x8>
    1ac2:	2801      	cmp	r0, #1
    1ac4:	d004      	beq.n	1ad0 <clock_event_handler+0x10>
    1ac6:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    1ac8:	4b03      	ldr	r3, [pc, #12]	; (1ad8 <clock_event_handler+0x18>)
    1aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    1acc:	075b      	lsls	r3, r3, #29
    1ace:	d101      	bne.n	1ad4 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1ad0:	f7ff bfdc 	b.w	1a8c <clkstarted_handle.constprop.0>
}
    1ad4:	4770      	bx	lr
    1ad6:	bf00      	nop
    1ad8:	20000868 	.word	0x20000868

00001adc <generic_hfclk_start>:
{
    1adc:	b508      	push	{r3, lr}
	__asm__ volatile(
    1ade:	f04f 0320 	mov.w	r3, #32
    1ae2:	f3ef 8111 	mrs	r1, BASEPRI
    1ae6:	f383 8812 	msr	BASEPRI_MAX, r3
    1aea:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    1aee:	4a12      	ldr	r2, [pc, #72]	; (1b38 <generic_hfclk_start+0x5c>)
    1af0:	6813      	ldr	r3, [r2, #0]
    1af2:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    1af6:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    1afa:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    1afc:	d00c      	beq.n	1b18 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    1afe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1b02:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    1b06:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    1b0a:	f013 0301 	ands.w	r3, r3, #1
    1b0e:	d003      	beq.n	1b18 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    1b10:	480a      	ldr	r0, [pc, #40]	; (1b3c <generic_hfclk_start+0x60>)
    1b12:	f002 fefa 	bl	490a <set_on_state>
			already_started = true;
    1b16:	2301      	movs	r3, #1
	__asm__ volatile(
    1b18:	f381 8811 	msr	BASEPRI, r1
    1b1c:	f3bf 8f6f 	isb	sy
	if (already_started) {
    1b20:	b123      	cbz	r3, 1b2c <generic_hfclk_start+0x50>
}
    1b22:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    1b26:	2000      	movs	r0, #0
    1b28:	f7ff bfb0 	b.w	1a8c <clkstarted_handle.constprop.0>
}
    1b2c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    1b30:	2001      	movs	r0, #1
    1b32:	f003 b88d 	b.w	4c50 <nrfx_clock_start>
    1b36:	bf00      	nop
    1b38:	200008b8 	.word	0x200008b8
    1b3c:	200008a8 	.word	0x200008a8

00001b40 <api_blocking_start>:
{
    1b40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1b42:	2200      	movs	r2, #0
    1b44:	2301      	movs	r3, #1
    1b46:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1b4a:	4a09      	ldr	r2, [pc, #36]	; (1b70 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1b4c:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1b50:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1b52:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1b56:	f002 ff48 	bl	49ea <api_start>
	if (err < 0) {
    1b5a:	2800      	cmp	r0, #0
    1b5c:	db05      	blt.n	1b6a <api_blocking_start+0x2a>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1b5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1b62:	2300      	movs	r3, #0
    1b64:	4668      	mov	r0, sp
    1b66:	f001 fe81 	bl	386c <z_impl_k_sem_take>
}
    1b6a:	b005      	add	sp, #20
    1b6c:	f85d fb04 	ldr.w	pc, [sp], #4
    1b70:	00004a17 	.word	0x00004a17

00001b74 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1b74:	4b09      	ldr	r3, [pc, #36]	; (1b9c <generic_hfclk_stop+0x28>)
    1b76:	f3bf 8f5b 	dmb	ish
    1b7a:	e853 2f00 	ldrex	r2, [r3]
    1b7e:	f022 0102 	bic.w	r1, r2, #2
    1b82:	e843 1000 	strex	r0, r1, [r3]
    1b86:	2800      	cmp	r0, #0
    1b88:	d1f7      	bne.n	1b7a <generic_hfclk_stop+0x6>
    1b8a:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    1b8e:	07d3      	lsls	r3, r2, #31
    1b90:	d402      	bmi.n	1b98 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    1b92:	2001      	movs	r0, #1
    1b94:	f000 bfa2 	b.w	2adc <nrfx_clock_stop>
}
    1b98:	4770      	bx	lr
    1b9a:	bf00      	nop
    1b9c:	200008b8 	.word	0x200008b8

00001ba0 <z_nrf_clock_control_lf_on>:
{
    1ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1ba4:	4939      	ldr	r1, [pc, #228]	; (1c8c <z_nrf_clock_control_lf_on+0xec>)
    1ba6:	f3bf 8f5b 	dmb	ish
    1baa:	4607      	mov	r7, r0
    1bac:	2201      	movs	r2, #1
    1bae:	e851 3f00 	ldrex	r3, [r1]
    1bb2:	e841 2000 	strex	r0, r2, [r1]
    1bb6:	2800      	cmp	r0, #0
    1bb8:	d1f9      	bne.n	1bae <z_nrf_clock_control_lf_on+0xe>
    1bba:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    1bbe:	b933      	cbnz	r3, 1bce <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    1bc0:	4933      	ldr	r1, [pc, #204]	; (1c90 <z_nrf_clock_control_lf_on+0xf0>)
		err = onoff_request(mgr, &cli);
    1bc2:	4834      	ldr	r0, [pc, #208]	; (1c94 <z_nrf_clock_control_lf_on+0xf4>)
    1bc4:	604b      	str	r3, [r1, #4]
    1bc6:	60cb      	str	r3, [r1, #12]
    1bc8:	608a      	str	r2, [r1, #8]
    1bca:	f002 fd8d 	bl	46e8 <onoff_request>
	switch (start_mode) {
    1bce:	1e7b      	subs	r3, r7, #1
    1bd0:	2b01      	cmp	r3, #1
    1bd2:	d82f      	bhi.n	1c34 <z_nrf_clock_control_lf_on+0x94>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    1bd4:	2f01      	cmp	r7, #1
    1bd6:	d107      	bne.n	1be8 <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    1bd8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1bdc:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    1be0:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    1be4:	2b01      	cmp	r3, #1
    1be6:	d025      	beq.n	1c34 <z_nrf_clock_control_lf_on+0x94>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1be8:	f003 f929 	bl	4e3e <k_is_in_isr>
    1bec:	4604      	mov	r4, r0
    1bee:	b918      	cbnz	r0, 1bf8 <z_nrf_clock_control_lf_on+0x58>
	return !z_sys_post_kernel;
    1bf0:	4b29      	ldr	r3, [pc, #164]	; (1c98 <z_nrf_clock_control_lf_on+0xf8>)
	int key = isr_mode ? irq_lock() : 0;
    1bf2:	781b      	ldrb	r3, [r3, #0]
    1bf4:	2b00      	cmp	r3, #0
    1bf6:	d141      	bne.n	1c7c <z_nrf_clock_control_lf_on+0xdc>
	__asm__ volatile(
    1bf8:	f04f 0320 	mov.w	r3, #32
    1bfc:	f3ef 8611 	mrs	r6, BASEPRI
    1c00:	f383 8812 	msr	BASEPRI_MAX, r3
    1c04:	f3bf 8f6f 	isb	sy
    1c08:	2401      	movs	r4, #1
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1c0a:	f8df 8090 	ldr.w	r8, [pc, #144]	; 1c9c <z_nrf_clock_control_lf_on+0xfc>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    1c0e:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
    1c12:	f8d5 3418 	ldr.w	r3, [r5, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    1c16:	f8d5 2418 	ldr.w	r2, [r5, #1048]	; 0x418
    1c1a:	03d2      	lsls	r2, r2, #15
    1c1c:	d50c      	bpl.n	1c38 <z_nrf_clock_control_lf_on+0x98>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    1c1e:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1c22:	2b01      	cmp	r3, #1
    1c24:	d001      	beq.n	1c2a <z_nrf_clock_control_lf_on+0x8a>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1c26:	2f01      	cmp	r7, #1
    1c28:	d106      	bne.n	1c38 <z_nrf_clock_control_lf_on+0x98>
	if (isr_mode) {
    1c2a:	b30c      	cbz	r4, 1c70 <z_nrf_clock_control_lf_on+0xd0>
	__asm__ volatile(
    1c2c:	f386 8811 	msr	BASEPRI, r6
    1c30:	f3bf 8f6f 	isb	sy
}
    1c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1c38:	b1ac      	cbz	r4, 1c66 <z_nrf_clock_control_lf_on+0xc6>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1c3a:	4630      	mov	r0, r6
    1c3c:	f7ff faf0 	bl	1220 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1c40:	f8d5 3518 	ldr.w	r3, [r5, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1c44:	2b00      	cmp	r3, #0
    1c46:	d1e4      	bne.n	1c12 <z_nrf_clock_control_lf_on+0x72>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1c48:	f8d5 2104 	ldr.w	r2, [r5, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    1c4c:	2a00      	cmp	r2, #0
    1c4e:	d0e0      	beq.n	1c12 <z_nrf_clock_control_lf_on+0x72>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1c50:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1c54:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    1c58:	2301      	movs	r3, #1
    1c5a:	f8c5 3518 	str.w	r3, [r5, #1304]	; 0x518
    1c5e:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1c62:	60ab      	str	r3, [r5, #8]
}
    1c64:	e7d5      	b.n	1c12 <z_nrf_clock_control_lf_on+0x72>
	return z_impl_k_sleep(timeout);
    1c66:	2100      	movs	r1, #0
    1c68:	2021      	movs	r0, #33	; 0x21
    1c6a:	f002 f8fd 	bl	3e68 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1c6e:	e7e7      	b.n	1c40 <z_nrf_clock_control_lf_on+0xa0>
    p_reg->INTENSET = mask;
    1c70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1c74:	2202      	movs	r2, #2
    1c76:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1c7a:	e7db      	b.n	1c34 <z_nrf_clock_control_lf_on+0x94>
    p_reg->INTENCLR = mask;
    1c7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1c80:	2202      	movs	r2, #2
    1c82:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    1c86:	4606      	mov	r6, r0
}
    1c88:	e7bf      	b.n	1c0a <z_nrf_clock_control_lf_on+0x6a>
    1c8a:	bf00      	nop
    1c8c:	200008bc 	.word	0x200008bc
    1c90:	20000858 	.word	0x20000858
    1c94:	20000884 	.word	0x20000884
    1c98:	20000dfd 	.word	0x20000dfd
    1c9c:	e000e100 	.word	0xe000e100

00001ca0 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    1ca0:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    1ca2:	4b08      	ldr	r3, [pc, #32]	; (1cc4 <uart_console_init+0x24>)
    1ca4:	4808      	ldr	r0, [pc, #32]	; (1cc8 <uart_console_init+0x28>)
    1ca6:	6018      	str	r0, [r3, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    1ca8:	f003 f85c 	bl	4d64 <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    1cac:	b138      	cbz	r0, 1cbe <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    1cae:	4807      	ldr	r0, [pc, #28]	; (1ccc <uart_console_init+0x2c>)
    1cb0:	f7ff fe2c 	bl	190c <__stdout_hook_install>
	__printk_hook_install(console_out);
    1cb4:	4805      	ldr	r0, [pc, #20]	; (1ccc <uart_console_init+0x2c>)
    1cb6:	f7fe fbb5 	bl	424 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    1cba:	2000      	movs	r0, #0
}
    1cbc:	bd08      	pop	{r3, pc}
		return -ENODEV;
    1cbe:	f06f 0012 	mvn.w	r0, #18
    1cc2:	e7fb      	b.n	1cbc <uart_console_init+0x1c>
    1cc4:	200008c0 	.word	0x200008c0
    1cc8:	00005118 	.word	0x00005118
    1ccc:	00001cd1 	.word	0x00001cd1

00001cd0 <console_out>:
	if ('\n' == c) {
    1cd0:	280a      	cmp	r0, #10
{
    1cd2:	b538      	push	{r3, r4, r5, lr}
    1cd4:	4d07      	ldr	r5, [pc, #28]	; (1cf4 <console_out+0x24>)
    1cd6:	4604      	mov	r4, r0
	if ('\n' == c) {
    1cd8:	d104      	bne.n	1ce4 <console_out+0x14>
		uart_poll_out(uart_console_dev, '\r');
    1cda:	6828      	ldr	r0, [r5, #0]
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    1cdc:	6883      	ldr	r3, [r0, #8]
    1cde:	210d      	movs	r1, #13
    1ce0:	685b      	ldr	r3, [r3, #4]
    1ce2:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    1ce4:	6828      	ldr	r0, [r5, #0]
    1ce6:	6883      	ldr	r3, [r0, #8]
    1ce8:	b2e1      	uxtb	r1, r4
    1cea:	685b      	ldr	r3, [r3, #4]
    1cec:	4798      	blx	r3
}
    1cee:	4620      	mov	r0, r4
    1cf0:	bd38      	pop	{r3, r4, r5, pc}
    1cf2:	bf00      	nop
    1cf4:	200008c0 	.word	0x200008c0

00001cf8 <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    1cf8:	b530      	push	{r4, r5, lr}
	return port->config;
    1cfa:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1cfc:	7b04      	ldrb	r4, [r0, #12]
    1cfe:	f001 051f 	and.w	r5, r1, #31
	nrfx_err_t err;

	if (mode == GPIO_INT_MODE_DISABLED) {
    1d02:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1d06:	ea45 1544 	orr.w	r5, r5, r4, lsl #5
{
    1d0a:	b085      	sub	sp, #20
    1d0c:	f04f 0400 	mov.w	r4, #0
	if (mode == GPIO_INT_MODE_DISABLED) {
    1d10:	d104      	bne.n	1d1c <gpio_nrfx_pin_interrupt_configure+0x24>
		nrfx_gpiote_trigger_disable(abs_pin);
    1d12:	4628      	mov	r0, r5
    1d14:	f001 f990 	bl	3038 <nrfx_gpiote_trigger_disable>
		return -EIO;
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
    1d18:	2000      	movs	r0, #0
    1d1a:	e032      	b.n	1d82 <gpio_nrfx_pin_interrupt_configure+0x8a>
	if (mode == GPIO_INT_MODE_LEVEL) {
    1d1c:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    1d20:	e9cd 4402 	strd	r4, r4, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    1d24:	d12f      	bne.n	1d86 <gpio_nrfx_pin_interrupt_configure+0x8e>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    1d26:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    1d2a:	bf0c      	ite	eq
    1d2c:	2304      	moveq	r3, #4
    1d2e:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    1d30:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    1d34:	6883      	ldr	r3, [r0, #8]
    1d36:	fa23 f101 	lsr.w	r1, r3, r1
    1d3a:	07c9      	lsls	r1, r1, #31
    1d3c:	d42f      	bmi.n	1d9e <gpio_nrfx_pin_interrupt_configure+0xa6>
    1d3e:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    1d42:	d12c      	bne.n	1d9e <gpio_nrfx_pin_interrupt_configure+0xa6>
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    1d44:	096a      	lsrs	r2, r5, #5
        case 1: return NRF_P1;
    1d46:	2a01      	cmp	r2, #1
    *p_pin = pin_number & 0x1F;
    1d48:	f005 031f 	and.w	r3, r5, #31
        case 1: return NRF_P1;
    1d4c:	4a1c      	ldr	r2, [pc, #112]	; (1dc0 <gpio_nrfx_pin_interrupt_configure+0xc8>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1d4e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
        case 1: return NRF_P1;
    1d52:	bf18      	it	ne
    1d54:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1d58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    1d5c:	07db      	lsls	r3, r3, #31
    1d5e:	d41e      	bmi.n	1d9e <gpio_nrfx_pin_interrupt_configure+0xa6>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1d60:	f10d 0407 	add.w	r4, sp, #7
    1d64:	4621      	mov	r1, r4
    1d66:	4628      	mov	r0, r5
    1d68:	f001 f8ca 	bl	2f00 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    1d6c:	4b15      	ldr	r3, [pc, #84]	; (1dc4 <gpio_nrfx_pin_interrupt_configure+0xcc>)
    1d6e:	4298      	cmp	r0, r3
    1d70:	d114      	bne.n	1d9c <gpio_nrfx_pin_interrupt_configure+0xa4>
			err = nrfx_gpiote_channel_alloc(&ch);
    1d72:	4620      	mov	r0, r4
    1d74:	f001 f912 	bl	2f9c <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    1d78:	4b13      	ldr	r3, [pc, #76]	; (1dc8 <gpio_nrfx_pin_interrupt_configure+0xd0>)
    1d7a:	4298      	cmp	r0, r3
    1d7c:	d00e      	beq.n	1d9c <gpio_nrfx_pin_interrupt_configure+0xa4>
				return -ENOMEM;
    1d7e:	f06f 000b 	mvn.w	r0, #11
}
    1d82:	b005      	add	sp, #20
    1d84:	bd30      	pop	{r4, r5, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    1d86:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    1d8a:	d005      	beq.n	1d98 <gpio_nrfx_pin_interrupt_configure+0xa0>
    1d8c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    1d90:	bf0c      	ite	eq
    1d92:	2302      	moveq	r3, #2
    1d94:	2301      	movne	r3, #1
    1d96:	e7cb      	b.n	1d30 <gpio_nrfx_pin_interrupt_configure+0x38>
    1d98:	2303      	movs	r3, #3
    1d9a:	e7c9      	b.n	1d30 <gpio_nrfx_pin_interrupt_configure+0x38>
		trigger_config.p_in_channel = &ch;
    1d9c:	9403      	str	r4, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1d9e:	2300      	movs	r3, #0
    1da0:	4619      	mov	r1, r3
    1da2:	aa02      	add	r2, sp, #8
    1da4:	4628      	mov	r0, r5
    1da6:	f000 ff85 	bl	2cb4 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1daa:	4b07      	ldr	r3, [pc, #28]	; (1dc8 <gpio_nrfx_pin_interrupt_configure+0xd0>)
    1dac:	4298      	cmp	r0, r3
    1dae:	d104      	bne.n	1dba <gpio_nrfx_pin_interrupt_configure+0xc2>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    1db0:	2101      	movs	r1, #1
    1db2:	4628      	mov	r0, r5
    1db4:	f001 f8f8 	bl	2fa8 <nrfx_gpiote_trigger_enable>
    1db8:	e7ae      	b.n	1d18 <gpio_nrfx_pin_interrupt_configure+0x20>
		return -EIO;
    1dba:	f06f 0004 	mvn.w	r0, #4
    1dbe:	e7e0      	b.n	1d82 <gpio_nrfx_pin_interrupt_configure+0x8a>
    1dc0:	50000300 	.word	0x50000300
    1dc4:	0bad0004 	.word	0x0bad0004
    1dc8:	0bad0000 	.word	0x0bad0000

00001dcc <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    1dcc:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    1dce:	f001 f8d5 	bl	2f7c <nrfx_gpiote_is_init>
    1dd2:	4604      	mov	r4, r0
    1dd4:	b968      	cbnz	r0, 1df2 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    1dd6:	f001 f8a9 	bl	2f2c <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    1dda:	4b08      	ldr	r3, [pc, #32]	; (1dfc <gpio_nrfx_init+0x30>)
    1ddc:	4298      	cmp	r0, r3
    1dde:	d10a      	bne.n	1df6 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    1de0:	4807      	ldr	r0, [pc, #28]	; (1e00 <gpio_nrfx_init+0x34>)
    1de2:	4621      	mov	r1, r4
    1de4:	f001 f886 	bl	2ef4 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    1de8:	4622      	mov	r2, r4
    1dea:	2105      	movs	r1, #5
    1dec:	2006      	movs	r0, #6
    1dee:	f7ff fa3f 	bl	1270 <z_arm_irq_priority_set>
		return 0;
    1df2:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    1df4:	bd10      	pop	{r4, pc}
		return -EIO;
    1df6:	f06f 0004 	mvn.w	r0, #4
    1dfa:	e7fb      	b.n	1df4 <gpio_nrfx_init+0x28>
    1dfc:	0bad0000 	.word	0x0bad0000
    1e00:	00001e05 	.word	0x00001e05

00001e04 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1e04:	0942      	lsrs	r2, r0, #5
{
    1e06:	b570      	push	{r4, r5, r6, lr}
    1e08:	4603      	mov	r3, r0
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1e0a:	d002      	beq.n	1e12 <nrfx_gpio_handler+0xe>
    1e0c:	2a01      	cmp	r2, #1
    1e0e:	d015      	beq.n	1e3c <nrfx_gpio_handler+0x38>
}
    1e10:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1e12:	4e0b      	ldr	r6, [pc, #44]	; (1e40 <nrfx_gpio_handler+0x3c>)
	gpio_fire_callbacks(list, port, BIT(pin));
    1e14:	6932      	ldr	r2, [r6, #16]
    1e16:	6851      	ldr	r1, [r2, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1e18:	2900      	cmp	r1, #0
    1e1a:	d0f9      	beq.n	1e10 <nrfx_gpio_handler+0xc>
    *p_pin = pin_number & 0x1F;
    1e1c:	f003 031f 	and.w	r3, r3, #31
    1e20:	2501      	movs	r5, #1
    1e22:	680c      	ldr	r4, [r1, #0]
    1e24:	409d      	lsls	r5, r3
		if (cb->pin_mask & pins) {
    1e26:	688a      	ldr	r2, [r1, #8]
    1e28:	402a      	ands	r2, r5
    1e2a:	d002      	beq.n	1e32 <nrfx_gpio_handler+0x2e>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    1e2c:	684b      	ldr	r3, [r1, #4]
    1e2e:	4630      	mov	r0, r6
    1e30:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1e32:	2c00      	cmp	r4, #0
    1e34:	d0ec      	beq.n	1e10 <nrfx_gpio_handler+0xc>
    1e36:	4621      	mov	r1, r4
    1e38:	6824      	ldr	r4, [r4, #0]
    1e3a:	e7f4      	b.n	1e26 <nrfx_gpio_handler+0x22>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1e3c:	4e01      	ldr	r6, [pc, #4]	; (1e44 <nrfx_gpio_handler+0x40>)
    1e3e:	e7e9      	b.n	1e14 <nrfx_gpio_handler+0x10>
    1e40:	000050d0 	.word	0x000050d0
    1e44:	000050e8 	.word	0x000050e8

00001e48 <gpio_nrfx_pin_configure>:
{
    1e48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return port->config;
    1e4c:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1e4e:	7b3b      	ldrb	r3, [r7, #12]
    1e50:	f001 051f 	and.w	r5, r1, #31
{
    1e54:	b085      	sub	sp, #20
    1e56:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1e58:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    1e5c:	4614      	mov	r4, r2
    1e5e:	b9ca      	cbnz	r2, 1e94 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    1e60:	a902      	add	r1, sp, #8
    1e62:	4628      	mov	r0, r5
    1e64:	f001 f84c 	bl	2f00 <nrfx_gpiote_channel_get>
    1e68:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    1e6a:	4628      	mov	r0, r5
    1e6c:	f001 f90c 	bl	3088 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    1e70:	4b48      	ldr	r3, [pc, #288]	; (1f94 <gpio_nrfx_pin_configure+0x14c>)
    1e72:	4298      	cmp	r0, r3
    1e74:	d004      	beq.n	1e80 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    1e76:	f06f 0004 	mvn.w	r0, #4
}
    1e7a:	b005      	add	sp, #20
    1e7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    1e80:	4284      	cmp	r4, r0
    1e82:	d105      	bne.n	1e90 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    1e84:	f89d 0008 	ldrb.w	r0, [sp, #8]
    1e88:	f001 f882 	bl	2f90 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    1e8c:	42a0      	cmp	r0, r4
    1e8e:	d1f2      	bne.n	1e76 <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1e90:	2000      	movs	r0, #0
    1e92:	e7f2      	b.n	1e7a <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    1e94:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    1e98:	f10d 0103 	add.w	r1, sp, #3
    1e9c:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    1e9e:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    1ea2:	f001 f82d 	bl	2f00 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1ea6:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    1ea8:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1eaa:	aa02      	add	r2, sp, #8
    1eac:	4649      	mov	r1, r9
    1eae:	4628      	mov	r0, r5
    1eb0:	f000 ff00 	bl	2cb4 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1eb4:	4b37      	ldr	r3, [pc, #220]	; (1f94 <gpio_nrfx_pin_configure+0x14c>)
    1eb6:	4298      	cmp	r0, r3
    1eb8:	d002      	beq.n	1ec0 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1eba:	f06f 0015 	mvn.w	r0, #21
    1ebe:	e7dc      	b.n	1e7a <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    1ec0:	4580      	cmp	r8, r0
    1ec2:	d103      	bne.n	1ecc <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    1ec4:	f89d 0003 	ldrb.w	r0, [sp, #3]
    1ec8:	f001 f862 	bl	2f90 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    1ecc:	05a3      	lsls	r3, r4, #22
    1ece:	d54e      	bpl.n	1f6e <gpio_nrfx_pin_configure+0x126>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1ed0:	4b31      	ldr	r3, [pc, #196]	; (1f98 <gpio_nrfx_pin_configure+0x150>)
    1ed2:	4a32      	ldr	r2, [pc, #200]	; (1f9c <gpio_nrfx_pin_configure+0x154>)
    1ed4:	4023      	ands	r3, r4
    1ed6:	4293      	cmp	r3, r2
    1ed8:	d03a      	beq.n	1f50 <gpio_nrfx_pin_configure+0x108>
    1eda:	d80c      	bhi.n	1ef6 <gpio_nrfx_pin_configure+0xae>
    1edc:	2b06      	cmp	r3, #6
    1ede:	d014      	beq.n	1f0a <gpio_nrfx_pin_configure+0xc2>
    1ee0:	d804      	bhi.n	1eec <gpio_nrfx_pin_configure+0xa4>
    1ee2:	b193      	cbz	r3, 1f0a <gpio_nrfx_pin_configure+0xc2>
    1ee4:	2b02      	cmp	r3, #2
    1ee6:	d1e8      	bne.n	1eba <gpio_nrfx_pin_configure+0x72>
    1ee8:	2304      	movs	r3, #4
    1eea:	e00e      	b.n	1f0a <gpio_nrfx_pin_configure+0xc2>
    1eec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    1ef0:	d1e3      	bne.n	1eba <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    1ef2:	2301      	movs	r3, #1
    1ef4:	e009      	b.n	1f0a <gpio_nrfx_pin_configure+0xc2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1ef6:	4a2a      	ldr	r2, [pc, #168]	; (1fa0 <gpio_nrfx_pin_configure+0x158>)
    1ef8:	4293      	cmp	r3, r2
    1efa:	d02b      	beq.n	1f54 <gpio_nrfx_pin_configure+0x10c>
    1efc:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    1f00:	d02a      	beq.n	1f58 <gpio_nrfx_pin_configure+0x110>
    1f02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    1f06:	d1d8      	bne.n	1eba <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    1f08:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    1f0a:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    1f0e:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    1f12:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    1f16:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    1f18:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    1f1c:	bf54      	ite	pl
    1f1e:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    1f22:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1f24:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    1f26:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1f2a:	d517      	bpl.n	1f5c <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    1f2c:	687b      	ldr	r3, [r7, #4]
    1f2e:	2101      	movs	r1, #1
    1f30:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    1f34:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    1f38:	2200      	movs	r2, #0
    1f3a:	a901      	add	r1, sp, #4
    1f3c:	4628      	mov	r0, r5
    1f3e:	f000 ff67 	bl	2e10 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1f42:	4b14      	ldr	r3, [pc, #80]	; (1f94 <gpio_nrfx_pin_configure+0x14c>)
    1f44:	4298      	cmp	r0, r3
    1f46:	bf14      	ite	ne
    1f48:	f06f 0015 	mvnne.w	r0, #21
    1f4c:	2000      	moveq	r0, #0
    1f4e:	e794      	b.n	1e7a <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    1f50:	2307      	movs	r3, #7
    1f52:	e7da      	b.n	1f0a <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_D0H1;
    1f54:	2305      	movs	r3, #5
    1f56:	e7d8      	b.n	1f0a <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_H0H1;
    1f58:	2303      	movs	r3, #3
    1f5a:	e7d6      	b.n	1f0a <gpio_nrfx_pin_configure+0xc2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    1f5c:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    1f5e:	bf41      	itttt	mi
    1f60:	687b      	ldrmi	r3, [r7, #4]
    1f62:	2101      	movmi	r1, #1
    1f64:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    1f68:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    1f6c:	e7e4      	b.n	1f38 <gpio_nrfx_pin_configure+0xf0>
	if (flags & GPIO_PULL_UP) {
    1f6e:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1f70:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    1f74:	bf54      	ite	pl
    1f76:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    1f7a:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1f7c:	461a      	mov	r2, r3
    1f7e:	a901      	add	r1, sp, #4
    1f80:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    1f82:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1f86:	f000 fe95 	bl	2cb4 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1f8a:	4b02      	ldr	r3, [pc, #8]	; (1f94 <gpio_nrfx_pin_configure+0x14c>)
    1f8c:	4298      	cmp	r0, r3
    1f8e:	f43f af7f 	beq.w	1e90 <gpio_nrfx_pin_configure+0x48>
    1f92:	e792      	b.n	1eba <gpio_nrfx_pin_configure+0x72>
    1f94:	0bad0000 	.word	0x0bad0000
    1f98:	00f00006 	.word	0x00f00006
    1f9c:	00100006 	.word	0x00100006
    1fa0:	00400002 	.word	0x00400002

00001fa4 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    1fa4:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    1fa6:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    1faa:	095b      	lsrs	r3, r3, #5
        case 1: return NRF_P1;
    1fac:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    1fae:	6002      	str	r2, [r0, #0]
}
    1fb0:	4802      	ldr	r0, [pc, #8]	; (1fbc <nrf_gpio_pin_port_decode+0x18>)
    1fb2:	bf18      	it	ne
    1fb4:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    1fb8:	4770      	bx	lr
    1fba:	bf00      	nop
    1fbc:	50000300 	.word	0x50000300

00001fc0 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    1fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    1fc2:	794b      	ldrb	r3, [r1, #5]
    1fc4:	2b01      	cmp	r3, #1
    1fc6:	d026      	beq.n	2016 <uarte_nrfx_configure+0x56>
    1fc8:	2b03      	cmp	r3, #3
    1fca:	d121      	bne.n	2010 <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    1fcc:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    1fce:	798b      	ldrb	r3, [r1, #6]
    1fd0:	2b03      	cmp	r3, #3
    1fd2:	d11d      	bne.n	2010 <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    1fd4:	79cc      	ldrb	r4, [r1, #7]
    1fd6:	b10c      	cbz	r4, 1fdc <uarte_nrfx_configure+0x1c>
    1fd8:	2c01      	cmp	r4, #1
    1fda:	d119      	bne.n	2010 <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    1fdc:	790a      	ldrb	r2, [r1, #4]
    1fde:	b112      	cbz	r2, 1fe6 <uarte_nrfx_configure+0x26>
    1fe0:	2a02      	cmp	r2, #2
    1fe2:	d115      	bne.n	2010 <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    1fe4:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    1fe6:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    1fe8:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    1fea:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    1fee:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    1ff0:	d065      	beq.n	20be <uarte_nrfx_configure+0xfe>
    1ff2:	d82d      	bhi.n	2050 <uarte_nrfx_configure+0x90>
    1ff4:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    1ff8:	d064      	beq.n	20c4 <uarte_nrfx_configure+0x104>
    1ffa:	d816      	bhi.n	202a <uarte_nrfx_configure+0x6a>
    1ffc:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    2000:	d062      	beq.n	20c8 <uarte_nrfx_configure+0x108>
    2002:	d80a      	bhi.n	201a <uarte_nrfx_configure+0x5a>
    2004:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    2008:	d061      	beq.n	20ce <uarte_nrfx_configure+0x10e>
    200a:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    200e:	d061      	beq.n	20d4 <uarte_nrfx_configure+0x114>
    2010:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2014:	e052      	b.n	20bc <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    2016:	2600      	movs	r6, #0
    2018:	e7d9      	b.n	1fce <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    201a:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    201e:	d05c      	beq.n	20da <uarte_nrfx_configure+0x11a>
    2020:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    2024:	d1f4      	bne.n	2010 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2026:	4b37      	ldr	r3, [pc, #220]	; (2104 <uarte_nrfx_configure+0x144>)
    2028:	e03c      	b.n	20a4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    202a:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    202e:	d057      	beq.n	20e0 <uarte_nrfx_configure+0x120>
    2030:	d807      	bhi.n	2042 <uarte_nrfx_configure+0x82>
    2032:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    2036:	d055      	beq.n	20e4 <uarte_nrfx_configure+0x124>
    2038:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    203c:	d1e8      	bne.n	2010 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    203e:	4b32      	ldr	r3, [pc, #200]	; (2108 <uarte_nrfx_configure+0x148>)
    2040:	e030      	b.n	20a4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2042:	f647 2712 	movw	r7, #31250	; 0x7a12
    2046:	42bb      	cmp	r3, r7
    2048:	d1e2      	bne.n	2010 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    204a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    204e:	e029      	b.n	20a4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2050:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    2054:	d048      	beq.n	20e8 <uarte_nrfx_configure+0x128>
    2056:	d813      	bhi.n	2080 <uarte_nrfx_configure+0xc0>
    2058:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    205c:	d047      	beq.n	20ee <uarte_nrfx_configure+0x12e>
    205e:	d809      	bhi.n	2074 <uarte_nrfx_configure+0xb4>
    2060:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    2064:	42bb      	cmp	r3, r7
    2066:	d044      	beq.n	20f2 <uarte_nrfx_configure+0x132>
    2068:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    206c:	d1d0      	bne.n	2010 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    206e:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    2072:	e017      	b.n	20a4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2074:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    2078:	d1ca      	bne.n	2010 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    207a:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    207e:	e011      	b.n	20a4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2080:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    2084:	d038      	beq.n	20f8 <uarte_nrfx_configure+0x138>
    2086:	d808      	bhi.n	209a <uarte_nrfx_configure+0xda>
    2088:	4f20      	ldr	r7, [pc, #128]	; (210c <uarte_nrfx_configure+0x14c>)
    208a:	42bb      	cmp	r3, r7
    208c:	d037      	beq.n	20fe <uarte_nrfx_configure+0x13e>
    208e:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    2092:	d1bd      	bne.n	2010 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    2094:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    2098:	e004      	b.n	20a4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    209a:	4f1d      	ldr	r7, [pc, #116]	; (2110 <uarte_nrfx_configure+0x150>)
    209c:	42bb      	cmp	r3, r7
    209e:	d1b7      	bne.n	2010 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    20a0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
    20a4:	6900      	ldr	r0, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    20a6:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	data->uart_config = *cfg;
    20aa:	1d03      	adds	r3, r0, #4
    20ac:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    20ae:	4334      	orrs	r4, r6
    20b0:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    20b2:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    20b6:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    20ba:	2000      	movs	r0, #0
}
    20bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    20be:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    20c2:	e7ef      	b.n	20a4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    20c4:	4b13      	ldr	r3, [pc, #76]	; (2114 <uarte_nrfx_configure+0x154>)
    20c6:	e7ed      	b.n	20a4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    20c8:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    20cc:	e7ea      	b.n	20a4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    20ce:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    20d2:	e7e7      	b.n	20a4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    20d4:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    20d8:	e7e4      	b.n	20a4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    20da:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    20de:	e7e1      	b.n	20a4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    20e0:	4b0d      	ldr	r3, [pc, #52]	; (2118 <uarte_nrfx_configure+0x158>)
    20e2:	e7df      	b.n	20a4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    20e4:	4b0d      	ldr	r3, [pc, #52]	; (211c <uarte_nrfx_configure+0x15c>)
    20e6:	e7dd      	b.n	20a4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    20e8:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    20ec:	e7da      	b.n	20a4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    20ee:	4b0c      	ldr	r3, [pc, #48]	; (2120 <uarte_nrfx_configure+0x160>)
    20f0:	e7d8      	b.n	20a4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    20f2:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    20f6:	e7d5      	b.n	20a4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    20f8:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    20fc:	e7d2      	b.n	20a4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    20fe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2102:	e7cf      	b.n	20a4 <uarte_nrfx_configure+0xe4>
    2104:	0013b000 	.word	0x0013b000
    2108:	004ea000 	.word	0x004ea000
    210c:	0003d090 	.word	0x0003d090
    2110:	000f4240 	.word	0x000f4240
    2114:	00275000 	.word	0x00275000
    2118:	0075c000 	.word	0x0075c000
    211c:	003af000 	.word	0x003af000
    2120:	013a9000 	.word	0x013a9000

00002124 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    2124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
    2126:	6906      	ldr	r6, [r0, #16]
{
    2128:	4605      	mov	r5, r0
    212a:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    212c:	f002 fe87 	bl	4e3e <k_is_in_isr>
    2130:	b910      	cbnz	r0, 2138 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    2132:	4b2c      	ldr	r3, [pc, #176]	; (21e4 <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    2134:	781b      	ldrb	r3, [r3, #0]
    2136:	b983      	cbnz	r3, 215a <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    2138:	f04f 0320 	mov.w	r3, #32
    213c:	f3ef 8411 	mrs	r4, BASEPRI
    2140:	f383 8812 	msr	BASEPRI_MAX, r3
    2144:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    2148:	6868      	ldr	r0, [r5, #4]
    214a:	f002 fce8 	bl	4b1e <is_tx_ready.isra.0>
    214e:	bb28      	cbnz	r0, 219c <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    2150:	f384 8811 	msr	BASEPRI, r4
    2154:	f3bf 8f6f 	isb	sy
}
    2158:	e7ee      	b.n	2138 <uarte_nrfx_poll_out+0x14>
{
    215a:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    215c:	6868      	ldr	r0, [r5, #4]
    215e:	f002 fcde 	bl	4b1e <is_tx_ready.isra.0>
    2162:	b970      	cbnz	r0, 2182 <uarte_nrfx_poll_out+0x5e>
    2164:	2001      	movs	r0, #1
    2166:	f002 fd67 	bl	4c38 <nrfx_busy_wait>
    216a:	3c01      	subs	r4, #1
    216c:	d1f6      	bne.n	215c <uarte_nrfx_poll_out+0x38>
    216e:	2100      	movs	r1, #0
    2170:	2021      	movs	r0, #33	; 0x21
    2172:	f001 fe79 	bl	3e68 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2176:	e7f0      	b.n	215a <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    2178:	f384 8811 	msr	BASEPRI, r4
    217c:	f3bf 8f6f 	isb	sy
}
    2180:	e7f5      	b.n	216e <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    2182:	f04f 0320 	mov.w	r3, #32
    2186:	f3ef 8411 	mrs	r4, BASEPRI
    218a:	f383 8812 	msr	BASEPRI_MAX, r3
    218e:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2192:	6868      	ldr	r0, [r5, #4]
    2194:	f002 fcc3 	bl	4b1e <is_tx_ready.isra.0>
    2198:	2800      	cmp	r0, #0
    219a:	d0ed      	beq.n	2178 <uarte_nrfx_poll_out+0x54>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    219c:	f806 7f10 	strb.w	r7, [r6, #16]!
	tx_start(dev, &data->char_out, 1);
    21a0:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    21a2:	680b      	ldr	r3, [r1, #0]
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    21a4:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    21a6:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    21aa:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    21ae:	2200      	movs	r2, #0
    21b0:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    21b4:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    21b8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    21bc:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    21c0:	684a      	ldr	r2, [r1, #4]
    21c2:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    21c4:	bf41      	itttt	mi
    21c6:	2208      	movmi	r2, #8
    21c8:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    21cc:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    21d0:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    21d4:	2201      	movs	r2, #1
    21d6:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    21d8:	f384 8811 	msr	BASEPRI, r4
    21dc:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    21e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    21e2:	bf00      	nop
    21e4:	20000dfd 	.word	0x20000dfd

000021e8 <uarte_instance_init.constprop.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    21e8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	const struct uarte_nrfx_config *config = dev->config;
    21ec:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    21f0:	6906      	ldr	r6, [r0, #16]
	return config->uarte_regs;
    21f2:	f8d8 4000 	ldr.w	r4, [r8]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    21f6:	2300      	movs	r3, #0
    21f8:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = dev->config;

	nrf_uarte_disable(uarte);

	data->dev = dev;
    21fc:	6030      	str	r0, [r6, #0]
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
	if (err < 0) {
		return err;
	}
#else
	uarte_nrfx_pins_configure(dev, false);
    21fe:	6845      	ldr	r5, [r0, #4]
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2200:	68eb      	ldr	r3, [r5, #12]
    2202:	1c5a      	adds	r2, r3, #1
static int uarte_instance_init(const struct device *dev,
    2204:	4607      	mov	r7, r0
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2206:	d013      	beq.n	2230 <uarte_instance_init.constprop.0+0x48>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2208:	a801      	add	r0, sp, #4
    220a:	9301      	str	r3, [sp, #4]
    220c:	f7ff feca 	bl	1fa4 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2210:	9a01      	ldr	r2, [sp, #4]
    2212:	2301      	movs	r3, #1
    2214:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    2216:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    221a:	68eb      	ldr	r3, [r5, #12]
    221c:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    221e:	a801      	add	r0, sp, #4
    2220:	f7ff fec0 	bl	1fa4 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    2224:	9b01      	ldr	r3, [sp, #4]
    2226:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    222a:	2203      	movs	r2, #3
    222c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2230:	6928      	ldr	r0, [r5, #16]
    2232:	1c43      	adds	r3, r0, #1
    2234:	d006      	beq.n	2244 <uarte_instance_init.constprop.0+0x5c>
			nrf_gpio_cfg_input(cfg->rx_pin,
    2236:	7f2b      	ldrb	r3, [r5, #28]
    2238:	2b00      	cmp	r3, #0
    223a:	bf14      	ite	ne
    223c:	2103      	movne	r1, #3
    223e:	2100      	moveq	r1, #0
    2240:	f002 fc5f 	bl	4b02 <nrf_gpio_cfg_input>
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2244:	696b      	ldr	r3, [r5, #20]
    2246:	1c5a      	adds	r2, r3, #1
    2248:	d013      	beq.n	2272 <uarte_instance_init.constprop.0+0x8a>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    224a:	a801      	add	r0, sp, #4
    224c:	9301      	str	r3, [sp, #4]
    224e:	f7ff fea9 	bl	1fa4 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2252:	9a01      	ldr	r2, [sp, #4]
    2254:	2301      	movs	r3, #1
    2256:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    2258:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    225c:	696b      	ldr	r3, [r5, #20]
    225e:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2260:	a801      	add	r0, sp, #4
    2262:	f7ff fe9f 	bl	1fa4 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    2266:	9b01      	ldr	r3, [sp, #4]
    2268:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    226c:	2203      	movs	r2, #3
    226e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2272:	69a8      	ldr	r0, [r5, #24]
    2274:	1c43      	adds	r3, r0, #1
    2276:	d006      	beq.n	2286 <uarte_instance_init.constprop.0+0x9e>
			nrf_gpio_cfg_input(cfg->cts_pin,
    2278:	7f6b      	ldrb	r3, [r5, #29]
    227a:	2b00      	cmp	r3, #0
    227c:	bf14      	ite	ne
    227e:	2103      	movne	r1, #3
    2280:	2100      	moveq	r1, #0
    2282:	f002 fc3e 	bl	4b02 <nrf_gpio_cfg_input>
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    2286:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
    228a:	682b      	ldr	r3, [r5, #0]
    p_reg->PSEL.TXD = pseltxd;
    228c:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    2290:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    2294:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    2298:	4638      	mov	r0, r7
    p_reg->PSEL.RTS = pselrts;
    229a:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    229e:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    22a2:	1d31      	adds	r1, r6, #4
    22a4:	f7ff fe8c 	bl	1fc0 <uarte_nrfx_configure>
	if (err) {
    22a8:	4605      	mov	r5, r0
    22aa:	2800      	cmp	r0, #0
    22ac:	d146      	bne.n	233c <uarte_instance_init.constprop.0+0x154>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    22ae:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    22b2:	0799      	lsls	r1, r3, #30
    22b4:	d519      	bpl.n	22ea <uarte_instance_init.constprop.0+0x102>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    22b6:	f106 0012 	add.w	r0, r6, #18
    22ba:	f000 ffdf 	bl	327c <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    22be:	4b23      	ldr	r3, [pc, #140]	; (234c <uarte_instance_init.constprop.0+0x164>)
    22c0:	4298      	cmp	r0, r3
    22c2:	d13f      	bne.n	2344 <uarte_instance_init.constprop.0+0x15c>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    22c4:	7cb0      	ldrb	r0, [r6, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    22c6:	00c3      	lsls	r3, r0, #3
    22c8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    22cc:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    22d0:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    22d4:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    22d8:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    22dc:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    22e0:	4a1b      	ldr	r2, [pc, #108]	; (2350 <uarte_instance_init.constprop.0+0x168>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    22e2:	2301      	movs	r3, #1
    22e4:	4083      	lsls	r3, r0
    22e6:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    22ea:	2308      	movs	r3, #8
    22ec:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    22f0:	f898 3008 	ldrb.w	r3, [r8, #8]
    22f4:	b95b      	cbnz	r3, 230e <uarte_instance_init.constprop.0+0x126>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    22f6:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    22fa:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    22fe:	f106 0311 	add.w	r3, r6, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    2302:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    2306:	2301      	movs	r3, #1
    2308:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    230c:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    230e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    2312:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    2314:	bf5c      	itt	pl
    2316:	f44f 7280 	movpl.w	r2, #256	; 0x100
    231a:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    231e:	06db      	lsls	r3, r3, #27
    2320:	bf44      	itt	mi
    2322:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    2326:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    232a:	3610      	adds	r6, #16
    p_reg->TXD.MAXCNT = length;
    232c:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    232e:	f8c4 6544 	str.w	r6, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2332:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2336:	2301      	movs	r3, #1
    2338:	60a3      	str	r3, [r4, #8]
    233a:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    233c:	4628      	mov	r0, r5
    233e:	b002      	add	sp, #8
    2340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -EIO;
    2344:	f06f 0504 	mvn.w	r5, #4
    2348:	e7f8      	b.n	233c <uarte_instance_init.constprop.0+0x154>
    234a:	bf00      	nop
    234c:	0bad0000 	.word	0x0bad0000
    2350:	4001f000 	.word	0x4001f000

00002354 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    2354:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    2356:	2301      	movs	r3, #1
    2358:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    235a:	4a11      	ldr	r2, [pc, #68]	; (23a0 <compare_int_lock+0x4c>)
    235c:	f3bf 8f5b 	dmb	ish
    2360:	43dc      	mvns	r4, r3
    2362:	e852 1f00 	ldrex	r1, [r2]
    2366:	ea01 0c04 	and.w	ip, r1, r4
    236a:	e842 ce00 	strex	lr, ip, [r2]
    236e:	f1be 0f00 	cmp.w	lr, #0
    2372:	d1f6      	bne.n	2362 <compare_int_lock+0xe>
    2374:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2378:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    237c:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    2380:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2384:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    2388:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    238c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2390:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    2394:	420b      	tst	r3, r1
}
    2396:	bf14      	ite	ne
    2398:	2001      	movne	r0, #1
    239a:	2000      	moveq	r0, #0
    239c:	bd10      	pop	{r4, pc}
    239e:	bf00      	nop
    23a0:	200008e4 	.word	0x200008e4

000023a4 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    23a4:	4919      	ldr	r1, [pc, #100]	; (240c <sys_clock_timeout_handler+0x68>)
{
    23a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    23a8:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    23aa:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    23ae:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    23b0:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    23b4:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    23b8:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    23ba:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    23be:	d222      	bcs.n	2406 <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    23c0:	4b13      	ldr	r3, [pc, #76]	; (2410 <sys_clock_timeout_handler+0x6c>)
    23c2:	681b      	ldr	r3, [r3, #0]
    23c4:	0a1a      	lsrs	r2, r3, #8
    23c6:	061b      	lsls	r3, r3, #24
    23c8:	195e      	adds	r6, r3, r5
    23ca:	4b12      	ldr	r3, [pc, #72]	; (2414 <sys_clock_timeout_handler+0x70>)
    23cc:	f142 0700 	adc.w	r7, r2, #0
    23d0:	e9c3 6700 	strd	r6, r7, [r3]
		return true;
    23d4:	2601      	movs	r6, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    23d6:	f001 fe97 	bl	4108 <sys_clock_announce>
    return p_reg->CC[ch];
    23da:	00a3      	lsls	r3, r4, #2
    23dc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    23e0:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    23e4:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    23e8:	42aa      	cmp	r2, r5
    23ea:	d10b      	bne.n	2404 <sys_clock_timeout_handler+0x60>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    23ec:	b91e      	cbnz	r6, 23f6 <sys_clock_timeout_handler+0x52>
    p_reg->CC[ch] = cc_val;
    23ee:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    23f2:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    23f6:	4b08      	ldr	r3, [pc, #32]	; (2418 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    23f8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    23fc:	fa00 f404 	lsl.w	r4, r0, r4
    2400:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    2404:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    2406:	2600      	movs	r6, #0
    2408:	e7e5      	b.n	23d6 <sys_clock_timeout_handler+0x32>
    240a:	bf00      	nop
    240c:	200001e8 	.word	0x200001e8
    2410:	200008e8 	.word	0x200008e8
    2414:	200001a0 	.word	0x200001a0
    2418:	40011000 	.word	0x40011000

0000241c <compare_int_unlock>:
	if (key) {
    241c:	b319      	cbz	r1, 2466 <compare_int_unlock+0x4a>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    241e:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    2422:	2301      	movs	r3, #1
    2424:	4a10      	ldr	r2, [pc, #64]	; (2468 <compare_int_unlock+0x4c>)
    2426:	4083      	lsls	r3, r0
    2428:	e852 1f00 	ldrex	r1, [r2]
    242c:	4319      	orrs	r1, r3
    242e:	e842 1c00 	strex	ip, r1, [r2]
    2432:	f1bc 0f00 	cmp.w	ip, #0
    2436:	d1f7      	bne.n	2428 <compare_int_unlock+0xc>
    2438:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    243c:	4a0b      	ldr	r2, [pc, #44]	; (246c <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    243e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2442:	4083      	lsls	r3, r0
    2444:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    2448:	4b09      	ldr	r3, [pc, #36]	; (2470 <compare_int_unlock+0x54>)
    244a:	f3bf 8f5b 	dmb	ish
    244e:	681b      	ldr	r3, [r3, #0]
    2450:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    2454:	fa23 f000 	lsr.w	r0, r3, r0
    2458:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    245a:	bf42      	ittt	mi
    245c:	4b05      	ldrmi	r3, [pc, #20]	; (2474 <compare_int_unlock+0x58>)
    245e:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    2462:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    2466:	4770      	bx	lr
    2468:	200008e4 	.word	0x200008e4
    246c:	40011000 	.word	0x40011000
    2470:	200008e0 	.word	0x200008e0
    2474:	e000e100 	.word	0xe000e100

00002478 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    2478:	4b0d      	ldr	r3, [pc, #52]	; (24b0 <z_nrf_rtc_timer_read+0x38>)
    247a:	6818      	ldr	r0, [r3, #0]
    247c:	0a01      	lsrs	r1, r0, #8
    247e:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    2480:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    2484:	4b0b      	ldr	r3, [pc, #44]	; (24b4 <z_nrf_rtc_timer_read+0x3c>)
    2486:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    248a:	1818      	adds	r0, r3, r0
    248c:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    2490:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    2494:	d20a      	bcs.n	24ac <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    2496:	4b08      	ldr	r3, [pc, #32]	; (24b8 <z_nrf_rtc_timer_read+0x40>)
    2498:	e9d3 2300 	ldrd	r2, r3, [r3]
    249c:	4290      	cmp	r0, r2
    249e:	eb71 0303 	sbcs.w	r3, r1, r3
    24a2:	d203      	bcs.n	24ac <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    24a4:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    24a8:	f141 0100 	adc.w	r1, r1, #0
}
    24ac:	4770      	bx	lr
    24ae:	bf00      	nop
    24b0:	200008e8 	.word	0x200008e8
    24b4:	40011000 	.word	0x40011000
    24b8:	200001a0 	.word	0x200001a0

000024bc <compare_set>:
{
    24bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    24c0:	b085      	sub	sp, #20
    24c2:	4616      	mov	r6, r2
    24c4:	461f      	mov	r7, r3
    24c6:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    24c8:	f7ff ff44 	bl	2354 <compare_int_lock>
    24cc:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    24ce:	f7ff ffd3 	bl	2478 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    24d2:	42b0      	cmp	r0, r6
    24d4:	eb71 0307 	sbcs.w	r3, r1, r7
    24d8:	d271      	bcs.n	25be <compare_set+0x102>
		if (target_time - curr_time > COUNTER_SPAN) {
    24da:	4b43      	ldr	r3, [pc, #268]	; (25e8 <compare_set+0x12c>)
    24dc:	1a30      	subs	r0, r6, r0
    24de:	eb67 0101 	sbc.w	r1, r7, r1
    24e2:	4298      	cmp	r0, r3
    24e4:	f171 0300 	sbcs.w	r3, r1, #0
    24e8:	d27a      	bcs.n	25e0 <compare_set+0x124>
		if (target_time != cc_data[chan].target_time) {
    24ea:	4b40      	ldr	r3, [pc, #256]	; (25ec <compare_set+0x130>)
    24ec:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    24f0:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
    24f4:	454f      	cmp	r7, r9
    24f6:	bf08      	it	eq
    24f8:	4546      	cmpeq	r6, r8
    24fa:	d04b      	beq.n	2594 <compare_set+0xd8>
	return absolute_time & COUNTER_MAX;
    24fc:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
    2500:	9301      	str	r3, [sp, #4]
    return p_reg->CC[ch];
    2502:	00ab      	lsls	r3, r5, #2
    2504:	f103 4a80 	add.w	sl, r3, #1073741824	; 0x40000000
    2508:	f50a 3a88 	add.w	sl, sl, #69632	; 0x11000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    250c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2510:	fa02 f305 	lsl.w	r3, r2, r5
    2514:	f8da 0540 	ldr.w	r0, [sl, #1344]	; 0x540
     return p_reg->COUNTER;
    2518:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 25f0 <compare_set+0x134>
    251c:	9302      	str	r3, [sp, #8]
	uint32_t cc_val = abs_val & COUNTER_MAX;
    251e:	f026 447f 	bic.w	r4, r6, #4278190080	; 0xff000000
    2522:	f8db 2504 	ldr.w	r2, [fp, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    2526:	1a80      	subs	r0, r0, r2
    2528:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    252c:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    2530:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    2532:	f8ca 3540 	str.w	r3, [sl, #1344]	; 0x540
    2536:	d104      	bne.n	2542 <compare_set+0x86>
    2538:	9203      	str	r2, [sp, #12]
	z_impl_k_busy_wait(usec_to_wait);
    253a:	2013      	movs	r0, #19
    253c:	f002 fd81 	bl	5042 <z_impl_k_busy_wait>
    2540:	9a03      	ldr	r2, [sp, #12]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    2542:	9203      	str	r2, [sp, #12]
    2544:	f102 0c02 	add.w	ip, r2, #2
	return (a - b) & COUNTER_MAX;
    2548:	eba4 000c 	sub.w	r0, r4, ip
    254c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    2550:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2554:	bf88      	it	hi
    2556:	4664      	movhi	r4, ip
		event_clear(chan);
    2558:	4628      	mov	r0, r5
    255a:	f002 fb48 	bl	4bee <event_clear>
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    255e:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->EVTENSET = mask;
    2562:	9b02      	ldr	r3, [sp, #8]
    2564:	f8cb 3344 	str.w	r3, [fp, #836]	; 0x344
    p_reg->CC[ch] = cc_val;
    2568:	f8ca 0540 	str.w	r0, [sl, #1344]	; 0x540
     return p_reg->COUNTER;
    256c:	f8db 0504 	ldr.w	r0, [fp, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    2570:	9a03      	ldr	r2, [sp, #12]
    2572:	4282      	cmp	r2, r0
    2574:	d006      	beq.n	2584 <compare_set+0xc8>
	return (a - b) & COUNTER_MAX;
    2576:	1a20      	subs	r0, r4, r0
    2578:	3802      	subs	r0, #2
    257a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    257e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2582:	d81a      	bhi.n	25ba <compare_set+0xfe>
	return (a - b) & COUNTER_MAX;
    2584:	9b01      	ldr	r3, [sp, #4]
    2586:	1ae4      	subs	r4, r4, r3
    2588:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    258c:	eb14 0806 	adds.w	r8, r4, r6
    2590:	f147 0900 	adc.w	r9, r7, #0
	cc_data[chan].target_time = target_time;
    2594:	4915      	ldr	r1, [pc, #84]	; (25ec <compare_set+0x130>)
	cc_data[chan].callback = handler;
    2596:	980e      	ldr	r0, [sp, #56]	; 0x38
	cc_data[chan].target_time = target_time;
    2598:	012b      	lsls	r3, r5, #4
    259a:	eb01 1205 	add.w	r2, r1, r5, lsl #4
    259e:	e9c2 8902 	strd	r8, r9, [r2, #8]
	cc_data[chan].callback = handler;
    25a2:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    25a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    25a6:	6053      	str	r3, [r2, #4]
	return ret;
    25a8:	2400      	movs	r4, #0
	compare_int_unlock(chan, key);
    25aa:	4628      	mov	r0, r5
    25ac:	9900      	ldr	r1, [sp, #0]
    25ae:	f7ff ff35 	bl	241c <compare_int_unlock>
}
    25b2:	4620      	mov	r0, r4
    25b4:	b005      	add	sp, #20
    25b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    25ba:	4620      	mov	r0, r4
    25bc:	e7b1      	b.n	2522 <compare_set+0x66>
		atomic_or(&force_isr_mask, BIT(chan));
    25be:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    25c0:	4a0c      	ldr	r2, [pc, #48]	; (25f4 <compare_set+0x138>)
    25c2:	f3bf 8f5b 	dmb	ish
    25c6:	40ab      	lsls	r3, r5
    25c8:	e852 1f00 	ldrex	r1, [r2]
    25cc:	4319      	orrs	r1, r3
    25ce:	e842 1000 	strex	r0, r1, [r2]
    25d2:	2800      	cmp	r0, #0
    25d4:	d1f8      	bne.n	25c8 <compare_set+0x10c>
    25d6:	f3bf 8f5b 	dmb	ish
    25da:	46b0      	mov	r8, r6
    25dc:	46b9      	mov	r9, r7
    25de:	e7d9      	b.n	2594 <compare_set+0xd8>
			return -EINVAL;
    25e0:	f06f 0415 	mvn.w	r4, #21
    25e4:	e7e1      	b.n	25aa <compare_set+0xee>
    25e6:	bf00      	nop
    25e8:	01000001 	.word	0x01000001
    25ec:	200001a8 	.word	0x200001a8
    25f0:	40011000 	.word	0x40011000
    25f4:	200008e0 	.word	0x200008e0

000025f8 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    25f8:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    25fa:	4b23      	ldr	r3, [pc, #140]	; (2688 <sys_clock_driver_init+0x90>)
    p_reg->PRESCALER = val;
    25fc:	4c23      	ldr	r4, [pc, #140]	; (268c <sys_clock_driver_init+0x94>)
    25fe:	2500      	movs	r5, #0
    2600:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2604:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    p_reg->INTENSET = mask;
    2608:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    p_reg->PRESCALER = val;
    260c:	f8c4 5508 	str.w	r5, [r4, #1288]	; 0x508
    p_reg->INTENSET = mask;
    2610:	f44f 2680 	mov.w	r6, #262144	; 0x40000
    2614:	e9c3 0102 	strd	r0, r1, [r3, #8]
    2618:	f8c4 2304 	str.w	r2, [r4, #772]	; 0x304
    261c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    2620:	e9c3 0106 	strd	r0, r1, [r3, #24]
    2624:	f8c4 2304 	str.w	r2, [r4, #772]	; 0x304
    2628:	e9c3 010a 	strd	r0, r1, [r3, #40]	; 0x28
    262c:	f8c4 6304 	str.w	r6, [r4, #772]	; 0x304
    2630:	e9c3 010e 	strd	r0, r1, [r3, #56]	; 0x38
    2634:	f44f 2300 	mov.w	r3, #524288	; 0x80000
    2638:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    263c:	4b14      	ldr	r3, [pc, #80]	; (2690 <sys_clock_driver_init+0x98>)
    263e:	2602      	movs	r6, #2

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    2640:	2101      	movs	r1, #1
    2642:	f8c4 6304 	str.w	r6, [r4, #772]	; 0x304
    2646:	2011      	movs	r0, #17
    2648:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    264c:	462a      	mov	r2, r5
    264e:	f7fe fe0f 	bl	1270 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    2652:	2011      	movs	r0, #17
    2654:	f7fe fdee 	bl	1234 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    2658:	2301      	movs	r3, #1
    265a:	60a3      	str	r3, [r4, #8]
    265c:	6023      	str	r3, [r4, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    265e:	4b0d      	ldr	r3, [pc, #52]	; (2694 <sys_clock_driver_init+0x9c>)
    2660:	220f      	movs	r2, #15
    2662:	601a      	str	r2, [r3, #0]
	if (CONFIG_NRF_RTC_TIMER_USER_CHAN_COUNT) {
		alloc_mask = BIT_MASK(EXT_CHAN_COUNT) << 1;
    2664:	4b0c      	ldr	r3, [pc, #48]	; (2698 <sys_clock_driver_init+0xa0>)
    2666:	220e      	movs	r2, #14
    2668:	601a      	str	r2, [r3, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    266a:	4b0c      	ldr	r3, [pc, #48]	; (269c <sys_clock_driver_init+0xa4>)
    266c:	4a0c      	ldr	r2, [pc, #48]	; (26a0 <sys_clock_driver_init+0xa8>)
    266e:	9300      	str	r3, [sp, #0]
    2670:	9501      	str	r5, [sp, #4]
    2672:	2300      	movs	r3, #0
    2674:	4628      	mov	r0, r5
    2676:	f7ff ff21 	bl	24bc <compare_set>

	z_nrf_clock_control_lf_on(mode);
    267a:	4630      	mov	r0, r6
    267c:	f7ff fa90 	bl	1ba0 <z_nrf_clock_control_lf_on>

	return 0;
}
    2680:	4628      	mov	r0, r5
    2682:	b002      	add	sp, #8
    2684:	bd70      	pop	{r4, r5, r6, pc}
    2686:	bf00      	nop
    2688:	200001a8 	.word	0x200001a8
    268c:	40011000 	.word	0x40011000
    2690:	e000e100 	.word	0xe000e100
    2694:	200008e4 	.word	0x200008e4
    2698:	200008dc 	.word	0x200008dc
    269c:	000023a5 	.word	0x000023a5
    26a0:	007fffff 	.word	0x007fffff

000026a4 <rtc_nrf_isr>:
{
    26a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return p_reg->INTENSET & mask;
    26a8:	4e3b      	ldr	r6, [pc, #236]	; (2798 <rtc_nrf_isr+0xf4>)
    26aa:	f8d6 3304 	ldr.w	r3, [r6, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    26ae:	079b      	lsls	r3, r3, #30
    26b0:	d50b      	bpl.n	26ca <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    26b2:	f8d6 3104 	ldr.w	r3, [r6, #260]	; 0x104
    26b6:	b143      	cbz	r3, 26ca <rtc_nrf_isr+0x26>
		overflow_cnt++;
    26b8:	4a38      	ldr	r2, [pc, #224]	; (279c <rtc_nrf_isr+0xf8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    26ba:	2300      	movs	r3, #0
    26bc:	f8c6 3104 	str.w	r3, [r6, #260]	; 0x104
    26c0:	f8d6 3104 	ldr.w	r3, [r6, #260]	; 0x104
    26c4:	6813      	ldr	r3, [r2, #0]
    26c6:	3301      	adds	r3, #1
    26c8:	6013      	str	r3, [r2, #0]
    26ca:	4d35      	ldr	r5, [pc, #212]	; (27a0 <rtc_nrf_isr+0xfc>)
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    26cc:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 27a4 <rtc_nrf_isr+0x100>
{
    26d0:	2400      	movs	r4, #0
	__asm__ volatile(
    26d2:	f04f 0320 	mov.w	r3, #32
    26d6:	f3ef 8111 	mrs	r1, BASEPRI
    26da:	f383 8812 	msr	BASEPRI_MAX, r3
    26de:	f3bf 8f6f 	isb	sy
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    26e2:	f44f 3780 	mov.w	r7, #65536	; 0x10000
    return p_reg->INTENSET & mask;
    26e6:	f8d6 3304 	ldr.w	r3, [r6, #772]	; 0x304
    26ea:	40a7      	lsls	r7, r4
    26ec:	421f      	tst	r7, r3
    26ee:	d135      	bne.n	275c <rtc_nrf_isr+0xb8>
	bool result = false;
    26f0:	2300      	movs	r3, #0
	__asm__ volatile(
    26f2:	f381 8811 	msr	BASEPRI, r1
    26f6:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    26fa:	b33b      	cbz	r3, 274c <rtc_nrf_isr+0xa8>
		curr_time = z_nrf_rtc_timer_read();
    26fc:	f7ff febc 	bl	2478 <z_nrf_rtc_timer_read>
	__asm__ volatile(
    2700:	f04f 0320 	mov.w	r3, #32
    2704:	f3ef 8e11 	mrs	lr, BASEPRI
    2708:	f383 8812 	msr	BASEPRI_MAX, r3
    270c:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    2710:	4b23      	ldr	r3, [pc, #140]	; (27a0 <rtc_nrf_isr+0xfc>)
    2712:	eb03 1c04 	add.w	ip, r3, r4, lsl #4
    2716:	e9dc 2302 	ldrd	r2, r3, [ip, #8]
		if (curr_time >= expire_time) {
    271a:	4290      	cmp	r0, r2
    271c:	4199      	sbcs	r1, r3
    271e:	f04f 0000 	mov.w	r0, #0
    2722:	d336      	bcc.n	2792 <rtc_nrf_isr+0xee>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    2724:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
    2728:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
    272c:	e9d5 1900 	ldrd	r1, r9, [r5]
			cc_data[chan].callback = NULL;
    2730:	6028      	str	r0, [r5, #0]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    2732:	e9cc ab02 	strd	sl, fp, [ip, #8]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    2736:	f8c6 7348 	str.w	r7, [r6, #840]	; 0x348
	__asm__ volatile(
    273a:	f38e 8811 	msr	BASEPRI, lr
    273e:	f3bf 8f6f 	isb	sy
		if (handler) {
    2742:	b119      	cbz	r1, 274c <rtc_nrf_isr+0xa8>
			handler(chan, expire_time, user_context);
    2744:	f8cd 9000 	str.w	r9, [sp]
    2748:	4620      	mov	r0, r4
    274a:	4788      	blx	r1
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    274c:	3401      	adds	r4, #1
    274e:	2c04      	cmp	r4, #4
    2750:	f105 0510 	add.w	r5, r5, #16
    2754:	d1bd      	bne.n	26d2 <rtc_nrf_isr+0x2e>
}
    2756:	b003      	add	sp, #12
    2758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    275c:	2301      	movs	r3, #1
    275e:	40a3      	lsls	r3, r4
    2760:	43db      	mvns	r3, r3
    2762:	f3bf 8f5b 	dmb	ish
    2766:	e858 2f00 	ldrex	r2, [r8]
    276a:	ea02 0003 	and.w	r0, r2, r3
    276e:	e848 0c00 	strex	ip, r0, [r8]
    2772:	f1bc 0f00 	cmp.w	ip, #0
    2776:	d1f6      	bne.n	2766 <rtc_nrf_isr+0xc2>
    2778:	f3bf 8f5b 	dmb	ish
    277c:	b922      	cbnz	r2, 2788 <rtc_nrf_isr+0xe4>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    277e:	4b0a      	ldr	r3, [pc, #40]	; (27a8 <rtc_nrf_isr+0x104>)
    2780:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
		if (result) {
    2784:	2b00      	cmp	r3, #0
    2786:	d0b3      	beq.n	26f0 <rtc_nrf_isr+0x4c>
			event_clear(chan);
    2788:	4620      	mov	r0, r4
    278a:	f002 fa30 	bl	4bee <event_clear>
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    278e:	2301      	movs	r3, #1
    2790:	e7af      	b.n	26f2 <rtc_nrf_isr+0x4e>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    2792:	4601      	mov	r1, r0
    2794:	e7d1      	b.n	273a <rtc_nrf_isr+0x96>
    2796:	bf00      	nop
    2798:	40011000 	.word	0x40011000
    279c:	200008e8 	.word	0x200008e8
    27a0:	200001a8 	.word	0x200001a8
    27a4:	200008e0 	.word	0x200008e0
    27a8:	40011140 	.word	0x40011140

000027ac <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    27ac:	1c43      	adds	r3, r0, #1
{
    27ae:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    27b0:	d021      	beq.n	27f6 <sys_clock_set_timeout+0x4a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    27b2:	2801      	cmp	r0, #1
    27b4:	dd21      	ble.n	27fa <sys_clock_set_timeout+0x4e>
    27b6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    27ba:	da20      	bge.n	27fe <sys_clock_set_timeout+0x52>
    27bc:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    27be:	f7ff fe5b 	bl	2478 <z_nrf_rtc_timer_read>
    27c2:	4b10      	ldr	r3, [pc, #64]	; (2804 <sys_clock_set_timeout+0x58>)
    27c4:	e9d3 1300 	ldrd	r1, r3, [r3]
    27c8:	1a40      	subs	r0, r0, r1
		ticks = 0;
    27ca:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    27ce:	bf28      	it	cs
    27d0:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    27d2:	3001      	adds	r0, #1
    27d4:	1902      	adds	r2, r0, r4
	uint64_t target_time = cyc + last_count;
    27d6:	480c      	ldr	r0, [pc, #48]	; (2808 <sys_clock_set_timeout+0x5c>)
    27d8:	4282      	cmp	r2, r0
    27da:	bf28      	it	cs
    27dc:	4602      	movcs	r2, r0
    27de:	1852      	adds	r2, r2, r1
    27e0:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    27e4:	4909      	ldr	r1, [pc, #36]	; (280c <sys_clock_set_timeout+0x60>)
    27e6:	9001      	str	r0, [sp, #4]
    27e8:	9100      	str	r1, [sp, #0]
    27ea:	f143 0300 	adc.w	r3, r3, #0
    27ee:	f7ff fe65 	bl	24bc <compare_set>
}
    27f2:	b002      	add	sp, #8
    27f4:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    27f6:	4804      	ldr	r0, [pc, #16]	; (2808 <sys_clock_set_timeout+0x5c>)
    27f8:	e7e0      	b.n	27bc <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    27fa:	2400      	movs	r4, #0
    27fc:	e7df      	b.n	27be <sys_clock_set_timeout+0x12>
    27fe:	4c02      	ldr	r4, [pc, #8]	; (2808 <sys_clock_set_timeout+0x5c>)
    2800:	e7dd      	b.n	27be <sys_clock_set_timeout+0x12>
    2802:	bf00      	nop
    2804:	200001e8 	.word	0x200001e8
    2808:	007fffff 	.word	0x007fffff
    280c:	000023a5 	.word	0x000023a5

00002810 <sys_clock_elapsed>:
{
    2810:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    2812:	f7ff fe31 	bl	2478 <z_nrf_rtc_timer_read>
    2816:	4b02      	ldr	r3, [pc, #8]	; (2820 <sys_clock_elapsed+0x10>)
    2818:	681b      	ldr	r3, [r3, #0]
}
    281a:	1ac0      	subs	r0, r0, r3
    281c:	bd08      	pop	{r3, pc}
    281e:	bf00      	nop
    2820:	200001e8 	.word	0x200001e8

00002824 <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2824:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    2828:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    282c:	2a08      	cmp	r2, #8
    282e:	d106      	bne.n	283e <nrf52_errata_103+0x1a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2830:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
    2834:	2b05      	cmp	r3, #5
    2836:	d802      	bhi.n	283e <nrf52_errata_103+0x1a>
    2838:	4a02      	ldr	r2, [pc, #8]	; (2844 <nrf52_errata_103+0x20>)
    283a:	5cd0      	ldrb	r0, [r2, r3]
    283c:	4770      	bx	lr
        return false;
    283e:	2000      	movs	r0, #0
}
    2840:	4770      	bx	lr
    2842:	bf00      	nop
    2844:	00005580 	.word	0x00005580

00002848 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    2848:	4a02      	ldr	r2, [pc, #8]	; (2854 <nvmc_wait+0xc>)
    284a:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    284e:	2b00      	cmp	r3, #0
    2850:	d0fb      	beq.n	284a <nvmc_wait+0x2>
}
    2852:	4770      	bx	lr
    2854:	4001e000 	.word	0x4001e000

00002858 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    2858:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    285a:	f002 f9e3 	bl	4c24 <nrf52_errata_136>
    285e:	b140      	cbz	r0, 2872 <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    2860:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2864:	2200      	movs	r2, #0
    2866:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    286a:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    286e:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    2872:	f002 f9d7 	bl	4c24 <nrf52_errata_136>
    2876:	2800      	cmp	r0, #0
    2878:	d046      	beq.n	2908 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    287a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    287e:	4b60      	ldr	r3, [pc, #384]	; (2a00 <SystemInit+0x1a8>)
    2880:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    2884:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    2888:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    288c:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    2890:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    2894:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    2898:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    289c:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    28a0:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    28a4:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    28a8:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    28ac:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    28b0:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    28b4:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    28b8:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    28bc:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    28c0:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    28c4:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    28c8:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    28cc:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    28d0:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    28d4:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    28d8:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    28dc:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    28e0:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    28e4:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    28e8:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    28ec:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    28f0:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    28f4:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    28f8:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    28fc:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    2900:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    2904:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    2908:	f7ff ff8c 	bl	2824 <nrf52_errata_103>
    290c:	b118      	cbz	r0, 2916 <SystemInit+0xbe>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    290e:	4b3d      	ldr	r3, [pc, #244]	; (2a04 <SystemInit+0x1ac>)
    2910:	4a3d      	ldr	r2, [pc, #244]	; (2a08 <SystemInit+0x1b0>)
    2912:	f8c3 268c 	str.w	r2, [r3, #1676]	; 0x68c
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    2916:	f7ff ff85 	bl	2824 <nrf52_errata_103>
    291a:	b118      	cbz	r0, 2924 <SystemInit+0xcc>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    291c:	4b3b      	ldr	r3, [pc, #236]	; (2a0c <SystemInit+0x1b4>)
    291e:	22fb      	movs	r2, #251	; 0xfb
    2920:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    2924:	f7ff ff7e 	bl	2824 <nrf52_errata_103>
    2928:	b170      	cbz	r0, 2948 <SystemInit+0xf0>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    292a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    292e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2932:	f8d1 2ee4 	ldr.w	r2, [r1, #3812]	; 0xee4
    2936:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    293a:	f022 020f 	bic.w	r2, r2, #15
    293e:	f003 030f 	and.w	r3, r3, #15
    2942:	4313      	orrs	r3, r2
    2944:	f8c1 3ee4 	str.w	r3, [r1, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    2948:	f7ff ff6c 	bl	2824 <nrf52_errata_103>
    294c:	b120      	cbz	r0, 2958 <SystemInit+0x100>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    294e:	4b30      	ldr	r3, [pc, #192]	; (2a10 <SystemInit+0x1b8>)
    2950:	f44f 7200 	mov.w	r2, #512	; 0x200
    2954:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    2958:	f002 f964 	bl	4c24 <nrf52_errata_136>
    295c:	b148      	cbz	r0, 2972 <SystemInit+0x11a>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    295e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2962:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    2966:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    2968:	bf44      	itt	mi
    296a:	f06f 0201 	mvnmi.w	r2, #1
    296e:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2972:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    2976:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    297a:	2a08      	cmp	r2, #8
    297c:	d10e      	bne.n	299c <SystemInit+0x144>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    297e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            {
                switch(var2)
    2982:	2b05      	cmp	r3, #5
    2984:	d802      	bhi.n	298c <SystemInit+0x134>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    2986:	4a23      	ldr	r2, [pc, #140]	; (2a14 <SystemInit+0x1bc>)
    2988:	5cd3      	ldrb	r3, [r2, r3]
    298a:	b13b      	cbz	r3, 299c <SystemInit+0x144>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    298c:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2990:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    2994:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2998:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    299c:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    29a0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    29a4:	2a00      	cmp	r2, #0
    29a6:	db03      	blt.n	29b0 <SystemInit+0x158>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    29a8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    29ac:	2b00      	cmp	r3, #0
    29ae:	da22      	bge.n	29f6 <SystemInit+0x19e>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    29b0:	4919      	ldr	r1, [pc, #100]	; (2a18 <SystemInit+0x1c0>)
    29b2:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    29b4:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    29b8:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    29bc:	2412      	movs	r4, #18
    nvmc_wait();
    29be:	f7ff ff43 	bl	2848 <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    29c2:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    29c6:	f7ff ff3f 	bl	2848 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    29ca:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    29ce:	f7ff ff3b 	bl	2848 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    29d2:	2300      	movs	r3, #0
    29d4:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    29d8:	f7ff ff36 	bl	2848 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    29dc:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    29e0:	490e      	ldr	r1, [pc, #56]	; (2a1c <SystemInit+0x1c4>)
    29e2:	4b0f      	ldr	r3, [pc, #60]	; (2a20 <SystemInit+0x1c8>)
    29e4:	68ca      	ldr	r2, [r1, #12]
    29e6:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    29ea:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    29ec:	60cb      	str	r3, [r1, #12]
    29ee:	f3bf 8f4f 	dsb	sy
    __NOP();
    29f2:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    29f4:	e7fd      	b.n	29f2 <SystemInit+0x19a>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    29f6:	4b0b      	ldr	r3, [pc, #44]	; (2a24 <SystemInit+0x1cc>)
    29f8:	4a0b      	ldr	r2, [pc, #44]	; (2a28 <SystemInit+0x1d0>)
    29fa:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    29fc:	bd10      	pop	{r4, pc}
    29fe:	bf00      	nop
    2a00:	4000c000 	.word	0x4000c000
    2a04:	40005000 	.word	0x40005000
    2a08:	00038148 	.word	0x00038148
    2a0c:	4000f000 	.word	0x4000f000
    2a10:	40029000 	.word	0x40029000
    2a14:	0000557a 	.word	0x0000557a
    2a18:	4001e000 	.word	0x4001e000
    2a1c:	e000ed00 	.word	0xe000ed00
    2a20:	05fa0004 	.word	0x05fa0004
    2a24:	20000050 	.word	0x20000050
    2a28:	03d09000 	.word	0x03d09000

00002a2c <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    2a2c:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    2a2e:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    2a30:	6802      	ldr	r2, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    2a32:	fab2 f382 	clz	r3, r2
    2a36:	f1c3 031f 	rsb	r3, r3, #31
        if (idx < 0) {
    2a3a:	1c5e      	adds	r6, r3, #1
        idx = 31 - NRF_CLZ(prev_mask);
    2a3c:	b2dc      	uxtb	r4, r3
        if (idx < 0) {
    2a3e:	d014      	beq.n	2a6a <nrfx_flag32_alloc+0x3e>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2a40:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    2a44:	fa05 f303 	lsl.w	r3, r5, r3
    2a48:	ea22 0303 	bic.w	r3, r2, r3
    2a4c:	e850 6f00 	ldrex	r6, [r0]
    2a50:	4296      	cmp	r6, r2
    2a52:	d104      	bne.n	2a5e <nrfx_flag32_alloc+0x32>
    2a54:	e840 3c00 	strex	ip, r3, [r0]
    2a58:	f1bc 0f00 	cmp.w	ip, #0
    2a5c:	d1f6      	bne.n	2a4c <nrfx_flag32_alloc+0x20>
    2a5e:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2a62:	d1e5      	bne.n	2a30 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    2a64:	4802      	ldr	r0, [pc, #8]	; (2a70 <nrfx_flag32_alloc+0x44>)
    *p_flag = idx;
    2a66:	700c      	strb	r4, [r1, #0]
}
    2a68:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    2a6a:	4802      	ldr	r0, [pc, #8]	; (2a74 <nrfx_flag32_alloc+0x48>)
    2a6c:	e7fc      	b.n	2a68 <nrfx_flag32_alloc+0x3c>
    2a6e:	bf00      	nop
    2a70:	0bad0000 	.word	0x0bad0000
    2a74:	0bad0002 	.word	0x0bad0002

00002a78 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    2a78:	6803      	ldr	r3, [r0, #0]
    2a7a:	40cb      	lsrs	r3, r1
    2a7c:	07db      	lsls	r3, r3, #31
{
    2a7e:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    2a80:	d415      	bmi.n	2aae <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    2a82:	2301      	movs	r3, #1
    2a84:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    2a88:	6803      	ldr	r3, [r0, #0]
    2a8a:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    2a8e:	ea41 0203 	orr.w	r2, r1, r3
    2a92:	e850 4f00 	ldrex	r4, [r0]
    2a96:	429c      	cmp	r4, r3
    2a98:	d104      	bne.n	2aa4 <nrfx_flag32_free+0x2c>
    2a9a:	e840 2c00 	strex	ip, r2, [r0]
    2a9e:	f1bc 0f00 	cmp.w	ip, #0
    2aa2:	d1f6      	bne.n	2a92 <nrfx_flag32_free+0x1a>
    2aa4:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2aa8:	d1ee      	bne.n	2a88 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    2aaa:	4802      	ldr	r0, [pc, #8]	; (2ab4 <nrfx_flag32_free+0x3c>)
}
    2aac:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    2aae:	4802      	ldr	r0, [pc, #8]	; (2ab8 <nrfx_flag32_free+0x40>)
    2ab0:	e7fc      	b.n	2aac <nrfx_flag32_free+0x34>
    2ab2:	bf00      	nop
    2ab4:	0bad0000 	.word	0x0bad0000
    2ab8:	0bad0004 	.word	0x0bad0004

00002abc <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2abc:	4b04      	ldr	r3, [pc, #16]	; (2ad0 <nrfx_clock_init+0x14>)
    2abe:	791a      	ldrb	r2, [r3, #4]
    2ac0:	b922      	cbnz	r2, 2acc <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    2ac2:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    2ac4:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    2ac6:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    2ac8:	4802      	ldr	r0, [pc, #8]	; (2ad4 <nrfx_clock_init+0x18>)
    2aca:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    2acc:	4802      	ldr	r0, [pc, #8]	; (2ad8 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2ace:	4770      	bx	lr
    2ad0:	200008ec 	.word	0x200008ec
    2ad4:	0bad0000 	.word	0x0bad0000
    2ad8:	0bad000c 	.word	0x0bad000c

00002adc <nrfx_clock_stop>:
            break;
    }
}

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    2adc:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    2ade:	b110      	cbz	r0, 2ae6 <nrfx_clock_stop+0xa>
    2ae0:	2801      	cmp	r0, #1
    2ae2:	d017      	beq.n	2b14 <nrfx_clock_stop+0x38>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    2ae4:	bd38      	pop	{r3, r4, r5, pc}
    p_reg->INTENCLR = mask;
    2ae6:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    2aea:	2302      	movs	r3, #2
    2aec:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2af0:	f8c4 0104 	str.w	r0, [r4, #260]	; 0x104
    2af4:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2af8:	2301      	movs	r3, #1
    2afa:	60e3      	str	r3, [r4, #12]
    2afc:	f242 7510 	movw	r5, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2b00:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
    2b04:	03db      	lsls	r3, r3, #15
    2b06:	d5ed      	bpl.n	2ae4 <nrfx_clock_stop+0x8>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    2b08:	2001      	movs	r0, #1
    2b0a:	f002 f895 	bl	4c38 <nrfx_busy_wait>
    2b0e:	3d01      	subs	r5, #1
    2b10:	d1f6      	bne.n	2b00 <nrfx_clock_stop+0x24>
    2b12:	e7e7      	b.n	2ae4 <nrfx_clock_stop+0x8>
    p_reg->INTENCLR = mask;
    2b14:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2b18:	2300      	movs	r3, #0
    p_reg->INTENCLR = mask;
    2b1a:	f8c4 0308 	str.w	r0, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2b1e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
    2b22:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2b26:	6060      	str	r0, [r4, #4]
    2b28:	f242 7510 	movw	r5, #10000	; 0x2710
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2b2c:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2b30:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
    2b34:	03d2      	lsls	r2, r2, #15
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2b36:	f003 0301 	and.w	r3, r3, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2b3a:	d505      	bpl.n	2b48 <nrfx_clock_stop+0x6c>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    2b3c:	b123      	cbz	r3, 2b48 <nrfx_clock_stop+0x6c>
    2b3e:	2001      	movs	r0, #1
    2b40:	f002 f87a 	bl	4c38 <nrfx_busy_wait>
    2b44:	3d01      	subs	r5, #1
    2b46:	d1f1      	bne.n	2b2c <nrfx_clock_stop+0x50>
            m_clock_cb.hfclk_started = false;
    2b48:	4b01      	ldr	r3, [pc, #4]	; (2b50 <nrfx_clock_stop+0x74>)
    2b4a:	2200      	movs	r2, #0
    2b4c:	715a      	strb	r2, [r3, #5]
    2b4e:	e7c9      	b.n	2ae4 <nrfx_clock_stop+0x8>
    2b50:	200008ec 	.word	0x200008ec

00002b54 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2b54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    2b58:	b510      	push	{r4, lr}
    2b5a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    2b5e:	b16a      	cbz	r2, 2b7c <nrfx_power_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2b60:	2200      	movs	r2, #0
    2b62:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    2b66:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    2b6a:	2201      	movs	r2, #1
    2b6c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    2b70:	4b11      	ldr	r3, [pc, #68]	; (2bb8 <nrfx_power_clock_irq_handler+0x64>)
    2b72:	7958      	ldrb	r0, [r3, #5]
    2b74:	b910      	cbnz	r0, 2b7c <nrfx_power_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    2b76:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2b78:	681b      	ldr	r3, [r3, #0]
    2b7a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2b7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2b80:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    2b84:	b172      	cbz	r2, 2ba4 <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2b86:	2200      	movs	r2, #0
    2b88:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    2b8c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2b90:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2b94:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    2b98:	0792      	lsls	r2, r2, #30
    2b9a:	d104      	bne.n	2ba6 <nrfx_power_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2b9c:	2201      	movs	r2, #1
    2b9e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2ba2:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    2ba4:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    2ba6:	2202      	movs	r2, #2
    2ba8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2bac:	4b02      	ldr	r3, [pc, #8]	; (2bb8 <nrfx_power_clock_irq_handler+0x64>)
}
    2bae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2bb2:	681b      	ldr	r3, [r3, #0]
    2bb4:	2001      	movs	r0, #1
    2bb6:	4718      	bx	r3
    2bb8:	200008ec 	.word	0x200008ec

00002bbc <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    2bbc:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    2bbe:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    2bc2:	095b      	lsrs	r3, r3, #5
        case 1: return NRF_P1;
    2bc4:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    2bc6:	6002      	str	r2, [r0, #0]
}
    2bc8:	4802      	ldr	r0, [pc, #8]	; (2bd4 <nrf_gpio_pin_port_decode+0x18>)
    2bca:	bf18      	it	ne
    2bcc:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    2bd0:	4770      	bx	lr
    2bd2:	bf00      	nop
    2bd4:	50000300 	.word	0x50000300

00002bd8 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    2bd8:	4b03      	ldr	r3, [pc, #12]	; (2be8 <pin_in_use_by_te+0x10>)
    2bda:	3008      	adds	r0, #8
    2bdc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2be0:	f3c0 1040 	ubfx	r0, r0, #5, #1
    2be4:	4770      	bx	lr
    2be6:	bf00      	nop
    2be8:	20000054 	.word	0x20000054

00002bec <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    2bec:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2bee:	f100 0308 	add.w	r3, r0, #8
    2bf2:	4c0c      	ldr	r4, [pc, #48]	; (2c24 <call_handler+0x38>)
    2bf4:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    2bf8:	05da      	lsls	r2, r3, #23
{
    2bfa:	4605      	mov	r5, r0
    2bfc:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2bfe:	d507      	bpl.n	2c10 <call_handler+0x24>
    2c00:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    2c04:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    2c08:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    2c0c:	6852      	ldr	r2, [r2, #4]
    2c0e:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    2c10:	68a3      	ldr	r3, [r4, #8]
    2c12:	b12b      	cbz	r3, 2c20 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2c14:	68e2      	ldr	r2, [r4, #12]
    2c16:	4631      	mov	r1, r6
    2c18:	4628      	mov	r0, r5
    }
}
    2c1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2c1e:	4718      	bx	r3
}
    2c20:	bd70      	pop	{r4, r5, r6, pc}
    2c22:	bf00      	nop
    2c24:	20000054 	.word	0x20000054

00002c28 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2c28:	4a12      	ldr	r2, [pc, #72]	; (2c74 <release_handler+0x4c>)
    2c2a:	3008      	adds	r0, #8
{
    2c2c:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2c2e:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    2c32:	05d9      	lsls	r1, r3, #23
    2c34:	d51b      	bpl.n	2c6e <release_handler+0x46>
    2c36:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    2c3a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    2c3e:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2c42:	f102 0410 	add.w	r4, r2, #16
    2c46:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2c48:	f834 3b02 	ldrh.w	r3, [r4], #2
    2c4c:	f413 7f80 	tst.w	r3, #256	; 0x100
    2c50:	d003      	beq.n	2c5a <release_handler+0x32>
    2c52:	f3c3 2343 	ubfx	r3, r3, #9, #4
    2c56:	4299      	cmp	r1, r3
    2c58:	d009      	beq.n	2c6e <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2c5a:	3001      	adds	r0, #1
    2c5c:	2830      	cmp	r0, #48	; 0x30
    2c5e:	d1f3      	bne.n	2c48 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    2c60:	2300      	movs	r3, #0
    2c62:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2c66:	4804      	ldr	r0, [pc, #16]	; (2c78 <release_handler+0x50>)
}
    2c68:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2c6a:	f7ff bf05 	b.w	2a78 <nrfx_flag32_free>
}
    2c6e:	bc10      	pop	{r4}
    2c70:	4770      	bx	lr
    2c72:	bf00      	nop
    2c74:	20000054 	.word	0x20000054
    2c78:	200000c8 	.word	0x200000c8

00002c7c <pin_handler_trigger_uninit>:
{
    2c7c:	b538      	push	{r3, r4, r5, lr}
    2c7e:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    2c80:	f7ff ffaa 	bl	2bd8 <pin_in_use_by_te>
    2c84:	4c09      	ldr	r4, [pc, #36]	; (2cac <pin_handler_trigger_uninit+0x30>)
    2c86:	f102 0508 	add.w	r5, r2, #8
    2c8a:	b140      	cbz	r0, 2c9e <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2c8c:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    2c90:	4907      	ldr	r1, [pc, #28]	; (2cb0 <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    2c92:	0b5b      	lsrs	r3, r3, #13
    2c94:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    2c98:	2000      	movs	r0, #0
    2c9a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    2c9e:	4610      	mov	r0, r2
    2ca0:	f7ff ffc2 	bl	2c28 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    2ca4:	2300      	movs	r3, #0
    2ca6:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    2caa:	bd38      	pop	{r3, r4, r5, pc}
    2cac:	20000054 	.word	0x20000054
    2cb0:	40006000 	.word	0x40006000

00002cb4 <nrfx_gpiote_input_configure>:
{
    2cb4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    2cb8:	4604      	mov	r4, r0
    2cba:	4617      	mov	r7, r2
    2cbc:	461d      	mov	r5, r3
    if (p_input_config)
    2cbe:	b321      	cbz	r1, 2d0a <nrfx_gpiote_input_configure+0x56>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2cc0:	4e4e      	ldr	r6, [pc, #312]	; (2dfc <nrfx_gpiote_input_configure+0x148>)
    2cc2:	f100 0808 	add.w	r8, r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    2cc6:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
    2cca:	079b      	lsls	r3, r3, #30
    2ccc:	d506      	bpl.n	2cdc <nrfx_gpiote_input_configure+0x28>
    2cce:	f7ff ff83 	bl	2bd8 <pin_in_use_by_te>
        if (pin_is_task_output(pin))
    2cd2:	b118      	cbz	r0, 2cdc <nrfx_gpiote_input_configure+0x28>
                return NRFX_ERROR_INVALID_PARAM;
    2cd4:	484a      	ldr	r0, [pc, #296]	; (2e00 <nrfx_gpiote_input_configure+0x14c>)
}
    2cd6:	b004      	add	sp, #16
    2cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    2cdc:	2300      	movs	r3, #0
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    2cde:	e9cd 3300 	strd	r3, r3, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    2ce2:	f88d 300e 	strb.w	r3, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    2ce6:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    2cea:	f10d 020f 	add.w	r2, sp, #15
    2cee:	460b      	mov	r3, r1
    2cf0:	4620      	mov	r0, r4
    2cf2:	f10d 010e 	add.w	r1, sp, #14
    2cf6:	f001 ffd7 	bl	4ca8 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    2cfa:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
    2cfe:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    2d02:	f043 0301 	orr.w	r3, r3, #1
    2d06:	f826 3018 	strh.w	r3, [r6, r8, lsl #1]
    if (p_trigger_config)
    2d0a:	b197      	cbz	r7, 2d32 <nrfx_gpiote_input_configure+0x7e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2d0c:	4b3b      	ldr	r3, [pc, #236]	; (2dfc <nrfx_gpiote_input_configure+0x148>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    2d0e:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    2d10:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2d12:	f104 0008 	add.w	r0, r4, #8
    2d16:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    2d1a:	078f      	lsls	r7, r1, #30
    2d1c:	d50c      	bpl.n	2d38 <nrfx_gpiote_input_configure+0x84>
            if (use_evt)
    2d1e:	2a00      	cmp	r2, #0
    2d20:	d1d8      	bne.n	2cd4 <nrfx_gpiote_input_configure+0x20>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    2d22:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    2d26:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    2d2a:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    2d2e:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    2d32:	bbcd      	cbnz	r5, 2da8 <nrfx_gpiote_input_configure+0xf4>
    return NRFX_SUCCESS;
    2d34:	4833      	ldr	r0, [pc, #204]	; (2e04 <nrfx_gpiote_input_configure+0x150>)
    2d36:	e7ce      	b.n	2cd6 <nrfx_gpiote_input_configure+0x22>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    2d38:	f021 0120 	bic.w	r1, r1, #32
    2d3c:	04c9      	lsls	r1, r1, #19
    2d3e:	0cc9      	lsrs	r1, r1, #19
    2d40:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    2d44:	2a00      	cmp	r2, #0
    2d46:	d0ec      	beq.n	2d22 <nrfx_gpiote_input_configure+0x6e>
                if (!edge)
    2d48:	2e03      	cmp	r6, #3
    2d4a:	d8c3      	bhi.n	2cd4 <nrfx_gpiote_input_configure+0x20>
                uint8_t ch = *p_trigger_config->p_in_channel;
    2d4c:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    2d4e:	b92e      	cbnz	r6, 2d5c <nrfx_gpiote_input_configure+0xa8>
    2d50:	4a2d      	ldr	r2, [pc, #180]	; (2e08 <nrfx_gpiote_input_configure+0x154>)
    2d52:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    2d56:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    2d5a:	e7e2      	b.n	2d22 <nrfx_gpiote_input_configure+0x6e>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    2d5c:	00ba      	lsls	r2, r7, #2
    2d5e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2d62:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    2d66:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    2d6a:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    2d6e:	f02c 0c03 	bic.w	ip, ip, #3
    2d72:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    2d76:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    2d7a:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    2d7e:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    2d82:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2d86:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    2d8a:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    2d8e:	f40c 5c7c 	and.w	ip, ip, #16128	; 0x3f00
    2d92:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
    2d96:	ea4c 0c0e 	orr.w	ip, ip, lr
    2d9a:	f041 0120 	orr.w	r1, r1, #32
    2d9e:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    2da2:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    2da6:	e7bc      	b.n	2d22 <nrfx_gpiote_input_configure+0x6e>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    2da8:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    2dac:	4620      	mov	r0, r4
    2dae:	f7ff ff3b 	bl	2c28 <release_handler>
    if (!handler)
    2db2:	2e00      	cmp	r6, #0
    2db4:	d0be      	beq.n	2d34 <nrfx_gpiote_input_configure+0x80>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2db6:	4d11      	ldr	r5, [pc, #68]	; (2dfc <nrfx_gpiote_input_configure+0x148>)
    2db8:	682b      	ldr	r3, [r5, #0]
    2dba:	429e      	cmp	r6, r3
    2dbc:	d104      	bne.n	2dc8 <nrfx_gpiote_input_configure+0x114>
    2dbe:	686b      	ldr	r3, [r5, #4]
    2dc0:	429f      	cmp	r7, r3
    2dc2:	d101      	bne.n	2dc8 <nrfx_gpiote_input_configure+0x114>
    2dc4:	2200      	movs	r2, #0
    2dc6:	e00a      	b.n	2dde <nrfx_gpiote_input_configure+0x12a>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    2dc8:	4810      	ldr	r0, [pc, #64]	; (2e0c <nrfx_gpiote_input_configure+0x158>)
    2dca:	f10d 010f 	add.w	r1, sp, #15
    2dce:	f7ff fe2d 	bl	2a2c <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    2dd2:	4b0c      	ldr	r3, [pc, #48]	; (2e04 <nrfx_gpiote_input_configure+0x150>)
    2dd4:	4298      	cmp	r0, r3
    2dd6:	f47f af7e 	bne.w	2cd6 <nrfx_gpiote_input_configure+0x22>
        handler_id = (int32_t)id;
    2dda:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    2dde:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    2de2:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2de6:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    2de8:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2dea:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    2dee:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    2df2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2df6:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    2dfa:	e79b      	b.n	2d34 <nrfx_gpiote_input_configure+0x80>
    2dfc:	20000054 	.word	0x20000054
    2e00:	0bad0004 	.word	0x0bad0004
    2e04:	0bad0000 	.word	0x0bad0000
    2e08:	40006000 	.word	0x40006000
    2e0c:	200000c8 	.word	0x200000c8

00002e10 <nrfx_gpiote_output_configure>:
{
    2e10:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e12:	4604      	mov	r4, r0
    2e14:	b085      	sub	sp, #20
    2e16:	4615      	mov	r5, r2
    if (p_config)
    2e18:	b319      	cbz	r1, 2e62 <nrfx_gpiote_output_configure+0x52>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2e1a:	4e33      	ldr	r6, [pc, #204]	; (2ee8 <nrfx_gpiote_output_configure+0xd8>)
    2e1c:	f100 0708 	add.w	r7, r0, #8
    2e20:	f836 2017 	ldrh.w	r2, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    2e24:	0793      	lsls	r3, r2, #30
    2e26:	d403      	bmi.n	2e30 <nrfx_gpiote_output_configure+0x20>
    2e28:	f7ff fed6 	bl	2bd8 <pin_in_use_by_te>
    2e2c:	2800      	cmp	r0, #0
    2e2e:	d158      	bne.n	2ee2 <nrfx_gpiote_output_configure+0xd2>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    2e30:	f012 0f1c 	tst.w	r2, #28
    2e34:	d002      	beq.n	2e3c <nrfx_gpiote_output_configure+0x2c>
    2e36:	784b      	ldrb	r3, [r1, #1]
    2e38:	2b01      	cmp	r3, #1
    2e3a:	d052      	beq.n	2ee2 <nrfx_gpiote_output_configure+0xd2>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2e3c:	2301      	movs	r3, #1
    2e3e:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    2e42:	2300      	movs	r3, #0
    2e44:	e9cd 1300 	strd	r1, r3, [sp]
    2e48:	1c4a      	adds	r2, r1, #1
    2e4a:	1c8b      	adds	r3, r1, #2
    2e4c:	4620      	mov	r0, r4
    2e4e:	f10d 010f 	add.w	r1, sp, #15
    2e52:	f001 ff29 	bl	4ca8 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    2e56:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    2e5a:	f043 0303 	orr.w	r3, r3, #3
    2e5e:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    2e62:	b915      	cbnz	r5, 2e6a <nrfx_gpiote_output_configure+0x5a>
    return NRFX_SUCCESS;
    2e64:	4821      	ldr	r0, [pc, #132]	; (2eec <nrfx_gpiote_output_configure+0xdc>)
}
    2e66:	b005      	add	sp, #20
    2e68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2e6a:	4e1f      	ldr	r6, [pc, #124]	; (2ee8 <nrfx_gpiote_output_configure+0xd8>)
    2e6c:	f104 0708 	add.w	r7, r4, #8
    2e70:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    2e74:	0783      	lsls	r3, r0, #30
    2e76:	d534      	bpl.n	2ee2 <nrfx_gpiote_output_configure+0xd2>
        uint32_t ch = p_task_config->task_ch;
    2e78:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    2e7c:	4661      	mov	r1, ip
    2e7e:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    2e80:	f020 0020 	bic.w	r0, r0, #32
    2e84:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    2e88:	04c0      	lsls	r0, r0, #19
    2e8a:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    2e8e:	0cc0      	lsrs	r0, r0, #19
    2e90:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    2e94:	2300      	movs	r3, #0
    2e96:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    2e9a:	786a      	ldrb	r2, [r5, #1]
    2e9c:	2a00      	cmp	r2, #0
    2e9e:	d0e1      	beq.n	2e64 <nrfx_gpiote_output_configure+0x54>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    2ea0:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    2ea4:	78ad      	ldrb	r5, [r5, #2]
    2ea6:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    2eaa:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    2eae:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2eb2:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    2eb6:	0223      	lsls	r3, r4, #8
    2eb8:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    2ebc:	0412      	lsls	r2, r2, #16
    2ebe:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2ec2:	ea43 030e 	orr.w	r3, r3, lr
    2ec6:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    2ec8:	052a      	lsls	r2, r5, #20
    2eca:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    2ece:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2ed2:	4313      	orrs	r3, r2
    2ed4:	f040 0020 	orr.w	r0, r0, #32
    2ed8:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    2edc:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    2ee0:	e7c0      	b.n	2e64 <nrfx_gpiote_output_configure+0x54>
            return NRFX_ERROR_INVALID_PARAM;
    2ee2:	4803      	ldr	r0, [pc, #12]	; (2ef0 <nrfx_gpiote_output_configure+0xe0>)
    2ee4:	e7bf      	b.n	2e66 <nrfx_gpiote_output_configure+0x56>
    2ee6:	bf00      	nop
    2ee8:	20000054 	.word	0x20000054
    2eec:	0bad0000 	.word	0x0bad0000
    2ef0:	0bad0004 	.word	0x0bad0004

00002ef4 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    2ef4:	4b01      	ldr	r3, [pc, #4]	; (2efc <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    2ef6:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    2efa:	4770      	bx	lr
    2efc:	20000054 	.word	0x20000054

00002f00 <nrfx_gpiote_channel_get>:
{
    2f00:	b508      	push	{r3, lr}
    2f02:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    2f04:	f7ff fe68 	bl	2bd8 <pin_in_use_by_te>
    2f08:	b138      	cbz	r0, 2f1a <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2f0a:	4b05      	ldr	r3, [pc, #20]	; (2f20 <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    2f0c:	4805      	ldr	r0, [pc, #20]	; (2f24 <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2f0e:	3208      	adds	r2, #8
    2f10:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2f14:	0b5b      	lsrs	r3, r3, #13
    2f16:	700b      	strb	r3, [r1, #0]
}
    2f18:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    2f1a:	4803      	ldr	r0, [pc, #12]	; (2f28 <nrfx_gpiote_channel_get+0x28>)
    2f1c:	e7fc      	b.n	2f18 <nrfx_gpiote_channel_get+0x18>
    2f1e:	bf00      	nop
    2f20:	20000054 	.word	0x20000054
    2f24:	0bad0000 	.word	0x0bad0000
    2f28:	0bad0004 	.word	0x0bad0004

00002f2c <nrfx_gpiote_init>:
{
    2f2c:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    2f2e:	4c0f      	ldr	r4, [pc, #60]	; (2f6c <nrfx_gpiote_init+0x40>)
    2f30:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    2f34:	b9bd      	cbnz	r5, 2f66 <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    2f36:	2260      	movs	r2, #96	; 0x60
    2f38:	4629      	mov	r1, r5
    2f3a:	f104 0010 	add.w	r0, r4, #16
    2f3e:	f001 fcbd 	bl	48bc <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    2f42:	2006      	movs	r0, #6
    2f44:	f7fe f976 	bl	1234 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2f48:	4b09      	ldr	r3, [pc, #36]	; (2f70 <nrfx_gpiote_init+0x44>)
    return err_code;
    2f4a:	480a      	ldr	r0, [pc, #40]	; (2f74 <nrfx_gpiote_init+0x48>)
    2f4c:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    2f50:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    2f54:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    2f58:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    2f5c:	2301      	movs	r3, #1
    2f5e:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    2f62:	6763      	str	r3, [r4, #116]	; 0x74
}
    2f64:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    2f66:	4804      	ldr	r0, [pc, #16]	; (2f78 <nrfx_gpiote_init+0x4c>)
    2f68:	e7fc      	b.n	2f64 <nrfx_gpiote_init+0x38>
    2f6a:	bf00      	nop
    2f6c:	20000054 	.word	0x20000054
    2f70:	40006000 	.word	0x40006000
    2f74:	0bad0000 	.word	0x0bad0000
    2f78:	0bad0005 	.word	0x0bad0005

00002f7c <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    2f7c:	4b03      	ldr	r3, [pc, #12]	; (2f8c <nrfx_gpiote_is_init+0x10>)
    2f7e:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    2f82:	3800      	subs	r0, #0
    2f84:	bf18      	it	ne
    2f86:	2001      	movne	r0, #1
    2f88:	4770      	bx	lr
    2f8a:	bf00      	nop
    2f8c:	20000054 	.word	0x20000054

00002f90 <nrfx_gpiote_channel_free>:
{
    2f90:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    2f92:	4801      	ldr	r0, [pc, #4]	; (2f98 <nrfx_gpiote_channel_free+0x8>)
    2f94:	f7ff bd70 	b.w	2a78 <nrfx_flag32_free>
    2f98:	200000c4 	.word	0x200000c4

00002f9c <nrfx_gpiote_channel_alloc>:
{
    2f9c:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    2f9e:	4801      	ldr	r0, [pc, #4]	; (2fa4 <nrfx_gpiote_channel_alloc+0x8>)
    2fa0:	f7ff bd44 	b.w	2a2c <nrfx_flag32_alloc>
    2fa4:	200000c4 	.word	0x200000c4

00002fa8 <nrfx_gpiote_trigger_enable>:
{
    2fa8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    2faa:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    2fac:	f7ff fe14 	bl	2bd8 <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2fb0:	f104 0208 	add.w	r2, r4, #8
    2fb4:	4b1e      	ldr	r3, [pc, #120]	; (3030 <nrfx_gpiote_trigger_enable+0x88>)
    2fb6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    2fba:	b1e8      	cbz	r0, 2ff8 <nrfx_gpiote_trigger_enable+0x50>
    2fbc:	f013 0502 	ands.w	r5, r3, #2
    2fc0:	d11a      	bne.n	2ff8 <nrfx_gpiote_trigger_enable+0x50>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2fc2:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    2fc4:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    2fc6:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    2fca:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    2fce:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2fd2:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2fd6:	6005      	str	r5, [r0, #0]
    2fd8:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    2fda:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    2fde:	f040 0001 	orr.w	r0, r0, #1
    2fe2:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    2fe6:	b129      	cbz	r1, 2ff4 <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    2fe8:	2201      	movs	r2, #1
    2fea:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    2fee:	4a11      	ldr	r2, [pc, #68]	; (3034 <nrfx_gpiote_trigger_enable+0x8c>)
    2ff0:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    2ff4:	b003      	add	sp, #12
    2ff6:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    2ff8:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    2ffc:	2b04      	cmp	r3, #4
    2ffe:	d012      	beq.n	3026 <nrfx_gpiote_trigger_enable+0x7e>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    3000:	2b05      	cmp	r3, #5
    3002:	d012      	beq.n	302a <nrfx_gpiote_trigger_enable+0x82>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3004:	a801      	add	r0, sp, #4
    3006:	9401      	str	r4, [sp, #4]
    3008:	f7ff fdd8 	bl	2bbc <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    300c:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    300e:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3012:	40d9      	lsrs	r1, r3
    3014:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3018:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    301a:	4620      	mov	r0, r4
}
    301c:	b003      	add	sp, #12
    301e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    3022:	f001 be88 	b.w	4d36 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    3026:	2103      	movs	r1, #3
    3028:	e7f7      	b.n	301a <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    302a:	2102      	movs	r1, #2
    302c:	e7f5      	b.n	301a <nrfx_gpiote_trigger_enable+0x72>
    302e:	bf00      	nop
    3030:	20000054 	.word	0x20000054
    3034:	40006000 	.word	0x40006000

00003038 <nrfx_gpiote_trigger_disable>:
{
    3038:	b508      	push	{r3, lr}
    303a:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    303c:	f7ff fdcc 	bl	2bd8 <pin_in_use_by_te>
    3040:	b1c0      	cbz	r0, 3074 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3042:	f102 0108 	add.w	r1, r2, #8
    3046:	4b0e      	ldr	r3, [pc, #56]	; (3080 <nrfx_gpiote_trigger_disable+0x48>)
    3048:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    304c:	0799      	lsls	r1, r3, #30
    304e:	d411      	bmi.n	3074 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3050:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3052:	2201      	movs	r2, #1
    3054:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    3056:	009b      	lsls	r3, r3, #2
    3058:	490a      	ldr	r1, [pc, #40]	; (3084 <nrfx_gpiote_trigger_disable+0x4c>)
    305a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    305e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3062:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3066:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    306a:	f022 0203 	bic.w	r2, r2, #3
    306e:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    3072:	bd08      	pop	{r3, pc}
    3074:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3078:	2100      	movs	r1, #0
    307a:	4610      	mov	r0, r2
    307c:	f001 be5b 	b.w	4d36 <nrf_gpio_cfg_sense_set>
    3080:	20000054 	.word	0x20000054
    3084:	40006000 	.word	0x40006000

00003088 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    3088:	4b0e      	ldr	r3, [pc, #56]	; (30c4 <nrfx_gpiote_pin_uninit+0x3c>)
    308a:	f100 0208 	add.w	r2, r0, #8
{
    308e:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    3090:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    3094:	07db      	lsls	r3, r3, #31
{
    3096:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    3098:	d511      	bpl.n	30be <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    309a:	f7ff ffcd 	bl	3038 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    309e:	4620      	mov	r0, r4
    30a0:	f7ff fdec 	bl	2c7c <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    30a4:	a801      	add	r0, sp, #4
    30a6:	9401      	str	r4, [sp, #4]
    30a8:	f7ff fd88 	bl	2bbc <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    30ac:	9b01      	ldr	r3, [sp, #4]
    30ae:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    30b2:	2202      	movs	r2, #2
    30b4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    30b8:	4803      	ldr	r0, [pc, #12]	; (30c8 <nrfx_gpiote_pin_uninit+0x40>)
}
    30ba:	b002      	add	sp, #8
    30bc:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    30be:	4803      	ldr	r0, [pc, #12]	; (30cc <nrfx_gpiote_pin_uninit+0x44>)
    30c0:	e7fb      	b.n	30ba <nrfx_gpiote_pin_uninit+0x32>
    30c2:	bf00      	nop
    30c4:	20000054 	.word	0x20000054
    30c8:	0bad0000 	.word	0x0bad0000
    30cc:	0bad0004 	.word	0x0bad0004

000030d0 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    30d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    30d4:	4b64      	ldr	r3, [pc, #400]	; (3268 <nrfx_gpiote_irq_handler+0x198>)
    return p_reg->INTENSET & mask;
    30d6:	4865      	ldr	r0, [pc, #404]	; (326c <nrfx_gpiote_irq_handler+0x19c>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    30d8:	4965      	ldr	r1, [pc, #404]	; (3270 <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t status = 0;
    30da:	2600      	movs	r6, #0
{
    30dc:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    30de:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    30e0:	4634      	mov	r4, r6
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    30e2:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    30e4:	b135      	cbz	r5, 30f4 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    30e6:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
    30ea:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    30ec:	bf1e      	ittt	ne
    30ee:	601c      	strne	r4, [r3, #0]
    30f0:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    30f2:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    30f4:	3304      	adds	r3, #4
    30f6:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    30f8:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    30fc:	d1f1      	bne.n	30e2 <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    30fe:	f8df 816c 	ldr.w	r8, [pc, #364]	; 326c <nrfx_gpiote_irq_handler+0x19c>
    3102:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    3106:	2b00      	cmp	r3, #0
    3108:	f000 8091 	beq.w	322e <nrfx_gpiote_irq_handler+0x15e>
        *p_masks = gpio_regs[i]->LATCH;
    310c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    3110:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    3114:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    3116:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    311a:	f8d3 2820 	ldr.w	r2, [r3, #2080]	; 0x820
    311e:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    3120:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    3124:	2700      	movs	r7, #0
            while (latch[i])
    3126:	f10d 0910 	add.w	r9, sp, #16
    312a:	017b      	lsls	r3, r7, #5
    312c:	9300      	str	r3, [sp, #0]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    312e:	f04f 0a01 	mov.w	sl, #1
    3132:	e049      	b.n	31c8 <nrfx_gpiote_irq_handler+0xf8>
                pin += 32 * i;
    3134:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3136:	4a4f      	ldr	r2, [pc, #316]	; (3274 <nrfx_gpiote_irq_handler+0x1a4>)
                uint32_t pin = NRF_CTZ(latch[i]);
    3138:	fa94 f4a4 	rbit	r4, r4
    313c:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    3140:	441c      	add	r4, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3142:	f104 0308 	add.w	r3, r4, #8
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    3146:	08e0      	lsrs	r0, r4, #3
    3148:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    314c:	9403      	str	r4, [sp, #12]
    bit = BITMASK_RELBIT_GET(bit);
    314e:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    3152:	fa0a fc02 	lsl.w	ip, sl, r2
    3156:	f819 2000 	ldrb.w	r2, [r9, r0]
    315a:	ea22 020c 	bic.w	r2, r2, ip
    315e:	f809 2000 	strb.w	r2, [r9, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3162:	a803      	add	r0, sp, #12
    3164:	f3c3 0582 	ubfx	r5, r3, #2, #3
    3168:	0899      	lsrs	r1, r3, #2
    316a:	f7ff fd27 	bl	2bbc <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    316e:	9a03      	ldr	r2, [sp, #12]
    3170:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    if (is_level(trigger))
    3174:	074b      	lsls	r3, r1, #29
    3176:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    317a:	46ab      	mov	fp, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    317c:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    3180:	d529      	bpl.n	31d6 <nrfx_gpiote_irq_handler+0x106>
        call_handler(pin, trigger);
    3182:	4620      	mov	r0, r4
    3184:	4659      	mov	r1, fp
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3186:	b2d5      	uxtb	r5, r2
    3188:	f7ff fd30 	bl	2bec <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    318c:	a803      	add	r0, sp, #12
    318e:	9403      	str	r4, [sp, #12]
    3190:	f7ff fd14 	bl	2bbc <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3194:	9b03      	ldr	r3, [sp, #12]
    3196:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    319a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    319e:	f3c3 4301 	ubfx	r3, r3, #16, #2
    31a2:	429d      	cmp	r5, r3
    31a4:	d107      	bne.n	31b6 <nrfx_gpiote_irq_handler+0xe6>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    31a6:	2100      	movs	r1, #0
    31a8:	4620      	mov	r0, r4
    31aa:	f001 fdc4 	bl	4d36 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    31ae:	4629      	mov	r1, r5
    31b0:	4620      	mov	r0, r4
    31b2:	f001 fdc0 	bl	4d36 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    31b6:	a803      	add	r0, sp, #12
    31b8:	9403      	str	r4, [sp, #12]
    31ba:	f7ff fcff 	bl	2bbc <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    31be:	9b03      	ldr	r3, [sp, #12]
    31c0:	fa0a f303 	lsl.w	r3, sl, r3
    31c4:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
            while (latch[i])
    31c8:	f859 4027 	ldr.w	r4, [r9, r7, lsl #2]
    31cc:	2c00      	cmp	r4, #0
    31ce:	d1b1      	bne.n	3134 <nrfx_gpiote_irq_handler+0x64>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    31d0:	b9cf      	cbnz	r7, 3206 <nrfx_gpiote_irq_handler+0x136>
    31d2:	2701      	movs	r7, #1
    31d4:	e7a9      	b.n	312a <nrfx_gpiote_irq_handler+0x5a>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    31d6:	2a02      	cmp	r2, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    31d8:	bf0c      	ite	eq
    31da:	2103      	moveq	r1, #3
    31dc:	2102      	movne	r1, #2
    31de:	4620      	mov	r0, r4
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    31e0:	9201      	str	r2, [sp, #4]
        nrf_gpio_cfg_sense_set(pin, next_sense);
    31e2:	f001 fda8 	bl	4d36 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    31e6:	2d03      	cmp	r5, #3
    31e8:	d004      	beq.n	31f4 <nrfx_gpiote_irq_handler+0x124>
    31ea:	9a01      	ldr	r2, [sp, #4]
    31ec:	2a02      	cmp	r2, #2
    31ee:	d106      	bne.n	31fe <nrfx_gpiote_irq_handler+0x12e>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    31f0:	2d01      	cmp	r5, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    31f2:	d1e0      	bne.n	31b6 <nrfx_gpiote_irq_handler+0xe6>
            call_handler(pin, trigger);
    31f4:	4659      	mov	r1, fp
    31f6:	4620      	mov	r0, r4
    31f8:	f7ff fcf8 	bl	2bec <call_handler>
    31fc:	e7db      	b.n	31b6 <nrfx_gpiote_irq_handler+0xe6>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    31fe:	2a03      	cmp	r2, #3
    3200:	d1d9      	bne.n	31b6 <nrfx_gpiote_irq_handler+0xe6>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    3202:	2d02      	cmp	r5, #2
    3204:	e7f5      	b.n	31f2 <nrfx_gpiote_irq_handler+0x122>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3206:	f8c8 417c 	str.w	r4, [r8, #380]	; 0x17c
    320a:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    320e:	491a      	ldr	r1, [pc, #104]	; (3278 <nrfx_gpiote_irq_handler+0x1a8>)
    3210:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    3214:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    3218:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    321a:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    321e:	f8d1 3520 	ldr.w	r3, [r1, #1312]	; 0x520
    3222:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    3224:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    3228:	4313      	orrs	r3, r2
    322a:	f47f af7b 	bne.w	3124 <nrfx_gpiote_irq_handler+0x54>
        mask &= ~NRFX_BIT(ch);
    322e:	2401      	movs	r4, #1
    while (mask)
    3230:	b916      	cbnz	r6, 3238 <nrfx_gpiote_irq_handler+0x168>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    3232:	b007      	add	sp, #28
    3234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
    3238:	fa96 f3a6 	rbit	r3, r6
    323c:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    3240:	fa04 f203 	lsl.w	r2, r4, r3
    3244:	009b      	lsls	r3, r3, #2
    3246:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    324a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    324e:	ea26 0602 	bic.w	r6, r6, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    3252:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    3256:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    325a:	f3c0 2005 	ubfx	r0, r0, #8, #6
    325e:	f3c1 4101 	ubfx	r1, r1, #16, #2
    3262:	f7ff fcc3 	bl	2bec <call_handler>
    3266:	e7e3      	b.n	3230 <nrfx_gpiote_irq_handler+0x160>
    3268:	40006100 	.word	0x40006100
    326c:	40006000 	.word	0x40006000
    3270:	40006120 	.word	0x40006120
    3274:	20000054 	.word	0x20000054
    3278:	50000300 	.word	0x50000300

0000327c <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    327c:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    327e:	4801      	ldr	r0, [pc, #4]	; (3284 <nrfx_ppi_channel_alloc+0x8>)
    3280:	f7ff bbd4 	b.w	2a2c <nrfx_flag32_alloc>
    3284:	200000d0 	.word	0x200000d0

00003288 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    3288:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    328a:	4c14      	ldr	r4, [pc, #80]	; (32dc <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    328c:	4a14      	ldr	r2, [pc, #80]	; (32e0 <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    328e:	4915      	ldr	r1, [pc, #84]	; (32e4 <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    3290:	2303      	movs	r3, #3
    3292:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    3294:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    3296:	4b14      	ldr	r3, [pc, #80]	; (32e8 <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    3298:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    329a:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    329c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    32a0:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    32a2:	2300      	movs	r3, #0
    32a4:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    32a6:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    32a8:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    32aa:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    32ac:	4a0f      	ldr	r2, [pc, #60]	; (32ec <_DoInit+0x64>)
    32ae:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    32b0:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    32b2:	2210      	movs	r2, #16
    32b4:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    32b6:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    32b8:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    32ba:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    32bc:	f001 fad9 	bl	4872 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    32c0:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    32c4:	490a      	ldr	r1, [pc, #40]	; (32f0 <_DoInit+0x68>)
    32c6:	4620      	mov	r0, r4
    32c8:	f001 fad3 	bl	4872 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    32cc:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    32d0:	2320      	movs	r3, #32
    32d2:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    32d4:	f3bf 8f5f 	dmb	sy
}
    32d8:	bd10      	pop	{r4, pc}
    32da:	bf00      	nop
    32dc:	200008f4 	.word	0x200008f4
    32e0:	00005586 	.word	0x00005586
    32e4:	0000558f 	.word	0x0000558f
    32e8:	200009fd 	.word	0x200009fd
    32ec:	200009ed 	.word	0x200009ed
    32f0:	00005593 	.word	0x00005593

000032f4 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    32f4:	4b0e      	ldr	r3, [pc, #56]	; (3330 <z_sys_init_run_level+0x3c>)
{
    32f6:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    32f8:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    32fc:	3001      	adds	r0, #1
    32fe:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    3302:	42a6      	cmp	r6, r4
    3304:	d800      	bhi.n	3308 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    3306:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    3308:	e9d4 3500 	ldrd	r3, r5, [r4]
    330c:	4628      	mov	r0, r5
    330e:	4798      	blx	r3
		if (dev != NULL) {
    3310:	b165      	cbz	r5, 332c <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
    3312:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
    3314:	b130      	cbz	r0, 3324 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    3316:	2800      	cmp	r0, #0
    3318:	bfb8      	it	lt
    331a:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    331c:	28ff      	cmp	r0, #255	; 0xff
    331e:	bfa8      	it	ge
    3320:	20ff      	movge	r0, #255	; 0xff
    3322:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    3324:	785a      	ldrb	r2, [r3, #1]
    3326:	f042 0201 	orr.w	r2, r2, #1
    332a:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    332c:	3408      	adds	r4, #8
    332e:	e7e8      	b.n	3302 <z_sys_init_run_level+0xe>
    3330:	000053fc 	.word	0x000053fc

00003334 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    3334:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    3336:	4b0a      	ldr	r3, [pc, #40]	; (3360 <bg_thread_main+0x2c>)
    3338:	2201      	movs	r2, #1

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    333a:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    333c:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    333e:	f7ff ffd9 	bl	32f4 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    3342:	f000 ff55 	bl	41f0 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    3346:	2003      	movs	r0, #3
    3348:	f7ff ffd4 	bl	32f4 <z_sys_init_run_level>

	z_init_static_threads();
    334c:	f000 f93c 	bl	35c8 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
    3350:	f7fd f858 	bl	404 <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    3354:	4a03      	ldr	r2, [pc, #12]	; (3364 <bg_thread_main+0x30>)
    3356:	7b13      	ldrb	r3, [r2, #12]
    3358:	f023 0301 	bic.w	r3, r3, #1
    335c:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    335e:	bd08      	pop	{r3, pc}
    3360:	20000dfd 	.word	0x20000dfd
    3364:	20000270 	.word	0x20000270

00003368 <z_bss_zero>:
{
    3368:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    336a:	4803      	ldr	r0, [pc, #12]	; (3378 <z_bss_zero+0x10>)
    336c:	4a03      	ldr	r2, [pc, #12]	; (337c <z_bss_zero+0x14>)
    336e:	2100      	movs	r1, #0
    3370:	1a12      	subs	r2, r2, r0
    3372:	f001 fd1c 	bl	4dae <z_early_memset>
}
    3376:	bd08      	pop	{r3, pc}
    3378:	200001a0 	.word	0x200001a0
    337c:	20000fbc 	.word	0x20000fbc

00003380 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    3380:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    3382:	2300      	movs	r3, #0
{
    3384:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    3386:	2201      	movs	r2, #1
    3388:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    338c:	4e13      	ldr	r6, [pc, #76]	; (33dc <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    338e:	4d14      	ldr	r5, [pc, #80]	; (33e0 <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    3390:	9301      	str	r3, [sp, #4]
    3392:	220f      	movs	r2, #15
    3394:	e9cd 3202 	strd	r3, r2, [sp, #8]
    3398:	4912      	ldr	r1, [pc, #72]	; (33e4 <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    339a:	2318      	movs	r3, #24
    339c:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    33a0:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    33a4:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    33a6:	f44f 70b0 	mov.w	r0, #352	; 0x160
    33aa:	fb00 1104 	mla	r1, r0, r4, r1
    33ae:	4b0e      	ldr	r3, [pc, #56]	; (33e8 <z_init_cpu+0x68>)
    33b0:	9500      	str	r5, [sp, #0]
    33b2:	f44f 72a0 	mov.w	r2, #320	; 0x140
    33b6:	4630      	mov	r0, r6
    33b8:	f000 f8d4 	bl	3564 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    33bc:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    33be:	480b      	ldr	r0, [pc, #44]	; (33ec <z_init_cpu+0x6c>)
	_kernel.cpus[id].id = id;
    33c0:	752c      	strb	r4, [r5, #20]
    33c2:	f023 0304 	bic.w	r3, r3, #4
    33c6:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    33c8:	f44f 6302 	mov.w	r3, #2080	; 0x820
    33cc:	fb03 0404 	mla	r4, r3, r4, r0
    33d0:	441c      	add	r4, r3
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    33d2:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
    33d4:	606c      	str	r4, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    33d6:	b006      	add	sp, #24
    33d8:	bd70      	pop	{r4, r5, r6, pc}
    33da:	bf00      	nop
    33dc:	200001f0 	.word	0x200001f0
    33e0:	2000099c 	.word	0x2000099c
    33e4:	200013e0 	.word	0x200013e0
    33e8:	00003681 	.word	0x00003681
    33ec:	20001540 	.word	0x20001540

000033f0 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    33f0:	b580      	push	{r7, lr}
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    33f2:	4b2d      	ldr	r3, [pc, #180]	; (34a8 <z_cstart+0xb8>)
    33f4:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    33f6:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    33fa:	4d2c      	ldr	r5, [pc, #176]	; (34ac <z_cstart+0xbc>)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
    33fc:	4e2c      	ldr	r6, [pc, #176]	; (34b0 <z_cstart+0xc0>)
    33fe:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3400:	4f2c      	ldr	r7, [pc, #176]	; (34b4 <z_cstart+0xc4>)
    3402:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3406:	2400      	movs	r4, #0
    3408:	616b      	str	r3, [r5, #20]
    340a:	23e0      	movs	r3, #224	; 0xe0
    340c:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    3410:	77ec      	strb	r4, [r5, #31]
    3412:	762c      	strb	r4, [r5, #24]
    3414:	766c      	strb	r4, [r5, #25]
    3416:	76ac      	strb	r4, [r5, #26]
    3418:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    341c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    341e:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    3422:	626b      	str	r3, [r5, #36]	; 0x24
    3424:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    3428:	f7fe f90c 	bl	1644 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    342c:	f7fd fee4 	bl	11f8 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    3430:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    3434:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    3436:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    3438:	f7fe fa38 	bl	18ac <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    343c:	f7fe f9a0 	bl	1780 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    3440:	f240 1301 	movw	r3, #257	; 0x101
    3444:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    3448:	ab06      	add	r3, sp, #24
    344a:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    344c:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    3450:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    3452:	f001 fc86 	bl	4d62 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    3456:	4620      	mov	r0, r4
    3458:	f7ff ff4c 	bl	32f4 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    345c:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    345e:	4d16      	ldr	r5, [pc, #88]	; (34b8 <z_cstart+0xc8>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    3460:	f7ff ff48 	bl	32f4 <z_sys_init_run_level>
	z_sched_init();
    3464:	f000 fc6c 	bl	3d40 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3468:	4b14      	ldr	r3, [pc, #80]	; (34bc <z_cstart+0xcc>)
	_kernel.ready_q.cache = &z_main_thread;
    346a:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    346c:	9305      	str	r3, [sp, #20]
    346e:	2301      	movs	r3, #1
    3470:	4913      	ldr	r1, [pc, #76]	; (34c0 <z_cstart+0xd0>)
    3472:	9400      	str	r4, [sp, #0]
    3474:	e9cd 4303 	strd	r4, r3, [sp, #12]
    3478:	f44f 6280 	mov.w	r2, #1024	; 0x400
    347c:	463b      	mov	r3, r7
    347e:	e9cd 4401 	strd	r4, r4, [sp, #4]
    3482:	4628      	mov	r0, r5
    3484:	f000 f86e 	bl	3564 <z_setup_new_thread>
    3488:	7b6a      	ldrb	r2, [r5, #13]
    348a:	4606      	mov	r6, r0
    348c:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    3490:	4628      	mov	r0, r5
    3492:	736a      	strb	r2, [r5, #13]
    3494:	f001 fd1d 	bl	4ed2 <z_ready_thread>
	z_init_cpu(0);
    3498:	4620      	mov	r0, r4
    349a:	f7ff ff71 	bl	3380 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    349e:	463a      	mov	r2, r7
    34a0:	4631      	mov	r1, r6
    34a2:	4628      	mov	r0, r5
    34a4:	f7fd ffa2 	bl	13ec <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    34a8:	20001d60 	.word	0x20001d60
    34ac:	e000ed00 	.word	0xe000ed00
    34b0:	2000099c 	.word	0x2000099c
    34b4:	00003335 	.word	0x00003335
    34b8:	20000270 	.word	0x20000270
    34bc:	0000559a 	.word	0x0000559a
    34c0:	20000fc0 	.word	0x20000fc0

000034c4 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    34c4:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    34c6:	4b0e      	ldr	r3, [pc, #56]	; (3500 <init_mem_slab_module+0x3c>)
    34c8:	4c0e      	ldr	r4, [pc, #56]	; (3504 <init_mem_slab_module+0x40>)
    34ca:	42a3      	cmp	r3, r4
    34cc:	d301      	bcc.n	34d2 <init_mem_slab_module+0xe>
			goto out;
		}
		z_object_init(slab);
	}

out:
    34ce:	2000      	movs	r0, #0
	return rc;
}
    34d0:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    34d2:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    34d6:	ea41 0200 	orr.w	r2, r1, r0
    34da:	f012 0203 	ands.w	r2, r2, #3
    34de:	d10b      	bne.n	34f8 <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    34e0:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    34e2:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    34e4:	42aa      	cmp	r2, r5
    34e6:	d101      	bne.n	34ec <init_mem_slab_module+0x28>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    34e8:	331c      	adds	r3, #28
    34ea:	e7ee      	b.n	34ca <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    34ec:	695e      	ldr	r6, [r3, #20]
    34ee:	600e      	str	r6, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    34f0:	3201      	adds	r2, #1
		slab->free_list = p;
    34f2:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    34f4:	4401      	add	r1, r0
	for (j = 0U; j < slab->num_blocks; j++) {
    34f6:	e7f5      	b.n	34e4 <init_mem_slab_module+0x20>
	return rc;
    34f8:	f06f 0015 	mvn.w	r0, #21
    34fc:	e7e8      	b.n	34d0 <init_mem_slab_module+0xc>
    34fe:	bf00      	nop
    3500:	20000150 	.word	0x20000150
    3504:	20000150 	.word	0x20000150

00003508 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    3508:	b537      	push	{r0, r1, r2, r4, r5, lr}
    350a:	460c      	mov	r4, r1
	__asm__ volatile(
    350c:	f04f 0520 	mov.w	r5, #32
    3510:	f3ef 8111 	mrs	r1, BASEPRI
    3514:	f385 8812 	msr	BASEPRI_MAX, r5
    3518:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    351c:	6945      	ldr	r5, [r0, #20]
    351e:	b15d      	cbz	r5, 3538 <k_mem_slab_alloc+0x30>
		/* take a free block */
		*mem = slab->free_list;
    3520:	6025      	str	r5, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    3522:	682b      	ldr	r3, [r5, #0]
    3524:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    3526:	6983      	ldr	r3, [r0, #24]
    3528:	3301      	adds	r3, #1
    352a:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    352c:	2000      	movs	r0, #0
	__asm__ volatile(
    352e:	f381 8811 	msr	BASEPRI, r1
    3532:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    3536:	e011      	b.n	355c <k_mem_slab_alloc+0x54>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    3538:	ea52 0c03 	orrs.w	ip, r2, r3
    353c:	d103      	bne.n	3546 <k_mem_slab_alloc+0x3e>
		*mem = NULL;
    353e:	6025      	str	r5, [r4, #0]
		result = -ENOMEM;
    3540:	f06f 000b 	mvn.w	r0, #11
    3544:	e7f3      	b.n	352e <k_mem_slab_alloc+0x26>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    3546:	e9cd 2300 	strd	r2, r3, [sp]
    354a:	4602      	mov	r2, r0
    354c:	3008      	adds	r0, #8
    354e:	f000 fb4d 	bl	3bec <z_pend_curr>
		if (result == 0) {
    3552:	b918      	cbnz	r0, 355c <k_mem_slab_alloc+0x54>
			*mem = _current->base.swap_data;
    3554:	4b02      	ldr	r3, [pc, #8]	; (3560 <k_mem_slab_alloc+0x58>)
    3556:	689b      	ldr	r3, [r3, #8]
    3558:	695b      	ldr	r3, [r3, #20]
    355a:	6023      	str	r3, [r4, #0]
}
    355c:	b003      	add	sp, #12
    355e:	bd30      	pop	{r4, r5, pc}
    3560:	2000099c 	.word	0x2000099c

00003564 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3564:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    3568:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    356a:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    356c:	2604      	movs	r6, #4
    356e:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    3570:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    3572:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3574:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    3578:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    357a:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    357c:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3580:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    3582:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3584:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    3588:	3720      	adds	r7, #32
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    358a:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    358e:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    3592:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    3594:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    3596:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3598:	f106 0820 	add.w	r8, r6, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    359c:	9202      	str	r2, [sp, #8]
    359e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    35a0:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    35a2:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    35a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    35a6:	9200      	str	r2, [sp, #0]
    35a8:	4642      	mov	r2, r8
{
    35aa:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    35ac:	f7fd feec 	bl	1388 <arch_new_thread>
	if (!_current) {
    35b0:	4b04      	ldr	r3, [pc, #16]	; (35c4 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    35b2:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    35b4:	689b      	ldr	r3, [r3, #8]
    35b6:	b103      	cbz	r3, 35ba <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    35b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    35ba:	6723      	str	r3, [r4, #112]	; 0x70
}
    35bc:	4640      	mov	r0, r8
    35be:	b004      	add	sp, #16
    35c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    35c4:	2000099c 	.word	0x2000099c

000035c8 <z_init_static_threads>:
{
    35c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    35cc:	4c29      	ldr	r4, [pc, #164]	; (3674 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    35ce:	4d2a      	ldr	r5, [pc, #168]	; (3678 <z_init_static_threads+0xb0>)
{
    35d0:	b087      	sub	sp, #28
    35d2:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    35d4:	42ae      	cmp	r6, r5
    35d6:	f104 0430 	add.w	r4, r4, #48	; 0x30
    35da:	d30f      	bcc.n	35fc <z_init_static_threads+0x34>
	k_sched_lock();
    35dc:	f000 f9c6 	bl	396c <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    35e0:	4c24      	ldr	r4, [pc, #144]	; (3674 <z_init_static_threads+0xac>)

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    35e2:	f8df 9098 	ldr.w	r9, [pc, #152]	; 367c <z_init_static_threads+0xb4>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    35e6:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    35ea:	f240 37e7 	movw	r7, #999	; 0x3e7
    35ee:	42ac      	cmp	r4, r5
    35f0:	d320      	bcc.n	3634 <z_init_static_threads+0x6c>
}
    35f2:	b007      	add	sp, #28
    35f4:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    35f8:	f000 bb86 	b.w	3d08 <k_sched_unlock>
		z_setup_new_thread(
    35fc:	f854 3c04 	ldr.w	r3, [r4, #-4]
    3600:	9305      	str	r3, [sp, #20]
    3602:	f854 3c10 	ldr.w	r3, [r4, #-16]
    3606:	9304      	str	r3, [sp, #16]
    3608:	f854 3c14 	ldr.w	r3, [r4, #-20]
    360c:	9303      	str	r3, [sp, #12]
    360e:	f854 3c18 	ldr.w	r3, [r4, #-24]
    3612:	9302      	str	r3, [sp, #8]
    3614:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    3618:	9301      	str	r3, [sp, #4]
    361a:	f854 3c20 	ldr.w	r3, [r4, #-32]
    361e:	9300      	str	r3, [sp, #0]
    3620:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    3624:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    3628:	f7ff ff9c 	bl	3564 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    362c:	f854 3c30 	ldr.w	r3, [r4, #-48]
    3630:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    3632:	e7ce      	b.n	35d2 <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    3634:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3636:	1c5a      	adds	r2, r3, #1
    3638:	d00d      	beq.n	3656 <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    363a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    363e:	2100      	movs	r1, #0
    3640:	4638      	mov	r0, r7
    3642:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3646:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    364a:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    364e:	d104      	bne.n	365a <z_init_static_threads+0x92>
	z_sched_start(thread);
    3650:	4640      	mov	r0, r8
    3652:	f000 fa6f 	bl	3b34 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    3656:	3430      	adds	r4, #48	; 0x30
    3658:	e7c9      	b.n	35ee <z_init_static_threads+0x26>
    365a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    365e:	2300      	movs	r3, #0
    3660:	f7fc fd4e 	bl	100 <__aeabi_uldivmod>
    3664:	4602      	mov	r2, r0
    3666:	460b      	mov	r3, r1
    3668:	f108 0018 	add.w	r0, r8, #24
    366c:	4649      	mov	r1, r9
    366e:	f000 fcd1 	bl	4014 <z_add_timeout>
    3672:	e7f0      	b.n	3656 <z_init_static_threads+0x8e>
    3674:	20000150 	.word	0x20000150
    3678:	20000150 	.word	0x20000150
    367c:	00004ef3 	.word	0x00004ef3

00003680 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    3680:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    3682:	4c0b      	ldr	r4, [pc, #44]	; (36b0 <idle+0x30>)
	return !z_sys_post_kernel;
    3684:	4d0b      	ldr	r5, [pc, #44]	; (36b4 <idle+0x34>)
	__asm__ volatile(
    3686:	f04f 0220 	mov.w	r2, #32
    368a:	f3ef 8311 	mrs	r3, BASEPRI
    368e:	f382 8812 	msr	BASEPRI_MAX, r2
    3692:	f3bf 8f6f 	isb	sy
    3696:	f001 fca6 	bl	4fe6 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    369a:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    369c:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    369e:	b913      	cbnz	r3, 36a6 <idle+0x26>
	arch_cpu_idle();
    36a0:	f7fd fdb0 	bl	1204 <arch_cpu_idle>
}
    36a4:	e7ef      	b.n	3686 <idle+0x6>
    36a6:	f7fd fc0b 	bl	ec0 <pm_system_suspend>
    36aa:	2800      	cmp	r0, #0
    36ac:	d1eb      	bne.n	3686 <idle+0x6>
    36ae:	e7f7      	b.n	36a0 <idle+0x20>
    36b0:	2000099c 	.word	0x2000099c
    36b4:	20000dfd 	.word	0x20000dfd

000036b8 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    36b8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    36bc:	4604      	mov	r4, r0
    36be:	4617      	mov	r7, r2
    36c0:	461e      	mov	r6, r3
    36c2:	f04f 0320 	mov.w	r3, #32
    36c6:	f3ef 8811 	mrs	r8, BASEPRI
    36ca:	f383 8812 	msr	BASEPRI_MAX, r3
    36ce:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    36d2:	68c3      	ldr	r3, [r0, #12]
    36d4:	4a32      	ldr	r2, [pc, #200]	; (37a0 <z_impl_k_mutex_lock+0xe8>)
    36d6:	b16b      	cbz	r3, 36f4 <z_impl_k_mutex_lock+0x3c>
    36d8:	6880      	ldr	r0, [r0, #8]
    36da:	6891      	ldr	r1, [r2, #8]
    36dc:	4288      	cmp	r0, r1
    36de:	d019      	beq.n	3714 <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    36e0:	ea57 0306 	orrs.w	r3, r7, r6
    36e4:	d118      	bne.n	3718 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    36e6:	f388 8811 	msr	BASEPRI, r8
    36ea:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    36ee:	f06f 000f 	mvn.w	r0, #15
    36f2:	e00c      	b.n	370e <z_impl_k_mutex_lock+0x56>
					_current->base.prio :
    36f4:	6891      	ldr	r1, [r2, #8]
    36f6:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    36fa:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    36fc:	3301      	adds	r3, #1
    36fe:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    3700:	6893      	ldr	r3, [r2, #8]
    3702:	60a3      	str	r3, [r4, #8]
    3704:	f388 8811 	msr	BASEPRI, r8
    3708:	f3bf 8f6f 	isb	sy
		return 0;
    370c:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    370e:	b002      	add	sp, #8
    3710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    3714:	6921      	ldr	r1, [r4, #16]
    3716:	e7f0      	b.n	36fa <z_impl_k_mutex_lock+0x42>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    3718:	f991 100e 	ldrsb.w	r1, [r1, #14]
    371c:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    3720:	4299      	cmp	r1, r3
    3722:	bfa8      	it	ge
    3724:	4619      	movge	r1, r3
    3726:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    372a:	4291      	cmp	r1, r2
    372c:	bfb8      	it	lt
    372e:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    3730:	428b      	cmp	r3, r1
    3732:	dd2e      	ble.n	3792 <z_impl_k_mutex_lock+0xda>
		resched = adjust_owner_prio(mutex, new_prio);
    3734:	f001 fb90 	bl	4e58 <adjust_owner_prio.isra.0>
    3738:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    373a:	e9cd 7600 	strd	r7, r6, [sp]
    373e:	4819      	ldr	r0, [pc, #100]	; (37a4 <z_impl_k_mutex_lock+0xec>)
    3740:	4622      	mov	r2, r4
    3742:	4641      	mov	r1, r8
    3744:	f000 fa52 	bl	3bec <z_pend_curr>
	if (got_mutex == 0) {
    3748:	2800      	cmp	r0, #0
    374a:	d0e0      	beq.n	370e <z_impl_k_mutex_lock+0x56>
	__asm__ volatile(
    374c:	f04f 0320 	mov.w	r3, #32
    3750:	f3ef 8611 	mrs	r6, BASEPRI
    3754:	f383 8812 	msr	BASEPRI_MAX, r3
    3758:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    375c:	6823      	ldr	r3, [r4, #0]
    375e:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3760:	429c      	cmp	r4, r3
    3762:	d00a      	beq.n	377a <z_impl_k_mutex_lock+0xc2>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    3764:	b14b      	cbz	r3, 377a <z_impl_k_mutex_lock+0xc2>
    3766:	f993 300e 	ldrsb.w	r3, [r3, #14]
    376a:	4299      	cmp	r1, r3
    376c:	bfa8      	it	ge
    376e:	4619      	movge	r1, r3
    3770:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    3774:	4299      	cmp	r1, r3
    3776:	bfb8      	it	lt
    3778:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    377a:	68a0      	ldr	r0, [r4, #8]
    377c:	f001 fb6c 	bl	4e58 <adjust_owner_prio.isra.0>
    3780:	b900      	cbnz	r0, 3784 <z_impl_k_mutex_lock+0xcc>
	if (resched) {
    3782:	b145      	cbz	r5, 3796 <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    3784:	4807      	ldr	r0, [pc, #28]	; (37a4 <z_impl_k_mutex_lock+0xec>)
    3786:	4631      	mov	r1, r6
    3788:	f000 f8de 	bl	3948 <z_reschedule>
	return -EAGAIN;
    378c:	f06f 000a 	mvn.w	r0, #10
    3790:	e7bd      	b.n	370e <z_impl_k_mutex_lock+0x56>
	bool resched = false;
    3792:	2500      	movs	r5, #0
    3794:	e7d1      	b.n	373a <z_impl_k_mutex_lock+0x82>
	__asm__ volatile(
    3796:	f386 8811 	msr	BASEPRI, r6
    379a:	f3bf 8f6f 	isb	sy
    379e:	e7f5      	b.n	378c <z_impl_k_mutex_lock+0xd4>
    37a0:	2000099c 	.word	0x2000099c
    37a4:	20000dfe 	.word	0x20000dfe

000037a8 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    37a8:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    37aa:	6883      	ldr	r3, [r0, #8]
{
    37ac:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    37ae:	2b00      	cmp	r3, #0
    37b0:	d032      	beq.n	3818 <z_impl_k_mutex_unlock+0x70>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    37b2:	4a1c      	ldr	r2, [pc, #112]	; (3824 <z_impl_k_mutex_unlock+0x7c>)
    37b4:	6892      	ldr	r2, [r2, #8]
    37b6:	4293      	cmp	r3, r2
    37b8:	d131      	bne.n	381e <z_impl_k_mutex_unlock+0x76>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    37ba:	7bda      	ldrb	r2, [r3, #15]
    37bc:	3a01      	subs	r2, #1
    37be:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    37c0:	68c3      	ldr	r3, [r0, #12]
    37c2:	2b01      	cmp	r3, #1
    37c4:	d905      	bls.n	37d2 <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    37c6:	3b01      	subs	r3, #1
    37c8:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    37ca:	f000 fa9d 	bl	3d08 <k_sched_unlock>

	return 0;
    37ce:	2000      	movs	r0, #0
}
    37d0:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    37d2:	f04f 0320 	mov.w	r3, #32
    37d6:	f3ef 8511 	mrs	r5, BASEPRI
    37da:	f383 8812 	msr	BASEPRI_MAX, r3
    37de:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    37e2:	6901      	ldr	r1, [r0, #16]
    37e4:	6880      	ldr	r0, [r0, #8]
    37e6:	f001 fb37 	bl	4e58 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    37ea:	4620      	mov	r0, r4
    37ec:	f001 fbcd 	bl	4f8a <z_unpend_first_thread>
	mutex->owner = new_owner;
    37f0:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    37f2:	b158      	cbz	r0, 380c <z_impl_k_mutex_unlock+0x64>
		mutex->owner_orig_prio = new_owner->base.prio;
    37f4:	f990 200e 	ldrsb.w	r2, [r0, #14]
    37f8:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    37fa:	2200      	movs	r2, #0
    37fc:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    37fe:	f001 fb68 	bl	4ed2 <z_ready_thread>
		z_reschedule(&lock, key);
    3802:	4809      	ldr	r0, [pc, #36]	; (3828 <z_impl_k_mutex_unlock+0x80>)
    3804:	4629      	mov	r1, r5
    3806:	f000 f89f 	bl	3948 <z_reschedule>
    380a:	e7de      	b.n	37ca <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    380c:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    380e:	f385 8811 	msr	BASEPRI, r5
    3812:	f3bf 8f6f 	isb	sy
    3816:	e7d8      	b.n	37ca <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    3818:	f06f 0015 	mvn.w	r0, #21
    381c:	e7d8      	b.n	37d0 <z_impl_k_mutex_unlock+0x28>
		return -EPERM;
    381e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    3822:	e7d5      	b.n	37d0 <z_impl_k_mutex_unlock+0x28>
    3824:	2000099c 	.word	0x2000099c
    3828:	20000dfe 	.word	0x20000dfe

0000382c <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    382c:	b538      	push	{r3, r4, r5, lr}
    382e:	4604      	mov	r4, r0
	__asm__ volatile(
    3830:	f04f 0320 	mov.w	r3, #32
    3834:	f3ef 8511 	mrs	r5, BASEPRI
    3838:	f383 8812 	msr	BASEPRI_MAX, r3
    383c:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    3840:	f001 fba3 	bl	4f8a <z_unpend_first_thread>

	if (thread != NULL) {
    3844:	b148      	cbz	r0, 385a <z_impl_k_sem_give+0x2e>
    3846:	2200      	movs	r2, #0
    3848:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    384a:	f001 fb42 	bl	4ed2 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    384e:	4629      	mov	r1, r5
    3850:	4805      	ldr	r0, [pc, #20]	; (3868 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    3852:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    3856:	f000 b877 	b.w	3948 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    385a:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    385e:	429a      	cmp	r2, r3
    3860:	bf18      	it	ne
    3862:	3301      	addne	r3, #1
    3864:	60a3      	str	r3, [r4, #8]
}
    3866:	e7f2      	b.n	384e <z_impl_k_sem_give+0x22>
    3868:	20000dfe 	.word	0x20000dfe

0000386c <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    386c:	b513      	push	{r0, r1, r4, lr}
    386e:	f04f 0420 	mov.w	r4, #32
    3872:	f3ef 8111 	mrs	r1, BASEPRI
    3876:	f384 8812 	msr	BASEPRI_MAX, r4
    387a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    387e:	6884      	ldr	r4, [r0, #8]
    3880:	b144      	cbz	r4, 3894 <z_impl_k_sem_take+0x28>
		sem->count--;
    3882:	3c01      	subs	r4, #1
    3884:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    3886:	f381 8811 	msr	BASEPRI, r1
    388a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    388e:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    3890:	b002      	add	sp, #8
    3892:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    3894:	ea52 0403 	orrs.w	r4, r2, r3
    3898:	d106      	bne.n	38a8 <z_impl_k_sem_take+0x3c>
    389a:	f381 8811 	msr	BASEPRI, r1
    389e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    38a2:	f06f 000f 	mvn.w	r0, #15
    38a6:	e7f3      	b.n	3890 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    38a8:	e9cd 2300 	strd	r2, r3, [sp]
    38ac:	4602      	mov	r2, r0
    38ae:	4802      	ldr	r0, [pc, #8]	; (38b8 <z_impl_k_sem_take+0x4c>)
    38b0:	f000 f99c 	bl	3bec <z_pend_curr>
	return ret;
    38b4:	e7ec      	b.n	3890 <z_impl_k_sem_take+0x24>
    38b6:	bf00      	nop
    38b8:	20000dfe 	.word	0x20000dfe

000038bc <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    38bc:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    38be:	4c08      	ldr	r4, [pc, #32]	; (38e0 <z_reset_time_slice+0x24>)
    38c0:	6823      	ldr	r3, [r4, #0]
    38c2:	b15b      	cbz	r3, 38dc <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    38c4:	f7fe ffa4 	bl	2810 <sys_clock_elapsed>
    38c8:	4603      	mov	r3, r0
    38ca:	6820      	ldr	r0, [r4, #0]
    38cc:	4a05      	ldr	r2, [pc, #20]	; (38e4 <z_reset_time_slice+0x28>)
    38ce:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
    38d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    38d4:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    38d6:	2100      	movs	r1, #0
    38d8:	f001 bb95 	b.w	5006 <z_set_timeout_expiry>
}
    38dc:	bd10      	pop	{r4, pc}
    38de:	bf00      	nop
    38e0:	200009cc 	.word	0x200009cc
    38e4:	2000099c 	.word	0x2000099c

000038e8 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    38e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    38ea:	4604      	mov	r4, r0
    38ec:	460d      	mov	r5, r1
	__asm__ volatile(
    38ee:	f04f 0320 	mov.w	r3, #32
    38f2:	f3ef 8611 	mrs	r6, BASEPRI
    38f6:	f383 8812 	msr	BASEPRI_MAX, r3
    38fa:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    38fe:	4b0f      	ldr	r3, [pc, #60]	; (393c <k_sched_time_slice_set+0x54>)
    3900:	2100      	movs	r1, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    3902:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    3906:	f240 30e7 	movw	r0, #999	; 0x3e7
    390a:	6119      	str	r1, [r3, #16]
    390c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3910:	2300      	movs	r3, #0
    3912:	fbe4 0107 	umlal	r0, r1, r4, r7
    3916:	f7fc fbf3 	bl	100 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    391a:	2c00      	cmp	r4, #0
    391c:	4b08      	ldr	r3, [pc, #32]	; (3940 <k_sched_time_slice_set+0x58>)
    391e:	dc09      	bgt.n	3934 <k_sched_time_slice_set+0x4c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    3920:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    3922:	4b08      	ldr	r3, [pc, #32]	; (3944 <k_sched_time_slice_set+0x5c>)
    3924:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    3926:	f7ff ffc9 	bl	38bc <z_reset_time_slice>
	__asm__ volatile(
    392a:	f386 8811 	msr	BASEPRI, r6
    392e:	f3bf 8f6f 	isb	sy
	}
}
    3932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    3934:	2802      	cmp	r0, #2
    3936:	bfb8      	it	lt
    3938:	2002      	movlt	r0, #2
    393a:	e7f1      	b.n	3920 <k_sched_time_slice_set+0x38>
    393c:	2000099c 	.word	0x2000099c
    3940:	200009cc 	.word	0x200009cc
    3944:	200009c8 	.word	0x200009c8

00003948 <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    3948:	b949      	cbnz	r1, 395e <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    394a:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
    394e:	b930      	cbnz	r0, 395e <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    3950:	4b05      	ldr	r3, [pc, #20]	; (3968 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    3952:	69da      	ldr	r2, [r3, #28]
    3954:	689b      	ldr	r3, [r3, #8]
    3956:	429a      	cmp	r2, r3
    3958:	d001      	beq.n	395e <z_reschedule+0x16>
	ret = arch_swap(key);
    395a:	f7fd bcc1 	b.w	12e0 <arch_swap>
    395e:	f381 8811 	msr	BASEPRI, r1
    3962:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    3966:	4770      	bx	lr
    3968:	2000099c 	.word	0x2000099c

0000396c <k_sched_lock>:
	__asm__ volatile(
    396c:	f04f 0320 	mov.w	r3, #32
    3970:	f3ef 8111 	mrs	r1, BASEPRI
    3974:	f383 8812 	msr	BASEPRI_MAX, r3
    3978:	f3bf 8f6f 	isb	sy
    397c:	4b04      	ldr	r3, [pc, #16]	; (3990 <k_sched_lock+0x24>)
    397e:	689a      	ldr	r2, [r3, #8]
    3980:	7bd3      	ldrb	r3, [r2, #15]
    3982:	3b01      	subs	r3, #1
    3984:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    3986:	f381 8811 	msr	BASEPRI, r1
    398a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    398e:	4770      	bx	lr
    3990:	2000099c 	.word	0x2000099c

00003994 <update_cache>:
{
    3994:	b538      	push	{r3, r4, r5, lr}
    3996:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    3998:	480c      	ldr	r0, [pc, #48]	; (39cc <update_cache+0x38>)
    399a:	4d0d      	ldr	r5, [pc, #52]	; (39d0 <update_cache+0x3c>)
    399c:	f001 fa93 	bl	4ec6 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    39a0:	4604      	mov	r4, r0
    39a2:	b900      	cbnz	r0, 39a6 <update_cache+0x12>
    39a4:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    39a6:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    39a8:	b94a      	cbnz	r2, 39be <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
    39aa:	7b5a      	ldrb	r2, [r3, #13]
    39ac:	06d2      	lsls	r2, r2, #27
    39ae:	d106      	bne.n	39be <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    39b0:	69a2      	ldr	r2, [r4, #24]
    39b2:	b922      	cbnz	r2, 39be <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
    39b4:	89da      	ldrh	r2, [r3, #14]
    39b6:	2a7f      	cmp	r2, #127	; 0x7f
    39b8:	d901      	bls.n	39be <update_cache+0x2a>
		_kernel.ready_q.cache = _current;
    39ba:	61eb      	str	r3, [r5, #28]
}
    39bc:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    39be:	429c      	cmp	r4, r3
    39c0:	d001      	beq.n	39c6 <update_cache+0x32>
			z_reset_time_slice();
    39c2:	f7ff ff7b 	bl	38bc <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    39c6:	61ec      	str	r4, [r5, #28]
}
    39c8:	e7f8      	b.n	39bc <update_cache+0x28>
    39ca:	bf00      	nop
    39cc:	200009bc 	.word	0x200009bc
    39d0:	2000099c 	.word	0x2000099c

000039d4 <move_thread_to_end_of_prio_q>:
{
    39d4:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    39d6:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    39da:	7b43      	ldrb	r3, [r0, #13]
    39dc:	2a00      	cmp	r2, #0
{
    39de:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    39e0:	da04      	bge.n	39ec <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    39e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    39e6:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    39e8:	f001 fa45 	bl	4e76 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    39ec:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    39ee:	4a15      	ldr	r2, [pc, #84]	; (3a44 <move_thread_to_end_of_prio_q+0x70>)
    39f0:	f063 037f 	orn	r3, r3, #127	; 0x7f
    39f4:	734b      	strb	r3, [r1, #13]
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    39f6:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    39fa:	f102 0520 	add.w	r5, r2, #32
    39fe:	42ab      	cmp	r3, r5
    3a00:	d01b      	beq.n	3a3a <move_thread_to_end_of_prio_q+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3a02:	b1d3      	cbz	r3, 3a3a <move_thread_to_end_of_prio_q+0x66>
	int32_t b1 = thread_1->base.prio;
    3a04:	f991 600e 	ldrsb.w	r6, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    3a08:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    3a0c:	4286      	cmp	r6, r0
    3a0e:	d00f      	beq.n	3a30 <move_thread_to_end_of_prio_q+0x5c>
		return b2 - b1;
    3a10:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    3a12:	2800      	cmp	r0, #0
    3a14:	dd0c      	ble.n	3a30 <move_thread_to_end_of_prio_q+0x5c>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    3a16:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    3a18:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    3a1c:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    3a1e:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    3a20:	6890      	ldr	r0, [r2, #8]
    3a22:	1a43      	subs	r3, r0, r1
    3a24:	4258      	negs	r0, r3
}
    3a26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    3a2a:	4158      	adcs	r0, r3
    3a2c:	f7ff bfb2 	b.w	3994 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    3a30:	42a3      	cmp	r3, r4
    3a32:	d002      	beq.n	3a3a <move_thread_to_end_of_prio_q+0x66>
    3a34:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3a36:	2b00      	cmp	r3, #0
    3a38:	d1e6      	bne.n	3a08 <move_thread_to_end_of_prio_q+0x34>
	node->prev = tail;
    3a3a:	e9c1 5400 	strd	r5, r4, [r1]
	tail->next = node;
    3a3e:	6021      	str	r1, [r4, #0]
	list->tail = node;
    3a40:	6251      	str	r1, [r2, #36]	; 0x24
}
    3a42:	e7ed      	b.n	3a20 <move_thread_to_end_of_prio_q+0x4c>
    3a44:	2000099c 	.word	0x2000099c

00003a48 <z_time_slice>:
{
    3a48:	b538      	push	{r3, r4, r5, lr}
    3a4a:	4601      	mov	r1, r0
	__asm__ volatile(
    3a4c:	f04f 0320 	mov.w	r3, #32
    3a50:	f3ef 8411 	mrs	r4, BASEPRI
    3a54:	f383 8812 	msr	BASEPRI_MAX, r3
    3a58:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    3a5c:	4b15      	ldr	r3, [pc, #84]	; (3ab4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c>)
    3a5e:	4a16      	ldr	r2, [pc, #88]	; (3ab8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x20>)
    3a60:	6898      	ldr	r0, [r3, #8]
    3a62:	6815      	ldr	r5, [r2, #0]
    3a64:	42a8      	cmp	r0, r5
    3a66:	d106      	bne.n	3a76 <z_time_slice+0x2e>
			z_reset_time_slice();
    3a68:	f7ff ff28 	bl	38bc <z_reset_time_slice>
	__asm__ volatile(
    3a6c:	f384 8811 	msr	BASEPRI, r4
    3a70:	f3bf 8f6f 	isb	sy
}
    3a74:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    3a76:	2500      	movs	r5, #0
    3a78:	6015      	str	r5, [r2, #0]
	if (slice_time && sliceable(_current)) {
    3a7a:	4a10      	ldr	r2, [pc, #64]	; (3abc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x24>)
    3a7c:	6812      	ldr	r2, [r2, #0]
    3a7e:	b1ba      	cbz	r2, 3ab0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x18>
		&& !z_is_idle_thread_object(thread);
    3a80:	89c2      	ldrh	r2, [r0, #14]
    3a82:	2a7f      	cmp	r2, #127	; 0x7f
    3a84:	d814      	bhi.n	3ab0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x18>
		&& !z_is_thread_prevented_from_running(thread)
    3a86:	7b42      	ldrb	r2, [r0, #13]
    3a88:	06d2      	lsls	r2, r2, #27
    3a8a:	d111      	bne.n	3ab0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x18>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    3a8c:	4a0c      	ldr	r2, [pc, #48]	; (3ac0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x28>)
    3a8e:	f990 500e 	ldrsb.w	r5, [r0, #14]
    3a92:	6812      	ldr	r2, [r2, #0]
    3a94:	4295      	cmp	r5, r2
    3a96:	db0b      	blt.n	3ab0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x18>
		&& !z_is_idle_thread_object(thread);
    3a98:	4a0a      	ldr	r2, [pc, #40]	; (3ac4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2c>)
    3a9a:	4290      	cmp	r0, r2
    3a9c:	d008      	beq.n	3ab0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x18>
		if (ticks >= _current_cpu->slice_ticks) {
    3a9e:	691a      	ldr	r2, [r3, #16]
    3aa0:	428a      	cmp	r2, r1
    3aa2:	dc02      	bgt.n	3aaa <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x12>
			move_thread_to_end_of_prio_q(_current);
    3aa4:	f7ff ff96 	bl	39d4 <move_thread_to_end_of_prio_q>
    3aa8:	e7de      	b.n	3a68 <z_time_slice+0x20>
			_current_cpu->slice_ticks -= ticks;
    3aaa:	1a52      	subs	r2, r2, r1
		_current_cpu->slice_ticks = 0;
    3aac:	611a      	str	r2, [r3, #16]
    3aae:	e7dd      	b.n	3a6c <z_time_slice+0x24>
    3ab0:	2200      	movs	r2, #0
    3ab2:	e7fb      	b.n	3aac <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x14>
    3ab4:	2000099c 	.word	0x2000099c
    3ab8:	200009c4 	.word	0x200009c4
    3abc:	200009cc 	.word	0x200009cc
    3ac0:	200009c8 	.word	0x200009c8
    3ac4:	200001f0 	.word	0x200001f0

00003ac8 <ready_thread>:
{
    3ac8:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    3aca:	f990 200d 	ldrsb.w	r2, [r0, #13]
    3ace:	7b43      	ldrb	r3, [r0, #13]
    3ad0:	2a00      	cmp	r2, #0
    3ad2:	db2a      	blt.n	3b2a <ready_thread+0x62>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    3ad4:	06da      	lsls	r2, r3, #27
    3ad6:	d128      	bne.n	3b2a <ready_thread+0x62>
    3ad8:	6982      	ldr	r2, [r0, #24]
    3ada:	bb32      	cbnz	r2, 3b2a <ready_thread+0x62>
	return list->head == list;
    3adc:	4a14      	ldr	r2, [pc, #80]	; (3b30 <ready_thread+0x68>)
	thread->base.thread_state |= _THREAD_QUEUED;
    3ade:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3ae2:	7343      	strb	r3, [r0, #13]
	return (node == list->tail) ? NULL : node->next;
    3ae4:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3ae8:	f102 0520 	add.w	r5, r2, #32
    3aec:	42ab      	cmp	r3, r5
    3aee:	d017      	beq.n	3b20 <ready_thread+0x58>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3af0:	b1b3      	cbz	r3, 3b20 <ready_thread+0x58>
	int32_t b1 = thread_1->base.prio;
    3af2:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    3af6:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    3afa:	428e      	cmp	r6, r1
    3afc:	d00b      	beq.n	3b16 <ready_thread+0x4e>
		return b2 - b1;
    3afe:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    3b00:	2900      	cmp	r1, #0
    3b02:	dd08      	ble.n	3b16 <ready_thread+0x4e>
	sys_dnode_t *const prev = successor->prev;
    3b04:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    3b06:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    3b0a:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    3b0c:	6058      	str	r0, [r3, #4]
}
    3b0e:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    3b10:	2000      	movs	r0, #0
    3b12:	f7ff bf3f 	b.w	3994 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    3b16:	42a3      	cmp	r3, r4
    3b18:	d002      	beq.n	3b20 <ready_thread+0x58>
    3b1a:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3b1c:	2b00      	cmp	r3, #0
    3b1e:	d1ea      	bne.n	3af6 <ready_thread+0x2e>
	node->prev = tail;
    3b20:	e9c0 5400 	strd	r5, r4, [r0]
	tail->next = node;
    3b24:	6020      	str	r0, [r4, #0]
	list->tail = node;
    3b26:	6250      	str	r0, [r2, #36]	; 0x24
}
    3b28:	e7f1      	b.n	3b0e <ready_thread+0x46>
}
    3b2a:	bc70      	pop	{r4, r5, r6}
    3b2c:	4770      	bx	lr
    3b2e:	bf00      	nop
    3b30:	2000099c 	.word	0x2000099c

00003b34 <z_sched_start>:
{
    3b34:	b510      	push	{r4, lr}
	__asm__ volatile(
    3b36:	f04f 0220 	mov.w	r2, #32
    3b3a:	f3ef 8411 	mrs	r4, BASEPRI
    3b3e:	f382 8812 	msr	BASEPRI_MAX, r2
    3b42:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    3b46:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    3b48:	0751      	lsls	r1, r2, #29
    3b4a:	d404      	bmi.n	3b56 <z_sched_start+0x22>
	__asm__ volatile(
    3b4c:	f384 8811 	msr	BASEPRI, r4
    3b50:	f3bf 8f6f 	isb	sy
}
    3b54:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    3b56:	f022 0204 	bic.w	r2, r2, #4
    3b5a:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    3b5c:	f7ff ffb4 	bl	3ac8 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    3b60:	4621      	mov	r1, r4
    3b62:	4802      	ldr	r0, [pc, #8]	; (3b6c <z_sched_start+0x38>)
}
    3b64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    3b68:	f7ff beee 	b.w	3948 <z_reschedule>
    3b6c:	20000dfe 	.word	0x20000dfe

00003b70 <unready_thread>:
{
    3b70:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    3b72:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    3b76:	7b43      	ldrb	r3, [r0, #13]
    3b78:	2a00      	cmp	r2, #0
{
    3b7a:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    3b7c:	da04      	bge.n	3b88 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3b7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3b82:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3b84:	f001 f977 	bl	4e76 <sys_dlist_remove>
	update_cache(thread == _current);
    3b88:	4b04      	ldr	r3, [pc, #16]	; (3b9c <unready_thread+0x2c>)
    3b8a:	6898      	ldr	r0, [r3, #8]
    3b8c:	1a43      	subs	r3, r0, r1
    3b8e:	4258      	negs	r0, r3
    3b90:	4158      	adcs	r0, r3
}
    3b92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    3b96:	f7ff befd 	b.w	3994 <update_cache>
    3b9a:	bf00      	nop
    3b9c:	2000099c 	.word	0x2000099c

00003ba0 <pend>:
{
    3ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3ba4:	4606      	mov	r6, r0
    3ba6:	4615      	mov	r5, r2
    3ba8:	461c      	mov	r4, r3
	__asm__ volatile(
    3baa:	f04f 0320 	mov.w	r3, #32
    3bae:	f3ef 8711 	mrs	r7, BASEPRI
    3bb2:	f383 8812 	msr	BASEPRI_MAX, r3
    3bb6:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    3bba:	f001 f9bc 	bl	4f36 <add_to_waitq_locked>
	__asm__ volatile(
    3bbe:	f387 8811 	msr	BASEPRI, r7
    3bc2:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3bc6:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    3bca:	bf08      	it	eq
    3bcc:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    3bd0:	d008      	beq.n	3be4 <pend+0x44>
    3bd2:	462a      	mov	r2, r5
    3bd4:	4623      	mov	r3, r4
    3bd6:	f106 0018 	add.w	r0, r6, #24
    3bda:	4903      	ldr	r1, [pc, #12]	; (3be8 <pend+0x48>)
}
    3bdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    3be0:	f000 ba18 	b.w	4014 <z_add_timeout>
    3be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3be8:	00004ef3 	.word	0x00004ef3

00003bec <z_pend_curr>:
{
    3bec:	b510      	push	{r4, lr}
	pending_current = _current;
    3bee:	4b07      	ldr	r3, [pc, #28]	; (3c0c <z_pend_curr+0x20>)
    3bf0:	6898      	ldr	r0, [r3, #8]
    3bf2:	4b07      	ldr	r3, [pc, #28]	; (3c10 <z_pend_curr+0x24>)
{
    3bf4:	460c      	mov	r4, r1
	pending_current = _current;
    3bf6:	6018      	str	r0, [r3, #0]
{
    3bf8:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    3bfa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    3bfe:	f7ff ffcf 	bl	3ba0 <pend>
    3c02:	4620      	mov	r0, r4
}
    3c04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3c08:	f7fd bb6a 	b.w	12e0 <arch_swap>
    3c0c:	2000099c 	.word	0x2000099c
    3c10:	200009c4 	.word	0x200009c4

00003c14 <z_set_prio>:
{
    3c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3c16:	4604      	mov	r4, r0
	__asm__ volatile(
    3c18:	f04f 0320 	mov.w	r3, #32
    3c1c:	f3ef 8611 	mrs	r6, BASEPRI
    3c20:	f383 8812 	msr	BASEPRI_MAX, r3
    3c24:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
    3c28:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    3c2a:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
    3c2c:	b249      	sxtb	r1, r1
    3c2e:	d133      	bne.n	3c98 <z_set_prio+0x84>
		if (need_sched) {
    3c30:	6982      	ldr	r2, [r0, #24]
    3c32:	bb8a      	cbnz	r2, 3c98 <z_set_prio+0x84>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3c34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3c38:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3c3a:	f001 f91c 	bl	4e76 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    3c3e:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
    3c40:	4a17      	ldr	r2, [pc, #92]	; (3ca0 <z_set_prio+0x8c>)
				thread->base.prio = prio;
    3c42:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    3c44:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3c48:	7343      	strb	r3, [r0, #13]
    3c4a:	4610      	mov	r0, r2
    3c4c:	f850 3f20 	ldr.w	r3, [r0, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3c50:	4283      	cmp	r3, r0
    3c52:	d01b      	beq.n	3c8c <z_set_prio+0x78>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3c54:	b1d3      	cbz	r3, 3c8c <z_set_prio+0x78>
	return (node == list->tail) ? NULL : node->next;
    3c56:	6a57      	ldr	r7, [r2, #36]	; 0x24
	int32_t b2 = thread_2->base.prio;
    3c58:	f993 500e 	ldrsb.w	r5, [r3, #14]
	if (b1 != b2) {
    3c5c:	42a9      	cmp	r1, r5
    3c5e:	d010      	beq.n	3c82 <z_set_prio+0x6e>
		return b2 - b1;
    3c60:	1a6d      	subs	r5, r5, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    3c62:	2d00      	cmp	r5, #0
    3c64:	dd0d      	ble.n	3c82 <z_set_prio+0x6e>
	sys_dnode_t *const prev = successor->prev;
    3c66:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    3c68:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    3c6c:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    3c6e:	605c      	str	r4, [r3, #4]
			update_cache(1);
    3c70:	2001      	movs	r0, #1
    3c72:	f7ff fe8f 	bl	3994 <update_cache>
    3c76:	2001      	movs	r0, #1
	__asm__ volatile(
    3c78:	f386 8811 	msr	BASEPRI, r6
    3c7c:	f3bf 8f6f 	isb	sy
}
    3c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    3c82:	42bb      	cmp	r3, r7
    3c84:	d002      	beq.n	3c8c <z_set_prio+0x78>
    3c86:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3c88:	2b00      	cmp	r3, #0
    3c8a:	d1e5      	bne.n	3c58 <z_set_prio+0x44>
	sys_dnode_t *const tail = list->tail;
    3c8c:	6a53      	ldr	r3, [r2, #36]	; 0x24
	node->prev = tail;
    3c8e:	e9c4 0300 	strd	r0, r3, [r4]
	tail->next = node;
    3c92:	601c      	str	r4, [r3, #0]
	list->tail = node;
    3c94:	6254      	str	r4, [r2, #36]	; 0x24
}
    3c96:	e7eb      	b.n	3c70 <z_set_prio+0x5c>
			thread->base.prio = prio;
    3c98:	73a1      	strb	r1, [r4, #14]
    3c9a:	2000      	movs	r0, #0
    3c9c:	e7ec      	b.n	3c78 <z_set_prio+0x64>
    3c9e:	bf00      	nop
    3ca0:	2000099c 	.word	0x2000099c

00003ca4 <z_impl_k_thread_suspend>:
{
    3ca4:	b570      	push	{r4, r5, r6, lr}
    3ca6:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    3ca8:	3018      	adds	r0, #24
    3caa:	f001 f986 	bl	4fba <z_abort_timeout>
	__asm__ volatile(
    3cae:	f04f 0320 	mov.w	r3, #32
    3cb2:	f3ef 8611 	mrs	r6, BASEPRI
    3cb6:	f383 8812 	msr	BASEPRI_MAX, r3
    3cba:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    3cbe:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    3cc2:	7b63      	ldrb	r3, [r4, #13]
    3cc4:	2a00      	cmp	r2, #0
    3cc6:	da05      	bge.n	3cd4 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3cc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3ccc:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3cce:	4620      	mov	r0, r4
    3cd0:	f001 f8d1 	bl	4e76 <sys_dlist_remove>
		update_cache(thread == _current);
    3cd4:	4d0b      	ldr	r5, [pc, #44]	; (3d04 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    3cd6:	7b63      	ldrb	r3, [r4, #13]
    3cd8:	68a8      	ldr	r0, [r5, #8]
    3cda:	f043 0310 	orr.w	r3, r3, #16
    3cde:	7363      	strb	r3, [r4, #13]
    3ce0:	1b03      	subs	r3, r0, r4
    3ce2:	4258      	negs	r0, r3
    3ce4:	4158      	adcs	r0, r3
    3ce6:	f7ff fe55 	bl	3994 <update_cache>
	__asm__ volatile(
    3cea:	f386 8811 	msr	BASEPRI, r6
    3cee:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    3cf2:	68ab      	ldr	r3, [r5, #8]
    3cf4:	42a3      	cmp	r3, r4
    3cf6:	d103      	bne.n	3d00 <z_impl_k_thread_suspend+0x5c>
}
    3cf8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    3cfc:	f001 b8d9 	b.w	4eb2 <z_reschedule_unlocked>
}
    3d00:	bd70      	pop	{r4, r5, r6, pc}
    3d02:	bf00      	nop
    3d04:	2000099c 	.word	0x2000099c

00003d08 <k_sched_unlock>:
{
    3d08:	b510      	push	{r4, lr}
	__asm__ volatile(
    3d0a:	f04f 0320 	mov.w	r3, #32
    3d0e:	f3ef 8411 	mrs	r4, BASEPRI
    3d12:	f383 8812 	msr	BASEPRI_MAX, r3
    3d16:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    3d1a:	4b08      	ldr	r3, [pc, #32]	; (3d3c <k_sched_unlock+0x34>)
    3d1c:	689a      	ldr	r2, [r3, #8]
    3d1e:	7bd3      	ldrb	r3, [r2, #15]
    3d20:	3301      	adds	r3, #1
    3d22:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    3d24:	2000      	movs	r0, #0
    3d26:	f7ff fe35 	bl	3994 <update_cache>
	__asm__ volatile(
    3d2a:	f384 8811 	msr	BASEPRI, r4
    3d2e:	f3bf 8f6f 	isb	sy
}
    3d32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    3d36:	f001 b8bc 	b.w	4eb2 <z_reschedule_unlocked>
    3d3a:	bf00      	nop
    3d3c:	2000099c 	.word	0x2000099c

00003d40 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    3d40:	4b04      	ldr	r3, [pc, #16]	; (3d54 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    3d42:	2100      	movs	r1, #0
    3d44:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    3d48:	e9c3 2208 	strd	r2, r2, [r3, #32]
    3d4c:	4608      	mov	r0, r1
    3d4e:	f7ff bdcb 	b.w	38e8 <k_sched_time_slice_set>
    3d52:	bf00      	nop
    3d54:	2000099c 	.word	0x2000099c

00003d58 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    3d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    3d5a:	f04f 0320 	mov.w	r3, #32
    3d5e:	f3ef 8511 	mrs	r5, BASEPRI
    3d62:	f383 8812 	msr	BASEPRI_MAX, r3
    3d66:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    3d6a:	491a      	ldr	r1, [pc, #104]	; (3dd4 <z_impl_k_yield+0x7c>)
    3d6c:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3d6e:	7b43      	ldrb	r3, [r0, #13]
    3d70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3d74:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3d76:	f001 f87e 	bl	4e76 <sys_dlist_remove>
	}
	queue_thread(_current);
    3d7a:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    3d7c:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    3d7e:	4608      	mov	r0, r1
    3d80:	f062 027f 	orn	r2, r2, #127	; 0x7f
    3d84:	735a      	strb	r2, [r3, #13]
    3d86:	f850 2f20 	ldr.w	r2, [r0, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3d8a:	4282      	cmp	r2, r0
    3d8c:	d01c      	beq.n	3dc8 <z_impl_k_yield+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3d8e:	b1da      	cbz	r2, 3dc8 <z_impl_k_yield+0x70>
	return (node == list->tail) ? NULL : node->next;
    3d90:	6a4f      	ldr	r7, [r1, #36]	; 0x24
	int32_t b1 = thread_1->base.prio;
    3d92:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    3d96:	f992 400e 	ldrsb.w	r4, [r2, #14]
	if (b1 != b2) {
    3d9a:	42a6      	cmp	r6, r4
    3d9c:	d00f      	beq.n	3dbe <z_impl_k_yield+0x66>
		return b2 - b1;
    3d9e:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    3da0:	2c00      	cmp	r4, #0
    3da2:	dd0c      	ble.n	3dbe <z_impl_k_yield+0x66>
	sys_dnode_t *const prev = successor->prev;
    3da4:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    3da6:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    3daa:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    3dac:	6053      	str	r3, [r2, #4]
	update_cache(1);
    3dae:	2001      	movs	r0, #1
    3db0:	f7ff fdf0 	bl	3994 <update_cache>
    3db4:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    3db6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    3dba:	f7fd ba91 	b.w	12e0 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    3dbe:	42ba      	cmp	r2, r7
    3dc0:	d002      	beq.n	3dc8 <z_impl_k_yield+0x70>
    3dc2:	6812      	ldr	r2, [r2, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3dc4:	2a00      	cmp	r2, #0
    3dc6:	d1e6      	bne.n	3d96 <z_impl_k_yield+0x3e>
	sys_dnode_t *const tail = list->tail;
    3dc8:	6a4a      	ldr	r2, [r1, #36]	; 0x24
	node->prev = tail;
    3dca:	e9c3 0200 	strd	r0, r2, [r3]
	tail->next = node;
    3dce:	6013      	str	r3, [r2, #0]
	list->tail = node;
    3dd0:	624b      	str	r3, [r1, #36]	; 0x24
}
    3dd2:	e7ec      	b.n	3dae <z_impl_k_yield+0x56>
    3dd4:	2000099c 	.word	0x2000099c

00003dd8 <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    3dd8:	ea50 0301 	orrs.w	r3, r0, r1
{
    3ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3de0:	4605      	mov	r5, r0
    3de2:	460e      	mov	r6, r1
	if (ticks == 0) {
    3de4:	d103      	bne.n	3dee <z_tick_sleep+0x16>
	z_impl_k_yield();
    3de6:	f7ff ffb7 	bl	3d58 <z_impl_k_yield>
	if (ticks > 0) {
		return ticks;
	}
#endif

	return 0;
    3dea:	2000      	movs	r0, #0
    3dec:	e033      	b.n	3e56 <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    3dee:	f06f 0401 	mvn.w	r4, #1
    3df2:	1a24      	subs	r4, r4, r0
    3df4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    3df8:	eb63 0301 	sbc.w	r3, r3, r1
    3dfc:	2c01      	cmp	r4, #1
    3dfe:	f173 0300 	sbcs.w	r3, r3, #0
    3e02:	da02      	bge.n	3e0a <z_tick_sleep+0x32>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    3e04:	f001 f919 	bl	503a <sys_clock_tick_get_32>
    3e08:	1944      	adds	r4, r0, r5
    3e0a:	f04f 0320 	mov.w	r3, #32
    3e0e:	f3ef 8811 	mrs	r8, BASEPRI
    3e12:	f383 8812 	msr	BASEPRI_MAX, r3
    3e16:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    3e1a:	4f10      	ldr	r7, [pc, #64]	; (3e5c <z_tick_sleep+0x84>)
    3e1c:	4b10      	ldr	r3, [pc, #64]	; (3e60 <z_tick_sleep+0x88>)
    3e1e:	68b8      	ldr	r0, [r7, #8]
    3e20:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    3e22:	f7ff fea5 	bl	3b70 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    3e26:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    3e28:	490e      	ldr	r1, [pc, #56]	; (3e64 <z_tick_sleep+0x8c>)
    3e2a:	462a      	mov	r2, r5
    3e2c:	4633      	mov	r3, r6
    3e2e:	3018      	adds	r0, #24
    3e30:	f000 f8f0 	bl	4014 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    3e34:	68ba      	ldr	r2, [r7, #8]
    3e36:	7b53      	ldrb	r3, [r2, #13]
    3e38:	f043 0310 	orr.w	r3, r3, #16
    3e3c:	7353      	strb	r3, [r2, #13]
    3e3e:	4640      	mov	r0, r8
    3e40:	f7fd fa4e 	bl	12e0 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    3e44:	f001 f8f9 	bl	503a <sys_clock_tick_get_32>
    3e48:	1a20      	subs	r0, r4, r0
    3e4a:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    3e4e:	2801      	cmp	r0, #1
    3e50:	f173 0300 	sbcs.w	r3, r3, #0
    3e54:	dbc9      	blt.n	3dea <z_tick_sleep+0x12>
}
    3e56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3e5a:	bf00      	nop
    3e5c:	2000099c 	.word	0x2000099c
    3e60:	200009c4 	.word	0x200009c4
    3e64:	00004ef3 	.word	0x00004ef3

00003e68 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3e68:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    3e6c:	bf08      	it	eq
    3e6e:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    3e72:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3e74:	d106      	bne.n	3e84 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    3e76:	4b08      	ldr	r3, [pc, #32]	; (3e98 <z_impl_k_sleep+0x30>)
    3e78:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    3e7a:	f7ff ff13 	bl	3ca4 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    3e7e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    3e82:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    3e84:	f7ff ffa8 	bl	3dd8 <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
    3e88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    3e8c:	fb80 0303 	smull	r0, r3, r0, r3
    3e90:	0bc0      	lsrs	r0, r0, #15
    3e92:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    3e96:	e7f4      	b.n	3e82 <z_impl_k_sleep+0x1a>
    3e98:	2000099c 	.word	0x2000099c

00003e9c <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    3e9c:	4b01      	ldr	r3, [pc, #4]	; (3ea4 <z_impl_z_current_get+0x8>)
    3e9e:	6898      	ldr	r0, [r3, #8]
    3ea0:	4770      	bx	lr
    3ea2:	bf00      	nop
    3ea4:	2000099c 	.word	0x2000099c

00003ea8 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    3ea8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3eac:	4604      	mov	r4, r0
    3eae:	f04f 0320 	mov.w	r3, #32
    3eb2:	f3ef 8611 	mrs	r6, BASEPRI
    3eb6:	f383 8812 	msr	BASEPRI_MAX, r3
    3eba:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    3ebe:	7b43      	ldrb	r3, [r0, #13]
    3ec0:	071a      	lsls	r2, r3, #28
    3ec2:	d505      	bpl.n	3ed0 <z_thread_abort+0x28>
	__asm__ volatile(
    3ec4:	f386 8811 	msr	BASEPRI, r6
    3ec8:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    3ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    3ed0:	f023 0220 	bic.w	r2, r3, #32
    3ed4:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    3ed8:	09d2      	lsrs	r2, r2, #7
    3eda:	d120      	bne.n	3f1e <z_thread_abort+0x76>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    3edc:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    3ede:	68a3      	ldr	r3, [r4, #8]
    3ee0:	b113      	cbz	r3, 3ee8 <z_thread_abort+0x40>
			unpend_thread_no_timeout(thread);
    3ee2:	4620      	mov	r0, r4
    3ee4:	f000 ffcf 	bl	4e86 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    3ee8:	f104 0018 	add.w	r0, r4, #24
    3eec:	f001 f865 	bl	4fba <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    3ef0:	f104 0758 	add.w	r7, r4, #88	; 0x58
    3ef4:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    3ef8:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3efa:	42bd      	cmp	r5, r7
    3efc:	d000      	beq.n	3f00 <z_thread_abort+0x58>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    3efe:	b9b5      	cbnz	r5, 3f2e <z_thread_abort+0x86>
		update_cache(1);
    3f00:	2001      	movs	r0, #1
    3f02:	f7ff fd47 	bl	3994 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    3f06:	4b10      	ldr	r3, [pc, #64]	; (3f48 <z_thread_abort+0xa0>)
    3f08:	689b      	ldr	r3, [r3, #8]
    3f0a:	42a3      	cmp	r3, r4
    3f0c:	d1da      	bne.n	3ec4 <z_thread_abort+0x1c>
    3f0e:	f3ef 8305 	mrs	r3, IPSR
    3f12:	2b00      	cmp	r3, #0
    3f14:	d1d6      	bne.n	3ec4 <z_thread_abort+0x1c>
    3f16:	4630      	mov	r0, r6
    3f18:	f7fd f9e2 	bl	12e0 <arch_swap>
	return ret;
    3f1c:	e7d2      	b.n	3ec4 <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3f1e:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    3f22:	f043 0308 	orr.w	r3, r3, #8
    3f26:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3f28:	f000 ffa5 	bl	4e76 <sys_dlist_remove>
}
    3f2c:	e7d7      	b.n	3ede <z_thread_abort+0x36>
		unpend_thread_no_timeout(thread);
    3f2e:	4628      	mov	r0, r5
    3f30:	f000 ffa9 	bl	4e86 <unpend_thread_no_timeout>
    3f34:	f105 0018 	add.w	r0, r5, #24
    3f38:	f001 f83f 	bl	4fba <z_abort_timeout>
    3f3c:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    3f40:	4628      	mov	r0, r5
    3f42:	f7ff fdc1 	bl	3ac8 <ready_thread>
    3f46:	e7d7      	b.n	3ef8 <z_thread_abort+0x50>
    3f48:	2000099c 	.word	0x2000099c

00003f4c <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    3f4c:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    3f4e:	4806      	ldr	r0, [pc, #24]	; (3f68 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    3f50:	4a06      	ldr	r2, [pc, #24]	; (3f6c <z_data_copy+0x20>)
    3f52:	4907      	ldr	r1, [pc, #28]	; (3f70 <z_data_copy+0x24>)
    3f54:	1a12      	subs	r2, r2, r0
    3f56:	f000 ff2c 	bl	4db2 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    3f5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    3f5e:	4a05      	ldr	r2, [pc, #20]	; (3f74 <z_data_copy+0x28>)
    3f60:	4905      	ldr	r1, [pc, #20]	; (3f78 <z_data_copy+0x2c>)
    3f62:	4806      	ldr	r0, [pc, #24]	; (3f7c <z_data_copy+0x30>)
    3f64:	f000 bf25 	b.w	4db2 <z_early_memcpy>
    3f68:	20000000 	.word	0x20000000
    3f6c:	200001a0 	.word	0x200001a0
    3f70:	000055e8 	.word	0x000055e8
    3f74:	00000000 	.word	0x00000000
    3f78:	000055e8 	.word	0x000055e8
    3f7c:	20000000 	.word	0x20000000

00003f80 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    3f80:	4b03      	ldr	r3, [pc, #12]	; (3f90 <elapsed+0x10>)
    3f82:	681b      	ldr	r3, [r3, #0]
    3f84:	b90b      	cbnz	r3, 3f8a <elapsed+0xa>
    3f86:	f7fe bc43 	b.w	2810 <sys_clock_elapsed>
}
    3f8a:	2000      	movs	r0, #0
    3f8c:	4770      	bx	lr
    3f8e:	bf00      	nop
    3f90:	200009d0 	.word	0x200009d0

00003f94 <next_timeout>:
	return list->head == list;
    3f94:	4b10      	ldr	r3, [pc, #64]	; (3fd8 <next_timeout+0x44>)

static int32_t next_timeout(void)
{
    3f96:	b510      	push	{r4, lr}
    3f98:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3f9a:	429c      	cmp	r4, r3
    3f9c:	bf08      	it	eq
    3f9e:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    3fa0:	f7ff ffee 	bl	3f80 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    3fa4:	b1a4      	cbz	r4, 3fd0 <next_timeout+0x3c>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    3fa6:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    3faa:	1a1b      	subs	r3, r3, r0
    3fac:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
    3fb0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    3fb4:	f170 0200 	sbcs.w	r2, r0, #0
    3fb8:	da0a      	bge.n	3fd0 <next_timeout+0x3c>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    3fba:	2800      	cmp	r0, #0
    3fbc:	bfac      	ite	ge
    3fbe:	4618      	movge	r0, r3
    3fc0:	2000      	movlt	r0, #0
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    3fc2:	4b06      	ldr	r3, [pc, #24]	; (3fdc <next_timeout+0x48>)
    3fc4:	691b      	ldr	r3, [r3, #16]
    3fc6:	b113      	cbz	r3, 3fce <next_timeout+0x3a>
    3fc8:	4298      	cmp	r0, r3
    3fca:	bfa8      	it	ge
    3fcc:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    3fce:	bd10      	pop	{r4, pc}
		ret = MAX_WAIT;
    3fd0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    3fd4:	e7f5      	b.n	3fc2 <next_timeout+0x2e>
    3fd6:	bf00      	nop
    3fd8:	200000d4 	.word	0x200000d4
    3fdc:	2000099c 	.word	0x2000099c

00003fe0 <remove_timeout>:
{
    3fe0:	b530      	push	{r4, r5, lr}
	return (node == list->tail) ? NULL : node->next;
    3fe2:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3fe4:	b168      	cbz	r0, 4002 <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    3fe6:	4a0a      	ldr	r2, [pc, #40]	; (4010 <remove_timeout+0x30>)
    3fe8:	6852      	ldr	r2, [r2, #4]
    3fea:	4290      	cmp	r0, r2
    3fec:	d009      	beq.n	4002 <remove_timeout+0x22>
	if (next(t) != NULL) {
    3fee:	b143      	cbz	r3, 4002 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    3ff0:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    3ff4:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    3ff8:	1912      	adds	r2, r2, r4
    3ffa:	eb41 0105 	adc.w	r1, r1, r5
    3ffe:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    4002:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
    4004:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    4006:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    4008:	2300      	movs	r3, #0
	node->prev = NULL;
    400a:	e9c0 3300 	strd	r3, r3, [r0]
}
    400e:	bd30      	pop	{r4, r5, pc}
    4010:	200000d4 	.word	0x200000d4

00004014 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4014:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    4018:	bf08      	it	eq
    401a:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    401e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4020:	4604      	mov	r4, r0
    4022:	461f      	mov	r7, r3
    4024:	4615      	mov	r5, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4026:	d067      	beq.n	40f8 <z_add_timeout+0xe4>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    4028:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    402a:	f04f 0320 	mov.w	r3, #32
    402e:	f3ef 8611 	mrs	r6, BASEPRI
    4032:	f383 8812 	msr	BASEPRI_MAX, r3
    4036:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    403a:	f06f 0201 	mvn.w	r2, #1
    403e:	1b53      	subs	r3, r2, r5
    4040:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
    4044:	eb6c 0307 	sbc.w	r3, ip, r7
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    4048:	2b00      	cmp	r3, #0
    404a:	db1b      	blt.n	4084 <z_add_timeout+0x70>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    404c:	4b2b      	ldr	r3, [pc, #172]	; (40fc <z_add_timeout+0xe8>)
    404e:	e9d3 1300 	ldrd	r1, r3, [r3]
    4052:	1a52      	subs	r2, r2, r1
    4054:	eb6c 0303 	sbc.w	r3, ip, r3
    4058:	1b55      	subs	r5, r2, r5

			to->dticks = MAX(1, ticks);
    405a:	eb63 0307 	sbc.w	r3, r3, r7
    405e:	2d01      	cmp	r5, #1
    4060:	f173 0200 	sbcs.w	r2, r3, #0
    4064:	bfbc      	itt	lt
    4066:	2501      	movlt	r5, #1
    4068:	2300      	movlt	r3, #0
    406a:	e9c0 5304 	strd	r5, r3, [r0, #16]
	return list->head == list;
    406e:	4824      	ldr	r0, [pc, #144]	; (4100 <z_add_timeout+0xec>)
	sys_dnode_t *const tail = list->tail;
    4070:	e9d0 3c00 	ldrd	r3, ip, [r0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4074:	4283      	cmp	r3, r0
    4076:	d118      	bne.n	40aa <z_add_timeout+0x96>
	node->prev = tail;
    4078:	e9c4 0c00 	strd	r0, ip, [r4]
	tail->next = node;
    407c:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
    4080:	6044      	str	r4, [r0, #4]
}
    4082:	e026      	b.n	40d2 <z_add_timeout+0xbe>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    4084:	f7ff ff7c 	bl	3f80 <elapsed>
    4088:	3501      	adds	r5, #1
    408a:	f147 0700 	adc.w	r7, r7, #0
    408e:	182d      	adds	r5, r5, r0
    4090:	eb47 77e0 	adc.w	r7, r7, r0, asr #31
    4094:	e9c4 5704 	strd	r5, r7, [r4, #16]
    4098:	e7e9      	b.n	406e <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    409a:	1a52      	subs	r2, r2, r1
    409c:	eb65 0507 	sbc.w	r5, r5, r7
	return (node == list->tail) ? NULL : node->next;
    40a0:	459c      	cmp	ip, r3
    40a2:	e9c4 2504 	strd	r2, r5, [r4, #16]
    40a6:	d0e7      	beq.n	4078 <z_add_timeout+0x64>
    40a8:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    40aa:	2b00      	cmp	r3, #0
    40ac:	d0e4      	beq.n	4078 <z_add_timeout+0x64>
			if (t->dticks > to->dticks) {
    40ae:	e9d3 1704 	ldrd	r1, r7, [r3, #16]
    40b2:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
    40b6:	428a      	cmp	r2, r1
    40b8:	eb75 0e07 	sbcs.w	lr, r5, r7
    40bc:	daed      	bge.n	409a <z_add_timeout+0x86>
				t->dticks -= to->dticks;
    40be:	1a8a      	subs	r2, r1, r2
    40c0:	eb67 0505 	sbc.w	r5, r7, r5
    40c4:	e9c3 2504 	strd	r2, r5, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    40c8:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    40ca:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    40ce:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    40d0:	605c      	str	r4, [r3, #4]
	return list->head == list;
    40d2:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    40d4:	4283      	cmp	r3, r0
    40d6:	d00b      	beq.n	40f0 <z_add_timeout+0xdc>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    40d8:	429c      	cmp	r4, r3
    40da:	d109      	bne.n	40f0 <z_add_timeout+0xdc>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    40dc:	f7ff ff5a 	bl	3f94 <next_timeout>

			if (next_time == 0 ||
    40e0:	b118      	cbz	r0, 40ea <z_add_timeout+0xd6>
			    _current_cpu->slice_ticks != next_time) {
    40e2:	4b08      	ldr	r3, [pc, #32]	; (4104 <z_add_timeout+0xf0>)
			if (next_time == 0 ||
    40e4:	691b      	ldr	r3, [r3, #16]
    40e6:	4283      	cmp	r3, r0
    40e8:	d002      	beq.n	40f0 <z_add_timeout+0xdc>
				sys_clock_set_timeout(next_time, false);
    40ea:	2100      	movs	r1, #0
    40ec:	f7fe fb5e 	bl	27ac <sys_clock_set_timeout>
	__asm__ volatile(
    40f0:	f386 8811 	msr	BASEPRI, r6
    40f4:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    40f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    40fa:	bf00      	nop
    40fc:	200002f0 	.word	0x200002f0
    4100:	200000d4 	.word	0x200000d4
    4104:	2000099c 	.word	0x2000099c

00004108 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    4108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    410c:	4605      	mov	r5, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    410e:	f7ff fc9b 	bl	3a48 <z_time_slice>
	__asm__ volatile(
    4112:	f04f 0320 	mov.w	r3, #32
    4116:	f3ef 8411 	mrs	r4, BASEPRI
    411a:	f383 8812 	msr	BASEPRI_MAX, r3
    411e:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    4122:	4e24      	ldr	r6, [pc, #144]	; (41b4 <sys_clock_announce+0xac>)
	return list->head == list;
    4124:	f8df 8090 	ldr.w	r8, [pc, #144]	; 41b8 <sys_clock_announce+0xb0>
    4128:	6035      	str	r5, [r6, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    412a:	4d24      	ldr	r5, [pc, #144]	; (41bc <sys_clock_announce+0xb4>)
    412c:	f8d8 0000 	ldr.w	r0, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    4130:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4132:	4540      	cmp	r0, r8
		curr_tick += dt;
    4134:	e9d5 1e00 	ldrd	r1, lr, [r5]
    4138:	ea4f 77e2 	mov.w	r7, r2, asr #31
    413c:	d00b      	beq.n	4156 <sys_clock_announce+0x4e>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    413e:	b150      	cbz	r0, 4156 <sys_clock_announce+0x4e>
    4140:	e9d0 3c04 	ldrd	r3, ip, [r0, #16]
    4144:	429a      	cmp	r2, r3
    4146:	eb77 090c 	sbcs.w	r9, r7, ip
    414a:	da16      	bge.n	417a <sys_clock_announce+0x72>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    414c:	1a9b      	subs	r3, r3, r2
    414e:	eb6c 0c07 	sbc.w	ip, ip, r7
    4152:	e9c0 3c04 	strd	r3, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
    4156:	1852      	adds	r2, r2, r1
    4158:	eb4e 0707 	adc.w	r7, lr, r7
    415c:	e9c5 2700 	strd	r2, r7, [r5]
	announce_remaining = 0;
    4160:	2500      	movs	r5, #0
    4162:	6035      	str	r5, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
    4164:	f7ff ff16 	bl	3f94 <next_timeout>
    4168:	4629      	mov	r1, r5
    416a:	f7fe fb1f 	bl	27ac <sys_clock_set_timeout>
	__asm__ volatile(
    416e:	f384 8811 	msr	BASEPRI, r4
    4172:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    4176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    417a:	1859      	adds	r1, r3, r1
    417c:	eb4e 77e3 	adc.w	r7, lr, r3, asr #31
		announce_remaining -= dt;
    4180:	1ad3      	subs	r3, r2, r3
    4182:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
    4184:	2200      	movs	r2, #0
    4186:	2300      	movs	r3, #0
    4188:	e9c0 2304 	strd	r2, r3, [r0, #16]
		curr_tick += dt;
    418c:	e9c5 1700 	strd	r1, r7, [r5]
		remove_timeout(t);
    4190:	f7ff ff26 	bl	3fe0 <remove_timeout>
    4194:	f384 8811 	msr	BASEPRI, r4
    4198:	f3bf 8f6f 	isb	sy
		t->fn(t);
    419c:	6883      	ldr	r3, [r0, #8]
    419e:	4798      	blx	r3
	__asm__ volatile(
    41a0:	f04f 0320 	mov.w	r3, #32
    41a4:	f3ef 8411 	mrs	r4, BASEPRI
    41a8:	f383 8812 	msr	BASEPRI_MAX, r3
    41ac:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    41b0:	e7bc      	b.n	412c <sys_clock_announce+0x24>
    41b2:	bf00      	nop
    41b4:	200009d0 	.word	0x200009d0
    41b8:	200000d4 	.word	0x200000d4
    41bc:	200002f0 	.word	0x200002f0

000041c0 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    41c0:	b510      	push	{r4, lr}
    41c2:	f04f 0320 	mov.w	r3, #32
    41c6:	f3ef 8411 	mrs	r4, BASEPRI
    41ca:	f383 8812 	msr	BASEPRI_MAX, r3
    41ce:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    41d2:	f7fe fb1d 	bl	2810 <sys_clock_elapsed>
    41d6:	4a05      	ldr	r2, [pc, #20]	; (41ec <sys_clock_tick_get+0x2c>)
    41d8:	e9d2 3100 	ldrd	r3, r1, [r2]
    41dc:	18c0      	adds	r0, r0, r3
    41de:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
    41e2:	f384 8811 	msr	BASEPRI, r4
    41e6:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    41ea:	bd10      	pop	{r4, pc}
    41ec:	200002f0 	.word	0x200002f0

000041f0 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    41f0:	4a02      	ldr	r2, [pc, #8]	; (41fc <boot_banner+0xc>)
    41f2:	4903      	ldr	r1, [pc, #12]	; (4200 <boot_banner+0x10>)
    41f4:	4803      	ldr	r0, [pc, #12]	; (4204 <boot_banner+0x14>)
    41f6:	f000 ba08 	b.w	460a <printk>
    41fa:	bf00      	nop
    41fc:	000055e5 	.word	0x000055e5
    4200:	0000559f 	.word	0x0000559f
    4204:	000055bf 	.word	0x000055bf

00004208 <nrf_cc3xx_platform_init_no_rng>:
    4208:	b510      	push	{r4, lr}
    420a:	4c0a      	ldr	r4, [pc, #40]	; (4234 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    420c:	6823      	ldr	r3, [r4, #0]
    420e:	b11b      	cbz	r3, 4218 <nrf_cc3xx_platform_init_no_rng+0x10>
    4210:	2301      	movs	r3, #1
    4212:	6023      	str	r3, [r4, #0]
    4214:	2000      	movs	r0, #0
    4216:	bd10      	pop	{r4, pc}
    4218:	f000 f8d6 	bl	43c8 <CC_LibInitNoRng>
    421c:	2800      	cmp	r0, #0
    421e:	d0f7      	beq.n	4210 <nrf_cc3xx_platform_init_no_rng+0x8>
    4220:	3801      	subs	r0, #1
    4222:	2806      	cmp	r0, #6
    4224:	d803      	bhi.n	422e <nrf_cc3xx_platform_init_no_rng+0x26>
    4226:	4b04      	ldr	r3, [pc, #16]	; (4238 <nrf_cc3xx_platform_init_no_rng+0x30>)
    4228:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    422c:	bd10      	pop	{r4, pc}
    422e:	4803      	ldr	r0, [pc, #12]	; (423c <nrf_cc3xx_platform_init_no_rng+0x34>)
    4230:	bd10      	pop	{r4, pc}
    4232:	bf00      	nop
    4234:	200009d4 	.word	0x200009d4
    4238:	00005414 	.word	0x00005414
    423c:	ffff8ffe 	.word	0xffff8ffe

00004240 <nrf_cc3xx_platform_abort>:
    4240:	f3bf 8f4f 	dsb	sy
    4244:	4905      	ldr	r1, [pc, #20]	; (425c <nrf_cc3xx_platform_abort+0x1c>)
    4246:	4b06      	ldr	r3, [pc, #24]	; (4260 <nrf_cc3xx_platform_abort+0x20>)
    4248:	68ca      	ldr	r2, [r1, #12]
    424a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    424e:	4313      	orrs	r3, r2
    4250:	60cb      	str	r3, [r1, #12]
    4252:	f3bf 8f4f 	dsb	sy
    4256:	bf00      	nop
    4258:	e7fd      	b.n	4256 <nrf_cc3xx_platform_abort+0x16>
    425a:	bf00      	nop
    425c:	e000ed00 	.word	0xe000ed00
    4260:	05fa0004 	.word	0x05fa0004

00004264 <CC_PalAbort>:
    4264:	b4f0      	push	{r4, r5, r6, r7}
    4266:	4f09      	ldr	r7, [pc, #36]	; (428c <CC_PalAbort+0x28>)
    4268:	4e09      	ldr	r6, [pc, #36]	; (4290 <CC_PalAbort+0x2c>)
    426a:	4c0a      	ldr	r4, [pc, #40]	; (4294 <CC_PalAbort+0x30>)
    426c:	4a0a      	ldr	r2, [pc, #40]	; (4298 <CC_PalAbort+0x34>)
    426e:	4d0b      	ldr	r5, [pc, #44]	; (429c <CC_PalAbort+0x38>)
    4270:	490b      	ldr	r1, [pc, #44]	; (42a0 <CC_PalAbort+0x3c>)
    4272:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    4276:	603b      	str	r3, [r7, #0]
    4278:	6852      	ldr	r2, [r2, #4]
    427a:	6033      	str	r3, [r6, #0]
    427c:	6023      	str	r3, [r4, #0]
    427e:	2400      	movs	r4, #0
    4280:	602b      	str	r3, [r5, #0]
    4282:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    4286:	bcf0      	pop	{r4, r5, r6, r7}
    4288:	4710      	bx	r2
    428a:	bf00      	nop
    428c:	5002b400 	.word	0x5002b400
    4290:	5002b404 	.word	0x5002b404
    4294:	5002b408 	.word	0x5002b408
    4298:	200000dc 	.word	0x200000dc
    429c:	5002b40c 	.word	0x5002b40c
    42a0:	5002a000 	.word	0x5002a000

000042a4 <nrf_cc3xx_platform_set_abort>:
    42a4:	e9d0 1200 	ldrd	r1, r2, [r0]
    42a8:	4b01      	ldr	r3, [pc, #4]	; (42b0 <nrf_cc3xx_platform_set_abort+0xc>)
    42aa:	e9c3 1200 	strd	r1, r2, [r3]
    42ae:	4770      	bx	lr
    42b0:	200000dc 	.word	0x200000dc

000042b4 <mutex_free>:
    42b4:	b510      	push	{r4, lr}
    42b6:	4604      	mov	r4, r0
    42b8:	b130      	cbz	r0, 42c8 <mutex_free+0x14>
    42ba:	6863      	ldr	r3, [r4, #4]
    42bc:	06db      	lsls	r3, r3, #27
    42be:	d502      	bpl.n	42c6 <mutex_free+0x12>
    42c0:	2300      	movs	r3, #0
    42c2:	6023      	str	r3, [r4, #0]
    42c4:	6063      	str	r3, [r4, #4]
    42c6:	bd10      	pop	{r4, pc}
    42c8:	4b02      	ldr	r3, [pc, #8]	; (42d4 <mutex_free+0x20>)
    42ca:	4803      	ldr	r0, [pc, #12]	; (42d8 <mutex_free+0x24>)
    42cc:	685b      	ldr	r3, [r3, #4]
    42ce:	4798      	blx	r3
    42d0:	e7f3      	b.n	42ba <mutex_free+0x6>
    42d2:	bf00      	nop
    42d4:	200000dc 	.word	0x200000dc
    42d8:	00005430 	.word	0x00005430

000042dc <mutex_unlock>:
    42dc:	b168      	cbz	r0, 42fa <mutex_unlock+0x1e>
    42de:	6843      	ldr	r3, [r0, #4]
    42e0:	b13b      	cbz	r3, 42f2 <mutex_unlock+0x16>
    42e2:	06db      	lsls	r3, r3, #27
    42e4:	d507      	bpl.n	42f6 <mutex_unlock+0x1a>
    42e6:	f3bf 8f5f 	dmb	sy
    42ea:	2300      	movs	r3, #0
    42ec:	6003      	str	r3, [r0, #0]
    42ee:	4618      	mov	r0, r3
    42f0:	4770      	bx	lr
    42f2:	4803      	ldr	r0, [pc, #12]	; (4300 <mutex_unlock+0x24>)
    42f4:	4770      	bx	lr
    42f6:	4803      	ldr	r0, [pc, #12]	; (4304 <mutex_unlock+0x28>)
    42f8:	4770      	bx	lr
    42fa:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    42fe:	4770      	bx	lr
    4300:	ffff8fea 	.word	0xffff8fea
    4304:	ffff8fe9 	.word	0xffff8fe9

00004308 <mutex_init>:
    4308:	b510      	push	{r4, lr}
    430a:	4604      	mov	r4, r0
    430c:	b120      	cbz	r0, 4318 <mutex_init+0x10>
    430e:	2200      	movs	r2, #0
    4310:	2311      	movs	r3, #17
    4312:	6022      	str	r2, [r4, #0]
    4314:	6063      	str	r3, [r4, #4]
    4316:	bd10      	pop	{r4, pc}
    4318:	4801      	ldr	r0, [pc, #4]	; (4320 <mutex_init+0x18>)
    431a:	f7ff ffa3 	bl	4264 <CC_PalAbort>
    431e:	e7f6      	b.n	430e <mutex_init+0x6>
    4320:	00005458 	.word	0x00005458

00004324 <mutex_lock>:
    4324:	b1c0      	cbz	r0, 4358 <mutex_lock+0x34>
    4326:	6843      	ldr	r3, [r0, #4]
    4328:	b1a3      	cbz	r3, 4354 <mutex_lock+0x30>
    432a:	06db      	lsls	r3, r3, #27
    432c:	d510      	bpl.n	4350 <mutex_lock+0x2c>
    432e:	2201      	movs	r2, #1
    4330:	f3bf 8f5b 	dmb	ish
    4334:	e850 3f00 	ldrex	r3, [r0]
    4338:	e840 2100 	strex	r1, r2, [r0]
    433c:	2900      	cmp	r1, #0
    433e:	d1f9      	bne.n	4334 <mutex_lock+0x10>
    4340:	f3bf 8f5b 	dmb	ish
    4344:	2b01      	cmp	r3, #1
    4346:	d0f3      	beq.n	4330 <mutex_lock+0xc>
    4348:	f3bf 8f5f 	dmb	sy
    434c:	2000      	movs	r0, #0
    434e:	4770      	bx	lr
    4350:	4803      	ldr	r0, [pc, #12]	; (4360 <mutex_lock+0x3c>)
    4352:	4770      	bx	lr
    4354:	4803      	ldr	r0, [pc, #12]	; (4364 <mutex_lock+0x40>)
    4356:	4770      	bx	lr
    4358:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    435c:	4770      	bx	lr
    435e:	bf00      	nop
    4360:	ffff8fe9 	.word	0xffff8fe9
    4364:	ffff8fea 	.word	0xffff8fea

00004368 <nrf_cc3xx_platform_set_mutexes>:
    4368:	b570      	push	{r4, r5, r6, lr}
    436a:	e9d0 2300 	ldrd	r2, r3, [r0]
    436e:	4c13      	ldr	r4, [pc, #76]	; (43bc <nrf_cc3xx_platform_set_mutexes+0x54>)
    4370:	4d13      	ldr	r5, [pc, #76]	; (43c0 <nrf_cc3xx_platform_set_mutexes+0x58>)
    4372:	e9c4 2300 	strd	r2, r3, [r4]
    4376:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
    437a:	e9c4 6302 	strd	r6, r3, [r4, #8]
    437e:	4b11      	ldr	r3, [pc, #68]	; (43c4 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    4380:	6808      	ldr	r0, [r1, #0]
    4382:	6018      	str	r0, [r3, #0]
    4384:	6848      	ldr	r0, [r1, #4]
    4386:	6058      	str	r0, [r3, #4]
    4388:	6888      	ldr	r0, [r1, #8]
    438a:	6098      	str	r0, [r3, #8]
    438c:	e9d1 6003 	ldrd	r6, r0, [r1, #12]
    4390:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    4394:	60de      	str	r6, [r3, #12]
    4396:	6118      	str	r0, [r3, #16]
    4398:	06cb      	lsls	r3, r1, #27
    439a:	d50d      	bpl.n	43b8 <nrf_cc3xx_platform_set_mutexes+0x50>
    439c:	2300      	movs	r3, #0
    439e:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    43a2:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    43a6:	f505 7088 	add.w	r0, r5, #272	; 0x110
    43aa:	4790      	blx	r2
    43ac:	6823      	ldr	r3, [r4, #0]
    43ae:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    43b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    43b6:	4718      	bx	r3
    43b8:	bd70      	pop	{r4, r5, r6, pc}
    43ba:	bf00      	nop
    43bc:	200000ec 	.word	0x200000ec
    43c0:	20000e00 	.word	0x20000e00
    43c4:	200000fc 	.word	0x200000fc

000043c8 <CC_LibInitNoRng>:
    43c8:	b510      	push	{r4, lr}
    43ca:	f000 f833 	bl	4434 <CC_HalInit>
    43ce:	b120      	cbz	r0, 43da <CC_LibInitNoRng+0x12>
    43d0:	2403      	movs	r4, #3
    43d2:	f000 f867 	bl	44a4 <CC_PalTerminate>
    43d6:	4620      	mov	r0, r4
    43d8:	bd10      	pop	{r4, pc}
    43da:	f000 f835 	bl	4448 <CC_PalInit>
    43de:	b990      	cbnz	r0, 4406 <CC_LibInitNoRng+0x3e>
    43e0:	f000 f8b0 	bl	4544 <CC_PalPowerSaveModeSelect>
    43e4:	b990      	cbnz	r0, 440c <CC_LibInitNoRng+0x44>
    43e6:	4b0f      	ldr	r3, [pc, #60]	; (4424 <CC_LibInitNoRng+0x5c>)
    43e8:	681b      	ldr	r3, [r3, #0]
    43ea:	0e1b      	lsrs	r3, r3, #24
    43ec:	2bf0      	cmp	r3, #240	; 0xf0
    43ee:	d108      	bne.n	4402 <CC_LibInitNoRng+0x3a>
    43f0:	4a0d      	ldr	r2, [pc, #52]	; (4428 <CC_LibInitNoRng+0x60>)
    43f2:	4b0e      	ldr	r3, [pc, #56]	; (442c <CC_LibInitNoRng+0x64>)
    43f4:	6812      	ldr	r2, [r2, #0]
    43f6:	429a      	cmp	r2, r3
    43f8:	d00a      	beq.n	4410 <CC_LibInitNoRng+0x48>
    43fa:	2407      	movs	r4, #7
    43fc:	f000 f81c 	bl	4438 <CC_HalTerminate>
    4400:	e7e7      	b.n	43d2 <CC_LibInitNoRng+0xa>
    4402:	2406      	movs	r4, #6
    4404:	e7fa      	b.n	43fc <CC_LibInitNoRng+0x34>
    4406:	2404      	movs	r4, #4
    4408:	4620      	mov	r0, r4
    440a:	bd10      	pop	{r4, pc}
    440c:	2400      	movs	r4, #0
    440e:	e7f5      	b.n	43fc <CC_LibInitNoRng+0x34>
    4410:	2001      	movs	r0, #1
    4412:	f000 f897 	bl	4544 <CC_PalPowerSaveModeSelect>
    4416:	4604      	mov	r4, r0
    4418:	2800      	cmp	r0, #0
    441a:	d1f7      	bne.n	440c <CC_LibInitNoRng+0x44>
    441c:	4b04      	ldr	r3, [pc, #16]	; (4430 <CC_LibInitNoRng+0x68>)
    441e:	6018      	str	r0, [r3, #0]
    4420:	e7d9      	b.n	43d6 <CC_LibInitNoRng+0xe>
    4422:	bf00      	nop
    4424:	5002b928 	.word	0x5002b928
    4428:	5002ba24 	.word	0x5002ba24
    442c:	20e00000 	.word	0x20e00000
    4430:	5002ba0c 	.word	0x5002ba0c

00004434 <CC_HalInit>:
    4434:	2000      	movs	r0, #0
    4436:	4770      	bx	lr

00004438 <CC_HalTerminate>:
    4438:	2000      	movs	r0, #0
    443a:	4770      	bx	lr

0000443c <CC_HalMaskInterrupt>:
    443c:	4b01      	ldr	r3, [pc, #4]	; (4444 <CC_HalMaskInterrupt+0x8>)
    443e:	6018      	str	r0, [r3, #0]
    4440:	4770      	bx	lr
    4442:	bf00      	nop
    4444:	5002ba04 	.word	0x5002ba04

00004448 <CC_PalInit>:
    4448:	b510      	push	{r4, lr}
    444a:	4811      	ldr	r0, [pc, #68]	; (4490 <CC_PalInit+0x48>)
    444c:	f000 f848 	bl	44e0 <CC_PalMutexCreate>
    4450:	b100      	cbz	r0, 4454 <CC_PalInit+0xc>
    4452:	bd10      	pop	{r4, pc}
    4454:	480f      	ldr	r0, [pc, #60]	; (4494 <CC_PalInit+0x4c>)
    4456:	f000 f843 	bl	44e0 <CC_PalMutexCreate>
    445a:	2800      	cmp	r0, #0
    445c:	d1f9      	bne.n	4452 <CC_PalInit+0xa>
    445e:	4c0e      	ldr	r4, [pc, #56]	; (4498 <CC_PalInit+0x50>)
    4460:	4620      	mov	r0, r4
    4462:	f000 f83d 	bl	44e0 <CC_PalMutexCreate>
    4466:	2800      	cmp	r0, #0
    4468:	d1f3      	bne.n	4452 <CC_PalInit+0xa>
    446a:	4b0c      	ldr	r3, [pc, #48]	; (449c <CC_PalInit+0x54>)
    446c:	480c      	ldr	r0, [pc, #48]	; (44a0 <CC_PalInit+0x58>)
    446e:	601c      	str	r4, [r3, #0]
    4470:	f000 f836 	bl	44e0 <CC_PalMutexCreate>
    4474:	4601      	mov	r1, r0
    4476:	2800      	cmp	r0, #0
    4478:	d1eb      	bne.n	4452 <CC_PalInit+0xa>
    447a:	f000 f82d 	bl	44d8 <CC_PalDmaInit>
    447e:	4604      	mov	r4, r0
    4480:	b108      	cbz	r0, 4486 <CC_PalInit+0x3e>
    4482:	4620      	mov	r0, r4
    4484:	bd10      	pop	{r4, pc}
    4486:	f000 f83f 	bl	4508 <CC_PalPowerSaveModeInit>
    448a:	4620      	mov	r0, r4
    448c:	e7fa      	b.n	4484 <CC_PalInit+0x3c>
    448e:	bf00      	nop
    4490:	20000134 	.word	0x20000134
    4494:	20000128 	.word	0x20000128
    4498:	20000130 	.word	0x20000130
    449c:	20000138 	.word	0x20000138
    44a0:	2000012c 	.word	0x2000012c

000044a4 <CC_PalTerminate>:
    44a4:	b508      	push	{r3, lr}
    44a6:	4808      	ldr	r0, [pc, #32]	; (44c8 <CC_PalTerminate+0x24>)
    44a8:	f000 f824 	bl	44f4 <CC_PalMutexDestroy>
    44ac:	4807      	ldr	r0, [pc, #28]	; (44cc <CC_PalTerminate+0x28>)
    44ae:	f000 f821 	bl	44f4 <CC_PalMutexDestroy>
    44b2:	4807      	ldr	r0, [pc, #28]	; (44d0 <CC_PalTerminate+0x2c>)
    44b4:	f000 f81e 	bl	44f4 <CC_PalMutexDestroy>
    44b8:	4806      	ldr	r0, [pc, #24]	; (44d4 <CC_PalTerminate+0x30>)
    44ba:	f000 f81b 	bl	44f4 <CC_PalMutexDestroy>
    44be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    44c2:	f000 b80b 	b.w	44dc <CC_PalDmaTerminate>
    44c6:	bf00      	nop
    44c8:	20000134 	.word	0x20000134
    44cc:	20000128 	.word	0x20000128
    44d0:	20000130 	.word	0x20000130
    44d4:	2000012c 	.word	0x2000012c

000044d8 <CC_PalDmaInit>:
    44d8:	2000      	movs	r0, #0
    44da:	4770      	bx	lr

000044dc <CC_PalDmaTerminate>:
    44dc:	4770      	bx	lr
    44de:	bf00      	nop

000044e0 <CC_PalMutexCreate>:
    44e0:	b508      	push	{r3, lr}
    44e2:	4b03      	ldr	r3, [pc, #12]	; (44f0 <CC_PalMutexCreate+0x10>)
    44e4:	6802      	ldr	r2, [r0, #0]
    44e6:	681b      	ldr	r3, [r3, #0]
    44e8:	6810      	ldr	r0, [r2, #0]
    44ea:	4798      	blx	r3
    44ec:	2000      	movs	r0, #0
    44ee:	bd08      	pop	{r3, pc}
    44f0:	200000ec 	.word	0x200000ec

000044f4 <CC_PalMutexDestroy>:
    44f4:	b508      	push	{r3, lr}
    44f6:	4b03      	ldr	r3, [pc, #12]	; (4504 <CC_PalMutexDestroy+0x10>)
    44f8:	6802      	ldr	r2, [r0, #0]
    44fa:	685b      	ldr	r3, [r3, #4]
    44fc:	6810      	ldr	r0, [r2, #0]
    44fe:	4798      	blx	r3
    4500:	2000      	movs	r0, #0
    4502:	bd08      	pop	{r3, pc}
    4504:	200000ec 	.word	0x200000ec

00004508 <CC_PalPowerSaveModeInit>:
    4508:	b570      	push	{r4, r5, r6, lr}
    450a:	4c09      	ldr	r4, [pc, #36]	; (4530 <CC_PalPowerSaveModeInit+0x28>)
    450c:	4d09      	ldr	r5, [pc, #36]	; (4534 <CC_PalPowerSaveModeInit+0x2c>)
    450e:	6920      	ldr	r0, [r4, #16]
    4510:	68ab      	ldr	r3, [r5, #8]
    4512:	4798      	blx	r3
    4514:	b118      	cbz	r0, 451e <CC_PalPowerSaveModeInit+0x16>
    4516:	4b08      	ldr	r3, [pc, #32]	; (4538 <CC_PalPowerSaveModeInit+0x30>)
    4518:	4808      	ldr	r0, [pc, #32]	; (453c <CC_PalPowerSaveModeInit+0x34>)
    451a:	685b      	ldr	r3, [r3, #4]
    451c:	4798      	blx	r3
    451e:	4a08      	ldr	r2, [pc, #32]	; (4540 <CC_PalPowerSaveModeInit+0x38>)
    4520:	68eb      	ldr	r3, [r5, #12]
    4522:	6920      	ldr	r0, [r4, #16]
    4524:	2100      	movs	r1, #0
    4526:	6011      	str	r1, [r2, #0]
    4528:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    452c:	4718      	bx	r3
    452e:	bf00      	nop
    4530:	200000fc 	.word	0x200000fc
    4534:	200000ec 	.word	0x200000ec
    4538:	200000dc 	.word	0x200000dc
    453c:	0000547c 	.word	0x0000547c
    4540:	200009e8 	.word	0x200009e8

00004544 <CC_PalPowerSaveModeSelect>:
    4544:	b570      	push	{r4, r5, r6, lr}
    4546:	4d1a      	ldr	r5, [pc, #104]	; (45b0 <CC_PalPowerSaveModeSelect+0x6c>)
    4548:	4e1a      	ldr	r6, [pc, #104]	; (45b4 <CC_PalPowerSaveModeSelect+0x70>)
    454a:	4604      	mov	r4, r0
    454c:	68b2      	ldr	r2, [r6, #8]
    454e:	6928      	ldr	r0, [r5, #16]
    4550:	4790      	blx	r2
    4552:	b9f0      	cbnz	r0, 4592 <CC_PalPowerSaveModeSelect+0x4e>
    4554:	b15c      	cbz	r4, 456e <CC_PalPowerSaveModeSelect+0x2a>
    4556:	4c18      	ldr	r4, [pc, #96]	; (45b8 <CC_PalPowerSaveModeSelect+0x74>)
    4558:	6823      	ldr	r3, [r4, #0]
    455a:	b1ab      	cbz	r3, 4588 <CC_PalPowerSaveModeSelect+0x44>
    455c:	2b01      	cmp	r3, #1
    455e:	d01a      	beq.n	4596 <CC_PalPowerSaveModeSelect+0x52>
    4560:	3b01      	subs	r3, #1
    4562:	6023      	str	r3, [r4, #0]
    4564:	6928      	ldr	r0, [r5, #16]
    4566:	68f3      	ldr	r3, [r6, #12]
    4568:	4798      	blx	r3
    456a:	2000      	movs	r0, #0
    456c:	bd70      	pop	{r4, r5, r6, pc}
    456e:	4c12      	ldr	r4, [pc, #72]	; (45b8 <CC_PalPowerSaveModeSelect+0x74>)
    4570:	6821      	ldr	r1, [r4, #0]
    4572:	b939      	cbnz	r1, 4584 <CC_PalPowerSaveModeSelect+0x40>
    4574:	4b11      	ldr	r3, [pc, #68]	; (45bc <CC_PalPowerSaveModeSelect+0x78>)
    4576:	4a12      	ldr	r2, [pc, #72]	; (45c0 <CC_PalPowerSaveModeSelect+0x7c>)
    4578:	2001      	movs	r0, #1
    457a:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    457e:	6813      	ldr	r3, [r2, #0]
    4580:	2b00      	cmp	r3, #0
    4582:	d1fc      	bne.n	457e <CC_PalPowerSaveModeSelect+0x3a>
    4584:	3101      	adds	r1, #1
    4586:	6021      	str	r1, [r4, #0]
    4588:	68f3      	ldr	r3, [r6, #12]
    458a:	6928      	ldr	r0, [r5, #16]
    458c:	4798      	blx	r3
    458e:	2000      	movs	r0, #0
    4590:	bd70      	pop	{r4, r5, r6, pc}
    4592:	480c      	ldr	r0, [pc, #48]	; (45c4 <CC_PalPowerSaveModeSelect+0x80>)
    4594:	bd70      	pop	{r4, r5, r6, pc}
    4596:	4a0a      	ldr	r2, [pc, #40]	; (45c0 <CC_PalPowerSaveModeSelect+0x7c>)
    4598:	6813      	ldr	r3, [r2, #0]
    459a:	2b00      	cmp	r3, #0
    459c:	d1fc      	bne.n	4598 <CC_PalPowerSaveModeSelect+0x54>
    459e:	4a07      	ldr	r2, [pc, #28]	; (45bc <CC_PalPowerSaveModeSelect+0x78>)
    45a0:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    45a4:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    45a8:	f7ff ff48 	bl	443c <CC_HalMaskInterrupt>
    45ac:	6823      	ldr	r3, [r4, #0]
    45ae:	e7d7      	b.n	4560 <CC_PalPowerSaveModeSelect+0x1c>
    45b0:	200000fc 	.word	0x200000fc
    45b4:	200000ec 	.word	0x200000ec
    45b8:	200009e8 	.word	0x200009e8
    45bc:	5002a000 	.word	0x5002a000
    45c0:	5002b910 	.word	0x5002b910
    45c4:	ffff8fe9 	.word	0xffff8fe9

000045c8 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    45c8:	4770      	bx	lr

000045ca <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    45ca:	4603      	mov	r3, r0
    45cc:	b158      	cbz	r0, 45e6 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    45ce:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    45d0:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    45d4:	2a01      	cmp	r2, #1
    45d6:	d003      	beq.n	45e0 <sys_notify_validate+0x16>
    45d8:	2a03      	cmp	r2, #3
    45da:	d104      	bne.n	45e6 <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    45dc:	6802      	ldr	r2, [r0, #0]
    45de:	b112      	cbz	r2, 45e6 <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    45e0:	2000      	movs	r0, #0
    45e2:	6098      	str	r0, [r3, #8]
    45e4:	4770      	bx	lr
		return -EINVAL;
    45e6:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    45ea:	4770      	bx	lr

000045ec <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    45ec:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    45ee:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    45f0:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    45f4:	2a03      	cmp	r2, #3
    45f6:	f04f 0200 	mov.w	r2, #0
{
    45fa:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    45fc:	bf0c      	ite	eq
    45fe:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    4600:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    4602:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    4604:	4770      	bx	lr

00004606 <arch_printk_char_out>:
}
    4606:	2000      	movs	r0, #0
    4608:	4770      	bx	lr

0000460a <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    460a:	b40f      	push	{r0, r1, r2, r3}
    460c:	b507      	push	{r0, r1, r2, lr}
    460e:	a904      	add	r1, sp, #16
    4610:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    4614:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    4616:	f7fb ff0b 	bl	430 <vprintk>

	va_end(ap);
}
    461a:	b003      	add	sp, #12
    461c:	f85d eb04 	ldr.w	lr, [sp], #4
    4620:	b004      	add	sp, #16
    4622:	4770      	bx	lr

00004624 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4624:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    4626:	f013 0307 	ands.w	r3, r3, #7
    462a:	d105      	bne.n	4638 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    462c:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    462e:	2b00      	cmp	r3, #0
    4630:	bf0c      	ite	eq
    4632:	2000      	moveq	r0, #0
    4634:	2003      	movne	r0, #3
    4636:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    4638:	2b02      	cmp	r3, #2
    463a:	d105      	bne.n	4648 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    463c:	8b43      	ldrh	r3, [r0, #26]
		evt = EVT_STOP;
    463e:	2b00      	cmp	r3, #0
    4640:	bf14      	ite	ne
    4642:	2000      	movne	r0, #0
    4644:	2004      	moveq	r0, #4
    4646:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    4648:	2b01      	cmp	r3, #1
    464a:	d105      	bne.n	4658 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    464c:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    464e:	2b00      	cmp	r3, #0
    4650:	bf0c      	ite	eq
    4652:	2000      	moveq	r0, #0
    4654:	2005      	movne	r0, #5
    4656:	4770      	bx	lr
	int evt = EVT_NOP;
    4658:	2000      	movs	r0, #0
}
    465a:	4770      	bx	lr

0000465c <notify_one>:
{
    465c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4660:	460d      	mov	r5, r1
    4662:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    4664:	4619      	mov	r1, r3
    4666:	1d28      	adds	r0, r5, #4
{
    4668:	4690      	mov	r8, r2
    466a:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    466c:	f7ff ffbe 	bl	45ec <sys_notify_finalize>
	if (cb) {
    4670:	4604      	mov	r4, r0
    4672:	b138      	cbz	r0, 4684 <notify_one+0x28>
		cb(mgr, cli, state, res);
    4674:	4633      	mov	r3, r6
    4676:	4642      	mov	r2, r8
    4678:	4629      	mov	r1, r5
    467a:	4638      	mov	r0, r7
    467c:	46a4      	mov	ip, r4
}
    467e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    4682:	4760      	bx	ip
}
    4684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004688 <transition_complete>:
{
    4688:	b410      	push	{r4}
	__asm__ volatile(
    468a:	f04f 0420 	mov.w	r4, #32
    468e:	f3ef 8211 	mrs	r2, BASEPRI
    4692:	f384 8812 	msr	BASEPRI_MAX, r4
    4696:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    469a:	6141      	str	r1, [r0, #20]
}
    469c:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    469e:	2101      	movs	r1, #1
    46a0:	f7fb bed4 	b.w	44c <process_event>

000046a4 <validate_args>:
{
    46a4:	b510      	push	{r4, lr}
    46a6:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    46a8:	b140      	cbz	r0, 46bc <validate_args+0x18>
    46aa:	b139      	cbz	r1, 46bc <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    46ac:	1d08      	adds	r0, r1, #4
    46ae:	f7ff ff8c 	bl	45ca <sys_notify_validate>
	if ((rv == 0)
    46b2:	b928      	cbnz	r0, 46c0 <validate_args+0x1c>
	    && ((cli->notify.flags
    46b4:	68a3      	ldr	r3, [r4, #8]
    46b6:	f033 0303 	bics.w	r3, r3, #3
    46ba:	d001      	beq.n	46c0 <validate_args+0x1c>
		rv = -EINVAL;
    46bc:	f06f 0015 	mvn.w	r0, #21
}
    46c0:	bd10      	pop	{r4, pc}

000046c2 <onoff_manager_init>:
{
    46c2:	b538      	push	{r3, r4, r5, lr}
    46c4:	460c      	mov	r4, r1
	if ((mgr == NULL)
    46c6:	4605      	mov	r5, r0
    46c8:	b158      	cbz	r0, 46e2 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    46ca:	b151      	cbz	r1, 46e2 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    46cc:	680b      	ldr	r3, [r1, #0]
    46ce:	b143      	cbz	r3, 46e2 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    46d0:	684b      	ldr	r3, [r1, #4]
    46d2:	b133      	cbz	r3, 46e2 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    46d4:	221c      	movs	r2, #28
    46d6:	2100      	movs	r1, #0
    46d8:	f000 f8f0 	bl	48bc <memset>
    46dc:	612c      	str	r4, [r5, #16]
	return 0;
    46de:	2000      	movs	r0, #0
}
    46e0:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    46e2:	f06f 0015 	mvn.w	r0, #21
    46e6:	e7fb      	b.n	46e0 <onoff_manager_init+0x1e>

000046e8 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    46e8:	b570      	push	{r4, r5, r6, lr}
    46ea:	4604      	mov	r4, r0
    46ec:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    46ee:	f7ff ffd9 	bl	46a4 <validate_args>

	if (rv < 0) {
    46f2:	1e05      	subs	r5, r0, #0
    46f4:	db31      	blt.n	475a <onoff_request+0x72>
    46f6:	f04f 0320 	mov.w	r3, #32
    46fa:	f3ef 8111 	mrs	r1, BASEPRI
    46fe:	f383 8812 	msr	BASEPRI_MAX, r3
    4702:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    4706:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4708:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
    470a:	f64f 75ff 	movw	r5, #65535	; 0xffff
    470e:	42ab      	cmp	r3, r5
    4710:	f000 0207 	and.w	r2, r0, #7
    4714:	d02e      	beq.n	4774 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    4716:	2a02      	cmp	r2, #2
    4718:	d10e      	bne.n	4738 <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    471a:	3301      	adds	r3, #1
    471c:	8363      	strh	r3, [r4, #26]
	rv = state;
    471e:	4615      	mov	r5, r2
		notify = true;
    4720:	2301      	movs	r3, #1
	__asm__ volatile(
    4722:	f381 8811 	msr	BASEPRI, r1
    4726:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    472a:	b1b3      	cbz	r3, 475a <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
    472c:	2300      	movs	r3, #0
    472e:	4631      	mov	r1, r6
    4730:	4620      	mov	r0, r4
    4732:	f7ff ff93 	bl	465c <notify_one>
    4736:	e010      	b.n	475a <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
    4738:	0783      	lsls	r3, r0, #30
    473a:	d001      	beq.n	4740 <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
    473c:	2a06      	cmp	r2, #6
    473e:	d10e      	bne.n	475e <onoff_request+0x76>
	parent->next = child;
    4740:	2300      	movs	r3, #0
    4742:	6033      	str	r3, [r6, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    4744:	6863      	ldr	r3, [r4, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    4746:	b993      	cbnz	r3, 476e <onoff_request+0x86>
	list->head = node;
    4748:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
    474c:	4615      	mov	r5, r2
    474e:	b962      	cbnz	r2, 476a <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
    4750:	460a      	mov	r2, r1
    4752:	4620      	mov	r0, r4
    4754:	2102      	movs	r1, #2
    4756:	f7fb fe79 	bl	44c <process_event>
		}
	}

	return rv;
}
    475a:	4628      	mov	r0, r5
    475c:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
    475e:	2a05      	cmp	r2, #5
    4760:	bf0c      	ite	eq
    4762:	f06f 0585 	mvneq.w	r5, #133	; 0x85
    4766:	f06f 0504 	mvnne.w	r5, #4
    476a:	2300      	movs	r3, #0
    476c:	e7d9      	b.n	4722 <onoff_request+0x3a>
	parent->next = child;
    476e:	601e      	str	r6, [r3, #0]
	list->tail = node;
    4770:	6066      	str	r6, [r4, #4]
}
    4772:	e7eb      	b.n	474c <onoff_request+0x64>
		rv = -EAGAIN;
    4774:	f06f 050a 	mvn.w	r5, #10
    4778:	e7f7      	b.n	476a <onoff_request+0x82>

0000477a <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    477a:	4604      	mov	r4, r0
    477c:	b508      	push	{r3, lr}
    477e:	4608      	mov	r0, r1
    4780:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    4782:	461a      	mov	r2, r3
    4784:	47a0      	blx	r4
	return z_impl_z_current_get();
    4786:	f7ff fb89 	bl	3e9c <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    478a:	f7fc ffe7 	bl	175c <z_impl_k_thread_abort>

0000478e <encode_uint>:
{
    478e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4792:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    4794:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    4796:	2b6f      	cmp	r3, #111	; 0x6f
{
    4798:	4680      	mov	r8, r0
    479a:	460f      	mov	r7, r1
    479c:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    479e:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    47a2:	d029      	beq.n	47f8 <encode_uint+0x6a>
    47a4:	d824      	bhi.n	47f0 <encode_uint+0x62>
		return 16;
    47a6:	2b58      	cmp	r3, #88	; 0x58
    47a8:	bf14      	ite	ne
    47aa:	260a      	movne	r6, #10
    47ac:	2610      	moveq	r6, #16
	char *bp = bps + (bpe - bps);
    47ae:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    47b2:	4632      	mov	r2, r6
    47b4:	2300      	movs	r3, #0
    47b6:	4640      	mov	r0, r8
    47b8:	4639      	mov	r1, r7
    47ba:	f7fb fca1 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    47be:	2a09      	cmp	r2, #9
    47c0:	b2d4      	uxtb	r4, r2
    47c2:	d81e      	bhi.n	4802 <encode_uint+0x74>
    47c4:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    47c6:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    47c8:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    47ca:	f177 0300 	sbcs.w	r3, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    47ce:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    47d2:	d301      	bcc.n	47d8 <encode_uint+0x4a>
    47d4:	45d1      	cmp	r9, sl
    47d6:	d811      	bhi.n	47fc <encode_uint+0x6e>
	if (conv->flag_hash) {
    47d8:	782b      	ldrb	r3, [r5, #0]
    47da:	069b      	lsls	r3, r3, #26
    47dc:	d505      	bpl.n	47ea <encode_uint+0x5c>
		if (radix == 8) {
    47de:	2e08      	cmp	r6, #8
    47e0:	d115      	bne.n	480e <encode_uint+0x80>
			conv->altform_0 = true;
    47e2:	78ab      	ldrb	r3, [r5, #2]
    47e4:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    47e8:	70ab      	strb	r3, [r5, #2]
}
    47ea:	4648      	mov	r0, r9
    47ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    47f0:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    47f4:	2b70      	cmp	r3, #112	; 0x70
    47f6:	e7d7      	b.n	47a8 <encode_uint+0x1a>
	switch (specifier) {
    47f8:	2608      	movs	r6, #8
    47fa:	e7d8      	b.n	47ae <encode_uint+0x20>
		value /= radix;
    47fc:	4680      	mov	r8, r0
    47fe:	460f      	mov	r7, r1
    4800:	e7d7      	b.n	47b2 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4802:	f1bb 0f19 	cmp.w	fp, #25
    4806:	bf94      	ite	ls
    4808:	3437      	addls	r4, #55	; 0x37
    480a:	3457      	addhi	r4, #87	; 0x57
    480c:	e7db      	b.n	47c6 <encode_uint+0x38>
		} else if (radix == 16) {
    480e:	2e10      	cmp	r6, #16
    4810:	d1eb      	bne.n	47ea <encode_uint+0x5c>
			conv->altform_0c = true;
    4812:	78ab      	ldrb	r3, [r5, #2]
    4814:	f043 0310 	orr.w	r3, r3, #16
    4818:	e7e6      	b.n	47e8 <encode_uint+0x5a>

0000481a <outs>:
{
    481a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    481e:	4607      	mov	r7, r0
    4820:	4688      	mov	r8, r1
    4822:	4615      	mov	r5, r2
    4824:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    4826:	4614      	mov	r4, r2
    4828:	42b4      	cmp	r4, r6
    482a:	eba4 0005 	sub.w	r0, r4, r5
    482e:	d302      	bcc.n	4836 <outs+0x1c>
    4830:	b93e      	cbnz	r6, 4842 <outs+0x28>
    4832:	7823      	ldrb	r3, [r4, #0]
    4834:	b12b      	cbz	r3, 4842 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    4836:	f814 0b01 	ldrb.w	r0, [r4], #1
    483a:	4641      	mov	r1, r8
    483c:	47b8      	blx	r7
		if (rc < 0) {
    483e:	2800      	cmp	r0, #0
    4840:	daf2      	bge.n	4828 <outs+0xe>
}
    4842:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004846 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    4846:	4770      	bx	lr

00004848 <abort_function>:
{
    4848:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    484a:	2000      	movs	r0, #0
    484c:	f7fc faa0 	bl	d90 <sys_reboot>

00004850 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    4850:	f000 ba92 	b.w	4d78 <z_fatal_error>

00004854 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    4854:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    4856:	6800      	ldr	r0, [r0, #0]
    4858:	f000 ba8e 	b.w	4d78 <z_fatal_error>

0000485c <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    485c:	2100      	movs	r1, #0
    485e:	2001      	movs	r0, #1
    4860:	f7ff bff6 	b.w	4850 <z_arm_fatal_error>

00004864 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    4864:	b508      	push	{r3, lr}
	handler();
    4866:	f7fc fd1b 	bl	12a0 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    486a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    486e:	f7fc bdf3 	b.w	1458 <z_arm_exc_exit>

00004872 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    4872:	3901      	subs	r1, #1
    4874:	4603      	mov	r3, r0
    4876:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    487a:	b90a      	cbnz	r2, 4880 <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    487c:	701a      	strb	r2, [r3, #0]

	return dest;
}
    487e:	4770      	bx	lr
		*d = *s;
    4880:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    4884:	e7f7      	b.n	4876 <strcpy+0x4>

00004886 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    4886:	4603      	mov	r3, r0
	size_t n = 0;
    4888:	2000      	movs	r0, #0

	while (*s != '\0') {
    488a:	5c1a      	ldrb	r2, [r3, r0]
    488c:	b902      	cbnz	r2, 4890 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    488e:	4770      	bx	lr
		n++;
    4890:	3001      	adds	r0, #1
    4892:	e7fa      	b.n	488a <strlen+0x4>

00004894 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    4894:	4603      	mov	r3, r0
	size_t n = 0;
    4896:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    4898:	5c1a      	ldrb	r2, [r3, r0]
    489a:	b10a      	cbz	r2, 48a0 <strnlen+0xc>
    489c:	4288      	cmp	r0, r1
    489e:	d100      	bne.n	48a2 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    48a0:	4770      	bx	lr
		n++;
    48a2:	3001      	adds	r0, #1
    48a4:	e7f8      	b.n	4898 <strnlen+0x4>

000048a6 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    48a6:	b510      	push	{r4, lr}
    48a8:	1e43      	subs	r3, r0, #1
    48aa:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    48ac:	4291      	cmp	r1, r2
    48ae:	d100      	bne.n	48b2 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    48b0:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    48b2:	f811 4b01 	ldrb.w	r4, [r1], #1
    48b6:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    48ba:	e7f7      	b.n	48ac <memcpy+0x6>

000048bc <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    48bc:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    48be:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    48c0:	4603      	mov	r3, r0
	while (n > 0) {
    48c2:	4293      	cmp	r3, r2
    48c4:	d100      	bne.n	48c8 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    48c6:	4770      	bx	lr
		*(d_byte++) = c_byte;
    48c8:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    48cc:	e7f9      	b.n	48c2 <memset+0x6>

000048ce <_stdout_hook_default>:
}
    48ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    48d2:	4770      	bx	lr

000048d4 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    48d4:	2806      	cmp	r0, #6
    48d6:	d108      	bne.n	48ea <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    48d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    48dc:	2201      	movs	r2, #1
    48de:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    48e2:	f3bf 8f4f 	dsb	sy
        __WFE();
    48e6:	bf20      	wfe
    while (true)
    48e8:	e7fd      	b.n	48e6 <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    48ea:	4770      	bx	lr

000048ec <pm_state_exit_post_ops>:
    48ec:	2300      	movs	r3, #0
    48ee:	f383 8811 	msr	BASEPRI, r3
    48f2:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    48f6:	4770      	bx	lr

000048f8 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    48f8:	6903      	ldr	r3, [r0, #16]
    48fa:	b2c9      	uxtb	r1, r1
    48fc:	220c      	movs	r2, #12
    48fe:	fb01 3302 	mla	r3, r1, r2, r3
    4902:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    4904:	f000 0007 	and.w	r0, r0, #7
    4908:	4770      	bx	lr

0000490a <set_on_state>:
	__asm__ volatile(
    490a:	f04f 0320 	mov.w	r3, #32
    490e:	f3ef 8211 	mrs	r2, BASEPRI
    4912:	f383 8812 	msr	BASEPRI_MAX, r3
    4916:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    491a:	6803      	ldr	r3, [r0, #0]
    491c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    4920:	f043 0302 	orr.w	r3, r3, #2
    4924:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    4926:	f382 8811 	msr	BASEPRI, r2
    492a:	f3bf 8f6f 	isb	sy
}
    492e:	4770      	bx	lr

00004930 <stop>:
{
    4930:	4603      	mov	r3, r0
    4932:	b570      	push	{r4, r5, r6, lr}
	struct nrf_clock_control_data *data = dev->data;
    4934:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    4936:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    4938:	f04f 0420 	mov.w	r4, #32
    493c:	f3ef 8611 	mrs	r6, BASEPRI
    4940:	f384 8812 	msr	BASEPRI_MAX, r4
    4944:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4948:	250c      	movs	r5, #12
    494a:	fb05 0401 	mla	r4, r5, r1, r0
    494e:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    4950:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    4954:	d001      	beq.n	495a <stop+0x2a>
    4956:	42a2      	cmp	r2, r4
    4958:	d110      	bne.n	497c <stop+0x4c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    495a:	fb05 0001 	mla	r0, r5, r1, r0
    495e:	2201      	movs	r2, #1
    4960:	6402      	str	r2, [r0, #64]	; 0x40
	int err = 0;
    4962:	2000      	movs	r0, #0
	__asm__ volatile(
    4964:	f386 8811 	msr	BASEPRI, r6
    4968:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    496c:	b928      	cbnz	r0, 497a <stop+0x4a>
	get_sub_config(dev, type)->stop();
    496e:	685b      	ldr	r3, [r3, #4]
    4970:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    4974:	684b      	ldr	r3, [r1, #4]
    4976:	4798      	blx	r3
	return 0;
    4978:	2000      	movs	r0, #0
}
    497a:	bd70      	pop	{r4, r5, r6, pc}
		err = -EPERM;
    497c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4980:	e7f0      	b.n	4964 <stop+0x34>

00004982 <api_stop>:
	return stop(dev, subsys, CTX_API);
    4982:	2280      	movs	r2, #128	; 0x80
    4984:	f7ff bfd4 	b.w	4930 <stop>

00004988 <async_start>:
{
    4988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    498a:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    498c:	6904      	ldr	r4, [r0, #16]
{
    498e:	4605      	mov	r5, r0
    4990:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    4992:	f04f 0020 	mov.w	r0, #32
    4996:	f3ef 8c11 	mrs	ip, BASEPRI
    499a:	f380 8812 	msr	BASEPRI_MAX, r0
    499e:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    49a2:	260c      	movs	r6, #12
    49a4:	fb06 4601 	mla	r6, r6, r1, r4
    49a8:	6c30      	ldr	r0, [r6, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    49aa:	f000 0e07 	and.w	lr, r0, #7
    49ae:	f1be 0f01 	cmp.w	lr, #1
    49b2:	d111      	bne.n	49d8 <async_start+0x50>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    49b4:	6437      	str	r7, [r6, #64]	; 0x40
	int err = 0;
    49b6:	2600      	movs	r6, #0
	__asm__ volatile(
    49b8:	f38c 8811 	msr	BASEPRI, ip
    49bc:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    49c0:	b946      	cbnz	r6, 49d4 <async_start+0x4c>
	subdata->cb = cb;
    49c2:	200c      	movs	r0, #12
    49c4:	fb00 4401 	mla	r4, r0, r1, r4
	subdata->user_data = user_data;
    49c8:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    49cc:	686b      	ldr	r3, [r5, #4]
    49ce:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
    49d2:	4798      	blx	r3
}
    49d4:	4630      	mov	r0, r6
    49d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    49d8:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
		err = -EALREADY;
    49dc:	4287      	cmp	r7, r0
    49de:	bf14      	ite	ne
    49e0:	f04f 36ff 	movne.w	r6, #4294967295	; 0xffffffff
    49e4:	f06f 0677 	mvneq.w	r6, #119	; 0x77
    49e8:	e7e6      	b.n	49b8 <async_start+0x30>

000049ea <api_start>:
{
    49ea:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    49ec:	2480      	movs	r4, #128	; 0x80
    49ee:	9400      	str	r4, [sp, #0]
    49f0:	f7ff ffca 	bl	4988 <async_start>
}
    49f4:	b002      	add	sp, #8
    49f6:	bd10      	pop	{r4, pc}

000049f8 <onoff_started_callback>:
	return &data->mgr[type];
    49f8:	6900      	ldr	r0, [r0, #16]
{
    49fa:	b410      	push	{r4}
	return &data->mgr[type];
    49fc:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    49fe:	241c      	movs	r4, #28
    4a00:	fb03 0004 	mla	r0, r3, r4, r0
    4a04:	2100      	movs	r1, #0
}
    4a06:	bc10      	pop	{r4}
	notify(mgr, 0);
    4a08:	4710      	bx	r2

00004a0a <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    4a0a:	2000      	movs	r0, #0
    4a0c:	f000 b920 	b.w	4c50 <nrfx_clock_start>

00004a10 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    4a10:	2000      	movs	r0, #0
    4a12:	f7fe b863 	b.w	2adc <nrfx_clock_stop>

00004a16 <blocking_start_callback>:
{
    4a16:	4610      	mov	r0, r2
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    4a18:	f7fe bf08 	b.w	382c <z_impl_k_sem_give>

00004a1c <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4a1c:	6843      	ldr	r3, [r0, #4]
    4a1e:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    4a20:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    4a24:	600b      	str	r3, [r1, #0]
}
    4a26:	2000      	movs	r0, #0
    4a28:	4770      	bx	lr

00004a2a <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4a2a:	6843      	ldr	r3, [r0, #4]
    4a2c:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    4a2e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    4a32:	4042      	eors	r2, r0
    4a34:	400a      	ands	r2, r1
    4a36:	4042      	eors	r2, r0
    p_reg->OUT = value;
    4a38:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    4a3c:	2000      	movs	r0, #0
    4a3e:	4770      	bx	lr

00004a40 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4a40:	6843      	ldr	r3, [r0, #4]
    4a42:	685b      	ldr	r3, [r3, #4]
}
    4a44:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    4a46:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    4a4a:	4770      	bx	lr

00004a4c <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4a4c:	6843      	ldr	r3, [r0, #4]
    4a4e:	685b      	ldr	r3, [r3, #4]
}
    4a50:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    4a52:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    4a56:	4770      	bx	lr

00004a58 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4a58:	6843      	ldr	r3, [r0, #4]
    4a5a:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    4a5c:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    4a60:	404b      	eors	r3, r1
    p_reg->OUT = value;
    4a62:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    4a66:	2000      	movs	r0, #0
    4a68:	4770      	bx	lr

00004a6a <gpio_nrfx_manage_callback>:
	return port->data;
    4a6a:	6903      	ldr	r3, [r0, #16]
	return list->head;
    4a6c:	6858      	ldr	r0, [r3, #4]
{
    4a6e:	b530      	push	{r4, r5, lr}
	if (!sys_slist_is_empty(callbacks)) {
    4a70:	b158      	cbz	r0, 4a8a <gpio_nrfx_manage_callback+0x20>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4a72:	2400      	movs	r4, #0
    4a74:	4281      	cmp	r1, r0
    4a76:	d112      	bne.n	4a9e <gpio_nrfx_manage_callback+0x34>
	return node->next;
    4a78:	6808      	ldr	r0, [r1, #0]
	return list->tail;
    4a7a:	689d      	ldr	r5, [r3, #8]
Z_GENLIST_REMOVE(slist, snode)
    4a7c:	b954      	cbnz	r4, 4a94 <gpio_nrfx_manage_callback+0x2a>
    4a7e:	428d      	cmp	r5, r1
	list->head = node;
    4a80:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    4a82:	d100      	bne.n	4a86 <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    4a84:	6098      	str	r0, [r3, #8]
	parent->next = child;
    4a86:	2000      	movs	r0, #0
    4a88:	6008      	str	r0, [r1, #0]
	if (set) {
    4a8a:	b96a      	cbnz	r2, 4aa8 <gpio_nrfx_manage_callback+0x3e>
	return 0;
    4a8c:	2000      	movs	r0, #0
}
    4a8e:	bd30      	pop	{r4, r5, pc}
    4a90:	4628      	mov	r0, r5
    4a92:	e7ef      	b.n	4a74 <gpio_nrfx_manage_callback+0xa>
Z_GENLIST_REMOVE(slist, snode)
    4a94:	428d      	cmp	r5, r1
	parent->next = child;
    4a96:	6020      	str	r0, [r4, #0]
	list->tail = node;
    4a98:	bf08      	it	eq
    4a9a:	609c      	streq	r4, [r3, #8]
}
    4a9c:	e7f3      	b.n	4a86 <gpio_nrfx_manage_callback+0x1c>
	return node->next;
    4a9e:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4aa0:	4604      	mov	r4, r0
    4aa2:	2d00      	cmp	r5, #0
    4aa4:	d1f4      	bne.n	4a90 <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    4aa6:	b13a      	cbz	r2, 4ab8 <gpio_nrfx_manage_callback+0x4e>
Z_GENLIST_PREPEND(slist, snode)
    4aa8:	6898      	ldr	r0, [r3, #8]
	parent->next = child;
    4aaa:	685a      	ldr	r2, [r3, #4]
    4aac:	600a      	str	r2, [r1, #0]
	list->head = node;
    4aae:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    4ab0:	2800      	cmp	r0, #0
    4ab2:	d1eb      	bne.n	4a8c <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    4ab4:	6099      	str	r1, [r3, #8]
}
    4ab6:	e7ea      	b.n	4a8e <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    4ab8:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    4abc:	e7e7      	b.n	4a8e <gpio_nrfx_manage_callback+0x24>

00004abe <uarte_nrfx_config_get>:
	*cfg = data->uart_config;
    4abe:	6902      	ldr	r2, [r0, #16]
{
    4ac0:	460b      	mov	r3, r1
	*cfg = data->uart_config;
    4ac2:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    4ac6:	e883 0003 	stmia.w	r3, {r0, r1}
}
    4aca:	2000      	movs	r0, #0
    4acc:	4770      	bx	lr

00004ace <uarte_nrfx_err_check>:
	return config->uarte_regs;
    4ace:	6843      	ldr	r3, [r0, #4]
    4ad0:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    4ad2:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    4ad6:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    4ada:	4770      	bx	lr

00004adc <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    4adc:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = dev->data;
    4ade:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    4ae0:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4ae2:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    4ae6:	b148      	cbz	r0, 4afc <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    4ae8:	7c52      	ldrb	r2, [r2, #17]
    4aea:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4aec:	2000      	movs	r0, #0
    4aee:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    4af2:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4af6:	2201      	movs	r2, #1
    4af8:	601a      	str	r2, [r3, #0]
	return 0;
    4afa:	4770      	bx	lr
		return -1;
    4afc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    4b00:	4770      	bx	lr

00004b02 <nrf_gpio_cfg_input>:
{
    4b02:	b507      	push	{r0, r1, r2, lr}
    4b04:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4b06:	a801      	add	r0, sp, #4
    4b08:	f7fd fa4c 	bl	1fa4 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4b0c:	9b01      	ldr	r3, [sp, #4]
    4b0e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    4b12:	0089      	lsls	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
    4b14:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
}
    4b18:	b003      	add	sp, #12
    4b1a:	f85d fb04 	ldr.w	pc, [sp], #4

00004b1e <is_tx_ready.isra.0>:
	return config->uarte_regs;
    4b1e:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
    4b20:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4b22:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    4b26:	b940      	cbnz	r0, 4b3a <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    4b28:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    4b2a:	079b      	lsls	r3, r3, #30
    4b2c:	d406      	bmi.n	4b3c <is_tx_ready.isra.0+0x1e>
    4b2e:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
    4b32:	3800      	subs	r0, #0
    4b34:	bf18      	it	ne
    4b36:	2001      	movne	r0, #1
    4b38:	4770      	bx	lr
    4b3a:	2001      	movs	r0, #1
}
    4b3c:	4770      	bx	lr

00004b3e <uarte_nrfx_isr_int>:
	const struct uarte_nrfx_config *config = dev->config;
    4b3e:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    4b40:	6813      	ldr	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    4b42:	f8d3 1304 	ldr.w	r1, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    4b46:	05c9      	lsls	r1, r1, #23
    4b48:	d518      	bpl.n	4b7c <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4b4a:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    4b4e:	b1a9      	cbz	r1, 4b7c <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    4b50:	f04f 0020 	mov.w	r0, #32
    4b54:	f3ef 8111 	mrs	r1, BASEPRI
    4b58:	f380 8812 	msr	BASEPRI_MAX, r0
    4b5c:	f3bf 8f6f 	isb	sy
    4b60:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    4b64:	b130      	cbz	r0, 4b74 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4b66:	2000      	movs	r0, #0
    4b68:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    4b6c:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4b70:	2001      	movs	r0, #1
    4b72:	60d8      	str	r0, [r3, #12]
	__asm__ volatile(
    4b74:	f381 8811 	msr	BASEPRI, r1
    4b78:	f3bf 8f6f 	isb	sy
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    4b7c:	6852      	ldr	r2, [r2, #4]
    4b7e:	06d2      	lsls	r2, r2, #27
    4b80:	d515      	bpl.n	4bae <uarte_nrfx_isr_int+0x70>
	__asm__ volatile(
    4b82:	f04f 0120 	mov.w	r1, #32
    4b86:	f3ef 8211 	mrs	r2, BASEPRI
    4b8a:	f381 8812 	msr	BASEPRI_MAX, r1
    4b8e:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4b92:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    4b96:	b111      	cbz	r1, 4b9e <uarte_nrfx_isr_int+0x60>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    4b98:	2100      	movs	r1, #0
    4b9a:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    4b9e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    4ba2:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    4ba6:	f382 8811 	msr	BASEPRI, r2
    4baa:	f3bf 8f6f 	isb	sy
}
    4bae:	4770      	bx	lr

00004bb0 <uarte_1_init>:
#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    4bb0:	b510      	push	{r4, lr}
    4bb2:	2200      	movs	r2, #0
    4bb4:	4604      	mov	r4, r0
    4bb6:	2101      	movs	r1, #1
    4bb8:	2028      	movs	r0, #40	; 0x28
    4bba:	f7fc fb59 	bl	1270 <z_arm_irq_priority_set>
    4bbe:	2028      	movs	r0, #40	; 0x28
    4bc0:	f7fc fb38 	bl	1234 <arch_irq_enable>
    4bc4:	4620      	mov	r0, r4
    4bc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4bca:	f7fd bb0d 	b.w	21e8 <uarte_instance_init.constprop.0>

00004bce <uarte_0_init>:
UART_NRF_UARTE_DEVICE(0);
    4bce:	b510      	push	{r4, lr}
    4bd0:	2200      	movs	r2, #0
    4bd2:	4604      	mov	r4, r0
    4bd4:	2101      	movs	r1, #1
    4bd6:	2002      	movs	r0, #2
    4bd8:	f7fc fb4a 	bl	1270 <z_arm_irq_priority_set>
    4bdc:	2002      	movs	r0, #2
    4bde:	f7fc fb29 	bl	1234 <arch_irq_enable>
    4be2:	4620      	mov	r0, r4
    4be4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4be8:	f7fd bafe 	b.w	21e8 <uarte_instance_init.constprop.0>

00004bec <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    4bec:	4770      	bx	lr

00004bee <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    4bee:	f100 0350 	add.w	r3, r0, #80	; 0x50
    4bf2:	009b      	lsls	r3, r3, #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4bf4:	b29b      	uxth	r3, r3
    4bf6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    4bfa:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    4bfe:	2200      	movs	r2, #0
    4c00:	601a      	str	r2, [r3, #0]
    4c02:	681b      	ldr	r3, [r3, #0]
}
    4c04:	4770      	bx	lr

00004c06 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    4c06:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    4c08:	2000      	movs	r0, #0
    4c0a:	f7fc feb5 	bl	1978 <sys_arch_reboot>

00004c0e <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    4c0e:	f7ff bafb 	b.w	4208 <nrf_cc3xx_platform_init_no_rng>

00004c12 <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    4c12:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    4c14:	f7fc fa26 	bl	1064 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    4c18:	f7fc fad8 	bl	11cc <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    4c1c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    4c20:	f7ff baf2 	b.w	4208 <nrf_cc3xx_platform_init_no_rng>

00004c24 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    4c24:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    4c28:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
}
    4c2c:	f1a0 0308 	sub.w	r3, r0, #8
    4c30:	4258      	negs	r0, r3
    4c32:	4158      	adcs	r0, r3
    4c34:	4770      	bx	lr

00004c36 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    4c36:	4700      	bx	r0

00004c38 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    4c38:	f000 ba03 	b.w	5042 <z_impl_k_busy_wait>

00004c3c <nrfx_clock_enable>:
{
    4c3c:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    4c3e:	2000      	movs	r0, #0
    4c40:	f7fc fb08 	bl	1254 <arch_irq_is_enabled>
    4c44:	b918      	cbnz	r0, 4c4e <nrfx_clock_enable+0x12>
}
    4c46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    4c4a:	f7fc baf3 	b.w	1234 <arch_irq_enable>
    4c4e:	bd08      	pop	{r3, pc}

00004c50 <nrfx_clock_start>:
    switch (domain)
    4c50:	b110      	cbz	r0, 4c58 <nrfx_clock_start+0x8>
    4c52:	2801      	cmp	r0, #1
    4c54:	d01d      	beq.n	4c92 <nrfx_clock_start+0x42>
    4c56:	4770      	bx	lr
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4c58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4c5c:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4c60:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    4c64:	03c9      	lsls	r1, r1, #15
    4c66:	d512      	bpl.n	4c8e <nrfx_clock_start+0x3e>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    4c68:	f002 0203 	and.w	r2, r2, #3
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    4c6c:	2a01      	cmp	r2, #1
    4c6e:	d10e      	bne.n	4c8e <nrfx_clock_start+0x3e>
    p_reg->LFCLKSRC = (uint32_t)(source);
    4c70:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4c74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4c78:	2200      	movs	r2, #0
    4c7a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    4c7e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    4c82:	2202      	movs	r2, #2
    4c84:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4c88:	2201      	movs	r2, #1
    4c8a:	609a      	str	r2, [r3, #8]
}
    4c8c:	4770      	bx	lr
    p_reg->LFCLKSRC = (uint32_t)(source);
    4c8e:	2200      	movs	r2, #0
    4c90:	e7ee      	b.n	4c70 <nrfx_clock_start+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4c92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4c96:	2200      	movs	r2, #0
    4c98:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    4c9c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    4ca0:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4ca4:	6018      	str	r0, [r3, #0]
}
    4ca6:	4770      	bx	lr

00004ca8 <nrf_gpio_reconfigure>:
{
    4ca8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4caa:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4cac:	a801      	add	r0, sp, #4
{
    4cae:	e9dd 4608 	ldrd	r4, r6, [sp, #32]
    4cb2:	4617      	mov	r7, r2
    4cb4:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4cb6:	f7fd ff81 	bl	2bbc <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    4cba:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    4cbc:	2f00      	cmp	r7, #0
    4cbe:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    4cc2:	bf14      	ite	ne
    4cc4:	2302      	movne	r3, #2
    4cc6:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    4cc8:	2900      	cmp	r1, #0
    4cca:	bf18      	it	ne
    4ccc:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    4cd0:	2d00      	cmp	r5, #0
    4cd2:	bf14      	ite	ne
    4cd4:	f04f 0c0c 	movne.w	ip, #12
    4cd8:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    4cdc:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    4cde:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    4ce2:	bf14      	ite	ne
    4ce4:	f44f 6ce0 	movne.w	ip, #1792	; 0x700
    4ce8:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    4cec:	2e00      	cmp	r6, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    4cee:	ea43 030c 	orr.w	r3, r3, ip
    uint32_t cnf = reg->PIN_CNF[pin_number];
    4cf2:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    4cf6:	bf14      	ite	ne
    4cf8:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
    4cfc:	f04f 0c00 	moveq.w	ip, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    4d00:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    4d04:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    4d08:	b101      	cbz	r1, 4d0c <nrf_gpio_reconfigure+0x64>
    4d0a:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    4d0c:	b10f      	cbz	r7, 4d12 <nrf_gpio_reconfigure+0x6a>
    4d0e:	783f      	ldrb	r7, [r7, #0]
    4d10:	007f      	lsls	r7, r7, #1
    4d12:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    4d14:	b10d      	cbz	r5, 4d1a <nrf_gpio_reconfigure+0x72>
    4d16:	782d      	ldrb	r5, [r5, #0]
    4d18:	00ad      	lsls	r5, r5, #2
    4d1a:	4339      	orrs	r1, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    4d1c:	b10c      	cbz	r4, 4d22 <nrf_gpio_reconfigure+0x7a>
    4d1e:	7822      	ldrb	r2, [r4, #0]
    4d20:	0214      	lsls	r4, r2, #8
    4d22:	430d      	orrs	r5, r1
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    4d24:	b10e      	cbz	r6, 4d2a <nrf_gpio_reconfigure+0x82>
    4d26:	7836      	ldrb	r6, [r6, #0]
    4d28:	0436      	lsls	r6, r6, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    4d2a:	432c      	orrs	r4, r5
    4d2c:	4334      	orrs	r4, r6
    reg->PIN_CNF[pin_number] = cnf;
    4d2e:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    4d32:	b003      	add	sp, #12
    4d34:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004d36 <nrf_gpio_cfg_sense_set>:
{
    4d36:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    4d38:	f10d 030f 	add.w	r3, sp, #15
    4d3c:	9301      	str	r3, [sp, #4]
    4d3e:	2300      	movs	r3, #0
{
    4d40:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    4d44:	9300      	str	r3, [sp, #0]
    4d46:	461a      	mov	r2, r3
    4d48:	4619      	mov	r1, r3
    4d4a:	f7ff ffad 	bl	4ca8 <nrf_gpio_reconfigure>
}
    4d4e:	b005      	add	sp, #20
    4d50:	f85d fb04 	ldr.w	pc, [sp], #4

00004d54 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    4d54:	f7fe ba98 	b.w	3288 <_DoInit>

00004d58 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    4d58:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    4d5a:	f7ff fffb 	bl	4d54 <SEGGER_RTT_Init>

	return 0;
}
    4d5e:	2000      	movs	r0, #0
    4d60:	bd08      	pop	{r3, pc}

00004d62 <z_device_state_init>:
}
    4d62:	4770      	bx	lr

00004d64 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    4d64:	b138      	cbz	r0, 4d76 <z_device_is_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    4d66:	68c3      	ldr	r3, [r0, #12]
    4d68:	8818      	ldrh	r0, [r3, #0]
    4d6a:	f3c0 0008 	ubfx	r0, r0, #0, #9
    4d6e:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    4d72:	4258      	negs	r0, r3
    4d74:	4158      	adcs	r0, r3
}
    4d76:	4770      	bx	lr

00004d78 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    4d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d7a:	4605      	mov	r5, r0
    4d7c:	460e      	mov	r6, r1
	__asm__ volatile(
    4d7e:	f04f 0320 	mov.w	r3, #32
    4d82:	f3ef 8711 	mrs	r7, BASEPRI
    4d86:	f383 8812 	msr	BASEPRI_MAX, r3
    4d8a:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    4d8e:	f7ff f885 	bl	3e9c <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    4d92:	4631      	mov	r1, r6
    4d94:	4604      	mov	r4, r0
    4d96:	4628      	mov	r0, r5
    4d98:	f7ff ff35 	bl	4c06 <k_sys_fatal_error_handler>
	__asm__ volatile(
    4d9c:	f387 8811 	msr	BASEPRI, r7
    4da0:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    4da4:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    4da6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    4daa:	f7fc bcd7 	b.w	175c <z_impl_k_thread_abort>

00004dae <z_early_memset>:
	(void) memset(dst, c, n);
    4dae:	f7ff bd85 	b.w	48bc <memset>

00004db2 <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    4db2:	f7ff bd78 	b.w	48a6 <memcpy>

00004db6 <k_mem_slab_init>:
{
    4db6:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    4db8:	2400      	movs	r4, #0
    4dba:	6184      	str	r4, [r0, #24]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    4dbc:	ea41 0402 	orr.w	r4, r1, r2
    4dc0:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    4dc4:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->buffer = buffer;
    4dc8:	6101      	str	r1, [r0, #16]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    4dca:	d10c      	bne.n	4de6 <k_mem_slab_init+0x30>
	slab->free_list = NULL;
    4dcc:	6144      	str	r4, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    4dce:	42a3      	cmp	r3, r4
    4dd0:	d103      	bne.n	4dda <k_mem_slab_init+0x24>
	list->tail = (sys_dnode_t *)list;
    4dd2:	e9c0 0000 	strd	r0, r0, [r0]
}
    4dd6:	2000      	movs	r0, #0
}
    4dd8:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    4dda:	6945      	ldr	r5, [r0, #20]
    4ddc:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    4dde:	3401      	adds	r4, #1
		slab->free_list = p;
    4de0:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
    4de2:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    4de4:	e7f3      	b.n	4dce <k_mem_slab_init+0x18>
		return -EINVAL;
    4de6:	f06f 0015 	mvn.w	r0, #21
	return rc;
    4dea:	e7f5      	b.n	4dd8 <k_mem_slab_init+0x22>

00004dec <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    4dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4dee:	4604      	mov	r4, r0
    4df0:	460d      	mov	r5, r1
	__asm__ volatile(
    4df2:	f04f 0320 	mov.w	r3, #32
    4df6:	f3ef 8611 	mrs	r6, BASEPRI
    4dfa:	f383 8812 	msr	BASEPRI_MAX, r3
    4dfe:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    4e02:	6947      	ldr	r7, [r0, #20]
    4e04:	b977      	cbnz	r7, 4e24 <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    4e06:	f000 f8c0 	bl	4f8a <z_unpend_first_thread>

		if (pending_thread != NULL) {
    4e0a:	b158      	cbz	r0, 4e24 <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    4e0c:	682a      	ldr	r2, [r5, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    4e0e:	6142      	str	r2, [r0, #20]
    4e10:	6787      	str	r7, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    4e12:	f000 f85e 	bl	4ed2 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    4e16:	4631      	mov	r1, r6
    4e18:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    4e1c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
    4e20:	f7fe bd92 	b.w	3948 <z_reschedule>
	**(char ***) mem = slab->free_list;
    4e24:	682b      	ldr	r3, [r5, #0]
    4e26:	6962      	ldr	r2, [r4, #20]
    4e28:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    4e2a:	682b      	ldr	r3, [r5, #0]
    4e2c:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    4e2e:	69a3      	ldr	r3, [r4, #24]
    4e30:	3b01      	subs	r3, #1
    4e32:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    4e34:	f386 8811 	msr	BASEPRI, r6
    4e38:	f3bf 8f6f 	isb	sy
}
    4e3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00004e3e <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    4e3e:	f3ef 8005 	mrs	r0, IPSR
}
    4e42:	3800      	subs	r0, #0
    4e44:	bf18      	it	ne
    4e46:	2001      	movne	r0, #1
    4e48:	4770      	bx	lr

00004e4a <z_pm_save_idle_exit>:
{
    4e4a:	b508      	push	{r3, lr}
	pm_system_resume();
    4e4c:	f7fb fffa 	bl	e44 <pm_system_resume>
}
    4e50:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    4e54:	f7ff beca 	b.w	4bec <sys_clock_idle_exit>

00004e58 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    4e58:	f990 300e 	ldrsb.w	r3, [r0, #14]
    4e5c:	428b      	cmp	r3, r1
    4e5e:	d001      	beq.n	4e64 <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    4e60:	f7fe bed8 	b.w	3c14 <z_set_prio>
}
    4e64:	2000      	movs	r0, #0
    4e66:	4770      	bx	lr

00004e68 <z_impl_k_mutex_init>:
{
    4e68:	4603      	mov	r3, r0
	mutex->owner = NULL;
    4e6a:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    4e6c:	e9c3 0002 	strd	r0, r0, [r3, #8]
    4e70:	e9c3 3300 	strd	r3, r3, [r3]
}
    4e74:	4770      	bx	lr

00004e76 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    4e76:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    4e7a:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    4e7c:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    4e7e:	2300      	movs	r3, #0
	node->prev = NULL;
    4e80:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    4e84:	4770      	bx	lr

00004e86 <unpend_thread_no_timeout>:
{
    4e86:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    4e88:	f7ff fff5 	bl	4e76 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    4e8c:	7b43      	ldrb	r3, [r0, #13]
    4e8e:	f023 0302 	bic.w	r3, r3, #2
    4e92:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    4e94:	2300      	movs	r3, #0
    4e96:	6083      	str	r3, [r0, #8]
}
    4e98:	bd08      	pop	{r3, pc}

00004e9a <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    4e9a:	4603      	mov	r3, r0
    4e9c:	b920      	cbnz	r0, 4ea8 <z_reschedule_irqlock+0xe>
    4e9e:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    4ea2:	b90a      	cbnz	r2, 4ea8 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    4ea4:	f7fc ba1c 	b.w	12e0 <arch_swap>
    4ea8:	f383 8811 	msr	BASEPRI, r3
    4eac:	f3bf 8f6f 	isb	sy
}
    4eb0:	4770      	bx	lr

00004eb2 <z_reschedule_unlocked>:
	__asm__ volatile(
    4eb2:	f04f 0320 	mov.w	r3, #32
    4eb6:	f3ef 8011 	mrs	r0, BASEPRI
    4eba:	f383 8812 	msr	BASEPRI_MAX, r3
    4ebe:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    4ec2:	f7ff bfea 	b.w	4e9a <z_reschedule_irqlock>

00004ec6 <z_priq_dumb_best>:
{
    4ec6:	4603      	mov	r3, r0
	return list->head == list;
    4ec8:	6800      	ldr	r0, [r0, #0]
}
    4eca:	4283      	cmp	r3, r0
    4ecc:	bf08      	it	eq
    4ece:	2000      	moveq	r0, #0
    4ed0:	4770      	bx	lr

00004ed2 <z_ready_thread>:
{
    4ed2:	b510      	push	{r4, lr}
    4ed4:	f04f 0320 	mov.w	r3, #32
    4ed8:	f3ef 8411 	mrs	r4, BASEPRI
    4edc:	f383 8812 	msr	BASEPRI_MAX, r3
    4ee0:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    4ee4:	f7fe fdf0 	bl	3ac8 <ready_thread>
	__asm__ volatile(
    4ee8:	f384 8811 	msr	BASEPRI, r4
    4eec:	f3bf 8f6f 	isb	sy
}
    4ef0:	bd10      	pop	{r4, pc}

00004ef2 <z_thread_timeout>:
{
    4ef2:	b510      	push	{r4, lr}
    4ef4:	4601      	mov	r1, r0
	__asm__ volatile(
    4ef6:	f04f 0320 	mov.w	r3, #32
    4efa:	f3ef 8411 	mrs	r4, BASEPRI
    4efe:	f383 8812 	msr	BASEPRI_MAX, r3
    4f02:	f3bf 8f6f 	isb	sy
		if (!killed) {
    4f06:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    4f0a:	f013 0f28 	tst.w	r3, #40	; 0x28
    4f0e:	d10d      	bne.n	4f2c <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    4f10:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    4f14:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    4f16:	b10b      	cbz	r3, 4f1c <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    4f18:	f7ff ffb5 	bl	4e86 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    4f1c:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    4f20:	f023 0314 	bic.w	r3, r3, #20
    4f24:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    4f28:	f7fe fdce 	bl	3ac8 <ready_thread>
	__asm__ volatile(
    4f2c:	f384 8811 	msr	BASEPRI, r4
    4f30:	f3bf 8f6f 	isb	sy
}
    4f34:	bd10      	pop	{r4, pc}

00004f36 <add_to_waitq_locked>:
{
    4f36:	b538      	push	{r3, r4, r5, lr}
    4f38:	4604      	mov	r4, r0
    4f3a:	460d      	mov	r5, r1
	unready_thread(thread);
    4f3c:	f7fe fe18 	bl	3b70 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    4f40:	7b63      	ldrb	r3, [r4, #13]
    4f42:	f043 0302 	orr.w	r3, r3, #2
    4f46:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    4f48:	b195      	cbz	r5, 4f70 <add_to_waitq_locked+0x3a>
    4f4a:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    4f4c:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4f4e:	429d      	cmp	r5, r3
    4f50:	d015      	beq.n	4f7e <add_to_waitq_locked+0x48>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4f52:	b1a3      	cbz	r3, 4f7e <add_to_waitq_locked+0x48>
	int32_t b1 = thread_1->base.prio;
    4f54:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    4f58:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    4f5c:	4291      	cmp	r1, r2
    4f5e:	d008      	beq.n	4f72 <add_to_waitq_locked+0x3c>
		return b2 - b1;
    4f60:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    4f62:	2a00      	cmp	r2, #0
    4f64:	dd05      	ble.n	4f72 <add_to_waitq_locked+0x3c>
	sys_dnode_t *const prev = successor->prev;
    4f66:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4f68:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    4f6c:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    4f6e:	605c      	str	r4, [r3, #4]
}
    4f70:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    4f72:	686a      	ldr	r2, [r5, #4]
    4f74:	4293      	cmp	r3, r2
    4f76:	d002      	beq.n	4f7e <add_to_waitq_locked+0x48>
    4f78:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4f7a:	2b00      	cmp	r3, #0
    4f7c:	d1ec      	bne.n	4f58 <add_to_waitq_locked+0x22>
	sys_dnode_t *const tail = list->tail;
    4f7e:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    4f80:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    4f84:	601c      	str	r4, [r3, #0]
	list->tail = node;
    4f86:	606c      	str	r4, [r5, #4]
}
    4f88:	e7f2      	b.n	4f70 <add_to_waitq_locked+0x3a>

00004f8a <z_unpend_first_thread>:
{
    4f8a:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    4f8c:	f04f 0320 	mov.w	r3, #32
    4f90:	f3ef 8511 	mrs	r5, BASEPRI
    4f94:	f383 8812 	msr	BASEPRI_MAX, r3
    4f98:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    4f9c:	f7ff ff93 	bl	4ec6 <z_priq_dumb_best>
		if (thread != NULL) {
    4fa0:	4604      	mov	r4, r0
    4fa2:	b120      	cbz	r0, 4fae <z_unpend_first_thread+0x24>
			unpend_thread_no_timeout(thread);
    4fa4:	f7ff ff6f 	bl	4e86 <unpend_thread_no_timeout>
    4fa8:	3018      	adds	r0, #24
    4faa:	f000 f806 	bl	4fba <z_abort_timeout>
	__asm__ volatile(
    4fae:	f385 8811 	msr	BASEPRI, r5
    4fb2:	f3bf 8f6f 	isb	sy
}
    4fb6:	4620      	mov	r0, r4
    4fb8:	bd38      	pop	{r3, r4, r5, pc}

00004fba <z_abort_timeout>:
{
    4fba:	b510      	push	{r4, lr}
	__asm__ volatile(
    4fbc:	f04f 0220 	mov.w	r2, #32
    4fc0:	f3ef 8411 	mrs	r4, BASEPRI
    4fc4:	f382 8812 	msr	BASEPRI_MAX, r2
    4fc8:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    4fcc:	6803      	ldr	r3, [r0, #0]
    4fce:	b13b      	cbz	r3, 4fe0 <z_abort_timeout+0x26>
			remove_timeout(to);
    4fd0:	f7ff f806 	bl	3fe0 <remove_timeout>
			ret = 0;
    4fd4:	2000      	movs	r0, #0
	__asm__ volatile(
    4fd6:	f384 8811 	msr	BASEPRI, r4
    4fda:	f3bf 8f6f 	isb	sy
}
    4fde:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    4fe0:	f06f 0015 	mvn.w	r0, #21
    4fe4:	e7f7      	b.n	4fd6 <z_abort_timeout+0x1c>

00004fe6 <z_get_next_timeout_expiry>:
{
    4fe6:	b510      	push	{r4, lr}
	__asm__ volatile(
    4fe8:	f04f 0320 	mov.w	r3, #32
    4fec:	f3ef 8411 	mrs	r4, BASEPRI
    4ff0:	f383 8812 	msr	BASEPRI_MAX, r3
    4ff4:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    4ff8:	f7fe ffcc 	bl	3f94 <next_timeout>
	__asm__ volatile(
    4ffc:	f384 8811 	msr	BASEPRI, r4
    5000:	f3bf 8f6f 	isb	sy
}
    5004:	bd10      	pop	{r4, pc}

00005006 <z_set_timeout_expiry>:
{
    5006:	b570      	push	{r4, r5, r6, lr}
    5008:	4604      	mov	r4, r0
    500a:	460d      	mov	r5, r1
	__asm__ volatile(
    500c:	f04f 0320 	mov.w	r3, #32
    5010:	f3ef 8611 	mrs	r6, BASEPRI
    5014:	f383 8812 	msr	BASEPRI_MAX, r3
    5018:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    501c:	f7fe ffba 	bl	3f94 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    5020:	2801      	cmp	r0, #1
    5022:	dd05      	ble.n	5030 <z_set_timeout_expiry+0x2a>
    5024:	42a0      	cmp	r0, r4
    5026:	db03      	blt.n	5030 <z_set_timeout_expiry+0x2a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    5028:	4629      	mov	r1, r5
    502a:	4620      	mov	r0, r4
    502c:	f7fd fbbe 	bl	27ac <sys_clock_set_timeout>
	__asm__ volatile(
    5030:	f386 8811 	msr	BASEPRI, r6
    5034:	f3bf 8f6f 	isb	sy
}
    5038:	bd70      	pop	{r4, r5, r6, pc}

0000503a <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    503a:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    503c:	f7ff f8c0 	bl	41c0 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    5040:	bd08      	pop	{r3, pc}

00005042 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    5042:	b108      	cbz	r0, 5048 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    5044:	f7fc bcae 	b.w	19a4 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    5048:	4770      	bx	lr
	...

0000504c <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    504c:	f7fd bc04 	b.w	2858 <SystemInit>
