#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Jul 19 10:56:34 2022
# Process ID: 9080
# Current directory: /home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.runs/synth_1
# Command line: vivado -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: /home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.runs/synth_1/system_wrapper.vds
# Journal file: /home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/ip_repo/led_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ypwang/Tool/Vivado/2021.1/data/ip'.
Command: synth_design -top system_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9104
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2561.828 ; gain = 0.000 ; free physical = 3130 ; free virtual = 9058
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.srcs/sources_1/imports/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:1488]
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27824' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27824]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (3#1) [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27824]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (4#1) [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (5#1) [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (6#1) [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (7#1) [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (8#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (9#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30020]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (10#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (11#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (12#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (13#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_0' (14#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_bram_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:72]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.3746 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_bram_0' (23#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:72]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'system_axi_bram_ctrl_0_bram_0' is unconnected for instance 'axi_bram_ctrl_0_bram' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:1741]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0_bram' of module 'system_axi_bram_ctrl_0_bram_0' has 8 connections declared, but only 7 given [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:1741]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_5' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/synth/system_axi_gpio_0_5.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/synth/system_axi_gpio_0_5.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (24#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (24#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (24#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (24#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (25#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (26#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (27#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (28#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (29#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (30#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_5' (31#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/synth/system_axi_gpio_0_5.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'system_led_ip_0_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_led_ip_0_0/synth/system_led_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'led_ip_v1_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/28ab/hdl/led_ip_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'led_ip_v1_0_S_AXI' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/28ab/hdl/led_ip_v1_0_S_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/28ab/hdl/led_ip_v1_0_S_AXI.v:231]
INFO: [Synth 8-226] default block is never used [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/28ab/hdl/led_ip_v1_0_S_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'lab3_user_logic' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/28ab/src/lab3_user_logic.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lab3_user_logic' (32#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/28ab/src/lab3_user_logic.v:6]
INFO: [Synth 8-6155] done synthesizing module 'led_ip_v1_0_S_AXI' (33#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/28ab/hdl/led_ip_v1_0_S_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'led_ip_v1_0' (34#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/28ab/hdl/led_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_led_ip_0_0' (35#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_led_ip_0_0/synth/system_led_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (36#1) [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84961]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (37#1) [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84961]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (38#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (39#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'system_ps7_0_axi_periph_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:2023]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1H7AUOX' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_axi_protocol_converter' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_aw_channel' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_cmd_translator' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_incr_cmd' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_incr_cmd' (40#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wrap_cmd' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wrap_cmd' (41#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_cmd_translator' (42#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-226] default block is never used [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm' (43#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_aw_channel' (44#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_b_channel' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo' (45#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized0' (45#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_b_channel' (46#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_ar_channel' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-226] default block is never used [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm' (47#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_ar_channel' (48#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_r_channel' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized1' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized1' (48#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized2' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized2' (48#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_r_channel' (49#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (50#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (51#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice' (52#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized0' (52#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized1' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized1' (52#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized2' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized2' (52#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice' (53#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'SI_REG' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (53#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (53#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized3' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized3' (53#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized4' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized4' (53#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized5' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized5' (53#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized6' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized6' (53#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice__parameterized0' (53#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'MI_REG' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s' (54#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_axi_protocol_converter' (55#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (56#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_pc_0' is unconnected for instance 'auto_pc' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:235]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_pc_0' is unconnected for instance 'auto_pc' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:235]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_0' has 56 connections declared, but only 54 given [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:235]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1H7AUOX' (57#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_4Y7TYO' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:292]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (58#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_pc_1' is unconnected for instance 'auto_pc' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:515]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_pc_1' is unconnected for instance 'auto_pc' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:515]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_1' has 56 connections declared, but only 54 given [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:515]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_4Y7TYO' (59#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:292]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_FKL2TE' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:572]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_2' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_2' (60#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_FKL2TE' (61#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:572]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_15QZ4LV' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:862]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_15QZ4LV' (62#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:862]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_11SE3QO' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:1092]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_3' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_axi_protocol_converter__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_axi_protocol_converter__parameterized0' (62#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_3' (63#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'system_auto_pc_3' is unconnected for instance 'auto_pc' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:1407]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'system_auto_pc_3' is unconnected for instance 'auto_pc' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:1407]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_3' has 79 connections declared, but only 77 given [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:1407]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_11SE3QO' (64#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:1092]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_axi_crossbar' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_crossbar_sasd' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_addr_decoder' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (65#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (66#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (66#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (66#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (66#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_addr_decoder' (67#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_decerr_slave' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_decerr_slave' (68#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_addr_arbiter_sasd' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_addr_arbiter_sasd' (69#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_splitter' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_splitter' (70#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_splitter__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_splitter__parameterized0' (70#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (71#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (71#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (71#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized7' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized7' (71#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (71#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_crossbar_sasd' (72#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_axi_crossbar' (73#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (74#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_arqos' does not match port width (16) of module 'system_xbar_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:3044]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_arregion' does not match port width (16) of module 'system_xbar_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:3046]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awqos' does not match port width (16) of module 'system_xbar_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:3055]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awregion' does not match port width (16) of module 'system_xbar_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:3057]
INFO: [Synth 8-6155] done synthesizing module 'system_ps7_0_axi_periph_0' (75#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:2023]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_100M_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (76#1) [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (76#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (77#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (78#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (79#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (80#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps7_0_100M_0' (81#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:1993]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:1993]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:1993]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:1993]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'system_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:1993]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_6' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/synth/system_axi_gpio_0_6.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/synth/system_axi_gpio_0_6.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (81#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (81#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (81#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_6' (82#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/synth/system_axi_gpio_0_6.vhd:84]
INFO: [Synth 8-6155] done synthesizing module 'system' (83#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/synth/system.v:1488]
WARNING: [Synth 8-7071] port 'LED' of module 'system' is unconnected for instance 'system_i' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.srcs/sources_1/imports/system_wrapper.v:78]
WARNING: [Synth 8-7071] port 'buttons_tri_i' of module 'system' is unconnected for instance 'system_i' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.srcs/sources_1/imports/system_wrapper.v:78]
WARNING: [Synth 8-7071] port 'switches_tri_i' of module 'system' is unconnected for instance 'system_i' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.srcs/sources_1/imports/system_wrapper.v:78]
WARNING: [Synth 8-7023] instance 'system_i' of module 'system' has 24 connections declared, but only 21 given [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.srcs/sources_1/imports/system_wrapper.v:78]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (84#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.srcs/sources_1/imports/system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2582.715 ; gain = 20.887 ; free physical = 3904 ; free virtual = 9843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2582.715 ; gain = 20.887 ; free physical = 3932 ; free virtual = 9866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2582.715 ; gain = 20.887 ; free physical = 3932 ; free virtual = 9866
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2582.715 ; gain = 0.000 ; free physical = 3917 ; free virtual = 9851
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/buttons/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc:5]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc] for cell 'system_i/switches/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc:5]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/ypwang/ysyx_record/EECS151_Material/EECS151_lab/fpga_labs_sp22/lab6/src/z1top.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/ypwang/ysyx_record/EECS151_Material/EECS151_lab/fpga_labs_sp22/lab6/src/z1top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ypwang/ysyx_record/EECS151_Material/EECS151_lab/fpga_labs_sp22/lab6/src/z1top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/ypwang/ysyx_record/EECS151_Material/EECS151_lab/fpga_labs_sp22/lab6/src/z1top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ypwang/ysyx_record/EECS151_Material/EECS151_lab/fpga_labs_sp22/lab6/src/z1top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/ypwang/ysyx_record/EECS151_Material/EECS151_lab/fpga_labs_sp22/lab6/src/z1top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ypwang/ysyx_record/EECS151_Material/EECS151_lab/fpga_labs_sp22/lab6/src/z1top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/ypwang/ysyx_record/EECS151_Material/EECS151_lab/fpga_labs_sp22/lab6/src/z1top.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ypwang/ysyx_record/EECS151_Material/EECS151_lab/fpga_labs_sp22/lab6/src/z1top.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ypwang/ysyx_record/EECS151_Material/EECS151_lab/fpga_labs_sp22/lab6/src/z1top.xdc]
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.191 ; gain = 0.000 ; free physical = 3825 ; free virtual = 9759
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  FDR => FDRE: 49 instances
  MUXCY_L => MUXCY: 4 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2698.191 ; gain = 0.000 ; free physical = 3825 ; free virtual = 9759
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2698.191 ; gain = 136.363 ; free physical = 3860 ; free virtual = 9826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2698.191 ; gain = 136.363 ; free physical = 3860 ; free virtual = 9826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for system_i/processing_system7_0/inst. (constraint file  /home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_ps7_0_100M/U0. (constraint file  /home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.runs/synth_1/dont_touch.xdc, line 60).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/buttons/U0. (constraint file  /home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.runs/synth_1/dont_touch.xdc, line 66).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/switches/U0. (constraint file  /home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.runs/synth_1/dont_touch.xdc, line 74).
Applied set_property KEEP_HIERARCHY = SOFT for system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps7_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/buttons. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/switches. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/led_ip. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2698.191 ; gain = 136.363 ; free physical = 3860 ; free virtual = 9826
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_25_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_25_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.191 ; gain = 136.363 ; free physical = 3913 ; free virtual = 9849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 24    
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 14    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               75 Bit    Registers := 1     
	               62 Bit    Registers := 12    
	               36 Bit    Registers := 8     
	               32 Bit    Registers := 10    
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 27    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 36    
	                1 Bit    Registers := 279   
+---Muxes : 
	   2 Input   75 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 12    
	   2 Input   36 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 31    
	   5 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   12 Bit        Muxes := 18    
	   5 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 14    
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 13    
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 77    
	   4 Input    4 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 63    
	   4 Input    2 Bit        Muxes := 14    
	   7 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 218   
	   3 Input    1 Bit        Muxes := 25    
	   9 Input    1 Bit        Muxes := 19    
	   5 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2698.191 ; gain = 136.363 ; free physical = 3807 ; free virtual = 9786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 47 of /home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc:47]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 47 of /home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc:47]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2698.191 ; gain = 136.363 ; free physical = 3581 ; free virtual = 9529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2698.191 ; gain = 136.363 ; free physical = 3558 ; free virtual = 9506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2712.230 ; gain = 150.402 ; free physical = 3491 ; free virtual = 9471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2712.230 ; gain = 150.402 ; free physical = 3533 ; free virtual = 9480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2712.230 ; gain = 150.402 ; free physical = 3533 ; free virtual = 9480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2712.230 ; gain = 150.402 ; free physical = 3533 ; free virtual = 9481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2712.230 ; gain = 150.402 ; free physical = 3533 ; free virtual = 9481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2712.230 ; gain = 150.402 ; free physical = 3533 ; free virtual = 9481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2712.230 ; gain = 150.402 ; free physical = 3533 ; free virtual = 9481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_4 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |CARRY4   |    42|
|3     |LUT1     |    50|
|4     |LUT2     |   111|
|5     |LUT3     |   473|
|6     |LUT4     |   275|
|7     |LUT5     |   280|
|8     |LUT6     |   501|
|9     |PS7      |     1|
|10    |RAMB36E1 |     2|
|11    |SRL16    |     1|
|12    |SRL16E   |    25|
|13    |SRLC32E  |    99|
|14    |FDR      |     4|
|15    |FDRE     |  1444|
|16    |FDSE     |    62|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2712.230 ; gain = 150.402 ; free physical = 3533 ; free virtual = 9481
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2712.230 ; gain = 34.926 ; free physical = 3585 ; free virtual = 9533
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2712.238 ; gain = 150.402 ; free physical = 3585 ; free virtual = 9533
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2712.238 ; gain = 0.000 ; free physical = 3674 ; free virtual = 9623
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.121 ; gain = 0.000 ; free physical = 3617 ; free virtual = 9566
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: b11e837b
INFO: [Common 17-83] Releasing license: Synthesis
324 Infos, 50 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2758.121 ; gain = 196.406 ; free physical = 3923 ; free virtual = 9872
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab4/lab4.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 19 10:57:09 2022...
