Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[09:02:33.460169] Configured Lic search path (21.01-s002): 27001@192.168.1.10

Version: 21.18-s082_1, built Tue Jul 18 09:08:41 PDT 2023
Options: -abort_on_error -overwrite -logs /home/ci_inovador/Documentos/inge4-workspace/logs/genus.log /dev/null -files /home/ci_inovador/Documentos/inge4-workspace/scripts/logic_synt.tcl 
Date:    Thu Sep 11 09:02:33 2025
Host:    eltonsilva (x86_64 w/Linux 4.18.0-553.36.1.el8_10.x86_64) (14cores*20cpus*1physical cpu*13th Gen Intel(R) Core(TM) i5-13500 24576KB) (32333796KB)
PID:     370111
OS:      Rocky Linux release 8.10 (Green Obsidian)


[09:02:34.017290] Periodic Lic check successful
[09:02:34.017290] Feature usage summary:
[09:02:34.017290] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (4 seconds elapsed).

#@ Processing -files option
@genus 1> source /home/ci_inovador/Documentos/inge4-workspace/scripts/logic_synt.tcl
#@ Begin verbose source /home/ci_inovador/Documentos/inge4-workspace/scripts/logic_synt.tcl
@file(logic_synt.tcl) 4: gui_show
@file(logic_synt.tcl) 6: set ROOT $env(ROOT)
@file(logic_synt.tcl) 7: set PDK_PATH $env(PDK_PATH)
@file(logic_synt.tcl) 9: set lyt $env(lyt)
@file(logic_synt.tcl) 10: set logs $env(logs)
@file(logic_synt.tcl) 11: set scr $env(scr)
@file(logic_synt.tcl) 12: set src $env(src)
@file(logic_synt.tcl) 13: set tests $env(tests)
@file(logic_synt.tcl) 14: set syn $env(syn)
@file(logic_synt.tcl) 15: set rpt $env(rpt)
@file(logic_synt.tcl) 16: set cons $env(cons)
@file(logic_synt.tcl) 18: set design $env(design)
@file(logic_synt.tcl) 20: if {![file exists ${syn}/${design}]} {
    file mkdir ${syn}/${design}
}
@file(logic_synt.tcl) 24: set_db auto_ungroup both
  Setting attribute of root '/': 'auto_ungroup' = both
@file(logic_synt.tcl) 26: switch $design {
   "inter_spartan_spi" {
      read_hdl -sv ../ascon/inter_spartan_spi.sv
    }
    default {
      read_hdl -sv ${src}/${design}.sv
    }
}
@file(logic_synt.tcl) 36: read_lib $PDK_PATH/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib

Threads Configured:3

  Message Summary for Library fast_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
@file(logic_synt.tcl) 38: elaborate
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'bch_toplevel' from file '/home/ci_inovador/Documentos/inge4-workspace/src/bch_toplevel.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'bch_toplevel'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: bch_toplevel, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: bch_toplevel, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(logic_synt.tcl) 39: switch $design {
   "inter_spartan_spi" {
      read_sdc $cons/ascon.sdc
    }
    default {
      read_sdc $cons/basic.sdc
    }
}
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(logic_synt.tcl) 48: foreach lc [get_db base_cells -if {.name == "SDF*"}] {
  set_db $lc .dont_use true
}
  Setting attribute of base_cell 'SDFFHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFXL': 'dont_use' = true
@file(logic_synt.tcl) 52: foreach lc [get_db base_cells -if {.name == "CLKBUF*"}] {
  set_db $lc .dont_use true
}
  Setting attribute of base_cell 'CLKBUFX12': 'dont_use' = true
  Setting attribute of base_cell 'CLKBUFX16': 'dont_use' = true
  Setting attribute of base_cell 'CLKBUFX2': 'dont_use' = true
  Setting attribute of base_cell 'CLKBUFX20': 'dont_use' = true
  Setting attribute of base_cell 'CLKBUFX3': 'dont_use' = true
  Setting attribute of base_cell 'CLKBUFX4': 'dont_use' = true
  Setting attribute of base_cell 'CLKBUFX6': 'dont_use' = true
  Setting attribute of base_cell 'CLKBUFX8': 'dont_use' = true
@file(logic_synt.tcl) 56: syn_generic
  Library has 316 usable logic and 84 usable sequential lib-cells.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 32.0 ps std_slew: 5.4 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: bch_toplevel, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         4.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'bch_toplevel' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 1.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:41 (Sep11) |  536.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: bch_toplevel, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.010s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        10.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: bch_toplevel, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         4.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 2, runtime: 0.026s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-34'.
Completed constant-data mux optimization (accepts: 88, rejects: 7, runtime: 4.496s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.026s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.003s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 6, runtime: 0.005s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed identity transform (accepts: 0, rejects: 6, runtime: 0.005s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.002s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed optimize datapath elements (accepts: 1, rejects: 0, runtime: 0.001s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: bch_toplevel, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       2 |        26.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |      88 |       7 |      4496.00 | 
| hlo_inequality_transform  |       0 |       0 |        26.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         3.00 | 
| hlo_common_select_muxopto |       0 |       6 |         5.00 | 
| hlo_identity_transform    |       0 |       6 |         5.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         2.00 | 
| hlo_optimize_datapath     |       1 |       0 |         1.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         1.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 2
gf_mult_26_19:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_26_19:mux_gf_mult_49_161 
SOP DEBUG : Module= bch_bm_block, Cluster= ctl_idx_4_11, ctl= 2, Non-ctl= 2
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_4_11.
Number of non-ctl's : 2
gf_mult_29_19:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_29_19:mux_gf_mult_49_163 
SOP DEBUG : Module= bch_bm_block, Cluster= ctl_idx_4_74, ctl= 2, Non-ctl= 2
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_4_74.
Number of non-ctl's : 2
gf_mult_29_42:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_29_42:mux_gf_mult_49_165 
SOP DEBUG : Module= bch_bm_block, Cluster= ctl_idx_4_89, ctl= 2, Non-ctl= 2
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_4_89.
Number of non-ctl's : 6
gf_div_33_28:antilog_table_78_22:mux_antilog_table_4_11 gf_div_34_28:antilog_table_78_22:mux_antilog_table_4_11 gf_div_33_28:mux_gf_div_71_153 gf_div_33_28:mux_gf_div_73_155 gf_div_34_28:mux_gf_div_73_159 gf_div_34_28:mux_gf_div_71_157 
SOP DEBUG : Module= bch_bm_block, Cluster= ctl_idx_4_103, ctl= 6, Non-ctl= 6
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_4_103.
Number of non-ctl's : 2
gf_mult_34_40:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_34_40:mux_gf_mult_49_167 
SOP DEBUG : Module= bch_bm_block, Cluster= ctl_idx_4_132, ctl= 2, Non-ctl= 2
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_4_132.
Number of non-ctl's : 2
gf_mult_26_19:log_table_52_19:mux_log_table_25_11 gf_mult_29_19:log_table_52_19:mux_log_table_25_11 
SOP DEBUG : Module= bch_bm_block, Cluster= ctl_idx_25_11, ctl= 2, Non-ctl= 2
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_25_11.
Number of non-ctl's : 4
gf_div_33_28:log_table_76_35:mux_log_table_25_11 gf_div_34_28:log_table_76_35:mux_log_table_25_11 gf_mult_26_19:log_table_52_34:mux_log_table_25_11 gf_mult_29_42:log_table_52_34:mux_log_table_25_11 
SOP DEBUG : Module= bch_bm_block, Cluster= ctl_idx_25_59, ctl= 4, Non-ctl= 4
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_25_59.
Number of non-ctl's : 2
gf_mult_29_19:log_table_52_34:mux_log_table_25_11 gf_mult_34_40:log_table_52_34:mux_log_table_25_11 
SOP DEBUG : Module= bch_bm_block, Cluster= ctl_idx_25_72, ctl= 2, Non-ctl= 2
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_25_72.
Number of non-ctl's : 1
gf_mult_29_42:log_table_52_19:mux_log_table_25_11 
SOP DEBUG : Module= bch_bm_block, Cluster= ctl_idx_25_85, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_25_85.
Number of non-ctl's : 1
gf_div_33_28:log_table_76_20:mux_log_table_25_11 
SOP DEBUG : Module= bch_bm_block, Cluster= ctl_idx_25_99, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_25_99.
Number of non-ctl's : 1
gf_div_34_28:log_table_76_20:mux_log_table_25_11 
SOP DEBUG : Module= bch_bm_block, Cluster= ctl_idx_25_113, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_25_113.
Number of non-ctl's : 1
gf_mult_34_40:log_table_52_19:mux_log_table_25_11 
SOP DEBUG : Module= bch_bm_block, Cluster= ctl_idx_25_128, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_25_128.
Number of non-ctl's : 30
gf_mult_22_21_I1:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_22_21_I2:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_22_21_I3:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_22_21_I4:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_22_21_I5:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_22_21_I6:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_22_21_I7:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_22_21_I8:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_22_21_I9:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_22_21_I10:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_22_21_I11:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_22_21_I12:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_22_21_I13:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_22_21_I14:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_22_21_I15:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_22_21_I1:mux_gf_mult_49_313640 gf_mult_22_21_I2:mux_gf_mult_49_313642 gf_mult_22_21_I3:mux_gf_mult_49_313644 gf_mult_22_21_I4:mux_gf_mult_49_313646 gf_mult_22_21_I5:mux_gf_mult_49_313648 gf_mult_22_21_I6:mux_gf_mult_49_313650 gf_mult_22_21_I7:mux_gf_mult_49_313652 gf_mult_22_21_I8:mux_gf_mult_49_313654 gf_mult_22_21_I9:mux_gf_mult_49_313656 gf_mult_22_21_I10:mux_gf_mult_49_313658 gf_mult_22_21_I11:mux_gf_mult_49_313660 gf_mult_22_21_I12:mux_gf_mult_49_313662 gf_mult_22_21_I13:mux_gf_mult_49_313664 gf_mult_22_21_I14:mux_gf_mult_49_313666 gf_mult_22_21_I15:mux_gf_mult_49_313668 
SOP DEBUG : Module= bch_chien_block, Cluster= ctl_idx_4_11, ctl= 30, Non-ctl= 30
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_4_11.
Number of non-ctl's : 30
gf_mult_23_21_I1:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_23_21_I2:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_23_21_I3:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_23_21_I4:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_23_21_I5:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_23_21_I6:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_23_21_I7:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_23_21_I8:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_23_21_I9:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_23_21_I10:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_23_21_I11:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_23_21_I12:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_23_21_I13:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_23_21_I14:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_23_21_I15:antilog_table_54_23:mux_antilog_table_4_11 gf_mult_23_21_I1:mux_gf_mult_49_313700 gf_mult_23_21_I2:mux_gf_mult_49_313702 gf_mult_23_21_I3:mux_gf_mult_49_313704 gf_mult_23_21_I4:mux_gf_mult_49_313706 gf_mult_23_21_I5:mux_gf_mult_49_313708 gf_mult_23_21_I6:mux_gf_mult_49_313710 gf_mult_23_21_I7:mux_gf_mult_49_313712 gf_mult_23_21_I8:mux_gf_mult_49_313714 gf_mult_23_21_I9:mux_gf_mult_49_313716 gf_mult_23_21_I10:mux_gf_mult_49_313718 gf_mult_23_21_I11:mux_gf_mult_49_313720 gf_mult_23_21_I12:mux_gf_mult_49_313722 gf_mult_23_21_I13:mux_gf_mult_49_313724 gf_mult_23_21_I14:mux_gf_mult_49_313726 gf_mult_23_21_I15:mux_gf_mult_49_313728 
SOP DEBUG : Module= bch_chien_block, Cluster= ctl_idx_4_385, ctl= 30, Non-ctl= 30
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_4_385.
Number of non-ctl's : 60
cmo_mux_0 cmo_mux_3767 cmo_mux_20775 cmo_mux_21223 cmo_mux_24343 cmo_mux_41799 cmo_mux_42247 cmo_mux_45367 cmo_mux_62823 cmo_mux_63271 cmo_mux_66391 cmo_mux_83847 cmo_mux_84295 cmo_mux_87415 cmo_mux_104807 cmo_mux_105255 cmo_mux_108375 cmo_mux_125767 cmo_mux_126215 cmo_mux_129335 cmo_mux_146647 cmo_mux_147095 cmo_mux_150215 cmo_mux_167479 cmo_mux_167863 cmo_mux_170983 cmo_mux_188439 cmo_mux_188823 cmo_mux_191943 cmo_mux_209399 cmo_mux_209783 cmo_mux_212903 cmo_mux_230359 cmo_mux_230743 cmo_mux_233863 cmo_mux_251319 cmo_mux_251623 cmo_mux_254743 cmo_mux_272135 cmo_mux_272439 cmo_mux_275559 cmo_mux_292951 cmo_mux_293207 cmo_mux_296327 gf_mult_22_21_I1:log_table_52_19:mux_log_table_25_11 gf_mult_22_21_I1:mux_sum_53_313670 gf_mult_22_21_I2:mux_sum_53_313672 gf_mult_22_21_I3:mux_sum_53_313674 gf_mult_22_21_I4:mux_sum_53_313676 gf_mult_22_21_I5:mux_sum_53_313678 gf_mult_22_21_I6:mux_sum_53_313680 gf_mult_22_21_I7:mux_sum_53_313682 gf_mult_22_21_I8:mux_sum_53_313684 gf_mult_22_21_I9:mux_sum_53_313686 gf_mult_22_21_I10:mux_sum_53_313688 gf_mult_22_21_I11:mux_sum_53_313690 gf_mult_22_21_I12:mux_sum_53_313692 gf_mult_22_21_I13:mux_sum_53_313694 gf_mult_22_21_I14:mux_sum_53_313696 gf_mult_22_21_I15:mux_sum_53_313698 
SOP DEBUG : Module= bch_chien_block, Cluster= ctl_idx_25_11, ctl= 30, Non-ctl= 60
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_idx_25_11.
Number of non-ctl's : 60
cmo_mux_10711 cmo_mux_13831 cmo_mux_31287 cmo_mux_31735 cmo_mux_34855 cmo_mux_52311 cmo_mux_52759 cmo_mux_55879 cmo_mux_73335 cmo_mux_73783 cmo_mux_76903 cmo_mux_94359 cmo_mux_94743 cmo_mux_97863 cmo_mux_115319 cmo_mux_115703 cmo_mux_118823 cmo_mux_136279 cmo_mux_136583 cmo_mux_139703 cmo_mux_157159 cmo_mux_157415 cmo_mux_160535 cmo_mux_177927 cmo_mux_178375 cmo_mux_181495 cmo_mux_198887 cmo_mux_199335 cmo_mux_202455 cmo_mux_219847 cmo_mux_220295 cmo_mux_223415 cmo_mux_240807 cmo_mux_241255 cmo_mux_244375 cmo_mux_261687 cmo_mux_262071 cmo_mux_265191 cmo_mux_282503 cmo_mux_282887 cmo_mux_286007 cmo_mux_303271 cmo_mux_303575 cmo_mux_306695 gf_mult_23_21_I1:log_table_52_19:mux_log_table_25_11 gf_mult_23_21_I1:mux_sum_53_313730 gf_mult_23_21_I2:mux_sum_53_313732 gf_mult_23_21_I3:mux_sum_53_313734 gf_mult_23_21_I4:mux_sum_53_313736 gf_mult_23_21_I5:mux_sum_53_313738 gf_mult_23_21_I6:mux_sum_53_313740 gf_mult_23_21_I7:mux_sum_53_313742 gf_mult_23_21_I8:mux_sum_53_313744 gf_mult_23_21_I9:mux_sum_53_313746 gf_mult_23_21_I10:mux_sum_53_313748 gf_mult_23_21_I11:mux_sum_53_313750 gf_mult_23_21_I12:mux_sum_53_313752 gf_mult_23_21_I13:mux_sum_53_313754 gf_mult_23_21_I14:mux_sum_53_313756 gf_mult_23_21_I15:mux_sum_53_313758 
SOP DEBUG : Module= bch_chien_block, Cluster= ctl_idx_25_383, ctl= 30, Non-ctl= 60
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_idx_25_383.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'bch_toplevel':
          sop(16) msb_trim(4) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'bch_toplevel'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:8 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in bch_toplevel: area: 2395909208 ,dp = 18 mux = 6 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_1_0_c1 in bch_toplevel: area: 1616517056 ,dp = 18 mux = 4 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_0_c2 in bch_toplevel: area: 1564032736 ,dp = 16 mux = 4 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_0_c3 in bch_toplevel: area: 1616517056 ,dp = 18 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

CDN_DP_region_1_0_c4 in bch_toplevel: area: 1564032736 ,dp = 16 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_0_c5 in bch_toplevel: area: 1564032736 ,dp = 16 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_0_c6 in bch_toplevel: area: 1616517056 ,dp = 18 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

CDN_DP_region_1_0_c7 in bch_toplevel: area: 1889435520 ,dp = 12 mux = 6 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

Best config: CDN_DP_region_1_0_c5 in bch_toplevel: area: 1564032736 ,dp = 16 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 1564032736.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2395909208         1616517056         1564032736         1616517056         1564032736         1564032736         1616517056         1889435520  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  2                  4                  2                  4                  4                  2                 12  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  4  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c5
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2395909208 (       )    214748364.70 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START             2395909208 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             2395909208 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2395909208 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             2395909208 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2395909208 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START             2395909208 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) signed_add_c_with_select_version1 --> signed_add_c_with_select_version2
##>                                  END             2269946840 (  -5.26)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START             2269946840 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) signed_add_c_with_select_version1 --> signed_add_c_with_select_version2
##>                                  END             2143984472 (  -5.55)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             2143984472 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2143984472 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             2143984472 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2143984472 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             2143984472 ( -10.51)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             2143984472 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2143984472 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             2143984472 ( -10.51)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             2143984472 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2143984472 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             2143984472 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> rewrite                        START             2143984472 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) base_comb_unsigned_sub_exs_add_from --> comb_unsigned_sub_exs_add_to
##>                                  END             1864505468 ( -13.04)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START             1864505468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) base_comb_unsigned_sub_exs_add_from --> comb_unsigned_sub_exs_add_to
##>                                  END             1585026464 ( -14.99)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) base_comb_unsigned_add_exs_sub_from --> comb_unsigned_add_exs_sub_to
##>                                  END             1642759216 (  +3.64)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1585026464 ( -26.07)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             1585026464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1564032736 (  -1.32)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             1564032736 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1587650680 (  +1.51)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             1587650680 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1587650680 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START             1564032736 (  -1.49)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1564032736 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_1_0_c5'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(4), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'bch_toplevel'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: bch_toplevel, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: bch_toplevel, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         1.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: bch_toplevel, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.040s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        40.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                                                                             Message Text                                                                               |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372  |Info    |   33 |Bitwidth mismatch in assignment.                                                                                                                                        |
|           |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit  |
|           |        |      | assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues  |
|           |        |      | the warning for any bitwidth mismatch that appears in this implicit assignment.                                                                                        |
| CDFG-769  |Info    |    4 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                    |
| CWD-19    |Info    |  306 |An implementation was inferred.                                                                                                                                         |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                                                                                                                                              |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                                                                                                                                         |
| DPOPT-3   |Info    |    1 |Implementing datapath configurations.                                                                                                                                   |
| DPOPT-4   |Info    |    1 |Done implementing datapath configurations.                                                                                                                              |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                                                                                                                                           |
| ELAB-1    |Info    |    1 |Elaborating Design.                                                                                                                                                     |
| ELAB-2    |Info    |    3 |Elaborating Subdesign.                                                                                                                                                  |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                                                                                                                                                |
| GB-6      |Info    |    5 |A datapath component has been ungrouped.                                                                                                                                |
| GLO-34    |Info    |   62 |Deleting instances not driving any primary outputs.                                                                                                                     |
|           |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To |
|           |        |      | see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate'  |
|           |        |      | to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute  |
|           |        |      | to 'true'.                                                                                                                                                             |
| GLO-51    |Info    |    2 |Hierarchical instance automatically ungrouped.                                                                                                                          |
|           |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute            |
|           |        |      | 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                          |
| LBR-9     |Warning |   20 |Library cell has no output pins defined.                                                                                                                                |
|           |        |      |Add the missing output pin(s)                                                                                                                                           |
|           |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If |
|           |        |      | there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used |
|           |        |      | for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell    |
|           |        |      | has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the  |
|           |        |      | pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                              |
| LBR-41    |Info    |    1 |An output library pin lacks a function attribute.                                                                                                                       |
|           |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                                                         |
|           |        |      | (because one of its outputs does not have a valid function.                                                                                                            |
| LBR-155   |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                |
|           |        |      |The 'timing_sense' attribute will be respected.                                                                                                                         |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                              |
| LBR-162   |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                 |
|           |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                |
| LBR-412   |Info    |    1 |Created nominal operating condition.                                                                                                                                    |
|           |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                                        |
|           |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                                            |
| LBR-518   |Info    |    1 |Missing a function attribute in the output pin definition.                                                                                                              |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                            |
| RTLOPT-40 |Info    |   10 |Transformed datapath macro.                                                                                                                                             |
| SYNTH-1   |Info    |    1 |Synthesizing.                                                                                                                                                           |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 316 combo usable cells and 84 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 20 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                                                                Message Text                                                                                  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |   16 |A datapath component has been ungrouped.                                                                                                                                      |
| GLO-34 |Info |    1 |Deleting instances not driving any primary outputs.                                                                                                                           |
|        |     |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see   |
|        |     |      | the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false   |
|        |     |      | to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.      |
| GLO-42 |Info |    2 |Equivalent sequential instances have been merged.                                                                                                                             |
|        |     |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance       |
|        |     |      | attribute to 'false'.                                                                                                                                                        |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    57        100.0
Excluded from State Retention      57        100.0
    - Will not convert             57        100.0
      - Preserved                   0          0.0
      - Power intent excluded      57        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 18, CPU_Time 18.373601
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:41 (Sep11) |  536.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:18(00:00:18) | 100.0(100.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:41 (Sep11) |  536.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:18(00:00:18) | 100.0(100.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -     34135     96273       536
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      1522      4368      1020
##>G:Misc                              18
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       18
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'bch_toplevel' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(logic_synt.tcl) 57: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 32.0 ps std_slew: 5.4 ps std_load: 1.0 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'bch_toplevel' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 316 combo usable cells and 84 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:41 (Sep11) |  536.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:18(00:00:18) | 100.0(100.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:41 (Sep11) |  536.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:18(00:00:18) | 100.0(100.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 316 combo usable cells and 84 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 20 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 20 CPUs usable)
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 20 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                 1656        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                                                               Message Text                                                                                 |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GLO-51   |Info |    1 |Hierarchical instance automatically ungrouped.                                                                                                                              |
|          |     |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' |
|          |     |      | to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                             |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                                                                                                |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                                                                                          |
| SYNTH-4  |Info |    1 |Mapping.                                                                                                                                                                    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr                1630        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    57        100.0
Excluded from State Retention      57        100.0
    - Will not convert             57        100.0
      - Preserved                   0          0.0
      - Power intent excluded      57        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 2, CPU_Time 1.528575
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:41 (Sep11) |  536.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:18(00:00:18) |  92.3( 90.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:25) |  00:00:01(00:00:02) |   7.7( 10.0) |    9:03:01 (Sep11) |   1.02 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/bch_toplevel/fv_map.fv.json' for netlist 'fv/bch_toplevel/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/bch_toplevel/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/bch_toplevel/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:41 (Sep11) |  536.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:18(00:00:18) |  87.9( 85.7) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:25) |  00:00:01(00:00:02) |   7.3(  9.5) |    9:03:01 (Sep11) |   1.02 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:26) |  00:00:01(00:00:01) |   4.8(  4.8) |    9:03:02 (Sep11) |   1.02 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.003589999999999094
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:41 (Sep11) |  536.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:18(00:00:18) |  87.9( 85.7) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:25) |  00:00:01(00:00:02) |   7.3(  9.5) |    9:03:01 (Sep11) |   1.02 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:26) |  00:00:01(00:00:01) |   4.8(  4.8) |    9:03:02 (Sep11) |   1.02 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:26) |  00:00:00(00:00:00) |  -0.0(  0.0) |    9:03:02 (Sep11) |   1.02 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:bch_toplevel ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:41 (Sep11) |  536.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:18(00:00:18) |  87.9( 85.7) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:25) |  00:00:01(00:00:02) |   7.3(  9.5) |    9:03:01 (Sep11) |   1.02 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:26) |  00:00:01(00:00:01) |   4.8(  4.8) |    9:03:02 (Sep11) |   1.02 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:26) |  00:00:00(00:00:00) |  -0.0(  0.0) |    9:03:02 (Sep11) |   1.02 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:03:02 (Sep11) |   1.02 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1630        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 1630        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_tns                   1630        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0037349999999989336
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:41 (Sep11) |  536.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:18(00:00:18) |  87.9( 85.7) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:25) |  00:00:01(00:00:02) |   7.3(  9.5) |    9:03:01 (Sep11) |   1.02 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:26) |  00:00:01(00:00:01) |   4.8(  4.8) |    9:03:02 (Sep11) |   1.02 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:26) |  00:00:00(00:00:00) |  -0.0(  0.0) |    9:03:02 (Sep11) |   1.02 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:03:02 (Sep11) |   1.02 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:26) |  00:00:00(00:00:00) |  -0.0(  0.0) |    9:03:02 (Sep11) |   1.02 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:41 (Sep11) |  536.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:18(00:00:18) |  87.9( 85.7) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:02:59 (Sep11) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:25) |  00:00:01(00:00:02) |   7.3(  9.5) |    9:03:01 (Sep11) |   1.02 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:26) |  00:00:01(00:00:01) |   4.8(  4.8) |    9:03:02 (Sep11) |   1.02 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:26) |  00:00:00(00:00:00) |  -0.0(  0.0) |    9:03:02 (Sep11) |   1.02 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:03:02 (Sep11) |   1.02 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:26) |  00:00:00(00:00:00) |  -0.0(  0.0) |    9:03:02 (Sep11) |   1.02 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:03:02 (Sep11) |   1.02 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      1522      4368      1020
##>M:Pre Cleanup                        0         -         -      1522      4368      1020
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       830      1629      1020
##>M:Const Prop                         0         -         0       830      1629      1020
##>M:Cleanup                            0         -         0       830      1629      1020
##>M:MBCI                               0         -         -       830      1629      1020
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'bch_toplevel'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(logic_synt.tcl) 58: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'bch_toplevel' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_iopt                  1630        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                 1630        0         0         0        0
 simp_cc_inputs             1629        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                  1629        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 1629        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1629        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1629        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1629        0         0         0        0
 rem_inv                    1628        0         0         0        0
 rem_inv_qb                 1628        0         0         0        0
 io_phase                   1621        0         0         0        0
 gate_comp                  1621        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         2  (        2 /        2 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         8  (        1 /        1 )  0.01
    seq_res_area         3  (        0 /        0 )  0.13
        io_phase        30  (       30 /       30 )  0.05
       gate_comp        51  (        1 /        1 )  0.09
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        50  (        0 /       50 )  0.01
       area_down        13  (        0 /        0 )  0.03
      size_n_buf         4  (        0 /        0 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 1621        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1621        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1621        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1621        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp        50  (        0 /        0 )  0.09
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        50  (        0 /       50 )  0.01
       area_down        13  (        0 /        0 )  0.03
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 1621        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1621        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'bch_toplevel'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(logic_synt.tcl) 60: report_area >> ${syn}/${design}/reports/${design}_area.txt
@file(logic_synt.tcl) 61: report_gates >> ${syn}/${design}/reports/${design}_gates.txt
@file(logic_synt.tcl) 62: report_power >> ${syn}/${design}/reports/${design}_power.txt
Warning: Library 'fast_vdd1v0' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'fast_vdd1v0' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : bch_toplevel
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: /home/ci_inovador/Documentos/inge4-workspace/synthesis/bch_toplevel/reports/bch_toplevel_power.txt
@file(logic_synt.tcl) 64: write_hdl ${design} > ${syn}/${design}/${design}.v
@file(logic_synt.tcl) 65: write_sdf -edge check_edge -setuphold merge_always -nonegchecks -recrem split -version 3.0 -design ${design} > ${syn}/${design}/${design}.sdf
#@ End verbose source /home/ci_inovador/Documentos/inge4-workspace/scripts/logic_synt.tcl
WARNING: This version of the tool is 785 days old.
@genus:root: 2> exit

Lic Summary:
[09:03:19.436473] Cdslmd servers: gmicro0
[09:03:19.436475] Feature usage summary:
[09:03:19.436475] Genus_Synthesis

Normal exit.