{
  "module_name": "dma3_core_regs.h",
  "hash_id": "f031176e7665443151c62f22f198e045ae239b2b31c449aff09af9c70c6e9c89",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/dma3_core_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA3_CORE_REGS_H_\n#define ASIC_REG_DMA3_CORE_REGS_H_\n\n \n\n#define mmDMA3_CORE_CFG_0                                            0x560000\n\n#define mmDMA3_CORE_CFG_1                                            0x560004\n\n#define mmDMA3_CORE_LBW_MAX_OUTSTAND                                 0x560008\n\n#define mmDMA3_CORE_SRC_BASE_LO                                      0x560014\n\n#define mmDMA3_CORE_SRC_BASE_HI                                      0x560018\n\n#define mmDMA3_CORE_DST_BASE_LO                                      0x56001C\n\n#define mmDMA3_CORE_DST_BASE_HI                                      0x560020\n\n#define mmDMA3_CORE_SRC_TSIZE_1                                      0x56002C\n\n#define mmDMA3_CORE_SRC_STRIDE_1                                     0x560030\n\n#define mmDMA3_CORE_SRC_TSIZE_2                                      0x560034\n\n#define mmDMA3_CORE_SRC_STRIDE_2                                     0x560038\n\n#define mmDMA3_CORE_SRC_TSIZE_3                                      0x56003C\n\n#define mmDMA3_CORE_SRC_STRIDE_3                                     0x560040\n\n#define mmDMA3_CORE_SRC_TSIZE_4                                      0x560044\n\n#define mmDMA3_CORE_SRC_STRIDE_4                                     0x560048\n\n#define mmDMA3_CORE_SRC_TSIZE_0                                      0x56004C\n\n#define mmDMA3_CORE_DST_TSIZE_1                                      0x560054\n\n#define mmDMA3_CORE_DST_STRIDE_1                                     0x560058\n\n#define mmDMA3_CORE_DST_TSIZE_2                                      0x56005C\n\n#define mmDMA3_CORE_DST_STRIDE_2                                     0x560060\n\n#define mmDMA3_CORE_DST_TSIZE_3                                      0x560064\n\n#define mmDMA3_CORE_DST_STRIDE_3                                     0x560068\n\n#define mmDMA3_CORE_DST_TSIZE_4                                      0x56006C\n\n#define mmDMA3_CORE_DST_STRIDE_4                                     0x560070\n\n#define mmDMA3_CORE_DST_TSIZE_0                                      0x560074\n\n#define mmDMA3_CORE_COMMIT                                           0x560078\n\n#define mmDMA3_CORE_WR_COMP_WDATA                                    0x56007C\n\n#define mmDMA3_CORE_WR_COMP_ADDR_LO                                  0x560080\n\n#define mmDMA3_CORE_WR_COMP_ADDR_HI                                  0x560084\n\n#define mmDMA3_CORE_WR_COMP_AWUSER_31_11                             0x560088\n\n#define mmDMA3_CORE_TE_NUMROWS                                       0x560094\n\n#define mmDMA3_CORE_PROT                                             0x5600B8\n\n#define mmDMA3_CORE_SECURE_PROPS                                     0x5600F0\n\n#define mmDMA3_CORE_NON_SECURE_PROPS                                 0x5600F4\n\n#define mmDMA3_CORE_RD_MAX_OUTSTAND                                  0x560100\n\n#define mmDMA3_CORE_RD_MAX_SIZE                                      0x560104\n\n#define mmDMA3_CORE_RD_ARCACHE                                       0x560108\n\n#define mmDMA3_CORE_RD_ARUSER_31_11                                  0x560110\n\n#define mmDMA3_CORE_RD_INFLIGHTS                                     0x560114\n\n#define mmDMA3_CORE_WR_MAX_OUTSTAND                                  0x560120\n\n#define mmDMA3_CORE_WR_MAX_AWID                                      0x560124\n\n#define mmDMA3_CORE_WR_AWCACHE                                       0x560128\n\n#define mmDMA3_CORE_WR_AWUSER_31_11                                  0x560130\n\n#define mmDMA3_CORE_WR_INFLIGHTS                                     0x560134\n\n#define mmDMA3_CORE_RD_RATE_LIM_CFG_0                                0x560150\n\n#define mmDMA3_CORE_RD_RATE_LIM_CFG_1                                0x560154\n\n#define mmDMA3_CORE_WR_RATE_LIM_CFG_0                                0x560158\n\n#define mmDMA3_CORE_WR_RATE_LIM_CFG_1                                0x56015C\n\n#define mmDMA3_CORE_ERR_CFG                                          0x560160\n\n#define mmDMA3_CORE_ERR_CAUSE                                        0x560164\n\n#define mmDMA3_CORE_ERRMSG_ADDR_LO                                   0x560170\n\n#define mmDMA3_CORE_ERRMSG_ADDR_HI                                   0x560174\n\n#define mmDMA3_CORE_ERRMSG_WDATA                                     0x560178\n\n#define mmDMA3_CORE_STS0                                             0x560190\n\n#define mmDMA3_CORE_STS1                                             0x560194\n\n#define mmDMA3_CORE_RD_DBGMEM_ADD                                    0x560200\n\n#define mmDMA3_CORE_RD_DBGMEM_DATA_WR                                0x560204\n\n#define mmDMA3_CORE_RD_DBGMEM_DATA_RD                                0x560208\n\n#define mmDMA3_CORE_RD_DBGMEM_CTRL                                   0x56020C\n\n#define mmDMA3_CORE_RD_DBGMEM_RC                                     0x560210\n\n#define mmDMA3_CORE_DBG_HBW_AXI_AR_CNT                               0x560220\n\n#define mmDMA3_CORE_DBG_HBW_AXI_AW_CNT                               0x560224\n\n#define mmDMA3_CORE_DBG_LBW_AXI_AW_CNT                               0x560228\n\n#define mmDMA3_CORE_DBG_DESC_CNT                                     0x56022C\n\n#define mmDMA3_CORE_DBG_STS                                          0x560230\n\n#define mmDMA3_CORE_DBG_RD_DESC_ID                                   0x560234\n\n#define mmDMA3_CORE_DBG_WR_DESC_ID                                   0x560238\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}