// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="HTA128_theta,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.748750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=10,HLS_SYN_DSP=0,HLS_SYN_FF=1789,HLS_SYN_LUT=6153,HLS_VERSION=2018_2}" *)

module HTA128_theta (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack
);

parameter    ap_ST_fsm_state1 = 41'd1;
parameter    ap_ST_fsm_state2 = 41'd2;
parameter    ap_ST_fsm_state3 = 41'd4;
parameter    ap_ST_fsm_state4 = 41'd8;
parameter    ap_ST_fsm_state5 = 41'd16;
parameter    ap_ST_fsm_state6 = 41'd32;
parameter    ap_ST_fsm_state7 = 41'd64;
parameter    ap_ST_fsm_state8 = 41'd128;
parameter    ap_ST_fsm_state9 = 41'd256;
parameter    ap_ST_fsm_state10 = 41'd512;
parameter    ap_ST_fsm_state11 = 41'd1024;
parameter    ap_ST_fsm_state12 = 41'd2048;
parameter    ap_ST_fsm_state13 = 41'd4096;
parameter    ap_ST_fsm_state14 = 41'd8192;
parameter    ap_ST_fsm_state15 = 41'd16384;
parameter    ap_ST_fsm_state16 = 41'd32768;
parameter    ap_ST_fsm_state17 = 41'd65536;
parameter    ap_ST_fsm_pp0_stage0 = 41'd131072;
parameter    ap_ST_fsm_state20 = 41'd262144;
parameter    ap_ST_fsm_state21 = 41'd524288;
parameter    ap_ST_fsm_state22 = 41'd1048576;
parameter    ap_ST_fsm_state23 = 41'd2097152;
parameter    ap_ST_fsm_state24 = 41'd4194304;
parameter    ap_ST_fsm_state25 = 41'd8388608;
parameter    ap_ST_fsm_state26 = 41'd16777216;
parameter    ap_ST_fsm_state27 = 41'd33554432;
parameter    ap_ST_fsm_state28 = 41'd67108864;
parameter    ap_ST_fsm_state29 = 41'd134217728;
parameter    ap_ST_fsm_state30 = 41'd268435456;
parameter    ap_ST_fsm_state31 = 41'd536870912;
parameter    ap_ST_fsm_state32 = 41'd1073741824;
parameter    ap_ST_fsm_state33 = 41'd2147483648;
parameter    ap_ST_fsm_state34 = 41'd4294967296;
parameter    ap_ST_fsm_state35 = 41'd8589934592;
parameter    ap_ST_fsm_state36 = 41'd17179869184;
parameter    ap_ST_fsm_state37 = 41'd34359738368;
parameter    ap_ST_fsm_state38 = 41'd68719476736;
parameter    ap_ST_fsm_state39 = 41'd137438953472;
parameter    ap_ST_fsm_state40 = 41'd274877906944;
parameter    ap_ST_fsm_state41 = 41'd549755813888;
parameter    ap_ST_fsm_state42 = 41'd1099511627776;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg[31:0] alloc_addr;
reg alloc_addr_ap_vld;
reg alloc_free_target_ap_ack;
reg alloc_cmd_ap_ack;

(* fsm_encoding = "none" *) reg   [40:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] group_tree_V_1_address0;
reg    group_tree_V_1_ce0;
reg    group_tree_V_1_we0;
reg   [7:0] group_tree_V_1_d0;
wire   [7:0] group_tree_V_1_q0;
reg   [5:0] group_tree_V_0_address0;
reg    group_tree_V_0_ce0;
reg    group_tree_V_0_we0;
reg   [7:0] group_tree_V_0_d0;
wire   [7:0] group_tree_V_0_q0;
wire   [2:0] group_tree_mask_V_address0;
reg    group_tree_mask_V_ce0;
wire   [30:0] group_tree_mask_V_q0;
reg   [2:0] shift_constant_V_address0;
reg    shift_constant_V_ce0;
wire   [4:0] shift_constant_V_q0;
reg   [2:0] buddy_tree_V_0_address0;
reg    buddy_tree_V_0_ce0;
reg    buddy_tree_V_0_we0;
reg   [63:0] buddy_tree_V_0_d0;
wire   [63:0] buddy_tree_V_0_q0;
reg   [2:0] buddy_tree_V_0_address1;
reg    buddy_tree_V_0_ce1;
reg    buddy_tree_V_0_we1;
reg   [63:0] buddy_tree_V_0_d1;
wire   [63:0] buddy_tree_V_0_q1;
reg   [2:0] buddy_tree_V_1_address0;
reg    buddy_tree_V_1_ce0;
reg    buddy_tree_V_1_we0;
reg   [63:0] buddy_tree_V_1_d0;
wire   [63:0] buddy_tree_V_1_q0;
reg   [2:0] buddy_tree_V_1_address1;
reg    buddy_tree_V_1_ce1;
reg    buddy_tree_V_1_we1;
reg   [63:0] buddy_tree_V_1_d1;
wire   [63:0] buddy_tree_V_1_q1;
reg   [7:0] addr_layer_map_V_address0;
reg    addr_layer_map_V_ce0;
reg    addr_layer_map_V_we0;
wire   [3:0] addr_layer_map_V_q0;
reg   [7:0] addr_tree_map_V_address0;
reg    addr_tree_map_V_ce0;
reg    addr_tree_map_V_we0;
wire   [7:0] addr_tree_map_V_q0;
reg   [4:0] mark_mask_V_address0;
reg    mark_mask_V_ce0;
wire   [7:0] mark_mask_V_q0;
reg    alloc_size_blk_n;
wire    ap_CS_fsm_state2;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state31;
wire   [0:0] tmp_24_fu_2193_p2;
reg    alloc_free_target_blk_n;
reg    alloc_cmd_blk_n;
reg   [3:0] p_03183_2_in_reg_905;
reg   [63:0] p_03187_1_in_reg_914;
reg   [12:0] p_03159_1_in_in_reg_923;
reg   [63:0] p_03131_4_reg_932;
wire   [7:0] op_V_assign_log_2_64bit_fu_1155_ap_return;
reg   [7:0] reg_973;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
reg    ap_block_state31_io;
reg   [4:0] reg_1241;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state34;
wire   [15:0] free_target_V_fu_1271_p3;
reg   [15:0] free_target_V_reg_3033;
reg    ap_block_state2;
reg   [15:0] p_Result_5_fu_1285_p4;
reg   [15:0] p_Result_5_reg_3040;
wire   [0:0] tmp_6_fu_1295_p2;
reg   [0:0] tmp_6_reg_3046;
wire    ap_CS_fsm_state3;
wire   [63:0] r_V_25_cast_fu_1311_p1;
reg   [63:0] r_V_25_cast_reg_3053;
wire   [0:0] tmp_9_fu_1315_p2;
reg   [0:0] tmp_9_reg_3058;
wire    ap_CS_fsm_state4;
reg   [3:0] ans_V_2_reg_3072;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_10_fu_1326_p3;
reg   [0:0] tmp_10_reg_3082;
reg   [7:0] addr_tree_map_V_load_reg_3086;
wire   [12:0] loc1_V_10_fu_1334_p1;
reg   [12:0] loc1_V_10_reg_3095;
wire   [10:0] loc1_V_9_cast_cast_fu_1338_p1;
reg   [10:0] loc1_V_9_cast_cast_reg_3101;
wire   [63:0] newIndex4_fu_1352_p1;
reg   [63:0] newIndex4_reg_3106;
wire  signed [63:0] tmp_V_1_fu_1378_p1;
reg  signed [63:0] tmp_V_1_reg_3127;
wire    ap_CS_fsm_state6;
wire   [63:0] tmp_12_fu_1393_p2;
reg   [63:0] tmp_12_reg_3135;
reg   [12:0] p_Result_6_fu_1401_p4;
wire    ap_CS_fsm_state7;
wire   [1:0] rec_bits_V_fu_1419_p1;
wire   [11:0] loc1_V_fu_1423_p4;
reg   [11:0] loc1_V_reg_3150;
wire    ap_CS_fsm_state8;
wire   [12:0] loc1_V_11_fu_1433_p1;
reg   [12:0] loc1_V_11_reg_3155;
wire   [0:0] tmp_105_fu_1437_p1;
reg   [0:0] tmp_105_reg_3160;
wire   [3:0] now1_V_1_fu_1441_p2;
reg   [3:0] now1_V_1_reg_3165;
wire   [0:0] tmp_33_fu_1447_p2;
reg   [0:0] tmp_33_reg_3170;
wire   [63:0] newIndex_fu_1463_p1;
reg   [63:0] newIndex_reg_3174;
wire   [63:0] tmp_64_fu_1511_p2;
reg   [63:0] tmp_64_reg_3190;
wire    ap_CS_fsm_state9;
reg   [12:0] p_Result_7_fu_1517_p4;
wire    ap_CS_fsm_state10;
wire   [12:0] p_Repl2_3_fu_1545_p2;
reg   [12:0] p_Repl2_3_reg_3205;
wire    ap_CS_fsm_state11;
wire   [3:0] p_Repl2_9_fu_1551_p2;
reg   [3:0] p_Repl2_9_reg_3211;
wire   [63:0] mask_V_load26_phi_ca_fu_1587_p3;
wire   [0:0] tmp_124_fu_1557_p3;
wire   [1:0] tmp_126_fu_1565_p1;
wire   [63:0] tmp_87_fu_1595_p5;
wire   [63:0] tmp_85_fu_1607_p5;
wire   [63:0] mask_V_load27_phi_ca_fu_1619_p3;
wire   [0:0] tmp_135_fu_1627_p1;
reg   [0:0] tmp_135_reg_3242;
wire   [63:0] newIndex17_fu_1641_p1;
reg   [63:0] newIndex17_reg_3247;
wire   [63:0] r_V_19_fu_1650_p2;
reg   [63:0] r_V_19_reg_3263;
wire    ap_CS_fsm_state12;
wire   [63:0] r_V_17_fu_1663_p2;
reg   [63:0] r_V_17_reg_3268;
wire   [31:0] cnt_fu_1669_p2;
wire    ap_CS_fsm_state13;
wire   [12:0] tmp_16_fu_1724_p3;
reg   [12:0] tmp_16_reg_3279;
wire   [12:0] r_V_fu_1750_p1;
reg   [12:0] r_V_reg_3284;
wire   [12:0] loc_tree_V_6_fu_1762_p2;
reg   [12:0] loc_tree_V_6_reg_3289;
wire    ap_CS_fsm_state15;
wire   [63:0] newIndex8_fu_1792_p1;
reg   [63:0] newIndex8_reg_3294;
wire   [0:0] tmp_77_fu_1798_p1;
reg   [0:0] tmp_77_reg_3315;
wire    ap_CS_fsm_state16;
wire   [7:0] p_4_fu_1809_p2;
reg   [7:0] p_4_reg_3319;
wire   [63:0] TMP_0_V_2_fu_1815_p1;
wire    ap_CS_fsm_state17;
reg   [12:0] p_Result_8_fu_1821_p4;
wire   [63:0] r_V_12_cast_fu_1836_p1;
wire   [3:0] now1_V_2_fu_1840_p2;
reg   [3:0] now1_V_2_reg_3340;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state18_pp0_stage0_iter0;
wire    ap_block_state19_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] rec_bits_V_3_fu_1846_p1;
reg   [1:0] rec_bits_V_3_reg_3345;
wire   [0:0] tmp_31_fu_1864_p2;
reg   [0:0] tmp_31_reg_3350;
wire   [63:0] TMP_0_V_4_fu_1904_p2;
reg   [63:0] TMP_0_V_4_reg_3354;
reg   [12:0] p_Result_9_fu_1910_p4;
reg   [12:0] p_Result_9_reg_3360;
wire   [63:0] r_V_6_fu_1923_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [7:0] tmp_86_fu_1928_p1;
reg   [7:0] tmp_86_reg_3371;
wire    ap_CS_fsm_state20;
wire   [63:0] newIndex11_fu_1962_p1;
reg   [63:0] newIndex11_reg_3379;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_69_fu_1946_p2;
wire   [0:0] p_Repl2_5_fu_1976_p2;
reg   [0:0] p_Repl2_5_reg_3395;
wire   [0:0] tmp_111_fu_1996_p1;
reg   [0:0] tmp_111_reg_3400;
wire    ap_CS_fsm_state22;
wire   [63:0] tmp_73_fu_2008_p2;
reg   [63:0] tmp_73_reg_3404;
wire   [1:0] rec_bits_V_2_fu_2037_p1;
wire    ap_CS_fsm_state23;
wire   [3:0] now1_V_4_fu_2041_p2;
wire   [10:0] tmp_81_fu_2057_p1;
wire   [63:0] r_V_15_fu_2068_p2;
wire    ap_CS_fsm_state24;
reg   [63:0] p_Result_1_fu_2104_p4;
wire    ap_CS_fsm_state25;
wire   [0:0] tmp_17_fu_2155_p1;
reg   [0:0] tmp_17_reg_3436;
wire    ap_CS_fsm_state27;
wire   [3:0] ans_V_fu_2159_p2;
reg   [3:0] ans_V_reg_3441;
wire   [63:0] newIndex2_fu_2175_p1;
reg   [63:0] newIndex2_reg_3447;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire   [63:0] tmp_V_fu_2187_p2;
reg   [63:0] tmp_V_reg_3475;
wire    ap_CS_fsm_state30;
reg   [0:0] tmp_24_reg_3483;
wire   [0:0] grp_fu_1218_p3;
reg   [0:0] tmp_104_reg_3487;
wire   [12:0] output_addr_V_cast_fu_2203_p1;
wire   [63:0] TMP_0_V_5_fu_2207_p2;
wire   [63:0] newIndex6_fu_2239_p1;
reg   [63:0] newIndex6_reg_3511;
wire    ap_CS_fsm_state33;
wire   [0:0] tmp_106_fu_2245_p1;
reg   [0:0] tmp_106_reg_3537;
wire   [7:0] TMP_1_V_1_fu_2273_p2;
reg   [7:0] TMP_1_V_1_reg_3541;
wire   [7:0] tmp_67_fu_2291_p2;
reg   [7:0] tmp_67_reg_3552;
wire   [2:0] tmp_54_fu_2398_p3;
reg   [2:0] tmp_54_reg_3558;
wire   [12:0] new_loc1_V_fu_2444_p2;
reg   [12:0] new_loc1_V_reg_3563;
reg   [0:0] tmp_114_reg_3568;
wire    ap_CS_fsm_state36;
wire   [3:0] now1_V_6_fu_2473_p2;
wire   [3:0] now2_V_3_fu_2483_p2;
wire   [63:0] newIndex13_fu_2526_p1;
reg   [63:0] newIndex13_reg_3616;
wire   [0:0] tmp_125_fu_2532_p3;
reg   [0:0] tmp_125_reg_3632;
wire    ap_CS_fsm_state37;
wire   [0:0] op2_assign_7_fu_2546_p2;
reg   [0:0] op2_assign_7_reg_3636;
wire   [0:0] tmp_82_fu_2552_p2;
reg   [0:0] tmp_82_reg_3641;
wire   [63:0] rhs_V_4_fu_2672_p2;
reg   [63:0] rhs_V_4_reg_3645;
wire   [63:0] newIndex15_fu_2688_p1;
reg   [63:0] newIndex15_reg_3651;
wire   [0:0] tmp_94_fu_2694_p2;
reg   [0:0] tmp_94_reg_3667;
wire   [0:0] tmp_142_fu_2700_p1;
reg   [0:0] tmp_142_reg_3671;
wire   [63:0] newIndex23_fu_2714_p1;
reg   [63:0] newIndex23_reg_3676;
wire   [3:0] now1_V_5_fu_2823_p2;
wire    ap_CS_fsm_state38;
wire   [3:0] now2_V_1_fu_2832_p2;
wire   [5:0] p_5_cast1_fu_2892_p2;
reg   [5:0] p_5_cast1_reg_3708;
wire    ap_CS_fsm_state40;
wire   [1:0] p_5_cast_fu_2898_p2;
reg   [1:0] p_5_cast_reg_3713;
wire   [63:0] newIndex19_fu_2920_p1;
reg   [63:0] newIndex19_reg_3721;
wire    ap_CS_fsm_state41;
wire   [0:0] tmp_88_fu_2904_p2;
wire   [63:0] newIndex21_fu_2941_p1;
reg   [63:0] newIndex21_reg_3731;
wire   [2:0] now2_V_s_fu_2946_p2;
reg   [2:0] now2_V_s_reg_3741;
wire   [0:0] p_Repl2_7_fu_2952_p2;
reg   [0:0] p_Repl2_7_reg_3746;
wire   [0:0] p_Repl2_8_fu_2966_p2;
reg   [0:0] p_Repl2_8_reg_3751;
wire   [7:0] tmp_93_fu_3007_p1;
wire    ap_CS_fsm_state42;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state18;
wire    op_V_assign_log_2_64bit_fu_1155_ap_ready;
reg   [12:0] p_03171_8_in_reg_822;
wire   [0:0] tmp_66_fu_1539_p2;
reg   [3:0] p_03183_1_in_reg_831;
reg   [1:0] p_Val2_3_reg_840;
reg   [3:0] p_03179_2_in_reg_852;
reg   [12:0] p_03163_3_in_reg_861;
reg   [63:0] TMP_0_V_3_reg_870;
reg   [31:0] op2_assign_2_reg_880;
reg   [63:0] mask_V_load_phi_reg_892;
reg   [3:0] ap_phi_mux_p_03183_2_in_phi_fu_908_p4;
wire    ap_block_pp0_stage0;
reg   [63:0] ap_phi_mux_p_03187_1_in_phi_fu_917_p4;
reg   [12:0] ap_phi_mux_p_03159_1_in_in_phi_fu_926_p4;
reg   [63:0] ap_phi_mux_p_03131_4_phi_fu_935_p4;
reg   [10:0] p_Val2_9_reg_942;
reg   [3:0] p_03183_3_reg_952;
reg   [1:0] p_Val2_2_reg_964;
wire   [63:0] TMP_0_V_fu_1968_p1;
reg   [63:0] ap_phi_mux_rhs_V_5_phi_fu_988_p4;
reg   [63:0] rhs_V_5_reg_985;
reg   [63:0] storemerge_reg_996;
reg   [3:0] tmp_8_reg_1006;
wire   [15:0] r_V_18_fu_1306_p2;
reg   [63:0] buddy_tree_V_load_ph_reg_1076;
reg   [2:0] ap_phi_mux_p_7_phi_fu_1089_p4;
reg   [2:0] p_7_reg_1085;
reg   [12:0] ap_phi_mux_p_8_phi_fu_1099_p4;
reg   [12:0] p_8_reg_1096;
reg   [63:0] ap_phi_mux_p_03131_1_phi_fu_1108_p4;
reg   [63:0] p_03131_1_reg_1105;
reg   [3:0] p_1_reg_1114;
reg   [3:0] p_2_reg_1124;
reg   [7:0] p_03171_5_in_reg_1134;
reg   [2:0] p_03179_1_reg_1144;
wire   [63:0] tmp_7_fu_1321_p1;
wire   [63:0] tmp_23_fu_1364_p1;
wire   [0:0] tmp_80_fu_1382_p1;
wire   [63:0] tmp_26_fu_1778_p1;
wire   [2:0] buddy_tree_V_1_addr_5_gep_fu_590_p3;
wire   [2:0] buddy_tree_V_0_addr_5_gep_fu_598_p3;
wire   [63:0] tmp_36_fu_2233_p1;
wire   [63:0] tmp_74_fu_2467_p1;
wire   [63:0] tmp_75_fu_2521_p1;
wire   [0:0] tmp_131_fu_2720_p1;
wire   [0:0] tmp_117_fu_2852_p1;
reg   [7:0] cmd_fu_278;
reg   [31:0] cnt_1_fu_282;
wire   [31:0] cnt_2_fu_2745_p2;
reg   [63:0] rhs_V_3_fu_286;
wire    ap_CS_fsm_state26;
reg   [12:0] loc2_V_fu_290;
wire   [12:0] loc2_V_2_cast_fu_2497_p1;
wire   [12:0] loc2_V_2_fu_2739_p2;
reg   [12:0] loc1_V_5_fu_294;
wire   [12:0] loc1_V_8_cast_fu_2479_p1;
wire   [12:0] loc1_V_9_fu_2804_p1;
wire   [31:0] output_addr_V_fu_2198_p1;
wire   [31:0] output_addr_V_1_fu_2450_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
wire   [63:0] r_V_11_fu_2124_p2;
reg   [63:0] p_Result_3_fu_2145_p4;
wire   [63:0] tmp_46_fu_2219_p2;
wire   [63:0] tmp_70_fu_2460_p2;
wire   [63:0] r_V_13_fu_2732_p2;
reg   [63:0] p_Result_4_fu_2779_p4;
wire    ap_CS_fsm_state39;
reg   [63:0] tmp_140_fu_3015_p4;
wire   [63:0] r_V_14_fu_2061_p2;
reg   [63:0] p_Result_s_fu_2078_p4;
wire   [63:0] r_V_10_fu_2117_p2;
reg   [63:0] p_Result_2_fu_2135_p4;
reg   [63:0] tmp_139_fu_2986_p4;
wire   [7:0] p_5_fu_2884_p2;
wire   [14:0] tmp_fu_1255_p1;
wire   [14:0] tmp_4_fu_1267_p1;
wire   [15:0] size_V_fu_1259_p3;
wire   [15:0] tmp_size_V_fu_1279_p2;
wire   [15:0] rhs_V_1_fu_1301_p2;
wire   [2:0] newIndex3_fu_1342_p4;
wire   [3:0] r_V_1_fu_1358_p2;
wire   [31:0] tmp_11_fu_1369_p1;
wire   [31:0] op2_assign_8_fu_1372_p2;
wire   [63:0] buddy_tree_V_load_1_s_fu_1385_p3;
wire   [63:0] tmp_30_fu_1410_p1;
wire   [63:0] r_V_2_fu_1414_p2;
wire   [2:0] newIndex9_fu_1453_p4;
wire   [0:0] tmp_109_fu_1469_p3;
wire   [0:0] tmp_110_fu_1477_p1;
wire   [0:0] tmp_60_fu_1481_p2;
wire   [31:0] tmp_61_fu_1487_p1;
wire   [31:0] tmp_62_fu_1491_p1;
wire   [31:0] op2_assign_9_fu_1494_p2;
wire   [63:0] buddy_tree_V_load_3_s_fu_1504_p3;
wire  signed [63:0] tmp_63_fu_1500_p1;
wire   [63:0] tmp_65_fu_1526_p1;
wire   [63:0] r_V_7_fu_1530_p2;
wire   [1:0] rec_bits_V_1_fu_1535_p1;
wire   [0:0] tmp_127_fu_1579_p3;
wire   [1:0] tmp_87_fu_1595_p4;
wire   [1:0] tmp_85_fu_1607_p4;
wire   [2:0] newIndex16_fu_1631_p4;
wire   [63:0] tmp_92_fu_1647_p1;
wire   [63:0] lhs_V_3_fu_1656_p3;
wire  signed [3:0] r_V_20_fu_1675_p2;
wire   [3:0] tmp_13_fu_1695_p2;
wire   [31:0] tmp_s_fu_1692_p1;
wire  signed [31:0] tmp_17_cast_fu_1701_p1;
wire  signed [15:0] tmp_15_cast_fu_1688_p1;
wire   [31:0] tmp_14_fu_1705_p2;
wire   [15:0] tmp_15_fu_1711_p2;
wire   [0:0] tmp_18_fu_1680_p3;
wire   [12:0] tmp_27_fu_1716_p1;
wire   [12:0] tmp_29_fu_1720_p1;
wire   [3:0] tmp_19_fu_1735_p2;
wire   [15:0] tmp_28_cast_fu_1732_p1;
wire   [15:0] tmp_34_cast_fu_1740_p1;
wire   [15:0] tmp_20_fu_1744_p2;
wire   [12:0] tmp_21_fu_1754_p2;
wire   [12:0] tmp_25_fu_1758_p1;
wire   [13:0] lhs_V_4_cast_fu_1768_p1;
wire   [13:0] r_V_3_fu_1772_p2;
wire   [6:0] newIndex7_fu_1783_p4;
wire   [7:0] group_tree_V_load_1_s_fu_1801_p3;
wire   [12:0] TMP_0_V_2_cast_fu_1818_p1;
wire   [12:0] r_V_5_fu_1830_p2;
wire   [0:0] tmp_84_fu_1850_p3;
wire   [0:0] tmp_28_fu_1858_p2;
wire   [11:0] p_03159_1_in_fu_1870_p4;
wire   [12:0] tmp_32_fu_1880_p1;
wire   [12:0] loc_tree_V_7_fu_1884_p2;
wire   [31:0] tmp_35_fu_1890_p1;
wire   [31:0] op2_assign_s_fu_1894_p2;
wire  signed [63:0] tmp_37_fu_1900_p1;
wire   [63:0] tmp_38_fu_1920_p1;
wire   [0:0] tmp_68_fu_1934_p2;
wire   [0:0] not_s_fu_1940_p2;
wire   [2:0] newIndex10_fu_1952_p4;
wire   [1:0] tmp_128_fu_1972_p1;
wire   [31:0] tmp_71_fu_1982_p1;
wire   [31:0] op2_assign_1_fu_1986_p2;
wire   [63:0] buddy_tree_V_load_6_s_fu_2000_p3;
wire  signed [63:0] tmp_72_fu_1992_p1;
wire   [12:0] p_Val2_13_cast_fu_2014_p1;
reg   [12:0] p_Result_10_fu_2018_p4;
wire   [63:0] tmp_79_fu_2028_p1;
wire   [63:0] r_V_9_fu_2032_p2;
wire   [9:0] tmp_122_fu_2047_p4;
wire   [31:0] i_assign_1_fu_2074_p1;
wire   [3:0] tmp_133_fu_2088_p4;
wire   [0:0] p_Repl2_6_fu_2098_p2;
wire   [31:0] i_assign_fu_2131_p1;
wire   [2:0] newIndex1_fu_2165_p4;
wire   [63:0] tmp_22_fu_2181_p2;
wire   [63:0] buddy_tree_V_load_2_s_fu_2212_p3;
wire   [3:0] r_V_4_fu_2227_p2;
wire   [6:0] grp_fu_1225_p4;
wire   [7:0] tmp_107_fu_2257_p1;
wire   [7:0] group_tree_V_load_ph_fu_2249_p3;
wire   [7:0] TMP_1_V_fu_2261_p2;
wire   [7:0] p_s_fu_2267_p2;
wire   [7:0] tmp23_fu_2279_p2;
wire   [7:0] tmp_59_fu_2285_p2;
wire   [0:0] tmp_39_fu_2297_p2;
wire   [0:0] tmp_41_fu_2315_p2;
wire   [0:0] tmp_40_fu_2310_p2;
wire   [0:0] tmp_42_fu_2328_p2;
wire   [2:0] tmp_52_cast_cast_fu_2320_p3;
wire   [2:0] tmp_50_cast_fu_2302_p3;
wire   [0:0] tmp_45_fu_2347_p2;
wire   [0:0] tmp_44_fu_2342_p2;
wire   [0:0] tmp_48_fu_2360_p2;
wire   [2:0] tmp_47_fu_2352_p3;
wire   [2:0] tmp_43_fu_2334_p3;
wire   [0:0] tmp_51_fu_2379_p2;
wire   [0:0] tmp_50_fu_2374_p2;
wire   [0:0] tmp_53_fu_2392_p2;
wire   [2:0] tmp_52_fu_2384_p3;
wire   [2:0] tmp_49_fu_2366_p3;
wire   [3:0] tmp_55_fu_2414_p2;
wire   [15:0] tmp_79_cast_fu_2410_p1;
wire   [15:0] tmp_76_cast_fu_2420_p1;
wire   [15:0] tmp_56_fu_2424_p2;
wire   [12:0] r_V_8_fu_2430_p1;
wire   [12:0] loc_tree_V_fu_2406_p1;
wire   [12:0] tmp_58_fu_2438_p2;
wire   [12:0] tmp_57_fu_2434_p1;
wire   [63:0] op2_assign_fu_2455_p2;
wire   [8:0] loc2_V_3_fu_2489_p3;
wire   [0:0] rev_fu_2540_p2;
wire   [0:0] tmp_130_fu_2572_p3;
wire   [1:0] tmp_89_fu_2588_p4;
wire   [1:0] tmp_90_fu_2600_p4;
wire   [1:0] tmp_129_fu_2558_p1;
wire   [0:0] sel_tmp_fu_2620_p2;
wire   [63:0] tmp_89_fu_2588_p5;
wire   [63:0] mask_V_load_114_phi_s_fu_2580_p3;
wire   [0:0] sel_tmp2_fu_2634_p2;
wire   [63:0] tmp_90_fu_2600_p5;
wire   [63:0] sel_tmp1_fu_2626_p3;
wire   [0:0] sel_tmp4_fu_2648_p2;
wire   [63:0] mask_V_load_113_phi_s_fu_2612_p3;
wire   [63:0] sel_tmp3_fu_2640_p3;
wire   [63:0] mask_V_load_1_phi_fu_2654_p3;
wire   [63:0] tmp_91_fu_2662_p1;
wire   [63:0] r_V_12_fu_2666_p2;
wire   [2:0] newIndex14_fu_2678_p4;
wire   [2:0] newIndex22_fu_2704_p4;
wire   [63:0] lhs_V_2_fu_2724_p3;
wire   [63:0] p_Val2_14_fu_2772_p3;
wire   [31:0] i_assign_2_fu_2768_p1;
wire   [11:0] loc1_V_6_fu_2794_p4;
wire   [0:0] op2_assign_6_fu_2813_p2;
wire   [3:0] tmp_95_fu_2819_p1;
wire   [3:0] tmp_96_fu_2829_p1;
wire   [1:0] tmp_116_fu_2842_p1;
wire   [7:0] group_tree_V_load_3_s_fu_2856_p3;
wire   [5:0] tmp_115_fu_2838_p1;
wire   [7:0] rhs_i_i_fu_2846_p2;
wire   [5:0] tmp_119_fu_2880_p1;
wire   [5:0] tmp_78_fu_2874_p2;
wire   [1:0] tmp_118_fu_2870_p1;
wire   [1:0] tmp_76_fu_2864_p2;
wire   [1:0] newIndex18_fu_2910_p4;
wire   [2:0] now2_V_fu_2925_p2;
wire   [1:0] newIndex20_fu_2931_p4;
wire   [3:0] tmp_137_fu_2957_p4;
wire   [6:0] loc1_V_s_fu_2972_p4;
wire   [31:0] i_assign_s_fu_2982_p1;
wire   [5:0] loc1_V_7_1_fu_2997_p4;
wire   [31:0] i_assign_1_1_fu_3011_p1;
reg   [40:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_905;

// power-on initialization
initial begin
#0 ap_CS_fsm = 41'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
end

HTA128_theta_groubkb #(
    .DataWidth( 8 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_1_address0),
    .ce0(group_tree_V_1_ce0),
    .we0(group_tree_V_1_we0),
    .d0(group_tree_V_1_d0),
    .q0(group_tree_V_1_q0)
);

HTA128_theta_groubkb #(
    .DataWidth( 8 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_0_address0),
    .ce0(group_tree_V_0_ce0),
    .we0(group_tree_V_0_we0),
    .d0(group_tree_V_0_d0),
    .q0(group_tree_V_0_q0)
);

HTA128_theta_groudEe #(
    .DataWidth( 31 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
group_tree_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_mask_V_address0),
    .ce0(group_tree_mask_V_ce0),
    .q0(group_tree_mask_V_q0)
);

HTA128_theta_shifeOg #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shift_constant_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_constant_V_address0),
    .ce0(shift_constant_V_ce0),
    .q0(shift_constant_V_q0)
);

HTA128_theta_buddfYi #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_0_address0),
    .ce0(buddy_tree_V_0_ce0),
    .we0(buddy_tree_V_0_we0),
    .d0(buddy_tree_V_0_d0),
    .q0(buddy_tree_V_0_q0),
    .address1(buddy_tree_V_0_address1),
    .ce1(buddy_tree_V_0_ce1),
    .we1(buddy_tree_V_0_we1),
    .d1(buddy_tree_V_0_d1),
    .q1(buddy_tree_V_0_q1)
);

HTA128_theta_buddg8j #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_1_address0),
    .ce0(buddy_tree_V_1_ce0),
    .we0(buddy_tree_V_1_we0),
    .d0(buddy_tree_V_1_d0),
    .q0(buddy_tree_V_1_q0),
    .address1(buddy_tree_V_1_address1),
    .ce1(buddy_tree_V_1_ce1),
    .we1(buddy_tree_V_1_we1),
    .d1(buddy_tree_V_1_d1),
    .q1(buddy_tree_V_1_q1)
);

HTA128_theta_addrhbi #(
    .DataWidth( 4 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
addr_layer_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_layer_map_V_address0),
    .ce0(addr_layer_map_V_ce0),
    .we0(addr_layer_map_V_we0),
    .d0(ans_V_reg_3441),
    .q0(addr_layer_map_V_q0)
);

HTA128_theta_addribs #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
addr_tree_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_tree_map_V_address0),
    .ce0(addr_tree_map_V_ce0),
    .we0(addr_tree_map_V_we0),
    .d0(reg_973),
    .q0(addr_tree_map_V_q0)
);

HTA128_theta_markjbC #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
mark_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mark_mask_V_address0),
    .ce0(mark_mask_V_ce0),
    .q0(mark_mask_V_q0)
);

log_2_64bit op_V_assign_log_2_64bit_fu_1155(
    .ap_ready(op_V_assign_log_2_64bit_fu_1155_ap_ready),
    .tmp_V(tmp_V_reg_3475),
    .ap_return(op_V_assign_log_2_64bit_fu_1155_ap_return)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U2(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_87_fu_1595_p4),
    .dout(tmp_87_fu_1595_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U3(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_85_fu_1607_p4),
    .dout(tmp_85_fu_1607_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U4(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_89_fu_2588_p4),
    .dout(tmp_89_fu_2588_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U5(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_90_fu_2600_p4),
    .dout(tmp_90_fu_2600_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state18);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2193_p2 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
        end else if ((((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2193_p2 == 1'd1)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state35)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        TMP_0_V_3_reg_870 <= r_V_19_reg_3263;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_66_fu_1539_p2 == 1'd0) | (tmp_33_reg_3170 == 1'd1)))) begin
        TMP_0_V_3_reg_870 <= tmp_V_1_reg_3127;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        buddy_tree_V_load_ph_reg_1076 <= buddy_tree_V_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buddy_tree_V_load_ph_reg_1076 <= buddy_tree_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        cmd_fu_278 <= alloc_cmd;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cmd_fu_278 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_125_reg_3632 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_82_reg_3641 == 1'd1))) begin
        cnt_1_fu_282 <= cnt_2_fu_2745_p2;
    end else if (((grp_fu_1218_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        cnt_1_fu_282 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_94_reg_3667 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_82_reg_3641 == 1'd1))) begin
                loc1_V_5_fu_294[6 : 0] <= loc1_V_9_fu_2804_p1[6 : 0];
    end else if (((grp_fu_1218_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
                loc1_V_5_fu_294[6 : 0] <= loc1_V_8_cast_fu_2479_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_125_reg_3632 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_82_reg_3641 == 1'd1))) begin
                loc2_V_fu_290[12 : 1] <= loc2_V_2_fu_2739_p2[12 : 1];
    end else if (((grp_fu_1218_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
                loc2_V_fu_290[12 : 1] <= loc2_V_2_cast_fu_2497_p1[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_124_fu_1557_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        if ((tmp_126_fu_1565_p1 == 2'd3)) begin
            mask_V_load_phi_reg_892 <= mask_V_load27_phi_ca_fu_1619_p3;
        end else if ((tmp_126_fu_1565_p1 == 2'd2)) begin
            mask_V_load_phi_reg_892 <= mask_V_load26_phi_ca_fu_1587_p3;
        end else if ((tmp_126_fu_1565_p1 == 2'd1)) begin
            mask_V_load_phi_reg_892 <= tmp_87_fu_1595_p5;
        end else if ((tmp_126_fu_1565_p1 == 2'd0)) begin
            mask_V_load_phi_reg_892 <= tmp_85_fu_1607_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        op2_assign_2_reg_880 <= cnt_fu_1669_p2;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_66_fu_1539_p2 == 1'd0) | (tmp_33_reg_3170 == 1'd1)))) begin
        op2_assign_2_reg_880 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        p_03131_1_reg_1105 <= TMP_0_V_5_fu_2207_p2;
    end else if (((1'b1 == ap_CS_fsm_state36) & (tmp_104_reg_3487 == 1'd1))) begin
        p_03131_1_reg_1105 <= r_V_25_cast_reg_3053;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3350 == 1'd1))) begin
        p_03131_4_reg_932 <= TMP_0_V_4_reg_3354;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03131_4_reg_932 <= TMP_0_V_2_fu_1815_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3350 == 1'd1))) begin
        p_03159_1_in_in_reg_923 <= p_Result_9_reg_3360;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03159_1_in_in_reg_923 <= p_Result_8_fu_1821_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03163_3_in_reg_861 <= p_Repl2_3_reg_3205;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_66_fu_1539_p2 == 1'd0) | (tmp_33_reg_3170 == 1'd1)))) begin
        p_03163_3_in_reg_861 <= loc1_V_10_reg_3095;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_03171_5_in_reg_1134 <= reg_973;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        p_03171_5_in_reg_1134 <= tmp_93_fu_3007_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_33_reg_3170 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_66_fu_1539_p2 == 1'd1))) begin
        p_03171_8_in_reg_822 <= p_Result_7_fu_1517_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03171_8_in_reg_822 <= p_Result_6_fu_1401_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_03179_1_reg_1144 <= 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        p_03179_1_reg_1144 <= now2_V_s_reg_3741;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03179_2_in_reg_852 <= p_Repl2_9_reg_3211;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_66_fu_1539_p2 == 1'd0) | (tmp_33_reg_3170 == 1'd1)))) begin
        p_03179_2_in_reg_852 <= ans_V_2_reg_3072;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_33_reg_3170 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_66_fu_1539_p2 == 1'd1))) begin
        p_03183_1_in_reg_831 <= now1_V_1_reg_3165;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03183_1_in_reg_831 <= ans_V_2_reg_3072;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3350 == 1'd1))) begin
        p_03183_2_in_reg_905 <= now1_V_2_reg_3340;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03183_2_in_reg_905 <= ans_V_2_reg_3072;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_03183_3_reg_952 <= now1_V_4_fu_2041_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_03183_3_reg_952 <= 4'd7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3350 == 1'd1))) begin
        p_03187_1_in_reg_914 <= r_V_6_fu_1923_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03187_1_in_reg_914 <= r_V_12_cast_fu_1836_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (tmp_82_reg_3641 == 1'd1))) begin
        p_1_reg_1114 <= now1_V_5_fu_2823_p2;
    end else if (((grp_fu_1218_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        p_1_reg_1114 <= now1_V_6_fu_2473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (tmp_82_reg_3641 == 1'd1))) begin
        p_2_reg_1124 <= now2_V_1_fu_2832_p2;
    end else if (((grp_fu_1218_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        p_2_reg_1124 <= now2_V_3_fu_2483_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        p_7_reg_1085 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state36) & (tmp_104_reg_3487 == 1'd1))) begin
        p_7_reg_1085 <= tmp_54_reg_3558;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        p_8_reg_1096 <= output_addr_V_cast_fu_2203_p1;
    end else if (((1'b1 == ap_CS_fsm_state36) & (tmp_104_reg_3487 == 1'd1))) begin
        p_8_reg_1096 <= new_loc1_V_reg_3563;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_Val2_2_reg_964 <= rec_bits_V_2_fu_2037_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_Val2_2_reg_964 <= rec_bits_V_3_reg_3345;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_33_reg_3170 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_66_fu_1539_p2 == 1'd1))) begin
        p_Val2_3_reg_840 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_3_reg_840 <= rec_bits_V_fu_1419_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
                p_Val2_9_reg_942[7 : 0] <= tmp_81_fu_2057_p1[7 : 0];
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
                p_Val2_9_reg_942[7 : 0] <= loc1_V_9_cast_cast_reg_3101[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_124_fu_1557_p3 == 1'd1))) begin
        reg_973 <= 8'd0;
    end else if (((tmp_69_fu_1946_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_10_reg_3082 == 1'd1))) begin
        reg_973 <= addr_tree_map_V_load_reg_3086;
    end else if (((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31))) begin
        reg_973 <= op_V_assign_log_2_64bit_fu_1155_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_125_reg_3632 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_82_reg_3641 == 1'd1))) begin
        rhs_V_3_fu_286 <= rhs_V_4_reg_3645;
    end else if (((grp_fu_1218_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        rhs_V_3_fu_286 <= ap_phi_mux_p_03131_1_phi_fu_1108_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_124_fu_1557_p3 == 1'd1))) begin
        rhs_V_5_reg_985 <= TMP_0_V_3_reg_870;
    end else if (((tmp_69_fu_1946_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_10_reg_3082 == 1'd1))) begin
        rhs_V_5_reg_985 <= TMP_0_V_fu_1968_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        storemerge_reg_996 <= r_V_15_fu_2068_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        storemerge_reg_996 <= p_Result_1_fu_2104_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_6_fu_1295_p2 == 1'd1))) begin
        if ((1'b1 == ap_condition_905)) begin
            tmp_8_reg_1006 <= 4'd0;
        end else if ((r_V_18_fu_1306_p2 == 16'd32768)) begin
            tmp_8_reg_1006 <= 4'd15;
        end else if ((r_V_18_fu_1306_p2 == 16'd16384)) begin
            tmp_8_reg_1006 <= 4'd14;
        end else if ((r_V_18_fu_1306_p2 == 16'd8192)) begin
            tmp_8_reg_1006 <= 4'd13;
        end else if ((r_V_18_fu_1306_p2 == 16'd4096)) begin
            tmp_8_reg_1006 <= 4'd12;
        end else if ((r_V_18_fu_1306_p2 == 16'd2048)) begin
            tmp_8_reg_1006 <= 4'd11;
        end else if ((r_V_18_fu_1306_p2 == 16'd1024)) begin
            tmp_8_reg_1006 <= 4'd10;
        end else if ((r_V_18_fu_1306_p2 == 16'd512)) begin
            tmp_8_reg_1006 <= 4'd9;
        end else if ((r_V_18_fu_1306_p2 == 16'd256)) begin
            tmp_8_reg_1006 <= 4'd8;
        end else if ((r_V_18_fu_1306_p2 == 16'd128)) begin
            tmp_8_reg_1006 <= 4'd7;
        end else if ((r_V_18_fu_1306_p2 == 16'd64)) begin
            tmp_8_reg_1006 <= 4'd6;
        end else if ((r_V_18_fu_1306_p2 == 16'd32)) begin
            tmp_8_reg_1006 <= 4'd5;
        end else if ((r_V_18_fu_1306_p2 == 16'd16)) begin
            tmp_8_reg_1006 <= 4'd4;
        end else if ((r_V_18_fu_1306_p2 == 16'd8)) begin
            tmp_8_reg_1006 <= 4'd3;
        end else if ((r_V_18_fu_1306_p2 == 16'd4)) begin
            tmp_8_reg_1006 <= 4'd2;
        end else if ((r_V_18_fu_1306_p2 == 16'd2)) begin
            tmp_8_reg_1006 <= 4'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_fu_1864_p2 == 1'd1))) begin
        TMP_0_V_4_reg_3354 <= TMP_0_V_4_fu_1904_p2;
        p_Result_9_reg_3360 <= p_Result_9_fu_1910_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        TMP_1_V_1_reg_3541 <= TMP_1_V_1_fu_2273_p2;
        tmp_106_reg_3537 <= tmp_106_fu_2245_p1;
        tmp_67_reg_3552 <= tmp_67_fu_2291_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        addr_tree_map_V_load_reg_3086 <= addr_tree_map_V_q0;
        ans_V_2_reg_3072 <= addr_layer_map_V_q0;
        loc1_V_10_reg_3095[7 : 0] <= loc1_V_10_fu_1334_p1[7 : 0];
        loc1_V_9_cast_cast_reg_3101[7 : 0] <= loc1_V_9_cast_cast_fu_1338_p1[7 : 0];
        tmp_10_reg_3082 <= addr_layer_map_V_q0[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        ans_V_reg_3441 <= ans_V_fu_2159_p2;
        newIndex2_reg_3447[2 : 0] <= newIndex2_fu_2175_p1[2 : 0];
        tmp_17_reg_3436 <= tmp_17_fu_2155_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        free_target_V_reg_3033[15 : 1] <= free_target_V_fu_1271_p3[15 : 1];
        p_Result_5_reg_3040[14 : 0] <= p_Result_5_fu_1285_p4[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        loc1_V_11_reg_3155[11 : 0] <= loc1_V_11_fu_1433_p1[11 : 0];
        loc1_V_reg_3150 <= {{p_03171_8_in_reg_822[12:1]}};
        now1_V_1_reg_3165 <= now1_V_1_fu_1441_p2;
        tmp_105_reg_3160 <= tmp_105_fu_1437_p1;
        tmp_33_reg_3170 <= tmp_33_fu_1447_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        loc_tree_V_6_reg_3289 <= loc_tree_V_6_fu_1762_p2;
        newIndex8_reg_3294[6 : 0] <= newIndex8_fu_1792_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_69_fu_1946_p2 == 1'd1) & (tmp_10_reg_3082 == 1'd1))) begin
        newIndex11_reg_3379[2 : 0] <= newIndex11_fu_1962_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (grp_fu_1218_p3 == 1'd1))) begin
        newIndex13_reg_3616[6 : 0] <= newIndex13_fu_2526_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_125_fu_2532_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state37) & (tmp_82_fu_2552_p2 == 1'd1))) begin
        newIndex15_reg_3651[2 : 0] <= newIndex15_fu_2688_p1[2 : 0];
        rhs_V_4_reg_3645 <= rhs_V_4_fu_2672_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_124_fu_1557_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        newIndex17_reg_3247[2 : 0] <= newIndex17_fu_1641_p1[2 : 0];
        tmp_135_reg_3242 <= tmp_135_fu_1627_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_88_fu_2904_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        newIndex19_reg_3721[1 : 0] <= newIndex19_fu_2920_p1[1 : 0];
        newIndex21_reg_3731[1 : 0] <= newIndex21_fu_2941_p1[1 : 0];
        now2_V_s_reg_3741 <= now2_V_s_fu_2946_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_94_fu_2694_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37) & (tmp_82_fu_2552_p2 == 1'd1))) begin
        newIndex23_reg_3676[2 : 0] <= newIndex23_fu_2714_p1[2 : 0];
        tmp_142_reg_3671 <= tmp_142_fu_2700_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_fu_1326_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        newIndex4_reg_3106[2 : 0] <= newIndex4_fu_1352_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        newIndex6_reg_3511[6 : 0] <= newIndex6_fu_2239_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_33_fu_1447_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        newIndex_reg_3174[2 : 0] <= newIndex_fu_1463_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        new_loc1_V_reg_3563 <= new_loc1_V_fu_2444_p2;
        tmp_54_reg_3558 <= tmp_54_fu_2398_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        now1_V_2_reg_3340 <= now1_V_2_fu_1840_p2;
        rec_bits_V_3_reg_3345 <= rec_bits_V_3_fu_1846_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        op2_assign_7_reg_3636 <= op2_assign_7_fu_2546_p2;
        tmp_125_reg_3632 <= p_1_reg_1114[32'd3];
        tmp_82_reg_3641 <= tmp_82_fu_2552_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_4_reg_3319 <= p_4_fu_1809_p2;
        tmp_77_reg_3315 <= tmp_77_fu_1798_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_5_cast1_reg_3708 <= p_5_cast1_fu_2892_p2;
        p_5_cast_reg_3713 <= p_5_cast_fu_2898_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Repl2_3_reg_3205[12 : 1] <= p_Repl2_3_fu_1545_p2[12 : 1];
        p_Repl2_9_reg_3211 <= p_Repl2_9_fu_1551_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_69_fu_1946_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_10_reg_3082 == 1'd1))) begin
        p_Repl2_5_reg_3395 <= p_Repl2_5_fu_1976_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (tmp_88_fu_2904_p2 == 1'd1))) begin
        p_Repl2_7_reg_3746 <= p_Repl2_7_fu_2952_p2;
        p_Repl2_8_reg_3751 <= p_Repl2_8_fu_2966_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        r_V_17_reg_3268 <= r_V_17_fu_1663_p2;
        r_V_19_reg_3263 <= r_V_19_fu_1650_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_6_fu_1295_p2 == 1'd1))) begin
        r_V_25_cast_reg_3053[15 : 0] <= r_V_25_cast_fu_1311_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        r_V_reg_3284 <= r_V_fu_1750_p1;
        tmp_16_reg_3279 <= tmp_16_fu_1724_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_1241 <= shift_constant_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2193_p2 == 1'd0))) begin
        tmp_104_reg_3487 <= ans_V_reg_3441[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_111_reg_3400 <= tmp_111_fu_1996_p1;
        tmp_73_reg_3404 <= tmp_73_fu_2008_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        tmp_114_reg_3568 <= ans_V_reg_3441[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_12_reg_3135 <= tmp_12_fu_1393_p2;
        tmp_V_1_reg_3127 <= tmp_V_1_fu_1378_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31))) begin
        tmp_24_reg_3483 <= tmp_24_fu_2193_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_31_reg_3350 <= tmp_31_fu_1864_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_64_reg_3190 <= tmp_64_fu_1511_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_6_reg_3046 <= tmp_6_fu_1295_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_86_reg_3371 <= tmp_86_fu_1928_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (tmp_82_fu_2552_p2 == 1'd1))) begin
        tmp_94_reg_3667 <= tmp_94_fu_2694_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_9_reg_3058 <= tmp_9_fu_1315_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_V_reg_3475 <= tmp_V_fu_2187_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_layer_map_V_address0 = tmp_74_fu_2467_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_layer_map_V_address0 = tmp_7_fu_1321_p1;
    end else begin
        addr_layer_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_layer_map_V_ce0 = 1'b1;
    end else begin
        addr_layer_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_layer_map_V_we0 = 1'b1;
    end else begin
        addr_layer_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_tree_map_V_address0 = tmp_74_fu_2467_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_tree_map_V_address0 = tmp_7_fu_1321_p1;
    end else begin
        addr_tree_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_tree_map_V_ce0 = 1'b1;
    end else begin
        addr_tree_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_tree_map_V_we0 = 1'b1;
    end else begin
        addr_tree_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        alloc_addr = output_addr_V_1_fu_2450_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        alloc_addr = output_addr_V_fu_2198_p1;
    end else if (((1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2193_p2 == 1'd1))) begin
        alloc_addr = 32'd4294967295;
    end else begin
        alloc_addr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2193_p2 == 1'd1)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state32)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state35)))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state35) | ((1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2193_p2 == 1'd1)))) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((tmp_31_fu_1864_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_104_reg_3487 == 1'd1))) begin
        ap_phi_mux_p_03131_1_phi_fu_1108_p4 = r_V_25_cast_reg_3053;
    end else begin
        ap_phi_mux_p_03131_1_phi_fu_1108_p4 = p_03131_1_reg_1105;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3350 == 1'd1))) begin
        ap_phi_mux_p_03131_4_phi_fu_935_p4 = TMP_0_V_4_reg_3354;
    end else begin
        ap_phi_mux_p_03131_4_phi_fu_935_p4 = p_03131_4_reg_932;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3350 == 1'd1))) begin
        ap_phi_mux_p_03159_1_in_in_phi_fu_926_p4 = p_Result_9_reg_3360;
    end else begin
        ap_phi_mux_p_03159_1_in_in_phi_fu_926_p4 = p_03159_1_in_in_reg_923;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3350 == 1'd1))) begin
        ap_phi_mux_p_03183_2_in_phi_fu_908_p4 = now1_V_2_reg_3340;
    end else begin
        ap_phi_mux_p_03183_2_in_phi_fu_908_p4 = p_03183_2_in_reg_905;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3350 == 1'd1))) begin
        ap_phi_mux_p_03187_1_in_phi_fu_917_p4 = r_V_6_fu_1923_p2;
    end else begin
        ap_phi_mux_p_03187_1_in_phi_fu_917_p4 = p_03187_1_in_reg_914;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_104_reg_3487 == 1'd1))) begin
        ap_phi_mux_p_7_phi_fu_1089_p4 = tmp_54_reg_3558;
    end else begin
        ap_phi_mux_p_7_phi_fu_1089_p4 = p_7_reg_1085;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_104_reg_3487 == 1'd1))) begin
        ap_phi_mux_p_8_phi_fu_1099_p4 = new_loc1_V_reg_3563;
    end else begin
        ap_phi_mux_p_8_phi_fu_1099_p4 = p_8_reg_1096;
    end
end

always @ (*) begin
    if (((tmp_69_fu_1946_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_10_reg_3082 == 1'd1))) begin
        ap_phi_mux_rhs_V_5_phi_fu_988_p4 = TMP_0_V_fu_1968_p1;
    end else begin
        ap_phi_mux_rhs_V_5_phi_fu_988_p4 = rhs_V_5_reg_985;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_address0 = newIndex23_reg_3676;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_0_address0 = newIndex15_fu_2688_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buddy_tree_V_0_address0 = buddy_tree_V_0_addr_5_gep_fu_598_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_0_address0 = newIndex2_reg_3447;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        buddy_tree_V_0_address0 = newIndex2_fu_2175_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_address0 = newIndex11_reg_3379;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((tmp_69_fu_1946_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_10_reg_3082 == 1'd1)) | ((tmp_10_reg_3082 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_114_reg_3568 == 1'd1) & (tmp_6_reg_3046 == 1'd1)) | ((tmp_114_reg_3568 == 1'd0) & (tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3046 == 1'd1)))) begin
        buddy_tree_V_0_address0 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state21) & (tmp_69_fu_1946_p2 == 1'd1) & (tmp_10_reg_3082 == 1'd1))) begin
        buddy_tree_V_0_address0 = newIndex11_fu_1962_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_address0 = newIndex17_reg_3247;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_0_address0 = newIndex17_fu_1641_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_address0 = newIndex_reg_3174;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_0_address0 = newIndex_fu_1463_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_address0 = newIndex4_reg_3106;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_0_address0 = newIndex4_fu_1352_p1;
    end else begin
        buddy_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_address1 = newIndex19_reg_3721;
    end else if (((tmp_88_fu_2904_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        buddy_tree_V_0_address1 = newIndex19_fu_2920_p1;
    end else if (((1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_88_fu_2904_p2 == 1'd1)))) begin
        buddy_tree_V_0_address1 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_address1 = newIndex15_reg_3651;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_0_address1 = newIndex23_fu_2714_p1;
    end else begin
        buddy_tree_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((tmp_69_fu_1946_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_10_reg_3082 == 1'd1)) | ((1'b1 == ap_CS_fsm_state21) & (tmp_69_fu_1946_p2 == 1'd1) & (tmp_10_reg_3082 == 1'd1)) | ((tmp_10_reg_3082 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32)) | ((tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_114_reg_3568 == 1'd1) & (tmp_6_reg_3046 == 1'd1)) | ((tmp_114_reg_3568 == 1'd0) & (tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3046 == 1'd1)))) begin
        buddy_tree_V_0_ce0 = 1'b1;
    end else begin
        buddy_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_88_fu_2904_p2 == 1'd1)) | ((tmp_88_fu_2904_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41)))) begin
        buddy_tree_V_0_ce1 = 1'b1;
    end else begin
        buddy_tree_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_d0 = p_Result_4_fu_2779_p4;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buddy_tree_V_0_d0 = tmp_46_fu_2219_p2;
    end else if (((tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_114_reg_3568 == 1'd1) & (tmp_6_reg_3046 == 1'd1))) begin
        buddy_tree_V_0_d0 = p_Result_2_fu_2135_p4;
    end else if (((tmp_114_reg_3568 == 1'd0) & (tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3046 == 1'd1))) begin
        buddy_tree_V_0_d0 = r_V_10_fu_2117_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_0_d0 = p_Result_s_fu_2078_p4;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buddy_tree_V_0_d0 = r_V_14_fu_2061_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_d0 = tmp_73_reg_3404;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_d0 = r_V_17_reg_3268;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_d0 = tmp_64_reg_3190;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_d0 = tmp_12_fu_1393_p2;
    end else begin
        buddy_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_d1 = tmp_139_fu_2986_p4;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_d1 = r_V_13_fu_2732_p2;
    end else begin
        buddy_tree_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((tmp_142_reg_3671 == 1'd0) & (tmp_94_reg_3667 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_82_reg_3641 == 1'd1)) | ((tmp_111_reg_3400 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_135_reg_3242 == 1'd1)) | ((tmp_33_reg_3170 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_105_reg_3160 == 1'd1)) | ((tmp_80_fu_1382_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32) & (tmp_17_reg_3436 == 1'd1)) | ((tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_114_reg_3568 == 1'd1) & (tmp_6_reg_3046 == 1'd1)) | ((tmp_114_reg_3568 == 1'd0) & (tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3046 == 1'd1)))) begin
        buddy_tree_V_0_we0 = 1'b1;
    end else begin
        buddy_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((tmp_131_fu_2720_p1 == 1'd0) & (tmp_125_reg_3632 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_82_reg_3641 == 1'd1)))) begin
        buddy_tree_V_0_we1 = 1'b1;
    end else begin
        buddy_tree_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_address0 = newIndex23_reg_3676;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_1_address0 = newIndex15_fu_2688_p1;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        buddy_tree_V_1_address0 = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buddy_tree_V_1_address0 = buddy_tree_V_1_addr_5_gep_fu_590_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_1_address0 = newIndex2_reg_3447;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        buddy_tree_V_1_address0 = newIndex2_fu_2175_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_address0 = newIndex11_reg_3379;
    end else if ((((tmp_69_fu_1946_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_10_reg_3082 == 1'd1)) | ((tmp_10_reg_3082 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((tmp_6_reg_3046 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_9_reg_3058 == 1'd1)) | ((tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_114_reg_3568 == 1'd1) & (tmp_6_reg_3046 == 1'd1)) | ((tmp_114_reg_3568 == 1'd0) & (tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3046 == 1'd1)))) begin
        buddy_tree_V_1_address0 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state21) & (tmp_69_fu_1946_p2 == 1'd1) & (tmp_10_reg_3082 == 1'd1))) begin
        buddy_tree_V_1_address0 = newIndex11_fu_1962_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_address0 = newIndex17_reg_3247;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_1_address0 = newIndex17_fu_1641_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_address0 = newIndex_reg_3174;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_1_address0 = newIndex_fu_1463_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_address0 = newIndex4_reg_3106;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_1_address0 = newIndex4_fu_1352_p1;
    end else begin
        buddy_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_address1 = newIndex21_reg_3731;
    end else if (((tmp_88_fu_2904_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        buddy_tree_V_1_address1 = newIndex21_fu_2941_p1;
    end else if (((1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_88_fu_2904_p2 == 1'd1)))) begin
        buddy_tree_V_1_address1 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_address1 = newIndex15_reg_3651;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_1_address1 = newIndex23_fu_2714_p1;
    end else begin
        buddy_tree_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((tmp_69_fu_1946_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_10_reg_3082 == 1'd1)) | ((1'b1 == ap_CS_fsm_state21) & (tmp_69_fu_1946_p2 == 1'd1) & (tmp_10_reg_3082 == 1'd1)) | ((tmp_10_reg_3082 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)) | ((tmp_6_reg_3046 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_9_reg_3058 == 1'd1)) | ((tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_114_reg_3568 == 1'd1) & (tmp_6_reg_3046 == 1'd1)) | ((tmp_114_reg_3568 == 1'd0) & (tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3046 == 1'd1)))) begin
        buddy_tree_V_1_ce0 = 1'b1;
    end else begin
        buddy_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_88_fu_2904_p2 == 1'd1)) | ((tmp_88_fu_2904_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41)))) begin
        buddy_tree_V_1_ce1 = 1'b1;
    end else begin
        buddy_tree_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_d0 = p_Result_4_fu_2779_p4;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_1_d0 = tmp_70_fu_2460_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buddy_tree_V_1_d0 = tmp_46_fu_2219_p2;
    end else if (((tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_114_reg_3568 == 1'd1) & (tmp_6_reg_3046 == 1'd1))) begin
        buddy_tree_V_1_d0 = p_Result_3_fu_2145_p4;
    end else if (((tmp_114_reg_3568 == 1'd0) & (tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3046 == 1'd1))) begin
        buddy_tree_V_1_d0 = r_V_11_fu_2124_p2;
    end else if (((tmp_6_reg_3046 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_9_reg_3058 == 1'd1))) begin
        buddy_tree_V_1_d0 = storemerge_reg_996;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_d0 = tmp_73_reg_3404;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_d0 = r_V_17_reg_3268;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_d0 = tmp_64_reg_3190;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_d0 = tmp_12_fu_1393_p2;
    end else begin
        buddy_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_d1 = tmp_140_fu_3015_p4;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_d1 = r_V_13_fu_2732_p2;
    end else begin
        buddy_tree_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_94_reg_3667 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_142_reg_3671 == 1'd1) & (tmp_82_reg_3641 == 1'd1)) | ((1'b1 == ap_CS_fsm_state36) & (tmp_104_reg_3487 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (tmp_111_reg_3400 == 1'd1)) | ((tmp_135_reg_3242 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_33_reg_3170 == 1'd0) & (tmp_105_reg_3160 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_80_fu_1382_p1 == 1'd1)) | ((tmp_17_reg_3436 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32)) | ((tmp_6_reg_3046 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_9_reg_3058 == 1'd1)) | ((tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_114_reg_3568 == 1'd1) & (tmp_6_reg_3046 == 1'd1)) | ((tmp_114_reg_3568 == 1'd0) & (tmp_24_reg_3483 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3046 == 1'd1)))) begin
        buddy_tree_V_1_we0 = 1'b1;
    end else begin
        buddy_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((tmp_125_reg_3632 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_131_fu_2720_p1 == 1'd1) & (tmp_82_reg_3641 == 1'd1)))) begin
        buddy_tree_V_1_we1 = 1'b1;
    end else begin
        buddy_tree_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_0_address0 = newIndex13_reg_3616;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        group_tree_V_0_address0 = newIndex13_fu_2526_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_0_address0 = newIndex6_reg_3511;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_0_address0 = newIndex6_fu_2239_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_address0 = newIndex8_reg_3294;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_0_address0 = newIndex8_fu_1792_p1;
    end else begin
        group_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        group_tree_V_0_ce0 = 1'b1;
    end else begin
        group_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_0_d0 = p_5_fu_2884_p2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_0_d0 = tmp_67_reg_3552;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_d0 = tmp_86_fu_1928_p1;
    end else begin
        group_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_117_fu_2852_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state40)) | ((tmp_77_reg_3315 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((tmp_106_reg_3537 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        group_tree_V_0_we0 = 1'b1;
    end else begin
        group_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_1_address0 = newIndex13_reg_3616;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        group_tree_V_1_address0 = newIndex13_fu_2526_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_1_address0 = newIndex6_reg_3511;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_1_address0 = newIndex6_fu_2239_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_address0 = newIndex8_reg_3294;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_1_address0 = newIndex8_fu_1792_p1;
    end else begin
        group_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        group_tree_V_1_ce0 = 1'b1;
    end else begin
        group_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_1_d0 = p_5_fu_2884_p2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_1_d0 = tmp_67_reg_3552;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_d0 = tmp_86_fu_1928_p1;
    end else begin
        group_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state40) & (tmp_117_fu_2852_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_77_reg_3315 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35) & (tmp_106_reg_3537 == 1'd1)))) begin
        group_tree_V_1_we0 = 1'b1;
    end else begin
        group_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_mask_V_ce0 = 1'b1;
    end else begin
        group_tree_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        mark_mask_V_address0 = tmp_75_fu_2521_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        mark_mask_V_address0 = tmp_26_fu_1778_p1;
    end else begin
        mark_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        mark_mask_V_ce0 = 1'b1;
    end else begin
        mark_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        shift_constant_V_address0 = tmp_36_fu_2233_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_constant_V_address0 = tmp_23_fu_1364_p1;
    end else begin
        shift_constant_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state5))) begin
        shift_constant_V_ce0 = 1'b1;
    end else begin
        shift_constant_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (tmp_6_fu_1295_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_9_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (tmp_10_fu_1326_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (tmp_33_fu_1447_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & ((tmp_66_fu_1539_p2 == 1'd0) | (tmp_33_reg_3170 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (tmp_124_fu_1557_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_31_fu_1864_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_31_fu_1864_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((tmp_69_fu_1946_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_10_reg_3082 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if (((tmp_10_reg_3082 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (tmp_17_fu_2155_p1 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2193_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31) & (grp_fu_1218_p3 == 1'd1) & (tmp_24_fu_2193_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if (((grp_fu_1218_p3 == 1'd0) & (1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31) & (tmp_24_fu_2193_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((grp_fu_1218_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_CS_fsm_state37) & (tmp_82_fu_2552_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((tmp_88_fu_2904_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign TMP_0_V_2_cast_fu_1818_p1 = p_4_reg_3319;

assign TMP_0_V_2_fu_1815_p1 = p_4_reg_3319;

assign TMP_0_V_4_fu_1904_p2 = (tmp_37_fu_1900_p1 | ap_phi_mux_p_03131_4_phi_fu_935_p4);

assign TMP_0_V_5_fu_2207_p2 = (tmp_V_reg_3475 ^ 64'd18446744073709551615);

assign TMP_0_V_fu_1968_p1 = tmp_86_reg_3371;

assign TMP_1_V_1_fu_2273_p2 = (p_s_fu_2267_p2 & TMP_1_V_fu_2261_p2);

assign TMP_1_V_fu_2261_p2 = (tmp_107_fu_2257_p1 & group_tree_V_load_ph_fu_2249_p3);

assign ans_V_fu_2159_p2 = ($signed(4'd9) + $signed(tmp_8_reg_1006));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld));
end

always @ (*) begin
    ap_block_state31_io = ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_24_fu_2193_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_905 = (~(r_V_18_fu_1306_p2 == 16'd32768) & ~(r_V_18_fu_1306_p2 == 16'd16384) & ~(r_V_18_fu_1306_p2 == 16'd8192) & ~(r_V_18_fu_1306_p2 == 16'd4096) & ~(r_V_18_fu_1306_p2 == 16'd2048) & ~(r_V_18_fu_1306_p2 == 16'd1024) & ~(r_V_18_fu_1306_p2 == 16'd512) & ~(r_V_18_fu_1306_p2 == 16'd256) & ~(r_V_18_fu_1306_p2 == 16'd128) & ~(r_V_18_fu_1306_p2 == 16'd64) & ~(r_V_18_fu_1306_p2 == 16'd32) & ~(r_V_18_fu_1306_p2 == 16'd16) & ~(r_V_18_fu_1306_p2 == 16'd8) & ~(r_V_18_fu_1306_p2 == 16'd4) & ~(r_V_18_fu_1306_p2 == 16'd2));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buddy_tree_V_0_addr_5_gep_fu_598_p3 = newIndex2_reg_3447;

assign buddy_tree_V_1_addr_5_gep_fu_590_p3 = newIndex2_reg_3447;

assign buddy_tree_V_load_1_s_fu_1385_p3 = ((tmp_80_fu_1382_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign buddy_tree_V_load_2_s_fu_2212_p3 = ((tmp_17_reg_3436[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign buddy_tree_V_load_3_s_fu_1504_p3 = ((tmp_105_reg_3160[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign buddy_tree_V_load_6_s_fu_2000_p3 = ((tmp_111_fu_1996_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign cnt_2_fu_2745_p2 = (32'd1 + cnt_1_fu_282);

assign cnt_fu_1669_p2 = (op2_assign_2_reg_880 + 32'd1);

assign free_target_V_fu_1271_p3 = {{tmp_4_fu_1267_p1}, {1'd0}};

assign group_tree_V_load_1_s_fu_1801_p3 = ((tmp_77_fu_1798_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_V_load_3_s_fu_2856_p3 = ((tmp_117_fu_2852_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_V_load_ph_fu_2249_p3 = ((tmp_106_fu_2245_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_mask_V_address0 = tmp_36_fu_2233_p1;

assign grp_fu_1218_p3 = ans_V_reg_3441[32'd3];

assign grp_fu_1225_p4 = {{reg_973[7:1]}};

assign i_assign_1_1_fu_3011_p1 = loc1_V_7_1_fu_2997_p4;

assign i_assign_1_fu_2074_p1 = reg_973;

assign i_assign_2_fu_2768_p1 = loc1_V_5_fu_294;

assign i_assign_fu_2131_p1 = reg_973;

assign i_assign_s_fu_2982_p1 = loc1_V_s_fu_2972_p4;

assign lhs_V_2_fu_2724_p3 = ((tmp_131_fu_2720_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign lhs_V_3_fu_1656_p3 = ((tmp_135_reg_3242[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign lhs_V_4_cast_fu_1768_p1 = loc_tree_V_6_fu_1762_p2;

assign loc1_V_10_fu_1334_p1 = addr_tree_map_V_q0;

assign loc1_V_11_fu_1433_p1 = loc1_V_fu_1423_p4;

assign loc1_V_6_fu_2794_p4 = {{loc1_V_5_fu_294[12:1]}};

assign loc1_V_7_1_fu_2997_p4 = {{p_03171_5_in_reg_1134[7:2]}};

assign loc1_V_8_cast_fu_2479_p1 = grp_fu_1225_p4;

assign loc1_V_9_cast_cast_fu_1338_p1 = addr_tree_map_V_q0;

assign loc1_V_9_fu_2804_p1 = loc1_V_6_fu_2794_p4;

assign loc1_V_fu_1423_p4 = {{p_03171_8_in_reg_822[12:1]}};

assign loc1_V_s_fu_2972_p4 = {{p_03171_5_in_reg_1134[7:1]}};

assign loc2_V_2_cast_fu_2497_p1 = loc2_V_3_fu_2489_p3;

assign loc2_V_2_fu_2739_p2 = loc2_V_fu_290 << 13'd1;

assign loc2_V_3_fu_2489_p3 = {{reg_973}, {1'd0}};

assign loc_tree_V_6_fu_1762_p2 = (tmp_21_fu_1754_p2 + tmp_25_fu_1758_p1);

assign loc_tree_V_7_fu_1884_p2 = ($signed(tmp_32_fu_1880_p1) + $signed(13'd8191));

assign loc_tree_V_fu_2406_p1 = tmp_54_fu_2398_p3;

assign mask_V_load26_phi_ca_fu_1587_p3 = ((tmp_127_fu_1579_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load27_phi_ca_fu_1619_p3 = ((tmp_127_fu_1579_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_113_phi_s_fu_2612_p3 = ((tmp_130_fu_2572_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load_114_phi_s_fu_2580_p3 = ((tmp_130_fu_2572_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_1_phi_fu_2654_p3 = ((sel_tmp4_fu_2648_p2[0:0] === 1'b1) ? mask_V_load_113_phi_s_fu_2612_p3 : sel_tmp3_fu_2640_p3);

assign newIndex10_fu_1952_p4 = {{p_03183_3_reg_952[3:1]}};

assign newIndex11_fu_1962_p1 = newIndex10_fu_1952_p4;

assign newIndex13_fu_2526_p1 = grp_fu_1225_p4;

assign newIndex14_fu_2678_p4 = {{p_1_reg_1114[3:1]}};

assign newIndex15_fu_2688_p1 = newIndex14_fu_2678_p4;

assign newIndex16_fu_1631_p4 = {{p_Repl2_9_fu_1551_p2[3:1]}};

assign newIndex17_fu_1641_p1 = newIndex16_fu_1631_p4;

assign newIndex18_fu_2910_p4 = {{p_03179_1_reg_1144[2:1]}};

assign newIndex19_fu_2920_p1 = newIndex18_fu_2910_p4;

assign newIndex1_fu_2165_p4 = {{ans_V_fu_2159_p2[3:1]}};

assign newIndex20_fu_2931_p4 = {{now2_V_fu_2925_p2[2:1]}};

assign newIndex21_fu_2941_p1 = newIndex20_fu_2931_p4;

assign newIndex22_fu_2704_p4 = {{p_2_reg_1124[3:1]}};

assign newIndex23_fu_2714_p1 = newIndex22_fu_2704_p4;

assign newIndex2_fu_2175_p1 = newIndex1_fu_2165_p4;

assign newIndex3_fu_1342_p4 = {{addr_layer_map_V_q0[3:1]}};

assign newIndex4_fu_1352_p1 = newIndex3_fu_1342_p4;

assign newIndex6_fu_2239_p1 = grp_fu_1225_p4;

assign newIndex7_fu_1783_p4 = {{addr_tree_map_V_load_reg_3086[7:1]}};

assign newIndex8_fu_1792_p1 = newIndex7_fu_1783_p4;

assign newIndex9_fu_1453_p4 = {{now1_V_1_fu_1441_p2[3:1]}};

assign newIndex_fu_1463_p1 = newIndex9_fu_1453_p4;

assign new_loc1_V_fu_2444_p2 = (tmp_58_fu_2438_p2 - tmp_57_fu_2434_p1);

assign not_s_fu_1940_p2 = ((p_03183_3_reg_952 != 4'd0) ? 1'b1 : 1'b0);

assign now1_V_1_fu_1441_p2 = ($signed(4'd15) + $signed(p_03183_1_in_reg_831));

assign now1_V_2_fu_1840_p2 = ($signed(4'd15) + $signed(ap_phi_mux_p_03183_2_in_phi_fu_908_p4));

assign now1_V_4_fu_2041_p2 = ($signed(4'd15) + $signed(p_03183_3_reg_952));

assign now1_V_5_fu_2823_p2 = (tmp_95_fu_2819_p1 + p_1_reg_1114);

assign now1_V_6_fu_2473_p2 = ($signed(tmp_8_reg_1006) + $signed(4'd10));

assign now2_V_1_fu_2832_p2 = (p_2_reg_1124 - tmp_96_fu_2829_p1);

assign now2_V_3_fu_2483_p2 = (tmp_8_reg_1006 ^ 4'd8);

assign now2_V_fu_2925_p2 = ($signed(p_03179_1_reg_1144) + $signed(3'd7));

assign now2_V_s_fu_2946_p2 = ($signed(p_03179_1_reg_1144) + $signed(3'd6));

assign op2_assign_1_fu_1986_p2 = 32'd1 << tmp_71_fu_1982_p1;

assign op2_assign_6_fu_2813_p2 = ((p_1_reg_1114 != 4'd8) ? 1'b1 : 1'b0);

assign op2_assign_7_fu_2546_p2 = ((p_2_reg_1124 != 4'd0) ? 1'b1 : 1'b0);

assign op2_assign_8_fu_1372_p2 = 32'd1 << tmp_11_fu_1369_p1;

assign op2_assign_9_fu_1494_p2 = tmp_61_fu_1487_p1 << tmp_62_fu_1491_p1;

assign op2_assign_fu_2455_p2 = (tmp_V_reg_3475 ^ 64'd18446744073709551615);

assign op2_assign_s_fu_1894_p2 = 32'd1 << tmp_35_fu_1890_p1;

assign output_addr_V_1_fu_2450_p1 = new_loc1_V_fu_2444_p2;

assign output_addr_V_cast_fu_2203_p1 = reg_973;

assign output_addr_V_fu_2198_p1 = reg_973;

assign p_03159_1_in_fu_1870_p4 = {{ap_phi_mux_p_03159_1_in_in_phi_fu_926_p4[12:1]}};

assign p_4_fu_1809_p2 = (mark_mask_V_q0 | group_tree_V_load_1_s_fu_1801_p3);

assign p_5_cast1_fu_2892_p2 = (tmp_78_fu_2874_p2 & tmp_119_fu_2880_p1);

assign p_5_cast_fu_2898_p2 = (tmp_76_fu_2864_p2 & tmp_118_fu_2870_p1);

assign p_5_fu_2884_p2 = (rhs_i_i_fu_2846_p2 & group_tree_V_load_3_s_fu_2856_p3);

assign p_Repl2_3_fu_1545_p2 = p_03163_3_in_reg_861 << 13'd1;

assign p_Repl2_5_fu_1976_p2 = ((tmp_128_fu_1972_p1 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_6_fu_2098_p2 = ((tmp_133_fu_2088_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_7_fu_2952_p2 = ((p_5_cast_reg_3713 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_8_fu_2966_p2 = ((tmp_137_fu_2957_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_9_fu_1551_p2 = (4'd1 + p_03179_2_in_reg_852);

always @ (*) begin
    p_Result_10_fu_2018_p4 = p_Val2_13_cast_fu_2014_p1;
    p_Result_10_fu_2018_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_1_fu_2104_p4 = buddy_tree_V_1_q0;
    p_Result_1_fu_2104_p4[i_assign_1_fu_2074_p1] = |(p_Repl2_6_fu_2098_p2);
end

always @ (*) begin
    p_Result_2_fu_2135_p4 = buddy_tree_V_0_q1;
    p_Result_2_fu_2135_p4[i_assign_fu_2131_p1] = |(p_Repl2_7_reg_3746);
end

always @ (*) begin
    p_Result_3_fu_2145_p4 = buddy_tree_V_1_q1;
    p_Result_3_fu_2145_p4[i_assign_fu_2131_p1] = |(p_Repl2_8_reg_3751);
end

always @ (*) begin
    p_Result_4_fu_2779_p4 = p_Val2_14_fu_2772_p3;
    p_Result_4_fu_2779_p4[i_assign_2_fu_2768_p1] = |(1'd0);
end

integer ap_tvar_int_0;

always @ (tmp_size_V_fu_1279_p2) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            p_Result_5_fu_1285_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_5_fu_1285_p4[ap_tvar_int_0] = tmp_size_V_fu_1279_p2[15 - ap_tvar_int_0];
        end
    end
end

always @ (*) begin
    p_Result_6_fu_1401_p4 = loc1_V_10_reg_3095;
    p_Result_6_fu_1401_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_7_fu_1517_p4 = loc1_V_11_reg_3155;
    p_Result_7_fu_1517_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_8_fu_1821_p4 = loc_tree_V_6_reg_3289;
    p_Result_8_fu_1821_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_9_fu_1910_p4 = loc_tree_V_7_fu_1884_p2;
    p_Result_9_fu_1910_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_s_fu_2078_p4 = buddy_tree_V_0_q0;
    p_Result_s_fu_2078_p4[i_assign_1_fu_2074_p1] = |(p_Repl2_5_reg_3395);
end

assign p_Val2_13_cast_fu_2014_p1 = p_Val2_9_reg_942;

assign p_Val2_14_fu_2772_p3 = ((tmp_142_reg_3671[0:0] === 1'b1) ? buddy_tree_V_1_q1 : buddy_tree_V_0_q1);

assign p_s_fu_2267_p2 = (8'd0 - TMP_1_V_fu_2261_p2);

assign r_V_10_fu_2117_p2 = (rhs_V_3_fu_286 & buddy_tree_V_0_q1);

assign r_V_11_fu_2124_p2 = (rhs_V_3_fu_286 & buddy_tree_V_1_q1);

assign r_V_12_cast_fu_1836_p1 = r_V_5_fu_1830_p2;

assign r_V_12_fu_2666_p2 = mask_V_load_1_phi_fu_2654_p3 << tmp_91_fu_2662_p1;

assign r_V_13_fu_2732_p2 = (rhs_V_4_reg_3645 & lhs_V_2_fu_2724_p3);

assign r_V_14_fu_2061_p2 = (rhs_V_5_reg_985 | buddy_tree_V_0_q0);

assign r_V_15_fu_2068_p2 = (rhs_V_5_reg_985 | buddy_tree_V_1_q0);

assign r_V_17_fu_1663_p2 = (r_V_19_fu_1650_p2 | lhs_V_3_fu_1656_p3);

assign r_V_18_fu_1306_p2 = (rhs_V_1_fu_1301_p2 & p_Result_5_reg_3040);

assign r_V_19_fu_1650_p2 = mask_V_load_phi_reg_892 << tmp_92_fu_1647_p1;

assign r_V_1_fu_1358_p2 = (4'd8 ^ addr_layer_map_V_q0);

assign r_V_20_fu_1675_p2 = ($signed(4'd9) - $signed(ans_V_2_reg_3072));

assign r_V_25_cast_fu_1311_p1 = r_V_18_fu_1306_p2;

assign r_V_2_fu_1414_p2 = tmp_12_reg_3135 >> tmp_30_fu_1410_p1;

assign r_V_3_fu_1772_p2 = (14'd14 + lhs_V_4_cast_fu_1768_p1);

assign r_V_4_fu_2227_p2 = (4'd1 + tmp_8_reg_1006);

assign r_V_5_fu_1830_p2 = TMP_0_V_2_cast_fu_1818_p1 >> p_Result_8_fu_1821_p4;

assign r_V_6_fu_1923_p2 = TMP_0_V_4_reg_3354 >> tmp_38_fu_1920_p1;

assign r_V_7_fu_1530_p2 = tmp_64_reg_3190 >> tmp_65_fu_1526_p1;

assign r_V_8_fu_2430_p1 = tmp_56_fu_2424_p2[12:0];

assign r_V_9_fu_2032_p2 = tmp_73_reg_3404 >> tmp_79_fu_2028_p1;

assign r_V_fu_1750_p1 = tmp_20_fu_1744_p2[12:0];

assign rec_bits_V_1_fu_1535_p1 = r_V_7_fu_1530_p2[1:0];

assign rec_bits_V_2_fu_2037_p1 = r_V_9_fu_2032_p2[1:0];

assign rec_bits_V_3_fu_1846_p1 = ap_phi_mux_p_03187_1_in_phi_fu_917_p4[1:0];

assign rec_bits_V_fu_1419_p1 = r_V_2_fu_1414_p2[1:0];

assign rev_fu_2540_p2 = (tmp_125_fu_2532_p3 ^ 1'd1);

assign rhs_V_1_fu_1301_p2 = (16'd0 - p_Result_5_reg_3040);

assign rhs_V_4_fu_2672_p2 = (r_V_12_fu_2666_p2 ^ 64'd18446744073709551615);

assign rhs_i_i_fu_2846_p2 = (mark_mask_V_q0 ^ 8'd255);

assign sel_tmp1_fu_2626_p3 = ((sel_tmp_fu_2620_p2[0:0] === 1'b1) ? tmp_89_fu_2588_p5 : mask_V_load_114_phi_s_fu_2580_p3);

assign sel_tmp2_fu_2634_p2 = ((tmp_129_fu_2558_p1 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_2640_p3 = ((sel_tmp2_fu_2634_p2[0:0] === 1'b1) ? tmp_90_fu_2600_p5 : sel_tmp1_fu_2626_p3);

assign sel_tmp4_fu_2648_p2 = ((tmp_129_fu_2558_p1 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp_fu_2620_p2 = ((tmp_129_fu_2558_p1 == 2'd0) ? 1'b1 : 1'b0);

assign size_V_fu_1259_p3 = {{tmp_fu_1255_p1}, {1'd0}};

assign tmp23_fu_2279_p2 = (p_s_fu_2267_p2 & group_tree_V_load_ph_fu_2249_p3);

assign tmp_105_fu_1437_p1 = p_03183_1_in_reg_831[0:0];

assign tmp_106_fu_2245_p1 = reg_973[0:0];

assign tmp_107_fu_2257_p1 = group_tree_mask_V_q0[7:0];

assign tmp_109_fu_1469_p3 = p_Val2_3_reg_840[32'd1];

assign tmp_10_fu_1326_p3 = addr_layer_map_V_q0[32'd3];

assign tmp_110_fu_1477_p1 = p_Val2_3_reg_840[0:0];

assign tmp_111_fu_1996_p1 = p_03183_3_reg_952[0:0];

assign tmp_115_fu_2838_p1 = mark_mask_V_q0[5:0];

assign tmp_116_fu_2842_p1 = mark_mask_V_q0[1:0];

assign tmp_117_fu_2852_p1 = reg_973[0:0];

assign tmp_118_fu_2870_p1 = group_tree_V_load_3_s_fu_2856_p3[1:0];

assign tmp_119_fu_2880_p1 = group_tree_V_load_3_s_fu_2856_p3[5:0];

assign tmp_11_fu_1369_p1 = addr_tree_map_V_load_reg_3086;

assign tmp_122_fu_2047_p4 = {{p_Val2_9_reg_942[10:1]}};

assign tmp_124_fu_1557_p3 = p_Repl2_9_fu_1551_p2[32'd3];

assign tmp_125_fu_2532_p3 = p_1_reg_1114[32'd3];

assign tmp_126_fu_1565_p1 = op2_assign_2_reg_880[1:0];

assign tmp_127_fu_1579_p3 = op2_assign_2_reg_880[32'd2];

assign tmp_128_fu_1972_p1 = ap_phi_mux_rhs_V_5_phi_fu_988_p4[1:0];

assign tmp_129_fu_2558_p1 = cnt_1_fu_282[1:0];

assign tmp_12_fu_1393_p2 = (tmp_V_1_fu_1378_p1 | buddy_tree_V_load_1_s_fu_1385_p3);

assign tmp_130_fu_2572_p3 = cnt_1_fu_282[32'd2];

assign tmp_131_fu_2720_p1 = p_1_reg_1114[0:0];

assign tmp_133_fu_2088_p4 = {{rhs_V_5_reg_985[5:2]}};

assign tmp_135_fu_1627_p1 = p_03179_2_in_reg_852[0:0];

assign tmp_137_fu_2957_p4 = {{p_5_cast1_reg_3708[5:2]}};

always @ (*) begin
    tmp_139_fu_2986_p4 = buddy_tree_V_0_q1;
    tmp_139_fu_2986_p4[i_assign_s_fu_2982_p1] = |(1'd0);
end

assign tmp_13_fu_1695_p2 = ($signed(4'd0) - $signed(r_V_20_fu_1675_p2));

always @ (*) begin
    tmp_140_fu_3015_p4 = buddy_tree_V_1_q1;
    tmp_140_fu_3015_p4[i_assign_1_1_fu_3011_p1] = |(1'd0);
end

assign tmp_142_fu_2700_p1 = p_2_reg_1124[0:0];

assign tmp_14_fu_1705_p2 = tmp_s_fu_1692_p1 << tmp_17_cast_fu_1701_p1;

assign tmp_15_cast_fu_1688_p1 = r_V_20_fu_1675_p2;

assign tmp_15_fu_1711_p2 = free_target_V_reg_3033 >> tmp_15_cast_fu_1688_p1;

assign tmp_16_fu_1724_p3 = ((tmp_18_fu_1680_p3[0:0] === 1'b1) ? tmp_27_fu_1716_p1 : tmp_29_fu_1720_p1);

assign tmp_17_cast_fu_1701_p1 = $signed(tmp_13_fu_1695_p2);

assign tmp_17_fu_2155_p1 = tmp_8_reg_1006[0:0];

assign tmp_18_fu_1680_p3 = r_V_20_fu_1675_p2[32'd3];

assign tmp_19_fu_1735_p2 = ($signed(4'd9) + $signed(ans_V_2_reg_3072));

assign tmp_20_fu_1744_p2 = tmp_28_cast_fu_1732_p1 << tmp_34_cast_fu_1740_p1;

assign tmp_21_fu_1754_p2 = (tmp_16_reg_3279 - r_V_reg_3284);

assign tmp_22_fu_2181_p2 = (64'd0 - buddy_tree_V_load_ph_reg_1076);

assign tmp_23_fu_1364_p1 = r_V_1_fu_1358_p2;

assign tmp_24_fu_2193_p2 = ((tmp_V_reg_3475 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_25_fu_1758_p1 = reg_1241;

assign tmp_26_fu_1778_p1 = r_V_3_fu_1772_p2;

assign tmp_27_fu_1716_p1 = tmp_14_fu_1705_p2[12:0];

assign tmp_28_cast_fu_1732_p1 = addr_tree_map_V_load_reg_3086;

assign tmp_28_fu_1858_p2 = ((rec_bits_V_3_fu_1846_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_29_fu_1720_p1 = tmp_15_fu_1711_p2[12:0];

assign tmp_30_fu_1410_p1 = p_Result_6_fu_1401_p4;

assign tmp_31_fu_1864_p2 = (tmp_84_fu_1850_p3 & tmp_28_fu_1858_p2);

assign tmp_32_fu_1880_p1 = p_03159_1_in_fu_1870_p4;

assign tmp_33_fu_1447_p2 = ((now1_V_1_fu_1441_p2 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_34_cast_fu_1740_p1 = tmp_19_fu_1735_p2;

assign tmp_35_fu_1890_p1 = loc_tree_V_7_fu_1884_p2;

assign tmp_36_fu_2233_p1 = r_V_4_fu_2227_p2;

assign tmp_37_fu_1900_p1 = $signed(op2_assign_s_fu_1894_p2);

assign tmp_38_fu_1920_p1 = p_Result_9_reg_3360;

assign tmp_39_fu_2297_p2 = ((TMP_1_V_1_reg_3541 == 8'd128) ? 1'b1 : 1'b0);

assign tmp_40_fu_2310_p2 = ((TMP_1_V_1_reg_3541 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_41_fu_2315_p2 = ((TMP_1_V_1_reg_3541 == 8'd4) ? 1'b1 : 1'b0);

assign tmp_42_fu_2328_p2 = (tmp_41_fu_2315_p2 | tmp_40_fu_2310_p2);

assign tmp_43_fu_2334_p3 = ((tmp_42_fu_2328_p2[0:0] === 1'b1) ? tmp_52_cast_cast_fu_2320_p3 : tmp_50_cast_fu_2302_p3);

assign tmp_44_fu_2342_p2 = ((TMP_1_V_1_reg_3541 == 8'd8) ? 1'b1 : 1'b0);

assign tmp_45_fu_2347_p2 = ((TMP_1_V_1_reg_3541 == 8'd16) ? 1'b1 : 1'b0);

assign tmp_46_fu_2219_p2 = (buddy_tree_V_load_2_s_fu_2212_p3 & TMP_0_V_5_fu_2207_p2);

assign tmp_47_fu_2352_p3 = ((tmp_45_fu_2347_p2[0:0] === 1'b1) ? 3'd4 : 3'd3);

assign tmp_48_fu_2360_p2 = (tmp_45_fu_2347_p2 | tmp_44_fu_2342_p2);

assign tmp_49_fu_2366_p3 = ((tmp_48_fu_2360_p2[0:0] === 1'b1) ? tmp_47_fu_2352_p3 : tmp_43_fu_2334_p3);

assign tmp_4_fu_1267_p1 = alloc_free_target[14:0];

assign tmp_50_cast_fu_2302_p3 = ((tmp_39_fu_2297_p2[0:0] === 1'b1) ? 3'd7 : 3'd0);

assign tmp_50_fu_2374_p2 = ((TMP_1_V_1_reg_3541 == 8'd32) ? 1'b1 : 1'b0);

assign tmp_51_fu_2379_p2 = ((TMP_1_V_1_reg_3541 == 8'd64) ? 1'b1 : 1'b0);

assign tmp_52_cast_cast_fu_2320_p3 = ((tmp_41_fu_2315_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign tmp_52_fu_2384_p3 = ((tmp_51_fu_2379_p2[0:0] === 1'b1) ? 3'd6 : 3'd5);

assign tmp_53_fu_2392_p2 = (tmp_51_fu_2379_p2 | tmp_50_fu_2374_p2);

assign tmp_54_fu_2398_p3 = ((tmp_53_fu_2392_p2[0:0] === 1'b1) ? tmp_52_fu_2384_p3 : tmp_49_fu_2366_p3);

assign tmp_55_fu_2414_p2 = (4'd2 + tmp_8_reg_1006);

assign tmp_56_fu_2424_p2 = tmp_79_cast_fu_2410_p1 << tmp_76_cast_fu_2420_p1;

assign tmp_57_fu_2434_p1 = reg_1241;

assign tmp_58_fu_2438_p2 = (r_V_8_fu_2430_p1 + loc_tree_V_fu_2406_p1);

assign tmp_59_fu_2285_p2 = (tmp_107_fu_2257_p1 & tmp23_fu_2279_p2);

assign tmp_60_fu_1481_p2 = (tmp_110_fu_1477_p1 & tmp_109_fu_1469_p3);

assign tmp_61_fu_1487_p1 = tmp_60_fu_1481_p2;

assign tmp_62_fu_1491_p1 = loc1_V_reg_3150;

assign tmp_63_fu_1500_p1 = $signed(op2_assign_9_fu_1494_p2);

assign tmp_64_fu_1511_p2 = (tmp_63_fu_1500_p1 | buddy_tree_V_load_3_s_fu_1504_p3);

assign tmp_65_fu_1526_p1 = p_Result_7_fu_1517_p4;

assign tmp_66_fu_1539_p2 = ((rec_bits_V_1_fu_1535_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_67_fu_2291_p2 = (tmp_59_fu_2285_p2 ^ group_tree_V_load_ph_fu_2249_p3);

assign tmp_68_fu_1934_p2 = ((p_Val2_2_reg_964 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_69_fu_1946_p2 = (tmp_68_fu_1934_p2 & not_s_fu_1940_p2);

assign tmp_6_fu_1295_p2 = ((cmd_fu_278 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_70_fu_2460_p2 = (op2_assign_fu_2455_p2 & buddy_tree_V_1_q0);

assign tmp_71_fu_1982_p1 = p_Val2_9_reg_942;

assign tmp_72_fu_1992_p1 = $signed(op2_assign_1_fu_1986_p2);

assign tmp_73_fu_2008_p2 = (tmp_72_fu_1992_p1 | buddy_tree_V_load_6_s_fu_2000_p3);

assign tmp_74_fu_2467_p1 = ap_phi_mux_p_8_phi_fu_1099_p4;

assign tmp_75_fu_2521_p1 = ap_phi_mux_p_7_phi_fu_1089_p4;

assign tmp_76_cast_fu_2420_p1 = tmp_55_fu_2414_p2;

assign tmp_76_fu_2864_p2 = (tmp_116_fu_2842_p1 ^ 2'd3);

assign tmp_77_fu_1798_p1 = addr_tree_map_V_load_reg_3086[0:0];

assign tmp_78_fu_2874_p2 = (tmp_115_fu_2838_p1 ^ 6'd60);

assign tmp_79_cast_fu_2410_p1 = reg_973;

assign tmp_79_fu_2028_p1 = p_Result_10_fu_2018_p4;

assign tmp_7_fu_1321_p1 = free_target_V_reg_3033;

assign tmp_80_fu_1382_p1 = ans_V_2_reg_3072[0:0];

assign tmp_81_fu_2057_p1 = tmp_122_fu_2047_p4;

assign tmp_82_fu_2552_p2 = (rev_fu_2540_p2 | op2_assign_7_fu_2546_p2);

assign tmp_84_fu_1850_p3 = now1_V_2_fu_1840_p2[32'd3];

assign tmp_85_fu_1607_p4 = {{op2_assign_2_reg_880[3:2]}};

assign tmp_86_fu_1928_p1 = p_03131_4_reg_932[7:0];

assign tmp_87_fu_1595_p4 = {{op2_assign_2_reg_880[3:2]}};

assign tmp_88_fu_2904_p2 = ((p_03179_1_reg_1144 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_89_fu_2588_p4 = {{cnt_1_fu_282[3:2]}};

assign tmp_90_fu_2600_p4 = {{cnt_1_fu_282[3:2]}};

assign tmp_91_fu_2662_p1 = loc2_V_fu_290;

assign tmp_92_fu_1647_p1 = p_Repl2_3_reg_3205;

assign tmp_93_fu_3007_p1 = loc1_V_7_1_fu_2997_p4;

assign tmp_94_fu_2694_p2 = ((p_2_reg_1124 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_95_fu_2819_p1 = op2_assign_6_fu_2813_p2;

assign tmp_96_fu_2829_p1 = op2_assign_7_reg_3636;

assign tmp_9_fu_1315_p2 = ((cmd_fu_278 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_V_1_fu_1378_p1 = $signed(op2_assign_8_fu_1372_p2);

assign tmp_V_fu_2187_p2 = (tmp_22_fu_2181_p2 & buddy_tree_V_load_ph_reg_1076);

assign tmp_fu_1255_p1 = alloc_size[14:0];

assign tmp_s_fu_1692_p1 = free_target_V_reg_3033;

assign tmp_size_V_fu_1279_p2 = ($signed(16'd65535) + $signed(size_V_fu_1259_p3));

always @ (posedge ap_clk) begin
    free_target_V_reg_3033[0] <= 1'b0;
    p_Result_5_reg_3040[15] <= 1'b1;
    r_V_25_cast_reg_3053[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    loc1_V_10_reg_3095[12:8] <= 5'b00000;
    loc1_V_9_cast_cast_reg_3101[10:8] <= 3'b000;
    newIndex4_reg_3106[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_11_reg_3155[12] <= 1'b0;
    newIndex_reg_3174[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    p_Repl2_3_reg_3205[0] <= 1'b0;
    newIndex17_reg_3247[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex8_reg_3294[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex11_reg_3379[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex2_reg_3447[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex6_reg_3511[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex13_reg_3616[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex15_reg_3651[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex23_reg_3676[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex19_reg_3721[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    newIndex21_reg_3731[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    p_Val2_9_reg_942[10:8] <= 3'b000;
    loc2_V_fu_290[0] <= 1'b0;
    loc1_V_5_fu_294[12:7] <= 6'b000000;
end

endmodule //HTA128_theta
