#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000205433eed60 .scope module, "AdderWrapper" "AdderWrapper" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 32 "y";
P_0000020543aa6ce0 .param/l "WORD_WIDTH" 0 2 2, +C4<00000000000000000000000000100000>;
o0000020543ae3a48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020543b49250_0 .net "a", 31 0, o0000020543ae3a48;  0 drivers
o0000020543ae3a78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020543b47db0_0 .net "b", 31 0, o0000020543ae3a78;  0 drivers
o0000020543ae3bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020543b47ef0_0 .net "clk", 0 0, o0000020543ae3bf8;  0 drivers
v0000020543b48990_0 .net "cout", 0 0, L_0000020543d564a0;  1 drivers
o0000020543ae3c28 .functor BUFZ 1, C4<z>; HiZ drive
v0000020543b499d0_0 .net "reset_n", 0 0, o0000020543ae3c28;  0 drivers
v0000020543b49cf0_0 .net "y", 31 0, L_0000020543d54ba0;  1 drivers
S_0000020542daa4e0 .scope module, "adder_unit" "Adder" 2 23, 2 40 0, S_00000205433eed60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543aa6be0 .param/l "WORD_WIDTH" 0 2 41, +C4<00000000000000000000000000100000>;
L_0000020543df3008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543b48850_0 .net/2u *"_ivl_228", 0 0, L_0000020543df3008;  1 drivers
v0000020543b49890_0 .net "a", 31 0, o0000020543ae3a48;  alias, 0 drivers
v0000020543b49c50_0 .net "b", 31 0, o0000020543ae3a78;  alias, 0 drivers
v0000020543b496b0_0 .net "carry", 32 0, L_0000020543d542e0;  1 drivers
v0000020543b47bd0_0 .net "cout", 0 0, L_0000020543d564a0;  alias, 1 drivers
v0000020543b488f0_0 .net "y", 31 0, L_0000020543d54ba0;  alias, 1 drivers
L_0000020543d4f7e0 .part o0000020543ae3a48, 0, 1;
L_0000020543d4f880 .part o0000020543ae3a78, 0, 1;
L_0000020543d4f920 .part L_0000020543d542e0, 0, 1;
L_0000020543d4fc40 .part o0000020543ae3a48, 1, 1;
L_0000020543d538e0 .part o0000020543ae3a78, 1, 1;
L_0000020543d52a80 .part L_0000020543d542e0, 1, 1;
L_0000020543d52620 .part o0000020543ae3a48, 2, 1;
L_0000020543d528a0 .part o0000020543ae3a78, 2, 1;
L_0000020543d53660 .part L_0000020543d542e0, 2, 1;
L_0000020543d519a0 .part o0000020543ae3a48, 3, 1;
L_0000020543d51ea0 .part o0000020543ae3a78, 3, 1;
L_0000020543d52300 .part L_0000020543d542e0, 3, 1;
L_0000020543d52080 .part o0000020543ae3a48, 4, 1;
L_0000020543d52120 .part o0000020543ae3a78, 4, 1;
L_0000020543d521c0 .part L_0000020543d542e0, 4, 1;
L_0000020543d51860 .part o0000020543ae3a48, 5, 1;
L_0000020543d523a0 .part o0000020543ae3a78, 5, 1;
L_0000020543d53980 .part L_0000020543d542e0, 5, 1;
L_0000020543d51720 .part o0000020543ae3a48, 6, 1;
L_0000020543d52260 .part o0000020543ae3a78, 6, 1;
L_0000020543d53a20 .part L_0000020543d542e0, 6, 1;
L_0000020543d53ac0 .part o0000020543ae3a48, 7, 1;
L_0000020543d51a40 .part o0000020543ae3a78, 7, 1;
L_0000020543d52940 .part L_0000020543d542e0, 7, 1;
L_0000020543d51540 .part o0000020543ae3a48, 8, 1;
L_0000020543d515e0 .part o0000020543ae3a78, 8, 1;
L_0000020543d52da0 .part L_0000020543d542e0, 8, 1;
L_0000020543d51ae0 .part o0000020543ae3a48, 9, 1;
L_0000020543d52440 .part o0000020543ae3a78, 9, 1;
L_0000020543d53200 .part L_0000020543d542e0, 9, 1;
L_0000020543d526c0 .part o0000020543ae3a48, 10, 1;
L_0000020543d51b80 .part o0000020543ae3a78, 10, 1;
L_0000020543d529e0 .part L_0000020543d542e0, 10, 1;
L_0000020543d53160 .part o0000020543ae3a48, 11, 1;
L_0000020543d52580 .part o0000020543ae3a78, 11, 1;
L_0000020543d51cc0 .part L_0000020543d542e0, 11, 1;
L_0000020543d533e0 .part o0000020543ae3a48, 12, 1;
L_0000020543d52b20 .part o0000020543ae3a78, 12, 1;
L_0000020543d51d60 .part L_0000020543d542e0, 12, 1;
L_0000020543d51f40 .part o0000020543ae3a48, 13, 1;
L_0000020543d53b60 .part o0000020543ae3a78, 13, 1;
L_0000020543d51680 .part L_0000020543d542e0, 13, 1;
L_0000020543d53c00 .part o0000020543ae3a48, 14, 1;
L_0000020543d52ee0 .part o0000020543ae3a78, 14, 1;
L_0000020543d52f80 .part L_0000020543d542e0, 14, 1;
L_0000020543d51fe0 .part o0000020543ae3a48, 15, 1;
L_0000020543d524e0 .part o0000020543ae3a78, 15, 1;
L_0000020543d52d00 .part L_0000020543d542e0, 15, 1;
L_0000020543d53480 .part o0000020543ae3a48, 16, 1;
L_0000020543d52760 .part o0000020543ae3a78, 16, 1;
L_0000020543d52bc0 .part L_0000020543d542e0, 16, 1;
L_0000020543d51900 .part o0000020543ae3a48, 17, 1;
L_0000020543d517c0 .part o0000020543ae3a78, 17, 1;
L_0000020543d53520 .part L_0000020543d542e0, 17, 1;
L_0000020543d53ca0 .part o0000020543ae3a48, 18, 1;
L_0000020543d51c20 .part o0000020543ae3a78, 18, 1;
L_0000020543d53840 .part L_0000020543d542e0, 18, 1;
L_0000020543d52e40 .part o0000020543ae3a48, 19, 1;
L_0000020543d51e00 .part o0000020543ae3a78, 19, 1;
L_0000020543d535c0 .part L_0000020543d542e0, 19, 1;
L_0000020543d53700 .part o0000020543ae3a48, 20, 1;
L_0000020543d53020 .part o0000020543ae3a78, 20, 1;
L_0000020543d52800 .part L_0000020543d542e0, 20, 1;
L_0000020543d532a0 .part o0000020543ae3a48, 21, 1;
L_0000020543d52c60 .part o0000020543ae3a78, 21, 1;
L_0000020543d537a0 .part L_0000020543d542e0, 21, 1;
L_0000020543d530c0 .part o0000020543ae3a48, 22, 1;
L_0000020543d53340 .part o0000020543ae3a78, 22, 1;
L_0000020543d54060 .part L_0000020543d542e0, 22, 1;
L_0000020543d544c0 .part o0000020543ae3a48, 23, 1;
L_0000020543d56360 .part o0000020543ae3a78, 23, 1;
L_0000020543d56400 .part L_0000020543d542e0, 23, 1;
L_0000020543d54560 .part o0000020543ae3a48, 24, 1;
L_0000020543d55320 .part o0000020543ae3a78, 24, 1;
L_0000020543d55500 .part L_0000020543d542e0, 24, 1;
L_0000020543d53d40 .part o0000020543ae3a48, 25, 1;
L_0000020543d54ce0 .part o0000020543ae3a78, 25, 1;
L_0000020543d55f00 .part L_0000020543d542e0, 25, 1;
L_0000020543d53de0 .part o0000020543ae3a48, 26, 1;
L_0000020543d54b00 .part o0000020543ae3a78, 26, 1;
L_0000020543d54420 .part L_0000020543d542e0, 26, 1;
L_0000020543d54100 .part o0000020543ae3a48, 27, 1;
L_0000020543d553c0 .part o0000020543ae3a78, 27, 1;
L_0000020543d55b40 .part L_0000020543d542e0, 27, 1;
L_0000020543d54920 .part o0000020543ae3a48, 28, 1;
L_0000020543d55e60 .part o0000020543ae3a78, 28, 1;
L_0000020543d55aa0 .part L_0000020543d542e0, 28, 1;
L_0000020543d541a0 .part o0000020543ae3a48, 29, 1;
L_0000020543d55820 .part o0000020543ae3a78, 29, 1;
L_0000020543d55460 .part L_0000020543d542e0, 29, 1;
L_0000020543d53fc0 .part o0000020543ae3a48, 30, 1;
L_0000020543d54e20 .part o0000020543ae3a78, 30, 1;
L_0000020543d551e0 .part L_0000020543d542e0, 30, 1;
L_0000020543d55280 .part o0000020543ae3a48, 31, 1;
L_0000020543d556e0 .part o0000020543ae3a78, 31, 1;
L_0000020543d56180 .part L_0000020543d542e0, 31, 1;
LS_0000020543d54ba0_0_0 .concat8 [ 1 1 1 1], L_0000020543a5e0c0, L_0000020543a5cd80, L_0000020543a5cf40, L_0000020543a5dd40;
LS_0000020543d54ba0_0_4 .concat8 [ 1 1 1 1], L_0000020543a5d020, L_0000020543a5d330, L_0000020543a5e3d0, L_0000020543a5e4b0;
LS_0000020543d54ba0_0_8 .concat8 [ 1 1 1 1], L_0000020543a5fbe0, L_0000020543a5f780, L_0000020543a5f630, L_0000020543a5fe80;
LS_0000020543d54ba0_0_12 .concat8 [ 1 1 1 1], L_0000020543a60120, L_0000020543a5ffd0, L_0000020543a5ed70, L_0000020543a5fb00;
LS_0000020543d54ba0_0_16 .concat8 [ 1 1 1 1], L_0000020543a5f1d0, L_0000020543a60d60, L_0000020543a61690, L_0000020543a60740;
LS_0000020543d54ba0_0_20 .concat8 [ 1 1 1 1], L_0000020543a615b0, L_0000020543a61770, L_0000020543a60510, L_0000020543a61a80;
LS_0000020543d54ba0_0_24 .concat8 [ 1 1 1 1], L_0000020543a619a0, L_0000020543a606d0, L_0000020543a60f20, L_0000020543a63c30;
LS_0000020543d54ba0_0_28 .concat8 [ 1 1 1 1], L_0000020543a63060, L_0000020543a62730, L_0000020543a63300, L_0000020543a63370;
LS_0000020543d54ba0_1_0 .concat8 [ 4 4 4 4], LS_0000020543d54ba0_0_0, LS_0000020543d54ba0_0_4, LS_0000020543d54ba0_0_8, LS_0000020543d54ba0_0_12;
LS_0000020543d54ba0_1_4 .concat8 [ 4 4 4 4], LS_0000020543d54ba0_0_16, LS_0000020543d54ba0_0_20, LS_0000020543d54ba0_0_24, LS_0000020543d54ba0_0_28;
L_0000020543d54ba0 .concat8 [ 16 16 0 0], LS_0000020543d54ba0_1_0, LS_0000020543d54ba0_1_4;
LS_0000020543d542e0_0_0 .concat8 [ 1 1 1 1], L_0000020543df3008, L_0000020543a5d100, L_0000020543a5cdf0, L_0000020543a5d790;
LS_0000020543d542e0_0_4 .concat8 [ 1 1 1 1], L_0000020543a5d8e0, L_0000020543a5e280, L_0000020543a5d870, L_0000020543a5df00;
LS_0000020543d542e0_0_8 .concat8 [ 1 1 1 1], L_0000020543a5e6e0, L_0000020543a5ed00, L_0000020543a5f4e0, L_0000020543a5ec90;
LS_0000020543d542e0_0_12 .concat8 [ 1 1 1 1], L_0000020543a5fc50, L_0000020543a5f080, L_0000020543a5fa90, L_0000020543a5f010;
LS_0000020543d542e0_0_16 .concat8 [ 1 1 1 1], L_0000020543a5f550, L_0000020543a5f470, L_0000020543a60900, L_0000020543a61070;
LS_0000020543d542e0_0_20 .concat8 [ 1 1 1 1], L_0000020543a612a0, L_0000020543a61e00, L_0000020543a60890, L_0000020543a61230;
LS_0000020543d542e0_0_24 .concat8 [ 1 1 1 1], L_0000020543a61460, L_0000020543a60dd0, L_0000020543a61f50, L_0000020543a62f80;
LS_0000020543d542e0_0_28 .concat8 [ 1 1 1 1], L_0000020543a62dc0, L_0000020543a62810, L_0000020543a62b20, L_0000020543a63450;
LS_0000020543d542e0_0_32 .concat8 [ 1 0 0 0], L_0000020543a621f0;
LS_0000020543d542e0_1_0 .concat8 [ 4 4 4 4], LS_0000020543d542e0_0_0, LS_0000020543d542e0_0_4, LS_0000020543d542e0_0_8, LS_0000020543d542e0_0_12;
LS_0000020543d542e0_1_4 .concat8 [ 4 4 4 4], LS_0000020543d542e0_0_16, LS_0000020543d542e0_0_20, LS_0000020543d542e0_0_24, LS_0000020543d542e0_0_28;
LS_0000020543d542e0_1_8 .concat8 [ 1 0 0 0], LS_0000020543d542e0_0_32;
L_0000020543d542e0 .concat8 [ 16 16 1 0], LS_0000020543d542e0_1_0, LS_0000020543d542e0_1_4, LS_0000020543d542e0_1_8;
L_0000020543d564a0 .part L_0000020543d542e0, 32, 1;
S_0000020542d99260 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa78e0 .param/l "witer" 0 2 58, +C4<00>;
S_0000020542d993f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020542d99260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5cca0 .functor XOR 1, L_0000020543d4f7e0, L_0000020543d4f880, C4<0>, C4<0>;
L_0000020543a5e0c0 .functor XOR 1, L_0000020543a5cca0, L_0000020543d4f920, C4<0>, C4<0>;
L_0000020543a5db10 .functor AND 1, L_0000020543d4f7e0, L_0000020543d4f880, C4<1>, C4<1>;
L_0000020543a5d5d0 .functor AND 1, L_0000020543d4f7e0, L_0000020543d4f920, C4<1>, C4<1>;
L_0000020543a5e050 .functor OR 1, L_0000020543a5db10, L_0000020543a5d5d0, C4<0>, C4<0>;
L_0000020543a5e7c0 .functor AND 1, L_0000020543d4f880, L_0000020543d4f920, C4<1>, C4<1>;
L_0000020543a5d100 .functor OR 1, L_0000020543a5e050, L_0000020543a5e7c0, C4<0>, C4<0>;
v00000205439f3b00_0 .net "Cin", 0 0, L_0000020543d4f920;  1 drivers
v00000205439f3560_0 .net "Cout", 0 0, L_0000020543a5d100;  1 drivers
v00000205439f3380_0 .net *"_ivl_0", 0 0, L_0000020543a5cca0;  1 drivers
v00000205439f45a0_0 .net *"_ivl_10", 0 0, L_0000020543a5e7c0;  1 drivers
v00000205439f66c0_0 .net *"_ivl_4", 0 0, L_0000020543a5db10;  1 drivers
v00000205439f4e60_0 .net *"_ivl_6", 0 0, L_0000020543a5d5d0;  1 drivers
v00000205439f5cc0_0 .net *"_ivl_8", 0 0, L_0000020543a5e050;  1 drivers
v00000205439f5d60_0 .net "a", 0 0, L_0000020543d4f7e0;  1 drivers
v00000205439f7fc0_0 .net "b", 0 0, L_0000020543d4f880;  1 drivers
v00000205439f8880_0 .net "s", 0 0, L_0000020543a5e0c0;  1 drivers
S_0000020542d8d7a0 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa69e0 .param/l "witer" 0 2 58, +C4<01>;
S_0000020542d8d930 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020542d8d7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5dfe0 .functor XOR 1, L_0000020543d4fc40, L_0000020543d538e0, C4<0>, C4<0>;
L_0000020543a5cd80 .functor XOR 1, L_0000020543a5dfe0, L_0000020543d52a80, C4<0>, C4<0>;
L_0000020543a5d640 .functor AND 1, L_0000020543d4fc40, L_0000020543d538e0, C4<1>, C4<1>;
L_0000020543a5d720 .functor AND 1, L_0000020543d4fc40, L_0000020543d52a80, C4<1>, C4<1>;
L_0000020543a5dbf0 .functor OR 1, L_0000020543a5d640, L_0000020543a5d720, C4<0>, C4<0>;
L_0000020543a5e360 .functor AND 1, L_0000020543d538e0, L_0000020543d52a80, C4<1>, C4<1>;
L_0000020543a5cdf0 .functor OR 1, L_0000020543a5dbf0, L_0000020543a5e360, C4<0>, C4<0>;
v00000205439f8d80_0 .net "Cin", 0 0, L_0000020543d52a80;  1 drivers
v00000205439f9000_0 .net "Cout", 0 0, L_0000020543a5cdf0;  1 drivers
v00000205439fd6a0_0 .net *"_ivl_0", 0 0, L_0000020543a5dfe0;  1 drivers
v00000205439fd9c0_0 .net *"_ivl_10", 0 0, L_0000020543a5e360;  1 drivers
v00000205439de3e0_0 .net *"_ivl_4", 0 0, L_0000020543a5d640;  1 drivers
v00000205439de700_0 .net *"_ivl_6", 0 0, L_0000020543a5d720;  1 drivers
v00000205439e2c60_0 .net *"_ivl_8", 0 0, L_0000020543a5dbf0;  1 drivers
v00000205439e2ee0_0 .net "a", 0 0, L_0000020543d4fc40;  1 drivers
v00000205439e53c0_0 .net "b", 0 0, L_0000020543d538e0;  1 drivers
v00000205439e5460_0 .net "s", 0 0, L_0000020543a5cd80;  1 drivers
S_0000020542d894d0 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa6de0 .param/l "witer" 0 2 58, +C4<010>;
S_0000020542d89660 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020542d894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5d9c0 .functor XOR 1, L_0000020543d52620, L_0000020543d528a0, C4<0>, C4<0>;
L_0000020543a5cf40 .functor XOR 1, L_0000020543a5d9c0, L_0000020543d53660, C4<0>, C4<0>;
L_0000020543a5d950 .functor AND 1, L_0000020543d52620, L_0000020543d528a0, C4<1>, C4<1>;
L_0000020543a5dc60 .functor AND 1, L_0000020543d52620, L_0000020543d53660, C4<1>, C4<1>;
L_0000020543a5de20 .functor OR 1, L_0000020543a5d950, L_0000020543a5dc60, C4<0>, C4<0>;
L_0000020543a5ce60 .functor AND 1, L_0000020543d528a0, L_0000020543d53660, C4<1>, C4<1>;
L_0000020543a5d790 .functor OR 1, L_0000020543a5de20, L_0000020543a5ce60, C4<0>, C4<0>;
v00000205439e6220_0 .net "Cin", 0 0, L_0000020543d53660;  1 drivers
v00000205439e6400_0 .net "Cout", 0 0, L_0000020543a5d790;  1 drivers
v00000205439e96a0_0 .net *"_ivl_0", 0 0, L_0000020543a5d9c0;  1 drivers
v00000205439ecf80_0 .net *"_ivl_10", 0 0, L_0000020543a5ce60;  1 drivers
v00000205439ebae0_0 .net *"_ivl_4", 0 0, L_0000020543a5d950;  1 drivers
v00000205439eee20_0 .net *"_ivl_6", 0 0, L_0000020543a5dc60;  1 drivers
v00000205439eef60_0 .net *"_ivl_8", 0 0, L_0000020543a5de20;  1 drivers
v00000205439f2020_0 .net "a", 0 0, L_0000020543d52620;  1 drivers
v00000205439f0360_0 .net "b", 0 0, L_0000020543d528a0;  1 drivers
v00000205438fd210_0 .net "s", 0 0, L_0000020543a5cf40;  1 drivers
S_0000020542d8bd00 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa6a60 .param/l "witer" 0 2 58, +C4<011>;
S_0000020542d8be90 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020542d8bd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5e130 .functor XOR 1, L_0000020543d519a0, L_0000020543d51ea0, C4<0>, C4<0>;
L_0000020543a5dd40 .functor XOR 1, L_0000020543a5e130, L_0000020543d52300, C4<0>, C4<0>;
L_0000020543a5de90 .functor AND 1, L_0000020543d519a0, L_0000020543d51ea0, C4<1>, C4<1>;
L_0000020543a5ced0 .functor AND 1, L_0000020543d519a0, L_0000020543d52300, C4<1>, C4<1>;
L_0000020543a5cfb0 .functor OR 1, L_0000020543a5de90, L_0000020543a5ced0, C4<0>, C4<0>;
L_0000020543a5df70 .functor AND 1, L_0000020543d51ea0, L_0000020543d52300, C4<1>, C4<1>;
L_0000020543a5d8e0 .functor OR 1, L_0000020543a5cfb0, L_0000020543a5df70, C4<0>, C4<0>;
v0000020543900cd0_0 .net "Cin", 0 0, L_0000020543d52300;  1 drivers
v00000205438ff470_0 .net "Cout", 0 0, L_0000020543a5d8e0;  1 drivers
v0000020543906450_0 .net *"_ivl_0", 0 0, L_0000020543a5e130;  1 drivers
v0000020543904510_0 .net *"_ivl_10", 0 0, L_0000020543a5df70;  1 drivers
v0000020543907a30_0 .net *"_ivl_4", 0 0, L_0000020543a5de90;  1 drivers
v00000205439069f0_0 .net *"_ivl_6", 0 0, L_0000020543a5ced0;  1 drivers
v00000205438e8b30_0 .net *"_ivl_8", 0 0, L_0000020543a5cfb0;  1 drivers
v00000205438eaa70_0 .net "a", 0 0, L_0000020543d519a0;  1 drivers
v00000205438f64b0_0 .net "b", 0 0, L_0000020543d51ea0;  1 drivers
v00000205438f6550_0 .net "s", 0 0, L_0000020543a5dd40;  1 drivers
S_0000020542eaea50 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa6b60 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020542eaebe0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020542eaea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5d800 .functor XOR 1, L_0000020543d52080, L_0000020543d52120, C4<0>, C4<0>;
L_0000020543a5d020 .functor XOR 1, L_0000020543a5d800, L_0000020543d521c0, C4<0>, C4<0>;
L_0000020543a5e440 .functor AND 1, L_0000020543d52080, L_0000020543d52120, C4<1>, C4<1>;
L_0000020543a5ddb0 .functor AND 1, L_0000020543d52080, L_0000020543d521c0, C4<1>, C4<1>;
L_0000020543a5d1e0 .functor OR 1, L_0000020543a5e440, L_0000020543a5ddb0, C4<0>, C4<0>;
L_0000020543a5e210 .functor AND 1, L_0000020543d52120, L_0000020543d521c0, C4<1>, C4<1>;
L_0000020543a5e280 .functor OR 1, L_0000020543a5d1e0, L_0000020543a5e210, C4<0>, C4<0>;
v00000205438199b0_0 .net "Cin", 0 0, L_0000020543d521c0;  1 drivers
v000002054381a090_0 .net "Cout", 0 0, L_0000020543a5e280;  1 drivers
v000002054381f4f0_0 .net *"_ivl_0", 0 0, L_0000020543a5d800;  1 drivers
v000002054381f630_0 .net *"_ivl_10", 0 0, L_0000020543a5e210;  1 drivers
v000002054380bf90_0 .net *"_ivl_4", 0 0, L_0000020543a5e440;  1 drivers
v000002054380aaf0_0 .net *"_ivl_6", 0 0, L_0000020543a5ddb0;  1 drivers
v00000205437956d0_0 .net *"_ivl_8", 0 0, L_0000020543a5d1e0;  1 drivers
v0000020543793a10_0 .net "a", 0 0, L_0000020543d52080;  1 drivers
v000002054378ebf0_0 .net "b", 0 0, L_0000020543d52120;  1 drivers
v00000205437908b0_0 .net "s", 0 0, L_0000020543a5d020;  1 drivers
S_0000020542ea6c10 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa7460 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020542ea6da0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020542ea6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5e2f0 .functor XOR 1, L_0000020543d51860, L_0000020543d523a0, C4<0>, C4<0>;
L_0000020543a5d330 .functor XOR 1, L_0000020543a5e2f0, L_0000020543d53980, C4<0>, C4<0>;
L_0000020543a5da30 .functor AND 1, L_0000020543d51860, L_0000020543d523a0, C4<1>, C4<1>;
L_0000020543a5d2c0 .functor AND 1, L_0000020543d51860, L_0000020543d53980, C4<1>, C4<1>;
L_0000020543a5e1a0 .functor OR 1, L_0000020543a5da30, L_0000020543a5d2c0, C4<0>, C4<0>;
L_0000020543a5daa0 .functor AND 1, L_0000020543d523a0, L_0000020543d53980, C4<1>, C4<1>;
L_0000020543a5d870 .functor OR 1, L_0000020543a5e1a0, L_0000020543a5daa0, C4<0>, C4<0>;
v0000020543644ed0_0 .net "Cin", 0 0, L_0000020543d53980;  1 drivers
v00000205436478b0_0 .net "Cout", 0 0, L_0000020543a5d870;  1 drivers
v0000020543641d70_0 .net *"_ivl_0", 0 0, L_0000020543a5e2f0;  1 drivers
v0000020543642ef0_0 .net *"_ivl_10", 0 0, L_0000020543a5daa0;  1 drivers
v000002054369b740_0 .net *"_ivl_4", 0 0, L_0000020543a5da30;  1 drivers
v000002054369bec0_0 .net *"_ivl_6", 0 0, L_0000020543a5d2c0;  1 drivers
v000002054373e780_0 .net *"_ivl_8", 0 0, L_0000020543a5e1a0;  1 drivers
v000002054373ff40_0 .net "a", 0 0, L_0000020543d51860;  1 drivers
v000002054359ff40_0 .net "b", 0 0, L_0000020543d523a0;  1 drivers
v00000205435a0620_0 .net "s", 0 0, L_0000020543a5d330;  1 drivers
S_0000020542ea6f30 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa6d20 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543b3abd0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020542ea6f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5d3a0 .functor XOR 1, L_0000020543d51720, L_0000020543d52260, C4<0>, C4<0>;
L_0000020543a5e3d0 .functor XOR 1, L_0000020543a5d3a0, L_0000020543d53a20, C4<0>, C4<0>;
L_0000020543a5d410 .functor AND 1, L_0000020543d51720, L_0000020543d52260, C4<1>, C4<1>;
L_0000020543a5db80 .functor AND 1, L_0000020543d51720, L_0000020543d53a20, C4<1>, C4<1>;
L_0000020543a5d4f0 .functor OR 1, L_0000020543a5d410, L_0000020543a5db80, C4<0>, C4<0>;
L_0000020543a5dcd0 .functor AND 1, L_0000020543d52260, L_0000020543d53a20, C4<1>, C4<1>;
L_0000020543a5df00 .functor OR 1, L_0000020543a5d4f0, L_0000020543a5dcd0, C4<0>, C4<0>;
v00000205435b77a0_0 .net "Cin", 0 0, L_0000020543d53a20;  1 drivers
v00000205435b6bc0_0 .net "Cout", 0 0, L_0000020543a5df00;  1 drivers
v0000020543b3f9d0_0 .net *"_ivl_0", 0 0, L_0000020543a5d3a0;  1 drivers
v0000020543b3d950_0 .net *"_ivl_10", 0 0, L_0000020543a5dcd0;  1 drivers
v0000020543b3f7f0_0 .net *"_ivl_4", 0 0, L_0000020543a5d410;  1 drivers
v0000020543b3ec10_0 .net *"_ivl_6", 0 0, L_0000020543a5db80;  1 drivers
v0000020543b3e850_0 .net *"_ivl_8", 0 0, L_0000020543a5d4f0;  1 drivers
v0000020543b3f6b0_0 .net "a", 0 0, L_0000020543d51720;  1 drivers
v0000020543b3fed0_0 .net "b", 0 0, L_0000020543d52260;  1 drivers
v0000020543b40010_0 .net "s", 0 0, L_0000020543a5e3d0;  1 drivers
S_0000020543b3aa40 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa6e20 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543b3ad60 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b3aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5d560 .functor XOR 1, L_0000020543d53ac0, L_0000020543d51a40, C4<0>, C4<0>;
L_0000020543a5e4b0 .functor XOR 1, L_0000020543a5d560, L_0000020543d52940, C4<0>, C4<0>;
L_0000020543a5e520 .functor AND 1, L_0000020543d53ac0, L_0000020543d51a40, C4<1>, C4<1>;
L_0000020543a5e590 .functor AND 1, L_0000020543d53ac0, L_0000020543d52940, C4<1>, C4<1>;
L_0000020543a5e600 .functor OR 1, L_0000020543a5e520, L_0000020543a5e590, C4<0>, C4<0>;
L_0000020543a5e670 .functor AND 1, L_0000020543d51a40, L_0000020543d52940, C4<1>, C4<1>;
L_0000020543a5e6e0 .functor OR 1, L_0000020543a5e600, L_0000020543a5e670, C4<0>, C4<0>;
v0000020543b3f070_0 .net "Cin", 0 0, L_0000020543d52940;  1 drivers
v0000020543b3def0_0 .net "Cout", 0 0, L_0000020543a5e6e0;  1 drivers
v0000020543b3fd90_0 .net *"_ivl_0", 0 0, L_0000020543a5d560;  1 drivers
v0000020543b3f430_0 .net *"_ivl_10", 0 0, L_0000020543a5e670;  1 drivers
v0000020543b3ead0_0 .net *"_ivl_4", 0 0, L_0000020543a5e520;  1 drivers
v0000020543b3eb70_0 .net *"_ivl_6", 0 0, L_0000020543a5e590;  1 drivers
v0000020543b3f890_0 .net *"_ivl_8", 0 0, L_0000020543a5e600;  1 drivers
v0000020543b3e7b0_0 .net "a", 0 0, L_0000020543d53ac0;  1 drivers
v0000020543b3f930_0 .net "b", 0 0, L_0000020543d51a40;  1 drivers
v0000020543b3e0d0_0 .net "s", 0 0, L_0000020543a5e4b0;  1 drivers
S_0000020543b3a270 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa7560 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543b3aef0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b3a270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5f5c0 .functor XOR 1, L_0000020543d51540, L_0000020543d515e0, C4<0>, C4<0>;
L_0000020543a5fbe0 .functor XOR 1, L_0000020543a5f5c0, L_0000020543d52da0, C4<0>, C4<0>;
L_0000020543a5e980 .functor AND 1, L_0000020543d51540, L_0000020543d515e0, C4<1>, C4<1>;
L_0000020543a5f240 .functor AND 1, L_0000020543d51540, L_0000020543d52da0, C4<1>, C4<1>;
L_0000020543a5fe10 .functor OR 1, L_0000020543a5e980, L_0000020543a5f240, C4<0>, C4<0>;
L_0000020543a5f7f0 .functor AND 1, L_0000020543d515e0, L_0000020543d52da0, C4<1>, C4<1>;
L_0000020543a5ed00 .functor OR 1, L_0000020543a5fe10, L_0000020543a5f7f0, C4<0>, C4<0>;
v0000020543b3f570_0 .net "Cin", 0 0, L_0000020543d52da0;  1 drivers
v0000020543b3fa70_0 .net "Cout", 0 0, L_0000020543a5ed00;  1 drivers
v0000020543b3de50_0 .net *"_ivl_0", 0 0, L_0000020543a5f5c0;  1 drivers
v0000020543b3fb10_0 .net *"_ivl_10", 0 0, L_0000020543a5f7f0;  1 drivers
v0000020543b3f4d0_0 .net *"_ivl_4", 0 0, L_0000020543a5e980;  1 drivers
v0000020543b3ff70_0 .net *"_ivl_6", 0 0, L_0000020543a5f240;  1 drivers
v0000020543b3e8f0_0 .net *"_ivl_8", 0 0, L_0000020543a5fe10;  1 drivers
v0000020543b3da90_0 .net "a", 0 0, L_0000020543d51540;  1 drivers
v0000020543b3dc70_0 .net "b", 0 0, L_0000020543d515e0;  1 drivers
v0000020543b3df90_0 .net "s", 0 0, L_0000020543a5fbe0;  1 drivers
S_0000020543b3a0e0 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa7320 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543b3a400 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b3a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a60270 .functor XOR 1, L_0000020543d51ae0, L_0000020543d52440, C4<0>, C4<0>;
L_0000020543a5f780 .functor XOR 1, L_0000020543a60270, L_0000020543d53200, C4<0>, C4<0>;
L_0000020543a603c0 .functor AND 1, L_0000020543d51ae0, L_0000020543d52440, C4<1>, C4<1>;
L_0000020543a5f860 .functor AND 1, L_0000020543d51ae0, L_0000020543d53200, C4<1>, C4<1>;
L_0000020543a5ef30 .functor OR 1, L_0000020543a603c0, L_0000020543a5f860, C4<0>, C4<0>;
L_0000020543a5fb70 .functor AND 1, L_0000020543d52440, L_0000020543d53200, C4<1>, C4<1>;
L_0000020543a5f4e0 .functor OR 1, L_0000020543a5ef30, L_0000020543a5fb70, C4<0>, C4<0>;
v0000020543b400b0_0 .net "Cin", 0 0, L_0000020543d53200;  1 drivers
v0000020543b3e030_0 .net "Cout", 0 0, L_0000020543a5f4e0;  1 drivers
v0000020543b3e990_0 .net *"_ivl_0", 0 0, L_0000020543a60270;  1 drivers
v0000020543b3db30_0 .net *"_ivl_10", 0 0, L_0000020543a5fb70;  1 drivers
v0000020543b3d9f0_0 .net *"_ivl_4", 0 0, L_0000020543a603c0;  1 drivers
v0000020543b3e170_0 .net *"_ivl_6", 0 0, L_0000020543a5f860;  1 drivers
v0000020543b3ecb0_0 .net *"_ivl_8", 0 0, L_0000020543a5ef30;  1 drivers
v0000020543b3e210_0 .net "a", 0 0, L_0000020543d51ae0;  1 drivers
v0000020543b3ea30_0 .net "b", 0 0, L_0000020543d52440;  1 drivers
v0000020543b3dbd0_0 .net "s", 0 0, L_0000020543a5f780;  1 drivers
S_0000020543b3a590 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa6e60 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543b3a720 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b3a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5f2b0 .functor XOR 1, L_0000020543d526c0, L_0000020543d51b80, C4<0>, C4<0>;
L_0000020543a5f630 .functor XOR 1, L_0000020543a5f2b0, L_0000020543d529e0, C4<0>, C4<0>;
L_0000020543a60430 .functor AND 1, L_0000020543d526c0, L_0000020543d51b80, C4<1>, C4<1>;
L_0000020543a60350 .functor AND 1, L_0000020543d526c0, L_0000020543d529e0, C4<1>, C4<1>;
L_0000020543a5f940 .functor OR 1, L_0000020543a60430, L_0000020543a60350, C4<0>, C4<0>;
L_0000020543a602e0 .functor AND 1, L_0000020543d51b80, L_0000020543d529e0, C4<1>, C4<1>;
L_0000020543a5ec90 .functor OR 1, L_0000020543a5f940, L_0000020543a602e0, C4<0>, C4<0>;
v0000020543b3fbb0_0 .net "Cin", 0 0, L_0000020543d529e0;  1 drivers
v0000020543b3ed50_0 .net "Cout", 0 0, L_0000020543a5ec90;  1 drivers
v0000020543b3dd10_0 .net *"_ivl_0", 0 0, L_0000020543a5f2b0;  1 drivers
v0000020543b3edf0_0 .net *"_ivl_10", 0 0, L_0000020543a602e0;  1 drivers
v0000020543b3ddb0_0 .net *"_ivl_4", 0 0, L_0000020543a60430;  1 drivers
v0000020543b3e2b0_0 .net *"_ivl_6", 0 0, L_0000020543a60350;  1 drivers
v0000020543b3fc50_0 .net *"_ivl_8", 0 0, L_0000020543a5f940;  1 drivers
v0000020543b3e350_0 .net "a", 0 0, L_0000020543d526c0;  1 drivers
v0000020543b3e5d0_0 .net "b", 0 0, L_0000020543d51b80;  1 drivers
v0000020543b3e3f0_0 .net "s", 0 0, L_0000020543a5f630;  1 drivers
S_0000020543b3a8b0 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa6f20 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543b5c870 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b3a8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5f6a0 .functor XOR 1, L_0000020543d53160, L_0000020543d52580, C4<0>, C4<0>;
L_0000020543a5fe80 .functor XOR 1, L_0000020543a5f6a0, L_0000020543d51cc0, C4<0>, C4<0>;
L_0000020543a5e8a0 .functor AND 1, L_0000020543d53160, L_0000020543d52580, C4<1>, C4<1>;
L_0000020543a5fa20 .functor AND 1, L_0000020543d53160, L_0000020543d51cc0, C4<1>, C4<1>;
L_0000020543a5ff60 .functor OR 1, L_0000020543a5e8a0, L_0000020543a5fa20, C4<0>, C4<0>;
L_0000020543a5e9f0 .functor AND 1, L_0000020543d52580, L_0000020543d51cc0, C4<1>, C4<1>;
L_0000020543a5fc50 .functor OR 1, L_0000020543a5ff60, L_0000020543a5e9f0, C4<0>, C4<0>;
v0000020543b3f750_0 .net "Cin", 0 0, L_0000020543d51cc0;  1 drivers
v0000020543b3fcf0_0 .net "Cout", 0 0, L_0000020543a5fc50;  1 drivers
v0000020543b3e490_0 .net *"_ivl_0", 0 0, L_0000020543a5f6a0;  1 drivers
v0000020543b3f250_0 .net *"_ivl_10", 0 0, L_0000020543a5e9f0;  1 drivers
v0000020543b3f2f0_0 .net *"_ivl_4", 0 0, L_0000020543a5e8a0;  1 drivers
v0000020543b3e530_0 .net *"_ivl_6", 0 0, L_0000020543a5fa20;  1 drivers
v0000020543b3fe30_0 .net *"_ivl_8", 0 0, L_0000020543a5ff60;  1 drivers
v0000020543b3f390_0 .net "a", 0 0, L_0000020543d53160;  1 drivers
v0000020543b3f110_0 .net "b", 0 0, L_0000020543d52580;  1 drivers
v0000020543b3e670_0 .net "s", 0 0, L_0000020543a5fe80;  1 drivers
S_0000020543b5bbf0 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa75e0 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543b5b100 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5e910 .functor XOR 1, L_0000020543d533e0, L_0000020543d52b20, C4<0>, C4<0>;
L_0000020543a60120 .functor XOR 1, L_0000020543a5e910, L_0000020543d51d60, C4<0>, C4<0>;
L_0000020543a5ea60 .functor AND 1, L_0000020543d533e0, L_0000020543d52b20, C4<1>, C4<1>;
L_0000020543a60040 .functor AND 1, L_0000020543d533e0, L_0000020543d51d60, C4<1>, C4<1>;
L_0000020543a5efa0 .functor OR 1, L_0000020543a5ea60, L_0000020543a60040, C4<0>, C4<0>;
L_0000020543a5f710 .functor AND 1, L_0000020543d52b20, L_0000020543d51d60, C4<1>, C4<1>;
L_0000020543a5f080 .functor OR 1, L_0000020543a5efa0, L_0000020543a5f710, C4<0>, C4<0>;
v0000020543b3ee90_0 .net "Cin", 0 0, L_0000020543d51d60;  1 drivers
v0000020543b3f610_0 .net "Cout", 0 0, L_0000020543a5f080;  1 drivers
v0000020543b3e710_0 .net *"_ivl_0", 0 0, L_0000020543a5e910;  1 drivers
v0000020543b3ef30_0 .net *"_ivl_10", 0 0, L_0000020543a5f710;  1 drivers
v0000020543b3efd0_0 .net *"_ivl_4", 0 0, L_0000020543a5ea60;  1 drivers
v0000020543b3f1b0_0 .net *"_ivl_6", 0 0, L_0000020543a60040;  1 drivers
v0000020543b41190_0 .net *"_ivl_8", 0 0, L_0000020543a5efa0;  1 drivers
v0000020543b41c30_0 .net "a", 0 0, L_0000020543d533e0;  1 drivers
v0000020543b41690_0 .net "b", 0 0, L_0000020543d52b20;  1 drivers
v0000020543b40ab0_0 .net "s", 0 0, L_0000020543a60120;  1 drivers
S_0000020543b5ca00 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa7520 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543b5b290 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5f8d0 .functor XOR 1, L_0000020543d51f40, L_0000020543d53b60, C4<0>, C4<0>;
L_0000020543a5ffd0 .functor XOR 1, L_0000020543a5f8d0, L_0000020543d51680, C4<0>, C4<0>;
L_0000020543a5ead0 .functor AND 1, L_0000020543d51f40, L_0000020543d53b60, C4<1>, C4<1>;
L_0000020543a5fef0 .functor AND 1, L_0000020543d51f40, L_0000020543d51680, C4<1>, C4<1>;
L_0000020543a5eb40 .functor OR 1, L_0000020543a5ead0, L_0000020543a5fef0, C4<0>, C4<0>;
L_0000020543a5ee50 .functor AND 1, L_0000020543d53b60, L_0000020543d51680, C4<1>, C4<1>;
L_0000020543a5fa90 .functor OR 1, L_0000020543a5eb40, L_0000020543a5ee50, C4<0>, C4<0>;
v0000020543b41e10_0 .net "Cin", 0 0, L_0000020543d51680;  1 drivers
v0000020543b40470_0 .net "Cout", 0 0, L_0000020543a5fa90;  1 drivers
v0000020543b40e70_0 .net *"_ivl_0", 0 0, L_0000020543a5f8d0;  1 drivers
v0000020543b403d0_0 .net *"_ivl_10", 0 0, L_0000020543a5ee50;  1 drivers
v0000020543b41eb0_0 .net *"_ivl_4", 0 0, L_0000020543a5ead0;  1 drivers
v0000020543b41410_0 .net *"_ivl_6", 0 0, L_0000020543a5fef0;  1 drivers
v0000020543b42770_0 .net *"_ivl_8", 0 0, L_0000020543a5eb40;  1 drivers
v0000020543b41f50_0 .net "a", 0 0, L_0000020543d51f40;  1 drivers
v0000020543b41af0_0 .net "b", 0 0, L_0000020543d53b60;  1 drivers
v0000020543b406f0_0 .net "s", 0 0, L_0000020543a5ffd0;  1 drivers
S_0000020543b5cb90 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa70e0 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543b5cd20 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5cb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5f390 .functor XOR 1, L_0000020543d53c00, L_0000020543d52ee0, C4<0>, C4<0>;
L_0000020543a5ed70 .functor XOR 1, L_0000020543a5f390, L_0000020543d52f80, C4<0>, C4<0>;
L_0000020543a5f9b0 .functor AND 1, L_0000020543d53c00, L_0000020543d52ee0, C4<1>, C4<1>;
L_0000020543a5ede0 .functor AND 1, L_0000020543d53c00, L_0000020543d52f80, C4<1>, C4<1>;
L_0000020543a5fcc0 .functor OR 1, L_0000020543a5f9b0, L_0000020543a5ede0, C4<0>, C4<0>;
L_0000020543a5f0f0 .functor AND 1, L_0000020543d52ee0, L_0000020543d52f80, C4<1>, C4<1>;
L_0000020543a5f010 .functor OR 1, L_0000020543a5fcc0, L_0000020543a5f0f0, C4<0>, C4<0>;
v0000020543b414b0_0 .net "Cin", 0 0, L_0000020543d52f80;  1 drivers
v0000020543b42810_0 .net "Cout", 0 0, L_0000020543a5f010;  1 drivers
v0000020543b41ff0_0 .net *"_ivl_0", 0 0, L_0000020543a5f390;  1 drivers
v0000020543b40a10_0 .net *"_ivl_10", 0 0, L_0000020543a5f0f0;  1 drivers
v0000020543b42630_0 .net *"_ivl_4", 0 0, L_0000020543a5f9b0;  1 drivers
v0000020543b401f0_0 .net *"_ivl_6", 0 0, L_0000020543a5ede0;  1 drivers
v0000020543b41730_0 .net *"_ivl_8", 0 0, L_0000020543a5fcc0;  1 drivers
v0000020543b42450_0 .net "a", 0 0, L_0000020543d53c00;  1 drivers
v0000020543b41550_0 .net "b", 0 0, L_0000020543d52ee0;  1 drivers
v0000020543b424f0_0 .net "s", 0 0, L_0000020543a5ed70;  1 drivers
S_0000020543b5bf10 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa73e0 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543b5ceb0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5ebb0 .functor XOR 1, L_0000020543d51fe0, L_0000020543d524e0, C4<0>, C4<0>;
L_0000020543a5fb00 .functor XOR 1, L_0000020543a5ebb0, L_0000020543d52d00, C4<0>, C4<0>;
L_0000020543a5eec0 .functor AND 1, L_0000020543d51fe0, L_0000020543d524e0, C4<1>, C4<1>;
L_0000020543a5fd30 .functor AND 1, L_0000020543d51fe0, L_0000020543d52d00, C4<1>, C4<1>;
L_0000020543a5ec20 .functor OR 1, L_0000020543a5eec0, L_0000020543a5fd30, C4<0>, C4<0>;
L_0000020543a5fda0 .functor AND 1, L_0000020543d524e0, L_0000020543d52d00, C4<1>, C4<1>;
L_0000020543a5f550 .functor OR 1, L_0000020543a5ec20, L_0000020543a5fda0, C4<0>, C4<0>;
v0000020543b41a50_0 .net "Cin", 0 0, L_0000020543d52d00;  1 drivers
v0000020543b428b0_0 .net "Cout", 0 0, L_0000020543a5f550;  1 drivers
v0000020543b421d0_0 .net *"_ivl_0", 0 0, L_0000020543a5ebb0;  1 drivers
v0000020543b42130_0 .net *"_ivl_10", 0 0, L_0000020543a5fda0;  1 drivers
v0000020543b41370_0 .net *"_ivl_4", 0 0, L_0000020543a5eec0;  1 drivers
v0000020543b40c90_0 .net *"_ivl_6", 0 0, L_0000020543a5fd30;  1 drivers
v0000020543b42270_0 .net *"_ivl_8", 0 0, L_0000020543a5ec20;  1 drivers
v0000020543b41230_0 .net "a", 0 0, L_0000020543d51fe0;  1 drivers
v0000020543b426d0_0 .net "b", 0 0, L_0000020543d524e0;  1 drivers
v0000020543b415f0_0 .net "s", 0 0, L_0000020543a5fb00;  1 drivers
S_0000020543b5b740 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa72e0 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543b5b420 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5b740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a5f160 .functor XOR 1, L_0000020543d53480, L_0000020543d52760, C4<0>, C4<0>;
L_0000020543a5f1d0 .functor XOR 1, L_0000020543a5f160, L_0000020543d52bc0, C4<0>, C4<0>;
L_0000020543a600b0 .functor AND 1, L_0000020543d53480, L_0000020543d52760, C4<1>, C4<1>;
L_0000020543a5f320 .functor AND 1, L_0000020543d53480, L_0000020543d52bc0, C4<1>, C4<1>;
L_0000020543a60190 .functor OR 1, L_0000020543a600b0, L_0000020543a5f320, C4<0>, C4<0>;
L_0000020543a5f400 .functor AND 1, L_0000020543d52760, L_0000020543d52bc0, C4<1>, C4<1>;
L_0000020543a5f470 .functor OR 1, L_0000020543a60190, L_0000020543a5f400, C4<0>, C4<0>;
v0000020543b412d0_0 .net "Cin", 0 0, L_0000020543d52bc0;  1 drivers
v0000020543b40290_0 .net "Cout", 0 0, L_0000020543a5f470;  1 drivers
v0000020543b40330_0 .net *"_ivl_0", 0 0, L_0000020543a5f160;  1 drivers
v0000020543b40510_0 .net *"_ivl_10", 0 0, L_0000020543a5f400;  1 drivers
v0000020543b417d0_0 .net *"_ivl_4", 0 0, L_0000020543a600b0;  1 drivers
v0000020543b42090_0 .net *"_ivl_6", 0 0, L_0000020543a5f320;  1 drivers
v0000020543b405b0_0 .net *"_ivl_8", 0 0, L_0000020543a60190;  1 drivers
v0000020543b40650_0 .net "a", 0 0, L_0000020543d53480;  1 drivers
v0000020543b40b50_0 .net "b", 0 0, L_0000020543d52760;  1 drivers
v0000020543b42310_0 .net "s", 0 0, L_0000020543a5f1d0;  1 drivers
S_0000020543b5b5b0 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa8660 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543b5c3c0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a60200 .functor XOR 1, L_0000020543d51900, L_0000020543d517c0, C4<0>, C4<0>;
L_0000020543a60d60 .functor XOR 1, L_0000020543a60200, L_0000020543d53520, C4<0>, C4<0>;
L_0000020543a61c40 .functor AND 1, L_0000020543d51900, L_0000020543d517c0, C4<1>, C4<1>;
L_0000020543a60ac0 .functor AND 1, L_0000020543d51900, L_0000020543d53520, C4<1>, C4<1>;
L_0000020543a61d20 .functor OR 1, L_0000020543a61c40, L_0000020543a60ac0, C4<0>, C4<0>;
L_0000020543a60f90 .functor AND 1, L_0000020543d517c0, L_0000020543d53520, C4<1>, C4<1>;
L_0000020543a60900 .functor OR 1, L_0000020543a61d20, L_0000020543a60f90, C4<0>, C4<0>;
v0000020543b40150_0 .net "Cin", 0 0, L_0000020543d53520;  1 drivers
v0000020543b40790_0 .net "Cout", 0 0, L_0000020543a60900;  1 drivers
v0000020543b419b0_0 .net *"_ivl_0", 0 0, L_0000020543a60200;  1 drivers
v0000020543b41cd0_0 .net *"_ivl_10", 0 0, L_0000020543a60f90;  1 drivers
v0000020543b40830_0 .net *"_ivl_4", 0 0, L_0000020543a61c40;  1 drivers
v0000020543b408d0_0 .net *"_ivl_6", 0 0, L_0000020543a60ac0;  1 drivers
v0000020543b40970_0 .net *"_ivl_8", 0 0, L_0000020543a61d20;  1 drivers
v0000020543b41870_0 .net "a", 0 0, L_0000020543d51900;  1 drivers
v0000020543b423b0_0 .net "b", 0 0, L_0000020543d517c0;  1 drivers
v0000020543b40bf0_0 .net "s", 0 0, L_0000020543a60d60;  1 drivers
S_0000020543b5c550 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa89e0 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543b5b8d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5c550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a60cf0 .functor XOR 1, L_0000020543d53ca0, L_0000020543d51c20, C4<0>, C4<0>;
L_0000020543a61690 .functor XOR 1, L_0000020543a60cf0, L_0000020543d53840, C4<0>, C4<0>;
L_0000020543a60970 .functor AND 1, L_0000020543d53ca0, L_0000020543d51c20, C4<1>, C4<1>;
L_0000020543a61a10 .functor AND 1, L_0000020543d53ca0, L_0000020543d53840, C4<1>, C4<1>;
L_0000020543a60b30 .functor OR 1, L_0000020543a60970, L_0000020543a61a10, C4<0>, C4<0>;
L_0000020543a61000 .functor AND 1, L_0000020543d51c20, L_0000020543d53840, C4<1>, C4<1>;
L_0000020543a61070 .functor OR 1, L_0000020543a60b30, L_0000020543a61000, C4<0>, C4<0>;
v0000020543b42590_0 .net "Cin", 0 0, L_0000020543d53840;  1 drivers
v0000020543b40d30_0 .net "Cout", 0 0, L_0000020543a61070;  1 drivers
v0000020543b40dd0_0 .net *"_ivl_0", 0 0, L_0000020543a60cf0;  1 drivers
v0000020543b40f10_0 .net *"_ivl_10", 0 0, L_0000020543a61000;  1 drivers
v0000020543b40fb0_0 .net *"_ivl_4", 0 0, L_0000020543a60970;  1 drivers
v0000020543b41050_0 .net *"_ivl_6", 0 0, L_0000020543a61a10;  1 drivers
v0000020543b410f0_0 .net *"_ivl_8", 0 0, L_0000020543a60b30;  1 drivers
v0000020543b41910_0 .net "a", 0 0, L_0000020543d53ca0;  1 drivers
v0000020543b41b90_0 .net "b", 0 0, L_0000020543d51c20;  1 drivers
v0000020543b41d70_0 .net "s", 0 0, L_0000020543a61690;  1 drivers
S_0000020543b5ba60 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa8e60 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543b5bd80 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a61cb0 .functor XOR 1, L_0000020543d52e40, L_0000020543d51e00, C4<0>, C4<0>;
L_0000020543a60740 .functor XOR 1, L_0000020543a61cb0, L_0000020543d535c0, C4<0>, C4<0>;
L_0000020543a61310 .functor AND 1, L_0000020543d52e40, L_0000020543d51e00, C4<1>, C4<1>;
L_0000020543a61380 .functor AND 1, L_0000020543d52e40, L_0000020543d535c0, C4<1>, C4<1>;
L_0000020543a613f0 .functor OR 1, L_0000020543a61310, L_0000020543a61380, C4<0>, C4<0>;
L_0000020543a609e0 .functor AND 1, L_0000020543d51e00, L_0000020543d535c0, C4<1>, C4<1>;
L_0000020543a612a0 .functor OR 1, L_0000020543a613f0, L_0000020543a609e0, C4<0>, C4<0>;
v0000020543b43710_0 .net "Cin", 0 0, L_0000020543d535c0;  1 drivers
v0000020543b437b0_0 .net "Cout", 0 0, L_0000020543a612a0;  1 drivers
v0000020543b43530_0 .net *"_ivl_0", 0 0, L_0000020543a61cb0;  1 drivers
v0000020543b446b0_0 .net *"_ivl_10", 0 0, L_0000020543a609e0;  1 drivers
v0000020543b435d0_0 .net *"_ivl_4", 0 0, L_0000020543a61310;  1 drivers
v0000020543b42ef0_0 .net *"_ivl_6", 0 0, L_0000020543a61380;  1 drivers
v0000020543b44d90_0 .net *"_ivl_8", 0 0, L_0000020543a613f0;  1 drivers
v0000020543b44930_0 .net "a", 0 0, L_0000020543d52e40;  1 drivers
v0000020543b438f0_0 .net "b", 0 0, L_0000020543d51e00;  1 drivers
v0000020543b44610_0 .net "s", 0 0, L_0000020543a60740;  1 drivers
S_0000020543b5c0a0 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa99a0 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543b5c6e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a604a0 .functor XOR 1, L_0000020543d53700, L_0000020543d53020, C4<0>, C4<0>;
L_0000020543a615b0 .functor XOR 1, L_0000020543a604a0, L_0000020543d52800, C4<0>, C4<0>;
L_0000020543a60a50 .functor AND 1, L_0000020543d53700, L_0000020543d53020, C4<1>, C4<1>;
L_0000020543a611c0 .functor AND 1, L_0000020543d53700, L_0000020543d52800, C4<1>, C4<1>;
L_0000020543a61620 .functor OR 1, L_0000020543a60a50, L_0000020543a611c0, C4<0>, C4<0>;
L_0000020543a61d90 .functor AND 1, L_0000020543d53020, L_0000020543d52800, C4<1>, C4<1>;
L_0000020543a61e00 .functor OR 1, L_0000020543a61620, L_0000020543a61d90, C4<0>, C4<0>;
v0000020543b44c50_0 .net "Cin", 0 0, L_0000020543d52800;  1 drivers
v0000020543b44890_0 .net "Cout", 0 0, L_0000020543a61e00;  1 drivers
v0000020543b44750_0 .net *"_ivl_0", 0 0, L_0000020543a604a0;  1 drivers
v0000020543b45010_0 .net *"_ivl_10", 0 0, L_0000020543a61d90;  1 drivers
v0000020543b44e30_0 .net *"_ivl_4", 0 0, L_0000020543a60a50;  1 drivers
v0000020543b432b0_0 .net *"_ivl_6", 0 0, L_0000020543a611c0;  1 drivers
v0000020543b42f90_0 .net *"_ivl_8", 0 0, L_0000020543a61620;  1 drivers
v0000020543b44430_0 .net "a", 0 0, L_0000020543d53700;  1 drivers
v0000020543b449d0_0 .net "b", 0 0, L_0000020543d53020;  1 drivers
v0000020543b444d0_0 .net "s", 0 0, L_0000020543a615b0;  1 drivers
S_0000020543b5c230 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa8f60 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543b5d750 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5c230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a61700 .functor XOR 1, L_0000020543d532a0, L_0000020543d52c60, C4<0>, C4<0>;
L_0000020543a61770 .functor XOR 1, L_0000020543a61700, L_0000020543d537a0, C4<0>, C4<0>;
L_0000020543a60660 .functor AND 1, L_0000020543d532a0, L_0000020543d52c60, C4<1>, C4<1>;
L_0000020543a61bd0 .functor AND 1, L_0000020543d532a0, L_0000020543d537a0, C4<1>, C4<1>;
L_0000020543a60820 .functor OR 1, L_0000020543a60660, L_0000020543a61bd0, C4<0>, C4<0>;
L_0000020543a610e0 .functor AND 1, L_0000020543d52c60, L_0000020543d537a0, C4<1>, C4<1>;
L_0000020543a60890 .functor OR 1, L_0000020543a60820, L_0000020543a610e0, C4<0>, C4<0>;
v0000020543b450b0_0 .net "Cin", 0 0, L_0000020543d537a0;  1 drivers
v0000020543b44390_0 .net "Cout", 0 0, L_0000020543a60890;  1 drivers
v0000020543b447f0_0 .net *"_ivl_0", 0 0, L_0000020543a61700;  1 drivers
v0000020543b43850_0 .net *"_ivl_10", 0 0, L_0000020543a610e0;  1 drivers
v0000020543b442f0_0 .net *"_ivl_4", 0 0, L_0000020543a60660;  1 drivers
v0000020543b43030_0 .net *"_ivl_6", 0 0, L_0000020543a61bd0;  1 drivers
v0000020543b43990_0 .net *"_ivl_8", 0 0, L_0000020543a60820;  1 drivers
v0000020543b44ed0_0 .net "a", 0 0, L_0000020543d532a0;  1 drivers
v0000020543b43f30_0 .net "b", 0 0, L_0000020543d52c60;  1 drivers
v0000020543b44cf0_0 .net "s", 0 0, L_0000020543a61770;  1 drivers
S_0000020543b5df20 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa8ee0 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543b5e240 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5df20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a60e40 .functor XOR 1, L_0000020543d530c0, L_0000020543d53340, C4<0>, C4<0>;
L_0000020543a60510 .functor XOR 1, L_0000020543a60e40, L_0000020543d54060, C4<0>, C4<0>;
L_0000020543a618c0 .functor AND 1, L_0000020543d530c0, L_0000020543d53340, C4<1>, C4<1>;
L_0000020543a607b0 .functor AND 1, L_0000020543d530c0, L_0000020543d54060, C4<1>, C4<1>;
L_0000020543a61150 .functor OR 1, L_0000020543a618c0, L_0000020543a607b0, C4<0>, C4<0>;
L_0000020543a60ba0 .functor AND 1, L_0000020543d53340, L_0000020543d54060, C4<1>, C4<1>;
L_0000020543a61230 .functor OR 1, L_0000020543a61150, L_0000020543a60ba0, C4<0>, C4<0>;
v0000020543b44a70_0 .net "Cin", 0 0, L_0000020543d54060;  1 drivers
v0000020543b42950_0 .net "Cout", 0 0, L_0000020543a61230;  1 drivers
v0000020543b430d0_0 .net *"_ivl_0", 0 0, L_0000020543a60e40;  1 drivers
v0000020543b44b10_0 .net *"_ivl_10", 0 0, L_0000020543a60ba0;  1 drivers
v0000020543b42b30_0 .net *"_ivl_4", 0 0, L_0000020543a618c0;  1 drivers
v0000020543b44bb0_0 .net *"_ivl_6", 0 0, L_0000020543a607b0;  1 drivers
v0000020543b43170_0 .net *"_ivl_8", 0 0, L_0000020543a61150;  1 drivers
v0000020543b43b70_0 .net "a", 0 0, L_0000020543d530c0;  1 drivers
v0000020543b44f70_0 .net "b", 0 0, L_0000020543d53340;  1 drivers
v0000020543b43a30_0 .net "s", 0 0, L_0000020543a60510;  1 drivers
S_0000020543b5d5c0 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa9120 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543b5e6f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a605f0 .functor XOR 1, L_0000020543d544c0, L_0000020543d56360, C4<0>, C4<0>;
L_0000020543a61a80 .functor XOR 1, L_0000020543a605f0, L_0000020543d56400, C4<0>, C4<0>;
L_0000020543a62030 .functor AND 1, L_0000020543d544c0, L_0000020543d56360, C4<1>, C4<1>;
L_0000020543a61930 .functor AND 1, L_0000020543d544c0, L_0000020543d56400, C4<1>, C4<1>;
L_0000020543a61850 .functor OR 1, L_0000020543a62030, L_0000020543a61930, C4<0>, C4<0>;
L_0000020543a617e0 .functor AND 1, L_0000020543d56360, L_0000020543d56400, C4<1>, C4<1>;
L_0000020543a61460 .functor OR 1, L_0000020543a61850, L_0000020543a617e0, C4<0>, C4<0>;
v0000020543b43ad0_0 .net "Cin", 0 0, L_0000020543d56400;  1 drivers
v0000020543b429f0_0 .net "Cout", 0 0, L_0000020543a61460;  1 drivers
v0000020543b43c10_0 .net *"_ivl_0", 0 0, L_0000020543a605f0;  1 drivers
v0000020543b43e90_0 .net *"_ivl_10", 0 0, L_0000020543a617e0;  1 drivers
v0000020543b43cb0_0 .net *"_ivl_4", 0 0, L_0000020543a62030;  1 drivers
v0000020543b43490_0 .net *"_ivl_6", 0 0, L_0000020543a61930;  1 drivers
v0000020543b43210_0 .net *"_ivl_8", 0 0, L_0000020543a61850;  1 drivers
v0000020543b42a90_0 .net "a", 0 0, L_0000020543d544c0;  1 drivers
v0000020543b43350_0 .net "b", 0 0, L_0000020543d56360;  1 drivers
v0000020543b43670_0 .net "s", 0 0, L_0000020543a61a80;  1 drivers
S_0000020543b5eec0 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa8f20 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543b5e3d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a60c10 .functor XOR 1, L_0000020543d54560, L_0000020543d55320, C4<0>, C4<0>;
L_0000020543a619a0 .functor XOR 1, L_0000020543a60c10, L_0000020543d55500, C4<0>, C4<0>;
L_0000020543a614d0 .functor AND 1, L_0000020543d54560, L_0000020543d55320, C4<1>, C4<1>;
L_0000020543a61af0 .functor AND 1, L_0000020543d54560, L_0000020543d55500, C4<1>, C4<1>;
L_0000020543a60580 .functor OR 1, L_0000020543a614d0, L_0000020543a61af0, C4<0>, C4<0>;
L_0000020543a60c80 .functor AND 1, L_0000020543d55320, L_0000020543d55500, C4<1>, C4<1>;
L_0000020543a60dd0 .functor OR 1, L_0000020543a60580, L_0000020543a60c80, C4<0>, C4<0>;
v0000020543b42bd0_0 .net "Cin", 0 0, L_0000020543d55500;  1 drivers
v0000020543b43d50_0 .net "Cout", 0 0, L_0000020543a60dd0;  1 drivers
v0000020543b42c70_0 .net *"_ivl_0", 0 0, L_0000020543a60c10;  1 drivers
v0000020543b433f0_0 .net *"_ivl_10", 0 0, L_0000020543a60c80;  1 drivers
v0000020543b42d10_0 .net *"_ivl_4", 0 0, L_0000020543a614d0;  1 drivers
v0000020543b44570_0 .net *"_ivl_6", 0 0, L_0000020543a61af0;  1 drivers
v0000020543b42db0_0 .net *"_ivl_8", 0 0, L_0000020543a60580;  1 drivers
v0000020543b42e50_0 .net "a", 0 0, L_0000020543d54560;  1 drivers
v0000020543b43df0_0 .net "b", 0 0, L_0000020543d55320;  1 drivers
v0000020543b43fd0_0 .net "s", 0 0, L_0000020543a619a0;  1 drivers
S_0000020543b5d110 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa91a0 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543b5e880 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5d110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a60eb0 .functor XOR 1, L_0000020543d53d40, L_0000020543d54ce0, C4<0>, C4<0>;
L_0000020543a606d0 .functor XOR 1, L_0000020543a60eb0, L_0000020543d55f00, C4<0>, C4<0>;
L_0000020543a61e70 .functor AND 1, L_0000020543d53d40, L_0000020543d54ce0, C4<1>, C4<1>;
L_0000020543a61540 .functor AND 1, L_0000020543d53d40, L_0000020543d55f00, C4<1>, C4<1>;
L_0000020543a61b60 .functor OR 1, L_0000020543a61e70, L_0000020543a61540, C4<0>, C4<0>;
L_0000020543a61ee0 .functor AND 1, L_0000020543d54ce0, L_0000020543d55f00, C4<1>, C4<1>;
L_0000020543a61f50 .functor OR 1, L_0000020543a61b60, L_0000020543a61ee0, C4<0>, C4<0>;
v0000020543b44070_0 .net "Cin", 0 0, L_0000020543d55f00;  1 drivers
v0000020543b44110_0 .net "Cout", 0 0, L_0000020543a61f50;  1 drivers
v0000020543b441b0_0 .net *"_ivl_0", 0 0, L_0000020543a60eb0;  1 drivers
v0000020543b44250_0 .net *"_ivl_10", 0 0, L_0000020543a61ee0;  1 drivers
v0000020543b46e10_0 .net *"_ivl_4", 0 0, L_0000020543a61e70;  1 drivers
v0000020543b46050_0 .net *"_ivl_6", 0 0, L_0000020543a61540;  1 drivers
v0000020543b46af0_0 .net *"_ivl_8", 0 0, L_0000020543a61b60;  1 drivers
v0000020543b456f0_0 .net "a", 0 0, L_0000020543d53d40;  1 drivers
v0000020543b47630_0 .net "b", 0 0, L_0000020543d54ce0;  1 drivers
v0000020543b47450_0 .net "s", 0 0, L_0000020543a606d0;  1 drivers
S_0000020543b5ea10 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa91e0 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543b5e0b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a61fc0 .functor XOR 1, L_0000020543d53de0, L_0000020543d54b00, C4<0>, C4<0>;
L_0000020543a60f20 .functor XOR 1, L_0000020543a61fc0, L_0000020543d54420, C4<0>, C4<0>;
L_0000020543a636f0 .functor AND 1, L_0000020543d53de0, L_0000020543d54b00, C4<1>, C4<1>;
L_0000020543a62490 .functor AND 1, L_0000020543d53de0, L_0000020543d54420, C4<1>, C4<1>;
L_0000020543a62ce0 .functor OR 1, L_0000020543a636f0, L_0000020543a62490, C4<0>, C4<0>;
L_0000020543a627a0 .functor AND 1, L_0000020543d54b00, L_0000020543d54420, C4<1>, C4<1>;
L_0000020543a62f80 .functor OR 1, L_0000020543a62ce0, L_0000020543a627a0, C4<0>, C4<0>;
v0000020543b45f10_0 .net "Cin", 0 0, L_0000020543d54420;  1 drivers
v0000020543b46a50_0 .net "Cout", 0 0, L_0000020543a62f80;  1 drivers
v0000020543b47810_0 .net *"_ivl_0", 0 0, L_0000020543a61fc0;  1 drivers
v0000020543b478b0_0 .net *"_ivl_10", 0 0, L_0000020543a627a0;  1 drivers
v0000020543b45790_0 .net *"_ivl_4", 0 0, L_0000020543a636f0;  1 drivers
v0000020543b47270_0 .net *"_ivl_6", 0 0, L_0000020543a62490;  1 drivers
v0000020543b45330_0 .net *"_ivl_8", 0 0, L_0000020543a62ce0;  1 drivers
v0000020543b45150_0 .net "a", 0 0, L_0000020543d53de0;  1 drivers
v0000020543b46370_0 .net "b", 0 0, L_0000020543d54b00;  1 drivers
v0000020543b46eb0_0 .net "s", 0 0, L_0000020543a60f20;  1 drivers
S_0000020543b5e560 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa9320 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543b5d8e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a62c70 .functor XOR 1, L_0000020543d54100, L_0000020543d553c0, C4<0>, C4<0>;
L_0000020543a63c30 .functor XOR 1, L_0000020543a62c70, L_0000020543d55b40, C4<0>, C4<0>;
L_0000020543a63610 .functor AND 1, L_0000020543d54100, L_0000020543d553c0, C4<1>, C4<1>;
L_0000020543a620a0 .functor AND 1, L_0000020543d54100, L_0000020543d55b40, C4<1>, C4<1>;
L_0000020543a63a70 .functor OR 1, L_0000020543a63610, L_0000020543a620a0, C4<0>, C4<0>;
L_0000020543a62ff0 .functor AND 1, L_0000020543d553c0, L_0000020543d55b40, C4<1>, C4<1>;
L_0000020543a62dc0 .functor OR 1, L_0000020543a63a70, L_0000020543a62ff0, C4<0>, C4<0>;
v0000020543b45650_0 .net "Cin", 0 0, L_0000020543d55b40;  1 drivers
v0000020543b46b90_0 .net "Cout", 0 0, L_0000020543a62dc0;  1 drivers
v0000020543b45510_0 .net *"_ivl_0", 0 0, L_0000020543a62c70;  1 drivers
v0000020543b47090_0 .net *"_ivl_10", 0 0, L_0000020543a62ff0;  1 drivers
v0000020543b462d0_0 .net *"_ivl_4", 0 0, L_0000020543a63610;  1 drivers
v0000020543b46690_0 .net *"_ivl_6", 0 0, L_0000020543a620a0;  1 drivers
v0000020543b464b0_0 .net *"_ivl_8", 0 0, L_0000020543a63a70;  1 drivers
v0000020543b451f0_0 .net "a", 0 0, L_0000020543d54100;  1 drivers
v0000020543b45fb0_0 .net "b", 0 0, L_0000020543d553c0;  1 drivers
v0000020543b45830_0 .net "s", 0 0, L_0000020543a63c30;  1 drivers
S_0000020543b5d2a0 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa9520 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543b5d430 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5d2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a62d50 .functor XOR 1, L_0000020543d54920, L_0000020543d55e60, C4<0>, C4<0>;
L_0000020543a63060 .functor XOR 1, L_0000020543a62d50, L_0000020543d55aa0, C4<0>, C4<0>;
L_0000020543a62260 .functor AND 1, L_0000020543d54920, L_0000020543d55e60, C4<1>, C4<1>;
L_0000020543a62500 .functor AND 1, L_0000020543d54920, L_0000020543d55aa0, C4<1>, C4<1>;
L_0000020543a63760 .functor OR 1, L_0000020543a62260, L_0000020543a62500, C4<0>, C4<0>;
L_0000020543a62570 .functor AND 1, L_0000020543d55e60, L_0000020543d55aa0, C4<1>, C4<1>;
L_0000020543a62810 .functor OR 1, L_0000020543a63760, L_0000020543a62570, C4<0>, C4<0>;
v0000020543b45290_0 .net "Cin", 0 0, L_0000020543d55aa0;  1 drivers
v0000020543b458d0_0 .net "Cout", 0 0, L_0000020543a62810;  1 drivers
v0000020543b46ff0_0 .net *"_ivl_0", 0 0, L_0000020543a62d50;  1 drivers
v0000020543b46550_0 .net *"_ivl_10", 0 0, L_0000020543a62570;  1 drivers
v0000020543b476d0_0 .net *"_ivl_4", 0 0, L_0000020543a62260;  1 drivers
v0000020543b45970_0 .net *"_ivl_6", 0 0, L_0000020543a62500;  1 drivers
v0000020543b455b0_0 .net *"_ivl_8", 0 0, L_0000020543a63760;  1 drivers
v0000020543b46cd0_0 .net "a", 0 0, L_0000020543d54920;  1 drivers
v0000020543b47310_0 .net "b", 0 0, L_0000020543d55e60;  1 drivers
v0000020543b45a10_0 .net "s", 0 0, L_0000020543a63060;  1 drivers
S_0000020543b5eba0 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa9360 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543b5dd90 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5eba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a637d0 .functor XOR 1, L_0000020543d541a0, L_0000020543d55820, C4<0>, C4<0>;
L_0000020543a62730 .functor XOR 1, L_0000020543a637d0, L_0000020543d55460, C4<0>, C4<0>;
L_0000020543a62e30 .functor AND 1, L_0000020543d541a0, L_0000020543d55820, C4<1>, C4<1>;
L_0000020543a63bc0 .functor AND 1, L_0000020543d541a0, L_0000020543d55460, C4<1>, C4<1>;
L_0000020543a63530 .functor OR 1, L_0000020543a62e30, L_0000020543a63bc0, C4<0>, C4<0>;
L_0000020543a62ea0 .functor AND 1, L_0000020543d55820, L_0000020543d55460, C4<1>, C4<1>;
L_0000020543a62b20 .functor OR 1, L_0000020543a63530, L_0000020543a62ea0, C4<0>, C4<0>;
v0000020543b474f0_0 .net "Cin", 0 0, L_0000020543d55460;  1 drivers
v0000020543b45ab0_0 .net "Cout", 0 0, L_0000020543a62b20;  1 drivers
v0000020543b453d0_0 .net *"_ivl_0", 0 0, L_0000020543a637d0;  1 drivers
v0000020543b473b0_0 .net *"_ivl_10", 0 0, L_0000020543a62ea0;  1 drivers
v0000020543b47130_0 .net *"_ivl_4", 0 0, L_0000020543a62e30;  1 drivers
v0000020543b45b50_0 .net *"_ivl_6", 0 0, L_0000020543a63bc0;  1 drivers
v0000020543b46c30_0 .net *"_ivl_8", 0 0, L_0000020543a63530;  1 drivers
v0000020543b460f0_0 .net "a", 0 0, L_0000020543d541a0;  1 drivers
v0000020543b471d0_0 .net "b", 0 0, L_0000020543d55820;  1 drivers
v0000020543b46f50_0 .net "s", 0 0, L_0000020543a62730;  1 drivers
S_0000020543b5ed30 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aa9420 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543b5da70 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5ed30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a63990 .functor XOR 1, L_0000020543d53fc0, L_0000020543d54e20, C4<0>, C4<0>;
L_0000020543a63300 .functor XOR 1, L_0000020543a63990, L_0000020543d551e0, C4<0>, C4<0>;
L_0000020543a63840 .functor AND 1, L_0000020543d53fc0, L_0000020543d54e20, C4<1>, C4<1>;
L_0000020543a63220 .functor AND 1, L_0000020543d53fc0, L_0000020543d551e0, C4<1>, C4<1>;
L_0000020543a62a40 .functor OR 1, L_0000020543a63840, L_0000020543a63220, C4<0>, C4<0>;
L_0000020543a63a00 .functor AND 1, L_0000020543d54e20, L_0000020543d551e0, C4<1>, C4<1>;
L_0000020543a63450 .functor OR 1, L_0000020543a62a40, L_0000020543a63a00, C4<0>, C4<0>;
v0000020543b45470_0 .net "Cin", 0 0, L_0000020543d551e0;  1 drivers
v0000020543b46870_0 .net "Cout", 0 0, L_0000020543a63450;  1 drivers
v0000020543b465f0_0 .net *"_ivl_0", 0 0, L_0000020543a63990;  1 drivers
v0000020543b45bf0_0 .net *"_ivl_10", 0 0, L_0000020543a63a00;  1 drivers
v0000020543b47770_0 .net *"_ivl_4", 0 0, L_0000020543a63840;  1 drivers
v0000020543b46190_0 .net *"_ivl_6", 0 0, L_0000020543a63220;  1 drivers
v0000020543b45c90_0 .net *"_ivl_8", 0 0, L_0000020543a62a40;  1 drivers
v0000020543b46d70_0 .net "a", 0 0, L_0000020543d53fc0;  1 drivers
v0000020543b46230_0 .net "b", 0 0, L_0000020543d54e20;  1 drivers
v0000020543b47590_0 .net "s", 0 0, L_0000020543a63300;  1 drivers
S_0000020543b5dc00 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020542daa4e0;
 .timescale 0 0;
P_0000020543aaa4a0 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543b603e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b5dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a635a0 .functor XOR 1, L_0000020543d55280, L_0000020543d556e0, C4<0>, C4<0>;
L_0000020543a63370 .functor XOR 1, L_0000020543a635a0, L_0000020543d56180, C4<0>, C4<0>;
L_0000020543a625e0 .functor AND 1, L_0000020543d55280, L_0000020543d556e0, C4<1>, C4<1>;
L_0000020543a638b0 .functor AND 1, L_0000020543d55280, L_0000020543d56180, C4<1>, C4<1>;
L_0000020543a62960 .functor OR 1, L_0000020543a625e0, L_0000020543a638b0, C4<0>, C4<0>;
L_0000020543a634c0 .functor AND 1, L_0000020543d556e0, L_0000020543d56180, C4<1>, C4<1>;
L_0000020543a621f0 .functor OR 1, L_0000020543a62960, L_0000020543a634c0, C4<0>, C4<0>;
v0000020543b45d30_0 .net "Cin", 0 0, L_0000020543d56180;  1 drivers
v0000020543b45dd0_0 .net "Cout", 0 0, L_0000020543a621f0;  1 drivers
v0000020543b46410_0 .net *"_ivl_0", 0 0, L_0000020543a635a0;  1 drivers
v0000020543b45e70_0 .net *"_ivl_10", 0 0, L_0000020543a634c0;  1 drivers
v0000020543b46730_0 .net *"_ivl_4", 0 0, L_0000020543a625e0;  1 drivers
v0000020543b467d0_0 .net *"_ivl_6", 0 0, L_0000020543a638b0;  1 drivers
v0000020543b46910_0 .net *"_ivl_8", 0 0, L_0000020543a62960;  1 drivers
v0000020543b469b0_0 .net "a", 0 0, L_0000020543d55280;  1 drivers
v0000020543b47c70_0 .net "b", 0 0, L_0000020543d556e0;  1 drivers
v0000020543b47d10_0 .net "s", 0 0, L_0000020543a63370;  1 drivers
S_00000205437eece0 .scope module, "MultiplierWrapper" "MultiplierWrapper" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /OUTPUT 16 "y";
P_0000020543aa7820 .param/l "WORD_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
o0000020543ae3e38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543b48b70_0 .net "a", 7 0, o0000020543ae3e38;  0 drivers
o0000020543ae3e68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543b48710_0 .net "b", 7 0, o0000020543ae3e68;  0 drivers
o0000020543ae3f58 .functor BUFZ 1, C4<z>; HiZ drive
v0000020543b48ad0_0 .net "clk", 0 0, o0000020543ae3f58;  0 drivers
o0000020543ae3f88 .functor BUFZ 1, C4<z>; HiZ drive
v0000020543b48030_0 .net "reset_n", 0 0, o0000020543ae3f88;  0 drivers
v0000020543b480d0_0 .net "y", 15 0, L_0000020543d560e0;  1 drivers
S_0000020543b60890 .scope module, "mul_unit" "Multiplier" 3 13, 3 20 0, S_00000205437eece0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543aa77e0 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543b48df0_0 .net *"_ivl_0", 15 0, L_0000020543d55fa0;  1 drivers
L_0000020543df3050 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543b49d90_0 .net *"_ivl_3", 7 0, L_0000020543df3050;  1 drivers
v0000020543b47e50_0 .net *"_ivl_4", 15 0, L_0000020543d55140;  1 drivers
L_0000020543df3098 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543b47f90_0 .net *"_ivl_7", 7 0, L_0000020543df3098;  1 drivers
v0000020543b48a30_0 .net "a", 7 0, o0000020543ae3e38;  alias, 0 drivers
v0000020543b47b30_0 .net "b", 7 0, o0000020543ae3e68;  alias, 0 drivers
v0000020543b48e90_0 .net "y", 15 0, L_0000020543d560e0;  alias, 1 drivers
L_0000020543d55fa0 .concat [ 8 8 0 0], o0000020543ae3e38, L_0000020543df3050;
L_0000020543d55140 .concat [ 8 8 0 0], o0000020543ae3e68, L_0000020543df3098;
L_0000020543d560e0 .arith/mult 16, L_0000020543d55fa0, L_0000020543d55140;
S_0000020542daa350 .scope module, "systolic_array_tb" "systolic_array_tb" 4 5;
 .timescale -9 -12;
P_0000020543a49260 .param/l "ARR_HEIGHT" 1 4 11, +C4<00000000000000000000000000000100>;
P_0000020543a49298 .param/l "ARR_WIDTH" 1 4 10, +C4<00000000000000000000000000000100>;
P_0000020543a492d0 .param/l "CLOCK_PS" 0 4 7, +C4<00000000000000000010011100010000>;
P_0000020543a49308 .param/l "HCLOCK_PS" 1 4 8, +C4<00000000000000000001001110001000>;
P_0000020543a49340 .param/l "WORD_WIDTH" 1 4 12, +C4<00000000000000000000000000001000>;
v0000020543d50f00 .array "a_in", 3 0, 7 0;
v0000020543d4fe20_0 .net "a_in_vec", 31 0, L_0000020543d55960;  1 drivers
v0000020543d51040_0 .var "clk", 0 0;
v0000020543d4f420_0 .var/i "clk_count", 31 0;
v0000020543d4ed40_0 .var "control", 1 0;
v0000020543d4fec0 .array "ps_out", 3 0;
v0000020543d4fec0_0 .net v0000020543d4fec0 0, 31 0, L_0000020543d54c40; 1 drivers
v0000020543d4fec0_1 .net v0000020543d4fec0 1, 31 0, L_0000020543d54240; 1 drivers
v0000020543d4fec0_2 .net v0000020543d4fec0 2, 31 0, L_0000020543d54380; 1 drivers
v0000020543d4fec0_3 .net v0000020543d4fec0 3, 31 0, L_0000020543d56040; 1 drivers
v0000020543d4f060_0 .net "ps_out_vec", 127 0, L_0000020543d562c0;  1 drivers
v0000020543d4f240_0 .var "reset_n", 0 0;
v0000020543d50b40 .array "w_in", 3 0, 7 0;
v0000020543d4f740_0 .net "w_in_vec", 31 0, L_0000020543d55780;  1 drivers
E_0000020543aa99e0 .event posedge, v0000020543b575d0_0;
v0000020543d50b40_0 .array/port v0000020543d50b40, 0;
v0000020543d50b40_1 .array/port v0000020543d50b40, 1;
v0000020543d50b40_2 .array/port v0000020543d50b40, 2;
v0000020543d50b40_3 .array/port v0000020543d50b40, 3;
L_0000020543d55780 .concat8 [ 8 8 8 8], v0000020543d50b40_0, v0000020543d50b40_1, v0000020543d50b40_2, v0000020543d50b40_3;
v0000020543d50f00_0 .array/port v0000020543d50f00, 0;
v0000020543d50f00_1 .array/port v0000020543d50f00, 1;
v0000020543d50f00_2 .array/port v0000020543d50f00, 2;
v0000020543d50f00_3 .array/port v0000020543d50f00, 3;
L_0000020543d55960 .concat8 [ 8 8 8 8], v0000020543d50f00_0, v0000020543d50f00_1, v0000020543d50f00_2, v0000020543d50f00_3;
L_0000020543d54c40 .part L_0000020543d562c0, 0, 32;
L_0000020543d54240 .part L_0000020543d562c0, 32, 32;
L_0000020543d54380 .part L_0000020543d562c0, 64, 32;
L_0000020543d56040 .part L_0000020543d562c0, 96, 32;
S_0000020543b60ed0 .scope begin, "CLOCK_GENERATOR" "CLOCK_GENERATOR" 4 62, 4 62 0, S_0000020542daa350;
 .timescale -9 -12;
S_0000020543b60570 .scope begin, "PE_TEST" "PE_TEST" 4 75, 4 75 0, S_0000020542daa350;
 .timescale -9 -12;
S_0000020543b60bb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 82, 4 82 0, S_0000020543b60570;
 .timescale -9 -12;
v0000020543b48c10_0 .var/i "ridx", 31 0;
S_0000020543b60d40 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 86, 4 86 0, S_0000020543b60570;
 .timescale -9 -12;
v0000020543b48fd0_0 .var/i "cidx", 31 0;
S_0000020543b60700 .scope generate, "genblk1[0]" "genblk1[0]" 4 47, 4 47 0, S_0000020542daa350;
 .timescale -9 -12;
P_0000020543aaa4e0 .param/l "w_in_idx" 0 4 47, +C4<00>;
v0000020543b48170_0 .net *"_ivl_2", 7 0, v0000020543d50b40_0;  1 drivers
S_0000020543b60a20 .scope generate, "genblk1[1]" "genblk1[1]" 4 47, 4 47 0, S_0000020542daa350;
 .timescale -9 -12;
P_0000020543aaa460 .param/l "w_in_idx" 0 4 47, +C4<01>;
v0000020543b49b10_0 .net *"_ivl_2", 7 0, v0000020543d50b40_1;  1 drivers
S_0000020543b5f120 .scope generate, "genblk1[2]" "genblk1[2]" 4 47, 4 47 0, S_0000020542daa350;
 .timescale -9 -12;
P_0000020543aaa520 .param/l "w_in_idx" 0 4 47, +C4<010>;
v0000020543b48210_0 .net *"_ivl_2", 7 0, v0000020543d50b40_2;  1 drivers
S_0000020543b5f2b0 .scope generate, "genblk1[3]" "genblk1[3]" 4 47, 4 47 0, S_0000020542daa350;
 .timescale -9 -12;
P_0000020543aaa0e0 .param/l "w_in_idx" 0 4 47, +C4<011>;
v0000020543b48f30_0 .net *"_ivl_2", 7 0, v0000020543d50b40_3;  1 drivers
S_0000020543b60250 .scope generate, "genblk2[0]" "genblk2[0]" 4 51, 4 51 0, S_0000020542daa350;
 .timescale -9 -12;
P_0000020543aa9e60 .param/l "a_in_idx" 0 4 51, +C4<00>;
v0000020543b482b0_0 .net *"_ivl_2", 7 0, v0000020543d50f00_0;  1 drivers
S_0000020543b5f8f0 .scope generate, "genblk2[1]" "genblk2[1]" 4 51, 4 51 0, S_0000020542daa350;
 .timescale -9 -12;
P_0000020543aa9ee0 .param/l "a_in_idx" 0 4 51, +C4<01>;
v0000020543b49430_0 .net *"_ivl_2", 7 0, v0000020543d50f00_1;  1 drivers
S_0000020543b5f440 .scope generate, "genblk2[2]" "genblk2[2]" 4 51, 4 51 0, S_0000020542daa350;
 .timescale -9 -12;
P_0000020543aaa9a0 .param/l "a_in_idx" 0 4 51, +C4<010>;
v0000020543b48350_0 .net *"_ivl_2", 7 0, v0000020543d50f00_2;  1 drivers
S_0000020543b5f5d0 .scope generate, "genblk2[3]" "genblk2[3]" 4 51, 4 51 0, S_0000020542daa350;
 .timescale -9 -12;
P_0000020543aaa1a0 .param/l "a_in_idx" 0 4 51, +C4<011>;
v0000020543b497f0_0 .net *"_ivl_2", 7 0, v0000020543d50f00_3;  1 drivers
S_0000020543b5fc10 .scope generate, "genblk3[0]" "genblk3[0]" 4 55, 4 55 0, S_0000020542daa350;
 .timescale -9 -12;
P_0000020543aaa3e0 .param/l "ps_out_idx" 0 4 55, +C4<00>;
S_0000020543b5f760 .scope generate, "genblk3[1]" "genblk3[1]" 4 55, 4 55 0, S_0000020542daa350;
 .timescale -9 -12;
P_0000020543aa9d60 .param/l "ps_out_idx" 0 4 55, +C4<01>;
S_0000020543b5fa80 .scope generate, "genblk3[2]" "genblk3[2]" 4 55, 4 55 0, S_0000020542daa350;
 .timescale -9 -12;
P_0000020543aa9f20 .param/l "ps_out_idx" 0 4 55, +C4<010>;
S_0000020543b600c0 .scope generate, "genblk3[3]" "genblk3[3]" 4 55, 4 55 0, S_0000020542daa350;
 .timescale -9 -12;
P_0000020543aaa8a0 .param/l "ps_out_idx" 0 4 55, +C4<011>;
S_0000020543b5fda0 .scope module, "sa_unit" "SystolicArrayWS" 4 29, 5 4 0, S_0000020542daa350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 32 "w_in_vec";
    .port_info 4 /INPUT 32 "a_in_vec";
    .port_info 5 /OUTPUT 128 "ps_out_vec";
P_0000020542da8970 .param/l "ARR_HEIGHT" 0 5 6, +C4<00000000000000000000000000000100>;
P_0000020542da89a8 .param/l "ARR_WIDTH" 0 5 5, +C4<00000000000000000000000000000100>;
P_0000020542da89e0 .param/l "WORD_WIDTH" 0 5 7, +C4<00000000000000000000000000001000>;
v0000020543d50140 .array "a_in", 3 0;
v0000020543d50140_0 .net v0000020543d50140 0, 7 0, L_0000020543d56220; 1 drivers
v0000020543d50140_1 .net v0000020543d50140 1, 7 0, L_0000020543d558c0; 1 drivers
v0000020543d50140_2 .net v0000020543d50140 2, 7 0, L_0000020543d55000; 1 drivers
v0000020543d50140_3 .net v0000020543d50140 3, 7 0, L_0000020543d54600; 1 drivers
v0000020543d4ede0 .array "a_in_arr", 15 0;
v0000020543d4ede0_0 .net v0000020543d4ede0 0, 7 0, L_0000020543f82700; 1 drivers
v0000020543d4ede0_1 .net v0000020543d4ede0 1, 7 0, L_0000020543f81b30; 1 drivers
v0000020543d4ede0_2 .net v0000020543d4ede0 2, 7 0, L_0000020543f82fc0; 1 drivers
v0000020543d4ede0_3 .net v0000020543d4ede0 3, 7 0, L_0000020543f83030; 1 drivers
v0000020543d4ede0_4 .net v0000020543d4ede0 4, 7 0, L_0000020543f81dd0; 1 drivers
v0000020543d4ede0_5 .net v0000020543d4ede0 5, 7 0, L_0000020543f81e40; 1 drivers
v0000020543d4ede0_6 .net v0000020543d4ede0 6, 7 0, L_0000020543f82000; 1 drivers
v0000020543d4ede0_7 .net v0000020543d4ede0 7, 7 0, L_0000020543f81cf0; 1 drivers
v0000020543d4ede0_8 .net v0000020543d4ede0 8, 7 0, L_0000020543f81f90; 1 drivers
v0000020543d4ede0_9 .net v0000020543d4ede0 9, 7 0, L_0000020543f82690; 1 drivers
v0000020543d4ede0_10 .net v0000020543d4ede0 10, 7 0, L_0000020543f816d0; 1 drivers
v0000020543d4ede0_11 .net v0000020543d4ede0 11, 7 0, L_0000020543f819e0; 1 drivers
v0000020543d4ede0_12 .net v0000020543d4ede0 12, 7 0, L_0000020543f82070; 1 drivers
v0000020543d4ede0_13 .net v0000020543d4ede0 13, 7 0, L_0000020543f82f50; 1 drivers
v0000020543d4ede0_14 .net v0000020543d4ede0 14, 7 0, L_0000020543f82930; 1 drivers
v0000020543d4ede0_15 .net v0000020543d4ede0 15, 7 0, L_0000020543f81d60; 1 drivers
v0000020543d50a00_0 .net "a_in_vec", 31 0, L_0000020543d55960;  alias, 1 drivers
o0000020543aea348 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0 .array "a_out_arr", 15 0;
v0000020543d50dc0_0 .net v0000020543d50dc0 0, 7 0, o0000020543aea348; 0 drivers
o0000020543af0498 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0_1 .net v0000020543d50dc0 1, 7 0, o0000020543af0498; 0 drivers
o0000020543af6558 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0_2 .net v0000020543d50dc0 2, 7 0, o0000020543af6558; 0 drivers
o0000020543afc618 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0_3 .net v0000020543d50dc0 3, 7 0, o0000020543afc618; 0 drivers
o0000020543b026d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0_4 .net v0000020543d50dc0 4, 7 0, o0000020543b026d8; 0 drivers
o0000020543b08798 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0_5 .net v0000020543d50dc0 5, 7 0, o0000020543b08798; 0 drivers
o0000020543c4b858 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0_6 .net v0000020543d50dc0 6, 7 0, o0000020543c4b858; 0 drivers
o0000020543c51918 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0_7 .net v0000020543d50dc0 7, 7 0, o0000020543c51918; 0 drivers
o0000020543c579d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0_8 .net v0000020543d50dc0 8, 7 0, o0000020543c579d8; 0 drivers
o0000020543c5da98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0_9 .net v0000020543d50dc0 9, 7 0, o0000020543c5da98; 0 drivers
o0000020543c63b58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0_10 .net v0000020543d50dc0 10, 7 0, o0000020543c63b58; 0 drivers
o0000020543c69c18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0_11 .net v0000020543d50dc0 11, 7 0, o0000020543c69c18; 0 drivers
o0000020543c6fcd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0_12 .net v0000020543d50dc0 12, 7 0, o0000020543c6fcd8; 0 drivers
o0000020543c75d98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0_13 .net v0000020543d50dc0 13, 7 0, o0000020543c75d98; 0 drivers
o0000020543d9de78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0_14 .net v0000020543d50dc0 14, 7 0, o0000020543d9de78; 0 drivers
o0000020543da3f38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020543d50dc0_15 .net v0000020543d50dc0 15, 7 0, o0000020543da3f38; 0 drivers
v0000020543d4ef20_0 .net "clk", 0 0, v0000020543d51040_0;  1 drivers
v0000020543d505a0_0 .net "control", 1 0, v0000020543d4ed40_0;  1 drivers
v0000020543d508c0 .array "d_in_arr", 15 0;
v0000020543d508c0_0 .net v0000020543d508c0 0, 31 0, L_0000020543ee33c0; 1 drivers
v0000020543d508c0_1 .net v0000020543d508c0 1, 31 0, L_0000020543ee2560; 1 drivers
v0000020543d508c0_2 .net v0000020543d508c0 2, 31 0, L_0000020543ee3c80; 1 drivers
v0000020543d508c0_3 .net v0000020543d508c0 3, 31 0, L_0000020543ee2c40; 1 drivers
v0000020543d508c0_4 .net v0000020543d508c0 4, 31 0, L_0000020543f822a0; 1 drivers
v0000020543d508c0_5 .net v0000020543d508c0 5, 31 0, L_0000020543f81580; 1 drivers
v0000020543d508c0_6 .net v0000020543d508c0 6, 31 0, L_0000020543f821c0; 1 drivers
v0000020543d508c0_7 .net v0000020543d508c0 7, 31 0, L_0000020543f820e0; 1 drivers
v0000020543d508c0_8 .net v0000020543d508c0 8, 31 0, L_0000020543f82150; 1 drivers
v0000020543d508c0_9 .net v0000020543d508c0 9, 31 0, L_0000020543f817b0; 1 drivers
v0000020543d508c0_10 .net v0000020543d508c0 10, 31 0, L_0000020543f82af0; 1 drivers
v0000020543d508c0_11 .net v0000020543d508c0 11, 31 0, L_0000020543f827e0; 1 drivers
v0000020543d508c0_12 .net v0000020543d508c0 12, 31 0, L_0000020543f82e70; 1 drivers
v0000020543d508c0_13 .net v0000020543d508c0 13, 31 0, L_0000020543f81eb0; 1 drivers
v0000020543d508c0_14 .net v0000020543d508c0 14, 31 0, L_0000020543f82620; 1 drivers
v0000020543d508c0_15 .net v0000020543d508c0 15, 31 0, L_0000020543f82d90; 1 drivers
v0000020543d50460 .array "d_out_arr", 15 0;
v0000020543d50460_0 .net v0000020543d50460 0, 31 0, L_0000020543d55be0; 1 drivers
v0000020543d50460_1 .net v0000020543d50460 1, 31 0, L_0000020543d5b220; 1 drivers
v0000020543d50460_2 .net v0000020543d50460 2, 31 0, L_0000020543d5eb00; 1 drivers
v0000020543d50460_3 .net v0000020543d50460 3, 31 0, L_0000020543d619e0; 1 drivers
v0000020543d50460_4 .net v0000020543d50460 4, 31 0, L_0000020543d670c0; 1 drivers
v0000020543d50460_5 .net v0000020543d50460 5, 31 0, L_0000020543eb68c0; 1 drivers
v0000020543d50460_6 .net v0000020543d50460 6, 31 0, L_0000020543eb97a0; 1 drivers
v0000020543d50460_7 .net v0000020543d50460 7, 31 0, L_0000020543ebeb60; 1 drivers
v0000020543d50460_8 .net v0000020543d50460 8, 31 0, L_0000020543ec1680; 1 drivers
v0000020543d50460_9 .net v0000020543d50460 9, 31 0, L_0000020543ec4e20; 1 drivers
v0000020543d50460_10 .net v0000020543d50460 10, 31 0, L_0000020543ec9b00; 1 drivers
v0000020543d50460_11 .net v0000020543d50460 11, 31 0, L_0000020543ecdde0; 1 drivers
v0000020543d50460_12 .net v0000020543d50460 12, 31 0, L_0000020543ed2480; 1 drivers
v0000020543d50460_13 .net v0000020543d50460 13, 31 0, L_0000020543ed78e0; 1 drivers
v0000020543d50460_14 .net v0000020543d50460 14, 31 0, L_0000020543edc660; 1 drivers
v0000020543d50460_15 .net v0000020543d50460 15, 31 0, L_0000020543edce80; 1 drivers
v0000020543d50960 .array "ps_out", 3 0;
v0000020543d50960_0 .net v0000020543d50960 0, 31 0, L_0000020543f828c0; 1 drivers
v0000020543d50960_1 .net v0000020543d50960 1, 31 0, L_0000020543f824d0; 1 drivers
v0000020543d50960_2 .net v0000020543d50960 2, 31 0, L_0000020543f81f20; 1 drivers
v0000020543d50960_3 .net v0000020543d50960 3, 31 0, L_0000020543f82540; 1 drivers
v0000020543d50e60_0 .net "ps_out_vec", 127 0, L_0000020543d562c0;  alias, 1 drivers
v0000020543d4efc0_0 .net "reset_n", 0 0, v0000020543d4f240_0;  1 drivers
v0000020543d4f9c0 .array "w_in", 3 0;
v0000020543d4f9c0_0 .net v0000020543d4f9c0 0, 31 0, L_0000020543d555a0; 1 drivers
v0000020543d4f9c0_1 .net v0000020543d4f9c0 1, 31 0, L_0000020543d54ec0; 1 drivers
v0000020543d4f9c0_2 .net v0000020543d4f9c0 2, 31 0, L_0000020543d54f60; 1 drivers
v0000020543d4f9c0_3 .net v0000020543d4f9c0 3, 31 0, L_0000020543d55dc0; 1 drivers
v0000020543d4fd80_0 .net "w_in_vec", 31 0, L_0000020543d55780;  alias, 1 drivers
L_0000020543d546a0 .part L_0000020543d55780, 0, 8;
L_0000020543d54d80 .part L_0000020543d55780, 8, 8;
L_0000020543d55640 .part L_0000020543d55780, 16, 8;
L_0000020543d53e80 .part L_0000020543d55780, 24, 8;
L_0000020543d56220 .part L_0000020543d55960, 0, 8;
L_0000020543d558c0 .part L_0000020543d55960, 8, 8;
L_0000020543d55000 .part L_0000020543d55960, 16, 8;
L_0000020543d54600 .part L_0000020543d55960, 24, 8;
L_0000020543d562c0 .concat8 [ 32 32 32 32], L_0000020543a623b0, L_0000020543a63ae0, L_0000020543a62420, L_0000020543a62f10;
S_0000020543b5ff30 .scope generate, "genblk1[0]" "genblk1[0]" 5 30, 5 30 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543aa9ce0 .param/l "w_in_idx" 0 5 30, +C4<00>;
L_0000020543df30e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543b492f0_0 .net/2u *"_ivl_1", 23 0, L_0000020543df30e0;  1 drivers
v0000020543b483f0_0 .net *"_ivl_3", 7 0, L_0000020543d546a0;  1 drivers
L_0000020543d555a0 .concat [ 8 24 0 0], L_0000020543d546a0, L_0000020543df30e0;
S_0000020543b61c20 .scope generate, "genblk1[1]" "genblk1[1]" 5 30, 5 30 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543aa9ae0 .param/l "w_in_idx" 0 5 30, +C4<01>;
L_0000020543df3128 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543b49570_0 .net/2u *"_ivl_1", 23 0, L_0000020543df3128;  1 drivers
v0000020543b4a010_0 .net *"_ivl_3", 7 0, L_0000020543d54d80;  1 drivers
L_0000020543d54ec0 .concat [ 8 24 0 0], L_0000020543d54d80, L_0000020543df3128;
S_0000020543b62580 .scope generate, "genblk1[2]" "genblk1[2]" 5 30, 5 30 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543aaa7e0 .param/l "w_in_idx" 0 5 30, +C4<010>;
L_0000020543df3170 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543b48490_0 .net/2u *"_ivl_1", 23 0, L_0000020543df3170;  1 drivers
v0000020543b48cb0_0 .net *"_ivl_3", 7 0, L_0000020543d55640;  1 drivers
L_0000020543d54f60 .concat [ 8 24 0 0], L_0000020543d55640, L_0000020543df3170;
S_0000020543b61a90 .scope generate, "genblk1[3]" "genblk1[3]" 5 30, 5 30 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543aaa220 .param/l "w_in_idx" 0 5 30, +C4<011>;
L_0000020543df31b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543b48d50_0 .net/2u *"_ivl_1", 23 0, L_0000020543df31b8;  1 drivers
v0000020543b49750_0 .net *"_ivl_3", 7 0, L_0000020543d53e80;  1 drivers
L_0000020543d55dc0 .concat [ 8 24 0 0], L_0000020543d53e80, L_0000020543df31b8;
S_0000020543b61f40 .scope generate, "genblk2[0]" "genblk2[0]" 5 34, 5 34 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543aa9b20 .param/l "a_in_idx" 0 5 34, +C4<00>;
S_0000020543b623f0 .scope generate, "genblk2[1]" "genblk2[1]" 5 34, 5 34 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543aa9c20 .param/l "a_in_idx" 0 5 34, +C4<01>;
S_0000020543b61db0 .scope generate, "genblk2[2]" "genblk2[2]" 5 34, 5 34 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543aaa8e0 .param/l "a_in_idx" 0 5 34, +C4<010>;
S_0000020543b62710 .scope generate, "genblk2[3]" "genblk2[3]" 5 34, 5 34 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543aaa1e0 .param/l "a_in_idx" 0 5 34, +C4<011>;
S_0000020543b628a0 .scope generate, "genblk3[0]" "genblk3[0]" 5 38, 5 38 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543aa9fe0 .param/l "ps_out_idx" 0 5 38, +C4<00>;
L_0000020543a623b0 .functor BUFZ 32, L_0000020543f828c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020543b49070_0 .net *"_ivl_2", 31 0, L_0000020543a623b0;  1 drivers
S_0000020543b62a30 .scope generate, "genblk3[1]" "genblk3[1]" 5 38, 5 38 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543aaa420 .param/l "ps_out_idx" 0 5 38, +C4<01>;
L_0000020543a63ae0 .functor BUFZ 32, L_0000020543f824d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020543b49390_0 .net *"_ivl_2", 31 0, L_0000020543a63ae0;  1 drivers
S_0000020543b620d0 .scope generate, "genblk3[2]" "genblk3[2]" 5 38, 5 38 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543aaa0a0 .param/l "ps_out_idx" 0 5 38, +C4<010>;
L_0000020543a62420 .functor BUFZ 32, L_0000020543f81f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020543b4a0b0_0 .net *"_ivl_2", 31 0, L_0000020543a62420;  1 drivers
S_0000020543b615e0 .scope generate, "genblk3[3]" "genblk3[3]" 5 38, 5 38 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543aaa120 .param/l "ps_out_idx" 0 5 38, +C4<011>;
L_0000020543a62f10 .functor BUFZ 32, L_0000020543f82540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020543b49110_0 .net *"_ivl_2", 31 0, L_0000020543a62f10;  1 drivers
S_0000020543b62ee0 .scope generate, "genblk4[0]" "genblk4[0]" 5 55, 5 55 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543aaa920 .param/l "ro_idx" 0 5 55, +C4<00>;
S_0000020543b62bc0 .scope generate, "genblk1[0]" "genblk1[0]" 5 56, 5 56 0, S_0000020543b62ee0;
 .timescale 0 0;
P_0000020543aa9e20 .param/l "co_idx" 0 5 56, +C4<00>;
S_0000020543b62d50 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543b62bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543aa9be0 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df3200 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543b55870_0 .net/2u *"_ivl_0", 1 0, L_0000020543df3200;  1 drivers
L_0000020543df32d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543b55910_0 .net/2u *"_ivl_10", 15 0, L_0000020543df32d8;  1 drivers
v0000020543b559b0_0 .net *"_ivl_2", 0 0, L_0000020543d53f20;  1 drivers
v0000020543b57e90_0 .net "a_in", 7 0, L_0000020543f82700;  alias, 1 drivers
v0000020543b57710_0 .net "a_out", 7 0, o0000020543aea348;  alias, 0 drivers
v0000020543b57a30_0 .var "a_out_reg", 7 0;
v0000020543b57030_0 .net "a_val", 7 0, v0000020543b57a30_0;  1 drivers
v0000020543b575d0_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543b57990_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543b587f0_0 .net "d_in", 31 0, L_0000020543ee33c0;  alias, 1 drivers
v0000020543b56950_0 .net "d_out", 31 0, L_0000020543d55be0;  alias, 1 drivers
v0000020543b590b0_0 .net "ext_y_val", 31 0, L_0000020543d547e0;  1 drivers
v0000020543b581b0_0 .net "ps_out_cout", 0 0, L_0000020543d5afa0;  1 drivers
v0000020543b58e30_0 .net "ps_out_val", 31 0, L_0000020543d5b4a0;  1 drivers
v0000020543b58cf0_0 .var "psum_stored", 31 0;
v0000020543b57cb0_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543b58ed0_0 .net "w_val", 7 0, L_0000020543d54740;  1 drivers
v0000020543b59010_0 .var "weight_stored", 31 0;
v0000020543b58250_0 .net "y_val", 15 0, L_0000020543d55c80;  1 drivers
E_0000020543aaa820/0 .event negedge, v0000020543b57cb0_0;
E_0000020543aaa820/1 .event posedge, v0000020543b575d0_0;
E_0000020543aaa820 .event/or E_0000020543aaa820/0, E_0000020543aaa820/1;
L_0000020543d53f20 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df3200;
L_0000020543d55be0 .functor MUXZ 32, v0000020543b58cf0_0, v0000020543b59010_0, L_0000020543d53f20, C4<>;
L_0000020543d54740 .part v0000020543b59010_0, 0, 8;
L_0000020543d547e0 .concat [ 16 16 0 0], L_0000020543d55c80, L_0000020543df32d8;
S_0000020543b61900 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543b62d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543aaa960 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df3320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543b55370_0 .net/2u *"_ivl_228", 0 0, L_0000020543df3320;  1 drivers
v0000020543b54bf0_0 .net "a", 31 0, L_0000020543d547e0;  alias, 1 drivers
v0000020543b545b0_0 .net "b", 31 0, L_0000020543ee33c0;  alias, 1 drivers
v0000020543b54d30_0 .net "carry", 32 0, L_0000020543d59100;  1 drivers
v0000020543b54dd0_0 .net "cout", 0 0, L_0000020543d5afa0;  alias, 1 drivers
v0000020543b54e70_0 .net "y", 31 0, L_0000020543d5b4a0;  alias, 1 drivers
L_0000020543d55d20 .part L_0000020543d547e0, 0, 1;
L_0000020543d549c0 .part L_0000020543ee33c0, 0, 1;
L_0000020543d54a60 .part L_0000020543d59100, 0, 1;
L_0000020543d550a0 .part L_0000020543d547e0, 1, 1;
L_0000020543d58a20 .part L_0000020543ee33c0, 1, 1;
L_0000020543d57ee0 .part L_0000020543d59100, 1, 1;
L_0000020543d56540 .part L_0000020543d547e0, 2, 1;
L_0000020543d57f80 .part L_0000020543ee33c0, 2, 1;
L_0000020543d58200 .part L_0000020543d59100, 2, 1;
L_0000020543d58020 .part L_0000020543d547e0, 3, 1;
L_0000020543d58ca0 .part L_0000020543ee33c0, 3, 1;
L_0000020543d56ae0 .part L_0000020543d59100, 3, 1;
L_0000020543d576c0 .part L_0000020543d547e0, 4, 1;
L_0000020543d56fe0 .part L_0000020543ee33c0, 4, 1;
L_0000020543d56f40 .part L_0000020543d59100, 4, 1;
L_0000020543d56680 .part L_0000020543d547e0, 5, 1;
L_0000020543d580c0 .part L_0000020543ee33c0, 5, 1;
L_0000020543d588e0 .part L_0000020543d59100, 5, 1;
L_0000020543d56720 .part L_0000020543d547e0, 6, 1;
L_0000020543d582a0 .part L_0000020543ee33c0, 6, 1;
L_0000020543d583e0 .part L_0000020543d59100, 6, 1;
L_0000020543d57300 .part L_0000020543d547e0, 7, 1;
L_0000020543d58980 .part L_0000020543ee33c0, 7, 1;
L_0000020543d569a0 .part L_0000020543d59100, 7, 1;
L_0000020543d565e0 .part L_0000020543d547e0, 8, 1;
L_0000020543d567c0 .part L_0000020543ee33c0, 8, 1;
L_0000020543d56860 .part L_0000020543d59100, 8, 1;
L_0000020543d57da0 .part L_0000020543d547e0, 9, 1;
L_0000020543d58b60 .part L_0000020543ee33c0, 9, 1;
L_0000020543d57800 .part L_0000020543d59100, 9, 1;
L_0000020543d574e0 .part L_0000020543d547e0, 10, 1;
L_0000020543d58520 .part L_0000020543ee33c0, 10, 1;
L_0000020543d56cc0 .part L_0000020543d59100, 10, 1;
L_0000020543d58160 .part L_0000020543d547e0, 11, 1;
L_0000020543d585c0 .part L_0000020543ee33c0, 11, 1;
L_0000020543d57760 .part L_0000020543d59100, 11, 1;
L_0000020543d58ac0 .part L_0000020543d547e0, 12, 1;
L_0000020543d58840 .part L_0000020543ee33c0, 12, 1;
L_0000020543d56b80 .part L_0000020543d59100, 12, 1;
L_0000020543d56900 .part L_0000020543d547e0, 13, 1;
L_0000020543d56ea0 .part L_0000020543ee33c0, 13, 1;
L_0000020543d58340 .part L_0000020543d59100, 13, 1;
L_0000020543d578a0 .part L_0000020543d547e0, 14, 1;
L_0000020543d57a80 .part L_0000020543ee33c0, 14, 1;
L_0000020543d57080 .part L_0000020543d59100, 14, 1;
L_0000020543d56d60 .part L_0000020543d547e0, 15, 1;
L_0000020543d57e40 .part L_0000020543ee33c0, 15, 1;
L_0000020543d58c00 .part L_0000020543d59100, 15, 1;
L_0000020543d58480 .part L_0000020543d547e0, 16, 1;
L_0000020543d57260 .part L_0000020543ee33c0, 16, 1;
L_0000020543d58660 .part L_0000020543d59100, 16, 1;
L_0000020543d56a40 .part L_0000020543d547e0, 17, 1;
L_0000020543d573a0 .part L_0000020543ee33c0, 17, 1;
L_0000020543d56c20 .part L_0000020543d59100, 17, 1;
L_0000020543d56e00 .part L_0000020543d547e0, 18, 1;
L_0000020543d57bc0 .part L_0000020543ee33c0, 18, 1;
L_0000020543d58700 .part L_0000020543d59100, 18, 1;
L_0000020543d57120 .part L_0000020543d547e0, 19, 1;
L_0000020543d587a0 .part L_0000020543ee33c0, 19, 1;
L_0000020543d571c0 .part L_0000020543d59100, 19, 1;
L_0000020543d57440 .part L_0000020543d547e0, 20, 1;
L_0000020543d57580 .part L_0000020543ee33c0, 20, 1;
L_0000020543d57c60 .part L_0000020543d59100, 20, 1;
L_0000020543d57620 .part L_0000020543d547e0, 21, 1;
L_0000020543d57940 .part L_0000020543ee33c0, 21, 1;
L_0000020543d579e0 .part L_0000020543d59100, 21, 1;
L_0000020543d57b20 .part L_0000020543d547e0, 22, 1;
L_0000020543d57d00 .part L_0000020543ee33c0, 22, 1;
L_0000020543d59ba0 .part L_0000020543d59100, 22, 1;
L_0000020543d5ab40 .part L_0000020543d547e0, 23, 1;
L_0000020543d59f60 .part L_0000020543ee33c0, 23, 1;
L_0000020543d591a0 .part L_0000020543d59100, 23, 1;
L_0000020543d5aaa0 .part L_0000020543d547e0, 24, 1;
L_0000020543d5ad20 .part L_0000020543ee33c0, 24, 1;
L_0000020543d59240 .part L_0000020543d59100, 24, 1;
L_0000020543d5a3c0 .part L_0000020543d547e0, 25, 1;
L_0000020543d5b0e0 .part L_0000020543ee33c0, 25, 1;
L_0000020543d5a6e0 .part L_0000020543d59100, 25, 1;
L_0000020543d5a1e0 .part L_0000020543d547e0, 26, 1;
L_0000020543d5abe0 .part L_0000020543ee33c0, 26, 1;
L_0000020543d5adc0 .part L_0000020543d59100, 26, 1;
L_0000020543d59920 .part L_0000020543d547e0, 27, 1;
L_0000020543d5ae60 .part L_0000020543ee33c0, 27, 1;
L_0000020543d5ac80 .part L_0000020543d59100, 27, 1;
L_0000020543d59060 .part L_0000020543d547e0, 28, 1;
L_0000020543d5a820 .part L_0000020543ee33c0, 28, 1;
L_0000020543d5a460 .part L_0000020543d59100, 28, 1;
L_0000020543d58fc0 .part L_0000020543d547e0, 29, 1;
L_0000020543d59e20 .part L_0000020543ee33c0, 29, 1;
L_0000020543d5a280 .part L_0000020543d59100, 29, 1;
L_0000020543d5a320 .part L_0000020543d547e0, 30, 1;
L_0000020543d5a780 .part L_0000020543ee33c0, 30, 1;
L_0000020543d5b180 .part L_0000020543d59100, 30, 1;
L_0000020543d59380 .part L_0000020543d547e0, 31, 1;
L_0000020543d59c40 .part L_0000020543ee33c0, 31, 1;
L_0000020543d5af00 .part L_0000020543d59100, 31, 1;
LS_0000020543d5b4a0_0_0 .concat8 [ 1 1 1 1], L_0000020543a62ab0, L_0000020543a63920, L_0000020543a63df0, L_0000020543778720;
LS_0000020543d5b4a0_0_4 .concat8 [ 1 1 1 1], L_00000205437047f0, L_0000020543e4bac0, L_0000020543e4c4d0, L_0000020543e4b5f0;
LS_0000020543d5b4a0_0_8 .concat8 [ 1 1 1 1], L_0000020543e4c000, L_0000020543e4b890, L_0000020543e4bcf0, L_0000020543e4be40;
LS_0000020543d5b4a0_0_12 .concat8 [ 1 1 1 1], L_0000020543e4c460, L_0000020543e4caf0, L_0000020543e4dff0, L_0000020543e4dab0;
LS_0000020543d5b4a0_0_16 .concat8 [ 1 1 1 1], L_0000020543e4db20, L_0000020543e4d3b0, L_0000020543e4cd20, L_0000020543e4dea0;
LS_0000020543d5b4a0_0_20 .concat8 [ 1 1 1 1], L_0000020543e4d500, L_0000020543e4d030, L_0000020543e4d6c0, L_0000020543e4f330;
LS_0000020543d5b4a0_0_24 .concat8 [ 1 1 1 1], L_0000020543e4f3a0, L_0000020543e4eb50, L_0000020543e4eed0, L_0000020543e4ef40;
LS_0000020543d5b4a0_0_28 .concat8 [ 1 1 1 1], L_0000020543e4f170, L_0000020543e4fbf0, L_0000020543e500c0, L_0000020543e4e8b0;
LS_0000020543d5b4a0_1_0 .concat8 [ 4 4 4 4], LS_0000020543d5b4a0_0_0, LS_0000020543d5b4a0_0_4, LS_0000020543d5b4a0_0_8, LS_0000020543d5b4a0_0_12;
LS_0000020543d5b4a0_1_4 .concat8 [ 4 4 4 4], LS_0000020543d5b4a0_0_16, LS_0000020543d5b4a0_0_20, LS_0000020543d5b4a0_0_24, LS_0000020543d5b4a0_0_28;
L_0000020543d5b4a0 .concat8 [ 16 16 0 0], LS_0000020543d5b4a0_1_0, LS_0000020543d5b4a0_1_4;
LS_0000020543d59100_0_0 .concat8 [ 1 1 1 1], L_0000020543df3320, L_0000020543a633e0, L_0000020543a63d80, L_000002054385a020;
LS_0000020543d59100_0_4 .concat8 [ 1 1 1 1], L_00000205435b32d0, L_0000020543e4b120, L_0000020543e4c2a0, L_0000020543e4bf20;
LS_0000020543d59100_0_8 .concat8 [ 1 1 1 1], L_0000020543e4bf90, L_0000020543e4c150, L_0000020543e4c8c0, L_0000020543e4c380;
LS_0000020543d59100_0_12 .concat8 [ 1 1 1 1], L_0000020543e4bc10, L_0000020543e4c930, L_0000020543e4e370, L_0000020543e4d340;
LS_0000020543d59100_0_16 .concat8 [ 1 1 1 1], L_0000020543e4e6f0, L_0000020543e4e220, L_0000020543e4dc00, L_0000020543e4dce0;
LS_0000020543d59100_0_20 .concat8 [ 1 1 1 1], L_0000020543e4d420, L_0000020543e4d730, L_0000020543e4d570, L_0000020543e4f560;
LS_0000020543d59100_0_24 .concat8 [ 1 1 1 1], L_0000020543e4ed80, L_0000020543e4f020, L_0000020543e4e990, L_0000020543e4f720;
LS_0000020543d59100_0_28 .concat8 [ 1 1 1 1], L_0000020543e4f100, L_0000020543e4f480, L_0000020543e4fe20, L_0000020543e50360;
LS_0000020543d59100_0_32 .concat8 [ 1 0 0 0], L_0000020543e50ec0;
LS_0000020543d59100_1_0 .concat8 [ 4 4 4 4], LS_0000020543d59100_0_0, LS_0000020543d59100_0_4, LS_0000020543d59100_0_8, LS_0000020543d59100_0_12;
LS_0000020543d59100_1_4 .concat8 [ 4 4 4 4], LS_0000020543d59100_0_16, LS_0000020543d59100_0_20, LS_0000020543d59100_0_24, LS_0000020543d59100_0_28;
LS_0000020543d59100_1_8 .concat8 [ 1 0 0 0], LS_0000020543d59100_0_32;
L_0000020543d59100 .concat8 [ 16 16 1 0], LS_0000020543d59100_1_0, LS_0000020543d59100_1_4, LS_0000020543d59100_1_8;
L_0000020543d5afa0 .part L_0000020543d59100, 32, 1;
S_0000020543b62260 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aa9a20 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543b61130 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b62260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a628f0 .functor XOR 1, L_0000020543d55d20, L_0000020543d549c0, C4<0>, C4<0>;
L_0000020543a62ab0 .functor XOR 1, L_0000020543a628f0, L_0000020543d54a60, C4<0>, C4<0>;
L_0000020543a62b90 .functor AND 1, L_0000020543d55d20, L_0000020543d549c0, C4<1>, C4<1>;
L_0000020543a62110 .functor AND 1, L_0000020543d55d20, L_0000020543d54a60, C4<1>, C4<1>;
L_0000020543a630d0 .functor OR 1, L_0000020543a62b90, L_0000020543a62110, C4<0>, C4<0>;
L_0000020543a63140 .functor AND 1, L_0000020543d549c0, L_0000020543d54a60, C4<1>, C4<1>;
L_0000020543a633e0 .functor OR 1, L_0000020543a630d0, L_0000020543a63140, C4<0>, C4<0>;
v0000020543b494d0_0 .net "Cin", 0 0, L_0000020543d54a60;  1 drivers
v0000020543b49610_0 .net "Cout", 0 0, L_0000020543a633e0;  1 drivers
v0000020543b48530_0 .net *"_ivl_0", 0 0, L_0000020543a628f0;  1 drivers
v0000020543b49930_0 .net *"_ivl_10", 0 0, L_0000020543a63140;  1 drivers
v0000020543b485d0_0 .net *"_ivl_4", 0 0, L_0000020543a62b90;  1 drivers
v0000020543b491b0_0 .net *"_ivl_6", 0 0, L_0000020543a62110;  1 drivers
v0000020543b49ed0_0 .net *"_ivl_8", 0 0, L_0000020543a630d0;  1 drivers
v0000020543b48670_0 .net "a", 0 0, L_0000020543d55d20;  1 drivers
v0000020543b49e30_0 .net "b", 0 0, L_0000020543d549c0;  1 drivers
v0000020543b487b0_0 .net "s", 0 0, L_0000020543a62ab0;  1 drivers
S_0000020543b61450 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa2e0 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543b612c0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b61450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a62180 .functor XOR 1, L_0000020543d550a0, L_0000020543d58a20, C4<0>, C4<0>;
L_0000020543a63920 .functor XOR 1, L_0000020543a62180, L_0000020543d57ee0, C4<0>, C4<0>;
L_0000020543a631b0 .functor AND 1, L_0000020543d550a0, L_0000020543d58a20, C4<1>, C4<1>;
L_0000020543a63290 .functor AND 1, L_0000020543d550a0, L_0000020543d57ee0, C4<1>, C4<1>;
L_0000020543a63ed0 .functor OR 1, L_0000020543a631b0, L_0000020543a63290, C4<0>, C4<0>;
L_0000020543a63d10 .functor AND 1, L_0000020543d58a20, L_0000020543d57ee0, C4<1>, C4<1>;
L_0000020543a63d80 .functor OR 1, L_0000020543a63ed0, L_0000020543a63d10, C4<0>, C4<0>;
v0000020543b49a70_0 .net "Cin", 0 0, L_0000020543d57ee0;  1 drivers
v0000020543b49bb0_0 .net "Cout", 0 0, L_0000020543a63d80;  1 drivers
v0000020543b49f70_0 .net *"_ivl_0", 0 0, L_0000020543a62180;  1 drivers
v0000020543b47950_0 .net *"_ivl_10", 0 0, L_0000020543a63d10;  1 drivers
v0000020543b479f0_0 .net *"_ivl_4", 0 0, L_0000020543a631b0;  1 drivers
v0000020543b47a90_0 .net *"_ivl_6", 0 0, L_0000020543a63290;  1 drivers
v0000020543b4c130_0 .net *"_ivl_8", 0 0, L_0000020543a63ed0;  1 drivers
v0000020543b4b050_0 .net "a", 0 0, L_0000020543d550a0;  1 drivers
v0000020543b4b230_0 .net "b", 0 0, L_0000020543d58a20;  1 drivers
v0000020543b4c590_0 .net "s", 0 0, L_0000020543a63920;  1 drivers
S_0000020543b61770 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa560 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543b648b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b61770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543a63ca0 .functor XOR 1, L_0000020543d56540, L_0000020543d57f80, C4<0>, C4<0>;
L_0000020543a63df0 .functor XOR 1, L_0000020543a63ca0, L_0000020543d58200, C4<0>, C4<0>;
L_0000020543a63e60 .functor AND 1, L_0000020543d56540, L_0000020543d57f80, C4<1>, C4<1>;
L_0000020543a63f40 .functor AND 1, L_0000020543d56540, L_0000020543d58200, C4<1>, C4<1>;
L_0000020543a56cd0 .functor OR 1, L_0000020543a63e60, L_0000020543a63f40, C4<0>, C4<0>;
L_0000020543856580 .functor AND 1, L_0000020543d57f80, L_0000020543d58200, C4<1>, C4<1>;
L_000002054385a020 .functor OR 1, L_0000020543a56cd0, L_0000020543856580, C4<0>, C4<0>;
v0000020543b4bcd0_0 .net "Cin", 0 0, L_0000020543d58200;  1 drivers
v0000020543b4a1f0_0 .net "Cout", 0 0, L_000002054385a020;  1 drivers
v0000020543b4a290_0 .net *"_ivl_0", 0 0, L_0000020543a63ca0;  1 drivers
v0000020543b4a330_0 .net *"_ivl_10", 0 0, L_0000020543856580;  1 drivers
v0000020543b4b370_0 .net *"_ivl_4", 0 0, L_0000020543a63e60;  1 drivers
v0000020543b4bff0_0 .net *"_ivl_6", 0 0, L_0000020543a63f40;  1 drivers
v0000020543b4a3d0_0 .net *"_ivl_8", 0 0, L_0000020543a56cd0;  1 drivers
v0000020543b4a470_0 .net "a", 0 0, L_0000020543d56540;  1 drivers
v0000020543b4ab50_0 .net "b", 0 0, L_0000020543d57f80;  1 drivers
v0000020543b4c090_0 .net "s", 0 0, L_0000020543a63df0;  1 drivers
S_0000020543b64a40 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aa9a60 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543b63c30 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b64a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543861720 .functor XOR 1, L_0000020543d58020, L_0000020543d58ca0, C4<0>, C4<0>;
L_0000020543778720 .functor XOR 1, L_0000020543861720, L_0000020543d56ae0, C4<0>, C4<0>;
L_000002054377b200 .functor AND 1, L_0000020543d58020, L_0000020543d58ca0, C4<1>, C4<1>;
L_0000020543953110 .functor AND 1, L_0000020543d58020, L_0000020543d56ae0, C4<1>, C4<1>;
L_000002054394c960 .functor OR 1, L_000002054377b200, L_0000020543953110, C4<0>, C4<0>;
L_000002054359a250 .functor AND 1, L_0000020543d58ca0, L_0000020543d56ae0, C4<1>, C4<1>;
L_00000205435b32d0 .functor OR 1, L_000002054394c960, L_000002054359a250, C4<0>, C4<0>;
v0000020543b4c6d0_0 .net "Cin", 0 0, L_0000020543d56ae0;  1 drivers
v0000020543b4c810_0 .net "Cout", 0 0, L_00000205435b32d0;  1 drivers
v0000020543b4b9b0_0 .net *"_ivl_0", 0 0, L_0000020543861720;  1 drivers
v0000020543b4bd70_0 .net *"_ivl_10", 0 0, L_000002054359a250;  1 drivers
v0000020543b4c8b0_0 .net *"_ivl_4", 0 0, L_000002054377b200;  1 drivers
v0000020543b4c630_0 .net *"_ivl_6", 0 0, L_0000020543953110;  1 drivers
v0000020543b4a6f0_0 .net *"_ivl_8", 0 0, L_000002054394c960;  1 drivers
v0000020543b4b870_0 .net "a", 0 0, L_0000020543d58020;  1 drivers
v0000020543b4c310_0 .net "b", 0 0, L_0000020543d58ca0;  1 drivers
v0000020543b4a510_0 .net "s", 0 0, L_0000020543778720;  1 drivers
S_0000020543b63dc0 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa160 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543b64270 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b63dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543676290 .functor XOR 1, L_0000020543d576c0, L_0000020543d56fe0, C4<0>, C4<0>;
L_00000205437047f0 .functor XOR 1, L_0000020543676290, L_0000020543d56f40, C4<0>, C4<0>;
L_0000020543801430 .functor AND 1, L_0000020543d576c0, L_0000020543d56fe0, C4<1>, C4<1>;
L_0000020543e4b350 .functor AND 1, L_0000020543d576c0, L_0000020543d56f40, C4<1>, C4<1>;
L_0000020543e4cb60 .functor OR 1, L_0000020543801430, L_0000020543e4b350, C4<0>, C4<0>;
L_0000020543e4c850 .functor AND 1, L_0000020543d56fe0, L_0000020543d56f40, C4<1>, C4<1>;
L_0000020543e4b120 .functor OR 1, L_0000020543e4cb60, L_0000020543e4c850, C4<0>, C4<0>;
v0000020543b4ba50_0 .net "Cin", 0 0, L_0000020543d56f40;  1 drivers
v0000020543b4a830_0 .net "Cout", 0 0, L_0000020543e4b120;  1 drivers
v0000020543b4baf0_0 .net *"_ivl_0", 0 0, L_0000020543676290;  1 drivers
v0000020543b4a8d0_0 .net *"_ivl_10", 0 0, L_0000020543e4c850;  1 drivers
v0000020543b4c770_0 .net *"_ivl_4", 0 0, L_0000020543801430;  1 drivers
v0000020543b4b910_0 .net *"_ivl_6", 0 0, L_0000020543e4b350;  1 drivers
v0000020543b4bc30_0 .net *"_ivl_8", 0 0, L_0000020543e4cb60;  1 drivers
v0000020543b4ad30_0 .net "a", 0 0, L_0000020543d576c0;  1 drivers
v0000020543b4a970_0 .net "b", 0 0, L_0000020543d56fe0;  1 drivers
v0000020543b4bb90_0 .net "s", 0 0, L_00000205437047f0;  1 drivers
S_0000020543b63140 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa360 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543b64ef0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b63140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4c540 .functor XOR 1, L_0000020543d56680, L_0000020543d580c0, C4<0>, C4<0>;
L_0000020543e4bac0 .functor XOR 1, L_0000020543e4c540, L_0000020543d588e0, C4<0>, C4<0>;
L_0000020543e4b3c0 .functor AND 1, L_0000020543d56680, L_0000020543d580c0, C4<1>, C4<1>;
L_0000020543e4b190 .functor AND 1, L_0000020543d56680, L_0000020543d588e0, C4<1>, C4<1>;
L_0000020543e4b430 .functor OR 1, L_0000020543e4b3c0, L_0000020543e4b190, C4<0>, C4<0>;
L_0000020543e4b510 .functor AND 1, L_0000020543d580c0, L_0000020543d588e0, C4<1>, C4<1>;
L_0000020543e4c2a0 .functor OR 1, L_0000020543e4b430, L_0000020543e4b510, C4<0>, C4<0>;
v0000020543b4c1d0_0 .net "Cin", 0 0, L_0000020543d588e0;  1 drivers
v0000020543b4a650_0 .net "Cout", 0 0, L_0000020543e4c2a0;  1 drivers
v0000020543b4beb0_0 .net *"_ivl_0", 0 0, L_0000020543e4c540;  1 drivers
v0000020543b4be10_0 .net *"_ivl_10", 0 0, L_0000020543e4b510;  1 drivers
v0000020543b4a5b0_0 .net *"_ivl_4", 0 0, L_0000020543e4b3c0;  1 drivers
v0000020543b4b0f0_0 .net *"_ivl_6", 0 0, L_0000020543e4b190;  1 drivers
v0000020543b4a790_0 .net *"_ivl_8", 0 0, L_0000020543e4b430;  1 drivers
v0000020543b4c270_0 .net "a", 0 0, L_0000020543d56680;  1 drivers
v0000020543b4a150_0 .net "b", 0 0, L_0000020543d580c0;  1 drivers
v0000020543b4b4b0_0 .net "s", 0 0, L_0000020543e4bac0;  1 drivers
S_0000020543b640e0 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aa9aa0 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543b635f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b640e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4b0b0 .functor XOR 1, L_0000020543d56720, L_0000020543d582a0, C4<0>, C4<0>;
L_0000020543e4c4d0 .functor XOR 1, L_0000020543e4b0b0, L_0000020543d583e0, C4<0>, C4<0>;
L_0000020543e4b4a0 .functor AND 1, L_0000020543d56720, L_0000020543d582a0, C4<1>, C4<1>;
L_0000020543e4beb0 .functor AND 1, L_0000020543d56720, L_0000020543d583e0, C4<1>, C4<1>;
L_0000020543e4b580 .functor OR 1, L_0000020543e4b4a0, L_0000020543e4beb0, C4<0>, C4<0>;
L_0000020543e4bc80 .functor AND 1, L_0000020543d582a0, L_0000020543d583e0, C4<1>, C4<1>;
L_0000020543e4bf20 .functor OR 1, L_0000020543e4b580, L_0000020543e4bc80, C4<0>, C4<0>;
v0000020543b4aa10_0 .net "Cin", 0 0, L_0000020543d583e0;  1 drivers
v0000020543b4b190_0 .net "Cout", 0 0, L_0000020543e4bf20;  1 drivers
v0000020543b4aab0_0 .net *"_ivl_0", 0 0, L_0000020543e4b0b0;  1 drivers
v0000020543b4bf50_0 .net *"_ivl_10", 0 0, L_0000020543e4bc80;  1 drivers
v0000020543b4b550_0 .net *"_ivl_4", 0 0, L_0000020543e4b4a0;  1 drivers
v0000020543b4c3b0_0 .net *"_ivl_6", 0 0, L_0000020543e4beb0;  1 drivers
v0000020543b4b5f0_0 .net *"_ivl_8", 0 0, L_0000020543e4b580;  1 drivers
v0000020543b4abf0_0 .net "a", 0 0, L_0000020543d56720;  1 drivers
v0000020543b4c450_0 .net "b", 0 0, L_0000020543d582a0;  1 drivers
v0000020543b4c4f0_0 .net "s", 0 0, L_0000020543e4c4d0;  1 drivers
S_0000020543b64590 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aa9b60 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543b63f50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b64590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4c310 .functor XOR 1, L_0000020543d57300, L_0000020543d58980, C4<0>, C4<0>;
L_0000020543e4b5f0 .functor XOR 1, L_0000020543e4c310, L_0000020543d569a0, C4<0>, C4<0>;
L_0000020543e4c770 .functor AND 1, L_0000020543d57300, L_0000020543d58980, C4<1>, C4<1>;
L_0000020543e4b740 .functor AND 1, L_0000020543d57300, L_0000020543d569a0, C4<1>, C4<1>;
L_0000020543e4c5b0 .functor OR 1, L_0000020543e4c770, L_0000020543e4b740, C4<0>, C4<0>;
L_0000020543e4b660 .functor AND 1, L_0000020543d58980, L_0000020543d569a0, C4<1>, C4<1>;
L_0000020543e4bf90 .functor OR 1, L_0000020543e4c5b0, L_0000020543e4b660, C4<0>, C4<0>;
v0000020543b4ac90_0 .net "Cin", 0 0, L_0000020543d569a0;  1 drivers
v0000020543b4add0_0 .net "Cout", 0 0, L_0000020543e4bf90;  1 drivers
v0000020543b4b410_0 .net *"_ivl_0", 0 0, L_0000020543e4c310;  1 drivers
v0000020543b4b2d0_0 .net *"_ivl_10", 0 0, L_0000020543e4b660;  1 drivers
v0000020543b4ae70_0 .net *"_ivl_4", 0 0, L_0000020543e4c770;  1 drivers
v0000020543b4af10_0 .net *"_ivl_6", 0 0, L_0000020543e4b740;  1 drivers
v0000020543b4afb0_0 .net *"_ivl_8", 0 0, L_0000020543e4c5b0;  1 drivers
v0000020543b4b690_0 .net "a", 0 0, L_0000020543d57300;  1 drivers
v0000020543b4b730_0 .net "b", 0 0, L_0000020543d58980;  1 drivers
v0000020543b4b7d0_0 .net "s", 0 0, L_0000020543e4b5f0;  1 drivers
S_0000020543b64720 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aa9ba0 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543b64400 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b64720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4b6d0 .functor XOR 1, L_0000020543d565e0, L_0000020543d567c0, C4<0>, C4<0>;
L_0000020543e4c000 .functor XOR 1, L_0000020543e4b6d0, L_0000020543d56860, C4<0>, C4<0>;
L_0000020543e4c070 .functor AND 1, L_0000020543d565e0, L_0000020543d567c0, C4<1>, C4<1>;
L_0000020543e4b200 .functor AND 1, L_0000020543d565e0, L_0000020543d56860, C4<1>, C4<1>;
L_0000020543e4b7b0 .functor OR 1, L_0000020543e4c070, L_0000020543e4b200, C4<0>, C4<0>;
L_0000020543e4b820 .functor AND 1, L_0000020543d567c0, L_0000020543d56860, C4<1>, C4<1>;
L_0000020543e4c150 .functor OR 1, L_0000020543e4b7b0, L_0000020543e4b820, C4<0>, C4<0>;
v0000020543b4d710_0 .net "Cin", 0 0, L_0000020543d56860;  1 drivers
v0000020543b4d030_0 .net "Cout", 0 0, L_0000020543e4c150;  1 drivers
v0000020543b4d7b0_0 .net *"_ivl_0", 0 0, L_0000020543e4b6d0;  1 drivers
v0000020543b4d5d0_0 .net *"_ivl_10", 0 0, L_0000020543e4b820;  1 drivers
v0000020543b4d350_0 .net *"_ivl_4", 0 0, L_0000020543e4c070;  1 drivers
v0000020543b4e9d0_0 .net *"_ivl_6", 0 0, L_0000020543e4b200;  1 drivers
v0000020543b4e890_0 .net *"_ivl_8", 0 0, L_0000020543e4b7b0;  1 drivers
v0000020543b4c9f0_0 .net "a", 0 0, L_0000020543d565e0;  1 drivers
v0000020543b4e1b0_0 .net "b", 0 0, L_0000020543d567c0;  1 drivers
v0000020543b4ec50_0 .net "s", 0 0, L_0000020543e4c000;  1 drivers
S_0000020543b632d0 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aa9c60 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543b63780 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b632d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4c1c0 .functor XOR 1, L_0000020543d57da0, L_0000020543d58b60, C4<0>, C4<0>;
L_0000020543e4b890 .functor XOR 1, L_0000020543e4c1c0, L_0000020543d57800, C4<0>, C4<0>;
L_0000020543e4bdd0 .functor AND 1, L_0000020543d57da0, L_0000020543d58b60, C4<1>, C4<1>;
L_0000020543e4b900 .functor AND 1, L_0000020543d57da0, L_0000020543d57800, C4<1>, C4<1>;
L_0000020543e4c9a0 .functor OR 1, L_0000020543e4bdd0, L_0000020543e4b900, C4<0>, C4<0>;
L_0000020543e4b270 .functor AND 1, L_0000020543d58b60, L_0000020543d57800, C4<1>, C4<1>;
L_0000020543e4c8c0 .functor OR 1, L_0000020543e4c9a0, L_0000020543e4b270, C4<0>, C4<0>;
v0000020543b4ea70_0 .net "Cin", 0 0, L_0000020543d57800;  1 drivers
v0000020543b4d210_0 .net "Cout", 0 0, L_0000020543e4c8c0;  1 drivers
v0000020543b4eb10_0 .net *"_ivl_0", 0 0, L_0000020543e4c1c0;  1 drivers
v0000020543b4d670_0 .net *"_ivl_10", 0 0, L_0000020543e4b270;  1 drivers
v0000020543b4ebb0_0 .net *"_ivl_4", 0 0, L_0000020543e4bdd0;  1 drivers
v0000020543b4ed90_0 .net *"_ivl_6", 0 0, L_0000020543e4b900;  1 drivers
v0000020543b4e930_0 .net *"_ivl_8", 0 0, L_0000020543e4c9a0;  1 drivers
v0000020543b4ecf0_0 .net "a", 0 0, L_0000020543d57da0;  1 drivers
v0000020543b4e610_0 .net "b", 0 0, L_0000020543d58b60;  1 drivers
v0000020543b4db70_0 .net "s", 0 0, L_0000020543e4b890;  1 drivers
S_0000020543b64bd0 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aa9f60 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543b64d60 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b64bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4bba0 .functor XOR 1, L_0000020543d574e0, L_0000020543d58520, C4<0>, C4<0>;
L_0000020543e4bcf0 .functor XOR 1, L_0000020543e4bba0, L_0000020543d56cc0, C4<0>, C4<0>;
L_0000020543e4b970 .functor AND 1, L_0000020543d574e0, L_0000020543d58520, C4<1>, C4<1>;
L_0000020543e4bd60 .functor AND 1, L_0000020543d574e0, L_0000020543d56cc0, C4<1>, C4<1>;
L_0000020543e4b2e0 .functor OR 1, L_0000020543e4b970, L_0000020543e4bd60, C4<0>, C4<0>;
L_0000020543e4c230 .functor AND 1, L_0000020543d58520, L_0000020543d56cc0, C4<1>, C4<1>;
L_0000020543e4c380 .functor OR 1, L_0000020543e4b2e0, L_0000020543e4c230, C4<0>, C4<0>;
v0000020543b4da30_0 .net "Cin", 0 0, L_0000020543d56cc0;  1 drivers
v0000020543b4ee30_0 .net "Cout", 0 0, L_0000020543e4c380;  1 drivers
v0000020543b4e4d0_0 .net *"_ivl_0", 0 0, L_0000020543e4bba0;  1 drivers
v0000020543b4de90_0 .net *"_ivl_10", 0 0, L_0000020543e4c230;  1 drivers
v0000020543b4dcb0_0 .net *"_ivl_4", 0 0, L_0000020543e4b970;  1 drivers
v0000020543b4d490_0 .net *"_ivl_6", 0 0, L_0000020543e4bd60;  1 drivers
v0000020543b4d0d0_0 .net *"_ivl_8", 0 0, L_0000020543e4b2e0;  1 drivers
v0000020543b4e7f0_0 .net "a", 0 0, L_0000020543d574e0;  1 drivers
v0000020543b4d170_0 .net "b", 0 0, L_0000020543d58520;  1 drivers
v0000020543b4d850_0 .net "s", 0 0, L_0000020543e4bcf0;  1 drivers
S_0000020543b63460 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aa9ca0 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543b63910 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b63460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4b9e0 .functor XOR 1, L_0000020543d58160, L_0000020543d585c0, C4<0>, C4<0>;
L_0000020543e4be40 .functor XOR 1, L_0000020543e4b9e0, L_0000020543d57760, C4<0>, C4<0>;
L_0000020543e4ba50 .functor AND 1, L_0000020543d58160, L_0000020543d585c0, C4<1>, C4<1>;
L_0000020543e4ca80 .functor AND 1, L_0000020543d58160, L_0000020543d57760, C4<1>, C4<1>;
L_0000020543e4bb30 .functor OR 1, L_0000020543e4ba50, L_0000020543e4ca80, C4<0>, C4<0>;
L_0000020543e4c0e0 .functor AND 1, L_0000020543d585c0, L_0000020543d57760, C4<1>, C4<1>;
L_0000020543e4bc10 .functor OR 1, L_0000020543e4bb30, L_0000020543e4c0e0, C4<0>, C4<0>;
v0000020543b4eed0_0 .net "Cin", 0 0, L_0000020543d57760;  1 drivers
v0000020543b4dd50_0 .net "Cout", 0 0, L_0000020543e4bc10;  1 drivers
v0000020543b4ef70_0 .net *"_ivl_0", 0 0, L_0000020543e4b9e0;  1 drivers
v0000020543b4d2b0_0 .net *"_ivl_10", 0 0, L_0000020543e4c0e0;  1 drivers
v0000020543b4cd10_0 .net *"_ivl_4", 0 0, L_0000020543e4ba50;  1 drivers
v0000020543b4e2f0_0 .net *"_ivl_6", 0 0, L_0000020543e4ca80;  1 drivers
v0000020543b4cb30_0 .net *"_ivl_8", 0 0, L_0000020543e4bb30;  1 drivers
v0000020543b4f010_0 .net "a", 0 0, L_0000020543d58160;  1 drivers
v0000020543b4e6b0_0 .net "b", 0 0, L_0000020543d585c0;  1 drivers
v0000020543b4d8f0_0 .net "s", 0 0, L_0000020543e4be40;  1 drivers
S_0000020543b63aa0 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa5e0 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543b65790 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b63aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4c3f0 .functor XOR 1, L_0000020543d58ac0, L_0000020543d58840, C4<0>, C4<0>;
L_0000020543e4c460 .functor XOR 1, L_0000020543e4c3f0, L_0000020543d56b80, C4<0>, C4<0>;
L_0000020543e4c690 .functor AND 1, L_0000020543d58ac0, L_0000020543d58840, C4<1>, C4<1>;
L_0000020543e4c620 .functor AND 1, L_0000020543d58ac0, L_0000020543d56b80, C4<1>, C4<1>;
L_0000020543e4c700 .functor OR 1, L_0000020543e4c690, L_0000020543e4c620, C4<0>, C4<0>;
L_0000020543e4c7e0 .functor AND 1, L_0000020543d58840, L_0000020543d56b80, C4<1>, C4<1>;
L_0000020543e4c930 .functor OR 1, L_0000020543e4c700, L_0000020543e4c7e0, C4<0>, C4<0>;
v0000020543b4f0b0_0 .net "Cin", 0 0, L_0000020543d56b80;  1 drivers
v0000020543b4d990_0 .net "Cout", 0 0, L_0000020543e4c930;  1 drivers
v0000020543b4e250_0 .net *"_ivl_0", 0 0, L_0000020543e4c3f0;  1 drivers
v0000020543b4c950_0 .net *"_ivl_10", 0 0, L_0000020543e4c7e0;  1 drivers
v0000020543b4cdb0_0 .net *"_ivl_4", 0 0, L_0000020543e4c690;  1 drivers
v0000020543b4df30_0 .net *"_ivl_6", 0 0, L_0000020543e4c620;  1 drivers
v0000020543b4ca90_0 .net *"_ivl_8", 0 0, L_0000020543e4c700;  1 drivers
v0000020543b4e110_0 .net "a", 0 0, L_0000020543d58ac0;  1 drivers
v0000020543b4cbd0_0 .net "b", 0 0, L_0000020543d58840;  1 drivers
v0000020543b4dfd0_0 .net "s", 0 0, L_0000020543e4c460;  1 drivers
S_0000020543b652e0 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa6e0 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543b65920 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b652e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4ca10 .functor XOR 1, L_0000020543d56900, L_0000020543d56ea0, C4<0>, C4<0>;
L_0000020543e4caf0 .functor XOR 1, L_0000020543e4ca10, L_0000020543d58340, C4<0>, C4<0>;
L_0000020543e4cbd0 .functor AND 1, L_0000020543d56900, L_0000020543d56ea0, C4<1>, C4<1>;
L_0000020543e4cc40 .functor AND 1, L_0000020543d56900, L_0000020543d58340, C4<1>, C4<1>;
L_0000020543e4df10 .functor OR 1, L_0000020543e4cbd0, L_0000020543e4cc40, C4<0>, C4<0>;
L_0000020543e4d0a0 .functor AND 1, L_0000020543d56ea0, L_0000020543d58340, C4<1>, C4<1>;
L_0000020543e4e370 .functor OR 1, L_0000020543e4df10, L_0000020543e4d0a0, C4<0>, C4<0>;
v0000020543b4dad0_0 .net "Cin", 0 0, L_0000020543d58340;  1 drivers
v0000020543b4e750_0 .net "Cout", 0 0, L_0000020543e4e370;  1 drivers
v0000020543b4cc70_0 .net *"_ivl_0", 0 0, L_0000020543e4ca10;  1 drivers
v0000020543b4d3f0_0 .net *"_ivl_10", 0 0, L_0000020543e4d0a0;  1 drivers
v0000020543b4ce50_0 .net *"_ivl_4", 0 0, L_0000020543e4cbd0;  1 drivers
v0000020543b4cef0_0 .net *"_ivl_6", 0 0, L_0000020543e4cc40;  1 drivers
v0000020543b4dc10_0 .net *"_ivl_8", 0 0, L_0000020543e4df10;  1 drivers
v0000020543b4cf90_0 .net "a", 0 0, L_0000020543d56900;  1 drivers
v0000020543b4ddf0_0 .net "b", 0 0, L_0000020543d56ea0;  1 drivers
v0000020543b4e390_0 .net "s", 0 0, L_0000020543e4caf0;  1 drivers
S_0000020543b66be0 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa660 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543b66d70 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b66be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4d1f0 .functor XOR 1, L_0000020543d578a0, L_0000020543d57a80, C4<0>, C4<0>;
L_0000020543e4dff0 .functor XOR 1, L_0000020543e4d1f0, L_0000020543d57080, C4<0>, C4<0>;
L_0000020543e4e760 .functor AND 1, L_0000020543d578a0, L_0000020543d57a80, C4<1>, C4<1>;
L_0000020543e4e450 .functor AND 1, L_0000020543d578a0, L_0000020543d57080, C4<1>, C4<1>;
L_0000020543e4da40 .functor OR 1, L_0000020543e4e760, L_0000020543e4e450, C4<0>, C4<0>;
L_0000020543e4e3e0 .functor AND 1, L_0000020543d57a80, L_0000020543d57080, C4<1>, C4<1>;
L_0000020543e4d340 .functor OR 1, L_0000020543e4da40, L_0000020543e4e3e0, C4<0>, C4<0>;
v0000020543b4d530_0 .net "Cin", 0 0, L_0000020543d57080;  1 drivers
v0000020543b4e070_0 .net "Cout", 0 0, L_0000020543e4d340;  1 drivers
v0000020543b4e430_0 .net *"_ivl_0", 0 0, L_0000020543e4d1f0;  1 drivers
v0000020543b4e570_0 .net *"_ivl_10", 0 0, L_0000020543e4e3e0;  1 drivers
v0000020543b50a50_0 .net *"_ivl_4", 0 0, L_0000020543e4e760;  1 drivers
v0000020543b4f5b0_0 .net *"_ivl_6", 0 0, L_0000020543e4e450;  1 drivers
v0000020543b50af0_0 .net *"_ivl_8", 0 0, L_0000020543e4da40;  1 drivers
v0000020543b51770_0 .net "a", 0 0, L_0000020543d578a0;  1 drivers
v0000020543b51270_0 .net "b", 0 0, L_0000020543d57a80;  1 drivers
v0000020543b4f330_0 .net "s", 0 0, L_0000020543e4dff0;  1 drivers
S_0000020543b66730 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa720 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543b65dd0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b66730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4d960 .functor XOR 1, L_0000020543d56d60, L_0000020543d57e40, C4<0>, C4<0>;
L_0000020543e4dab0 .functor XOR 1, L_0000020543e4d960, L_0000020543d58c00, C4<0>, C4<0>;
L_0000020543e4dd50 .functor AND 1, L_0000020543d56d60, L_0000020543d57e40, C4<1>, C4<1>;
L_0000020543e4ccb0 .functor AND 1, L_0000020543d56d60, L_0000020543d58c00, C4<1>, C4<1>;
L_0000020543e4e4c0 .functor OR 1, L_0000020543e4dd50, L_0000020543e4ccb0, C4<0>, C4<0>;
L_0000020543e4e5a0 .functor AND 1, L_0000020543d57e40, L_0000020543d58c00, C4<1>, C4<1>;
L_0000020543e4e6f0 .functor OR 1, L_0000020543e4e4c0, L_0000020543e4e5a0, C4<0>, C4<0>;
v0000020543b505f0_0 .net "Cin", 0 0, L_0000020543d58c00;  1 drivers
v0000020543b4f790_0 .net "Cout", 0 0, L_0000020543e4e6f0;  1 drivers
v0000020543b50910_0 .net *"_ivl_0", 0 0, L_0000020543e4d960;  1 drivers
v0000020543b4fab0_0 .net *"_ivl_10", 0 0, L_0000020543e4e5a0;  1 drivers
v0000020543b50050_0 .net *"_ivl_4", 0 0, L_0000020543e4dd50;  1 drivers
v0000020543b4ff10_0 .net *"_ivl_6", 0 0, L_0000020543e4ccb0;  1 drivers
v0000020543b50690_0 .net *"_ivl_8", 0 0, L_0000020543e4e4c0;  1 drivers
v0000020543b51810_0 .net "a", 0 0, L_0000020543d56d60;  1 drivers
v0000020543b518b0_0 .net "b", 0 0, L_0000020543d57e40;  1 drivers
v0000020543b50eb0_0 .net "s", 0 0, L_0000020543e4dab0;  1 drivers
S_0000020543b65470 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa620 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543b65600 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b65470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4cf50 .functor XOR 1, L_0000020543d58480, L_0000020543d57260, C4<0>, C4<0>;
L_0000020543e4db20 .functor XOR 1, L_0000020543e4cf50, L_0000020543d58660, C4<0>, C4<0>;
L_0000020543e4db90 .functor AND 1, L_0000020543d58480, L_0000020543d57260, C4<1>, C4<1>;
L_0000020543e4df80 .functor AND 1, L_0000020543d58480, L_0000020543d58660, C4<1>, C4<1>;
L_0000020543e4e840 .functor OR 1, L_0000020543e4db90, L_0000020543e4df80, C4<0>, C4<0>;
L_0000020543e4e0d0 .functor AND 1, L_0000020543d57260, L_0000020543d58660, C4<1>, C4<1>;
L_0000020543e4e220 .functor OR 1, L_0000020543e4e840, L_0000020543e4e0d0, C4<0>, C4<0>;
v0000020543b4f1f0_0 .net "Cin", 0 0, L_0000020543d58660;  1 drivers
v0000020543b50730_0 .net "Cout", 0 0, L_0000020543e4e220;  1 drivers
v0000020543b51450_0 .net *"_ivl_0", 0 0, L_0000020543e4cf50;  1 drivers
v0000020543b50f50_0 .net *"_ivl_10", 0 0, L_0000020543e4e0d0;  1 drivers
v0000020543b4f3d0_0 .net *"_ivl_4", 0 0, L_0000020543e4db90;  1 drivers
v0000020543b4f470_0 .net *"_ivl_6", 0 0, L_0000020543e4df80;  1 drivers
v0000020543b50870_0 .net *"_ivl_8", 0 0, L_0000020543e4e840;  1 drivers
v0000020543b50ff0_0 .net "a", 0 0, L_0000020543d58480;  1 drivers
v0000020543b4f150_0 .net "b", 0 0, L_0000020543d57260;  1 drivers
v0000020543b4f650_0 .net "s", 0 0, L_0000020543e4db20;  1 drivers
S_0000020543b66a50 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aa9d20 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543b668c0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b66a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4ddc0 .functor XOR 1, L_0000020543d56a40, L_0000020543d573a0, C4<0>, C4<0>;
L_0000020543e4d3b0 .functor XOR 1, L_0000020543e4ddc0, L_0000020543d56c20, C4<0>, C4<0>;
L_0000020543e4e610 .functor AND 1, L_0000020543d56a40, L_0000020543d573a0, C4<1>, C4<1>;
L_0000020543e4cfc0 .functor AND 1, L_0000020543d56a40, L_0000020543d56c20, C4<1>, C4<1>;
L_0000020543e4d9d0 .functor OR 1, L_0000020543e4e610, L_0000020543e4cfc0, C4<0>, C4<0>;
L_0000020543e4e060 .functor AND 1, L_0000020543d573a0, L_0000020543d56c20, C4<1>, C4<1>;
L_0000020543e4dc00 .functor OR 1, L_0000020543e4d9d0, L_0000020543e4e060, C4<0>, C4<0>;
v0000020543b4fc90_0 .net "Cin", 0 0, L_0000020543d56c20;  1 drivers
v0000020543b51310_0 .net "Cout", 0 0, L_0000020543e4dc00;  1 drivers
v0000020543b50190_0 .net *"_ivl_0", 0 0, L_0000020543e4ddc0;  1 drivers
v0000020543b51590_0 .net *"_ivl_10", 0 0, L_0000020543e4e060;  1 drivers
v0000020543b50b90_0 .net *"_ivl_4", 0 0, L_0000020543e4e610;  1 drivers
v0000020543b4ffb0_0 .net *"_ivl_6", 0 0, L_0000020543e4cfc0;  1 drivers
v0000020543b4fbf0_0 .net *"_ivl_8", 0 0, L_0000020543e4d9d0;  1 drivers
v0000020543b4f830_0 .net "a", 0 0, L_0000020543d56a40;  1 drivers
v0000020543b4f510_0 .net "b", 0 0, L_0000020543d573a0;  1 drivers
v0000020543b513b0_0 .net "s", 0 0, L_0000020543e4d3b0;  1 drivers
S_0000020543b660f0 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa260 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543b65ab0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b660f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4d880 .functor XOR 1, L_0000020543d56e00, L_0000020543d57bc0, C4<0>, C4<0>;
L_0000020543e4cd20 .functor XOR 1, L_0000020543e4d880, L_0000020543d58700, C4<0>, C4<0>;
L_0000020543e4e290 .functor AND 1, L_0000020543d56e00, L_0000020543d57bc0, C4<1>, C4<1>;
L_0000020543e4cd90 .functor AND 1, L_0000020543d56e00, L_0000020543d58700, C4<1>, C4<1>;
L_0000020543e4e680 .functor OR 1, L_0000020543e4e290, L_0000020543e4cd90, C4<0>, C4<0>;
L_0000020543e4dc70 .functor AND 1, L_0000020543d57bc0, L_0000020543d58700, C4<1>, C4<1>;
L_0000020543e4dce0 .functor OR 1, L_0000020543e4e680, L_0000020543e4dc70, C4<0>, C4<0>;
v0000020543b50230_0 .net "Cin", 0 0, L_0000020543d58700;  1 drivers
v0000020543b4f8d0_0 .net "Cout", 0 0, L_0000020543e4dce0;  1 drivers
v0000020543b4fdd0_0 .net *"_ivl_0", 0 0, L_0000020543e4d880;  1 drivers
v0000020543b50c30_0 .net *"_ivl_10", 0 0, L_0000020543e4dc70;  1 drivers
v0000020543b511d0_0 .net *"_ivl_4", 0 0, L_0000020543e4e290;  1 drivers
v0000020543b4f290_0 .net *"_ivl_6", 0 0, L_0000020543e4cd90;  1 drivers
v0000020543b514f0_0 .net *"_ivl_8", 0 0, L_0000020543e4e680;  1 drivers
v0000020543b51630_0 .net "a", 0 0, L_0000020543d56e00;  1 drivers
v0000020543b51090_0 .net "b", 0 0, L_0000020543d57bc0;  1 drivers
v0000020543b4fb50_0 .net "s", 0 0, L_0000020543e4cd20;  1 drivers
S_0000020543b65c40 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aa9da0 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543b66410 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b65c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4de30 .functor XOR 1, L_0000020543d57120, L_0000020543d587a0, C4<0>, C4<0>;
L_0000020543e4dea0 .functor XOR 1, L_0000020543e4de30, L_0000020543d571c0, C4<0>, C4<0>;
L_0000020543e4ce70 .functor AND 1, L_0000020543d57120, L_0000020543d587a0, C4<1>, C4<1>;
L_0000020543e4d110 .functor AND 1, L_0000020543d57120, L_0000020543d571c0, C4<1>, C4<1>;
L_0000020543e4d490 .functor OR 1, L_0000020543e4ce70, L_0000020543e4d110, C4<0>, C4<0>;
L_0000020543e4e140 .functor AND 1, L_0000020543d587a0, L_0000020543d571c0, C4<1>, C4<1>;
L_0000020543e4d420 .functor OR 1, L_0000020543e4d490, L_0000020543e4e140, C4<0>, C4<0>;
v0000020543b509b0_0 .net "Cin", 0 0, L_0000020543d571c0;  1 drivers
v0000020543b51130_0 .net "Cout", 0 0, L_0000020543e4d420;  1 drivers
v0000020543b4fe70_0 .net *"_ivl_0", 0 0, L_0000020543e4de30;  1 drivers
v0000020543b4f6f0_0 .net *"_ivl_10", 0 0, L_0000020543e4e140;  1 drivers
v0000020543b516d0_0 .net *"_ivl_4", 0 0, L_0000020543e4ce70;  1 drivers
v0000020543b50cd0_0 .net *"_ivl_6", 0 0, L_0000020543e4d110;  1 drivers
v0000020543b50d70_0 .net *"_ivl_8", 0 0, L_0000020543e4d490;  1 drivers
v0000020543b4f970_0 .net "a", 0 0, L_0000020543d57120;  1 drivers
v0000020543b50e10_0 .net "b", 0 0, L_0000020543d587a0;  1 drivers
v0000020543b4fa10_0 .net "s", 0 0, L_0000020543e4dea0;  1 drivers
S_0000020543b65f60 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa760 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543b66280 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b65f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4e300 .functor XOR 1, L_0000020543d57440, L_0000020543d57580, C4<0>, C4<0>;
L_0000020543e4d500 .functor XOR 1, L_0000020543e4e300, L_0000020543d57c60, C4<0>, C4<0>;
L_0000020543e4e1b0 .functor AND 1, L_0000020543d57440, L_0000020543d57580, C4<1>, C4<1>;
L_0000020543e4e7d0 .functor AND 1, L_0000020543d57440, L_0000020543d57c60, C4<1>, C4<1>;
L_0000020543e4e530 .functor OR 1, L_0000020543e4e1b0, L_0000020543e4e7d0, C4<0>, C4<0>;
L_0000020543e4ce00 .functor AND 1, L_0000020543d57580, L_0000020543d57c60, C4<1>, C4<1>;
L_0000020543e4d730 .functor OR 1, L_0000020543e4e530, L_0000020543e4ce00, C4<0>, C4<0>;
v0000020543b500f0_0 .net "Cin", 0 0, L_0000020543d57c60;  1 drivers
v0000020543b4fd30_0 .net "Cout", 0 0, L_0000020543e4d730;  1 drivers
v0000020543b502d0_0 .net *"_ivl_0", 0 0, L_0000020543e4e300;  1 drivers
v0000020543b50370_0 .net *"_ivl_10", 0 0, L_0000020543e4ce00;  1 drivers
v0000020543b50410_0 .net *"_ivl_4", 0 0, L_0000020543e4e1b0;  1 drivers
v0000020543b504b0_0 .net *"_ivl_6", 0 0, L_0000020543e4e7d0;  1 drivers
v0000020543b50550_0 .net *"_ivl_8", 0 0, L_0000020543e4e530;  1 drivers
v0000020543b507d0_0 .net "a", 0 0, L_0000020543d57440;  1 drivers
v0000020543b53930_0 .net "b", 0 0, L_0000020543d57580;  1 drivers
v0000020543b53110_0 .net "s", 0 0, L_0000020543e4d500;  1 drivers
S_0000020543b665a0 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aa9fa0 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543b66f00 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b665a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4cee0 .functor XOR 1, L_0000020543d57620, L_0000020543d57940, C4<0>, C4<0>;
L_0000020543e4d030 .functor XOR 1, L_0000020543e4cee0, L_0000020543d579e0, C4<0>, C4<0>;
L_0000020543e4d180 .functor AND 1, L_0000020543d57620, L_0000020543d57940, C4<1>, C4<1>;
L_0000020543e4d260 .functor AND 1, L_0000020543d57620, L_0000020543d579e0, C4<1>, C4<1>;
L_0000020543e4d650 .functor OR 1, L_0000020543e4d180, L_0000020543e4d260, C4<0>, C4<0>;
L_0000020543e4d2d0 .functor AND 1, L_0000020543d57940, L_0000020543d579e0, C4<1>, C4<1>;
L_0000020543e4d570 .functor OR 1, L_0000020543e4d650, L_0000020543e4d2d0, C4<0>, C4<0>;
v0000020543b52990_0 .net "Cin", 0 0, L_0000020543d579e0;  1 drivers
v0000020543b54010_0 .net "Cout", 0 0, L_0000020543e4d570;  1 drivers
v0000020543b52c10_0 .net *"_ivl_0", 0 0, L_0000020543e4cee0;  1 drivers
v0000020543b51c70_0 .net *"_ivl_10", 0 0, L_0000020543e4d2d0;  1 drivers
v0000020543b51d10_0 .net *"_ivl_4", 0 0, L_0000020543e4d180;  1 drivers
v0000020543b51ef0_0 .net *"_ivl_6", 0 0, L_0000020543e4d260;  1 drivers
v0000020543b51bd0_0 .net *"_ivl_8", 0 0, L_0000020543e4d650;  1 drivers
v0000020543b519f0_0 .net "a", 0 0, L_0000020543d57620;  1 drivers
v0000020543b53890_0 .net "b", 0 0, L_0000020543d57940;  1 drivers
v0000020543b53430_0 .net "s", 0 0, L_0000020543e4d030;  1 drivers
S_0000020543b65150 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa020 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543b67ac0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b65150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4d5e0 .functor XOR 1, L_0000020543d57b20, L_0000020543d57d00, C4<0>, C4<0>;
L_0000020543e4d6c0 .functor XOR 1, L_0000020543e4d5e0, L_0000020543d59ba0, C4<0>, C4<0>;
L_0000020543e4d7a0 .functor AND 1, L_0000020543d57b20, L_0000020543d57d00, C4<1>, C4<1>;
L_0000020543e4d810 .functor AND 1, L_0000020543d57b20, L_0000020543d59ba0, C4<1>, C4<1>;
L_0000020543e4d8f0 .functor OR 1, L_0000020543e4d7a0, L_0000020543e4d810, C4<0>, C4<0>;
L_0000020543e4f790 .functor AND 1, L_0000020543d57d00, L_0000020543d59ba0, C4<1>, C4<1>;
L_0000020543e4f560 .functor OR 1, L_0000020543e4d8f0, L_0000020543e4f790, C4<0>, C4<0>;
v0000020543b53390_0 .net "Cin", 0 0, L_0000020543d59ba0;  1 drivers
v0000020543b540b0_0 .net "Cout", 0 0, L_0000020543e4f560;  1 drivers
v0000020543b51f90_0 .net *"_ivl_0", 0 0, L_0000020543e4d5e0;  1 drivers
v0000020543b53a70_0 .net *"_ivl_10", 0 0, L_0000020543e4f790;  1 drivers
v0000020543b51b30_0 .net *"_ivl_4", 0 0, L_0000020543e4d7a0;  1 drivers
v0000020543b536b0_0 .net *"_ivl_6", 0 0, L_0000020543e4d810;  1 drivers
v0000020543b520d0_0 .net *"_ivl_8", 0 0, L_0000020543e4d8f0;  1 drivers
v0000020543b52b70_0 .net "a", 0 0, L_0000020543d57b20;  1 drivers
v0000020543b53b10_0 .net "b", 0 0, L_0000020543d57d00;  1 drivers
v0000020543b52a30_0 .net "s", 0 0, L_0000020543e4d6c0;  1 drivers
S_0000020543b67610 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa060 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543b68740 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b67610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4fa30 .functor XOR 1, L_0000020543d5ab40, L_0000020543d59f60, C4<0>, C4<0>;
L_0000020543e4f330 .functor XOR 1, L_0000020543e4fa30, L_0000020543d591a0, C4<0>, C4<0>;
L_0000020543e4fe90 .functor AND 1, L_0000020543d5ab40, L_0000020543d59f60, C4<1>, C4<1>;
L_0000020543e4ed10 .functor AND 1, L_0000020543d5ab40, L_0000020543d591a0, C4<1>, C4<1>;
L_0000020543e4ee60 .functor OR 1, L_0000020543e4fe90, L_0000020543e4ed10, C4<0>, C4<0>;
L_0000020543e4f5d0 .functor AND 1, L_0000020543d59f60, L_0000020543d591a0, C4<1>, C4<1>;
L_0000020543e4ed80 .functor OR 1, L_0000020543e4ee60, L_0000020543e4f5d0, C4<0>, C4<0>;
v0000020543b52ad0_0 .net "Cin", 0 0, L_0000020543d591a0;  1 drivers
v0000020543b539d0_0 .net "Cout", 0 0, L_0000020543e4ed80;  1 drivers
v0000020543b534d0_0 .net *"_ivl_0", 0 0, L_0000020543e4fa30;  1 drivers
v0000020543b52e90_0 .net *"_ivl_10", 0 0, L_0000020543e4f5d0;  1 drivers
v0000020543b52cb0_0 .net *"_ivl_4", 0 0, L_0000020543e4fe90;  1 drivers
v0000020543b52490_0 .net *"_ivl_6", 0 0, L_0000020543e4ed10;  1 drivers
v0000020543b52030_0 .net *"_ivl_8", 0 0, L_0000020543e4ee60;  1 drivers
v0000020543b537f0_0 .net "a", 0 0, L_0000020543d5ab40;  1 drivers
v0000020543b52170_0 .net "b", 0 0, L_0000020543d59f60;  1 drivers
v0000020543b525d0_0 .net "s", 0 0, L_0000020543e4f330;  1 drivers
S_0000020543b68f10 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aa9de0 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543b68420 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b68f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4eae0 .functor XOR 1, L_0000020543d5aaa0, L_0000020543d5ad20, C4<0>, C4<0>;
L_0000020543e4f3a0 .functor XOR 1, L_0000020543e4eae0, L_0000020543d59240, C4<0>, C4<0>;
L_0000020543e4f6b0 .functor AND 1, L_0000020543d5aaa0, L_0000020543d5ad20, C4<1>, C4<1>;
L_0000020543e4f950 .functor AND 1, L_0000020543d5aaa0, L_0000020543d59240, C4<1>, C4<1>;
L_0000020543e4f800 .functor OR 1, L_0000020543e4f6b0, L_0000020543e4f950, C4<0>, C4<0>;
L_0000020543e4efb0 .functor AND 1, L_0000020543d5ad20, L_0000020543d59240, C4<1>, C4<1>;
L_0000020543e4f020 .functor OR 1, L_0000020543e4f800, L_0000020543e4efb0, C4<0>, C4<0>;
v0000020543b53cf0_0 .net "Cin", 0 0, L_0000020543d59240;  1 drivers
v0000020543b52d50_0 .net "Cout", 0 0, L_0000020543e4f020;  1 drivers
v0000020543b53ed0_0 .net *"_ivl_0", 0 0, L_0000020543e4eae0;  1 drivers
v0000020543b52210_0 .net *"_ivl_10", 0 0, L_0000020543e4efb0;  1 drivers
v0000020543b51db0_0 .net *"_ivl_4", 0 0, L_0000020543e4f6b0;  1 drivers
v0000020543b532f0_0 .net *"_ivl_6", 0 0, L_0000020543e4f950;  1 drivers
v0000020543b51e50_0 .net *"_ivl_8", 0 0, L_0000020543e4f800;  1 drivers
v0000020543b53e30_0 .net "a", 0 0, L_0000020543d5aaa0;  1 drivers
v0000020543b53750_0 .net "b", 0 0, L_0000020543d5ad20;  1 drivers
v0000020543b52670_0 .net "s", 0 0, L_0000020543e4f3a0;  1 drivers
S_0000020543b67480 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aa9ea0 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543b67930 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b67480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4f2c0 .functor XOR 1, L_0000020543d5a3c0, L_0000020543d5b0e0, C4<0>, C4<0>;
L_0000020543e4eb50 .functor XOR 1, L_0000020543e4f2c0, L_0000020543d5a6e0, C4<0>, C4<0>;
L_0000020543e4e920 .functor AND 1, L_0000020543d5a3c0, L_0000020543d5b0e0, C4<1>, C4<1>;
L_0000020543e4fb80 .functor AND 1, L_0000020543d5a3c0, L_0000020543d5a6e0, C4<1>, C4<1>;
L_0000020543e4edf0 .functor OR 1, L_0000020543e4e920, L_0000020543e4fb80, C4<0>, C4<0>;
L_0000020543e4f410 .functor AND 1, L_0000020543d5b0e0, L_0000020543d5a6e0, C4<1>, C4<1>;
L_0000020543e4e990 .functor OR 1, L_0000020543e4edf0, L_0000020543e4f410, C4<0>, C4<0>;
v0000020543b52df0_0 .net "Cin", 0 0, L_0000020543d5a6e0;  1 drivers
v0000020543b53bb0_0 .net "Cout", 0 0, L_0000020543e4e990;  1 drivers
v0000020543b53c50_0 .net *"_ivl_0", 0 0, L_0000020543e4f2c0;  1 drivers
v0000020543b522b0_0 .net *"_ivl_10", 0 0, L_0000020543e4f410;  1 drivers
v0000020543b53570_0 .net *"_ivl_4", 0 0, L_0000020543e4e920;  1 drivers
v0000020543b52350_0 .net *"_ivl_6", 0 0, L_0000020543e4fb80;  1 drivers
v0000020543b53d90_0 .net *"_ivl_8", 0 0, L_0000020543e4edf0;  1 drivers
v0000020543b51a90_0 .net "a", 0 0, L_0000020543d5a3c0;  1 drivers
v0000020543b51950_0 .net "b", 0 0, L_0000020543d5b0e0;  1 drivers
v0000020543b53f70_0 .net "s", 0 0, L_0000020543e4eb50;  1 drivers
S_0000020543b67160 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa2a0 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543b67c50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b67160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4fd40 .functor XOR 1, L_0000020543d5a1e0, L_0000020543d5abe0, C4<0>, C4<0>;
L_0000020543e4eed0 .functor XOR 1, L_0000020543e4fd40, L_0000020543d5adc0, C4<0>, C4<0>;
L_0000020543e4f9c0 .functor AND 1, L_0000020543d5a1e0, L_0000020543d5abe0, C4<1>, C4<1>;
L_0000020543e50280 .functor AND 1, L_0000020543d5a1e0, L_0000020543d5adc0, C4<1>, C4<1>;
L_0000020543e4f4f0 .functor OR 1, L_0000020543e4f9c0, L_0000020543e50280, C4<0>, C4<0>;
L_0000020543e4fc60 .functor AND 1, L_0000020543d5abe0, L_0000020543d5adc0, C4<1>, C4<1>;
L_0000020543e4f720 .functor OR 1, L_0000020543e4f4f0, L_0000020543e4fc60, C4<0>, C4<0>;
v0000020543b523f0_0 .net "Cin", 0 0, L_0000020543d5adc0;  1 drivers
v0000020543b52530_0 .net "Cout", 0 0, L_0000020543e4f720;  1 drivers
v0000020543b531b0_0 .net *"_ivl_0", 0 0, L_0000020543e4fd40;  1 drivers
v0000020543b52710_0 .net *"_ivl_10", 0 0, L_0000020543e4fc60;  1 drivers
v0000020543b52850_0 .net *"_ivl_4", 0 0, L_0000020543e4f9c0;  1 drivers
v0000020543b527b0_0 .net *"_ivl_6", 0 0, L_0000020543e50280;  1 drivers
v0000020543b52f30_0 .net *"_ivl_8", 0 0, L_0000020543e4f4f0;  1 drivers
v0000020543b528f0_0 .net "a", 0 0, L_0000020543d5a1e0;  1 drivers
v0000020543b52fd0_0 .net "b", 0 0, L_0000020543d5abe0;  1 drivers
v0000020543b53070_0 .net "s", 0 0, L_0000020543e4eed0;  1 drivers
S_0000020543b677a0 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa320 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543b67de0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b677a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4fb10 .functor XOR 1, L_0000020543d59920, L_0000020543d5ae60, C4<0>, C4<0>;
L_0000020543e4ef40 .functor XOR 1, L_0000020543e4fb10, L_0000020543d5ac80, C4<0>, C4<0>;
L_0000020543e4ff70 .functor AND 1, L_0000020543d59920, L_0000020543d5ae60, C4<1>, C4<1>;
L_0000020543e4eca0 .functor AND 1, L_0000020543d59920, L_0000020543d5ac80, C4<1>, C4<1>;
L_0000020543e4f090 .functor OR 1, L_0000020543e4ff70, L_0000020543e4eca0, C4<0>, C4<0>;
L_0000020543e4faa0 .functor AND 1, L_0000020543d5ae60, L_0000020543d5ac80, C4<1>, C4<1>;
L_0000020543e4f100 .functor OR 1, L_0000020543e4f090, L_0000020543e4faa0, C4<0>, C4<0>;
v0000020543b53250_0 .net "Cin", 0 0, L_0000020543d5ac80;  1 drivers
v0000020543b53610_0 .net "Cout", 0 0, L_0000020543e4f100;  1 drivers
v0000020543b55c30_0 .net *"_ivl_0", 0 0, L_0000020543e4fb10;  1 drivers
v0000020543b54650_0 .net *"_ivl_10", 0 0, L_0000020543e4faa0;  1 drivers
v0000020543b55f50_0 .net *"_ivl_4", 0 0, L_0000020543e4ff70;  1 drivers
v0000020543b55050_0 .net *"_ivl_6", 0 0, L_0000020543e4eca0;  1 drivers
v0000020543b55ff0_0 .net *"_ivl_8", 0 0, L_0000020543e4f090;  1 drivers
v0000020543b561d0_0 .net "a", 0 0, L_0000020543d59920;  1 drivers
v0000020543b55b90_0 .net "b", 0 0, L_0000020543d5ae60;  1 drivers
v0000020543b55af0_0 .net "s", 0 0, L_0000020543e4ef40;  1 drivers
S_0000020543b67f70 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaa3a0 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543b672f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b67f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e4ff00 .functor XOR 1, L_0000020543d59060, L_0000020543d5a820, C4<0>, C4<0>;
L_0000020543e4f170 .functor XOR 1, L_0000020543e4ff00, L_0000020543d5a460, C4<0>, C4<0>;
L_0000020543e4f640 .functor AND 1, L_0000020543d59060, L_0000020543d5a820, C4<1>, C4<1>;
L_0000020543e503d0 .functor AND 1, L_0000020543d59060, L_0000020543d5a460, C4<1>, C4<1>;
L_0000020543e4fdb0 .functor OR 1, L_0000020543e4f640, L_0000020543e503d0, C4<0>, C4<0>;
L_0000020543e4f870 .functor AND 1, L_0000020543d5a820, L_0000020543d5a460, C4<1>, C4<1>;
L_0000020543e4f480 .functor OR 1, L_0000020543e4fdb0, L_0000020543e4f870, C4<0>, C4<0>;
v0000020543b55e10_0 .net "Cin", 0 0, L_0000020543d5a460;  1 drivers
v0000020543b56130_0 .net "Cout", 0 0, L_0000020543e4f480;  1 drivers
v0000020543b550f0_0 .net *"_ivl_0", 0 0, L_0000020543e4ff00;  1 drivers
v0000020543b568b0_0 .net *"_ivl_10", 0 0, L_0000020543e4f870;  1 drivers
v0000020543b56770_0 .net *"_ivl_4", 0 0, L_0000020543e4f640;  1 drivers
v0000020543b56450_0 .net *"_ivl_6", 0 0, L_0000020543e503d0;  1 drivers
v0000020543b546f0_0 .net *"_ivl_8", 0 0, L_0000020543e4fdb0;  1 drivers
v0000020543b55a50_0 .net "a", 0 0, L_0000020543d59060;  1 drivers
v0000020543b541f0_0 .net "b", 0 0, L_0000020543d5a820;  1 drivers
v0000020543b56270_0 .net "s", 0 0, L_0000020543e4f170;  1 drivers
S_0000020543b68100 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aaaa60 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543b68290 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b68100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e501a0 .functor XOR 1, L_0000020543d58fc0, L_0000020543d59e20, C4<0>, C4<0>;
L_0000020543e4fbf0 .functor XOR 1, L_0000020543e501a0, L_0000020543d5a280, C4<0>, C4<0>;
L_0000020543e4ffe0 .functor AND 1, L_0000020543d58fc0, L_0000020543d59e20, C4<1>, C4<1>;
L_0000020543e4fcd0 .functor AND 1, L_0000020543d58fc0, L_0000020543d5a280, C4<1>, C4<1>;
L_0000020543e4f250 .functor OR 1, L_0000020543e4ffe0, L_0000020543e4fcd0, C4<0>, C4<0>;
L_0000020543e50210 .functor AND 1, L_0000020543d59e20, L_0000020543d5a280, C4<1>, C4<1>;
L_0000020543e4fe20 .functor OR 1, L_0000020543e4f250, L_0000020543e50210, C4<0>, C4<0>;
v0000020543b54830_0 .net "Cin", 0 0, L_0000020543d5a280;  1 drivers
v0000020543b54fb0_0 .net "Cout", 0 0, L_0000020543e4fe20;  1 drivers
v0000020543b548d0_0 .net *"_ivl_0", 0 0, L_0000020543e501a0;  1 drivers
v0000020543b54b50_0 .net *"_ivl_10", 0 0, L_0000020543e50210;  1 drivers
v0000020543b56090_0 .net *"_ivl_4", 0 0, L_0000020543e4ffe0;  1 drivers
v0000020543b56310_0 .net *"_ivl_6", 0 0, L_0000020543e4fcd0;  1 drivers
v0000020543b54290_0 .net *"_ivl_8", 0 0, L_0000020543e4f250;  1 drivers
v0000020543b54790_0 .net "a", 0 0, L_0000020543d58fc0;  1 drivers
v0000020543b564f0_0 .net "b", 0 0, L_0000020543d59e20;  1 drivers
v0000020543b55190_0 .net "s", 0 0, L_0000020543e4fbf0;  1 drivers
S_0000020543b685b0 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aab3a0 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543b688d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b685b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e50050 .functor XOR 1, L_0000020543d5a320, L_0000020543d5a780, C4<0>, C4<0>;
L_0000020543e500c0 .functor XOR 1, L_0000020543e50050, L_0000020543d5b180, C4<0>, C4<0>;
L_0000020543e4f1e0 .functor AND 1, L_0000020543d5a320, L_0000020543d5a780, C4<1>, C4<1>;
L_0000020543e50130 .functor AND 1, L_0000020543d5a320, L_0000020543d5b180, C4<1>, C4<1>;
L_0000020543e4f8e0 .functor OR 1, L_0000020543e4f1e0, L_0000020543e50130, C4<0>, C4<0>;
L_0000020543e502f0 .functor AND 1, L_0000020543d5a780, L_0000020543d5b180, C4<1>, C4<1>;
L_0000020543e50360 .functor OR 1, L_0000020543e4f8e0, L_0000020543e502f0, C4<0>, C4<0>;
v0000020543b54a10_0 .net "Cin", 0 0, L_0000020543d5b180;  1 drivers
v0000020543b563b0_0 .net "Cout", 0 0, L_0000020543e50360;  1 drivers
v0000020543b55cd0_0 .net *"_ivl_0", 0 0, L_0000020543e50050;  1 drivers
v0000020543b56590_0 .net *"_ivl_10", 0 0, L_0000020543e502f0;  1 drivers
v0000020543b543d0_0 .net *"_ivl_4", 0 0, L_0000020543e4f1e0;  1 drivers
v0000020543b56630_0 .net *"_ivl_6", 0 0, L_0000020543e50130;  1 drivers
v0000020543b55eb0_0 .net *"_ivl_8", 0 0, L_0000020543e4f8e0;  1 drivers
v0000020543b54ab0_0 .net "a", 0 0, L_0000020543d5a320;  1 drivers
v0000020543b54c90_0 .net "b", 0 0, L_0000020543d5a780;  1 drivers
v0000020543b566d0_0 .net "s", 0 0, L_0000020543e500c0;  1 drivers
S_0000020543b68a60 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543b61900;
 .timescale 0 0;
P_0000020543aab8a0 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543b68bf0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b68a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e50440 .functor XOR 1, L_0000020543d59380, L_0000020543d59c40, C4<0>, C4<0>;
L_0000020543e4e8b0 .functor XOR 1, L_0000020543e50440, L_0000020543d5af00, C4<0>, C4<0>;
L_0000020543e4ea00 .functor AND 1, L_0000020543d59380, L_0000020543d59c40, C4<1>, C4<1>;
L_0000020543e4ea70 .functor AND 1, L_0000020543d59380, L_0000020543d5af00, C4<1>, C4<1>;
L_0000020543e4ebc0 .functor OR 1, L_0000020543e4ea00, L_0000020543e4ea70, C4<0>, C4<0>;
L_0000020543e4ec30 .functor AND 1, L_0000020543d59c40, L_0000020543d5af00, C4<1>, C4<1>;
L_0000020543e50ec0 .functor OR 1, L_0000020543e4ebc0, L_0000020543e4ec30, C4<0>, C4<0>;
v0000020543b54330_0 .net "Cin", 0 0, L_0000020543d5af00;  1 drivers
v0000020543b55d70_0 .net "Cout", 0 0, L_0000020543e50ec0;  1 drivers
v0000020543b56810_0 .net *"_ivl_0", 0 0, L_0000020543e50440;  1 drivers
v0000020543b55230_0 .net *"_ivl_10", 0 0, L_0000020543e4ec30;  1 drivers
v0000020543b54150_0 .net *"_ivl_4", 0 0, L_0000020543e4ea00;  1 drivers
v0000020543b54970_0 .net *"_ivl_6", 0 0, L_0000020543e4ea70;  1 drivers
v0000020543b552d0_0 .net *"_ivl_8", 0 0, L_0000020543e4ebc0;  1 drivers
v0000020543b54470_0 .net "a", 0 0, L_0000020543d59380;  1 drivers
v0000020543b55730_0 .net "b", 0 0, L_0000020543d59c40;  1 drivers
v0000020543b54510_0 .net "s", 0 0, L_0000020543e4e8b0;  1 drivers
S_0000020543b68d80 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543b62d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543aab5a0 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543b55410_0 .net *"_ivl_0", 15 0, L_0000020543d54880;  1 drivers
L_0000020543df3248 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543b554b0_0 .net *"_ivl_3", 7 0, L_0000020543df3248;  1 drivers
v0000020543b54f10_0 .net *"_ivl_4", 15 0, L_0000020543d55a00;  1 drivers
L_0000020543df3290 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543b55550_0 .net *"_ivl_7", 7 0, L_0000020543df3290;  1 drivers
v0000020543b555f0_0 .net "a", 7 0, L_0000020543d54740;  alias, 1 drivers
v0000020543b55690_0 .net "b", 7 0, v0000020543b57a30_0;  alias, 1 drivers
v0000020543b557d0_0 .net "y", 15 0, L_0000020543d55c80;  alias, 1 drivers
L_0000020543d54880 .concat [ 8 8 0 0], L_0000020543d54740, L_0000020543df3248;
L_0000020543d55a00 .concat [ 8 8 0 0], v0000020543b57a30_0, L_0000020543df3290;
L_0000020543d55c80 .arith/mult 16, L_0000020543d54880, L_0000020543d55a00;
S_0000020543b7c000 .scope generate, "genblk1[1]" "genblk1[1]" 5 56, 5 56 0, S_0000020543b62ee0;
 .timescale 0 0;
P_0000020543aaa6a0 .param/l "co_idx" 0 5 56, +C4<01>;
S_0000020543b7b830 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543b7c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543aaab60 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df3368 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543b88d40_0 .net/2u *"_ivl_0", 1 0, L_0000020543df3368;  1 drivers
L_0000020543df3440 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543b89ba0_0 .net/2u *"_ivl_10", 15 0, L_0000020543df3440;  1 drivers
v0000020543b89740_0 .net *"_ivl_2", 0 0, L_0000020543d5b040;  1 drivers
v0000020543b8b040_0 .net "a_in", 7 0, L_0000020543f81b30;  alias, 1 drivers
v0000020543b8a0a0_0 .net "a_out", 7 0, o0000020543af0498;  alias, 0 drivers
v0000020543b88c00_0 .var "a_out_reg", 7 0;
v0000020543b88e80_0 .net "a_val", 7 0, v0000020543b88c00_0;  1 drivers
v0000020543b89b00_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543b8a460_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543b89ce0_0 .net "d_in", 31 0, L_0000020543ee2560;  alias, 1 drivers
v0000020543b8ac80_0 .net "d_out", 31 0, L_0000020543d5b220;  alias, 1 drivers
v0000020543b8ad20_0 .net "ext_y_val", 31 0, L_0000020543d5b360;  1 drivers
v0000020543b8a140_0 .net "ps_out_cout", 0 0, L_0000020543d5f280;  1 drivers
v0000020543b8ae60_0 .net "ps_out_val", 31 0, L_0000020543d60360;  1 drivers
v0000020543b8a500_0 .var "psum_stored", 31 0;
v0000020543b8af00_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543b8a5a0_0 .net "w_val", 7 0, L_0000020543d59560;  1 drivers
v0000020543b8a640_0 .var "weight_stored", 31 0;
v0000020543b88ac0_0 .net "y_val", 15 0, L_0000020543d5b2c0;  1 drivers
L_0000020543d5b040 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df3368;
L_0000020543d5b220 .functor MUXZ 32, v0000020543b8a500_0, v0000020543b8a640_0, L_0000020543d5b040, C4<>;
L_0000020543d59560 .part v0000020543b8a640_0, 0, 8;
L_0000020543d5b360 .concat [ 16 16 0 0], L_0000020543d5b2c0, L_0000020543df3440;
S_0000020543b7c320 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543b7b830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543aab8e0 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df3488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543b8a960_0 .net/2u *"_ivl_228", 0 0, L_0000020543df3488;  1 drivers
v0000020543b89380_0 .net "a", 31 0, L_0000020543d5b360;  alias, 1 drivers
v0000020543b89420_0 .net "b", 31 0, L_0000020543ee2560;  alias, 1 drivers
v0000020543b8aaa0_0 .net "carry", 32 0, L_0000020543d5e920;  1 drivers
v0000020543b8ab40_0 .net "cout", 0 0, L_0000020543d5f280;  alias, 1 drivers
v0000020543b88980_0 .net "y", 31 0, L_0000020543d60360;  alias, 1 drivers
L_0000020543d5a000 .part L_0000020543d5b360, 0, 1;
L_0000020543d58e80 .part L_0000020543ee2560, 0, 1;
L_0000020543d5a960 .part L_0000020543d5e920, 0, 1;
L_0000020543d5b400 .part L_0000020543d5b360, 1, 1;
L_0000020543d5a500 .part L_0000020543ee2560, 1, 1;
L_0000020543d59ec0 .part L_0000020543d5e920, 1, 1;
L_0000020543d58d40 .part L_0000020543d5b360, 2, 1;
L_0000020543d5a5a0 .part L_0000020543ee2560, 2, 1;
L_0000020543d596a0 .part L_0000020543d5e920, 2, 1;
L_0000020543d5a0a0 .part L_0000020543d5b360, 3, 1;
L_0000020543d592e0 .part L_0000020543ee2560, 3, 1;
L_0000020543d5a640 .part L_0000020543d5e920, 3, 1;
L_0000020543d594c0 .part L_0000020543d5b360, 4, 1;
L_0000020543d59420 .part L_0000020543ee2560, 4, 1;
L_0000020543d59740 .part L_0000020543d5e920, 4, 1;
L_0000020543d5aa00 .part L_0000020543d5b360, 5, 1;
L_0000020543d597e0 .part L_0000020543ee2560, 5, 1;
L_0000020543d5a140 .part L_0000020543d5e920, 5, 1;
L_0000020543d58de0 .part L_0000020543d5b360, 6, 1;
L_0000020543d59880 .part L_0000020543ee2560, 6, 1;
L_0000020543d599c0 .part L_0000020543d5e920, 6, 1;
L_0000020543d58f20 .part L_0000020543d5b360, 7, 1;
L_0000020543d59a60 .part L_0000020543ee2560, 7, 1;
L_0000020543d59b00 .part L_0000020543d5e920, 7, 1;
L_0000020543d59d80 .part L_0000020543d5b360, 8, 1;
L_0000020543d59ce0 .part L_0000020543ee2560, 8, 1;
L_0000020543d5c9e0 .part L_0000020543d5e920, 8, 1;
L_0000020543d5d0c0 .part L_0000020543d5b360, 9, 1;
L_0000020543d5d8e0 .part L_0000020543ee2560, 9, 1;
L_0000020543d5bea0 .part L_0000020543d5e920, 9, 1;
L_0000020543d5c080 .part L_0000020543d5b360, 10, 1;
L_0000020543d5cd00 .part L_0000020543ee2560, 10, 1;
L_0000020543d5da20 .part L_0000020543d5e920, 10, 1;
L_0000020543d5c300 .part L_0000020543d5b360, 11, 1;
L_0000020543d5c8a0 .part L_0000020543ee2560, 11, 1;
L_0000020543d5b900 .part L_0000020543d5e920, 11, 1;
L_0000020543d5b720 .part L_0000020543d5b360, 12, 1;
L_0000020543d5d3e0 .part L_0000020543ee2560, 12, 1;
L_0000020543d5c120 .part L_0000020543d5e920, 12, 1;
L_0000020543d5bb80 .part L_0000020543d5b360, 13, 1;
L_0000020543d5d840 .part L_0000020543ee2560, 13, 1;
L_0000020543d5d700 .part L_0000020543d5e920, 13, 1;
L_0000020543d5d5c0 .part L_0000020543d5b360, 14, 1;
L_0000020543d5b540 .part L_0000020543ee2560, 14, 1;
L_0000020543d5b5e0 .part L_0000020543d5e920, 14, 1;
L_0000020543d5bc20 .part L_0000020543d5b360, 15, 1;
L_0000020543d5cda0 .part L_0000020543ee2560, 15, 1;
L_0000020543d5db60 .part L_0000020543d5e920, 15, 1;
L_0000020543d5cf80 .part L_0000020543d5b360, 16, 1;
L_0000020543d5d660 .part L_0000020543ee2560, 16, 1;
L_0000020543d5d520 .part L_0000020543d5e920, 16, 1;
L_0000020543d5d7a0 .part L_0000020543d5b360, 17, 1;
L_0000020543d5b9a0 .part L_0000020543ee2560, 17, 1;
L_0000020543d5b680 .part L_0000020543d5e920, 17, 1;
L_0000020543d5bcc0 .part L_0000020543d5b360, 18, 1;
L_0000020543d5d200 .part L_0000020543ee2560, 18, 1;
L_0000020543d5c580 .part L_0000020543d5e920, 18, 1;
L_0000020543d5ca80 .part L_0000020543d5b360, 19, 1;
L_0000020543d5d160 .part L_0000020543ee2560, 19, 1;
L_0000020543d5ba40 .part L_0000020543d5e920, 19, 1;
L_0000020543d5dc00 .part L_0000020543d5b360, 20, 1;
L_0000020543d5c800 .part L_0000020543ee2560, 20, 1;
L_0000020543d5c4e0 .part L_0000020543d5e920, 20, 1;
L_0000020543d5d980 .part L_0000020543d5b360, 21, 1;
L_0000020543d5bae0 .part L_0000020543ee2560, 21, 1;
L_0000020543d5bd60 .part L_0000020543d5e920, 21, 1;
L_0000020543d5b7c0 .part L_0000020543d5b360, 22, 1;
L_0000020543d5be00 .part L_0000020543ee2560, 22, 1;
L_0000020543d5c940 .part L_0000020543d5e920, 22, 1;
L_0000020543d5c620 .part L_0000020543d5b360, 23, 1;
L_0000020543d5d480 .part L_0000020543ee2560, 23, 1;
L_0000020543d5cb20 .part L_0000020543d5e920, 23, 1;
L_0000020543d5bf40 .part L_0000020543d5b360, 24, 1;
L_0000020543d5cbc0 .part L_0000020543ee2560, 24, 1;
L_0000020543d5b860 .part L_0000020543d5e920, 24, 1;
L_0000020543d5bfe0 .part L_0000020543d5b360, 25, 1;
L_0000020543d5dac0 .part L_0000020543ee2560, 25, 1;
L_0000020543d5dca0 .part L_0000020543d5e920, 25, 1;
L_0000020543d5cc60 .part L_0000020543d5b360, 26, 1;
L_0000020543d5c1c0 .part L_0000020543ee2560, 26, 1;
L_0000020543d5c260 .part L_0000020543d5e920, 26, 1;
L_0000020543d5ce40 .part L_0000020543d5b360, 27, 1;
L_0000020543d5c3a0 .part L_0000020543ee2560, 27, 1;
L_0000020543d5c440 .part L_0000020543d5e920, 27, 1;
L_0000020543d5cee0 .part L_0000020543d5b360, 28, 1;
L_0000020543d5d020 .part L_0000020543ee2560, 28, 1;
L_0000020543d5c6c0 .part L_0000020543d5e920, 28, 1;
L_0000020543d5c760 .part L_0000020543d5b360, 29, 1;
L_0000020543d5d2a0 .part L_0000020543ee2560, 29, 1;
L_0000020543d5d340 .part L_0000020543d5e920, 29, 1;
L_0000020543d5df20 .part L_0000020543d5b360, 30, 1;
L_0000020543d5dfc0 .part L_0000020543ee2560, 30, 1;
L_0000020543d5de80 .part L_0000020543d5e920, 30, 1;
L_0000020543d5e9c0 .part L_0000020543d5b360, 31, 1;
L_0000020543d5ea60 .part L_0000020543ee2560, 31, 1;
L_0000020543d5fa00 .part L_0000020543d5e920, 31, 1;
LS_0000020543d60360_0_0 .concat8 [ 1 1 1 1], L_0000020543e50670, L_0000020543e51b70, L_0000020543e50fa0, L_0000020543e50c90;
LS_0000020543d60360_0_4 .concat8 [ 1 1 1 1], L_0000020543e51a20, L_0000020543e51cc0, L_0000020543e515c0, L_0000020543e51400;
LS_0000020543d60360_0_8 .concat8 [ 1 1 1 1], L_0000020543e510f0, L_0000020543e534d0, L_0000020543e53850, L_0000020543e52270;
LS_0000020543d60360_0_12 .concat8 [ 1 1 1 1], L_0000020543e535b0, L_0000020543e52120, L_0000020543e52e40, L_0000020543e53a80;
LS_0000020543d60360_0_16 .concat8 [ 1 1 1 1], L_0000020543e53310, L_0000020543e527b0, L_0000020543e53f50, L_0000020543e55300;
LS_0000020543d60360_0_20 .concat8 [ 1 1 1 1], L_0000020543e53d20, L_0000020543e54d50, L_0000020543e54960, L_0000020543e555a0;
LS_0000020543d60360_0_24 .concat8 [ 1 1 1 1], L_0000020543e550d0, L_0000020543e54260, L_0000020543e53ee0, L_0000020543e57280;
LS_0000020543d60360_0_28 .concat8 [ 1 1 1 1], L_0000020543e55920, L_0000020543e55990, L_0000020543e565d0, L_0000020543e55ca0;
LS_0000020543d60360_1_0 .concat8 [ 4 4 4 4], LS_0000020543d60360_0_0, LS_0000020543d60360_0_4, LS_0000020543d60360_0_8, LS_0000020543d60360_0_12;
LS_0000020543d60360_1_4 .concat8 [ 4 4 4 4], LS_0000020543d60360_0_16, LS_0000020543d60360_0_20, LS_0000020543d60360_0_24, LS_0000020543d60360_0_28;
L_0000020543d60360 .concat8 [ 16 16 0 0], LS_0000020543d60360_1_0, LS_0000020543d60360_1_4;
LS_0000020543d5e920_0_0 .concat8 [ 1 1 1 1], L_0000020543df3488, L_0000020543e507c0, L_0000020543e51710, L_0000020543e50910;
LS_0000020543d5e920_0_4 .concat8 [ 1 1 1 1], L_0000020543e51860, L_0000020543e50a60, L_0000020543e50b40, L_0000020543e506e0;
LS_0000020543d5e920_0_8 .concat8 [ 1 1 1 1], L_0000020543e50bb0, L_0000020543e53230, L_0000020543e52660, L_0000020543e52890;
LS_0000020543d5e920_0_12 .concat8 [ 1 1 1 1], L_0000020543e53540, L_0000020543e52f20, L_0000020543e53930, L_0000020543e525f0;
LS_0000020543d5e920_0_16 .concat8 [ 1 1 1 1], L_0000020543e52c10, L_0000020543e526d0, L_0000020543e53150, L_0000020543e54ea0;
LS_0000020543d5e920_0_20 .concat8 [ 1 1 1 1], L_0000020543e54030, L_0000020543e54e30, L_0000020543e53d90, L_0000020543e55760;
LS_0000020543d5e920_0_24 .concat8 [ 1 1 1 1], L_0000020543e55060, L_0000020543e55530, L_0000020543e557d0, L_0000020543e54c70;
LS_0000020543d5e920_0_28 .concat8 [ 1 1 1 1], L_0000020543e564f0, L_0000020543e56e20, L_0000020543e55f40, L_0000020543e572f0;
LS_0000020543d5e920_0_32 .concat8 [ 1 0 0 0], L_0000020543e55b50;
LS_0000020543d5e920_1_0 .concat8 [ 4 4 4 4], LS_0000020543d5e920_0_0, LS_0000020543d5e920_0_4, LS_0000020543d5e920_0_8, LS_0000020543d5e920_0_12;
LS_0000020543d5e920_1_4 .concat8 [ 4 4 4 4], LS_0000020543d5e920_0_16, LS_0000020543d5e920_0_20, LS_0000020543d5e920_0_24, LS_0000020543d5e920_0_28;
LS_0000020543d5e920_1_8 .concat8 [ 1 0 0 0], LS_0000020543d5e920_0_32;
L_0000020543d5e920 .concat8 [ 16 16 1 0], LS_0000020543d5e920_1_0, LS_0000020543d5e920_1_4, LS_0000020543d5e920_1_8;
L_0000020543d5f280 .part L_0000020543d5e920, 32, 1;
S_0000020543b7caf0 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab3e0 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543b7cc80 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7caf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e51780 .functor XOR 1, L_0000020543d5a000, L_0000020543d58e80, C4<0>, C4<0>;
L_0000020543e50670 .functor XOR 1, L_0000020543e51780, L_0000020543d5a960, C4<0>, C4<0>;
L_0000020543e51160 .functor AND 1, L_0000020543d5a000, L_0000020543d58e80, C4<1>, C4<1>;
L_0000020543e50980 .functor AND 1, L_0000020543d5a000, L_0000020543d5a960, C4<1>, C4<1>;
L_0000020543e50c20 .functor OR 1, L_0000020543e51160, L_0000020543e50980, C4<0>, C4<0>;
L_0000020543e51940 .functor AND 1, L_0000020543d58e80, L_0000020543d5a960, C4<1>, C4<1>;
L_0000020543e507c0 .functor OR 1, L_0000020543e50c20, L_0000020543e51940, C4<0>, C4<0>;
v0000020543b577b0_0 .net "Cin", 0 0, L_0000020543d5a960;  1 drivers
v0000020543b57850_0 .net "Cout", 0 0, L_0000020543e507c0;  1 drivers
v0000020543b578f0_0 .net *"_ivl_0", 0 0, L_0000020543e51780;  1 drivers
v0000020543b56bd0_0 .net *"_ivl_10", 0 0, L_0000020543e51940;  1 drivers
v0000020543b57f30_0 .net *"_ivl_4", 0 0, L_0000020543e51160;  1 drivers
v0000020543b58930_0 .net *"_ivl_6", 0 0, L_0000020543e50980;  1 drivers
v0000020543b56e50_0 .net *"_ivl_8", 0 0, L_0000020543e50c20;  1 drivers
v0000020543b586b0_0 .net "a", 0 0, L_0000020543d5a000;  1 drivers
v0000020543b57ad0_0 .net "b", 0 0, L_0000020543d58e80;  1 drivers
v0000020543b57170_0 .net "s", 0 0, L_0000020543e50670;  1 drivers
S_0000020543b7c640 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab660 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543b7ce10 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7c640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e51fd0 .functor XOR 1, L_0000020543d5b400, L_0000020543d5a500, C4<0>, C4<0>;
L_0000020543e51b70 .functor XOR 1, L_0000020543e51fd0, L_0000020543d59ec0, C4<0>, C4<0>;
L_0000020543e508a0 .functor AND 1, L_0000020543d5b400, L_0000020543d5a500, C4<1>, C4<1>;
L_0000020543e518d0 .functor AND 1, L_0000020543d5b400, L_0000020543d59ec0, C4<1>, C4<1>;
L_0000020543e517f0 .functor OR 1, L_0000020543e508a0, L_0000020543e518d0, C4<0>, C4<0>;
L_0000020543e516a0 .functor AND 1, L_0000020543d5a500, L_0000020543d59ec0, C4<1>, C4<1>;
L_0000020543e51710 .functor OR 1, L_0000020543e517f0, L_0000020543e516a0, C4<0>, C4<0>;
v0000020543b58750_0 .net "Cin", 0 0, L_0000020543d59ec0;  1 drivers
v0000020543b58430_0 .net "Cout", 0 0, L_0000020543e51710;  1 drivers
v0000020543b57d50_0 .net *"_ivl_0", 0 0, L_0000020543e51fd0;  1 drivers
v0000020543b58890_0 .net *"_ivl_10", 0 0, L_0000020543e516a0;  1 drivers
v0000020543b57df0_0 .net *"_ivl_4", 0 0, L_0000020543e508a0;  1 drivers
v0000020543b589d0_0 .net *"_ivl_6", 0 0, L_0000020543e518d0;  1 drivers
v0000020543b58a70_0 .net *"_ivl_8", 0 0, L_0000020543e517f0;  1 drivers
v0000020543b58f70_0 .net "a", 0 0, L_0000020543d5b400;  1 drivers
v0000020543b582f0_0 .net "b", 0 0, L_0000020543d5a500;  1 drivers
v0000020543b56f90_0 .net "s", 0 0, L_0000020543e51b70;  1 drivers
S_0000020543b7bce0 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab960 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543b7b510 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e51d30 .functor XOR 1, L_0000020543d58d40, L_0000020543d5a5a0, C4<0>, C4<0>;
L_0000020543e50fa0 .functor XOR 1, L_0000020543e51d30, L_0000020543d596a0, C4<0>, C4<0>;
L_0000020543e51320 .functor AND 1, L_0000020543d58d40, L_0000020543d5a5a0, C4<1>, C4<1>;
L_0000020543e50600 .functor AND 1, L_0000020543d58d40, L_0000020543d596a0, C4<1>, C4<1>;
L_0000020543e51be0 .functor OR 1, L_0000020543e51320, L_0000020543e50600, C4<0>, C4<0>;
L_0000020543e50830 .functor AND 1, L_0000020543d5a5a0, L_0000020543d596a0, C4<1>, C4<1>;
L_0000020543e50910 .functor OR 1, L_0000020543e51be0, L_0000020543e50830, C4<0>, C4<0>;
v0000020543b58b10_0 .net "Cin", 0 0, L_0000020543d596a0;  1 drivers
v0000020543b57b70_0 .net "Cout", 0 0, L_0000020543e50910;  1 drivers
v0000020543b569f0_0 .net *"_ivl_0", 0 0, L_0000020543e51d30;  1 drivers
v0000020543b58390_0 .net *"_ivl_10", 0 0, L_0000020543e50830;  1 drivers
v0000020543b58c50_0 .net *"_ivl_4", 0 0, L_0000020543e51320;  1 drivers
v0000020543b573f0_0 .net *"_ivl_6", 0 0, L_0000020543e50600;  1 drivers
v0000020543b570d0_0 .net *"_ivl_8", 0 0, L_0000020543e51be0;  1 drivers
v0000020543b57c10_0 .net "a", 0 0, L_0000020543d58d40;  1 drivers
v0000020543b58bb0_0 .net "b", 0 0, L_0000020543d5a5a0;  1 drivers
v0000020543b584d0_0 .net "s", 0 0, L_0000020543e50fa0;  1 drivers
S_0000020543b7be70 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aaaa20 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543b7b6a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e50de0 .functor XOR 1, L_0000020543d5a0a0, L_0000020543d592e0, C4<0>, C4<0>;
L_0000020543e50c90 .functor XOR 1, L_0000020543e50de0, L_0000020543d5a640, C4<0>, C4<0>;
L_0000020543e51390 .functor AND 1, L_0000020543d5a0a0, L_0000020543d592e0, C4<1>, C4<1>;
L_0000020543e50e50 .functor AND 1, L_0000020543d5a0a0, L_0000020543d5a640, C4<1>, C4<1>;
L_0000020543e50520 .functor OR 1, L_0000020543e51390, L_0000020543e50e50, C4<0>, C4<0>;
L_0000020543e51c50 .functor AND 1, L_0000020543d592e0, L_0000020543d5a640, C4<1>, C4<1>;
L_0000020543e51860 .functor OR 1, L_0000020543e50520, L_0000020543e51c50, C4<0>, C4<0>;
v0000020543b57210_0 .net "Cin", 0 0, L_0000020543d5a640;  1 drivers
v0000020543b57670_0 .net "Cout", 0 0, L_0000020543e51860;  1 drivers
v0000020543b57350_0 .net *"_ivl_0", 0 0, L_0000020543e50de0;  1 drivers
v0000020543b58d90_0 .net *"_ivl_10", 0 0, L_0000020543e51c50;  1 drivers
v0000020543b56a90_0 .net *"_ivl_4", 0 0, L_0000020543e51390;  1 drivers
v0000020543b56b30_0 .net *"_ivl_6", 0 0, L_0000020543e50e50;  1 drivers
v0000020543b56c70_0 .net *"_ivl_8", 0 0, L_0000020543e50520;  1 drivers
v0000020543b56d10_0 .net "a", 0 0, L_0000020543d5a0a0;  1 drivers
v0000020543b57490_0 .net "b", 0 0, L_0000020543d592e0;  1 drivers
v0000020543b56db0_0 .net "s", 0 0, L_0000020543e50c90;  1 drivers
S_0000020543b7b380 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab160 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543b7b9c0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e509f0 .functor XOR 1, L_0000020543d594c0, L_0000020543d59420, C4<0>, C4<0>;
L_0000020543e51a20 .functor XOR 1, L_0000020543e509f0, L_0000020543d59740, C4<0>, C4<0>;
L_0000020543e511d0 .functor AND 1, L_0000020543d594c0, L_0000020543d59420, C4<1>, C4<1>;
L_0000020543e51a90 .functor AND 1, L_0000020543d594c0, L_0000020543d59740, C4<1>, C4<1>;
L_0000020543e504b0 .functor OR 1, L_0000020543e511d0, L_0000020543e51a90, C4<0>, C4<0>;
L_0000020543e50d00 .functor AND 1, L_0000020543d59420, L_0000020543d59740, C4<1>, C4<1>;
L_0000020543e50a60 .functor OR 1, L_0000020543e504b0, L_0000020543e50d00, C4<0>, C4<0>;
v0000020543b57fd0_0 .net "Cin", 0 0, L_0000020543d59740;  1 drivers
v0000020543b58070_0 .net "Cout", 0 0, L_0000020543e50a60;  1 drivers
v0000020543b572b0_0 .net *"_ivl_0", 0 0, L_0000020543e509f0;  1 drivers
v0000020543b56ef0_0 .net *"_ivl_10", 0 0, L_0000020543e50d00;  1 drivers
v0000020543b58570_0 .net *"_ivl_4", 0 0, L_0000020543e511d0;  1 drivers
v0000020543b57530_0 .net *"_ivl_6", 0 0, L_0000020543e51a90;  1 drivers
v0000020543b58110_0 .net *"_ivl_8", 0 0, L_0000020543e504b0;  1 drivers
v0000020543b58610_0 .net "a", 0 0, L_0000020543d594c0;  1 drivers
v0000020543b5ab90_0 .net "b", 0 0, L_0000020543d59420;  1 drivers
v0000020543b5a910_0 .net "s", 0 0, L_0000020543e51a20;  1 drivers
S_0000020543b7bb50 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aaaca0 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543b7b060 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7bb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e52040 .functor XOR 1, L_0000020543d5aa00, L_0000020543d597e0, C4<0>, C4<0>;
L_0000020543e51cc0 .functor XOR 1, L_0000020543e52040, L_0000020543d5a140, C4<0>, C4<0>;
L_0000020543e51da0 .functor AND 1, L_0000020543d5aa00, L_0000020543d597e0, C4<1>, C4<1>;
L_0000020543e519b0 .functor AND 1, L_0000020543d5aa00, L_0000020543d5a140, C4<1>, C4<1>;
L_0000020543e50ad0 .functor OR 1, L_0000020543e51da0, L_0000020543e519b0, C4<0>, C4<0>;
L_0000020543e51e10 .functor AND 1, L_0000020543d597e0, L_0000020543d5a140, C4<1>, C4<1>;
L_0000020543e50b40 .functor OR 1, L_0000020543e50ad0, L_0000020543e51e10, C4<0>, C4<0>;
v0000020543b59330_0 .net "Cin", 0 0, L_0000020543d5a140;  1 drivers
v0000020543b5a190_0 .net "Cout", 0 0, L_0000020543e50b40;  1 drivers
v0000020543b598d0_0 .net *"_ivl_0", 0 0, L_0000020543e52040;  1 drivers
v0000020543b59510_0 .net *"_ivl_10", 0 0, L_0000020543e51e10;  1 drivers
v0000020543b5a870_0 .net *"_ivl_4", 0 0, L_0000020543e51da0;  1 drivers
v0000020543b5a410_0 .net *"_ivl_6", 0 0, L_0000020543e519b0;  1 drivers
v0000020543b593d0_0 .net *"_ivl_8", 0 0, L_0000020543e50ad0;  1 drivers
v0000020543b59d30_0 .net "a", 0 0, L_0000020543d5aa00;  1 drivers
v0000020543b59830_0 .net "b", 0 0, L_0000020543d597e0;  1 drivers
v0000020543b59bf0_0 .net "s", 0 0, L_0000020543e51cc0;  1 drivers
S_0000020543b7b1f0 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab5e0 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543b7c190 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7b1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e51240 .functor XOR 1, L_0000020543d58de0, L_0000020543d59880, C4<0>, C4<0>;
L_0000020543e515c0 .functor XOR 1, L_0000020543e51240, L_0000020543d599c0, C4<0>, C4<0>;
L_0000020543e512b0 .functor AND 1, L_0000020543d58de0, L_0000020543d59880, C4<1>, C4<1>;
L_0000020543e50d70 .functor AND 1, L_0000020543d58de0, L_0000020543d599c0, C4<1>, C4<1>;
L_0000020543e50f30 .functor OR 1, L_0000020543e512b0, L_0000020543e50d70, C4<0>, C4<0>;
L_0000020543e51e80 .functor AND 1, L_0000020543d59880, L_0000020543d599c0, C4<1>, C4<1>;
L_0000020543e506e0 .functor OR 1, L_0000020543e50f30, L_0000020543e51e80, C4<0>, C4<0>;
v0000020543b59dd0_0 .net "Cin", 0 0, L_0000020543d599c0;  1 drivers
v0000020543b5a550_0 .net "Cout", 0 0, L_0000020543e506e0;  1 drivers
v0000020543b595b0_0 .net *"_ivl_0", 0 0, L_0000020543e51240;  1 drivers
v0000020543b59c90_0 .net *"_ivl_10", 0 0, L_0000020543e51e80;  1 drivers
v0000020543b5ae10_0 .net *"_ivl_4", 0 0, L_0000020543e512b0;  1 drivers
v0000020543b59b50_0 .net *"_ivl_6", 0 0, L_0000020543e50d70;  1 drivers
v0000020543b59790_0 .net *"_ivl_8", 0 0, L_0000020543e50f30;  1 drivers
v0000020543b59e70_0 .net "a", 0 0, L_0000020543d58de0;  1 drivers
v0000020543b59470_0 .net "b", 0 0, L_0000020543d59880;  1 drivers
v0000020543b59970_0 .net "s", 0 0, L_0000020543e515c0;  1 drivers
S_0000020543b7c4b0 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aaac20 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543b7c7d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7c4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e51ef0 .functor XOR 1, L_0000020543d58f20, L_0000020543d59a60, C4<0>, C4<0>;
L_0000020543e51400 .functor XOR 1, L_0000020543e51ef0, L_0000020543d59b00, C4<0>, C4<0>;
L_0000020543e51010 .functor AND 1, L_0000020543d58f20, L_0000020543d59a60, C4<1>, C4<1>;
L_0000020543e51f60 .functor AND 1, L_0000020543d58f20, L_0000020543d59b00, C4<1>, C4<1>;
L_0000020543e50590 .functor OR 1, L_0000020543e51010, L_0000020543e51f60, C4<0>, C4<0>;
L_0000020543e50750 .functor AND 1, L_0000020543d59a60, L_0000020543d59b00, C4<1>, C4<1>;
L_0000020543e50bb0 .functor OR 1, L_0000020543e50590, L_0000020543e50750, C4<0>, C4<0>;
v0000020543b59650_0 .net "Cin", 0 0, L_0000020543d59b00;  1 drivers
v0000020543b59f10_0 .net "Cout", 0 0, L_0000020543e50bb0;  1 drivers
v0000020543b5a9b0_0 .net *"_ivl_0", 0 0, L_0000020543e51ef0;  1 drivers
v0000020543b5aa50_0 .net *"_ivl_10", 0 0, L_0000020543e50750;  1 drivers
v0000020543b5a5f0_0 .net *"_ivl_4", 0 0, L_0000020543e51010;  1 drivers
v0000020543b596f0_0 .net *"_ivl_6", 0 0, L_0000020543e51f60;  1 drivers
v0000020543b59a10_0 .net *"_ivl_8", 0 0, L_0000020543e50590;  1 drivers
v0000020543b5aaf0_0 .net "a", 0 0, L_0000020543d58f20;  1 drivers
v0000020543b59fb0_0 .net "b", 0 0, L_0000020543d59a60;  1 drivers
v0000020543b5ac30_0 .net "s", 0 0, L_0000020543e51400;  1 drivers
S_0000020543b7c960 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aaafe0 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543b7f140 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e51080 .functor XOR 1, L_0000020543d59d80, L_0000020543d59ce0, C4<0>, C4<0>;
L_0000020543e510f0 .functor XOR 1, L_0000020543e51080, L_0000020543d5c9e0, C4<0>, C4<0>;
L_0000020543e51470 .functor AND 1, L_0000020543d59d80, L_0000020543d59ce0, C4<1>, C4<1>;
L_0000020543e514e0 .functor AND 1, L_0000020543d59d80, L_0000020543d5c9e0, C4<1>, C4<1>;
L_0000020543e51550 .functor OR 1, L_0000020543e51470, L_0000020543e514e0, C4<0>, C4<0>;
L_0000020543e51630 .functor AND 1, L_0000020543d59ce0, L_0000020543d5c9e0, C4<1>, C4<1>;
L_0000020543e53230 .functor OR 1, L_0000020543e51550, L_0000020543e51630, C4<0>, C4<0>;
v0000020543b5ad70_0 .net "Cin", 0 0, L_0000020543d5c9e0;  1 drivers
v0000020543b5acd0_0 .net "Cout", 0 0, L_0000020543e53230;  1 drivers
v0000020543b5a730_0 .net *"_ivl_0", 0 0, L_0000020543e51080;  1 drivers
v0000020543b59ab0_0 .net *"_ivl_10", 0 0, L_0000020543e51630;  1 drivers
v0000020543b5aeb0_0 .net *"_ivl_4", 0 0, L_0000020543e51470;  1 drivers
v0000020543b5a690_0 .net *"_ivl_6", 0 0, L_0000020543e514e0;  1 drivers
v0000020543b59150_0 .net *"_ivl_8", 0 0, L_0000020543e51550;  1 drivers
v0000020543b59290_0 .net "a", 0 0, L_0000020543d59d80;  1 drivers
v0000020543b5a050_0 .net "b", 0 0, L_0000020543d59ce0;  1 drivers
v0000020543b5a0f0_0 .net "s", 0 0, L_0000020543e510f0;  1 drivers
S_0000020543b7db60 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aaaee0 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543b7faa0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7db60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e52970 .functor XOR 1, L_0000020543d5d0c0, L_0000020543d5d8e0, C4<0>, C4<0>;
L_0000020543e534d0 .functor XOR 1, L_0000020543e52970, L_0000020543d5bea0, C4<0>, C4<0>;
L_0000020543e53c40 .functor AND 1, L_0000020543d5d0c0, L_0000020543d5d8e0, C4<1>, C4<1>;
L_0000020543e53770 .functor AND 1, L_0000020543d5d0c0, L_0000020543d5bea0, C4<1>, C4<1>;
L_0000020543e53620 .functor OR 1, L_0000020543e53c40, L_0000020543e53770, C4<0>, C4<0>;
L_0000020543e529e0 .functor AND 1, L_0000020543d5d8e0, L_0000020543d5bea0, C4<1>, C4<1>;
L_0000020543e52660 .functor OR 1, L_0000020543e53620, L_0000020543e529e0, C4<0>, C4<0>;
v0000020543b591f0_0 .net "Cin", 0 0, L_0000020543d5bea0;  1 drivers
v0000020543b5a230_0 .net "Cout", 0 0, L_0000020543e52660;  1 drivers
v0000020543b5a2d0_0 .net *"_ivl_0", 0 0, L_0000020543e52970;  1 drivers
v0000020543b5a370_0 .net *"_ivl_10", 0 0, L_0000020543e529e0;  1 drivers
v0000020543b5af50_0 .net *"_ivl_4", 0 0, L_0000020543e53c40;  1 drivers
v0000020543b5a4b0_0 .net *"_ivl_6", 0 0, L_0000020543e53770;  1 drivers
v0000020543b5a7d0_0 .net *"_ivl_8", 0 0, L_0000020543e53620;  1 drivers
v0000020543b5aff0_0 .net "a", 0 0, L_0000020543d5d0c0;  1 drivers
v0000020543b3ca50_0 .net "b", 0 0, L_0000020543d5d8e0;  1 drivers
v0000020543b3c410_0 .net "s", 0 0, L_0000020543e534d0;  1 drivers
S_0000020543b7f2d0 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab760 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543b7d9d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7f2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e539a0 .functor XOR 1, L_0000020543d5c080, L_0000020543d5cd00, C4<0>, C4<0>;
L_0000020543e53850 .functor XOR 1, L_0000020543e539a0, L_0000020543d5da20, C4<0>, C4<0>;
L_0000020543e531c0 .functor AND 1, L_0000020543d5c080, L_0000020543d5cd00, C4<1>, C4<1>;
L_0000020543e52ba0 .functor AND 1, L_0000020543d5c080, L_0000020543d5da20, C4<1>, C4<1>;
L_0000020543e52d60 .functor OR 1, L_0000020543e531c0, L_0000020543e52ba0, C4<0>, C4<0>;
L_0000020543e52580 .functor AND 1, L_0000020543d5cd00, L_0000020543d5da20, C4<1>, C4<1>;
L_0000020543e52890 .functor OR 1, L_0000020543e52d60, L_0000020543e52580, C4<0>, C4<0>;
v0000020543b3bdd0_0 .net "Cin", 0 0, L_0000020543d5da20;  1 drivers
v0000020543b3c0f0_0 .net "Cout", 0 0, L_0000020543e52890;  1 drivers
v0000020543b3bb50_0 .net *"_ivl_0", 0 0, L_0000020543e539a0;  1 drivers
v0000020543b3c9b0_0 .net *"_ivl_10", 0 0, L_0000020543e52580;  1 drivers
v0000020543b3c870_0 .net *"_ivl_4", 0 0, L_0000020543e531c0;  1 drivers
v0000020543b3cff0_0 .net *"_ivl_6", 0 0, L_0000020543e52ba0;  1 drivers
v0000020543b3b8d0_0 .net *"_ivl_8", 0 0, L_0000020543e52d60;  1 drivers
v0000020543b3d630_0 .net "a", 0 0, L_0000020543d5c080;  1 drivers
v0000020543b3b510_0 .net "b", 0 0, L_0000020543d5cd00;  1 drivers
v0000020543b3b830_0 .net "s", 0 0, L_0000020543e53850;  1 drivers
S_0000020543b80bd0 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab860 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543b7de80 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b80bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e532a0 .functor XOR 1, L_0000020543d5c300, L_0000020543d5c8a0, C4<0>, C4<0>;
L_0000020543e52270 .functor XOR 1, L_0000020543e532a0, L_0000020543d5b900, C4<0>, C4<0>;
L_0000020543e537e0 .functor AND 1, L_0000020543d5c300, L_0000020543d5c8a0, C4<1>, C4<1>;
L_0000020543e52350 .functor AND 1, L_0000020543d5c300, L_0000020543d5b900, C4<1>, C4<1>;
L_0000020543e52cf0 .functor OR 1, L_0000020543e537e0, L_0000020543e52350, C4<0>, C4<0>;
L_0000020543e523c0 .functor AND 1, L_0000020543d5c8a0, L_0000020543d5b900, C4<1>, C4<1>;
L_0000020543e53540 .functor OR 1, L_0000020543e52cf0, L_0000020543e523c0, C4<0>, C4<0>;
v0000020543b3b5b0_0 .net "Cin", 0 0, L_0000020543d5b900;  1 drivers
v0000020543b3d130_0 .net "Cout", 0 0, L_0000020543e53540;  1 drivers
v0000020543b3c910_0 .net *"_ivl_0", 0 0, L_0000020543e532a0;  1 drivers
v0000020543b3bab0_0 .net *"_ivl_10", 0 0, L_0000020543e523c0;  1 drivers
v0000020543b3c050_0 .net *"_ivl_4", 0 0, L_0000020543e537e0;  1 drivers
v0000020543b3bf10_0 .net *"_ivl_6", 0 0, L_0000020543e52350;  1 drivers
v0000020543b3c5f0_0 .net *"_ivl_8", 0 0, L_0000020543e52cf0;  1 drivers
v0000020543b3d810_0 .net "a", 0 0, L_0000020543d5c300;  1 drivers
v0000020543b3d8b0_0 .net "b", 0 0, L_0000020543d5c8a0;  1 drivers
v0000020543b3ceb0_0 .net "s", 0 0, L_0000020543e52270;  1 drivers
S_0000020543b7e650 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab420 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543b808b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7e650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e520b0 .functor XOR 1, L_0000020543d5b720, L_0000020543d5d3e0, C4<0>, C4<0>;
L_0000020543e535b0 .functor XOR 1, L_0000020543e520b0, L_0000020543d5c120, C4<0>, C4<0>;
L_0000020543e52430 .functor AND 1, L_0000020543d5b720, L_0000020543d5d3e0, C4<1>, C4<1>;
L_0000020543e52eb0 .functor AND 1, L_0000020543d5b720, L_0000020543d5c120, C4<1>, C4<1>;
L_0000020543e524a0 .functor OR 1, L_0000020543e52430, L_0000020543e52eb0, C4<0>, C4<0>;
L_0000020543e52c80 .functor AND 1, L_0000020543d5d3e0, L_0000020543d5c120, C4<1>, C4<1>;
L_0000020543e52f20 .functor OR 1, L_0000020543e524a0, L_0000020543e52c80, C4<0>, C4<0>;
v0000020543b3bfb0_0 .net "Cin", 0 0, L_0000020543d5c120;  1 drivers
v0000020543b3c190_0 .net "Cout", 0 0, L_0000020543e52f20;  1 drivers
v0000020543b3c230_0 .net *"_ivl_0", 0 0, L_0000020543e520b0;  1 drivers
v0000020543b3b3d0_0 .net *"_ivl_10", 0 0, L_0000020543e52c80;  1 drivers
v0000020543b3c690_0 .net *"_ivl_4", 0 0, L_0000020543e52430;  1 drivers
v0000020543b3d1d0_0 .net *"_ivl_6", 0 0, L_0000020543e52eb0;  1 drivers
v0000020543b3b650_0 .net *"_ivl_8", 0 0, L_0000020543e524a0;  1 drivers
v0000020543b3cf50_0 .net "a", 0 0, L_0000020543d5b720;  1 drivers
v0000020543b3c2d0_0 .net "b", 0 0, L_0000020543d5d3e0;  1 drivers
v0000020543b3b970_0 .net "s", 0 0, L_0000020543e535b0;  1 drivers
S_0000020543b7fc30 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aaab20 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543b7dcf0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e53690 .functor XOR 1, L_0000020543d5bb80, L_0000020543d5d840, C4<0>, C4<0>;
L_0000020543e52120 .functor XOR 1, L_0000020543e53690, L_0000020543d5d700, C4<0>, C4<0>;
L_0000020543e53700 .functor AND 1, L_0000020543d5bb80, L_0000020543d5d840, C4<1>, C4<1>;
L_0000020543e52f90 .functor AND 1, L_0000020543d5bb80, L_0000020543d5d700, C4<1>, C4<1>;
L_0000020543e533f0 .functor OR 1, L_0000020543e53700, L_0000020543e52f90, C4<0>, C4<0>;
L_0000020543e52dd0 .functor AND 1, L_0000020543d5d840, L_0000020543d5d700, C4<1>, C4<1>;
L_0000020543e53930 .functor OR 1, L_0000020543e533f0, L_0000020543e52dd0, C4<0>, C4<0>;
v0000020543b3b150_0 .net "Cin", 0 0, L_0000020543d5d700;  1 drivers
v0000020543b3cb90_0 .net "Cout", 0 0, L_0000020543e53930;  1 drivers
v0000020543b3ce10_0 .net *"_ivl_0", 0 0, L_0000020543e53690;  1 drivers
v0000020543b3c370_0 .net *"_ivl_10", 0 0, L_0000020543e52dd0;  1 drivers
v0000020543b3caf0_0 .net *"_ivl_4", 0 0, L_0000020543e53700;  1 drivers
v0000020543b3ba10_0 .net *"_ivl_6", 0 0, L_0000020543e52f90;  1 drivers
v0000020543b3c4b0_0 .net *"_ivl_8", 0 0, L_0000020543e533f0;  1 drivers
v0000020543b3d6d0_0 .net "a", 0 0, L_0000020543d5bb80;  1 drivers
v0000020543b3c730_0 .net "b", 0 0, L_0000020543d5d840;  1 drivers
v0000020543b3d450_0 .net "s", 0 0, L_0000020543e52120;  1 drivers
S_0000020543b7ec90 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aaaae0 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543b7e330 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e538c0 .functor XOR 1, L_0000020543d5d5c0, L_0000020543d5b540, C4<0>, C4<0>;
L_0000020543e52e40 .functor XOR 1, L_0000020543e538c0, L_0000020543d5b5e0, C4<0>, C4<0>;
L_0000020543e53460 .functor AND 1, L_0000020543d5d5c0, L_0000020543d5b540, C4<1>, C4<1>;
L_0000020543e52190 .functor AND 1, L_0000020543d5d5c0, L_0000020543d5b5e0, C4<1>, C4<1>;
L_0000020543e52900 .functor OR 1, L_0000020543e53460, L_0000020543e52190, C4<0>, C4<0>;
L_0000020543e53a10 .functor AND 1, L_0000020543d5b540, L_0000020543d5b5e0, C4<1>, C4<1>;
L_0000020543e525f0 .functor OR 1, L_0000020543e52900, L_0000020543e53a10, C4<0>, C4<0>;
v0000020543b3cc30_0 .net "Cin", 0 0, L_0000020543d5b5e0;  1 drivers
v0000020543b3b1f0_0 .net "Cout", 0 0, L_0000020543e525f0;  1 drivers
v0000020543b3b6f0_0 .net *"_ivl_0", 0 0, L_0000020543e538c0;  1 drivers
v0000020543b3d270_0 .net *"_ivl_10", 0 0, L_0000020543e53a10;  1 drivers
v0000020543b3b330_0 .net *"_ivl_4", 0 0, L_0000020543e53460;  1 drivers
v0000020543b3d090_0 .net *"_ivl_6", 0 0, L_0000020543e52190;  1 drivers
v0000020543b3bbf0_0 .net *"_ivl_8", 0 0, L_0000020543e52900;  1 drivers
v0000020543b3c550_0 .net "a", 0 0, L_0000020543d5d5c0;  1 drivers
v0000020543b3d310_0 .net "b", 0 0, L_0000020543d5b540;  1 drivers
v0000020543b3c7d0_0 .net "s", 0 0, L_0000020543e52e40;  1 drivers
S_0000020543b7e010 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aaaf60 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543b7fdc0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7e010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e52200 .functor XOR 1, L_0000020543d5bc20, L_0000020543d5cda0, C4<0>, C4<0>;
L_0000020543e53a80 .functor XOR 1, L_0000020543e52200, L_0000020543d5db60, C4<0>, C4<0>;
L_0000020543e522e0 .functor AND 1, L_0000020543d5bc20, L_0000020543d5cda0, C4<1>, C4<1>;
L_0000020543e52510 .functor AND 1, L_0000020543d5bc20, L_0000020543d5db60, C4<1>, C4<1>;
L_0000020543e53af0 .functor OR 1, L_0000020543e522e0, L_0000020543e52510, C4<0>, C4<0>;
L_0000020543e53b60 .functor AND 1, L_0000020543d5cda0, L_0000020543d5db60, C4<1>, C4<1>;
L_0000020543e52c10 .functor OR 1, L_0000020543e53af0, L_0000020543e53b60, C4<0>, C4<0>;
v0000020543b3ccd0_0 .net "Cin", 0 0, L_0000020543d5db60;  1 drivers
v0000020543b3d3b0_0 .net "Cout", 0 0, L_0000020543e52c10;  1 drivers
v0000020543b3cd70_0 .net *"_ivl_0", 0 0, L_0000020543e52200;  1 drivers
v0000020543b3d4f0_0 .net *"_ivl_10", 0 0, L_0000020543e53b60;  1 drivers
v0000020543b3d590_0 .net *"_ivl_4", 0 0, L_0000020543e522e0;  1 drivers
v0000020543b3bc90_0 .net *"_ivl_6", 0 0, L_0000020543e52510;  1 drivers
v0000020543b3bd30_0 .net *"_ivl_8", 0 0, L_0000020543e53af0;  1 drivers
v0000020543b3d770_0 .net "a", 0 0, L_0000020543d5bc20;  1 drivers
v0000020543b3be70_0 .net "b", 0 0, L_0000020543d5cda0;  1 drivers
v0000020543b3b290_0 .net "s", 0 0, L_0000020543e53a80;  1 drivers
S_0000020543b80d60 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab9a0 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543b7e1a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b80d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e53000 .functor XOR 1, L_0000020543d5cf80, L_0000020543d5d660, C4<0>, C4<0>;
L_0000020543e53310 .functor XOR 1, L_0000020543e53000, L_0000020543d5d520, C4<0>, C4<0>;
L_0000020543e53070 .functor AND 1, L_0000020543d5cf80, L_0000020543d5d660, C4<1>, C4<1>;
L_0000020543e52820 .functor AND 1, L_0000020543d5cf80, L_0000020543d5d520, C4<1>, C4<1>;
L_0000020543e52a50 .functor OR 1, L_0000020543e53070, L_0000020543e52820, C4<0>, C4<0>;
L_0000020543e53380 .functor AND 1, L_0000020543d5d660, L_0000020543d5d520, C4<1>, C4<1>;
L_0000020543e526d0 .functor OR 1, L_0000020543e52a50, L_0000020543e53380, C4<0>, C4<0>;
v0000020543b3b470_0 .net "Cin", 0 0, L_0000020543d5d520;  1 drivers
v0000020543b3b790_0 .net "Cout", 0 0, L_0000020543e526d0;  1 drivers
v0000020543b856e0_0 .net *"_ivl_0", 0 0, L_0000020543e53000;  1 drivers
v0000020543b85140_0 .net *"_ivl_10", 0 0, L_0000020543e53380;  1 drivers
v0000020543b84f60_0 .net *"_ivl_4", 0 0, L_0000020543e53070;  1 drivers
v0000020543b84c40_0 .net *"_ivl_6", 0 0, L_0000020543e52820;  1 drivers
v0000020543b85dc0_0 .net *"_ivl_8", 0 0, L_0000020543e52a50;  1 drivers
v0000020543b84ec0_0 .net "a", 0 0, L_0000020543d5cf80;  1 drivers
v0000020543b84e20_0 .net "b", 0 0, L_0000020543d5d660;  1 drivers
v0000020543b851e0_0 .net "s", 0 0, L_0000020543e53310;  1 drivers
S_0000020543b800e0 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab620 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543b80a40 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b800e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e52740 .functor XOR 1, L_0000020543d5d7a0, L_0000020543d5b9a0, C4<0>, C4<0>;
L_0000020543e527b0 .functor XOR 1, L_0000020543e52740, L_0000020543d5b680, C4<0>, C4<0>;
L_0000020543e53bd0 .functor AND 1, L_0000020543d5d7a0, L_0000020543d5b9a0, C4<1>, C4<1>;
L_0000020543e52ac0 .functor AND 1, L_0000020543d5d7a0, L_0000020543d5b680, C4<1>, C4<1>;
L_0000020543e52b30 .functor OR 1, L_0000020543e53bd0, L_0000020543e52ac0, C4<0>, C4<0>;
L_0000020543e530e0 .functor AND 1, L_0000020543d5b9a0, L_0000020543d5b680, C4<1>, C4<1>;
L_0000020543e53150 .functor OR 1, L_0000020543e52b30, L_0000020543e530e0, C4<0>, C4<0>;
v0000020543b85960_0 .net "Cin", 0 0, L_0000020543d5b680;  1 drivers
v0000020543b85e60_0 .net "Cout", 0 0, L_0000020543e53150;  1 drivers
v0000020543b85c80_0 .net *"_ivl_0", 0 0, L_0000020543e52740;  1 drivers
v0000020543b85280_0 .net *"_ivl_10", 0 0, L_0000020543e530e0;  1 drivers
v0000020543b850a0_0 .net *"_ivl_4", 0 0, L_0000020543e53bd0;  1 drivers
v0000020543b83f20_0 .net *"_ivl_6", 0 0, L_0000020543e52ac0;  1 drivers
v0000020543b85320_0 .net *"_ivl_8", 0 0, L_0000020543e52b30;  1 drivers
v0000020543b84ba0_0 .net "a", 0 0, L_0000020543d5d7a0;  1 drivers
v0000020543b84ce0_0 .net "b", 0 0, L_0000020543d5b9a0;  1 drivers
v0000020543b85f00_0 .net "s", 0 0, L_0000020543e527b0;  1 drivers
S_0000020543b7f780 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aaae20 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543b7e4c0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7f780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e542d0 .functor XOR 1, L_0000020543d5bcc0, L_0000020543d5d200, C4<0>, C4<0>;
L_0000020543e53f50 .functor XOR 1, L_0000020543e542d0, L_0000020543d5c580, C4<0>, C4<0>;
L_0000020543e53fc0 .functor AND 1, L_0000020543d5bcc0, L_0000020543d5d200, C4<1>, C4<1>;
L_0000020543e54ab0 .functor AND 1, L_0000020543d5bcc0, L_0000020543d5c580, C4<1>, C4<1>;
L_0000020543e53e00 .functor OR 1, L_0000020543e53fc0, L_0000020543e54ab0, C4<0>, C4<0>;
L_0000020543e55220 .functor AND 1, L_0000020543d5d200, L_0000020543d5c580, C4<1>, C4<1>;
L_0000020543e54ea0 .functor OR 1, L_0000020543e53e00, L_0000020543e55220, C4<0>, C4<0>;
v0000020543b853c0_0 .net "Cin", 0 0, L_0000020543d5c580;  1 drivers
v0000020543b85fa0_0 .net "Cout", 0 0, L_0000020543e54ea0;  1 drivers
v0000020543b849c0_0 .net *"_ivl_0", 0 0, L_0000020543e542d0;  1 drivers
v0000020543b84740_0 .net *"_ivl_10", 0 0, L_0000020543e55220;  1 drivers
v0000020543b85460_0 .net *"_ivl_4", 0 0, L_0000020543e53fc0;  1 drivers
v0000020543b85d20_0 .net *"_ivl_6", 0 0, L_0000020543e54ab0;  1 drivers
v0000020543b83ca0_0 .net *"_ivl_8", 0 0, L_0000020543e53e00;  1 drivers
v0000020543b83fc0_0 .net "a", 0 0, L_0000020543d5bcc0;  1 drivers
v0000020543b847e0_0 .net "b", 0 0, L_0000020543d5d200;  1 drivers
v0000020543b84880_0 .net "s", 0 0, L_0000020543e53f50;  1 drivers
S_0000020543b7ff50 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab6a0 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543b7d520 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7ff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e55290 .functor XOR 1, L_0000020543d5ca80, L_0000020543d5d160, C4<0>, C4<0>;
L_0000020543e55300 .functor XOR 1, L_0000020543e55290, L_0000020543d5ba40, C4<0>, C4<0>;
L_0000020543e54dc0 .functor AND 1, L_0000020543d5ca80, L_0000020543d5d160, C4<1>, C4<1>;
L_0000020543e543b0 .functor AND 1, L_0000020543d5ca80, L_0000020543d5ba40, C4<1>, C4<1>;
L_0000020543e54110 .functor OR 1, L_0000020543e54dc0, L_0000020543e543b0, C4<0>, C4<0>;
L_0000020543e55140 .functor AND 1, L_0000020543d5d160, L_0000020543d5ba40, C4<1>, C4<1>;
L_0000020543e54030 .functor OR 1, L_0000020543e54110, L_0000020543e55140, C4<0>, C4<0>;
v0000020543b85be0_0 .net "Cin", 0 0, L_0000020543d5ba40;  1 drivers
v0000020543b84380_0 .net "Cout", 0 0, L_0000020543e54030;  1 drivers
v0000020543b86040_0 .net *"_ivl_0", 0 0, L_0000020543e55290;  1 drivers
v0000020543b855a0_0 .net *"_ivl_10", 0 0, L_0000020543e55140;  1 drivers
v0000020543b83c00_0 .net *"_ivl_4", 0 0, L_0000020543e54dc0;  1 drivers
v0000020543b84100_0 .net *"_ivl_6", 0 0, L_0000020543e543b0;  1 drivers
v0000020543b838e0_0 .net *"_ivl_8", 0 0, L_0000020543e54110;  1 drivers
v0000020543b85640_0 .net "a", 0 0, L_0000020543d5ca80;  1 drivers
v0000020543b85500_0 .net "b", 0 0, L_0000020543d5d160;  1 drivers
v0000020543b85780_0 .net "s", 0 0, L_0000020543e55300;  1 drivers
S_0000020543b80270 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aaace0 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543b80720 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b80270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e54b90 .functor XOR 1, L_0000020543d5dc00, L_0000020543d5c800, C4<0>, C4<0>;
L_0000020543e53d20 .functor XOR 1, L_0000020543e54b90, L_0000020543d5c4e0, C4<0>, C4<0>;
L_0000020543e54880 .functor AND 1, L_0000020543d5dc00, L_0000020543d5c800, C4<1>, C4<1>;
L_0000020543e55840 .functor AND 1, L_0000020543d5dc00, L_0000020543d5c4e0, C4<1>, C4<1>;
L_0000020543e54340 .functor OR 1, L_0000020543e54880, L_0000020543e55840, C4<0>, C4<0>;
L_0000020543e547a0 .functor AND 1, L_0000020543d5c800, L_0000020543d5c4e0, C4<1>, C4<1>;
L_0000020543e54e30 .functor OR 1, L_0000020543e54340, L_0000020543e547a0, C4<0>, C4<0>;
v0000020543b83e80_0 .net "Cin", 0 0, L_0000020543d5c4e0;  1 drivers
v0000020543b85820_0 .net "Cout", 0 0, L_0000020543e54e30;  1 drivers
v0000020543b858c0_0 .net *"_ivl_0", 0 0, L_0000020543e54b90;  1 drivers
v0000020543b84b00_0 .net *"_ivl_10", 0 0, L_0000020543e547a0;  1 drivers
v0000020543b83b60_0 .net *"_ivl_4", 0 0, L_0000020543e54880;  1 drivers
v0000020543b844c0_0 .net *"_ivl_6", 0 0, L_0000020543e55840;  1 drivers
v0000020543b85a00_0 .net *"_ivl_8", 0 0, L_0000020543e54340;  1 drivers
v0000020543b85aa0_0 .net "a", 0 0, L_0000020543d5dc00;  1 drivers
v0000020543b83980_0 .net "b", 0 0, L_0000020543d5c800;  1 drivers
v0000020543b84060_0 .net "s", 0 0, L_0000020543e53d20;  1 drivers
S_0000020543b7d070 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab6e0 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543b80400 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e54490 .functor XOR 1, L_0000020543d5d980, L_0000020543d5bae0, C4<0>, C4<0>;
L_0000020543e54d50 .functor XOR 1, L_0000020543e54490, L_0000020543d5bd60, C4<0>, C4<0>;
L_0000020543e553e0 .functor AND 1, L_0000020543d5d980, L_0000020543d5bae0, C4<1>, C4<1>;
L_0000020543e55450 .functor AND 1, L_0000020543d5d980, L_0000020543d5bd60, C4<1>, C4<1>;
L_0000020543e55680 .functor OR 1, L_0000020543e553e0, L_0000020543e55450, C4<0>, C4<0>;
L_0000020543e53e70 .functor AND 1, L_0000020543d5bae0, L_0000020543d5bd60, C4<1>, C4<1>;
L_0000020543e53d90 .functor OR 1, L_0000020543e55680, L_0000020543e53e70, C4<0>, C4<0>;
v0000020543b85b40_0 .net "Cin", 0 0, L_0000020543d5bd60;  1 drivers
v0000020543b83a20_0 .net "Cout", 0 0, L_0000020543e53d90;  1 drivers
v0000020543b85000_0 .net *"_ivl_0", 0 0, L_0000020543e54490;  1 drivers
v0000020543b841a0_0 .net *"_ivl_10", 0 0, L_0000020543e53e70;  1 drivers
v0000020543b846a0_0 .net *"_ivl_4", 0 0, L_0000020543e553e0;  1 drivers
v0000020543b83ac0_0 .net *"_ivl_6", 0 0, L_0000020543e55450;  1 drivers
v0000020543b83d40_0 .net *"_ivl_8", 0 0, L_0000020543e55680;  1 drivers
v0000020543b83de0_0 .net "a", 0 0, L_0000020543d5d980;  1 drivers
v0000020543b84240_0 .net "b", 0 0, L_0000020543d5bae0;  1 drivers
v0000020543b842e0_0 .net "s", 0 0, L_0000020543e54d50;  1 drivers
S_0000020543b7ee20 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aaaea0 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543b7e7e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e551b0 .functor XOR 1, L_0000020543d5b7c0, L_0000020543d5be00, C4<0>, C4<0>;
L_0000020543e54960 .functor XOR 1, L_0000020543e551b0, L_0000020543d5c940, C4<0>, C4<0>;
L_0000020543e54420 .functor AND 1, L_0000020543d5b7c0, L_0000020543d5be00, C4<1>, C4<1>;
L_0000020543e54f80 .functor AND 1, L_0000020543d5b7c0, L_0000020543d5c940, C4<1>, C4<1>;
L_0000020543e540a0 .functor OR 1, L_0000020543e54420, L_0000020543e54f80, C4<0>, C4<0>;
L_0000020543e54570 .functor AND 1, L_0000020543d5be00, L_0000020543d5c940, C4<1>, C4<1>;
L_0000020543e55760 .functor OR 1, L_0000020543e540a0, L_0000020543e54570, C4<0>, C4<0>;
v0000020543b84420_0 .net "Cin", 0 0, L_0000020543d5c940;  1 drivers
v0000020543b84560_0 .net "Cout", 0 0, L_0000020543e55760;  1 drivers
v0000020543b84600_0 .net *"_ivl_0", 0 0, L_0000020543e551b0;  1 drivers
v0000020543b84920_0 .net *"_ivl_10", 0 0, L_0000020543e54570;  1 drivers
v0000020543b84a60_0 .net *"_ivl_4", 0 0, L_0000020543e54420;  1 drivers
v0000020543b84d80_0 .net *"_ivl_6", 0 0, L_0000020543e54f80;  1 drivers
v0000020543b86f40_0 .net *"_ivl_8", 0 0, L_0000020543e540a0;  1 drivers
v0000020543b887a0_0 .net "a", 0 0, L_0000020543d5b7c0;  1 drivers
v0000020543b87bc0_0 .net "b", 0 0, L_0000020543d5be00;  1 drivers
v0000020543b87d00_0 .net "s", 0 0, L_0000020543e54960;  1 drivers
S_0000020543b80590 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aaafa0 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543b7e970 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b80590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e54650 .functor XOR 1, L_0000020543d5c620, L_0000020543d5d480, C4<0>, C4<0>;
L_0000020543e555a0 .functor XOR 1, L_0000020543e54650, L_0000020543d5cb20, C4<0>, C4<0>;
L_0000020543e54ff0 .functor AND 1, L_0000020543d5c620, L_0000020543d5d480, C4<1>, C4<1>;
L_0000020543e548f0 .functor AND 1, L_0000020543d5c620, L_0000020543d5cb20, C4<1>, C4<1>;
L_0000020543e54500 .functor OR 1, L_0000020543e54ff0, L_0000020543e548f0, C4<0>, C4<0>;
L_0000020543e54f10 .functor AND 1, L_0000020543d5d480, L_0000020543d5cb20, C4<1>, C4<1>;
L_0000020543e55060 .functor OR 1, L_0000020543e54500, L_0000020543e54f10, C4<0>, C4<0>;
v0000020543b86fe0_0 .net "Cin", 0 0, L_0000020543d5cb20;  1 drivers
v0000020543b86220_0 .net "Cout", 0 0, L_0000020543e55060;  1 drivers
v0000020543b88020_0 .net *"_ivl_0", 0 0, L_0000020543e54650;  1 drivers
v0000020543b88840_0 .net *"_ivl_10", 0 0, L_0000020543e54f10;  1 drivers
v0000020543b87120_0 .net *"_ivl_4", 0 0, L_0000020543e54ff0;  1 drivers
v0000020543b87b20_0 .net *"_ivl_6", 0 0, L_0000020543e548f0;  1 drivers
v0000020543b87da0_0 .net *"_ivl_8", 0 0, L_0000020543e54500;  1 drivers
v0000020543b86400_0 .net "a", 0 0, L_0000020543d5c620;  1 drivers
v0000020543b87e40_0 .net "b", 0 0, L_0000020543d5d480;  1 drivers
v0000020543b87ee0_0 .net "s", 0 0, L_0000020543e555a0;  1 drivers
S_0000020543b7d200 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab2a0 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543b7d390 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7d200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e545e0 .functor XOR 1, L_0000020543d5bf40, L_0000020543d5cbc0, C4<0>, C4<0>;
L_0000020543e550d0 .functor XOR 1, L_0000020543e545e0, L_0000020543d5b860, C4<0>, C4<0>;
L_0000020543e54180 .functor AND 1, L_0000020543d5bf40, L_0000020543d5cbc0, C4<1>, C4<1>;
L_0000020543e55370 .functor AND 1, L_0000020543d5bf40, L_0000020543d5b860, C4<1>, C4<1>;
L_0000020543e554c0 .functor OR 1, L_0000020543e54180, L_0000020543e55370, C4<0>, C4<0>;
L_0000020543e541f0 .functor AND 1, L_0000020543d5cbc0, L_0000020543d5b860, C4<1>, C4<1>;
L_0000020543e55530 .functor OR 1, L_0000020543e554c0, L_0000020543e541f0, C4<0>, C4<0>;
v0000020543b87f80_0 .net "Cin", 0 0, L_0000020543d5b860;  1 drivers
v0000020543b87440_0 .net "Cout", 0 0, L_0000020543e55530;  1 drivers
v0000020543b86a40_0 .net *"_ivl_0", 0 0, L_0000020543e545e0;  1 drivers
v0000020543b88160_0 .net *"_ivl_10", 0 0, L_0000020543e541f0;  1 drivers
v0000020543b885c0_0 .net *"_ivl_4", 0 0, L_0000020543e54180;  1 drivers
v0000020543b860e0_0 .net *"_ivl_6", 0 0, L_0000020543e55370;  1 drivers
v0000020543b86680_0 .net *"_ivl_8", 0 0, L_0000020543e554c0;  1 drivers
v0000020543b87080_0 .net "a", 0 0, L_0000020543d5bf40;  1 drivers
v0000020543b88200_0 .net "b", 0 0, L_0000020543d5cbc0;  1 drivers
v0000020543b88480_0 .net "s", 0 0, L_0000020543e550d0;  1 drivers
S_0000020543b7eb00 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab720 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543b7d6b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e549d0 .functor XOR 1, L_0000020543d5bfe0, L_0000020543d5dac0, C4<0>, C4<0>;
L_0000020543e54260 .functor XOR 1, L_0000020543e549d0, L_0000020543d5dca0, C4<0>, C4<0>;
L_0000020543e55610 .functor AND 1, L_0000020543d5bfe0, L_0000020543d5dac0, C4<1>, C4<1>;
L_0000020543e54730 .functor AND 1, L_0000020543d5bfe0, L_0000020543d5dca0, C4<1>, C4<1>;
L_0000020543e53cb0 .functor OR 1, L_0000020543e55610, L_0000020543e54730, C4<0>, C4<0>;
L_0000020543e556f0 .functor AND 1, L_0000020543d5dac0, L_0000020543d5dca0, C4<1>, C4<1>;
L_0000020543e557d0 .functor OR 1, L_0000020543e53cb0, L_0000020543e556f0, C4<0>, C4<0>;
v0000020543b88700_0 .net "Cin", 0 0, L_0000020543d5dca0;  1 drivers
v0000020543b88520_0 .net "Cout", 0 0, L_0000020543e557d0;  1 drivers
v0000020543b882a0_0 .net *"_ivl_0", 0 0, L_0000020543e549d0;  1 drivers
v0000020543b879e0_0 .net *"_ivl_10", 0 0, L_0000020543e556f0;  1 drivers
v0000020543b864a0_0 .net *"_ivl_4", 0 0, L_0000020543e55610;  1 drivers
v0000020543b88340_0 .net *"_ivl_6", 0 0, L_0000020543e54730;  1 drivers
v0000020543b87c60_0 .net *"_ivl_8", 0 0, L_0000020543e53cb0;  1 drivers
v0000020543b86180_0 .net "a", 0 0, L_0000020543d5bfe0;  1 drivers
v0000020543b862c0_0 .net "b", 0 0, L_0000020543d5dac0;  1 drivers
v0000020543b87300_0 .net "s", 0 0, L_0000020543e54260;  1 drivers
S_0000020543b7f460 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aaad20 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543b7efb0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7f460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e546c0 .functor XOR 1, L_0000020543d5cc60, L_0000020543d5c1c0, C4<0>, C4<0>;
L_0000020543e53ee0 .functor XOR 1, L_0000020543e546c0, L_0000020543d5c260, C4<0>, C4<0>;
L_0000020543e54810 .functor AND 1, L_0000020543d5cc60, L_0000020543d5c1c0, C4<1>, C4<1>;
L_0000020543e54a40 .functor AND 1, L_0000020543d5cc60, L_0000020543d5c260, C4<1>, C4<1>;
L_0000020543e54b20 .functor OR 1, L_0000020543e54810, L_0000020543e54a40, C4<0>, C4<0>;
L_0000020543e54c00 .functor AND 1, L_0000020543d5c1c0, L_0000020543d5c260, C4<1>, C4<1>;
L_0000020543e54c70 .functor OR 1, L_0000020543e54b20, L_0000020543e54c00, C4<0>, C4<0>;
v0000020543b880c0_0 .net "Cin", 0 0, L_0000020543d5c260;  1 drivers
v0000020543b86360_0 .net "Cout", 0 0, L_0000020543e54c70;  1 drivers
v0000020543b86540_0 .net *"_ivl_0", 0 0, L_0000020543e546c0;  1 drivers
v0000020543b86720_0 .net *"_ivl_10", 0 0, L_0000020543e54c00;  1 drivers
v0000020543b883e0_0 .net *"_ivl_4", 0 0, L_0000020543e54810;  1 drivers
v0000020543b86ea0_0 .net *"_ivl_6", 0 0, L_0000020543e54a40;  1 drivers
v0000020543b867c0_0 .net *"_ivl_8", 0 0, L_0000020543e54b20;  1 drivers
v0000020543b865e0_0 .net "a", 0 0, L_0000020543d5cc60;  1 drivers
v0000020543b86860_0 .net "b", 0 0, L_0000020543d5c1c0;  1 drivers
v0000020543b87a80_0 .net "s", 0 0, L_0000020543e53ee0;  1 drivers
S_0000020543b7d840 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab320 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543b7f5f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e54ce0 .functor XOR 1, L_0000020543d5ce40, L_0000020543d5c3a0, C4<0>, C4<0>;
L_0000020543e57280 .functor XOR 1, L_0000020543e54ce0, L_0000020543d5c440, C4<0>, C4<0>;
L_0000020543e56a30 .functor AND 1, L_0000020543d5ce40, L_0000020543d5c3a0, C4<1>, C4<1>;
L_0000020543e56410 .functor AND 1, L_0000020543d5ce40, L_0000020543d5c440, C4<1>, C4<1>;
L_0000020543e55a00 .functor OR 1, L_0000020543e56a30, L_0000020543e56410, C4<0>, C4<0>;
L_0000020543e55df0 .functor AND 1, L_0000020543d5c3a0, L_0000020543d5c440, C4<1>, C4<1>;
L_0000020543e564f0 .functor OR 1, L_0000020543e55a00, L_0000020543e55df0, C4<0>, C4<0>;
v0000020543b86900_0 .net "Cin", 0 0, L_0000020543d5c440;  1 drivers
v0000020543b86d60_0 .net "Cout", 0 0, L_0000020543e564f0;  1 drivers
v0000020543b871c0_0 .net *"_ivl_0", 0 0, L_0000020543e54ce0;  1 drivers
v0000020543b86ae0_0 .net *"_ivl_10", 0 0, L_0000020543e55df0;  1 drivers
v0000020543b87940_0 .net *"_ivl_4", 0 0, L_0000020543e56a30;  1 drivers
v0000020543b88660_0 .net *"_ivl_6", 0 0, L_0000020543e56410;  1 drivers
v0000020543b869a0_0 .net *"_ivl_8", 0 0, L_0000020543e55a00;  1 drivers
v0000020543b86b80_0 .net "a", 0 0, L_0000020543d5ce40;  1 drivers
v0000020543b86c20_0 .net "b", 0 0, L_0000020543d5c3a0;  1 drivers
v0000020543b86cc0_0 .net "s", 0 0, L_0000020543e57280;  1 drivers
S_0000020543b7f910 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab7a0 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543ba3f70 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543b7f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e57130 .functor XOR 1, L_0000020543d5cee0, L_0000020543d5d020, C4<0>, C4<0>;
L_0000020543e55920 .functor XOR 1, L_0000020543e57130, L_0000020543d5c6c0, C4<0>, C4<0>;
L_0000020543e57050 .functor AND 1, L_0000020543d5cee0, L_0000020543d5d020, C4<1>, C4<1>;
L_0000020543e55c30 .functor AND 1, L_0000020543d5cee0, L_0000020543d5c6c0, C4<1>, C4<1>;
L_0000020543e56640 .functor OR 1, L_0000020543e57050, L_0000020543e55c30, C4<0>, C4<0>;
L_0000020543e56560 .functor AND 1, L_0000020543d5d020, L_0000020543d5c6c0, C4<1>, C4<1>;
L_0000020543e56e20 .functor OR 1, L_0000020543e56640, L_0000020543e56560, C4<0>, C4<0>;
v0000020543b86e00_0 .net "Cin", 0 0, L_0000020543d5c6c0;  1 drivers
v0000020543b87260_0 .net "Cout", 0 0, L_0000020543e56e20;  1 drivers
v0000020543b873a0_0 .net *"_ivl_0", 0 0, L_0000020543e57130;  1 drivers
v0000020543b874e0_0 .net *"_ivl_10", 0 0, L_0000020543e56560;  1 drivers
v0000020543b87580_0 .net *"_ivl_4", 0 0, L_0000020543e57050;  1 drivers
v0000020543b87620_0 .net *"_ivl_6", 0 0, L_0000020543e55c30;  1 drivers
v0000020543b876c0_0 .net *"_ivl_8", 0 0, L_0000020543e56640;  1 drivers
v0000020543b87760_0 .net "a", 0 0, L_0000020543d5cee0;  1 drivers
v0000020543b87800_0 .net "b", 0 0, L_0000020543d5d020;  1 drivers
v0000020543b878a0_0 .net "s", 0 0, L_0000020543e55920;  1 drivers
S_0000020543ba3de0 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab7e0 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543ba1540 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba3de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e56f70 .functor XOR 1, L_0000020543d5c760, L_0000020543d5d2a0, C4<0>, C4<0>;
L_0000020543e55990 .functor XOR 1, L_0000020543e56f70, L_0000020543d5d340, C4<0>, C4<0>;
L_0000020543e56e90 .functor AND 1, L_0000020543d5c760, L_0000020543d5d2a0, C4<1>, C4<1>;
L_0000020543e55a70 .functor AND 1, L_0000020543d5c760, L_0000020543d5d340, C4<1>, C4<1>;
L_0000020543e55e60 .functor OR 1, L_0000020543e56e90, L_0000020543e55a70, C4<0>, C4<0>;
L_0000020543e56bf0 .functor AND 1, L_0000020543d5d2a0, L_0000020543d5d340, C4<1>, C4<1>;
L_0000020543e55f40 .functor OR 1, L_0000020543e55e60, L_0000020543e56bf0, C4<0>, C4<0>;
v0000020543b89240_0 .net "Cin", 0 0, L_0000020543d5d340;  1 drivers
v0000020543b896a0_0 .net "Cout", 0 0, L_0000020543e55f40;  1 drivers
v0000020543b89d80_0 .net *"_ivl_0", 0 0, L_0000020543e56f70;  1 drivers
v0000020543b89c40_0 .net *"_ivl_10", 0 0, L_0000020543e56bf0;  1 drivers
v0000020543b8afa0_0 .net *"_ivl_4", 0 0, L_0000020543e56e90;  1 drivers
v0000020543b89560_0 .net *"_ivl_6", 0 0, L_0000020543e55a70;  1 drivers
v0000020543b89100_0 .net *"_ivl_8", 0 0, L_0000020543e55e60;  1 drivers
v0000020543b897e0_0 .net "a", 0 0, L_0000020543d5c760;  1 drivers
v0000020543b88ca0_0 .net "b", 0 0, L_0000020543d5d2a0;  1 drivers
v0000020543b891a0_0 .net "s", 0 0, L_0000020543e55990;  1 drivers
S_0000020543ba4a60 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aaac60 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543ba2fd0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba4a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e55d80 .functor XOR 1, L_0000020543d5df20, L_0000020543d5dfc0, C4<0>, C4<0>;
L_0000020543e565d0 .functor XOR 1, L_0000020543e55d80, L_0000020543d5de80, C4<0>, C4<0>;
L_0000020543e569c0 .functor AND 1, L_0000020543d5df20, L_0000020543d5dfc0, C4<1>, C4<1>;
L_0000020543e566b0 .functor AND 1, L_0000020543d5df20, L_0000020543d5de80, C4<1>, C4<1>;
L_0000020543e56090 .functor OR 1, L_0000020543e569c0, L_0000020543e566b0, C4<0>, C4<0>;
L_0000020543e56100 .functor AND 1, L_0000020543d5dfc0, L_0000020543d5de80, C4<1>, C4<1>;
L_0000020543e572f0 .functor OR 1, L_0000020543e56090, L_0000020543e56100, C4<0>, C4<0>;
v0000020543b88b60_0 .net "Cin", 0 0, L_0000020543d5de80;  1 drivers
v0000020543b89880_0 .net "Cout", 0 0, L_0000020543e572f0;  1 drivers
v0000020543b8a780_0 .net *"_ivl_0", 0 0, L_0000020543e55d80;  1 drivers
v0000020543b8a820_0 .net *"_ivl_10", 0 0, L_0000020543e56100;  1 drivers
v0000020543b8a320_0 .net *"_ivl_4", 0 0, L_0000020543e569c0;  1 drivers
v0000020543b88f20_0 .net *"_ivl_6", 0 0, L_0000020543e566b0;  1 drivers
v0000020543b88fc0_0 .net *"_ivl_8", 0 0, L_0000020543e56090;  1 drivers
v0000020543b8aa00_0 .net "a", 0 0, L_0000020543d5df20;  1 drivers
v0000020543b899c0_0 .net "b", 0 0, L_0000020543d5dfc0;  1 drivers
v0000020543b8a8c0_0 .net "s", 0 0, L_0000020543e565d0;  1 drivers
S_0000020543ba2cb0 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543b7c320;
 .timescale 0 0;
P_0000020543aab460 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543ba3c50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba2cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e56b10 .functor XOR 1, L_0000020543d5e9c0, L_0000020543d5ea60, C4<0>, C4<0>;
L_0000020543e55ca0 .functor XOR 1, L_0000020543e56b10, L_0000020543d5fa00, C4<0>, C4<0>;
L_0000020543e55fb0 .functor AND 1, L_0000020543d5e9c0, L_0000020543d5ea60, C4<1>, C4<1>;
L_0000020543e56aa0 .functor AND 1, L_0000020543d5e9c0, L_0000020543d5fa00, C4<1>, C4<1>;
L_0000020543e56cd0 .functor OR 1, L_0000020543e55fb0, L_0000020543e56aa0, C4<0>, C4<0>;
L_0000020543e56250 .functor AND 1, L_0000020543d5ea60, L_0000020543d5fa00, C4<1>, C4<1>;
L_0000020543e55b50 .functor OR 1, L_0000020543e56cd0, L_0000020543e56250, C4<0>, C4<0>;
v0000020543b8a280_0 .net "Cin", 0 0, L_0000020543d5fa00;  1 drivers
v0000020543b8abe0_0 .net "Cout", 0 0, L_0000020543e55b50;  1 drivers
v0000020543b88de0_0 .net *"_ivl_0", 0 0, L_0000020543e56b10;  1 drivers
v0000020543b89060_0 .net *"_ivl_10", 0 0, L_0000020543e56250;  1 drivers
v0000020543b89a60_0 .net *"_ivl_4", 0 0, L_0000020543e55fb0;  1 drivers
v0000020543b89e20_0 .net *"_ivl_6", 0 0, L_0000020543e56aa0;  1 drivers
v0000020543b892e0_0 .net *"_ivl_8", 0 0, L_0000020543e56cd0;  1 drivers
v0000020543b89ec0_0 .net "a", 0 0, L_0000020543d5e9c0;  1 drivers
v0000020543b88a20_0 .net "b", 0 0, L_0000020543d5ea60;  1 drivers
v0000020543b89f60_0 .net "s", 0 0, L_0000020543e55ca0;  1 drivers
S_0000020543ba19f0 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543b7b830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543aab4a0 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543b894c0_0 .net *"_ivl_0", 15 0, L_0000020543d59600;  1 drivers
L_0000020543df33b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543b8a1e0_0 .net *"_ivl_3", 7 0, L_0000020543df33b0;  1 drivers
v0000020543b8a3c0_0 .net *"_ivl_4", 15 0, L_0000020543d5a8c0;  1 drivers
L_0000020543df33f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543b8adc0_0 .net *"_ivl_7", 7 0, L_0000020543df33f8;  1 drivers
v0000020543b8a000_0 .net "a", 7 0, L_0000020543d59560;  alias, 1 drivers
v0000020543b89920_0 .net "b", 7 0, v0000020543b88c00_0;  alias, 1 drivers
v0000020543b89600_0 .net "y", 15 0, L_0000020543d5b2c0;  alias, 1 drivers
L_0000020543d59600 .concat [ 8 8 0 0], L_0000020543d59560, L_0000020543df33b0;
L_0000020543d5a8c0 .concat [ 8 8 0 0], v0000020543b88c00_0, L_0000020543df33f8;
L_0000020543d5b2c0 .arith/mult 16, L_0000020543d59600, L_0000020543d5a8c0;
S_0000020543ba1ea0 .scope generate, "genblk1[2]" "genblk1[2]" 5 56, 5 56 0, S_0000020543b62ee0;
 .timescale 0 0;
P_0000020543aaabe0 .param/l "co_idx" 0 5 56, +C4<010>;
S_0000020543ba4100 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543ba1ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543aab4e0 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df34d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543b98880_0 .net/2u *"_ivl_0", 1 0, L_0000020543df34d0;  1 drivers
L_0000020543df35a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543b97ac0_0 .net/2u *"_ivl_10", 15 0, L_0000020543df35a8;  1 drivers
v0000020543b98560_0 .net *"_ivl_2", 0 0, L_0000020543d5f6e0;  1 drivers
v0000020543b99460_0 .net "a_in", 7 0, L_0000020543f82fc0;  alias, 1 drivers
v0000020543b995a0_0 .net "a_out", 7 0, o0000020543af6558;  alias, 0 drivers
v0000020543b98920_0 .var "a_out_reg", 7 0;
v0000020543b99500_0 .net "a_val", 7 0, v0000020543b98920_0;  1 drivers
v0000020543b98d80_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543b99280_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543b986a0_0 .net "d_in", 31 0, L_0000020543ee3c80;  alias, 1 drivers
v0000020543b98380_0 .net "d_out", 31 0, L_0000020543d5eb00;  alias, 1 drivers
v0000020543b97f20_0 .net "ext_y_val", 31 0, L_0000020543d5f140;  1 drivers
v0000020543b989c0_0 .net "ps_out_cout", 0 0, L_0000020543d62160;  1 drivers
v0000020543b99aa0_0 .net "ps_out_val", 31 0, L_0000020543d60860;  1 drivers
v0000020543b99820_0 .var "psum_stored", 31 0;
v0000020543b97de0_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543b98e20_0 .net "w_val", 7 0, L_0000020543d5e100;  1 drivers
v0000020543b98c40_0 .var "weight_stored", 31 0;
v0000020543b98420_0 .net "y_val", 15 0, L_0000020543d5ef60;  1 drivers
L_0000020543d5f6e0 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df34d0;
L_0000020543d5eb00 .functor MUXZ 32, v0000020543b99820_0, v0000020543b98c40_0, L_0000020543d5f6e0, C4<>;
L_0000020543d5e100 .part v0000020543b98c40_0, 0, 8;
L_0000020543d5f140 .concat [ 16 16 0 0], L_0000020543d5ef60, L_0000020543df35a8;
S_0000020543ba2800 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543ba4100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543aab560 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df35f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543b975c0_0 .net/2u *"_ivl_228", 0 0, L_0000020543df35f0;  1 drivers
v0000020543b97660_0 .net "a", 31 0, L_0000020543d5f140;  alias, 1 drivers
v0000020543b99640_0 .net "b", 31 0, L_0000020543ee3c80;  alias, 1 drivers
v0000020543b98ba0_0 .net "carry", 32 0, L_0000020543d62ac0;  1 drivers
v0000020543b99f00_0 .net "cout", 0 0, L_0000020543d62160;  alias, 1 drivers
v0000020543b996e0_0 .net "y", 31 0, L_0000020543d60860;  alias, 1 drivers
L_0000020543d5e1a0 .part L_0000020543d5f140, 0, 1;
L_0000020543d5dd40 .part L_0000020543ee3c80, 0, 1;
L_0000020543d5f320 .part L_0000020543d62ac0, 0, 1;
L_0000020543d5e740 .part L_0000020543d5f140, 1, 1;
L_0000020543d5e240 .part L_0000020543ee3c80, 1, 1;
L_0000020543d5f780 .part L_0000020543d62ac0, 1, 1;
L_0000020543d5fc80 .part L_0000020543d5f140, 2, 1;
L_0000020543d5dde0 .part L_0000020543ee3c80, 2, 1;
L_0000020543d5e380 .part L_0000020543d62ac0, 2, 1;
L_0000020543d5f000 .part L_0000020543d5f140, 3, 1;
L_0000020543d5f500 .part L_0000020543ee3c80, 3, 1;
L_0000020543d5f5a0 .part L_0000020543d62ac0, 3, 1;
L_0000020543d5faa0 .part L_0000020543d5f140, 4, 1;
L_0000020543d5eec0 .part L_0000020543ee3c80, 4, 1;
L_0000020543d5f1e0 .part L_0000020543d62ac0, 4, 1;
L_0000020543d5e2e0 .part L_0000020543d5f140, 5, 1;
L_0000020543d5ece0 .part L_0000020543ee3c80, 5, 1;
L_0000020543d5e420 .part L_0000020543d62ac0, 5, 1;
L_0000020543d5f640 .part L_0000020543d5f140, 6, 1;
L_0000020543d5f8c0 .part L_0000020543ee3c80, 6, 1;
L_0000020543d5e7e0 .part L_0000020543d62ac0, 6, 1;
L_0000020543d5f3c0 .part L_0000020543d5f140, 7, 1;
L_0000020543d5e4c0 .part L_0000020543ee3c80, 7, 1;
L_0000020543d5f460 .part L_0000020543d62ac0, 7, 1;
L_0000020543d5f820 .part L_0000020543d5f140, 8, 1;
L_0000020543d5f960 .part L_0000020543ee3c80, 8, 1;
L_0000020543d5ec40 .part L_0000020543d62ac0, 8, 1;
L_0000020543d600e0 .part L_0000020543d5f140, 9, 1;
L_0000020543d5e560 .part L_0000020543ee3c80, 9, 1;
L_0000020543d5fb40 .part L_0000020543d62ac0, 9, 1;
L_0000020543d5fbe0 .part L_0000020543d5f140, 10, 1;
L_0000020543d5fd20 .part L_0000020543ee3c80, 10, 1;
L_0000020543d5e880 .part L_0000020543d62ac0, 10, 1;
L_0000020543d5e600 .part L_0000020543d5f140, 11, 1;
L_0000020543d5ee20 .part L_0000020543ee3c80, 11, 1;
L_0000020543d5eba0 .part L_0000020543d62ac0, 11, 1;
L_0000020543d5fdc0 .part L_0000020543d5f140, 12, 1;
L_0000020543d5fe60 .part L_0000020543ee3c80, 12, 1;
L_0000020543d5ed80 .part L_0000020543d62ac0, 12, 1;
L_0000020543d5ff00 .part L_0000020543d5f140, 13, 1;
L_0000020543d5ffa0 .part L_0000020543ee3c80, 13, 1;
L_0000020543d60040 .part L_0000020543d62ac0, 13, 1;
L_0000020543d60220 .part L_0000020543d5f140, 14, 1;
L_0000020543d60180 .part L_0000020543ee3c80, 14, 1;
L_0000020543d602c0 .part L_0000020543d62ac0, 14, 1;
L_0000020543d60400 .part L_0000020543d5f140, 15, 1;
L_0000020543d604a0 .part L_0000020543ee3c80, 15, 1;
L_0000020543d5e060 .part L_0000020543d62ac0, 15, 1;
L_0000020543d622a0 .part L_0000020543d5f140, 16, 1;
L_0000020543d60f40 .part L_0000020543ee3c80, 16, 1;
L_0000020543d60b80 .part L_0000020543d62ac0, 16, 1;
L_0000020543d61300 .part L_0000020543d5f140, 17, 1;
L_0000020543d60900 .part L_0000020543ee3c80, 17, 1;
L_0000020543d616c0 .part L_0000020543d62ac0, 17, 1;
L_0000020543d611c0 .part L_0000020543d5f140, 18, 1;
L_0000020543d623e0 .part L_0000020543ee3c80, 18, 1;
L_0000020543d61260 .part L_0000020543d62ac0, 18, 1;
L_0000020543d60c20 .part L_0000020543d5f140, 19, 1;
L_0000020543d61440 .part L_0000020543ee3c80, 19, 1;
L_0000020543d62480 .part L_0000020543d62ac0, 19, 1;
L_0000020543d61a80 .part L_0000020543d5f140, 20, 1;
L_0000020543d614e0 .part L_0000020543ee3c80, 20, 1;
L_0000020543d607c0 .part L_0000020543d62ac0, 20, 1;
L_0000020543d61800 .part L_0000020543d5f140, 21, 1;
L_0000020543d609a0 .part L_0000020543ee3c80, 21, 1;
L_0000020543d618a0 .part L_0000020543d62ac0, 21, 1;
L_0000020543d61940 .part L_0000020543d5f140, 22, 1;
L_0000020543d60d60 .part L_0000020543ee3c80, 22, 1;
L_0000020543d62840 .part L_0000020543d62ac0, 22, 1;
L_0000020543d60cc0 .part L_0000020543d5f140, 23, 1;
L_0000020543d60ae0 .part L_0000020543ee3c80, 23, 1;
L_0000020543d62b60 .part L_0000020543d62ac0, 23, 1;
L_0000020543d62520 .part L_0000020543d5f140, 24, 1;
L_0000020543d625c0 .part L_0000020543ee3c80, 24, 1;
L_0000020543d620c0 .part L_0000020543d62ac0, 24, 1;
L_0000020543d60e00 .part L_0000020543d5f140, 25, 1;
L_0000020543d628e0 .part L_0000020543ee3c80, 25, 1;
L_0000020543d62700 .part L_0000020543d62ac0, 25, 1;
L_0000020543d60ea0 .part L_0000020543d5f140, 26, 1;
L_0000020543d62660 .part L_0000020543ee3c80, 26, 1;
L_0000020543d60540 .part L_0000020543d62ac0, 26, 1;
L_0000020543d61e40 .part L_0000020543d5f140, 27, 1;
L_0000020543d60fe0 .part L_0000020543ee3c80, 27, 1;
L_0000020543d61da0 .part L_0000020543d62ac0, 27, 1;
L_0000020543d60680 .part L_0000020543d5f140, 28, 1;
L_0000020543d61f80 .part L_0000020543ee3c80, 28, 1;
L_0000020543d627a0 .part L_0000020543d62ac0, 28, 1;
L_0000020543d62c00 .part L_0000020543d5f140, 29, 1;
L_0000020543d62980 .part L_0000020543ee3c80, 29, 1;
L_0000020543d61620 .part L_0000020543d62ac0, 29, 1;
L_0000020543d61080 .part L_0000020543d5f140, 30, 1;
L_0000020543d62a20 .part L_0000020543ee3c80, 30, 1;
L_0000020543d61120 .part L_0000020543d62ac0, 30, 1;
L_0000020543d61580 .part L_0000020543d5f140, 31, 1;
L_0000020543d613a0 .part L_0000020543ee3c80, 31, 1;
L_0000020543d60720 .part L_0000020543d62ac0, 31, 1;
LS_0000020543d60860_0_0 .concat8 [ 1 1 1 1], L_0000020543e57440, L_0000020543e56020, L_0000020543e558b0, L_0000020543e563a0;
LS_0000020543d60860_0_4 .concat8 [ 1 1 1 1], L_0000020543e58be0, L_0000020543e57e50, L_0000020543e58320, L_0000020543e58cc0;
LS_0000020543d60860_0_8 .concat8 [ 1 1 1 1], L_0000020543e58da0, L_0000020543e58860, L_0000020543e580f0, L_0000020543e58e80;
LS_0000020543d60860_0_12 .concat8 [ 1 1 1 1], L_0000020543e57f30, L_0000020543e59ba0, L_0000020543e59190, L_0000020543e5abd0;
LS_0000020543d60860_0_16 .concat8 [ 1 1 1 1], L_0000020543e5a7e0, L_0000020543e59740, L_0000020543e5a460, L_0000020543e59350;
LS_0000020543d60860_0_20 .concat8 [ 1 1 1 1], L_0000020543e5aa80, L_0000020543e596d0, L_0000020543e5a230, L_0000020543e5ad90;
LS_0000020543d60860_0_24 .concat8 [ 1 1 1 1], L_0000020543e8e460, L_0000020543e8fea0, L_0000020543e8f030, L_0000020543e8fce0;
LS_0000020543d60860_0_28 .concat8 [ 1 1 1 1], L_0000020543e8eb60, L_0000020543e8fab0, L_0000020543e8ed20, L_0000020543e8e700;
LS_0000020543d60860_1_0 .concat8 [ 4 4 4 4], LS_0000020543d60860_0_0, LS_0000020543d60860_0_4, LS_0000020543d60860_0_8, LS_0000020543d60860_0_12;
LS_0000020543d60860_1_4 .concat8 [ 4 4 4 4], LS_0000020543d60860_0_16, LS_0000020543d60860_0_20, LS_0000020543d60860_0_24, LS_0000020543d60860_0_28;
L_0000020543d60860 .concat8 [ 16 16 0 0], LS_0000020543d60860_1_0, LS_0000020543d60860_1_4;
LS_0000020543d62ac0_0_0 .concat8 [ 1 1 1 1], L_0000020543df35f0, L_0000020543e56870, L_0000020543e56f00, L_0000020543e56330;
LS_0000020543d62ac0_0_4 .concat8 [ 1 1 1 1], L_0000020543e568e0, L_0000020543e58b00, L_0000020543e58080, L_0000020543e58a20;
LS_0000020543d62ac0_0_8 .concat8 [ 1 1 1 1], L_0000020543e58160, L_0000020543e58940, L_0000020543e57ec0, L_0000020543e57d70;
LS_0000020543d62ac0_0_12 .concat8 [ 1 1 1 1], L_0000020543e57590, L_0000020543e57fa0, L_0000020543e5a540, L_0000020543e590b0;
LS_0000020543d62ac0_0_16 .concat8 [ 1 1 1 1], L_0000020543e5ab60, L_0000020543e5a700, L_0000020543e59120, L_0000020543e59cf0;
LS_0000020543d62ac0_0_20 .concat8 [ 1 1 1 1], L_0000020543e59b30, L_0000020543e594a0, L_0000020543e59f20, L_0000020543e5af50;
LS_0000020543d62ac0_0_24 .concat8 [ 1 1 1 1], L_0000020543e8f570, L_0000020543e8e620, L_0000020543e8fb90, L_0000020543e8e8c0;
LS_0000020543d62ac0_0_28 .concat8 [ 1 1 1 1], L_0000020543e8e380, L_0000020543e8f500, L_0000020543e8e4d0, L_0000020543e8f260;
LS_0000020543d62ac0_0_32 .concat8 [ 1 0 0 0], L_0000020543e8e930;
LS_0000020543d62ac0_1_0 .concat8 [ 4 4 4 4], LS_0000020543d62ac0_0_0, LS_0000020543d62ac0_0_4, LS_0000020543d62ac0_0_8, LS_0000020543d62ac0_0_12;
LS_0000020543d62ac0_1_4 .concat8 [ 4 4 4 4], LS_0000020543d62ac0_0_16, LS_0000020543d62ac0_0_20, LS_0000020543d62ac0_0_24, LS_0000020543d62ac0_0_28;
LS_0000020543d62ac0_1_8 .concat8 [ 1 0 0 0], LS_0000020543d62ac0_0_32;
L_0000020543d62ac0 .concat8 [ 16 16 1 0], LS_0000020543d62ac0_1_0, LS_0000020543d62ac0_1_4, LS_0000020543d62ac0_1_8;
L_0000020543d62160 .part L_0000020543d62ac0, 32, 1;
S_0000020543ba4bf0 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aaaaa0 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543ba4d80 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e55d10 .functor XOR 1, L_0000020543d5e1a0, L_0000020543d5dd40, C4<0>, C4<0>;
L_0000020543e57440 .functor XOR 1, L_0000020543e55d10, L_0000020543d5f320, C4<0>, C4<0>;
L_0000020543e56fe0 .functor AND 1, L_0000020543d5e1a0, L_0000020543d5dd40, C4<1>, C4<1>;
L_0000020543e571a0 .functor AND 1, L_0000020543d5e1a0, L_0000020543d5f320, C4<1>, C4<1>;
L_0000020543e55ae0 .functor OR 1, L_0000020543e56fe0, L_0000020543e571a0, C4<0>, C4<0>;
L_0000020543e55ed0 .functor AND 1, L_0000020543d5dd40, L_0000020543d5f320, C4<1>, C4<1>;
L_0000020543e56870 .functor OR 1, L_0000020543e55ae0, L_0000020543e55ed0, C4<0>, C4<0>;
v0000020543b8a6e0_0 .net "Cin", 0 0, L_0000020543d5f320;  1 drivers
v0000020543b888e0_0 .net "Cout", 0 0, L_0000020543e56870;  1 drivers
v0000020543b8ca80_0 .net *"_ivl_0", 0 0, L_0000020543e55d10;  1 drivers
v0000020543b8b7c0_0 .net *"_ivl_10", 0 0, L_0000020543e55ed0;  1 drivers
v0000020543b8bfe0_0 .net *"_ivl_4", 0 0, L_0000020543e56fe0;  1 drivers
v0000020543b8d020_0 .net *"_ivl_6", 0 0, L_0000020543e571a0;  1 drivers
v0000020543b8cbc0_0 .net *"_ivl_8", 0 0, L_0000020543e55ae0;  1 drivers
v0000020543b8c4e0_0 .net "a", 0 0, L_0000020543d5e1a0;  1 drivers
v0000020543b8ce40_0 .net "b", 0 0, L_0000020543d5dd40;  1 drivers
v0000020543b8b360_0 .net "s", 0 0, L_0000020543e57440;  1 drivers
S_0000020543ba2350 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aab920 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543ba1090 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e55bc0 .functor XOR 1, L_0000020543d5e740, L_0000020543d5e240, C4<0>, C4<0>;
L_0000020543e56020 .functor XOR 1, L_0000020543e55bc0, L_0000020543d5f780, C4<0>, C4<0>;
L_0000020543e56170 .functor AND 1, L_0000020543d5e740, L_0000020543d5e240, C4<1>, C4<1>;
L_0000020543e56c60 .functor AND 1, L_0000020543d5e740, L_0000020543d5f780, C4<1>, C4<1>;
L_0000020543e57210 .functor OR 1, L_0000020543e56170, L_0000020543e56c60, C4<0>, C4<0>;
L_0000020543e57360 .functor AND 1, L_0000020543d5e240, L_0000020543d5f780, C4<1>, C4<1>;
L_0000020543e56f00 .functor OR 1, L_0000020543e57210, L_0000020543e57360, C4<0>, C4<0>;
v0000020543b8d700_0 .net "Cin", 0 0, L_0000020543d5f780;  1 drivers
v0000020543b8d160_0 .net "Cout", 0 0, L_0000020543e56f00;  1 drivers
v0000020543b8d480_0 .net *"_ivl_0", 0 0, L_0000020543e55bc0;  1 drivers
v0000020543b8c300_0 .net *"_ivl_10", 0 0, L_0000020543e57360;  1 drivers
v0000020543b8cda0_0 .net *"_ivl_4", 0 0, L_0000020543e56170;  1 drivers
v0000020543b8d0c0_0 .net *"_ivl_6", 0 0, L_0000020543e56c60;  1 drivers
v0000020543b8c260_0 .net *"_ivl_8", 0 0, L_0000020543e57210;  1 drivers
v0000020543b8d200_0 .net "a", 0 0, L_0000020543d5e740;  1 drivers
v0000020543b8c580_0 .net "b", 0 0, L_0000020543d5e240;  1 drivers
v0000020543b8b720_0 .net "s", 0 0, L_0000020543e56020;  1 drivers
S_0000020543ba3930 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aab0a0 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543ba3160 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba3930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e573d0 .functor XOR 1, L_0000020543d5fc80, L_0000020543d5dde0, C4<0>, C4<0>;
L_0000020543e558b0 .functor XOR 1, L_0000020543e573d0, L_0000020543d5e380, C4<0>, C4<0>;
L_0000020543e561e0 .functor AND 1, L_0000020543d5fc80, L_0000020543d5dde0, C4<1>, C4<1>;
L_0000020543e56d40 .functor AND 1, L_0000020543d5fc80, L_0000020543d5e380, C4<1>, C4<1>;
L_0000020543e56b80 .functor OR 1, L_0000020543e561e0, L_0000020543e56d40, C4<0>, C4<0>;
L_0000020543e56db0 .functor AND 1, L_0000020543d5dde0, L_0000020543d5e380, C4<1>, C4<1>;
L_0000020543e56330 .functor OR 1, L_0000020543e56b80, L_0000020543e56db0, C4<0>, C4<0>;
v0000020543b8b180_0 .net "Cin", 0 0, L_0000020543d5e380;  1 drivers
v0000020543b8b220_0 .net "Cout", 0 0, L_0000020543e56330;  1 drivers
v0000020543b8c620_0 .net *"_ivl_0", 0 0, L_0000020543e573d0;  1 drivers
v0000020543b8c3a0_0 .net *"_ivl_10", 0 0, L_0000020543e56db0;  1 drivers
v0000020543b8c1c0_0 .net *"_ivl_4", 0 0, L_0000020543e561e0;  1 drivers
v0000020543b8b2c0_0 .net *"_ivl_6", 0 0, L_0000020543e56d40;  1 drivers
v0000020543b8b400_0 .net *"_ivl_8", 0 0, L_0000020543e56b80;  1 drivers
v0000020543b8cc60_0 .net "a", 0 0, L_0000020543d5fc80;  1 drivers
v0000020543b8cf80_0 .net "b", 0 0, L_0000020543d5dde0;  1 drivers
v0000020543b8b0e0_0 .net "s", 0 0, L_0000020543e558b0;  1 drivers
S_0000020543ba1220 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aab820 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543ba2990 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba1220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e562c0 .functor XOR 1, L_0000020543d5f000, L_0000020543d5f500, C4<0>, C4<0>;
L_0000020543e563a0 .functor XOR 1, L_0000020543e562c0, L_0000020543d5f5a0, C4<0>, C4<0>;
L_0000020543e56480 .functor AND 1, L_0000020543d5f000, L_0000020543d5f500, C4<1>, C4<1>;
L_0000020543e56720 .functor AND 1, L_0000020543d5f000, L_0000020543d5f5a0, C4<1>, C4<1>;
L_0000020543e56790 .functor OR 1, L_0000020543e56480, L_0000020543e56720, C4<0>, C4<0>;
L_0000020543e56800 .functor AND 1, L_0000020543d5f500, L_0000020543d5f5a0, C4<1>, C4<1>;
L_0000020543e568e0 .functor OR 1, L_0000020543e56790, L_0000020543e56800, C4<0>, C4<0>;
v0000020543b8c8a0_0 .net "Cin", 0 0, L_0000020543d5f5a0;  1 drivers
v0000020543b8cd00_0 .net "Cout", 0 0, L_0000020543e568e0;  1 drivers
v0000020543b8cee0_0 .net *"_ivl_0", 0 0, L_0000020543e562c0;  1 drivers
v0000020543b8d7a0_0 .net *"_ivl_10", 0 0, L_0000020543e56800;  1 drivers
v0000020543b8b4a0_0 .net *"_ivl_4", 0 0, L_0000020543e56480;  1 drivers
v0000020543b8bea0_0 .net *"_ivl_6", 0 0, L_0000020543e56720;  1 drivers
v0000020543b8b900_0 .net *"_ivl_8", 0 0, L_0000020543e56790;  1 drivers
v0000020543b8ba40_0 .net "a", 0 0, L_0000020543d5f000;  1 drivers
v0000020543b8c080_0 .net "b", 0 0, L_0000020543d5f500;  1 drivers
v0000020543b8d2a0_0 .net "s", 0 0, L_0000020543e563a0;  1 drivers
S_0000020543ba13b0 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aaaba0 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543ba2b20 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba13b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e58550 .functor XOR 1, L_0000020543d5faa0, L_0000020543d5eec0, C4<0>, C4<0>;
L_0000020543e58be0 .functor XOR 1, L_0000020543e58550, L_0000020543d5f1e0, C4<0>, C4<0>;
L_0000020543e58c50 .functor AND 1, L_0000020543d5faa0, L_0000020543d5eec0, C4<1>, C4<1>;
L_0000020543e577c0 .functor AND 1, L_0000020543d5faa0, L_0000020543d5f1e0, C4<1>, C4<1>;
L_0000020543e57600 .functor OR 1, L_0000020543e58c50, L_0000020543e577c0, C4<0>, C4<0>;
L_0000020543e58710 .functor AND 1, L_0000020543d5eec0, L_0000020543d5f1e0, C4<1>, C4<1>;
L_0000020543e58b00 .functor OR 1, L_0000020543e57600, L_0000020543e58710, C4<0>, C4<0>;
v0000020543b8b540_0 .net "Cin", 0 0, L_0000020543d5f1e0;  1 drivers
v0000020543b8b5e0_0 .net "Cout", 0 0, L_0000020543e58b00;  1 drivers
v0000020543b8b9a0_0 .net *"_ivl_0", 0 0, L_0000020543e58550;  1 drivers
v0000020543b8b680_0 .net *"_ivl_10", 0 0, L_0000020543e58710;  1 drivers
v0000020543b8b860_0 .net *"_ivl_4", 0 0, L_0000020543e58c50;  1 drivers
v0000020543b8bae0_0 .net *"_ivl_6", 0 0, L_0000020543e577c0;  1 drivers
v0000020543b8d340_0 .net *"_ivl_8", 0 0, L_0000020543e57600;  1 drivers
v0000020543b8d3e0_0 .net "a", 0 0, L_0000020543d5faa0;  1 drivers
v0000020543b8d520_0 .net "b", 0 0, L_0000020543d5eec0;  1 drivers
v0000020543b8c440_0 .net "s", 0 0, L_0000020543e58be0;  1 drivers
S_0000020543ba45b0 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aab520 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543ba2030 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba45b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e57830 .functor XOR 1, L_0000020543d5e2e0, L_0000020543d5ece0, C4<0>, C4<0>;
L_0000020543e57e50 .functor XOR 1, L_0000020543e57830, L_0000020543d5e420, C4<0>, C4<0>;
L_0000020543e58240 .functor AND 1, L_0000020543d5e2e0, L_0000020543d5ece0, C4<1>, C4<1>;
L_0000020543e58fd0 .functor AND 1, L_0000020543d5e2e0, L_0000020543d5e420, C4<1>, C4<1>;
L_0000020543e57a60 .functor OR 1, L_0000020543e58240, L_0000020543e58fd0, C4<0>, C4<0>;
L_0000020543e585c0 .functor AND 1, L_0000020543d5ece0, L_0000020543d5e420, C4<1>, C4<1>;
L_0000020543e58080 .functor OR 1, L_0000020543e57a60, L_0000020543e585c0, C4<0>, C4<0>;
v0000020543b8c120_0 .net "Cin", 0 0, L_0000020543d5e420;  1 drivers
v0000020543b8c6c0_0 .net "Cout", 0 0, L_0000020543e58080;  1 drivers
v0000020543b8d5c0_0 .net *"_ivl_0", 0 0, L_0000020543e57830;  1 drivers
v0000020543b8cb20_0 .net *"_ivl_10", 0 0, L_0000020543e585c0;  1 drivers
v0000020543b8bc20_0 .net *"_ivl_4", 0 0, L_0000020543e58240;  1 drivers
v0000020543b8c940_0 .net *"_ivl_6", 0 0, L_0000020543e58fd0;  1 drivers
v0000020543b8d660_0 .net *"_ivl_8", 0 0, L_0000020543e57a60;  1 drivers
v0000020543b8c760_0 .net "a", 0 0, L_0000020543d5e2e0;  1 drivers
v0000020543b8d840_0 .net "b", 0 0, L_0000020543d5ece0;  1 drivers
v0000020543b8bb80_0 .net "s", 0 0, L_0000020543e57e50;  1 drivers
S_0000020543ba21c0 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aab0e0 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543ba3610 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e582b0 .functor XOR 1, L_0000020543d5f640, L_0000020543d5f8c0, C4<0>, C4<0>;
L_0000020543e58320 .functor XOR 1, L_0000020543e582b0, L_0000020543d5e7e0, C4<0>, C4<0>;
L_0000020543e58780 .functor AND 1, L_0000020543d5f640, L_0000020543d5f8c0, C4<1>, C4<1>;
L_0000020543e57910 .functor AND 1, L_0000020543d5f640, L_0000020543d5e7e0, C4<1>, C4<1>;
L_0000020543e588d0 .functor OR 1, L_0000020543e58780, L_0000020543e57910, C4<0>, C4<0>;
L_0000020543e58390 .functor AND 1, L_0000020543d5f8c0, L_0000020543d5e7e0, C4<1>, C4<1>;
L_0000020543e58a20 .functor OR 1, L_0000020543e588d0, L_0000020543e58390, C4<0>, C4<0>;
v0000020543b8bcc0_0 .net "Cin", 0 0, L_0000020543d5e7e0;  1 drivers
v0000020543b8bd60_0 .net "Cout", 0 0, L_0000020543e58a20;  1 drivers
v0000020543b8c800_0 .net *"_ivl_0", 0 0, L_0000020543e582b0;  1 drivers
v0000020543b8c9e0_0 .net *"_ivl_10", 0 0, L_0000020543e58390;  1 drivers
v0000020543b8be00_0 .net *"_ivl_4", 0 0, L_0000020543e58780;  1 drivers
v0000020543b8bf40_0 .net *"_ivl_6", 0 0, L_0000020543e57910;  1 drivers
v0000020543b8da20_0 .net *"_ivl_8", 0 0, L_0000020543e588d0;  1 drivers
v0000020543b8f3c0_0 .net "a", 0 0, L_0000020543d5f640;  1 drivers
v0000020543b8f780_0 .net "b", 0 0, L_0000020543d5f8c0;  1 drivers
v0000020543b8d8e0_0 .net "s", 0 0, L_0000020543e58320;  1 drivers
S_0000020543ba16d0 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aaad60 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543ba4290 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba16d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e58f60 .functor XOR 1, L_0000020543d5f3c0, L_0000020543d5e4c0, C4<0>, C4<0>;
L_0000020543e58cc0 .functor XOR 1, L_0000020543e58f60, L_0000020543d5f460, C4<0>, C4<0>;
L_0000020543e57750 .functor AND 1, L_0000020543d5f3c0, L_0000020543d5e4c0, C4<1>, C4<1>;
L_0000020543e58400 .functor AND 1, L_0000020543d5f3c0, L_0000020543d5f460, C4<1>, C4<1>;
L_0000020543e57520 .functor OR 1, L_0000020543e57750, L_0000020543e58400, C4<0>, C4<0>;
L_0000020543e58470 .functor AND 1, L_0000020543d5e4c0, L_0000020543d5f460, C4<1>, C4<1>;
L_0000020543e58160 .functor OR 1, L_0000020543e57520, L_0000020543e58470, C4<0>, C4<0>;
v0000020543b8ffa0_0 .net "Cin", 0 0, L_0000020543d5f460;  1 drivers
v0000020543b8f140_0 .net "Cout", 0 0, L_0000020543e58160;  1 drivers
v0000020543b8ef60_0 .net *"_ivl_0", 0 0, L_0000020543e58f60;  1 drivers
v0000020543b8ec40_0 .net *"_ivl_10", 0 0, L_0000020543e58470;  1 drivers
v0000020543b8fdc0_0 .net *"_ivl_4", 0 0, L_0000020543e57750;  1 drivers
v0000020543b8e880_0 .net *"_ivl_6", 0 0, L_0000020543e58400;  1 drivers
v0000020543b8e920_0 .net *"_ivl_8", 0 0, L_0000020543e57520;  1 drivers
v0000020543b8dfc0_0 .net "a", 0 0, L_0000020543d5f3c0;  1 drivers
v0000020543b8db60_0 .net "b", 0 0, L_0000020543d5e4c0;  1 drivers
v0000020543b8e560_0 .net "s", 0 0, L_0000020543e58cc0;  1 drivers
S_0000020543ba1860 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aaade0 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543ba3ac0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba1860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e58d30 .functor XOR 1, L_0000020543d5f820, L_0000020543d5f960, C4<0>, C4<0>;
L_0000020543e58da0 .functor XOR 1, L_0000020543e58d30, L_0000020543d5ec40, C4<0>, C4<0>;
L_0000020543e578a0 .functor AND 1, L_0000020543d5f820, L_0000020543d5f960, C4<1>, C4<1>;
L_0000020543e581d0 .functor AND 1, L_0000020543d5f820, L_0000020543d5ec40, C4<1>, C4<1>;
L_0000020543e587f0 .functor OR 1, L_0000020543e578a0, L_0000020543e581d0, C4<0>, C4<0>;
L_0000020543e57980 .functor AND 1, L_0000020543d5f960, L_0000020543d5ec40, C4<1>, C4<1>;
L_0000020543e58940 .functor OR 1, L_0000020543e587f0, L_0000020543e57980, C4<0>, C4<0>;
v0000020543b8e060_0 .net "Cin", 0 0, L_0000020543d5ec40;  1 drivers
v0000020543b8f280_0 .net "Cout", 0 0, L_0000020543e58940;  1 drivers
v0000020543b8e6a0_0 .net *"_ivl_0", 0 0, L_0000020543e58d30;  1 drivers
v0000020543b8e9c0_0 .net *"_ivl_10", 0 0, L_0000020543e57980;  1 drivers
v0000020543b8f500_0 .net *"_ivl_4", 0 0, L_0000020543e578a0;  1 drivers
v0000020543b8ff00_0 .net *"_ivl_6", 0 0, L_0000020543e581d0;  1 drivers
v0000020543b8fd20_0 .net *"_ivl_8", 0 0, L_0000020543e587f0;  1 drivers
v0000020543b8faa0_0 .net "a", 0 0, L_0000020543d5f820;  1 drivers
v0000020543b8e380_0 .net "b", 0 0, L_0000020543d5f960;  1 drivers
v0000020543b8df20_0 .net "s", 0 0, L_0000020543e58da0;  1 drivers
S_0000020543ba4740 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aaaf20 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543ba1d10 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba4740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e57b40 .functor XOR 1, L_0000020543d600e0, L_0000020543d5e560, C4<0>, C4<0>;
L_0000020543e58860 .functor XOR 1, L_0000020543e57b40, L_0000020543d5fb40, C4<0>, C4<0>;
L_0000020543e586a0 .functor AND 1, L_0000020543d600e0, L_0000020543d5e560, C4<1>, C4<1>;
L_0000020543e584e0 .functor AND 1, L_0000020543d600e0, L_0000020543d5fb40, C4<1>, C4<1>;
L_0000020543e58e10 .functor OR 1, L_0000020543e586a0, L_0000020543e584e0, C4<0>, C4<0>;
L_0000020543e57ad0 .functor AND 1, L_0000020543d5e560, L_0000020543d5fb40, C4<1>, C4<1>;
L_0000020543e57ec0 .functor OR 1, L_0000020543e58e10, L_0000020543e57ad0, C4<0>, C4<0>;
v0000020543b8e420_0 .net "Cin", 0 0, L_0000020543d5fb40;  1 drivers
v0000020543b8e100_0 .net "Cout", 0 0, L_0000020543e57ec0;  1 drivers
v0000020543b8f820_0 .net *"_ivl_0", 0 0, L_0000020543e57b40;  1 drivers
v0000020543b8e1a0_0 .net *"_ivl_10", 0 0, L_0000020543e57ad0;  1 drivers
v0000020543b8ea60_0 .net *"_ivl_4", 0 0, L_0000020543e586a0;  1 drivers
v0000020543b8f8c0_0 .net *"_ivl_6", 0 0, L_0000020543e584e0;  1 drivers
v0000020543b8d980_0 .net *"_ivl_8", 0 0, L_0000020543e58e10;  1 drivers
v0000020543b90040_0 .net "a", 0 0, L_0000020543d600e0;  1 drivers
v0000020543b8f960_0 .net "b", 0 0, L_0000020543d5e560;  1 drivers
v0000020543b8fe60_0 .net "s", 0 0, L_0000020543e58860;  1 drivers
S_0000020543ba24e0 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aab020 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543ba4420 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba24e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e589b0 .functor XOR 1, L_0000020543d5fbe0, L_0000020543d5fd20, C4<0>, C4<0>;
L_0000020543e580f0 .functor XOR 1, L_0000020543e589b0, L_0000020543d5e880, C4<0>, C4<0>;
L_0000020543e58b70 .functor AND 1, L_0000020543d5fbe0, L_0000020543d5fd20, C4<1>, C4<1>;
L_0000020543e579f0 .functor AND 1, L_0000020543d5fbe0, L_0000020543d5e880, C4<1>, C4<1>;
L_0000020543e57bb0 .functor OR 1, L_0000020543e58b70, L_0000020543e579f0, C4<0>, C4<0>;
L_0000020543e58a90 .functor AND 1, L_0000020543d5fd20, L_0000020543d5e880, C4<1>, C4<1>;
L_0000020543e57d70 .functor OR 1, L_0000020543e57bb0, L_0000020543e58a90, C4<0>, C4<0>;
v0000020543b8eba0_0 .net "Cin", 0 0, L_0000020543d5e880;  1 drivers
v0000020543b8f000_0 .net "Cout", 0 0, L_0000020543e57d70;  1 drivers
v0000020543b8fa00_0 .net *"_ivl_0", 0 0, L_0000020543e589b0;  1 drivers
v0000020543b8ee20_0 .net *"_ivl_10", 0 0, L_0000020543e58a90;  1 drivers
v0000020543b8f1e0_0 .net *"_ivl_4", 0 0, L_0000020543e58b70;  1 drivers
v0000020543b8dc00_0 .net *"_ivl_6", 0 0, L_0000020543e579f0;  1 drivers
v0000020543b8e600_0 .net *"_ivl_8", 0 0, L_0000020543e57bb0;  1 drivers
v0000020543b8eb00_0 .net "a", 0 0, L_0000020543d5fbe0;  1 drivers
v0000020543b8f5a0_0 .net "b", 0 0, L_0000020543d5fd20;  1 drivers
v0000020543b8dac0_0 .net "s", 0 0, L_0000020543e580f0;  1 drivers
S_0000020543ba48d0 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aab060 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543ba1b80 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba48d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e57c20 .functor XOR 1, L_0000020543d5e600, L_0000020543d5ee20, C4<0>, C4<0>;
L_0000020543e58e80 .functor XOR 1, L_0000020543e57c20, L_0000020543d5eba0, C4<0>, C4<0>;
L_0000020543e58ef0 .functor AND 1, L_0000020543d5e600, L_0000020543d5ee20, C4<1>, C4<1>;
L_0000020543e59040 .functor AND 1, L_0000020543d5e600, L_0000020543d5eba0, C4<1>, C4<1>;
L_0000020543e58630 .functor OR 1, L_0000020543e58ef0, L_0000020543e59040, C4<0>, C4<0>;
L_0000020543e574b0 .functor AND 1, L_0000020543d5ee20, L_0000020543d5eba0, C4<1>, C4<1>;
L_0000020543e57590 .functor OR 1, L_0000020543e58630, L_0000020543e574b0, C4<0>, C4<0>;
v0000020543b8e240_0 .net "Cin", 0 0, L_0000020543d5eba0;  1 drivers
v0000020543b8dca0_0 .net "Cout", 0 0, L_0000020543e57590;  1 drivers
v0000020543b8dd40_0 .net *"_ivl_0", 0 0, L_0000020543e57c20;  1 drivers
v0000020543b8f460_0 .net *"_ivl_10", 0 0, L_0000020543e574b0;  1 drivers
v0000020543b8f640_0 .net *"_ivl_4", 0 0, L_0000020543e58ef0;  1 drivers
v0000020543b8dde0_0 .net *"_ivl_6", 0 0, L_0000020543e59040;  1 drivers
v0000020543b8de80_0 .net *"_ivl_8", 0 0, L_0000020543e58630;  1 drivers
v0000020543b8fb40_0 .net "a", 0 0, L_0000020543d5e600;  1 drivers
v0000020543b8fbe0_0 .net "b", 0 0, L_0000020543d5ee20;  1 drivers
v0000020543b8e4c0_0 .net "s", 0 0, L_0000020543e58e80;  1 drivers
S_0000020543ba2e40 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aab120 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543ba2670 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba2e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e57670 .functor XOR 1, L_0000020543d5fdc0, L_0000020543d5fe60, C4<0>, C4<0>;
L_0000020543e57f30 .functor XOR 1, L_0000020543e57670, L_0000020543d5ed80, C4<0>, C4<0>;
L_0000020543e576e0 .functor AND 1, L_0000020543d5fdc0, L_0000020543d5fe60, C4<1>, C4<1>;
L_0000020543e57c90 .functor AND 1, L_0000020543d5fdc0, L_0000020543d5ed80, C4<1>, C4<1>;
L_0000020543e57d00 .functor OR 1, L_0000020543e576e0, L_0000020543e57c90, C4<0>, C4<0>;
L_0000020543e57de0 .functor AND 1, L_0000020543d5fe60, L_0000020543d5ed80, C4<1>, C4<1>;
L_0000020543e57fa0 .functor OR 1, L_0000020543e57d00, L_0000020543e57de0, C4<0>, C4<0>;
v0000020543b8f6e0_0 .net "Cin", 0 0, L_0000020543d5ed80;  1 drivers
v0000020543b8e740_0 .net "Cout", 0 0, L_0000020543e57fa0;  1 drivers
v0000020543b8e2e0_0 .net *"_ivl_0", 0 0, L_0000020543e57670;  1 drivers
v0000020543b8fc80_0 .net *"_ivl_10", 0 0, L_0000020543e57de0;  1 drivers
v0000020543b8e7e0_0 .net *"_ivl_4", 0 0, L_0000020543e576e0;  1 drivers
v0000020543b8ece0_0 .net *"_ivl_6", 0 0, L_0000020543e57c90;  1 drivers
v0000020543b8ed80_0 .net *"_ivl_8", 0 0, L_0000020543e57d00;  1 drivers
v0000020543b8eec0_0 .net "a", 0 0, L_0000020543d5fdc0;  1 drivers
v0000020543b8f0a0_0 .net "b", 0 0, L_0000020543d5fe60;  1 drivers
v0000020543b8f320_0 .net "s", 0 0, L_0000020543e57f30;  1 drivers
S_0000020543ba32f0 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aab1a0 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543ba3480 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba32f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e58010 .functor XOR 1, L_0000020543d5ff00, L_0000020543d5ffa0, C4<0>, C4<0>;
L_0000020543e59ba0 .functor XOR 1, L_0000020543e58010, L_0000020543d60040, C4<0>, C4<0>;
L_0000020543e59eb0 .functor AND 1, L_0000020543d5ff00, L_0000020543d5ffa0, C4<1>, C4<1>;
L_0000020543e5a150 .functor AND 1, L_0000020543d5ff00, L_0000020543d60040, C4<1>, C4<1>;
L_0000020543e59f90 .functor OR 1, L_0000020543e59eb0, L_0000020543e5a150, C4<0>, C4<0>;
L_0000020543e597b0 .functor AND 1, L_0000020543d5ffa0, L_0000020543d60040, C4<1>, C4<1>;
L_0000020543e5a540 .functor OR 1, L_0000020543e59f90, L_0000020543e597b0, C4<0>, C4<0>;
v0000020543b91a80_0 .net "Cin", 0 0, L_0000020543d60040;  1 drivers
v0000020543b90720_0 .net "Cout", 0 0, L_0000020543e5a540;  1 drivers
v0000020543b907c0_0 .net *"_ivl_0", 0 0, L_0000020543e58010;  1 drivers
v0000020543b92160_0 .net *"_ivl_10", 0 0, L_0000020543e597b0;  1 drivers
v0000020543b92480_0 .net *"_ivl_4", 0 0, L_0000020543e59eb0;  1 drivers
v0000020543b91300_0 .net *"_ivl_6", 0 0, L_0000020543e5a150;  1 drivers
v0000020543b91da0_0 .net *"_ivl_8", 0 0, L_0000020543e59f90;  1 drivers
v0000020543b920c0_0 .net "a", 0 0, L_0000020543d5ff00;  1 drivers
v0000020543b90540_0 .net "b", 0 0, L_0000020543d5ffa0;  1 drivers
v0000020543b919e0_0 .net "s", 0 0, L_0000020543e59ba0;  1 drivers
S_0000020543ba37a0 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aab1e0 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543ba64f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e5a3f0 .functor XOR 1, L_0000020543d60220, L_0000020543d60180, C4<0>, C4<0>;
L_0000020543e59190 .functor XOR 1, L_0000020543e5a3f0, L_0000020543d602c0, C4<0>, C4<0>;
L_0000020543e59a50 .functor AND 1, L_0000020543d60220, L_0000020543d60180, C4<1>, C4<1>;
L_0000020543e59ac0 .functor AND 1, L_0000020543d60220, L_0000020543d602c0, C4<1>, C4<1>;
L_0000020543e5a000 .functor OR 1, L_0000020543e59a50, L_0000020543e59ac0, C4<0>, C4<0>;
L_0000020543e5a770 .functor AND 1, L_0000020543d60180, L_0000020543d602c0, C4<1>, C4<1>;
L_0000020543e590b0 .functor OR 1, L_0000020543e5a000, L_0000020543e5a770, C4<0>, C4<0>;
v0000020543b91940_0 .net "Cin", 0 0, L_0000020543d602c0;  1 drivers
v0000020543b92200_0 .net "Cout", 0 0, L_0000020543e590b0;  1 drivers
v0000020543b91620_0 .net *"_ivl_0", 0 0, L_0000020543e5a3f0;  1 drivers
v0000020543b90860_0 .net *"_ivl_10", 0 0, L_0000020543e5a770;  1 drivers
v0000020543b90ea0_0 .net *"_ivl_4", 0 0, L_0000020543e59a50;  1 drivers
v0000020543b91d00_0 .net *"_ivl_6", 0 0, L_0000020543e59ac0;  1 drivers
v0000020543b90180_0 .net *"_ivl_8", 0 0, L_0000020543e5a000;  1 drivers
v0000020543b922a0_0 .net "a", 0 0, L_0000020543d60220;  1 drivers
v0000020543b92340_0 .net "b", 0 0, L_0000020543d60180;  1 drivers
v0000020543b91c60_0 .net "s", 0 0, L_0000020543e59190;  1 drivers
S_0000020543ba6cc0 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aab220 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543ba5b90 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba6cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e5a9a0 .functor XOR 1, L_0000020543d60400, L_0000020543d604a0, C4<0>, C4<0>;
L_0000020543e5abd0 .functor XOR 1, L_0000020543e5a9a0, L_0000020543d5e060, C4<0>, C4<0>;
L_0000020543e5a070 .functor AND 1, L_0000020543d60400, L_0000020543d604a0, C4<1>, C4<1>;
L_0000020543e593c0 .functor AND 1, L_0000020543d60400, L_0000020543d5e060, C4<1>, C4<1>;
L_0000020543e59c10 .functor OR 1, L_0000020543e5a070, L_0000020543e593c0, C4<0>, C4<0>;
L_0000020543e59580 .functor AND 1, L_0000020543d604a0, L_0000020543d5e060, C4<1>, C4<1>;
L_0000020543e5ab60 .functor OR 1, L_0000020543e59c10, L_0000020543e59580, C4<0>, C4<0>;
v0000020543b90220_0 .net "Cin", 0 0, L_0000020543d5e060;  1 drivers
v0000020543b902c0_0 .net "Cout", 0 0, L_0000020543e5ab60;  1 drivers
v0000020543b91bc0_0 .net *"_ivl_0", 0 0, L_0000020543e5a9a0;  1 drivers
v0000020543b92840_0 .net *"_ivl_10", 0 0, L_0000020543e59580;  1 drivers
v0000020543b900e0_0 .net *"_ivl_4", 0 0, L_0000020543e5a070;  1 drivers
v0000020543b91b20_0 .net *"_ivl_6", 0 0, L_0000020543e593c0;  1 drivers
v0000020543b923e0_0 .net *"_ivl_8", 0 0, L_0000020543e59c10;  1 drivers
v0000020543b90900_0 .net "a", 0 0, L_0000020543d60400;  1 drivers
v0000020543b90f40_0 .net "b", 0 0, L_0000020543d604a0;  1 drivers
v0000020543b909a0_0 .net "s", 0 0, L_0000020543e5abd0;  1 drivers
S_0000020543ba77b0 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aab260 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543ba8a70 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba77b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e5a1c0 .functor XOR 1, L_0000020543d622a0, L_0000020543d60f40, C4<0>, C4<0>;
L_0000020543e5a7e0 .functor XOR 1, L_0000020543e5a1c0, L_0000020543d60b80, C4<0>, C4<0>;
L_0000020543e5a850 .functor AND 1, L_0000020543d622a0, L_0000020543d60f40, C4<1>, C4<1>;
L_0000020543e59430 .functor AND 1, L_0000020543d622a0, L_0000020543d60b80, C4<1>, C4<1>;
L_0000020543e59200 .functor OR 1, L_0000020543e5a850, L_0000020543e59430, C4<0>, C4<0>;
L_0000020543e5a310 .functor AND 1, L_0000020543d60f40, L_0000020543d60b80, C4<1>, C4<1>;
L_0000020543e5a700 .functor OR 1, L_0000020543e59200, L_0000020543e5a310, C4<0>, C4<0>;
v0000020543b916c0_0 .net "Cin", 0 0, L_0000020543d60b80;  1 drivers
v0000020543b91e40_0 .net "Cout", 0 0, L_0000020543e5a700;  1 drivers
v0000020543b90b80_0 .net *"_ivl_0", 0 0, L_0000020543e5a1c0;  1 drivers
v0000020543b90d60_0 .net *"_ivl_10", 0 0, L_0000020543e5a310;  1 drivers
v0000020543b91080_0 .net *"_ivl_4", 0 0, L_0000020543e5a850;  1 drivers
v0000020543b90a40_0 .net *"_ivl_6", 0 0, L_0000020543e59430;  1 drivers
v0000020543b91260_0 .net *"_ivl_8", 0 0, L_0000020543e59200;  1 drivers
v0000020543b91800_0 .net "a", 0 0, L_0000020543d622a0;  1 drivers
v0000020543b90fe0_0 .net "b", 0 0, L_0000020543d60f40;  1 drivers
v0000020543b91ee0_0 .net "s", 0 0, L_0000020543e5a7e0;  1 drivers
S_0000020543ba8750 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aac260 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543ba6680 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba8750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e59d60 .functor XOR 1, L_0000020543d61300, L_0000020543d60900, C4<0>, C4<0>;
L_0000020543e59740 .functor XOR 1, L_0000020543e59d60, L_0000020543d616c0, C4<0>, C4<0>;
L_0000020543e5a380 .functor AND 1, L_0000020543d61300, L_0000020543d60900, C4<1>, C4<1>;
L_0000020543e5a2a0 .functor AND 1, L_0000020543d61300, L_0000020543d616c0, C4<1>, C4<1>;
L_0000020543e59970 .functor OR 1, L_0000020543e5a380, L_0000020543e5a2a0, C4<0>, C4<0>;
L_0000020543e5a8c0 .functor AND 1, L_0000020543d60900, L_0000020543d616c0, C4<1>, C4<1>;
L_0000020543e59120 .functor OR 1, L_0000020543e59970, L_0000020543e5a8c0, C4<0>, C4<0>;
v0000020543b91f80_0 .net "Cin", 0 0, L_0000020543d616c0;  1 drivers
v0000020543b92020_0 .net "Cout", 0 0, L_0000020543e59120;  1 drivers
v0000020543b92520_0 .net *"_ivl_0", 0 0, L_0000020543e59d60;  1 drivers
v0000020543b904a0_0 .net *"_ivl_10", 0 0, L_0000020543e5a8c0;  1 drivers
v0000020543b925c0_0 .net *"_ivl_4", 0 0, L_0000020543e5a380;  1 drivers
v0000020543b90ae0_0 .net *"_ivl_6", 0 0, L_0000020543e5a2a0;  1 drivers
v0000020543b90c20_0 .net *"_ivl_8", 0 0, L_0000020543e59970;  1 drivers
v0000020543b91120_0 .net "a", 0 0, L_0000020543d61300;  1 drivers
v0000020543b92660_0 .net "b", 0 0, L_0000020543d60900;  1 drivers
v0000020543b90400_0 .net "s", 0 0, L_0000020543e59740;  1 drivers
S_0000020543ba69a0 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aac960 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543ba7df0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba69a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e5aa10 .functor XOR 1, L_0000020543d611c0, L_0000020543d623e0, C4<0>, C4<0>;
L_0000020543e5a460 .functor XOR 1, L_0000020543e5aa10, L_0000020543d61260, C4<0>, C4<0>;
L_0000020543e59c80 .functor AND 1, L_0000020543d611c0, L_0000020543d623e0, C4<1>, C4<1>;
L_0000020543e5a930 .functor AND 1, L_0000020543d611c0, L_0000020543d61260, C4<1>, C4<1>;
L_0000020543e5a4d0 .functor OR 1, L_0000020543e59c80, L_0000020543e5a930, C4<0>, C4<0>;
L_0000020543e595f0 .functor AND 1, L_0000020543d623e0, L_0000020543d61260, C4<1>, C4<1>;
L_0000020543e59cf0 .functor OR 1, L_0000020543e5a4d0, L_0000020543e595f0, C4<0>, C4<0>;
v0000020543b92700_0 .net "Cin", 0 0, L_0000020543d61260;  1 drivers
v0000020543b927a0_0 .net "Cout", 0 0, L_0000020543e59cf0;  1 drivers
v0000020543b90cc0_0 .net *"_ivl_0", 0 0, L_0000020543e5aa10;  1 drivers
v0000020543b90360_0 .net *"_ivl_10", 0 0, L_0000020543e595f0;  1 drivers
v0000020543b905e0_0 .net *"_ivl_4", 0 0, L_0000020543e59c80;  1 drivers
v0000020543b90680_0 .net *"_ivl_6", 0 0, L_0000020543e5a930;  1 drivers
v0000020543b90e00_0 .net *"_ivl_8", 0 0, L_0000020543e5a4d0;  1 drivers
v0000020543b911c0_0 .net "a", 0 0, L_0000020543d611c0;  1 drivers
v0000020543b913a0_0 .net "b", 0 0, L_0000020543d623e0;  1 drivers
v0000020543b91440_0 .net "s", 0 0, L_0000020543e5a460;  1 drivers
S_0000020543ba88e0 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aac9a0 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543ba56e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba88e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e5a5b0 .functor XOR 1, L_0000020543d60c20, L_0000020543d61440, C4<0>, C4<0>;
L_0000020543e59350 .functor XOR 1, L_0000020543e5a5b0, L_0000020543d62480, C4<0>, C4<0>;
L_0000020543e5a620 .functor AND 1, L_0000020543d60c20, L_0000020543d61440, C4<1>, C4<1>;
L_0000020543e59270 .functor AND 1, L_0000020543d60c20, L_0000020543d62480, C4<1>, C4<1>;
L_0000020543e59dd0 .functor OR 1, L_0000020543e5a620, L_0000020543e59270, C4<0>, C4<0>;
L_0000020543e59660 .functor AND 1, L_0000020543d61440, L_0000020543d62480, C4<1>, C4<1>;
L_0000020543e59b30 .functor OR 1, L_0000020543e59dd0, L_0000020543e59660, C4<0>, C4<0>;
v0000020543b914e0_0 .net "Cin", 0 0, L_0000020543d62480;  1 drivers
v0000020543b91580_0 .net "Cout", 0 0, L_0000020543e59b30;  1 drivers
v0000020543b91760_0 .net *"_ivl_0", 0 0, L_0000020543e5a5b0;  1 drivers
v0000020543b918a0_0 .net *"_ivl_10", 0 0, L_0000020543e59660;  1 drivers
v0000020543b92b60_0 .net *"_ivl_4", 0 0, L_0000020543e5a620;  1 drivers
v0000020543b94d20_0 .net *"_ivl_6", 0 0, L_0000020543e59270;  1 drivers
v0000020543b948c0_0 .net *"_ivl_8", 0 0, L_0000020543e59dd0;  1 drivers
v0000020543b93060_0 .net "a", 0 0, L_0000020543d60c20;  1 drivers
v0000020543b93560_0 .net "b", 0 0, L_0000020543d61440;  1 drivers
v0000020543b94780_0 .net "s", 0 0, L_0000020543e59350;  1 drivers
S_0000020543ba7f80 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aabce0 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543ba7940 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba7f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e5ac40 .functor XOR 1, L_0000020543d61a80, L_0000020543d614e0, C4<0>, C4<0>;
L_0000020543e5aa80 .functor XOR 1, L_0000020543e5ac40, L_0000020543d607c0, C4<0>, C4<0>;
L_0000020543e5aaf0 .functor AND 1, L_0000020543d61a80, L_0000020543d614e0, C4<1>, C4<1>;
L_0000020543e599e0 .functor AND 1, L_0000020543d61a80, L_0000020543d607c0, C4<1>, C4<1>;
L_0000020543e59510 .functor OR 1, L_0000020543e5aaf0, L_0000020543e599e0, C4<0>, C4<0>;
L_0000020543e5a690 .functor AND 1, L_0000020543d614e0, L_0000020543d607c0, C4<1>, C4<1>;
L_0000020543e594a0 .functor OR 1, L_0000020543e59510, L_0000020543e5a690, C4<0>, C4<0>;
v0000020543b93e20_0 .net "Cin", 0 0, L_0000020543d607c0;  1 drivers
v0000020543b92a20_0 .net "Cout", 0 0, L_0000020543e594a0;  1 drivers
v0000020543b940a0_0 .net *"_ivl_0", 0 0, L_0000020543e5ac40;  1 drivers
v0000020543b94dc0_0 .net *"_ivl_10", 0 0, L_0000020543e5a690;  1 drivers
v0000020543b95040_0 .net *"_ivl_4", 0 0, L_0000020543e5aaf0;  1 drivers
v0000020543b92e80_0 .net *"_ivl_6", 0 0, L_0000020543e599e0;  1 drivers
v0000020543b943c0_0 .net *"_ivl_8", 0 0, L_0000020543e59510;  1 drivers
v0000020543b936a0_0 .net "a", 0 0, L_0000020543d61a80;  1 drivers
v0000020543b94140_0 .net "b", 0 0, L_0000020543d614e0;  1 drivers
v0000020543b93ce0_0 .net "s", 0 0, L_0000020543e5aa80;  1 drivers
S_0000020543ba5550 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aac920 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543ba8c00 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba5550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e592e0 .functor XOR 1, L_0000020543d61800, L_0000020543d609a0, C4<0>, C4<0>;
L_0000020543e596d0 .functor XOR 1, L_0000020543e592e0, L_0000020543d618a0, C4<0>, C4<0>;
L_0000020543e59e40 .functor AND 1, L_0000020543d61800, L_0000020543d609a0, C4<1>, C4<1>;
L_0000020543e59820 .functor AND 1, L_0000020543d61800, L_0000020543d618a0, C4<1>, C4<1>;
L_0000020543e59890 .functor OR 1, L_0000020543e59e40, L_0000020543e59820, C4<0>, C4<0>;
L_0000020543e59900 .functor AND 1, L_0000020543d609a0, L_0000020543d618a0, C4<1>, C4<1>;
L_0000020543e59f20 .functor OR 1, L_0000020543e59890, L_0000020543e59900, C4<0>, C4<0>;
v0000020543b94320_0 .net "Cin", 0 0, L_0000020543d618a0;  1 drivers
v0000020543b945a0_0 .net "Cout", 0 0, L_0000020543e59f20;  1 drivers
v0000020543b92c00_0 .net *"_ivl_0", 0 0, L_0000020543e592e0;  1 drivers
v0000020543b94280_0 .net *"_ivl_10", 0 0, L_0000020543e59900;  1 drivers
v0000020543b92f20_0 .net *"_ivl_4", 0 0, L_0000020543e59e40;  1 drivers
v0000020543b937e0_0 .net *"_ivl_6", 0 0, L_0000020543e59820;  1 drivers
v0000020543b94e60_0 .net *"_ivl_8", 0 0, L_0000020543e59890;  1 drivers
v0000020543b92fc0_0 .net "a", 0 0, L_0000020543d61800;  1 drivers
v0000020543b94be0_0 .net "b", 0 0, L_0000020543d609a0;  1 drivers
v0000020543b92de0_0 .net "s", 0 0, L_0000020543e596d0;  1 drivers
S_0000020543ba53c0 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aac5a0 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543ba7ad0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba53c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e5a0e0 .functor XOR 1, L_0000020543d61940, L_0000020543d60d60, C4<0>, C4<0>;
L_0000020543e5a230 .functor XOR 1, L_0000020543e5a0e0, L_0000020543d62840, C4<0>, C4<0>;
L_0000020543e5ae00 .functor AND 1, L_0000020543d61940, L_0000020543d60d60, C4<1>, C4<1>;
L_0000020543e5acb0 .functor AND 1, L_0000020543d61940, L_0000020543d62840, C4<1>, C4<1>;
L_0000020543e5ad20 .functor OR 1, L_0000020543e5ae00, L_0000020543e5acb0, C4<0>, C4<0>;
L_0000020543e5aee0 .functor AND 1, L_0000020543d60d60, L_0000020543d62840, C4<1>, C4<1>;
L_0000020543e5af50 .functor OR 1, L_0000020543e5ad20, L_0000020543e5aee0, C4<0>, C4<0>;
v0000020543b928e0_0 .net "Cin", 0 0, L_0000020543d62840;  1 drivers
v0000020543b93100_0 .net "Cout", 0 0, L_0000020543e5af50;  1 drivers
v0000020543b93880_0 .net *"_ivl_0", 0 0, L_0000020543e5a0e0;  1 drivers
v0000020543b92ac0_0 .net *"_ivl_10", 0 0, L_0000020543e5aee0;  1 drivers
v0000020543b94fa0_0 .net *"_ivl_4", 0 0, L_0000020543e5ae00;  1 drivers
v0000020543b94460_0 .net *"_ivl_6", 0 0, L_0000020543e5acb0;  1 drivers
v0000020543b94640_0 .net *"_ivl_8", 0 0, L_0000020543e5ad20;  1 drivers
v0000020543b941e0_0 .net "a", 0 0, L_0000020543d61940;  1 drivers
v0000020543b93a60_0 .net "b", 0 0, L_0000020543d60d60;  1 drivers
v0000020543b94960_0 .net "s", 0 0, L_0000020543e5a230;  1 drivers
S_0000020543ba6810 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aabe20 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543ba50a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba6810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e5ae70 .functor XOR 1, L_0000020543d60cc0, L_0000020543d60ae0, C4<0>, C4<0>;
L_0000020543e5ad90 .functor XOR 1, L_0000020543e5ae70, L_0000020543d62b60, C4<0>, C4<0>;
L_0000020543e56950 .functor AND 1, L_0000020543d60cc0, L_0000020543d60ae0, C4<1>, C4<1>;
L_000002054364ff60 .functor AND 1, L_0000020543d60cc0, L_0000020543d62b60, C4<1>, C4<1>;
L_0000020543e8e5b0 .functor OR 1, L_0000020543e56950, L_000002054364ff60, C4<0>, C4<0>;
L_0000020543e8f7a0 .functor AND 1, L_0000020543d60ae0, L_0000020543d62b60, C4<1>, C4<1>;
L_0000020543e8f570 .functor OR 1, L_0000020543e8e5b0, L_0000020543e8f7a0, C4<0>, C4<0>;
v0000020543b94a00_0 .net "Cin", 0 0, L_0000020543d62b60;  1 drivers
v0000020543b94500_0 .net "Cout", 0 0, L_0000020543e8f570;  1 drivers
v0000020543b92980_0 .net *"_ivl_0", 0 0, L_0000020543e5ae70;  1 drivers
v0000020543b93c40_0 .net *"_ivl_10", 0 0, L_0000020543e8f7a0;  1 drivers
v0000020543b92ca0_0 .net *"_ivl_4", 0 0, L_0000020543e56950;  1 drivers
v0000020543b931a0_0 .net *"_ivl_6", 0 0, L_000002054364ff60;  1 drivers
v0000020543b94820_0 .net *"_ivl_8", 0 0, L_0000020543e8e5b0;  1 drivers
v0000020543b92d40_0 .net "a", 0 0, L_0000020543d60cc0;  1 drivers
v0000020543b93600_0 .net "b", 0 0, L_0000020543d60ae0;  1 drivers
v0000020543b932e0_0 .net "s", 0 0, L_0000020543e5ad90;  1 drivers
S_0000020543ba5230 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aac6e0 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543ba5870 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba5230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e8f9d0 .functor XOR 1, L_0000020543d62520, L_0000020543d625c0, C4<0>, C4<0>;
L_0000020543e8e460 .functor XOR 1, L_0000020543e8f9d0, L_0000020543d620c0, C4<0>, C4<0>;
L_0000020543e8e850 .functor AND 1, L_0000020543d62520, L_0000020543d625c0, C4<1>, C4<1>;
L_0000020543e8f650 .functor AND 1, L_0000020543d62520, L_0000020543d620c0, C4<1>, C4<1>;
L_0000020543e8f180 .functor OR 1, L_0000020543e8e850, L_0000020543e8f650, C4<0>, C4<0>;
L_0000020543e8ecb0 .functor AND 1, L_0000020543d625c0, L_0000020543d620c0, C4<1>, C4<1>;
L_0000020543e8e620 .functor OR 1, L_0000020543e8f180, L_0000020543e8ecb0, C4<0>, C4<0>;
v0000020543b93740_0 .net "Cin", 0 0, L_0000020543d620c0;  1 drivers
v0000020543b93240_0 .net "Cout", 0 0, L_0000020543e8e620;  1 drivers
v0000020543b93b00_0 .net *"_ivl_0", 0 0, L_0000020543e8f9d0;  1 drivers
v0000020543b93380_0 .net *"_ivl_10", 0 0, L_0000020543e8ecb0;  1 drivers
v0000020543b934c0_0 .net *"_ivl_4", 0 0, L_0000020543e8e850;  1 drivers
v0000020543b94f00_0 .net *"_ivl_6", 0 0, L_0000020543e8f650;  1 drivers
v0000020543b93420_0 .net *"_ivl_8", 0 0, L_0000020543e8f180;  1 drivers
v0000020543b946e0_0 .net "a", 0 0, L_0000020543d62520;  1 drivers
v0000020543b93920_0 .net "b", 0 0, L_0000020543d625c0;  1 drivers
v0000020543b94aa0_0 .net "s", 0 0, L_0000020543e8e460;  1 drivers
S_0000020543ba6b30 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aabf20 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543ba8d90 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba6b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e8e9a0 .functor XOR 1, L_0000020543d60e00, L_0000020543d628e0, C4<0>, C4<0>;
L_0000020543e8fea0 .functor XOR 1, L_0000020543e8e9a0, L_0000020543d62700, C4<0>, C4<0>;
L_0000020543e8f730 .functor AND 1, L_0000020543d60e00, L_0000020543d628e0, C4<1>, C4<1>;
L_0000020543e8f1f0 .functor AND 1, L_0000020543d60e00, L_0000020543d62700, C4<1>, C4<1>;
L_0000020543e8f6c0 .functor OR 1, L_0000020543e8f730, L_0000020543e8f1f0, C4<0>, C4<0>;
L_0000020543e8ef50 .functor AND 1, L_0000020543d628e0, L_0000020543d62700, C4<1>, C4<1>;
L_0000020543e8fb90 .functor OR 1, L_0000020543e8f6c0, L_0000020543e8ef50, C4<0>, C4<0>;
v0000020543b94b40_0 .net "Cin", 0 0, L_0000020543d62700;  1 drivers
v0000020543b93d80_0 .net "Cout", 0 0, L_0000020543e8fb90;  1 drivers
v0000020543b939c0_0 .net *"_ivl_0", 0 0, L_0000020543e8e9a0;  1 drivers
v0000020543b94c80_0 .net *"_ivl_10", 0 0, L_0000020543e8ef50;  1 drivers
v0000020543b93ba0_0 .net *"_ivl_4", 0 0, L_0000020543e8f730;  1 drivers
v0000020543b93ec0_0 .net *"_ivl_6", 0 0, L_0000020543e8f1f0;  1 drivers
v0000020543b93f60_0 .net *"_ivl_8", 0 0, L_0000020543e8f6c0;  1 drivers
v0000020543b94000_0 .net "a", 0 0, L_0000020543d60e00;  1 drivers
v0000020543b95a40_0 .net "b", 0 0, L_0000020543d628e0;  1 drivers
v0000020543b96620_0 .net "s", 0 0, L_0000020543e8fea0;  1 drivers
S_0000020543ba6fe0 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aabca0 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543ba6e50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba6fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e8f810 .functor XOR 1, L_0000020543d60ea0, L_0000020543d62660, C4<0>, C4<0>;
L_0000020543e8f030 .functor XOR 1, L_0000020543e8f810, L_0000020543d60540, C4<0>, C4<0>;
L_0000020543e8f880 .functor AND 1, L_0000020543d60ea0, L_0000020543d62660, C4<1>, C4<1>;
L_0000020543e8e3f0 .functor AND 1, L_0000020543d60ea0, L_0000020543d60540, C4<1>, C4<1>;
L_0000020543e8eaf0 .functor OR 1, L_0000020543e8f880, L_0000020543e8e3f0, C4<0>, C4<0>;
L_0000020543e8f8f0 .functor AND 1, L_0000020543d62660, L_0000020543d60540, C4<1>, C4<1>;
L_0000020543e8e8c0 .functor OR 1, L_0000020543e8eaf0, L_0000020543e8f8f0, C4<0>, C4<0>;
v0000020543b96120_0 .net "Cin", 0 0, L_0000020543d60540;  1 drivers
v0000020543b95720_0 .net "Cout", 0 0, L_0000020543e8e8c0;  1 drivers
v0000020543b97840_0 .net *"_ivl_0", 0 0, L_0000020543e8f810;  1 drivers
v0000020543b950e0_0 .net *"_ivl_10", 0 0, L_0000020543e8f8f0;  1 drivers
v0000020543b96940_0 .net *"_ivl_4", 0 0, L_0000020543e8f880;  1 drivers
v0000020543b96f80_0 .net *"_ivl_6", 0 0, L_0000020543e8e3f0;  1 drivers
v0000020543b966c0_0 .net *"_ivl_8", 0 0, L_0000020543e8eaf0;  1 drivers
v0000020543b95400_0 .net "a", 0 0, L_0000020543d60ea0;  1 drivers
v0000020543b968a0_0 .net "b", 0 0, L_0000020543d62660;  1 drivers
v0000020543b95900_0 .net "s", 0 0, L_0000020543e8f030;  1 drivers
S_0000020543ba8110 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aabea0 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543ba7c60 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba8110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e8e310 .functor XOR 1, L_0000020543d61e40, L_0000020543d60fe0, C4<0>, C4<0>;
L_0000020543e8fce0 .functor XOR 1, L_0000020543e8e310, L_0000020543d61da0, C4<0>, C4<0>;
L_0000020543e8fc00 .functor AND 1, L_0000020543d61e40, L_0000020543d60fe0, C4<1>, C4<1>;
L_0000020543e8fe30 .functor AND 1, L_0000020543d61e40, L_0000020543d61da0, C4<1>, C4<1>;
L_0000020543e8f490 .functor OR 1, L_0000020543e8fc00, L_0000020543e8fe30, C4<0>, C4<0>;
L_0000020543e8ea10 .functor AND 1, L_0000020543d60fe0, L_0000020543d61da0, C4<1>, C4<1>;
L_0000020543e8e380 .functor OR 1, L_0000020543e8f490, L_0000020543e8ea10, C4<0>, C4<0>;
v0000020543b969e0_0 .net "Cin", 0 0, L_0000020543d61da0;  1 drivers
v0000020543b95b80_0 .net "Cout", 0 0, L_0000020543e8e380;  1 drivers
v0000020543b954a0_0 .net *"_ivl_0", 0 0, L_0000020543e8e310;  1 drivers
v0000020543b96080_0 .net *"_ivl_10", 0 0, L_0000020543e8ea10;  1 drivers
v0000020543b95d60_0 .net *"_ivl_4", 0 0, L_0000020543e8fc00;  1 drivers
v0000020543b96260_0 .net *"_ivl_6", 0 0, L_0000020543e8fe30;  1 drivers
v0000020543b96800_0 .net *"_ivl_8", 0 0, L_0000020543e8f490;  1 drivers
v0000020543b964e0_0 .net "a", 0 0, L_0000020543d61e40;  1 drivers
v0000020543b96a80_0 .net "b", 0 0, L_0000020543d60fe0;  1 drivers
v0000020543b957c0_0 .net "s", 0 0, L_0000020543e8fce0;  1 drivers
S_0000020543ba82a0 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aaba60 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543ba5a00 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba82a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e8fdc0 .functor XOR 1, L_0000020543d60680, L_0000020543d61f80, C4<0>, C4<0>;
L_0000020543e8eb60 .functor XOR 1, L_0000020543e8fdc0, L_0000020543d627a0, C4<0>, C4<0>;
L_0000020543e8f3b0 .functor AND 1, L_0000020543d60680, L_0000020543d61f80, C4<1>, C4<1>;
L_0000020543e8fa40 .functor AND 1, L_0000020543d60680, L_0000020543d627a0, C4<1>, C4<1>;
L_0000020543e8ea80 .functor OR 1, L_0000020543e8f3b0, L_0000020543e8fa40, C4<0>, C4<0>;
L_0000020543e8fd50 .functor AND 1, L_0000020543d61f80, L_0000020543d627a0, C4<1>, C4<1>;
L_0000020543e8f500 .functor OR 1, L_0000020543e8ea80, L_0000020543e8fd50, C4<0>, C4<0>;
v0000020543b96d00_0 .net "Cin", 0 0, L_0000020543d627a0;  1 drivers
v0000020543b970c0_0 .net "Cout", 0 0, L_0000020543e8f500;  1 drivers
v0000020543b955e0_0 .net *"_ivl_0", 0 0, L_0000020543e8fdc0;  1 drivers
v0000020543b97160_0 .net *"_ivl_10", 0 0, L_0000020543e8fd50;  1 drivers
v0000020543b973e0_0 .net *"_ivl_4", 0 0, L_0000020543e8f3b0;  1 drivers
v0000020543b96580_0 .net *"_ivl_6", 0 0, L_0000020543e8fa40;  1 drivers
v0000020543b95fe0_0 .net *"_ivl_8", 0 0, L_0000020543e8ea80;  1 drivers
v0000020543b95220_0 .net "a", 0 0, L_0000020543d60680;  1 drivers
v0000020543b95540_0 .net "b", 0 0, L_0000020543d61f80;  1 drivers
v0000020543b97700_0 .net "s", 0 0, L_0000020543e8eb60;  1 drivers
S_0000020543ba5d20 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aac160 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543ba6360 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba5d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e8f960 .functor XOR 1, L_0000020543d62c00, L_0000020543d62980, C4<0>, C4<0>;
L_0000020543e8fab0 .functor XOR 1, L_0000020543e8f960, L_0000020543d61620, C4<0>, C4<0>;
L_0000020543e8efc0 .functor AND 1, L_0000020543d62c00, L_0000020543d62980, C4<1>, C4<1>;
L_0000020543e8ebd0 .functor AND 1, L_0000020543d62c00, L_0000020543d61620, C4<1>, C4<1>;
L_0000020543e8fb20 .functor OR 1, L_0000020543e8efc0, L_0000020543e8ebd0, C4<0>, C4<0>;
L_0000020543e8e690 .functor AND 1, L_0000020543d62980, L_0000020543d61620, C4<1>, C4<1>;
L_0000020543e8e4d0 .functor OR 1, L_0000020543e8fb20, L_0000020543e8e690, C4<0>, C4<0>;
v0000020543b96da0_0 .net "Cin", 0 0, L_0000020543d61620;  1 drivers
v0000020543b95860_0 .net "Cout", 0 0, L_0000020543e8e4d0;  1 drivers
v0000020543b961c0_0 .net *"_ivl_0", 0 0, L_0000020543e8f960;  1 drivers
v0000020543b97020_0 .net *"_ivl_10", 0 0, L_0000020543e8e690;  1 drivers
v0000020543b96bc0_0 .net *"_ivl_4", 0 0, L_0000020543e8efc0;  1 drivers
v0000020543b95680_0 .net *"_ivl_6", 0 0, L_0000020543e8ebd0;  1 drivers
v0000020543b96ee0_0 .net *"_ivl_8", 0 0, L_0000020543e8fb20;  1 drivers
v0000020543b959a0_0 .net "a", 0 0, L_0000020543d62c00;  1 drivers
v0000020543b97480_0 .net "b", 0 0, L_0000020543d62980;  1 drivers
v0000020543b95ae0_0 .net "s", 0 0, L_0000020543e8fab0;  1 drivers
S_0000020543ba5eb0 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aac3a0 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543ba6040 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba5eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e8ec40 .functor XOR 1, L_0000020543d61080, L_0000020543d62a20, C4<0>, C4<0>;
L_0000020543e8ed20 .functor XOR 1, L_0000020543e8ec40, L_0000020543d61120, C4<0>, C4<0>;
L_0000020543e8fc70 .functor AND 1, L_0000020543d61080, L_0000020543d62a20, C4<1>, C4<1>;
L_0000020543e8e540 .functor AND 1, L_0000020543d61080, L_0000020543d61120, C4<1>, C4<1>;
L_0000020543e8eee0 .functor OR 1, L_0000020543e8fc70, L_0000020543e8e540, C4<0>, C4<0>;
L_0000020543e8ed90 .functor AND 1, L_0000020543d62a20, L_0000020543d61120, C4<1>, C4<1>;
L_0000020543e8f260 .functor OR 1, L_0000020543e8eee0, L_0000020543e8ed90, C4<0>, C4<0>;
v0000020543b95cc0_0 .net "Cin", 0 0, L_0000020543d61120;  1 drivers
v0000020543b95180_0 .net "Cout", 0 0, L_0000020543e8f260;  1 drivers
v0000020543b96760_0 .net *"_ivl_0", 0 0, L_0000020543e8ec40;  1 drivers
v0000020543b95360_0 .net *"_ivl_10", 0 0, L_0000020543e8ed90;  1 drivers
v0000020543b95c20_0 .net *"_ivl_4", 0 0, L_0000020543e8fc70;  1 drivers
v0000020543b97200_0 .net *"_ivl_6", 0 0, L_0000020543e8e540;  1 drivers
v0000020543b95e00_0 .net *"_ivl_8", 0 0, L_0000020543e8eee0;  1 drivers
v0000020543b95ea0_0 .net "a", 0 0, L_0000020543d61080;  1 drivers
v0000020543b972a0_0 .net "b", 0 0, L_0000020543d62a20;  1 drivers
v0000020543b97340_0 .net "s", 0 0, L_0000020543e8ed20;  1 drivers
S_0000020543ba7170 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543ba2800;
 .timescale 0 0;
P_0000020543aac8a0 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543ba7620 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba7170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e8ee00 .functor XOR 1, L_0000020543d61580, L_0000020543d613a0, C4<0>, C4<0>;
L_0000020543e8e700 .functor XOR 1, L_0000020543e8ee00, L_0000020543d60720, C4<0>, C4<0>;
L_0000020543e8ee70 .functor AND 1, L_0000020543d61580, L_0000020543d613a0, C4<1>, C4<1>;
L_0000020543e8f0a0 .functor AND 1, L_0000020543d61580, L_0000020543d60720, C4<1>, C4<1>;
L_0000020543e8e770 .functor OR 1, L_0000020543e8ee70, L_0000020543e8f0a0, C4<0>, C4<0>;
L_0000020543e8e7e0 .functor AND 1, L_0000020543d613a0, L_0000020543d60720, C4<1>, C4<1>;
L_0000020543e8e930 .functor OR 1, L_0000020543e8e770, L_0000020543e8e7e0, C4<0>, C4<0>;
v0000020543b952c0_0 .net "Cin", 0 0, L_0000020543d60720;  1 drivers
v0000020543b96b20_0 .net "Cout", 0 0, L_0000020543e8e930;  1 drivers
v0000020543b96c60_0 .net *"_ivl_0", 0 0, L_0000020543e8ee00;  1 drivers
v0000020543b95f40_0 .net *"_ivl_10", 0 0, L_0000020543e8e7e0;  1 drivers
v0000020543b977a0_0 .net *"_ivl_4", 0 0, L_0000020543e8ee70;  1 drivers
v0000020543b96e40_0 .net *"_ivl_6", 0 0, L_0000020543e8f0a0;  1 drivers
v0000020543b96300_0 .net *"_ivl_8", 0 0, L_0000020543e8e770;  1 drivers
v0000020543b963a0_0 .net "a", 0 0, L_0000020543d61580;  1 drivers
v0000020543b96440_0 .net "b", 0 0, L_0000020543d613a0;  1 drivers
v0000020543b97520_0 .net "s", 0 0, L_0000020543e8e700;  1 drivers
S_0000020543ba7300 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543ba4100;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543aaba20 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543b99be0_0 .net *"_ivl_0", 15 0, L_0000020543d5e6a0;  1 drivers
L_0000020543df3518 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543b99780_0 .net *"_ivl_3", 7 0, L_0000020543df3518;  1 drivers
v0000020543b98b00_0 .net *"_ivl_4", 15 0, L_0000020543d5f0a0;  1 drivers
L_0000020543df3560 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543b98240_0 .net *"_ivl_7", 7 0, L_0000020543df3560;  1 drivers
v0000020543b984c0_0 .net "a", 7 0, L_0000020543d5e100;  alias, 1 drivers
v0000020543b99dc0_0 .net "b", 7 0, v0000020543b98920_0;  alias, 1 drivers
v0000020543b97d40_0 .net "y", 15 0, L_0000020543d5ef60;  alias, 1 drivers
L_0000020543d5e6a0 .concat [ 8 8 0 0], L_0000020543d5e100, L_0000020543df3518;
L_0000020543d5f0a0 .concat [ 8 8 0 0], v0000020543b98920_0, L_0000020543df3560;
L_0000020543d5ef60 .arith/mult 16, L_0000020543d5e6a0, L_0000020543d5f0a0;
S_0000020543ba7490 .scope generate, "genblk1[3]" "genblk1[3]" 5 56, 5 56 0, S_0000020543b62ee0;
 .timescale 0 0;
P_0000020543aaada0 .param/l "co_idx" 0 5 56, +C4<011>;
S_0000020543ba61d0 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543ba7490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543aac660 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df3638 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543bbe290_0 .net/2u *"_ivl_0", 1 0, L_0000020543df3638;  1 drivers
L_0000020543df3710 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543bbc670_0 .net/2u *"_ivl_10", 15 0, L_0000020543df3710;  1 drivers
v0000020543bbd7f0_0 .net *"_ivl_2", 0 0, L_0000020543d61760;  1 drivers
v0000020543bbc710_0 .net "a_in", 7 0, L_0000020543f83030;  alias, 1 drivers
v0000020543bbc850_0 .net "a_out", 7 0, o0000020543afc618;  alias, 0 drivers
v0000020543bbda70_0 .var "a_out_reg", 7 0;
v0000020543bbe330_0 .net "a_val", 7 0, v0000020543bbda70_0;  1 drivers
v0000020543bc0310_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543bbf190_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543bbfff0_0 .net "d_in", 31 0, L_0000020543ee2c40;  alias, 1 drivers
v0000020543bbff50_0 .net "d_out", 31 0, L_0000020543d619e0;  alias, 1 drivers
v0000020543bbebf0_0 .net "ext_y_val", 31 0, L_0000020543d61b20;  1 drivers
v0000020543bbec90_0 .net "ps_out_cout", 0 0, L_0000020543d67ca0;  1 drivers
v0000020543bbf550_0 .net "ps_out_val", 31 0, L_0000020543d66760;  1 drivers
v0000020543bbf690_0 .var "psum_stored", 31 0;
v0000020543bc0590_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543bc0c70_0 .net "w_val", 7 0, L_0000020543d62200;  1 drivers
v0000020543bc0130_0 .var "weight_stored", 31 0;
v0000020543bc0270_0 .net "y_val", 15 0, L_0000020543d605e0;  1 drivers
L_0000020543d61760 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df3638;
L_0000020543d619e0 .functor MUXZ 32, v0000020543bbf690_0, v0000020543bc0130_0, L_0000020543d61760, C4<>;
L_0000020543d62200 .part v0000020543bc0130_0, 0, 8;
L_0000020543d61b20 .concat [ 16 16 0 0], L_0000020543d605e0, L_0000020543df3710;
S_0000020543ba8430 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543ba61d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543aac0e0 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df3758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543bbd390_0 .net/2u *"_ivl_228", 0 0, L_0000020543df3758;  1 drivers
v0000020543bbd430_0 .net "a", 31 0, L_0000020543d61b20;  alias, 1 drivers
v0000020543bbc2b0_0 .net "b", 31 0, L_0000020543ee2c40;  alias, 1 drivers
v0000020543bbd9d0_0 .net "carry", 32 0, L_0000020543d66580;  1 drivers
v0000020543bbe0b0_0 .net "cout", 0 0, L_0000020543d67ca0;  alias, 1 drivers
v0000020543bbc350_0 .net "y", 31 0, L_0000020543d66760;  alias, 1 drivers
L_0000020543d61bc0 .part L_0000020543d61b20, 0, 1;
L_0000020543d61c60 .part L_0000020543ee2c40, 0, 1;
L_0000020543d61d00 .part L_0000020543d66580, 0, 1;
L_0000020543d61ee0 .part L_0000020543d61b20, 1, 1;
L_0000020543d62020 .part L_0000020543ee2c40, 1, 1;
L_0000020543d62340 .part L_0000020543d66580, 1, 1;
L_0000020543d64be0 .part L_0000020543d61b20, 2, 1;
L_0000020543d64c80 .part L_0000020543ee2c40, 2, 1;
L_0000020543d62fc0 .part L_0000020543d66580, 2, 1;
L_0000020543d63880 .part L_0000020543d61b20, 3, 1;
L_0000020543d640a0 .part L_0000020543ee2c40, 3, 1;
L_0000020543d63ec0 .part L_0000020543d66580, 3, 1;
L_0000020543d631a0 .part L_0000020543d61b20, 4, 1;
L_0000020543d636a0 .part L_0000020543ee2c40, 4, 1;
L_0000020543d63b00 .part L_0000020543d66580, 4, 1;
L_0000020543d648c0 .part L_0000020543d61b20, 5, 1;
L_0000020543d63100 .part L_0000020543ee2c40, 5, 1;
L_0000020543d64a00 .part L_0000020543d66580, 5, 1;
L_0000020543d65360 .part L_0000020543d61b20, 6, 1;
L_0000020543d63c40 .part L_0000020543ee2c40, 6, 1;
L_0000020543d63e20 .part L_0000020543d66580, 6, 1;
L_0000020543d632e0 .part L_0000020543d61b20, 7, 1;
L_0000020543d65400 .part L_0000020543ee2c40, 7, 1;
L_0000020543d64dc0 .part L_0000020543d66580, 7, 1;
L_0000020543d641e0 .part L_0000020543d61b20, 8, 1;
L_0000020543d64960 .part L_0000020543ee2c40, 8, 1;
L_0000020543d63240 .part L_0000020543d66580, 8, 1;
L_0000020543d63600 .part L_0000020543d61b20, 9, 1;
L_0000020543d650e0 .part L_0000020543ee2c40, 9, 1;
L_0000020543d63060 .part L_0000020543d66580, 9, 1;
L_0000020543d64280 .part L_0000020543d61b20, 10, 1;
L_0000020543d64500 .part L_0000020543ee2c40, 10, 1;
L_0000020543d64140 .part L_0000020543d66580, 10, 1;
L_0000020543d63380 .part L_0000020543d61b20, 11, 1;
L_0000020543d63f60 .part L_0000020543ee2c40, 11, 1;
L_0000020543d646e0 .part L_0000020543d66580, 11, 1;
L_0000020543d64640 .part L_0000020543d61b20, 12, 1;
L_0000020543d64aa0 .part L_0000020543ee2c40, 12, 1;
L_0000020543d65180 .part L_0000020543d66580, 12, 1;
L_0000020543d63740 .part L_0000020543d61b20, 13, 1;
L_0000020543d63920 .part L_0000020543ee2c40, 13, 1;
L_0000020543d645a0 .part L_0000020543d66580, 13, 1;
L_0000020543d64d20 .part L_0000020543d61b20, 14, 1;
L_0000020543d63ba0 .part L_0000020543ee2c40, 14, 1;
L_0000020543d64320 .part L_0000020543d66580, 14, 1;
L_0000020543d64000 .part L_0000020543d61b20, 15, 1;
L_0000020543d64e60 .part L_0000020543ee2c40, 15, 1;
L_0000020543d64f00 .part L_0000020543d66580, 15, 1;
L_0000020543d654a0 .part L_0000020543d61b20, 16, 1;
L_0000020543d63420 .part L_0000020543ee2c40, 16, 1;
L_0000020543d65040 .part L_0000020543d66580, 16, 1;
L_0000020543d64780 .part L_0000020543d61b20, 17, 1;
L_0000020543d634c0 .part L_0000020543ee2c40, 17, 1;
L_0000020543d64fa0 .part L_0000020543d66580, 17, 1;
L_0000020543d64820 .part L_0000020543d61b20, 18, 1;
L_0000020543d64b40 .part L_0000020543ee2c40, 18, 1;
L_0000020543d65220 .part L_0000020543d66580, 18, 1;
L_0000020543d652c0 .part L_0000020543d61b20, 19, 1;
L_0000020543d62d40 .part L_0000020543ee2c40, 19, 1;
L_0000020543d63ce0 .part L_0000020543d66580, 19, 1;
L_0000020543d63d80 .part L_0000020543d61b20, 20, 1;
L_0000020543d62de0 .part L_0000020543ee2c40, 20, 1;
L_0000020543d62e80 .part L_0000020543d66580, 20, 1;
L_0000020543d643c0 .part L_0000020543d61b20, 21, 1;
L_0000020543d63560 .part L_0000020543ee2c40, 21, 1;
L_0000020543d62f20 .part L_0000020543d66580, 21, 1;
L_0000020543d637e0 .part L_0000020543d61b20, 22, 1;
L_0000020543d64460 .part L_0000020543ee2c40, 22, 1;
L_0000020543d639c0 .part L_0000020543d66580, 22, 1;
L_0000020543d63a60 .part L_0000020543d61b20, 23, 1;
L_0000020543d67700 .part L_0000020543ee2c40, 23, 1;
L_0000020543d669e0 .part L_0000020543d66580, 23, 1;
L_0000020543d67a20 .part L_0000020543d61b20, 24, 1;
L_0000020543d673e0 .part L_0000020543ee2c40, 24, 1;
L_0000020543d65e00 .part L_0000020543d66580, 24, 1;
L_0000020543d66080 .part L_0000020543d61b20, 25, 1;
L_0000020543d66da0 .part L_0000020543ee2c40, 25, 1;
L_0000020543d66a80 .part L_0000020543d66580, 25, 1;
L_0000020543d672a0 .part L_0000020543d61b20, 26, 1;
L_0000020543d65f40 .part L_0000020543ee2c40, 26, 1;
L_0000020543d65b80 .part L_0000020543d66580, 26, 1;
L_0000020543d66300 .part L_0000020543d61b20, 27, 1;
L_0000020543d65900 .part L_0000020543ee2c40, 27, 1;
L_0000020543d666c0 .part L_0000020543d66580, 27, 1;
L_0000020543d661c0 .part L_0000020543d61b20, 28, 1;
L_0000020543d67480 .part L_0000020543ee2c40, 28, 1;
L_0000020543d66260 .part L_0000020543d66580, 28, 1;
L_0000020543d664e0 .part L_0000020543d61b20, 29, 1;
L_0000020543d66120 .part L_0000020543ee2c40, 29, 1;
L_0000020543d66e40 .part L_0000020543d66580, 29, 1;
L_0000020543d659a0 .part L_0000020543d61b20, 30, 1;
L_0000020543d67340 .part L_0000020543ee2c40, 30, 1;
L_0000020543d65fe0 .part L_0000020543d66580, 30, 1;
L_0000020543d66940 .part L_0000020543d61b20, 31, 1;
L_0000020543d663a0 .part L_0000020543ee2c40, 31, 1;
L_0000020543d65a40 .part L_0000020543d66580, 31, 1;
LS_0000020543d66760_0_0 .concat8 [ 1 1 1 1], L_0000020543e8f340, L_0000020543e90bc0, L_0000020543e90c30, L_0000020543e91100;
LS_0000020543d66760_0_4 .concat8 [ 1 1 1 1], L_0000020543e91170, L_0000020543e913a0, L_0000020543e91480, L_0000020543e91870;
LS_0000020543d66760_0_8 .concat8 [ 1 1 1 1], L_0000020543e90530, L_0000020543e90990, L_0000020543e91db0, L_0000020543e92360;
LS_0000020543d66760_0_12 .concat8 [ 1 1 1 1], L_0000020543e91d40, L_0000020543e92670, L_0000020543e91c60, L_0000020543e923d0;
LS_0000020543d66760_0_16 .concat8 [ 1 1 1 1], L_0000020543e92d00, L_0000020543e92130, L_0000020543e92f30, L_0000020543e93a20;
LS_0000020543d66760_0_20 .concat8 [ 1 1 1 1], L_0000020543e952a0, L_0000020543e93b70, L_0000020543e947b0, L_0000020543e949e0;
LS_0000020543d66760_0_24 .concat8 [ 1 1 1 1], L_0000020543e93860, L_0000020543e95230, L_0000020543e94f90, L_0000020543e93e80;
LS_0000020543d66760_0_28 .concat8 [ 1 1 1 1], L_0000020543e96650, L_0000020543e955b0, L_0000020543e95a10, L_0000020543e95d90;
LS_0000020543d66760_1_0 .concat8 [ 4 4 4 4], LS_0000020543d66760_0_0, LS_0000020543d66760_0_4, LS_0000020543d66760_0_8, LS_0000020543d66760_0_12;
LS_0000020543d66760_1_4 .concat8 [ 4 4 4 4], LS_0000020543d66760_0_16, LS_0000020543d66760_0_20, LS_0000020543d66760_0_24, LS_0000020543d66760_0_28;
L_0000020543d66760 .concat8 [ 16 16 0 0], LS_0000020543d66760_1_0, LS_0000020543d66760_1_4;
LS_0000020543d66580_0_0 .concat8 [ 1 1 1 1], L_0000020543df3758, L_0000020543e918e0, L_0000020543e91790, L_0000020543e8fff0;
LS_0000020543d66580_0_4 .concat8 [ 1 1 1 1], L_0000020543e91020, L_0000020543e90b50, L_0000020543e91800, L_0000020543e91560;
LS_0000020543d66580_0_8 .concat8 [ 1 1 1 1], L_0000020543e91a30, L_0000020543e90920, L_0000020543e92c20, L_0000020543e92600;
LS_0000020543d66580_0_12 .concat8 [ 1 1 1 1], L_0000020543e91e20, L_0000020543e93240, L_0000020543e92750, L_0000020543e928a0;
LS_0000020543d66580_0_16 .concat8 [ 1 1 1 1], L_0000020543e92050, L_0000020543e92ec0, L_0000020543e92bb0, L_0000020543e94a50;
LS_0000020543d66580_0_20 .concat8 [ 1 1 1 1], L_0000020543e939b0, L_0000020543e94890, L_0000020543e93940, L_0000020543e94120;
LS_0000020543d66580_0_24 .concat8 [ 1 1 1 1], L_0000020543e94ba0, L_0000020543e938d0, L_0000020543e93cc0, L_0000020543e93e10;
LS_0000020543d66580_0_28 .concat8 [ 1 1 1 1], L_0000020543e94740, L_0000020543e95e70, L_0000020543e96420, L_0000020543e96a40;
LS_0000020543d66580_0_32 .concat8 [ 1 0 0 0], L_0000020543e95ee0;
LS_0000020543d66580_1_0 .concat8 [ 4 4 4 4], LS_0000020543d66580_0_0, LS_0000020543d66580_0_4, LS_0000020543d66580_0_8, LS_0000020543d66580_0_12;
LS_0000020543d66580_1_4 .concat8 [ 4 4 4 4], LS_0000020543d66580_0_16, LS_0000020543d66580_0_20, LS_0000020543d66580_0_24, LS_0000020543d66580_0_28;
LS_0000020543d66580_1_8 .concat8 [ 1 0 0 0], LS_0000020543d66580_0_32;
L_0000020543d66580 .concat8 [ 16 16 1 0], LS_0000020543d66580_1_0, LS_0000020543d66580_1_4, LS_0000020543d66580_1_8;
L_0000020543d67ca0 .part L_0000020543d66580, 32, 1;
S_0000020543ba85c0 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aabd60 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543bad250 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ba85c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e8f110 .functor XOR 1, L_0000020543d61bc0, L_0000020543d61c60, C4<0>, C4<0>;
L_0000020543e8f340 .functor XOR 1, L_0000020543e8f110, L_0000020543d61d00, C4<0>, C4<0>;
L_0000020543e8f420 .functor AND 1, L_0000020543d61bc0, L_0000020543d61c60, C4<1>, C4<1>;
L_0000020543e8f5e0 .functor AND 1, L_0000020543d61bc0, L_0000020543d61d00, C4<1>, C4<1>;
L_0000020543e915d0 .functor OR 1, L_0000020543e8f420, L_0000020543e8f5e0, C4<0>, C4<0>;
L_0000020543e8ff80 .functor AND 1, L_0000020543d61c60, L_0000020543d61d00, C4<1>, C4<1>;
L_0000020543e918e0 .functor OR 1, L_0000020543e915d0, L_0000020543e8ff80, C4<0>, C4<0>;
v0000020543b98740_0 .net "Cin", 0 0, L_0000020543d61d00;  1 drivers
v0000020543b987e0_0 .net "Cout", 0 0, L_0000020543e918e0;  1 drivers
v0000020543b99fa0_0 .net *"_ivl_0", 0 0, L_0000020543e8f110;  1 drivers
v0000020543b98ec0_0 .net *"_ivl_10", 0 0, L_0000020543e8ff80;  1 drivers
v0000020543b982e0_0 .net *"_ivl_4", 0 0, L_0000020543e8f420;  1 drivers
v0000020543b97e80_0 .net *"_ivl_6", 0 0, L_0000020543e8f5e0;  1 drivers
v0000020543b998c0_0 .net *"_ivl_8", 0 0, L_0000020543e915d0;  1 drivers
v0000020543b9a040_0 .net "a", 0 0, L_0000020543d61bc0;  1 drivers
v0000020543b98600_0 .net "b", 0 0, L_0000020543d61c60;  1 drivers
v0000020543b98ce0_0 .net "s", 0 0, L_0000020543e8f340;  1 drivers
S_0000020543bad570 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aabda0 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543bae9c0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bad570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e901b0 .functor XOR 1, L_0000020543d61ee0, L_0000020543d62020, C4<0>, C4<0>;
L_0000020543e90bc0 .functor XOR 1, L_0000020543e901b0, L_0000020543d62340, C4<0>, C4<0>;
L_0000020543e90e60 .functor AND 1, L_0000020543d61ee0, L_0000020543d62020, C4<1>, C4<1>;
L_0000020543e900d0 .functor AND 1, L_0000020543d61ee0, L_0000020543d62340, C4<1>, C4<1>;
L_0000020543e919c0 .functor OR 1, L_0000020543e90e60, L_0000020543e900d0, C4<0>, C4<0>;
L_0000020543e906f0 .functor AND 1, L_0000020543d62020, L_0000020543d62340, C4<1>, C4<1>;
L_0000020543e91790 .functor OR 1, L_0000020543e919c0, L_0000020543e906f0, C4<0>, C4<0>;
v0000020543b98a60_0 .net "Cin", 0 0, L_0000020543d62340;  1 drivers
v0000020543b98100_0 .net "Cout", 0 0, L_0000020543e91790;  1 drivers
v0000020543b98f60_0 .net *"_ivl_0", 0 0, L_0000020543e901b0;  1 drivers
v0000020543b99960_0 .net *"_ivl_10", 0 0, L_0000020543e906f0;  1 drivers
v0000020543b97fc0_0 .net *"_ivl_4", 0 0, L_0000020543e90e60;  1 drivers
v0000020543b99c80_0 .net *"_ivl_6", 0 0, L_0000020543e900d0;  1 drivers
v0000020543b99a00_0 .net *"_ivl_8", 0 0, L_0000020543e919c0;  1 drivers
v0000020543b993c0_0 .net "a", 0 0, L_0000020543d61ee0;  1 drivers
v0000020543b99b40_0 .net "b", 0 0, L_0000020543d62020;  1 drivers
v0000020543b99d20_0 .net "s", 0 0, L_0000020543e90bc0;  1 drivers
S_0000020543baded0 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac760 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543baf960 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543baded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e90290 .functor XOR 1, L_0000020543d64be0, L_0000020543d64c80, C4<0>, C4<0>;
L_0000020543e90c30 .functor XOR 1, L_0000020543e90290, L_0000020543d62fc0, C4<0>, C4<0>;
L_0000020543e903e0 .functor AND 1, L_0000020543d64be0, L_0000020543d64c80, C4<1>, C4<1>;
L_0000020543e91090 .functor AND 1, L_0000020543d64be0, L_0000020543d62fc0, C4<1>, C4<1>;
L_0000020543e90fb0 .functor OR 1, L_0000020543e903e0, L_0000020543e91090, C4<0>, C4<0>;
L_0000020543e8ff10 .functor AND 1, L_0000020543d64c80, L_0000020543d62fc0, C4<1>, C4<1>;
L_0000020543e8fff0 .functor OR 1, L_0000020543e90fb0, L_0000020543e8ff10, C4<0>, C4<0>;
v0000020543b991e0_0 .net "Cin", 0 0, L_0000020543d62fc0;  1 drivers
v0000020543b978e0_0 .net "Cout", 0 0, L_0000020543e8fff0;  1 drivers
v0000020543b99e60_0 .net *"_ivl_0", 0 0, L_0000020543e90290;  1 drivers
v0000020543b97980_0 .net *"_ivl_10", 0 0, L_0000020543e8ff10;  1 drivers
v0000020543b99000_0 .net *"_ivl_4", 0 0, L_0000020543e903e0;  1 drivers
v0000020543b98060_0 .net *"_ivl_6", 0 0, L_0000020543e91090;  1 drivers
v0000020543b97a20_0 .net *"_ivl_8", 0 0, L_0000020543e90fb0;  1 drivers
v0000020543b990a0_0 .net "a", 0 0, L_0000020543d64be0;  1 drivers
v0000020543b97b60_0 .net "b", 0 0, L_0000020543d64c80;  1 drivers
v0000020543b99140_0 .net "s", 0 0, L_0000020543e90c30;  1 drivers
S_0000020543bad890 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac3e0 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543baeb50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bad890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e91640 .functor XOR 1, L_0000020543d63880, L_0000020543d640a0, C4<0>, C4<0>;
L_0000020543e91100 .functor XOR 1, L_0000020543e91640, L_0000020543d63ec0, C4<0>, C4<0>;
L_0000020543e905a0 .functor AND 1, L_0000020543d63880, L_0000020543d640a0, C4<1>, C4<1>;
L_0000020543e90a00 .functor AND 1, L_0000020543d63880, L_0000020543d63ec0, C4<1>, C4<1>;
L_0000020543e90140 .functor OR 1, L_0000020543e905a0, L_0000020543e90a00, C4<0>, C4<0>;
L_0000020543e90300 .functor AND 1, L_0000020543d640a0, L_0000020543d63ec0, C4<1>, C4<1>;
L_0000020543e91020 .functor OR 1, L_0000020543e90140, L_0000020543e90300, C4<0>, C4<0>;
v0000020543b97c00_0 .net "Cin", 0 0, L_0000020543d63ec0;  1 drivers
v0000020543b981a0_0 .net "Cout", 0 0, L_0000020543e91020;  1 drivers
v0000020543b97ca0_0 .net *"_ivl_0", 0 0, L_0000020543e91640;  1 drivers
v0000020543b99320_0 .net *"_ivl_10", 0 0, L_0000020543e90300;  1 drivers
v0000020543b9aea0_0 .net *"_ivl_4", 0 0, L_0000020543e905a0;  1 drivers
v0000020543b9b1c0_0 .net *"_ivl_6", 0 0, L_0000020543e90a00;  1 drivers
v0000020543b9a7c0_0 .net *"_ivl_8", 0 0, L_0000020543e90140;  1 drivers
v0000020543b9ad60_0 .net "a", 0 0, L_0000020543d63880;  1 drivers
v0000020543b9b120_0 .net "b", 0 0, L_0000020543d640a0;  1 drivers
v0000020543b9a720_0 .net "s", 0 0, L_0000020543e91100;  1 drivers
S_0000020543bad0c0 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac8e0 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543badd40 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bad0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e912c0 .functor XOR 1, L_0000020543d631a0, L_0000020543d636a0, C4<0>, C4<0>;
L_0000020543e91170 .functor XOR 1, L_0000020543e912c0, L_0000020543d63b00, C4<0>, C4<0>;
L_0000020543e911e0 .functor AND 1, L_0000020543d631a0, L_0000020543d636a0, C4<1>, C4<1>;
L_0000020543e90060 .functor AND 1, L_0000020543d631a0, L_0000020543d63b00, C4<1>, C4<1>;
L_0000020543e90220 .functor OR 1, L_0000020543e911e0, L_0000020543e90060, C4<0>, C4<0>;
L_0000020543e91250 .functor AND 1, L_0000020543d636a0, L_0000020543d63b00, C4<1>, C4<1>;
L_0000020543e90b50 .functor OR 1, L_0000020543e90220, L_0000020543e91250, C4<0>, C4<0>;
v0000020543b9a860_0 .net "Cin", 0 0, L_0000020543d63b00;  1 drivers
v0000020543b9c7a0_0 .net "Cout", 0 0, L_0000020543e90b50;  1 drivers
v0000020543b9b940_0 .net *"_ivl_0", 0 0, L_0000020543e912c0;  1 drivers
v0000020543b9bc60_0 .net *"_ivl_10", 0 0, L_0000020543e91250;  1 drivers
v0000020543b9b440_0 .net *"_ivl_4", 0 0, L_0000020543e911e0;  1 drivers
v0000020543b9bf80_0 .net *"_ivl_6", 0 0, L_0000020543e90060;  1 drivers
v0000020543b9b080_0 .net *"_ivl_8", 0 0, L_0000020543e90220;  1 drivers
v0000020543b9b260_0 .net "a", 0 0, L_0000020543d631a0;  1 drivers
v0000020543b9a360_0 .net "b", 0 0, L_0000020543d636a0;  1 drivers
v0000020543b9a400_0 .net "s", 0 0, L_0000020543e91170;  1 drivers
S_0000020543baffa0 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac220 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543bb0c20 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543baffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e91330 .functor XOR 1, L_0000020543d648c0, L_0000020543d63100, C4<0>, C4<0>;
L_0000020543e913a0 .functor XOR 1, L_0000020543e91330, L_0000020543d64a00, C4<0>, C4<0>;
L_0000020543e90ca0 .functor AND 1, L_0000020543d648c0, L_0000020543d63100, C4<1>, C4<1>;
L_0000020543e91950 .functor AND 1, L_0000020543d648c0, L_0000020543d64a00, C4<1>, C4<1>;
L_0000020543e91410 .functor OR 1, L_0000020543e90ca0, L_0000020543e91950, C4<0>, C4<0>;
L_0000020543e90370 .functor AND 1, L_0000020543d63100, L_0000020543d64a00, C4<1>, C4<1>;
L_0000020543e91800 .functor OR 1, L_0000020543e91410, L_0000020543e90370, C4<0>, C4<0>;
v0000020543b9ab80_0 .net "Cin", 0 0, L_0000020543d64a00;  1 drivers
v0000020543b9a900_0 .net "Cout", 0 0, L_0000020543e91800;  1 drivers
v0000020543b9b300_0 .net *"_ivl_0", 0 0, L_0000020543e91330;  1 drivers
v0000020543b9b580_0 .net *"_ivl_10", 0 0, L_0000020543e90370;  1 drivers
v0000020543b9aa40_0 .net *"_ivl_4", 0 0, L_0000020543e90ca0;  1 drivers
v0000020543b9a0e0_0 .net *"_ivl_6", 0 0, L_0000020543e91950;  1 drivers
v0000020543b9b3a0_0 .net *"_ivl_8", 0 0, L_0000020543e91410;  1 drivers
v0000020543b9ac20_0 .net "a", 0 0, L_0000020543d648c0;  1 drivers
v0000020543b9b4e0_0 .net "b", 0 0, L_0000020543d63100;  1 drivers
v0000020543b9b620_0 .net "s", 0 0, L_0000020543e913a0;  1 drivers
S_0000020543baece0 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aabc60 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543bad3e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543baece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e90760 .functor XOR 1, L_0000020543d65360, L_0000020543d63c40, C4<0>, C4<0>;
L_0000020543e91480 .functor XOR 1, L_0000020543e90760, L_0000020543d63e20, C4<0>, C4<0>;
L_0000020543e90450 .functor AND 1, L_0000020543d65360, L_0000020543d63c40, C4<1>, C4<1>;
L_0000020543e914f0 .functor AND 1, L_0000020543d65360, L_0000020543d63e20, C4<1>, C4<1>;
L_0000020543e90610 .functor OR 1, L_0000020543e90450, L_0000020543e914f0, C4<0>, C4<0>;
L_0000020543e90a70 .functor AND 1, L_0000020543d63c40, L_0000020543d63e20, C4<1>, C4<1>;
L_0000020543e91560 .functor OR 1, L_0000020543e90610, L_0000020543e90a70, C4<0>, C4<0>;
v0000020543b9c160_0 .net "Cin", 0 0, L_0000020543d63e20;  1 drivers
v0000020543b9c5c0_0 .net "Cout", 0 0, L_0000020543e91560;  1 drivers
v0000020543b9c480_0 .net *"_ivl_0", 0 0, L_0000020543e90760;  1 drivers
v0000020543b9b9e0_0 .net *"_ivl_10", 0 0, L_0000020543e90a70;  1 drivers
v0000020543b9b8a0_0 .net *"_ivl_4", 0 0, L_0000020543e90450;  1 drivers
v0000020543b9a9a0_0 .net *"_ivl_6", 0 0, L_0000020543e914f0;  1 drivers
v0000020543b9ba80_0 .net *"_ivl_8", 0 0, L_0000020543e90610;  1 drivers
v0000020543b9b6c0_0 .net "a", 0 0, L_0000020543d65360;  1 drivers
v0000020543b9b760_0 .net "b", 0 0, L_0000020543d63c40;  1 drivers
v0000020543b9c660_0 .net "s", 0 0, L_0000020543e91480;  1 drivers
S_0000020543bafe10 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aabe60 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543baee70 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bafe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e904c0 .functor XOR 1, L_0000020543d632e0, L_0000020543d65400, C4<0>, C4<0>;
L_0000020543e91870 .functor XOR 1, L_0000020543e904c0, L_0000020543d64dc0, C4<0>, C4<0>;
L_0000020543e90ae0 .functor AND 1, L_0000020543d632e0, L_0000020543d65400, C4<1>, C4<1>;
L_0000020543e90d10 .functor AND 1, L_0000020543d632e0, L_0000020543d64dc0, C4<1>, C4<1>;
L_0000020543e916b0 .functor OR 1, L_0000020543e90ae0, L_0000020543e90d10, C4<0>, C4<0>;
L_0000020543e91720 .functor AND 1, L_0000020543d65400, L_0000020543d64dc0, C4<1>, C4<1>;
L_0000020543e91a30 .functor OR 1, L_0000020543e916b0, L_0000020543e91720, C4<0>, C4<0>;
v0000020543b9bda0_0 .net "Cin", 0 0, L_0000020543d64dc0;  1 drivers
v0000020543b9a180_0 .net "Cout", 0 0, L_0000020543e91a30;  1 drivers
v0000020543b9acc0_0 .net *"_ivl_0", 0 0, L_0000020543e904c0;  1 drivers
v0000020543b9af40_0 .net *"_ivl_10", 0 0, L_0000020543e91720;  1 drivers
v0000020543b9bb20_0 .net *"_ivl_4", 0 0, L_0000020543e90ae0;  1 drivers
v0000020543b9bbc0_0 .net *"_ivl_6", 0 0, L_0000020543e90d10;  1 drivers
v0000020543b9a2c0_0 .net *"_ivl_8", 0 0, L_0000020543e916b0;  1 drivers
v0000020543b9aae0_0 .net "a", 0 0, L_0000020543d632e0;  1 drivers
v0000020543b9afe0_0 .net "b", 0 0, L_0000020543d65400;  1 drivers
v0000020543b9b800_0 .net "s", 0 0, L_0000020543e91870;  1 drivers
S_0000020543bb02c0 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aab9e0 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543bb0130 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb02c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e91aa0 .functor XOR 1, L_0000020543d641e0, L_0000020543d64960, C4<0>, C4<0>;
L_0000020543e90530 .functor XOR 1, L_0000020543e91aa0, L_0000020543d63240, C4<0>, C4<0>;
L_0000020543e90680 .functor AND 1, L_0000020543d641e0, L_0000020543d64960, C4<1>, C4<1>;
L_0000020543e907d0 .functor AND 1, L_0000020543d641e0, L_0000020543d63240, C4<1>, C4<1>;
L_0000020543e90840 .functor OR 1, L_0000020543e90680, L_0000020543e907d0, C4<0>, C4<0>;
L_0000020543e908b0 .functor AND 1, L_0000020543d64960, L_0000020543d63240, C4<1>, C4<1>;
L_0000020543e90920 .functor OR 1, L_0000020543e90840, L_0000020543e908b0, C4<0>, C4<0>;
v0000020543b9c3e0_0 .net "Cin", 0 0, L_0000020543d63240;  1 drivers
v0000020543b9a4a0_0 .net "Cout", 0 0, L_0000020543e90920;  1 drivers
v0000020543b9bd00_0 .net *"_ivl_0", 0 0, L_0000020543e91aa0;  1 drivers
v0000020543b9a220_0 .net *"_ivl_10", 0 0, L_0000020543e908b0;  1 drivers
v0000020543b9c020_0 .net *"_ivl_4", 0 0, L_0000020543e90680;  1 drivers
v0000020543b9c840_0 .net *"_ivl_6", 0 0, L_0000020543e907d0;  1 drivers
v0000020543b9be40_0 .net *"_ivl_8", 0 0, L_0000020543e90840;  1 drivers
v0000020543b9a540_0 .net "a", 0 0, L_0000020543d641e0;  1 drivers
v0000020543b9ae00_0 .net "b", 0 0, L_0000020543d64960;  1 drivers
v0000020543b9bee0_0 .net "s", 0 0, L_0000020543e90530;  1 drivers
S_0000020543bae380 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aabaa0 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543bad700 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bae380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e90df0 .functor XOR 1, L_0000020543d63600, L_0000020543d650e0, C4<0>, C4<0>;
L_0000020543e90990 .functor XOR 1, L_0000020543e90df0, L_0000020543d63060, C4<0>, C4<0>;
L_0000020543e90d80 .functor AND 1, L_0000020543d63600, L_0000020543d650e0, C4<1>, C4<1>;
L_0000020543e90ed0 .functor AND 1, L_0000020543d63600, L_0000020543d63060, C4<1>, C4<1>;
L_0000020543e90f40 .functor OR 1, L_0000020543e90d80, L_0000020543e90ed0, C4<0>, C4<0>;
L_0000020543e91b10 .functor AND 1, L_0000020543d650e0, L_0000020543d63060, C4<1>, C4<1>;
L_0000020543e92c20 .functor OR 1, L_0000020543e90f40, L_0000020543e91b10, C4<0>, C4<0>;
v0000020543b9c0c0_0 .net "Cin", 0 0, L_0000020543d63060;  1 drivers
v0000020543b9c200_0 .net "Cout", 0 0, L_0000020543e92c20;  1 drivers
v0000020543b9c520_0 .net *"_ivl_0", 0 0, L_0000020543e90df0;  1 drivers
v0000020543b9c2a0_0 .net *"_ivl_10", 0 0, L_0000020543e91b10;  1 drivers
v0000020543b9c340_0 .net *"_ivl_4", 0 0, L_0000020543e90d80;  1 drivers
v0000020543b9c700_0 .net *"_ivl_6", 0 0, L_0000020543e90ed0;  1 drivers
v0000020543b9a5e0_0 .net *"_ivl_8", 0 0, L_0000020543e90f40;  1 drivers
v0000020543b9a680_0 .net "a", 0 0, L_0000020543d63600;  1 drivers
v0000020543b9cf20_0 .net "b", 0 0, L_0000020543d650e0;  1 drivers
v0000020543b9cfc0_0 .net "s", 0 0, L_0000020543e90990;  1 drivers
S_0000020543bb0a90 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aabde0 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543bae510 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb0a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e93320 .functor XOR 1, L_0000020543d64280, L_0000020543d64500, C4<0>, C4<0>;
L_0000020543e91db0 .functor XOR 1, L_0000020543e93320, L_0000020543d64140, C4<0>, C4<0>;
L_0000020543e927c0 .functor AND 1, L_0000020543d64280, L_0000020543d64500, C4<1>, C4<1>;
L_0000020543e92a60 .functor AND 1, L_0000020543d64280, L_0000020543d64140, C4<1>, C4<1>;
L_0000020543e92c90 .functor OR 1, L_0000020543e927c0, L_0000020543e92a60, C4<0>, C4<0>;
L_0000020543e935c0 .functor AND 1, L_0000020543d64500, L_0000020543d64140, C4<1>, C4<1>;
L_0000020543e92600 .functor OR 1, L_0000020543e92c90, L_0000020543e935c0, C4<0>, C4<0>;
v0000020543b9d920_0 .net "Cin", 0 0, L_0000020543d64140;  1 drivers
v0000020543b9e500_0 .net "Cout", 0 0, L_0000020543e92600;  1 drivers
v0000020543b9ce80_0 .net *"_ivl_0", 0 0, L_0000020543e93320;  1 drivers
v0000020543b9ea00_0 .net *"_ivl_10", 0 0, L_0000020543e935c0;  1 drivers
v0000020543b9cac0_0 .net *"_ivl_4", 0 0, L_0000020543e927c0;  1 drivers
v0000020543b9d560_0 .net *"_ivl_6", 0 0, L_0000020543e92a60;  1 drivers
v0000020543b9e460_0 .net *"_ivl_8", 0 0, L_0000020543e92c90;  1 drivers
v0000020543b9e5a0_0 .net "a", 0 0, L_0000020543d64280;  1 drivers
v0000020543b9e820_0 .net "b", 0 0, L_0000020543d64500;  1 drivers
v0000020543b9da60_0 .net "s", 0 0, L_0000020543e91db0;  1 drivers
S_0000020543bae6a0 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aabf60 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543bb05e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bae6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e92210 .functor XOR 1, L_0000020543d63380, L_0000020543d63f60, C4<0>, C4<0>;
L_0000020543e92360 .functor XOR 1, L_0000020543e92210, L_0000020543d646e0, C4<0>, C4<0>;
L_0000020543e93160 .functor AND 1, L_0000020543d63380, L_0000020543d63f60, C4<1>, C4<1>;
L_0000020543e921a0 .functor AND 1, L_0000020543d63380, L_0000020543d646e0, C4<1>, C4<1>;
L_0000020543e91bf0 .functor OR 1, L_0000020543e93160, L_0000020543e921a0, C4<0>, C4<0>;
L_0000020543e931d0 .functor AND 1, L_0000020543d63f60, L_0000020543d646e0, C4<1>, C4<1>;
L_0000020543e91e20 .functor OR 1, L_0000020543e91bf0, L_0000020543e931d0, C4<0>, C4<0>;
v0000020543b9d9c0_0 .net "Cin", 0 0, L_0000020543d646e0;  1 drivers
v0000020543b9e960_0 .net "Cout", 0 0, L_0000020543e91e20;  1 drivers
v0000020543b9e640_0 .net *"_ivl_0", 0 0, L_0000020543e92210;  1 drivers
v0000020543b9de20_0 .net *"_ivl_10", 0 0, L_0000020543e931d0;  1 drivers
v0000020543b9dc40_0 .net *"_ivl_4", 0 0, L_0000020543e93160;  1 drivers
v0000020543b9d420_0 .net *"_ivl_6", 0 0, L_0000020543e921a0;  1 drivers
v0000020543b9d060_0 .net *"_ivl_8", 0 0, L_0000020543e91bf0;  1 drivers
v0000020543b9e780_0 .net "a", 0 0, L_0000020543d63380;  1 drivers
v0000020543b9d100_0 .net "b", 0 0, L_0000020543d63f60;  1 drivers
v0000020543b9d600_0 .net "s", 0 0, L_0000020543e92360;  1 drivers
S_0000020543bada20 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aabae0 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543bb0450 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bada20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e92590 .functor XOR 1, L_0000020543d64640, L_0000020543d64aa0, C4<0>, C4<0>;
L_0000020543e91d40 .functor XOR 1, L_0000020543e92590, L_0000020543d65180, C4<0>, C4<0>;
L_0000020543e93400 .functor AND 1, L_0000020543d64640, L_0000020543d64aa0, C4<1>, C4<1>;
L_0000020543e92d70 .functor AND 1, L_0000020543d64640, L_0000020543d65180, C4<1>, C4<1>;
L_0000020543e93630 .functor OR 1, L_0000020543e93400, L_0000020543e92d70, C4<0>, C4<0>;
L_0000020543e926e0 .functor AND 1, L_0000020543d64aa0, L_0000020543d65180, C4<1>, C4<1>;
L_0000020543e93240 .functor OR 1, L_0000020543e93630, L_0000020543e926e0, C4<0>, C4<0>;
v0000020543b9ec80_0 .net "Cin", 0 0, L_0000020543d65180;  1 drivers
v0000020543b9d6a0_0 .net "Cout", 0 0, L_0000020543e93240;  1 drivers
v0000020543b9d1a0_0 .net *"_ivl_0", 0 0, L_0000020543e92590;  1 drivers
v0000020543b9d240_0 .net *"_ivl_10", 0 0, L_0000020543e926e0;  1 drivers
v0000020543b9cca0_0 .net *"_ivl_4", 0 0, L_0000020543e93400;  1 drivers
v0000020543b9dba0_0 .net *"_ivl_6", 0 0, L_0000020543e92d70;  1 drivers
v0000020543b9e000_0 .net *"_ivl_8", 0 0, L_0000020543e93630;  1 drivers
v0000020543b9e8c0_0 .net "a", 0 0, L_0000020543d64640;  1 drivers
v0000020543b9dec0_0 .net "b", 0 0, L_0000020543d64aa0;  1 drivers
v0000020543b9eaa0_0 .net "s", 0 0, L_0000020543e91d40;  1 drivers
S_0000020543bae1f0 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac4e0 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543baf000 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bae1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e92280 .functor XOR 1, L_0000020543d63740, L_0000020543d63920, C4<0>, C4<0>;
L_0000020543e92670 .functor XOR 1, L_0000020543e92280, L_0000020543d645a0, C4<0>, C4<0>;
L_0000020543e91fe0 .functor AND 1, L_0000020543d63740, L_0000020543d63920, C4<1>, C4<1>;
L_0000020543e92830 .functor AND 1, L_0000020543d63740, L_0000020543d645a0, C4<1>, C4<1>;
L_0000020543e922f0 .functor OR 1, L_0000020543e91fe0, L_0000020543e92830, C4<0>, C4<0>;
L_0000020543e92e50 .functor AND 1, L_0000020543d63920, L_0000020543d645a0, C4<1>, C4<1>;
L_0000020543e92750 .functor OR 1, L_0000020543e922f0, L_0000020543e92e50, C4<0>, C4<0>;
v0000020543b9d380_0 .net "Cin", 0 0, L_0000020543d645a0;  1 drivers
v0000020543b9eb40_0 .net "Cout", 0 0, L_0000020543e92750;  1 drivers
v0000020543b9ebe0_0 .net *"_ivl_0", 0 0, L_0000020543e92280;  1 drivers
v0000020543b9ed20_0 .net *"_ivl_10", 0 0, L_0000020543e92e50;  1 drivers
v0000020543b9d740_0 .net *"_ivl_4", 0 0, L_0000020543e91fe0;  1 drivers
v0000020543b9d2e0_0 .net *"_ivl_6", 0 0, L_0000020543e92830;  1 drivers
v0000020543b9edc0_0 .net *"_ivl_8", 0 0, L_0000020543e922f0;  1 drivers
v0000020543b9c980_0 .net "a", 0 0, L_0000020543d63740;  1 drivers
v0000020543b9efa0_0 .net "b", 0 0, L_0000020543d63920;  1 drivers
v0000020543b9ee60_0 .net "s", 0 0, L_0000020543e92670;  1 drivers
S_0000020543bae830 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac5e0 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543badbb0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bae830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e934e0 .functor XOR 1, L_0000020543d64d20, L_0000020543d63ba0, C4<0>, C4<0>;
L_0000020543e91c60 .functor XOR 1, L_0000020543e934e0, L_0000020543d64320, C4<0>, C4<0>;
L_0000020543e92de0 .functor AND 1, L_0000020543d64d20, L_0000020543d63ba0, C4<1>, C4<1>;
L_0000020543e91f00 .functor AND 1, L_0000020543d64d20, L_0000020543d64320, C4<1>, C4<1>;
L_0000020543e932b0 .functor OR 1, L_0000020543e92de0, L_0000020543e91f00, C4<0>, C4<0>;
L_0000020543e91f70 .functor AND 1, L_0000020543d63ba0, L_0000020543d64320, C4<1>, C4<1>;
L_0000020543e928a0 .functor OR 1, L_0000020543e932b0, L_0000020543e91f70, C4<0>, C4<0>;
v0000020543b9e0a0_0 .net "Cin", 0 0, L_0000020543d64320;  1 drivers
v0000020543b9d4c0_0 .net "Cout", 0 0, L_0000020543e928a0;  1 drivers
v0000020543b9d7e0_0 .net *"_ivl_0", 0 0, L_0000020543e934e0;  1 drivers
v0000020543b9ef00_0 .net *"_ivl_10", 0 0, L_0000020543e91f70;  1 drivers
v0000020543b9dce0_0 .net *"_ivl_4", 0 0, L_0000020543e92de0;  1 drivers
v0000020543b9e6e0_0 .net *"_ivl_6", 0 0, L_0000020543e91f00;  1 drivers
v0000020543b9d880_0 .net *"_ivl_8", 0 0, L_0000020543e932b0;  1 drivers
v0000020543b9db00_0 .net "a", 0 0, L_0000020543d64d20;  1 drivers
v0000020543b9cc00_0 .net "b", 0 0, L_0000020543d63ba0;  1 drivers
v0000020543b9cd40_0 .net "s", 0 0, L_0000020543e91c60;  1 drivers
S_0000020543baf7d0 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aabb20 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543bb0db0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543baf7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e91e90 .functor XOR 1, L_0000020543d64000, L_0000020543d64e60, C4<0>, C4<0>;
L_0000020543e923d0 .functor XOR 1, L_0000020543e91e90, L_0000020543d64f00, C4<0>, C4<0>;
L_0000020543e93390 .functor AND 1, L_0000020543d64000, L_0000020543d64e60, C4<1>, C4<1>;
L_0000020543e92fa0 .functor AND 1, L_0000020543d64000, L_0000020543d64f00, C4<1>, C4<1>;
L_0000020543e93470 .functor OR 1, L_0000020543e93390, L_0000020543e92fa0, C4<0>, C4<0>;
L_0000020543e92910 .functor AND 1, L_0000020543d64e60, L_0000020543d64f00, C4<1>, C4<1>;
L_0000020543e92050 .functor OR 1, L_0000020543e93470, L_0000020543e92910, C4<0>, C4<0>;
v0000020543b9f040_0 .net "Cin", 0 0, L_0000020543d64f00;  1 drivers
v0000020543b9cb60_0 .net "Cout", 0 0, L_0000020543e92050;  1 drivers
v0000020543b9dd80_0 .net *"_ivl_0", 0 0, L_0000020543e91e90;  1 drivers
v0000020543b9c8e0_0 .net *"_ivl_10", 0 0, L_0000020543e92910;  1 drivers
v0000020543b9ca20_0 .net *"_ivl_4", 0 0, L_0000020543e93390;  1 drivers
v0000020543b9e280_0 .net *"_ivl_6", 0 0, L_0000020543e92fa0;  1 drivers
v0000020543b9df60_0 .net *"_ivl_8", 0 0, L_0000020543e93470;  1 drivers
v0000020543b9cde0_0 .net "a", 0 0, L_0000020543d64000;  1 drivers
v0000020543b9e140_0 .net "b", 0 0, L_0000020543d64e60;  1 drivers
v0000020543b9e320_0 .net "s", 0 0, L_0000020543e923d0;  1 drivers
S_0000020543baf190 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac7a0 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543bae060 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543baf190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e92440 .functor XOR 1, L_0000020543d654a0, L_0000020543d63420, C4<0>, C4<0>;
L_0000020543e92d00 .functor XOR 1, L_0000020543e92440, L_0000020543d65040, C4<0>, C4<0>;
L_0000020543e920c0 .functor AND 1, L_0000020543d654a0, L_0000020543d63420, C4<1>, C4<1>;
L_0000020543e93080 .functor AND 1, L_0000020543d654a0, L_0000020543d65040, C4<1>, C4<1>;
L_0000020543e924b0 .functor OR 1, L_0000020543e920c0, L_0000020543e93080, C4<0>, C4<0>;
L_0000020543e92980 .functor AND 1, L_0000020543d63420, L_0000020543d65040, C4<1>, C4<1>;
L_0000020543e92ec0 .functor OR 1, L_0000020543e924b0, L_0000020543e92980, C4<0>, C4<0>;
v0000020543b9e1e0_0 .net "Cin", 0 0, L_0000020543d65040;  1 drivers
v0000020543b9e3c0_0 .net "Cout", 0 0, L_0000020543e92ec0;  1 drivers
v0000020543ba0940_0 .net *"_ivl_0", 0 0, L_0000020543e92440;  1 drivers
v0000020543ba09e0_0 .net *"_ivl_10", 0 0, L_0000020543e92980;  1 drivers
v0000020543ba0120_0 .net *"_ivl_4", 0 0, L_0000020543e920c0;  1 drivers
v0000020543b9f540_0 .net *"_ivl_6", 0 0, L_0000020543e93080;  1 drivers
v0000020543b9fb80_0 .net *"_ivl_8", 0 0, L_0000020543e924b0;  1 drivers
v0000020543b9f900_0 .net "a", 0 0, L_0000020543d654a0;  1 drivers
v0000020543ba0440_0 .net "b", 0 0, L_0000020543d63420;  1 drivers
v0000020543b9f360_0 .net "s", 0 0, L_0000020543e92d00;  1 drivers
S_0000020543bb0770 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac2a0 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543baf320 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb0770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e93550 .functor XOR 1, L_0000020543d64780, L_0000020543d634c0, C4<0>, C4<0>;
L_0000020543e92130 .functor XOR 1, L_0000020543e93550, L_0000020543d64fa0, C4<0>, C4<0>;
L_0000020543e929f0 .functor AND 1, L_0000020543d64780, L_0000020543d634c0, C4<1>, C4<1>;
L_0000020543e92ad0 .functor AND 1, L_0000020543d64780, L_0000020543d64fa0, C4<1>, C4<1>;
L_0000020543e92b40 .functor OR 1, L_0000020543e929f0, L_0000020543e92ad0, C4<0>, C4<0>;
L_0000020543e92520 .functor AND 1, L_0000020543d634c0, L_0000020543d64fa0, C4<1>, C4<1>;
L_0000020543e92bb0 .functor OR 1, L_0000020543e92b40, L_0000020543e92520, C4<0>, C4<0>;
v0000020543b9fea0_0 .net "Cin", 0 0, L_0000020543d64fa0;  1 drivers
v0000020543b9fe00_0 .net "Cout", 0 0, L_0000020543e92bb0;  1 drivers
v0000020543b9f5e0_0 .net *"_ivl_0", 0 0, L_0000020543e93550;  1 drivers
v0000020543b9f180_0 .net *"_ivl_10", 0 0, L_0000020543e92520;  1 drivers
v0000020543ba0580_0 .net *"_ivl_4", 0 0, L_0000020543e929f0;  1 drivers
v0000020543ba0f80_0 .net *"_ivl_6", 0 0, L_0000020543e92ad0;  1 drivers
v0000020543b9f0e0_0 .net *"_ivl_8", 0 0, L_0000020543e92b40;  1 drivers
v0000020543ba0b20_0 .net "a", 0 0, L_0000020543d64780;  1 drivers
v0000020543b9f680_0 .net "b", 0 0, L_0000020543d634c0;  1 drivers
v0000020543ba0a80_0 .net "s", 0 0, L_0000020543e92130;  1 drivers
S_0000020543baf4b0 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aabee0 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543baf640 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543baf4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e91b80 .functor XOR 1, L_0000020543d64820, L_0000020543d64b40, C4<0>, C4<0>;
L_0000020543e92f30 .functor XOR 1, L_0000020543e91b80, L_0000020543d65220, C4<0>, C4<0>;
L_0000020543e936a0 .functor AND 1, L_0000020543d64820, L_0000020543d64b40, C4<1>, C4<1>;
L_0000020543e93010 .functor AND 1, L_0000020543d64820, L_0000020543d65220, C4<1>, C4<1>;
L_0000020543e930f0 .functor OR 1, L_0000020543e936a0, L_0000020543e93010, C4<0>, C4<0>;
L_0000020543e91cd0 .functor AND 1, L_0000020543d64b40, L_0000020543d65220, C4<1>, C4<1>;
L_0000020543e94a50 .functor OR 1, L_0000020543e930f0, L_0000020543e91cd0, C4<0>, C4<0>;
v0000020543ba01c0_0 .net "Cin", 0 0, L_0000020543d65220;  1 drivers
v0000020543ba0ee0_0 .net "Cout", 0 0, L_0000020543e94a50;  1 drivers
v0000020543ba0300_0 .net *"_ivl_0", 0 0, L_0000020543e91b80;  1 drivers
v0000020543b9ff40_0 .net *"_ivl_10", 0 0, L_0000020543e91cd0;  1 drivers
v0000020543b9f720_0 .net *"_ivl_4", 0 0, L_0000020543e936a0;  1 drivers
v0000020543b9f7c0_0 .net *"_ivl_6", 0 0, L_0000020543e93010;  1 drivers
v0000020543ba06c0_0 .net *"_ivl_8", 0 0, L_0000020543e930f0;  1 drivers
v0000020543ba0800_0 .net "a", 0 0, L_0000020543d64820;  1 drivers
v0000020543b9f860_0 .net "b", 0 0, L_0000020543d64b40;  1 drivers
v0000020543b9ffe0_0 .net "s", 0 0, L_0000020543e92f30;  1 drivers
S_0000020543bafaf0 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac7e0 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543bb0900 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bafaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e94dd0 .functor XOR 1, L_0000020543d652c0, L_0000020543d62d40, C4<0>, C4<0>;
L_0000020543e93a20 .functor XOR 1, L_0000020543e94dd0, L_0000020543d63ce0, C4<0>, C4<0>;
L_0000020543e951c0 .functor AND 1, L_0000020543d652c0, L_0000020543d62d40, C4<1>, C4<1>;
L_0000020543e94ac0 .functor AND 1, L_0000020543d652c0, L_0000020543d63ce0, C4<1>, C4<1>;
L_0000020543e94c80 .functor OR 1, L_0000020543e951c0, L_0000020543e94ac0, C4<0>, C4<0>;
L_0000020543e94820 .functor AND 1, L_0000020543d62d40, L_0000020543d63ce0, C4<1>, C4<1>;
L_0000020543e939b0 .functor OR 1, L_0000020543e94c80, L_0000020543e94820, C4<0>, C4<0>;
v0000020543b9fcc0_0 .net "Cin", 0 0, L_0000020543d63ce0;  1 drivers
v0000020543b9fd60_0 .net "Cout", 0 0, L_0000020543e939b0;  1 drivers
v0000020543b9f220_0 .net *"_ivl_0", 0 0, L_0000020543e94dd0;  1 drivers
v0000020543ba03a0_0 .net *"_ivl_10", 0 0, L_0000020543e94820;  1 drivers
v0000020543b9fa40_0 .net *"_ivl_4", 0 0, L_0000020543e951c0;  1 drivers
v0000020543b9f9a0_0 .net *"_ivl_6", 0 0, L_0000020543e94ac0;  1 drivers
v0000020543ba0bc0_0 .net *"_ivl_8", 0 0, L_0000020543e94c80;  1 drivers
v0000020543b9f2c0_0 .net "a", 0 0, L_0000020543d652c0;  1 drivers
v0000020543b9fc20_0 .net "b", 0 0, L_0000020543d62d40;  1 drivers
v0000020543ba04e0_0 .net "s", 0 0, L_0000020543e93a20;  1 drivers
S_0000020543bafc80 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aabb60 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543bb50e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bafc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e95070 .functor XOR 1, L_0000020543d63d80, L_0000020543d62de0, C4<0>, C4<0>;
L_0000020543e952a0 .functor XOR 1, L_0000020543e95070, L_0000020543d62e80, C4<0>, C4<0>;
L_0000020543e94b30 .functor AND 1, L_0000020543d63d80, L_0000020543d62de0, C4<1>, C4<1>;
L_0000020543e93710 .functor AND 1, L_0000020543d63d80, L_0000020543d62e80, C4<1>, C4<1>;
L_0000020543e93780 .functor OR 1, L_0000020543e94b30, L_0000020543e93710, C4<0>, C4<0>;
L_0000020543e942e0 .functor AND 1, L_0000020543d62de0, L_0000020543d62e80, C4<1>, C4<1>;
L_0000020543e94890 .functor OR 1, L_0000020543e93780, L_0000020543e942e0, C4<0>, C4<0>;
v0000020543ba0080_0 .net "Cin", 0 0, L_0000020543d62e80;  1 drivers
v0000020543b9fae0_0 .net "Cout", 0 0, L_0000020543e94890;  1 drivers
v0000020543ba0260_0 .net *"_ivl_0", 0 0, L_0000020543e95070;  1 drivers
v0000020543ba0c60_0 .net *"_ivl_10", 0 0, L_0000020543e942e0;  1 drivers
v0000020543ba0620_0 .net *"_ivl_4", 0 0, L_0000020543e94b30;  1 drivers
v0000020543b9f400_0 .net *"_ivl_6", 0 0, L_0000020543e93710;  1 drivers
v0000020543ba0d00_0 .net *"_ivl_8", 0 0, L_0000020543e93780;  1 drivers
v0000020543ba0da0_0 .net "a", 0 0, L_0000020543d63d80;  1 drivers
v0000020543ba0e40_0 .net "b", 0 0, L_0000020543d62de0;  1 drivers
v0000020543b9f4a0_0 .net "s", 0 0, L_0000020543e952a0;  1 drivers
S_0000020543bb7020 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac820 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543bb6080 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb7020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e94cf0 .functor XOR 1, L_0000020543d643c0, L_0000020543d63560, C4<0>, C4<0>;
L_0000020543e93b70 .functor XOR 1, L_0000020543e94cf0, L_0000020543d62f20, C4<0>, C4<0>;
L_0000020543e94d60 .functor AND 1, L_0000020543d643c0, L_0000020543d63560, C4<1>, C4<1>;
L_0000020543e94e40 .functor AND 1, L_0000020543d643c0, L_0000020543d62f20, C4<1>, C4<1>;
L_0000020543e93a90 .functor OR 1, L_0000020543e94d60, L_0000020543e94e40, C4<0>, C4<0>;
L_0000020543e943c0 .functor AND 1, L_0000020543d63560, L_0000020543d62f20, C4<1>, C4<1>;
L_0000020543e93940 .functor OR 1, L_0000020543e93a90, L_0000020543e943c0, C4<0>, C4<0>;
v0000020543ba0760_0 .net "Cin", 0 0, L_0000020543d62f20;  1 drivers
v0000020543ba08a0_0 .net "Cout", 0 0, L_0000020543e93940;  1 drivers
v0000020543b82940_0 .net *"_ivl_0", 0 0, L_0000020543e94cf0;  1 drivers
v0000020543b82d00_0 .net *"_ivl_10", 0 0, L_0000020543e943c0;  1 drivers
v0000020543b82580_0 .net *"_ivl_4", 0 0, L_0000020543e94d60;  1 drivers
v0000020543b83520_0 .net *"_ivl_6", 0 0, L_0000020543e94e40;  1 drivers
v0000020543b832a0_0 .net *"_ivl_8", 0 0, L_0000020543e93a90;  1 drivers
v0000020543b82da0_0 .net "a", 0 0, L_0000020543d643c0;  1 drivers
v0000020543b81720_0 .net "b", 0 0, L_0000020543d63560;  1 drivers
v0000020543b821c0_0 .net "s", 0 0, L_0000020543e93b70;  1 drivers
S_0000020543bb1d50 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aabba0 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543bb45f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb1d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e94510 .functor XOR 1, L_0000020543d637e0, L_0000020543d64460, C4<0>, C4<0>;
L_0000020543e947b0 .functor XOR 1, L_0000020543e94510, L_0000020543d639c0, C4<0>, C4<0>;
L_0000020543e93ef0 .functor AND 1, L_0000020543d637e0, L_0000020543d64460, C4<1>, C4<1>;
L_0000020543e94350 .functor AND 1, L_0000020543d637e0, L_0000020543d639c0, C4<1>, C4<1>;
L_0000020543e93f60 .functor OR 1, L_0000020543e93ef0, L_0000020543e94350, C4<0>, C4<0>;
L_0000020543e94eb0 .functor AND 1, L_0000020543d64460, L_0000020543d639c0, C4<1>, C4<1>;
L_0000020543e94120 .functor OR 1, L_0000020543e93f60, L_0000020543e94eb0, C4<0>, C4<0>;
v0000020543b817c0_0 .net "Cin", 0 0, L_0000020543d639c0;  1 drivers
v0000020543b82f80_0 .net "Cout", 0 0, L_0000020543e94120;  1 drivers
v0000020543b81220_0 .net *"_ivl_0", 0 0, L_0000020543e94510;  1 drivers
v0000020543b82120_0 .net *"_ivl_10", 0 0, L_0000020543e94eb0;  1 drivers
v0000020543b81860_0 .net *"_ivl_4", 0 0, L_0000020543e93ef0;  1 drivers
v0000020543b810e0_0 .net *"_ivl_6", 0 0, L_0000020543e94350;  1 drivers
v0000020543b83840_0 .net *"_ivl_8", 0 0, L_0000020543e93f60;  1 drivers
v0000020543b829e0_0 .net "a", 0 0, L_0000020543d637e0;  1 drivers
v0000020543b835c0_0 .net "b", 0 0, L_0000020543d64460;  1 drivers
v0000020543b83480_0 .net "s", 0 0, L_0000020543e947b0;  1 drivers
S_0000020543bb5bd0 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aabfa0 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543bb4910 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb5bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e937f0 .functor XOR 1, L_0000020543d63a60, L_0000020543d67700, C4<0>, C4<0>;
L_0000020543e949e0 .functor XOR 1, L_0000020543e937f0, L_0000020543d669e0, C4<0>, C4<0>;
L_0000020543e94580 .functor AND 1, L_0000020543d63a60, L_0000020543d67700, C4<1>, C4<1>;
L_0000020543e94190 .functor AND 1, L_0000020543d63a60, L_0000020543d669e0, C4<1>, C4<1>;
L_0000020543e93b00 .functor OR 1, L_0000020543e94580, L_0000020543e94190, C4<0>, C4<0>;
L_0000020543e95000 .functor AND 1, L_0000020543d67700, L_0000020543d669e0, C4<1>, C4<1>;
L_0000020543e94ba0 .functor OR 1, L_0000020543e93b00, L_0000020543e95000, C4<0>, C4<0>;
v0000020543b82800_0 .net "Cin", 0 0, L_0000020543d669e0;  1 drivers
v0000020543b83020_0 .net "Cout", 0 0, L_0000020543e94ba0;  1 drivers
v0000020543b82080_0 .net *"_ivl_0", 0 0, L_0000020543e937f0;  1 drivers
v0000020543b82a80_0 .net *"_ivl_10", 0 0, L_0000020543e95000;  1 drivers
v0000020543b81b80_0 .net *"_ivl_4", 0 0, L_0000020543e94580;  1 drivers
v0000020543b81d60_0 .net *"_ivl_6", 0 0, L_0000020543e94190;  1 drivers
v0000020543b82260_0 .net *"_ivl_8", 0 0, L_0000020543e93b00;  1 drivers
v0000020543b81e00_0 .net "a", 0 0, L_0000020543d63a60;  1 drivers
v0000020543b81180_0 .net "b", 0 0, L_0000020543d67700;  1 drivers
v0000020543b81c20_0 .net "s", 0 0, L_0000020543e949e0;  1 drivers
S_0000020543bb2e80 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac420 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543bb69e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb2e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e94c10 .functor XOR 1, L_0000020543d67a20, L_0000020543d673e0, C4<0>, C4<0>;
L_0000020543e93860 .functor XOR 1, L_0000020543e94c10, L_0000020543d65e00, C4<0>, C4<0>;
L_0000020543e940b0 .functor AND 1, L_0000020543d67a20, L_0000020543d673e0, C4<1>, C4<1>;
L_0000020543e94200 .functor AND 1, L_0000020543d67a20, L_0000020543d65e00, C4<1>, C4<1>;
L_0000020543e94660 .functor OR 1, L_0000020543e940b0, L_0000020543e94200, C4<0>, C4<0>;
L_0000020543e94f20 .functor AND 1, L_0000020543d673e0, L_0000020543d65e00, C4<1>, C4<1>;
L_0000020543e938d0 .functor OR 1, L_0000020543e94660, L_0000020543e94f20, C4<0>, C4<0>;
v0000020543b83660_0 .net "Cin", 0 0, L_0000020543d65e00;  1 drivers
v0000020543b812c0_0 .net "Cout", 0 0, L_0000020543e938d0;  1 drivers
v0000020543b81360_0 .net *"_ivl_0", 0 0, L_0000020543e94c10;  1 drivers
v0000020543b82e40_0 .net *"_ivl_10", 0 0, L_0000020543e94f20;  1 drivers
v0000020543b830c0_0 .net *"_ivl_4", 0 0, L_0000020543e940b0;  1 drivers
v0000020543b814a0_0 .net *"_ivl_6", 0 0, L_0000020543e94200;  1 drivers
v0000020543b83160_0 .net *"_ivl_8", 0 0, L_0000020543e94660;  1 drivers
v0000020543b833e0_0 .net "a", 0 0, L_0000020543d67a20;  1 drivers
v0000020543b815e0_0 .net "b", 0 0, L_0000020543d673e0;  1 drivers
v0000020543b828a0_0 .net "s", 0 0, L_0000020543e93860;  1 drivers
S_0000020543bb5ef0 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac2e0 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543bb5270 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e950e0 .functor XOR 1, L_0000020543d66080, L_0000020543d66da0, C4<0>, C4<0>;
L_0000020543e95230 .functor XOR 1, L_0000020543e950e0, L_0000020543d66a80, C4<0>, C4<0>;
L_0000020543e946d0 .functor AND 1, L_0000020543d66080, L_0000020543d66da0, C4<1>, C4<1>;
L_0000020543e93be0 .functor AND 1, L_0000020543d66080, L_0000020543d66a80, C4<1>, C4<1>;
L_0000020543e94270 .functor OR 1, L_0000020543e946d0, L_0000020543e93be0, C4<0>, C4<0>;
L_0000020543e93c50 .functor AND 1, L_0000020543d66da0, L_0000020543d66a80, C4<1>, C4<1>;
L_0000020543e93cc0 .functor OR 1, L_0000020543e94270, L_0000020543e93c50, C4<0>, C4<0>;
v0000020543b81ea0_0 .net "Cin", 0 0, L_0000020543d66a80;  1 drivers
v0000020543b81900_0 .net "Cout", 0 0, L_0000020543e93cc0;  1 drivers
v0000020543b81fe0_0 .net *"_ivl_0", 0 0, L_0000020543e950e0;  1 drivers
v0000020543b82ee0_0 .net *"_ivl_10", 0 0, L_0000020543e93c50;  1 drivers
v0000020543b819a0_0 .net *"_ivl_4", 0 0, L_0000020543e946d0;  1 drivers
v0000020543b83700_0 .net *"_ivl_6", 0 0, L_0000020543e93be0;  1 drivers
v0000020543b83200_0 .net *"_ivl_8", 0 0, L_0000020543e94270;  1 drivers
v0000020543b82bc0_0 .net "a", 0 0, L_0000020543d66080;  1 drivers
v0000020543b83340_0 .net "b", 0 0, L_0000020543d66da0;  1 drivers
v0000020543b837a0_0 .net "s", 0 0, L_0000020543e95230;  1 drivers
S_0000020543bb2840 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aabfe0 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543bb6d00 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb2840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e94900 .functor XOR 1, L_0000020543d672a0, L_0000020543d65f40, C4<0>, C4<0>;
L_0000020543e94f90 .functor XOR 1, L_0000020543e94900, L_0000020543d65b80, C4<0>, C4<0>;
L_0000020543e95150 .functor AND 1, L_0000020543d672a0, L_0000020543d65f40, C4<1>, C4<1>;
L_0000020543e93d30 .functor AND 1, L_0000020543d672a0, L_0000020543d65b80, C4<1>, C4<1>;
L_0000020543e93da0 .functor OR 1, L_0000020543e95150, L_0000020543e93d30, C4<0>, C4<0>;
L_0000020543e94970 .functor AND 1, L_0000020543d65f40, L_0000020543d65b80, C4<1>, C4<1>;
L_0000020543e93e10 .functor OR 1, L_0000020543e93da0, L_0000020543e94970, C4<0>, C4<0>;
v0000020543b81a40_0 .net "Cin", 0 0, L_0000020543d65b80;  1 drivers
v0000020543b82620_0 .net "Cout", 0 0, L_0000020543e93e10;  1 drivers
v0000020543b81ae0_0 .net *"_ivl_0", 0 0, L_0000020543e94900;  1 drivers
v0000020543b81680_0 .net *"_ivl_10", 0 0, L_0000020543e94970;  1 drivers
v0000020543b81400_0 .net *"_ivl_4", 0 0, L_0000020543e95150;  1 drivers
v0000020543b81540_0 .net *"_ivl_6", 0 0, L_0000020543e93d30;  1 drivers
v0000020543b81cc0_0 .net *"_ivl_8", 0 0, L_0000020543e93da0;  1 drivers
v0000020543b82300_0 .net "a", 0 0, L_0000020543d672a0;  1 drivers
v0000020543b81f40_0 .net "b", 0 0, L_0000020543d65f40;  1 drivers
v0000020543b823a0_0 .net "s", 0 0, L_0000020543e94f90;  1 drivers
S_0000020543bb1a30 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac620 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543bb3fb0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb1a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e94430 .functor XOR 1, L_0000020543d66300, L_0000020543d65900, C4<0>, C4<0>;
L_0000020543e93e80 .functor XOR 1, L_0000020543e94430, L_0000020543d666c0, C4<0>, C4<0>;
L_0000020543e93fd0 .functor AND 1, L_0000020543d66300, L_0000020543d65900, C4<1>, C4<1>;
L_0000020543e94040 .functor AND 1, L_0000020543d66300, L_0000020543d666c0, C4<1>, C4<1>;
L_0000020543e944a0 .functor OR 1, L_0000020543e93fd0, L_0000020543e94040, C4<0>, C4<0>;
L_0000020543e945f0 .functor AND 1, L_0000020543d65900, L_0000020543d666c0, C4<1>, C4<1>;
L_0000020543e94740 .functor OR 1, L_0000020543e944a0, L_0000020543e945f0, C4<0>, C4<0>;
v0000020543b82440_0 .net "Cin", 0 0, L_0000020543d666c0;  1 drivers
v0000020543b82b20_0 .net "Cout", 0 0, L_0000020543e94740;  1 drivers
v0000020543b824e0_0 .net *"_ivl_0", 0 0, L_0000020543e94430;  1 drivers
v0000020543b826c0_0 .net *"_ivl_10", 0 0, L_0000020543e945f0;  1 drivers
v0000020543b82760_0 .net *"_ivl_4", 0 0, L_0000020543e93fd0;  1 drivers
v0000020543b82c60_0 .net *"_ivl_6", 0 0, L_0000020543e94040;  1 drivers
v0000020543bbdd90_0 .net *"_ivl_8", 0 0, L_0000020543e944a0;  1 drivers
v0000020543bbdbb0_0 .net "a", 0 0, L_0000020543d66300;  1 drivers
v0000020543bbcfd0_0 .net "b", 0 0, L_0000020543d65900;  1 drivers
v0000020543bbc030_0 .net "s", 0 0, L_0000020543e93e80;  1 drivers
S_0000020543bb6e90 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aabbe0 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543bb1ee0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb6e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e96c00 .functor XOR 1, L_0000020543d661c0, L_0000020543d67480, C4<0>, C4<0>;
L_0000020543e96650 .functor XOR 1, L_0000020543e96c00, L_0000020543d66260, C4<0>, C4<0>;
L_0000020543e963b0 .functor AND 1, L_0000020543d661c0, L_0000020543d67480, C4<1>, C4<1>;
L_0000020543e969d0 .functor AND 1, L_0000020543d661c0, L_0000020543d66260, C4<1>, C4<1>;
L_0000020543e96500 .functor OR 1, L_0000020543e963b0, L_0000020543e969d0, C4<0>, C4<0>;
L_0000020543e957e0 .functor AND 1, L_0000020543d67480, L_0000020543d66260, C4<1>, C4<1>;
L_0000020543e95e70 .functor OR 1, L_0000020543e96500, L_0000020543e957e0, C4<0>, C4<0>;
v0000020543bbde30_0 .net "Cin", 0 0, L_0000020543d66260;  1 drivers
v0000020543bbe150_0 .net "Cout", 0 0, L_0000020543e95e70;  1 drivers
v0000020543bbca30_0 .net *"_ivl_0", 0 0, L_0000020543e96c00;  1 drivers
v0000020543bbcad0_0 .net *"_ivl_10", 0 0, L_0000020543e957e0;  1 drivers
v0000020543bbcdf0_0 .net *"_ivl_4", 0 0, L_0000020543e963b0;  1 drivers
v0000020543bbcf30_0 .net *"_ivl_6", 0 0, L_0000020543e969d0;  1 drivers
v0000020543bbded0_0 .net *"_ivl_8", 0 0, L_0000020543e96500;  1 drivers
v0000020543bbe3d0_0 .net "a", 0 0, L_0000020543d661c0;  1 drivers
v0000020543bbc3f0_0 .net "b", 0 0, L_0000020543d67480;  1 drivers
v0000020543bbcb70_0 .net "s", 0 0, L_0000020543e96650;  1 drivers
S_0000020543bb1bc0 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac860 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543bb5590 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb1bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e96730 .functor XOR 1, L_0000020543d664e0, L_0000020543d66120, C4<0>, C4<0>;
L_0000020543e955b0 .functor XOR 1, L_0000020543e96730, L_0000020543d66e40, C4<0>, C4<0>;
L_0000020543e96570 .functor AND 1, L_0000020543d664e0, L_0000020543d66120, C4<1>, C4<1>;
L_0000020543e96c70 .functor AND 1, L_0000020543d664e0, L_0000020543d66e40, C4<1>, C4<1>;
L_0000020543e95620 .functor OR 1, L_0000020543e96570, L_0000020543e96c70, C4<0>, C4<0>;
L_0000020543e96490 .functor AND 1, L_0000020543d66120, L_0000020543d66e40, C4<1>, C4<1>;
L_0000020543e96420 .functor OR 1, L_0000020543e95620, L_0000020543e96490, C4<0>, C4<0>;
v0000020543bbbdb0_0 .net "Cin", 0 0, L_0000020543d66e40;  1 drivers
v0000020543bbd070_0 .net "Cout", 0 0, L_0000020543e96420;  1 drivers
v0000020543bbc8f0_0 .net *"_ivl_0", 0 0, L_0000020543e96730;  1 drivers
v0000020543bbc490_0 .net *"_ivl_10", 0 0, L_0000020543e96490;  1 drivers
v0000020543bbcc10_0 .net *"_ivl_4", 0 0, L_0000020543e96570;  1 drivers
v0000020543bbccb0_0 .net *"_ivl_6", 0 0, L_0000020543e96c70;  1 drivers
v0000020543bbc7b0_0 .net *"_ivl_8", 0 0, L_0000020543e95620;  1 drivers
v0000020543bbdc50_0 .net "a", 0 0, L_0000020543d664e0;  1 drivers
v0000020543bbe510_0 .net "b", 0 0, L_0000020543d66120;  1 drivers
v0000020543bbbe50_0 .net "s", 0 0, L_0000020543e955b0;  1 drivers
S_0000020543bb5d60 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac320 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543bb2070 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb5d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e961f0 .functor XOR 1, L_0000020543d659a0, L_0000020543d67340, C4<0>, C4<0>;
L_0000020543e95a10 .functor XOR 1, L_0000020543e961f0, L_0000020543d65fe0, C4<0>, C4<0>;
L_0000020543e95b60 .functor AND 1, L_0000020543d659a0, L_0000020543d67340, C4<1>, C4<1>;
L_0000020543e96960 .functor AND 1, L_0000020543d659a0, L_0000020543d65fe0, C4<1>, C4<1>;
L_0000020543e965e0 .functor OR 1, L_0000020543e95b60, L_0000020543e96960, C4<0>, C4<0>;
L_0000020543e953f0 .functor AND 1, L_0000020543d67340, L_0000020543d65fe0, C4<1>, C4<1>;
L_0000020543e96a40 .functor OR 1, L_0000020543e965e0, L_0000020543e953f0, C4<0>, C4<0>;
v0000020543bbc530_0 .net "Cin", 0 0, L_0000020543d65fe0;  1 drivers
v0000020543bbd6b0_0 .net "Cout", 0 0, L_0000020543e96a40;  1 drivers
v0000020543bbd110_0 .net *"_ivl_0", 0 0, L_0000020543e961f0;  1 drivers
v0000020543bbc990_0 .net *"_ivl_10", 0 0, L_0000020543e953f0;  1 drivers
v0000020543bbbef0_0 .net *"_ivl_4", 0 0, L_0000020543e95b60;  1 drivers
v0000020543bbdf70_0 .net *"_ivl_6", 0 0, L_0000020543e96960;  1 drivers
v0000020543bbc0d0_0 .net *"_ivl_8", 0 0, L_0000020543e965e0;  1 drivers
v0000020543bbc170_0 .net "a", 0 0, L_0000020543d659a0;  1 drivers
v0000020543bbc210_0 .net "b", 0 0, L_0000020543d67340;  1 drivers
v0000020543bbd890_0 .net "s", 0 0, L_0000020543e95a10;  1 drivers
S_0000020543bb3c90 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543ba8430;
 .timescale 0 0;
P_0000020543aac360 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543bb6210 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb3c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e95770 .functor XOR 1, L_0000020543d66940, L_0000020543d663a0, C4<0>, C4<0>;
L_0000020543e95d90 .functor XOR 1, L_0000020543e95770, L_0000020543d65a40, C4<0>, C4<0>;
L_0000020543e95540 .functor AND 1, L_0000020543d66940, L_0000020543d663a0, C4<1>, C4<1>;
L_0000020543e96ce0 .functor AND 1, L_0000020543d66940, L_0000020543d65a40, C4<1>, C4<1>;
L_0000020543e96e30 .functor OR 1, L_0000020543e95540, L_0000020543e96ce0, C4<0>, C4<0>;
L_0000020543e96dc0 .functor AND 1, L_0000020543d663a0, L_0000020543d65a40, C4<1>, C4<1>;
L_0000020543e95ee0 .functor OR 1, L_0000020543e96e30, L_0000020543e96dc0, C4<0>, C4<0>;
v0000020543bbe010_0 .net "Cin", 0 0, L_0000020543d65a40;  1 drivers
v0000020543bbd570_0 .net "Cout", 0 0, L_0000020543e95ee0;  1 drivers
v0000020543bbd2f0_0 .net *"_ivl_0", 0 0, L_0000020543e95770;  1 drivers
v0000020543bbcd50_0 .net *"_ivl_10", 0 0, L_0000020543e96dc0;  1 drivers
v0000020543bbe470_0 .net *"_ivl_4", 0 0, L_0000020543e95540;  1 drivers
v0000020543bbd1b0_0 .net *"_ivl_6", 0 0, L_0000020543e96ce0;  1 drivers
v0000020543bbd4d0_0 .net *"_ivl_8", 0 0, L_0000020543e96e30;  1 drivers
v0000020543bbd250_0 .net "a", 0 0, L_0000020543d66940;  1 drivers
v0000020543bbd750_0 .net "b", 0 0, L_0000020543d663a0;  1 drivers
v0000020543bbce90_0 .net "s", 0 0, L_0000020543e95d90;  1 drivers
S_0000020543bb29d0 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543ba61d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543aac1e0 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543bbbf90_0 .net *"_ivl_0", 15 0, L_0000020543d62ca0;  1 drivers
L_0000020543df3680 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543bbd930_0 .net *"_ivl_3", 7 0, L_0000020543df3680;  1 drivers
v0000020543bbe1f0_0 .net *"_ivl_4", 15 0, L_0000020543d60a40;  1 drivers
L_0000020543df36c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543bbdb10_0 .net *"_ivl_7", 7 0, L_0000020543df36c8;  1 drivers
v0000020543bbd610_0 .net "a", 7 0, L_0000020543d62200;  alias, 1 drivers
v0000020543bbc5d0_0 .net "b", 7 0, v0000020543bbda70_0;  alias, 1 drivers
v0000020543bbdcf0_0 .net "y", 15 0, L_0000020543d605e0;  alias, 1 drivers
L_0000020543d62ca0 .concat [ 8 8 0 0], L_0000020543d62200, L_0000020543df3680;
L_0000020543d60a40 .concat [ 8 8 0 0], v0000020543bbda70_0, L_0000020543df36c8;
L_0000020543d605e0 .arith/mult 16, L_0000020543d62ca0, L_0000020543d60a40;
S_0000020543bb71b0 .scope generate, "genblk4[1]" "genblk4[1]" 5 55, 5 55 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543aabc20 .param/l "ro_idx" 0 5 55, +C4<01>;
S_0000020543bb2200 .scope generate, "genblk1[0]" "genblk1[0]" 5 56, 5 56 0, S_0000020543bb71b0;
 .timescale 0 0;
P_0000020543aac020 .param/l "co_idx" 0 5 56, +C4<00>;
S_0000020543bb63a0 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543bb2200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543aac520 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df37a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543bcb850_0 .net/2u *"_ivl_0", 1 0, L_0000020543df37a0;  1 drivers
L_0000020543df3878 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543bcc9d0_0 .net/2u *"_ivl_10", 15 0, L_0000020543df3878;  1 drivers
v0000020543bcc4d0_0 .net *"_ivl_2", 0 0, L_0000020543d677a0;  1 drivers
v0000020543bcce30_0 .net "a_in", 7 0, L_0000020543f81dd0;  alias, 1 drivers
v0000020543bcbd50_0 .net "a_out", 7 0, o0000020543b026d8;  alias, 0 drivers
v0000020543bcc750_0 .var "a_out_reg", 7 0;
v0000020543bcb8f0_0 .net "a_val", 7 0, v0000020543bcc750_0;  1 drivers
v0000020543bcb210_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543bcced0_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543bcca70_0 .net "d_in", 31 0, L_0000020543f822a0;  alias, 1 drivers
v0000020543bcaf90_0 .net "d_out", 31 0, L_0000020543d670c0;  alias, 1 drivers
v0000020543bcb990_0 .net "ext_y_val", 31 0, L_0000020543d655e0;  1 drivers
v0000020543bcba30_0 .net "ps_out_cout", 0 0, L_0000020543eb6500;  1 drivers
v0000020543bccb10_0 .net "ps_out_val", 31 0, L_0000020543eb5ba0;  1 drivers
v0000020543bcbb70_0 .var "psum_stored", 31 0;
v0000020543bcb7b0_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543bcbcb0_0 .net "w_val", 7 0, L_0000020543d668a0;  1 drivers
v0000020543bcb5d0_0 .var "weight_stored", 31 0;
v0000020543bcd1f0_0 .net "y_val", 15 0, L_0000020543d67520;  1 drivers
L_0000020543d677a0 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df37a0;
L_0000020543d670c0 .functor MUXZ 32, v0000020543bcbb70_0, v0000020543bcb5d0_0, L_0000020543d677a0, C4<>;
L_0000020543d668a0 .part v0000020543bcb5d0_0, 0, 8;
L_0000020543d655e0 .concat [ 16 16 0 0], L_0000020543d67520, L_0000020543df3878;
S_0000020543bb4780 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543bb63a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543aac1a0 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df38c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543bcc890_0 .net/2u *"_ivl_228", 0 0, L_0000020543df38c0;  1 drivers
v0000020543bcd510_0 .net "a", 31 0, L_0000020543d655e0;  alias, 1 drivers
v0000020543bcadb0_0 .net "b", 31 0, L_0000020543f822a0;  alias, 1 drivers
v0000020543bcb3f0_0 .net "carry", 32 0, L_0000020543eb4fc0;  1 drivers
v0000020543bccc50_0 .net "cout", 0 0, L_0000020543eb6500;  alias, 1 drivers
v0000020543bcc2f0_0 .net "y", 31 0, L_0000020543eb5ba0;  alias, 1 drivers
L_0000020543d65ea0 .part L_0000020543d655e0, 0, 1;
L_0000020543d65860 .part L_0000020543f822a0, 0, 1;
L_0000020543d66800 .part L_0000020543eb4fc0, 0, 1;
L_0000020543d66ee0 .part L_0000020543d655e0, 1, 1;
L_0000020543d657c0 .part L_0000020543f822a0, 1, 1;
L_0000020543d66f80 .part L_0000020543eb4fc0, 1, 1;
L_0000020543d67b60 .part L_0000020543d655e0, 2, 1;
L_0000020543d67ac0 .part L_0000020543f822a0, 2, 1;
L_0000020543d66440 .part L_0000020543eb4fc0, 2, 1;
L_0000020543d67c00 .part L_0000020543d655e0, 3, 1;
L_0000020543d66b20 .part L_0000020543f822a0, 3, 1;
L_0000020543d67160 .part L_0000020543eb4fc0, 3, 1;
L_0000020543d65680 .part L_0000020543d655e0, 4, 1;
L_0000020543d65720 .part L_0000020543f822a0, 4, 1;
L_0000020543d66bc0 .part L_0000020543eb4fc0, 4, 1;
L_0000020543d65ae0 .part L_0000020543d655e0, 5, 1;
L_0000020543d65c20 .part L_0000020543f822a0, 5, 1;
L_0000020543d67200 .part L_0000020543eb4fc0, 5, 1;
L_0000020543d675c0 .part L_0000020543d655e0, 6, 1;
L_0000020543d66c60 .part L_0000020543f822a0, 6, 1;
L_0000020543d65cc0 .part L_0000020543eb4fc0, 6, 1;
L_0000020543d67840 .part L_0000020543d655e0, 7, 1;
L_0000020543d66d00 .part L_0000020543f822a0, 7, 1;
L_0000020543d65d60 .part L_0000020543eb4fc0, 7, 1;
L_0000020543d67020 .part L_0000020543d655e0, 8, 1;
L_0000020543d67660 .part L_0000020543f822a0, 8, 1;
L_0000020543d678e0 .part L_0000020543eb4fc0, 8, 1;
L_0000020543d67980 .part L_0000020543d655e0, 9, 1;
L_0000020543d68f60 .part L_0000020543f822a0, 9, 1;
L_0000020543d68a60 .part L_0000020543eb4fc0, 9, 1;
L_0000020543d684c0 .part L_0000020543d655e0, 10, 1;
L_0000020543d68ce0 .part L_0000020543f822a0, 10, 1;
L_0000020543d68060 .part L_0000020543eb4fc0, 10, 1;
L_0000020543d67e80 .part L_0000020543d655e0, 11, 1;
L_0000020543d68560 .part L_0000020543f822a0, 11, 1;
L_0000020543d69500 .part L_0000020543eb4fc0, 11, 1;
L_0000020543d68e20 .part L_0000020543d655e0, 12, 1;
L_0000020543d69000 .part L_0000020543f822a0, 12, 1;
L_0000020543d686a0 .part L_0000020543eb4fc0, 12, 1;
L_0000020543d68420 .part L_0000020543d655e0, 13, 1;
L_0000020543d691e0 .part L_0000020543f822a0, 13, 1;
L_0000020543d69b40 .part L_0000020543eb4fc0, 13, 1;
L_0000020543d695a0 .part L_0000020543d655e0, 14, 1;
L_0000020543d68600 .part L_0000020543f822a0, 14, 1;
L_0000020543d68740 .part L_0000020543eb4fc0, 14, 1;
L_0000020543d68880 .part L_0000020543d655e0, 15, 1;
L_0000020543d69820 .part L_0000020543f822a0, 15, 1;
L_0000020543d68920 .part L_0000020543eb4fc0, 15, 1;
L_0000020543d68100 .part L_0000020543d655e0, 16, 1;
L_0000020543d69140 .part L_0000020543f822a0, 16, 1;
L_0000020543d69640 .part L_0000020543eb4fc0, 16, 1;
L_0000020543d68b00 .part L_0000020543d655e0, 17, 1;
L_0000020543d67f20 .part L_0000020543f822a0, 17, 1;
L_0000020543d693c0 .part L_0000020543eb4fc0, 17, 1;
L_0000020543d681a0 .part L_0000020543d655e0, 18, 1;
L_0000020543d68d80 .part L_0000020543f822a0, 18, 1;
L_0000020543d69460 .part L_0000020543eb4fc0, 18, 1;
L_0000020543d687e0 .part L_0000020543d655e0, 19, 1;
L_0000020543d689c0 .part L_0000020543f822a0, 19, 1;
L_0000020543d69c80 .part L_0000020543eb4fc0, 19, 1;
L_0000020543d682e0 .part L_0000020543d655e0, 20, 1;
L_0000020543d68240 .part L_0000020543f822a0, 20, 1;
L_0000020543d69dc0 .part L_0000020543eb4fc0, 20, 1;
L_0000020543d698c0 .part L_0000020543d655e0, 21, 1;
L_0000020543d69960 .part L_0000020543f822a0, 21, 1;
L_0000020543d696e0 .part L_0000020543eb4fc0, 21, 1;
L_0000020543d68ba0 .part L_0000020543d655e0, 22, 1;
L_0000020543d68c40 .part L_0000020543f822a0, 22, 1;
L_0000020543d69780 .part L_0000020543eb4fc0, 22, 1;
L_0000020543d68ec0 .part L_0000020543d655e0, 23, 1;
L_0000020543d69a00 .part L_0000020543f822a0, 23, 1;
L_0000020543d69aa0 .part L_0000020543eb4fc0, 23, 1;
L_0000020543d67fc0 .part L_0000020543d655e0, 24, 1;
L_0000020543d69be0 .part L_0000020543f822a0, 24, 1;
L_0000020543d690a0 .part L_0000020543eb4fc0, 24, 1;
L_0000020543d68380 .part L_0000020543d655e0, 25, 1;
L_0000020543d69280 .part L_0000020543f822a0, 25, 1;
L_0000020543d69d20 .part L_0000020543eb4fc0, 25, 1;
L_0000020543d69320 .part L_0000020543d655e0, 26, 1;
L_0000020543d69e60 .part L_0000020543f822a0, 26, 1;
L_0000020543d69f00 .part L_0000020543eb4fc0, 26, 1;
L_0000020543d67d40 .part L_0000020543d655e0, 27, 1;
L_0000020543d67de0 .part L_0000020543f822a0, 27, 1;
L_0000020543eb4e80 .part L_0000020543eb4fc0, 27, 1;
L_0000020543eb5100 .part L_0000020543d655e0, 28, 1;
L_0000020543eb6aa0 .part L_0000020543f822a0, 28, 1;
L_0000020543eb5740 .part L_0000020543eb4fc0, 28, 1;
L_0000020543eb6140 .part L_0000020543d655e0, 29, 1;
L_0000020543eb5b00 .part L_0000020543f822a0, 29, 1;
L_0000020543eb51a0 .part L_0000020543eb4fc0, 29, 1;
L_0000020543eb61e0 .part L_0000020543d655e0, 30, 1;
L_0000020543eb59c0 .part L_0000020543f822a0, 30, 1;
L_0000020543eb6be0 .part L_0000020543eb4fc0, 30, 1;
L_0000020543eb4f20 .part L_0000020543d655e0, 31, 1;
L_0000020543eb5f60 .part L_0000020543f822a0, 31, 1;
L_0000020543eb4de0 .part L_0000020543eb4fc0, 31, 1;
LS_0000020543eb5ba0_0_0 .concat8 [ 1 1 1 1], L_0000020543e96ea0, L_0000020543e95380, L_0000020543e968f0, L_0000020543e95700;
LS_0000020543eb5ba0_0_4 .concat8 [ 1 1 1 1], L_0000020543e96110, L_0000020543e97920, L_0000020543e98870, L_0000020543e984f0;
LS_0000020543eb5ba0_0_8 .concat8 [ 1 1 1 1], L_0000020543e97220, L_0000020543e97060, L_0000020543e97300, L_0000020543e971b0;
LS_0000020543eb5ba0_0_12 .concat8 [ 1 1 1 1], L_0000020543e98410, L_0000020543e97e60, L_0000020543e98b10, L_0000020543e99d00;
LS_0000020543eb5ba0_0_16 .concat8 [ 1 1 1 1], L_0000020543e99d70, L_0000020543e98f70, L_0000020543e99e50, L_0000020543e99f30;
LS_0000020543eb5ba0_0_20 .concat8 [ 1 1 1 1], L_0000020543e9a630, L_0000020543e98cd0, L_0000020543e998a0, L_0000020543e9b660;
LS_0000020543eb5ba0_0_24 .concat8 [ 1 1 1 1], L_0000020543e9ada0, L_0000020543e9b970, L_0000020543e9b9e0, L_0000020543e9b4a0;
LS_0000020543eb5ba0_0_28 .concat8 [ 1 1 1 1], L_0000020543e9b820, L_0000020543e9b2e0, L_0000020543e9bc80, L_0000020543e9af60;
LS_0000020543eb5ba0_1_0 .concat8 [ 4 4 4 4], LS_0000020543eb5ba0_0_0, LS_0000020543eb5ba0_0_4, LS_0000020543eb5ba0_0_8, LS_0000020543eb5ba0_0_12;
LS_0000020543eb5ba0_1_4 .concat8 [ 4 4 4 4], LS_0000020543eb5ba0_0_16, LS_0000020543eb5ba0_0_20, LS_0000020543eb5ba0_0_24, LS_0000020543eb5ba0_0_28;
L_0000020543eb5ba0 .concat8 [ 16 16 0 0], LS_0000020543eb5ba0_1_0, LS_0000020543eb5ba0_1_4;
LS_0000020543eb4fc0_0_0 .concat8 [ 1 1 1 1], L_0000020543df38c0, L_0000020543e966c0, L_0000020543e96880, L_0000020543e95460;
LS_0000020543eb4fc0_0_4 .concat8 [ 1 1 1 1], L_0000020543e958c0, L_0000020543e985d0, L_0000020543e98800, L_0000020543e97b50;
LS_0000020543eb4fc0_0_8 .concat8 [ 1 1 1 1], L_0000020543e97a70, L_0000020543e97bc0, L_0000020543e97ca0, L_0000020543e989c0;
LS_0000020543eb4fc0_0_12 .concat8 [ 1 1 1 1], L_0000020543e974c0, L_0000020543e97840, L_0000020543e98100, L_0000020543e98fe0;
LS_0000020543eb4fc0_0_16 .concat8 [ 1 1 1 1], L_0000020543e98e20, L_0000020543e99ec0, L_0000020543e98db0, L_0000020543e99520;
LS_0000020543eb4fc0_0_20 .concat8 [ 1 1 1 1], L_0000020543e9a010, L_0000020543e9a2b0, L_0000020543e99130, L_0000020543e99280;
LS_0000020543eb4fc0_0_24 .concat8 [ 1 1 1 1], L_0000020543e9ae10, L_0000020543e9b190, L_0000020543e9bac0, L_0000020543e9ae80;
LS_0000020543eb4fc0_0_28 .concat8 [ 1 1 1 1], L_0000020543e9b270, L_0000020543e9bf20, L_0000020543e9b350, L_0000020543e9bf90;
LS_0000020543eb4fc0_0_32 .concat8 [ 1 0 0 0], L_0000020543e9ba50;
LS_0000020543eb4fc0_1_0 .concat8 [ 4 4 4 4], LS_0000020543eb4fc0_0_0, LS_0000020543eb4fc0_0_4, LS_0000020543eb4fc0_0_8, LS_0000020543eb4fc0_0_12;
LS_0000020543eb4fc0_1_4 .concat8 [ 4 4 4 4], LS_0000020543eb4fc0_0_16, LS_0000020543eb4fc0_0_20, LS_0000020543eb4fc0_0_24, LS_0000020543eb4fc0_0_28;
LS_0000020543eb4fc0_1_8 .concat8 [ 1 0 0 0], LS_0000020543eb4fc0_0_32;
L_0000020543eb4fc0 .concat8 [ 16 16 1 0], LS_0000020543eb4fc0_1_0, LS_0000020543eb4fc0_1_4, LS_0000020543eb4fc0_1_8;
L_0000020543eb6500 .part L_0000020543eb4fc0, 32, 1;
S_0000020543bb3e20 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aac6a0 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543bb2390 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb3e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e96d50 .functor XOR 1, L_0000020543d65ea0, L_0000020543d65860, C4<0>, C4<0>;
L_0000020543e96ea0 .functor XOR 1, L_0000020543e96d50, L_0000020543d66800, C4<0>, C4<0>;
L_0000020543e95310 .functor AND 1, L_0000020543d65ea0, L_0000020543d65860, C4<1>, C4<1>;
L_0000020543e962d0 .functor AND 1, L_0000020543d65ea0, L_0000020543d66800, C4<1>, C4<1>;
L_0000020543e959a0 .functor OR 1, L_0000020543e95310, L_0000020543e962d0, C4<0>, C4<0>;
L_0000020543e95e00 .functor AND 1, L_0000020543d65860, L_0000020543d66800, C4<1>, C4<1>;
L_0000020543e966c0 .functor OR 1, L_0000020543e959a0, L_0000020543e95e00, C4<0>, C4<0>;
v0000020543bc0090_0 .net "Cin", 0 0, L_0000020543d66800;  1 drivers
v0000020543bc0630_0 .net "Cout", 0 0, L_0000020543e966c0;  1 drivers
v0000020543bc04f0_0 .net *"_ivl_0", 0 0, L_0000020543e96d50;  1 drivers
v0000020543bc06d0_0 .net *"_ivl_10", 0 0, L_0000020543e95e00;  1 drivers
v0000020543bc0a90_0 .net *"_ivl_4", 0 0, L_0000020543e95310;  1 drivers
v0000020543bbed30_0 .net *"_ivl_6", 0 0, L_0000020543e962d0;  1 drivers
v0000020543bbfe10_0 .net *"_ivl_8", 0 0, L_0000020543e959a0;  1 drivers
v0000020543bbfd70_0 .net "a", 0 0, L_0000020543d65ea0;  1 drivers
v0000020543bc0d10_0 .net "b", 0 0, L_0000020543d65860;  1 drivers
v0000020543bbfeb0_0 .net "s", 0 0, L_0000020543e96ea0;  1 drivers
S_0000020543bb4aa0 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aac0a0 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543bb6530 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb4aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e967a0 .functor XOR 1, L_0000020543d66ee0, L_0000020543d657c0, C4<0>, C4<0>;
L_0000020543e95380 .functor XOR 1, L_0000020543e967a0, L_0000020543d66f80, C4<0>, C4<0>;
L_0000020543e95bd0 .functor AND 1, L_0000020543d66ee0, L_0000020543d657c0, C4<1>, C4<1>;
L_0000020543e96810 .functor AND 1, L_0000020543d66ee0, L_0000020543d66f80, C4<1>, C4<1>;
L_0000020543e95f50 .functor OR 1, L_0000020543e95bd0, L_0000020543e96810, C4<0>, C4<0>;
L_0000020543e95a80 .functor AND 1, L_0000020543d657c0, L_0000020543d66f80, C4<1>, C4<1>;
L_0000020543e96880 .functor OR 1, L_0000020543e95f50, L_0000020543e95a80, C4<0>, C4<0>;
v0000020543bbf050_0 .net "Cin", 0 0, L_0000020543d66f80;  1 drivers
v0000020543bbe970_0 .net "Cout", 0 0, L_0000020543e96880;  1 drivers
v0000020543bc01d0_0 .net *"_ivl_0", 0 0, L_0000020543e967a0;  1 drivers
v0000020543bbf230_0 .net *"_ivl_10", 0 0, L_0000020543e95a80;  1 drivers
v0000020543bc0450_0 .net *"_ivl_4", 0 0, L_0000020543e95bd0;  1 drivers
v0000020543bc03b0_0 .net *"_ivl_6", 0 0, L_0000020543e96810;  1 drivers
v0000020543bbedd0_0 .net *"_ivl_8", 0 0, L_0000020543e95f50;  1 drivers
v0000020543bbee70_0 .net "a", 0 0, L_0000020543d66ee0;  1 drivers
v0000020543bbf5f0_0 .net "b", 0 0, L_0000020543d657c0;  1 drivers
v0000020543bbf730_0 .net "s", 0 0, L_0000020543e95380;  1 drivers
S_0000020543bb5720 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aac120 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543bb4140 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb5720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e96ab0 .functor XOR 1, L_0000020543d67b60, L_0000020543d67ac0, C4<0>, C4<0>;
L_0000020543e968f0 .functor XOR 1, L_0000020543e96ab0, L_0000020543d66440, C4<0>, C4<0>;
L_0000020543e95fc0 .functor AND 1, L_0000020543d67b60, L_0000020543d67ac0, C4<1>, C4<1>;
L_0000020543e95c40 .functor AND 1, L_0000020543d67b60, L_0000020543d66440, C4<1>, C4<1>;
L_0000020543e96b20 .functor OR 1, L_0000020543e95fc0, L_0000020543e95c40, C4<0>, C4<0>;
L_0000020543e95690 .functor AND 1, L_0000020543d67ac0, L_0000020543d66440, C4<1>, C4<1>;
L_0000020543e95460 .functor OR 1, L_0000020543e96b20, L_0000020543e95690, C4<0>, C4<0>;
v0000020543bbfa50_0 .net "Cin", 0 0, L_0000020543d66440;  1 drivers
v0000020543bbef10_0 .net "Cout", 0 0, L_0000020543e95460;  1 drivers
v0000020543bbf370_0 .net *"_ivl_0", 0 0, L_0000020543e96ab0;  1 drivers
v0000020543bc0770_0 .net *"_ivl_10", 0 0, L_0000020543e95690;  1 drivers
v0000020543bbe650_0 .net *"_ivl_4", 0 0, L_0000020543e95fc0;  1 drivers
v0000020543bc0810_0 .net *"_ivl_6", 0 0, L_0000020543e95c40;  1 drivers
v0000020543bc08b0_0 .net *"_ivl_8", 0 0, L_0000020543e96b20;  1 drivers
v0000020543bbeab0_0 .net "a", 0 0, L_0000020543d67b60;  1 drivers
v0000020543bbfaf0_0 .net "b", 0 0, L_0000020543d67ac0;  1 drivers
v0000020543bbf910_0 .net "s", 0 0, L_0000020543e968f0;  1 drivers
S_0000020543bb2520 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aac720 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543bb3010 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb2520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e96030 .functor XOR 1, L_0000020543d67c00, L_0000020543d66b20, C4<0>, C4<0>;
L_0000020543e95700 .functor XOR 1, L_0000020543e96030, L_0000020543d67160, C4<0>, C4<0>;
L_0000020543e960a0 .functor AND 1, L_0000020543d67c00, L_0000020543d66b20, C4<1>, C4<1>;
L_0000020543e954d0 .functor AND 1, L_0000020543d67c00, L_0000020543d67160, C4<1>, C4<1>;
L_0000020543e96b90 .functor OR 1, L_0000020543e960a0, L_0000020543e954d0, C4<0>, C4<0>;
L_0000020543e95850 .functor AND 1, L_0000020543d66b20, L_0000020543d67160, C4<1>, C4<1>;
L_0000020543e958c0 .functor OR 1, L_0000020543e96b90, L_0000020543e95850, C4<0>, C4<0>;
v0000020543bbefb0_0 .net "Cin", 0 0, L_0000020543d67160;  1 drivers
v0000020543bbe5b0_0 .net "Cout", 0 0, L_0000020543e958c0;  1 drivers
v0000020543bbe6f0_0 .net *"_ivl_0", 0 0, L_0000020543e96030;  1 drivers
v0000020543bc0950_0 .net *"_ivl_10", 0 0, L_0000020543e95850;  1 drivers
v0000020543bc09f0_0 .net *"_ivl_4", 0 0, L_0000020543e960a0;  1 drivers
v0000020543bbfb90_0 .net *"_ivl_6", 0 0, L_0000020543e954d0;  1 drivers
v0000020543bbe8d0_0 .net *"_ivl_8", 0 0, L_0000020543e96b90;  1 drivers
v0000020543bc0b30_0 .net "a", 0 0, L_0000020543d67c00;  1 drivers
v0000020543bbf0f0_0 .net "b", 0 0, L_0000020543d66b20;  1 drivers
v0000020543bbea10_0 .net "s", 0 0, L_0000020543e95700;  1 drivers
S_0000020543bb31a0 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad2a0 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543bb37e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb31a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e95d20 .functor XOR 1, L_0000020543d65680, L_0000020543d65720, C4<0>, C4<0>;
L_0000020543e96110 .functor XOR 1, L_0000020543e95d20, L_0000020543d66bc0, C4<0>, C4<0>;
L_0000020543e95930 .functor AND 1, L_0000020543d65680, L_0000020543d65720, C4<1>, C4<1>;
L_0000020543e96180 .functor AND 1, L_0000020543d65680, L_0000020543d66bc0, C4<1>, C4<1>;
L_0000020543e96260 .functor OR 1, L_0000020543e95930, L_0000020543e96180, C4<0>, C4<0>;
L_0000020543e96340 .functor AND 1, L_0000020543d65720, L_0000020543d66bc0, C4<1>, C4<1>;
L_0000020543e985d0 .functor OR 1, L_0000020543e96260, L_0000020543e96340, C4<0>, C4<0>;
v0000020543bbe830_0 .net "Cin", 0 0, L_0000020543d66bc0;  1 drivers
v0000020543bbf2d0_0 .net "Cout", 0 0, L_0000020543e985d0;  1 drivers
v0000020543bbf7d0_0 .net *"_ivl_0", 0 0, L_0000020543e95d20;  1 drivers
v0000020543bbf410_0 .net *"_ivl_10", 0 0, L_0000020543e96340;  1 drivers
v0000020543bbf870_0 .net *"_ivl_4", 0 0, L_0000020543e95930;  1 drivers
v0000020543bc0bd0_0 .net *"_ivl_6", 0 0, L_0000020543e96180;  1 drivers
v0000020543bbe790_0 .net *"_ivl_8", 0 0, L_0000020543e96260;  1 drivers
v0000020543bbeb50_0 .net "a", 0 0, L_0000020543d65680;  1 drivers
v0000020543bbf4b0_0 .net "b", 0 0, L_0000020543d65720;  1 drivers
v0000020543bbf9b0_0 .net "s", 0 0, L_0000020543e96110;  1 drivers
S_0000020543bb34c0 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad960 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543bb4c30 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb34c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e978b0 .functor XOR 1, L_0000020543d65ae0, L_0000020543d65c20, C4<0>, C4<0>;
L_0000020543e97920 .functor XOR 1, L_0000020543e978b0, L_0000020543d67200, C4<0>, C4<0>;
L_0000020543e97370 .functor AND 1, L_0000020543d65ae0, L_0000020543d65c20, C4<1>, C4<1>;
L_0000020543e98aa0 .functor AND 1, L_0000020543d65ae0, L_0000020543d67200, C4<1>, C4<1>;
L_0000020543e96f80 .functor OR 1, L_0000020543e97370, L_0000020543e98aa0, C4<0>, C4<0>;
L_0000020543e98480 .functor AND 1, L_0000020543d65c20, L_0000020543d67200, C4<1>, C4<1>;
L_0000020543e98800 .functor OR 1, L_0000020543e96f80, L_0000020543e98480, C4<0>, C4<0>;
v0000020543bbfc30_0 .net "Cin", 0 0, L_0000020543d67200;  1 drivers
v0000020543bbfcd0_0 .net "Cout", 0 0, L_0000020543e98800;  1 drivers
v0000020543bc2d90_0 .net *"_ivl_0", 0 0, L_0000020543e978b0;  1 drivers
v0000020543bc17b0_0 .net *"_ivl_10", 0 0, L_0000020543e98480;  1 drivers
v0000020543bc21b0_0 .net *"_ivl_4", 0 0, L_0000020543e97370;  1 drivers
v0000020543bc1710_0 .net *"_ivl_6", 0 0, L_0000020543e98aa0;  1 drivers
v0000020543bc1b70_0 .net *"_ivl_8", 0 0, L_0000020543e96f80;  1 drivers
v0000020543bc2890_0 .net "a", 0 0, L_0000020543d65ae0;  1 drivers
v0000020543bc2430_0 .net "b", 0 0, L_0000020543d65c20;  1 drivers
v0000020543bc1170_0 .net "s", 0 0, L_0000020543e97920;  1 drivers
S_0000020543bb58b0 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aacb20 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543bb5400 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb58b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e97140 .functor XOR 1, L_0000020543d675c0, L_0000020543d66c60, C4<0>, C4<0>;
L_0000020543e98870 .functor XOR 1, L_0000020543e97140, L_0000020543d65cc0, C4<0>, C4<0>;
L_0000020543e98170 .functor AND 1, L_0000020543d675c0, L_0000020543d66c60, C4<1>, C4<1>;
L_0000020543e97990 .functor AND 1, L_0000020543d675c0, L_0000020543d65cc0, C4<1>, C4<1>;
L_0000020543e97680 .functor OR 1, L_0000020543e98170, L_0000020543e97990, C4<0>, C4<0>;
L_0000020543e97a00 .functor AND 1, L_0000020543d66c60, L_0000020543d65cc0, C4<1>, C4<1>;
L_0000020543e97b50 .functor OR 1, L_0000020543e97680, L_0000020543e97a00, C4<0>, C4<0>;
v0000020543bc3290_0 .net "Cin", 0 0, L_0000020543d65cc0;  1 drivers
v0000020543bc30b0_0 .net "Cout", 0 0, L_0000020543e97b50;  1 drivers
v0000020543bc2cf0_0 .net *"_ivl_0", 0 0, L_0000020543e97140;  1 drivers
v0000020543bc2e30_0 .net *"_ivl_10", 0 0, L_0000020543e97a00;  1 drivers
v0000020543bc2ed0_0 .net *"_ivl_4", 0 0, L_0000020543e98170;  1 drivers
v0000020543bc1030_0 .net *"_ivl_6", 0 0, L_0000020543e97990;  1 drivers
v0000020543bc1cb0_0 .net *"_ivl_8", 0 0, L_0000020543e97680;  1 drivers
v0000020543bc2c50_0 .net "a", 0 0, L_0000020543d675c0;  1 drivers
v0000020543bc1990_0 .net "b", 0 0, L_0000020543d66c60;  1 drivers
v0000020543bc3510_0 .net "s", 0 0, L_0000020543e98870;  1 drivers
S_0000020543bb6b70 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aacf60 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543bb4dc0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb6b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e98640 .functor XOR 1, L_0000020543d67840, L_0000020543d66d00, C4<0>, C4<0>;
L_0000020543e984f0 .functor XOR 1, L_0000020543e98640, L_0000020543d65d60, C4<0>, C4<0>;
L_0000020543e96f10 .functor AND 1, L_0000020543d67840, L_0000020543d66d00, C4<1>, C4<1>;
L_0000020543e98330 .functor AND 1, L_0000020543d67840, L_0000020543d65d60, C4<1>, C4<1>;
L_0000020543e982c0 .functor OR 1, L_0000020543e96f10, L_0000020543e98330, C4<0>, C4<0>;
L_0000020543e98250 .functor AND 1, L_0000020543d66d00, L_0000020543d65d60, C4<1>, C4<1>;
L_0000020543e97a70 .functor OR 1, L_0000020543e982c0, L_0000020543e98250, C4<0>, C4<0>;
v0000020543bc2610_0 .net "Cin", 0 0, L_0000020543d65d60;  1 drivers
v0000020543bc24d0_0 .net "Cout", 0 0, L_0000020543e97a70;  1 drivers
v0000020543bc2750_0 .net *"_ivl_0", 0 0, L_0000020543e98640;  1 drivers
v0000020543bc3330_0 .net *"_ivl_10", 0 0, L_0000020543e98250;  1 drivers
v0000020543bc2390_0 .net *"_ivl_4", 0 0, L_0000020543e96f10;  1 drivers
v0000020543bc1d50_0 .net *"_ivl_6", 0 0, L_0000020543e98330;  1 drivers
v0000020543bc1490_0 .net *"_ivl_8", 0 0, L_0000020543e982c0;  1 drivers
v0000020543bc31f0_0 .net "a", 0 0, L_0000020543d67840;  1 drivers
v0000020543bc1a30_0 .net "b", 0 0, L_0000020543d66d00;  1 drivers
v0000020543bc1df0_0 .net "s", 0 0, L_0000020543e984f0;  1 drivers
S_0000020543bb2b60 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aacfa0 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543bb3330 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb2b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e988e0 .functor XOR 1, L_0000020543d67020, L_0000020543d67660, C4<0>, C4<0>;
L_0000020543e97220 .functor XOR 1, L_0000020543e988e0, L_0000020543d678e0, C4<0>, C4<0>;
L_0000020543e98560 .functor AND 1, L_0000020543d67020, L_0000020543d67660, C4<1>, C4<1>;
L_0000020543e975a0 .functor AND 1, L_0000020543d67020, L_0000020543d678e0, C4<1>, C4<1>;
L_0000020543e96ff0 .functor OR 1, L_0000020543e98560, L_0000020543e975a0, C4<0>, C4<0>;
L_0000020543e97ae0 .functor AND 1, L_0000020543d67660, L_0000020543d678e0, C4<1>, C4<1>;
L_0000020543e97bc0 .functor OR 1, L_0000020543e96ff0, L_0000020543e97ae0, C4<0>, C4<0>;
v0000020543bc18f0_0 .net "Cin", 0 0, L_0000020543d678e0;  1 drivers
v0000020543bc2f70_0 .net "Cout", 0 0, L_0000020543e97bc0;  1 drivers
v0000020543bc1c10_0 .net *"_ivl_0", 0 0, L_0000020543e988e0;  1 drivers
v0000020543bc0e50_0 .net *"_ivl_10", 0 0, L_0000020543e97ae0;  1 drivers
v0000020543bc10d0_0 .net *"_ivl_4", 0 0, L_0000020543e98560;  1 drivers
v0000020543bc29d0_0 .net *"_ivl_6", 0 0, L_0000020543e975a0;  1 drivers
v0000020543bc3010_0 .net *"_ivl_8", 0 0, L_0000020543e96ff0;  1 drivers
v0000020543bc12b0_0 .net "a", 0 0, L_0000020543d67020;  1 drivers
v0000020543bc2930_0 .net "b", 0 0, L_0000020543d67660;  1 drivers
v0000020543bc0ef0_0 .net "s", 0 0, L_0000020543e97220;  1 drivers
S_0000020543bb3650 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad560 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543bb66c0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb3650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e986b0 .functor XOR 1, L_0000020543d67980, L_0000020543d68f60, C4<0>, C4<0>;
L_0000020543e97060 .functor XOR 1, L_0000020543e986b0, L_0000020543d68a60, C4<0>, C4<0>;
L_0000020543e98790 .functor AND 1, L_0000020543d67980, L_0000020543d68f60, C4<1>, C4<1>;
L_0000020543e97c30 .functor AND 1, L_0000020543d67980, L_0000020543d68a60, C4<1>, C4<1>;
L_0000020543e98a30 .functor OR 1, L_0000020543e98790, L_0000020543e97c30, C4<0>, C4<0>;
L_0000020543e97ed0 .functor AND 1, L_0000020543d68f60, L_0000020543d68a60, C4<1>, C4<1>;
L_0000020543e97ca0 .functor OR 1, L_0000020543e98a30, L_0000020543e97ed0, C4<0>, C4<0>;
v0000020543bc3150_0 .net "Cin", 0 0, L_0000020543d68a60;  1 drivers
v0000020543bc0db0_0 .net "Cout", 0 0, L_0000020543e97ca0;  1 drivers
v0000020543bc27f0_0 .net *"_ivl_0", 0 0, L_0000020543e986b0;  1 drivers
v0000020543bc15d0_0 .net *"_ivl_10", 0 0, L_0000020543e97ed0;  1 drivers
v0000020543bc1e90_0 .net *"_ivl_4", 0 0, L_0000020543e98790;  1 drivers
v0000020543bc2a70_0 .net *"_ivl_6", 0 0, L_0000020543e97c30;  1 drivers
v0000020543bc1530_0 .net *"_ivl_8", 0 0, L_0000020543e98a30;  1 drivers
v0000020543bc1f30_0 .net "a", 0 0, L_0000020543d67980;  1 drivers
v0000020543bc0f90_0 .net "b", 0 0, L_0000020543d68f60;  1 drivers
v0000020543bc2110_0 .net "s", 0 0, L_0000020543e97060;  1 drivers
S_0000020543bb7340 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad120 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543bb2cf0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb7340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e970d0 .functor XOR 1, L_0000020543d684c0, L_0000020543d68ce0, C4<0>, C4<0>;
L_0000020543e97300 .functor XOR 1, L_0000020543e970d0, L_0000020543d68060, C4<0>, C4<0>;
L_0000020543e97610 .functor AND 1, L_0000020543d684c0, L_0000020543d68ce0, C4<1>, C4<1>;
L_0000020543e983a0 .functor AND 1, L_0000020543d684c0, L_0000020543d68060, C4<1>, C4<1>;
L_0000020543e98720 .functor OR 1, L_0000020543e97610, L_0000020543e983a0, C4<0>, C4<0>;
L_0000020543e98950 .functor AND 1, L_0000020543d68ce0, L_0000020543d68060, C4<1>, C4<1>;
L_0000020543e989c0 .functor OR 1, L_0000020543e98720, L_0000020543e98950, C4<0>, C4<0>;
v0000020543bc33d0_0 .net "Cin", 0 0, L_0000020543d68060;  1 drivers
v0000020543bc2b10_0 .net "Cout", 0 0, L_0000020543e989c0;  1 drivers
v0000020543bc1210_0 .net *"_ivl_0", 0 0, L_0000020543e970d0;  1 drivers
v0000020543bc1670_0 .net *"_ivl_10", 0 0, L_0000020543e98950;  1 drivers
v0000020543bc3470_0 .net *"_ivl_4", 0 0, L_0000020543e97610;  1 drivers
v0000020543bc1350_0 .net *"_ivl_6", 0 0, L_0000020543e983a0;  1 drivers
v0000020543bc1ad0_0 .net *"_ivl_8", 0 0, L_0000020543e98720;  1 drivers
v0000020543bc2bb0_0 .net "a", 0 0, L_0000020543d684c0;  1 drivers
v0000020543bc1850_0 .net "b", 0 0, L_0000020543d68ce0;  1 drivers
v0000020543bc13f0_0 .net "s", 0 0, L_0000020543e97300;  1 drivers
S_0000020543bb4460 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aacc60 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543bb6850 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb4460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e97d10 .functor XOR 1, L_0000020543d67e80, L_0000020543d68560, C4<0>, C4<0>;
L_0000020543e971b0 .functor XOR 1, L_0000020543e97d10, L_0000020543d69500, C4<0>, C4<0>;
L_0000020543e97290 .functor AND 1, L_0000020543d67e80, L_0000020543d68560, C4<1>, C4<1>;
L_0000020543e973e0 .functor AND 1, L_0000020543d67e80, L_0000020543d69500, C4<1>, C4<1>;
L_0000020543e981e0 .functor OR 1, L_0000020543e97290, L_0000020543e973e0, C4<0>, C4<0>;
L_0000020543e97450 .functor AND 1, L_0000020543d68560, L_0000020543d69500, C4<1>, C4<1>;
L_0000020543e974c0 .functor OR 1, L_0000020543e981e0, L_0000020543e97450, C4<0>, C4<0>;
v0000020543bc1fd0_0 .net "Cin", 0 0, L_0000020543d69500;  1 drivers
v0000020543bc2070_0 .net "Cout", 0 0, L_0000020543e974c0;  1 drivers
v0000020543bc2250_0 .net *"_ivl_0", 0 0, L_0000020543e97d10;  1 drivers
v0000020543bc22f0_0 .net *"_ivl_10", 0 0, L_0000020543e97450;  1 drivers
v0000020543bc2570_0 .net *"_ivl_4", 0 0, L_0000020543e97290;  1 drivers
v0000020543bc26b0_0 .net *"_ivl_6", 0 0, L_0000020543e973e0;  1 drivers
v0000020543bc40f0_0 .net *"_ivl_8", 0 0, L_0000020543e981e0;  1 drivers
v0000020543bc3c90_0 .net "a", 0 0, L_0000020543d67e80;  1 drivers
v0000020543bc4690_0 .net "b", 0 0, L_0000020543d68560;  1 drivers
v0000020543bc3d30_0 .net "s", 0 0, L_0000020543e971b0;  1 drivers
S_0000020543bb26b0 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad9a0 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543bb4f50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb26b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e97530 .functor XOR 1, L_0000020543d68e20, L_0000020543d69000, C4<0>, C4<0>;
L_0000020543e98410 .functor XOR 1, L_0000020543e97530, L_0000020543d686a0, C4<0>, C4<0>;
L_0000020543e976f0 .functor AND 1, L_0000020543d68e20, L_0000020543d69000, C4<1>, C4<1>;
L_0000020543e97760 .functor AND 1, L_0000020543d68e20, L_0000020543d686a0, C4<1>, C4<1>;
L_0000020543e97d80 .functor OR 1, L_0000020543e976f0, L_0000020543e97760, C4<0>, C4<0>;
L_0000020543e977d0 .functor AND 1, L_0000020543d69000, L_0000020543d686a0, C4<1>, C4<1>;
L_0000020543e97840 .functor OR 1, L_0000020543e97d80, L_0000020543e977d0, C4<0>, C4<0>;
v0000020543bc3dd0_0 .net "Cin", 0 0, L_0000020543d686a0;  1 drivers
v0000020543bc5450_0 .net "Cout", 0 0, L_0000020543e97840;  1 drivers
v0000020543bc36f0_0 .net *"_ivl_0", 0 0, L_0000020543e97530;  1 drivers
v0000020543bc45f0_0 .net *"_ivl_10", 0 0, L_0000020543e977d0;  1 drivers
v0000020543bc3bf0_0 .net *"_ivl_4", 0 0, L_0000020543e976f0;  1 drivers
v0000020543bc35b0_0 .net *"_ivl_6", 0 0, L_0000020543e97760;  1 drivers
v0000020543bc5d10_0 .net *"_ivl_8", 0 0, L_0000020543e97d80;  1 drivers
v0000020543bc4e10_0 .net "a", 0 0, L_0000020543d68e20;  1 drivers
v0000020543bc5a90_0 .net "b", 0 0, L_0000020543d69000;  1 drivers
v0000020543bc5950_0 .net "s", 0 0, L_0000020543e98410;  1 drivers
S_0000020543bb10d0 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aacca0 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543bb5a40 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb10d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e97df0 .functor XOR 1, L_0000020543d68420, L_0000020543d691e0, C4<0>, C4<0>;
L_0000020543e97e60 .functor XOR 1, L_0000020543e97df0, L_0000020543d69b40, C4<0>, C4<0>;
L_0000020543e97fb0 .functor AND 1, L_0000020543d68420, L_0000020543d691e0, C4<1>, C4<1>;
L_0000020543e97f40 .functor AND 1, L_0000020543d68420, L_0000020543d69b40, C4<1>, C4<1>;
L_0000020543e98020 .functor OR 1, L_0000020543e97fb0, L_0000020543e97f40, C4<0>, C4<0>;
L_0000020543e98090 .functor AND 1, L_0000020543d691e0, L_0000020543d69b40, C4<1>, C4<1>;
L_0000020543e98100 .functor OR 1, L_0000020543e98020, L_0000020543e98090, C4<0>, C4<0>;
v0000020543bc4cd0_0 .net "Cin", 0 0, L_0000020543d69b40;  1 drivers
v0000020543bc54f0_0 .net "Cout", 0 0, L_0000020543e98100;  1 drivers
v0000020543bc4550_0 .net *"_ivl_0", 0 0, L_0000020543e97df0;  1 drivers
v0000020543bc4eb0_0 .net *"_ivl_10", 0 0, L_0000020543e98090;  1 drivers
v0000020543bc4050_0 .net *"_ivl_4", 0 0, L_0000020543e97fb0;  1 drivers
v0000020543bc4230_0 .net *"_ivl_6", 0 0, L_0000020543e97f40;  1 drivers
v0000020543bc4730_0 .net *"_ivl_8", 0 0, L_0000020543e98020;  1 drivers
v0000020543bc42d0_0 .net "a", 0 0, L_0000020543d68420;  1 drivers
v0000020543bc3650_0 .net "b", 0 0, L_0000020543d691e0;  1 drivers
v0000020543bc4190_0 .net "s", 0 0, L_0000020543e97e60;  1 drivers
S_0000020543bb3970 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aacde0 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543bb1260 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb3970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9a400 .functor XOR 1, L_0000020543d695a0, L_0000020543d68600, C4<0>, C4<0>;
L_0000020543e98b10 .functor XOR 1, L_0000020543e9a400, L_0000020543d68740, C4<0>, C4<0>;
L_0000020543e99c90 .functor AND 1, L_0000020543d695a0, L_0000020543d68600, C4<1>, C4<1>;
L_0000020543e9a5c0 .functor AND 1, L_0000020543d695a0, L_0000020543d68740, C4<1>, C4<1>;
L_0000020543e99bb0 .functor OR 1, L_0000020543e99c90, L_0000020543e9a5c0, C4<0>, C4<0>;
L_0000020543e992f0 .functor AND 1, L_0000020543d68600, L_0000020543d68740, C4<1>, C4<1>;
L_0000020543e98fe0 .functor OR 1, L_0000020543e99bb0, L_0000020543e992f0, C4<0>, C4<0>;
v0000020543bc59f0_0 .net "Cin", 0 0, L_0000020543d68740;  1 drivers
v0000020543bc3790_0 .net "Cout", 0 0, L_0000020543e98fe0;  1 drivers
v0000020543bc3830_0 .net *"_ivl_0", 0 0, L_0000020543e9a400;  1 drivers
v0000020543bc51d0_0 .net *"_ivl_10", 0 0, L_0000020543e992f0;  1 drivers
v0000020543bc5590_0 .net *"_ivl_4", 0 0, L_0000020543e99c90;  1 drivers
v0000020543bc3970_0 .net *"_ivl_6", 0 0, L_0000020543e9a5c0;  1 drivers
v0000020543bc5630_0 .net *"_ivl_8", 0 0, L_0000020543e99bb0;  1 drivers
v0000020543bc58b0_0 .net "a", 0 0, L_0000020543d695a0;  1 drivers
v0000020543bc3ab0_0 .net "b", 0 0, L_0000020543d68600;  1 drivers
v0000020543bc4d70_0 .net "s", 0 0, L_0000020543e98b10;  1 drivers
S_0000020543bb13f0 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad2e0 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543bb1580 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb13f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e99c20 .functor XOR 1, L_0000020543d68880, L_0000020543d69820, C4<0>, C4<0>;
L_0000020543e99d00 .functor XOR 1, L_0000020543e99c20, L_0000020543d68920, C4<0>, C4<0>;
L_0000020543e98bf0 .functor AND 1, L_0000020543d68880, L_0000020543d69820, C4<1>, C4<1>;
L_0000020543e9a160 .functor AND 1, L_0000020543d68880, L_0000020543d68920, C4<1>, C4<1>;
L_0000020543e99de0 .functor OR 1, L_0000020543e98bf0, L_0000020543e9a160, C4<0>, C4<0>;
L_0000020543e99980 .functor AND 1, L_0000020543d69820, L_0000020543d68920, C4<1>, C4<1>;
L_0000020543e98e20 .functor OR 1, L_0000020543e99de0, L_0000020543e99980, C4<0>, C4<0>;
v0000020543bc4370_0 .net "Cin", 0 0, L_0000020543d68920;  1 drivers
v0000020543bc3e70_0 .net "Cout", 0 0, L_0000020543e98e20;  1 drivers
v0000020543bc44b0_0 .net *"_ivl_0", 0 0, L_0000020543e99c20;  1 drivers
v0000020543bc5270_0 .net *"_ivl_10", 0 0, L_0000020543e99980;  1 drivers
v0000020543bc3f10_0 .net *"_ivl_4", 0 0, L_0000020543e98bf0;  1 drivers
v0000020543bc5b30_0 .net *"_ivl_6", 0 0, L_0000020543e9a160;  1 drivers
v0000020543bc56d0_0 .net *"_ivl_8", 0 0, L_0000020543e99de0;  1 drivers
v0000020543bc4410_0 .net "a", 0 0, L_0000020543d68880;  1 drivers
v0000020543bc3fb0_0 .net "b", 0 0, L_0000020543d69820;  1 drivers
v0000020543bc47d0_0 .net "s", 0 0, L_0000020543e99d00;  1 drivers
S_0000020543bb3b00 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad6e0 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543bb1710 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb3b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9a470 .functor XOR 1, L_0000020543d68100, L_0000020543d69140, C4<0>, C4<0>;
L_0000020543e99d70 .functor XOR 1, L_0000020543e9a470, L_0000020543d69640, C4<0>, C4<0>;
L_0000020543e99590 .functor AND 1, L_0000020543d68100, L_0000020543d69140, C4<1>, C4<1>;
L_0000020543e98d40 .functor AND 1, L_0000020543d68100, L_0000020543d69640, C4<1>, C4<1>;
L_0000020543e994b0 .functor OR 1, L_0000020543e99590, L_0000020543e98d40, C4<0>, C4<0>;
L_0000020543e9a4e0 .functor AND 1, L_0000020543d69140, L_0000020543d69640, C4<1>, C4<1>;
L_0000020543e99ec0 .functor OR 1, L_0000020543e994b0, L_0000020543e9a4e0, C4<0>, C4<0>;
v0000020543bc4f50_0 .net "Cin", 0 0, L_0000020543d69640;  1 drivers
v0000020543bc5bd0_0 .net "Cout", 0 0, L_0000020543e99ec0;  1 drivers
v0000020543bc5770_0 .net *"_ivl_0", 0 0, L_0000020543e9a470;  1 drivers
v0000020543bc5810_0 .net *"_ivl_10", 0 0, L_0000020543e9a4e0;  1 drivers
v0000020543bc4870_0 .net *"_ivl_4", 0 0, L_0000020543e99590;  1 drivers
v0000020543bc4910_0 .net *"_ivl_6", 0 0, L_0000020543e98d40;  1 drivers
v0000020543bc5c70_0 .net *"_ivl_8", 0 0, L_0000020543e994b0;  1 drivers
v0000020543bc49b0_0 .net "a", 0 0, L_0000020543d68100;  1 drivers
v0000020543bc5310_0 .net "b", 0 0, L_0000020543d69140;  1 drivers
v0000020543bc4a50_0 .net "s", 0 0, L_0000020543e99d70;  1 drivers
S_0000020543bb42d0 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad3e0 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543bb18a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e99fa0 .functor XOR 1, L_0000020543d68b00, L_0000020543d67f20, C4<0>, C4<0>;
L_0000020543e98f70 .functor XOR 1, L_0000020543e99fa0, L_0000020543d693c0, C4<0>, C4<0>;
L_0000020543e9a080 .functor AND 1, L_0000020543d68b00, L_0000020543d67f20, C4<1>, C4<1>;
L_0000020543e9a240 .functor AND 1, L_0000020543d68b00, L_0000020543d693c0, C4<1>, C4<1>;
L_0000020543e99600 .functor OR 1, L_0000020543e9a080, L_0000020543e9a240, C4<0>, C4<0>;
L_0000020543e997c0 .functor AND 1, L_0000020543d67f20, L_0000020543d693c0, C4<1>, C4<1>;
L_0000020543e98db0 .functor OR 1, L_0000020543e99600, L_0000020543e997c0, C4<0>, C4<0>;
v0000020543bc5130_0 .net "Cin", 0 0, L_0000020543d693c0;  1 drivers
v0000020543bc3b50_0 .net "Cout", 0 0, L_0000020543e98db0;  1 drivers
v0000020543bc38d0_0 .net *"_ivl_0", 0 0, L_0000020543e99fa0;  1 drivers
v0000020543bc4ff0_0 .net *"_ivl_10", 0 0, L_0000020543e997c0;  1 drivers
v0000020543bc4af0_0 .net *"_ivl_4", 0 0, L_0000020543e9a080;  1 drivers
v0000020543bc4b90_0 .net *"_ivl_6", 0 0, L_0000020543e9a240;  1 drivers
v0000020543bc4c30_0 .net *"_ivl_8", 0 0, L_0000020543e99600;  1 drivers
v0000020543bc5090_0 .net "a", 0 0, L_0000020543d68b00;  1 drivers
v0000020543bc3a10_0 .net "b", 0 0, L_0000020543d67f20;  1 drivers
v0000020543bc53b0_0 .net "s", 0 0, L_0000020543e98f70;  1 drivers
S_0000020543bb7ca0 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aace20 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543bb8470 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb7ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e99910 .functor XOR 1, L_0000020543d681a0, L_0000020543d68d80, C4<0>, C4<0>;
L_0000020543e99e50 .functor XOR 1, L_0000020543e99910, L_0000020543d69460, C4<0>, C4<0>;
L_0000020543e99360 .functor AND 1, L_0000020543d681a0, L_0000020543d68d80, C4<1>, C4<1>;
L_0000020543e99750 .functor AND 1, L_0000020543d681a0, L_0000020543d69460, C4<1>, C4<1>;
L_0000020543e993d0 .functor OR 1, L_0000020543e99360, L_0000020543e99750, C4<0>, C4<0>;
L_0000020543e9a1d0 .functor AND 1, L_0000020543d68d80, L_0000020543d69460, C4<1>, C4<1>;
L_0000020543e99520 .functor OR 1, L_0000020543e993d0, L_0000020543e9a1d0, C4<0>, C4<0>;
v0000020543bc81f0_0 .net "Cin", 0 0, L_0000020543d69460;  1 drivers
v0000020543bc5e50_0 .net "Cout", 0 0, L_0000020543e99520;  1 drivers
v0000020543bc6030_0 .net *"_ivl_0", 0 0, L_0000020543e99910;  1 drivers
v0000020543bc79d0_0 .net *"_ivl_10", 0 0, L_0000020543e9a1d0;  1 drivers
v0000020543bc7d90_0 .net *"_ivl_4", 0 0, L_0000020543e99360;  1 drivers
v0000020543bc6170_0 .net *"_ivl_6", 0 0, L_0000020543e99750;  1 drivers
v0000020543bc7e30_0 .net *"_ivl_8", 0 0, L_0000020543e993d0;  1 drivers
v0000020543bc80b0_0 .net "a", 0 0, L_0000020543d681a0;  1 drivers
v0000020543bc62b0_0 .net "b", 0 0, L_0000020543d68d80;  1 drivers
v0000020543bc74d0_0 .net "s", 0 0, L_0000020543e99e50;  1 drivers
S_0000020543bb8920 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad320 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543bb8600 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb8920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e98b80 .functor XOR 1, L_0000020543d687e0, L_0000020543d689c0, C4<0>, C4<0>;
L_0000020543e99f30 .functor XOR 1, L_0000020543e98b80, L_0000020543d69c80, C4<0>, C4<0>;
L_0000020543e999f0 .functor AND 1, L_0000020543d687e0, L_0000020543d689c0, C4<1>, C4<1>;
L_0000020543e99670 .functor AND 1, L_0000020543d687e0, L_0000020543d69c80, C4<1>, C4<1>;
L_0000020543e98e90 .functor OR 1, L_0000020543e999f0, L_0000020543e99670, C4<0>, C4<0>;
L_0000020543e9a550 .functor AND 1, L_0000020543d689c0, L_0000020543d69c80, C4<1>, C4<1>;
L_0000020543e9a010 .functor OR 1, L_0000020543e98e90, L_0000020543e9a550, C4<0>, C4<0>;
v0000020543bc6a30_0 .net "Cin", 0 0, L_0000020543d69c80;  1 drivers
v0000020543bc65d0_0 .net "Cout", 0 0, L_0000020543e9a010;  1 drivers
v0000020543bc6cb0_0 .net *"_ivl_0", 0 0, L_0000020543e98b80;  1 drivers
v0000020543bc7a70_0 .net *"_ivl_10", 0 0, L_0000020543e9a550;  1 drivers
v0000020543bc6490_0 .net *"_ivl_4", 0 0, L_0000020543e999f0;  1 drivers
v0000020543bc8150_0 .net *"_ivl_6", 0 0, L_0000020543e99670;  1 drivers
v0000020543bc7cf0_0 .net *"_ivl_8", 0 0, L_0000020543e98e90;  1 drivers
v0000020543bc6ad0_0 .net "a", 0 0, L_0000020543d687e0;  1 drivers
v0000020543bc6670_0 .net "b", 0 0, L_0000020543d689c0;  1 drivers
v0000020543bc67b0_0 .net "s", 0 0, L_0000020543e99f30;  1 drivers
S_0000020543bb7b10 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aacea0 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543bb8c40 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb7b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e98c60 .functor XOR 1, L_0000020543d682e0, L_0000020543d68240, C4<0>, C4<0>;
L_0000020543e9a630 .functor XOR 1, L_0000020543e98c60, L_0000020543d69dc0, C4<0>, C4<0>;
L_0000020543e99440 .functor AND 1, L_0000020543d682e0, L_0000020543d68240, C4<1>, C4<1>;
L_0000020543e99050 .functor AND 1, L_0000020543d682e0, L_0000020543d69dc0, C4<1>, C4<1>;
L_0000020543e98f00 .functor OR 1, L_0000020543e99440, L_0000020543e99050, C4<0>, C4<0>;
L_0000020543e9a0f0 .functor AND 1, L_0000020543d68240, L_0000020543d69dc0, C4<1>, C4<1>;
L_0000020543e9a2b0 .functor OR 1, L_0000020543e98f00, L_0000020543e9a0f0, C4<0>, C4<0>;
v0000020543bc63f0_0 .net "Cin", 0 0, L_0000020543d69dc0;  1 drivers
v0000020543bc6530_0 .net "Cout", 0 0, L_0000020543e9a2b0;  1 drivers
v0000020543bc7ed0_0 .net *"_ivl_0", 0 0, L_0000020543e98c60;  1 drivers
v0000020543bc8290_0 .net *"_ivl_10", 0 0, L_0000020543e9a0f0;  1 drivers
v0000020543bc6b70_0 .net *"_ivl_4", 0 0, L_0000020543e99440;  1 drivers
v0000020543bc6c10_0 .net *"_ivl_6", 0 0, L_0000020543e99050;  1 drivers
v0000020543bc6df0_0 .net *"_ivl_8", 0 0, L_0000020543e98f00;  1 drivers
v0000020543bc6e90_0 .net "a", 0 0, L_0000020543d682e0;  1 drivers
v0000020543bc7f70_0 .net "b", 0 0, L_0000020543d68240;  1 drivers
v0000020543bc72f0_0 .net "s", 0 0, L_0000020543e9a630;  1 drivers
S_0000020543bb8ab0 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad520 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543bb7660 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb8ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9a320 .functor XOR 1, L_0000020543d698c0, L_0000020543d69960, C4<0>, C4<0>;
L_0000020543e98cd0 .functor XOR 1, L_0000020543e9a320, L_0000020543d696e0, C4<0>, C4<0>;
L_0000020543e990c0 .functor AND 1, L_0000020543d698c0, L_0000020543d69960, C4<1>, C4<1>;
L_0000020543e9a390 .functor AND 1, L_0000020543d698c0, L_0000020543d696e0, C4<1>, C4<1>;
L_0000020543e99a60 .functor OR 1, L_0000020543e990c0, L_0000020543e9a390, C4<0>, C4<0>;
L_0000020543e996e0 .functor AND 1, L_0000020543d69960, L_0000020543d696e0, C4<1>, C4<1>;
L_0000020543e99130 .functor OR 1, L_0000020543e99a60, L_0000020543e996e0, C4<0>, C4<0>;
v0000020543bc7250_0 .net "Cin", 0 0, L_0000020543d696e0;  1 drivers
v0000020543bc6710_0 .net "Cout", 0 0, L_0000020543e99130;  1 drivers
v0000020543bc7390_0 .net *"_ivl_0", 0 0, L_0000020543e9a320;  1 drivers
v0000020543bc6fd0_0 .net *"_ivl_10", 0 0, L_0000020543e996e0;  1 drivers
v0000020543bc68f0_0 .net *"_ivl_4", 0 0, L_0000020543e990c0;  1 drivers
v0000020543bc6850_0 .net *"_ivl_6", 0 0, L_0000020543e9a390;  1 drivers
v0000020543bc6d50_0 .net *"_ivl_8", 0 0, L_0000020543e99a60;  1 drivers
v0000020543bc6990_0 .net "a", 0 0, L_0000020543d698c0;  1 drivers
v0000020543bc5ef0_0 .net "b", 0 0, L_0000020543d69960;  1 drivers
v0000020543bc7890_0 .net "s", 0 0, L_0000020543e98cd0;  1 drivers
S_0000020543bb8dd0 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad3a0 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543bb74d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb8dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e991a0 .functor XOR 1, L_0000020543d68ba0, L_0000020543d68c40, C4<0>, C4<0>;
L_0000020543e998a0 .functor XOR 1, L_0000020543e991a0, L_0000020543d69780, C4<0>, C4<0>;
L_0000020543e99830 .functor AND 1, L_0000020543d68ba0, L_0000020543d68c40, C4<1>, C4<1>;
L_0000020543e99ad0 .functor AND 1, L_0000020543d68ba0, L_0000020543d69780, C4<1>, C4<1>;
L_0000020543e99210 .functor OR 1, L_0000020543e99830, L_0000020543e99ad0, C4<0>, C4<0>;
L_0000020543e9a6a0 .functor AND 1, L_0000020543d68c40, L_0000020543d69780, C4<1>, C4<1>;
L_0000020543e99280 .functor OR 1, L_0000020543e99210, L_0000020543e9a6a0, C4<0>, C4<0>;
v0000020543bc7610_0 .net "Cin", 0 0, L_0000020543d69780;  1 drivers
v0000020543bc7570_0 .net "Cout", 0 0, L_0000020543e99280;  1 drivers
v0000020543bc6f30_0 .net *"_ivl_0", 0 0, L_0000020543e991a0;  1 drivers
v0000020543bc76b0_0 .net *"_ivl_10", 0 0, L_0000020543e9a6a0;  1 drivers
v0000020543bc7070_0 .net *"_ivl_4", 0 0, L_0000020543e99830;  1 drivers
v0000020543bc7110_0 .net *"_ivl_6", 0 0, L_0000020543e99ad0;  1 drivers
v0000020543bc8510_0 .net *"_ivl_8", 0 0, L_0000020543e99210;  1 drivers
v0000020543bc7430_0 .net "a", 0 0, L_0000020543d68ba0;  1 drivers
v0000020543bc71b0_0 .net "b", 0 0, L_0000020543d68c40;  1 drivers
v0000020543bc60d0_0 .net "s", 0 0, L_0000020543e998a0;  1 drivers
S_0000020543bb7fc0 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad460 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543bb7980 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb7fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e99b40 .functor XOR 1, L_0000020543d68ec0, L_0000020543d69a00, C4<0>, C4<0>;
L_0000020543e9b660 .functor XOR 1, L_0000020543e99b40, L_0000020543d69aa0, C4<0>, C4<0>;
L_0000020543e9a8d0 .functor AND 1, L_0000020543d68ec0, L_0000020543d69a00, C4<1>, C4<1>;
L_0000020543e9ab00 .functor AND 1, L_0000020543d68ec0, L_0000020543d69aa0, C4<1>, C4<1>;
L_0000020543e9aef0 .functor OR 1, L_0000020543e9a8d0, L_0000020543e9ab00, C4<0>, C4<0>;
L_0000020543e9b7b0 .functor AND 1, L_0000020543d69a00, L_0000020543d69aa0, C4<1>, C4<1>;
L_0000020543e9ae10 .functor OR 1, L_0000020543e9aef0, L_0000020543e9b7b0, C4<0>, C4<0>;
v0000020543bc7750_0 .net "Cin", 0 0, L_0000020543d69aa0;  1 drivers
v0000020543bc8010_0 .net "Cout", 0 0, L_0000020543e9ae10;  1 drivers
v0000020543bc5f90_0 .net *"_ivl_0", 0 0, L_0000020543e99b40;  1 drivers
v0000020543bc77f0_0 .net *"_ivl_10", 0 0, L_0000020543e9b7b0;  1 drivers
v0000020543bc7930_0 .net *"_ivl_4", 0 0, L_0000020543e9a8d0;  1 drivers
v0000020543bc7b10_0 .net *"_ivl_6", 0 0, L_0000020543e9ab00;  1 drivers
v0000020543bc7bb0_0 .net *"_ivl_8", 0 0, L_0000020543e9aef0;  1 drivers
v0000020543bc7c50_0 .net "a", 0 0, L_0000020543d68ec0;  1 drivers
v0000020543bc8330_0 .net "b", 0 0, L_0000020543d69a00;  1 drivers
v0000020543bc83d0_0 .net "s", 0 0, L_0000020543e9b660;  1 drivers
S_0000020543bb77f0 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aaca20 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543bb7e30 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb77f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9bd60 .functor XOR 1, L_0000020543d67fc0, L_0000020543d69be0, C4<0>, C4<0>;
L_0000020543e9ada0 .functor XOR 1, L_0000020543e9bd60, L_0000020543d690a0, C4<0>, C4<0>;
L_0000020543e9b430 .functor AND 1, L_0000020543d67fc0, L_0000020543d69be0, C4<1>, C4<1>;
L_0000020543e9c230 .functor AND 1, L_0000020543d67fc0, L_0000020543d690a0, C4<1>, C4<1>;
L_0000020543e9bba0 .functor OR 1, L_0000020543e9b430, L_0000020543e9c230, C4<0>, C4<0>;
L_0000020543e9b3c0 .functor AND 1, L_0000020543d69be0, L_0000020543d690a0, C4<1>, C4<1>;
L_0000020543e9b190 .functor OR 1, L_0000020543e9bba0, L_0000020543e9b3c0, C4<0>, C4<0>;
v0000020543bc8470_0 .net "Cin", 0 0, L_0000020543d690a0;  1 drivers
v0000020543bc5db0_0 .net "Cout", 0 0, L_0000020543e9b190;  1 drivers
v0000020543bc6210_0 .net *"_ivl_0", 0 0, L_0000020543e9bd60;  1 drivers
v0000020543bc6350_0 .net *"_ivl_10", 0 0, L_0000020543e9b3c0;  1 drivers
v0000020543bc8c90_0 .net *"_ivl_4", 0 0, L_0000020543e9b430;  1 drivers
v0000020543bc9410_0 .net *"_ivl_6", 0 0, L_0000020543e9c230;  1 drivers
v0000020543bc8d30_0 .net *"_ivl_8", 0 0, L_0000020543e9bba0;  1 drivers
v0000020543bc95f0_0 .net "a", 0 0, L_0000020543d67fc0;  1 drivers
v0000020543bca090_0 .net "b", 0 0, L_0000020543d69be0;  1 drivers
v0000020543bca630_0 .net "s", 0 0, L_0000020543e9ada0;  1 drivers
S_0000020543bb8150 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad7e0 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543bb82e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb8150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9c000 .functor XOR 1, L_0000020543d68380, L_0000020543d69280, C4<0>, C4<0>;
L_0000020543e9b970 .functor XOR 1, L_0000020543e9c000, L_0000020543d69d20, C4<0>, C4<0>;
L_0000020543e9b200 .functor AND 1, L_0000020543d68380, L_0000020543d69280, C4<1>, C4<1>;
L_0000020543e9a940 .functor AND 1, L_0000020543d68380, L_0000020543d69d20, C4<1>, C4<1>;
L_0000020543e9b0b0 .functor OR 1, L_0000020543e9b200, L_0000020543e9a940, C4<0>, C4<0>;
L_0000020543e9c070 .functor AND 1, L_0000020543d69280, L_0000020543d69d20, C4<1>, C4<1>;
L_0000020543e9bac0 .functor OR 1, L_0000020543e9b0b0, L_0000020543e9c070, C4<0>, C4<0>;
v0000020543bc9d70_0 .net "Cin", 0 0, L_0000020543d69d20;  1 drivers
v0000020543bc8dd0_0 .net "Cout", 0 0, L_0000020543e9bac0;  1 drivers
v0000020543bc8970_0 .net *"_ivl_0", 0 0, L_0000020543e9c000;  1 drivers
v0000020543bc9870_0 .net *"_ivl_10", 0 0, L_0000020543e9c070;  1 drivers
v0000020543bc9cd0_0 .net *"_ivl_4", 0 0, L_0000020543e9b200;  1 drivers
v0000020543bcad10_0 .net *"_ivl_6", 0 0, L_0000020543e9a940;  1 drivers
v0000020543bc9af0_0 .net *"_ivl_8", 0 0, L_0000020543e9b0b0;  1 drivers
v0000020543bc9eb0_0 .net "a", 0 0, L_0000020543d68380;  1 drivers
v0000020543bc8e70_0 .net "b", 0 0, L_0000020543d69280;  1 drivers
v0000020543bca9f0_0 .net "s", 0 0, L_0000020543e9b970;  1 drivers
S_0000020543bb8790 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad620 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543c09c40 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543bb8790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9bc10 .functor XOR 1, L_0000020543d69320, L_0000020543d69e60, C4<0>, C4<0>;
L_0000020543e9b9e0 .functor XOR 1, L_0000020543e9bc10, L_0000020543d69f00, C4<0>, C4<0>;
L_0000020543e9ab70 .functor AND 1, L_0000020543d69320, L_0000020543d69e60, C4<1>, C4<1>;
L_0000020543e9bdd0 .functor AND 1, L_0000020543d69320, L_0000020543d69f00, C4<1>, C4<1>;
L_0000020543e9afd0 .functor OR 1, L_0000020543e9ab70, L_0000020543e9bdd0, C4<0>, C4<0>;
L_0000020543e9bb30 .functor AND 1, L_0000020543d69e60, L_0000020543d69f00, C4<1>, C4<1>;
L_0000020543e9ae80 .functor OR 1, L_0000020543e9afd0, L_0000020543e9bb30, C4<0>, C4<0>;
v0000020543bc90f0_0 .net "Cin", 0 0, L_0000020543d69f00;  1 drivers
v0000020543bc8fb0_0 .net "Cout", 0 0, L_0000020543e9ae80;  1 drivers
v0000020543bca310_0 .net *"_ivl_0", 0 0, L_0000020543e9bc10;  1 drivers
v0000020543bc9b90_0 .net *"_ivl_10", 0 0, L_0000020543e9bb30;  1 drivers
v0000020543bc86f0_0 .net *"_ivl_4", 0 0, L_0000020543e9ab70;  1 drivers
v0000020543bcac70_0 .net *"_ivl_6", 0 0, L_0000020543e9bdd0;  1 drivers
v0000020543bcaa90_0 .net *"_ivl_8", 0 0, L_0000020543e9afd0;  1 drivers
v0000020543bc85b0_0 .net "a", 0 0, L_0000020543d69320;  1 drivers
v0000020543bca590_0 .net "b", 0 0, L_0000020543d69e60;  1 drivers
v0000020543bc8ab0_0 .net "s", 0 0, L_0000020543e9b9e0;  1 drivers
S_0000020543c09ab0 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad1e0 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543c09920 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c09ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9b120 .functor XOR 1, L_0000020543d67d40, L_0000020543d67de0, C4<0>, C4<0>;
L_0000020543e9b4a0 .functor XOR 1, L_0000020543e9b120, L_0000020543eb4e80, C4<0>, C4<0>;
L_0000020543e9be40 .functor AND 1, L_0000020543d67d40, L_0000020543d67de0, C4<1>, C4<1>;
L_0000020543e9a780 .functor AND 1, L_0000020543d67d40, L_0000020543eb4e80, C4<1>, C4<1>;
L_0000020543e9b510 .functor OR 1, L_0000020543e9be40, L_0000020543e9a780, C4<0>, C4<0>;
L_0000020543e9abe0 .functor AND 1, L_0000020543d67de0, L_0000020543eb4e80, C4<1>, C4<1>;
L_0000020543e9b270 .functor OR 1, L_0000020543e9b510, L_0000020543e9abe0, C4<0>, C4<0>;
v0000020543bca4f0_0 .net "Cin", 0 0, L_0000020543eb4e80;  1 drivers
v0000020543bc9c30_0 .net "Cout", 0 0, L_0000020543e9b270;  1 drivers
v0000020543bc8a10_0 .net *"_ivl_0", 0 0, L_0000020543e9b120;  1 drivers
v0000020543bc8650_0 .net *"_ivl_10", 0 0, L_0000020543e9abe0;  1 drivers
v0000020543bc9910_0 .net *"_ivl_4", 0 0, L_0000020543e9be40;  1 drivers
v0000020543bc88d0_0 .net *"_ivl_6", 0 0, L_0000020543e9a780;  1 drivers
v0000020543bc8b50_0 .net *"_ivl_8", 0 0, L_0000020543e9b510;  1 drivers
v0000020543bc8f10_0 .net "a", 0 0, L_0000020543d67d40;  1 drivers
v0000020543bc9050_0 .net "b", 0 0, L_0000020543d67de0;  1 drivers
v0000020543bc94b0_0 .net "s", 0 0, L_0000020543e9b4a0;  1 drivers
S_0000020543c0a8c0 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad6a0 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543c0a0f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c0a8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9ac50 .functor XOR 1, L_0000020543eb5100, L_0000020543eb6aa0, C4<0>, C4<0>;
L_0000020543e9b820 .functor XOR 1, L_0000020543e9ac50, L_0000020543eb5740, C4<0>, C4<0>;
L_0000020543e9ad30 .functor AND 1, L_0000020543eb5100, L_0000020543eb6aa0, C4<1>, C4<1>;
L_0000020543e9beb0 .functor AND 1, L_0000020543eb5100, L_0000020543eb5740, C4<1>, C4<1>;
L_0000020543e9b900 .functor OR 1, L_0000020543e9ad30, L_0000020543e9beb0, C4<0>, C4<0>;
L_0000020543e9a7f0 .functor AND 1, L_0000020543eb6aa0, L_0000020543eb5740, C4<1>, C4<1>;
L_0000020543e9bf20 .functor OR 1, L_0000020543e9b900, L_0000020543e9a7f0, C4<0>, C4<0>;
v0000020543bca6d0_0 .net "Cin", 0 0, L_0000020543eb5740;  1 drivers
v0000020543bc9e10_0 .net "Cout", 0 0, L_0000020543e9bf20;  1 drivers
v0000020543bc9f50_0 .net *"_ivl_0", 0 0, L_0000020543e9ac50;  1 drivers
v0000020543bc9550_0 .net *"_ivl_10", 0 0, L_0000020543e9a7f0;  1 drivers
v0000020543bc8790_0 .net *"_ivl_4", 0 0, L_0000020543e9ad30;  1 drivers
v0000020543bc9ff0_0 .net *"_ivl_6", 0 0, L_0000020543e9beb0;  1 drivers
v0000020543bc9190_0 .net *"_ivl_8", 0 0, L_0000020543e9b900;  1 drivers
v0000020543bc8bf0_0 .net "a", 0 0, L_0000020543eb5100;  1 drivers
v0000020543bc9230_0 .net "b", 0 0, L_0000020543eb6aa0;  1 drivers
v0000020543bca770_0 .net "s", 0 0, L_0000020543e9b820;  1 drivers
S_0000020543c0a280 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aacda0 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543c09600 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c0a280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9acc0 .functor XOR 1, L_0000020543eb6140, L_0000020543eb5b00, C4<0>, C4<0>;
L_0000020543e9b2e0 .functor XOR 1, L_0000020543e9acc0, L_0000020543eb51a0, C4<0>, C4<0>;
L_0000020543e9a9b0 .functor AND 1, L_0000020543eb6140, L_0000020543eb5b00, C4<1>, C4<1>;
L_0000020543e9c0e0 .functor AND 1, L_0000020543eb6140, L_0000020543eb51a0, C4<1>, C4<1>;
L_0000020543e9c2a0 .functor OR 1, L_0000020543e9a9b0, L_0000020543e9c0e0, C4<0>, C4<0>;
L_0000020543e9c1c0 .functor AND 1, L_0000020543eb5b00, L_0000020543eb51a0, C4<1>, C4<1>;
L_0000020543e9b350 .functor OR 1, L_0000020543e9c2a0, L_0000020543e9c1c0, C4<0>, C4<0>;
v0000020543bc99b0_0 .net "Cin", 0 0, L_0000020543eb51a0;  1 drivers
v0000020543bca130_0 .net "Cout", 0 0, L_0000020543e9b350;  1 drivers
v0000020543bc8830_0 .net *"_ivl_0", 0 0, L_0000020543e9acc0;  1 drivers
v0000020543bca270_0 .net *"_ivl_10", 0 0, L_0000020543e9c1c0;  1 drivers
v0000020543bc92d0_0 .net *"_ivl_4", 0 0, L_0000020543e9a9b0;  1 drivers
v0000020543bca1d0_0 .net *"_ivl_6", 0 0, L_0000020543e9c0e0;  1 drivers
v0000020543bc9370_0 .net *"_ivl_8", 0 0, L_0000020543e9c2a0;  1 drivers
v0000020543bc9690_0 .net "a", 0 0, L_0000020543eb6140;  1 drivers
v0000020543bca8b0_0 .net "b", 0 0, L_0000020543eb5b00;  1 drivers
v0000020543bca810_0 .net "s", 0 0, L_0000020543e9b2e0;  1 drivers
S_0000020543c09dd0 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aacae0 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543c09790 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c09dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9b580 .functor XOR 1, L_0000020543eb61e0, L_0000020543eb59c0, C4<0>, C4<0>;
L_0000020543e9bc80 .functor XOR 1, L_0000020543e9b580, L_0000020543eb6be0, C4<0>, C4<0>;
L_0000020543e9aa20 .functor AND 1, L_0000020543eb61e0, L_0000020543eb59c0, C4<1>, C4<1>;
L_0000020543e9bcf0 .functor AND 1, L_0000020543eb61e0, L_0000020543eb6be0, C4<1>, C4<1>;
L_0000020543e9c150 .functor OR 1, L_0000020543e9aa20, L_0000020543e9bcf0, C4<0>, C4<0>;
L_0000020543e9b890 .functor AND 1, L_0000020543eb59c0, L_0000020543eb6be0, C4<1>, C4<1>;
L_0000020543e9bf90 .functor OR 1, L_0000020543e9c150, L_0000020543e9b890, C4<0>, C4<0>;
v0000020543bca950_0 .net "Cin", 0 0, L_0000020543eb6be0;  1 drivers
v0000020543bcab30_0 .net "Cout", 0 0, L_0000020543e9bf90;  1 drivers
v0000020543bc9730_0 .net *"_ivl_0", 0 0, L_0000020543e9b580;  1 drivers
v0000020543bc97d0_0 .net *"_ivl_10", 0 0, L_0000020543e9b890;  1 drivers
v0000020543bc9a50_0 .net *"_ivl_4", 0 0, L_0000020543e9aa20;  1 drivers
v0000020543bca3b0_0 .net *"_ivl_6", 0 0, L_0000020543e9bcf0;  1 drivers
v0000020543bca450_0 .net *"_ivl_8", 0 0, L_0000020543e9c150;  1 drivers
v0000020543bcabd0_0 .net "a", 0 0, L_0000020543eb61e0;  1 drivers
v0000020543bcbad0_0 .net "b", 0 0, L_0000020543eb59c0;  1 drivers
v0000020543bcbdf0_0 .net "s", 0 0, L_0000020543e9bc80;  1 drivers
S_0000020543c0a410 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543bb4780;
 .timescale 0 0;
P_0000020543aad420 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543c09f60 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c0a410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9b040 .functor XOR 1, L_0000020543eb4f20, L_0000020543eb5f60, C4<0>, C4<0>;
L_0000020543e9af60 .functor XOR 1, L_0000020543e9b040, L_0000020543eb4de0, C4<0>, C4<0>;
L_0000020543e9b5f0 .functor AND 1, L_0000020543eb4f20, L_0000020543eb5f60, C4<1>, C4<1>;
L_0000020543e9b6d0 .functor AND 1, L_0000020543eb4f20, L_0000020543eb4de0, C4<1>, C4<1>;
L_0000020543e9a860 .functor OR 1, L_0000020543e9b5f0, L_0000020543e9b6d0, C4<0>, C4<0>;
L_0000020543e9a710 .functor AND 1, L_0000020543eb5f60, L_0000020543eb4de0, C4<1>, C4<1>;
L_0000020543e9ba50 .functor OR 1, L_0000020543e9a860, L_0000020543e9a710, C4<0>, C4<0>;
v0000020543bcc6b0_0 .net "Cin", 0 0, L_0000020543eb4de0;  1 drivers
v0000020543bcb170_0 .net "Cout", 0 0, L_0000020543e9ba50;  1 drivers
v0000020543bccf70_0 .net *"_ivl_0", 0 0, L_0000020543e9b040;  1 drivers
v0000020543bcc930_0 .net *"_ivl_10", 0 0, L_0000020543e9a710;  1 drivers
v0000020543bcae50_0 .net *"_ivl_4", 0 0, L_0000020543e9b5f0;  1 drivers
v0000020543bcc110_0 .net *"_ivl_6", 0 0, L_0000020543e9b6d0;  1 drivers
v0000020543bcaef0_0 .net *"_ivl_8", 0 0, L_0000020543e9a860;  1 drivers
v0000020543bcbfd0_0 .net "a", 0 0, L_0000020543eb4f20;  1 drivers
v0000020543bcb490_0 .net "b", 0 0, L_0000020543eb5f60;  1 drivers
v0000020543bcbc10_0 .net "s", 0 0, L_0000020543e9af60;  1 drivers
S_0000020543c0a5a0 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543bb63a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543aacb60 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543bcc1b0_0 .net *"_ivl_0", 15 0, L_0000020543d66620;  1 drivers
L_0000020543df37e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543bcccf0_0 .net *"_ivl_3", 7 0, L_0000020543df37e8;  1 drivers
v0000020543bcc390_0 .net *"_ivl_4", 15 0, L_0000020543d65540;  1 drivers
L_0000020543df3830 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543bcb030_0 .net *"_ivl_7", 7 0, L_0000020543df3830;  1 drivers
v0000020543bcb0d0_0 .net "a", 7 0, L_0000020543d668a0;  alias, 1 drivers
v0000020543bccd90_0 .net "b", 7 0, v0000020543bcc750_0;  alias, 1 drivers
v0000020543bcb530_0 .net "y", 15 0, L_0000020543d67520;  alias, 1 drivers
L_0000020543d66620 .concat [ 8 8 0 0], L_0000020543d668a0, L_0000020543df37e8;
L_0000020543d65540 .concat [ 8 8 0 0], v0000020543bcc750_0, L_0000020543df3830;
L_0000020543d67520 .arith/mult 16, L_0000020543d66620, L_0000020543d65540;
S_0000020543c0ad70 .scope generate, "genblk1[1]" "genblk1[1]" 5 56, 5 56 0, S_0000020543bb71b0;
 .timescale 0 0;
P_0000020543aac060 .param/l "co_idx" 0 5 56, +C4<01>;
S_0000020543c0a730 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543c0ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543aad920 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df3908 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543bd7ab0_0 .net/2u *"_ivl_0", 1 0, L_0000020543df3908;  1 drivers
L_0000020543df39e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543bd82d0_0 .net/2u *"_ivl_10", 15 0, L_0000020543df39e0;  1 drivers
v0000020543bd7dd0_0 .net *"_ivl_2", 0 0, L_0000020543eb6000;  1 drivers
v0000020543bd7e70_0 .net "a_in", 7 0, L_0000020543f81e40;  alias, 1 drivers
v0000020543bd7f10_0 .net "a_out", 7 0, o0000020543b08798;  alias, 0 drivers
v0000020543bd7fb0_0 .var "a_out_reg", 7 0;
v0000020543bd8190_0 .net "a_val", 7 0, v0000020543bd7fb0_0;  1 drivers
v0000020543bdbcf0_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543bdb110_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543bdbe30_0 .net "d_in", 31 0, L_0000020543f81580;  alias, 1 drivers
v0000020543bdbd90_0 .net "d_out", 31 0, L_0000020543eb68c0;  alias, 1 drivers
v0000020543bdbbb0_0 .net "ext_y_val", 31 0, L_0000020543eb60a0;  1 drivers
v0000020543bdb1b0_0 .net "ps_out_cout", 0 0, L_0000020543eb9520;  1 drivers
v0000020543bda030_0 .net "ps_out_val", 31 0, L_0000020543eb8080;  1 drivers
v0000020543bdbb10_0 .var "psum_stored", 31 0;
v0000020543bdbc50_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543bdb7f0_0 .net "w_val", 7 0, L_0000020543eb57e0;  1 drivers
v0000020543bda210_0 .var "weight_stored", 31 0;
v0000020543bdb6b0_0 .net "y_val", 15 0, L_0000020543eb5240;  1 drivers
L_0000020543eb6000 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df3908;
L_0000020543eb68c0 .functor MUXZ 32, v0000020543bdbb10_0, v0000020543bda210_0, L_0000020543eb6000, C4<>;
L_0000020543eb57e0 .part v0000020543bda210_0, 0, 8;
L_0000020543eb60a0 .concat [ 16 16 0 0], L_0000020543eb5240, L_0000020543df39e0;
S_0000020543c0aa50 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543c0a730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543aace60 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df3a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543bd8050_0 .net/2u *"_ivl_228", 0 0, L_0000020543df3a28;  1 drivers
v0000020543bd8cd0_0 .net "a", 31 0, L_0000020543eb60a0;  alias, 1 drivers
v0000020543bd80f0_0 .net "b", 31 0, L_0000020543f81580;  alias, 1 drivers
v0000020543bd9810_0 .net "carry", 32 0, L_0000020543eb9ac0;  1 drivers
v0000020543bd8eb0_0 .net "cout", 0 0, L_0000020543eb9520;  alias, 1 drivers
v0000020543bd94f0_0 .net "y", 31 0, L_0000020543eb8080;  alias, 1 drivers
L_0000020543eb5a60 .part L_0000020543eb60a0, 0, 1;
L_0000020543eb5560 .part L_0000020543f81580, 0, 1;
L_0000020543eb7040 .part L_0000020543eb9ac0, 0, 1;
L_0000020543eb6640 .part L_0000020543eb60a0, 1, 1;
L_0000020543eb6a00 .part L_0000020543f81580, 1, 1;
L_0000020543eb5c40 .part L_0000020543eb9ac0, 1, 1;
L_0000020543eb5060 .part L_0000020543eb60a0, 2, 1;
L_0000020543eb52e0 .part L_0000020543f81580, 2, 1;
L_0000020543eb6280 .part L_0000020543eb9ac0, 2, 1;
L_0000020543eb66e0 .part L_0000020543eb60a0, 3, 1;
L_0000020543eb5880 .part L_0000020543f81580, 3, 1;
L_0000020543eb5920 .part L_0000020543eb9ac0, 3, 1;
L_0000020543eb5ce0 .part L_0000020543eb60a0, 4, 1;
L_0000020543eb5d80 .part L_0000020543f81580, 4, 1;
L_0000020543eb6b40 .part L_0000020543eb9ac0, 4, 1;
L_0000020543eb6c80 .part L_0000020543eb60a0, 5, 1;
L_0000020543eb6320 .part L_0000020543f81580, 5, 1;
L_0000020543eb4d40 .part L_0000020543eb9ac0, 5, 1;
L_0000020543eb6d20 .part L_0000020543eb60a0, 6, 1;
L_0000020543eb6fa0 .part L_0000020543f81580, 6, 1;
L_0000020543eb6780 .part L_0000020543eb9ac0, 6, 1;
L_0000020543eb6dc0 .part L_0000020543eb60a0, 7, 1;
L_0000020543eb5380 .part L_0000020543f81580, 7, 1;
L_0000020543eb5420 .part L_0000020543eb9ac0, 7, 1;
L_0000020543eb56a0 .part L_0000020543eb60a0, 8, 1;
L_0000020543eb70e0 .part L_0000020543f81580, 8, 1;
L_0000020543eb54c0 .part L_0000020543eb9ac0, 8, 1;
L_0000020543eb5600 .part L_0000020543eb60a0, 9, 1;
L_0000020543eb5e20 .part L_0000020543f81580, 9, 1;
L_0000020543eb65a0 .part L_0000020543eb9ac0, 9, 1;
L_0000020543eb63c0 .part L_0000020543eb60a0, 10, 1;
L_0000020543eb7180 .part L_0000020543f81580, 10, 1;
L_0000020543eb6460 .part L_0000020543eb9ac0, 10, 1;
L_0000020543eb7220 .part L_0000020543eb60a0, 11, 1;
L_0000020543eb72c0 .part L_0000020543f81580, 11, 1;
L_0000020543eb5ec0 .part L_0000020543eb9ac0, 11, 1;
L_0000020543eb6820 .part L_0000020543eb60a0, 12, 1;
L_0000020543eb6960 .part L_0000020543f81580, 12, 1;
L_0000020543eb7360 .part L_0000020543eb9ac0, 12, 1;
L_0000020543eb7400 .part L_0000020543eb60a0, 13, 1;
L_0000020543eb74a0 .part L_0000020543f81580, 13, 1;
L_0000020543eb8760 .part L_0000020543eb9ac0, 13, 1;
L_0000020543eb7900 .part L_0000020543eb60a0, 14, 1;
L_0000020543eb86c0 .part L_0000020543f81580, 14, 1;
L_0000020543eb98e0 .part L_0000020543eb9ac0, 14, 1;
L_0000020543eb8120 .part L_0000020543eb60a0, 15, 1;
L_0000020543eb9660 .part L_0000020543f81580, 15, 1;
L_0000020543eb92a0 .part L_0000020543eb9ac0, 15, 1;
L_0000020543eb9480 .part L_0000020543eb60a0, 16, 1;
L_0000020543eb8300 .part L_0000020543f81580, 16, 1;
L_0000020543eb88a0 .part L_0000020543eb9ac0, 16, 1;
L_0000020543eb8620 .part L_0000020543eb60a0, 17, 1;
L_0000020543eb95c0 .part L_0000020543f81580, 17, 1;
L_0000020543eb93e0 .part L_0000020543eb9ac0, 17, 1;
L_0000020543eb9b60 .part L_0000020543eb60a0, 18, 1;
L_0000020543eb7b80 .part L_0000020543f81580, 18, 1;
L_0000020543eb9840 .part L_0000020543eb9ac0, 18, 1;
L_0000020543eb8d00 .part L_0000020543eb60a0, 19, 1;
L_0000020543eb83a0 .part L_0000020543f81580, 19, 1;
L_0000020543eb7680 .part L_0000020543eb9ac0, 19, 1;
L_0000020543eb9700 .part L_0000020543eb60a0, 20, 1;
L_0000020543eb8e40 .part L_0000020543f81580, 20, 1;
L_0000020543eb7c20 .part L_0000020543eb9ac0, 20, 1;
L_0000020543eb7cc0 .part L_0000020543eb60a0, 21, 1;
L_0000020543eb9980 .part L_0000020543f81580, 21, 1;
L_0000020543eb7ea0 .part L_0000020543eb9ac0, 21, 1;
L_0000020543eb9020 .part L_0000020543eb60a0, 22, 1;
L_0000020543eb8940 .part L_0000020543f81580, 22, 1;
L_0000020543eb7ae0 .part L_0000020543eb9ac0, 22, 1;
L_0000020543eb8f80 .part L_0000020543eb60a0, 23, 1;
L_0000020543eb75e0 .part L_0000020543f81580, 23, 1;
L_0000020543eb9c00 .part L_0000020543eb9ac0, 23, 1;
L_0000020543eb9a20 .part L_0000020543eb60a0, 24, 1;
L_0000020543eb7720 .part L_0000020543f81580, 24, 1;
L_0000020543eb7860 .part L_0000020543eb9ac0, 24, 1;
L_0000020543eb9ca0 .part L_0000020543eb60a0, 25, 1;
L_0000020543eb8260 .part L_0000020543f81580, 25, 1;
L_0000020543eb9160 .part L_0000020543eb9ac0, 25, 1;
L_0000020543eb90c0 .part L_0000020543eb60a0, 26, 1;
L_0000020543eb7f40 .part L_0000020543f81580, 26, 1;
L_0000020543eb77c0 .part L_0000020543eb9ac0, 26, 1;
L_0000020543eb8da0 .part L_0000020543eb60a0, 27, 1;
L_0000020543eb7fe0 .part L_0000020543f81580, 27, 1;
L_0000020543eb79a0 .part L_0000020543eb9ac0, 27, 1;
L_0000020543eb8800 .part L_0000020543eb60a0, 28, 1;
L_0000020543eb8440 .part L_0000020543f81580, 28, 1;
L_0000020543eb8ee0 .part L_0000020543eb9ac0, 28, 1;
L_0000020543eb89e0 .part L_0000020543eb60a0, 29, 1;
L_0000020543eb7a40 .part L_0000020543f81580, 29, 1;
L_0000020543eb84e0 .part L_0000020543eb9ac0, 29, 1;
L_0000020543eb9200 .part L_0000020543eb60a0, 30, 1;
L_0000020543eb9340 .part L_0000020543f81580, 30, 1;
L_0000020543eb7d60 .part L_0000020543eb9ac0, 30, 1;
L_0000020543eb7540 .part L_0000020543eb60a0, 31, 1;
L_0000020543eb7e00 .part L_0000020543f81580, 31, 1;
L_0000020543eb81c0 .part L_0000020543eb9ac0, 31, 1;
LS_0000020543eb8080_0_0 .concat8 [ 1 1 1 1], L_0000020543e9c700, L_0000020543e9cd20, L_0000020543e9ce70, L_0000020543e9ce00;
LS_0000020543eb8080_0_4 .concat8 [ 1 1 1 1], L_0000020543e9d260, L_0000020543e9c460, L_0000020543e9d030, L_0000020543e9c690;
LS_0000020543eb8080_0_8 .concat8 [ 1 1 1 1], L_0000020543e9d340, L_0000020543e9db20, L_0000020543e9f250, L_0000020543e9dff0;
LS_0000020543eb8080_0_12 .concat8 [ 1 1 1 1], L_0000020543e9f090, L_0000020543e9f640, L_0000020543e9e1b0, L_0000020543e9eb50;
LS_0000020543eb8080_0_16 .concat8 [ 1 1 1 1], L_0000020543e9e450, L_0000020543e9e7d0, L_0000020543e9ed10, L_0000020543e9fdb0;
LS_0000020543eb8080_0_20 .concat8 [ 1 1 1 1], L_0000020543ea0c20, L_0000020543ea0600, L_0000020543ea14e0, L_0000020543ea07c0;
LS_0000020543eb8080_0_24 .concat8 [ 1 1 1 1], L_0000020543ea0750, L_0000020543e9ff00, L_0000020543ea1160, L_0000020543e9fb80;
LS_0000020543eb8080_0_28 .concat8 [ 1 1 1 1], L_0000020543ea3070, L_0000020543ea1f60, L_0000020543ea2820, L_0000020543ea2e40;
LS_0000020543eb8080_1_0 .concat8 [ 4 4 4 4], LS_0000020543eb8080_0_0, LS_0000020543eb8080_0_4, LS_0000020543eb8080_0_8, LS_0000020543eb8080_0_12;
LS_0000020543eb8080_1_4 .concat8 [ 4 4 4 4], LS_0000020543eb8080_0_16, LS_0000020543eb8080_0_20, LS_0000020543eb8080_0_24, LS_0000020543eb8080_0_28;
L_0000020543eb8080 .concat8 [ 16 16 0 0], LS_0000020543eb8080_1_0, LS_0000020543eb8080_1_4;
LS_0000020543eb9ac0_0_0 .concat8 [ 1 1 1 1], L_0000020543df3a28, L_0000020543e9c5b0, L_0000020543e9dce0, L_0000020543e9d9d0;
LS_0000020543eb9ac0_0_4 .concat8 [ 1 1 1 1], L_0000020543e9dd50, L_0000020543e9cbd0, L_0000020543e9cf50, L_0000020543e9c620;
LS_0000020543eb9ac0_0_8 .concat8 [ 1 1 1 1], L_0000020543e9d2d0, L_0000020543e9d8f0, L_0000020543e9e0d0, L_0000020543e9f3a0;
LS_0000020543eb9ac0_0_12 .concat8 [ 1 1 1 1], L_0000020543e9ef40, L_0000020543e9f9c0, L_0000020543e9f560, L_0000020543e9f480;
LS_0000020543eb9ac0_0_16 .concat8 [ 1 1 1 1], L_0000020543e9e990, L_0000020543e9ebc0, L_0000020543e9e760, L_0000020543ea0e50;
LS_0000020543eb9ac0_0_20 .concat8 [ 1 1 1 1], L_0000020543ea0910, L_0000020543ea1470, L_0000020543e9ff70, L_0000020543ea0b40;
LS_0000020543eb9ac0_0_24 .concat8 [ 1 1 1 1], L_0000020543ea0830, L_0000020543ea08a0, L_0000020543ea03d0, L_0000020543ea16a0;
LS_0000020543eb9ac0_0_28 .concat8 [ 1 1 1 1], L_0000020543ea2c80, L_0000020543ea1780, L_0000020543ea2200, L_0000020543ea1ef0;
LS_0000020543eb9ac0_0_32 .concat8 [ 1 0 0 0], L_0000020543ea2120;
LS_0000020543eb9ac0_1_0 .concat8 [ 4 4 4 4], LS_0000020543eb9ac0_0_0, LS_0000020543eb9ac0_0_4, LS_0000020543eb9ac0_0_8, LS_0000020543eb9ac0_0_12;
LS_0000020543eb9ac0_1_4 .concat8 [ 4 4 4 4], LS_0000020543eb9ac0_0_16, LS_0000020543eb9ac0_0_20, LS_0000020543eb9ac0_0_24, LS_0000020543eb9ac0_0_28;
LS_0000020543eb9ac0_1_8 .concat8 [ 1 0 0 0], LS_0000020543eb9ac0_0_32;
L_0000020543eb9ac0 .concat8 [ 16 16 1 0], LS_0000020543eb9ac0_1_0, LS_0000020543eb9ac0_1_4, LS_0000020543eb9ac0_1_8;
L_0000020543eb9520 .part L_0000020543eb9ac0, 32, 1;
S_0000020543c0abe0 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad820 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543c09470 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c0abe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9b740 .functor XOR 1, L_0000020543eb5a60, L_0000020543eb5560, C4<0>, C4<0>;
L_0000020543e9c700 .functor XOR 1, L_0000020543e9b740, L_0000020543eb7040, C4<0>, C4<0>;
L_0000020543e9ca10 .functor AND 1, L_0000020543eb5a60, L_0000020543eb5560, C4<1>, C4<1>;
L_0000020543e9d500 .functor AND 1, L_0000020543eb5a60, L_0000020543eb7040, C4<1>, C4<1>;
L_0000020543e9d730 .functor OR 1, L_0000020543e9ca10, L_0000020543e9d500, C4<0>, C4<0>;
L_0000020543e9ccb0 .functor AND 1, L_0000020543eb5560, L_0000020543eb7040, C4<1>, C4<1>;
L_0000020543e9c5b0 .functor OR 1, L_0000020543e9d730, L_0000020543e9ccb0, C4<0>, C4<0>;
v0000020543bccbb0_0 .net "Cin", 0 0, L_0000020543eb7040;  1 drivers
v0000020543bcb2b0_0 .net "Cout", 0 0, L_0000020543e9c5b0;  1 drivers
v0000020543bcb350_0 .net *"_ivl_0", 0 0, L_0000020543e9b740;  1 drivers
v0000020543bcb670_0 .net *"_ivl_10", 0 0, L_0000020543e9ccb0;  1 drivers
v0000020543bcb710_0 .net *"_ivl_4", 0 0, L_0000020543e9ca10;  1 drivers
v0000020543bcd330_0 .net *"_ivl_6", 0 0, L_0000020543e9d500;  1 drivers
v0000020543bcc250_0 .net *"_ivl_8", 0 0, L_0000020543e9d730;  1 drivers
v0000020543bcbe90_0 .net "a", 0 0, L_0000020543eb5a60;  1 drivers
v0000020543bcd010_0 .net "b", 0 0, L_0000020543eb5560;  1 drivers
v0000020543bcd0b0_0 .net "s", 0 0, L_0000020543e9c700;  1 drivers
S_0000020543c079e0 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad4e0 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543c03b60 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c079e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9ca80 .functor XOR 1, L_0000020543eb6640, L_0000020543eb6a00, C4<0>, C4<0>;
L_0000020543e9cd20 .functor XOR 1, L_0000020543e9ca80, L_0000020543eb5c40, C4<0>, C4<0>;
L_0000020543e9dc00 .functor AND 1, L_0000020543eb6640, L_0000020543eb6a00, C4<1>, C4<1>;
L_0000020543e9d650 .functor AND 1, L_0000020543eb6640, L_0000020543eb5c40, C4<1>, C4<1>;
L_0000020543e9cee0 .functor OR 1, L_0000020543e9dc00, L_0000020543e9d650, C4<0>, C4<0>;
L_0000020543e9cb60 .functor AND 1, L_0000020543eb6a00, L_0000020543eb5c40, C4<1>, C4<1>;
L_0000020543e9dce0 .functor OR 1, L_0000020543e9cee0, L_0000020543e9cb60, C4<0>, C4<0>;
v0000020543bcbf30_0 .net "Cin", 0 0, L_0000020543eb5c40;  1 drivers
v0000020543bcd150_0 .net "Cout", 0 0, L_0000020543e9dce0;  1 drivers
v0000020543bcc070_0 .net *"_ivl_0", 0 0, L_0000020543e9ca80;  1 drivers
v0000020543bcc430_0 .net *"_ivl_10", 0 0, L_0000020543e9cb60;  1 drivers
v0000020543bcd290_0 .net *"_ivl_4", 0 0, L_0000020543e9dc00;  1 drivers
v0000020543bcc570_0 .net *"_ivl_6", 0 0, L_0000020543e9d650;  1 drivers
v0000020543bcc610_0 .net *"_ivl_8", 0 0, L_0000020543e9cee0;  1 drivers
v0000020543bcd3d0_0 .net "a", 0 0, L_0000020543eb6640;  1 drivers
v0000020543bcc7f0_0 .net "b", 0 0, L_0000020543eb6a00;  1 drivers
v0000020543bcd470_0 .net "s", 0 0, L_0000020543e9cd20;  1 drivers
S_0000020543c076c0 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aacba0 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543c081b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c076c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9c9a0 .functor XOR 1, L_0000020543eb5060, L_0000020543eb52e0, C4<0>, C4<0>;
L_0000020543e9ce70 .functor XOR 1, L_0000020543e9c9a0, L_0000020543eb6280, C4<0>, C4<0>;
L_0000020543e9db90 .functor AND 1, L_0000020543eb5060, L_0000020543eb52e0, C4<1>, C4<1>;
L_0000020543e9c770 .functor AND 1, L_0000020543eb5060, L_0000020543eb6280, C4<1>, C4<1>;
L_0000020543e9dc70 .functor OR 1, L_0000020543e9db90, L_0000020543e9c770, C4<0>, C4<0>;
L_0000020543e9dea0 .functor AND 1, L_0000020543eb52e0, L_0000020543eb6280, C4<1>, C4<1>;
L_0000020543e9d9d0 .functor OR 1, L_0000020543e9dc70, L_0000020543e9dea0, C4<0>, C4<0>;
v0000020543bcdab0_0 .net "Cin", 0 0, L_0000020543eb6280;  1 drivers
v0000020543bcd5b0_0 .net "Cout", 0 0, L_0000020543e9d9d0;  1 drivers
v0000020543bce7d0_0 .net *"_ivl_0", 0 0, L_0000020543e9c9a0;  1 drivers
v0000020543bce370_0 .net *"_ivl_10", 0 0, L_0000020543e9dea0;  1 drivers
v0000020543bcdc90_0 .net *"_ivl_4", 0 0, L_0000020543e9db90;  1 drivers
v0000020543bcdd30_0 .net *"_ivl_6", 0 0, L_0000020543e9c770;  1 drivers
v0000020543bce230_0 .net *"_ivl_8", 0 0, L_0000020543e9dc70;  1 drivers
v0000020543bcdfb0_0 .net "a", 0 0, L_0000020543eb5060;  1 drivers
v0000020543bcdbf0_0 .net "b", 0 0, L_0000020543eb52e0;  1 drivers
v0000020543bcfd10_0 .net "s", 0 0, L_0000020543e9ce70;  1 drivers
S_0000020543c04010 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad660 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543c052d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c04010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9cd90 .functor XOR 1, L_0000020543eb66e0, L_0000020543eb5880, C4<0>, C4<0>;
L_0000020543e9ce00 .functor XOR 1, L_0000020543e9cd90, L_0000020543eb5920, C4<0>, C4<0>;
L_0000020543e9c7e0 .functor AND 1, L_0000020543eb66e0, L_0000020543eb5880, C4<1>, C4<1>;
L_0000020543e9c850 .functor AND 1, L_0000020543eb66e0, L_0000020543eb5920, C4<1>, C4<1>;
L_0000020543e9c380 .functor OR 1, L_0000020543e9c7e0, L_0000020543e9c850, C4<0>, C4<0>;
L_0000020543e9d880 .functor AND 1, L_0000020543eb5880, L_0000020543eb5920, C4<1>, C4<1>;
L_0000020543e9dd50 .functor OR 1, L_0000020543e9c380, L_0000020543e9d880, C4<0>, C4<0>;
v0000020543bcf3b0_0 .net "Cin", 0 0, L_0000020543eb5920;  1 drivers
v0000020543bcddd0_0 .net "Cout", 0 0, L_0000020543e9dd50;  1 drivers
v0000020543bceeb0_0 .net *"_ivl_0", 0 0, L_0000020543e9cd90;  1 drivers
v0000020543bce2d0_0 .net *"_ivl_10", 0 0, L_0000020543e9d880;  1 drivers
v0000020543bcf130_0 .net *"_ivl_4", 0 0, L_0000020543e9c7e0;  1 drivers
v0000020543bce5f0_0 .net *"_ivl_6", 0 0, L_0000020543e9c850;  1 drivers
v0000020543bce690_0 .net *"_ivl_8", 0 0, L_0000020543e9c380;  1 drivers
v0000020543bcf1d0_0 .net "a", 0 0, L_0000020543eb66e0;  1 drivers
v0000020543bceaf0_0 .net "b", 0 0, L_0000020543eb5880;  1 drivers
v0000020543bcef50_0 .net "s", 0 0, L_0000020543e9ce00;  1 drivers
S_0000020543c07850 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aacbe0 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543c08340 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c07850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9cfc0 .functor XOR 1, L_0000020543eb5ce0, L_0000020543eb5d80, C4<0>, C4<0>;
L_0000020543e9d260 .functor XOR 1, L_0000020543e9cfc0, L_0000020543eb6b40, C4<0>, C4<0>;
L_0000020543e9c4d0 .functor AND 1, L_0000020543eb5ce0, L_0000020543eb5d80, C4<1>, C4<1>;
L_0000020543e9c8c0 .functor AND 1, L_0000020543eb5ce0, L_0000020543eb6b40, C4<1>, C4<1>;
L_0000020543e9caf0 .functor OR 1, L_0000020543e9c4d0, L_0000020543e9c8c0, C4<0>, C4<0>;
L_0000020543e9d3b0 .functor AND 1, L_0000020543eb5d80, L_0000020543eb6b40, C4<1>, C4<1>;
L_0000020543e9cbd0 .functor OR 1, L_0000020543e9caf0, L_0000020543e9d3b0, C4<0>, C4<0>;
v0000020543bcdb50_0 .net "Cin", 0 0, L_0000020543eb6b40;  1 drivers
v0000020543bcd650_0 .net "Cout", 0 0, L_0000020543e9cbd0;  1 drivers
v0000020543bce870_0 .net *"_ivl_0", 0 0, L_0000020543e9cfc0;  1 drivers
v0000020543bce410_0 .net *"_ivl_10", 0 0, L_0000020543e9d3b0;  1 drivers
v0000020543bcde70_0 .net *"_ivl_4", 0 0, L_0000020543e9c4d0;  1 drivers
v0000020543bcdf10_0 .net *"_ivl_6", 0 0, L_0000020543e9c8c0;  1 drivers
v0000020543bce4b0_0 .net *"_ivl_8", 0 0, L_0000020543e9caf0;  1 drivers
v0000020543bce050_0 .net "a", 0 0, L_0000020543eb5ce0;  1 drivers
v0000020543bce0f0_0 .net "b", 0 0, L_0000020543eb5d80;  1 drivers
v0000020543bcd6f0_0 .net "s", 0 0, L_0000020543e9d260;  1 drivers
S_0000020543c041a0 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad720 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543c05460 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c041a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9ddc0 .functor XOR 1, L_0000020543eb6c80, L_0000020543eb6320, C4<0>, C4<0>;
L_0000020543e9c460 .functor XOR 1, L_0000020543e9ddc0, L_0000020543eb4d40, C4<0>, C4<0>;
L_0000020543e9d570 .functor AND 1, L_0000020543eb6c80, L_0000020543eb6320, C4<1>, C4<1>;
L_0000020543e9c930 .functor AND 1, L_0000020543eb6c80, L_0000020543eb4d40, C4<1>, C4<1>;
L_0000020543e9d960 .functor OR 1, L_0000020543e9d570, L_0000020543e9c930, C4<0>, C4<0>;
L_0000020543e9cc40 .functor AND 1, L_0000020543eb6320, L_0000020543eb4d40, C4<1>, C4<1>;
L_0000020543e9cf50 .functor OR 1, L_0000020543e9d960, L_0000020543e9cc40, C4<0>, C4<0>;
v0000020543bcf450_0 .net "Cin", 0 0, L_0000020543eb4d40;  1 drivers
v0000020543bce190_0 .net "Cout", 0 0, L_0000020543e9cf50;  1 drivers
v0000020543bceff0_0 .net *"_ivl_0", 0 0, L_0000020543e9ddc0;  1 drivers
v0000020543bcf090_0 .net *"_ivl_10", 0 0, L_0000020543e9cc40;  1 drivers
v0000020543bce550_0 .net *"_ivl_4", 0 0, L_0000020543e9d570;  1 drivers
v0000020543bceb90_0 .net *"_ivl_6", 0 0, L_0000020543e9c930;  1 drivers
v0000020543bcf770_0 .net *"_ivl_8", 0 0, L_0000020543e9d960;  1 drivers
v0000020543bcd830_0 .net "a", 0 0, L_0000020543eb6c80;  1 drivers
v0000020543bce730_0 .net "b", 0 0, L_0000020543eb6320;  1 drivers
v0000020543bcd970_0 .net "s", 0 0, L_0000020543e9c460;  1 drivers
S_0000020543c04330 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad0e0 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543c04fb0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c04330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9d5e0 .functor XOR 1, L_0000020543eb6d20, L_0000020543eb6fa0, C4<0>, C4<0>;
L_0000020543e9d030 .functor XOR 1, L_0000020543e9d5e0, L_0000020543eb6780, C4<0>, C4<0>;
L_0000020543e9c540 .functor AND 1, L_0000020543eb6d20, L_0000020543eb6fa0, C4<1>, C4<1>;
L_0000020543e9de30 .functor AND 1, L_0000020543eb6d20, L_0000020543eb6780, C4<1>, C4<1>;
L_0000020543e9c310 .functor OR 1, L_0000020543e9c540, L_0000020543e9de30, C4<0>, C4<0>;
L_0000020543e9d6c0 .functor AND 1, L_0000020543eb6fa0, L_0000020543eb6780, C4<1>, C4<1>;
L_0000020543e9c620 .functor OR 1, L_0000020543e9c310, L_0000020543e9d6c0, C4<0>, C4<0>;
v0000020543bce910_0 .net "Cin", 0 0, L_0000020543eb6780;  1 drivers
v0000020543bce9b0_0 .net "Cout", 0 0, L_0000020543e9c620;  1 drivers
v0000020543bcf310_0 .net *"_ivl_0", 0 0, L_0000020543e9d5e0;  1 drivers
v0000020543bcec30_0 .net *"_ivl_10", 0 0, L_0000020543e9d6c0;  1 drivers
v0000020543bcd790_0 .net *"_ivl_4", 0 0, L_0000020543e9c540;  1 drivers
v0000020543bcfc70_0 .net *"_ivl_6", 0 0, L_0000020543e9de30;  1 drivers
v0000020543bcf9f0_0 .net *"_ivl_8", 0 0, L_0000020543e9c310;  1 drivers
v0000020543bcd8d0_0 .net "a", 0 0, L_0000020543eb6d20;  1 drivers
v0000020543bcf590_0 .net "b", 0 0, L_0000020543eb6fa0;  1 drivers
v0000020543bcea50_0 .net "s", 0 0, L_0000020543e9d030;  1 drivers
S_0000020543c04970 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad220 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543c047e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c04970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9c3f0 .functor XOR 1, L_0000020543eb6dc0, L_0000020543eb5380, C4<0>, C4<0>;
L_0000020543e9c690 .functor XOR 1, L_0000020543e9c3f0, L_0000020543eb5420, C4<0>, C4<0>;
L_0000020543e9d0a0 .functor AND 1, L_0000020543eb6dc0, L_0000020543eb5380, C4<1>, C4<1>;
L_0000020543e9d110 .functor AND 1, L_0000020543eb6dc0, L_0000020543eb5420, C4<1>, C4<1>;
L_0000020543e9d180 .functor OR 1, L_0000020543e9d0a0, L_0000020543e9d110, C4<0>, C4<0>;
L_0000020543e9d1f0 .functor AND 1, L_0000020543eb5380, L_0000020543eb5420, C4<1>, C4<1>;
L_0000020543e9d2d0 .functor OR 1, L_0000020543e9d180, L_0000020543e9d1f0, C4<0>, C4<0>;
v0000020543bcf4f0_0 .net "Cin", 0 0, L_0000020543eb5420;  1 drivers
v0000020543bcecd0_0 .net "Cout", 0 0, L_0000020543e9d2d0;  1 drivers
v0000020543bcda10_0 .net *"_ivl_0", 0 0, L_0000020543e9c3f0;  1 drivers
v0000020543bced70_0 .net *"_ivl_10", 0 0, L_0000020543e9d1f0;  1 drivers
v0000020543bcee10_0 .net *"_ivl_4", 0 0, L_0000020543e9d0a0;  1 drivers
v0000020543bcf270_0 .net *"_ivl_6", 0 0, L_0000020543e9d110;  1 drivers
v0000020543bcf630_0 .net *"_ivl_8", 0 0, L_0000020543e9d180;  1 drivers
v0000020543bcf8b0_0 .net "a", 0 0, L_0000020543eb6dc0;  1 drivers
v0000020543bcfa90_0 .net "b", 0 0, L_0000020543eb5380;  1 drivers
v0000020543bcf950_0 .net "s", 0 0, L_0000020543e9c690;  1 drivers
S_0000020543c04650 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad860 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543c060e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c04650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9da40 .functor XOR 1, L_0000020543eb56a0, L_0000020543eb70e0, C4<0>, C4<0>;
L_0000020543e9d340 .functor XOR 1, L_0000020543e9da40, L_0000020543eb54c0, C4<0>, C4<0>;
L_0000020543e9d420 .functor AND 1, L_0000020543eb56a0, L_0000020543eb70e0, C4<1>, C4<1>;
L_0000020543e9d490 .functor AND 1, L_0000020543eb56a0, L_0000020543eb54c0, C4<1>, C4<1>;
L_0000020543e9d7a0 .functor OR 1, L_0000020543e9d420, L_0000020543e9d490, C4<0>, C4<0>;
L_0000020543e9d810 .functor AND 1, L_0000020543eb70e0, L_0000020543eb54c0, C4<1>, C4<1>;
L_0000020543e9d8f0 .functor OR 1, L_0000020543e9d7a0, L_0000020543e9d810, C4<0>, C4<0>;
v0000020543bcf6d0_0 .net "Cin", 0 0, L_0000020543eb54c0;  1 drivers
v0000020543bcf810_0 .net "Cout", 0 0, L_0000020543e9d8f0;  1 drivers
v0000020543bcfb30_0 .net *"_ivl_0", 0 0, L_0000020543e9da40;  1 drivers
v0000020543bcfbd0_0 .net *"_ivl_10", 0 0, L_0000020543e9d810;  1 drivers
v0000020543bd0490_0 .net *"_ivl_4", 0 0, L_0000020543e9d420;  1 drivers
v0000020543bd1e30_0 .net *"_ivl_6", 0 0, L_0000020543e9d490;  1 drivers
v0000020543bd2150_0 .net *"_ivl_8", 0 0, L_0000020543e9d7a0;  1 drivers
v0000020543bd1390_0 .net "a", 0 0, L_0000020543eb56a0;  1 drivers
v0000020543bd14d0_0 .net "b", 0 0, L_0000020543eb70e0;  1 drivers
v0000020543bd19d0_0 .net "s", 0 0, L_0000020543e9d340;  1 drivers
S_0000020543c044c0 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad8a0 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543c06bd0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c044c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9dab0 .functor XOR 1, L_0000020543eb5600, L_0000020543eb5e20, C4<0>, C4<0>;
L_0000020543e9db20 .functor XOR 1, L_0000020543e9dab0, L_0000020543eb65a0, C4<0>, C4<0>;
L_0000020543e9ea70 .functor AND 1, L_0000020543eb5600, L_0000020543eb5e20, C4<1>, C4<1>;
L_0000020543e9f800 .functor AND 1, L_0000020543eb5600, L_0000020543eb65a0, C4<1>, C4<1>;
L_0000020543e9e220 .functor OR 1, L_0000020543e9ea70, L_0000020543e9f800, C4<0>, C4<0>;
L_0000020543e9edf0 .functor AND 1, L_0000020543eb5e20, L_0000020543eb65a0, C4<1>, C4<1>;
L_0000020543e9e0d0 .functor OR 1, L_0000020543e9e220, L_0000020543e9edf0, C4<0>, C4<0>;
v0000020543bd12f0_0 .net "Cin", 0 0, L_0000020543eb65a0;  1 drivers
v0000020543bd0710_0 .net "Cout", 0 0, L_0000020543e9e0d0;  1 drivers
v0000020543bd0350_0 .net *"_ivl_0", 0 0, L_0000020543e9dab0;  1 drivers
v0000020543bd1b10_0 .net *"_ivl_10", 0 0, L_0000020543e9edf0;  1 drivers
v0000020543bd23d0_0 .net *"_ivl_4", 0 0, L_0000020543e9ea70;  1 drivers
v0000020543bcff90_0 .net *"_ivl_6", 0 0, L_0000020543e9f800;  1 drivers
v0000020543bd0cb0_0 .net *"_ivl_8", 0 0, L_0000020543e9e220;  1 drivers
v0000020543bd1a70_0 .net "a", 0 0, L_0000020543eb5600;  1 drivers
v0000020543bd0b70_0 .net "b", 0 0, L_0000020543eb5e20;  1 drivers
v0000020543bd1890_0 .net "s", 0 0, L_0000020543e9db20;  1 drivers
S_0000020543c07b70 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aacee0 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543c08fc0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c07b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9e610 .functor XOR 1, L_0000020543eb63c0, L_0000020543eb7180, C4<0>, C4<0>;
L_0000020543e9f250 .functor XOR 1, L_0000020543e9e610, L_0000020543eb6460, C4<0>, C4<0>;
L_0000020543e9e840 .functor AND 1, L_0000020543eb63c0, L_0000020543eb7180, C4<1>, C4<1>;
L_0000020543e9e680 .functor AND 1, L_0000020543eb63c0, L_0000020543eb6460, C4<1>, C4<1>;
L_0000020543e9ee60 .functor OR 1, L_0000020543e9e840, L_0000020543e9e680, C4<0>, C4<0>;
L_0000020543e9f790 .functor AND 1, L_0000020543eb7180, L_0000020543eb6460, C4<1>, C4<1>;
L_0000020543e9f3a0 .functor OR 1, L_0000020543e9ee60, L_0000020543e9f790, C4<0>, C4<0>;
v0000020543bd1110_0 .net "Cin", 0 0, L_0000020543eb6460;  1 drivers
v0000020543bd20b0_0 .net "Cout", 0 0, L_0000020543e9f3a0;  1 drivers
v0000020543bd0030_0 .net *"_ivl_0", 0 0, L_0000020543e9e610;  1 drivers
v0000020543bd2330_0 .net *"_ivl_10", 0 0, L_0000020543e9f790;  1 drivers
v0000020543bd11b0_0 .net *"_ivl_4", 0 0, L_0000020543e9e840;  1 drivers
v0000020543bd1bb0_0 .net *"_ivl_6", 0 0, L_0000020543e9e680;  1 drivers
v0000020543bd21f0_0 .net *"_ivl_8", 0 0, L_0000020543e9ee60;  1 drivers
v0000020543bd0fd0_0 .net "a", 0 0, L_0000020543eb63c0;  1 drivers
v0000020543bd0d50_0 .net "b", 0 0, L_0000020543eb7180;  1 drivers
v0000020543bd1c50_0 .net "s", 0 0, L_0000020543e9f250;  1 drivers
S_0000020543c07080 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aacce0 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543c09150 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c07080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9f2c0 .functor XOR 1, L_0000020543eb7220, L_0000020543eb72c0, C4<0>, C4<0>;
L_0000020543e9dff0 .functor XOR 1, L_0000020543e9f2c0, L_0000020543eb5ec0, C4<0>, C4<0>;
L_0000020543e9e8b0 .functor AND 1, L_0000020543eb7220, L_0000020543eb72c0, C4<1>, C4<1>;
L_0000020543e9e920 .functor AND 1, L_0000020543eb7220, L_0000020543eb5ec0, C4<1>, C4<1>;
L_0000020543e9eed0 .functor OR 1, L_0000020543e9e8b0, L_0000020543e9e920, C4<0>, C4<0>;
L_0000020543e9e060 .functor AND 1, L_0000020543eb72c0, L_0000020543eb5ec0, C4<1>, C4<1>;
L_0000020543e9ef40 .functor OR 1, L_0000020543e9eed0, L_0000020543e9e060, C4<0>, C4<0>;
v0000020543bd00d0_0 .net "Cin", 0 0, L_0000020543eb5ec0;  1 drivers
v0000020543bd2470_0 .net "Cout", 0 0, L_0000020543e9ef40;  1 drivers
v0000020543bd1cf0_0 .net *"_ivl_0", 0 0, L_0000020543e9f2c0;  1 drivers
v0000020543bd1d90_0 .net *"_ivl_10", 0 0, L_0000020543e9e060;  1 drivers
v0000020543bd1610_0 .net *"_ivl_4", 0 0, L_0000020543e9e8b0;  1 drivers
v0000020543bd1ed0_0 .net *"_ivl_6", 0 0, L_0000020543e9e920;  1 drivers
v0000020543bd1250_0 .net *"_ivl_8", 0 0, L_0000020543e9eed0;  1 drivers
v0000020543bd03f0_0 .net "a", 0 0, L_0000020543eb7220;  1 drivers
v0000020543bd2290_0 .net "b", 0 0, L_0000020543eb72c0;  1 drivers
v0000020543bd02b0_0 .net "s", 0 0, L_0000020543e9dff0;  1 drivers
S_0000020543c08020 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad260 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543c03cf0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c08020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9f870 .functor XOR 1, L_0000020543eb6820, L_0000020543eb6960, C4<0>, C4<0>;
L_0000020543e9f090 .functor XOR 1, L_0000020543e9f870, L_0000020543eb7360, C4<0>, C4<0>;
L_0000020543e9e6f0 .functor AND 1, L_0000020543eb6820, L_0000020543eb6960, C4<1>, C4<1>;
L_0000020543e9e290 .functor AND 1, L_0000020543eb6820, L_0000020543eb7360, C4<1>, C4<1>;
L_0000020543e9ea00 .functor OR 1, L_0000020543e9e6f0, L_0000020543e9e290, C4<0>, C4<0>;
L_0000020543e9e3e0 .functor AND 1, L_0000020543eb6960, L_0000020543eb7360, C4<1>, C4<1>;
L_0000020543e9f9c0 .functor OR 1, L_0000020543e9ea00, L_0000020543e9e3e0, C4<0>, C4<0>;
v0000020543bd1430_0 .net "Cin", 0 0, L_0000020543eb7360;  1 drivers
v0000020543bcfe50_0 .net "Cout", 0 0, L_0000020543e9f9c0;  1 drivers
v0000020543bd1070_0 .net *"_ivl_0", 0 0, L_0000020543e9f870;  1 drivers
v0000020543bd1f70_0 .net *"_ivl_10", 0 0, L_0000020543e9e3e0;  1 drivers
v0000020543bcfef0_0 .net *"_ivl_4", 0 0, L_0000020543e9e6f0;  1 drivers
v0000020543bd0df0_0 .net *"_ivl_6", 0 0, L_0000020543e9e290;  1 drivers
v0000020543bd0530_0 .net *"_ivl_8", 0 0, L_0000020543e9ea00;  1 drivers
v0000020543bd2510_0 .net "a", 0 0, L_0000020543eb6820;  1 drivers
v0000020543bd2010_0 .net "b", 0 0, L_0000020543eb6960;  1 drivers
v0000020543bd0170_0 .net "s", 0 0, L_0000020543e9f090;  1 drivers
S_0000020543c04b00 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad5a0 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543c07d00 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c04b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9efb0 .functor XOR 1, L_0000020543eb7400, L_0000020543eb74a0, C4<0>, C4<0>;
L_0000020543e9f640 .functor XOR 1, L_0000020543e9efb0, L_0000020543eb8760, C4<0>, C4<0>;
L_0000020543e9f6b0 .functor AND 1, L_0000020543eb7400, L_0000020543eb74a0, C4<1>, C4<1>;
L_0000020543e9e300 .functor AND 1, L_0000020543eb7400, L_0000020543eb8760, C4<1>, C4<1>;
L_0000020543e9e140 .functor OR 1, L_0000020543e9f6b0, L_0000020543e9e300, C4<0>, C4<0>;
L_0000020543e9f170 .functor AND 1, L_0000020543eb74a0, L_0000020543eb8760, C4<1>, C4<1>;
L_0000020543e9f560 .functor OR 1, L_0000020543e9e140, L_0000020543e9f170, C4<0>, C4<0>;
v0000020543bd0210_0 .net "Cin", 0 0, L_0000020543eb8760;  1 drivers
v0000020543bd1930_0 .net "Cout", 0 0, L_0000020543e9f560;  1 drivers
v0000020543bd1570_0 .net *"_ivl_0", 0 0, L_0000020543e9efb0;  1 drivers
v0000020543bcfdb0_0 .net *"_ivl_10", 0 0, L_0000020543e9f170;  1 drivers
v0000020543bd0e90_0 .net *"_ivl_4", 0 0, L_0000020543e9f6b0;  1 drivers
v0000020543bd16b0_0 .net *"_ivl_6", 0 0, L_0000020543e9e300;  1 drivers
v0000020543bd0850_0 .net *"_ivl_8", 0 0, L_0000020543e9e140;  1 drivers
v0000020543bd05d0_0 .net "a", 0 0, L_0000020543eb7400;  1 drivers
v0000020543bd0670_0 .net "b", 0 0, L_0000020543eb74a0;  1 drivers
v0000020543bd07b0_0 .net "s", 0 0, L_0000020543e9f640;  1 drivers
S_0000020543c05dc0 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad5e0 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543c05f50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c05dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9f100 .functor XOR 1, L_0000020543eb7900, L_0000020543eb86c0, C4<0>, C4<0>;
L_0000020543e9e1b0 .functor XOR 1, L_0000020543e9f100, L_0000020543eb98e0, C4<0>, C4<0>;
L_0000020543e9f020 .functor AND 1, L_0000020543eb7900, L_0000020543eb86c0, C4<1>, C4<1>;
L_0000020543e9f410 .functor AND 1, L_0000020543eb7900, L_0000020543eb98e0, C4<1>, C4<1>;
L_0000020543e9f330 .functor OR 1, L_0000020543e9f020, L_0000020543e9f410, C4<0>, C4<0>;
L_0000020543e9eae0 .functor AND 1, L_0000020543eb86c0, L_0000020543eb98e0, C4<1>, C4<1>;
L_0000020543e9f480 .functor OR 1, L_0000020543e9f330, L_0000020543e9eae0, C4<0>, C4<0>;
v0000020543bd1750_0 .net "Cin", 0 0, L_0000020543eb98e0;  1 drivers
v0000020543bd17f0_0 .net "Cout", 0 0, L_0000020543e9f480;  1 drivers
v0000020543bd08f0_0 .net *"_ivl_0", 0 0, L_0000020543e9f100;  1 drivers
v0000020543bd0f30_0 .net *"_ivl_10", 0 0, L_0000020543e9eae0;  1 drivers
v0000020543bd0990_0 .net *"_ivl_4", 0 0, L_0000020543e9f020;  1 drivers
v0000020543bd0ad0_0 .net *"_ivl_6", 0 0, L_0000020543e9f410;  1 drivers
v0000020543bd0a30_0 .net *"_ivl_8", 0 0, L_0000020543e9f330;  1 drivers
v0000020543bd0c10_0 .net "a", 0 0, L_0000020543eb7900;  1 drivers
v0000020543bd2830_0 .net "b", 0 0, L_0000020543eb86c0;  1 drivers
v0000020543bd34b0_0 .net "s", 0 0, L_0000020543e9e1b0;  1 drivers
S_0000020543c07210 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad760 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543c06ef0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c07210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9e370 .functor XOR 1, L_0000020543eb8120, L_0000020543eb9660, C4<0>, C4<0>;
L_0000020543e9eb50 .functor XOR 1, L_0000020543e9e370, L_0000020543eb92a0, C4<0>, C4<0>;
L_0000020543e9f4f0 .functor AND 1, L_0000020543eb8120, L_0000020543eb9660, C4<1>, C4<1>;
L_0000020543e9f1e0 .functor AND 1, L_0000020543eb8120, L_0000020543eb92a0, C4<1>, C4<1>;
L_0000020543e9faa0 .functor OR 1, L_0000020543e9f4f0, L_0000020543e9f1e0, C4<0>, C4<0>;
L_0000020543e9fa30 .functor AND 1, L_0000020543eb9660, L_0000020543eb92a0, C4<1>, C4<1>;
L_0000020543e9e990 .functor OR 1, L_0000020543e9faa0, L_0000020543e9fa30, C4<0>, C4<0>;
v0000020543bd46d0_0 .net "Cin", 0 0, L_0000020543eb92a0;  1 drivers
v0000020543bd2790_0 .net "Cout", 0 0, L_0000020543e9e990;  1 drivers
v0000020543bd4c70_0 .net *"_ivl_0", 0 0, L_0000020543e9e370;  1 drivers
v0000020543bd4130_0 .net *"_ivl_10", 0 0, L_0000020543e9fa30;  1 drivers
v0000020543bd4270_0 .net *"_ivl_4", 0 0, L_0000020543e9f4f0;  1 drivers
v0000020543bd35f0_0 .net *"_ivl_6", 0 0, L_0000020543e9f1e0;  1 drivers
v0000020543bd41d0_0 .net *"_ivl_8", 0 0, L_0000020543e9faa0;  1 drivers
v0000020543bd3a50_0 .net "a", 0 0, L_0000020543eb8120;  1 drivers
v0000020543bd3f50_0 .net "b", 0 0, L_0000020543eb9660;  1 drivers
v0000020543bd48b0_0 .net "s", 0 0, L_0000020543e9eb50;  1 drivers
S_0000020543c03200 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad7a0 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543c07530 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c03200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9f8e0 .functor XOR 1, L_0000020543eb9480, L_0000020543eb8300, C4<0>, C4<0>;
L_0000020543e9e450 .functor XOR 1, L_0000020543e9f8e0, L_0000020543eb88a0, C4<0>, C4<0>;
L_0000020543e9f5d0 .functor AND 1, L_0000020543eb9480, L_0000020543eb8300, C4<1>, C4<1>;
L_0000020543e9e4c0 .functor AND 1, L_0000020543eb9480, L_0000020543eb88a0, C4<1>, C4<1>;
L_0000020543e9f720 .functor OR 1, L_0000020543e9f5d0, L_0000020543e9e4c0, C4<0>, C4<0>;
L_0000020543e9e530 .functor AND 1, L_0000020543eb8300, L_0000020543eb88a0, C4<1>, C4<1>;
L_0000020543e9ebc0 .functor OR 1, L_0000020543e9f720, L_0000020543e9e530, C4<0>, C4<0>;
v0000020543bd25b0_0 .net "Cin", 0 0, L_0000020543eb88a0;  1 drivers
v0000020543bd37d0_0 .net "Cout", 0 0, L_0000020543e9ebc0;  1 drivers
v0000020543bd30f0_0 .net *"_ivl_0", 0 0, L_0000020543e9f8e0;  1 drivers
v0000020543bd2c90_0 .net *"_ivl_10", 0 0, L_0000020543e9e530;  1 drivers
v0000020543bd3410_0 .net *"_ivl_4", 0 0, L_0000020543e9f5d0;  1 drivers
v0000020543bd3230_0 .net *"_ivl_6", 0 0, L_0000020543e9e4c0;  1 drivers
v0000020543bd2fb0_0 .net *"_ivl_8", 0 0, L_0000020543e9f720;  1 drivers
v0000020543bd4450_0 .net "a", 0 0, L_0000020543eb9480;  1 drivers
v0000020543bd4d10_0 .net "b", 0 0, L_0000020543eb8300;  1 drivers
v0000020543bd2650_0 .net "s", 0 0, L_0000020543e9e450;  1 drivers
S_0000020543c07e90 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad360 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543c04c90 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c07e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9e5a0 .functor XOR 1, L_0000020543eb8620, L_0000020543eb95c0, C4<0>, C4<0>;
L_0000020543e9e7d0 .functor XOR 1, L_0000020543e9e5a0, L_0000020543eb93e0, C4<0>, C4<0>;
L_0000020543e9f950 .functor AND 1, L_0000020543eb8620, L_0000020543eb95c0, C4<1>, C4<1>;
L_0000020543e9df10 .functor AND 1, L_0000020543eb8620, L_0000020543eb93e0, C4<1>, C4<1>;
L_0000020543e9df80 .functor OR 1, L_0000020543e9f950, L_0000020543e9df10, C4<0>, C4<0>;
L_0000020543e9ec30 .functor AND 1, L_0000020543eb95c0, L_0000020543eb93e0, C4<1>, C4<1>;
L_0000020543e9e760 .functor OR 1, L_0000020543e9df80, L_0000020543e9ec30, C4<0>, C4<0>;
v0000020543bd2bf0_0 .net "Cin", 0 0, L_0000020543eb93e0;  1 drivers
v0000020543bd3eb0_0 .net "Cout", 0 0, L_0000020543e9e760;  1 drivers
v0000020543bd3870_0 .net *"_ivl_0", 0 0, L_0000020543e9e5a0;  1 drivers
v0000020543bd3190_0 .net *"_ivl_10", 0 0, L_0000020543e9ec30;  1 drivers
v0000020543bd26f0_0 .net *"_ivl_4", 0 0, L_0000020543e9f950;  1 drivers
v0000020543bd4770_0 .net *"_ivl_6", 0 0, L_0000020543e9df10;  1 drivers
v0000020543bd28d0_0 .net *"_ivl_8", 0 0, L_0000020543e9df80;  1 drivers
v0000020543bd2970_0 .net "a", 0 0, L_0000020543eb8620;  1 drivers
v0000020543bd2a10_0 .net "b", 0 0, L_0000020543eb95c0;  1 drivers
v0000020543bd4090_0 .net "s", 0 0, L_0000020543e9e7d0;  1 drivers
S_0000020543c05c30 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad8e0 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543c06a40 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c05c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9eca0 .functor XOR 1, L_0000020543eb9b60, L_0000020543eb7b80, C4<0>, C4<0>;
L_0000020543e9ed10 .functor XOR 1, L_0000020543e9eca0, L_0000020543eb9840, C4<0>, C4<0>;
L_0000020543e9ed80 .functor AND 1, L_0000020543eb9b60, L_0000020543eb7b80, C4<1>, C4<1>;
L_0000020543ea0590 .functor AND 1, L_0000020543eb9b60, L_0000020543eb9840, C4<1>, C4<1>;
L_0000020543ea01a0 .functor OR 1, L_0000020543e9ed80, L_0000020543ea0590, C4<0>, C4<0>;
L_0000020543ea0670 .functor AND 1, L_0000020543eb7b80, L_0000020543eb9840, C4<1>, C4<1>;
L_0000020543ea0e50 .functor OR 1, L_0000020543ea01a0, L_0000020543ea0670, C4<0>, C4<0>;
v0000020543bd3050_0 .net "Cin", 0 0, L_0000020543eb9840;  1 drivers
v0000020543bd4310_0 .net "Cout", 0 0, L_0000020543ea0e50;  1 drivers
v0000020543bd2d30_0 .net *"_ivl_0", 0 0, L_0000020543e9eca0;  1 drivers
v0000020543bd2ab0_0 .net *"_ivl_10", 0 0, L_0000020543ea0670;  1 drivers
v0000020543bd3d70_0 .net *"_ivl_4", 0 0, L_0000020543e9ed80;  1 drivers
v0000020543bd49f0_0 .net *"_ivl_6", 0 0, L_0000020543ea0590;  1 drivers
v0000020543bd2b50_0 .net *"_ivl_8", 0 0, L_0000020543ea01a0;  1 drivers
v0000020543bd2dd0_0 .net "a", 0 0, L_0000020543eb9b60;  1 drivers
v0000020543bd2e70_0 .net "b", 0 0, L_0000020543eb7b80;  1 drivers
v0000020543bd43b0_0 .net "s", 0 0, L_0000020543e9ed10;  1 drivers
S_0000020543c06270 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aacfe0 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543c055f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c06270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea12b0 .functor XOR 1, L_0000020543eb8d00, L_0000020543eb83a0, C4<0>, C4<0>;
L_0000020543e9fdb0 .functor XOR 1, L_0000020543ea12b0, L_0000020543eb7680, C4<0>, C4<0>;
L_0000020543ea0980 .functor AND 1, L_0000020543eb8d00, L_0000020543eb83a0, C4<1>, C4<1>;
L_0000020543ea09f0 .functor AND 1, L_0000020543eb8d00, L_0000020543eb7680, C4<1>, C4<1>;
L_0000020543ea0a60 .functor OR 1, L_0000020543ea0980, L_0000020543ea09f0, C4<0>, C4<0>;
L_0000020543e9ffe0 .functor AND 1, L_0000020543eb83a0, L_0000020543eb7680, C4<1>, C4<1>;
L_0000020543ea0910 .functor OR 1, L_0000020543ea0a60, L_0000020543e9ffe0, C4<0>, C4<0>;
v0000020543bd3c30_0 .net "Cin", 0 0, L_0000020543eb7680;  1 drivers
v0000020543bd2f10_0 .net "Cout", 0 0, L_0000020543ea0910;  1 drivers
v0000020543bd4630_0 .net *"_ivl_0", 0 0, L_0000020543ea12b0;  1 drivers
v0000020543bd32d0_0 .net *"_ivl_10", 0 0, L_0000020543e9ffe0;  1 drivers
v0000020543bd3370_0 .net *"_ivl_4", 0 0, L_0000020543ea0980;  1 drivers
v0000020543bd3550_0 .net *"_ivl_6", 0 0, L_0000020543ea09f0;  1 drivers
v0000020543bd44f0_0 .net *"_ivl_8", 0 0, L_0000020543ea0a60;  1 drivers
v0000020543bd4590_0 .net "a", 0 0, L_0000020543eb8d00;  1 drivers
v0000020543bd4a90_0 .net "b", 0 0, L_0000020543eb83a0;  1 drivers
v0000020543bd3690_0 .net "s", 0 0, L_0000020543e9fdb0;  1 drivers
S_0000020543c084d0 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aacc20 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543c05140 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c084d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea0050 .functor XOR 1, L_0000020543eb9700, L_0000020543eb8e40, C4<0>, C4<0>;
L_0000020543ea0c20 .functor XOR 1, L_0000020543ea0050, L_0000020543eb7c20, C4<0>, C4<0>;
L_0000020543ea0130 .functor AND 1, L_0000020543eb9700, L_0000020543eb8e40, C4<1>, C4<1>;
L_0000020543ea1320 .functor AND 1, L_0000020543eb9700, L_0000020543eb7c20, C4<1>, C4<1>;
L_0000020543ea0280 .functor OR 1, L_0000020543ea0130, L_0000020543ea1320, C4<0>, C4<0>;
L_0000020543ea1400 .functor AND 1, L_0000020543eb8e40, L_0000020543eb7c20, C4<1>, C4<1>;
L_0000020543ea1470 .functor OR 1, L_0000020543ea0280, L_0000020543ea1400, C4<0>, C4<0>;
v0000020543bd3730_0 .net "Cin", 0 0, L_0000020543eb7c20;  1 drivers
v0000020543bd4810_0 .net "Cout", 0 0, L_0000020543ea1470;  1 drivers
v0000020543bd3910_0 .net *"_ivl_0", 0 0, L_0000020543ea0050;  1 drivers
v0000020543bd3af0_0 .net *"_ivl_10", 0 0, L_0000020543ea1400;  1 drivers
v0000020543bd3ff0_0 .net *"_ivl_4", 0 0, L_0000020543ea0130;  1 drivers
v0000020543bd39b0_0 .net *"_ivl_6", 0 0, L_0000020543ea1320;  1 drivers
v0000020543bd3b90_0 .net *"_ivl_8", 0 0, L_0000020543ea0280;  1 drivers
v0000020543bd3cd0_0 .net "a", 0 0, L_0000020543eb9700;  1 drivers
v0000020543bd3e10_0 .net "b", 0 0, L_0000020543eb8e40;  1 drivers
v0000020543bd4950_0 .net "s", 0 0, L_0000020543ea0c20;  1 drivers
S_0000020543c06590 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad1a0 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543c04e20 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c06590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea0c90 .functor XOR 1, L_0000020543eb7cc0, L_0000020543eb9980, C4<0>, C4<0>;
L_0000020543ea0600 .functor XOR 1, L_0000020543ea0c90, L_0000020543eb7ea0, C4<0>, C4<0>;
L_0000020543ea0ad0 .functor AND 1, L_0000020543eb7cc0, L_0000020543eb9980, C4<1>, C4<1>;
L_0000020543ea0210 .functor AND 1, L_0000020543eb7cc0, L_0000020543eb7ea0, C4<1>, C4<1>;
L_0000020543ea00c0 .functor OR 1, L_0000020543ea0ad0, L_0000020543ea0210, C4<0>, C4<0>;
L_0000020543ea0d00 .functor AND 1, L_0000020543eb9980, L_0000020543eb7ea0, C4<1>, C4<1>;
L_0000020543e9ff70 .functor OR 1, L_0000020543ea00c0, L_0000020543ea0d00, C4<0>, C4<0>;
v0000020543bd4b30_0 .net "Cin", 0 0, L_0000020543eb7ea0;  1 drivers
v0000020543bd4bd0_0 .net "Cout", 0 0, L_0000020543e9ff70;  1 drivers
v0000020543bd5a30_0 .net *"_ivl_0", 0 0, L_0000020543ea0c90;  1 drivers
v0000020543bd6890_0 .net *"_ivl_10", 0 0, L_0000020543ea0d00;  1 drivers
v0000020543bd6e30_0 .net *"_ivl_4", 0 0, L_0000020543ea0ad0;  1 drivers
v0000020543bd4db0_0 .net *"_ivl_6", 0 0, L_0000020543ea0210;  1 drivers
v0000020543bd6ed0_0 .net *"_ivl_8", 0 0, L_0000020543ea00c0;  1 drivers
v0000020543bd7290_0 .net "a", 0 0, L_0000020543eb7cc0;  1 drivers
v0000020543bd6c50_0 .net "b", 0 0, L_0000020543eb9980;  1 drivers
v0000020543bd62f0_0 .net "s", 0 0, L_0000020543ea0600;  1 drivers
S_0000020543c05780 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aacd20 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543c06400 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c05780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea11d0 .functor XOR 1, L_0000020543eb9020, L_0000020543eb8940, C4<0>, C4<0>;
L_0000020543ea14e0 .functor XOR 1, L_0000020543ea11d0, L_0000020543eb7ae0, C4<0>, C4<0>;
L_0000020543ea0440 .functor AND 1, L_0000020543eb9020, L_0000020543eb8940, C4<1>, C4<1>;
L_0000020543ea02f0 .functor AND 1, L_0000020543eb9020, L_0000020543eb7ae0, C4<1>, C4<1>;
L_0000020543ea1010 .functor OR 1, L_0000020543ea0440, L_0000020543ea02f0, C4<0>, C4<0>;
L_0000020543e9fd40 .functor AND 1, L_0000020543eb8940, L_0000020543eb7ae0, C4<1>, C4<1>;
L_0000020543ea0b40 .functor OR 1, L_0000020543ea1010, L_0000020543e9fd40, C4<0>, C4<0>;
v0000020543bd7330_0 .net "Cin", 0 0, L_0000020543eb7ae0;  1 drivers
v0000020543bd6390_0 .net "Cout", 0 0, L_0000020543ea0b40;  1 drivers
v0000020543bd6f70_0 .net *"_ivl_0", 0 0, L_0000020543ea11d0;  1 drivers
v0000020543bd5490_0 .net *"_ivl_10", 0 0, L_0000020543e9fd40;  1 drivers
v0000020543bd71f0_0 .net *"_ivl_4", 0 0, L_0000020543ea0440;  1 drivers
v0000020543bd6930_0 .net *"_ivl_6", 0 0, L_0000020543ea02f0;  1 drivers
v0000020543bd6a70_0 .net *"_ivl_8", 0 0, L_0000020543ea1010;  1 drivers
v0000020543bd4e50_0 .net "a", 0 0, L_0000020543eb9020;  1 drivers
v0000020543bd5f30_0 .net "b", 0 0, L_0000020543eb8940;  1 drivers
v0000020543bd69d0_0 .net "s", 0 0, L_0000020543ea14e0;  1 drivers
S_0000020543c05910 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aacf20 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543c05aa0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c05910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9fcd0 .functor XOR 1, L_0000020543eb8f80, L_0000020543eb75e0, C4<0>, C4<0>;
L_0000020543ea07c0 .functor XOR 1, L_0000020543e9fcd0, L_0000020543eb9c00, C4<0>, C4<0>;
L_0000020543ea0360 .functor AND 1, L_0000020543eb8f80, L_0000020543eb75e0, C4<1>, C4<1>;
L_0000020543ea0ec0 .functor AND 1, L_0000020543eb8f80, L_0000020543eb9c00, C4<1>, C4<1>;
L_0000020543ea0fa0 .functor OR 1, L_0000020543ea0360, L_0000020543ea0ec0, C4<0>, C4<0>;
L_0000020543ea0520 .functor AND 1, L_0000020543eb75e0, L_0000020543eb9c00, C4<1>, C4<1>;
L_0000020543ea0830 .functor OR 1, L_0000020543ea0fa0, L_0000020543ea0520, C4<0>, C4<0>;
v0000020543bd5c10_0 .net "Cin", 0 0, L_0000020543eb9c00;  1 drivers
v0000020543bd7470_0 .net "Cout", 0 0, L_0000020543ea0830;  1 drivers
v0000020543bd73d0_0 .net *"_ivl_0", 0 0, L_0000020543e9fcd0;  1 drivers
v0000020543bd5710_0 .net *"_ivl_10", 0 0, L_0000020543ea0520;  1 drivers
v0000020543bd5350_0 .net *"_ivl_4", 0 0, L_0000020543ea0360;  1 drivers
v0000020543bd6b10_0 .net *"_ivl_6", 0 0, L_0000020543ea0ec0;  1 drivers
v0000020543bd7510_0 .net *"_ivl_8", 0 0, L_0000020543ea0fa0;  1 drivers
v0000020543bd52b0_0 .net "a", 0 0, L_0000020543eb8f80;  1 drivers
v0000020543bd61b0_0 .net "b", 0 0, L_0000020543eb75e0;  1 drivers
v0000020543bd5cb0_0 .net "s", 0 0, L_0000020543ea07c0;  1 drivers
S_0000020543c06720 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aac9e0 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543c08660 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c06720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9fe90 .functor XOR 1, L_0000020543eb9a20, L_0000020543eb7720, C4<0>, C4<0>;
L_0000020543ea0750 .functor XOR 1, L_0000020543e9fe90, L_0000020543eb7860, C4<0>, C4<0>;
L_0000020543e9fe20 .functor AND 1, L_0000020543eb9a20, L_0000020543eb7720, C4<1>, C4<1>;
L_0000020543ea04b0 .functor AND 1, L_0000020543eb9a20, L_0000020543eb7860, C4<1>, C4<1>;
L_0000020543ea0bb0 .functor OR 1, L_0000020543e9fe20, L_0000020543ea04b0, C4<0>, C4<0>;
L_0000020543ea1080 .functor AND 1, L_0000020543eb7720, L_0000020543eb7860, C4<1>, C4<1>;
L_0000020543ea08a0 .functor OR 1, L_0000020543ea0bb0, L_0000020543ea1080, C4<0>, C4<0>;
v0000020543bd6bb0_0 .net "Cin", 0 0, L_0000020543eb7860;  1 drivers
v0000020543bd4ef0_0 .net "Cout", 0 0, L_0000020543ea08a0;  1 drivers
v0000020543bd7010_0 .net *"_ivl_0", 0 0, L_0000020543e9fe90;  1 drivers
v0000020543bd70b0_0 .net *"_ivl_10", 0 0, L_0000020543ea1080;  1 drivers
v0000020543bd5030_0 .net *"_ivl_4", 0 0, L_0000020543e9fe20;  1 drivers
v0000020543bd4f90_0 .net *"_ivl_6", 0 0, L_0000020543ea04b0;  1 drivers
v0000020543bd6cf0_0 .net *"_ivl_8", 0 0, L_0000020543ea0bb0;  1 drivers
v0000020543bd5530_0 .net "a", 0 0, L_0000020543eb9a20;  1 drivers
v0000020543bd5df0_0 .net "b", 0 0, L_0000020543eb7720;  1 drivers
v0000020543bd5e90_0 .net "s", 0 0, L_0000020543ea0750;  1 drivers
S_0000020543c073a0 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aacd60 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543c068b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c073a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea06e0 .functor XOR 1, L_0000020543eb9ca0, L_0000020543eb8260, C4<0>, C4<0>;
L_0000020543e9ff00 .functor XOR 1, L_0000020543ea06e0, L_0000020543eb9160, C4<0>, C4<0>;
L_0000020543ea0d70 .functor AND 1, L_0000020543eb9ca0, L_0000020543eb8260, C4<1>, C4<1>;
L_0000020543ea1550 .functor AND 1, L_0000020543eb9ca0, L_0000020543eb9160, C4<1>, C4<1>;
L_0000020543ea0f30 .functor OR 1, L_0000020543ea0d70, L_0000020543ea1550, C4<0>, C4<0>;
L_0000020543ea0de0 .functor AND 1, L_0000020543eb8260, L_0000020543eb9160, C4<1>, C4<1>;
L_0000020543ea03d0 .functor OR 1, L_0000020543ea0f30, L_0000020543ea0de0, C4<0>, C4<0>;
v0000020543bd5170_0 .net "Cin", 0 0, L_0000020543eb9160;  1 drivers
v0000020543bd7150_0 .net "Cout", 0 0, L_0000020543ea03d0;  1 drivers
v0000020543bd6d90_0 .net *"_ivl_0", 0 0, L_0000020543ea06e0;  1 drivers
v0000020543bd50d0_0 .net *"_ivl_10", 0 0, L_0000020543ea0de0;  1 drivers
v0000020543bd5210_0 .net *"_ivl_4", 0 0, L_0000020543ea0d70;  1 drivers
v0000020543bd53f0_0 .net *"_ivl_6", 0 0, L_0000020543ea1550;  1 drivers
v0000020543bd5fd0_0 .net *"_ivl_8", 0 0, L_0000020543ea0f30;  1 drivers
v0000020543bd6070_0 .net "a", 0 0, L_0000020543eb9ca0;  1 drivers
v0000020543bd5d50_0 .net "b", 0 0, L_0000020543eb8260;  1 drivers
v0000020543bd55d0_0 .net "s", 0 0, L_0000020543e9ff00;  1 drivers
S_0000020543c087f0 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad020 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543c08980 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c087f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea10f0 .functor XOR 1, L_0000020543eb90c0, L_0000020543eb7f40, C4<0>, C4<0>;
L_0000020543ea1160 .functor XOR 1, L_0000020543ea10f0, L_0000020543eb77c0, C4<0>, C4<0>;
L_0000020543ea1240 .functor AND 1, L_0000020543eb90c0, L_0000020543eb7f40, C4<1>, C4<1>;
L_0000020543ea1390 .functor AND 1, L_0000020543eb90c0, L_0000020543eb77c0, C4<1>, C4<1>;
L_0000020543ea15c0 .functor OR 1, L_0000020543ea1240, L_0000020543ea1390, C4<0>, C4<0>;
L_0000020543ea1630 .functor AND 1, L_0000020543eb7f40, L_0000020543eb77c0, C4<1>, C4<1>;
L_0000020543ea16a0 .functor OR 1, L_0000020543ea15c0, L_0000020543ea1630, C4<0>, C4<0>;
v0000020543bd5670_0 .net "Cin", 0 0, L_0000020543eb77c0;  1 drivers
v0000020543bd6430_0 .net "Cout", 0 0, L_0000020543ea16a0;  1 drivers
v0000020543bd57b0_0 .net *"_ivl_0", 0 0, L_0000020543ea10f0;  1 drivers
v0000020543bd5850_0 .net *"_ivl_10", 0 0, L_0000020543ea1630;  1 drivers
v0000020543bd6610_0 .net *"_ivl_4", 0 0, L_0000020543ea1240;  1 drivers
v0000020543bd58f0_0 .net *"_ivl_6", 0 0, L_0000020543ea1390;  1 drivers
v0000020543bd6110_0 .net *"_ivl_8", 0 0, L_0000020543ea15c0;  1 drivers
v0000020543bd5990_0 .net "a", 0 0, L_0000020543eb90c0;  1 drivers
v0000020543bd5ad0_0 .net "b", 0 0, L_0000020543eb7f40;  1 drivers
v0000020543bd64d0_0 .net "s", 0 0, L_0000020543ea1160;  1 drivers
S_0000020543c08b10 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad060 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543c08ca0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c08b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543e9fb10 .functor XOR 1, L_0000020543eb8da0, L_0000020543eb7fe0, C4<0>, C4<0>;
L_0000020543e9fb80 .functor XOR 1, L_0000020543e9fb10, L_0000020543eb79a0, C4<0>, C4<0>;
L_0000020543e9fbf0 .functor AND 1, L_0000020543eb8da0, L_0000020543eb7fe0, C4<1>, C4<1>;
L_0000020543e9fc60 .functor AND 1, L_0000020543eb8da0, L_0000020543eb79a0, C4<1>, C4<1>;
L_0000020543ea3230 .functor OR 1, L_0000020543e9fbf0, L_0000020543e9fc60, C4<0>, C4<0>;
L_0000020543ea22e0 .functor AND 1, L_0000020543eb7fe0, L_0000020543eb79a0, C4<1>, C4<1>;
L_0000020543ea2c80 .functor OR 1, L_0000020543ea3230, L_0000020543ea22e0, C4<0>, C4<0>;
v0000020543bd6250_0 .net "Cin", 0 0, L_0000020543eb79a0;  1 drivers
v0000020543bd5b70_0 .net "Cout", 0 0, L_0000020543ea2c80;  1 drivers
v0000020543bd6570_0 .net *"_ivl_0", 0 0, L_0000020543e9fb10;  1 drivers
v0000020543bd66b0_0 .net *"_ivl_10", 0 0, L_0000020543ea22e0;  1 drivers
v0000020543bd6750_0 .net *"_ivl_4", 0 0, L_0000020543e9fbf0;  1 drivers
v0000020543bd67f0_0 .net *"_ivl_6", 0 0, L_0000020543e9fc60;  1 drivers
v0000020543bd8410_0 .net *"_ivl_8", 0 0, L_0000020543ea3230;  1 drivers
v0000020543bd84b0_0 .net "a", 0 0, L_0000020543eb8da0;  1 drivers
v0000020543bd8d70_0 .net "b", 0 0, L_0000020543eb7fe0;  1 drivers
v0000020543bd9090_0 .net "s", 0 0, L_0000020543e9fb80;  1 drivers
S_0000020543c03e80 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad0a0 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543c092e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c03e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea1e10 .functor XOR 1, L_0000020543eb8800, L_0000020543eb8440, C4<0>, C4<0>;
L_0000020543ea3070 .functor XOR 1, L_0000020543ea1e10, L_0000020543eb8ee0, C4<0>, C4<0>;
L_0000020543ea1a20 .functor AND 1, L_0000020543eb8800, L_0000020543eb8440, C4<1>, C4<1>;
L_0000020543ea2d60 .functor AND 1, L_0000020543eb8800, L_0000020543eb8ee0, C4<1>, C4<1>;
L_0000020543ea2a50 .functor OR 1, L_0000020543ea1a20, L_0000020543ea2d60, C4<0>, C4<0>;
L_0000020543ea17f0 .functor AND 1, L_0000020543eb8440, L_0000020543eb8ee0, C4<1>, C4<1>;
L_0000020543ea1780 .functor OR 1, L_0000020543ea2a50, L_0000020543ea17f0, C4<0>, C4<0>;
v0000020543bd89b0_0 .net "Cin", 0 0, L_0000020543eb8ee0;  1 drivers
v0000020543bd8550_0 .net "Cout", 0 0, L_0000020543ea1780;  1 drivers
v0000020543bd76f0_0 .net *"_ivl_0", 0 0, L_0000020543ea1e10;  1 drivers
v0000020543bd9130_0 .net *"_ivl_10", 0 0, L_0000020543ea17f0;  1 drivers
v0000020543bd8910_0 .net *"_ivl_4", 0 0, L_0000020543ea1a20;  1 drivers
v0000020543bd75b0_0 .net *"_ivl_6", 0 0, L_0000020543ea2d60;  1 drivers
v0000020543bd8ff0_0 .net *"_ivl_8", 0 0, L_0000020543ea2a50;  1 drivers
v0000020543bd9270_0 .net "a", 0 0, L_0000020543eb8800;  1 drivers
v0000020543bd9bd0_0 .net "b", 0 0, L_0000020543eb8440;  1 drivers
v0000020543bd8690_0 .net "s", 0 0, L_0000020543ea3070;  1 drivers
S_0000020543c036b0 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aad160 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543c06d60 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c036b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea32a0 .functor XOR 1, L_0000020543eb89e0, L_0000020543eb7a40, C4<0>, C4<0>;
L_0000020543ea1f60 .functor XOR 1, L_0000020543ea32a0, L_0000020543eb84e0, C4<0>, C4<0>;
L_0000020543ea1da0 .functor AND 1, L_0000020543eb89e0, L_0000020543eb7a40, C4<1>, C4<1>;
L_0000020543ea2f90 .functor AND 1, L_0000020543eb89e0, L_0000020543eb84e0, C4<1>, C4<1>;
L_0000020543ea3000 .functor OR 1, L_0000020543ea1da0, L_0000020543ea2f90, C4<0>, C4<0>;
L_0000020543ea2890 .functor AND 1, L_0000020543eb7a40, L_0000020543eb84e0, C4<1>, C4<1>;
L_0000020543ea2200 .functor OR 1, L_0000020543ea3000, L_0000020543ea2890, C4<0>, C4<0>;
v0000020543bd9590_0 .net "Cin", 0 0, L_0000020543eb84e0;  1 drivers
v0000020543bd93b0_0 .net "Cout", 0 0, L_0000020543ea2200;  1 drivers
v0000020543bd8a50_0 .net *"_ivl_0", 0 0, L_0000020543ea32a0;  1 drivers
v0000020543bd9450_0 .net *"_ivl_10", 0 0, L_0000020543ea2890;  1 drivers
v0000020543bd9630_0 .net *"_ivl_4", 0 0, L_0000020543ea1da0;  1 drivers
v0000020543bd91d0_0 .net *"_ivl_6", 0 0, L_0000020543ea2f90;  1 drivers
v0000020543bd9d10_0 .net *"_ivl_8", 0 0, L_0000020543ea3000;  1 drivers
v0000020543bd7b50_0 .net "a", 0 0, L_0000020543eb89e0;  1 drivers
v0000020543bd9c70_0 .net "b", 0 0, L_0000020543eb7a40;  1 drivers
v0000020543bd96d0_0 .net "s", 0 0, L_0000020543ea1f60;  1 drivers
S_0000020543c08e30 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aae6e0 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543c03070 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c08e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea2eb0 .functor XOR 1, L_0000020543eb9200, L_0000020543eb9340, C4<0>, C4<0>;
L_0000020543ea2820 .functor XOR 1, L_0000020543ea2eb0, L_0000020543eb7d60, C4<0>, C4<0>;
L_0000020543ea2270 .functor AND 1, L_0000020543eb9200, L_0000020543eb9340, C4<1>, C4<1>;
L_0000020543ea25f0 .functor AND 1, L_0000020543eb9200, L_0000020543eb7d60, C4<1>, C4<1>;
L_0000020543ea1be0 .functor OR 1, L_0000020543ea2270, L_0000020543ea25f0, C4<0>, C4<0>;
L_0000020543ea2ac0 .functor AND 1, L_0000020543eb9340, L_0000020543eb7d60, C4<1>, C4<1>;
L_0000020543ea1ef0 .functor OR 1, L_0000020543ea1be0, L_0000020543ea2ac0, C4<0>, C4<0>;
v0000020543bd7790_0 .net "Cin", 0 0, L_0000020543eb7d60;  1 drivers
v0000020543bd8af0_0 .net "Cout", 0 0, L_0000020543ea1ef0;  1 drivers
v0000020543bd8370_0 .net *"_ivl_0", 0 0, L_0000020543ea2eb0;  1 drivers
v0000020543bd8730_0 .net *"_ivl_10", 0 0, L_0000020543ea2ac0;  1 drivers
v0000020543bd7c90_0 .net *"_ivl_4", 0 0, L_0000020543ea2270;  1 drivers
v0000020543bd7830_0 .net *"_ivl_6", 0 0, L_0000020543ea25f0;  1 drivers
v0000020543bd9310_0 .net *"_ivl_8", 0 0, L_0000020543ea1be0;  1 drivers
v0000020543bd9770_0 .net "a", 0 0, L_0000020543eb9200;  1 drivers
v0000020543bd7650_0 .net "b", 0 0, L_0000020543eb9340;  1 drivers
v0000020543bd78d0_0 .net "s", 0 0, L_0000020543ea2820;  1 drivers
S_0000020543c03390 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543c0aa50;
 .timescale 0 0;
P_0000020543aadf60 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543c03520 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c03390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea18d0 .functor XOR 1, L_0000020543eb7540, L_0000020543eb7e00, C4<0>, C4<0>;
L_0000020543ea2e40 .functor XOR 1, L_0000020543ea18d0, L_0000020543eb81c0, C4<0>, C4<0>;
L_0000020543ea19b0 .functor AND 1, L_0000020543eb7540, L_0000020543eb7e00, C4<1>, C4<1>;
L_0000020543ea1b70 .functor AND 1, L_0000020543eb7540, L_0000020543eb81c0, C4<1>, C4<1>;
L_0000020543ea1a90 .functor OR 1, L_0000020543ea19b0, L_0000020543ea1b70, C4<0>, C4<0>;
L_0000020543ea20b0 .functor AND 1, L_0000020543eb7e00, L_0000020543eb81c0, C4<1>, C4<1>;
L_0000020543ea2120 .functor OR 1, L_0000020543ea1a90, L_0000020543ea20b0, C4<0>, C4<0>;
v0000020543bd8e10_0 .net "Cin", 0 0, L_0000020543eb81c0;  1 drivers
v0000020543bd8c30_0 .net "Cout", 0 0, L_0000020543ea2120;  1 drivers
v0000020543bd8f50_0 .net *"_ivl_0", 0 0, L_0000020543ea18d0;  1 drivers
v0000020543bd9a90_0 .net *"_ivl_10", 0 0, L_0000020543ea20b0;  1 drivers
v0000020543bd8b90_0 .net *"_ivl_4", 0 0, L_0000020543ea19b0;  1 drivers
v0000020543bd85f0_0 .net *"_ivl_6", 0 0, L_0000020543ea1b70;  1 drivers
v0000020543bd7d30_0 .net *"_ivl_8", 0 0, L_0000020543ea1a90;  1 drivers
v0000020543bd99f0_0 .net "a", 0 0, L_0000020543eb7540;  1 drivers
v0000020543bd8230_0 .net "b", 0 0, L_0000020543eb7e00;  1 drivers
v0000020543bd87d0_0 .net "s", 0 0, L_0000020543ea2e40;  1 drivers
S_0000020543c03840 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543c0a730;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543aae260 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543bd7bf0_0 .net *"_ivl_0", 15 0, L_0000020543eb6e60;  1 drivers
L_0000020543df3950 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543bd98b0_0 .net *"_ivl_3", 7 0, L_0000020543df3950;  1 drivers
v0000020543bd9950_0 .net *"_ivl_4", 15 0, L_0000020543eb6f00;  1 drivers
L_0000020543df3998 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543bd9b30_0 .net *"_ivl_7", 7 0, L_0000020543df3998;  1 drivers
v0000020543bd8870_0 .net "a", 7 0, L_0000020543eb57e0;  alias, 1 drivers
v0000020543bd7970_0 .net "b", 7 0, v0000020543bd7fb0_0;  alias, 1 drivers
v0000020543bd7a10_0 .net "y", 15 0, L_0000020543eb5240;  alias, 1 drivers
L_0000020543eb6e60 .concat [ 8 8 0 0], L_0000020543eb57e0, L_0000020543df3950;
L_0000020543eb6f00 .concat [ 8 8 0 0], v0000020543bd7fb0_0, L_0000020543df3998;
L_0000020543eb5240 .arith/mult 16, L_0000020543eb6e60, L_0000020543eb6f00;
S_0000020543c039d0 .scope generate, "genblk1[2]" "genblk1[2]" 5 56, 5 56 0, S_0000020543bb71b0;
 .timescale 0 0;
P_0000020543aacaa0 .param/l "co_idx" 0 5 56, +C4<010>;
S_0000020543c20ee0 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543c039d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543aae060 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df3a70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543be8310_0 .net/2u *"_ivl_0", 1 0, L_0000020543df3a70;  1 drivers
L_0000020543df3b48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543be8c70_0 .net/2u *"_ivl_10", 15 0, L_0000020543df3b48;  1 drivers
v0000020543be8090_0 .net *"_ivl_2", 0 0, L_0000020543eb8580;  1 drivers
v0000020543be6830_0 .net "a_in", 7 0, L_0000020543f82000;  alias, 1 drivers
v0000020543be7190_0 .net "a_out", 7 0, o0000020543c4b858;  alias, 0 drivers
v0000020543be7cd0_0 .var "a_out_reg", 7 0;
v0000020543be7230_0 .net "a_val", 7 0, v0000020543be7cd0_0;  1 drivers
v0000020543be7370_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543be68d0_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543be7410_0 .net "d_in", 31 0, L_0000020543f821c0;  alias, 1 drivers
v0000020543be8950_0 .net "d_out", 31 0, L_0000020543eb97a0;  alias, 1 drivers
v0000020543be6970_0 .net "ext_y_val", 31 0, L_0000020543ebc4a0;  1 drivers
v0000020543be7ff0_0 .net "ps_out_cout", 0 0, L_0000020543ebdf80;  1 drivers
v0000020543be7870_0 .net "ps_out_val", 31 0, L_0000020543ebd6c0;  1 drivers
v0000020543be8d10_0 .var "psum_stored", 31 0;
v0000020543be6a10_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543be6ab0_0 .net "w_val", 7 0, L_0000020543eb8a80;  1 drivers
v0000020543be72d0_0 .var "weight_stored", 31 0;
v0000020543be6b50_0 .net "y_val", 15 0, L_0000020543eb8c60;  1 drivers
L_0000020543eb8580 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df3a70;
L_0000020543eb97a0 .functor MUXZ 32, v0000020543be8d10_0, v0000020543be72d0_0, L_0000020543eb8580, C4<>;
L_0000020543eb8a80 .part v0000020543be72d0_0, 0, 8;
L_0000020543ebc4a0 .concat [ 16 16 0 0], L_0000020543eb8c60, L_0000020543df3b48;
S_0000020543c22fb0 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543c20ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543aae860 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df3b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543be7eb0_0 .net/2u *"_ivl_228", 0 0, L_0000020543df3b90;  1 drivers
v0000020543be8b30_0 .net "a", 31 0, L_0000020543ebc4a0;  alias, 1 drivers
v0000020543be65b0_0 .net "b", 31 0, L_0000020543f821c0;  alias, 1 drivers
v0000020543be7550_0 .net "carry", 32 0, L_0000020543ebc680;  1 drivers
v0000020543be75f0_0 .net "cout", 0 0, L_0000020543ebdf80;  alias, 1 drivers
v0000020543be6c90_0 .net "y", 31 0, L_0000020543ebd6c0;  alias, 1 drivers
L_0000020543ebb5a0 .part L_0000020543ebc4a0, 0, 1;
L_0000020543ebb280 .part L_0000020543f821c0, 0, 1;
L_0000020543ebb640 .part L_0000020543ebc680, 0, 1;
L_0000020543eb9fc0 .part L_0000020543ebc4a0, 1, 1;
L_0000020543ebb780 .part L_0000020543f821c0, 1, 1;
L_0000020543ebbd20 .part L_0000020543ebc680, 1, 1;
L_0000020543ebae20 .part L_0000020543ebc4a0, 2, 1;
L_0000020543eba060 .part L_0000020543f821c0, 2, 1;
L_0000020543ebb140 .part L_0000020543ebc680, 2, 1;
L_0000020543eba2e0 .part L_0000020543ebc4a0, 3, 1;
L_0000020543ebace0 .part L_0000020543f821c0, 3, 1;
L_0000020543eba740 .part L_0000020543ebc680, 3, 1;
L_0000020543ebb820 .part L_0000020543ebc4a0, 4, 1;
L_0000020543eba7e0 .part L_0000020543f821c0, 4, 1;
L_0000020543ebb1e0 .part L_0000020543ebc680, 4, 1;
L_0000020543eba100 .part L_0000020543ebc4a0, 5, 1;
L_0000020543ebc0e0 .part L_0000020543f821c0, 5, 1;
L_0000020543ebb960 .part L_0000020543ebc680, 5, 1;
L_0000020543ebad80 .part L_0000020543ebc4a0, 6, 1;
L_0000020543eba880 .part L_0000020543f821c0, 6, 1;
L_0000020543ebc040 .part L_0000020543ebc680, 6, 1;
L_0000020543ebaba0 .part L_0000020543ebc4a0, 7, 1;
L_0000020543ebb6e0 .part L_0000020543f821c0, 7, 1;
L_0000020543eb9d40 .part L_0000020543ebc680, 7, 1;
L_0000020543ebb3c0 .part L_0000020543ebc4a0, 8, 1;
L_0000020543ebb320 .part L_0000020543f821c0, 8, 1;
L_0000020543ebb500 .part L_0000020543ebc680, 8, 1;
L_0000020543ebb8c0 .part L_0000020543ebc4a0, 9, 1;
L_0000020543ebaec0 .part L_0000020543f821c0, 9, 1;
L_0000020543ebbf00 .part L_0000020543ebc680, 9, 1;
L_0000020543ebba00 .part L_0000020543ebc4a0, 10, 1;
L_0000020543eb9f20 .part L_0000020543f821c0, 10, 1;
L_0000020543eba1a0 .part L_0000020543ebc680, 10, 1;
L_0000020543ebc400 .part L_0000020543ebc4a0, 11, 1;
L_0000020543eba9c0 .part L_0000020543f821c0, 11, 1;
L_0000020543ebbaa0 .part L_0000020543ebc680, 11, 1;
L_0000020543ebc220 .part L_0000020543ebc4a0, 12, 1;
L_0000020543ebbb40 .part L_0000020543f821c0, 12, 1;
L_0000020543eb9de0 .part L_0000020543ebc680, 12, 1;
L_0000020543eb9e80 .part L_0000020543ebc4a0, 13, 1;
L_0000020543eba240 .part L_0000020543f821c0, 13, 1;
L_0000020543ebbfa0 .part L_0000020543ebc680, 13, 1;
L_0000020543ebbbe0 .part L_0000020543ebc4a0, 14, 1;
L_0000020543ebbc80 .part L_0000020543f821c0, 14, 1;
L_0000020543ebbdc0 .part L_0000020543ebc680, 14, 1;
L_0000020543ebc180 .part L_0000020543ebc4a0, 15, 1;
L_0000020543ebab00 .part L_0000020543f821c0, 15, 1;
L_0000020543ebc2c0 .part L_0000020543ebc680, 15, 1;
L_0000020543eba380 .part L_0000020543ebc4a0, 16, 1;
L_0000020543eba4c0 .part L_0000020543f821c0, 16, 1;
L_0000020543ebb460 .part L_0000020543ebc680, 16, 1;
L_0000020543eba420 .part L_0000020543ebc4a0, 17, 1;
L_0000020543ebbe60 .part L_0000020543f821c0, 17, 1;
L_0000020543ebc360 .part L_0000020543ebc680, 17, 1;
L_0000020543eba560 .part L_0000020543ebc4a0, 18, 1;
L_0000020543eba600 .part L_0000020543f821c0, 18, 1;
L_0000020543eba6a0 .part L_0000020543ebc680, 18, 1;
L_0000020543eba920 .part L_0000020543ebc4a0, 19, 1;
L_0000020543ebaf60 .part L_0000020543f821c0, 19, 1;
L_0000020543ebaa60 .part L_0000020543ebc680, 19, 1;
L_0000020543ebac40 .part L_0000020543ebc4a0, 20, 1;
L_0000020543ebb000 .part L_0000020543f821c0, 20, 1;
L_0000020543ebb0a0 .part L_0000020543ebc680, 20, 1;
L_0000020543ebd080 .part L_0000020543ebc4a0, 21, 1;
L_0000020543ebdd00 .part L_0000020543f821c0, 21, 1;
L_0000020543ebea20 .part L_0000020543ebc680, 21, 1;
L_0000020543ebd300 .part L_0000020543ebc4a0, 22, 1;
L_0000020543ebd8a0 .part L_0000020543f821c0, 22, 1;
L_0000020543ebc900 .part L_0000020543ebc680, 22, 1;
L_0000020543ebe5c0 .part L_0000020543ebc4a0, 23, 1;
L_0000020543ebe3e0 .part L_0000020543f821c0, 23, 1;
L_0000020543ebd120 .part L_0000020543ebc680, 23, 1;
L_0000020543ebcb80 .part L_0000020543ebc4a0, 24, 1;
L_0000020543ebe840 .part L_0000020543f821c0, 24, 1;
L_0000020543ebe700 .part L_0000020543ebc680, 24, 1;
L_0000020543ebd3a0 .part L_0000020543ebc4a0, 25, 1;
L_0000020543ebc9a0 .part L_0000020543f821c0, 25, 1;
L_0000020543ebdda0 .part L_0000020543ebc680, 25, 1;
L_0000020543ebcf40 .part L_0000020543ebc4a0, 26, 1;
L_0000020543ebd9e0 .part L_0000020543f821c0, 26, 1;
L_0000020543ebdee0 .part L_0000020543ebc680, 26, 1;
L_0000020543ebeca0 .part L_0000020543ebc4a0, 27, 1;
L_0000020543ebcc20 .part L_0000020543f821c0, 27, 1;
L_0000020543ebd440 .part L_0000020543ebc680, 27, 1;
L_0000020543ebdb20 .part L_0000020543ebc4a0, 28, 1;
L_0000020543ebda80 .part L_0000020543f821c0, 28, 1;
L_0000020543ebd4e0 .part L_0000020543ebc680, 28, 1;
L_0000020543ebcea0 .part L_0000020543ebc4a0, 29, 1;
L_0000020543ebc7c0 .part L_0000020543f821c0, 29, 1;
L_0000020543ebd800 .part L_0000020543ebc680, 29, 1;
L_0000020543ebd940 .part L_0000020543ebc4a0, 30, 1;
L_0000020543ebcd60 .part L_0000020543f821c0, 30, 1;
L_0000020543ebd580 .part L_0000020543ebc680, 30, 1;
L_0000020543ebcae0 .part L_0000020543ebc4a0, 31, 1;
L_0000020543ebca40 .part L_0000020543f821c0, 31, 1;
L_0000020543ebe2a0 .part L_0000020543ebc680, 31, 1;
LS_0000020543ebd6c0_0_0 .concat8 [ 1 1 1 1], L_0000020543ea2660, L_0000020543ea2350, L_0000020543ea1c50, L_0000020543ea2430;
LS_0000020543ebd6c0_0_4 .concat8 [ 1 1 1 1], L_0000020543ea2580, L_0000020543ea33f0, L_0000020543ea49d0, L_0000020543ea3cb0;
LS_0000020543ebd6c0_0_8 .concat8 [ 1 1 1 1], L_0000020543ea3850, L_0000020543ea41f0, L_0000020543ea4e30, L_0000020543ea4960;
LS_0000020543ebd6c0_0_12 .concat8 [ 1 1 1 1], L_0000020543ea4650, L_0000020543ea3700, L_0000020543ea5df0, L_0000020543ea5370;
LS_0000020543ebd6c0_0_16 .concat8 [ 1 1 1 1], L_0000020543ea66b0, L_0000020543ea6480, L_0000020543ea6090, L_0000020543ea57d0;
LS_0000020543ebd6c0_0_20 .concat8 [ 1 1 1 1], L_0000020543ea5220, L_0000020543ea6720, L_0000020543ea55a0, L_0000020543ea7fa0;
LS_0000020543ebd6c0_0_24 .concat8 [ 1 1 1 1], L_0000020543ea86a0, L_0000020543ea7980, L_0000020543ea7d70, L_0000020543ea6e90;
LS_0000020543ebd6c0_0_28 .concat8 [ 1 1 1 1], L_0000020543ea7210, L_0000020543ea6fe0, L_0000020543ea70c0, L_0000020543ea6b80;
LS_0000020543ebd6c0_1_0 .concat8 [ 4 4 4 4], LS_0000020543ebd6c0_0_0, LS_0000020543ebd6c0_0_4, LS_0000020543ebd6c0_0_8, LS_0000020543ebd6c0_0_12;
LS_0000020543ebd6c0_1_4 .concat8 [ 4 4 4 4], LS_0000020543ebd6c0_0_16, LS_0000020543ebd6c0_0_20, LS_0000020543ebd6c0_0_24, LS_0000020543ebd6c0_0_28;
L_0000020543ebd6c0 .concat8 [ 16 16 0 0], LS_0000020543ebd6c0_1_0, LS_0000020543ebd6c0_1_4;
LS_0000020543ebc680_0_0 .concat8 [ 1 1 1 1], L_0000020543df3b90, L_0000020543ea1e80, L_0000020543ea2970, L_0000020543ea2c10;
LS_0000020543ebc680_0_4 .concat8 [ 1 1 1 1], L_0000020543ea1d30, L_0000020543ea3380, L_0000020543ea4810, L_0000020543ea3a10;
LS_0000020543ebc680_0_8 .concat8 [ 1 1 1 1], L_0000020543ea3d20, L_0000020543ea4c00, L_0000020543ea3af0, L_0000020543ea45e0;
LS_0000020543ebc680_0_12 .concat8 [ 1 1 1 1], L_0000020543ea4340, L_0000020543ea35b0, L_0000020543ea6790, L_0000020543ea5a00;
LS_0000020543ebc680_0_16 .concat8 [ 1 1 1 1], L_0000020543ea5610, L_0000020543ea5e60, L_0000020543ea5a70, L_0000020543ea5140;
LS_0000020543ebc680_0_20 .concat8 [ 1 1 1 1], L_0000020543ea5990, L_0000020543ea5fb0, L_0000020543ea6640, L_0000020543ea7f30;
LS_0000020543ebc680_0_24 .concat8 [ 1 1 1 1], L_0000020543ea77c0, L_0000020543ea8390, L_0000020543ea7050, L_0000020543ea7c20;
LS_0000020543ebc680_0_28 .concat8 [ 1 1 1 1], L_0000020543ea7a60, L_0000020543ea8240, L_0000020543ea8550, L_0000020543ea7d00;
LS_0000020543ebc680_0_32 .concat8 [ 1 0 0 0], L_0000020543ea9970;
LS_0000020543ebc680_1_0 .concat8 [ 4 4 4 4], LS_0000020543ebc680_0_0, LS_0000020543ebc680_0_4, LS_0000020543ebc680_0_8, LS_0000020543ebc680_0_12;
LS_0000020543ebc680_1_4 .concat8 [ 4 4 4 4], LS_0000020543ebc680_0_16, LS_0000020543ebc680_0_20, LS_0000020543ebc680_0_24, LS_0000020543ebc680_0_28;
LS_0000020543ebc680_1_8 .concat8 [ 1 0 0 0], LS_0000020543ebc680_0_32;
L_0000020543ebc680 .concat8 [ 16 16 1 0], LS_0000020543ebc680_1_0, LS_0000020543ebc680_1_4, LS_0000020543ebc680_1_8;
L_0000020543ebdf80 .part L_0000020543ebc680, 32, 1;
S_0000020543c216b0 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aadb60 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543c22970 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c216b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea2190 .functor XOR 1, L_0000020543ebb5a0, L_0000020543ebb280, C4<0>, C4<0>;
L_0000020543ea2660 .functor XOR 1, L_0000020543ea2190, L_0000020543ebb640, C4<0>, C4<0>;
L_0000020543ea30e0 .functor AND 1, L_0000020543ebb5a0, L_0000020543ebb280, C4<1>, C4<1>;
L_0000020543ea3150 .functor AND 1, L_0000020543ebb5a0, L_0000020543ebb640, C4<1>, C4<1>;
L_0000020543ea2f20 .functor OR 1, L_0000020543ea30e0, L_0000020543ea3150, C4<0>, C4<0>;
L_0000020543ea31c0 .functor AND 1, L_0000020543ebb280, L_0000020543ebb640, C4<1>, C4<1>;
L_0000020543ea1e80 .functor OR 1, L_0000020543ea2f20, L_0000020543ea31c0, C4<0>, C4<0>;
v0000020543bdc470_0 .net "Cin", 0 0, L_0000020543ebb640;  1 drivers
v0000020543bdb070_0 .net "Cout", 0 0, L_0000020543ea1e80;  1 drivers
v0000020543bdc3d0_0 .net *"_ivl_0", 0 0, L_0000020543ea2190;  1 drivers
v0000020543bdbed0_0 .net *"_ivl_10", 0 0, L_0000020543ea31c0;  1 drivers
v0000020543bdbf70_0 .net *"_ivl_4", 0 0, L_0000020543ea30e0;  1 drivers
v0000020543bda0d0_0 .net *"_ivl_6", 0 0, L_0000020543ea3150;  1 drivers
v0000020543bd9e50_0 .net *"_ivl_8", 0 0, L_0000020543ea2f20;  1 drivers
v0000020543bdb250_0 .net "a", 0 0, L_0000020543ebb5a0;  1 drivers
v0000020543bdaad0_0 .net "b", 0 0, L_0000020543ebb280;  1 drivers
v0000020543bdba70_0 .net "s", 0 0, L_0000020543ea2660;  1 drivers
S_0000020543c1f5e0 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae5a0 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543c21200 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea2900 .functor XOR 1, L_0000020543eb9fc0, L_0000020543ebb780, C4<0>, C4<0>;
L_0000020543ea2350 .functor XOR 1, L_0000020543ea2900, L_0000020543ebbd20, C4<0>, C4<0>;
L_0000020543ea26d0 .functor AND 1, L_0000020543eb9fc0, L_0000020543ebb780, C4<1>, C4<1>;
L_0000020543ea1fd0 .functor AND 1, L_0000020543eb9fc0, L_0000020543ebbd20, C4<1>, C4<1>;
L_0000020543ea2ba0 .functor OR 1, L_0000020543ea26d0, L_0000020543ea1fd0, C4<0>, C4<0>;
L_0000020543ea27b0 .functor AND 1, L_0000020543ebb780, L_0000020543ebbd20, C4<1>, C4<1>;
L_0000020543ea2970 .functor OR 1, L_0000020543ea2ba0, L_0000020543ea27b0, C4<0>, C4<0>;
v0000020543bdc510_0 .net "Cin", 0 0, L_0000020543ebbd20;  1 drivers
v0000020543bda350_0 .net "Cout", 0 0, L_0000020543ea2970;  1 drivers
v0000020543bdad50_0 .net *"_ivl_0", 0 0, L_0000020543ea2900;  1 drivers
v0000020543bd9f90_0 .net *"_ivl_10", 0 0, L_0000020543ea27b0;  1 drivers
v0000020543bd9db0_0 .net *"_ivl_4", 0 0, L_0000020543ea26d0;  1 drivers
v0000020543bdb930_0 .net *"_ivl_6", 0 0, L_0000020543ea1fd0;  1 drivers
v0000020543bdc010_0 .net *"_ivl_8", 0 0, L_0000020543ea2ba0;  1 drivers
v0000020543bdb9d0_0 .net "a", 0 0, L_0000020543eb9fc0;  1 drivers
v0000020543bdadf0_0 .net "b", 0 0, L_0000020543ebb780;  1 drivers
v0000020543bdc0b0_0 .net "s", 0 0, L_0000020543ea2350;  1 drivers
S_0000020543c1f2c0 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae520 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543c1d9c0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1f2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea1b00 .functor XOR 1, L_0000020543ebae20, L_0000020543eba060, C4<0>, C4<0>;
L_0000020543ea1c50 .functor XOR 1, L_0000020543ea1b00, L_0000020543ebb140, C4<0>, C4<0>;
L_0000020543ea23c0 .functor AND 1, L_0000020543ebae20, L_0000020543eba060, C4<1>, C4<1>;
L_0000020543ea1940 .functor AND 1, L_0000020543ebae20, L_0000020543ebb140, C4<1>, C4<1>;
L_0000020543ea24a0 .functor OR 1, L_0000020543ea23c0, L_0000020543ea1940, C4<0>, C4<0>;
L_0000020543ea1710 .functor AND 1, L_0000020543eba060, L_0000020543ebb140, C4<1>, C4<1>;
L_0000020543ea2c10 .functor OR 1, L_0000020543ea24a0, L_0000020543ea1710, C4<0>, C4<0>;
v0000020543bdb2f0_0 .net "Cin", 0 0, L_0000020543ebb140;  1 drivers
v0000020543bda710_0 .net "Cout", 0 0, L_0000020543ea2c10;  1 drivers
v0000020543bdb390_0 .net *"_ivl_0", 0 0, L_0000020543ea1b00;  1 drivers
v0000020543bdafd0_0 .net *"_ivl_10", 0 0, L_0000020543ea1710;  1 drivers
v0000020543bda8f0_0 .net *"_ivl_4", 0 0, L_0000020543ea23c0;  1 drivers
v0000020543bda490_0 .net *"_ivl_6", 0 0, L_0000020543ea1940;  1 drivers
v0000020543bdac10_0 .net *"_ivl_8", 0 0, L_0000020543ea24a0;  1 drivers
v0000020543bda530_0 .net "a", 0 0, L_0000020543ebae20;  1 drivers
v0000020543bd9ef0_0 .net "b", 0 0, L_0000020543eba060;  1 drivers
v0000020543bda3f0_0 .net "s", 0 0, L_0000020543ea1c50;  1 drivers
S_0000020543c1d1f0 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aadc60 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543c22b00 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea1860 .functor XOR 1, L_0000020543eba2e0, L_0000020543ebace0, C4<0>, C4<0>;
L_0000020543ea2430 .functor XOR 1, L_0000020543ea1860, L_0000020543eba740, C4<0>, C4<0>;
L_0000020543ea2510 .functor AND 1, L_0000020543eba2e0, L_0000020543ebace0, C4<1>, C4<1>;
L_0000020543ea2dd0 .functor AND 1, L_0000020543eba2e0, L_0000020543eba740, C4<1>, C4<1>;
L_0000020543ea1cc0 .functor OR 1, L_0000020543ea2510, L_0000020543ea2dd0, C4<0>, C4<0>;
L_0000020543ea2740 .functor AND 1, L_0000020543ebace0, L_0000020543eba740, C4<1>, C4<1>;
L_0000020543ea1d30 .functor OR 1, L_0000020543ea1cc0, L_0000020543ea2740, C4<0>, C4<0>;
v0000020543bda170_0 .net "Cin", 0 0, L_0000020543eba740;  1 drivers
v0000020543bdc150_0 .net "Cout", 0 0, L_0000020543ea1d30;  1 drivers
v0000020543bda5d0_0 .net *"_ivl_0", 0 0, L_0000020543ea1860;  1 drivers
v0000020543bdb430_0 .net *"_ivl_10", 0 0, L_0000020543ea2740;  1 drivers
v0000020543bdb750_0 .net *"_ivl_4", 0 0, L_0000020543ea2510;  1 drivers
v0000020543bdc290_0 .net *"_ivl_6", 0 0, L_0000020543ea2dd0;  1 drivers
v0000020543bdb4d0_0 .net *"_ivl_8", 0 0, L_0000020543ea1cc0;  1 drivers
v0000020543bdc1f0_0 .net "a", 0 0, L_0000020543eba2e0;  1 drivers
v0000020543bdb890_0 .net "b", 0 0, L_0000020543ebace0;  1 drivers
v0000020543bda850_0 .net "s", 0 0, L_0000020543ea2430;  1 drivers
S_0000020543c1e320 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aada20 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543c1fdb0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1e320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea2040 .functor XOR 1, L_0000020543ebb820, L_0000020543eba7e0, C4<0>, C4<0>;
L_0000020543ea2580 .functor XOR 1, L_0000020543ea2040, L_0000020543ebb1e0, C4<0>, C4<0>;
L_0000020543ea2cf0 .functor AND 1, L_0000020543ebb820, L_0000020543eba7e0, C4<1>, C4<1>;
L_0000020543ea4ce0 .functor AND 1, L_0000020543ebb820, L_0000020543ebb1e0, C4<1>, C4<1>;
L_0000020543ea39a0 .functor OR 1, L_0000020543ea2cf0, L_0000020543ea4ce0, C4<0>, C4<0>;
L_0000020543ea4030 .functor AND 1, L_0000020543eba7e0, L_0000020543ebb1e0, C4<1>, C4<1>;
L_0000020543ea3380 .functor OR 1, L_0000020543ea39a0, L_0000020543ea4030, C4<0>, C4<0>;
v0000020543bdb570_0 .net "Cin", 0 0, L_0000020543ebb1e0;  1 drivers
v0000020543bdc330_0 .net "Cout", 0 0, L_0000020543ea3380;  1 drivers
v0000020543bda2b0_0 .net *"_ivl_0", 0 0, L_0000020543ea2040;  1 drivers
v0000020543bda670_0 .net *"_ivl_10", 0 0, L_0000020543ea4030;  1 drivers
v0000020543bdacb0_0 .net *"_ivl_4", 0 0, L_0000020543ea2cf0;  1 drivers
v0000020543bda7b0_0 .net *"_ivl_6", 0 0, L_0000020543ea4ce0;  1 drivers
v0000020543bda990_0 .net *"_ivl_8", 0 0, L_0000020543ea39a0;  1 drivers
v0000020543bdb610_0 .net "a", 0 0, L_0000020543ebb820;  1 drivers
v0000020543bdaa30_0 .net "b", 0 0, L_0000020543eba7e0;  1 drivers
v0000020543bdab70_0 .net "s", 0 0, L_0000020543ea2580;  1 drivers
S_0000020543c23140 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aadbe0 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543c1f770 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c23140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea4500 .functor XOR 1, L_0000020543eba100, L_0000020543ebc0e0, C4<0>, C4<0>;
L_0000020543ea33f0 .functor XOR 1, L_0000020543ea4500, L_0000020543ebb960, C4<0>, C4<0>;
L_0000020543ea42d0 .functor AND 1, L_0000020543eba100, L_0000020543ebc0e0, C4<1>, C4<1>;
L_0000020543ea47a0 .functor AND 1, L_0000020543eba100, L_0000020543ebb960, C4<1>, C4<1>;
L_0000020543ea4730 .functor OR 1, L_0000020543ea42d0, L_0000020543ea47a0, C4<0>, C4<0>;
L_0000020543ea3ee0 .functor AND 1, L_0000020543ebc0e0, L_0000020543ebb960, C4<1>, C4<1>;
L_0000020543ea4810 .functor OR 1, L_0000020543ea4730, L_0000020543ea3ee0, C4<0>, C4<0>;
v0000020543bdae90_0 .net "Cin", 0 0, L_0000020543ebb960;  1 drivers
v0000020543bdaf30_0 .net "Cout", 0 0, L_0000020543ea4810;  1 drivers
v0000020543bde450_0 .net *"_ivl_0", 0 0, L_0000020543ea4500;  1 drivers
v0000020543bddaf0_0 .net *"_ivl_10", 0 0, L_0000020543ea3ee0;  1 drivers
v0000020543bddeb0_0 .net *"_ivl_4", 0 0, L_0000020543ea42d0;  1 drivers
v0000020543bdc830_0 .net *"_ivl_6", 0 0, L_0000020543ea47a0;  1 drivers
v0000020543bdd230_0 .net *"_ivl_8", 0 0, L_0000020543ea4730;  1 drivers
v0000020543bdd550_0 .net "a", 0 0, L_0000020543eba100;  1 drivers
v0000020543bde270_0 .net "b", 0 0, L_0000020543ebc0e0;  1 drivers
v0000020543bdc650_0 .net "s", 0 0, L_0000020543ea33f0;  1 drivers
S_0000020543c21840 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aade60 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543c22330 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c21840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea3f50 .functor XOR 1, L_0000020543ebad80, L_0000020543eba880, C4<0>, C4<0>;
L_0000020543ea49d0 .functor XOR 1, L_0000020543ea3f50, L_0000020543ebc040, C4<0>, C4<0>;
L_0000020543ea4880 .functor AND 1, L_0000020543ebad80, L_0000020543eba880, C4<1>, C4<1>;
L_0000020543ea4ea0 .functor AND 1, L_0000020543ebad80, L_0000020543ebc040, C4<1>, C4<1>;
L_0000020543ea4dc0 .functor OR 1, L_0000020543ea4880, L_0000020543ea4ea0, C4<0>, C4<0>;
L_0000020543ea3d90 .functor AND 1, L_0000020543eba880, L_0000020543ebc040, C4<1>, C4<1>;
L_0000020543ea3a10 .functor OR 1, L_0000020543ea4dc0, L_0000020543ea3d90, C4<0>, C4<0>;
v0000020543bdcc90_0 .net "Cin", 0 0, L_0000020543ebc040;  1 drivers
v0000020543bde9f0_0 .net "Cout", 0 0, L_0000020543ea3a10;  1 drivers
v0000020543bdc6f0_0 .net *"_ivl_0", 0 0, L_0000020543ea3f50;  1 drivers
v0000020543bde090_0 .net *"_ivl_10", 0 0, L_0000020543ea3d90;  1 drivers
v0000020543bde1d0_0 .net *"_ivl_4", 0 0, L_0000020543ea4880;  1 drivers
v0000020543bdec70_0 .net *"_ivl_6", 0 0, L_0000020543ea4ea0;  1 drivers
v0000020543bdc970_0 .net *"_ivl_8", 0 0, L_0000020543ea4dc0;  1 drivers
v0000020543bde590_0 .net "a", 0 0, L_0000020543ebad80;  1 drivers
v0000020543bdebd0_0 .net "b", 0 0, L_0000020543eba880;  1 drivers
v0000020543bdcab0_0 .net "s", 0 0, L_0000020543ea49d0;  1 drivers
S_0000020543c1d380 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae660 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543c200d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea4180 .functor XOR 1, L_0000020543ebaba0, L_0000020543ebb6e0, C4<0>, C4<0>;
L_0000020543ea3cb0 .functor XOR 1, L_0000020543ea4180, L_0000020543eb9d40, C4<0>, C4<0>;
L_0000020543ea40a0 .functor AND 1, L_0000020543ebaba0, L_0000020543ebb6e0, C4<1>, C4<1>;
L_0000020543ea4a40 .functor AND 1, L_0000020543ebaba0, L_0000020543eb9d40, C4<1>, C4<1>;
L_0000020543ea3690 .functor OR 1, L_0000020543ea40a0, L_0000020543ea4a40, C4<0>, C4<0>;
L_0000020543ea3fc0 .functor AND 1, L_0000020543ebb6e0, L_0000020543eb9d40, C4<1>, C4<1>;
L_0000020543ea3d20 .functor OR 1, L_0000020543ea3690, L_0000020543ea3fc0, C4<0>, C4<0>;
v0000020543bde310_0 .net "Cin", 0 0, L_0000020543eb9d40;  1 drivers
v0000020543bdd2d0_0 .net "Cout", 0 0, L_0000020543ea3d20;  1 drivers
v0000020543bdcdd0_0 .net *"_ivl_0", 0 0, L_0000020543ea4180;  1 drivers
v0000020543bdd690_0 .net *"_ivl_10", 0 0, L_0000020543ea3fc0;  1 drivers
v0000020543bdd870_0 .net *"_ivl_4", 0 0, L_0000020543ea40a0;  1 drivers
v0000020543bdea90_0 .net *"_ivl_6", 0 0, L_0000020543ea4a40;  1 drivers
v0000020543bde8b0_0 .net *"_ivl_8", 0 0, L_0000020543ea3690;  1 drivers
v0000020543bde4f0_0 .net "a", 0 0, L_0000020543ebaba0;  1 drivers
v0000020543bdd9b0_0 .net "b", 0 0, L_0000020543ebb6e0;  1 drivers
v0000020543bdce70_0 .net "s", 0 0, L_0000020543ea3cb0;  1 drivers
S_0000020543c20260 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae620 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543c21cf0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c20260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea43b0 .functor XOR 1, L_0000020543ebb3c0, L_0000020543ebb320, C4<0>, C4<0>;
L_0000020543ea3850 .functor XOR 1, L_0000020543ea43b0, L_0000020543ebb500, C4<0>, C4<0>;
L_0000020543ea4420 .functor AND 1, L_0000020543ebb3c0, L_0000020543ebb320, C4<1>, C4<1>;
L_0000020543ea3930 .functor AND 1, L_0000020543ebb3c0, L_0000020543ebb500, C4<1>, C4<1>;
L_0000020543ea3c40 .functor OR 1, L_0000020543ea4420, L_0000020543ea3930, C4<0>, C4<0>;
L_0000020543ea3a80 .functor AND 1, L_0000020543ebb320, L_0000020543ebb500, C4<1>, C4<1>;
L_0000020543ea4c00 .functor OR 1, L_0000020543ea3c40, L_0000020543ea3a80, C4<0>, C4<0>;
v0000020543bdca10_0 .net "Cin", 0 0, L_0000020543ebb500;  1 drivers
v0000020543bddf50_0 .net "Cout", 0 0, L_0000020543ea4c00;  1 drivers
v0000020543bded10_0 .net *"_ivl_0", 0 0, L_0000020543ea43b0;  1 drivers
v0000020543bdd730_0 .net *"_ivl_10", 0 0, L_0000020543ea3a80;  1 drivers
v0000020543bde630_0 .net *"_ivl_4", 0 0, L_0000020543ea4420;  1 drivers
v0000020543bde6d0_0 .net *"_ivl_6", 0 0, L_0000020543ea3930;  1 drivers
v0000020543bdcd30_0 .net *"_ivl_8", 0 0, L_0000020543ea3c40;  1 drivers
v0000020543bddff0_0 .net "a", 0 0, L_0000020543ebb3c0;  1 drivers
v0000020543bdc790_0 .net "b", 0 0, L_0000020543ebb320;  1 drivers
v0000020543bdcf10_0 .net "s", 0 0, L_0000020543ea3850;  1 drivers
S_0000020543c227e0 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aadc20 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543c1e000 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c227e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea3e00 .functor XOR 1, L_0000020543ebb8c0, L_0000020543ebaec0, C4<0>, C4<0>;
L_0000020543ea41f0 .functor XOR 1, L_0000020543ea3e00, L_0000020543ebbf00, C4<0>, C4<0>;
L_0000020543ea4d50 .functor AND 1, L_0000020543ebb8c0, L_0000020543ebaec0, C4<1>, C4<1>;
L_0000020543ea4c70 .functor AND 1, L_0000020543ebb8c0, L_0000020543ebbf00, C4<1>, C4<1>;
L_0000020543ea4ab0 .functor OR 1, L_0000020543ea4d50, L_0000020543ea4c70, C4<0>, C4<0>;
L_0000020543ea4b90 .functor AND 1, L_0000020543ebaec0, L_0000020543ebbf00, C4<1>, C4<1>;
L_0000020543ea3af0 .functor OR 1, L_0000020543ea4ab0, L_0000020543ea4b90, C4<0>, C4<0>;
v0000020543bde770_0 .net "Cin", 0 0, L_0000020543ebbf00;  1 drivers
v0000020543bde130_0 .net "Cout", 0 0, L_0000020543ea3af0;  1 drivers
v0000020543bdcb50_0 .net *"_ivl_0", 0 0, L_0000020543ea3e00;  1 drivers
v0000020543bdc8d0_0 .net *"_ivl_10", 0 0, L_0000020543ea4b90;  1 drivers
v0000020543bddb90_0 .net *"_ivl_4", 0 0, L_0000020543ea4d50;  1 drivers
v0000020543bdd7d0_0 .net *"_ivl_6", 0 0, L_0000020543ea4c70;  1 drivers
v0000020543bdd910_0 .net *"_ivl_8", 0 0, L_0000020543ea4ab0;  1 drivers
v0000020543bde3b0_0 .net "a", 0 0, L_0000020543ebb8c0;  1 drivers
v0000020543bdd410_0 .net "b", 0 0, L_0000020543ebaec0;  1 drivers
v0000020543bdcbf0_0 .net "s", 0 0, L_0000020543ea41f0;  1 drivers
S_0000020543c21e80 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aada60 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543c22c90 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c21e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea4490 .functor XOR 1, L_0000020543ebba00, L_0000020543eb9f20, C4<0>, C4<0>;
L_0000020543ea4e30 .functor XOR 1, L_0000020543ea4490, L_0000020543eba1a0, C4<0>, C4<0>;
L_0000020543ea3b60 .functor AND 1, L_0000020543ebba00, L_0000020543eb9f20, C4<1>, C4<1>;
L_0000020543ea4570 .functor AND 1, L_0000020543ebba00, L_0000020543eba1a0, C4<1>, C4<1>;
L_0000020543ea4110 .functor OR 1, L_0000020543ea3b60, L_0000020543ea4570, C4<0>, C4<0>;
L_0000020543ea3bd0 .functor AND 1, L_0000020543eb9f20, L_0000020543eba1a0, C4<1>, C4<1>;
L_0000020543ea45e0 .functor OR 1, L_0000020543ea4110, L_0000020543ea3bd0, C4<0>, C4<0>;
v0000020543bddc30_0 .net "Cin", 0 0, L_0000020543eba1a0;  1 drivers
v0000020543bdcfb0_0 .net "Cout", 0 0, L_0000020543ea45e0;  1 drivers
v0000020543bde810_0 .net *"_ivl_0", 0 0, L_0000020543ea4490;  1 drivers
v0000020543bdde10_0 .net *"_ivl_10", 0 0, L_0000020543ea3bd0;  1 drivers
v0000020543bddcd0_0 .net *"_ivl_4", 0 0, L_0000020543ea3b60;  1 drivers
v0000020543bdda50_0 .net *"_ivl_6", 0 0, L_0000020543ea4570;  1 drivers
v0000020543bdd050_0 .net *"_ivl_8", 0 0, L_0000020543ea4110;  1 drivers
v0000020543bde950_0 .net "a", 0 0, L_0000020543ebba00;  1 drivers
v0000020543bddd70_0 .net "b", 0 0, L_0000020543eb9f20;  1 drivers
v0000020543bdd0f0_0 .net "s", 0 0, L_0000020543ea4e30;  1 drivers
S_0000020543c20580 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aadfa0 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543c1fa90 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c20580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea3460 .functor XOR 1, L_0000020543ebc400, L_0000020543eba9c0, C4<0>, C4<0>;
L_0000020543ea4960 .functor XOR 1, L_0000020543ea3460, L_0000020543ebbaa0, C4<0>, C4<0>;
L_0000020543ea48f0 .functor AND 1, L_0000020543ebc400, L_0000020543eba9c0, C4<1>, C4<1>;
L_0000020543ea4260 .functor AND 1, L_0000020543ebc400, L_0000020543ebbaa0, C4<1>, C4<1>;
L_0000020543ea3e70 .functor OR 1, L_0000020543ea48f0, L_0000020543ea4260, C4<0>, C4<0>;
L_0000020543ea4b20 .functor AND 1, L_0000020543eba9c0, L_0000020543ebbaa0, C4<1>, C4<1>;
L_0000020543ea4340 .functor OR 1, L_0000020543ea3e70, L_0000020543ea4b20, C4<0>, C4<0>;
v0000020543bdd4b0_0 .net "Cin", 0 0, L_0000020543ebbaa0;  1 drivers
v0000020543bdd190_0 .net "Cout", 0 0, L_0000020543ea4340;  1 drivers
v0000020543bdd370_0 .net *"_ivl_0", 0 0, L_0000020543ea3460;  1 drivers
v0000020543bdc5b0_0 .net *"_ivl_10", 0 0, L_0000020543ea4b20;  1 drivers
v0000020543bdd5f0_0 .net *"_ivl_4", 0 0, L_0000020543ea48f0;  1 drivers
v0000020543bdeb30_0 .net *"_ivl_6", 0 0, L_0000020543ea4260;  1 drivers
v0000020543be0c50_0 .net *"_ivl_8", 0 0, L_0000020543ea3e70;  1 drivers
v0000020543be02f0_0 .net "a", 0 0, L_0000020543ebc400;  1 drivers
v0000020543be0610_0 .net "b", 0 0, L_0000020543eba9c0;  1 drivers
v0000020543be0570_0 .net "s", 0 0, L_0000020543ea4960;  1 drivers
S_0000020543c208a0 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae420 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543c219d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c208a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea3310 .functor XOR 1, L_0000020543ebc220, L_0000020543ebbb40, C4<0>, C4<0>;
L_0000020543ea4650 .functor XOR 1, L_0000020543ea3310, L_0000020543eb9de0, C4<0>, C4<0>;
L_0000020543ea46c0 .functor AND 1, L_0000020543ebc220, L_0000020543ebbb40, C4<1>, C4<1>;
L_0000020543ea34d0 .functor AND 1, L_0000020543ebc220, L_0000020543eb9de0, C4<1>, C4<1>;
L_0000020543ea3770 .functor OR 1, L_0000020543ea46c0, L_0000020543ea34d0, C4<0>, C4<0>;
L_0000020543ea3540 .functor AND 1, L_0000020543ebbb40, L_0000020543eb9de0, C4<1>, C4<1>;
L_0000020543ea35b0 .functor OR 1, L_0000020543ea3770, L_0000020543ea3540, C4<0>, C4<0>;
v0000020543be0f70_0 .net "Cin", 0 0, L_0000020543eb9de0;  1 drivers
v0000020543bdf030_0 .net "Cout", 0 0, L_0000020543ea35b0;  1 drivers
v0000020543bdf0d0_0 .net *"_ivl_0", 0 0, L_0000020543ea3310;  1 drivers
v0000020543be0d90_0 .net *"_ivl_10", 0 0, L_0000020543ea3540;  1 drivers
v0000020543bdf530_0 .net *"_ivl_4", 0 0, L_0000020543ea46c0;  1 drivers
v0000020543bdee50_0 .net *"_ivl_6", 0 0, L_0000020543ea34d0;  1 drivers
v0000020543bdf850_0 .net *"_ivl_8", 0 0, L_0000020543ea3770;  1 drivers
v0000020543bdfa30_0 .net "a", 0 0, L_0000020543ebc220;  1 drivers
v0000020543be09d0_0 .net "b", 0 0, L_0000020543ebbb40;  1 drivers
v0000020543bdf8f0_0 .net "s", 0 0, L_0000020543ea4650;  1 drivers
S_0000020543c22010 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aadfe0 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543c1d510 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c22010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea3620 .functor XOR 1, L_0000020543eb9e80, L_0000020543eba240, C4<0>, C4<0>;
L_0000020543ea3700 .functor XOR 1, L_0000020543ea3620, L_0000020543ebbfa0, C4<0>, C4<0>;
L_0000020543ea37e0 .functor AND 1, L_0000020543eb9e80, L_0000020543eba240, C4<1>, C4<1>;
L_0000020543ea38c0 .functor AND 1, L_0000020543eb9e80, L_0000020543ebbfa0, C4<1>, C4<1>;
L_0000020543ea6250 .functor OR 1, L_0000020543ea37e0, L_0000020543ea38c0, C4<0>, C4<0>;
L_0000020543ea69c0 .functor AND 1, L_0000020543eba240, L_0000020543ebbfa0, C4<1>, C4<1>;
L_0000020543ea6790 .functor OR 1, L_0000020543ea6250, L_0000020543ea69c0, C4<0>, C4<0>;
v0000020543be11f0_0 .net "Cin", 0 0, L_0000020543ebbfa0;  1 drivers
v0000020543be1510_0 .net "Cout", 0 0, L_0000020543ea6790;  1 drivers
v0000020543be1470_0 .net *"_ivl_0", 0 0, L_0000020543ea3620;  1 drivers
v0000020543be0890_0 .net *"_ivl_10", 0 0, L_0000020543ea69c0;  1 drivers
v0000020543bdeef0_0 .net *"_ivl_4", 0 0, L_0000020543ea37e0;  1 drivers
v0000020543bdf2b0_0 .net *"_ivl_6", 0 0, L_0000020543ea38c0;  1 drivers
v0000020543be04d0_0 .net *"_ivl_8", 0 0, L_0000020543ea6250;  1 drivers
v0000020543bdf710_0 .net "a", 0 0, L_0000020543eb9e80;  1 drivers
v0000020543bdef90_0 .net "b", 0 0, L_0000020543eba240;  1 drivers
v0000020543be0cf0_0 .net "s", 0 0, L_0000020543ea3700;  1 drivers
S_0000020543c1d060 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae460 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543c1e4b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1d060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea5d80 .functor XOR 1, L_0000020543ebbbe0, L_0000020543ebbc80, C4<0>, C4<0>;
L_0000020543ea5df0 .functor XOR 1, L_0000020543ea5d80, L_0000020543ebbdc0, C4<0>, C4<0>;
L_0000020543ea4f80 .functor AND 1, L_0000020543ebbbe0, L_0000020543ebbc80, C4<1>, C4<1>;
L_0000020543ea5ae0 .functor AND 1, L_0000020543ebbbe0, L_0000020543ebbdc0, C4<1>, C4<1>;
L_0000020543ea5450 .functor OR 1, L_0000020543ea4f80, L_0000020543ea5ae0, C4<0>, C4<0>;
L_0000020543ea62c0 .functor AND 1, L_0000020543ebbc80, L_0000020543ebbdc0, C4<1>, C4<1>;
L_0000020543ea5a00 .functor OR 1, L_0000020543ea5450, L_0000020543ea62c0, C4<0>, C4<0>;
v0000020543be0ed0_0 .net "Cin", 0 0, L_0000020543ebbdc0;  1 drivers
v0000020543be0e30_0 .net "Cout", 0 0, L_0000020543ea5a00;  1 drivers
v0000020543be1290_0 .net *"_ivl_0", 0 0, L_0000020543ea5d80;  1 drivers
v0000020543bdf170_0 .net *"_ivl_10", 0 0, L_0000020543ea62c0;  1 drivers
v0000020543be0110_0 .net *"_ivl_4", 0 0, L_0000020543ea4f80;  1 drivers
v0000020543bdf670_0 .net *"_ivl_6", 0 0, L_0000020543ea5ae0;  1 drivers
v0000020543bdf7b0_0 .net *"_ivl_8", 0 0, L_0000020543ea5450;  1 drivers
v0000020543bdf210_0 .net "a", 0 0, L_0000020543ebbbe0;  1 drivers
v0000020543be01b0_0 .net "b", 0 0, L_0000020543ebbc80;  1 drivers
v0000020543bdf990_0 .net "s", 0 0, L_0000020543ea5df0;  1 drivers
S_0000020543c21390 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aad9e0 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543c1e190 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c21390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea6170 .functor XOR 1, L_0000020543ebc180, L_0000020543ebab00, C4<0>, C4<0>;
L_0000020543ea5370 .functor XOR 1, L_0000020543ea6170, L_0000020543ebc2c0, C4<0>, C4<0>;
L_0000020543ea5840 .functor AND 1, L_0000020543ebc180, L_0000020543ebab00, C4<1>, C4<1>;
L_0000020543ea5290 .functor AND 1, L_0000020543ebc180, L_0000020543ebc2c0, C4<1>, C4<1>;
L_0000020543ea58b0 .functor OR 1, L_0000020543ea5840, L_0000020543ea5290, C4<0>, C4<0>;
L_0000020543ea5680 .functor AND 1, L_0000020543ebab00, L_0000020543ebc2c0, C4<1>, C4<1>;
L_0000020543ea5610 .functor OR 1, L_0000020543ea58b0, L_0000020543ea5680, C4<0>, C4<0>;
v0000020543bdfe90_0 .net "Cin", 0 0, L_0000020543ebc2c0;  1 drivers
v0000020543be1010_0 .net "Cout", 0 0, L_0000020543ea5610;  1 drivers
v0000020543bdfad0_0 .net *"_ivl_0", 0 0, L_0000020543ea6170;  1 drivers
v0000020543bdf5d0_0 .net *"_ivl_10", 0 0, L_0000020543ea5680;  1 drivers
v0000020543be06b0_0 .net *"_ivl_4", 0 0, L_0000020543ea5840;  1 drivers
v0000020543be10b0_0 .net *"_ivl_6", 0 0, L_0000020543ea5290;  1 drivers
v0000020543be13d0_0 .net *"_ivl_8", 0 0, L_0000020543ea58b0;  1 drivers
v0000020543be0750_0 .net "a", 0 0, L_0000020543ebc180;  1 drivers
v0000020543be1330_0 .net "b", 0 0, L_0000020543ebab00;  1 drivers
v0000020543be1150_0 .net "s", 0 0, L_0000020543ea5370;  1 drivers
S_0000020543c232d0 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae720 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543c22e20 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c232d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea4ff0 .functor XOR 1, L_0000020543eba380, L_0000020543eba4c0, C4<0>, C4<0>;
L_0000020543ea66b0 .functor XOR 1, L_0000020543ea4ff0, L_0000020543ebb460, C4<0>, C4<0>;
L_0000020543ea5300 .functor AND 1, L_0000020543eba380, L_0000020543eba4c0, C4<1>, C4<1>;
L_0000020543ea5bc0 .functor AND 1, L_0000020543eba380, L_0000020543ebb460, C4<1>, C4<1>;
L_0000020543ea5c30 .functor OR 1, L_0000020543ea5300, L_0000020543ea5bc0, C4<0>, C4<0>;
L_0000020543ea5d10 .functor AND 1, L_0000020543eba4c0, L_0000020543ebb460, C4<1>, C4<1>;
L_0000020543ea5e60 .functor OR 1, L_0000020543ea5c30, L_0000020543ea5d10, C4<0>, C4<0>;
v0000020543bdedb0_0 .net "Cin", 0 0, L_0000020543ebb460;  1 drivers
v0000020543bdf350_0 .net "Cout", 0 0, L_0000020543ea5e60;  1 drivers
v0000020543bdfb70_0 .net *"_ivl_0", 0 0, L_0000020543ea4ff0;  1 drivers
v0000020543bdf3f0_0 .net *"_ivl_10", 0 0, L_0000020543ea5d10;  1 drivers
v0000020543be0bb0_0 .net *"_ivl_4", 0 0, L_0000020543ea5300;  1 drivers
v0000020543bdfcb0_0 .net *"_ivl_6", 0 0, L_0000020543ea5bc0;  1 drivers
v0000020543bdf490_0 .net *"_ivl_8", 0 0, L_0000020543ea5c30;  1 drivers
v0000020543bdfc10_0 .net "a", 0 0, L_0000020543eba380;  1 drivers
v0000020543be07f0_0 .net "b", 0 0, L_0000020543eba4c0;  1 drivers
v0000020543be0930_0 .net "s", 0 0, L_0000020543ea66b0;  1 drivers
S_0000020543c1f900 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae0a0 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543c1d6a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1f900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea5060 .functor XOR 1, L_0000020543eba420, L_0000020543ebbe60, C4<0>, C4<0>;
L_0000020543ea6480 .functor XOR 1, L_0000020543ea5060, L_0000020543ebc360, C4<0>, C4<0>;
L_0000020543ea50d0 .functor AND 1, L_0000020543eba420, L_0000020543ebbe60, C4<1>, C4<1>;
L_0000020543ea6020 .functor AND 1, L_0000020543eba420, L_0000020543ebc360, C4<1>, C4<1>;
L_0000020543ea6800 .functor OR 1, L_0000020543ea50d0, L_0000020543ea6020, C4<0>, C4<0>;
L_0000020543ea5ed0 .functor AND 1, L_0000020543ebbe60, L_0000020543ebc360, C4<1>, C4<1>;
L_0000020543ea5a70 .functor OR 1, L_0000020543ea6800, L_0000020543ea5ed0, C4<0>, C4<0>;
v0000020543bdfd50_0 .net "Cin", 0 0, L_0000020543ebc360;  1 drivers
v0000020543bdfdf0_0 .net "Cout", 0 0, L_0000020543ea5a70;  1 drivers
v0000020543bdff30_0 .net *"_ivl_0", 0 0, L_0000020543ea5060;  1 drivers
v0000020543bdffd0_0 .net *"_ivl_10", 0 0, L_0000020543ea5ed0;  1 drivers
v0000020543be0070_0 .net *"_ivl_4", 0 0, L_0000020543ea50d0;  1 drivers
v0000020543be0250_0 .net *"_ivl_6", 0 0, L_0000020543ea6020;  1 drivers
v0000020543be0390_0 .net *"_ivl_8", 0 0, L_0000020543ea6800;  1 drivers
v0000020543be0a70_0 .net "a", 0 0, L_0000020543eba420;  1 drivers
v0000020543be0430_0 .net "b", 0 0, L_0000020543ebbe60;  1 drivers
v0000020543be0b10_0 .net "s", 0 0, L_0000020543ea6480;  1 drivers
S_0000020543c1d830 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aadaa0 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543c1db50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1d830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea5ca0 .functor XOR 1, L_0000020543eba560, L_0000020543eba600, C4<0>, C4<0>;
L_0000020543ea6090 .functor XOR 1, L_0000020543ea5ca0, L_0000020543eba6a0, C4<0>, C4<0>;
L_0000020543ea5f40 .functor AND 1, L_0000020543eba560, L_0000020543eba600, C4<1>, C4<1>;
L_0000020543ea56f0 .functor AND 1, L_0000020543eba560, L_0000020543eba6a0, C4<1>, C4<1>;
L_0000020543ea5760 .functor OR 1, L_0000020543ea5f40, L_0000020543ea56f0, C4<0>, C4<0>;
L_0000020543ea6100 .functor AND 1, L_0000020543eba600, L_0000020543eba6a0, C4<1>, C4<1>;
L_0000020543ea5140 .functor OR 1, L_0000020543ea5760, L_0000020543ea6100, C4<0>, C4<0>;
v0000020543be1c90_0 .net "Cin", 0 0, L_0000020543eba6a0;  1 drivers
v0000020543be2410_0 .net "Cout", 0 0, L_0000020543ea5140;  1 drivers
v0000020543be24b0_0 .net *"_ivl_0", 0 0, L_0000020543ea5ca0;  1 drivers
v0000020543be3d10_0 .net *"_ivl_10", 0 0, L_0000020543ea6100;  1 drivers
v0000020543be3450_0 .net *"_ivl_4", 0 0, L_0000020543ea5f40;  1 drivers
v0000020543be34f0_0 .net *"_ivl_6", 0 0, L_0000020543ea56f0;  1 drivers
v0000020543be1650_0 .net *"_ivl_8", 0 0, L_0000020543ea5760;  1 drivers
v0000020543be1bf0_0 .net "a", 0 0, L_0000020543eba560;  1 drivers
v0000020543be38b0_0 .net "b", 0 0, L_0000020543eba600;  1 drivers
v0000020543be1d30_0 .net "s", 0 0, L_0000020543ea6090;  1 drivers
S_0000020543c1dce0 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae3a0 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543c21520 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1dce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea53e0 .functor XOR 1, L_0000020543eba920, L_0000020543ebaf60, C4<0>, C4<0>;
L_0000020543ea57d0 .functor XOR 1, L_0000020543ea53e0, L_0000020543ebaa60, C4<0>, C4<0>;
L_0000020543ea61e0 .functor AND 1, L_0000020543eba920, L_0000020543ebaf60, C4<1>, C4<1>;
L_0000020543ea51b0 .functor AND 1, L_0000020543eba920, L_0000020543ebaa60, C4<1>, C4<1>;
L_0000020543ea5920 .functor OR 1, L_0000020543ea61e0, L_0000020543ea51b0, C4<0>, C4<0>;
L_0000020543ea4f10 .functor AND 1, L_0000020543ebaf60, L_0000020543ebaa60, C4<1>, C4<1>;
L_0000020543ea5990 .functor OR 1, L_0000020543ea5920, L_0000020543ea4f10, C4<0>, C4<0>;
v0000020543be2b90_0 .net "Cin", 0 0, L_0000020543ebaa60;  1 drivers
v0000020543be3630_0 .net "Cout", 0 0, L_0000020543ea5990;  1 drivers
v0000020543be2af0_0 .net *"_ivl_0", 0 0, L_0000020543ea53e0;  1 drivers
v0000020543be1830_0 .net *"_ivl_10", 0 0, L_0000020543ea4f10;  1 drivers
v0000020543be18d0_0 .net *"_ivl_4", 0 0, L_0000020543ea61e0;  1 drivers
v0000020543be3590_0 .net *"_ivl_6", 0 0, L_0000020543ea51b0;  1 drivers
v0000020543be1dd0_0 .net *"_ivl_8", 0 0, L_0000020543ea5920;  1 drivers
v0000020543be1e70_0 .net "a", 0 0, L_0000020543eba920;  1 drivers
v0000020543be36d0_0 .net "b", 0 0, L_0000020543ebaf60;  1 drivers
v0000020543be27d0_0 .net "s", 0 0, L_0000020543ea57d0;  1 drivers
S_0000020543c21b60 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae760 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543c221a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c21b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea63a0 .functor XOR 1, L_0000020543ebac40, L_0000020543ebb000, C4<0>, C4<0>;
L_0000020543ea5220 .functor XOR 1, L_0000020543ea63a0, L_0000020543ebb0a0, C4<0>, C4<0>;
L_0000020543ea54c0 .functor AND 1, L_0000020543ebac40, L_0000020543ebb000, C4<1>, C4<1>;
L_0000020543ea6330 .functor AND 1, L_0000020543ebac40, L_0000020543ebb0a0, C4<1>, C4<1>;
L_0000020543ea6870 .functor OR 1, L_0000020543ea54c0, L_0000020543ea6330, C4<0>, C4<0>;
L_0000020543ea5b50 .functor AND 1, L_0000020543ebb000, L_0000020543ebb0a0, C4<1>, C4<1>;
L_0000020543ea5fb0 .functor OR 1, L_0000020543ea6870, L_0000020543ea5b50, C4<0>, C4<0>;
v0000020543be16f0_0 .net "Cin", 0 0, L_0000020543ebb0a0;  1 drivers
v0000020543be2d70_0 .net "Cout", 0 0, L_0000020543ea5fb0;  1 drivers
v0000020543be3090_0 .net *"_ivl_0", 0 0, L_0000020543ea63a0;  1 drivers
v0000020543be15b0_0 .net *"_ivl_10", 0 0, L_0000020543ea5b50;  1 drivers
v0000020543be3c70_0 .net *"_ivl_4", 0 0, L_0000020543ea54c0;  1 drivers
v0000020543be3130_0 .net *"_ivl_6", 0 0, L_0000020543ea6330;  1 drivers
v0000020543be1790_0 .net *"_ivl_8", 0 0, L_0000020543ea6870;  1 drivers
v0000020543be1fb0_0 .net "a", 0 0, L_0000020543ebac40;  1 drivers
v0000020543be1970_0 .net "b", 0 0, L_0000020543ebb000;  1 drivers
v0000020543be2550_0 .net "s", 0 0, L_0000020543ea5220;  1 drivers
S_0000020543c224c0 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae1a0 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543c1de70 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c224c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea6410 .functor XOR 1, L_0000020543ebd080, L_0000020543ebdd00, C4<0>, C4<0>;
L_0000020543ea6720 .functor XOR 1, L_0000020543ea6410, L_0000020543ebea20, C4<0>, C4<0>;
L_0000020543ea64f0 .functor AND 1, L_0000020543ebd080, L_0000020543ebdd00, C4<1>, C4<1>;
L_0000020543ea6560 .functor AND 1, L_0000020543ebd080, L_0000020543ebea20, C4<1>, C4<1>;
L_0000020543ea65d0 .functor OR 1, L_0000020543ea64f0, L_0000020543ea6560, C4<0>, C4<0>;
L_0000020543ea5530 .functor AND 1, L_0000020543ebdd00, L_0000020543ebea20, C4<1>, C4<1>;
L_0000020543ea6640 .functor OR 1, L_0000020543ea65d0, L_0000020543ea5530, C4<0>, C4<0>;
v0000020543be2870_0 .net "Cin", 0 0, L_0000020543ebea20;  1 drivers
v0000020543be3770_0 .net "Cout", 0 0, L_0000020543ea6640;  1 drivers
v0000020543be1a10_0 .net *"_ivl_0", 0 0, L_0000020543ea6410;  1 drivers
v0000020543be2230_0 .net *"_ivl_10", 0 0, L_0000020543ea5530;  1 drivers
v0000020543be31d0_0 .net *"_ivl_4", 0 0, L_0000020543ea64f0;  1 drivers
v0000020543be25f0_0 .net *"_ivl_6", 0 0, L_0000020543ea6560;  1 drivers
v0000020543be1ab0_0 .net *"_ivl_8", 0 0, L_0000020543ea65d0;  1 drivers
v0000020543be1f10_0 .net "a", 0 0, L_0000020543ebd080;  1 drivers
v0000020543be3bd0_0 .net "b", 0 0, L_0000020543ebdd00;  1 drivers
v0000020543be2f50_0 .net "s", 0 0, L_0000020543ea6720;  1 drivers
S_0000020543c22650 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aadae0 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543c1e640 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c22650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea68e0 .functor XOR 1, L_0000020543ebd300, L_0000020543ebd8a0, C4<0>, C4<0>;
L_0000020543ea55a0 .functor XOR 1, L_0000020543ea68e0, L_0000020543ebc900, C4<0>, C4<0>;
L_0000020543ea6950 .functor AND 1, L_0000020543ebd300, L_0000020543ebd8a0, C4<1>, C4<1>;
L_0000020543ea6a30 .functor AND 1, L_0000020543ebd300, L_0000020543ebc900, C4<1>, C4<1>;
L_0000020543ea6aa0 .functor OR 1, L_0000020543ea6950, L_0000020543ea6a30, C4<0>, C4<0>;
L_0000020543ea6e20 .functor AND 1, L_0000020543ebd8a0, L_0000020543ebc900, C4<1>, C4<1>;
L_0000020543ea7f30 .functor OR 1, L_0000020543ea6aa0, L_0000020543ea6e20, C4<0>, C4<0>;
v0000020543be2050_0 .net "Cin", 0 0, L_0000020543ebc900;  1 drivers
v0000020543be2c30_0 .net "Cout", 0 0, L_0000020543ea7f30;  1 drivers
v0000020543be2910_0 .net *"_ivl_0", 0 0, L_0000020543ea68e0;  1 drivers
v0000020543be20f0_0 .net *"_ivl_10", 0 0, L_0000020543ea6e20;  1 drivers
v0000020543be2190_0 .net *"_ivl_4", 0 0, L_0000020543ea6950;  1 drivers
v0000020543be2690_0 .net *"_ivl_6", 0 0, L_0000020543ea6a30;  1 drivers
v0000020543be2730_0 .net *"_ivl_8", 0 0, L_0000020543ea6aa0;  1 drivers
v0000020543be1b50_0 .net "a", 0 0, L_0000020543ebd300;  1 drivers
v0000020543be2ff0_0 .net "b", 0 0, L_0000020543ebd8a0;  1 drivers
v0000020543be3810_0 .net "s", 0 0, L_0000020543ea55a0;  1 drivers
S_0000020543c20d50 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae7e0 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543c20710 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c20d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea6b10 .functor XOR 1, L_0000020543ebe5c0, L_0000020543ebe3e0, C4<0>, C4<0>;
L_0000020543ea7fa0 .functor XOR 1, L_0000020543ea6b10, L_0000020543ebd120, C4<0>, C4<0>;
L_0000020543ea76e0 .functor AND 1, L_0000020543ebe5c0, L_0000020543ebe3e0, C4<1>, C4<1>;
L_0000020543ea7910 .functor AND 1, L_0000020543ebe5c0, L_0000020543ebd120, C4<1>, C4<1>;
L_0000020543ea6f00 .functor OR 1, L_0000020543ea76e0, L_0000020543ea7910, C4<0>, C4<0>;
L_0000020543ea7750 .functor AND 1, L_0000020543ebe3e0, L_0000020543ebd120, C4<1>, C4<1>;
L_0000020543ea77c0 .functor OR 1, L_0000020543ea6f00, L_0000020543ea7750, C4<0>, C4<0>;
v0000020543be2e10_0 .net "Cin", 0 0, L_0000020543ebd120;  1 drivers
v0000020543be22d0_0 .net "Cout", 0 0, L_0000020543ea77c0;  1 drivers
v0000020543be2370_0 .net *"_ivl_0", 0 0, L_0000020543ea6b10;  1 drivers
v0000020543be3270_0 .net *"_ivl_10", 0 0, L_0000020543ea7750;  1 drivers
v0000020543be29b0_0 .net *"_ivl_4", 0 0, L_0000020543ea76e0;  1 drivers
v0000020543be3950_0 .net *"_ivl_6", 0 0, L_0000020543ea7910;  1 drivers
v0000020543be2cd0_0 .net *"_ivl_8", 0 0, L_0000020543ea6f00;  1 drivers
v0000020543be2eb0_0 .net "a", 0 0, L_0000020543ebe5c0;  1 drivers
v0000020543be2a50_0 .net "b", 0 0, L_0000020543ebe3e0;  1 drivers
v0000020543be39f0_0 .net "s", 0 0, L_0000020543ea7fa0;  1 drivers
S_0000020543c1efa0 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae6a0 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543c1e7d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1efa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea8080 .functor XOR 1, L_0000020543ebcb80, L_0000020543ebe840, C4<0>, C4<0>;
L_0000020543ea86a0 .functor XOR 1, L_0000020543ea8080, L_0000020543ebe700, C4<0>, C4<0>;
L_0000020543ea8630 .functor AND 1, L_0000020543ebcb80, L_0000020543ebe840, C4<1>, C4<1>;
L_0000020543ea7830 .functor AND 1, L_0000020543ebcb80, L_0000020543ebe700, C4<1>, C4<1>;
L_0000020543ea7e50 .functor OR 1, L_0000020543ea8630, L_0000020543ea7830, C4<0>, C4<0>;
L_0000020543ea78a0 .functor AND 1, L_0000020543ebe840, L_0000020543ebe700, C4<1>, C4<1>;
L_0000020543ea8390 .functor OR 1, L_0000020543ea7e50, L_0000020543ea78a0, C4<0>, C4<0>;
v0000020543be3310_0 .net "Cin", 0 0, L_0000020543ebe700;  1 drivers
v0000020543be33b0_0 .net "Cout", 0 0, L_0000020543ea8390;  1 drivers
v0000020543be3a90_0 .net *"_ivl_0", 0 0, L_0000020543ea8080;  1 drivers
v0000020543be3b30_0 .net *"_ivl_10", 0 0, L_0000020543ea78a0;  1 drivers
v0000020543be61f0_0 .net *"_ivl_4", 0 0, L_0000020543ea8630;  1 drivers
v0000020543be5570_0 .net *"_ivl_6", 0 0, L_0000020543ea7830;  1 drivers
v0000020543be5890_0 .net *"_ivl_8", 0 0, L_0000020543ea7e50;  1 drivers
v0000020543be59d0_0 .net "a", 0 0, L_0000020543ebcb80;  1 drivers
v0000020543be4710_0 .net "b", 0 0, L_0000020543ebe840;  1 drivers
v0000020543be4350_0 .net "s", 0 0, L_0000020543ea86a0;  1 drivers
S_0000020543c1e960 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aadb20 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543c1fc20 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1e960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea8010 .functor XOR 1, L_0000020543ebd3a0, L_0000020543ebc9a0, C4<0>, C4<0>;
L_0000020543ea7980 .functor XOR 1, L_0000020543ea8010, L_0000020543ebdda0, C4<0>, C4<0>;
L_0000020543ea7ec0 .functor AND 1, L_0000020543ebd3a0, L_0000020543ebc9a0, C4<1>, C4<1>;
L_0000020543ea6bf0 .functor AND 1, L_0000020543ebd3a0, L_0000020543ebdda0, C4<1>, C4<1>;
L_0000020543ea72f0 .functor OR 1, L_0000020543ea7ec0, L_0000020543ea6bf0, C4<0>, C4<0>;
L_0000020543ea80f0 .functor AND 1, L_0000020543ebc9a0, L_0000020543ebdda0, C4<1>, C4<1>;
L_0000020543ea7050 .functor OR 1, L_0000020543ea72f0, L_0000020543ea80f0, C4<0>, C4<0>;
v0000020543be40d0_0 .net "Cin", 0 0, L_0000020543ebdda0;  1 drivers
v0000020543be4b70_0 .net "Cout", 0 0, L_0000020543ea7050;  1 drivers
v0000020543be6150_0 .net *"_ivl_0", 0 0, L_0000020543ea8010;  1 drivers
v0000020543be5b10_0 .net *"_ivl_10", 0 0, L_0000020543ea80f0;  1 drivers
v0000020543be4a30_0 .net *"_ivl_4", 0 0, L_0000020543ea7ec0;  1 drivers
v0000020543be63d0_0 .net *"_ivl_6", 0 0, L_0000020543ea6bf0;  1 drivers
v0000020543be4e90_0 .net *"_ivl_8", 0 0, L_0000020543ea72f0;  1 drivers
v0000020543be5070_0 .net "a", 0 0, L_0000020543ebd3a0;  1 drivers
v0000020543be60b0_0 .net "b", 0 0, L_0000020543ebc9a0;  1 drivers
v0000020543be4030_0 .net "s", 0 0, L_0000020543ea7980;  1 drivers
S_0000020543c1f130 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae560 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543c1eaf0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea8160 .functor XOR 1, L_0000020543ebcf40, L_0000020543ebd9e0, C4<0>, C4<0>;
L_0000020543ea7d70 .functor XOR 1, L_0000020543ea8160, L_0000020543ebdee0, C4<0>, C4<0>;
L_0000020543ea6f70 .functor AND 1, L_0000020543ebcf40, L_0000020543ebd9e0, C4<1>, C4<1>;
L_0000020543ea7440 .functor AND 1, L_0000020543ebcf40, L_0000020543ebdee0, C4<1>, C4<1>;
L_0000020543ea79f0 .functor OR 1, L_0000020543ea6f70, L_0000020543ea7440, C4<0>, C4<0>;
L_0000020543ea74b0 .functor AND 1, L_0000020543ebd9e0, L_0000020543ebdee0, C4<1>, C4<1>;
L_0000020543ea7c20 .functor OR 1, L_0000020543ea79f0, L_0000020543ea74b0, C4<0>, C4<0>;
v0000020543be4170_0 .net "Cin", 0 0, L_0000020543ebdee0;  1 drivers
v0000020543be5bb0_0 .net "Cout", 0 0, L_0000020543ea7c20;  1 drivers
v0000020543be5c50_0 .net *"_ivl_0", 0 0, L_0000020543ea8160;  1 drivers
v0000020543be5750_0 .net *"_ivl_10", 0 0, L_0000020543ea74b0;  1 drivers
v0000020543be43f0_0 .net *"_ivl_4", 0 0, L_0000020543ea6f70;  1 drivers
v0000020543be6290_0 .net *"_ivl_6", 0 0, L_0000020543ea7440;  1 drivers
v0000020543be5f70_0 .net *"_ivl_8", 0 0, L_0000020543ea79f0;  1 drivers
v0000020543be5a70_0 .net "a", 0 0, L_0000020543ebcf40;  1 drivers
v0000020543be4490_0 .net "b", 0 0, L_0000020543ebd9e0;  1 drivers
v0000020543be4f30_0 .net "s", 0 0, L_0000020543ea7d70;  1 drivers
S_0000020543c1ec80 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aadba0 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543c20a30 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea8470 .functor XOR 1, L_0000020543ebeca0, L_0000020543ebcc20, C4<0>, C4<0>;
L_0000020543ea6e90 .functor XOR 1, L_0000020543ea8470, L_0000020543ebd440, C4<0>, C4<0>;
L_0000020543ea81d0 .functor AND 1, L_0000020543ebeca0, L_0000020543ebcc20, C4<1>, C4<1>;
L_0000020543ea71a0 .functor AND 1, L_0000020543ebeca0, L_0000020543ebd440, C4<1>, C4<1>;
L_0000020543ea6c60 .functor OR 1, L_0000020543ea81d0, L_0000020543ea71a0, C4<0>, C4<0>;
L_0000020543ea7520 .functor AND 1, L_0000020543ebcc20, L_0000020543ebd440, C4<1>, C4<1>;
L_0000020543ea7a60 .functor OR 1, L_0000020543ea6c60, L_0000020543ea7520, C4<0>, C4<0>;
v0000020543be4530_0 .net "Cin", 0 0, L_0000020543ebd440;  1 drivers
v0000020543be5cf0_0 .net "Cout", 0 0, L_0000020543ea7a60;  1 drivers
v0000020543be6330_0 .net *"_ivl_0", 0 0, L_0000020543ea8470;  1 drivers
v0000020543be3e50_0 .net *"_ivl_10", 0 0, L_0000020543ea7520;  1 drivers
v0000020543be45d0_0 .net *"_ivl_4", 0 0, L_0000020543ea81d0;  1 drivers
v0000020543be3db0_0 .net *"_ivl_6", 0 0, L_0000020543ea71a0;  1 drivers
v0000020543be6510_0 .net *"_ivl_8", 0 0, L_0000020543ea6c60;  1 drivers
v0000020543be5610_0 .net "a", 0 0, L_0000020543ebeca0;  1 drivers
v0000020543be6470_0 .net "b", 0 0, L_0000020543ebcc20;  1 drivers
v0000020543be3ef0_0 .net "s", 0 0, L_0000020543ea6e90;  1 drivers
S_0000020543c1ee10 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aadca0 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543c20bc0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea7360 .functor XOR 1, L_0000020543ebdb20, L_0000020543ebda80, C4<0>, C4<0>;
L_0000020543ea7210 .functor XOR 1, L_0000020543ea7360, L_0000020543ebd4e0, C4<0>, C4<0>;
L_0000020543ea8400 .functor AND 1, L_0000020543ebdb20, L_0000020543ebda80, C4<1>, C4<1>;
L_0000020543ea7ad0 .functor AND 1, L_0000020543ebdb20, L_0000020543ebd4e0, C4<1>, C4<1>;
L_0000020543ea7c90 .functor OR 1, L_0000020543ea8400, L_0000020543ea7ad0, C4<0>, C4<0>;
L_0000020543ea7280 .functor AND 1, L_0000020543ebda80, L_0000020543ebd4e0, C4<1>, C4<1>;
L_0000020543ea8240 .functor OR 1, L_0000020543ea7c90, L_0000020543ea7280, C4<0>, C4<0>;
v0000020543be4fd0_0 .net "Cin", 0 0, L_0000020543ebd4e0;  1 drivers
v0000020543be5d90_0 .net "Cout", 0 0, L_0000020543ea8240;  1 drivers
v0000020543be4d50_0 .net *"_ivl_0", 0 0, L_0000020543ea7360;  1 drivers
v0000020543be56b0_0 .net *"_ivl_10", 0 0, L_0000020543ea7280;  1 drivers
v0000020543be4850_0 .net *"_ivl_4", 0 0, L_0000020543ea8400;  1 drivers
v0000020543be4ad0_0 .net *"_ivl_6", 0 0, L_0000020543ea7ad0;  1 drivers
v0000020543be4df0_0 .net *"_ivl_8", 0 0, L_0000020543ea7c90;  1 drivers
v0000020543be4c10_0 .net "a", 0 0, L_0000020543ebdb20;  1 drivers
v0000020543be3f90_0 .net "b", 0 0, L_0000020543ebda80;  1 drivers
v0000020543be48f0_0 .net "s", 0 0, L_0000020543ea7210;  1 drivers
S_0000020543c1f450 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aadde0 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543c21070 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1f450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea6cd0 .functor XOR 1, L_0000020543ebcea0, L_0000020543ebc7c0, C4<0>, C4<0>;
L_0000020543ea6fe0 .functor XOR 1, L_0000020543ea6cd0, L_0000020543ebd800, C4<0>, C4<0>;
L_0000020543ea73d0 .functor AND 1, L_0000020543ebcea0, L_0000020543ebc7c0, C4<1>, C4<1>;
L_0000020543ea82b0 .functor AND 1, L_0000020543ebcea0, L_0000020543ebd800, C4<1>, C4<1>;
L_0000020543ea8320 .functor OR 1, L_0000020543ea73d0, L_0000020543ea82b0, C4<0>, C4<0>;
L_0000020543ea84e0 .functor AND 1, L_0000020543ebc7c0, L_0000020543ebd800, C4<1>, C4<1>;
L_0000020543ea8550 .functor OR 1, L_0000020543ea8320, L_0000020543ea84e0, C4<0>, C4<0>;
v0000020543be4210_0 .net "Cin", 0 0, L_0000020543ebd800;  1 drivers
v0000020543be42b0_0 .net "Cout", 0 0, L_0000020543ea8550;  1 drivers
v0000020543be4670_0 .net *"_ivl_0", 0 0, L_0000020543ea6cd0;  1 drivers
v0000020543be5e30_0 .net *"_ivl_10", 0 0, L_0000020543ea84e0;  1 drivers
v0000020543be5ed0_0 .net *"_ivl_4", 0 0, L_0000020543ea73d0;  1 drivers
v0000020543be47b0_0 .net *"_ivl_6", 0 0, L_0000020543ea82b0;  1 drivers
v0000020543be6010_0 .net *"_ivl_8", 0 0, L_0000020543ea8320;  1 drivers
v0000020543be4990_0 .net "a", 0 0, L_0000020543ebcea0;  1 drivers
v0000020543be4cb0_0 .net "b", 0 0, L_0000020543ebc7c0;  1 drivers
v0000020543be54d0_0 .net "s", 0 0, L_0000020543ea6fe0;  1 drivers
S_0000020543c1ff40 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae2e0 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543c203f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c1ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea7de0 .functor XOR 1, L_0000020543ebd940, L_0000020543ebcd60, C4<0>, C4<0>;
L_0000020543ea70c0 .functor XOR 1, L_0000020543ea7de0, L_0000020543ebd580, C4<0>, C4<0>;
L_0000020543ea7b40 .functor AND 1, L_0000020543ebd940, L_0000020543ebcd60, C4<1>, C4<1>;
L_0000020543ea7130 .functor AND 1, L_0000020543ebd940, L_0000020543ebd580, C4<1>, C4<1>;
L_0000020543ea6d40 .functor OR 1, L_0000020543ea7b40, L_0000020543ea7130, C4<0>, C4<0>;
L_0000020543ea7bb0 .functor AND 1, L_0000020543ebcd60, L_0000020543ebd580, C4<1>, C4<1>;
L_0000020543ea7d00 .functor OR 1, L_0000020543ea6d40, L_0000020543ea7bb0, C4<0>, C4<0>;
v0000020543be5110_0 .net "Cin", 0 0, L_0000020543ebd580;  1 drivers
v0000020543be51b0_0 .net "Cout", 0 0, L_0000020543ea7d00;  1 drivers
v0000020543be57f0_0 .net *"_ivl_0", 0 0, L_0000020543ea7de0;  1 drivers
v0000020543be5250_0 .net *"_ivl_10", 0 0, L_0000020543ea7bb0;  1 drivers
v0000020543be52f0_0 .net *"_ivl_4", 0 0, L_0000020543ea7b40;  1 drivers
v0000020543be5390_0 .net *"_ivl_6", 0 0, L_0000020543ea7130;  1 drivers
v0000020543be5430_0 .net *"_ivl_8", 0 0, L_0000020543ea6d40;  1 drivers
v0000020543be5930_0 .net "a", 0 0, L_0000020543ebd940;  1 drivers
v0000020543be6e70_0 .net "b", 0 0, L_0000020543ebcd60;  1 drivers
v0000020543be6fb0_0 .net "s", 0 0, L_0000020543ea70c0;  1 drivers
S_0000020543c24590 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543c22fb0;
 .timescale 0 0;
P_0000020543aae5e0 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543c23460 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c24590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea85c0 .functor XOR 1, L_0000020543ebcae0, L_0000020543ebca40, C4<0>, C4<0>;
L_0000020543ea6b80 .functor XOR 1, L_0000020543ea85c0, L_0000020543ebe2a0, C4<0>, C4<0>;
L_0000020543ea7590 .functor AND 1, L_0000020543ebcae0, L_0000020543ebca40, C4<1>, C4<1>;
L_0000020543ea6db0 .functor AND 1, L_0000020543ebcae0, L_0000020543ebe2a0, C4<1>, C4<1>;
L_0000020543ea7600 .functor OR 1, L_0000020543ea7590, L_0000020543ea6db0, C4<0>, C4<0>;
L_0000020543ea7670 .functor AND 1, L_0000020543ebca40, L_0000020543ebe2a0, C4<1>, C4<1>;
L_0000020543ea9970 .functor OR 1, L_0000020543ea7600, L_0000020543ea7670, C4<0>, C4<0>;
v0000020543be8bd0_0 .net "Cin", 0 0, L_0000020543ebe2a0;  1 drivers
v0000020543be7f50_0 .net "Cout", 0 0, L_0000020543ea9970;  1 drivers
v0000020543be88b0_0 .net *"_ivl_0", 0 0, L_0000020543ea85c0;  1 drivers
v0000020543be7050_0 .net *"_ivl_10", 0 0, L_0000020543ea7670;  1 drivers
v0000020543be6bf0_0 .net *"_ivl_4", 0 0, L_0000020543ea7590;  1 drivers
v0000020543be8590_0 .net *"_ivl_6", 0 0, L_0000020543ea6db0;  1 drivers
v0000020543be7a50_0 .net *"_ivl_8", 0 0, L_0000020543ea7600;  1 drivers
v0000020543be6f10_0 .net "a", 0 0, L_0000020543ebcae0;  1 drivers
v0000020543be6650_0 .net "b", 0 0, L_0000020543ebca40;  1 drivers
v0000020543be66f0_0 .net "s", 0 0, L_0000020543ea6b80;  1 drivers
S_0000020543c23f50 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543c20ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543aadee0 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543be77d0_0 .net *"_ivl_0", 15 0, L_0000020543eb8b20;  1 drivers
L_0000020543df3ab8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543be81d0_0 .net *"_ivl_3", 7 0, L_0000020543df3ab8;  1 drivers
v0000020543be8270_0 .net *"_ivl_4", 15 0, L_0000020543eb8bc0;  1 drivers
L_0000020543df3b00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543be70f0_0 .net *"_ivl_7", 7 0, L_0000020543df3b00;  1 drivers
v0000020543be8630_0 .net "a", 7 0, L_0000020543eb8a80;  alias, 1 drivers
v0000020543be89f0_0 .net "b", 7 0, v0000020543be7cd0_0;  alias, 1 drivers
v0000020543be6790_0 .net "y", 15 0, L_0000020543eb8c60;  alias, 1 drivers
L_0000020543eb8b20 .concat [ 8 8 0 0], L_0000020543eb8a80, L_0000020543df3ab8;
L_0000020543eb8bc0 .concat [ 8 8 0 0], v0000020543be7cd0_0, L_0000020543df3b00;
L_0000020543eb8c60 .arith/mult 16, L_0000020543eb8b20, L_0000020543eb8bc0;
S_0000020543c248b0 .scope generate, "genblk1[3]" "genblk1[3]" 5 56, 5 56 0, S_0000020543bb71b0;
 .timescale 0 0;
P_0000020543aae820 .param/l "co_idx" 0 5 56, +C4<011>;
S_0000020543c24270 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543c248b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543aadda0 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df3bd8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543bf3d50_0 .net/2u *"_ivl_0", 1 0, L_0000020543df3bd8;  1 drivers
L_0000020543df3cb0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543bf3f30_0 .net/2u *"_ivl_10", 15 0, L_0000020543df3cb0;  1 drivers
v0000020543bf4570_0 .net *"_ivl_2", 0 0, L_0000020543ebccc0;  1 drivers
v0000020543bf32b0_0 .net "a_in", 7 0, L_0000020543f81cf0;  alias, 1 drivers
v0000020543bf3350_0 .net "a_out", 7 0, o0000020543c51918;  alias, 0 drivers
v0000020543bf3530_0 .var "a_out_reg", 7 0;
v0000020543bf35d0_0 .net "a_val", 7 0, v0000020543bf3530_0;  1 drivers
v0000020543bf71d0_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543bf6cd0_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543bf67d0_0 .net "d_in", 31 0, L_0000020543f820e0;  alias, 1 drivers
v0000020543bf5a10_0 .net "d_out", 31 0, L_0000020543ebeb60;  alias, 1 drivers
v0000020543bf5f10_0 .net "ext_y_val", 31 0, L_0000020543ebe340;  1 drivers
v0000020543bf6370_0 .net "ps_out_cout", 0 0, L_0000020543ec3660;  1 drivers
v0000020543bf74f0_0 .net "ps_out_val", 31 0, L_0000020543ec3a20;  1 drivers
v0000020543bf6c30_0 .var "psum_stored", 31 0;
v0000020543bf5970_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543bf6f50_0 .net "w_val", 7 0, L_0000020543ebd620;  1 drivers
v0000020543bf6ff0_0 .var "weight_stored", 31 0;
v0000020543bf7270_0 .net "y_val", 15 0, L_0000020543ebce00;  1 drivers
L_0000020543ebccc0 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df3bd8;
L_0000020543ebeb60 .functor MUXZ 32, v0000020543bf6c30_0, v0000020543bf6ff0_0, L_0000020543ebccc0, C4<>;
L_0000020543ebd620 .part v0000020543bf6ff0_0, 0, 8;
L_0000020543ebe340 .concat [ 16 16 0 0], L_0000020543ebce00, L_0000020543df3cb0;
S_0000020543c24720 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543c24270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543aae4a0 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df3cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543bf4390_0 .net/2u *"_ivl_228", 0 0, L_0000020543df3cf8;  1 drivers
v0000020543bf3ad0_0 .net "a", 31 0, L_0000020543ebe340;  alias, 1 drivers
v0000020543bf3490_0 .net "b", 31 0, L_0000020543f820e0;  alias, 1 drivers
v0000020543bf51f0_0 .net "carry", 32 0, L_0000020543ec1cc0;  1 drivers
v0000020543bf5290_0 .net "cout", 0 0, L_0000020543ec3660;  alias, 1 drivers
v0000020543bf5510_0 .net "y", 31 0, L_0000020543ec3a20;  alias, 1 drivers
L_0000020543ebe980 .part L_0000020543ebe340, 0, 1;
L_0000020543ebc5e0 .part L_0000020543f820e0, 0, 1;
L_0000020543ebcfe0 .part L_0000020543ec1cc0, 0, 1;
L_0000020543ebc860 .part L_0000020543ebe340, 1, 1;
L_0000020543ebd1c0 .part L_0000020543f820e0, 1, 1;
L_0000020543ebd260 .part L_0000020543ec1cc0, 1, 1;
L_0000020543ebeac0 .part L_0000020543ebe340, 2, 1;
L_0000020543ebc540 .part L_0000020543f820e0, 2, 1;
L_0000020543ebe020 .part L_0000020543ec1cc0, 2, 1;
L_0000020543ebe480 .part L_0000020543ebe340, 3, 1;
L_0000020543ebe0c0 .part L_0000020543f820e0, 3, 1;
L_0000020543ebc720 .part L_0000020543ec1cc0, 3, 1;
L_0000020543ebdbc0 .part L_0000020543ebe340, 4, 1;
L_0000020543ebe520 .part L_0000020543f820e0, 4, 1;
L_0000020543ebdc60 .part L_0000020543ec1cc0, 4, 1;
L_0000020543ebec00 .part L_0000020543ebe340, 5, 1;
L_0000020543ebe660 .part L_0000020543f820e0, 5, 1;
L_0000020543ebde40 .part L_0000020543ec1cc0, 5, 1;
L_0000020543ebe160 .part L_0000020543ebe340, 6, 1;
L_0000020543ebe7a0 .part L_0000020543f820e0, 6, 1;
L_0000020543ebe200 .part L_0000020543ec1cc0, 6, 1;
L_0000020543ec0000 .part L_0000020543ebe340, 7, 1;
L_0000020543ebfce0 .part L_0000020543f820e0, 7, 1;
L_0000020543ebf880 .part L_0000020543ec1cc0, 7, 1;
L_0000020543ebf240 .part L_0000020543ebe340, 8, 1;
L_0000020543ec0820 .part L_0000020543f820e0, 8, 1;
L_0000020543ec0d20 .part L_0000020543ec1cc0, 8, 1;
L_0000020543ebfe20 .part L_0000020543ebe340, 9, 1;
L_0000020543ec1220 .part L_0000020543f820e0, 9, 1;
L_0000020543ec1040 .part L_0000020543ec1cc0, 9, 1;
L_0000020543ebfc40 .part L_0000020543ebe340, 10, 1;
L_0000020543ebf2e0 .part L_0000020543f820e0, 10, 1;
L_0000020543ebf6a0 .part L_0000020543ec1cc0, 10, 1;
L_0000020543ebed40 .part L_0000020543ebe340, 11, 1;
L_0000020543ec00a0 .part L_0000020543f820e0, 11, 1;
L_0000020543ec0280 .part L_0000020543ec1cc0, 11, 1;
L_0000020543ec0e60 .part L_0000020543ebe340, 12, 1;
L_0000020543ebfd80 .part L_0000020543f820e0, 12, 1;
L_0000020543ebf7e0 .part L_0000020543ec1cc0, 12, 1;
L_0000020543ebfba0 .part L_0000020543ebe340, 13, 1;
L_0000020543ebf4c0 .part L_0000020543f820e0, 13, 1;
L_0000020543ebee80 .part L_0000020543ec1cc0, 13, 1;
L_0000020543ebf9c0 .part L_0000020543ebe340, 14, 1;
L_0000020543ec0a00 .part L_0000020543f820e0, 14, 1;
L_0000020543ec1360 .part L_0000020543ec1cc0, 14, 1;
L_0000020543ec06e0 .part L_0000020543ebe340, 15, 1;
L_0000020543ec14a0 .part L_0000020543f820e0, 15, 1;
L_0000020543ec0640 .part L_0000020543ec1cc0, 15, 1;
L_0000020543ebede0 .part L_0000020543ebe340, 16, 1;
L_0000020543ec0dc0 .part L_0000020543f820e0, 16, 1;
L_0000020543ec0f00 .part L_0000020543ec1cc0, 16, 1;
L_0000020543ebf380 .part L_0000020543ebe340, 17, 1;
L_0000020543ec10e0 .part L_0000020543f820e0, 17, 1;
L_0000020543ec1180 .part L_0000020543ec1cc0, 17, 1;
L_0000020543ec0500 .part L_0000020543ebe340, 18, 1;
L_0000020543ebf740 .part L_0000020543f820e0, 18, 1;
L_0000020543ec12c0 .part L_0000020543ec1cc0, 18, 1;
L_0000020543ec08c0 .part L_0000020543ebe340, 19, 1;
L_0000020543ec1400 .part L_0000020543f820e0, 19, 1;
L_0000020543ec0320 .part L_0000020543ec1cc0, 19, 1;
L_0000020543ec0140 .part L_0000020543ebe340, 20, 1;
L_0000020543ebf560 .part L_0000020543f820e0, 20, 1;
L_0000020543ec03c0 .part L_0000020543ec1cc0, 20, 1;
L_0000020543ec0460 .part L_0000020543ebe340, 21, 1;
L_0000020543ec05a0 .part L_0000020543f820e0, 21, 1;
L_0000020543ebfec0 .part L_0000020543ec1cc0, 21, 1;
L_0000020543ebef20 .part L_0000020543ebe340, 22, 1;
L_0000020543ebff60 .part L_0000020543f820e0, 22, 1;
L_0000020543ec0fa0 .part L_0000020543ec1cc0, 22, 1;
L_0000020543ebefc0 .part L_0000020543ebe340, 23, 1;
L_0000020543ebf060 .part L_0000020543f820e0, 23, 1;
L_0000020543ebfa60 .part L_0000020543ec1cc0, 23, 1;
L_0000020543ebf100 .part L_0000020543ebe340, 24, 1;
L_0000020543ec0aa0 .part L_0000020543f820e0, 24, 1;
L_0000020543ebf1a0 .part L_0000020543ec1cc0, 24, 1;
L_0000020543ec0960 .part L_0000020543ebe340, 25, 1;
L_0000020543ec0780 .part L_0000020543f820e0, 25, 1;
L_0000020543ebf420 .part L_0000020543ec1cc0, 25, 1;
L_0000020543ec0b40 .part L_0000020543ebe340, 26, 1;
L_0000020543ec0be0 .part L_0000020543f820e0, 26, 1;
L_0000020543ec0c80 .part L_0000020543ec1cc0, 26, 1;
L_0000020543ebf600 .part L_0000020543ebe340, 27, 1;
L_0000020543ebf920 .part L_0000020543f820e0, 27, 1;
L_0000020543ebfb00 .part L_0000020543ec1cc0, 27, 1;
L_0000020543ec01e0 .part L_0000020543ebe340, 28, 1;
L_0000020543ec2120 .part L_0000020543f820e0, 28, 1;
L_0000020543ec1c20 .part L_0000020543ec1cc0, 28, 1;
L_0000020543ec2e40 .part L_0000020543ebe340, 29, 1;
L_0000020543ec3020 .part L_0000020543f820e0, 29, 1;
L_0000020543ec3b60 .part L_0000020543ec1cc0, 29, 1;
L_0000020543ec3980 .part L_0000020543ebe340, 30, 1;
L_0000020543ec19a0 .part L_0000020543f820e0, 30, 1;
L_0000020543ec28a0 .part L_0000020543ec1cc0, 30, 1;
L_0000020543ec3840 .part L_0000020543ebe340, 31, 1;
L_0000020543ec1ea0 .part L_0000020543f820e0, 31, 1;
L_0000020543ec35c0 .part L_0000020543ec1cc0, 31, 1;
LS_0000020543ec3a20_0_0 .concat8 [ 1 1 1 1], L_0000020543ea9a50, L_0000020543ea9040, L_0000020543ea9ac0, L_0000020543ea9350;
LS_0000020543ec3a20_0_4 .concat8 [ 1 1 1 1], L_0000020543ea9270, L_0000020543ea9580, L_0000020543ea90b0, L_0000020543ea9c10;
LS_0000020543ec3a20_0_8 .concat8 [ 1 1 1 1], L_0000020543eaa1c0, L_0000020543eaa620, L_0000020543eaaee0, L_0000020543eaafc0;
LS_0000020543ec3a20_0_12 .concat8 [ 1 1 1 1], L_0000020543eab8f0, L_0000020543eabb20, L_0000020543eaa7e0, L_0000020543eabab0;
LS_0000020543ec3a20_0_16 .concat8 [ 1 1 1 1], L_0000020543eaad90, L_0000020543eab180, L_0000020543ead640, L_0000020543eac760;
LS_0000020543ec3a20_0_20 .concat8 [ 1 1 1 1], L_0000020543ead6b0, L_0000020543eac4c0, L_0000020543ead090, L_0000020543ead8e0;
LS_0000020543ec3a20_0_24 .concat8 [ 1 1 1 1], L_0000020543eacb50, L_0000020543eac990, L_0000020543ead560, L_0000020543eadb80;
LS_0000020543ec3a20_0_28 .concat8 [ 1 1 1 1], L_0000020543eadb10, L_0000020543eadf70, L_0000020543f147f0, L_0000020543f14a90;
LS_0000020543ec3a20_1_0 .concat8 [ 4 4 4 4], LS_0000020543ec3a20_0_0, LS_0000020543ec3a20_0_4, LS_0000020543ec3a20_0_8, LS_0000020543ec3a20_0_12;
LS_0000020543ec3a20_1_4 .concat8 [ 4 4 4 4], LS_0000020543ec3a20_0_16, LS_0000020543ec3a20_0_20, LS_0000020543ec3a20_0_24, LS_0000020543ec3a20_0_28;
L_0000020543ec3a20 .concat8 [ 16 16 0 0], LS_0000020543ec3a20_1_0, LS_0000020543ec3a20_1_4;
LS_0000020543ec1cc0_0_0 .concat8 [ 1 1 1 1], L_0000020543df3cf8, L_0000020543ea9190, L_0000020543ea99e0, L_0000020543ea8940;
LS_0000020543ec1cc0_0_4 .concat8 [ 1 1 1 1], L_0000020543ea9dd0, L_0000020543ea9eb0, L_0000020543ea8fd0, L_0000020543ea9900;
LS_0000020543ec1cc0_0_8 .concat8 [ 1 1 1 1], L_0000020543eaa070, L_0000020543eab570, L_0000020543eabce0, L_0000020543eabdc0;
LS_0000020543ec1cc0_0_12 .concat8 [ 1 1 1 1], L_0000020543eab6c0, L_0000020543eab9d0, L_0000020543eab810, L_0000020543eaa5b0;
LS_0000020543ec1cc0_0_16 .concat8 [ 1 1 1 1], L_0000020543eaac40, L_0000020543eaa4d0, L_0000020543eab490, L_0000020543eacd10;
LS_0000020543ec1cc0_0_20 .concat8 [ 1 1 1 1], L_0000020543eac450, L_0000020543eacbc0, L_0000020543ead800, L_0000020543eac6f0;
LS_0000020543ec1cc0_0_24 .concat8 [ 1 1 1 1], L_0000020543eac920, L_0000020543ead950, L_0000020543ead410, L_0000020543eabff0;
LS_0000020543ec1cc0_0_28 .concat8 [ 1 1 1 1], L_0000020543eadbf0, L_0000020543eade20, L_0000020543f13ec0, L_0000020543f148d0;
LS_0000020543ec1cc0_0_32 .concat8 [ 1 0 0 0], L_0000020543f141d0;
LS_0000020543ec1cc0_1_0 .concat8 [ 4 4 4 4], LS_0000020543ec1cc0_0_0, LS_0000020543ec1cc0_0_4, LS_0000020543ec1cc0_0_8, LS_0000020543ec1cc0_0_12;
LS_0000020543ec1cc0_1_4 .concat8 [ 4 4 4 4], LS_0000020543ec1cc0_0_16, LS_0000020543ec1cc0_0_20, LS_0000020543ec1cc0_0_24, LS_0000020543ec1cc0_0_28;
LS_0000020543ec1cc0_1_8 .concat8 [ 1 0 0 0], LS_0000020543ec1cc0_0_32;
L_0000020543ec1cc0 .concat8 [ 16 16 1 0], LS_0000020543ec1cc0_1_0, LS_0000020543ec1cc0_1_4, LS_0000020543ec1cc0_1_8;
L_0000020543ec3660 .part L_0000020543ec1cc0, 32, 1;
S_0000020543c23910 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aae8a0 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543c24a40 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c23910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eaa2a0 .functor XOR 1, L_0000020543ebe980, L_0000020543ebc5e0, C4<0>, C4<0>;
L_0000020543ea9a50 .functor XOR 1, L_0000020543eaa2a0, L_0000020543ebcfe0, C4<0>, C4<0>;
L_0000020543ea8710 .functor AND 1, L_0000020543ebe980, L_0000020543ebc5e0, C4<1>, C4<1>;
L_0000020543ea8ef0 .functor AND 1, L_0000020543ebe980, L_0000020543ebcfe0, C4<1>, C4<1>;
L_0000020543ea92e0 .functor OR 1, L_0000020543ea8710, L_0000020543ea8ef0, C4<0>, C4<0>;
L_0000020543ea8780 .functor AND 1, L_0000020543ebc5e0, L_0000020543ebcfe0, C4<1>, C4<1>;
L_0000020543ea9190 .functor OR 1, L_0000020543ea92e0, L_0000020543ea8780, C4<0>, C4<0>;
v0000020543be8130_0 .net "Cin", 0 0, L_0000020543ebcfe0;  1 drivers
v0000020543be83b0_0 .net "Cout", 0 0, L_0000020543ea9190;  1 drivers
v0000020543be8450_0 .net *"_ivl_0", 0 0, L_0000020543eaa2a0;  1 drivers
v0000020543be6d30_0 .net *"_ivl_10", 0 0, L_0000020543ea8780;  1 drivers
v0000020543be7af0_0 .net *"_ivl_4", 0 0, L_0000020543ea8710;  1 drivers
v0000020543be8a90_0 .net *"_ivl_6", 0 0, L_0000020543ea8ef0;  1 drivers
v0000020543be8770_0 .net *"_ivl_8", 0 0, L_0000020543ea92e0;  1 drivers
v0000020543be84f0_0 .net "a", 0 0, L_0000020543ebe980;  1 drivers
v0000020543be6dd0_0 .net "b", 0 0, L_0000020543ebc5e0;  1 drivers
v0000020543be7690_0 .net "s", 0 0, L_0000020543ea9a50;  1 drivers
S_0000020543c23aa0 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aadd20 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543c235f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c23aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eaa000 .functor XOR 1, L_0000020543ebc860, L_0000020543ebd1c0, C4<0>, C4<0>;
L_0000020543ea9040 .functor XOR 1, L_0000020543eaa000, L_0000020543ebd260, C4<0>, C4<0>;
L_0000020543ea8e80 .functor AND 1, L_0000020543ebc860, L_0000020543ebd1c0, C4<1>, C4<1>;
L_0000020543ea8f60 .functor AND 1, L_0000020543ebc860, L_0000020543ebd260, C4<1>, C4<1>;
L_0000020543ea87f0 .functor OR 1, L_0000020543ea8e80, L_0000020543ea8f60, C4<0>, C4<0>;
L_0000020543ea9200 .functor AND 1, L_0000020543ebd1c0, L_0000020543ebd260, C4<1>, C4<1>;
L_0000020543ea99e0 .functor OR 1, L_0000020543ea87f0, L_0000020543ea9200, C4<0>, C4<0>;
v0000020543be74b0_0 .net "Cin", 0 0, L_0000020543ebd260;  1 drivers
v0000020543be7730_0 .net "Cout", 0 0, L_0000020543ea99e0;  1 drivers
v0000020543be7910_0 .net *"_ivl_0", 0 0, L_0000020543eaa000;  1 drivers
v0000020543be79b0_0 .net *"_ivl_10", 0 0, L_0000020543ea9200;  1 drivers
v0000020543be86d0_0 .net *"_ivl_4", 0 0, L_0000020543ea8e80;  1 drivers
v0000020543be8810_0 .net *"_ivl_6", 0 0, L_0000020543ea8f60;  1 drivers
v0000020543be7b90_0 .net *"_ivl_8", 0 0, L_0000020543ea87f0;  1 drivers
v0000020543be7c30_0 .net "a", 0 0, L_0000020543ebc860;  1 drivers
v0000020543be7d70_0 .net "b", 0 0, L_0000020543ebd1c0;  1 drivers
v0000020543be7e10_0 .net "s", 0 0, L_0000020543ea9040;  1 drivers
S_0000020543c24400 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aae8e0 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543c23c30 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c24400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea8be0 .functor XOR 1, L_0000020543ebeac0, L_0000020543ebc540, C4<0>, C4<0>;
L_0000020543ea9ac0 .functor XOR 1, L_0000020543ea8be0, L_0000020543ebe020, C4<0>, C4<0>;
L_0000020543ea97b0 .functor AND 1, L_0000020543ebeac0, L_0000020543ebc540, C4<1>, C4<1>;
L_0000020543ea9d60 .functor AND 1, L_0000020543ebeac0, L_0000020543ebe020, C4<1>, C4<1>;
L_0000020543ea93c0 .functor OR 1, L_0000020543ea97b0, L_0000020543ea9d60, C4<0>, C4<0>;
L_0000020543ea8da0 .functor AND 1, L_0000020543ebc540, L_0000020543ebe020, C4<1>, C4<1>;
L_0000020543ea8940 .functor OR 1, L_0000020543ea93c0, L_0000020543ea8da0, C4<0>, C4<0>;
v0000020543be8e50_0 .net "Cin", 0 0, L_0000020543ebe020;  1 drivers
v0000020543bead90_0 .net "Cout", 0 0, L_0000020543ea8940;  1 drivers
v0000020543bea250_0 .net *"_ivl_0", 0 0, L_0000020543ea8be0;  1 drivers
v0000020543be92b0_0 .net *"_ivl_10", 0 0, L_0000020543ea8da0;  1 drivers
v0000020543be8db0_0 .net *"_ivl_4", 0 0, L_0000020543ea97b0;  1 drivers
v0000020543bea2f0_0 .net *"_ivl_6", 0 0, L_0000020543ea9d60;  1 drivers
v0000020543be9b70_0 .net *"_ivl_8", 0 0, L_0000020543ea93c0;  1 drivers
v0000020543be9490_0 .net "a", 0 0, L_0000020543ebeac0;  1 drivers
v0000020543beac50_0 .net "b", 0 0, L_0000020543ebc540;  1 drivers
v0000020543beb1f0_0 .net "s", 0 0, L_0000020543ea9ac0;  1 drivers
S_0000020543c24bd0 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aadd60 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543c23780 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c24bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea9b30 .functor XOR 1, L_0000020543ebe480, L_0000020543ebe0c0, C4<0>, C4<0>;
L_0000020543ea9350 .functor XOR 1, L_0000020543ea9b30, L_0000020543ebc720, C4<0>, C4<0>;
L_0000020543ea9510 .functor AND 1, L_0000020543ebe480, L_0000020543ebe0c0, C4<1>, C4<1>;
L_0000020543ea9430 .functor AND 1, L_0000020543ebe480, L_0000020543ebc720, C4<1>, C4<1>;
L_0000020543ea94a0 .functor OR 1, L_0000020543ea9510, L_0000020543ea9430, C4<0>, C4<0>;
L_0000020543eaa150 .functor AND 1, L_0000020543ebe0c0, L_0000020543ebc720, C4<1>, C4<1>;
L_0000020543ea9dd0 .functor OR 1, L_0000020543ea94a0, L_0000020543eaa150, C4<0>, C4<0>;
v0000020543beb0b0_0 .net "Cin", 0 0, L_0000020543ebc720;  1 drivers
v0000020543be95d0_0 .net "Cout", 0 0, L_0000020543ea9dd0;  1 drivers
v0000020543beb330_0 .net *"_ivl_0", 0 0, L_0000020543ea9b30;  1 drivers
v0000020543bea390_0 .net *"_ivl_10", 0 0, L_0000020543eaa150;  1 drivers
v0000020543be93f0_0 .net *"_ivl_4", 0 0, L_0000020543ea9510;  1 drivers
v0000020543bea430_0 .net *"_ivl_6", 0 0, L_0000020543ea9430;  1 drivers
v0000020543beb3d0_0 .net *"_ivl_8", 0 0, L_0000020543ea94a0;  1 drivers
v0000020543bea4d0_0 .net "a", 0 0, L_0000020543ebe480;  1 drivers
v0000020543beab10_0 .net "b", 0 0, L_0000020543ebe0c0;  1 drivers
v0000020543be9d50_0 .net "s", 0 0, L_0000020543ea9350;  1 drivers
S_0000020543c240e0 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aae9a0 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543c23dc0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c240e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea8c50 .functor XOR 1, L_0000020543ebdbc0, L_0000020543ebe520, C4<0>, C4<0>;
L_0000020543ea9270 .functor XOR 1, L_0000020543ea8c50, L_0000020543ebdc60, C4<0>, C4<0>;
L_0000020543ea9cf0 .functor AND 1, L_0000020543ebdbc0, L_0000020543ebe520, C4<1>, C4<1>;
L_0000020543ea9820 .functor AND 1, L_0000020543ebdbc0, L_0000020543ebdc60, C4<1>, C4<1>;
L_0000020543ea9f90 .functor OR 1, L_0000020543ea9cf0, L_0000020543ea9820, C4<0>, C4<0>;
L_0000020543ea8b70 .functor AND 1, L_0000020543ebe520, L_0000020543ebdc60, C4<1>, C4<1>;
L_0000020543ea9eb0 .functor OR 1, L_0000020543ea9f90, L_0000020543ea8b70, C4<0>, C4<0>;
v0000020543be9f30_0 .net "Cin", 0 0, L_0000020543ebdc60;  1 drivers
v0000020543bea930_0 .net "Cout", 0 0, L_0000020543ea9eb0;  1 drivers
v0000020543bea9d0_0 .net *"_ivl_0", 0 0, L_0000020543ea8c50;  1 drivers
v0000020543beaa70_0 .net *"_ivl_10", 0 0, L_0000020543ea8b70;  1 drivers
v0000020543beaed0_0 .net *"_ivl_4", 0 0, L_0000020543ea9cf0;  1 drivers
v0000020543beae30_0 .net *"_ivl_6", 0 0, L_0000020543ea9820;  1 drivers
v0000020543be9c10_0 .net *"_ivl_8", 0 0, L_0000020543ea9f90;  1 drivers
v0000020543be9cb0_0 .net "a", 0 0, L_0000020543ebdbc0;  1 drivers
v0000020543bea570_0 .net "b", 0 0, L_0000020543ebe520;  1 drivers
v0000020543bea890_0 .net "s", 0 0, L_0000020543ea9270;  1 drivers
S_0000020543c24d60 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aae4e0 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543ca0010 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c24d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea8e10 .functor XOR 1, L_0000020543ebec00, L_0000020543ebe660, C4<0>, C4<0>;
L_0000020543ea9580 .functor XOR 1, L_0000020543ea8e10, L_0000020543ebde40, C4<0>, C4<0>;
L_0000020543ea95f0 .functor AND 1, L_0000020543ebec00, L_0000020543ebe660, C4<1>, C4<1>;
L_0000020543ea9660 .functor AND 1, L_0000020543ebec00, L_0000020543ebde40, C4<1>, C4<1>;
L_0000020543ea8cc0 .functor OR 1, L_0000020543ea95f0, L_0000020543ea9660, C4<0>, C4<0>;
L_0000020543ea8d30 .functor AND 1, L_0000020543ebe660, L_0000020543ebde40, C4<1>, C4<1>;
L_0000020543ea8fd0 .functor OR 1, L_0000020543ea8cc0, L_0000020543ea8d30, C4<0>, C4<0>;
v0000020543be9210_0 .net "Cin", 0 0, L_0000020543ebde40;  1 drivers
v0000020543be9710_0 .net "Cout", 0 0, L_0000020543ea8fd0;  1 drivers
v0000020543be9df0_0 .net *"_ivl_0", 0 0, L_0000020543ea8e10;  1 drivers
v0000020543be9e90_0 .net *"_ivl_10", 0 0, L_0000020543ea8d30;  1 drivers
v0000020543beb150_0 .net *"_ivl_4", 0 0, L_0000020543ea95f0;  1 drivers
v0000020543beabb0_0 .net *"_ivl_6", 0 0, L_0000020543ea9660;  1 drivers
v0000020543be9a30_0 .net *"_ivl_8", 0 0, L_0000020543ea8cc0;  1 drivers
v0000020543be9670_0 .net "a", 0 0, L_0000020543ebec00;  1 drivers
v0000020543beaf70_0 .net "b", 0 0, L_0000020543ebe660;  1 drivers
v0000020543be9170_0 .net "s", 0 0, L_0000020543ea9580;  1 drivers
S_0000020543ca15f0 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aadea0 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543ca1140 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca15f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea9890 .functor XOR 1, L_0000020543ebe160, L_0000020543ebe7a0, C4<0>, C4<0>;
L_0000020543ea90b0 .functor XOR 1, L_0000020543ea9890, L_0000020543ebe200, C4<0>, C4<0>;
L_0000020543ea89b0 .functor AND 1, L_0000020543ebe160, L_0000020543ebe7a0, C4<1>, C4<1>;
L_0000020543ea96d0 .functor AND 1, L_0000020543ebe160, L_0000020543ebe200, C4<1>, C4<1>;
L_0000020543ea9120 .functor OR 1, L_0000020543ea89b0, L_0000020543ea96d0, C4<0>, C4<0>;
L_0000020543ea9740 .functor AND 1, L_0000020543ebe7a0, L_0000020543ebe200, C4<1>, C4<1>;
L_0000020543ea9900 .functor OR 1, L_0000020543ea9120, L_0000020543ea9740, C4<0>, C4<0>;
v0000020543be97b0_0 .net "Cin", 0 0, L_0000020543ebe200;  1 drivers
v0000020543be9030_0 .net "Cout", 0 0, L_0000020543ea9900;  1 drivers
v0000020543be9fd0_0 .net *"_ivl_0", 0 0, L_0000020543ea9890;  1 drivers
v0000020543beacf0_0 .net *"_ivl_10", 0 0, L_0000020543ea9740;  1 drivers
v0000020543beb010_0 .net *"_ivl_4", 0 0, L_0000020543ea89b0;  1 drivers
v0000020543bea750_0 .net *"_ivl_6", 0 0, L_0000020543ea96d0;  1 drivers
v0000020543be9530_0 .net *"_ivl_8", 0 0, L_0000020543ea9120;  1 drivers
v0000020543be9850_0 .net "a", 0 0, L_0000020543ebe160;  1 drivers
v0000020543bea070_0 .net "b", 0 0, L_0000020543ebe7a0;  1 drivers
v0000020543bea110_0 .net "s", 0 0, L_0000020543ea90b0;  1 drivers
S_0000020543ca3530 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aadf20 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543c9f520 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca3530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ea9ba0 .functor XOR 1, L_0000020543ec0000, L_0000020543ebfce0, C4<0>, C4<0>;
L_0000020543ea9c10 .functor XOR 1, L_0000020543ea9ba0, L_0000020543ebf880, C4<0>, C4<0>;
L_0000020543ea9e40 .functor AND 1, L_0000020543ec0000, L_0000020543ebfce0, C4<1>, C4<1>;
L_0000020543ea8860 .functor AND 1, L_0000020543ec0000, L_0000020543ebf880, C4<1>, C4<1>;
L_0000020543ea88d0 .functor OR 1, L_0000020543ea9e40, L_0000020543ea8860, C4<0>, C4<0>;
L_0000020543ea9f20 .functor AND 1, L_0000020543ebfce0, L_0000020543ebf880, C4<1>, C4<1>;
L_0000020543eaa070 .functor OR 1, L_0000020543ea88d0, L_0000020543ea9f20, C4<0>, C4<0>;
v0000020543beb470_0 .net "Cin", 0 0, L_0000020543ebf880;  1 drivers
v0000020543be8ef0_0 .net "Cout", 0 0, L_0000020543eaa070;  1 drivers
v0000020543bea7f0_0 .net *"_ivl_0", 0 0, L_0000020543ea9ba0;  1 drivers
v0000020543be98f0_0 .net *"_ivl_10", 0 0, L_0000020543ea9f20;  1 drivers
v0000020543beb290_0 .net *"_ivl_4", 0 0, L_0000020543ea9e40;  1 drivers
v0000020543be8f90_0 .net *"_ivl_6", 0 0, L_0000020543ea8860;  1 drivers
v0000020543be9990_0 .net *"_ivl_8", 0 0, L_0000020543ea88d0;  1 drivers
v0000020543bea1b0_0 .net "a", 0 0, L_0000020543ec0000;  1 drivers
v0000020543be90d0_0 .net "b", 0 0, L_0000020543ebfce0;  1 drivers
v0000020543bea610_0 .net "s", 0 0, L_0000020543ea9c10;  1 drivers
S_0000020543ca4980 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aae1e0 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543ca3d00 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eaa0e0 .functor XOR 1, L_0000020543ebf240, L_0000020543ec0820, C4<0>, C4<0>;
L_0000020543eaa1c0 .functor XOR 1, L_0000020543eaa0e0, L_0000020543ec0d20, C4<0>, C4<0>;
L_0000020543eaa230 .functor AND 1, L_0000020543ebf240, L_0000020543ec0820, C4<1>, C4<1>;
L_0000020543ea8a20 .functor AND 1, L_0000020543ebf240, L_0000020543ec0d20, C4<1>, C4<1>;
L_0000020543ea8a90 .functor OR 1, L_0000020543eaa230, L_0000020543ea8a20, C4<0>, C4<0>;
L_0000020543ea8b00 .functor AND 1, L_0000020543ec0820, L_0000020543ec0d20, C4<1>, C4<1>;
L_0000020543eab570 .functor OR 1, L_0000020543ea8a90, L_0000020543ea8b00, C4<0>, C4<0>;
v0000020543beb510_0 .net "Cin", 0 0, L_0000020543ec0d20;  1 drivers
v0000020543be9350_0 .net "Cout", 0 0, L_0000020543eab570;  1 drivers
v0000020543be9ad0_0 .net *"_ivl_0", 0 0, L_0000020543eaa0e0;  1 drivers
v0000020543bea6b0_0 .net *"_ivl_10", 0 0, L_0000020543ea8b00;  1 drivers
v0000020543bed630_0 .net *"_ivl_4", 0 0, L_0000020543eaa230;  1 drivers
v0000020543bed590_0 .net *"_ivl_6", 0 0, L_0000020543ea8a20;  1 drivers
v0000020543bebf10_0 .net *"_ivl_8", 0 0, L_0000020543ea8a90;  1 drivers
v0000020543bec2d0_0 .net "a", 0 0, L_0000020543ebf240;  1 drivers
v0000020543bed270_0 .net "b", 0 0, L_0000020543ec0820;  1 drivers
v0000020543bed1d0_0 .net "s", 0 0, L_0000020543eaa1c0;  1 drivers
S_0000020543ca4fc0 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aae020 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543c9fcf0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca4fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eaaf50 .functor XOR 1, L_0000020543ebfe20, L_0000020543ec1220, C4<0>, C4<0>;
L_0000020543eaa620 .functor XOR 1, L_0000020543eaaf50, L_0000020543ec1040, C4<0>, C4<0>;
L_0000020543eaacb0 .functor AND 1, L_0000020543ebfe20, L_0000020543ec1220, C4<1>, C4<1>;
L_0000020543eab0a0 .functor AND 1, L_0000020543ebfe20, L_0000020543ec1040, C4<1>, C4<1>;
L_0000020543eab7a0 .functor OR 1, L_0000020543eaacb0, L_0000020543eab0a0, C4<0>, C4<0>;
L_0000020543eaa8c0 .functor AND 1, L_0000020543ec1220, L_0000020543ec1040, C4<1>, C4<1>;
L_0000020543eabce0 .functor OR 1, L_0000020543eab7a0, L_0000020543eaa8c0, C4<0>, C4<0>;
v0000020543beb650_0 .net "Cin", 0 0, L_0000020543ec1040;  1 drivers
v0000020543bed6d0_0 .net "Cout", 0 0, L_0000020543eabce0;  1 drivers
v0000020543beca50_0 .net *"_ivl_0", 0 0, L_0000020543eaaf50;  1 drivers
v0000020543bebab0_0 .net *"_ivl_10", 0 0, L_0000020543eaa8c0;  1 drivers
v0000020543beb5b0_0 .net *"_ivl_4", 0 0, L_0000020543eaacb0;  1 drivers
v0000020543becaf0_0 .net *"_ivl_6", 0 0, L_0000020543eab0a0;  1 drivers
v0000020543bec370_0 .net *"_ivl_8", 0 0, L_0000020543eab7a0;  1 drivers
v0000020543bebc90_0 .net "a", 0 0, L_0000020543ebfe20;  1 drivers
v0000020543bed450_0 .net "b", 0 0, L_0000020543ec1220;  1 drivers
v0000020543bed9f0_0 .net "s", 0 0, L_0000020543eaa620;  1 drivers
S_0000020543ca3e90 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aae0e0 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543c9f200 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca3e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eaa700 .functor XOR 1, L_0000020543ebfc40, L_0000020543ebf2e0, C4<0>, C4<0>;
L_0000020543eaaee0 .functor XOR 1, L_0000020543eaa700, L_0000020543ebf6a0, C4<0>, C4<0>;
L_0000020543eabd50 .functor AND 1, L_0000020543ebfc40, L_0000020543ebf2e0, C4<1>, C4<1>;
L_0000020543eab880 .functor AND 1, L_0000020543ebfc40, L_0000020543ebf6a0, C4<1>, C4<1>;
L_0000020543eab5e0 .functor OR 1, L_0000020543eabd50, L_0000020543eab880, C4<0>, C4<0>;
L_0000020543eaa770 .functor AND 1, L_0000020543ebf2e0, L_0000020543ebf6a0, C4<1>, C4<1>;
L_0000020543eabdc0 .functor OR 1, L_0000020543eab5e0, L_0000020543eaa770, C4<0>, C4<0>;
v0000020543bed8b0_0 .net "Cin", 0 0, L_0000020543ebf6a0;  1 drivers
v0000020543bebdd0_0 .net "Cout", 0 0, L_0000020543eabdc0;  1 drivers
v0000020543bedb30_0 .net *"_ivl_0", 0 0, L_0000020543eaa700;  1 drivers
v0000020543becb90_0 .net *"_ivl_10", 0 0, L_0000020543eaa770;  1 drivers
v0000020543bebbf0_0 .net *"_ivl_4", 0 0, L_0000020543eabd50;  1 drivers
v0000020543becc30_0 .net *"_ivl_6", 0 0, L_0000020543eab880;  1 drivers
v0000020543bedbd0_0 .net *"_ivl_8", 0 0, L_0000020543eab5e0;  1 drivers
v0000020543beccd0_0 .net "a", 0 0, L_0000020543ebfc40;  1 drivers
v0000020543bed310_0 .net "b", 0 0, L_0000020543ebf2e0;  1 drivers
v0000020543bec550_0 .net "s", 0 0, L_0000020543eaaee0;  1 drivers
S_0000020543c9f6b0 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aae120 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543ca0330 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c9f6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eab650 .functor XOR 1, L_0000020543ebed40, L_0000020543ec00a0, C4<0>, C4<0>;
L_0000020543eaafc0 .functor XOR 1, L_0000020543eab650, L_0000020543ec0280, C4<0>, C4<0>;
L_0000020543eab1f0 .functor AND 1, L_0000020543ebed40, L_0000020543ec00a0, C4<1>, C4<1>;
L_0000020543eabb90 .functor AND 1, L_0000020543ebed40, L_0000020543ec0280, C4<1>, C4<1>;
L_0000020543eaa690 .functor OR 1, L_0000020543eab1f0, L_0000020543eabb90, C4<0>, C4<0>;
L_0000020543eab960 .functor AND 1, L_0000020543ec00a0, L_0000020543ec0280, C4<1>, C4<1>;
L_0000020543eab6c0 .functor OR 1, L_0000020543eaa690, L_0000020543eab960, C4<0>, C4<0>;
v0000020543bed4f0_0 .net "Cin", 0 0, L_0000020543ec0280;  1 drivers
v0000020543bec7d0_0 .net "Cout", 0 0, L_0000020543eab6c0;  1 drivers
v0000020543becd70_0 .net *"_ivl_0", 0 0, L_0000020543eab650;  1 drivers
v0000020543bec0f0_0 .net *"_ivl_10", 0 0, L_0000020543eab960;  1 drivers
v0000020543bebfb0_0 .net *"_ivl_4", 0 0, L_0000020543eab1f0;  1 drivers
v0000020543bece10_0 .net *"_ivl_6", 0 0, L_0000020543eabb90;  1 drivers
v0000020543beceb0_0 .net *"_ivl_8", 0 0, L_0000020543eaa690;  1 drivers
v0000020543beb6f0_0 .net "a", 0 0, L_0000020543ebed40;  1 drivers
v0000020543beb790_0 .net "b", 0 0, L_0000020543ec00a0;  1 drivers
v0000020543beb830_0 .net "s", 0 0, L_0000020543eaafc0;  1 drivers
S_0000020543ca5150 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aae160 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543ca0970 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca5150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eaaaf0 .functor XOR 1, L_0000020543ec0e60, L_0000020543ebfd80, C4<0>, C4<0>;
L_0000020543eab8f0 .functor XOR 1, L_0000020543eaaaf0, L_0000020543ebf7e0, C4<0>, C4<0>;
L_0000020543eab260 .functor AND 1, L_0000020543ec0e60, L_0000020543ebfd80, C4<1>, C4<1>;
L_0000020543eaa3f0 .functor AND 1, L_0000020543ec0e60, L_0000020543ebf7e0, C4<1>, C4<1>;
L_0000020543eaa9a0 .functor OR 1, L_0000020543eab260, L_0000020543eaa3f0, C4<0>, C4<0>;
L_0000020543eabc00 .functor AND 1, L_0000020543ebfd80, L_0000020543ebf7e0, C4<1>, C4<1>;
L_0000020543eab9d0 .functor OR 1, L_0000020543eaa9a0, L_0000020543eabc00, C4<0>, C4<0>;
v0000020543bebb50_0 .net "Cin", 0 0, L_0000020543ebf7e0;  1 drivers
v0000020543bec4b0_0 .net "Cout", 0 0, L_0000020543eab9d0;  1 drivers
v0000020543bed3b0_0 .net *"_ivl_0", 0 0, L_0000020543eaaaf0;  1 drivers
v0000020543bed770_0 .net *"_ivl_10", 0 0, L_0000020543eabc00;  1 drivers
v0000020543becf50_0 .net *"_ivl_4", 0 0, L_0000020543eab260;  1 drivers
v0000020543becff0_0 .net *"_ivl_6", 0 0, L_0000020543eaa3f0;  1 drivers
v0000020543bed090_0 .net *"_ivl_8", 0 0, L_0000020543eaa9a0;  1 drivers
v0000020543bedc70_0 .net "a", 0 0, L_0000020543ec0e60;  1 drivers
v0000020543bec870_0 .net "b", 0 0, L_0000020543ebfd80;  1 drivers
v0000020543bed810_0 .net "s", 0 0, L_0000020543eab8f0;  1 drivers
S_0000020543c9f840 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aae220 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543ca4020 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c9f840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eabc70 .functor XOR 1, L_0000020543ebfba0, L_0000020543ebf4c0, C4<0>, C4<0>;
L_0000020543eabb20 .functor XOR 1, L_0000020543eabc70, L_0000020543ebee80, C4<0>, C4<0>;
L_0000020543eaae00 .functor AND 1, L_0000020543ebfba0, L_0000020543ebf4c0, C4<1>, C4<1>;
L_0000020543eaab60 .functor AND 1, L_0000020543ebfba0, L_0000020543ebee80, C4<1>, C4<1>;
L_0000020543eaaa10 .functor OR 1, L_0000020543eaae00, L_0000020543eaab60, C4<0>, C4<0>;
L_0000020543eaabd0 .functor AND 1, L_0000020543ebf4c0, L_0000020543ebee80, C4<1>, C4<1>;
L_0000020543eab810 .functor OR 1, L_0000020543eaaa10, L_0000020543eaabd0, C4<0>, C4<0>;
v0000020543bec230_0 .net "Cin", 0 0, L_0000020543ebee80;  1 drivers
v0000020543bed950_0 .net "Cout", 0 0, L_0000020543eab810;  1 drivers
v0000020543bec910_0 .net *"_ivl_0", 0 0, L_0000020543eabc70;  1 drivers
v0000020543beda90_0 .net *"_ivl_10", 0 0, L_0000020543eaabd0;  1 drivers
v0000020543bec190_0 .net *"_ivl_4", 0 0, L_0000020543eaae00;  1 drivers
v0000020543bedd10_0 .net *"_ivl_6", 0 0, L_0000020543eaab60;  1 drivers
v0000020543bed130_0 .net *"_ivl_8", 0 0, L_0000020543eaaa10;  1 drivers
v0000020543beb8d0_0 .net "a", 0 0, L_0000020543ebfba0;  1 drivers
v0000020543beb970_0 .net "b", 0 0, L_0000020543ebf4c0;  1 drivers
v0000020543beba10_0 .net "s", 0 0, L_0000020543eabb20;  1 drivers
S_0000020543ca52e0 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aae2a0 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543ca33a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca52e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eab730 .functor XOR 1, L_0000020543ebf9c0, L_0000020543ec0a00, C4<0>, C4<0>;
L_0000020543eaa7e0 .functor XOR 1, L_0000020543eab730, L_0000020543ec1360, C4<0>, C4<0>;
L_0000020543eaaa80 .functor AND 1, L_0000020543ebf9c0, L_0000020543ec0a00, C4<1>, C4<1>;
L_0000020543eab500 .functor AND 1, L_0000020543ebf9c0, L_0000020543ec1360, C4<1>, C4<1>;
L_0000020543eaba40 .functor OR 1, L_0000020543eaaa80, L_0000020543eab500, C4<0>, C4<0>;
L_0000020543eaad20 .functor AND 1, L_0000020543ec0a00, L_0000020543ec1360, C4<1>, C4<1>;
L_0000020543eaa5b0 .functor OR 1, L_0000020543eaba40, L_0000020543eaad20, C4<0>, C4<0>;
v0000020543bebd30_0 .net "Cin", 0 0, L_0000020543ec1360;  1 drivers
v0000020543bebe70_0 .net "Cout", 0 0, L_0000020543eaa5b0;  1 drivers
v0000020543bec5f0_0 .net *"_ivl_0", 0 0, L_0000020543eab730;  1 drivers
v0000020543bec050_0 .net *"_ivl_10", 0 0, L_0000020543eaad20;  1 drivers
v0000020543bec410_0 .net *"_ivl_4", 0 0, L_0000020543eaaa80;  1 drivers
v0000020543bec9b0_0 .net *"_ivl_6", 0 0, L_0000020543eab500;  1 drivers
v0000020543bec690_0 .net *"_ivl_8", 0 0, L_0000020543eaba40;  1 drivers
v0000020543bec730_0 .net "a", 0 0, L_0000020543ebf9c0;  1 drivers
v0000020543beea30_0 .net "b", 0 0, L_0000020543ec0a00;  1 drivers
v0000020543bee5d0_0 .net "s", 0 0, L_0000020543eaa7e0;  1 drivers
S_0000020543ca2ef0 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aae320 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543c9f390 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eabe30 .functor XOR 1, L_0000020543ec06e0, L_0000020543ec14a0, C4<0>, C4<0>;
L_0000020543eabab0 .functor XOR 1, L_0000020543eabe30, L_0000020543ec0640, C4<0>, C4<0>;
L_0000020543eaa850 .functor AND 1, L_0000020543ec06e0, L_0000020543ec14a0, C4<1>, C4<1>;
L_0000020543eaa930 .functor AND 1, L_0000020543ec06e0, L_0000020543ec0640, C4<1>, C4<1>;
L_0000020543eab030 .functor OR 1, L_0000020543eaa850, L_0000020543eaa930, C4<0>, C4<0>;
L_0000020543eabea0 .functor AND 1, L_0000020543ec14a0, L_0000020543ec0640, C4<1>, C4<1>;
L_0000020543eaac40 .functor OR 1, L_0000020543eab030, L_0000020543eabea0, C4<0>, C4<0>;
v0000020543beead0_0 .net "Cin", 0 0, L_0000020543ec0640;  1 drivers
v0000020543befa70_0 .net "Cout", 0 0, L_0000020543eaac40;  1 drivers
v0000020543bf0150_0 .net *"_ivl_0", 0 0, L_0000020543eabe30;  1 drivers
v0000020543bef110_0 .net *"_ivl_10", 0 0, L_0000020543eabea0;  1 drivers
v0000020543bee710_0 .net *"_ivl_4", 0 0, L_0000020543eaa850;  1 drivers
v0000020543befe30_0 .net *"_ivl_6", 0 0, L_0000020543eaa930;  1 drivers
v0000020543bf0290_0 .net *"_ivl_8", 0 0, L_0000020543eab030;  1 drivers
v0000020543bee210_0 .net "a", 0 0, L_0000020543ec06e0;  1 drivers
v0000020543bee3f0_0 .net "b", 0 0, L_0000020543ec14a0;  1 drivers
v0000020543bee490_0 .net "s", 0 0, L_0000020543eabab0;  1 drivers
S_0000020543ca41b0 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aae360 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543ca3850 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca41b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eaa310 .functor XOR 1, L_0000020543ebede0, L_0000020543ec0dc0, C4<0>, C4<0>;
L_0000020543eaad90 .functor XOR 1, L_0000020543eaa310, L_0000020543ec0f00, C4<0>, C4<0>;
L_0000020543eaa380 .functor AND 1, L_0000020543ebede0, L_0000020543ec0dc0, C4<1>, C4<1>;
L_0000020543eab110 .functor AND 1, L_0000020543ebede0, L_0000020543ec0f00, C4<1>, C4<1>;
L_0000020543eaae70 .functor OR 1, L_0000020543eaa380, L_0000020543eab110, C4<0>, C4<0>;
L_0000020543eaa460 .functor AND 1, L_0000020543ec0dc0, L_0000020543ec0f00, C4<1>, C4<1>;
L_0000020543eaa4d0 .functor OR 1, L_0000020543eaae70, L_0000020543eaa460, C4<0>, C4<0>;
v0000020543beedf0_0 .net "Cin", 0 0, L_0000020543ec0f00;  1 drivers
v0000020543befed0_0 .net "Cout", 0 0, L_0000020543eaa4d0;  1 drivers
v0000020543bf03d0_0 .net *"_ivl_0", 0 0, L_0000020543eaa310;  1 drivers
v0000020543bf00b0_0 .net *"_ivl_10", 0 0, L_0000020543eaa460;  1 drivers
v0000020543bee2b0_0 .net *"_ivl_4", 0 0, L_0000020543eaa380;  1 drivers
v0000020543bee530_0 .net *"_ivl_6", 0 0, L_0000020543eab110;  1 drivers
v0000020543beee90_0 .net *"_ivl_8", 0 0, L_0000020543eaae70;  1 drivers
v0000020543beff70_0 .net "a", 0 0, L_0000020543ebede0;  1 drivers
v0000020543bef930_0 .net "b", 0 0, L_0000020543ec0dc0;  1 drivers
v0000020543bee350_0 .net "s", 0 0, L_0000020543eaad90;  1 drivers
S_0000020543c9f9d0 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aae3e0 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543ca4340 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c9f9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eaa540 .functor XOR 1, L_0000020543ebf380, L_0000020543ec10e0, C4<0>, C4<0>;
L_0000020543eab180 .functor XOR 1, L_0000020543eaa540, L_0000020543ec1180, C4<0>, C4<0>;
L_0000020543eab2d0 .functor AND 1, L_0000020543ebf380, L_0000020543ec10e0, C4<1>, C4<1>;
L_0000020543eab340 .functor AND 1, L_0000020543ebf380, L_0000020543ec1180, C4<1>, C4<1>;
L_0000020543eab3b0 .functor OR 1, L_0000020543eab2d0, L_0000020543eab340, C4<0>, C4<0>;
L_0000020543eab420 .functor AND 1, L_0000020543ec10e0, L_0000020543ec1180, C4<1>, C4<1>;
L_0000020543eab490 .functor OR 1, L_0000020543eab3b0, L_0000020543eab420, C4<0>, C4<0>;
v0000020543bef750_0 .net "Cin", 0 0, L_0000020543ec1180;  1 drivers
v0000020543bf0510_0 .net "Cout", 0 0, L_0000020543eab490;  1 drivers
v0000020543befc50_0 .net *"_ivl_0", 0 0, L_0000020543eaa540;  1 drivers
v0000020543befcf0_0 .net *"_ivl_10", 0 0, L_0000020543eab420;  1 drivers
v0000020543bede50_0 .net *"_ivl_4", 0 0, L_0000020543eab2d0;  1 drivers
v0000020543bf0330_0 .net *"_ivl_6", 0 0, L_0000020543eab340;  1 drivers
v0000020543bf01f0_0 .net *"_ivl_8", 0 0, L_0000020543eab3b0;  1 drivers
v0000020543bef2f0_0 .net "a", 0 0, L_0000020543ebf380;  1 drivers
v0000020543befd90_0 .net "b", 0 0, L_0000020543ec10e0;  1 drivers
v0000020543bef250_0 .net "s", 0 0, L_0000020543eab180;  1 drivers
S_0000020543ca12d0 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aaf4a0 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543ca4b10 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca12d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ead480 .functor XOR 1, L_0000020543ec0500, L_0000020543ebf740, C4<0>, C4<0>;
L_0000020543ead640 .functor XOR 1, L_0000020543ead480, L_0000020543ec12c0, C4<0>, C4<0>;
L_0000020543ead790 .functor AND 1, L_0000020543ec0500, L_0000020543ebf740, C4<1>, C4<1>;
L_0000020543ead720 .functor AND 1, L_0000020543ec0500, L_0000020543ec12c0, C4<1>, C4<1>;
L_0000020543eace60 .functor OR 1, L_0000020543ead790, L_0000020543ead720, C4<0>, C4<0>;
L_0000020543eac0d0 .functor AND 1, L_0000020543ebf740, L_0000020543ec12c0, C4<1>, C4<1>;
L_0000020543eacd10 .functor OR 1, L_0000020543eace60, L_0000020543eac0d0, C4<0>, C4<0>;
v0000020543bf0470_0 .net "Cin", 0 0, L_0000020543ec12c0;  1 drivers
v0000020543bef070_0 .net "Cout", 0 0, L_0000020543eacd10;  1 drivers
v0000020543beddb0_0 .net *"_ivl_0", 0 0, L_0000020543ead480;  1 drivers
v0000020543bee170_0 .net *"_ivl_10", 0 0, L_0000020543eac0d0;  1 drivers
v0000020543bef6b0_0 .net *"_ivl_4", 0 0, L_0000020543ead790;  1 drivers
v0000020543bee030_0 .net *"_ivl_6", 0 0, L_0000020543ead720;  1 drivers
v0000020543bedef0_0 .net *"_ivl_8", 0 0, L_0000020543eace60;  1 drivers
v0000020543bef1b0_0 .net "a", 0 0, L_0000020543ec0500;  1 drivers
v0000020543beeb70_0 .net "b", 0 0, L_0000020543ebf740;  1 drivers
v0000020543befb10_0 .net "s", 0 0, L_0000020543ead640;  1 drivers
S_0000020543ca1780 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aaf620 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543ca44d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca1780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eacae0 .functor XOR 1, L_0000020543ec08c0, L_0000020543ec1400, C4<0>, C4<0>;
L_0000020543eac760 .functor XOR 1, L_0000020543eacae0, L_0000020543ec0320, C4<0>, C4<0>;
L_0000020543ead100 .functor AND 1, L_0000020543ec08c0, L_0000020543ec1400, C4<1>, C4<1>;
L_0000020543eac3e0 .functor AND 1, L_0000020543ec08c0, L_0000020543ec0320, C4<1>, C4<1>;
L_0000020543ead2c0 .functor OR 1, L_0000020543ead100, L_0000020543eac3e0, C4<0>, C4<0>;
L_0000020543eac5a0 .functor AND 1, L_0000020543ec1400, L_0000020543ec0320, C4<1>, C4<1>;
L_0000020543eac450 .functor OR 1, L_0000020543ead2c0, L_0000020543eac5a0, C4<0>, C4<0>;
v0000020543bee670_0 .net "Cin", 0 0, L_0000020543ec0320;  1 drivers
v0000020543bef7f0_0 .net "Cout", 0 0, L_0000020543eac450;  1 drivers
v0000020543bedf90_0 .net *"_ivl_0", 0 0, L_0000020543eacae0;  1 drivers
v0000020543beef30_0 .net *"_ivl_10", 0 0, L_0000020543eac5a0;  1 drivers
v0000020543bf0010_0 .net *"_ivl_4", 0 0, L_0000020543ead100;  1 drivers
v0000020543bee0d0_0 .net *"_ivl_6", 0 0, L_0000020543eac3e0;  1 drivers
v0000020543bee7b0_0 .net *"_ivl_8", 0 0, L_0000020543ead2c0;  1 drivers
v0000020543bef890_0 .net "a", 0 0, L_0000020543ec08c0;  1 drivers
v0000020543bee850_0 .net "b", 0 0, L_0000020543ec1400;  1 drivers
v0000020543bee8f0_0 .net "s", 0 0, L_0000020543eac760;  1 drivers
S_0000020543ca47f0 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aaebe0 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543ca01a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca47f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ead9c0 .functor XOR 1, L_0000020543ec0140, L_0000020543ebf560, C4<0>, C4<0>;
L_0000020543ead6b0 .functor XOR 1, L_0000020543ead9c0, L_0000020543ec03c0, C4<0>, C4<0>;
L_0000020543eac1b0 .functor AND 1, L_0000020543ec0140, L_0000020543ebf560, C4<1>, C4<1>;
L_0000020543eacd80 .functor AND 1, L_0000020543ec0140, L_0000020543ec03c0, C4<1>, C4<1>;
L_0000020543eabf80 .functor OR 1, L_0000020543eac1b0, L_0000020543eacd80, C4<0>, C4<0>;
L_0000020543eacdf0 .functor AND 1, L_0000020543ebf560, L_0000020543ec03c0, C4<1>, C4<1>;
L_0000020543eacbc0 .functor OR 1, L_0000020543eabf80, L_0000020543eacdf0, C4<0>, C4<0>;
v0000020543bee990_0 .net "Cin", 0 0, L_0000020543ec03c0;  1 drivers
v0000020543bef9d0_0 .net "Cout", 0 0, L_0000020543eacbc0;  1 drivers
v0000020543beec10_0 .net *"_ivl_0", 0 0, L_0000020543ead9c0;  1 drivers
v0000020543beecb0_0 .net *"_ivl_10", 0 0, L_0000020543eacdf0;  1 drivers
v0000020543bef390_0 .net *"_ivl_4", 0 0, L_0000020543eac1b0;  1 drivers
v0000020543beefd0_0 .net *"_ivl_6", 0 0, L_0000020543eacd80;  1 drivers
v0000020543bef430_0 .net *"_ivl_8", 0 0, L_0000020543eabf80;  1 drivers
v0000020543befbb0_0 .net "a", 0 0, L_0000020543ec0140;  1 drivers
v0000020543beed50_0 .net "b", 0 0, L_0000020543ebf560;  1 drivers
v0000020543bef4d0_0 .net "s", 0 0, L_0000020543ead6b0;  1 drivers
S_0000020543ca4660 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aaea20 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543ca4ca0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca4660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eacfb0 .functor XOR 1, L_0000020543ec0460, L_0000020543ec05a0, C4<0>, C4<0>;
L_0000020543eac4c0 .functor XOR 1, L_0000020543eacfb0, L_0000020543ebfec0, C4<0>, C4<0>;
L_0000020543ead020 .functor AND 1, L_0000020543ec0460, L_0000020543ec05a0, C4<1>, C4<1>;
L_0000020543eac530 .functor AND 1, L_0000020543ec0460, L_0000020543ebfec0, C4<1>, C4<1>;
L_0000020543eac840 .functor OR 1, L_0000020543ead020, L_0000020543eac530, C4<0>, C4<0>;
L_0000020543eac680 .functor AND 1, L_0000020543ec05a0, L_0000020543ebfec0, C4<1>, C4<1>;
L_0000020543ead800 .functor OR 1, L_0000020543eac840, L_0000020543eac680, C4<0>, C4<0>;
v0000020543bef570_0 .net "Cin", 0 0, L_0000020543ebfec0;  1 drivers
v0000020543bef610_0 .net "Cout", 0 0, L_0000020543ead800;  1 drivers
v0000020543bf1a50_0 .net *"_ivl_0", 0 0, L_0000020543eacfb0;  1 drivers
v0000020543bf1e10_0 .net *"_ivl_10", 0 0, L_0000020543eac680;  1 drivers
v0000020543bf1c30_0 .net *"_ivl_4", 0 0, L_0000020543ead020;  1 drivers
v0000020543bf2bd0_0 .net *"_ivl_6", 0 0, L_0000020543eac530;  1 drivers
v0000020543bf05b0_0 .net *"_ivl_8", 0 0, L_0000020543eac840;  1 drivers
v0000020543bf1b90_0 .net "a", 0 0, L_0000020543ec0460;  1 drivers
v0000020543bf1af0_0 .net "b", 0 0, L_0000020543ec05a0;  1 drivers
v0000020543bf1eb0_0 .net "s", 0 0, L_0000020543eac4c0;  1 drivers
S_0000020543ca4e30 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aaece0 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543c9fb60 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca4e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ead870 .functor XOR 1, L_0000020543ebef20, L_0000020543ebff60, C4<0>, C4<0>;
L_0000020543ead090 .functor XOR 1, L_0000020543ead870, L_0000020543ec0fa0, C4<0>, C4<0>;
L_0000020543eaca00 .functor AND 1, L_0000020543ebef20, L_0000020543ebff60, C4<1>, C4<1>;
L_0000020543eaced0 .functor AND 1, L_0000020543ebef20, L_0000020543ec0fa0, C4<1>, C4<1>;
L_0000020543eac610 .functor OR 1, L_0000020543eaca00, L_0000020543eaced0, C4<0>, C4<0>;
L_0000020543ead330 .functor AND 1, L_0000020543ebff60, L_0000020543ec0fa0, C4<1>, C4<1>;
L_0000020543eac6f0 .functor OR 1, L_0000020543eac610, L_0000020543ead330, C4<0>, C4<0>;
v0000020543bf2130_0 .net "Cin", 0 0, L_0000020543ec0fa0;  1 drivers
v0000020543bf21d0_0 .net "Cout", 0 0, L_0000020543eac6f0;  1 drivers
v0000020543bf10f0_0 .net *"_ivl_0", 0 0, L_0000020543ead870;  1 drivers
v0000020543bf26d0_0 .net *"_ivl_10", 0 0, L_0000020543ead330;  1 drivers
v0000020543bf1d70_0 .net *"_ivl_4", 0 0, L_0000020543eaca00;  1 drivers
v0000020543bf1410_0 .net *"_ivl_6", 0 0, L_0000020543eaced0;  1 drivers
v0000020543bf14b0_0 .net *"_ivl_8", 0 0, L_0000020543eac610;  1 drivers
v0000020543bf2c70_0 .net "a", 0 0, L_0000020543ebef20;  1 drivers
v0000020543bf2090_0 .net "b", 0 0, L_0000020543ebff60;  1 drivers
v0000020543bf2270_0 .net "s", 0 0, L_0000020543ead090;  1 drivers
S_0000020543ca36c0 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aaede0 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543ca1dc0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca36c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eac140 .functor XOR 1, L_0000020543ebefc0, L_0000020543ebf060, C4<0>, C4<0>;
L_0000020543ead8e0 .functor XOR 1, L_0000020543eac140, L_0000020543ebfa60, C4<0>, C4<0>;
L_0000020543eac220 .functor AND 1, L_0000020543ebefc0, L_0000020543ebf060, C4<1>, C4<1>;
L_0000020543eac370 .functor AND 1, L_0000020543ebefc0, L_0000020543ebfa60, C4<1>, C4<1>;
L_0000020543eac290 .functor OR 1, L_0000020543eac220, L_0000020543eac370, C4<0>, C4<0>;
L_0000020543eac8b0 .functor AND 1, L_0000020543ebf060, L_0000020543ebfa60, C4<1>, C4<1>;
L_0000020543eac920 .functor OR 1, L_0000020543eac290, L_0000020543eac8b0, C4<0>, C4<0>;
v0000020543bf2310_0 .net "Cin", 0 0, L_0000020543ebfa60;  1 drivers
v0000020543bf2450_0 .net "Cout", 0 0, L_0000020543eac920;  1 drivers
v0000020543bf1ff0_0 .net *"_ivl_0", 0 0, L_0000020543eac140;  1 drivers
v0000020543bf0bf0_0 .net *"_ivl_10", 0 0, L_0000020543eac8b0;  1 drivers
v0000020543bf0c90_0 .net *"_ivl_4", 0 0, L_0000020543eac220;  1 drivers
v0000020543bf2630_0 .net *"_ivl_6", 0 0, L_0000020543eac370;  1 drivers
v0000020543bf2950_0 .net *"_ivl_8", 0 0, L_0000020543eac290;  1 drivers
v0000020543bf1230_0 .net "a", 0 0, L_0000020543ebefc0;  1 drivers
v0000020543bf24f0_0 .net "b", 0 0, L_0000020543ebf060;  1 drivers
v0000020543bf0d30_0 .net "s", 0 0, L_0000020543ead8e0;  1 drivers
S_0000020543ca04c0 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aaf220 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543c9f070 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca04c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ead3a0 .functor XOR 1, L_0000020543ebf100, L_0000020543ec0aa0, C4<0>, C4<0>;
L_0000020543eacb50 .functor XOR 1, L_0000020543ead3a0, L_0000020543ebf1a0, C4<0>, C4<0>;
L_0000020543eacf40 .functor AND 1, L_0000020543ebf100, L_0000020543ec0aa0, C4<1>, C4<1>;
L_0000020543eacc30 .functor AND 1, L_0000020543ebf100, L_0000020543ebf1a0, C4<1>, C4<1>;
L_0000020543eacca0 .functor OR 1, L_0000020543eacf40, L_0000020543eacc30, C4<0>, C4<0>;
L_0000020543ead170 .functor AND 1, L_0000020543ec0aa0, L_0000020543ebf1a0, C4<1>, C4<1>;
L_0000020543ead950 .functor OR 1, L_0000020543eacca0, L_0000020543ead170, C4<0>, C4<0>;
v0000020543bf1050_0 .net "Cin", 0 0, L_0000020543ebf1a0;  1 drivers
v0000020543bf0dd0_0 .net "Cout", 0 0, L_0000020543ead950;  1 drivers
v0000020543bf1690_0 .net *"_ivl_0", 0 0, L_0000020543ead3a0;  1 drivers
v0000020543bf1cd0_0 .net *"_ivl_10", 0 0, L_0000020543ead170;  1 drivers
v0000020543bf0f10_0 .net *"_ivl_4", 0 0, L_0000020543eacf40;  1 drivers
v0000020543bf0650_0 .net *"_ivl_6", 0 0, L_0000020543eacc30;  1 drivers
v0000020543bf17d0_0 .net *"_ivl_8", 0 0, L_0000020543eacca0;  1 drivers
v0000020543bf1190_0 .net "a", 0 0, L_0000020543ebf100;  1 drivers
v0000020543bf1870_0 .net "b", 0 0, L_0000020543ec0aa0;  1 drivers
v0000020543bf1730_0 .net "s", 0 0, L_0000020543eacb50;  1 drivers
S_0000020543c9fe80 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aaec60 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543ca0650 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543c9fe80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eac7d0 .functor XOR 1, L_0000020543ec0960, L_0000020543ec0780, C4<0>, C4<0>;
L_0000020543eac990 .functor XOR 1, L_0000020543eac7d0, L_0000020543ebf420, C4<0>, C4<0>;
L_0000020543ead1e0 .functor AND 1, L_0000020543ec0960, L_0000020543ec0780, C4<1>, C4<1>;
L_0000020543eac300 .functor AND 1, L_0000020543ec0960, L_0000020543ebf420, C4<1>, C4<1>;
L_0000020543eaca70 .functor OR 1, L_0000020543ead1e0, L_0000020543eac300, C4<0>, C4<0>;
L_0000020543ead250 .functor AND 1, L_0000020543ec0780, L_0000020543ebf420, C4<1>, C4<1>;
L_0000020543ead410 .functor OR 1, L_0000020543eaca70, L_0000020543ead250, C4<0>, C4<0>;
v0000020543bf2770_0 .net "Cin", 0 0, L_0000020543ebf420;  1 drivers
v0000020543bf2a90_0 .net "Cout", 0 0, L_0000020543ead410;  1 drivers
v0000020543bf29f0_0 .net *"_ivl_0", 0 0, L_0000020543eac7d0;  1 drivers
v0000020543bf2b30_0 .net *"_ivl_10", 0 0, L_0000020543ead250;  1 drivers
v0000020543bf1910_0 .net *"_ivl_4", 0 0, L_0000020543ead1e0;  1 drivers
v0000020543bf0e70_0 .net *"_ivl_6", 0 0, L_0000020543eac300;  1 drivers
v0000020543bf1f50_0 .net *"_ivl_8", 0 0, L_0000020543eaca70;  1 drivers
v0000020543bf23b0_0 .net "a", 0 0, L_0000020543ec0960;  1 drivers
v0000020543bf2d10_0 .net "b", 0 0, L_0000020543ec0780;  1 drivers
v0000020543bf06f0_0 .net "s", 0 0, L_0000020543eac990;  1 drivers
S_0000020543ca3080 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aaee20 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543ca0fb0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca3080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543ead4f0 .functor XOR 1, L_0000020543ec0b40, L_0000020543ec0be0, C4<0>, C4<0>;
L_0000020543ead560 .functor XOR 1, L_0000020543ead4f0, L_0000020543ec0c80, C4<0>, C4<0>;
L_0000020543eada30 .functor AND 1, L_0000020543ec0b40, L_0000020543ec0be0, C4<1>, C4<1>;
L_0000020543ead5d0 .functor AND 1, L_0000020543ec0b40, L_0000020543ec0c80, C4<1>, C4<1>;
L_0000020543eadaa0 .functor OR 1, L_0000020543eada30, L_0000020543ead5d0, C4<0>, C4<0>;
L_0000020543eabf10 .functor AND 1, L_0000020543ec0be0, L_0000020543ec0c80, C4<1>, C4<1>;
L_0000020543eabff0 .functor OR 1, L_0000020543eadaa0, L_0000020543eabf10, C4<0>, C4<0>;
v0000020543bf2590_0 .net "Cin", 0 0, L_0000020543ec0c80;  1 drivers
v0000020543bf0790_0 .net "Cout", 0 0, L_0000020543eabff0;  1 drivers
v0000020543bf12d0_0 .net *"_ivl_0", 0 0, L_0000020543ead4f0;  1 drivers
v0000020543bf2810_0 .net *"_ivl_10", 0 0, L_0000020543eabf10;  1 drivers
v0000020543bf19b0_0 .net *"_ivl_4", 0 0, L_0000020543eada30;  1 drivers
v0000020543bf0fb0_0 .net *"_ivl_6", 0 0, L_0000020543ead5d0;  1 drivers
v0000020543bf28b0_0 .net *"_ivl_8", 0 0, L_0000020543eadaa0;  1 drivers
v0000020543bf1370_0 .net "a", 0 0, L_0000020543ec0b40;  1 drivers
v0000020543bf1550_0 .net "b", 0 0, L_0000020543ec0be0;  1 drivers
v0000020543bf15f0_0 .net "s", 0 0, L_0000020543ead560;  1 drivers
S_0000020543ca39e0 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aaf6a0 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543ca07e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eac060 .functor XOR 1, L_0000020543ebf600, L_0000020543ebf920, C4<0>, C4<0>;
L_0000020543eadb80 .functor XOR 1, L_0000020543eac060, L_0000020543ebfb00, C4<0>, C4<0>;
L_0000020543eae1a0 .functor AND 1, L_0000020543ebf600, L_0000020543ebf920, C4<1>, C4<1>;
L_0000020543eaddb0 .functor AND 1, L_0000020543ebf600, L_0000020543ebfb00, C4<1>, C4<1>;
L_0000020543eae050 .functor OR 1, L_0000020543eae1a0, L_0000020543eaddb0, C4<0>, C4<0>;
L_0000020543eadf00 .functor AND 1, L_0000020543ebf920, L_0000020543ebfb00, C4<1>, C4<1>;
L_0000020543eadbf0 .functor OR 1, L_0000020543eae050, L_0000020543eadf00, C4<0>, C4<0>;
v0000020543bf0830_0 .net "Cin", 0 0, L_0000020543ebfb00;  1 drivers
v0000020543bf08d0_0 .net "Cout", 0 0, L_0000020543eadbf0;  1 drivers
v0000020543bf0a10_0 .net *"_ivl_0", 0 0, L_0000020543eac060;  1 drivers
v0000020543bf0970_0 .net *"_ivl_10", 0 0, L_0000020543eadf00;  1 drivers
v0000020543bf0ab0_0 .net *"_ivl_4", 0 0, L_0000020543eae1a0;  1 drivers
v0000020543bf0b50_0 .net *"_ivl_6", 0 0, L_0000020543eaddb0;  1 drivers
v0000020543bf3170_0 .net *"_ivl_8", 0 0, L_0000020543eae050;  1 drivers
v0000020543bf4b10_0 .net "a", 0 0, L_0000020543ebf600;  1 drivers
v0000020543bf47f0_0 .net "b", 0 0, L_0000020543ebf920;  1 drivers
v0000020543bf4a70_0 .net "s", 0 0, L_0000020543eadb80;  1 drivers
S_0000020543ca0b00 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aaeca0 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543ca0c90 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca0b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eae130 .functor XOR 1, L_0000020543ec01e0, L_0000020543ec2120, C4<0>, C4<0>;
L_0000020543eadb10 .functor XOR 1, L_0000020543eae130, L_0000020543ec1c20, C4<0>, C4<0>;
L_0000020543eadc60 .functor AND 1, L_0000020543ec01e0, L_0000020543ec2120, C4<1>, C4<1>;
L_0000020543eadcd0 .functor AND 1, L_0000020543ec01e0, L_0000020543ec1c20, C4<1>, C4<1>;
L_0000020543eadd40 .functor OR 1, L_0000020543eadc60, L_0000020543eadcd0, C4<0>, C4<0>;
L_0000020543eae0c0 .functor AND 1, L_0000020543ec2120, L_0000020543ec1c20, C4<1>, C4<1>;
L_0000020543eade20 .functor OR 1, L_0000020543eadd40, L_0000020543eae0c0, C4<0>, C4<0>;
v0000020543bf41b0_0 .net "Cin", 0 0, L_0000020543ec1c20;  1 drivers
v0000020543bf3670_0 .net "Cout", 0 0, L_0000020543eade20;  1 drivers
v0000020543bf37b0_0 .net *"_ivl_0", 0 0, L_0000020543eae130;  1 drivers
v0000020543bf3fd0_0 .net *"_ivl_10", 0 0, L_0000020543eae0c0;  1 drivers
v0000020543bf3030_0 .net *"_ivl_4", 0 0, L_0000020543eadc60;  1 drivers
v0000020543bf3990_0 .net *"_ivl_6", 0 0, L_0000020543eadcd0;  1 drivers
v0000020543bf38f0_0 .net *"_ivl_8", 0 0, L_0000020543eadd40;  1 drivers
v0000020543bf4d90_0 .net "a", 0 0, L_0000020543ec01e0;  1 drivers
v0000020543bf42f0_0 .net "b", 0 0, L_0000020543ec2120;  1 drivers
v0000020543bf2ef0_0 .net "s", 0 0, L_0000020543eadb10;  1 drivers
S_0000020543ca2590 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aaeda0 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543ca0e20 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca2590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543eade90 .functor XOR 1, L_0000020543ec2e40, L_0000020543ec3020, C4<0>, C4<0>;
L_0000020543eadf70 .functor XOR 1, L_0000020543eade90, L_0000020543ec3b60, C4<0>, C4<0>;
L_0000020543eadfe0 .functor AND 1, L_0000020543ec2e40, L_0000020543ec3020, C4<1>, C4<1>;
L_0000020543e95cb0 .functor AND 1, L_0000020543ec2e40, L_0000020543ec3b60, C4<1>, C4<1>;
L_0000020543ea29e0 .functor OR 1, L_0000020543eadfe0, L_0000020543e95cb0, C4<0>, C4<0>;
L_0000020543f13d70 .functor AND 1, L_0000020543ec3020, L_0000020543ec3b60, C4<1>, C4<1>;
L_0000020543f13ec0 .functor OR 1, L_0000020543ea29e0, L_0000020543f13d70, C4<0>, C4<0>;
v0000020543bf3850_0 .net "Cin", 0 0, L_0000020543ec3b60;  1 drivers
v0000020543bf4250_0 .net "Cout", 0 0, L_0000020543f13ec0;  1 drivers
v0000020543bf4750_0 .net *"_ivl_0", 0 0, L_0000020543eade90;  1 drivers
v0000020543bf3710_0 .net *"_ivl_10", 0 0, L_0000020543f13d70;  1 drivers
v0000020543bf3b70_0 .net *"_ivl_4", 0 0, L_0000020543eadfe0;  1 drivers
v0000020543bf3c10_0 .net *"_ivl_6", 0 0, L_0000020543e95cb0;  1 drivers
v0000020543bf5150_0 .net *"_ivl_8", 0 0, L_0000020543ea29e0;  1 drivers
v0000020543bf2db0_0 .net "a", 0 0, L_0000020543ec2e40;  1 drivers
v0000020543bf5470_0 .net "b", 0 0, L_0000020543ec3020;  1 drivers
v0000020543bf4070_0 .net "s", 0 0, L_0000020543eadf70;  1 drivers
S_0000020543ca2bd0 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aaed60 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543ca1910 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca2bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f14400 .functor XOR 1, L_0000020543ec3980, L_0000020543ec19a0, C4<0>, C4<0>;
L_0000020543f147f0 .functor XOR 1, L_0000020543f14400, L_0000020543ec28a0, C4<0>, C4<0>;
L_0000020543f14160 .functor AND 1, L_0000020543ec3980, L_0000020543ec19a0, C4<1>, C4<1>;
L_0000020543f14a20 .functor AND 1, L_0000020543ec3980, L_0000020543ec28a0, C4<1>, C4<1>;
L_0000020543f14860 .functor OR 1, L_0000020543f14160, L_0000020543f14a20, C4<0>, C4<0>;
L_0000020543f13de0 .functor AND 1, L_0000020543ec19a0, L_0000020543ec28a0, C4<1>, C4<1>;
L_0000020543f148d0 .functor OR 1, L_0000020543f14860, L_0000020543f13de0, C4<0>, C4<0>;
v0000020543bf4110_0 .net "Cin", 0 0, L_0000020543ec28a0;  1 drivers
v0000020543bf4e30_0 .net "Cout", 0 0, L_0000020543f148d0;  1 drivers
v0000020543bf4ed0_0 .net *"_ivl_0", 0 0, L_0000020543f14400;  1 drivers
v0000020543bf30d0_0 .net *"_ivl_10", 0 0, L_0000020543f13de0;  1 drivers
v0000020543bf3cb0_0 .net *"_ivl_4", 0 0, L_0000020543f14160;  1 drivers
v0000020543bf4bb0_0 .net *"_ivl_6", 0 0, L_0000020543f14a20;  1 drivers
v0000020543bf4c50_0 .net *"_ivl_8", 0 0, L_0000020543f14860;  1 drivers
v0000020543bf4890_0 .net "a", 0 0, L_0000020543ec3980;  1 drivers
v0000020543bf3210_0 .net "b", 0 0, L_0000020543ec19a0;  1 drivers
v0000020543bf46b0_0 .net "s", 0 0, L_0000020543f147f0;  1 drivers
S_0000020543ca1460 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543c24720;
 .timescale 0 0;
P_0000020543aaf960 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543ca3b70 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca1460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f15270 .functor XOR 1, L_0000020543ec3840, L_0000020543ec1ea0, C4<0>, C4<0>;
L_0000020543f14a90 .functor XOR 1, L_0000020543f15270, L_0000020543ec35c0, C4<0>, C4<0>;
L_0000020543f136e0 .functor AND 1, L_0000020543ec3840, L_0000020543ec1ea0, C4<1>, C4<1>;
L_0000020543f13f30 .functor AND 1, L_0000020543ec3840, L_0000020543ec35c0, C4<1>, C4<1>;
L_0000020543f142b0 .functor OR 1, L_0000020543f136e0, L_0000020543f13f30, C4<0>, C4<0>;
L_0000020543f13750 .functor AND 1, L_0000020543ec1ea0, L_0000020543ec35c0, C4<1>, C4<1>;
L_0000020543f141d0 .functor OR 1, L_0000020543f142b0, L_0000020543f13750, C4<0>, C4<0>;
v0000020543bf4930_0 .net "Cin", 0 0, L_0000020543ec35c0;  1 drivers
v0000020543bf3df0_0 .net "Cout", 0 0, L_0000020543f141d0;  1 drivers
v0000020543bf4f70_0 .net *"_ivl_0", 0 0, L_0000020543f15270;  1 drivers
v0000020543bf49d0_0 .net *"_ivl_10", 0 0, L_0000020543f13750;  1 drivers
v0000020543bf50b0_0 .net *"_ivl_4", 0 0, L_0000020543f136e0;  1 drivers
v0000020543bf3a30_0 .net *"_ivl_6", 0 0, L_0000020543f13f30;  1 drivers
v0000020543bf33f0_0 .net *"_ivl_8", 0 0, L_0000020543f142b0;  1 drivers
v0000020543bf3e90_0 .net "a", 0 0, L_0000020543ec3840;  1 drivers
v0000020543bf5010_0 .net "b", 0 0, L_0000020543ec1ea0;  1 drivers
v0000020543bf4cf0_0 .net "s", 0 0, L_0000020543f14a90;  1 drivers
S_0000020543ca1aa0 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543c24270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543aaf6e0 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543bf5330_0 .net *"_ivl_0", 15 0, L_0000020543ebd760;  1 drivers
L_0000020543df3c20 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543bf53d0_0 .net *"_ivl_3", 7 0, L_0000020543df3c20;  1 drivers
v0000020543bf4430_0 .net *"_ivl_4", 15 0, L_0000020543ebe8e0;  1 drivers
L_0000020543df3c68 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543bf4610_0 .net *"_ivl_7", 7 0, L_0000020543df3c68;  1 drivers
v0000020543bf44d0_0 .net "a", 7 0, L_0000020543ebd620;  alias, 1 drivers
v0000020543bf2e50_0 .net "b", 7 0, v0000020543bf3530_0;  alias, 1 drivers
v0000020543bf2f90_0 .net "y", 15 0, L_0000020543ebce00;  alias, 1 drivers
L_0000020543ebd760 .concat [ 8 8 0 0], L_0000020543ebd620, L_0000020543df3c20;
L_0000020543ebe8e0 .concat [ 8 8 0 0], v0000020543bf3530_0, L_0000020543df3c68;
L_0000020543ebce00 .arith/mult 16, L_0000020543ebd760, L_0000020543ebe8e0;
S_0000020543ca1c30 .scope generate, "genblk4[2]" "genblk4[2]" 5 55, 5 55 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543aae7a0 .param/l "ro_idx" 0 5 55, +C4<010>;
S_0000020543ca1f50 .scope generate, "genblk1[0]" "genblk1[0]" 5 56, 5 56 0, S_0000020543ca1c30;
 .timescale 0 0;
P_0000020543aaf760 .param/l "co_idx" 0 5 56, +C4<00>;
S_0000020543ca20e0 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543ca1f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543aaeae0 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df3d40 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543cb63c0_0 .net/2u *"_ivl_0", 1 0, L_0000020543df3d40;  1 drivers
L_0000020543df3e18 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543cb4fc0_0 .net/2u *"_ivl_10", 15 0, L_0000020543df3e18;  1 drivers
v0000020543cb68c0_0 .net *"_ivl_2", 0 0, L_0000020543ec3700;  1 drivers
v0000020543cb6460_0 .net "a_in", 7 0, L_0000020543f81f90;  alias, 1 drivers
v0000020543cb4160_0 .net "a_out", 7 0, o0000020543c579d8;  alias, 0 drivers
v0000020543cb4520_0 .var "a_out_reg", 7 0;
v0000020543cb47a0_0 .net "a_val", 7 0, v0000020543cb4520_0;  1 drivers
v0000020543cb6500_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543cb4980_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543cb65a0_0 .net "d_in", 31 0, L_0000020543f82150;  alias, 1 drivers
v0000020543cb56a0_0 .net "d_out", 31 0, L_0000020543ec1680;  alias, 1 drivers
v0000020543cb4d40_0 .net "ext_y_val", 31 0, L_0000020543ec38e0;  1 drivers
v0000020543cb5c40_0 .net "ps_out_cout", 0 0, L_0000020543ec4b00;  1 drivers
v0000020543cb66e0_0 .net "ps_out_val", 31 0, L_0000020543ec47e0;  1 drivers
v0000020543cb6780_0 .var "psum_stored", 31 0;
v0000020543cb4660_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543cb57e0_0 .net "w_val", 7 0, L_0000020543ec3c00;  1 drivers
v0000020543cb5100_0 .var "weight_stored", 31 0;
v0000020543cb4de0_0 .net "y_val", 15 0, L_0000020543ec1860;  1 drivers
L_0000020543ec3700 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df3d40;
L_0000020543ec1680 .functor MUXZ 32, v0000020543cb6780_0, v0000020543cb5100_0, L_0000020543ec3700, C4<>;
L_0000020543ec3c00 .part v0000020543cb5100_0, 0, 8;
L_0000020543ec38e0 .concat [ 16 16 0 0], L_0000020543ec1860, L_0000020543df3e18;
S_0000020543ca2270 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543ca20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543aaf7a0 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df3e60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543cb4840_0 .net/2u *"_ivl_228", 0 0, L_0000020543df3e60;  1 drivers
v0000020543cb6280_0 .net "a", 31 0, L_0000020543ec38e0;  alias, 1 drivers
v0000020543cb6140_0 .net "b", 31 0, L_0000020543f82150;  alias, 1 drivers
v0000020543cb60a0_0 .net "carry", 32 0, L_0000020543ec5a00;  1 drivers
v0000020543cb48e0_0 .net "cout", 0 0, L_0000020543ec4b00;  alias, 1 drivers
v0000020543cb5a60_0 .net "y", 31 0, L_0000020543ec47e0;  alias, 1 drivers
L_0000020543ec33e0 .part L_0000020543ec38e0, 0, 1;
L_0000020543ec37a0 .part L_0000020543f82150, 0, 1;
L_0000020543ec3ac0 .part L_0000020543ec5a00, 0, 1;
L_0000020543ec32a0 .part L_0000020543ec38e0, 1, 1;
L_0000020543ec1900 .part L_0000020543f82150, 1, 1;
L_0000020543ec3ca0 .part L_0000020543ec5a00, 1, 1;
L_0000020543ec1540 .part L_0000020543ec38e0, 2, 1;
L_0000020543ec15e0 .part L_0000020543f82150, 2, 1;
L_0000020543ec1720 .part L_0000020543ec5a00, 2, 1;
L_0000020543ec2a80 .part L_0000020543ec38e0, 3, 1;
L_0000020543ec30c0 .part L_0000020543f82150, 3, 1;
L_0000020543ec1f40 .part L_0000020543ec5a00, 3, 1;
L_0000020543ec2ee0 .part L_0000020543ec38e0, 4, 1;
L_0000020543ec24e0 .part L_0000020543f82150, 4, 1;
L_0000020543ec17c0 .part L_0000020543ec5a00, 4, 1;
L_0000020543ec1d60 .part L_0000020543ec38e0, 5, 1;
L_0000020543ec1a40 .part L_0000020543f82150, 5, 1;
L_0000020543ec1ae0 .part L_0000020543ec5a00, 5, 1;
L_0000020543ec3520 .part L_0000020543ec38e0, 6, 1;
L_0000020543ec1e00 .part L_0000020543f82150, 6, 1;
L_0000020543ec1fe0 .part L_0000020543ec5a00, 6, 1;
L_0000020543ec2080 .part L_0000020543ec38e0, 7, 1;
L_0000020543ec21c0 .part L_0000020543f82150, 7, 1;
L_0000020543ec2940 .part L_0000020543ec5a00, 7, 1;
L_0000020543ec2b20 .part L_0000020543ec38e0, 8, 1;
L_0000020543ec2260 .part L_0000020543f82150, 8, 1;
L_0000020543ec2da0 .part L_0000020543ec5a00, 8, 1;
L_0000020543ec3200 .part L_0000020543ec38e0, 9, 1;
L_0000020543ec2300 .part L_0000020543f82150, 9, 1;
L_0000020543ec29e0 .part L_0000020543ec5a00, 9, 1;
L_0000020543ec23a0 .part L_0000020543ec38e0, 10, 1;
L_0000020543ec2580 .part L_0000020543f82150, 10, 1;
L_0000020543ec2620 .part L_0000020543ec5a00, 10, 1;
L_0000020543ec26c0 .part L_0000020543ec38e0, 11, 1;
L_0000020543ec3340 .part L_0000020543f82150, 11, 1;
L_0000020543ec2bc0 .part L_0000020543ec5a00, 11, 1;
L_0000020543ec2760 .part L_0000020543ec38e0, 12, 1;
L_0000020543ec2c60 .part L_0000020543f82150, 12, 1;
L_0000020543ec2800 .part L_0000020543ec5a00, 12, 1;
L_0000020543ec3480 .part L_0000020543ec38e0, 13, 1;
L_0000020543ec2d00 .part L_0000020543f82150, 13, 1;
L_0000020543ec2f80 .part L_0000020543ec5a00, 13, 1;
L_0000020543ec3160 .part L_0000020543ec38e0, 14, 1;
L_0000020543ec41a0 .part L_0000020543f82150, 14, 1;
L_0000020543ec4380 .part L_0000020543ec5a00, 14, 1;
L_0000020543ec50a0 .part L_0000020543ec38e0, 15, 1;
L_0000020543ec64a0 .part L_0000020543f82150, 15, 1;
L_0000020543ec5d20 .part L_0000020543ec5a00, 15, 1;
L_0000020543ec55a0 .part L_0000020543ec38e0, 16, 1;
L_0000020543ec6220 .part L_0000020543f82150, 16, 1;
L_0000020543ec5be0 .part L_0000020543ec5a00, 16, 1;
L_0000020543ec4ec0 .part L_0000020543ec38e0, 17, 1;
L_0000020543ec58c0 .part L_0000020543f82150, 17, 1;
L_0000020543ec6040 .part L_0000020543ec5a00, 17, 1;
L_0000020543ec5c80 .part L_0000020543ec38e0, 18, 1;
L_0000020543ec5140 .part L_0000020543f82150, 18, 1;
L_0000020543ec44c0 .part L_0000020543ec5a00, 18, 1;
L_0000020543ec46a0 .part L_0000020543ec38e0, 19, 1;
L_0000020543ec5000 .part L_0000020543f82150, 19, 1;
L_0000020543ec4880 .part L_0000020543ec5a00, 19, 1;
L_0000020543ec3e80 .part L_0000020543ec38e0, 20, 1;
L_0000020543ec3de0 .part L_0000020543f82150, 20, 1;
L_0000020543ec4ba0 .part L_0000020543ec5a00, 20, 1;
L_0000020543ec4100 .part L_0000020543ec38e0, 21, 1;
L_0000020543ec3d40 .part L_0000020543f82150, 21, 1;
L_0000020543ec6400 .part L_0000020543ec5a00, 21, 1;
L_0000020543ec4920 .part L_0000020543ec38e0, 22, 1;
L_0000020543ec5dc0 .part L_0000020543f82150, 22, 1;
L_0000020543ec62c0 .part L_0000020543ec5a00, 22, 1;
L_0000020543ec51e0 .part L_0000020543ec38e0, 23, 1;
L_0000020543ec4560 .part L_0000020543f82150, 23, 1;
L_0000020543ec5320 .part L_0000020543ec5a00, 23, 1;
L_0000020543ec5280 .part L_0000020543ec38e0, 24, 1;
L_0000020543ec49c0 .part L_0000020543f82150, 24, 1;
L_0000020543ec4ce0 .part L_0000020543ec5a00, 24, 1;
L_0000020543ec3f20 .part L_0000020543ec38e0, 25, 1;
L_0000020543ec4c40 .part L_0000020543f82150, 25, 1;
L_0000020543ec5e60 .part L_0000020543ec5a00, 25, 1;
L_0000020543ec3fc0 .part L_0000020543ec38e0, 26, 1;
L_0000020543ec4060 .part L_0000020543f82150, 26, 1;
L_0000020543ec4a60 .part L_0000020543ec5a00, 26, 1;
L_0000020543ec5f00 .part L_0000020543ec38e0, 27, 1;
L_0000020543ec6360 .part L_0000020543f82150, 27, 1;
L_0000020543ec56e0 .part L_0000020543ec5a00, 27, 1;
L_0000020543ec5aa0 .part L_0000020543ec38e0, 28, 1;
L_0000020543ec4240 .part L_0000020543f82150, 28, 1;
L_0000020543ec42e0 .part L_0000020543ec5a00, 28, 1;
L_0000020543ec5780 .part L_0000020543ec38e0, 29, 1;
L_0000020543ec5820 .part L_0000020543f82150, 29, 1;
L_0000020543ec4420 .part L_0000020543ec5a00, 29, 1;
L_0000020543ec53c0 .part L_0000020543ec38e0, 30, 1;
L_0000020543ec4600 .part L_0000020543f82150, 30, 1;
L_0000020543ec5fa0 .part L_0000020543ec5a00, 30, 1;
L_0000020543ec60e0 .part L_0000020543ec38e0, 31, 1;
L_0000020543ec4740 .part L_0000020543f82150, 31, 1;
L_0000020543ec6180 .part L_0000020543ec5a00, 31, 1;
LS_0000020543ec47e0_0_0 .concat8 [ 1 1 1 1], L_0000020543f15190, L_0000020543f13830, L_0000020543f138a0, L_0000020543f13fa0;
LS_0000020543ec47e0_0_4 .concat8 [ 1 1 1 1], L_0000020543f14c50, L_0000020543f13a60, L_0000020543f150b0, L_0000020543f16d90;
LS_0000020543ec47e0_0_8 .concat8 [ 1 1 1 1], L_0000020543f16690, L_0000020543f16bd0, L_0000020543f16380, L_0000020543f15f90;
LS_0000020543ec47e0_0_12 .concat8 [ 1 1 1 1], L_0000020543f16700, L_0000020543f15350, L_0000020543f156d0, L_0000020543f152e0;
LS_0000020543ec47e0_0_16 .concat8 [ 1 1 1 1], L_0000020543f17dc0, L_0000020543f186f0, L_0000020543f18760, L_0000020543f17030;
LS_0000020543ec47e0_0_20 .concat8 [ 1 1 1 1], L_0000020543f173b0, L_0000020543f18140, L_0000020543f18840, L_0000020543f181b0;
LS_0000020543ec47e0_0_24 .concat8 [ 1 1 1 1], L_0000020543f18990, L_0000020543f18fb0, L_0000020543f1a210, L_0000020543f196b0;
LS_0000020543ec47e0_0_28 .concat8 [ 1 1 1 1], L_0000020543f1a600, L_0000020543f18bc0, L_0000020543f1a050, L_0000020543f18b50;
LS_0000020543ec47e0_1_0 .concat8 [ 4 4 4 4], LS_0000020543ec47e0_0_0, LS_0000020543ec47e0_0_4, LS_0000020543ec47e0_0_8, LS_0000020543ec47e0_0_12;
LS_0000020543ec47e0_1_4 .concat8 [ 4 4 4 4], LS_0000020543ec47e0_0_16, LS_0000020543ec47e0_0_20, LS_0000020543ec47e0_0_24, LS_0000020543ec47e0_0_28;
L_0000020543ec47e0 .concat8 [ 16 16 0 0], LS_0000020543ec47e0_1_0, LS_0000020543ec47e0_1_4;
LS_0000020543ec5a00_0_0 .concat8 [ 1 1 1 1], L_0000020543df3e60, L_0000020543f15120, L_0000020543f13bb0, L_0000020543f146a0;
LS_0000020543ec5a00_0_4 .concat8 [ 1 1 1 1], L_0000020543f14780, L_0000020543f14cc0, L_0000020543f14e80, L_0000020543f16d20;
LS_0000020543ec5a00_0_8 .concat8 [ 1 1 1 1], L_0000020543f164d0, L_0000020543f15cf0, L_0000020543f16540, L_0000020543f154a0;
LS_0000020543ec5a00_0_12 .concat8 [ 1 1 1 1], L_0000020543f16e00, L_0000020543f168c0, L_0000020543f162a0, L_0000020543f16e70;
LS_0000020543ec5a00_0_16 .concat8 [ 1 1 1 1], L_0000020543f17880, L_0000020543f17490, L_0000020543f18220, L_0000020543f17730;
LS_0000020543ec5a00_0_20 .concat8 [ 1 1 1 1], L_0000020543f187d0, L_0000020543f17650, L_0000020543f184c0, L_0000020543f17f80;
LS_0000020543ec5a00_0_24 .concat8 [ 1 1 1 1], L_0000020543f188b0, L_0000020543f17260, L_0000020543f192c0, L_0000020543f194f0;
LS_0000020543ec5a00_0_28 .concat8 [ 1 1 1 1], L_0000020543f1a1a0, L_0000020543f19090, L_0000020543f19fe0, L_0000020543f195d0;
LS_0000020543ec5a00_0_32 .concat8 [ 1 0 0 0], L_0000020543f19250;
LS_0000020543ec5a00_1_0 .concat8 [ 4 4 4 4], LS_0000020543ec5a00_0_0, LS_0000020543ec5a00_0_4, LS_0000020543ec5a00_0_8, LS_0000020543ec5a00_0_12;
LS_0000020543ec5a00_1_4 .concat8 [ 4 4 4 4], LS_0000020543ec5a00_0_16, LS_0000020543ec5a00_0_20, LS_0000020543ec5a00_0_24, LS_0000020543ec5a00_0_28;
LS_0000020543ec5a00_1_8 .concat8 [ 1 0 0 0], LS_0000020543ec5a00_0_32;
L_0000020543ec5a00 .concat8 [ 16 16 1 0], LS_0000020543ec5a00_1_0, LS_0000020543ec5a00_1_4, LS_0000020543ec5a00_1_8;
L_0000020543ec4b00 .part L_0000020543ec5a00, 32, 1;
S_0000020543ca2400 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaec20 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543ca2720 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca2400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f15200 .functor XOR 1, L_0000020543ec33e0, L_0000020543ec37a0, C4<0>, C4<0>;
L_0000020543f15190 .functor XOR 1, L_0000020543f15200, L_0000020543ec3ac0, C4<0>, C4<0>;
L_0000020543f13e50 .functor AND 1, L_0000020543ec33e0, L_0000020543ec37a0, C4<1>, C4<1>;
L_0000020543f14080 .functor AND 1, L_0000020543ec33e0, L_0000020543ec3ac0, C4<1>, C4<1>;
L_0000020543f14010 .functor OR 1, L_0000020543f13e50, L_0000020543f14080, C4<0>, C4<0>;
L_0000020543f13b40 .functor AND 1, L_0000020543ec37a0, L_0000020543ec3ac0, C4<1>, C4<1>;
L_0000020543f15120 .functor OR 1, L_0000020543f14010, L_0000020543f13b40, C4<0>, C4<0>;
v0000020543bf7590_0 .net "Cin", 0 0, L_0000020543ec3ac0;  1 drivers
v0000020543bf5fb0_0 .net "Cout", 0 0, L_0000020543f15120;  1 drivers
v0000020543bf62d0_0 .net *"_ivl_0", 0 0, L_0000020543f15200;  1 drivers
v0000020543bf6eb0_0 .net *"_ivl_10", 0 0, L_0000020543f13b40;  1 drivers
v0000020543bf65f0_0 .net *"_ivl_4", 0 0, L_0000020543f13e50;  1 drivers
v0000020543bf7bd0_0 .net *"_ivl_6", 0 0, L_0000020543f14080;  1 drivers
v0000020543bf7090_0 .net *"_ivl_8", 0 0, L_0000020543f14010;  1 drivers
v0000020543bf78b0_0 .net "a", 0 0, L_0000020543ec33e0;  1 drivers
v0000020543bf7770_0 .net "b", 0 0, L_0000020543ec37a0;  1 drivers
v0000020543bf7310_0 .net "s", 0 0, L_0000020543f15190;  1 drivers
S_0000020543ca28b0 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaee60 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543ca2a40 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f137c0 .functor XOR 1, L_0000020543ec32a0, L_0000020543ec1900, C4<0>, C4<0>;
L_0000020543f13830 .functor XOR 1, L_0000020543f137c0, L_0000020543ec3ca0, C4<0>, C4<0>;
L_0000020543f14320 .functor AND 1, L_0000020543ec32a0, L_0000020543ec1900, C4<1>, C4<1>;
L_0000020543f140f0 .functor AND 1, L_0000020543ec32a0, L_0000020543ec3ca0, C4<1>, C4<1>;
L_0000020543f14390 .functor OR 1, L_0000020543f14320, L_0000020543f140f0, C4<0>, C4<0>;
L_0000020543f145c0 .functor AND 1, L_0000020543ec1900, L_0000020543ec3ca0, C4<1>, C4<1>;
L_0000020543f13bb0 .functor OR 1, L_0000020543f14390, L_0000020543f145c0, C4<0>, C4<0>;
v0000020543bf5650_0 .net "Cin", 0 0, L_0000020543ec3ca0;  1 drivers
v0000020543bf6870_0 .net "Cout", 0 0, L_0000020543f13bb0;  1 drivers
v0000020543bf6690_0 .net *"_ivl_0", 0 0, L_0000020543f137c0;  1 drivers
v0000020543bf79f0_0 .net *"_ivl_10", 0 0, L_0000020543f145c0;  1 drivers
v0000020543bf6a50_0 .net *"_ivl_4", 0 0, L_0000020543f14320;  1 drivers
v0000020543bf5bf0_0 .net *"_ivl_6", 0 0, L_0000020543f140f0;  1 drivers
v0000020543bf7d10_0 .net *"_ivl_8", 0 0, L_0000020543f14390;  1 drivers
v0000020543bf55b0_0 .net "a", 0 0, L_0000020543ec32a0;  1 drivers
v0000020543bf56f0_0 .net "b", 0 0, L_0000020543ec1900;  1 drivers
v0000020543bf5c90_0 .net "s", 0 0, L_0000020543f13830;  1 drivers
S_0000020543ca2d60 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf260 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543ca3210 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca2d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f14b00 .functor XOR 1, L_0000020543ec1540, L_0000020543ec15e0, C4<0>, C4<0>;
L_0000020543f138a0 .functor XOR 1, L_0000020543f14b00, L_0000020543ec1720, C4<0>, C4<0>;
L_0000020543f14240 .functor AND 1, L_0000020543ec1540, L_0000020543ec15e0, C4<1>, C4<1>;
L_0000020543f14470 .functor AND 1, L_0000020543ec1540, L_0000020543ec1720, C4<1>, C4<1>;
L_0000020543f14630 .functor OR 1, L_0000020543f14240, L_0000020543f14470, C4<0>, C4<0>;
L_0000020543f13910 .functor AND 1, L_0000020543ec15e0, L_0000020543ec1720, C4<1>, C4<1>;
L_0000020543f146a0 .functor OR 1, L_0000020543f14630, L_0000020543f13910, C4<0>, C4<0>;
v0000020543bf7130_0 .net "Cin", 0 0, L_0000020543ec1720;  1 drivers
v0000020543bf6910_0 .net "Cout", 0 0, L_0000020543f146a0;  1 drivers
v0000020543bf73b0_0 .net *"_ivl_0", 0 0, L_0000020543f14b00;  1 drivers
v0000020543bf6af0_0 .net *"_ivl_10", 0 0, L_0000020543f13910;  1 drivers
v0000020543bf7450_0 .net *"_ivl_4", 0 0, L_0000020543f14240;  1 drivers
v0000020543bf5830_0 .net *"_ivl_6", 0 0, L_0000020543f14470;  1 drivers
v0000020543bf6230_0 .net *"_ivl_8", 0 0, L_0000020543f14630;  1 drivers
v0000020543bf6550_0 .net "a", 0 0, L_0000020543ec1540;  1 drivers
v0000020543bf7630_0 .net "b", 0 0, L_0000020543ec15e0;  1 drivers
v0000020543bf5790_0 .net "s", 0 0, L_0000020543f138a0;  1 drivers
S_0000020543ca6730 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaeea0 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543ca6a50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca6730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f144e0 .functor XOR 1, L_0000020543ec2a80, L_0000020543ec30c0, C4<0>, C4<0>;
L_0000020543f13fa0 .functor XOR 1, L_0000020543f144e0, L_0000020543ec1f40, C4<0>, C4<0>;
L_0000020543f14f60 .functor AND 1, L_0000020543ec2a80, L_0000020543ec30c0, C4<1>, C4<1>;
L_0000020543f14550 .functor AND 1, L_0000020543ec2a80, L_0000020543ec1f40, C4<1>, C4<1>;
L_0000020543f14710 .functor OR 1, L_0000020543f14f60, L_0000020543f14550, C4<0>, C4<0>;
L_0000020543f14b70 .functor AND 1, L_0000020543ec30c0, L_0000020543ec1f40, C4<1>, C4<1>;
L_0000020543f14780 .functor OR 1, L_0000020543f14710, L_0000020543f14b70, C4<0>, C4<0>;
v0000020543bf5d30_0 .net "Cin", 0 0, L_0000020543ec1f40;  1 drivers
v0000020543bf7a90_0 .net "Cout", 0 0, L_0000020543f14780;  1 drivers
v0000020543bf58d0_0 .net *"_ivl_0", 0 0, L_0000020543f144e0;  1 drivers
v0000020543bf76d0_0 .net *"_ivl_10", 0 0, L_0000020543f14b70;  1 drivers
v0000020543bf7810_0 .net *"_ivl_4", 0 0, L_0000020543f14f60;  1 drivers
v0000020543bf7c70_0 .net *"_ivl_6", 0 0, L_0000020543f14550;  1 drivers
v0000020543bf5ab0_0 .net *"_ivl_8", 0 0, L_0000020543f14710;  1 drivers
v0000020543bf7950_0 .net "a", 0 0, L_0000020543ec2a80;  1 drivers
v0000020543bf6730_0 .net "b", 0 0, L_0000020543ec30c0;  1 drivers
v0000020543bf69b0_0 .net "s", 0 0, L_0000020543f13fa0;  1 drivers
S_0000020543ca5790 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaea60 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543ca5470 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca5790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f14be0 .functor XOR 1, L_0000020543ec2ee0, L_0000020543ec24e0, C4<0>, C4<0>;
L_0000020543f14c50 .functor XOR 1, L_0000020543f14be0, L_0000020543ec17c0, C4<0>, C4<0>;
L_0000020543f14da0 .functor AND 1, L_0000020543ec2ee0, L_0000020543ec24e0, C4<1>, C4<1>;
L_0000020543f13980 .functor AND 1, L_0000020543ec2ee0, L_0000020543ec17c0, C4<1>, C4<1>;
L_0000020543f14e10 .functor OR 1, L_0000020543f14da0, L_0000020543f13980, C4<0>, C4<0>;
L_0000020543f139f0 .functor AND 1, L_0000020543ec24e0, L_0000020543ec17c0, C4<1>, C4<1>;
L_0000020543f14cc0 .functor OR 1, L_0000020543f14e10, L_0000020543f139f0, C4<0>, C4<0>;
v0000020543bf5dd0_0 .net "Cin", 0 0, L_0000020543ec17c0;  1 drivers
v0000020543bf6410_0 .net "Cout", 0 0, L_0000020543f14cc0;  1 drivers
v0000020543bf64b0_0 .net *"_ivl_0", 0 0, L_0000020543f14be0;  1 drivers
v0000020543bf5b50_0 .net *"_ivl_10", 0 0, L_0000020543f139f0;  1 drivers
v0000020543bf7b30_0 .net *"_ivl_4", 0 0, L_0000020543f14da0;  1 drivers
v0000020543bf5e70_0 .net *"_ivl_6", 0 0, L_0000020543f13980;  1 drivers
v0000020543bf6050_0 .net *"_ivl_8", 0 0, L_0000020543f14e10;  1 drivers
v0000020543bf60f0_0 .net "a", 0 0, L_0000020543ec2ee0;  1 drivers
v0000020543bf6190_0 .net "b", 0 0, L_0000020543ec24e0;  1 drivers
v0000020543bf6b90_0 .net "s", 0 0, L_0000020543f14c50;  1 drivers
S_0000020543ca5600 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf3a0 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543ca6be0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca5600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f14d30 .functor XOR 1, L_0000020543ec1d60, L_0000020543ec1a40, C4<0>, C4<0>;
L_0000020543f13a60 .functor XOR 1, L_0000020543f14d30, L_0000020543ec1ae0, C4<0>, C4<0>;
L_0000020543f14940 .functor AND 1, L_0000020543ec1d60, L_0000020543ec1a40, C4<1>, C4<1>;
L_0000020543f14fd0 .functor AND 1, L_0000020543ec1d60, L_0000020543ec1ae0, C4<1>, C4<1>;
L_0000020543f13ad0 .functor OR 1, L_0000020543f14940, L_0000020543f14fd0, C4<0>, C4<0>;
L_0000020543f15040 .functor AND 1, L_0000020543ec1a40, L_0000020543ec1ae0, C4<1>, C4<1>;
L_0000020543f14e80 .functor OR 1, L_0000020543f13ad0, L_0000020543f15040, C4<0>, C4<0>;
v0000020543bf6d70_0 .net "Cin", 0 0, L_0000020543ec1ae0;  1 drivers
v0000020543bf6e10_0 .net "Cout", 0 0, L_0000020543f14e80;  1 drivers
v0000020543bf8f30_0 .net *"_ivl_0", 0 0, L_0000020543f14d30;  1 drivers
v0000020543bf7f90_0 .net *"_ivl_10", 0 0, L_0000020543f15040;  1 drivers
v0000020543bf8030_0 .net *"_ivl_4", 0 0, L_0000020543f14940;  1 drivers
v0000020543bf9890_0 .net *"_ivl_6", 0 0, L_0000020543f14fd0;  1 drivers
v0000020543bf83f0_0 .net *"_ivl_8", 0 0, L_0000020543f13ad0;  1 drivers
v0000020543bf8350_0 .net "a", 0 0, L_0000020543ec1d60;  1 drivers
v0000020543bf9750_0 .net "b", 0 0, L_0000020543ec1a40;  1 drivers
v0000020543bf8cb0_0 .net "s", 0 0, L_0000020543f13a60;  1 drivers
S_0000020543ca6d70 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf7e0 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543ca5920 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca6d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f14ef0 .functor XOR 1, L_0000020543ec3520, L_0000020543ec1e00, C4<0>, C4<0>;
L_0000020543f150b0 .functor XOR 1, L_0000020543f14ef0, L_0000020543ec1fe0, C4<0>, C4<0>;
L_0000020543f13c20 .functor AND 1, L_0000020543ec3520, L_0000020543ec1e00, C4<1>, C4<1>;
L_0000020543f13c90 .functor AND 1, L_0000020543ec3520, L_0000020543ec1fe0, C4<1>, C4<1>;
L_0000020543f13d00 .functor OR 1, L_0000020543f13c20, L_0000020543f13c90, C4<0>, C4<0>;
L_0000020543f15740 .functor AND 1, L_0000020543ec1e00, L_0000020543ec1fe0, C4<1>, C4<1>;
L_0000020543f16d20 .functor OR 1, L_0000020543f13d00, L_0000020543f15740, C4<0>, C4<0>;
v0000020543bf7e50_0 .net "Cin", 0 0, L_0000020543ec1fe0;  1 drivers
v0000020543bf91b0_0 .net "Cout", 0 0, L_0000020543f16d20;  1 drivers
v0000020543bf9430_0 .net *"_ivl_0", 0 0, L_0000020543f14ef0;  1 drivers
v0000020543bf9ed0_0 .net *"_ivl_10", 0 0, L_0000020543f15740;  1 drivers
v0000020543bf9e30_0 .net *"_ivl_4", 0 0, L_0000020543f13c20;  1 drivers
v0000020543bf94d0_0 .net *"_ivl_6", 0 0, L_0000020543f13c90;  1 drivers
v0000020543bf85d0_0 .net *"_ivl_8", 0 0, L_0000020543f13d00;  1 drivers
v0000020543bf8e90_0 .net "a", 0 0, L_0000020543ec3520;  1 drivers
v0000020543bf8210_0 .net "b", 0 0, L_0000020543ec1e00;  1 drivers
v0000020543bf8a30_0 .net "s", 0 0, L_0000020543f150b0;  1 drivers
S_0000020543ca5ab0 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf1a0 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543ca5c40 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f155f0 .functor XOR 1, L_0000020543ec2080, L_0000020543ec21c0, C4<0>, C4<0>;
L_0000020543f16d90 .functor XOR 1, L_0000020543f155f0, L_0000020543ec2940, C4<0>, C4<0>;
L_0000020543f15d60 .functor AND 1, L_0000020543ec2080, L_0000020543ec21c0, C4<1>, C4<1>;
L_0000020543f16620 .functor AND 1, L_0000020543ec2080, L_0000020543ec2940, C4<1>, C4<1>;
L_0000020543f163f0 .functor OR 1, L_0000020543f15d60, L_0000020543f16620, C4<0>, C4<0>;
L_0000020543f159e0 .functor AND 1, L_0000020543ec21c0, L_0000020543ec2940, C4<1>, C4<1>;
L_0000020543f164d0 .functor OR 1, L_0000020543f163f0, L_0000020543f159e0, C4<0>, C4<0>;
v0000020543bf8d50_0 .net "Cin", 0 0, L_0000020543ec2940;  1 drivers
v0000020543bf9d90_0 .net "Cout", 0 0, L_0000020543f164d0;  1 drivers
v0000020543bf7ef0_0 .net *"_ivl_0", 0 0, L_0000020543f155f0;  1 drivers
v0000020543bf9250_0 .net *"_ivl_10", 0 0, L_0000020543f159e0;  1 drivers
v0000020543bf9c50_0 .net *"_ivl_4", 0 0, L_0000020543f15d60;  1 drivers
v0000020543bf80d0_0 .net *"_ivl_6", 0 0, L_0000020543f16620;  1 drivers
v0000020543bf8df0_0 .net *"_ivl_8", 0 0, L_0000020543f163f0;  1 drivers
v0000020543bf9930_0 .net "a", 0 0, L_0000020543ec2080;  1 drivers
v0000020543bf9610_0 .net "b", 0 0, L_0000020543ec21c0;  1 drivers
v0000020543bf9bb0_0 .net "s", 0 0, L_0000020543f16d90;  1 drivers
S_0000020543ca5dd0 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf820 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543ca5f60 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca5dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f16000 .functor XOR 1, L_0000020543ec2b20, L_0000020543ec2260, C4<0>, C4<0>;
L_0000020543f16690 .functor XOR 1, L_0000020543f16000, L_0000020543ec2da0, C4<0>, C4<0>;
L_0000020543f153c0 .functor AND 1, L_0000020543ec2b20, L_0000020543ec2260, C4<1>, C4<1>;
L_0000020543f15c80 .functor AND 1, L_0000020543ec2b20, L_0000020543ec2da0, C4<1>, C4<1>;
L_0000020543f16850 .functor OR 1, L_0000020543f153c0, L_0000020543f15c80, C4<0>, C4<0>;
L_0000020543f16230 .functor AND 1, L_0000020543ec2260, L_0000020543ec2da0, C4<1>, C4<1>;
L_0000020543f15cf0 .functor OR 1, L_0000020543f16850, L_0000020543f16230, C4<0>, C4<0>;
v0000020543bf82b0_0 .net "Cin", 0 0, L_0000020543ec2da0;  1 drivers
v0000020543bf8ad0_0 .net "Cout", 0 0, L_0000020543f15cf0;  1 drivers
v0000020543bf8c10_0 .net *"_ivl_0", 0 0, L_0000020543f16000;  1 drivers
v0000020543bf7db0_0 .net *"_ivl_10", 0 0, L_0000020543f16230;  1 drivers
v0000020543bf9b10_0 .net *"_ivl_4", 0 0, L_0000020543f153c0;  1 drivers
v0000020543bf99d0_0 .net *"_ivl_6", 0 0, L_0000020543f15c80;  1 drivers
v0000020543bf9a70_0 .net *"_ivl_8", 0 0, L_0000020543f16850;  1 drivers
v0000020543bf8170_0 .net "a", 0 0, L_0000020543ec2b20;  1 drivers
v0000020543bf8490_0 .net "b", 0 0, L_0000020543ec2260;  1 drivers
v0000020543bf8530_0 .net "s", 0 0, L_0000020543f16690;  1 drivers
S_0000020543ca68c0 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaed20 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543ca60f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca68c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f16cb0 .functor XOR 1, L_0000020543ec3200, L_0000020543ec2300, C4<0>, C4<0>;
L_0000020543f16bd0 .functor XOR 1, L_0000020543f16cb0, L_0000020543ec29e0, C4<0>, C4<0>;
L_0000020543f16460 .functor AND 1, L_0000020543ec3200, L_0000020543ec2300, C4<1>, C4<1>;
L_0000020543f15a50 .functor AND 1, L_0000020543ec3200, L_0000020543ec29e0, C4<1>, C4<1>;
L_0000020543f15970 .functor OR 1, L_0000020543f16460, L_0000020543f15a50, C4<0>, C4<0>;
L_0000020543f15dd0 .functor AND 1, L_0000020543ec2300, L_0000020543ec29e0, C4<1>, C4<1>;
L_0000020543f16540 .functor OR 1, L_0000020543f15970, L_0000020543f15dd0, C4<0>, C4<0>;
v0000020543bf9390_0 .net "Cin", 0 0, L_0000020543ec29e0;  1 drivers
v0000020543bf9110_0 .net "Cout", 0 0, L_0000020543f16540;  1 drivers
v0000020543bf8670_0 .net *"_ivl_0", 0 0, L_0000020543f16cb0;  1 drivers
v0000020543bf8710_0 .net *"_ivl_10", 0 0, L_0000020543f15dd0;  1 drivers
v0000020543bf87b0_0 .net *"_ivl_4", 0 0, L_0000020543f16460;  1 drivers
v0000020543bf8850_0 .net *"_ivl_6", 0 0, L_0000020543f15a50;  1 drivers
v0000020543bf88f0_0 .net *"_ivl_8", 0 0, L_0000020543f15970;  1 drivers
v0000020543bf8990_0 .net "a", 0 0, L_0000020543ec3200;  1 drivers
v0000020543bf92f0_0 .net "b", 0 0, L_0000020543ec2300;  1 drivers
v0000020543bf8b70_0 .net "s", 0 0, L_0000020543f16bd0;  1 drivers
S_0000020543ca6280 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf9a0 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543ca6410 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca6280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f15ac0 .functor XOR 1, L_0000020543ec23a0, L_0000020543ec2580, C4<0>, C4<0>;
L_0000020543f16380 .functor XOR 1, L_0000020543f15ac0, L_0000020543ec2620, C4<0>, C4<0>;
L_0000020543f16a10 .functor AND 1, L_0000020543ec23a0, L_0000020543ec2580, C4<1>, C4<1>;
L_0000020543f16a80 .functor AND 1, L_0000020543ec23a0, L_0000020543ec2620, C4<1>, C4<1>;
L_0000020543f15430 .functor OR 1, L_0000020543f16a10, L_0000020543f16a80, C4<0>, C4<0>;
L_0000020543f169a0 .functor AND 1, L_0000020543ec2580, L_0000020543ec2620, C4<1>, C4<1>;
L_0000020543f154a0 .functor OR 1, L_0000020543f15430, L_0000020543f169a0, C4<0>, C4<0>;
v0000020543bf8fd0_0 .net "Cin", 0 0, L_0000020543ec2620;  1 drivers
v0000020543bf9570_0 .net "Cout", 0 0, L_0000020543f154a0;  1 drivers
v0000020543bf96b0_0 .net *"_ivl_0", 0 0, L_0000020543f15ac0;  1 drivers
v0000020543bf9cf0_0 .net *"_ivl_10", 0 0, L_0000020543f169a0;  1 drivers
v0000020543bf97f0_0 .net *"_ivl_4", 0 0, L_0000020543f16a10;  1 drivers
v0000020543bf9070_0 .net *"_ivl_6", 0 0, L_0000020543f16a80;  1 drivers
v0000020543bba910_0 .net *"_ivl_8", 0 0, L_0000020543f15430;  1 drivers
v0000020543bbaf50_0 .net "a", 0 0, L_0000020543ec23a0;  1 drivers
v0000020543bbb310_0 .net "b", 0 0, L_0000020543ec2580;  1 drivers
v0000020543bba230_0 .net "s", 0 0, L_0000020543f16380;  1 drivers
S_0000020543ca65a0 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf3e0 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543caa280 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca65a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f16770 .functor XOR 1, L_0000020543ec26c0, L_0000020543ec3340, C4<0>, C4<0>;
L_0000020543f15f90 .functor XOR 1, L_0000020543f16770, L_0000020543ec2bc0, C4<0>, C4<0>;
L_0000020543f15b30 .functor AND 1, L_0000020543ec26c0, L_0000020543ec3340, C4<1>, C4<1>;
L_0000020543f165b0 .functor AND 1, L_0000020543ec26c0, L_0000020543ec2bc0, C4<1>, C4<1>;
L_0000020543f15580 .functor OR 1, L_0000020543f15b30, L_0000020543f165b0, C4<0>, C4<0>;
L_0000020543f15ba0 .functor AND 1, L_0000020543ec3340, L_0000020543ec2bc0, C4<1>, C4<1>;
L_0000020543f16e00 .functor OR 1, L_0000020543f15580, L_0000020543f15ba0, C4<0>, C4<0>;
v0000020543bba9b0_0 .net "Cin", 0 0, L_0000020543ec2bc0;  1 drivers
v0000020543bbb630_0 .net "Cout", 0 0, L_0000020543f16e00;  1 drivers
v0000020543bbb590_0 .net *"_ivl_0", 0 0, L_0000020543f16770;  1 drivers
v0000020543bb9830_0 .net *"_ivl_10", 0 0, L_0000020543f15ba0;  1 drivers
v0000020543bba4b0_0 .net *"_ivl_4", 0 0, L_0000020543f15b30;  1 drivers
v0000020543bbb3b0_0 .net *"_ivl_6", 0 0, L_0000020543f165b0;  1 drivers
v0000020543bbb450_0 .net *"_ivl_8", 0 0, L_0000020543f15580;  1 drivers
v0000020543bbaff0_0 .net "a", 0 0, L_0000020543ec26c0;  1 drivers
v0000020543bb9a10_0 .net "b", 0 0, L_0000020543ec3340;  1 drivers
v0000020543bbaeb0_0 .net "s", 0 0, L_0000020543f15f90;  1 drivers
S_0000020543ca7530 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aae9e0 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543cab540 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f15e40 .functor XOR 1, L_0000020543ec2760, L_0000020543ec2c60, C4<0>, C4<0>;
L_0000020543f16700 .functor XOR 1, L_0000020543f15e40, L_0000020543ec2800, C4<0>, C4<0>;
L_0000020543f167e0 .functor AND 1, L_0000020543ec2760, L_0000020543ec2c60, C4<1>, C4<1>;
L_0000020543f15c10 .functor AND 1, L_0000020543ec2760, L_0000020543ec2800, C4<1>, C4<1>;
L_0000020543f15eb0 .functor OR 1, L_0000020543f167e0, L_0000020543f15c10, C4<0>, C4<0>;
L_0000020543f15f20 .functor AND 1, L_0000020543ec2c60, L_0000020543ec2800, C4<1>, C4<1>;
L_0000020543f168c0 .functor OR 1, L_0000020543f15eb0, L_0000020543f15f20, C4<0>, C4<0>;
v0000020543bbb090_0 .net "Cin", 0 0, L_0000020543ec2800;  1 drivers
v0000020543bba5f0_0 .net "Cout", 0 0, L_0000020543f168c0;  1 drivers
v0000020543bbb6d0_0 .net *"_ivl_0", 0 0, L_0000020543f15e40;  1 drivers
v0000020543bbb130_0 .net *"_ivl_10", 0 0, L_0000020543f15f20;  1 drivers
v0000020543bbb8b0_0 .net *"_ivl_4", 0 0, L_0000020543f167e0;  1 drivers
v0000020543bba050_0 .net *"_ivl_6", 0 0, L_0000020543f15c10;  1 drivers
v0000020543bb9bf0_0 .net *"_ivl_8", 0 0, L_0000020543f15eb0;  1 drivers
v0000020543bba690_0 .net "a", 0 0, L_0000020543ec2760;  1 drivers
v0000020543bbb770_0 .net "b", 0 0, L_0000020543ec2c60;  1 drivers
v0000020543bbb1d0_0 .net "s", 0 0, L_0000020543f16700;  1 drivers
S_0000020543caa0f0 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaeaa0 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543ca81b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543caa0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f15660 .functor XOR 1, L_0000020543ec3480, L_0000020543ec2d00, C4<0>, C4<0>;
L_0000020543f15350 .functor XOR 1, L_0000020543f15660, L_0000020543ec2f80, C4<0>, C4<0>;
L_0000020543f16930 .functor AND 1, L_0000020543ec3480, L_0000020543ec2d00, C4<1>, C4<1>;
L_0000020543f16150 .functor AND 1, L_0000020543ec3480, L_0000020543ec2f80, C4<1>, C4<1>;
L_0000020543f16070 .functor OR 1, L_0000020543f16930, L_0000020543f16150, C4<0>, C4<0>;
L_0000020543f15510 .functor AND 1, L_0000020543ec2d00, L_0000020543ec2f80, C4<1>, C4<1>;
L_0000020543f162a0 .functor OR 1, L_0000020543f16070, L_0000020543f15510, C4<0>, C4<0>;
v0000020543bbb4f0_0 .net "Cin", 0 0, L_0000020543ec2f80;  1 drivers
v0000020543bbb270_0 .net "Cout", 0 0, L_0000020543f162a0;  1 drivers
v0000020543bbbd10_0 .net *"_ivl_0", 0 0, L_0000020543f15660;  1 drivers
v0000020543bbb810_0 .net *"_ivl_10", 0 0, L_0000020543f15510;  1 drivers
v0000020543bbb950_0 .net *"_ivl_4", 0 0, L_0000020543f16930;  1 drivers
v0000020543bbb9f0_0 .net *"_ivl_6", 0 0, L_0000020543f16150;  1 drivers
v0000020543bbba90_0 .net *"_ivl_8", 0 0, L_0000020543f16070;  1 drivers
v0000020543bbbb30_0 .net "a", 0 0, L_0000020543ec3480;  1 drivers
v0000020543bb9dd0_0 .net "b", 0 0, L_0000020543ec2d00;  1 drivers
v0000020543bbbbd0_0 .net "s", 0 0, L_0000020543f15350;  1 drivers
S_0000020543ca79e0 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf4e0 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543ca9dd0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca79e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f160e0 .functor XOR 1, L_0000020543ec3160, L_0000020543ec41a0, C4<0>, C4<0>;
L_0000020543f156d0 .functor XOR 1, L_0000020543f160e0, L_0000020543ec4380, C4<0>, C4<0>;
L_0000020543f16b60 .functor AND 1, L_0000020543ec3160, L_0000020543ec41a0, C4<1>, C4<1>;
L_0000020543f161c0 .functor AND 1, L_0000020543ec3160, L_0000020543ec4380, C4<1>, C4<1>;
L_0000020543f16af0 .functor OR 1, L_0000020543f16b60, L_0000020543f161c0, C4<0>, C4<0>;
L_0000020543f16c40 .functor AND 1, L_0000020543ec41a0, L_0000020543ec4380, C4<1>, C4<1>;
L_0000020543f16e70 .functor OR 1, L_0000020543f16af0, L_0000020543f16c40, C4<0>, C4<0>;
v0000020543bbab90_0 .net "Cin", 0 0, L_0000020543ec4380;  1 drivers
v0000020543bbbc70_0 .net "Cout", 0 0, L_0000020543f16e70;  1 drivers
v0000020543bb98d0_0 .net *"_ivl_0", 0 0, L_0000020543f160e0;  1 drivers
v0000020543bb95b0_0 .net *"_ivl_10", 0 0, L_0000020543f16c40;  1 drivers
v0000020543bb9650_0 .net *"_ivl_4", 0 0, L_0000020543f16b60;  1 drivers
v0000020543bb96f0_0 .net *"_ivl_6", 0 0, L_0000020543f161c0;  1 drivers
v0000020543bb9ab0_0 .net *"_ivl_8", 0 0, L_0000020543f16af0;  1 drivers
v0000020543bb9790_0 .net "a", 0 0, L_0000020543ec3160;  1 drivers
v0000020543bb9970_0 .net "b", 0 0, L_0000020543ec41a0;  1 drivers
v0000020543bb9b50_0 .net "s", 0 0, L_0000020543f156d0;  1 drivers
S_0000020543ca7210 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaeb60 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543ca73a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca7210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f157b0 .functor XOR 1, L_0000020543ec50a0, L_0000020543ec64a0, C4<0>, C4<0>;
L_0000020543f152e0 .functor XOR 1, L_0000020543f157b0, L_0000020543ec5d20, C4<0>, C4<0>;
L_0000020543f16310 .functor AND 1, L_0000020543ec50a0, L_0000020543ec64a0, C4<1>, C4<1>;
L_0000020543f15820 .functor AND 1, L_0000020543ec50a0, L_0000020543ec5d20, C4<1>, C4<1>;
L_0000020543f15890 .functor OR 1, L_0000020543f16310, L_0000020543f15820, C4<0>, C4<0>;
L_0000020543f15900 .functor AND 1, L_0000020543ec64a0, L_0000020543ec5d20, C4<1>, C4<1>;
L_0000020543f17880 .functor OR 1, L_0000020543f15890, L_0000020543f15900, C4<0>, C4<0>;
v0000020543bb9c90_0 .net "Cin", 0 0, L_0000020543ec5d20;  1 drivers
v0000020543bba410_0 .net "Cout", 0 0, L_0000020543f17880;  1 drivers
v0000020543bba550_0 .net *"_ivl_0", 0 0, L_0000020543f157b0;  1 drivers
v0000020543bb9d30_0 .net *"_ivl_10", 0 0, L_0000020543f15900;  1 drivers
v0000020543bb9e70_0 .net *"_ivl_4", 0 0, L_0000020543f16310;  1 drivers
v0000020543bb9f10_0 .net *"_ivl_6", 0 0, L_0000020543f15820;  1 drivers
v0000020543bb9fb0_0 .net *"_ivl_8", 0 0, L_0000020543f15890;  1 drivers
v0000020543bba0f0_0 .net "a", 0 0, L_0000020543ec50a0;  1 drivers
v0000020543bba190_0 .net "b", 0 0, L_0000020543ec64a0;  1 drivers
v0000020543bba2d0_0 .net "s", 0 0, L_0000020543f152e0;  1 drivers
S_0000020543cad160 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaeba0 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543cab6d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cad160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f17d50 .functor XOR 1, L_0000020543ec55a0, L_0000020543ec6220, C4<0>, C4<0>;
L_0000020543f17dc0 .functor XOR 1, L_0000020543f17d50, L_0000020543ec5be0, C4<0>, C4<0>;
L_0000020543f16f50 .functor AND 1, L_0000020543ec55a0, L_0000020543ec6220, C4<1>, C4<1>;
L_0000020543f17ab0 .functor AND 1, L_0000020543ec55a0, L_0000020543ec5be0, C4<1>, C4<1>;
L_0000020543f17420 .functor OR 1, L_0000020543f16f50, L_0000020543f17ab0, C4<0>, C4<0>;
L_0000020543f178f0 .functor AND 1, L_0000020543ec6220, L_0000020543ec5be0, C4<1>, C4<1>;
L_0000020543f17490 .functor OR 1, L_0000020543f17420, L_0000020543f178f0, C4<0>, C4<0>;
v0000020543bba370_0 .net "Cin", 0 0, L_0000020543ec5be0;  1 drivers
v0000020543bbac30_0 .net "Cout", 0 0, L_0000020543f17490;  1 drivers
v0000020543bba730_0 .net *"_ivl_0", 0 0, L_0000020543f17d50;  1 drivers
v0000020543bba7d0_0 .net *"_ivl_10", 0 0, L_0000020543f178f0;  1 drivers
v0000020543bba870_0 .net *"_ivl_4", 0 0, L_0000020543f16f50;  1 drivers
v0000020543bbaa50_0 .net *"_ivl_6", 0 0, L_0000020543f17ab0;  1 drivers
v0000020543bbaaf0_0 .net *"_ivl_8", 0 0, L_0000020543f17420;  1 drivers
v0000020543bbacd0_0 .net "a", 0 0, L_0000020543ec55a0;  1 drivers
v0000020543bbad70_0 .net "b", 0 0, L_0000020543ec6220;  1 drivers
v0000020543bbae10_0 .net "s", 0 0, L_0000020543f17dc0;  1 drivers
S_0000020543ca8e30 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaeee0 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543ca8340 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca8e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f17500 .functor XOR 1, L_0000020543ec4ec0, L_0000020543ec58c0, C4<0>, C4<0>;
L_0000020543f186f0 .functor XOR 1, L_0000020543f17500, L_0000020543ec6040, C4<0>, C4<0>;
L_0000020543f179d0 .functor AND 1, L_0000020543ec4ec0, L_0000020543ec58c0, C4<1>, C4<1>;
L_0000020543f17570 .functor AND 1, L_0000020543ec4ec0, L_0000020543ec6040, C4<1>, C4<1>;
L_0000020543f176c0 .functor OR 1, L_0000020543f179d0, L_0000020543f17570, C4<0>, C4<0>;
L_0000020543f18060 .functor AND 1, L_0000020543ec58c0, L_0000020543ec6040, C4<1>, C4<1>;
L_0000020543f18220 .functor OR 1, L_0000020543f176c0, L_0000020543f18060, C4<0>, C4<0>;
v0000020543cafd40_0 .net "Cin", 0 0, L_0000020543ec6040;  1 drivers
v0000020543caf3e0_0 .net "Cout", 0 0, L_0000020543f18220;  1 drivers
v0000020543cb06a0_0 .net *"_ivl_0", 0 0, L_0000020543f17500;  1 drivers
v0000020543cb1140_0 .net *"_ivl_10", 0 0, L_0000020543f18060;  1 drivers
v0000020543caf660_0 .net *"_ivl_4", 0 0, L_0000020543f179d0;  1 drivers
v0000020543cb11e0_0 .net *"_ivl_6", 0 0, L_0000020543f17570;  1 drivers
v0000020543caf7a0_0 .net *"_ivl_8", 0 0, L_0000020543f176c0;  1 drivers
v0000020543caf700_0 .net "a", 0 0, L_0000020543ec4ec0;  1 drivers
v0000020543caf5c0_0 .net "b", 0 0, L_0000020543ec58c0;  1 drivers
v0000020543cafac0_0 .net "s", 0 0, L_0000020543f186f0;  1 drivers
S_0000020543caa8c0 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaef20 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543cad2f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543caa8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f17e30 .functor XOR 1, L_0000020543ec5c80, L_0000020543ec5140, C4<0>, C4<0>;
L_0000020543f18760 .functor XOR 1, L_0000020543f17e30, L_0000020543ec44c0, C4<0>, C4<0>;
L_0000020543f16fc0 .functor AND 1, L_0000020543ec5c80, L_0000020543ec5140, C4<1>, C4<1>;
L_0000020543f18680 .functor AND 1, L_0000020543ec5c80, L_0000020543ec44c0, C4<1>, C4<1>;
L_0000020543f175e0 .functor OR 1, L_0000020543f16fc0, L_0000020543f18680, C4<0>, C4<0>;
L_0000020543f17c70 .functor AND 1, L_0000020543ec5140, L_0000020543ec44c0, C4<1>, C4<1>;
L_0000020543f17730 .functor OR 1, L_0000020543f175e0, L_0000020543f17c70, C4<0>, C4<0>;
v0000020543caf980_0 .net "Cin", 0 0, L_0000020543ec44c0;  1 drivers
v0000020543cb1320_0 .net "Cout", 0 0, L_0000020543f17730;  1 drivers
v0000020543cb0920_0 .net *"_ivl_0", 0 0, L_0000020543f17e30;  1 drivers
v0000020543caf840_0 .net *"_ivl_10", 0 0, L_0000020543f17c70;  1 drivers
v0000020543cb0560_0 .net *"_ivl_4", 0 0, L_0000020543f16fc0;  1 drivers
v0000020543cb09c0_0 .net *"_ivl_6", 0 0, L_0000020543f18680;  1 drivers
v0000020543cafe80_0 .net *"_ivl_8", 0 0, L_0000020543f175e0;  1 drivers
v0000020543cb0e20_0 .net "a", 0 0, L_0000020543ec5c80;  1 drivers
v0000020543cafb60_0 .net "b", 0 0, L_0000020543ec5140;  1 drivers
v0000020543caf480_0 .net "s", 0 0, L_0000020543f18760;  1 drivers
S_0000020543ca8fc0 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf460 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543ca7b70 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca8fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f17ea0 .functor XOR 1, L_0000020543ec46a0, L_0000020543ec5000, C4<0>, C4<0>;
L_0000020543f17030 .functor XOR 1, L_0000020543f17ea0, L_0000020543ec4880, C4<0>, C4<0>;
L_0000020543f170a0 .functor AND 1, L_0000020543ec46a0, L_0000020543ec5000, C4<1>, C4<1>;
L_0000020543f18450 .functor AND 1, L_0000020543ec46a0, L_0000020543ec4880, C4<1>, C4<1>;
L_0000020543f17b20 .functor OR 1, L_0000020543f170a0, L_0000020543f18450, C4<0>, C4<0>;
L_0000020543f17a40 .functor AND 1, L_0000020543ec5000, L_0000020543ec4880, C4<1>, C4<1>;
L_0000020543f187d0 .functor OR 1, L_0000020543f17b20, L_0000020543f17a40, C4<0>, C4<0>;
v0000020543caf8e0_0 .net "Cin", 0 0, L_0000020543ec4880;  1 drivers
v0000020543cb1280_0 .net "Cout", 0 0, L_0000020543f187d0;  1 drivers
v0000020543caf340_0 .net *"_ivl_0", 0 0, L_0000020543f17ea0;  1 drivers
v0000020543cafde0_0 .net *"_ivl_10", 0 0, L_0000020543f17a40;  1 drivers
v0000020543cb0ce0_0 .net *"_ivl_4", 0 0, L_0000020543f170a0;  1 drivers
v0000020543cb01a0_0 .net *"_ivl_6", 0 0, L_0000020543f18450;  1 drivers
v0000020543caf520_0 .net *"_ivl_8", 0 0, L_0000020543f17b20;  1 drivers
v0000020543cb10a0_0 .net "a", 0 0, L_0000020543ec46a0;  1 drivers
v0000020543caff20_0 .net "b", 0 0, L_0000020543ec5000;  1 drivers
v0000020543cb1500_0 .net "s", 0 0, L_0000020543f17030;  1 drivers
S_0000020543ca9f60 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf920 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543ca7d00 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca9f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f17b90 .functor XOR 1, L_0000020543ec3e80, L_0000020543ec3de0, C4<0>, C4<0>;
L_0000020543f173b0 .functor XOR 1, L_0000020543f17b90, L_0000020543ec4ba0, C4<0>, C4<0>;
L_0000020543f17810 .functor AND 1, L_0000020543ec3e80, L_0000020543ec3de0, C4<1>, C4<1>;
L_0000020543f17ff0 .functor AND 1, L_0000020543ec3e80, L_0000020543ec4ba0, C4<1>, C4<1>;
L_0000020543f18290 .functor OR 1, L_0000020543f17810, L_0000020543f17ff0, C4<0>, C4<0>;
L_0000020543f177a0 .functor AND 1, L_0000020543ec3de0, L_0000020543ec4ba0, C4<1>, C4<1>;
L_0000020543f17650 .functor OR 1, L_0000020543f18290, L_0000020543f177a0, C4<0>, C4<0>;
v0000020543cafa20_0 .net "Cin", 0 0, L_0000020543ec4ba0;  1 drivers
v0000020543cb0600_0 .net "Cout", 0 0, L_0000020543f17650;  1 drivers
v0000020543caf160_0 .net *"_ivl_0", 0 0, L_0000020543f17b90;  1 drivers
v0000020543caffc0_0 .net *"_ivl_10", 0 0, L_0000020543f177a0;  1 drivers
v0000020543cb0ec0_0 .net *"_ivl_4", 0 0, L_0000020543f17810;  1 drivers
v0000020543cb0f60_0 .net *"_ivl_6", 0 0, L_0000020543f17ff0;  1 drivers
v0000020543cb04c0_0 .net *"_ivl_8", 0 0, L_0000020543f18290;  1 drivers
v0000020543cafc00_0 .net "a", 0 0, L_0000020543ec3e80;  1 drivers
v0000020543cb1000_0 .net "b", 0 0, L_0000020543ec3de0;  1 drivers
v0000020543cb13c0_0 .net "s", 0 0, L_0000020543f173b0;  1 drivers
S_0000020543caaf00 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaef60 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543ca9ab0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543caaf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f185a0 .functor XOR 1, L_0000020543ec4100, L_0000020543ec3d40, C4<0>, C4<0>;
L_0000020543f18140 .functor XOR 1, L_0000020543f185a0, L_0000020543ec6400, C4<0>, C4<0>;
L_0000020543f172d0 .functor AND 1, L_0000020543ec4100, L_0000020543ec3d40, C4<1>, C4<1>;
L_0000020543f17960 .functor AND 1, L_0000020543ec4100, L_0000020543ec6400, C4<1>, C4<1>;
L_0000020543f17340 .functor OR 1, L_0000020543f172d0, L_0000020543f17960, C4<0>, C4<0>;
L_0000020543f18300 .functor AND 1, L_0000020543ec3d40, L_0000020543ec6400, C4<1>, C4<1>;
L_0000020543f184c0 .functor OR 1, L_0000020543f17340, L_0000020543f18300, C4<0>, C4<0>;
v0000020543cb0060_0 .net "Cin", 0 0, L_0000020543ec6400;  1 drivers
v0000020543cb0d80_0 .net "Cout", 0 0, L_0000020543f184c0;  1 drivers
v0000020543cb1460_0 .net *"_ivl_0", 0 0, L_0000020543f185a0;  1 drivers
v0000020543cafca0_0 .net *"_ivl_10", 0 0, L_0000020543f18300;  1 drivers
v0000020543cb0100_0 .net *"_ivl_4", 0 0, L_0000020543f172d0;  1 drivers
v0000020543cb1780_0 .net *"_ivl_6", 0 0, L_0000020543f17960;  1 drivers
v0000020543cb15a0_0 .net *"_ivl_8", 0 0, L_0000020543f17340;  1 drivers
v0000020543cb1640_0 .net "a", 0 0, L_0000020543ec4100;  1 drivers
v0000020543cb0240_0 .net "b", 0 0, L_0000020543ec3d40;  1 drivers
v0000020543cb02e0_0 .net "s", 0 0, L_0000020543f18140;  1 drivers
S_0000020543cab860 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaefa0 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543ca76c0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cab860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f17c00 .functor XOR 1, L_0000020543ec4920, L_0000020543ec5dc0, C4<0>, C4<0>;
L_0000020543f18840 .functor XOR 1, L_0000020543f17c00, L_0000020543ec62c0, C4<0>, C4<0>;
L_0000020543f18370 .functor AND 1, L_0000020543ec4920, L_0000020543ec5dc0, C4<1>, C4<1>;
L_0000020543f17180 .functor AND 1, L_0000020543ec4920, L_0000020543ec62c0, C4<1>, C4<1>;
L_0000020543f17ce0 .functor OR 1, L_0000020543f18370, L_0000020543f17180, C4<0>, C4<0>;
L_0000020543f17f10 .functor AND 1, L_0000020543ec5dc0, L_0000020543ec62c0, C4<1>, C4<1>;
L_0000020543f17f80 .functor OR 1, L_0000020543f17ce0, L_0000020543f17f10, C4<0>, C4<0>;
v0000020543cb0380_0 .net "Cin", 0 0, L_0000020543ec62c0;  1 drivers
v0000020543cb0420_0 .net "Cout", 0 0, L_0000020543f17f80;  1 drivers
v0000020543cb16e0_0 .net *"_ivl_0", 0 0, L_0000020543f17c00;  1 drivers
v0000020543cb0740_0 .net *"_ivl_10", 0 0, L_0000020543f17f10;  1 drivers
v0000020543caf200_0 .net *"_ivl_4", 0 0, L_0000020543f18370;  1 drivers
v0000020543cb1820_0 .net *"_ivl_6", 0 0, L_0000020543f17180;  1 drivers
v0000020543caf2a0_0 .net *"_ivl_8", 0 0, L_0000020543f17ce0;  1 drivers
v0000020543cb18c0_0 .net "a", 0 0, L_0000020543ec4920;  1 drivers
v0000020543cb07e0_0 .net "b", 0 0, L_0000020543ec5dc0;  1 drivers
v0000020543cb0880_0 .net "s", 0 0, L_0000020543f18840;  1 drivers
S_0000020543cac030 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf2a0 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543caad70 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cac030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f180d0 .functor XOR 1, L_0000020543ec51e0, L_0000020543ec4560, C4<0>, C4<0>;
L_0000020543f181b0 .functor XOR 1, L_0000020543f180d0, L_0000020543ec5320, C4<0>, C4<0>;
L_0000020543f183e0 .functor AND 1, L_0000020543ec51e0, L_0000020543ec4560, C4<1>, C4<1>;
L_0000020543f18530 .functor AND 1, L_0000020543ec51e0, L_0000020543ec5320, C4<1>, C4<1>;
L_0000020543f17110 .functor OR 1, L_0000020543f183e0, L_0000020543f18530, C4<0>, C4<0>;
L_0000020543f18610 .functor AND 1, L_0000020543ec4560, L_0000020543ec5320, C4<1>, C4<1>;
L_0000020543f188b0 .functor OR 1, L_0000020543f17110, L_0000020543f18610, C4<0>, C4<0>;
v0000020543cb0a60_0 .net "Cin", 0 0, L_0000020543ec5320;  1 drivers
v0000020543cb0b00_0 .net "Cout", 0 0, L_0000020543f188b0;  1 drivers
v0000020543cb0ba0_0 .net *"_ivl_0", 0 0, L_0000020543f180d0;  1 drivers
v0000020543cb0c40_0 .net *"_ivl_10", 0 0, L_0000020543f18610;  1 drivers
v0000020543cb3260_0 .net *"_ivl_4", 0 0, L_0000020543f183e0;  1 drivers
v0000020543cb1be0_0 .net *"_ivl_6", 0 0, L_0000020543f18530;  1 drivers
v0000020543cb25e0_0 .net *"_ivl_8", 0 0, L_0000020543f17110;  1 drivers
v0000020543cb2900_0 .net "a", 0 0, L_0000020543ec51e0;  1 drivers
v0000020543cb3620_0 .net "b", 0 0, L_0000020543ec4560;  1 drivers
v0000020543cb1a00_0 .net "s", 0 0, L_0000020543f181b0;  1 drivers
S_0000020543cab9f0 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaefe0 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543cac350 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cab9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f18920 .functor XOR 1, L_0000020543ec5280, L_0000020543ec49c0, C4<0>, C4<0>;
L_0000020543f18990 .functor XOR 1, L_0000020543f18920, L_0000020543ec4ce0, C4<0>, C4<0>;
L_0000020543f18a00 .functor AND 1, L_0000020543ec5280, L_0000020543ec49c0, C4<1>, C4<1>;
L_0000020543f18a70 .functor AND 1, L_0000020543ec5280, L_0000020543ec4ce0, C4<1>, C4<1>;
L_0000020543f16ee0 .functor OR 1, L_0000020543f18a00, L_0000020543f18a70, C4<0>, C4<0>;
L_0000020543f171f0 .functor AND 1, L_0000020543ec49c0, L_0000020543ec4ce0, C4<1>, C4<1>;
L_0000020543f17260 .functor OR 1, L_0000020543f16ee0, L_0000020543f171f0, C4<0>, C4<0>;
v0000020543cb3940_0 .net "Cin", 0 0, L_0000020543ec4ce0;  1 drivers
v0000020543cb2ea0_0 .net "Cout", 0 0, L_0000020543f17260;  1 drivers
v0000020543cb2540_0 .net *"_ivl_0", 0 0, L_0000020543f18920;  1 drivers
v0000020543cb3440_0 .net *"_ivl_10", 0 0, L_0000020543f171f0;  1 drivers
v0000020543cb3580_0 .net *"_ivl_4", 0 0, L_0000020543f18a00;  1 drivers
v0000020543cb4020_0 .net *"_ivl_6", 0 0, L_0000020543f18a70;  1 drivers
v0000020543cb1d20_0 .net *"_ivl_8", 0 0, L_0000020543f16ee0;  1 drivers
v0000020543cb39e0_0 .net "a", 0 0, L_0000020543ec5280;  1 drivers
v0000020543cb2ae0_0 .net "b", 0 0, L_0000020543ec49c0;  1 drivers
v0000020543cb2b80_0 .net "s", 0 0, L_0000020543f18990;  1 drivers
S_0000020543ca7850 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf020 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543cac1c0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca7850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1a280 .functor XOR 1, L_0000020543ec3f20, L_0000020543ec4c40, C4<0>, C4<0>;
L_0000020543f18fb0 .functor XOR 1, L_0000020543f1a280, L_0000020543ec5e60, C4<0>, C4<0>;
L_0000020543f19950 .functor AND 1, L_0000020543ec3f20, L_0000020543ec4c40, C4<1>, C4<1>;
L_0000020543f199c0 .functor AND 1, L_0000020543ec3f20, L_0000020543ec5e60, C4<1>, C4<1>;
L_0000020543f19020 .functor OR 1, L_0000020543f19950, L_0000020543f199c0, C4<0>, C4<0>;
L_0000020543f19e90 .functor AND 1, L_0000020543ec4c40, L_0000020543ec5e60, C4<1>, C4<1>;
L_0000020543f192c0 .functor OR 1, L_0000020543f19020, L_0000020543f19e90, C4<0>, C4<0>;
v0000020543cb1fa0_0 .net "Cin", 0 0, L_0000020543ec5e60;  1 drivers
v0000020543cb2720_0 .net "Cout", 0 0, L_0000020543f192c0;  1 drivers
v0000020543cb2400_0 .net *"_ivl_0", 0 0, L_0000020543f1a280;  1 drivers
v0000020543cb1aa0_0 .net *"_ivl_10", 0 0, L_0000020543f19e90;  1 drivers
v0000020543cb3a80_0 .net *"_ivl_4", 0 0, L_0000020543f19950;  1 drivers
v0000020543cb34e0_0 .net *"_ivl_6", 0 0, L_0000020543f199c0;  1 drivers
v0000020543cb1e60_0 .net *"_ivl_8", 0 0, L_0000020543f19020;  1 drivers
v0000020543cb1960_0 .net "a", 0 0, L_0000020543ec3f20;  1 drivers
v0000020543cb2cc0_0 .net "b", 0 0, L_0000020543ec4c40;  1 drivers
v0000020543cb1b40_0 .net "s", 0 0, L_0000020543f18fb0;  1 drivers
S_0000020543ca9470 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf060 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543ca7080 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca9470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f18ca0 .functor XOR 1, L_0000020543ec3fc0, L_0000020543ec4060, C4<0>, C4<0>;
L_0000020543f1a210 .functor XOR 1, L_0000020543f18ca0, L_0000020543ec4a60, C4<0>, C4<0>;
L_0000020543f18d80 .functor AND 1, L_0000020543ec3fc0, L_0000020543ec4060, C4<1>, C4<1>;
L_0000020543f18f40 .functor AND 1, L_0000020543ec3fc0, L_0000020543ec4a60, C4<1>, C4<1>;
L_0000020543f18df0 .functor OR 1, L_0000020543f18d80, L_0000020543f18f40, C4<0>, C4<0>;
L_0000020543f19480 .functor AND 1, L_0000020543ec4060, L_0000020543ec4a60, C4<1>, C4<1>;
L_0000020543f194f0 .functor OR 1, L_0000020543f18df0, L_0000020543f19480, C4<0>, C4<0>;
v0000020543cb40c0_0 .net "Cin", 0 0, L_0000020543ec4a60;  1 drivers
v0000020543cb1c80_0 .net "Cout", 0 0, L_0000020543f194f0;  1 drivers
v0000020543cb3b20_0 .net *"_ivl_0", 0 0, L_0000020543f18ca0;  1 drivers
v0000020543cb3c60_0 .net *"_ivl_10", 0 0, L_0000020543f19480;  1 drivers
v0000020543cb2180_0 .net *"_ivl_4", 0 0, L_0000020543f18d80;  1 drivers
v0000020543cb3bc0_0 .net *"_ivl_6", 0 0, L_0000020543f18f40;  1 drivers
v0000020543cb2e00_0 .net *"_ivl_8", 0 0, L_0000020543f18df0;  1 drivers
v0000020543cb2040_0 .net "a", 0 0, L_0000020543ec3fc0;  1 drivers
v0000020543cb1dc0_0 .net "b", 0 0, L_0000020543ec4060;  1 drivers
v0000020543cb36c0_0 .net "s", 0 0, L_0000020543f1a210;  1 drivers
S_0000020543cac4e0 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf2e0 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543ca7e90 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cac4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f19f00 .functor XOR 1, L_0000020543ec5f00, L_0000020543ec6360, C4<0>, C4<0>;
L_0000020543f196b0 .functor XOR 1, L_0000020543f19f00, L_0000020543ec56e0, C4<0>, C4<0>;
L_0000020543f198e0 .functor AND 1, L_0000020543ec5f00, L_0000020543ec6360, C4<1>, C4<1>;
L_0000020543f19720 .functor AND 1, L_0000020543ec5f00, L_0000020543ec56e0, C4<1>, C4<1>;
L_0000020543f19790 .functor OR 1, L_0000020543f198e0, L_0000020543f19720, C4<0>, C4<0>;
L_0000020543f1a520 .functor AND 1, L_0000020543ec6360, L_0000020543ec56e0, C4<1>, C4<1>;
L_0000020543f1a1a0 .functor OR 1, L_0000020543f19790, L_0000020543f1a520, C4<0>, C4<0>;
v0000020543cb1f00_0 .net "Cin", 0 0, L_0000020543ec56e0;  1 drivers
v0000020543cb3760_0 .net "Cout", 0 0, L_0000020543f1a1a0;  1 drivers
v0000020543cb3800_0 .net *"_ivl_0", 0 0, L_0000020543f19f00;  1 drivers
v0000020543cb38a0_0 .net *"_ivl_10", 0 0, L_0000020543f1a520;  1 drivers
v0000020543cb2c20_0 .net *"_ivl_4", 0 0, L_0000020543f198e0;  1 drivers
v0000020543cb3d00_0 .net *"_ivl_6", 0 0, L_0000020543f19720;  1 drivers
v0000020543cb24a0_0 .net *"_ivl_8", 0 0, L_0000020543f19790;  1 drivers
v0000020543cb2360_0 .net "a", 0 0, L_0000020543ec5f00;  1 drivers
v0000020543cb2680_0 .net "b", 0 0, L_0000020543ec6360;  1 drivers
v0000020543cb3da0_0 .net "s", 0 0, L_0000020543f196b0;  1 drivers
S_0000020543cab090 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf520 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543ca8020 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cab090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1a670 .functor XOR 1, L_0000020543ec5aa0, L_0000020543ec4240, C4<0>, C4<0>;
L_0000020543f1a600 .functor XOR 1, L_0000020543f1a670, L_0000020543ec42e0, C4<0>, C4<0>;
L_0000020543f19800 .functor AND 1, L_0000020543ec5aa0, L_0000020543ec4240, C4<1>, C4<1>;
L_0000020543f19410 .functor AND 1, L_0000020543ec5aa0, L_0000020543ec42e0, C4<1>, C4<1>;
L_0000020543f19870 .functor OR 1, L_0000020543f19800, L_0000020543f19410, C4<0>, C4<0>;
L_0000020543f19a30 .functor AND 1, L_0000020543ec4240, L_0000020543ec42e0, C4<1>, C4<1>;
L_0000020543f19090 .functor OR 1, L_0000020543f19870, L_0000020543f19a30, C4<0>, C4<0>;
v0000020543cb20e0_0 .net "Cin", 0 0, L_0000020543ec42e0;  1 drivers
v0000020543cb3e40_0 .net "Cout", 0 0, L_0000020543f19090;  1 drivers
v0000020543cb2d60_0 .net *"_ivl_0", 0 0, L_0000020543f1a670;  1 drivers
v0000020543cb2220_0 .net *"_ivl_10", 0 0, L_0000020543f19a30;  1 drivers
v0000020543cb2860_0 .net *"_ivl_4", 0 0, L_0000020543f19800;  1 drivers
v0000020543cb22c0_0 .net *"_ivl_6", 0 0, L_0000020543f19410;  1 drivers
v0000020543cb3ee0_0 .net *"_ivl_8", 0 0, L_0000020543f19870;  1 drivers
v0000020543cb2fe0_0 .net "a", 0 0, L_0000020543ec5aa0;  1 drivers
v0000020543cb3f80_0 .net "b", 0 0, L_0000020543ec4240;  1 drivers
v0000020543cb27c0_0 .net "s", 0 0, L_0000020543f1a600;  1 drivers
S_0000020543cacfd0 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf0a0 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543cab220 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cacfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f19aa0 .functor XOR 1, L_0000020543ec5780, L_0000020543ec5820, C4<0>, C4<0>;
L_0000020543f18bc0 .functor XOR 1, L_0000020543f19aa0, L_0000020543ec4420, C4<0>, C4<0>;
L_0000020543f1a4b0 .functor AND 1, L_0000020543ec5780, L_0000020543ec5820, C4<1>, C4<1>;
L_0000020543f19560 .functor AND 1, L_0000020543ec5780, L_0000020543ec4420, C4<1>, C4<1>;
L_0000020543f19f70 .functor OR 1, L_0000020543f1a4b0, L_0000020543f19560, C4<0>, C4<0>;
L_0000020543f18e60 .functor AND 1, L_0000020543ec5820, L_0000020543ec4420, C4<1>, C4<1>;
L_0000020543f19fe0 .functor OR 1, L_0000020543f19f70, L_0000020543f18e60, C4<0>, C4<0>;
v0000020543cb2f40_0 .net "Cin", 0 0, L_0000020543ec4420;  1 drivers
v0000020543cb29a0_0 .net "Cout", 0 0, L_0000020543f19fe0;  1 drivers
v0000020543cb3080_0 .net *"_ivl_0", 0 0, L_0000020543f19aa0;  1 drivers
v0000020543cb2a40_0 .net *"_ivl_10", 0 0, L_0000020543f18e60;  1 drivers
v0000020543cb3120_0 .net *"_ivl_4", 0 0, L_0000020543f1a4b0;  1 drivers
v0000020543cb31c0_0 .net *"_ivl_6", 0 0, L_0000020543f19560;  1 drivers
v0000020543cb3300_0 .net *"_ivl_8", 0 0, L_0000020543f19f70;  1 drivers
v0000020543cb33a0_0 .net "a", 0 0, L_0000020543ec5780;  1 drivers
v0000020543cb6000_0 .net "b", 0 0, L_0000020543ec5820;  1 drivers
v0000020543cb5ba0_0 .net "s", 0 0, L_0000020543f18bc0;  1 drivers
S_0000020543ca84d0 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf860 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543cac670 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca84d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f18ed0 .functor XOR 1, L_0000020543ec53c0, L_0000020543ec4600, C4<0>, C4<0>;
L_0000020543f1a050 .functor XOR 1, L_0000020543f18ed0, L_0000020543ec5fa0, C4<0>, C4<0>;
L_0000020543f19170 .functor AND 1, L_0000020543ec53c0, L_0000020543ec4600, C4<1>, C4<1>;
L_0000020543f19640 .functor AND 1, L_0000020543ec53c0, L_0000020543ec5fa0, C4<1>, C4<1>;
L_0000020543f19100 .functor OR 1, L_0000020543f19170, L_0000020543f19640, C4<0>, C4<0>;
L_0000020543f19cd0 .functor AND 1, L_0000020543ec4600, L_0000020543ec5fa0, C4<1>, C4<1>;
L_0000020543f195d0 .functor OR 1, L_0000020543f19100, L_0000020543f19cd0, C4<0>, C4<0>;
v0000020543cb5ce0_0 .net "Cin", 0 0, L_0000020543ec5fa0;  1 drivers
v0000020543cb5e20_0 .net "Cout", 0 0, L_0000020543f195d0;  1 drivers
v0000020543cb4b60_0 .net *"_ivl_0", 0 0, L_0000020543f18ed0;  1 drivers
v0000020543cb5380_0 .net *"_ivl_10", 0 0, L_0000020543f19cd0;  1 drivers
v0000020543cb45c0_0 .net *"_ivl_4", 0 0, L_0000020543f19170;  1 drivers
v0000020543cb5ec0_0 .net *"_ivl_6", 0 0, L_0000020543f19640;  1 drivers
v0000020543cb4480_0 .net *"_ivl_8", 0 0, L_0000020543f19100;  1 drivers
v0000020543cb4f20_0 .net "a", 0 0, L_0000020543ec53c0;  1 drivers
v0000020543cb54c0_0 .net "b", 0 0, L_0000020543ec4600;  1 drivers
v0000020543cb5b00_0 .net "s", 0 0, L_0000020543f1a050;  1 drivers
S_0000020543ca8660 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543ca2270;
 .timescale 0 0;
P_0000020543aaf8a0 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543ca87f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca8660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1a2f0 .functor XOR 1, L_0000020543ec60e0, L_0000020543ec4740, C4<0>, C4<0>;
L_0000020543f18b50 .functor XOR 1, L_0000020543f1a2f0, L_0000020543ec6180, C4<0>, C4<0>;
L_0000020543f19b10 .functor AND 1, L_0000020543ec60e0, L_0000020543ec4740, C4<1>, C4<1>;
L_0000020543f191e0 .functor AND 1, L_0000020543ec60e0, L_0000020543ec6180, C4<1>, C4<1>;
L_0000020543f19c60 .functor OR 1, L_0000020543f19b10, L_0000020543f191e0, C4<0>, C4<0>;
L_0000020543f19b80 .functor AND 1, L_0000020543ec4740, L_0000020543ec6180, C4<1>, C4<1>;
L_0000020543f19250 .functor OR 1, L_0000020543f19c60, L_0000020543f19b80, C4<0>, C4<0>;
v0000020543cb5740_0 .net "Cin", 0 0, L_0000020543ec6180;  1 drivers
v0000020543cb4ac0_0 .net "Cout", 0 0, L_0000020543f19250;  1 drivers
v0000020543cb5560_0 .net *"_ivl_0", 0 0, L_0000020543f1a2f0;  1 drivers
v0000020543cb4a20_0 .net *"_ivl_10", 0 0, L_0000020543f19b80;  1 drivers
v0000020543cb4c00_0 .net *"_ivl_4", 0 0, L_0000020543f19b10;  1 drivers
v0000020543cb5420_0 .net *"_ivl_6", 0 0, L_0000020543f191e0;  1 drivers
v0000020543cb43e0_0 .net *"_ivl_8", 0 0, L_0000020543f19c60;  1 drivers
v0000020543cb5f60_0 .net "a", 0 0, L_0000020543ec60e0;  1 drivers
v0000020543cb61e0_0 .net "b", 0 0, L_0000020543ec4740;  1 drivers
v0000020543cb6640_0 .net "s", 0 0, L_0000020543f18b50;  1 drivers
S_0000020543caa410 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543ca20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543aaf0e0 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543cb4ca0_0 .net *"_ivl_0", 15 0, L_0000020543ec1b80;  1 drivers
L_0000020543df3d88 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543cb4200_0 .net *"_ivl_3", 7 0, L_0000020543df3d88;  1 drivers
v0000020543cb6320_0 .net *"_ivl_4", 15 0, L_0000020543ec2440;  1 drivers
L_0000020543df3dd0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543cb5d80_0 .net *"_ivl_7", 7 0, L_0000020543df3dd0;  1 drivers
v0000020543cb42a0_0 .net "a", 7 0, L_0000020543ec3c00;  alias, 1 drivers
v0000020543cb5600_0 .net "b", 7 0, v0000020543cb4520_0;  alias, 1 drivers
v0000020543cb4340_0 .net "y", 15 0, L_0000020543ec1860;  alias, 1 drivers
L_0000020543ec1b80 .concat [ 8 8 0 0], L_0000020543ec3c00, L_0000020543df3d88;
L_0000020543ec2440 .concat [ 8 8 0 0], v0000020543cb4520_0, L_0000020543df3dd0;
L_0000020543ec1860 .arith/mult 16, L_0000020543ec1b80, L_0000020543ec2440;
S_0000020543ca9150 .scope generate, "genblk1[1]" "genblk1[1]" 5 56, 5 56 0, S_0000020543ca1c30;
 .timescale 0 0;
P_0000020543aaf160 .param/l "co_idx" 0 5 56, +C4<01>;
S_0000020543ca92e0 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543ca9150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543aaf320 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df3ea8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543cc3700_0 .net/2u *"_ivl_0", 1 0, L_0000020543df3ea8;  1 drivers
L_0000020543df3f80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543cc3520_0 .net/2u *"_ivl_10", 15 0, L_0000020543df3f80;  1 drivers
v0000020543cc3e80_0 .net *"_ivl_2", 0 0, L_0000020543ec4d80;  1 drivers
v0000020543cc35c0_0 .net "a_in", 7 0, L_0000020543f82690;  alias, 1 drivers
v0000020543cc37a0_0 .net "a_out", 7 0, o0000020543c5da98;  alias, 0 drivers
v0000020543cc33e0_0 .var "a_out_reg", 7 0;
v0000020543cc4060_0 .net "a_val", 7 0, v0000020543cc33e0_0;  1 drivers
v0000020543cc5000_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543cc4ec0_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543cc50a0_0 .net "d_in", 31 0, L_0000020543f817b0;  alias, 1 drivers
v0000020543cc4c40_0 .net "d_out", 31 0, L_0000020543ec4e20;  alias, 1 drivers
v0000020543cc58c0_0 .net "ext_y_val", 31 0, L_0000020543ec5500;  1 drivers
v0000020543cc3840_0 .net "ps_out_cout", 0 0, L_0000020543ecb4a0;  1 drivers
v0000020543cc5780_0 .net "ps_out_val", 31 0, L_0000020543ec9560;  1 drivers
v0000020543cc51e0_0 .var "psum_stored", 31 0;
v0000020543cc5500_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543cc5140_0 .net "w_val", 7 0, L_0000020543ec5960;  1 drivers
v0000020543cc5280_0 .var "weight_stored", 31 0;
v0000020543cc38e0_0 .net "y_val", 15 0, L_0000020543ec5460;  1 drivers
L_0000020543ec4d80 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df3ea8;
L_0000020543ec4e20 .functor MUXZ 32, v0000020543cc51e0_0, v0000020543cc5280_0, L_0000020543ec4d80, C4<>;
L_0000020543ec5960 .part v0000020543cc5280_0, 0, 8;
L_0000020543ec5500 .concat [ 16 16 0 0], L_0000020543ec5460, L_0000020543df3f80;
S_0000020543cac800 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543ca92e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543aaf360 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df3fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543cc0be0_0 .net/2u *"_ivl_228", 0 0, L_0000020543df3fc8;  1 drivers
v0000020543cc3020_0 .net "a", 31 0, L_0000020543ec5500;  alias, 1 drivers
v0000020543cc2760_0 .net "b", 31 0, L_0000020543f817b0;  alias, 1 drivers
v0000020543cc28a0_0 .net "carry", 32 0, L_0000020543ecb040;  1 drivers
v0000020543cc0aa0_0 .net "cout", 0 0, L_0000020543ecb4a0;  alias, 1 drivers
v0000020543cc2080_0 .net "y", 31 0, L_0000020543ec9560;  alias, 1 drivers
L_0000020543ec5640 .part L_0000020543ec5500, 0, 1;
L_0000020543ec7580 .part L_0000020543f817b0, 0, 1;
L_0000020543ec74e0 .part L_0000020543ecb040, 0, 1;
L_0000020543ec6fe0 .part L_0000020543ec5500, 1, 1;
L_0000020543ec8660 .part L_0000020543f817b0, 1, 1;
L_0000020543ec8520 .part L_0000020543ecb040, 1, 1;
L_0000020543ec7bc0 .part L_0000020543ec5500, 2, 1;
L_0000020543ec6900 .part L_0000020543f817b0, 2, 1;
L_0000020543ec82a0 .part L_0000020543ecb040, 2, 1;
L_0000020543ec7120 .part L_0000020543ec5500, 3, 1;
L_0000020543ec7f80 .part L_0000020543f817b0, 3, 1;
L_0000020543ec7ee0 .part L_0000020543ecb040, 3, 1;
L_0000020543ec65e0 .part L_0000020543ec5500, 4, 1;
L_0000020543ec8ca0 .part L_0000020543f817b0, 4, 1;
L_0000020543ec8700 .part L_0000020543ecb040, 4, 1;
L_0000020543ec6d60 .part L_0000020543ec5500, 5, 1;
L_0000020543ec8a20 .part L_0000020543f817b0, 5, 1;
L_0000020543ec6860 .part L_0000020543ecb040, 5, 1;
L_0000020543ec8c00 .part L_0000020543ec5500, 6, 1;
L_0000020543ec8160 .part L_0000020543f817b0, 6, 1;
L_0000020543ec7620 .part L_0000020543ecb040, 6, 1;
L_0000020543ec6680 .part L_0000020543ec5500, 7, 1;
L_0000020543ec6540 .part L_0000020543f817b0, 7, 1;
L_0000020543ec78a0 .part L_0000020543ecb040, 7, 1;
L_0000020543ec87a0 .part L_0000020543ec5500, 8, 1;
L_0000020543ec7e40 .part L_0000020543f817b0, 8, 1;
L_0000020543ec7da0 .part L_0000020543ecb040, 8, 1;
L_0000020543ec6f40 .part L_0000020543ec5500, 9, 1;
L_0000020543ec8840 .part L_0000020543f817b0, 9, 1;
L_0000020543ec7080 .part L_0000020543ecb040, 9, 1;
L_0000020543ec88e0 .part L_0000020543ec5500, 10, 1;
L_0000020543ec8020 .part L_0000020543f817b0, 10, 1;
L_0000020543ec6c20 .part L_0000020543ecb040, 10, 1;
L_0000020543ec67c0 .part L_0000020543ec5500, 11, 1;
L_0000020543ec6720 .part L_0000020543f817b0, 11, 1;
L_0000020543ec80c0 .part L_0000020543ecb040, 11, 1;
L_0000020543ec8200 .part L_0000020543ec5500, 12, 1;
L_0000020543ec8b60 .part L_0000020543f817b0, 12, 1;
L_0000020543ec8980 .part L_0000020543ecb040, 12, 1;
L_0000020543ec69a0 .part L_0000020543ec5500, 13, 1;
L_0000020543ec6ae0 .part L_0000020543f817b0, 13, 1;
L_0000020543ec6a40 .part L_0000020543ecb040, 13, 1;
L_0000020543ec8ac0 .part L_0000020543ec5500, 14, 1;
L_0000020543ec79e0 .part L_0000020543f817b0, 14, 1;
L_0000020543ec8340 .part L_0000020543ecb040, 14, 1;
L_0000020543ec83e0 .part L_0000020543ec5500, 15, 1;
L_0000020543ec6e00 .part L_0000020543f817b0, 15, 1;
L_0000020543ec6b80 .part L_0000020543ecb040, 15, 1;
L_0000020543ec85c0 .part L_0000020543ec5500, 16, 1;
L_0000020543ec76c0 .part L_0000020543f817b0, 16, 1;
L_0000020543ec7a80 .part L_0000020543ecb040, 16, 1;
L_0000020543ec6cc0 .part L_0000020543ec5500, 17, 1;
L_0000020543ec6ea0 .part L_0000020543f817b0, 17, 1;
L_0000020543ec7260 .part L_0000020543ecb040, 17, 1;
L_0000020543ec71c0 .part L_0000020543ec5500, 18, 1;
L_0000020543ec8480 .part L_0000020543f817b0, 18, 1;
L_0000020543ec7300 .part L_0000020543ecb040, 18, 1;
L_0000020543ec7b20 .part L_0000020543ec5500, 19, 1;
L_0000020543ec73a0 .part L_0000020543f817b0, 19, 1;
L_0000020543ec7760 .part L_0000020543ecb040, 19, 1;
L_0000020543ec7440 .part L_0000020543ec5500, 20, 1;
L_0000020543ec7800 .part L_0000020543f817b0, 20, 1;
L_0000020543ec7940 .part L_0000020543ecb040, 20, 1;
L_0000020543ec7c60 .part L_0000020543ec5500, 21, 1;
L_0000020543ec7d00 .part L_0000020543f817b0, 21, 1;
L_0000020543ec9880 .part L_0000020543ecb040, 21, 1;
L_0000020543ec9600 .part L_0000020543ec5500, 22, 1;
L_0000020543ecb0e0 .part L_0000020543f817b0, 22, 1;
L_0000020543ec8fc0 .part L_0000020543ecb040, 22, 1;
L_0000020543eca280 .part L_0000020543ec5500, 23, 1;
L_0000020543eca500 .part L_0000020543f817b0, 23, 1;
L_0000020543eca0a0 .part L_0000020543ecb040, 23, 1;
L_0000020543ec9380 .part L_0000020543ec5500, 24, 1;
L_0000020543ec9f60 .part L_0000020543f817b0, 24, 1;
L_0000020543eca6e0 .part L_0000020543ecb040, 24, 1;
L_0000020543ec9ec0 .part L_0000020543ec5500, 25, 1;
L_0000020543ecb180 .part L_0000020543f817b0, 25, 1;
L_0000020543ec9100 .part L_0000020543ecb040, 25, 1;
L_0000020543ec9a60 .part L_0000020543ec5500, 26, 1;
L_0000020543ecaa00 .part L_0000020543f817b0, 26, 1;
L_0000020543eca5a0 .part L_0000020543ecb040, 26, 1;
L_0000020543eca320 .part L_0000020543ec5500, 27, 1;
L_0000020543eca640 .part L_0000020543f817b0, 27, 1;
L_0000020543eca140 .part L_0000020543ecb040, 27, 1;
L_0000020543ec9420 .part L_0000020543ec5500, 28, 1;
L_0000020543eca000 .part L_0000020543f817b0, 28, 1;
L_0000020543eca780 .part L_0000020543ecb040, 28, 1;
L_0000020543eca1e0 .part L_0000020543ec5500, 29, 1;
L_0000020543ec9ce0 .part L_0000020543f817b0, 29, 1;
L_0000020543eca960 .part L_0000020543ecb040, 29, 1;
L_0000020543ecaaa0 .part L_0000020543ec5500, 30, 1;
L_0000020543eca820 .part L_0000020543f817b0, 30, 1;
L_0000020543ec97e0 .part L_0000020543ecb040, 30, 1;
L_0000020543ec94c0 .part L_0000020543ec5500, 31, 1;
L_0000020543ec9e20 .part L_0000020543f817b0, 31, 1;
L_0000020543ec9ba0 .part L_0000020543ecb040, 31, 1;
LS_0000020543ec9560_0_0 .concat8 [ 1 1 1 1], L_0000020543f19d40, L_0000020543f1a360, L_0000020543f1a980, L_0000020543f1bf60;
LS_0000020543ec9560_0_4 .concat8 [ 1 1 1 1], L_0000020543f1ad70, L_0000020543f1a6e0, L_0000020543f1b390, L_0000020543f1b400;
LS_0000020543ec9560_0_8 .concat8 [ 1 1 1 1], L_0000020543f1b470, L_0000020543f1ac90, L_0000020543f1be80, L_0000020543f1d150;
LS_0000020543ec9560_0_12 .concat8 [ 1 1 1 1], L_0000020543f1c580, L_0000020543f1d0e0, L_0000020543f1cba0, L_0000020543f1cf90;
LS_0000020543ec9560_0_16 .concat8 [ 1 1 1 1], L_0000020543f1ca50, L_0000020543f1d7e0, L_0000020543f1d230, L_0000020543f1dbd0;
LS_0000020543ec9560_0_20 .concat8 [ 1 1 1 1], L_0000020543f1d5b0, L_0000020543f1e6c0, L_0000020543f1df50, L_0000020543f1e9d0;
LS_0000020543ec9560_0_24 .concat8 [ 1 1 1 1], L_0000020543f1e7a0, L_0000020543f1e110, L_0000020543f1e1f0, L_0000020543f1f610;
LS_0000020543ec9560_0_28 .concat8 [ 1 1 1 1], L_0000020543f1f840, L_0000020543f1e490, L_0000020543f20b80, L_0000020543f20cd0;
LS_0000020543ec9560_1_0 .concat8 [ 4 4 4 4], LS_0000020543ec9560_0_0, LS_0000020543ec9560_0_4, LS_0000020543ec9560_0_8, LS_0000020543ec9560_0_12;
LS_0000020543ec9560_1_4 .concat8 [ 4 4 4 4], LS_0000020543ec9560_0_16, LS_0000020543ec9560_0_20, LS_0000020543ec9560_0_24, LS_0000020543ec9560_0_28;
L_0000020543ec9560 .concat8 [ 16 16 0 0], LS_0000020543ec9560_1_0, LS_0000020543ec9560_1_4;
LS_0000020543ecb040_0_0 .concat8 [ 1 1 1 1], L_0000020543df3fc8, L_0000020543f193a0, L_0000020543f18d10, L_0000020543f1a7c0;
LS_0000020543ecb040_0_4 .concat8 [ 1 1 1 1], L_0000020543f1b2b0, L_0000020543f1bfd0, L_0000020543f1bbe0, L_0000020543f1c270;
LS_0000020543ecb040_0_8 .concat8 [ 1 1 1 1], L_0000020543f1be10, L_0000020543f1ad00, L_0000020543f1b6a0, L_0000020543f1b8d0;
LS_0000020543ecb040_0_12 .concat8 [ 1 1 1 1], L_0000020543f1c350, L_0000020543f1c2e0, L_0000020543f1d8c0, L_0000020543f1c3c0;
LS_0000020543ecb040_0_16 .concat8 [ 1 1 1 1], L_0000020543f1c430, L_0000020543f1de00, L_0000020543f1c510, L_0000020543f1daf0;
LS_0000020543ecb040_0_20 .concat8 [ 1 1 1 1], L_0000020543f1d310, L_0000020543f1e810, L_0000020543f1e3b0, L_0000020543f1f0d0;
LS_0000020543ecb040_0_24 .concat8 [ 1 1 1 1], L_0000020543f1ed50, L_0000020543f1e180, L_0000020543f1ece0, L_0000020543f1eb20;
LS_0000020543ecb040_0_28 .concat8 [ 1 1 1 1], L_0000020543f1e030, L_0000020543f1e2d0, L_0000020543f208e0, L_0000020543f203a0;
LS_0000020543ecb040_0_32 .concat8 [ 1 0 0 0], L_0000020543f20790;
LS_0000020543ecb040_1_0 .concat8 [ 4 4 4 4], LS_0000020543ecb040_0_0, LS_0000020543ecb040_0_4, LS_0000020543ecb040_0_8, LS_0000020543ecb040_0_12;
LS_0000020543ecb040_1_4 .concat8 [ 4 4 4 4], LS_0000020543ecb040_0_16, LS_0000020543ecb040_0_20, LS_0000020543ecb040_0_24, LS_0000020543ecb040_0_28;
LS_0000020543ecb040_1_8 .concat8 [ 1 0 0 0], LS_0000020543ecb040_0_32;
L_0000020543ecb040 .concat8 [ 16 16 1 0], LS_0000020543ecb040_1_0, LS_0000020543ecb040_1_4, LS_0000020543ecb040_1_8;
L_0000020543ecb4a0 .part L_0000020543ecb040, 32, 1;
S_0000020543caa730 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543aaeb20 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543caa5a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543caa730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1a0c0 .functor XOR 1, L_0000020543ec5640, L_0000020543ec7580, C4<0>, C4<0>;
L_0000020543f19d40 .functor XOR 1, L_0000020543f1a0c0, L_0000020543ec74e0, C4<0>, C4<0>;
L_0000020543f18ae0 .functor AND 1, L_0000020543ec5640, L_0000020543ec7580, C4<1>, C4<1>;
L_0000020543f19330 .functor AND 1, L_0000020543ec5640, L_0000020543ec74e0, C4<1>, C4<1>;
L_0000020543f19db0 .functor OR 1, L_0000020543f18ae0, L_0000020543f19330, C4<0>, C4<0>;
L_0000020543f1a590 .functor AND 1, L_0000020543ec7580, L_0000020543ec74e0, C4<1>, C4<1>;
L_0000020543f193a0 .functor OR 1, L_0000020543f19db0, L_0000020543f1a590, C4<0>, C4<0>;
v0000020543cb6820_0 .net "Cin", 0 0, L_0000020543ec74e0;  1 drivers
v0000020543cb4700_0 .net "Cout", 0 0, L_0000020543f193a0;  1 drivers
v0000020543cb4e80_0 .net *"_ivl_0", 0 0, L_0000020543f1a0c0;  1 drivers
v0000020543cb5060_0 .net *"_ivl_10", 0 0, L_0000020543f1a590;  1 drivers
v0000020543cb51a0_0 .net *"_ivl_4", 0 0, L_0000020543f18ae0;  1 drivers
v0000020543cb5240_0 .net *"_ivl_6", 0 0, L_0000020543f19330;  1 drivers
v0000020543cb52e0_0 .net *"_ivl_8", 0 0, L_0000020543f19db0;  1 drivers
v0000020543cb5880_0 .net "a", 0 0, L_0000020543ec5640;  1 drivers
v0000020543cb5920_0 .net "b", 0 0, L_0000020543ec7580;  1 drivers
v0000020543cb59c0_0 .net "s", 0 0, L_0000020543f19d40;  1 drivers
S_0000020543cabb80 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543aaf420 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543cac990 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cabb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f19e20 .functor XOR 1, L_0000020543ec6fe0, L_0000020543ec8660, C4<0>, C4<0>;
L_0000020543f1a360 .functor XOR 1, L_0000020543f19e20, L_0000020543ec8520, C4<0>, C4<0>;
L_0000020543f1a130 .functor AND 1, L_0000020543ec6fe0, L_0000020543ec8660, C4<1>, C4<1>;
L_0000020543f1a3d0 .functor AND 1, L_0000020543ec6fe0, L_0000020543ec8520, C4<1>, C4<1>;
L_0000020543f1a440 .functor OR 1, L_0000020543f1a130, L_0000020543f1a3d0, C4<0>, C4<0>;
L_0000020543f18c30 .functor AND 1, L_0000020543ec8660, L_0000020543ec8520, C4<1>, C4<1>;
L_0000020543f18d10 .functor OR 1, L_0000020543f1a440, L_0000020543f18c30, C4<0>, C4<0>;
v0000020543cb6fa0_0 .net "Cin", 0 0, L_0000020543ec8520;  1 drivers
v0000020543cb7720_0 .net "Cout", 0 0, L_0000020543f18d10;  1 drivers
v0000020543cb7400_0 .net *"_ivl_0", 0 0, L_0000020543f19e20;  1 drivers
v0000020543cb6a00_0 .net *"_ivl_10", 0 0, L_0000020543f18c30;  1 drivers
v0000020543cb8940_0 .net *"_ivl_4", 0 0, L_0000020543f1a130;  1 drivers
v0000020543cb84e0_0 .net *"_ivl_6", 0 0, L_0000020543f1a3d0;  1 drivers
v0000020543cb6e60_0 .net *"_ivl_8", 0 0, L_0000020543f1a440;  1 drivers
v0000020543cb6960_0 .net "a", 0 0, L_0000020543ec6fe0;  1 drivers
v0000020543cb7cc0_0 .net "b", 0 0, L_0000020543ec8660;  1 drivers
v0000020543cb6aa0_0 .net "s", 0 0, L_0000020543f1a360;  1 drivers
S_0000020543ca9600 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543aaf560 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543cab3b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca9600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1bda0 .functor XOR 1, L_0000020543ec7bc0, L_0000020543ec6900, C4<0>, C4<0>;
L_0000020543f1a980 .functor XOR 1, L_0000020543f1bda0, L_0000020543ec82a0, C4<0>, C4<0>;
L_0000020543f1a750 .functor AND 1, L_0000020543ec7bc0, L_0000020543ec6900, C4<1>, C4<1>;
L_0000020543f1b9b0 .functor AND 1, L_0000020543ec7bc0, L_0000020543ec82a0, C4<1>, C4<1>;
L_0000020543f1ab40 .functor OR 1, L_0000020543f1a750, L_0000020543f1b9b0, C4<0>, C4<0>;
L_0000020543f1b160 .functor AND 1, L_0000020543ec6900, L_0000020543ec82a0, C4<1>, C4<1>;
L_0000020543f1a7c0 .functor OR 1, L_0000020543f1ab40, L_0000020543f1b160, C4<0>, C4<0>;
v0000020543cb6b40_0 .net "Cin", 0 0, L_0000020543ec82a0;  1 drivers
v0000020543cb90c0_0 .net "Cout", 0 0, L_0000020543f1a7c0;  1 drivers
v0000020543cb81c0_0 .net *"_ivl_0", 0 0, L_0000020543f1bda0;  1 drivers
v0000020543cb8800_0 .net *"_ivl_10", 0 0, L_0000020543f1b160;  1 drivers
v0000020543cb7180_0 .net *"_ivl_4", 0 0, L_0000020543f1a750;  1 drivers
v0000020543cb8580_0 .net *"_ivl_6", 0 0, L_0000020543f1b9b0;  1 drivers
v0000020543cb9020_0 .net *"_ivl_8", 0 0, L_0000020543f1ab40;  1 drivers
v0000020543cb8260_0 .net "a", 0 0, L_0000020543ec7bc0;  1 drivers
v0000020543cb8300_0 .net "b", 0 0, L_0000020543ec6900;  1 drivers
v0000020543cb8760_0 .net "s", 0 0, L_0000020543f1a980;  1 drivers
S_0000020543caaa50 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543aaf5a0 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543ca8980 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543caaa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1afa0 .functor XOR 1, L_0000020543ec7120, L_0000020543ec7f80, C4<0>, C4<0>;
L_0000020543f1bf60 .functor XOR 1, L_0000020543f1afa0, L_0000020543ec7ee0, C4<0>, C4<0>;
L_0000020543f1bb70 .functor AND 1, L_0000020543ec7120, L_0000020543ec7f80, C4<1>, C4<1>;
L_0000020543f1a9f0 .functor AND 1, L_0000020543ec7120, L_0000020543ec7ee0, C4<1>, C4<1>;
L_0000020543f1b1d0 .functor OR 1, L_0000020543f1bb70, L_0000020543f1a9f0, C4<0>, C4<0>;
L_0000020543f1b320 .functor AND 1, L_0000020543ec7f80, L_0000020543ec7ee0, C4<1>, C4<1>;
L_0000020543f1b2b0 .functor OR 1, L_0000020543f1b1d0, L_0000020543f1b320, C4<0>, C4<0>;
v0000020543cb75e0_0 .net "Cin", 0 0, L_0000020543ec7ee0;  1 drivers
v0000020543cb7900_0 .net "Cout", 0 0, L_0000020543f1b2b0;  1 drivers
v0000020543cb7680_0 .net *"_ivl_0", 0 0, L_0000020543f1afa0;  1 drivers
v0000020543cb7ae0_0 .net *"_ivl_10", 0 0, L_0000020543f1b320;  1 drivers
v0000020543cb8620_0 .net *"_ivl_4", 0 0, L_0000020543f1bb70;  1 drivers
v0000020543cb8080_0 .net *"_ivl_6", 0 0, L_0000020543f1a9f0;  1 drivers
v0000020543cb86c0_0 .net *"_ivl_8", 0 0, L_0000020543f1b1d0;  1 drivers
v0000020543cb8a80_0 .net "a", 0 0, L_0000020543ec7120;  1 drivers
v0000020543cb88a0_0 .net "b", 0 0, L_0000020543ec7f80;  1 drivers
v0000020543cb89e0_0 .net "s", 0 0, L_0000020543f1bf60;  1 drivers
S_0000020543ca8b10 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543aaf5e0 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543cacb20 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca8b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1b860 .functor XOR 1, L_0000020543ec65e0, L_0000020543ec8ca0, C4<0>, C4<0>;
L_0000020543f1ad70 .functor XOR 1, L_0000020543f1b860, L_0000020543ec8700, C4<0>, C4<0>;
L_0000020543f1b010 .functor AND 1, L_0000020543ec65e0, L_0000020543ec8ca0, C4<1>, C4<1>;
L_0000020543f1bb00 .functor AND 1, L_0000020543ec65e0, L_0000020543ec8700, C4<1>, C4<1>;
L_0000020543f1ba20 .functor OR 1, L_0000020543f1b010, L_0000020543f1bb00, C4<0>, C4<0>;
L_0000020543f1c190 .functor AND 1, L_0000020543ec8ca0, L_0000020543ec8700, C4<1>, C4<1>;
L_0000020543f1bfd0 .functor OR 1, L_0000020543f1ba20, L_0000020543f1c190, C4<0>, C4<0>;
v0000020543cb8440_0 .net "Cin", 0 0, L_0000020543ec8700;  1 drivers
v0000020543cb7360_0 .net "Cout", 0 0, L_0000020543f1bfd0;  1 drivers
v0000020543cb7e00_0 .net *"_ivl_0", 0 0, L_0000020543f1b860;  1 drivers
v0000020543cb6dc0_0 .net *"_ivl_10", 0 0, L_0000020543f1c190;  1 drivers
v0000020543cb72c0_0 .net *"_ivl_4", 0 0, L_0000020543f1b010;  1 drivers
v0000020543cb6c80_0 .net *"_ivl_6", 0 0, L_0000020543f1bb00;  1 drivers
v0000020543cb77c0_0 .net *"_ivl_8", 0 0, L_0000020543f1ba20;  1 drivers
v0000020543cb8d00_0 .net "a", 0 0, L_0000020543ec65e0;  1 drivers
v0000020543cb83a0_0 .net "b", 0 0, L_0000020543ec8ca0;  1 drivers
v0000020543cb6be0_0 .net "s", 0 0, L_0000020543f1ad70;  1 drivers
S_0000020543caccb0 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab0360 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543ca8ca0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543caccb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1ba90 .functor XOR 1, L_0000020543ec6d60, L_0000020543ec8a20, C4<0>, C4<0>;
L_0000020543f1a6e0 .functor XOR 1, L_0000020543f1ba90, L_0000020543ec6860, C4<0>, C4<0>;
L_0000020543f1aec0 .functor AND 1, L_0000020543ec6d60, L_0000020543ec8a20, C4<1>, C4<1>;
L_0000020543f1b240 .functor AND 1, L_0000020543ec6d60, L_0000020543ec6860, C4<1>, C4<1>;
L_0000020543f1a910 .functor OR 1, L_0000020543f1aec0, L_0000020543f1b240, C4<0>, C4<0>;
L_0000020543f1c040 .functor AND 1, L_0000020543ec8a20, L_0000020543ec6860, C4<1>, C4<1>;
L_0000020543f1bbe0 .functor OR 1, L_0000020543f1a910, L_0000020543f1c040, C4<0>, C4<0>;
v0000020543cb74a0_0 .net "Cin", 0 0, L_0000020543ec6860;  1 drivers
v0000020543cb7d60_0 .net "Cout", 0 0, L_0000020543f1bbe0;  1 drivers
v0000020543cb8b20_0 .net *"_ivl_0", 0 0, L_0000020543f1ba90;  1 drivers
v0000020543cb7540_0 .net *"_ivl_10", 0 0, L_0000020543f1c040;  1 drivers
v0000020543cb6d20_0 .net *"_ivl_4", 0 0, L_0000020543f1aec0;  1 drivers
v0000020543cb6f00_0 .net *"_ivl_6", 0 0, L_0000020543f1b240;  1 drivers
v0000020543cb7040_0 .net *"_ivl_8", 0 0, L_0000020543f1a910;  1 drivers
v0000020543cb7b80_0 .net "a", 0 0, L_0000020543ec6d60;  1 drivers
v0000020543cb70e0_0 .net "b", 0 0, L_0000020543ec8a20;  1 drivers
v0000020543cb7860_0 .net "s", 0 0, L_0000020543f1a6e0;  1 drivers
S_0000020543cabd10 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab06e0 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543ca9790 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cabd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1b4e0 .functor XOR 1, L_0000020543ec8c00, L_0000020543ec8160, C4<0>, C4<0>;
L_0000020543f1b390 .functor XOR 1, L_0000020543f1b4e0, L_0000020543ec7620, C4<0>, C4<0>;
L_0000020543f1bc50 .functor AND 1, L_0000020543ec8c00, L_0000020543ec8160, C4<1>, C4<1>;
L_0000020543f1aa60 .functor AND 1, L_0000020543ec8c00, L_0000020543ec7620, C4<1>, C4<1>;
L_0000020543f1bcc0 .functor OR 1, L_0000020543f1bc50, L_0000020543f1aa60, C4<0>, C4<0>;
L_0000020543f1c0b0 .functor AND 1, L_0000020543ec8160, L_0000020543ec7620, C4<1>, C4<1>;
L_0000020543f1c270 .functor OR 1, L_0000020543f1bcc0, L_0000020543f1c0b0, C4<0>, C4<0>;
v0000020543cb7220_0 .net "Cin", 0 0, L_0000020543ec7620;  1 drivers
v0000020543cb8bc0_0 .net "Cout", 0 0, L_0000020543f1c270;  1 drivers
v0000020543cb79a0_0 .net *"_ivl_0", 0 0, L_0000020543f1b4e0;  1 drivers
v0000020543cb8c60_0 .net *"_ivl_10", 0 0, L_0000020543f1c0b0;  1 drivers
v0000020543cb7a40_0 .net *"_ivl_4", 0 0, L_0000020543f1bc50;  1 drivers
v0000020543cb7c20_0 .net *"_ivl_6", 0 0, L_0000020543f1aa60;  1 drivers
v0000020543cb8da0_0 .net *"_ivl_8", 0 0, L_0000020543f1bcc0;  1 drivers
v0000020543cb7ea0_0 .net "a", 0 0, L_0000020543ec8c00;  1 drivers
v0000020543cb7f40_0 .net "b", 0 0, L_0000020543ec8160;  1 drivers
v0000020543cb7fe0_0 .net "s", 0 0, L_0000020543f1b390;  1 drivers
S_0000020543ca9920 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab0860 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543cabea0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca9920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1ade0 .functor XOR 1, L_0000020543ec6680, L_0000020543ec6540, C4<0>, C4<0>;
L_0000020543f1b400 .functor XOR 1, L_0000020543f1ade0, L_0000020543ec78a0, C4<0>, C4<0>;
L_0000020543f1c120 .functor AND 1, L_0000020543ec6680, L_0000020543ec6540, C4<1>, C4<1>;
L_0000020543f1abb0 .functor AND 1, L_0000020543ec6680, L_0000020543ec78a0, C4<1>, C4<1>;
L_0000020543f1c200 .functor OR 1, L_0000020543f1c120, L_0000020543f1abb0, C4<0>, C4<0>;
L_0000020543f1a830 .functor AND 1, L_0000020543ec6540, L_0000020543ec78a0, C4<1>, C4<1>;
L_0000020543f1be10 .functor OR 1, L_0000020543f1c200, L_0000020543f1a830, C4<0>, C4<0>;
v0000020543cb8120_0 .net "Cin", 0 0, L_0000020543ec78a0;  1 drivers
v0000020543cb8e40_0 .net "Cout", 0 0, L_0000020543f1be10;  1 drivers
v0000020543cb8ee0_0 .net *"_ivl_0", 0 0, L_0000020543f1ade0;  1 drivers
v0000020543cb8f80_0 .net *"_ivl_10", 0 0, L_0000020543f1a830;  1 drivers
v0000020543cbad80_0 .net *"_ivl_4", 0 0, L_0000020543f1c120;  1 drivers
v0000020543cb9ca0_0 .net *"_ivl_6", 0 0, L_0000020543f1abb0;  1 drivers
v0000020543cbb140_0 .net *"_ivl_8", 0 0, L_0000020543f1c200;  1 drivers
v0000020543cb9d40_0 .net "a", 0 0, L_0000020543ec6680;  1 drivers
v0000020543cba740_0 .net "b", 0 0, L_0000020543ec6540;  1 drivers
v0000020543cbaa60_0 .net "s", 0 0, L_0000020543f1b400;  1 drivers
S_0000020543ca9c40 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543aafbe0 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543cace40 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543ca9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1a8a0 .functor XOR 1, L_0000020543ec87a0, L_0000020543ec7e40, C4<0>, C4<0>;
L_0000020543f1b470 .functor XOR 1, L_0000020543f1a8a0, L_0000020543ec7da0, C4<0>, C4<0>;
L_0000020543f1aad0 .functor AND 1, L_0000020543ec87a0, L_0000020543ec7e40, C4<1>, C4<1>;
L_0000020543f1af30 .functor AND 1, L_0000020543ec87a0, L_0000020543ec7da0, C4<1>, C4<1>;
L_0000020543f1b5c0 .functor OR 1, L_0000020543f1aad0, L_0000020543f1af30, C4<0>, C4<0>;
L_0000020543f1ac20 .functor AND 1, L_0000020543ec7e40, L_0000020543ec7da0, C4<1>, C4<1>;
L_0000020543f1ad00 .functor OR 1, L_0000020543f1b5c0, L_0000020543f1ac20, C4<0>, C4<0>;
v0000020543cba380_0 .net "Cin", 0 0, L_0000020543ec7da0;  1 drivers
v0000020543cb95c0_0 .net "Cout", 0 0, L_0000020543f1ad00;  1 drivers
v0000020543cb9ac0_0 .net *"_ivl_0", 0 0, L_0000020543f1a8a0;  1 drivers
v0000020543cb9480_0 .net *"_ivl_10", 0 0, L_0000020543f1ac20;  1 drivers
v0000020543cb9f20_0 .net *"_ivl_4", 0 0, L_0000020543f1aad0;  1 drivers
v0000020543cb9520_0 .net *"_ivl_6", 0 0, L_0000020543f1af30;  1 drivers
v0000020543cbaec0_0 .net *"_ivl_8", 0 0, L_0000020543f1b5c0;  1 drivers
v0000020543cb9de0_0 .net "a", 0 0, L_0000020543ec87a0;  1 drivers
v0000020543cbae20_0 .net "b", 0 0, L_0000020543ec7e40;  1 drivers
v0000020543cbb1e0_0 .net "s", 0 0, L_0000020543f1b470;  1 drivers
S_0000020543caabe0 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab01e0 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543cae420 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543caabe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1b550 .functor XOR 1, L_0000020543ec6f40, L_0000020543ec8840, C4<0>, C4<0>;
L_0000020543f1ac90 .functor XOR 1, L_0000020543f1b550, L_0000020543ec7080, C4<0>, C4<0>;
L_0000020543f1b630 .functor AND 1, L_0000020543ec6f40, L_0000020543ec8840, C4<1>, C4<1>;
L_0000020543f1ae50 .functor AND 1, L_0000020543ec6f40, L_0000020543ec7080, C4<1>, C4<1>;
L_0000020543f1bd30 .functor OR 1, L_0000020543f1b630, L_0000020543f1ae50, C4<0>, C4<0>;
L_0000020543f1b080 .functor AND 1, L_0000020543ec8840, L_0000020543ec7080, C4<1>, C4<1>;
L_0000020543f1b6a0 .functor OR 1, L_0000020543f1bd30, L_0000020543f1b080, C4<0>, C4<0>;
v0000020543cb9a20_0 .net "Cin", 0 0, L_0000020543ec7080;  1 drivers
v0000020543cb9b60_0 .net "Cout", 0 0, L_0000020543f1b6a0;  1 drivers
v0000020543cb93e0_0 .net *"_ivl_0", 0 0, L_0000020543f1b550;  1 drivers
v0000020543cb9660_0 .net *"_ivl_10", 0 0, L_0000020543f1b080;  1 drivers
v0000020543cbaf60_0 .net *"_ivl_4", 0 0, L_0000020543f1b630;  1 drivers
v0000020543cbaba0_0 .net *"_ivl_6", 0 0, L_0000020543f1ae50;  1 drivers
v0000020543cbab00_0 .net *"_ivl_8", 0 0, L_0000020543f1bd30;  1 drivers
v0000020543cb97a0_0 .net "a", 0 0, L_0000020543ec6f40;  1 drivers
v0000020543cb9700_0 .net "b", 0 0, L_0000020543ec8840;  1 drivers
v0000020543cba100_0 .net "s", 0 0, L_0000020543f1ac90;  1 drivers
S_0000020543cadc50 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab04e0 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543cadf70 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cadc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1b0f0 .functor XOR 1, L_0000020543ec88e0, L_0000020543ec8020, C4<0>, C4<0>;
L_0000020543f1be80 .functor XOR 1, L_0000020543f1b0f0, L_0000020543ec6c20, C4<0>, C4<0>;
L_0000020543f1b710 .functor AND 1, L_0000020543ec88e0, L_0000020543ec8020, C4<1>, C4<1>;
L_0000020543f1b780 .functor AND 1, L_0000020543ec88e0, L_0000020543ec6c20, C4<1>, C4<1>;
L_0000020543f1bef0 .functor OR 1, L_0000020543f1b710, L_0000020543f1b780, C4<0>, C4<0>;
L_0000020543f1b7f0 .functor AND 1, L_0000020543ec8020, L_0000020543ec6c20, C4<1>, C4<1>;
L_0000020543f1b8d0 .functor OR 1, L_0000020543f1bef0, L_0000020543f1b7f0, C4<0>, C4<0>;
v0000020543cbb3c0_0 .net "Cin", 0 0, L_0000020543ec6c20;  1 drivers
v0000020543cbb780_0 .net "Cout", 0 0, L_0000020543f1b8d0;  1 drivers
v0000020543cbac40_0 .net *"_ivl_0", 0 0, L_0000020543f1b0f0;  1 drivers
v0000020543cb9fc0_0 .net *"_ivl_10", 0 0, L_0000020543f1b7f0;  1 drivers
v0000020543cb9c00_0 .net *"_ivl_4", 0 0, L_0000020543f1b710;  1 drivers
v0000020543cb9200_0 .net *"_ivl_6", 0 0, L_0000020543f1b780;  1 drivers
v0000020543cbb280_0 .net *"_ivl_8", 0 0, L_0000020543f1bef0;  1 drivers
v0000020543cba600_0 .net "a", 0 0, L_0000020543ec88e0;  1 drivers
v0000020543cbace0_0 .net "b", 0 0, L_0000020543ec8020;  1 drivers
v0000020543cb92a0_0 .net "s", 0 0, L_0000020543f1be80;  1 drivers
S_0000020543cad7a0 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543aafc20 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543cadde0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cad7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1b940 .functor XOR 1, L_0000020543ec67c0, L_0000020543ec6720, C4<0>, C4<0>;
L_0000020543f1d150 .functor XOR 1, L_0000020543f1b940, L_0000020543ec80c0, C4<0>, C4<0>;
L_0000020543f1d1c0 .functor AND 1, L_0000020543ec67c0, L_0000020543ec6720, C4<1>, C4<1>;
L_0000020543f1c9e0 .functor AND 1, L_0000020543ec67c0, L_0000020543ec80c0, C4<1>, C4<1>;
L_0000020543f1d690 .functor OR 1, L_0000020543f1d1c0, L_0000020543f1c9e0, C4<0>, C4<0>;
L_0000020543f1d380 .functor AND 1, L_0000020543ec6720, L_0000020543ec80c0, C4<1>, C4<1>;
L_0000020543f1c350 .functor OR 1, L_0000020543f1d690, L_0000020543f1d380, C4<0>, C4<0>;
v0000020543cb9840_0 .net "Cin", 0 0, L_0000020543ec80c0;  1 drivers
v0000020543cba060_0 .net "Cout", 0 0, L_0000020543f1c350;  1 drivers
v0000020543cbb500_0 .net *"_ivl_0", 0 0, L_0000020543f1b940;  1 drivers
v0000020543cbb000_0 .net *"_ivl_10", 0 0, L_0000020543f1d380;  1 drivers
v0000020543cb9e80_0 .net *"_ivl_4", 0 0, L_0000020543f1d1c0;  1 drivers
v0000020543cbb820_0 .net *"_ivl_6", 0 0, L_0000020543f1c9e0;  1 drivers
v0000020543cb9340_0 .net *"_ivl_8", 0 0, L_0000020543f1d690;  1 drivers
v0000020543cb9160_0 .net "a", 0 0, L_0000020543ec67c0;  1 drivers
v0000020543cba1a0_0 .net "b", 0 0, L_0000020543ec6720;  1 drivers
v0000020543cba7e0_0 .net "s", 0 0, L_0000020543f1d150;  1 drivers
S_0000020543cae100 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab0560 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543cae740 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cae100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1da10 .functor XOR 1, L_0000020543ec8200, L_0000020543ec8b60, C4<0>, C4<0>;
L_0000020543f1c580 .functor XOR 1, L_0000020543f1da10, L_0000020543ec8980, C4<0>, C4<0>;
L_0000020543f1c740 .functor AND 1, L_0000020543ec8200, L_0000020543ec8b60, C4<1>, C4<1>;
L_0000020543f1cd60 .functor AND 1, L_0000020543ec8200, L_0000020543ec8980, C4<1>, C4<1>;
L_0000020543f1cc80 .functor OR 1, L_0000020543f1c740, L_0000020543f1cd60, C4<0>, C4<0>;
L_0000020543f1d070 .functor AND 1, L_0000020543ec8b60, L_0000020543ec8980, C4<1>, C4<1>;
L_0000020543f1c2e0 .functor OR 1, L_0000020543f1cc80, L_0000020543f1d070, C4<0>, C4<0>;
v0000020543cb98e0_0 .net "Cin", 0 0, L_0000020543ec8980;  1 drivers
v0000020543cbb0a0_0 .net "Cout", 0 0, L_0000020543f1c2e0;  1 drivers
v0000020543cbb320_0 .net *"_ivl_0", 0 0, L_0000020543f1da10;  1 drivers
v0000020543cbb460_0 .net *"_ivl_10", 0 0, L_0000020543f1d070;  1 drivers
v0000020543cb9980_0 .net *"_ivl_4", 0 0, L_0000020543f1c740;  1 drivers
v0000020543cbb8c0_0 .net *"_ivl_6", 0 0, L_0000020543f1cd60;  1 drivers
v0000020543cbb5a0_0 .net *"_ivl_8", 0 0, L_0000020543f1cc80;  1 drivers
v0000020543cbb640_0 .net "a", 0 0, L_0000020543ec8200;  1 drivers
v0000020543cba240_0 .net "b", 0 0, L_0000020543ec8b60;  1 drivers
v0000020543cbb6e0_0 .net "s", 0 0, L_0000020543f1c580;  1 drivers
S_0000020543cad480 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543aafce0 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543cad610 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cad480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1ceb0 .functor XOR 1, L_0000020543ec69a0, L_0000020543ec6ae0, C4<0>, C4<0>;
L_0000020543f1d0e0 .functor XOR 1, L_0000020543f1ceb0, L_0000020543ec6a40, C4<0>, C4<0>;
L_0000020543f1cf20 .functor AND 1, L_0000020543ec69a0, L_0000020543ec6ae0, C4<1>, C4<1>;
L_0000020543f1d700 .functor AND 1, L_0000020543ec69a0, L_0000020543ec6a40, C4<1>, C4<1>;
L_0000020543f1dd20 .functor OR 1, L_0000020543f1cf20, L_0000020543f1d700, C4<0>, C4<0>;
L_0000020543f1d850 .functor AND 1, L_0000020543ec6ae0, L_0000020543ec6a40, C4<1>, C4<1>;
L_0000020543f1d8c0 .functor OR 1, L_0000020543f1dd20, L_0000020543f1d850, C4<0>, C4<0>;
v0000020543cba2e0_0 .net "Cin", 0 0, L_0000020543ec6a40;  1 drivers
v0000020543cba420_0 .net "Cout", 0 0, L_0000020543f1d8c0;  1 drivers
v0000020543cba4c0_0 .net *"_ivl_0", 0 0, L_0000020543f1ceb0;  1 drivers
v0000020543cba560_0 .net *"_ivl_10", 0 0, L_0000020543f1d850;  1 drivers
v0000020543cba6a0_0 .net *"_ivl_4", 0 0, L_0000020543f1cf20;  1 drivers
v0000020543cba880_0 .net *"_ivl_6", 0 0, L_0000020543f1d700;  1 drivers
v0000020543cba920_0 .net *"_ivl_8", 0 0, L_0000020543f1dd20;  1 drivers
v0000020543cba9c0_0 .net "a", 0 0, L_0000020543ec69a0;  1 drivers
v0000020543cbba00_0 .net "b", 0 0, L_0000020543ec6ae0;  1 drivers
v0000020543cbcb80_0 .net "s", 0 0, L_0000020543f1d0e0;  1 drivers
S_0000020543cae290 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543aafa20 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543caed80 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cae290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1c970 .functor XOR 1, L_0000020543ec8ac0, L_0000020543ec79e0, C4<0>, C4<0>;
L_0000020543f1cba0 .functor XOR 1, L_0000020543f1c970, L_0000020543ec8340, C4<0>, C4<0>;
L_0000020543f1d770 .functor AND 1, L_0000020543ec8ac0, L_0000020543ec79e0, C4<1>, C4<1>;
L_0000020543f1c5f0 .functor AND 1, L_0000020543ec8ac0, L_0000020543ec8340, C4<1>, C4<1>;
L_0000020543f1dd90 .functor OR 1, L_0000020543f1d770, L_0000020543f1c5f0, C4<0>, C4<0>;
L_0000020543f1da80 .functor AND 1, L_0000020543ec79e0, L_0000020543ec8340, C4<1>, C4<1>;
L_0000020543f1c3c0 .functor OR 1, L_0000020543f1dd90, L_0000020543f1da80, C4<0>, C4<0>;
v0000020543cbb960_0 .net "Cin", 0 0, L_0000020543ec8340;  1 drivers
v0000020543cbd9e0_0 .net "Cout", 0 0, L_0000020543f1c3c0;  1 drivers
v0000020543cbde40_0 .net *"_ivl_0", 0 0, L_0000020543f1c970;  1 drivers
v0000020543cbc180_0 .net *"_ivl_10", 0 0, L_0000020543f1da80;  1 drivers
v0000020543cbdee0_0 .net *"_ivl_4", 0 0, L_0000020543f1d770;  1 drivers
v0000020543cbce00_0 .net *"_ivl_6", 0 0, L_0000020543f1c5f0;  1 drivers
v0000020543cbbfa0_0 .net *"_ivl_8", 0 0, L_0000020543f1dd90;  1 drivers
v0000020543cbd260_0 .net "a", 0 0, L_0000020543ec8ac0;  1 drivers
v0000020543cbd4e0_0 .net "b", 0 0, L_0000020543ec79e0;  1 drivers
v0000020543cbcc20_0 .net "s", 0 0, L_0000020543f1cba0;  1 drivers
S_0000020543cae8d0 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab03e0 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543cadac0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cae8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1c660 .functor XOR 1, L_0000020543ec83e0, L_0000020543ec6e00, C4<0>, C4<0>;
L_0000020543f1cf90 .functor XOR 1, L_0000020543f1c660, L_0000020543ec6b80, C4<0>, C4<0>;
L_0000020543f1c7b0 .functor AND 1, L_0000020543ec83e0, L_0000020543ec6e00, C4<1>, C4<1>;
L_0000020543f1d460 .functor AND 1, L_0000020543ec83e0, L_0000020543ec6b80, C4<1>, C4<1>;
L_0000020543f1d3f0 .functor OR 1, L_0000020543f1c7b0, L_0000020543f1d460, C4<0>, C4<0>;
L_0000020543f1c820 .functor AND 1, L_0000020543ec6e00, L_0000020543ec6b80, C4<1>, C4<1>;
L_0000020543f1c430 .functor OR 1, L_0000020543f1d3f0, L_0000020543f1c820, C4<0>, C4<0>;
v0000020543cbd440_0 .net "Cin", 0 0, L_0000020543ec6b80;  1 drivers
v0000020543cbd620_0 .net "Cout", 0 0, L_0000020543f1c430;  1 drivers
v0000020543cbbaa0_0 .net *"_ivl_0", 0 0, L_0000020543f1c660;  1 drivers
v0000020543cbccc0_0 .net *"_ivl_10", 0 0, L_0000020543f1c820;  1 drivers
v0000020543cbcf40_0 .net *"_ivl_4", 0 0, L_0000020543f1c7b0;  1 drivers
v0000020543cbc4a0_0 .net *"_ivl_6", 0 0, L_0000020543f1d460;  1 drivers
v0000020543cbc360_0 .net *"_ivl_8", 0 0, L_0000020543f1d3f0;  1 drivers
v0000020543cbd6c0_0 .net "a", 0 0, L_0000020543ec83e0;  1 drivers
v0000020543cbd940_0 .net "b", 0 0, L_0000020543ec6e00;  1 drivers
v0000020543cbc540_0 .net "s", 0 0, L_0000020543f1cf90;  1 drivers
S_0000020543caea60 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab09a0 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543cae5b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543caea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1cc10 .functor XOR 1, L_0000020543ec85c0, L_0000020543ec76c0, C4<0>, C4<0>;
L_0000020543f1ca50 .functor XOR 1, L_0000020543f1cc10, L_0000020543ec7a80, C4<0>, C4<0>;
L_0000020543f1db60 .functor AND 1, L_0000020543ec85c0, L_0000020543ec76c0, C4<1>, C4<1>;
L_0000020543f1cac0 .functor AND 1, L_0000020543ec85c0, L_0000020543ec7a80, C4<1>, C4<1>;
L_0000020543f1c890 .functor OR 1, L_0000020543f1db60, L_0000020543f1cac0, C4<0>, C4<0>;
L_0000020543f1d540 .functor AND 1, L_0000020543ec76c0, L_0000020543ec7a80, C4<1>, C4<1>;
L_0000020543f1de00 .functor OR 1, L_0000020543f1c890, L_0000020543f1d540, C4<0>, C4<0>;
v0000020543cbda80_0 .net "Cin", 0 0, L_0000020543ec7a80;  1 drivers
v0000020543cbd580_0 .net "Cout", 0 0, L_0000020543f1de00;  1 drivers
v0000020543cbdb20_0 .net *"_ivl_0", 0 0, L_0000020543f1cc10;  1 drivers
v0000020543cbdbc0_0 .net *"_ivl_10", 0 0, L_0000020543f1d540;  1 drivers
v0000020543cbc5e0_0 .net *"_ivl_4", 0 0, L_0000020543f1db60;  1 drivers
v0000020543cbc680_0 .net *"_ivl_6", 0 0, L_0000020543f1cac0;  1 drivers
v0000020543cbbbe0_0 .net *"_ivl_8", 0 0, L_0000020543f1c890;  1 drivers
v0000020543cbcea0_0 .net "a", 0 0, L_0000020543ec85c0;  1 drivers
v0000020543cbe0c0_0 .net "b", 0 0, L_0000020543ec76c0;  1 drivers
v0000020543cbe020_0 .net "s", 0 0, L_0000020543f1ca50;  1 drivers
S_0000020543caebf0 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab0120 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543cad930 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543caebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1c6d0 .functor XOR 1, L_0000020543ec6cc0, L_0000020543ec6ea0, C4<0>, C4<0>;
L_0000020543f1d7e0 .functor XOR 1, L_0000020543f1c6d0, L_0000020543ec7260, C4<0>, C4<0>;
L_0000020543f1ccf0 .functor AND 1, L_0000020543ec6cc0, L_0000020543ec6ea0, C4<1>, C4<1>;
L_0000020543f1c4a0 .functor AND 1, L_0000020543ec6cc0, L_0000020543ec7260, C4<1>, C4<1>;
L_0000020543f1d000 .functor OR 1, L_0000020543f1ccf0, L_0000020543f1c4a0, C4<0>, C4<0>;
L_0000020543f1dcb0 .functor AND 1, L_0000020543ec6ea0, L_0000020543ec7260, C4<1>, C4<1>;
L_0000020543f1c510 .functor OR 1, L_0000020543f1d000, L_0000020543f1dcb0, C4<0>, C4<0>;
v0000020543cbc720_0 .net "Cin", 0 0, L_0000020543ec7260;  1 drivers
v0000020543cbd760_0 .net "Cout", 0 0, L_0000020543f1c510;  1 drivers
v0000020543cbcd60_0 .net *"_ivl_0", 0 0, L_0000020543f1c6d0;  1 drivers
v0000020543cbbb40_0 .net *"_ivl_10", 0 0, L_0000020543f1dcb0;  1 drivers
v0000020543cbd3a0_0 .net *"_ivl_4", 0 0, L_0000020543f1ccf0;  1 drivers
v0000020543cbc220_0 .net *"_ivl_6", 0 0, L_0000020543f1c4a0;  1 drivers
v0000020543cbdc60_0 .net *"_ivl_8", 0 0, L_0000020543f1d000;  1 drivers
v0000020543cbd120_0 .net "a", 0 0, L_0000020543ec6cc0;  1 drivers
v0000020543cbd300_0 .net "b", 0 0, L_0000020543ec6ea0;  1 drivers
v0000020543cbdd00_0 .net "s", 0 0, L_0000020543f1d7e0;  1 drivers
S_0000020543cfbb90 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab0520 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543cfdf80 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfbb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1cdd0 .functor XOR 1, L_0000020543ec71c0, L_0000020543ec8480, C4<0>, C4<0>;
L_0000020543f1d230 .functor XOR 1, L_0000020543f1cdd0, L_0000020543ec7300, C4<0>, C4<0>;
L_0000020543f1d9a0 .functor AND 1, L_0000020543ec71c0, L_0000020543ec8480, C4<1>, C4<1>;
L_0000020543f1d930 .functor AND 1, L_0000020543ec71c0, L_0000020543ec7300, C4<1>, C4<1>;
L_0000020543f1c900 .functor OR 1, L_0000020543f1d9a0, L_0000020543f1d930, C4<0>, C4<0>;
L_0000020543f1de70 .functor AND 1, L_0000020543ec8480, L_0000020543ec7300, C4<1>, C4<1>;
L_0000020543f1daf0 .functor OR 1, L_0000020543f1c900, L_0000020543f1de70, C4<0>, C4<0>;
v0000020543cbbc80_0 .net "Cin", 0 0, L_0000020543ec7300;  1 drivers
v0000020543cbd800_0 .net "Cout", 0 0, L_0000020543f1daf0;  1 drivers
v0000020543cbd8a0_0 .net *"_ivl_0", 0 0, L_0000020543f1cdd0;  1 drivers
v0000020543cbdda0_0 .net *"_ivl_10", 0 0, L_0000020543f1de70;  1 drivers
v0000020543cbc040_0 .net *"_ivl_4", 0 0, L_0000020543f1d9a0;  1 drivers
v0000020543cbdf80_0 .net *"_ivl_6", 0 0, L_0000020543f1d930;  1 drivers
v0000020543cbbd20_0 .net *"_ivl_8", 0 0, L_0000020543f1c900;  1 drivers
v0000020543cbbdc0_0 .net "a", 0 0, L_0000020543ec71c0;  1 drivers
v0000020543cbbe60_0 .net "b", 0 0, L_0000020543ec8480;  1 drivers
v0000020543cbbf00_0 .net "s", 0 0, L_0000020543f1d230;  1 drivers
S_0000020543cf9930 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543aafd20 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543cff3d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf9930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1ce40 .functor XOR 1, L_0000020543ec7b20, L_0000020543ec73a0, C4<0>, C4<0>;
L_0000020543f1dbd0 .functor XOR 1, L_0000020543f1ce40, L_0000020543ec7760, C4<0>, C4<0>;
L_0000020543f1cb30 .functor AND 1, L_0000020543ec7b20, L_0000020543ec73a0, C4<1>, C4<1>;
L_0000020543f1dc40 .functor AND 1, L_0000020543ec7b20, L_0000020543ec7760, C4<1>, C4<1>;
L_0000020543f1d2a0 .functor OR 1, L_0000020543f1cb30, L_0000020543f1dc40, C4<0>, C4<0>;
L_0000020543f1d620 .functor AND 1, L_0000020543ec73a0, L_0000020543ec7760, C4<1>, C4<1>;
L_0000020543f1d310 .functor OR 1, L_0000020543f1d2a0, L_0000020543f1d620, C4<0>, C4<0>;
v0000020543cbc7c0_0 .net "Cin", 0 0, L_0000020543ec7760;  1 drivers
v0000020543cbc400_0 .net "Cout", 0 0, L_0000020543f1d310;  1 drivers
v0000020543cbc0e0_0 .net *"_ivl_0", 0 0, L_0000020543f1ce40;  1 drivers
v0000020543cbc2c0_0 .net *"_ivl_10", 0 0, L_0000020543f1d620;  1 drivers
v0000020543cbcfe0_0 .net *"_ivl_4", 0 0, L_0000020543f1cb30;  1 drivers
v0000020543cbc860_0 .net *"_ivl_6", 0 0, L_0000020543f1dc40;  1 drivers
v0000020543cbc900_0 .net *"_ivl_8", 0 0, L_0000020543f1d2a0;  1 drivers
v0000020543cbd080_0 .net "a", 0 0, L_0000020543ec7b20;  1 drivers
v0000020543cbc9a0_0 .net "b", 0 0, L_0000020543ec73a0;  1 drivers
v0000020543cbd1c0_0 .net "s", 0 0, L_0000020543f1dbd0;  1 drivers
S_0000020543cfb870 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543aafa60 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543cfe110 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfb870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1d4d0 .functor XOR 1, L_0000020543ec7440, L_0000020543ec7800, C4<0>, C4<0>;
L_0000020543f1d5b0 .functor XOR 1, L_0000020543f1d4d0, L_0000020543ec7940, C4<0>, C4<0>;
L_0000020543f1e8f0 .functor AND 1, L_0000020543ec7440, L_0000020543ec7800, C4<1>, C4<1>;
L_0000020543f1edc0 .functor AND 1, L_0000020543ec7440, L_0000020543ec7940, C4<1>, C4<1>;
L_0000020543f1e340 .functor OR 1, L_0000020543f1e8f0, L_0000020543f1edc0, C4<0>, C4<0>;
L_0000020543f1f450 .functor AND 1, L_0000020543ec7800, L_0000020543ec7940, C4<1>, C4<1>;
L_0000020543f1e810 .functor OR 1, L_0000020543f1e340, L_0000020543f1f450, C4<0>, C4<0>;
v0000020543cbca40_0 .net "Cin", 0 0, L_0000020543ec7940;  1 drivers
v0000020543cbcae0_0 .net "Cout", 0 0, L_0000020543f1e810;  1 drivers
v0000020543cc0640_0 .net *"_ivl_0", 0 0, L_0000020543f1d4d0;  1 drivers
v0000020543cbe980_0 .net *"_ivl_10", 0 0, L_0000020543f1f450;  1 drivers
v0000020543cc06e0_0 .net *"_ivl_4", 0 0, L_0000020543f1e8f0;  1 drivers
v0000020543cbf600_0 .net *"_ivl_6", 0 0, L_0000020543f1edc0;  1 drivers
v0000020543cbe7a0_0 .net *"_ivl_8", 0 0, L_0000020543f1e340;  1 drivers
v0000020543cbfa60_0 .net "a", 0 0, L_0000020543ec7440;  1 drivers
v0000020543cbfce0_0 .net "b", 0 0, L_0000020543ec7800;  1 drivers
v0000020543cbf380_0 .net "s", 0 0, L_0000020543f1d5b0;  1 drivers
S_0000020543cfc9a0 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab0420 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543cf9ac0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfc9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1f760 .functor XOR 1, L_0000020543ec7c60, L_0000020543ec7d00, C4<0>, C4<0>;
L_0000020543f1e6c0 .functor XOR 1, L_0000020543f1f760, L_0000020543ec9880, C4<0>, C4<0>;
L_0000020543f1f060 .functor AND 1, L_0000020543ec7c60, L_0000020543ec7d00, C4<1>, C4<1>;
L_0000020543f1f300 .functor AND 1, L_0000020543ec7c60, L_0000020543ec9880, C4<1>, C4<1>;
L_0000020543f1ef80 .functor OR 1, L_0000020543f1f060, L_0000020543f1f300, C4<0>, C4<0>;
L_0000020543f1e730 .functor AND 1, L_0000020543ec7d00, L_0000020543ec9880, C4<1>, C4<1>;
L_0000020543f1e3b0 .functor OR 1, L_0000020543f1ef80, L_0000020543f1e730, C4<0>, C4<0>;
v0000020543cbfc40_0 .net "Cin", 0 0, L_0000020543ec9880;  1 drivers
v0000020543cbfe20_0 .net "Cout", 0 0, L_0000020543f1e3b0;  1 drivers
v0000020543cbe200_0 .net *"_ivl_0", 0 0, L_0000020543f1f760;  1 drivers
v0000020543cbf420_0 .net *"_ivl_10", 0 0, L_0000020543f1e730;  1 drivers
v0000020543cbf740_0 .net *"_ivl_4", 0 0, L_0000020543f1f060;  1 drivers
v0000020543cbff60_0 .net *"_ivl_6", 0 0, L_0000020543f1f300;  1 drivers
v0000020543cbeac0_0 .net *"_ivl_8", 0 0, L_0000020543f1ef80;  1 drivers
v0000020543cbe480_0 .net "a", 0 0, L_0000020543ec7c60;  1 drivers
v0000020543cbf7e0_0 .net "b", 0 0, L_0000020543ec7d00;  1 drivers
v0000020543cc0320_0 .net "s", 0 0, L_0000020543f1e6c0;  1 drivers
S_0000020543cf9de0 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab04a0 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543cfb3c0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf9de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1eff0 .functor XOR 1, L_0000020543ec9600, L_0000020543ecb0e0, C4<0>, C4<0>;
L_0000020543f1df50 .functor XOR 1, L_0000020543f1eff0, L_0000020543ec8fc0, C4<0>, C4<0>;
L_0000020543f1eab0 .functor AND 1, L_0000020543ec9600, L_0000020543ecb0e0, C4<1>, C4<1>;
L_0000020543f1fa70 .functor AND 1, L_0000020543ec9600, L_0000020543ec8fc0, C4<1>, C4<1>;
L_0000020543f1e960 .functor OR 1, L_0000020543f1eab0, L_0000020543f1fa70, C4<0>, C4<0>;
L_0000020543f1ee30 .functor AND 1, L_0000020543ecb0e0, L_0000020543ec8fc0, C4<1>, C4<1>;
L_0000020543f1f0d0 .functor OR 1, L_0000020543f1e960, L_0000020543f1ee30, C4<0>, C4<0>;
v0000020543cbec00_0 .net "Cin", 0 0, L_0000020543ec8fc0;  1 drivers
v0000020543cbede0_0 .net "Cout", 0 0, L_0000020543f1f0d0;  1 drivers
v0000020543cbf880_0 .net *"_ivl_0", 0 0, L_0000020543f1eff0;  1 drivers
v0000020543cbed40_0 .net *"_ivl_10", 0 0, L_0000020543f1ee30;  1 drivers
v0000020543cbeca0_0 .net *"_ivl_4", 0 0, L_0000020543f1eab0;  1 drivers
v0000020543cc0140_0 .net *"_ivl_6", 0 0, L_0000020543f1fa70;  1 drivers
v0000020543cbf6a0_0 .net *"_ivl_8", 0 0, L_0000020543f1e960;  1 drivers
v0000020543cbee80_0 .net "a", 0 0, L_0000020543ec9600;  1 drivers
v0000020543cc0820_0 .net "b", 0 0, L_0000020543ecb0e0;  1 drivers
v0000020543cbfba0_0 .net "s", 0 0, L_0000020543f1df50;  1 drivers
S_0000020543cf9f70 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab06a0 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543cfc810 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf9f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1f6f0 .functor XOR 1, L_0000020543eca280, L_0000020543eca500, C4<0>, C4<0>;
L_0000020543f1e9d0 .functor XOR 1, L_0000020543f1f6f0, L_0000020543eca0a0, C4<0>, C4<0>;
L_0000020543f1e420 .functor AND 1, L_0000020543eca280, L_0000020543eca500, C4<1>, C4<1>;
L_0000020543f1eea0 .functor AND 1, L_0000020543eca280, L_0000020543eca0a0, C4<1>, C4<1>;
L_0000020543f1f140 .functor OR 1, L_0000020543f1e420, L_0000020543f1eea0, C4<0>, C4<0>;
L_0000020543f1f370 .functor AND 1, L_0000020543eca500, L_0000020543eca0a0, C4<1>, C4<1>;
L_0000020543f1ed50 .functor OR 1, L_0000020543f1f140, L_0000020543f1f370, C4<0>, C4<0>;
v0000020543cbf060_0 .net "Cin", 0 0, L_0000020543eca0a0;  1 drivers
v0000020543cbfec0_0 .net "Cout", 0 0, L_0000020543f1ed50;  1 drivers
v0000020543cbe520_0 .net *"_ivl_0", 0 0, L_0000020543f1f6f0;  1 drivers
v0000020543cbf920_0 .net *"_ivl_10", 0 0, L_0000020543f1f370;  1 drivers
v0000020543cbe5c0_0 .net *"_ivl_4", 0 0, L_0000020543f1e420;  1 drivers
v0000020543cc08c0_0 .net *"_ivl_6", 0 0, L_0000020543f1eea0;  1 drivers
v0000020543cbf4c0_0 .net *"_ivl_8", 0 0, L_0000020543f1f140;  1 drivers
v0000020543cc0780_0 .net "a", 0 0, L_0000020543eca280;  1 drivers
v0000020543cc03c0_0 .net "b", 0 0, L_0000020543eca500;  1 drivers
v0000020543cbf9c0_0 .net "s", 0 0, L_0000020543f1e9d0;  1 drivers
S_0000020543cfa100 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab03a0 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543cfa290 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfa100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1e5e0 .functor XOR 1, L_0000020543ec9380, L_0000020543ec9f60, C4<0>, C4<0>;
L_0000020543f1e7a0 .functor XOR 1, L_0000020543f1e5e0, L_0000020543eca6e0, C4<0>, C4<0>;
L_0000020543f1f530 .functor AND 1, L_0000020543ec9380, L_0000020543ec9f60, C4<1>, C4<1>;
L_0000020543f1ef10 .functor AND 1, L_0000020543ec9380, L_0000020543eca6e0, C4<1>, C4<1>;
L_0000020543f1dfc0 .functor OR 1, L_0000020543f1f530, L_0000020543f1ef10, C4<0>, C4<0>;
L_0000020543f1f5a0 .functor AND 1, L_0000020543ec9f60, L_0000020543eca6e0, C4<1>, C4<1>;
L_0000020543f1e180 .functor OR 1, L_0000020543f1dfc0, L_0000020543f1f5a0, C4<0>, C4<0>;
v0000020543cc0500_0 .net "Cin", 0 0, L_0000020543eca6e0;  1 drivers
v0000020543cbf560_0 .net "Cout", 0 0, L_0000020543f1e180;  1 drivers
v0000020543cbe3e0_0 .net *"_ivl_0", 0 0, L_0000020543f1e5e0;  1 drivers
v0000020543cbef20_0 .net *"_ivl_10", 0 0, L_0000020543f1f5a0;  1 drivers
v0000020543cbfd80_0 .net *"_ivl_4", 0 0, L_0000020543f1f530;  1 drivers
v0000020543cbe660_0 .net *"_ivl_6", 0 0, L_0000020543f1ef10;  1 drivers
v0000020543cbfb00_0 .net *"_ivl_8", 0 0, L_0000020543f1dfc0;  1 drivers
v0000020543cbe160_0 .net "a", 0 0, L_0000020543ec9380;  1 drivers
v0000020543cc0280_0 .net "b", 0 0, L_0000020543ec9f60;  1 drivers
v0000020543cbe340_0 .net "s", 0 0, L_0000020543f1e7a0;  1 drivers
S_0000020543cfb550 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab0060 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543cfbd20 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfb550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1ea40 .functor XOR 1, L_0000020543ec9ec0, L_0000020543ecb180, C4<0>, C4<0>;
L_0000020543f1e110 .functor XOR 1, L_0000020543f1ea40, L_0000020543ec9100, C4<0>, C4<0>;
L_0000020543f1f7d0 .functor AND 1, L_0000020543ec9ec0, L_0000020543ecb180, C4<1>, C4<1>;
L_0000020543f1f1b0 .functor AND 1, L_0000020543ec9ec0, L_0000020543ec9100, C4<1>, C4<1>;
L_0000020543f1f990 .functor OR 1, L_0000020543f1f7d0, L_0000020543f1f1b0, C4<0>, C4<0>;
L_0000020543f1e650 .functor AND 1, L_0000020543ecb180, L_0000020543ec9100, C4<1>, C4<1>;
L_0000020543f1ece0 .functor OR 1, L_0000020543f1f990, L_0000020543f1e650, C4<0>, C4<0>;
v0000020543cc0000_0 .net "Cin", 0 0, L_0000020543ec9100;  1 drivers
v0000020543cbe840_0 .net "Cout", 0 0, L_0000020543f1ece0;  1 drivers
v0000020543cbefc0_0 .net *"_ivl_0", 0 0, L_0000020543f1ea40;  1 drivers
v0000020543cc00a0_0 .net *"_ivl_10", 0 0, L_0000020543f1e650;  1 drivers
v0000020543cbe2a0_0 .net *"_ivl_4", 0 0, L_0000020543f1f7d0;  1 drivers
v0000020543cc0460_0 .net *"_ivl_6", 0 0, L_0000020543f1f1b0;  1 drivers
v0000020543cc01e0_0 .net *"_ivl_8", 0 0, L_0000020543f1f990;  1 drivers
v0000020543cbe700_0 .net "a", 0 0, L_0000020543ec9ec0;  1 drivers
v0000020543cc05a0_0 .net "b", 0 0, L_0000020543ecb180;  1 drivers
v0000020543cbe8e0_0 .net "s", 0 0, L_0000020543f1e110;  1 drivers
S_0000020543cfa5b0 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543aaffa0 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543cfd490 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfa5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1f290 .functor XOR 1, L_0000020543ec9a60, L_0000020543ecaa00, C4<0>, C4<0>;
L_0000020543f1e1f0 .functor XOR 1, L_0000020543f1f290, L_0000020543eca5a0, C4<0>, C4<0>;
L_0000020543f1f3e0 .functor AND 1, L_0000020543ec9a60, L_0000020543ecaa00, C4<1>, C4<1>;
L_0000020543f1f220 .functor AND 1, L_0000020543ec9a60, L_0000020543eca5a0, C4<1>, C4<1>;
L_0000020543f1f4c0 .functor OR 1, L_0000020543f1f3e0, L_0000020543f1f220, C4<0>, C4<0>;
L_0000020543f1e570 .functor AND 1, L_0000020543ecaa00, L_0000020543eca5a0, C4<1>, C4<1>;
L_0000020543f1eb20 .functor OR 1, L_0000020543f1f4c0, L_0000020543f1e570, C4<0>, C4<0>;
v0000020543cbea20_0 .net "Cin", 0 0, L_0000020543eca5a0;  1 drivers
v0000020543cbeb60_0 .net "Cout", 0 0, L_0000020543f1eb20;  1 drivers
v0000020543cbf100_0 .net *"_ivl_0", 0 0, L_0000020543f1f290;  1 drivers
v0000020543cbf1a0_0 .net *"_ivl_10", 0 0, L_0000020543f1e570;  1 drivers
v0000020543cbf240_0 .net *"_ivl_4", 0 0, L_0000020543f1f3e0;  1 drivers
v0000020543cbf2e0_0 .net *"_ivl_6", 0 0, L_0000020543f1f220;  1 drivers
v0000020543cc2940_0 .net *"_ivl_8", 0 0, L_0000020543f1f4c0;  1 drivers
v0000020543cc1e00_0 .net "a", 0 0, L_0000020543ec9a60;  1 drivers
v0000020543cc1180_0 .net "b", 0 0, L_0000020543ecaa00;  1 drivers
v0000020543cc0d20_0 .net "s", 0 0, L_0000020543f1e1f0;  1 drivers
S_0000020543cfc1d0 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab02a0 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543cfb0a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfc1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1e880 .functor XOR 1, L_0000020543eca320, L_0000020543eca640, C4<0>, C4<0>;
L_0000020543f1f610 .functor XOR 1, L_0000020543f1e880, L_0000020543eca140, C4<0>, C4<0>;
L_0000020543f1eb90 .functor AND 1, L_0000020543eca320, L_0000020543eca640, C4<1>, C4<1>;
L_0000020543f1ec70 .functor AND 1, L_0000020543eca320, L_0000020543eca140, C4<1>, C4<1>;
L_0000020543f1f680 .functor OR 1, L_0000020543f1eb90, L_0000020543f1ec70, C4<0>, C4<0>;
L_0000020543f1e260 .functor AND 1, L_0000020543eca640, L_0000020543eca140, C4<1>, C4<1>;
L_0000020543f1e030 .functor OR 1, L_0000020543f1f680, L_0000020543f1e260, C4<0>, C4<0>;
v0000020543cc14a0_0 .net "Cin", 0 0, L_0000020543eca140;  1 drivers
v0000020543cc29e0_0 .net "Cout", 0 0, L_0000020543f1e030;  1 drivers
v0000020543cc1540_0 .net *"_ivl_0", 0 0, L_0000020543f1e880;  1 drivers
v0000020543cc15e0_0 .net *"_ivl_10", 0 0, L_0000020543f1e260;  1 drivers
v0000020543cc0dc0_0 .net *"_ivl_4", 0 0, L_0000020543f1eb90;  1 drivers
v0000020543cc23a0_0 .net *"_ivl_6", 0 0, L_0000020543f1ec70;  1 drivers
v0000020543cc2a80_0 .net *"_ivl_8", 0 0, L_0000020543f1f680;  1 drivers
v0000020543cc0e60_0 .net "a", 0 0, L_0000020543eca320;  1 drivers
v0000020543cc2440_0 .net "b", 0 0, L_0000020543eca640;  1 drivers
v0000020543cc1360_0 .net "s", 0 0, L_0000020543f1f610;  1 drivers
S_0000020543cfba00 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab05a0 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543cfe2a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1ec00 .functor XOR 1, L_0000020543ec9420, L_0000020543eca000, C4<0>, C4<0>;
L_0000020543f1f840 .functor XOR 1, L_0000020543f1ec00, L_0000020543eca780, C4<0>, C4<0>;
L_0000020543f1f8b0 .functor AND 1, L_0000020543ec9420, L_0000020543eca000, C4<1>, C4<1>;
L_0000020543f1f920 .functor AND 1, L_0000020543ec9420, L_0000020543eca780, C4<1>, C4<1>;
L_0000020543f1e0a0 .functor OR 1, L_0000020543f1f8b0, L_0000020543f1f920, C4<0>, C4<0>;
L_0000020543f1fa00 .functor AND 1, L_0000020543eca000, L_0000020543eca780, C4<1>, C4<1>;
L_0000020543f1e2d0 .functor OR 1, L_0000020543f1e0a0, L_0000020543f1fa00, C4<0>, C4<0>;
v0000020543cc2d00_0 .net "Cin", 0 0, L_0000020543eca780;  1 drivers
v0000020543cc0960_0 .net "Cout", 0 0, L_0000020543f1e2d0;  1 drivers
v0000020543cc24e0_0 .net *"_ivl_0", 0 0, L_0000020543f1ec00;  1 drivers
v0000020543cc1220_0 .net *"_ivl_10", 0 0, L_0000020543f1fa00;  1 drivers
v0000020543cc2b20_0 .net *"_ivl_4", 0 0, L_0000020543f1f8b0;  1 drivers
v0000020543cc0a00_0 .net *"_ivl_6", 0 0, L_0000020543f1f920;  1 drivers
v0000020543cc0f00_0 .net *"_ivl_8", 0 0, L_0000020543f1e0a0;  1 drivers
v0000020543cc1d60_0 .net "a", 0 0, L_0000020543ec9420;  1 drivers
v0000020543cc12c0_0 .net "b", 0 0, L_0000020543eca000;  1 drivers
v0000020543cc1680_0 .net "s", 0 0, L_0000020543f1f840;  1 drivers
S_0000020543cfed90 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543ab0160 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543cfabf0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1dee0 .functor XOR 1, L_0000020543eca1e0, L_0000020543ec9ce0, C4<0>, C4<0>;
L_0000020543f1e490 .functor XOR 1, L_0000020543f1dee0, L_0000020543eca960, C4<0>, C4<0>;
L_0000020543f1e500 .functor AND 1, L_0000020543eca1e0, L_0000020543ec9ce0, C4<1>, C4<1>;
L_0000020543f20d40 .functor AND 1, L_0000020543eca1e0, L_0000020543eca960, C4<1>, C4<1>;
L_0000020543f21590 .functor OR 1, L_0000020543f1e500, L_0000020543f20d40, C4<0>, C4<0>;
L_0000020543f20250 .functor AND 1, L_0000020543ec9ce0, L_0000020543eca960, C4<1>, C4<1>;
L_0000020543f208e0 .functor OR 1, L_0000020543f21590, L_0000020543f20250, C4<0>, C4<0>;
v0000020543cc2800_0 .net "Cin", 0 0, L_0000020543eca960;  1 drivers
v0000020543cc2580_0 .net "Cout", 0 0, L_0000020543f208e0;  1 drivers
v0000020543cc30c0_0 .net *"_ivl_0", 0 0, L_0000020543f1dee0;  1 drivers
v0000020543cc1040_0 .net *"_ivl_10", 0 0, L_0000020543f20250;  1 drivers
v0000020543cc2bc0_0 .net *"_ivl_4", 0 0, L_0000020543f1e500;  1 drivers
v0000020543cc2da0_0 .net *"_ivl_6", 0 0, L_0000020543f20d40;  1 drivers
v0000020543cc1720_0 .net *"_ivl_8", 0 0, L_0000020543f21590;  1 drivers
v0000020543cc2620_0 .net "a", 0 0, L_0000020543eca1e0;  1 drivers
v0000020543cc10e0_0 .net "b", 0 0, L_0000020543ec9ce0;  1 drivers
v0000020543cc2260_0 .net "s", 0 0, L_0000020543f1e490;  1 drivers
S_0000020543cfcb30 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543aafc60 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543cfe8e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfcb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f20e20 .functor XOR 1, L_0000020543ecaaa0, L_0000020543eca820, C4<0>, C4<0>;
L_0000020543f20b80 .functor XOR 1, L_0000020543f20e20, L_0000020543ec97e0, C4<0>, C4<0>;
L_0000020543f211a0 .functor AND 1, L_0000020543ecaaa0, L_0000020543eca820, C4<1>, C4<1>;
L_0000020543f1fdf0 .functor AND 1, L_0000020543ecaaa0, L_0000020543ec97e0, C4<1>, C4<1>;
L_0000020543f1ffb0 .functor OR 1, L_0000020543f211a0, L_0000020543f1fdf0, C4<0>, C4<0>;
L_0000020543f20560 .functor AND 1, L_0000020543eca820, L_0000020543ec97e0, C4<1>, C4<1>;
L_0000020543f203a0 .functor OR 1, L_0000020543f1ffb0, L_0000020543f20560, C4<0>, C4<0>;
v0000020543cc0fa0_0 .net "Cin", 0 0, L_0000020543ec97e0;  1 drivers
v0000020543cc1a40_0 .net "Cout", 0 0, L_0000020543f203a0;  1 drivers
v0000020543cc2c60_0 .net *"_ivl_0", 0 0, L_0000020543f20e20;  1 drivers
v0000020543cc1400_0 .net *"_ivl_10", 0 0, L_0000020543f20560;  1 drivers
v0000020543cc1ea0_0 .net *"_ivl_4", 0 0, L_0000020543f211a0;  1 drivers
v0000020543cc1b80_0 .net *"_ivl_6", 0 0, L_0000020543f1fdf0;  1 drivers
v0000020543cc17c0_0 .net *"_ivl_8", 0 0, L_0000020543f1ffb0;  1 drivers
v0000020543cc1860_0 .net "a", 0 0, L_0000020543ecaaa0;  1 drivers
v0000020543cc1ae0_0 .net "b", 0 0, L_0000020543eca820;  1 drivers
v0000020543cc26c0_0 .net "s", 0 0, L_0000020543f20b80;  1 drivers
S_0000020543cfe430 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543cac800;
 .timescale 0 0;
P_0000020543aaf9e0 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543cf9610 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfe430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1fd80 .functor XOR 1, L_0000020543ec94c0, L_0000020543ec9e20, C4<0>, C4<0>;
L_0000020543f20cd0 .functor XOR 1, L_0000020543f1fd80, L_0000020543ec9ba0, C4<0>, C4<0>;
L_0000020543f21440 .functor AND 1, L_0000020543ec94c0, L_0000020543ec9e20, C4<1>, C4<1>;
L_0000020543f21670 .functor AND 1, L_0000020543ec94c0, L_0000020543ec9ba0, C4<1>, C4<1>;
L_0000020543f20950 .functor OR 1, L_0000020543f21440, L_0000020543f21670, C4<0>, C4<0>;
L_0000020543f209c0 .functor AND 1, L_0000020543ec9e20, L_0000020543ec9ba0, C4<1>, C4<1>;
L_0000020543f20790 .functor OR 1, L_0000020543f20950, L_0000020543f209c0, C4<0>, C4<0>;
v0000020543cc2e40_0 .net "Cin", 0 0, L_0000020543ec9ba0;  1 drivers
v0000020543cc1900_0 .net "Cout", 0 0, L_0000020543f20790;  1 drivers
v0000020543cc2ee0_0 .net *"_ivl_0", 0 0, L_0000020543f1fd80;  1 drivers
v0000020543cc1f40_0 .net *"_ivl_10", 0 0, L_0000020543f209c0;  1 drivers
v0000020543cc19a0_0 .net *"_ivl_4", 0 0, L_0000020543f21440;  1 drivers
v0000020543cc1fe0_0 .net *"_ivl_6", 0 0, L_0000020543f21670;  1 drivers
v0000020543cc2f80_0 .net *"_ivl_8", 0 0, L_0000020543f20950;  1 drivers
v0000020543cc1c20_0 .net "a", 0 0, L_0000020543ec94c0;  1 drivers
v0000020543cc0c80_0 .net "b", 0 0, L_0000020543ec9e20;  1 drivers
v0000020543cc1cc0_0 .net "s", 0 0, L_0000020543f20cd0;  1 drivers
S_0000020543cfa420 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543ca92e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543aafca0 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543cc0b40_0 .net *"_ivl_0", 15 0, L_0000020543ec5b40;  1 drivers
L_0000020543df3ef0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543cc2120_0 .net *"_ivl_3", 7 0, L_0000020543df3ef0;  1 drivers
v0000020543cc21c0_0 .net *"_ivl_4", 15 0, L_0000020543ec4f60;  1 drivers
L_0000020543df3f38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543cc2300_0 .net *"_ivl_7", 7 0, L_0000020543df3f38;  1 drivers
v0000020543cc4ba0_0 .net "a", 7 0, L_0000020543ec5960;  alias, 1 drivers
v0000020543cc3980_0 .net "b", 7 0, v0000020543cc33e0_0;  alias, 1 drivers
v0000020543cc5320_0 .net "y", 15 0, L_0000020543ec5460;  alias, 1 drivers
L_0000020543ec5b40 .concat [ 8 8 0 0], L_0000020543ec5960, L_0000020543df3ef0;
L_0000020543ec4f60 .concat [ 8 8 0 0], v0000020543cc33e0_0, L_0000020543df3f38;
L_0000020543ec5460 .arith/mult 16, L_0000020543ec5b40, L_0000020543ec4f60;
S_0000020543cfccc0 .scope generate, "genblk1[2]" "genblk1[2]" 5 56, 5 56 0, S_0000020543ca1c30;
 .timescale 0 0;
P_0000020543aaf1e0 .param/l "co_idx" 0 5 56, +C4<010>;
S_0000020543cfa740 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543cfccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543ab05e0 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df4010 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543cd1440_0 .net/2u *"_ivl_0", 1 0, L_0000020543df4010;  1 drivers
L_0000020543df40e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543cd1f80_0 .net/2u *"_ivl_10", 15 0, L_0000020543df40e8;  1 drivers
v0000020543ccff00_0 .net *"_ivl_2", 0 0, L_0000020543ec92e0;  1 drivers
v0000020543cd2020_0 .net "a_in", 7 0, L_0000020543f816d0;  alias, 1 drivers
v0000020543cd0040_0 .net "a_out", 7 0, o0000020543c63b58;  alias, 0 drivers
v0000020543cd1580_0 .var "a_out_reg", 7 0;
v0000020543cd0860_0 .net "a_val", 7 0, v0000020543cd1580_0;  1 drivers
v0000020543ccfaa0_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543cd0720_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543cd1620_0 .net "d_in", 31 0, L_0000020543f82af0;  alias, 1 drivers
v0000020543cd0cc0_0 .net "d_out", 31 0, L_0000020543ec9b00;  alias, 1 drivers
v0000020543cd16c0_0 .net "ext_y_val", 31 0, L_0000020543ec8de0;  1 drivers
v0000020543ccf960_0 .net "ps_out_cout", 0 0, L_0000020543ece100;  1 drivers
v0000020543cd07c0_0 .net "ps_out_val", 31 0, L_0000020543ece420;  1 drivers
v0000020543cd0220_0 .var "psum_stored", 31 0;
v0000020543cd00e0_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543cd0e00_0 .net "w_val", 7 0, L_0000020543ec99c0;  1 drivers
v0000020543cd02c0_0 .var "weight_stored", 31 0;
v0000020543cd0360_0 .net "y_val", 15 0, L_0000020543ecb220;  1 drivers
L_0000020543ec92e0 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df4010;
L_0000020543ec9b00 .functor MUXZ 32, v0000020543cd0220_0, v0000020543cd02c0_0, L_0000020543ec92e0, C4<>;
L_0000020543ec99c0 .part v0000020543cd02c0_0, 0, 8;
L_0000020543ec8de0 .concat [ 16 16 0 0], L_0000020543ecb220, L_0000020543df40e8;
S_0000020543cfea70 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543cfa740;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543ab0620 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df4130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543ccfd20_0 .net/2u *"_ivl_228", 0 0, L_0000020543df4130;  1 drivers
v0000020543cd1760_0 .net "a", 31 0, L_0000020543ec8de0;  alias, 1 drivers
v0000020543ccfe60_0 .net "b", 31 0, L_0000020543f82af0;  alias, 1 drivers
v0000020543cd0f40_0 .net "carry", 32 0, L_0000020543ecdfc0;  1 drivers
v0000020543cd1da0_0 .net "cout", 0 0, L_0000020543ece100;  alias, 1 drivers
v0000020543ccfbe0_0 .net "y", 31 0, L_0000020543ece420;  alias, 1 drivers
L_0000020543ec96a0 .part L_0000020543ec8de0, 0, 1;
L_0000020543eca8c0 .part L_0000020543f82af0, 0, 1;
L_0000020543ecb2c0 .part L_0000020543ecdfc0, 0, 1;
L_0000020543ecab40 .part L_0000020543ec8de0, 1, 1;
L_0000020543ecabe0 .part L_0000020543f82af0, 1, 1;
L_0000020543ecac80 .part L_0000020543ecdfc0, 1, 1;
L_0000020543ecad20 .part L_0000020543ec8de0, 2, 1;
L_0000020543ecadc0 .part L_0000020543f82af0, 2, 1;
L_0000020543ec9c40 .part L_0000020543ecdfc0, 2, 1;
L_0000020543ec91a0 .part L_0000020543ec8de0, 3, 1;
L_0000020543ec9740 .part L_0000020543f82af0, 3, 1;
L_0000020543ec9d80 .part L_0000020543ecdfc0, 3, 1;
L_0000020543ecae60 .part L_0000020543ec8de0, 4, 1;
L_0000020543ecaf00 .part L_0000020543f82af0, 4, 1;
L_0000020543ec9920 .part L_0000020543ecdfc0, 4, 1;
L_0000020543ecb360 .part L_0000020543ec8de0, 5, 1;
L_0000020543ecb400 .part L_0000020543f82af0, 5, 1;
L_0000020543ecafa0 .part L_0000020543ecdfc0, 5, 1;
L_0000020543ec8e80 .part L_0000020543ec8de0, 6, 1;
L_0000020543ec8d40 .part L_0000020543f82af0, 6, 1;
L_0000020543ec8f20 .part L_0000020543ecdfc0, 6, 1;
L_0000020543ec9060 .part L_0000020543ec8de0, 7, 1;
L_0000020543ec9240 .part L_0000020543f82af0, 7, 1;
L_0000020543ecbf40 .part L_0000020543ecdfc0, 7, 1;
L_0000020543ecb900 .part L_0000020543ec8de0, 8, 1;
L_0000020543ecd2a0 .part L_0000020543f82af0, 8, 1;
L_0000020543ecbfe0 .part L_0000020543ecdfc0, 8, 1;
L_0000020543ecc6c0 .part L_0000020543ec8de0, 9, 1;
L_0000020543ecdac0 .part L_0000020543f82af0, 9, 1;
L_0000020543ecc620 .part L_0000020543ecdfc0, 9, 1;
L_0000020543ecd840 .part L_0000020543ec8de0, 10, 1;
L_0000020543ecca80 .part L_0000020543f82af0, 10, 1;
L_0000020543ecdb60 .part L_0000020543ecdfc0, 10, 1;
L_0000020543ecbcc0 .part L_0000020543ec8de0, 11, 1;
L_0000020543eccb20 .part L_0000020543f82af0, 11, 1;
L_0000020543eccd00 .part L_0000020543ecdfc0, 11, 1;
L_0000020543ecc080 .part L_0000020543ec8de0, 12, 1;
L_0000020543ecc4e0 .part L_0000020543f82af0, 12, 1;
L_0000020543ecd700 .part L_0000020543ecdfc0, 12, 1;
L_0000020543ecc3a0 .part L_0000020543ec8de0, 13, 1;
L_0000020543ecbd60 .part L_0000020543f82af0, 13, 1;
L_0000020543ecb680 .part L_0000020543ecdfc0, 13, 1;
L_0000020543ecc1c0 .part L_0000020543ec8de0, 14, 1;
L_0000020543ecd200 .part L_0000020543f82af0, 14, 1;
L_0000020543ecdc00 .part L_0000020543ecdfc0, 14, 1;
L_0000020543ecdca0 .part L_0000020543ec8de0, 15, 1;
L_0000020543ecd520 .part L_0000020543f82af0, 15, 1;
L_0000020543ecd5c0 .part L_0000020543ecdfc0, 15, 1;
L_0000020543ecda20 .part L_0000020543ec8de0, 16, 1;
L_0000020543ecd3e0 .part L_0000020543f82af0, 16, 1;
L_0000020543ecbe00 .part L_0000020543ecdfc0, 16, 1;
L_0000020543ecc120 .part L_0000020543ec8de0, 17, 1;
L_0000020543eccda0 .part L_0000020543f82af0, 17, 1;
L_0000020543eccbc0 .part L_0000020543ecdfc0, 17, 1;
L_0000020543ecd340 .part L_0000020543ec8de0, 18, 1;
L_0000020543ecc260 .part L_0000020543f82af0, 18, 1;
L_0000020543ecbb80 .part L_0000020543ecdfc0, 18, 1;
L_0000020543ecc300 .part L_0000020543ec8de0, 19, 1;
L_0000020543ecb9a0 .part L_0000020543f82af0, 19, 1;
L_0000020543ecc760 .part L_0000020543ecdfc0, 19, 1;
L_0000020543ecd480 .part L_0000020543ec8de0, 20, 1;
L_0000020543ecc940 .part L_0000020543f82af0, 20, 1;
L_0000020543ecbea0 .part L_0000020543ecdfc0, 20, 1;
L_0000020543ecc440 .part L_0000020543ec8de0, 21, 1;
L_0000020543ecc800 .part L_0000020543f82af0, 21, 1;
L_0000020543ecc580 .part L_0000020543ecdfc0, 21, 1;
L_0000020543ecb720 .part L_0000020543ec8de0, 22, 1;
L_0000020543ecb5e0 .part L_0000020543f82af0, 22, 1;
L_0000020543ecc8a0 .part L_0000020543ecdfc0, 22, 1;
L_0000020543ecba40 .part L_0000020543ec8de0, 23, 1;
L_0000020543ecb540 .part L_0000020543f82af0, 23, 1;
L_0000020543ecb7c0 .part L_0000020543ecdfc0, 23, 1;
L_0000020543ecc9e0 .part L_0000020543ec8de0, 24, 1;
L_0000020543ecd660 .part L_0000020543f82af0, 24, 1;
L_0000020543ecb860 .part L_0000020543ecdfc0, 24, 1;
L_0000020543ecd7a0 .part L_0000020543ec8de0, 25, 1;
L_0000020543ecd8e0 .part L_0000020543f82af0, 25, 1;
L_0000020543ecbae0 .part L_0000020543ecdfc0, 25, 1;
L_0000020543eccc60 .part L_0000020543ec8de0, 26, 1;
L_0000020543ecbc20 .part L_0000020543f82af0, 26, 1;
L_0000020543ecce40 .part L_0000020543ecdfc0, 26, 1;
L_0000020543eccee0 .part L_0000020543ec8de0, 27, 1;
L_0000020543eccf80 .part L_0000020543f82af0, 27, 1;
L_0000020543ecd020 .part L_0000020543ecdfc0, 27, 1;
L_0000020543ecd0c0 .part L_0000020543ec8de0, 28, 1;
L_0000020543ecd160 .part L_0000020543f82af0, 28, 1;
L_0000020543ecd980 .part L_0000020543ecdfc0, 28, 1;
L_0000020543ed04a0 .part L_0000020543ec8de0, 29, 1;
L_0000020543ece060 .part L_0000020543f82af0, 29, 1;
L_0000020543ecfb40 .part L_0000020543ecdfc0, 29, 1;
L_0000020543ecfbe0 .part L_0000020543ec8de0, 30, 1;
L_0000020543ece600 .part L_0000020543f82af0, 30, 1;
L_0000020543ed00e0 .part L_0000020543ecdfc0, 30, 1;
L_0000020543ecf5a0 .part L_0000020543ec8de0, 31, 1;
L_0000020543ecf280 .part L_0000020543f82af0, 31, 1;
L_0000020543ecf500 .part L_0000020543ecdfc0, 31, 1;
LS_0000020543ece420_0_0 .concat8 [ 1 1 1 1], L_0000020543f20170, L_0000020543f21210, L_0000020543f202c0, L_0000020543f20b10;
LS_0000020543ece420_0_4 .concat8 [ 1 1 1 1], L_0000020543f20480, L_0000020543f20100, L_0000020543f1fb50, L_0000020543f22010;
LS_0000020543ece420_0_8 .concat8 [ 1 1 1 1], L_0000020543f21de0, L_0000020543f22240, L_0000020543f22cc0, L_0000020543f22b70;
LS_0000020543ece420_0_12 .concat8 [ 1 1 1 1], L_0000020543f22710, L_0000020543f22b00, L_0000020543f21c90, L_0000020543f21a60;
LS_0000020543ece420_0_16 .concat8 [ 1 1 1 1], L_0000020543f233c0, L_0000020543f24460, L_0000020543f24a10, L_0000020543f23970;
LS_0000020543ece420_0_20 .concat8 [ 1 1 1 1], L_0000020543f24690, L_0000020543f234a0, L_0000020543f23890, L_0000020543f232e0;
LS_0000020543ece420_0_24 .concat8 [ 1 1 1 1], L_0000020543f235f0, L_0000020543f253b0, L_0000020543f25d50, L_0000020543f25260;
LS_0000020543ece420_0_28 .concat8 [ 1 1 1 1], L_0000020543f25c00, L_0000020543f25ce0, L_0000020543f25f80, L_0000020543f26290;
LS_0000020543ece420_1_0 .concat8 [ 4 4 4 4], LS_0000020543ece420_0_0, LS_0000020543ece420_0_4, LS_0000020543ece420_0_8, LS_0000020543ece420_0_12;
LS_0000020543ece420_1_4 .concat8 [ 4 4 4 4], LS_0000020543ece420_0_16, LS_0000020543ece420_0_20, LS_0000020543ece420_0_24, LS_0000020543ece420_0_28;
L_0000020543ece420 .concat8 [ 16 16 0 0], LS_0000020543ece420_1_0, LS_0000020543ece420_1_4;
LS_0000020543ecdfc0_0_0 .concat8 [ 1 1 1 1], L_0000020543df4130, L_0000020543f20330, L_0000020543f20e90, L_0000020543f20db0;
LS_0000020543ecdfc0_0_4 .concat8 [ 1 1 1 1], L_0000020543f1fe60, L_0000020543f20020, L_0000020543f21520, L_0000020543f220f0;
LS_0000020543ecdfc0_0_8 .concat8 [ 1 1 1 1], L_0000020543f226a0, L_0000020543f22e10, L_0000020543f222b0, L_0000020543f22390;
LS_0000020543ecdfc0_0_12 .concat8 [ 1 1 1 1], L_0000020543f21c20, L_0000020543f21830, L_0000020543f227f0, L_0000020543f21980;
LS_0000020543ecdfc0_0_16 .concat8 [ 1 1 1 1], L_0000020543f24cb0, L_0000020543f241c0, L_0000020543f24700, L_0000020543f24930;
LS_0000020543ecdfc0_0_20 .concat8 [ 1 1 1 1], L_0000020543f23ac0, L_0000020543f23b30, L_0000020543f24e00, L_0000020543f24070;
LS_0000020543ecdfc0_0_24 .concat8 [ 1 1 1 1], L_0000020543f23580, L_0000020543f25ab0, L_0000020543f26990, L_0000020543f257a0;
LS_0000020543ecdfc0_0_28 .concat8 [ 1 1 1 1], L_0000020543f261b0, L_0000020543f265a0, L_0000020543f26920, L_0000020543f25030;
LS_0000020543ecdfc0_0_32 .concat8 [ 1 0 0 0], L_0000020543f25810;
LS_0000020543ecdfc0_1_0 .concat8 [ 4 4 4 4], LS_0000020543ecdfc0_0_0, LS_0000020543ecdfc0_0_4, LS_0000020543ecdfc0_0_8, LS_0000020543ecdfc0_0_12;
LS_0000020543ecdfc0_1_4 .concat8 [ 4 4 4 4], LS_0000020543ecdfc0_0_16, LS_0000020543ecdfc0_0_20, LS_0000020543ecdfc0_0_24, LS_0000020543ecdfc0_0_28;
LS_0000020543ecdfc0_1_8 .concat8 [ 1 0 0 0], LS_0000020543ecdfc0_0_32;
L_0000020543ecdfc0 .concat8 [ 16 16 1 0], LS_0000020543ecdfc0_1_0, LS_0000020543ecdfc0_1_4, LS_0000020543ecdfc0_1_8;
L_0000020543ece100 .part L_0000020543ecdfc0, 32, 1;
S_0000020543cf9480 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab0260 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543cfc360 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf9480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f21130 .functor XOR 1, L_0000020543ec96a0, L_0000020543eca8c0, C4<0>, C4<0>;
L_0000020543f20170 .functor XOR 1, L_0000020543f21130, L_0000020543ecb2c0, C4<0>, C4<0>;
L_0000020543f20870 .functor AND 1, L_0000020543ec96a0, L_0000020543eca8c0, C4<1>, C4<1>;
L_0000020543f20800 .functor AND 1, L_0000020543ec96a0, L_0000020543ecb2c0, C4<1>, C4<1>;
L_0000020543f204f0 .functor OR 1, L_0000020543f20870, L_0000020543f20800, C4<0>, C4<0>;
L_0000020543f1ff40 .functor AND 1, L_0000020543eca8c0, L_0000020543ecb2c0, C4<1>, C4<1>;
L_0000020543f20330 .functor OR 1, L_0000020543f204f0, L_0000020543f1ff40, C4<0>, C4<0>;
v0000020543cc3fc0_0 .net "Cin", 0 0, L_0000020543ecb2c0;  1 drivers
v0000020543cc3a20_0 .net "Cout", 0 0, L_0000020543f20330;  1 drivers
v0000020543cc3ac0_0 .net *"_ivl_0", 0 0, L_0000020543f21130;  1 drivers
v0000020543cc53c0_0 .net *"_ivl_10", 0 0, L_0000020543f1ff40;  1 drivers
v0000020543cc3160_0 .net *"_ivl_4", 0 0, L_0000020543f20870;  1 drivers
v0000020543cc3200_0 .net *"_ivl_6", 0 0, L_0000020543f20800;  1 drivers
v0000020543cc3b60_0 .net *"_ivl_8", 0 0, L_0000020543f204f0;  1 drivers
v0000020543cc5460_0 .net "a", 0 0, L_0000020543ec96a0;  1 drivers
v0000020543cc3c00_0 .net "b", 0 0, L_0000020543eca8c0;  1 drivers
v0000020543cc56e0_0 .net "s", 0 0, L_0000020543f20170;  1 drivers
S_0000020543cfd170 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab0660 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543cfad80 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfd170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f21050 .functor XOR 1, L_0000020543ecab40, L_0000020543ecabe0, C4<0>, C4<0>;
L_0000020543f21210 .functor XOR 1, L_0000020543f21050, L_0000020543ecac80, C4<0>, C4<0>;
L_0000020543f21360 .functor AND 1, L_0000020543ecab40, L_0000020543ecabe0, C4<1>, C4<1>;
L_0000020543f201e0 .functor AND 1, L_0000020543ecab40, L_0000020543ecac80, C4<1>, C4<1>;
L_0000020543f20a30 .functor OR 1, L_0000020543f21360, L_0000020543f201e0, C4<0>, C4<0>;
L_0000020543f1fca0 .functor AND 1, L_0000020543ecabe0, L_0000020543ecac80, C4<1>, C4<1>;
L_0000020543f20e90 .functor OR 1, L_0000020543f20a30, L_0000020543f1fca0, C4<0>, C4<0>;
v0000020543cc4740_0 .net "Cin", 0 0, L_0000020543ecac80;  1 drivers
v0000020543cc55a0_0 .net "Cout", 0 0, L_0000020543f20e90;  1 drivers
v0000020543cc3480_0 .net *"_ivl_0", 0 0, L_0000020543f21050;  1 drivers
v0000020543cc5640_0 .net *"_ivl_10", 0 0, L_0000020543f1fca0;  1 drivers
v0000020543cc5820_0 .net *"_ivl_4", 0 0, L_0000020543f21360;  1 drivers
v0000020543cc4e20_0 .net *"_ivl_6", 0 0, L_0000020543f201e0;  1 drivers
v0000020543cc32a0_0 .net *"_ivl_8", 0 0, L_0000020543f20a30;  1 drivers
v0000020543cc3ca0_0 .net "a", 0 0, L_0000020543ecab40;  1 drivers
v0000020543cc4ce0_0 .net "b", 0 0, L_0000020543ecabe0;  1 drivers
v0000020543cc4d80_0 .net "s", 0 0, L_0000020543f21210;  1 drivers
S_0000020543cfb230 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab0720 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543cfce50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfb230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f20720 .functor XOR 1, L_0000020543ecad20, L_0000020543ecadc0, C4<0>, C4<0>;
L_0000020543f202c0 .functor XOR 1, L_0000020543f20720, L_0000020543ec9c40, C4<0>, C4<0>;
L_0000020543f1fbc0 .functor AND 1, L_0000020543ecad20, L_0000020543ecadc0, C4<1>, C4<1>;
L_0000020543f21280 .functor AND 1, L_0000020543ecad20, L_0000020543ec9c40, C4<1>, C4<1>;
L_0000020543f20aa0 .functor OR 1, L_0000020543f1fbc0, L_0000020543f21280, C4<0>, C4<0>;
L_0000020543f21600 .functor AND 1, L_0000020543ecadc0, L_0000020543ec9c40, C4<1>, C4<1>;
L_0000020543f20db0 .functor OR 1, L_0000020543f20aa0, L_0000020543f21600, C4<0>, C4<0>;
v0000020543cc3660_0 .net "Cin", 0 0, L_0000020543ec9c40;  1 drivers
v0000020543cc3d40_0 .net "Cout", 0 0, L_0000020543f20db0;  1 drivers
v0000020543cc3340_0 .net *"_ivl_0", 0 0, L_0000020543f20720;  1 drivers
v0000020543cc4f60_0 .net *"_ivl_10", 0 0, L_0000020543f21600;  1 drivers
v0000020543cc3de0_0 .net *"_ivl_4", 0 0, L_0000020543f1fbc0;  1 drivers
v0000020543cc44c0_0 .net *"_ivl_6", 0 0, L_0000020543f21280;  1 drivers
v0000020543cc3f20_0 .net *"_ivl_8", 0 0, L_0000020543f20aa0;  1 drivers
v0000020543cc4380_0 .net "a", 0 0, L_0000020543ecad20;  1 drivers
v0000020543cc4100_0 .net "b", 0 0, L_0000020543ecadc0;  1 drivers
v0000020543cc41a0_0 .net "s", 0 0, L_0000020543f202c0;  1 drivers
S_0000020543cfbeb0 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab0760 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543cf97a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfbeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1fc30 .functor XOR 1, L_0000020543ec91a0, L_0000020543ec9740, C4<0>, C4<0>;
L_0000020543f20b10 .functor XOR 1, L_0000020543f1fc30, L_0000020543ec9d80, C4<0>, C4<0>;
L_0000020543f20f70 .functor AND 1, L_0000020543ec91a0, L_0000020543ec9740, C4<1>, C4<1>;
L_0000020543f20090 .functor AND 1, L_0000020543ec91a0, L_0000020543ec9d80, C4<1>, C4<1>;
L_0000020543f206b0 .functor OR 1, L_0000020543f20f70, L_0000020543f20090, C4<0>, C4<0>;
L_0000020543f20bf0 .functor AND 1, L_0000020543ec9740, L_0000020543ec9d80, C4<1>, C4<1>;
L_0000020543f1fe60 .functor OR 1, L_0000020543f206b0, L_0000020543f20bf0, C4<0>, C4<0>;
v0000020543cc4240_0 .net "Cin", 0 0, L_0000020543ec9d80;  1 drivers
v0000020543cc42e0_0 .net "Cout", 0 0, L_0000020543f1fe60;  1 drivers
v0000020543cc4420_0 .net *"_ivl_0", 0 0, L_0000020543f1fc30;  1 drivers
v0000020543cc4560_0 .net *"_ivl_10", 0 0, L_0000020543f20bf0;  1 drivers
v0000020543cc4600_0 .net *"_ivl_4", 0 0, L_0000020543f20f70;  1 drivers
v0000020543cc46a0_0 .net *"_ivl_6", 0 0, L_0000020543f20090;  1 drivers
v0000020543cc47e0_0 .net *"_ivl_8", 0 0, L_0000020543f206b0;  1 drivers
v0000020543cc4880_0 .net "a", 0 0, L_0000020543ec91a0;  1 drivers
v0000020543cc4920_0 .net "b", 0 0, L_0000020543ec9740;  1 drivers
v0000020543cc49c0_0 .net "s", 0 0, L_0000020543f20b10;  1 drivers
S_0000020543cfa8d0 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543aafb60 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543cfc040 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfa8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f20f00 .functor XOR 1, L_0000020543ecae60, L_0000020543ecaf00, C4<0>, C4<0>;
L_0000020543f20480 .functor XOR 1, L_0000020543f20f00, L_0000020543ec9920, C4<0>, C4<0>;
L_0000020543f213d0 .functor AND 1, L_0000020543ecae60, L_0000020543ecaf00, C4<1>, C4<1>;
L_0000020543f20fe0 .functor AND 1, L_0000020543ecae60, L_0000020543ec9920, C4<1>, C4<1>;
L_0000020543f214b0 .functor OR 1, L_0000020543f213d0, L_0000020543f20fe0, C4<0>, C4<0>;
L_0000020543f205d0 .functor AND 1, L_0000020543ecaf00, L_0000020543ec9920, C4<1>, C4<1>;
L_0000020543f20020 .functor OR 1, L_0000020543f214b0, L_0000020543f205d0, C4<0>, C4<0>;
v0000020543cc4a60_0 .net "Cin", 0 0, L_0000020543ec9920;  1 drivers
v0000020543cc4b00_0 .net "Cout", 0 0, L_0000020543f20020;  1 drivers
v0000020543cc65e0_0 .net *"_ivl_0", 0 0, L_0000020543f20f00;  1 drivers
v0000020543cc6cc0_0 .net *"_ivl_10", 0 0, L_0000020543f205d0;  1 drivers
v0000020543cc6540_0 .net *"_ivl_4", 0 0, L_0000020543f213d0;  1 drivers
v0000020543cc76c0_0 .net *"_ivl_6", 0 0, L_0000020543f20fe0;  1 drivers
v0000020543cc7940_0 .net *"_ivl_8", 0 0, L_0000020543f214b0;  1 drivers
v0000020543cc6ea0_0 .net "a", 0 0, L_0000020543ecae60;  1 drivers
v0000020543cc6400_0 .net "b", 0 0, L_0000020543ecaf00;  1 drivers
v0000020543cc5be0_0 .net "s", 0 0, L_0000020543f20480;  1 drivers
S_0000020543cfe5c0 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543aafd60 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543cfe750 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfe5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f210c0 .functor XOR 1, L_0000020543ecb360, L_0000020543ecb400, C4<0>, C4<0>;
L_0000020543f20100 .functor XOR 1, L_0000020543f210c0, L_0000020543ecafa0, C4<0>, C4<0>;
L_0000020543f20640 .functor AND 1, L_0000020543ecb360, L_0000020543ecb400, C4<1>, C4<1>;
L_0000020543f1fed0 .functor AND 1, L_0000020543ecb360, L_0000020543ecafa0, C4<1>, C4<1>;
L_0000020543f20c60 .functor OR 1, L_0000020543f20640, L_0000020543f1fed0, C4<0>, C4<0>;
L_0000020543f212f0 .functor AND 1, L_0000020543ecb400, L_0000020543ecafa0, C4<1>, C4<1>;
L_0000020543f21520 .functor OR 1, L_0000020543f20c60, L_0000020543f212f0, C4<0>, C4<0>;
v0000020543cc6b80_0 .net "Cin", 0 0, L_0000020543ecafa0;  1 drivers
v0000020543cc5dc0_0 .net "Cout", 0 0, L_0000020543f21520;  1 drivers
v0000020543cc62c0_0 .net *"_ivl_0", 0 0, L_0000020543f210c0;  1 drivers
v0000020543cc5c80_0 .net *"_ivl_10", 0 0, L_0000020543f212f0;  1 drivers
v0000020543cc6720_0 .net *"_ivl_4", 0 0, L_0000020543f20640;  1 drivers
v0000020543cc5d20_0 .net *"_ivl_6", 0 0, L_0000020543f1fed0;  1 drivers
v0000020543cc7760_0 .net *"_ivl_8", 0 0, L_0000020543f20c60;  1 drivers
v0000020543cc6680_0 .net "a", 0 0, L_0000020543ecb360;  1 drivers
v0000020543cc7620_0 .net "b", 0 0, L_0000020543ecb400;  1 drivers
v0000020543cc79e0_0 .net "s", 0 0, L_0000020543f20100;  1 drivers
S_0000020543cfaa60 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab0220 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543cfcfe0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfaa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f1fae0 .functor XOR 1, L_0000020543ec8e80, L_0000020543ec8d40, C4<0>, C4<0>;
L_0000020543f1fb50 .functor XOR 1, L_0000020543f1fae0, L_0000020543ec8f20, C4<0>, C4<0>;
L_0000020543f1fd10 .functor AND 1, L_0000020543ec8e80, L_0000020543ec8d40, C4<1>, C4<1>;
L_0000020543f22080 .functor AND 1, L_0000020543ec8e80, L_0000020543ec8f20, C4<1>, C4<1>;
L_0000020543f22c50 .functor OR 1, L_0000020543f1fd10, L_0000020543f22080, C4<0>, C4<0>;
L_0000020543f22630 .functor AND 1, L_0000020543ec8d40, L_0000020543ec8f20, C4<1>, C4<1>;
L_0000020543f220f0 .functor OR 1, L_0000020543f22c50, L_0000020543f22630, C4<0>, C4<0>;
v0000020543cc6a40_0 .net "Cin", 0 0, L_0000020543ec8f20;  1 drivers
v0000020543cc74e0_0 .net "Cout", 0 0, L_0000020543f220f0;  1 drivers
v0000020543cc5e60_0 .net *"_ivl_0", 0 0, L_0000020543f1fae0;  1 drivers
v0000020543cc5f00_0 .net *"_ivl_10", 0 0, L_0000020543f22630;  1 drivers
v0000020543cc7800_0 .net *"_ivl_4", 0 0, L_0000020543f1fd10;  1 drivers
v0000020543cc73a0_0 .net *"_ivl_6", 0 0, L_0000020543f22080;  1 drivers
v0000020543cc7300_0 .net *"_ivl_8", 0 0, L_0000020543f22c50;  1 drivers
v0000020543cc5fa0_0 .net "a", 0 0, L_0000020543ec8e80;  1 drivers
v0000020543cc6040_0 .net "b", 0 0, L_0000020543ec8d40;  1 drivers
v0000020543cc6900_0 .net "s", 0 0, L_0000020543f1fb50;  1 drivers
S_0000020543cfb6e0 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab07a0 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543cfc4f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfb6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f22fd0 .functor XOR 1, L_0000020543ec9060, L_0000020543ec9240, C4<0>, C4<0>;
L_0000020543f22010 .functor XOR 1, L_0000020543f22fd0, L_0000020543ecbf40, C4<0>, C4<0>;
L_0000020543f21e50 .functor AND 1, L_0000020543ec9060, L_0000020543ec9240, C4<1>, C4<1>;
L_0000020543f22f60 .functor AND 1, L_0000020543ec9060, L_0000020543ecbf40, C4<1>, C4<1>;
L_0000020543f22da0 .functor OR 1, L_0000020543f21e50, L_0000020543f22f60, C4<0>, C4<0>;
L_0000020543f221d0 .functor AND 1, L_0000020543ec9240, L_0000020543ecbf40, C4<1>, C4<1>;
L_0000020543f226a0 .functor OR 1, L_0000020543f22da0, L_0000020543f221d0, C4<0>, C4<0>;
v0000020543cc7bc0_0 .net "Cin", 0 0, L_0000020543ecbf40;  1 drivers
v0000020543cc7f80_0 .net "Cout", 0 0, L_0000020543f226a0;  1 drivers
v0000020543cc7440_0 .net *"_ivl_0", 0 0, L_0000020543f22fd0;  1 drivers
v0000020543cc67c0_0 .net *"_ivl_10", 0 0, L_0000020543f221d0;  1 drivers
v0000020543cc64a0_0 .net *"_ivl_4", 0 0, L_0000020543f21e50;  1 drivers
v0000020543cc6360_0 .net *"_ivl_6", 0 0, L_0000020543f22f60;  1 drivers
v0000020543cc6f40_0 .net *"_ivl_8", 0 0, L_0000020543f22da0;  1 drivers
v0000020543cc7260_0 .net "a", 0 0, L_0000020543ec9060;  1 drivers
v0000020543cc60e0_0 .net "b", 0 0, L_0000020543ec9240;  1 drivers
v0000020543cc7580_0 .net "s", 0 0, L_0000020543f22010;  1 drivers
S_0000020543cfaf10 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543aafde0 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543cfc680 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfaf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f225c0 .functor XOR 1, L_0000020543ecb900, L_0000020543ecd2a0, C4<0>, C4<0>;
L_0000020543f21de0 .functor XOR 1, L_0000020543f225c0, L_0000020543ecbfe0, C4<0>, C4<0>;
L_0000020543f21f30 .functor AND 1, L_0000020543ecb900, L_0000020543ecd2a0, C4<1>, C4<1>;
L_0000020543f22d30 .functor AND 1, L_0000020543ecb900, L_0000020543ecbfe0, C4<1>, C4<1>;
L_0000020543f22160 .functor OR 1, L_0000020543f21f30, L_0000020543f22d30, C4<0>, C4<0>;
L_0000020543f217c0 .functor AND 1, L_0000020543ecd2a0, L_0000020543ecbfe0, C4<1>, C4<1>;
L_0000020543f22e10 .functor OR 1, L_0000020543f22160, L_0000020543f217c0, C4<0>, C4<0>;
v0000020543cc6860_0 .net "Cin", 0 0, L_0000020543ecbfe0;  1 drivers
v0000020543cc5aa0_0 .net "Cout", 0 0, L_0000020543f22e10;  1 drivers
v0000020543cc78a0_0 .net *"_ivl_0", 0 0, L_0000020543f225c0;  1 drivers
v0000020543cc6d60_0 .net *"_ivl_10", 0 0, L_0000020543f217c0;  1 drivers
v0000020543cc7a80_0 .net *"_ivl_4", 0 0, L_0000020543f21f30;  1 drivers
v0000020543cc7b20_0 .net *"_ivl_6", 0 0, L_0000020543f22d30;  1 drivers
v0000020543cc7c60_0 .net *"_ivl_8", 0 0, L_0000020543f22160;  1 drivers
v0000020543cc7d00_0 .net "a", 0 0, L_0000020543ecb900;  1 drivers
v0000020543cc5a00_0 .net "b", 0 0, L_0000020543ecd2a0;  1 drivers
v0000020543cc5960_0 .net "s", 0 0, L_0000020543f21de0;  1 drivers
S_0000020543cfd300 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543aaff20 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543cfd620 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f21b40 .functor XOR 1, L_0000020543ecc6c0, L_0000020543ecdac0, C4<0>, C4<0>;
L_0000020543f22240 .functor XOR 1, L_0000020543f21b40, L_0000020543ecc620, C4<0>, C4<0>;
L_0000020543f21910 .functor AND 1, L_0000020543ecc6c0, L_0000020543ecdac0, C4<1>, C4<1>;
L_0000020543f23040 .functor AND 1, L_0000020543ecc6c0, L_0000020543ecc620, C4<1>, C4<1>;
L_0000020543f23200 .functor OR 1, L_0000020543f21910, L_0000020543f23040, C4<0>, C4<0>;
L_0000020543f21ad0 .functor AND 1, L_0000020543ecdac0, L_0000020543ecc620, C4<1>, C4<1>;
L_0000020543f222b0 .functor OR 1, L_0000020543f23200, L_0000020543f21ad0, C4<0>, C4<0>;
v0000020543cc7da0_0 .net "Cin", 0 0, L_0000020543ecc620;  1 drivers
v0000020543cc6e00_0 .net "Cout", 0 0, L_0000020543f222b0;  1 drivers
v0000020543cc69a0_0 .net *"_ivl_0", 0 0, L_0000020543f21b40;  1 drivers
v0000020543cc7e40_0 .net *"_ivl_10", 0 0, L_0000020543f21ad0;  1 drivers
v0000020543cc7ee0_0 .net *"_ivl_4", 0 0, L_0000020543f21910;  1 drivers
v0000020543cc80c0_0 .net *"_ivl_6", 0 0, L_0000020543f23040;  1 drivers
v0000020543cc6180_0 .net *"_ivl_8", 0 0, L_0000020543f23200;  1 drivers
v0000020543cc6ae0_0 .net "a", 0 0, L_0000020543ecc6c0;  1 drivers
v0000020543cc8020_0 .net "b", 0 0, L_0000020543ecdac0;  1 drivers
v0000020543cc5b40_0 .net "s", 0 0, L_0000020543f22240;  1 drivers
S_0000020543cfd7b0 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab07e0 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543cfec00 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfd7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f22e80 .functor XOR 1, L_0000020543ecd840, L_0000020543ecca80, C4<0>, C4<0>;
L_0000020543f22cc0 .functor XOR 1, L_0000020543f22e80, L_0000020543ecdb60, C4<0>, C4<0>;
L_0000020543f23270 .functor AND 1, L_0000020543ecd840, L_0000020543ecca80, C4<1>, C4<1>;
L_0000020543f216e0 .functor AND 1, L_0000020543ecd840, L_0000020543ecdb60, C4<1>, C4<1>;
L_0000020543f22320 .functor OR 1, L_0000020543f23270, L_0000020543f216e0, C4<0>, C4<0>;
L_0000020543f22a20 .functor AND 1, L_0000020543ecca80, L_0000020543ecdb60, C4<1>, C4<1>;
L_0000020543f22390 .functor OR 1, L_0000020543f22320, L_0000020543f22a20, C4<0>, C4<0>;
v0000020543cc6220_0 .net "Cin", 0 0, L_0000020543ecdb60;  1 drivers
v0000020543cc6c20_0 .net "Cout", 0 0, L_0000020543f22390;  1 drivers
v0000020543cc6fe0_0 .net *"_ivl_0", 0 0, L_0000020543f22e80;  1 drivers
v0000020543cc7080_0 .net *"_ivl_10", 0 0, L_0000020543f22a20;  1 drivers
v0000020543cc7120_0 .net *"_ivl_4", 0 0, L_0000020543f23270;  1 drivers
v0000020543cc71c0_0 .net *"_ivl_6", 0 0, L_0000020543f216e0;  1 drivers
v0000020543cc9ce0_0 .net *"_ivl_8", 0 0, L_0000020543f22320;  1 drivers
v0000020543cc8200_0 .net "a", 0 0, L_0000020543ecd840;  1 drivers
v0000020543cc8160_0 .net "b", 0 0, L_0000020543ecca80;  1 drivers
v0000020543cc9380_0 .net "s", 0 0, L_0000020543f22cc0;  1 drivers
S_0000020543cfd940 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab02e0 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543cfdad0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfd940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f21bb0 .functor XOR 1, L_0000020543ecbcc0, L_0000020543eccb20, C4<0>, C4<0>;
L_0000020543f22b70 .functor XOR 1, L_0000020543f21bb0, L_0000020543eccd00, C4<0>, C4<0>;
L_0000020543f22400 .functor AND 1, L_0000020543ecbcc0, L_0000020543eccb20, C4<1>, C4<1>;
L_0000020543f22a90 .functor AND 1, L_0000020543ecbcc0, L_0000020543eccd00, C4<1>, C4<1>;
L_0000020543f21750 .functor OR 1, L_0000020543f22400, L_0000020543f22a90, C4<0>, C4<0>;
L_0000020543f21ec0 .functor AND 1, L_0000020543eccb20, L_0000020543eccd00, C4<1>, C4<1>;
L_0000020543f21c20 .functor OR 1, L_0000020543f21750, L_0000020543f21ec0, C4<0>, C4<0>;
v0000020543cca000_0 .net "Cin", 0 0, L_0000020543eccd00;  1 drivers
v0000020543cc82a0_0 .net "Cout", 0 0, L_0000020543f21c20;  1 drivers
v0000020543cca8c0_0 .net *"_ivl_0", 0 0, L_0000020543f21bb0;  1 drivers
v0000020543cc87a0_0 .net *"_ivl_10", 0 0, L_0000020543f21ec0;  1 drivers
v0000020543cca0a0_0 .net *"_ivl_4", 0 0, L_0000020543f22400;  1 drivers
v0000020543cc96a0_0 .net *"_ivl_6", 0 0, L_0000020543f22a90;  1 drivers
v0000020543cc9d80_0 .net *"_ivl_8", 0 0, L_0000020543f21750;  1 drivers
v0000020543cca820_0 .net "a", 0 0, L_0000020543ecbcc0;  1 drivers
v0000020543cc8840_0 .net "b", 0 0, L_0000020543eccb20;  1 drivers
v0000020543cc9a60_0 .net "s", 0 0, L_0000020543f22b70;  1 drivers
S_0000020543cfef20 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab0320 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543cfdc60 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f22470 .functor XOR 1, L_0000020543ecc080, L_0000020543ecc4e0, C4<0>, C4<0>;
L_0000020543f22710 .functor XOR 1, L_0000020543f22470, L_0000020543ecd700, C4<0>, C4<0>;
L_0000020543f230b0 .functor AND 1, L_0000020543ecc080, L_0000020543ecc4e0, C4<1>, C4<1>;
L_0000020543f23120 .functor AND 1, L_0000020543ecc080, L_0000020543ecd700, C4<1>, C4<1>;
L_0000020543f22ef0 .functor OR 1, L_0000020543f230b0, L_0000020543f23120, C4<0>, C4<0>;
L_0000020543f23190 .functor AND 1, L_0000020543ecc4e0, L_0000020543ecd700, C4<1>, C4<1>;
L_0000020543f21830 .functor OR 1, L_0000020543f22ef0, L_0000020543f23190, C4<0>, C4<0>;
v0000020543cc83e0_0 .net "Cin", 0 0, L_0000020543ecd700;  1 drivers
v0000020543cc8de0_0 .net "Cout", 0 0, L_0000020543f21830;  1 drivers
v0000020543cc9100_0 .net *"_ivl_0", 0 0, L_0000020543f22470;  1 drivers
v0000020543cc88e0_0 .net *"_ivl_10", 0 0, L_0000020543f23190;  1 drivers
v0000020543cc92e0_0 .net *"_ivl_4", 0 0, L_0000020543f230b0;  1 drivers
v0000020543cc8e80_0 .net *"_ivl_6", 0 0, L_0000020543f23120;  1 drivers
v0000020543cc9880_0 .net *"_ivl_8", 0 0, L_0000020543f22ef0;  1 drivers
v0000020543cc9e20_0 .net "a", 0 0, L_0000020543ecc080;  1 drivers
v0000020543cc8b60_0 .net "b", 0 0, L_0000020543ecc4e0;  1 drivers
v0000020543cc9ec0_0 .net "s", 0 0, L_0000020543f22710;  1 drivers
S_0000020543cfddf0 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab0820 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543cff0b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cfddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f22860 .functor XOR 1, L_0000020543ecc3a0, L_0000020543ecbd60, C4<0>, C4<0>;
L_0000020543f22b00 .functor XOR 1, L_0000020543f22860, L_0000020543ecb680, C4<0>, C4<0>;
L_0000020543f21fa0 .functor AND 1, L_0000020543ecc3a0, L_0000020543ecbd60, C4<1>, C4<1>;
L_0000020543f22780 .functor AND 1, L_0000020543ecc3a0, L_0000020543ecb680, C4<1>, C4<1>;
L_0000020543f224e0 .functor OR 1, L_0000020543f21fa0, L_0000020543f22780, C4<0>, C4<0>;
L_0000020543f22550 .functor AND 1, L_0000020543ecbd60, L_0000020543ecb680, C4<1>, C4<1>;
L_0000020543f227f0 .functor OR 1, L_0000020543f224e0, L_0000020543f22550, C4<0>, C4<0>;
v0000020543cc94c0_0 .net "Cin", 0 0, L_0000020543ecb680;  1 drivers
v0000020543cc8d40_0 .net "Cout", 0 0, L_0000020543f227f0;  1 drivers
v0000020543cc8ca0_0 .net *"_ivl_0", 0 0, L_0000020543f22860;  1 drivers
v0000020543cca140_0 .net *"_ivl_10", 0 0, L_0000020543f22550;  1 drivers
v0000020543cc9740_0 .net *"_ivl_4", 0 0, L_0000020543f21fa0;  1 drivers
v0000020543cc9b00_0 .net *"_ivl_6", 0 0, L_0000020543f22780;  1 drivers
v0000020543cc8340_0 .net *"_ivl_8", 0 0, L_0000020543f224e0;  1 drivers
v0000020543cc9ba0_0 .net "a", 0 0, L_0000020543ecc3a0;  1 drivers
v0000020543cc8480_0 .net "b", 0 0, L_0000020543ecbd60;  1 drivers
v0000020543cc8700_0 .net "s", 0 0, L_0000020543f22b00;  1 drivers
S_0000020543cff240 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543aafe20 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543cff560 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cff240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f22940 .functor XOR 1, L_0000020543ecc1c0, L_0000020543ecd200, C4<0>, C4<0>;
L_0000020543f21c90 .functor XOR 1, L_0000020543f22940, L_0000020543ecdc00, C4<0>, C4<0>;
L_0000020543f228d0 .functor AND 1, L_0000020543ecc1c0, L_0000020543ecd200, C4<1>, C4<1>;
L_0000020543f229b0 .functor AND 1, L_0000020543ecc1c0, L_0000020543ecdc00, C4<1>, C4<1>;
L_0000020543f22be0 .functor OR 1, L_0000020543f228d0, L_0000020543f229b0, C4<0>, C4<0>;
L_0000020543f218a0 .functor AND 1, L_0000020543ecd200, L_0000020543ecdc00, C4<1>, C4<1>;
L_0000020543f21980 .functor OR 1, L_0000020543f22be0, L_0000020543f218a0, C4<0>, C4<0>;
v0000020543cc8520_0 .net "Cin", 0 0, L_0000020543ecdc00;  1 drivers
v0000020543cc8f20_0 .net "Cout", 0 0, L_0000020543f21980;  1 drivers
v0000020543cca500_0 .net *"_ivl_0", 0 0, L_0000020543f22940;  1 drivers
v0000020543cc9f60_0 .net *"_ivl_10", 0 0, L_0000020543f218a0;  1 drivers
v0000020543cc8fc0_0 .net *"_ivl_4", 0 0, L_0000020543f228d0;  1 drivers
v0000020543cca780_0 .net *"_ivl_6", 0 0, L_0000020543f229b0;  1 drivers
v0000020543cc85c0_0 .net *"_ivl_8", 0 0, L_0000020543f22be0;  1 drivers
v0000020543cc8660_0 .net "a", 0 0, L_0000020543ecc1c0;  1 drivers
v0000020543cc8a20_0 .net "b", 0 0, L_0000020543ecd200;  1 drivers
v0000020543cc97e0_0 .net "s", 0 0, L_0000020543f21c90;  1 drivers
S_0000020543cff6f0 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab08a0 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543cf9c50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cff6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f219f0 .functor XOR 1, L_0000020543ecdca0, L_0000020543ecd520, C4<0>, C4<0>;
L_0000020543f21a60 .functor XOR 1, L_0000020543f219f0, L_0000020543ecd5c0, C4<0>, C4<0>;
L_0000020543f21d00 .functor AND 1, L_0000020543ecdca0, L_0000020543ecd520, C4<1>, C4<1>;
L_0000020543f21d70 .functor AND 1, L_0000020543ecdca0, L_0000020543ecd5c0, C4<1>, C4<1>;
L_0000020543f239e0 .functor OR 1, L_0000020543f21d00, L_0000020543f21d70, C4<0>, C4<0>;
L_0000020543f24c40 .functor AND 1, L_0000020543ecd520, L_0000020543ecd5c0, C4<1>, C4<1>;
L_0000020543f24cb0 .functor OR 1, L_0000020543f239e0, L_0000020543f24c40, C4<0>, C4<0>;
v0000020543cc8980_0 .net "Cin", 0 0, L_0000020543ecd5c0;  1 drivers
v0000020543cca1e0_0 .net "Cout", 0 0, L_0000020543f24cb0;  1 drivers
v0000020543cca280_0 .net *"_ivl_0", 0 0, L_0000020543f219f0;  1 drivers
v0000020543cc9c40_0 .net *"_ivl_10", 0 0, L_0000020543f24c40;  1 drivers
v0000020543cc8ac0_0 .net *"_ivl_4", 0 0, L_0000020543f21d00;  1 drivers
v0000020543cc8c00_0 .net *"_ivl_6", 0 0, L_0000020543f21d70;  1 drivers
v0000020543cca320_0 .net *"_ivl_8", 0 0, L_0000020543f239e0;  1 drivers
v0000020543cca5a0_0 .net "a", 0 0, L_0000020543ecdca0;  1 drivers
v0000020543cc9060_0 .net "b", 0 0, L_0000020543ecd520;  1 drivers
v0000020543cca3c0_0 .net "s", 0 0, L_0000020543f21a60;  1 drivers
S_0000020543cffa10 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab08e0 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543d01ae0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cffa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f24620 .functor XOR 1, L_0000020543ecda20, L_0000020543ecd3e0, C4<0>, C4<0>;
L_0000020543f233c0 .functor XOR 1, L_0000020543f24620, L_0000020543ecbe00, C4<0>, C4<0>;
L_0000020543f23c80 .functor AND 1, L_0000020543ecda20, L_0000020543ecd3e0, C4<1>, C4<1>;
L_0000020543f23cf0 .functor AND 1, L_0000020543ecda20, L_0000020543ecbe00, C4<1>, C4<1>;
L_0000020543f24230 .functor OR 1, L_0000020543f23c80, L_0000020543f23cf0, C4<0>, C4<0>;
L_0000020543f23430 .functor AND 1, L_0000020543ecd3e0, L_0000020543ecbe00, C4<1>, C4<1>;
L_0000020543f241c0 .functor OR 1, L_0000020543f24230, L_0000020543f23430, C4<0>, C4<0>;
v0000020543cca460_0 .net "Cin", 0 0, L_0000020543ecbe00;  1 drivers
v0000020543cca640_0 .net "Cout", 0 0, L_0000020543f241c0;  1 drivers
v0000020543cc91a0_0 .net *"_ivl_0", 0 0, L_0000020543f24620;  1 drivers
v0000020543cca6e0_0 .net *"_ivl_10", 0 0, L_0000020543f23430;  1 drivers
v0000020543cc9240_0 .net *"_ivl_4", 0 0, L_0000020543f23c80;  1 drivers
v0000020543cc9420_0 .net *"_ivl_6", 0 0, L_0000020543f23cf0;  1 drivers
v0000020543cc9560_0 .net *"_ivl_8", 0 0, L_0000020543f24230;  1 drivers
v0000020543cc9920_0 .net "a", 0 0, L_0000020543ecda20;  1 drivers
v0000020543cc9600_0 .net "b", 0 0, L_0000020543ecd3e0;  1 drivers
v0000020543cc99c0_0 .net "s", 0 0, L_0000020543f233c0;  1 drivers
S_0000020543d02da0 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab0920 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543d02440 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d02da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f24bd0 .functor XOR 1, L_0000020543ecc120, L_0000020543eccda0, C4<0>, C4<0>;
L_0000020543f24460 .functor XOR 1, L_0000020543f24bd0, L_0000020543eccbc0, C4<0>, C4<0>;
L_0000020543f23a50 .functor AND 1, L_0000020543ecc120, L_0000020543eccda0, C4<1>, C4<1>;
L_0000020543f24d20 .functor AND 1, L_0000020543ecc120, L_0000020543eccbc0, C4<1>, C4<1>;
L_0000020543f23dd0 .functor OR 1, L_0000020543f23a50, L_0000020543f24d20, C4<0>, C4<0>;
L_0000020543f237b0 .functor AND 1, L_0000020543eccda0, L_0000020543eccbc0, C4<1>, C4<1>;
L_0000020543f24700 .functor OR 1, L_0000020543f23dd0, L_0000020543f237b0, C4<0>, C4<0>;
v0000020543ccd0c0_0 .net "Cin", 0 0, L_0000020543eccbc0;  1 drivers
v0000020543ccc1c0_0 .net "Cout", 0 0, L_0000020543f24700;  1 drivers
v0000020543cccc60_0 .net *"_ivl_0", 0 0, L_0000020543f24bd0;  1 drivers
v0000020543ccb180_0 .net *"_ivl_10", 0 0, L_0000020543f237b0;  1 drivers
v0000020543ccc940_0 .net *"_ivl_4", 0 0, L_0000020543f23a50;  1 drivers
v0000020543ccd020_0 .net *"_ivl_6", 0 0, L_0000020543f24d20;  1 drivers
v0000020543ccc260_0 .net *"_ivl_8", 0 0, L_0000020543f23dd0;  1 drivers
v0000020543ccbfe0_0 .net "a", 0 0, L_0000020543ecc120;  1 drivers
v0000020543ccc760_0 .net "b", 0 0, L_0000020543eccda0;  1 drivers
v0000020543ccb2c0_0 .net "s", 0 0, L_0000020543f24460;  1 drivers
S_0000020543d025d0 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543aafae0 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543d028f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d025d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f24380 .functor XOR 1, L_0000020543ecd340, L_0000020543ecc260, C4<0>, C4<0>;
L_0000020543f24a10 .functor XOR 1, L_0000020543f24380, L_0000020543ecbb80, C4<0>, C4<0>;
L_0000020543f24a80 .functor AND 1, L_0000020543ecd340, L_0000020543ecc260, C4<1>, C4<1>;
L_0000020543f23ba0 .functor AND 1, L_0000020543ecd340, L_0000020543ecbb80, C4<1>, C4<1>;
L_0000020543f249a0 .functor OR 1, L_0000020543f24a80, L_0000020543f23ba0, C4<0>, C4<0>;
L_0000020543f24540 .functor AND 1, L_0000020543ecc260, L_0000020543ecbb80, C4<1>, C4<1>;
L_0000020543f24930 .functor OR 1, L_0000020543f249a0, L_0000020543f24540, C4<0>, C4<0>;
v0000020543cccd00_0 .net "Cin", 0 0, L_0000020543ecbb80;  1 drivers
v0000020543ccbb80_0 .net "Cout", 0 0, L_0000020543f24930;  1 drivers
v0000020543ccabe0_0 .net *"_ivl_0", 0 0, L_0000020543f24380;  1 drivers
v0000020543ccb540_0 .net *"_ivl_10", 0 0, L_0000020543f24540;  1 drivers
v0000020543ccc3a0_0 .net *"_ivl_4", 0 0, L_0000020543f24a80;  1 drivers
v0000020543ccadc0_0 .net *"_ivl_6", 0 0, L_0000020543f23ba0;  1 drivers
v0000020543ccc300_0 .net *"_ivl_8", 0 0, L_0000020543f249a0;  1 drivers
v0000020543cccf80_0 .net "a", 0 0, L_0000020543ecd340;  1 drivers
v0000020543ccca80_0 .net "b", 0 0, L_0000020543ecc260;  1 drivers
v0000020543ccab40_0 .net "s", 0 0, L_0000020543f24a10;  1 drivers
S_0000020543d009b0 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab00e0 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543d00e60 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d009b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f23f90 .functor XOR 1, L_0000020543ecc300, L_0000020543ecb9a0, C4<0>, C4<0>;
L_0000020543f23970 .functor XOR 1, L_0000020543f23f90, L_0000020543ecc760, C4<0>, C4<0>;
L_0000020543f245b0 .functor AND 1, L_0000020543ecc300, L_0000020543ecb9a0, C4<1>, C4<1>;
L_0000020543f244d0 .functor AND 1, L_0000020543ecc300, L_0000020543ecc760, C4<1>, C4<1>;
L_0000020543f23c10 .functor OR 1, L_0000020543f245b0, L_0000020543f244d0, C4<0>, C4<0>;
L_0000020543f24b60 .functor AND 1, L_0000020543ecb9a0, L_0000020543ecc760, C4<1>, C4<1>;
L_0000020543f23ac0 .functor OR 1, L_0000020543f23c10, L_0000020543f24b60, C4<0>, C4<0>;
v0000020543ccbe00_0 .net "Cin", 0 0, L_0000020543ecc760;  1 drivers
v0000020543ccafa0_0 .net "Cout", 0 0, L_0000020543f23ac0;  1 drivers
v0000020543ccb720_0 .net *"_ivl_0", 0 0, L_0000020543f23f90;  1 drivers
v0000020543ccc580_0 .net *"_ivl_10", 0 0, L_0000020543f24b60;  1 drivers
v0000020543ccaa00_0 .net *"_ivl_4", 0 0, L_0000020543f245b0;  1 drivers
v0000020543cccb20_0 .net *"_ivl_6", 0 0, L_0000020543f244d0;  1 drivers
v0000020543ccc4e0_0 .net *"_ivl_8", 0 0, L_0000020543f23c10;  1 drivers
v0000020543ccae60_0 .net "a", 0 0, L_0000020543ecc300;  1 drivers
v0000020543ccbea0_0 .net "b", 0 0, L_0000020543ecb9a0;  1 drivers
v0000020543ccbcc0_0 .net "s", 0 0, L_0000020543f23970;  1 drivers
S_0000020543d001e0 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543aaffe0 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543cff880 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d001e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f24d90 .functor XOR 1, L_0000020543ecd480, L_0000020543ecc940, C4<0>, C4<0>;
L_0000020543f24690 .functor XOR 1, L_0000020543f24d90, L_0000020543ecbea0, C4<0>, C4<0>;
L_0000020543f243f0 .functor AND 1, L_0000020543ecd480, L_0000020543ecc940, C4<1>, C4<1>;
L_0000020543f24af0 .functor AND 1, L_0000020543ecd480, L_0000020543ecbea0, C4<1>, C4<1>;
L_0000020543f24770 .functor OR 1, L_0000020543f243f0, L_0000020543f24af0, C4<0>, C4<0>;
L_0000020543f23820 .functor AND 1, L_0000020543ecc940, L_0000020543ecbea0, C4<1>, C4<1>;
L_0000020543f23b30 .functor OR 1, L_0000020543f24770, L_0000020543f23820, C4<0>, C4<0>;
v0000020543ccb040_0 .net "Cin", 0 0, L_0000020543ecbea0;  1 drivers
v0000020543cca960_0 .net "Cout", 0 0, L_0000020543f23b30;  1 drivers
v0000020543ccaaa0_0 .net *"_ivl_0", 0 0, L_0000020543f24d90;  1 drivers
v0000020543ccc440_0 .net *"_ivl_10", 0 0, L_0000020543f23820;  1 drivers
v0000020543cccda0_0 .net *"_ivl_4", 0 0, L_0000020543f243f0;  1 drivers
v0000020543ccb220_0 .net *"_ivl_6", 0 0, L_0000020543f24af0;  1 drivers
v0000020543ccc9e0_0 .net *"_ivl_8", 0 0, L_0000020543f24770;  1 drivers
v0000020543ccbf40_0 .net "a", 0 0, L_0000020543ecd480;  1 drivers
v0000020543ccb360_0 .net "b", 0 0, L_0000020543ecc940;  1 drivers
v0000020543ccad20_0 .net "s", 0 0, L_0000020543f24690;  1 drivers
S_0000020543d00370 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543aafaa0 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543d02a80 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d00370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f242a0 .functor XOR 1, L_0000020543ecc440, L_0000020543ecc800, C4<0>, C4<0>;
L_0000020543f234a0 .functor XOR 1, L_0000020543f242a0, L_0000020543ecc580, C4<0>, C4<0>;
L_0000020543f23350 .functor AND 1, L_0000020543ecc440, L_0000020543ecc800, C4<1>, C4<1>;
L_0000020543f24850 .functor AND 1, L_0000020543ecc440, L_0000020543ecc580, C4<1>, C4<1>;
L_0000020543f23eb0 .functor OR 1, L_0000020543f23350, L_0000020543f24850, C4<0>, C4<0>;
L_0000020543f23e40 .functor AND 1, L_0000020543ecc800, L_0000020543ecc580, C4<1>, C4<1>;
L_0000020543f24e00 .functor OR 1, L_0000020543f23eb0, L_0000020543f23e40, C4<0>, C4<0>;
v0000020543ccb400_0 .net "Cin", 0 0, L_0000020543ecc580;  1 drivers
v0000020543ccaf00_0 .net "Cout", 0 0, L_0000020543f24e00;  1 drivers
v0000020543ccc620_0 .net *"_ivl_0", 0 0, L_0000020543f242a0;  1 drivers
v0000020543ccb5e0_0 .net *"_ivl_10", 0 0, L_0000020543f23e40;  1 drivers
v0000020543ccc800_0 .net *"_ivl_4", 0 0, L_0000020543f23350;  1 drivers
v0000020543ccc6c0_0 .net *"_ivl_6", 0 0, L_0000020543f24850;  1 drivers
v0000020543ccc8a0_0 .net *"_ivl_8", 0 0, L_0000020543f23eb0;  1 drivers
v0000020543ccb4a0_0 .net "a", 0 0, L_0000020543ecc440;  1 drivers
v0000020543ccb680_0 .net "b", 0 0, L_0000020543ecc800;  1 drivers
v0000020543ccb7c0_0 .net "s", 0 0, L_0000020543f234a0;  1 drivers
S_0000020543d01950 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab0960 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543d014a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d01950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f23f20 .functor XOR 1, L_0000020543ecb720, L_0000020543ecb5e0, C4<0>, C4<0>;
L_0000020543f23890 .functor XOR 1, L_0000020543f23f20, L_0000020543ecc8a0, C4<0>, C4<0>;
L_0000020543f23d60 .functor AND 1, L_0000020543ecb720, L_0000020543ecb5e0, C4<1>, C4<1>;
L_0000020543f247e0 .functor AND 1, L_0000020543ecb720, L_0000020543ecc8a0, C4<1>, C4<1>;
L_0000020543f248c0 .functor OR 1, L_0000020543f23d60, L_0000020543f247e0, C4<0>, C4<0>;
L_0000020543f24000 .functor AND 1, L_0000020543ecb5e0, L_0000020543ecc8a0, C4<1>, C4<1>;
L_0000020543f24070 .functor OR 1, L_0000020543f248c0, L_0000020543f24000, C4<0>, C4<0>;
v0000020543cccbc0_0 .net "Cin", 0 0, L_0000020543ecc8a0;  1 drivers
v0000020543ccb0e0_0 .net "Cout", 0 0, L_0000020543f24070;  1 drivers
v0000020543ccce40_0 .net *"_ivl_0", 0 0, L_0000020543f23f20;  1 drivers
v0000020543ccb860_0 .net *"_ivl_10", 0 0, L_0000020543f24000;  1 drivers
v0000020543ccb900_0 .net *"_ivl_4", 0 0, L_0000020543f23d60;  1 drivers
v0000020543ccb9a0_0 .net *"_ivl_6", 0 0, L_0000020543f247e0;  1 drivers
v0000020543ccac80_0 .net *"_ivl_8", 0 0, L_0000020543f248c0;  1 drivers
v0000020543cccee0_0 .net "a", 0 0, L_0000020543ecb720;  1 drivers
v0000020543ccba40_0 .net "b", 0 0, L_0000020543ecb5e0;  1 drivers
v0000020543ccbae0_0 .net "s", 0 0, L_0000020543f23890;  1 drivers
S_0000020543d01630 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543aafb20 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543d00050 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d01630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f24e70 .functor XOR 1, L_0000020543ecba40, L_0000020543ecb540, C4<0>, C4<0>;
L_0000020543f232e0 .functor XOR 1, L_0000020543f24e70, L_0000020543ecb7c0, C4<0>, C4<0>;
L_0000020543f236d0 .functor AND 1, L_0000020543ecba40, L_0000020543ecb540, C4<1>, C4<1>;
L_0000020543f240e0 .functor AND 1, L_0000020543ecba40, L_0000020543ecb7c0, C4<1>, C4<1>;
L_0000020543f23740 .functor OR 1, L_0000020543f236d0, L_0000020543f240e0, C4<0>, C4<0>;
L_0000020543f23510 .functor AND 1, L_0000020543ecb540, L_0000020543ecb7c0, C4<1>, C4<1>;
L_0000020543f23580 .functor OR 1, L_0000020543f23740, L_0000020543f23510, C4<0>, C4<0>;
v0000020543ccbc20_0 .net "Cin", 0 0, L_0000020543ecb7c0;  1 drivers
v0000020543ccbd60_0 .net "Cout", 0 0, L_0000020543f23580;  1 drivers
v0000020543ccc080_0 .net *"_ivl_0", 0 0, L_0000020543f24e70;  1 drivers
v0000020543ccc120_0 .net *"_ivl_10", 0 0, L_0000020543f23510;  1 drivers
v0000020543cced80_0 .net *"_ivl_4", 0 0, L_0000020543f236d0;  1 drivers
v0000020543ccece0_0 .net *"_ivl_6", 0 0, L_0000020543f240e0;  1 drivers
v0000020543ccd200_0 .net *"_ivl_8", 0 0, L_0000020543f23740;  1 drivers
v0000020543ccd2a0_0 .net "a", 0 0, L_0000020543ecba40;  1 drivers
v0000020543cce380_0 .net "b", 0 0, L_0000020543ecb540;  1 drivers
v0000020543ccdca0_0 .net "s", 0 0, L_0000020543f232e0;  1 drivers
S_0000020543d017c0 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543aafba0 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543d00ff0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d017c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f24150 .functor XOR 1, L_0000020543ecc9e0, L_0000020543ecd660, C4<0>, C4<0>;
L_0000020543f235f0 .functor XOR 1, L_0000020543f24150, L_0000020543ecb860, C4<0>, C4<0>;
L_0000020543f23660 .functor AND 1, L_0000020543ecc9e0, L_0000020543ecd660, C4<1>, C4<1>;
L_0000020543f23900 .functor AND 1, L_0000020543ecc9e0, L_0000020543ecb860, C4<1>, C4<1>;
L_0000020543f24310 .functor OR 1, L_0000020543f23660, L_0000020543f23900, C4<0>, C4<0>;
L_0000020543f25b20 .functor AND 1, L_0000020543ecd660, L_0000020543ecb860, C4<1>, C4<1>;
L_0000020543f25ab0 .functor OR 1, L_0000020543f24310, L_0000020543f25b20, C4<0>, C4<0>;
v0000020543ccd160_0 .net "Cin", 0 0, L_0000020543ecb860;  1 drivers
v0000020543ccf8c0_0 .net "Cout", 0 0, L_0000020543f25ab0;  1 drivers
v0000020543cce9c0_0 .net *"_ivl_0", 0 0, L_0000020543f24150;  1 drivers
v0000020543ccf000_0 .net *"_ivl_10", 0 0, L_0000020543f25b20;  1 drivers
v0000020543ccd980_0 .net *"_ivl_4", 0 0, L_0000020543f23660;  1 drivers
v0000020543ccee20_0 .net *"_ivl_6", 0 0, L_0000020543f23900;  1 drivers
v0000020543ccf820_0 .net *"_ivl_8", 0 0, L_0000020543f24310;  1 drivers
v0000020543ccea60_0 .net "a", 0 0, L_0000020543ecc9e0;  1 drivers
v0000020543cceb00_0 .net "b", 0 0, L_0000020543ecd660;  1 drivers
v0000020543ccef60_0 .net "s", 0 0, L_0000020543f235f0;  1 drivers
S_0000020543d01c70 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543aafe60 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543d00500 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d01c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f260d0 .functor XOR 1, L_0000020543ecd7a0, L_0000020543ecd8e0, C4<0>, C4<0>;
L_0000020543f253b0 .functor XOR 1, L_0000020543f260d0, L_0000020543ecbae0, C4<0>, C4<0>;
L_0000020543f25960 .functor AND 1, L_0000020543ecd7a0, L_0000020543ecd8e0, C4<1>, C4<1>;
L_0000020543f26450 .functor AND 1, L_0000020543ecd7a0, L_0000020543ecbae0, C4<1>, C4<1>;
L_0000020543f25a40 .functor OR 1, L_0000020543f25960, L_0000020543f26450, C4<0>, C4<0>;
L_0000020543f26760 .functor AND 1, L_0000020543ecd8e0, L_0000020543ecbae0, C4<1>, C4<1>;
L_0000020543f26990 .functor OR 1, L_0000020543f25a40, L_0000020543f26760, C4<0>, C4<0>;
v0000020543ccdde0_0 .net "Cin", 0 0, L_0000020543ecbae0;  1 drivers
v0000020543cce100_0 .net "Cout", 0 0, L_0000020543f26990;  1 drivers
v0000020543ccde80_0 .net *"_ivl_0", 0 0, L_0000020543f260d0;  1 drivers
v0000020543cce2e0_0 .net *"_ivl_10", 0 0, L_0000020543f26760;  1 drivers
v0000020543cceec0_0 .net *"_ivl_4", 0 0, L_0000020543f25960;  1 drivers
v0000020543cce880_0 .net *"_ivl_6", 0 0, L_0000020543f26450;  1 drivers
v0000020543ccf0a0_0 .net *"_ivl_8", 0 0, L_0000020543f25a40;  1 drivers
v0000020543ccf280_0 .net "a", 0 0, L_0000020543ecd7a0;  1 drivers
v0000020543ccf140_0 .net "b", 0 0, L_0000020543ecd8e0;  1 drivers
v0000020543ccf1e0_0 .net "s", 0 0, L_0000020543f253b0;  1 drivers
S_0000020543cffec0 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab01a0 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543cffba0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cffec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f25180 .functor XOR 1, L_0000020543eccc60, L_0000020543ecbc20, C4<0>, C4<0>;
L_0000020543f25d50 .functor XOR 1, L_0000020543f25180, L_0000020543ecce40, C4<0>, C4<0>;
L_0000020543f25dc0 .functor AND 1, L_0000020543eccc60, L_0000020543ecbc20, C4<1>, C4<1>;
L_0000020543f24f50 .functor AND 1, L_0000020543eccc60, L_0000020543ecce40, C4<1>, C4<1>;
L_0000020543f25420 .functor OR 1, L_0000020543f25dc0, L_0000020543f24f50, C4<0>, C4<0>;
L_0000020543f26370 .functor AND 1, L_0000020543ecbc20, L_0000020543ecce40, C4<1>, C4<1>;
L_0000020543f257a0 .functor OR 1, L_0000020543f25420, L_0000020543f26370, C4<0>, C4<0>;
v0000020543ccd520_0 .net "Cin", 0 0, L_0000020543ecce40;  1 drivers
v0000020543ccf320_0 .net "Cout", 0 0, L_0000020543f257a0;  1 drivers
v0000020543ccd7a0_0 .net *"_ivl_0", 0 0, L_0000020543f25180;  1 drivers
v0000020543cceba0_0 .net *"_ivl_10", 0 0, L_0000020543f26370;  1 drivers
v0000020543cce060_0 .net *"_ivl_4", 0 0, L_0000020543f25dc0;  1 drivers
v0000020543ccdf20_0 .net *"_ivl_6", 0 0, L_0000020543f24f50;  1 drivers
v0000020543ccec40_0 .net *"_ivl_8", 0 0, L_0000020543f25420;  1 drivers
v0000020543cce4c0_0 .net "a", 0 0, L_0000020543eccc60;  1 drivers
v0000020543ccd5c0_0 .net "b", 0 0, L_0000020543ecbc20;  1 drivers
v0000020543ccf3c0_0 .net "s", 0 0, L_0000020543f25d50;  1 drivers
S_0000020543d02c10 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543aafea0 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543d00820 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d02c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f26140 .functor XOR 1, L_0000020543eccee0, L_0000020543eccf80, C4<0>, C4<0>;
L_0000020543f25260 .functor XOR 1, L_0000020543f26140, L_0000020543ecd020, C4<0>, C4<0>;
L_0000020543f25b90 .functor AND 1, L_0000020543eccee0, L_0000020543eccf80, C4<1>, C4<1>;
L_0000020543f251f0 .functor AND 1, L_0000020543eccee0, L_0000020543ecd020, C4<1>, C4<1>;
L_0000020543f24fc0 .functor OR 1, L_0000020543f25b90, L_0000020543f251f0, C4<0>, C4<0>;
L_0000020543f25ea0 .functor AND 1, L_0000020543eccf80, L_0000020543ecd020, C4<1>, C4<1>;
L_0000020543f261b0 .functor OR 1, L_0000020543f24fc0, L_0000020543f25ea0, C4<0>, C4<0>;
v0000020543ccd660_0 .net "Cin", 0 0, L_0000020543ecd020;  1 drivers
v0000020543cce920_0 .net "Cout", 0 0, L_0000020543f261b0;  1 drivers
v0000020543cce1a0_0 .net *"_ivl_0", 0 0, L_0000020543f26140;  1 drivers
v0000020543ccd840_0 .net *"_ivl_10", 0 0, L_0000020543f25ea0;  1 drivers
v0000020543ccf460_0 .net *"_ivl_4", 0 0, L_0000020543f25b90;  1 drivers
v0000020543cce240_0 .net *"_ivl_6", 0 0, L_0000020543f251f0;  1 drivers
v0000020543ccf500_0 .net *"_ivl_8", 0 0, L_0000020543f24fc0;  1 drivers
v0000020543ccf5a0_0 .net "a", 0 0, L_0000020543eccee0;  1 drivers
v0000020543ccf640_0 .net "b", 0 0, L_0000020543eccf80;  1 drivers
v0000020543ccf6e0_0 .net "s", 0 0, L_0000020543f25260;  1 drivers
S_0000020543d01180 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543aafee0 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543cffd30 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d01180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f268b0 .functor XOR 1, L_0000020543ecd0c0, L_0000020543ecd160, C4<0>, C4<0>;
L_0000020543f25c00 .functor XOR 1, L_0000020543f268b0, L_0000020543ecd980, C4<0>, C4<0>;
L_0000020543f252d0 .functor AND 1, L_0000020543ecd0c0, L_0000020543ecd160, C4<1>, C4<1>;
L_0000020543f25c70 .functor AND 1, L_0000020543ecd0c0, L_0000020543ecd980, C4<1>, C4<1>;
L_0000020543f259d0 .functor OR 1, L_0000020543f252d0, L_0000020543f25c70, C4<0>, C4<0>;
L_0000020543f26300 .functor AND 1, L_0000020543ecd160, L_0000020543ecd980, C4<1>, C4<1>;
L_0000020543f265a0 .functor OR 1, L_0000020543f259d0, L_0000020543f26300, C4<0>, C4<0>;
v0000020543ccdfc0_0 .net "Cin", 0 0, L_0000020543ecd980;  1 drivers
v0000020543cce420_0 .net "Cout", 0 0, L_0000020543f265a0;  1 drivers
v0000020543ccd340_0 .net *"_ivl_0", 0 0, L_0000020543f268b0;  1 drivers
v0000020543ccf780_0 .net *"_ivl_10", 0 0, L_0000020543f26300;  1 drivers
v0000020543ccd3e0_0 .net *"_ivl_4", 0 0, L_0000020543f252d0;  1 drivers
v0000020543ccd480_0 .net *"_ivl_6", 0 0, L_0000020543f25c70;  1 drivers
v0000020543ccd700_0 .net *"_ivl_8", 0 0, L_0000020543f259d0;  1 drivers
v0000020543ccd8e0_0 .net "a", 0 0, L_0000020543ecd0c0;  1 drivers
v0000020543ccda20_0 .net "b", 0 0, L_0000020543ecd160;  1 drivers
v0000020543ccdac0_0 .net "s", 0 0, L_0000020543f25c00;  1 drivers
S_0000020543d02760 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543aaff60 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543d02120 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d02760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f26a00 .functor XOR 1, L_0000020543ed04a0, L_0000020543ece060, C4<0>, C4<0>;
L_0000020543f25ce0 .functor XOR 1, L_0000020543f26a00, L_0000020543ecfb40, C4<0>, C4<0>;
L_0000020543f26220 .functor AND 1, L_0000020543ed04a0, L_0000020543ece060, C4<1>, C4<1>;
L_0000020543f25e30 .functor AND 1, L_0000020543ed04a0, L_0000020543ecfb40, C4<1>, C4<1>;
L_0000020543f255e0 .functor OR 1, L_0000020543f26220, L_0000020543f25e30, C4<0>, C4<0>;
L_0000020543f26840 .functor AND 1, L_0000020543ece060, L_0000020543ecfb40, C4<1>, C4<1>;
L_0000020543f26920 .functor OR 1, L_0000020543f255e0, L_0000020543f26840, C4<0>, C4<0>;
v0000020543cce560_0 .net "Cin", 0 0, L_0000020543ecfb40;  1 drivers
v0000020543ccdb60_0 .net "Cout", 0 0, L_0000020543f26920;  1 drivers
v0000020543ccdc00_0 .net *"_ivl_0", 0 0, L_0000020543f26a00;  1 drivers
v0000020543ccdd40_0 .net *"_ivl_10", 0 0, L_0000020543f26840;  1 drivers
v0000020543cce600_0 .net *"_ivl_4", 0 0, L_0000020543f26220;  1 drivers
v0000020543cce6a0_0 .net *"_ivl_6", 0 0, L_0000020543f25e30;  1 drivers
v0000020543cce740_0 .net *"_ivl_8", 0 0, L_0000020543f255e0;  1 drivers
v0000020543cce7e0_0 .net "a", 0 0, L_0000020543ed04a0;  1 drivers
v0000020543ccfdc0_0 .net "b", 0 0, L_0000020543ece060;  1 drivers
v0000020543cd1260_0 .net "s", 0 0, L_0000020543f25ce0;  1 drivers
S_0000020543d00b40 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab0020 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543d00690 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d00b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f25f10 .functor XOR 1, L_0000020543ecfbe0, L_0000020543ece600, C4<0>, C4<0>;
L_0000020543f25f80 .functor XOR 1, L_0000020543f25f10, L_0000020543ed00e0, C4<0>, C4<0>;
L_0000020543f25490 .functor AND 1, L_0000020543ecfbe0, L_0000020543ece600, C4<1>, C4<1>;
L_0000020543f26060 .functor AND 1, L_0000020543ecfbe0, L_0000020543ed00e0, C4<1>, C4<1>;
L_0000020543f25ff0 .functor OR 1, L_0000020543f25490, L_0000020543f26060, C4<0>, C4<0>;
L_0000020543f25500 .functor AND 1, L_0000020543ece600, L_0000020543ed00e0, C4<1>, C4<1>;
L_0000020543f25030 .functor OR 1, L_0000020543f25ff0, L_0000020543f25500, C4<0>, C4<0>;
v0000020543cd1300_0 .net "Cin", 0 0, L_0000020543ed00e0;  1 drivers
v0000020543cd09a0_0 .net "Cout", 0 0, L_0000020543f25030;  1 drivers
v0000020543cd19e0_0 .net *"_ivl_0", 0 0, L_0000020543f25f10;  1 drivers
v0000020543cd13a0_0 .net *"_ivl_10", 0 0, L_0000020543f25500;  1 drivers
v0000020543cd1c60_0 .net *"_ivl_4", 0 0, L_0000020543f25490;  1 drivers
v0000020543cd0400_0 .net *"_ivl_6", 0 0, L_0000020543f26060;  1 drivers
v0000020543ccffa0_0 .net *"_ivl_8", 0 0, L_0000020543f25ff0;  1 drivers
v0000020543cd0a40_0 .net "a", 0 0, L_0000020543ecfbe0;  1 drivers
v0000020543cd1b20_0 .net "b", 0 0, L_0000020543ece600;  1 drivers
v0000020543cd14e0_0 .net "s", 0 0, L_0000020543f25f80;  1 drivers
S_0000020543d00cd0 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543cfea70;
 .timescale 0 0;
P_0000020543ab0a20 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543d01e00 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d00cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f250a0 .functor XOR 1, L_0000020543ecf5a0, L_0000020543ecf280, C4<0>, C4<0>;
L_0000020543f26290 .functor XOR 1, L_0000020543f250a0, L_0000020543ecf500, C4<0>, C4<0>;
L_0000020543f25570 .functor AND 1, L_0000020543ecf5a0, L_0000020543ecf280, C4<1>, C4<1>;
L_0000020543f26610 .functor AND 1, L_0000020543ecf5a0, L_0000020543ecf500, C4<1>, C4<1>;
L_0000020543f26680 .functor OR 1, L_0000020543f25570, L_0000020543f26610, C4<0>, C4<0>;
L_0000020543f25650 .functor AND 1, L_0000020543ecf280, L_0000020543ecf500, C4<1>, C4<1>;
L_0000020543f25810 .functor OR 1, L_0000020543f26680, L_0000020543f25650, C4<0>, C4<0>;
v0000020543cd0d60_0 .net "Cin", 0 0, L_0000020543ecf500;  1 drivers
v0000020543cd20c0_0 .net "Cout", 0 0, L_0000020543f25810;  1 drivers
v0000020543cd1120_0 .net *"_ivl_0", 0 0, L_0000020543f250a0;  1 drivers
v0000020543cd1a80_0 .net *"_ivl_10", 0 0, L_0000020543f25650;  1 drivers
v0000020543cd18a0_0 .net *"_ivl_4", 0 0, L_0000020543f25570;  1 drivers
v0000020543cd1bc0_0 .net *"_ivl_6", 0 0, L_0000020543f26610;  1 drivers
v0000020543cd1e40_0 .net *"_ivl_8", 0 0, L_0000020543f26680;  1 drivers
v0000020543cd1d00_0 .net "a", 0 0, L_0000020543ecf5a0;  1 drivers
v0000020543cd0180_0 .net "b", 0 0, L_0000020543ecf280;  1 drivers
v0000020543cd1940_0 .net "s", 0 0, L_0000020543f26290;  1 drivers
S_0000020543d01310 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543cfa740;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543ab1560 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543cd04a0_0 .net *"_ivl_0", 15 0, L_0000020543eca3c0;  1 drivers
L_0000020543df4058 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543cd0fe0_0 .net *"_ivl_3", 7 0, L_0000020543df4058;  1 drivers
v0000020543cd0540_0 .net *"_ivl_4", 15 0, L_0000020543eca460;  1 drivers
L_0000020543df40a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543cd1ee0_0 .net *"_ivl_7", 7 0, L_0000020543df40a0;  1 drivers
v0000020543cd11c0_0 .net "a", 7 0, L_0000020543ec99c0;  alias, 1 drivers
v0000020543cd05e0_0 .net "b", 7 0, v0000020543cd1580_0;  alias, 1 drivers
v0000020543cd0680_0 .net "y", 15 0, L_0000020543ecb220;  alias, 1 drivers
L_0000020543eca3c0 .concat [ 8 8 0 0], L_0000020543ec99c0, L_0000020543df4058;
L_0000020543eca460 .concat [ 8 8 0 0], v0000020543cd1580_0, L_0000020543df40a0;
L_0000020543ecb220 .arith/mult 16, L_0000020543eca3c0, L_0000020543eca460;
S_0000020543d01f90 .scope generate, "genblk1[3]" "genblk1[3]" 5 56, 5 56 0, S_0000020543ca1c30;
 .timescale 0 0;
P_0000020543ab00a0 .param/l "co_idx" 0 5 56, +C4<011>;
S_0000020543d022b0 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543d01f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543ab1920 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df4178 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543cdf2c0_0 .net/2u *"_ivl_0", 1 0, L_0000020543df4178;  1 drivers
L_0000020543df4250 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543cde960_0 .net/2u *"_ivl_10", 15 0, L_0000020543df4250;  1 drivers
v0000020543ce0b20_0 .net *"_ivl_2", 0 0, L_0000020543ecf000;  1 drivers
v0000020543cdebe0_0 .net "a_in", 7 0, L_0000020543f819e0;  alias, 1 drivers
v0000020543cdec80_0 .net "a_out", 7 0, o0000020543c69c18;  alias, 0 drivers
v0000020543ce0940_0 .var "a_out_reg", 7 0;
v0000020543cdf0e0_0 .net "a_val", 7 0, v0000020543ce0940_0;  1 drivers
v0000020543cdf040_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543cdea00_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543cdf400_0 .net "d_in", 31 0, L_0000020543f827e0;  alias, 1 drivers
v0000020543cdf5e0_0 .net "d_out", 31 0, L_0000020543ecdde0;  alias, 1 drivers
v0000020543ce0080_0 .net "ext_y_val", 31 0, L_0000020543ecf780;  1 drivers
v0000020543ce0580_0 .net "ps_out_cout", 0 0, L_0000020543ed1da0;  1 drivers
v0000020543cdf360_0 .net "ps_out_val", 31 0, L_0000020543ed0e00;  1 drivers
v0000020543ce06c0_0 .var "psum_stored", 31 0;
v0000020543ce09e0_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543cdf4a0_0 .net "w_val", 7 0, L_0000020543ecfaa0;  1 drivers
v0000020543cdf540_0 .var "weight_stored", 31 0;
v0000020543cdedc0_0 .net "y_val", 15 0, L_0000020543ed0180;  1 drivers
L_0000020543ecf000 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df4178;
L_0000020543ecdde0 .functor MUXZ 32, v0000020543ce06c0_0, v0000020543cdf540_0, L_0000020543ecf000, C4<>;
L_0000020543ecfaa0 .part v0000020543cdf540_0, 0, 8;
L_0000020543ecf780 .concat [ 16 16 0 0], L_0000020543ed0180, L_0000020543df4250;
S_0000020543cf3080 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543d022b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543ab0c20 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df4298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543cdd9c0_0 .net/2u *"_ivl_228", 0 0, L_0000020543df4298;  1 drivers
v0000020543cdd2e0_0 .net "a", 31 0, L_0000020543ecf780;  alias, 1 drivers
v0000020543cdd420_0 .net "b", 31 0, L_0000020543f827e0;  alias, 1 drivers
v0000020543cdc200_0 .net "carry", 32 0, L_0000020543ed2a20;  1 drivers
v0000020543cddc40_0 .net "cout", 0 0, L_0000020543ed1da0;  alias, 1 drivers
v0000020543cddce0_0 .net "y", 31 0, L_0000020543ed0e00;  alias, 1 drivers
L_0000020543ed0220 .part L_0000020543ecf780, 0, 1;
L_0000020543ece240 .part L_0000020543f827e0, 0, 1;
L_0000020543ecf640 .part L_0000020543ed2a20, 0, 1;
L_0000020543ecf0a0 .part L_0000020543ecf780, 1, 1;
L_0000020543ecdd40 .part L_0000020543f827e0, 1, 1;
L_0000020543ecece0 .part L_0000020543ed2a20, 1, 1;
L_0000020543ed02c0 .part L_0000020543ecf780, 2, 1;
L_0000020543ecea60 .part L_0000020543f827e0, 2, 1;
L_0000020543ecf820 .part L_0000020543ed2a20, 2, 1;
L_0000020543ecfc80 .part L_0000020543ecf780, 3, 1;
L_0000020543ed0360 .part L_0000020543f827e0, 3, 1;
L_0000020543ece2e0 .part L_0000020543ed2a20, 3, 1;
L_0000020543ece9c0 .part L_0000020543ecf780, 4, 1;
L_0000020543ecf8c0 .part L_0000020543f827e0, 4, 1;
L_0000020543ecfa00 .part L_0000020543ed2a20, 4, 1;
L_0000020543ece880 .part L_0000020543ecf780, 5, 1;
L_0000020543ece4c0 .part L_0000020543f827e0, 5, 1;
L_0000020543ecf140 .part L_0000020543ed2a20, 5, 1;
L_0000020543ece6a0 .part L_0000020543ecf780, 6, 1;
L_0000020543ecf1e0 .part L_0000020543f827e0, 6, 1;
L_0000020543ecf320 .part L_0000020543ed2a20, 6, 1;
L_0000020543ecde80 .part L_0000020543ecf780, 7, 1;
L_0000020543eceba0 .part L_0000020543f827e0, 7, 1;
L_0000020543ecfdc0 .part L_0000020543ed2a20, 7, 1;
L_0000020543ecfd20 .part L_0000020543ecf780, 8, 1;
L_0000020543ecdf20 .part L_0000020543f827e0, 8, 1;
L_0000020543ece380 .part L_0000020543ed2a20, 8, 1;
L_0000020543ecf3c0 .part L_0000020543ecf780, 9, 1;
L_0000020543ece560 .part L_0000020543f827e0, 9, 1;
L_0000020543ecf6e0 .part L_0000020543ed2a20, 9, 1;
L_0000020543ecfe60 .part L_0000020543ecf780, 10, 1;
L_0000020543ecec40 .part L_0000020543f827e0, 10, 1;
L_0000020543ecf460 .part L_0000020543ed2a20, 10, 1;
L_0000020543ecff00 .part L_0000020543ecf780, 11, 1;
L_0000020543ece740 .part L_0000020543f827e0, 11, 1;
L_0000020543ece7e0 .part L_0000020543ed2a20, 11, 1;
L_0000020543ece920 .part L_0000020543ecf780, 12, 1;
L_0000020543ecffa0 .part L_0000020543f827e0, 12, 1;
L_0000020543ecf960 .part L_0000020543ed2a20, 12, 1;
L_0000020543eced80 .part L_0000020543ecf780, 13, 1;
L_0000020543ecee20 .part L_0000020543f827e0, 13, 1;
L_0000020543eceec0 .part L_0000020543ed2a20, 13, 1;
L_0000020543ecef60 .part L_0000020543ecf780, 14, 1;
L_0000020543ed0040 .part L_0000020543f827e0, 14, 1;
L_0000020543ed0400 .part L_0000020543ed2a20, 14, 1;
L_0000020543ed0900 .part L_0000020543ecf780, 15, 1;
L_0000020543ed1800 .part L_0000020543f827e0, 15, 1;
L_0000020543ed1f80 .part L_0000020543ed2a20, 15, 1;
L_0000020543ed2b60 .part L_0000020543ecf780, 16, 1;
L_0000020543ed2840 .part L_0000020543f827e0, 16, 1;
L_0000020543ed1620 .part L_0000020543ed2a20, 16, 1;
L_0000020543ed1e40 .part L_0000020543ecf780, 17, 1;
L_0000020543ed0c20 .part L_0000020543f827e0, 17, 1;
L_0000020543ed2c00 .part L_0000020543ed2a20, 17, 1;
L_0000020543ed1260 .part L_0000020543ecf780, 18, 1;
L_0000020543ed0540 .part L_0000020543f827e0, 18, 1;
L_0000020543ed2340 .part L_0000020543ed2a20, 18, 1;
L_0000020543ed14e0 .part L_0000020543ecf780, 19, 1;
L_0000020543ed16c0 .part L_0000020543f827e0, 19, 1;
L_0000020543ed0b80 .part L_0000020543ed2a20, 19, 1;
L_0000020543ed1580 .part L_0000020543ecf780, 20, 1;
L_0000020543ed1760 .part L_0000020543f827e0, 20, 1;
L_0000020543ed20c0 .part L_0000020543ed2a20, 20, 1;
L_0000020543ed0cc0 .part L_0000020543ecf780, 21, 1;
L_0000020543ed23e0 .part L_0000020543f827e0, 21, 1;
L_0000020543ed1940 .part L_0000020543ed2a20, 21, 1;
L_0000020543ed28e0 .part L_0000020543ecf780, 22, 1;
L_0000020543ed0ea0 .part L_0000020543f827e0, 22, 1;
L_0000020543ed18a0 .part L_0000020543ed2a20, 22, 1;
L_0000020543ed1d00 .part L_0000020543ecf780, 23, 1;
L_0000020543ed0680 .part L_0000020543f827e0, 23, 1;
L_0000020543ed05e0 .part L_0000020543ed2a20, 23, 1;
L_0000020543ed19e0 .part L_0000020543ecf780, 24, 1;
L_0000020543ed09a0 .part L_0000020543f827e0, 24, 1;
L_0000020543ed0720 .part L_0000020543ed2a20, 24, 1;
L_0000020543ed0fe0 .part L_0000020543ecf780, 25, 1;
L_0000020543ed0a40 .part L_0000020543f827e0, 25, 1;
L_0000020543ed0f40 .part L_0000020543ed2a20, 25, 1;
L_0000020543ed13a0 .part L_0000020543ecf780, 26, 1;
L_0000020543ed1ee0 .part L_0000020543f827e0, 26, 1;
L_0000020543ed2ca0 .part L_0000020543ed2a20, 26, 1;
L_0000020543ed2980 .part L_0000020543ecf780, 27, 1;
L_0000020543ed25c0 .part L_0000020543f827e0, 27, 1;
L_0000020543ed1b20 .part L_0000020543ed2a20, 27, 1;
L_0000020543ed11c0 .part L_0000020543ecf780, 28, 1;
L_0000020543ed2660 .part L_0000020543f827e0, 28, 1;
L_0000020543ed1a80 .part L_0000020543ed2a20, 28, 1;
L_0000020543ed2020 .part L_0000020543ecf780, 29, 1;
L_0000020543ed07c0 .part L_0000020543f827e0, 29, 1;
L_0000020543ed1bc0 .part L_0000020543ed2a20, 29, 1;
L_0000020543ed2160 .part L_0000020543ecf780, 30, 1;
L_0000020543ed2200 .part L_0000020543f827e0, 30, 1;
L_0000020543ed0860 .part L_0000020543ed2a20, 30, 1;
L_0000020543ed0ae0 .part L_0000020543ecf780, 31, 1;
L_0000020543ed0d60 .part L_0000020543f827e0, 31, 1;
L_0000020543ed1c60 .part L_0000020543ed2a20, 31, 1;
LS_0000020543ed0e00_0_0 .concat8 [ 1 1 1 1], L_0000020543f256c0, L_0000020543f26530, L_0000020543f27480, L_0000020543f27cd0;
LS_0000020543ed0e00_0_4 .concat8 [ 1 1 1 1], L_0000020543f27e20, L_0000020543f279c0, L_0000020543f27330, L_0000020543f27020;
LS_0000020543ed0e00_0_8 .concat8 [ 1 1 1 1], L_0000020543f26e60, L_0000020543f27fe0, L_0000020543f278e0, L_0000020543f29780;
LS_0000020543ed0e00_0_12 .concat8 [ 1 1 1 1], L_0000020543f29390, L_0000020543f29fd0, L_0000020543f28b40, L_0000020543f29b00;
LS_0000020543ed0e00_0_16 .concat8 [ 1 1 1 1], L_0000020543f29be0, L_0000020543f29160, L_0000020543f294e0, L_0000020543f295c0;
LS_0000020543ed0e00_0_20 .concat8 [ 1 1 1 1], L_0000020543f2b9a0, L_0000020543f2a740, L_0000020543f2acf0, L_0000020543f2b460;
LS_0000020543ed0e00_0_24 .concat8 [ 1 1 1 1], L_0000020543f2a3c0, L_0000020543f2a350, L_0000020543f2b0e0, L_0000020543f2a890;
LS_0000020543ed0e00_0_28 .concat8 [ 1 1 1 1], L_0000020543f2bc40, L_0000020543f2d140, L_0000020543f2c030, L_0000020543f2c570;
LS_0000020543ed0e00_1_0 .concat8 [ 4 4 4 4], LS_0000020543ed0e00_0_0, LS_0000020543ed0e00_0_4, LS_0000020543ed0e00_0_8, LS_0000020543ed0e00_0_12;
LS_0000020543ed0e00_1_4 .concat8 [ 4 4 4 4], LS_0000020543ed0e00_0_16, LS_0000020543ed0e00_0_20, LS_0000020543ed0e00_0_24, LS_0000020543ed0e00_0_28;
L_0000020543ed0e00 .concat8 [ 16 16 0 0], LS_0000020543ed0e00_1_0, LS_0000020543ed0e00_1_4;
LS_0000020543ed2a20_0_0 .concat8 [ 1 1 1 1], L_0000020543df4298, L_0000020543f264c0, L_0000020543f27f70, L_0000020543f284b0;
LS_0000020543ed2a20_0_4 .concat8 [ 1 1 1 1], L_0000020543f283d0, L_0000020543f27170, L_0000020543f26d80, L_0000020543f275d0;
LS_0000020543ed2a20_0_8 .concat8 [ 1 1 1 1], L_0000020543f272c0, L_0000020543f27100, L_0000020543f27870, L_0000020543f29860;
LS_0000020543ed2a20_0_12 .concat8 [ 1 1 1 1], L_0000020543f28830, L_0000020543f2a190, L_0000020543f29940, L_0000020543f2a040;
LS_0000020543ed2a20_0_16 .concat8 [ 1 1 1 1], L_0000020543f2a0b0, L_0000020543f2a200, L_0000020543f28750, L_0000020543f28bb0;
LS_0000020543ed2a20_0_20 .concat8 [ 1 1 1 1], L_0000020543f29710, L_0000020543f2a970, L_0000020543f2b1c0, L_0000020543f2aa50;
LS_0000020543ed2a20_0_24 .concat8 [ 1 1 1 1], L_0000020543f2b690, L_0000020543f2ac80, L_0000020543f2b070, L_0000020543f2b4d0;
LS_0000020543ed2a20_0_28 .concat8 [ 1 1 1 1], L_0000020543f2b620, L_0000020543f2a660, L_0000020543f2d1b0, L_0000020543f2d300;
LS_0000020543ed2a20_0_32 .concat8 [ 1 0 0 0], L_0000020543f2d760;
LS_0000020543ed2a20_1_0 .concat8 [ 4 4 4 4], LS_0000020543ed2a20_0_0, LS_0000020543ed2a20_0_4, LS_0000020543ed2a20_0_8, LS_0000020543ed2a20_0_12;
LS_0000020543ed2a20_1_4 .concat8 [ 4 4 4 4], LS_0000020543ed2a20_0_16, LS_0000020543ed2a20_0_20, LS_0000020543ed2a20_0_24, LS_0000020543ed2a20_0_28;
LS_0000020543ed2a20_1_8 .concat8 [ 1 0 0 0], LS_0000020543ed2a20_0_32;
L_0000020543ed2a20 .concat8 [ 16 16 1 0], LS_0000020543ed2a20_1_0, LS_0000020543ed2a20_1_4, LS_0000020543ed2a20_1_8;
L_0000020543ed1da0 .part L_0000020543ed2a20, 32, 1;
S_0000020543cf3210 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab1020 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543cf4020 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf3210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f26a70 .functor XOR 1, L_0000020543ed0220, L_0000020543ece240, C4<0>, C4<0>;
L_0000020543f256c0 .functor XOR 1, L_0000020543f26a70, L_0000020543ecf640, C4<0>, C4<0>;
L_0000020543f25880 .functor AND 1, L_0000020543ed0220, L_0000020543ece240, C4<1>, C4<1>;
L_0000020543f267d0 .functor AND 1, L_0000020543ed0220, L_0000020543ecf640, C4<1>, C4<1>;
L_0000020543f25730 .functor OR 1, L_0000020543f25880, L_0000020543f267d0, C4<0>, C4<0>;
L_0000020543f263e0 .functor AND 1, L_0000020543ece240, L_0000020543ecf640, C4<1>, C4<1>;
L_0000020543f264c0 .functor OR 1, L_0000020543f25730, L_0000020543f263e0, C4<0>, C4<0>;
v0000020543cd0b80_0 .net "Cin", 0 0, L_0000020543ecf640;  1 drivers
v0000020543ccfc80_0 .net "Cout", 0 0, L_0000020543f264c0;  1 drivers
v0000020543cd1800_0 .net *"_ivl_0", 0 0, L_0000020543f26a70;  1 drivers
v0000020543ccfa00_0 .net *"_ivl_10", 0 0, L_0000020543f263e0;  1 drivers
v0000020543ccfb40_0 .net *"_ivl_4", 0 0, L_0000020543f25880;  1 drivers
v0000020543cd0900_0 .net *"_ivl_6", 0 0, L_0000020543f267d0;  1 drivers
v0000020543cd0ae0_0 .net *"_ivl_8", 0 0, L_0000020543f25730;  1 drivers
v0000020543cd0c20_0 .net "a", 0 0, L_0000020543ed0220;  1 drivers
v0000020543cd0ea0_0 .net "b", 0 0, L_0000020543ece240;  1 drivers
v0000020543cd1080_0 .net "s", 0 0, L_0000020543f256c0;  1 drivers
S_0000020543cf5920 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab1060 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543cf8fd0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f24ee0 .functor XOR 1, L_0000020543ecf0a0, L_0000020543ecdd40, C4<0>, C4<0>;
L_0000020543f26530 .functor XOR 1, L_0000020543f24ee0, L_0000020543ecece0, C4<0>, C4<0>;
L_0000020543f258f0 .functor AND 1, L_0000020543ecf0a0, L_0000020543ecdd40, C4<1>, C4<1>;
L_0000020543f266f0 .functor AND 1, L_0000020543ecf0a0, L_0000020543ecece0, C4<1>, C4<1>;
L_0000020543f25110 .functor OR 1, L_0000020543f258f0, L_0000020543f266f0, C4<0>, C4<0>;
L_0000020543f28360 .functor AND 1, L_0000020543ecdd40, L_0000020543ecece0, C4<1>, C4<1>;
L_0000020543f27f70 .functor OR 1, L_0000020543f25110, L_0000020543f28360, C4<0>, C4<0>;
v0000020543cd45a0_0 .net "Cin", 0 0, L_0000020543ecece0;  1 drivers
v0000020543cd4320_0 .net "Cout", 0 0, L_0000020543f27f70;  1 drivers
v0000020543cd3d80_0 .net *"_ivl_0", 0 0, L_0000020543f24ee0;  1 drivers
v0000020543cd2520_0 .net *"_ivl_10", 0 0, L_0000020543f28360;  1 drivers
v0000020543cd43c0_0 .net *"_ivl_4", 0 0, L_0000020543f258f0;  1 drivers
v0000020543cd3ce0_0 .net *"_ivl_6", 0 0, L_0000020543f266f0;  1 drivers
v0000020543cd2200_0 .net *"_ivl_8", 0 0, L_0000020543f25110;  1 drivers
v0000020543cd22a0_0 .net "a", 0 0, L_0000020543ecf0a0;  1 drivers
v0000020543cd3380_0 .net "b", 0 0, L_0000020543ecdd40;  1 drivers
v0000020543cd2ca0_0 .net "s", 0 0, L_0000020543f26530;  1 drivers
S_0000020543cf6280 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab12a0 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543cf41b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf6280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f26bc0 .functor XOR 1, L_0000020543ed02c0, L_0000020543ecea60, C4<0>, C4<0>;
L_0000020543f27480 .functor XOR 1, L_0000020543f26bc0, L_0000020543ecf820, C4<0>, C4<0>;
L_0000020543f274f0 .functor AND 1, L_0000020543ed02c0, L_0000020543ecea60, C4<1>, C4<1>;
L_0000020543f26f40 .functor AND 1, L_0000020543ed02c0, L_0000020543ecf820, C4<1>, C4<1>;
L_0000020543f26c30 .functor OR 1, L_0000020543f274f0, L_0000020543f26f40, C4<0>, C4<0>;
L_0000020543f26b50 .functor AND 1, L_0000020543ecea60, L_0000020543ecf820, C4<1>, C4<1>;
L_0000020543f284b0 .functor OR 1, L_0000020543f26c30, L_0000020543f26b50, C4<0>, C4<0>;
v0000020543cd40a0_0 .net "Cin", 0 0, L_0000020543ecf820;  1 drivers
v0000020543cd2340_0 .net "Cout", 0 0, L_0000020543f284b0;  1 drivers
v0000020543cd27a0_0 .net *"_ivl_0", 0 0, L_0000020543f26bc0;  1 drivers
v0000020543cd4500_0 .net *"_ivl_10", 0 0, L_0000020543f26b50;  1 drivers
v0000020543cd36a0_0 .net *"_ivl_4", 0 0, L_0000020543f274f0;  1 drivers
v0000020543cd3420_0 .net *"_ivl_6", 0 0, L_0000020543f26f40;  1 drivers
v0000020543cd2980_0 .net *"_ivl_8", 0 0, L_0000020543f26c30;  1 drivers
v0000020543cd25c0_0 .net "a", 0 0, L_0000020543ed02c0;  1 drivers
v0000020543cd37e0_0 .net "b", 0 0, L_0000020543ecea60;  1 drivers
v0000020543cd4640_0 .net "s", 0 0, L_0000020543f27480;  1 drivers
S_0000020543cf5790 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab10a0 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543cf4b10 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf5790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f271e0 .functor XOR 1, L_0000020543ecfc80, L_0000020543ed0360, C4<0>, C4<0>;
L_0000020543f27cd0 .functor XOR 1, L_0000020543f271e0, L_0000020543ece2e0, C4<0>, C4<0>;
L_0000020543f26ca0 .functor AND 1, L_0000020543ecfc80, L_0000020543ed0360, C4<1>, C4<1>;
L_0000020543f27aa0 .functor AND 1, L_0000020543ecfc80, L_0000020543ece2e0, C4<1>, C4<1>;
L_0000020543f26ae0 .functor OR 1, L_0000020543f26ca0, L_0000020543f27aa0, C4<0>, C4<0>;
L_0000020543f27f00 .functor AND 1, L_0000020543ed0360, L_0000020543ece2e0, C4<1>, C4<1>;
L_0000020543f283d0 .functor OR 1, L_0000020543f26ae0, L_0000020543f27f00, C4<0>, C4<0>;
v0000020543cd4140_0 .net "Cin", 0 0, L_0000020543ece2e0;  1 drivers
v0000020543cd28e0_0 .net "Cout", 0 0, L_0000020543f283d0;  1 drivers
v0000020543cd2840_0 .net *"_ivl_0", 0 0, L_0000020543f271e0;  1 drivers
v0000020543cd2c00_0 .net *"_ivl_10", 0 0, L_0000020543f27f00;  1 drivers
v0000020543cd2de0_0 .net *"_ivl_4", 0 0, L_0000020543f26ca0;  1 drivers
v0000020543cd34c0_0 .net *"_ivl_6", 0 0, L_0000020543f27aa0;  1 drivers
v0000020543cd2d40_0 .net *"_ivl_8", 0 0, L_0000020543f26ae0;  1 drivers
v0000020543cd2e80_0 .net "a", 0 0, L_0000020543ecfc80;  1 drivers
v0000020543cd3920_0 .net "b", 0 0, L_0000020543ed0360;  1 drivers
v0000020543cd2b60_0 .net "s", 0 0, L_0000020543f27cd0;  1 drivers
S_0000020543cf39e0 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab1460 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543cf9160 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f28440 .functor XOR 1, L_0000020543ece9c0, L_0000020543ecf8c0, C4<0>, C4<0>;
L_0000020543f27e20 .functor XOR 1, L_0000020543f28440, L_0000020543ecfa00, C4<0>, C4<0>;
L_0000020543f27b80 .functor AND 1, L_0000020543ece9c0, L_0000020543ecf8c0, C4<1>, C4<1>;
L_0000020543f281a0 .functor AND 1, L_0000020543ece9c0, L_0000020543ecfa00, C4<1>, C4<1>;
L_0000020543f27d40 .functor OR 1, L_0000020543f27b80, L_0000020543f281a0, C4<0>, C4<0>;
L_0000020543f26fb0 .functor AND 1, L_0000020543ecf8c0, L_0000020543ecfa00, C4<1>, C4<1>;
L_0000020543f27170 .functor OR 1, L_0000020543f27d40, L_0000020543f26fb0, C4<0>, C4<0>;
v0000020543cd3ec0_0 .net "Cin", 0 0, L_0000020543ecfa00;  1 drivers
v0000020543cd46e0_0 .net "Cout", 0 0, L_0000020543f27170;  1 drivers
v0000020543cd2160_0 .net *"_ivl_0", 0 0, L_0000020543f28440;  1 drivers
v0000020543cd2f20_0 .net *"_ivl_10", 0 0, L_0000020543f26fb0;  1 drivers
v0000020543cd2a20_0 .net *"_ivl_4", 0 0, L_0000020543f27b80;  1 drivers
v0000020543cd23e0_0 .net *"_ivl_6", 0 0, L_0000020543f281a0;  1 drivers
v0000020543cd2480_0 .net *"_ivl_8", 0 0, L_0000020543f27d40;  1 drivers
v0000020543cd2700_0 .net "a", 0 0, L_0000020543ece9c0;  1 drivers
v0000020543cd3740_0 .net "b", 0 0, L_0000020543ecf8c0;  1 drivers
v0000020543cd2ac0_0 .net "s", 0 0, L_0000020543f27e20;  1 drivers
S_0000020543cf76d0 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab1820 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543cf60f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf76d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f27720 .functor XOR 1, L_0000020543ece880, L_0000020543ece4c0, C4<0>, C4<0>;
L_0000020543f279c0 .functor XOR 1, L_0000020543f27720, L_0000020543ecf140, C4<0>, C4<0>;
L_0000020543f28520 .functor AND 1, L_0000020543ece880, L_0000020543ece4c0, C4<1>, C4<1>;
L_0000020543f26d10 .functor AND 1, L_0000020543ece880, L_0000020543ecf140, C4<1>, C4<1>;
L_0000020543f27a30 .functor OR 1, L_0000020543f28520, L_0000020543f26d10, C4<0>, C4<0>;
L_0000020543f27560 .functor AND 1, L_0000020543ece4c0, L_0000020543ecf140, C4<1>, C4<1>;
L_0000020543f26d80 .functor OR 1, L_0000020543f27a30, L_0000020543f27560, C4<0>, C4<0>;
v0000020543cd3f60_0 .net "Cin", 0 0, L_0000020543ecf140;  1 drivers
v0000020543cd4000_0 .net "Cout", 0 0, L_0000020543f26d80;  1 drivers
v0000020543cd3ba0_0 .net *"_ivl_0", 0 0, L_0000020543f27720;  1 drivers
v0000020543cd2fc0_0 .net *"_ivl_10", 0 0, L_0000020543f27560;  1 drivers
v0000020543cd3060_0 .net *"_ivl_4", 0 0, L_0000020543f28520;  1 drivers
v0000020543cd41e0_0 .net *"_ivl_6", 0 0, L_0000020543f26d10;  1 drivers
v0000020543cd4780_0 .net *"_ivl_8", 0 0, L_0000020543f27a30;  1 drivers
v0000020543cd3100_0 .net "a", 0 0, L_0000020543ece880;  1 drivers
v0000020543cd4280_0 .net "b", 0 0, L_0000020543ece4c0;  1 drivers
v0000020543cd31a0_0 .net "s", 0 0, L_0000020543f279c0;  1 drivers
S_0000020543cf4340 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab1220 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543cf8b20 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf4340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f28670 .functor XOR 1, L_0000020543ece6a0, L_0000020543ecf1e0, C4<0>, C4<0>;
L_0000020543f27330 .functor XOR 1, L_0000020543f28670, L_0000020543ecf320, C4<0>, C4<0>;
L_0000020543f27250 .functor AND 1, L_0000020543ece6a0, L_0000020543ecf1e0, C4<1>, C4<1>;
L_0000020543f28590 .functor AND 1, L_0000020543ece6a0, L_0000020543ecf320, C4<1>, C4<1>;
L_0000020543f28600 .functor OR 1, L_0000020543f27250, L_0000020543f28590, C4<0>, C4<0>;
L_0000020543f27c60 .functor AND 1, L_0000020543ecf1e0, L_0000020543ecf320, C4<1>, C4<1>;
L_0000020543f275d0 .functor OR 1, L_0000020543f28600, L_0000020543f27c60, C4<0>, C4<0>;
v0000020543cd3240_0 .net "Cin", 0 0, L_0000020543ecf320;  1 drivers
v0000020543cd32e0_0 .net "Cout", 0 0, L_0000020543f275d0;  1 drivers
v0000020543cd3560_0 .net *"_ivl_0", 0 0, L_0000020543f28670;  1 drivers
v0000020543cd3600_0 .net *"_ivl_10", 0 0, L_0000020543f27c60;  1 drivers
v0000020543cd3880_0 .net *"_ivl_4", 0 0, L_0000020543f27250;  1 drivers
v0000020543cd2660_0 .net *"_ivl_6", 0 0, L_0000020543f28590;  1 drivers
v0000020543cd39c0_0 .net *"_ivl_8", 0 0, L_0000020543f28600;  1 drivers
v0000020543cd3a60_0 .net "a", 0 0, L_0000020543ece6a0;  1 drivers
v0000020543cd3b00_0 .net "b", 0 0, L_0000020543ecf1e0;  1 drivers
v0000020543cd3c40_0 .net "s", 0 0, L_0000020543f27330;  1 drivers
S_0000020543cf44d0 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab0c60 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543cf33a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf44d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f28280 .functor XOR 1, L_0000020543ecde80, L_0000020543eceba0, C4<0>, C4<0>;
L_0000020543f27020 .functor XOR 1, L_0000020543f28280, L_0000020543ecfdc0, C4<0>, C4<0>;
L_0000020543f27950 .functor AND 1, L_0000020543ecde80, L_0000020543eceba0, C4<1>, C4<1>;
L_0000020543f27b10 .functor AND 1, L_0000020543ecde80, L_0000020543ecfdc0, C4<1>, C4<1>;
L_0000020543f27090 .functor OR 1, L_0000020543f27950, L_0000020543f27b10, C4<0>, C4<0>;
L_0000020543f27e90 .functor AND 1, L_0000020543eceba0, L_0000020543ecfdc0, C4<1>, C4<1>;
L_0000020543f272c0 .functor OR 1, L_0000020543f27090, L_0000020543f27e90, C4<0>, C4<0>;
v0000020543cd4460_0 .net "Cin", 0 0, L_0000020543ecfdc0;  1 drivers
v0000020543cd4820_0 .net "Cout", 0 0, L_0000020543f272c0;  1 drivers
v0000020543cd48c0_0 .net *"_ivl_0", 0 0, L_0000020543f28280;  1 drivers
v0000020543cd3e20_0 .net *"_ivl_10", 0 0, L_0000020543f27e90;  1 drivers
v0000020543cd5c20_0 .net *"_ivl_4", 0 0, L_0000020543f27950;  1 drivers
v0000020543cd4fa0_0 .net *"_ivl_6", 0 0, L_0000020543f27b10;  1 drivers
v0000020543cd6260_0 .net *"_ivl_8", 0 0, L_0000020543f27090;  1 drivers
v0000020543cd6760_0 .net "a", 0 0, L_0000020543ecde80;  1 drivers
v0000020543cd5b80_0 .net "b", 0 0, L_0000020543eceba0;  1 drivers
v0000020543cd6d00_0 .net "s", 0 0, L_0000020543f27020;  1 drivers
S_0000020543cf6f00 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab0ae0 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543cf8030 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf6f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f26df0 .functor XOR 1, L_0000020543ecfd20, L_0000020543ecdf20, C4<0>, C4<0>;
L_0000020543f26e60 .functor XOR 1, L_0000020543f26df0, L_0000020543ece380, C4<0>, C4<0>;
L_0000020543f276b0 .functor AND 1, L_0000020543ecfd20, L_0000020543ecdf20, C4<1>, C4<1>;
L_0000020543f27410 .functor AND 1, L_0000020543ecfd20, L_0000020543ece380, C4<1>, C4<1>;
L_0000020543f27790 .functor OR 1, L_0000020543f276b0, L_0000020543f27410, C4<0>, C4<0>;
L_0000020543f27bf0 .functor AND 1, L_0000020543ecdf20, L_0000020543ece380, C4<1>, C4<1>;
L_0000020543f27100 .functor OR 1, L_0000020543f27790, L_0000020543f27bf0, C4<0>, C4<0>;
v0000020543cd55e0_0 .net "Cin", 0 0, L_0000020543ece380;  1 drivers
v0000020543cd6800_0 .net "Cout", 0 0, L_0000020543f27100;  1 drivers
v0000020543cd5cc0_0 .net *"_ivl_0", 0 0, L_0000020543f26df0;  1 drivers
v0000020543cd6580_0 .net *"_ivl_10", 0 0, L_0000020543f27bf0;  1 drivers
v0000020543cd54a0_0 .net *"_ivl_4", 0 0, L_0000020543f276b0;  1 drivers
v0000020543cd6a80_0 .net *"_ivl_6", 0 0, L_0000020543f27410;  1 drivers
v0000020543cd6120_0 .net *"_ivl_8", 0 0, L_0000020543f27790;  1 drivers
v0000020543cd5360_0 .net "a", 0 0, L_0000020543ecfd20;  1 drivers
v0000020543cd5ea0_0 .net "b", 0 0, L_0000020543ecdf20;  1 drivers
v0000020543cd5540_0 .net "s", 0 0, L_0000020543f26e60;  1 drivers
S_0000020543cf8350 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab1960 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543cf73b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf8350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f27800 .functor XOR 1, L_0000020543ecf3c0, L_0000020543ece560, C4<0>, C4<0>;
L_0000020543f27fe0 .functor XOR 1, L_0000020543f27800, L_0000020543ecf6e0, C4<0>, C4<0>;
L_0000020543f26ed0 .functor AND 1, L_0000020543ecf3c0, L_0000020543ece560, C4<1>, C4<1>;
L_0000020543f27640 .functor AND 1, L_0000020543ecf3c0, L_0000020543ecf6e0, C4<1>, C4<1>;
L_0000020543f28050 .functor OR 1, L_0000020543f26ed0, L_0000020543f27640, C4<0>, C4<0>;
L_0000020543f27db0 .functor AND 1, L_0000020543ece560, L_0000020543ecf6e0, C4<1>, C4<1>;
L_0000020543f27870 .functor OR 1, L_0000020543f28050, L_0000020543f27db0, C4<0>, C4<0>;
v0000020543cd5040_0 .net "Cin", 0 0, L_0000020543ecf6e0;  1 drivers
v0000020543cd4f00_0 .net "Cout", 0 0, L_0000020543f27870;  1 drivers
v0000020543cd5860_0 .net *"_ivl_0", 0 0, L_0000020543f27800;  1 drivers
v0000020543cd4aa0_0 .net *"_ivl_10", 0 0, L_0000020543f27db0;  1 drivers
v0000020543cd68a0_0 .net *"_ivl_4", 0 0, L_0000020543f26ed0;  1 drivers
v0000020543cd52c0_0 .net *"_ivl_6", 0 0, L_0000020543f27640;  1 drivers
v0000020543cd5680_0 .net *"_ivl_8", 0 0, L_0000020543f28050;  1 drivers
v0000020543cd59a0_0 .net "a", 0 0, L_0000020543ecf3c0;  1 drivers
v0000020543cd6620_0 .net "b", 0 0, L_0000020543ece560;  1 drivers
v0000020543cd6bc0_0 .net "s", 0 0, L_0000020543f27fe0;  1 drivers
S_0000020543cf8cb0 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab1760 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543cf7090 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf8cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f273a0 .functor XOR 1, L_0000020543ecfe60, L_0000020543ecec40, C4<0>, C4<0>;
L_0000020543f278e0 .functor XOR 1, L_0000020543f273a0, L_0000020543ecf460, C4<0>, C4<0>;
L_0000020543f280c0 .functor AND 1, L_0000020543ecfe60, L_0000020543ecec40, C4<1>, C4<1>;
L_0000020543f28130 .functor AND 1, L_0000020543ecfe60, L_0000020543ecf460, C4<1>, C4<1>;
L_0000020543f28210 .functor OR 1, L_0000020543f280c0, L_0000020543f28130, C4<0>, C4<0>;
L_0000020543f282f0 .functor AND 1, L_0000020543ecec40, L_0000020543ecf460, C4<1>, C4<1>;
L_0000020543f29860 .functor OR 1, L_0000020543f28210, L_0000020543f282f0, C4<0>, C4<0>;
v0000020543cd6940_0 .net "Cin", 0 0, L_0000020543ecf460;  1 drivers
v0000020543cd5e00_0 .net "Cout", 0 0, L_0000020543f29860;  1 drivers
v0000020543cd5400_0 .net *"_ivl_0", 0 0, L_0000020543f273a0;  1 drivers
v0000020543cd4960_0 .net *"_ivl_10", 0 0, L_0000020543f282f0;  1 drivers
v0000020543cd5d60_0 .net *"_ivl_4", 0 0, L_0000020543f280c0;  1 drivers
v0000020543cd5720_0 .net *"_ivl_6", 0 0, L_0000020543f28130;  1 drivers
v0000020543cd50e0_0 .net *"_ivl_8", 0 0, L_0000020543f28210;  1 drivers
v0000020543cd57c0_0 .net "a", 0 0, L_0000020543ecfe60;  1 drivers
v0000020543cd6300_0 .net "b", 0 0, L_0000020543ecec40;  1 drivers
v0000020543cd5f40_0 .net "s", 0 0, L_0000020543f278e0;  1 drivers
S_0000020543cf3530 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab19a0 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543cf4660 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf3530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f28ec0 .functor XOR 1, L_0000020543ecff00, L_0000020543ece740, C4<0>, C4<0>;
L_0000020543f29780 .functor XOR 1, L_0000020543f28ec0, L_0000020543ece7e0, C4<0>, C4<0>;
L_0000020543f29e10 .functor AND 1, L_0000020543ecff00, L_0000020543ece740, C4<1>, C4<1>;
L_0000020543f29e80 .functor AND 1, L_0000020543ecff00, L_0000020543ece7e0, C4<1>, C4<1>;
L_0000020543f287c0 .functor OR 1, L_0000020543f29e10, L_0000020543f29e80, C4<0>, C4<0>;
L_0000020543f29da0 .functor AND 1, L_0000020543ece740, L_0000020543ece7e0, C4<1>, C4<1>;
L_0000020543f28830 .functor OR 1, L_0000020543f287c0, L_0000020543f29da0, C4<0>, C4<0>;
v0000020543cd5180_0 .net "Cin", 0 0, L_0000020543ece7e0;  1 drivers
v0000020543cd6ee0_0 .net "Cout", 0 0, L_0000020543f28830;  1 drivers
v0000020543cd5fe0_0 .net *"_ivl_0", 0 0, L_0000020543f28ec0;  1 drivers
v0000020543cd5220_0 .net *"_ivl_10", 0 0, L_0000020543f29da0;  1 drivers
v0000020543cd63a0_0 .net *"_ivl_4", 0 0, L_0000020543f29e10;  1 drivers
v0000020543cd6da0_0 .net *"_ivl_6", 0 0, L_0000020543f29e80;  1 drivers
v0000020543cd4dc0_0 .net *"_ivl_8", 0 0, L_0000020543f287c0;  1 drivers
v0000020543cd4a00_0 .net "a", 0 0, L_0000020543ecff00;  1 drivers
v0000020543cd5900_0 .net "b", 0 0, L_0000020543ece740;  1 drivers
v0000020543cd5a40_0 .net "s", 0 0, L_0000020543f29780;  1 drivers
S_0000020543cf4fc0 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab1120 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543cf47f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf4fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f29b70 .functor XOR 1, L_0000020543ece920, L_0000020543ecffa0, C4<0>, C4<0>;
L_0000020543f29390 .functor XOR 1, L_0000020543f29b70, L_0000020543ecf960, C4<0>, C4<0>;
L_0000020543f28d70 .functor AND 1, L_0000020543ece920, L_0000020543ecffa0, C4<1>, C4<1>;
L_0000020543f299b0 .functor AND 1, L_0000020543ece920, L_0000020543ecf960, C4<1>, C4<1>;
L_0000020543f28980 .functor OR 1, L_0000020543f28d70, L_0000020543f299b0, C4<0>, C4<0>;
L_0000020543f28fa0 .functor AND 1, L_0000020543ecffa0, L_0000020543ecf960, C4<1>, C4<1>;
L_0000020543f2a190 .functor OR 1, L_0000020543f28980, L_0000020543f28fa0, C4<0>, C4<0>;
v0000020543cd6080_0 .net "Cin", 0 0, L_0000020543ecf960;  1 drivers
v0000020543cd61c0_0 .net "Cout", 0 0, L_0000020543f2a190;  1 drivers
v0000020543cd6440_0 .net *"_ivl_0", 0 0, L_0000020543f29b70;  1 drivers
v0000020543cd5ae0_0 .net *"_ivl_10", 0 0, L_0000020543f28fa0;  1 drivers
v0000020543cd66c0_0 .net *"_ivl_4", 0 0, L_0000020543f28d70;  1 drivers
v0000020543cd64e0_0 .net *"_ivl_6", 0 0, L_0000020543f299b0;  1 drivers
v0000020543cd69e0_0 .net *"_ivl_8", 0 0, L_0000020543f28980;  1 drivers
v0000020543cd6b20_0 .net "a", 0 0, L_0000020543ece920;  1 drivers
v0000020543cd4d20_0 .net "b", 0 0, L_0000020543ecffa0;  1 drivers
v0000020543cd6c60_0 .net "s", 0 0, L_0000020543f29390;  1 drivers
S_0000020543cf3b70 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab16a0 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543cf6410 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf3b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f29080 .functor XOR 1, L_0000020543eced80, L_0000020543ecee20, C4<0>, C4<0>;
L_0000020543f29fd0 .functor XOR 1, L_0000020543f29080, L_0000020543eceec0, C4<0>, C4<0>;
L_0000020543f29a20 .functor AND 1, L_0000020543eced80, L_0000020543ecee20, C4<1>, C4<1>;
L_0000020543f297f0 .functor AND 1, L_0000020543eced80, L_0000020543eceec0, C4<1>, C4<1>;
L_0000020543f28f30 .functor OR 1, L_0000020543f29a20, L_0000020543f297f0, C4<0>, C4<0>;
L_0000020543f298d0 .functor AND 1, L_0000020543ecee20, L_0000020543eceec0, C4<1>, C4<1>;
L_0000020543f29940 .functor OR 1, L_0000020543f28f30, L_0000020543f298d0, C4<0>, C4<0>;
v0000020543cd6e40_0 .net "Cin", 0 0, L_0000020543eceec0;  1 drivers
v0000020543cd6f80_0 .net "Cout", 0 0, L_0000020543f29940;  1 drivers
v0000020543cd4c80_0 .net *"_ivl_0", 0 0, L_0000020543f29080;  1 drivers
v0000020543cd7020_0 .net *"_ivl_10", 0 0, L_0000020543f298d0;  1 drivers
v0000020543cd4e60_0 .net *"_ivl_4", 0 0, L_0000020543f29a20;  1 drivers
v0000020543cd70c0_0 .net *"_ivl_6", 0 0, L_0000020543f297f0;  1 drivers
v0000020543cd4b40_0 .net *"_ivl_8", 0 0, L_0000020543f28f30;  1 drivers
v0000020543cd4be0_0 .net "a", 0 0, L_0000020543eced80;  1 drivers
v0000020543cd9320_0 .net "b", 0 0, L_0000020543ecee20;  1 drivers
v0000020543cd8920_0 .net "s", 0 0, L_0000020543f29fd0;  1 drivers
S_0000020543cf3d00 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab1360 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543cf3e90 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf3d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f29f60 .functor XOR 1, L_0000020543ecef60, L_0000020543ed0040, C4<0>, C4<0>;
L_0000020543f28b40 .functor XOR 1, L_0000020543f29f60, L_0000020543ed0400, C4<0>, C4<0>;
L_0000020543f29c50 .functor AND 1, L_0000020543ecef60, L_0000020543ed0040, C4<1>, C4<1>;
L_0000020543f29ef0 .functor AND 1, L_0000020543ecef60, L_0000020543ed0400, C4<1>, C4<1>;
L_0000020543f291d0 .functor OR 1, L_0000020543f29c50, L_0000020543f29ef0, C4<0>, C4<0>;
L_0000020543f28c20 .functor AND 1, L_0000020543ed0040, L_0000020543ed0400, C4<1>, C4<1>;
L_0000020543f2a040 .functor OR 1, L_0000020543f291d0, L_0000020543f28c20, C4<0>, C4<0>;
v0000020543cd9500_0 .net "Cin", 0 0, L_0000020543ed0400;  1 drivers
v0000020543cd8380_0 .net "Cout", 0 0, L_0000020543f2a040;  1 drivers
v0000020543cd73e0_0 .net *"_ivl_0", 0 0, L_0000020543f29f60;  1 drivers
v0000020543cd7d40_0 .net *"_ivl_10", 0 0, L_0000020543f28c20;  1 drivers
v0000020543cd8ba0_0 .net *"_ivl_4", 0 0, L_0000020543f29c50;  1 drivers
v0000020543cd75c0_0 .net *"_ivl_6", 0 0, L_0000020543f29ef0;  1 drivers
v0000020543cd8a60_0 .net *"_ivl_8", 0 0, L_0000020543f291d0;  1 drivers
v0000020543cd9780_0 .net "a", 0 0, L_0000020543ecef60;  1 drivers
v0000020543cd9280_0 .net "b", 0 0, L_0000020543ed0040;  1 drivers
v0000020543cd7340_0 .net "s", 0 0, L_0000020543f28b40;  1 drivers
S_0000020543cf7220 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab1860 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543cf4980 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf7220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f29a90 .functor XOR 1, L_0000020543ed0900, L_0000020543ed1800, C4<0>, C4<0>;
L_0000020543f29b00 .functor XOR 1, L_0000020543f29a90, L_0000020543ed1f80, C4<0>, C4<0>;
L_0000020543f29010 .functor AND 1, L_0000020543ed0900, L_0000020543ed1800, C4<1>, C4<1>;
L_0000020543f29320 .functor AND 1, L_0000020543ed0900, L_0000020543ed1f80, C4<1>, C4<1>;
L_0000020543f290f0 .functor OR 1, L_0000020543f29010, L_0000020543f29320, C4<0>, C4<0>;
L_0000020543f29d30 .functor AND 1, L_0000020543ed1800, L_0000020543ed1f80, C4<1>, C4<1>;
L_0000020543f2a0b0 .functor OR 1, L_0000020543f290f0, L_0000020543f29d30, C4<0>, C4<0>;
v0000020543cd8100_0 .net "Cin", 0 0, L_0000020543ed1f80;  1 drivers
v0000020543cd8d80_0 .net "Cout", 0 0, L_0000020543f2a0b0;  1 drivers
v0000020543cd95a0_0 .net *"_ivl_0", 0 0, L_0000020543f29a90;  1 drivers
v0000020543cd84c0_0 .net *"_ivl_10", 0 0, L_0000020543f29d30;  1 drivers
v0000020543cd7ac0_0 .net *"_ivl_4", 0 0, L_0000020543f29010;  1 drivers
v0000020543cd91e0_0 .net *"_ivl_6", 0 0, L_0000020543f29320;  1 drivers
v0000020543cd9640_0 .net *"_ivl_8", 0 0, L_0000020543f290f0;  1 drivers
v0000020543cd7660_0 .net "a", 0 0, L_0000020543ed0900;  1 drivers
v0000020543cd77a0_0 .net "b", 0 0, L_0000020543ed1800;  1 drivers
v0000020543cd7840_0 .net "s", 0 0, L_0000020543f29b00;  1 drivers
S_0000020543cf81c0 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab1620 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543cf7860 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2a120 .functor XOR 1, L_0000020543ed2b60, L_0000020543ed2840, C4<0>, C4<0>;
L_0000020543f29be0 .functor XOR 1, L_0000020543f2a120, L_0000020543ed1620, C4<0>, C4<0>;
L_0000020543f29400 .functor AND 1, L_0000020543ed2b60, L_0000020543ed2840, C4<1>, C4<1>;
L_0000020543f28de0 .functor AND 1, L_0000020543ed2b60, L_0000020543ed1620, C4<1>, C4<1>;
L_0000020543f29cc0 .functor OR 1, L_0000020543f29400, L_0000020543f28de0, C4<0>, C4<0>;
L_0000020543f289f0 .functor AND 1, L_0000020543ed2840, L_0000020543ed1620, C4<1>, C4<1>;
L_0000020543f2a200 .functor OR 1, L_0000020543f29cc0, L_0000020543f289f0, C4<0>, C4<0>;
v0000020543cd81a0_0 .net "Cin", 0 0, L_0000020543ed1620;  1 drivers
v0000020543cd93c0_0 .net "Cout", 0 0, L_0000020543f2a200;  1 drivers
v0000020543cd9820_0 .net *"_ivl_0", 0 0, L_0000020543f2a120;  1 drivers
v0000020543cd9460_0 .net *"_ivl_10", 0 0, L_0000020543f289f0;  1 drivers
v0000020543cd7700_0 .net *"_ivl_4", 0 0, L_0000020543f29400;  1 drivers
v0000020543cd78e0_0 .net *"_ivl_6", 0 0, L_0000020543f28de0;  1 drivers
v0000020543cd8240_0 .net *"_ivl_8", 0 0, L_0000020543f29cc0;  1 drivers
v0000020543cd96e0_0 .net "a", 0 0, L_0000020543ed2b60;  1 drivers
v0000020543cd8ce0_0 .net "b", 0 0, L_0000020543ed2840;  1 drivers
v0000020543cd7980_0 .net "s", 0 0, L_0000020543f29be0;  1 drivers
S_0000020543cf36c0 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab1160 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543cf7d10 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf36c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f28e50 .functor XOR 1, L_0000020543ed1e40, L_0000020543ed0c20, C4<0>, C4<0>;
L_0000020543f29160 .functor XOR 1, L_0000020543f28e50, L_0000020543ed2c00, C4<0>, C4<0>;
L_0000020543f2a270 .functor AND 1, L_0000020543ed1e40, L_0000020543ed0c20, C4<1>, C4<1>;
L_0000020543f286e0 .functor AND 1, L_0000020543ed1e40, L_0000020543ed2c00, C4<1>, C4<1>;
L_0000020543f292b0 .functor OR 1, L_0000020543f2a270, L_0000020543f286e0, C4<0>, C4<0>;
L_0000020543f29240 .functor AND 1, L_0000020543ed0c20, L_0000020543ed2c00, C4<1>, C4<1>;
L_0000020543f28750 .functor OR 1, L_0000020543f292b0, L_0000020543f29240, C4<0>, C4<0>;
v0000020543cd98c0_0 .net "Cin", 0 0, L_0000020543ed2c00;  1 drivers
v0000020543cd89c0_0 .net "Cout", 0 0, L_0000020543f28750;  1 drivers
v0000020543cd9000_0 .net *"_ivl_0", 0 0, L_0000020543f28e50;  1 drivers
v0000020543cd90a0_0 .net *"_ivl_10", 0 0, L_0000020543f29240;  1 drivers
v0000020543cd7200_0 .net *"_ivl_4", 0 0, L_0000020543f2a270;  1 drivers
v0000020543cd7160_0 .net *"_ivl_6", 0 0, L_0000020543f286e0;  1 drivers
v0000020543cd72a0_0 .net *"_ivl_8", 0 0, L_0000020543f292b0;  1 drivers
v0000020543cd86a0_0 .net "a", 0 0, L_0000020543ed1e40;  1 drivers
v0000020543cd9140_0 .net "b", 0 0, L_0000020543ed0c20;  1 drivers
v0000020543cd8600_0 .net "s", 0 0, L_0000020543f29160;  1 drivers
S_0000020543cf7540 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab11a0 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543cf3850 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf7540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f29470 .functor XOR 1, L_0000020543ed1260, L_0000020543ed0540, C4<0>, C4<0>;
L_0000020543f294e0 .functor XOR 1, L_0000020543f29470, L_0000020543ed2340, C4<0>, C4<0>;
L_0000020543f288a0 .functor AND 1, L_0000020543ed1260, L_0000020543ed0540, C4<1>, C4<1>;
L_0000020543f28a60 .functor AND 1, L_0000020543ed1260, L_0000020543ed2340, C4<1>, C4<1>;
L_0000020543f28910 .functor OR 1, L_0000020543f288a0, L_0000020543f28a60, C4<0>, C4<0>;
L_0000020543f28ad0 .functor AND 1, L_0000020543ed0540, L_0000020543ed2340, C4<1>, C4<1>;
L_0000020543f28bb0 .functor OR 1, L_0000020543f28910, L_0000020543f28ad0, C4<0>, C4<0>;
v0000020543cd7480_0 .net "Cin", 0 0, L_0000020543ed2340;  1 drivers
v0000020543cd7520_0 .net "Cout", 0 0, L_0000020543f28bb0;  1 drivers
v0000020543cd7a20_0 .net *"_ivl_0", 0 0, L_0000020543f29470;  1 drivers
v0000020543cd7b60_0 .net *"_ivl_10", 0 0, L_0000020543f28ad0;  1 drivers
v0000020543cd7c00_0 .net *"_ivl_4", 0 0, L_0000020543f288a0;  1 drivers
v0000020543cd7ca0_0 .net *"_ivl_6", 0 0, L_0000020543f28a60;  1 drivers
v0000020543cd7de0_0 .net *"_ivl_8", 0 0, L_0000020543f28910;  1 drivers
v0000020543cd7e80_0 .net "a", 0 0, L_0000020543ed1260;  1 drivers
v0000020543cd8e20_0 .net "b", 0 0, L_0000020543ed0540;  1 drivers
v0000020543cd7f20_0 .net "s", 0 0, L_0000020543f294e0;  1 drivers
S_0000020543cf84e0 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab0ea0 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543cf4e30 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf84e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f29550 .functor XOR 1, L_0000020543ed14e0, L_0000020543ed16c0, C4<0>, C4<0>;
L_0000020543f295c0 .functor XOR 1, L_0000020543f29550, L_0000020543ed0b80, C4<0>, C4<0>;
L_0000020543f28c90 .functor AND 1, L_0000020543ed14e0, L_0000020543ed16c0, C4<1>, C4<1>;
L_0000020543f28d00 .functor AND 1, L_0000020543ed14e0, L_0000020543ed0b80, C4<1>, C4<1>;
L_0000020543f29630 .functor OR 1, L_0000020543f28c90, L_0000020543f28d00, C4<0>, C4<0>;
L_0000020543f296a0 .functor AND 1, L_0000020543ed16c0, L_0000020543ed0b80, C4<1>, C4<1>;
L_0000020543f29710 .functor OR 1, L_0000020543f29630, L_0000020543f296a0, C4<0>, C4<0>;
v0000020543cd8420_0 .net "Cin", 0 0, L_0000020543ed0b80;  1 drivers
v0000020543cd7fc0_0 .net "Cout", 0 0, L_0000020543f29710;  1 drivers
v0000020543cd8060_0 .net *"_ivl_0", 0 0, L_0000020543f29550;  1 drivers
v0000020543cd8c40_0 .net *"_ivl_10", 0 0, L_0000020543f296a0;  1 drivers
v0000020543cd82e0_0 .net *"_ivl_4", 0 0, L_0000020543f28c90;  1 drivers
v0000020543cd8560_0 .net *"_ivl_6", 0 0, L_0000020543f28d00;  1 drivers
v0000020543cd8740_0 .net *"_ivl_8", 0 0, L_0000020543f29630;  1 drivers
v0000020543cd87e0_0 .net "a", 0 0, L_0000020543ed14e0;  1 drivers
v0000020543cd8880_0 .net "b", 0 0, L_0000020543ed16c0;  1 drivers
v0000020543cd8b00_0 .net "s", 0 0, L_0000020543f295c0;  1 drivers
S_0000020543cf4ca0 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab14a0 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543cf5150 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2af20 .functor XOR 1, L_0000020543ed1580, L_0000020543ed1760, C4<0>, C4<0>;
L_0000020543f2b9a0 .functor XOR 1, L_0000020543f2af20, L_0000020543ed20c0, C4<0>, C4<0>;
L_0000020543f2b850 .functor AND 1, L_0000020543ed1580, L_0000020543ed1760, C4<1>, C4<1>;
L_0000020543f2be70 .functor AND 1, L_0000020543ed1580, L_0000020543ed20c0, C4<1>, C4<1>;
L_0000020543f2bd90 .functor OR 1, L_0000020543f2b850, L_0000020543f2be70, C4<0>, C4<0>;
L_0000020543f2ad60 .functor AND 1, L_0000020543ed1760, L_0000020543ed20c0, C4<1>, C4<1>;
L_0000020543f2a970 .functor OR 1, L_0000020543f2bd90, L_0000020543f2ad60, C4<0>, C4<0>;
v0000020543cd8ec0_0 .net "Cin", 0 0, L_0000020543ed20c0;  1 drivers
v0000020543cd8f60_0 .net "Cout", 0 0, L_0000020543f2a970;  1 drivers
v0000020543cdafe0_0 .net *"_ivl_0", 0 0, L_0000020543f2af20;  1 drivers
v0000020543cdab80_0 .net *"_ivl_10", 0 0, L_0000020543f2ad60;  1 drivers
v0000020543cdbd00_0 .net *"_ivl_4", 0 0, L_0000020543f2b850;  1 drivers
v0000020543cda900_0 .net *"_ivl_6", 0 0, L_0000020543f2be70;  1 drivers
v0000020543cda9a0_0 .net *"_ivl_8", 0 0, L_0000020543f2bd90;  1 drivers
v0000020543cda040_0 .net "a", 0 0, L_0000020543ed1580;  1 drivers
v0000020543cd9be0_0 .net "b", 0 0, L_0000020543ed1760;  1 drivers
v0000020543cda5e0_0 .net "s", 0 0, L_0000020543f2b9a0;  1 drivers
S_0000020543cf52e0 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab0e20 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543cf6730 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf52e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2bb60 .functor XOR 1, L_0000020543ed0cc0, L_0000020543ed23e0, C4<0>, C4<0>;
L_0000020543f2a740 .functor XOR 1, L_0000020543f2bb60, L_0000020543ed1940, C4<0>, C4<0>;
L_0000020543f2b770 .functor AND 1, L_0000020543ed0cc0, L_0000020543ed23e0, C4<1>, C4<1>;
L_0000020543f2b000 .functor AND 1, L_0000020543ed0cc0, L_0000020543ed1940, C4<1>, C4<1>;
L_0000020543f2ae40 .functor OR 1, L_0000020543f2b770, L_0000020543f2b000, C4<0>, C4<0>;
L_0000020543f2a2e0 .functor AND 1, L_0000020543ed23e0, L_0000020543ed1940, C4<1>, C4<1>;
L_0000020543f2b1c0 .functor OR 1, L_0000020543f2ae40, L_0000020543f2a2e0, C4<0>, C4<0>;
v0000020543cdb580_0 .net "Cin", 0 0, L_0000020543ed1940;  1 drivers
v0000020543cdba80_0 .net "Cout", 0 0, L_0000020543f2b1c0;  1 drivers
v0000020543cdb120_0 .net *"_ivl_0", 0 0, L_0000020543f2bb60;  1 drivers
v0000020543cda540_0 .net *"_ivl_10", 0 0, L_0000020543f2a2e0;  1 drivers
v0000020543cda400_0 .net *"_ivl_4", 0 0, L_0000020543f2b770;  1 drivers
v0000020543cd9d20_0 .net *"_ivl_6", 0 0, L_0000020543f2b000;  1 drivers
v0000020543cdb3a0_0 .net *"_ivl_8", 0 0, L_0000020543f2ae40;  1 drivers
v0000020543cd9a00_0 .net "a", 0 0, L_0000020543ed0cc0;  1 drivers
v0000020543cdc020_0 .net "b", 0 0, L_0000020543ed23e0;  1 drivers
v0000020543cd9dc0_0 .net "s", 0 0, L_0000020543f2a740;  1 drivers
S_0000020543cf5dd0 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab0ba0 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543cf79f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf5dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2a820 .functor XOR 1, L_0000020543ed28e0, L_0000020543ed0ea0, C4<0>, C4<0>;
L_0000020543f2acf0 .functor XOR 1, L_0000020543f2a820, L_0000020543ed18a0, C4<0>, C4<0>;
L_0000020543f2b230 .functor AND 1, L_0000020543ed28e0, L_0000020543ed0ea0, C4<1>, C4<1>;
L_0000020543f2bcb0 .functor AND 1, L_0000020543ed28e0, L_0000020543ed18a0, C4<1>, C4<1>;
L_0000020543f2b8c0 .functor OR 1, L_0000020543f2b230, L_0000020543f2bcb0, C4<0>, C4<0>;
L_0000020543f2ba10 .functor AND 1, L_0000020543ed0ea0, L_0000020543ed18a0, C4<1>, C4<1>;
L_0000020543f2aa50 .functor OR 1, L_0000020543f2b8c0, L_0000020543f2ba10, C4<0>, C4<0>;
v0000020543cdb440_0 .net "Cin", 0 0, L_0000020543ed18a0;  1 drivers
v0000020543cdacc0_0 .net "Cout", 0 0, L_0000020543f2aa50;  1 drivers
v0000020543cdb300_0 .net *"_ivl_0", 0 0, L_0000020543f2a820;  1 drivers
v0000020543cdb4e0_0 .net *"_ivl_10", 0 0, L_0000020543f2ba10;  1 drivers
v0000020543cdb620_0 .net *"_ivl_4", 0 0, L_0000020543f2b230;  1 drivers
v0000020543cdbb20_0 .net *"_ivl_6", 0 0, L_0000020543f2bcb0;  1 drivers
v0000020543cdb1c0_0 .net *"_ivl_8", 0 0, L_0000020543f2b8c0;  1 drivers
v0000020543cda220_0 .net "a", 0 0, L_0000020543ed28e0;  1 drivers
v0000020543cdbda0_0 .net "b", 0 0, L_0000020543ed0ea0;  1 drivers
v0000020543cd9e60_0 .net "s", 0 0, L_0000020543f2acf0;  1 drivers
S_0000020543cf5ab0 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab14e0 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543cf5f60 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2aac0 .functor XOR 1, L_0000020543ed1d00, L_0000020543ed0680, C4<0>, C4<0>;
L_0000020543f2b460 .functor XOR 1, L_0000020543f2aac0, L_0000020543ed05e0, C4<0>, C4<0>;
L_0000020543f2b700 .functor AND 1, L_0000020543ed1d00, L_0000020543ed0680, C4<1>, C4<1>;
L_0000020543f2ab30 .functor AND 1, L_0000020543ed1d00, L_0000020543ed05e0, C4<1>, C4<1>;
L_0000020543f2aba0 .functor OR 1, L_0000020543f2b700, L_0000020543f2ab30, C4<0>, C4<0>;
L_0000020543f2af90 .functor AND 1, L_0000020543ed0680, L_0000020543ed05e0, C4<1>, C4<1>;
L_0000020543f2b690 .functor OR 1, L_0000020543f2aba0, L_0000020543f2af90, C4<0>, C4<0>;
v0000020543cdb800_0 .net "Cin", 0 0, L_0000020543ed05e0;  1 drivers
v0000020543cdb9e0_0 .net "Cout", 0 0, L_0000020543f2b690;  1 drivers
v0000020543cdbe40_0 .net *"_ivl_0", 0 0, L_0000020543f2aac0;  1 drivers
v0000020543cdc0c0_0 .net *"_ivl_10", 0 0, L_0000020543f2af90;  1 drivers
v0000020543cd9f00_0 .net *"_ivl_4", 0 0, L_0000020543f2b700;  1 drivers
v0000020543cdbbc0_0 .net *"_ivl_6", 0 0, L_0000020543f2ab30;  1 drivers
v0000020543cd9b40_0 .net *"_ivl_8", 0 0, L_0000020543f2aba0;  1 drivers
v0000020543cd9960_0 .net "a", 0 0, L_0000020543ed1d00;  1 drivers
v0000020543cda2c0_0 .net "b", 0 0, L_0000020543ed0680;  1 drivers
v0000020543cda680_0 .net "s", 0 0, L_0000020543f2b460;  1 drivers
S_0000020543cf8670 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab09e0 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543cf5470 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf8670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2add0 .functor XOR 1, L_0000020543ed19e0, L_0000020543ed09a0, C4<0>, C4<0>;
L_0000020543f2a3c0 .functor XOR 1, L_0000020543f2add0, L_0000020543ed0720, C4<0>, C4<0>;
L_0000020543f2b930 .functor AND 1, L_0000020543ed19e0, L_0000020543ed09a0, C4<1>, C4<1>;
L_0000020543f2b7e0 .functor AND 1, L_0000020543ed19e0, L_0000020543ed0720, C4<1>, C4<1>;
L_0000020543f2b150 .functor OR 1, L_0000020543f2b930, L_0000020543f2b7e0, C4<0>, C4<0>;
L_0000020543f2aeb0 .functor AND 1, L_0000020543ed09a0, L_0000020543ed0720, C4<1>, C4<1>;
L_0000020543f2ac80 .functor OR 1, L_0000020543f2b150, L_0000020543f2aeb0, C4<0>, C4<0>;
v0000020543cd9fa0_0 .net "Cin", 0 0, L_0000020543ed0720;  1 drivers
v0000020543cdb260_0 .net "Cout", 0 0, L_0000020543f2ac80;  1 drivers
v0000020543cda0e0_0 .net *"_ivl_0", 0 0, L_0000020543f2add0;  1 drivers
v0000020543cdbc60_0 .net *"_ivl_10", 0 0, L_0000020543f2aeb0;  1 drivers
v0000020543cdb6c0_0 .net *"_ivl_4", 0 0, L_0000020543f2b930;  1 drivers
v0000020543cdaea0_0 .net *"_ivl_6", 0 0, L_0000020543f2b7e0;  1 drivers
v0000020543cdad60_0 .net *"_ivl_8", 0 0, L_0000020543f2b150;  1 drivers
v0000020543cd9aa0_0 .net "a", 0 0, L_0000020543ed19e0;  1 drivers
v0000020543cda720_0 .net "b", 0 0, L_0000020543ed09a0;  1 drivers
v0000020543cda180_0 .net "s", 0 0, L_0000020543f2a3c0;  1 drivers
S_0000020543cf68c0 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab0fe0 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543cf92f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf68c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2be00 .functor XOR 1, L_0000020543ed0fe0, L_0000020543ed0a40, C4<0>, C4<0>;
L_0000020543f2a350 .functor XOR 1, L_0000020543f2be00, L_0000020543ed0f40, C4<0>, C4<0>;
L_0000020543f2b540 .functor AND 1, L_0000020543ed0fe0, L_0000020543ed0a40, C4<1>, C4<1>;
L_0000020543f2a6d0 .functor AND 1, L_0000020543ed0fe0, L_0000020543ed0f40, C4<1>, C4<1>;
L_0000020543f2a9e0 .functor OR 1, L_0000020543f2b540, L_0000020543f2a6d0, C4<0>, C4<0>;
L_0000020543f2ac10 .functor AND 1, L_0000020543ed0a40, L_0000020543ed0f40, C4<1>, C4<1>;
L_0000020543f2b070 .functor OR 1, L_0000020543f2a9e0, L_0000020543f2ac10, C4<0>, C4<0>;
v0000020543cd9c80_0 .net "Cin", 0 0, L_0000020543ed0f40;  1 drivers
v0000020543cda360_0 .net "Cout", 0 0, L_0000020543f2b070;  1 drivers
v0000020543cdb8a0_0 .net *"_ivl_0", 0 0, L_0000020543f2be00;  1 drivers
v0000020543cdaf40_0 .net *"_ivl_10", 0 0, L_0000020543f2ac10;  1 drivers
v0000020543cdb760_0 .net *"_ivl_4", 0 0, L_0000020543f2b540;  1 drivers
v0000020543cda4a0_0 .net *"_ivl_6", 0 0, L_0000020543f2a6d0;  1 drivers
v0000020543cdb080_0 .net *"_ivl_8", 0 0, L_0000020543f2a9e0;  1 drivers
v0000020543cda7c0_0 .net "a", 0 0, L_0000020543ed0fe0;  1 drivers
v0000020543cda860_0 .net "b", 0 0, L_0000020543ed0a40;  1 drivers
v0000020543cdb940_0 .net "s", 0 0, L_0000020543f2a350;  1 drivers
S_0000020543cf6be0 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab1660 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543cf7ea0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf6be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2b2a0 .functor XOR 1, L_0000020543ed13a0, L_0000020543ed1ee0, C4<0>, C4<0>;
L_0000020543f2b0e0 .functor XOR 1, L_0000020543f2b2a0, L_0000020543ed2ca0, C4<0>, C4<0>;
L_0000020543f2b310 .functor AND 1, L_0000020543ed13a0, L_0000020543ed1ee0, C4<1>, C4<1>;
L_0000020543f2a510 .functor AND 1, L_0000020543ed13a0, L_0000020543ed2ca0, C4<1>, C4<1>;
L_0000020543f2b380 .functor OR 1, L_0000020543f2b310, L_0000020543f2a510, C4<0>, C4<0>;
L_0000020543f2b3f0 .functor AND 1, L_0000020543ed1ee0, L_0000020543ed2ca0, C4<1>, C4<1>;
L_0000020543f2b4d0 .functor OR 1, L_0000020543f2b380, L_0000020543f2b3f0, C4<0>, C4<0>;
v0000020543cdbee0_0 .net "Cin", 0 0, L_0000020543ed2ca0;  1 drivers
v0000020543cdbf80_0 .net "Cout", 0 0, L_0000020543f2b4d0;  1 drivers
v0000020543cdaa40_0 .net *"_ivl_0", 0 0, L_0000020543f2b2a0;  1 drivers
v0000020543cdaae0_0 .net *"_ivl_10", 0 0, L_0000020543f2b3f0;  1 drivers
v0000020543cdae00_0 .net *"_ivl_4", 0 0, L_0000020543f2b310;  1 drivers
v0000020543cdac20_0 .net *"_ivl_6", 0 0, L_0000020543f2a510;  1 drivers
v0000020543cdd7e0_0 .net *"_ivl_8", 0 0, L_0000020543f2b380;  1 drivers
v0000020543cde500_0 .net "a", 0 0, L_0000020543ed13a0;  1 drivers
v0000020543cdcac0_0 .net "b", 0 0, L_0000020543ed1ee0;  1 drivers
v0000020543cdc480_0 .net "s", 0 0, L_0000020543f2b0e0;  1 drivers
S_0000020543cf5600 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab0b20 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543cf8800 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf5600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2a7b0 .functor XOR 1, L_0000020543ed2980, L_0000020543ed25c0, C4<0>, C4<0>;
L_0000020543f2a890 .functor XOR 1, L_0000020543f2a7b0, L_0000020543ed1b20, C4<0>, C4<0>;
L_0000020543f2ba80 .functor AND 1, L_0000020543ed2980, L_0000020543ed25c0, C4<1>, C4<1>;
L_0000020543f2bbd0 .functor AND 1, L_0000020543ed2980, L_0000020543ed1b20, C4<1>, C4<1>;
L_0000020543f2a4a0 .functor OR 1, L_0000020543f2ba80, L_0000020543f2bbd0, C4<0>, C4<0>;
L_0000020543f2b5b0 .functor AND 1, L_0000020543ed25c0, L_0000020543ed1b20, C4<1>, C4<1>;
L_0000020543f2b620 .functor OR 1, L_0000020543f2a4a0, L_0000020543f2b5b0, C4<0>, C4<0>;
v0000020543cdcde0_0 .net "Cin", 0 0, L_0000020543ed1b20;  1 drivers
v0000020543cde000_0 .net "Cout", 0 0, L_0000020543f2b620;  1 drivers
v0000020543cdd380_0 .net *"_ivl_0", 0 0, L_0000020543f2a7b0;  1 drivers
v0000020543cddd80_0 .net *"_ivl_10", 0 0, L_0000020543f2b5b0;  1 drivers
v0000020543cdcca0_0 .net *"_ivl_4", 0 0, L_0000020543f2ba80;  1 drivers
v0000020543cde280_0 .net *"_ivl_6", 0 0, L_0000020543f2bbd0;  1 drivers
v0000020543cdd920_0 .net *"_ivl_8", 0 0, L_0000020543f2a4a0;  1 drivers
v0000020543cdcb60_0 .net "a", 0 0, L_0000020543ed2980;  1 drivers
v0000020543cdd6a0_0 .net "b", 0 0, L_0000020543ed25c0;  1 drivers
v0000020543cdcd40_0 .net "s", 0 0, L_0000020543f2a890;  1 drivers
S_0000020543cf8990 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab0a60 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543cf7b80 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf8990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2baf0 .functor XOR 1, L_0000020543ed11c0, L_0000020543ed2660, C4<0>, C4<0>;
L_0000020543f2bc40 .functor XOR 1, L_0000020543f2baf0, L_0000020543ed1a80, C4<0>, C4<0>;
L_0000020543f2bd20 .functor AND 1, L_0000020543ed11c0, L_0000020543ed2660, C4<1>, C4<1>;
L_0000020543f2a430 .functor AND 1, L_0000020543ed11c0, L_0000020543ed1a80, C4<1>, C4<1>;
L_0000020543f2a580 .functor OR 1, L_0000020543f2bd20, L_0000020543f2a430, C4<0>, C4<0>;
L_0000020543f2a5f0 .functor AND 1, L_0000020543ed2660, L_0000020543ed1a80, C4<1>, C4<1>;
L_0000020543f2a660 .functor OR 1, L_0000020543f2a580, L_0000020543f2a5f0, C4<0>, C4<0>;
v0000020543cdc7a0_0 .net "Cin", 0 0, L_0000020543ed1a80;  1 drivers
v0000020543cdc700_0 .net "Cout", 0 0, L_0000020543f2a660;  1 drivers
v0000020543cdd060_0 .net *"_ivl_0", 0 0, L_0000020543f2baf0;  1 drivers
v0000020543cdc2a0_0 .net *"_ivl_10", 0 0, L_0000020543f2a5f0;  1 drivers
v0000020543cde0a0_0 .net *"_ivl_4", 0 0, L_0000020543f2bd20;  1 drivers
v0000020543cdd4c0_0 .net *"_ivl_6", 0 0, L_0000020543f2a430;  1 drivers
v0000020543cddb00_0 .net *"_ivl_8", 0 0, L_0000020543f2a580;  1 drivers
v0000020543cde820_0 .net "a", 0 0, L_0000020543ed11c0;  1 drivers
v0000020543cdce80_0 .net "b", 0 0, L_0000020543ed2660;  1 drivers
v0000020543cdc980_0 .net "s", 0 0, L_0000020543f2bc40;  1 drivers
S_0000020543cf8e40 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab18a0 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543cf5c40 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf8e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2a900 .functor XOR 1, L_0000020543ed2020, L_0000020543ed07c0, C4<0>, C4<0>;
L_0000020543f2d140 .functor XOR 1, L_0000020543f2a900, L_0000020543ed1bc0, C4<0>, C4<0>;
L_0000020543f2c260 .functor AND 1, L_0000020543ed2020, L_0000020543ed07c0, C4<1>, C4<1>;
L_0000020543f2cb20 .functor AND 1, L_0000020543ed2020, L_0000020543ed1bc0, C4<1>, C4<1>;
L_0000020543f2d0d0 .functor OR 1, L_0000020543f2c260, L_0000020543f2cb20, C4<0>, C4<0>;
L_0000020543f2bfc0 .functor AND 1, L_0000020543ed07c0, L_0000020543ed1bc0, C4<1>, C4<1>;
L_0000020543f2d1b0 .functor OR 1, L_0000020543f2d0d0, L_0000020543f2bfc0, C4<0>, C4<0>;
v0000020543cdd100_0 .net "Cin", 0 0, L_0000020543ed1bc0;  1 drivers
v0000020543cdde20_0 .net "Cout", 0 0, L_0000020543f2d1b0;  1 drivers
v0000020543cde5a0_0 .net *"_ivl_0", 0 0, L_0000020543f2a900;  1 drivers
v0000020543cdd560_0 .net *"_ivl_10", 0 0, L_0000020543f2bfc0;  1 drivers
v0000020543cdcc00_0 .net *"_ivl_4", 0 0, L_0000020543f2c260;  1 drivers
v0000020543cde1e0_0 .net *"_ivl_6", 0 0, L_0000020543f2cb20;  1 drivers
v0000020543cde640_0 .net *"_ivl_8", 0 0, L_0000020543f2d0d0;  1 drivers
v0000020543cdc5c0_0 .net "a", 0 0, L_0000020543ed2020;  1 drivers
v0000020543cdc840_0 .net "b", 0 0, L_0000020543ed07c0;  1 drivers
v0000020543cdc8e0_0 .net "s", 0 0, L_0000020543f2d140;  1 drivers
S_0000020543cf65a0 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab0da0 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543cf6a50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf65a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2c490 .functor XOR 1, L_0000020543ed2160, L_0000020543ed2200, C4<0>, C4<0>;
L_0000020543f2c030 .functor XOR 1, L_0000020543f2c490, L_0000020543ed0860, C4<0>, C4<0>;
L_0000020543f2d8b0 .functor AND 1, L_0000020543ed2160, L_0000020543ed2200, C4<1>, C4<1>;
L_0000020543f2c810 .functor AND 1, L_0000020543ed2160, L_0000020543ed0860, C4<1>, C4<1>;
L_0000020543f2d290 .functor OR 1, L_0000020543f2d8b0, L_0000020543f2c810, C4<0>, C4<0>;
L_0000020543f2c180 .functor AND 1, L_0000020543ed2200, L_0000020543ed0860, C4<1>, C4<1>;
L_0000020543f2d300 .functor OR 1, L_0000020543f2d290, L_0000020543f2c180, C4<0>, C4<0>;
v0000020543cdc340_0 .net "Cin", 0 0, L_0000020543ed0860;  1 drivers
v0000020543cdca20_0 .net "Cout", 0 0, L_0000020543f2d300;  1 drivers
v0000020543cdd600_0 .net *"_ivl_0", 0 0, L_0000020543f2c490;  1 drivers
v0000020543cde6e0_0 .net *"_ivl_10", 0 0, L_0000020543f2c180;  1 drivers
v0000020543cde320_0 .net *"_ivl_4", 0 0, L_0000020543f2d8b0;  1 drivers
v0000020543cdda60_0 .net *"_ivl_6", 0 0, L_0000020543f2c810;  1 drivers
v0000020543cdc520_0 .net *"_ivl_8", 0 0, L_0000020543f2d290;  1 drivers
v0000020543cde3c0_0 .net "a", 0 0, L_0000020543ed2160;  1 drivers
v0000020543cdd740_0 .net "b", 0 0, L_0000020543ed2200;  1 drivers
v0000020543cdcf20_0 .net "s", 0 0, L_0000020543f2c030;  1 drivers
S_0000020543cf6d70 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543cf3080;
 .timescale 0 0;
P_0000020543ab0ca0 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543d22110 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543cf6d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2d060 .functor XOR 1, L_0000020543ed0ae0, L_0000020543ed0d60, C4<0>, C4<0>;
L_0000020543f2c570 .functor XOR 1, L_0000020543f2d060, L_0000020543ed1c60, C4<0>, C4<0>;
L_0000020543f2c7a0 .functor AND 1, L_0000020543ed0ae0, L_0000020543ed0d60, C4<1>, C4<1>;
L_0000020543f2d370 .functor AND 1, L_0000020543ed0ae0, L_0000020543ed1c60, C4<1>, C4<1>;
L_0000020543f2d220 .functor OR 1, L_0000020543f2c7a0, L_0000020543f2d370, C4<0>, C4<0>;
L_0000020543f2d990 .functor AND 1, L_0000020543ed0d60, L_0000020543ed1c60, C4<1>, C4<1>;
L_0000020543f2d760 .functor OR 1, L_0000020543f2d220, L_0000020543f2d990, C4<0>, C4<0>;
v0000020543cdc3e0_0 .net "Cin", 0 0, L_0000020543ed1c60;  1 drivers
v0000020543cde140_0 .net "Cout", 0 0, L_0000020543f2d760;  1 drivers
v0000020543cdcfc0_0 .net *"_ivl_0", 0 0, L_0000020543f2d060;  1 drivers
v0000020543cddec0_0 .net *"_ivl_10", 0 0, L_0000020543f2d990;  1 drivers
v0000020543cde460_0 .net *"_ivl_4", 0 0, L_0000020543f2c7a0;  1 drivers
v0000020543cdd880_0 .net *"_ivl_6", 0 0, L_0000020543f2d370;  1 drivers
v0000020543cdd1a0_0 .net *"_ivl_8", 0 0, L_0000020543f2d220;  1 drivers
v0000020543cdd240_0 .net "a", 0 0, L_0000020543ed0ae0;  1 drivers
v0000020543cdc660_0 .net "b", 0 0, L_0000020543ed0d60;  1 drivers
v0000020543cddba0_0 .net "s", 0 0, L_0000020543f2c570;  1 drivers
S_0000020543d20810 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543d022b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543ab0ce0 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543cdc160_0 .net *"_ivl_0", 15 0, L_0000020543ece1a0;  1 drivers
L_0000020543df41c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543cddf60_0 .net *"_ivl_3", 7 0, L_0000020543df41c0;  1 drivers
v0000020543cde780_0 .net *"_ivl_4", 15 0, L_0000020543eceb00;  1 drivers
L_0000020543df4208 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543cde8c0_0 .net *"_ivl_7", 7 0, L_0000020543df4208;  1 drivers
v0000020543ce04e0_0 .net "a", 7 0, L_0000020543ecfaa0;  alias, 1 drivers
v0000020543cdf180_0 .net "b", 7 0, v0000020543ce0940_0;  alias, 1 drivers
v0000020543cded20_0 .net "y", 15 0, L_0000020543ed0180;  alias, 1 drivers
L_0000020543ece1a0 .concat [ 8 8 0 0], L_0000020543ecfaa0, L_0000020543df41c0;
L_0000020543eceb00 .concat [ 8 8 0 0], v0000020543ce0940_0, L_0000020543df4208;
L_0000020543ed0180 .arith/mult 16, L_0000020543ece1a0, L_0000020543eceb00;
S_0000020543d204f0 .scope generate, "genblk4[3]" "genblk4[3]" 5 55, 5 55 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543ab15a0 .param/l "ro_idx" 0 5 55, +C4<011>;
S_0000020543d209a0 .scope generate, "genblk1[0]" "genblk1[0]" 5 56, 5 56 0, S_0000020543d204f0;
 .timescale 0 0;
P_0000020543ab1420 .param/l "co_idx" 0 5 56, +C4<00>;
S_0000020543d20fe0 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543d209a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543ab0fa0 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df42e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543ceb520_0 .net/2u *"_ivl_0", 1 0, L_0000020543df42e0;  1 drivers
L_0000020543df43b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543cecba0_0 .net/2u *"_ivl_10", 15 0, L_0000020543df43b8;  1 drivers
v0000020543ced280_0 .net *"_ivl_2", 0 0, L_0000020543ed22a0;  1 drivers
v0000020543ceb700_0 .net "a_in", 7 0, L_0000020543f82070;  alias, 1 drivers
v0000020543cecf60_0 .net "a_out", 7 0, o0000020543c6fcd8;  alias, 0 drivers
v0000020543ceb7a0_0 .var "a_out_reg", 7 0;
v0000020543ceb8e0_0 .net "a_val", 7 0, v0000020543ceb7a0_0;  1 drivers
v0000020543cec060_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543cec100_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543ceb340_0 .net "d_in", 31 0, L_0000020543f82e70;  alias, 1 drivers
v0000020543ced320_0 .net "d_out", 31 0, L_0000020543ed2480;  alias, 1 drivers
v0000020543cec880_0 .net "ext_y_val", 31 0, L_0000020543ed1300;  1 drivers
v0000020543ceb5c0_0 .net "ps_out_cout", 0 0, L_0000020543ed55e0;  1 drivers
v0000020543ceb160_0 .net "ps_out_val", 31 0, L_0000020543ed5f40;  1 drivers
v0000020543ced3c0_0 .var "psum_stored", 31 0;
v0000020543ced640_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543ceba20_0 .net "w_val", 7 0, L_0000020543ed2520;  1 drivers
v0000020543cebfc0_0 .var "weight_stored", 31 0;
v0000020543cec1a0_0 .net "y_val", 15 0, L_0000020543ed1120;  1 drivers
L_0000020543ed22a0 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df42e0;
L_0000020543ed2480 .functor MUXZ 32, v0000020543ced3c0_0, v0000020543cebfc0_0, L_0000020543ed22a0, C4<>;
L_0000020543ed2520 .part v0000020543cebfc0_0, 0, 8;
L_0000020543ed1300 .concat [ 16 16 0 0], L_0000020543ed1120, L_0000020543df43b8;
S_0000020543d228e0 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543d20fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543ab1520 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df4400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543ceb3e0_0 .net/2u *"_ivl_228", 0 0, L_0000020543df4400;  1 drivers
v0000020543ced5a0_0 .net "a", 31 0, L_0000020543ed1300;  alias, 1 drivers
v0000020543cecc40_0 .net "b", 31 0, L_0000020543f82e70;  alias, 1 drivers
v0000020543cebde0_0 .net "carry", 32 0, L_0000020543ed66c0;  1 drivers
v0000020543ced0a0_0 .net "cout", 0 0, L_0000020543ed55e0;  alias, 1 drivers
v0000020543cec380_0 .net "y", 31 0, L_0000020543ed5f40;  alias, 1 drivers
L_0000020543ed27a0 .part L_0000020543ed1300, 0, 1;
L_0000020543ed1440 .part L_0000020543f82e70, 0, 1;
L_0000020543ed2ac0 .part L_0000020543ed66c0, 0, 1;
L_0000020543ed4780 .part L_0000020543ed1300, 1, 1;
L_0000020543ed2de0 .part L_0000020543f82e70, 1, 1;
L_0000020543ed5220 .part L_0000020543ed66c0, 1, 1;
L_0000020543ed41e0 .part L_0000020543ed1300, 2, 1;
L_0000020543ed3740 .part L_0000020543f82e70, 2, 1;
L_0000020543ed4280 .part L_0000020543ed66c0, 2, 1;
L_0000020543ed4d20 .part L_0000020543ed1300, 3, 1;
L_0000020543ed3380 .part L_0000020543f82e70, 3, 1;
L_0000020543ed32e0 .part L_0000020543ed66c0, 3, 1;
L_0000020543ed50e0 .part L_0000020543ed1300, 4, 1;
L_0000020543ed3e20 .part L_0000020543f82e70, 4, 1;
L_0000020543ed48c0 .part L_0000020543ed66c0, 4, 1;
L_0000020543ed3ec0 .part L_0000020543ed1300, 5, 1;
L_0000020543ed5040 .part L_0000020543f82e70, 5, 1;
L_0000020543ed5360 .part L_0000020543ed66c0, 5, 1;
L_0000020543ed54a0 .part L_0000020543ed1300, 6, 1;
L_0000020543ed4500 .part L_0000020543f82e70, 6, 1;
L_0000020543ed3920 .part L_0000020543ed66c0, 6, 1;
L_0000020543ed39c0 .part L_0000020543ed1300, 7, 1;
L_0000020543ed4e60 .part L_0000020543f82e70, 7, 1;
L_0000020543ed4aa0 .part L_0000020543ed66c0, 7, 1;
L_0000020543ed4820 .part L_0000020543ed1300, 8, 1;
L_0000020543ed43c0 .part L_0000020543f82e70, 8, 1;
L_0000020543ed5180 .part L_0000020543ed66c0, 8, 1;
L_0000020543ed45a0 .part L_0000020543ed1300, 9, 1;
L_0000020543ed4a00 .part L_0000020543f82e70, 9, 1;
L_0000020543ed4b40 .part L_0000020543ed66c0, 9, 1;
L_0000020543ed46e0 .part L_0000020543ed1300, 10, 1;
L_0000020543ed52c0 .part L_0000020543f82e70, 10, 1;
L_0000020543ed3b00 .part L_0000020543ed66c0, 10, 1;
L_0000020543ed3c40 .part L_0000020543ed1300, 11, 1;
L_0000020543ed3a60 .part L_0000020543f82e70, 11, 1;
L_0000020543ed3420 .part L_0000020543ed66c0, 11, 1;
L_0000020543ed2d40 .part L_0000020543ed1300, 12, 1;
L_0000020543ed4be0 .part L_0000020543f82e70, 12, 1;
L_0000020543ed3ce0 .part L_0000020543ed66c0, 12, 1;
L_0000020543ed3600 .part L_0000020543ed1300, 13, 1;
L_0000020543ed3f60 .part L_0000020543f82e70, 13, 1;
L_0000020543ed4fa0 .part L_0000020543ed66c0, 13, 1;
L_0000020543ed4640 .part L_0000020543ed1300, 14, 1;
L_0000020543ed40a0 .part L_0000020543f82e70, 14, 1;
L_0000020543ed37e0 .part L_0000020543ed66c0, 14, 1;
L_0000020543ed4000 .part L_0000020543ed1300, 15, 1;
L_0000020543ed4c80 .part L_0000020543f82e70, 15, 1;
L_0000020543ed3d80 .part L_0000020543ed66c0, 15, 1;
L_0000020543ed4140 .part L_0000020543ed1300, 16, 1;
L_0000020543ed4320 .part L_0000020543f82e70, 16, 1;
L_0000020543ed34c0 .part L_0000020543ed66c0, 16, 1;
L_0000020543ed4460 .part L_0000020543ed1300, 17, 1;
L_0000020543ed4960 .part L_0000020543f82e70, 17, 1;
L_0000020543ed4dc0 .part L_0000020543ed66c0, 17, 1;
L_0000020543ed3100 .part L_0000020543ed1300, 18, 1;
L_0000020543ed2e80 .part L_0000020543f82e70, 18, 1;
L_0000020543ed5400 .part L_0000020543ed66c0, 18, 1;
L_0000020543ed3ba0 .part L_0000020543ed1300, 19, 1;
L_0000020543ed4f00 .part L_0000020543f82e70, 19, 1;
L_0000020543ed2f20 .part L_0000020543ed66c0, 19, 1;
L_0000020543ed2fc0 .part L_0000020543ed1300, 20, 1;
L_0000020543ed3060 .part L_0000020543f82e70, 20, 1;
L_0000020543ed31a0 .part L_0000020543ed66c0, 20, 1;
L_0000020543ed3560 .part L_0000020543ed1300, 21, 1;
L_0000020543ed3240 .part L_0000020543f82e70, 21, 1;
L_0000020543ed36a0 .part L_0000020543ed66c0, 21, 1;
L_0000020543ed3880 .part L_0000020543ed1300, 22, 1;
L_0000020543ed7200 .part L_0000020543f82e70, 22, 1;
L_0000020543ed6260 .part L_0000020543ed66c0, 22, 1;
L_0000020543ed7660 .part L_0000020543ed1300, 23, 1;
L_0000020543ed7520 .part L_0000020543f82e70, 23, 1;
L_0000020543ed5ae0 .part L_0000020543ed66c0, 23, 1;
L_0000020543ed6d00 .part L_0000020543ed1300, 24, 1;
L_0000020543ed72a0 .part L_0000020543f82e70, 24, 1;
L_0000020543ed7340 .part L_0000020543ed66c0, 24, 1;
L_0000020543ed6ee0 .part L_0000020543ed1300, 25, 1;
L_0000020543ed7980 .part L_0000020543f82e70, 25, 1;
L_0000020543ed6300 .part L_0000020543ed66c0, 25, 1;
L_0000020543ed6440 .part L_0000020543ed1300, 26, 1;
L_0000020543ed6120 .part L_0000020543f82e70, 26, 1;
L_0000020543ed5c20 .part L_0000020543ed66c0, 26, 1;
L_0000020543ed64e0 .part L_0000020543ed1300, 27, 1;
L_0000020543ed57c0 .part L_0000020543f82e70, 27, 1;
L_0000020543ed6b20 .part L_0000020543ed66c0, 27, 1;
L_0000020543ed5900 .part L_0000020543ed1300, 28, 1;
L_0000020543ed6800 .part L_0000020543f82e70, 28, 1;
L_0000020543ed6f80 .part L_0000020543ed66c0, 28, 1;
L_0000020543ed7700 .part L_0000020543ed1300, 29, 1;
L_0000020543ed7c00 .part L_0000020543f82e70, 29, 1;
L_0000020543ed59a0 .part L_0000020543ed66c0, 29, 1;
L_0000020543ed5fe0 .part L_0000020543ed1300, 30, 1;
L_0000020543ed73e0 .part L_0000020543f82e70, 30, 1;
L_0000020543ed6940 .part L_0000020543ed66c0, 30, 1;
L_0000020543ed5ea0 .part L_0000020543ed1300, 31, 1;
L_0000020543ed6580 .part L_0000020543f82e70, 31, 1;
L_0000020543ed6620 .part L_0000020543ed66c0, 31, 1;
LS_0000020543ed5f40_0_0 .concat8 [ 1 1 1 1], L_0000020543f2d3e0, L_0000020543f2c110, L_0000020543f2d6f0, L_0000020543f2c730;
LS_0000020543ed5f40_0_4 .concat8 [ 1 1 1 1], L_0000020543f2d920, L_0000020543f2cab0, L_0000020543f2ddf0, L_0000020543f2eaa0;
LS_0000020543ed5f40_0_8 .concat8 [ 1 1 1 1], L_0000020543f2ebf0, L_0000020543f2e800, L_0000020543f2dfb0, L_0000020543f2f670;
LS_0000020543ed5f40_0_12 .concat8 [ 1 1 1 1], L_0000020543f2e100, L_0000020543f2dc30, L_0000020543f2e410, L_0000020543f2f600;
LS_0000020543ed5f40_0_16 .concat8 [ 1 1 1 1], L_0000020543f30080, L_0000020543f30da0, L_0000020543f2fbb0, L_0000020543f31040;
LS_0000020543ed5f40_0_20 .concat8 [ 1 1 1 1], L_0000020543f2fc20, L_0000020543f2f7c0, L_0000020543f2fde0, L_0000020543f30630;
LS_0000020543ed5f40_0_24 .concat8 [ 1 1 1 1], L_0000020543f306a0, L_0000020543f31430, L_0000020543f312e0, L_0000020543f11f40;
LS_0000020543ed5f40_0_28 .concat8 [ 1 1 1 1], L_0000020543f12b80, L_0000020543f12db0, L_0000020543f12790, L_0000020543f13440;
LS_0000020543ed5f40_1_0 .concat8 [ 4 4 4 4], LS_0000020543ed5f40_0_0, LS_0000020543ed5f40_0_4, LS_0000020543ed5f40_0_8, LS_0000020543ed5f40_0_12;
LS_0000020543ed5f40_1_4 .concat8 [ 4 4 4 4], LS_0000020543ed5f40_0_16, LS_0000020543ed5f40_0_20, LS_0000020543ed5f40_0_24, LS_0000020543ed5f40_0_28;
L_0000020543ed5f40 .concat8 [ 16 16 0 0], LS_0000020543ed5f40_1_0, LS_0000020543ed5f40_1_4;
LS_0000020543ed66c0_0_0 .concat8 [ 1 1 1 1], L_0000020543df4400, L_0000020543f2d4c0, L_0000020543f2d5a0, L_0000020543f2c3b0;
LS_0000020543ed66c0_0_4 .concat8 [ 1 1 1 1], L_0000020543f2da00, L_0000020543f2cc70, L_0000020543f2cea0, L_0000020543f2e6b0;
LS_0000020543ed66c0_0_8 .concat8 [ 1 1 1 1], L_0000020543f2e1e0, L_0000020543f2e170, L_0000020543f2ee20, L_0000020543f2e090;
LS_0000020543ed66c0_0_12 .concat8 [ 1 1 1 1], L_0000020543f2edb0, L_0000020543f2e330, L_0000020543f2ee90, L_0000020543f2f2f0;
LS_0000020543ed66c0_0_16 .concat8 [ 1 1 1 1], L_0000020543f30b70, L_0000020543f30f60, L_0000020543f2fd70, L_0000020543f30e80;
LS_0000020543ed66c0_0_20 .concat8 [ 1 1 1 1], L_0000020543f30400, L_0000020543f2f750, L_0000020543f307f0, L_0000020543f2fa60;
LS_0000020543ed66c0_0_24 .concat8 [ 1 1 1 1], L_0000020543f300f0, L_0000020543f317b0, L_0000020543f314a0, L_0000020543f12c60;
LS_0000020543ed66c0_0_28 .concat8 [ 1 1 1 1], L_0000020543f131a0, L_0000020543f12aa0, L_0000020543f11ca0, L_0000020543f13590;
LS_0000020543ed66c0_0_32 .concat8 [ 1 0 0 0], L_0000020543f12d40;
LS_0000020543ed66c0_1_0 .concat8 [ 4 4 4 4], LS_0000020543ed66c0_0_0, LS_0000020543ed66c0_0_4, LS_0000020543ed66c0_0_8, LS_0000020543ed66c0_0_12;
LS_0000020543ed66c0_1_4 .concat8 [ 4 4 4 4], LS_0000020543ed66c0_0_16, LS_0000020543ed66c0_0_20, LS_0000020543ed66c0_0_24, LS_0000020543ed66c0_0_28;
LS_0000020543ed66c0_1_8 .concat8 [ 1 0 0 0], LS_0000020543ed66c0_0_32;
L_0000020543ed66c0 .concat8 [ 16 16 1 0], LS_0000020543ed66c0_1_0, LS_0000020543ed66c0_1_4, LS_0000020543ed66c0_1_8;
L_0000020543ed55e0 .part L_0000020543ed66c0, 32, 1;
S_0000020543d22750 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab1720 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543d233d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d22750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2c420 .functor XOR 1, L_0000020543ed27a0, L_0000020543ed1440, C4<0>, C4<0>;
L_0000020543f2d3e0 .functor XOR 1, L_0000020543f2c420, L_0000020543ed2ac0, C4<0>, C4<0>;
L_0000020543f2c2d0 .functor AND 1, L_0000020543ed27a0, L_0000020543ed1440, C4<1>, C4<1>;
L_0000020543f2cb90 .functor AND 1, L_0000020543ed27a0, L_0000020543ed2ac0, C4<1>, C4<1>;
L_0000020543f2d450 .functor OR 1, L_0000020543f2c2d0, L_0000020543f2cb90, C4<0>, C4<0>;
L_0000020543f2c0a0 .functor AND 1, L_0000020543ed1440, L_0000020543ed2ac0, C4<1>, C4<1>;
L_0000020543f2d4c0 .functor OR 1, L_0000020543f2d450, L_0000020543f2c0a0, C4<0>, C4<0>;
v0000020543ce0d00_0 .net "Cin", 0 0, L_0000020543ed2ac0;  1 drivers
v0000020543cdee60_0 .net "Cout", 0 0, L_0000020543f2d4c0;  1 drivers
v0000020543ce0120_0 .net *"_ivl_0", 0 0, L_0000020543f2c420;  1 drivers
v0000020543cdef00_0 .net *"_ivl_10", 0 0, L_0000020543f2c0a0;  1 drivers
v0000020543cdefa0_0 .net *"_ivl_4", 0 0, L_0000020543f2c2d0;  1 drivers
v0000020543cdf220_0 .net *"_ivl_6", 0 0, L_0000020543f2cb90;  1 drivers
v0000020543cdf860_0 .net *"_ivl_8", 0 0, L_0000020543f2d450;  1 drivers
v0000020543ce0800_0 .net "a", 0 0, L_0000020543ed27a0;  1 drivers
v0000020543cdf680_0 .net "b", 0 0, L_0000020543ed1440;  1 drivers
v0000020543ce03a0_0 .net "s", 0 0, L_0000020543f2d3e0;  1 drivers
S_0000020543d24500 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab15e0 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543d23240 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d24500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2c960 .functor XOR 1, L_0000020543ed4780, L_0000020543ed2de0, C4<0>, C4<0>;
L_0000020543f2c110 .functor XOR 1, L_0000020543f2c960, L_0000020543ed5220, C4<0>, C4<0>;
L_0000020543f2d7d0 .functor AND 1, L_0000020543ed4780, L_0000020543ed2de0, C4<1>, C4<1>;
L_0000020543f2c9d0 .functor AND 1, L_0000020543ed4780, L_0000020543ed5220, C4<1>, C4<1>;
L_0000020543f2d530 .functor OR 1, L_0000020543f2d7d0, L_0000020543f2c9d0, C4<0>, C4<0>;
L_0000020543f2cf80 .functor AND 1, L_0000020543ed2de0, L_0000020543ed5220, C4<1>, C4<1>;
L_0000020543f2d5a0 .functor OR 1, L_0000020543f2d530, L_0000020543f2cf80, C4<0>, C4<0>;
v0000020543cdf720_0 .net "Cin", 0 0, L_0000020543ed5220;  1 drivers
v0000020543ce0760_0 .net "Cout", 0 0, L_0000020543f2d5a0;  1 drivers
v0000020543ce0a80_0 .net *"_ivl_0", 0 0, L_0000020543f2c960;  1 drivers
v0000020543cdff40_0 .net *"_ivl_10", 0 0, L_0000020543f2cf80;  1 drivers
v0000020543ce0260_0 .net *"_ivl_4", 0 0, L_0000020543f2d7d0;  1 drivers
v0000020543cdfc20_0 .net *"_ivl_6", 0 0, L_0000020543f2c9d0;  1 drivers
v0000020543ce0bc0_0 .net *"_ivl_8", 0 0, L_0000020543f2d530;  1 drivers
v0000020543ce1020_0 .net "a", 0 0, L_0000020543ed4780;  1 drivers
v0000020543cdf7c0_0 .net "b", 0 0, L_0000020543ed2de0;  1 drivers
v0000020543ce08a0_0 .net "s", 0 0, L_0000020543f2c110;  1 drivers
S_0000020543d23880 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab0de0 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543d20040 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d23880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2c500 .functor XOR 1, L_0000020543ed41e0, L_0000020543ed3740, C4<0>, C4<0>;
L_0000020543f2d6f0 .functor XOR 1, L_0000020543f2c500, L_0000020543ed4280, C4<0>, C4<0>;
L_0000020543f2ca40 .functor AND 1, L_0000020543ed41e0, L_0000020543ed3740, C4<1>, C4<1>;
L_0000020543f2c5e0 .functor AND 1, L_0000020543ed41e0, L_0000020543ed4280, C4<1>, C4<1>;
L_0000020543f2c6c0 .functor OR 1, L_0000020543f2ca40, L_0000020543f2c5e0, C4<0>, C4<0>;
L_0000020543f2d610 .functor AND 1, L_0000020543ed3740, L_0000020543ed4280, C4<1>, C4<1>;
L_0000020543f2c3b0 .functor OR 1, L_0000020543f2c6c0, L_0000020543f2d610, C4<0>, C4<0>;
v0000020543cdfcc0_0 .net "Cin", 0 0, L_0000020543ed4280;  1 drivers
v0000020543ce0300_0 .net "Cout", 0 0, L_0000020543f2c3b0;  1 drivers
v0000020543ce10c0_0 .net *"_ivl_0", 0 0, L_0000020543f2c500;  1 drivers
v0000020543ce0620_0 .net *"_ivl_10", 0 0, L_0000020543f2d610;  1 drivers
v0000020543ce0c60_0 .net *"_ivl_4", 0 0, L_0000020543f2ca40;  1 drivers
v0000020543ce01c0_0 .net *"_ivl_6", 0 0, L_0000020543f2c5e0;  1 drivers
v0000020543cdf900_0 .net *"_ivl_8", 0 0, L_0000020543f2c6c0;  1 drivers
v0000020543cdffe0_0 .net "a", 0 0, L_0000020543ed41e0;  1 drivers
v0000020543cdf9a0_0 .net "b", 0 0, L_0000020543ed3740;  1 drivers
v0000020543ce0440_0 .net "s", 0 0, L_0000020543f2d6f0;  1 drivers
S_0000020543d23d30 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab0b60 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543d1feb0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d23d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2d680 .functor XOR 1, L_0000020543ed4d20, L_0000020543ed3380, C4<0>, C4<0>;
L_0000020543f2c730 .functor XOR 1, L_0000020543f2d680, L_0000020543ed32e0, C4<0>, C4<0>;
L_0000020543f2c880 .functor AND 1, L_0000020543ed4d20, L_0000020543ed3380, C4<1>, C4<1>;
L_0000020543f2bf50 .functor AND 1, L_0000020543ed4d20, L_0000020543ed32e0, C4<1>, C4<1>;
L_0000020543f2c650 .functor OR 1, L_0000020543f2c880, L_0000020543f2bf50, C4<0>, C4<0>;
L_0000020543f2d840 .functor AND 1, L_0000020543ed3380, L_0000020543ed32e0, C4<1>, C4<1>;
L_0000020543f2da00 .functor OR 1, L_0000020543f2c650, L_0000020543f2d840, C4<0>, C4<0>;
v0000020543ce0da0_0 .net "Cin", 0 0, L_0000020543ed32e0;  1 drivers
v0000020543ce0e40_0 .net "Cout", 0 0, L_0000020543f2da00;  1 drivers
v0000020543cdfa40_0 .net *"_ivl_0", 0 0, L_0000020543f2d680;  1 drivers
v0000020543cdfae0_0 .net *"_ivl_10", 0 0, L_0000020543f2d840;  1 drivers
v0000020543ce0ee0_0 .net *"_ivl_4", 0 0, L_0000020543f2c880;  1 drivers
v0000020543ce0f80_0 .net *"_ivl_6", 0 0, L_0000020543f2bf50;  1 drivers
v0000020543cdeb40_0 .net *"_ivl_8", 0 0, L_0000020543f2c650;  1 drivers
v0000020543cdeaa0_0 .net "a", 0 0, L_0000020543ed4d20;  1 drivers
v0000020543cdfb80_0 .net "b", 0 0, L_0000020543ed3380;  1 drivers
v0000020543cdfd60_0 .net "s", 0 0, L_0000020543f2c730;  1 drivers
S_0000020543d257c0 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab0d20 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543d24cd0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d257c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2c8f0 .functor XOR 1, L_0000020543ed50e0, L_0000020543ed3e20, C4<0>, C4<0>;
L_0000020543f2d920 .functor XOR 1, L_0000020543f2c8f0, L_0000020543ed48c0, C4<0>, C4<0>;
L_0000020543f2da70 .functor AND 1, L_0000020543ed50e0, L_0000020543ed3e20, C4<1>, C4<1>;
L_0000020543f2cc00 .functor AND 1, L_0000020543ed50e0, L_0000020543ed48c0, C4<1>, C4<1>;
L_0000020543f2bee0 .functor OR 1, L_0000020543f2da70, L_0000020543f2cc00, C4<0>, C4<0>;
L_0000020543f2c1f0 .functor AND 1, L_0000020543ed3e20, L_0000020543ed48c0, C4<1>, C4<1>;
L_0000020543f2cc70 .functor OR 1, L_0000020543f2bee0, L_0000020543f2c1f0, C4<0>, C4<0>;
v0000020543cdfe00_0 .net "Cin", 0 0, L_0000020543ed48c0;  1 drivers
v0000020543cdfea0_0 .net "Cout", 0 0, L_0000020543f2cc70;  1 drivers
v0000020543ce31e0_0 .net *"_ivl_0", 0 0, L_0000020543f2c8f0;  1 drivers
v0000020543ce1ac0_0 .net *"_ivl_10", 0 0, L_0000020543f2c1f0;  1 drivers
v0000020543ce26a0_0 .net *"_ivl_4", 0 0, L_0000020543f2da70;  1 drivers
v0000020543ce2380_0 .net *"_ivl_6", 0 0, L_0000020543f2cc00;  1 drivers
v0000020543ce1ca0_0 .net *"_ivl_8", 0 0, L_0000020543f2bee0;  1 drivers
v0000020543ce1840_0 .net "a", 0 0, L_0000020543ed50e0;  1 drivers
v0000020543ce2240_0 .net "b", 0 0, L_0000020543ed3e20;  1 drivers
v0000020543ce2560_0 .net "s", 0 0, L_0000020543f2d920;  1 drivers
S_0000020543d20b30 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab0aa0 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543d25ae0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d20b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2c340 .functor XOR 1, L_0000020543ed3ec0, L_0000020543ed5040, C4<0>, C4<0>;
L_0000020543f2cab0 .functor XOR 1, L_0000020543f2c340, L_0000020543ed5360, C4<0>, C4<0>;
L_0000020543f2cce0 .functor AND 1, L_0000020543ed3ec0, L_0000020543ed5040, C4<1>, C4<1>;
L_0000020543f2cd50 .functor AND 1, L_0000020543ed3ec0, L_0000020543ed5360, C4<1>, C4<1>;
L_0000020543f2cdc0 .functor OR 1, L_0000020543f2cce0, L_0000020543f2cd50, C4<0>, C4<0>;
L_0000020543f2ce30 .functor AND 1, L_0000020543ed5040, L_0000020543ed5360, C4<1>, C4<1>;
L_0000020543f2cea0 .functor OR 1, L_0000020543f2cdc0, L_0000020543f2ce30, C4<0>, C4<0>;
v0000020543ce3640_0 .net "Cin", 0 0, L_0000020543ed5360;  1 drivers
v0000020543ce3500_0 .net "Cout", 0 0, L_0000020543f2cea0;  1 drivers
v0000020543ce2740_0 .net *"_ivl_0", 0 0, L_0000020543f2c340;  1 drivers
v0000020543ce2420_0 .net *"_ivl_10", 0 0, L_0000020543f2ce30;  1 drivers
v0000020543ce1980_0 .net *"_ivl_4", 0 0, L_0000020543f2cce0;  1 drivers
v0000020543ce2a60_0 .net *"_ivl_6", 0 0, L_0000020543f2cd50;  1 drivers
v0000020543ce2f60_0 .net *"_ivl_8", 0 0, L_0000020543f2cdc0;  1 drivers
v0000020543ce1b60_0 .net "a", 0 0, L_0000020543ed3ec0;  1 drivers
v0000020543ce35a0_0 .net "b", 0 0, L_0000020543ed5040;  1 drivers
v0000020543ce27e0_0 .net "s", 0 0, L_0000020543f2cab0;  1 drivers
S_0000020543d21300 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab0be0 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543d24b40 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d21300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2cf10 .functor XOR 1, L_0000020543ed54a0, L_0000020543ed4500, C4<0>, C4<0>;
L_0000020543f2ddf0 .functor XOR 1, L_0000020543f2cf10, L_0000020543ed3920, C4<0>, C4<0>;
L_0000020543f2ea30 .functor AND 1, L_0000020543ed54a0, L_0000020543ed4500, C4<1>, C4<1>;
L_0000020543f2e4f0 .functor AND 1, L_0000020543ed54a0, L_0000020543ed3920, C4<1>, C4<1>;
L_0000020543f2dbc0 .functor OR 1, L_0000020543f2ea30, L_0000020543f2e4f0, C4<0>, C4<0>;
L_0000020543f2e480 .functor AND 1, L_0000020543ed4500, L_0000020543ed3920, C4<1>, C4<1>;
L_0000020543f2e6b0 .functor OR 1, L_0000020543f2dbc0, L_0000020543f2e480, C4<0>, C4<0>;
v0000020543ce1660_0 .net "Cin", 0 0, L_0000020543ed3920;  1 drivers
v0000020543ce2ec0_0 .net "Cout", 0 0, L_0000020543f2e6b0;  1 drivers
v0000020543ce22e0_0 .net *"_ivl_0", 0 0, L_0000020543f2cf10;  1 drivers
v0000020543ce1700_0 .net *"_ivl_10", 0 0, L_0000020543f2e480;  1 drivers
v0000020543ce2060_0 .net *"_ivl_4", 0 0, L_0000020543f2ea30;  1 drivers
v0000020543ce12a0_0 .net *"_ivl_6", 0 0, L_0000020543f2e4f0;  1 drivers
v0000020543ce30a0_0 .net *"_ivl_8", 0 0, L_0000020543f2dbc0;  1 drivers
v0000020543ce2880_0 .net "a", 0 0, L_0000020543ed54a0;  1 drivers
v0000020543ce36e0_0 .net "b", 0 0, L_0000020543ed4500;  1 drivers
v0000020543ce1160_0 .net "s", 0 0, L_0000020543f2ddf0;  1 drivers
S_0000020543d25950 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab0d60 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543d236f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d25950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2e020 .functor XOR 1, L_0000020543ed39c0, L_0000020543ed4e60, C4<0>, C4<0>;
L_0000020543f2eaa0 .functor XOR 1, L_0000020543f2e020, L_0000020543ed4aa0, C4<0>, C4<0>;
L_0000020543f2dca0 .functor AND 1, L_0000020543ed39c0, L_0000020543ed4e60, C4<1>, C4<1>;
L_0000020543f2dd10 .functor AND 1, L_0000020543ed39c0, L_0000020543ed4aa0, C4<1>, C4<1>;
L_0000020543f2e2c0 .functor OR 1, L_0000020543f2dca0, L_0000020543f2dd10, C4<0>, C4<0>;
L_0000020543f2eb80 .functor AND 1, L_0000020543ed4e60, L_0000020543ed4aa0, C4<1>, C4<1>;
L_0000020543f2e1e0 .functor OR 1, L_0000020543f2e2c0, L_0000020543f2eb80, C4<0>, C4<0>;
v0000020543ce2600_0 .net "Cin", 0 0, L_0000020543ed4aa0;  1 drivers
v0000020543ce1200_0 .net "Cout", 0 0, L_0000020543f2e1e0;  1 drivers
v0000020543ce3780_0 .net *"_ivl_0", 0 0, L_0000020543f2e020;  1 drivers
v0000020543ce2d80_0 .net *"_ivl_10", 0 0, L_0000020543f2eb80;  1 drivers
v0000020543ce3820_0 .net *"_ivl_4", 0 0, L_0000020543f2dca0;  1 drivers
v0000020543ce24c0_0 .net *"_ivl_6", 0 0, L_0000020543f2dd10;  1 drivers
v0000020543ce1c00_0 .net *"_ivl_8", 0 0, L_0000020543f2e2c0;  1 drivers
v0000020543ce1d40_0 .net "a", 0 0, L_0000020543ed39c0;  1 drivers
v0000020543ce3000_0 .net "b", 0 0, L_0000020543ed4e60;  1 drivers
v0000020543ce2ba0_0 .net "s", 0 0, L_0000020543f2eaa0;  1 drivers
S_0000020543d1f870 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab17a0 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543d1fd20 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1f870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2df40 .functor XOR 1, L_0000020543ed4820, L_0000020543ed43c0, C4<0>, C4<0>;
L_0000020543f2ebf0 .functor XOR 1, L_0000020543f2df40, L_0000020543ed5180, C4<0>, C4<0>;
L_0000020543f2ed40 .functor AND 1, L_0000020543ed4820, L_0000020543ed43c0, C4<1>, C4<1>;
L_0000020543f2de60 .functor AND 1, L_0000020543ed4820, L_0000020543ed5180, C4<1>, C4<1>;
L_0000020543f2f050 .functor OR 1, L_0000020543f2ed40, L_0000020543f2de60, C4<0>, C4<0>;
L_0000020543f2efe0 .functor AND 1, L_0000020543ed43c0, L_0000020543ed5180, C4<1>, C4<1>;
L_0000020543f2e170 .functor OR 1, L_0000020543f2f050, L_0000020543f2efe0, C4<0>, C4<0>;
v0000020543ce1e80_0 .net "Cin", 0 0, L_0000020543ed5180;  1 drivers
v0000020543ce21a0_0 .net "Cout", 0 0, L_0000020543f2e170;  1 drivers
v0000020543ce1340_0 .net *"_ivl_0", 0 0, L_0000020543f2df40;  1 drivers
v0000020543ce3280_0 .net *"_ivl_10", 0 0, L_0000020543f2efe0;  1 drivers
v0000020543ce38c0_0 .net *"_ivl_4", 0 0, L_0000020543f2ed40;  1 drivers
v0000020543ce3460_0 .net *"_ivl_6", 0 0, L_0000020543f2de60;  1 drivers
v0000020543ce17a0_0 .net *"_ivl_8", 0 0, L_0000020543f2f050;  1 drivers
v0000020543ce2b00_0 .net "a", 0 0, L_0000020543ed4820;  1 drivers
v0000020543ce13e0_0 .net "b", 0 0, L_0000020543ed43c0;  1 drivers
v0000020543ce3140_0 .net "s", 0 0, L_0000020543f2ebf0;  1 drivers
S_0000020543d1fa00 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab0e60 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543d1fb90 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2ecd0 .functor XOR 1, L_0000020543ed45a0, L_0000020543ed4a00, C4<0>, C4<0>;
L_0000020543f2e800 .functor XOR 1, L_0000020543f2ecd0, L_0000020543ed4b40, C4<0>, C4<0>;
L_0000020543f2f4b0 .functor AND 1, L_0000020543ed45a0, L_0000020543ed4a00, C4<1>, C4<1>;
L_0000020543f2e720 .functor AND 1, L_0000020543ed45a0, L_0000020543ed4b40, C4<1>, C4<1>;
L_0000020543f2dd80 .functor OR 1, L_0000020543f2f4b0, L_0000020543f2e720, C4<0>, C4<0>;
L_0000020543f2ded0 .functor AND 1, L_0000020543ed4a00, L_0000020543ed4b40, C4<1>, C4<1>;
L_0000020543f2ee20 .functor OR 1, L_0000020543f2dd80, L_0000020543f2ded0, C4<0>, C4<0>;
v0000020543ce18e0_0 .net "Cin", 0 0, L_0000020543ed4b40;  1 drivers
v0000020543ce1fc0_0 .net "Cout", 0 0, L_0000020543f2ee20;  1 drivers
v0000020543ce1a20_0 .net *"_ivl_0", 0 0, L_0000020543f2ecd0;  1 drivers
v0000020543ce2920_0 .net *"_ivl_10", 0 0, L_0000020543f2ded0;  1 drivers
v0000020543ce3320_0 .net *"_ivl_4", 0 0, L_0000020543f2f4b0;  1 drivers
v0000020543ce33c0_0 .net *"_ivl_6", 0 0, L_0000020543f2e720;  1 drivers
v0000020543ce1480_0 .net *"_ivl_8", 0 0, L_0000020543f2dd80;  1 drivers
v0000020543ce1de0_0 .net "a", 0 0, L_0000020543ed45a0;  1 drivers
v0000020543ce1520_0 .net "b", 0 0, L_0000020543ed4a00;  1 drivers
v0000020543ce1f20_0 .net "s", 0 0, L_0000020543f2e800;  1 drivers
S_0000020543d201d0 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab13a0 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543d23ec0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d201d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2f1a0 .functor XOR 1, L_0000020543ed46e0, L_0000020543ed52c0, C4<0>, C4<0>;
L_0000020543f2dfb0 .functor XOR 1, L_0000020543f2f1a0, L_0000020543ed3b00, C4<0>, C4<0>;
L_0000020543f2f590 .functor AND 1, L_0000020543ed46e0, L_0000020543ed52c0, C4<1>, C4<1>;
L_0000020543f2e560 .functor AND 1, L_0000020543ed46e0, L_0000020543ed3b00, C4<1>, C4<1>;
L_0000020543f2f0c0 .functor OR 1, L_0000020543f2f590, L_0000020543f2e560, C4<0>, C4<0>;
L_0000020543f2ec60 .functor AND 1, L_0000020543ed52c0, L_0000020543ed3b00, C4<1>, C4<1>;
L_0000020543f2e090 .functor OR 1, L_0000020543f2f0c0, L_0000020543f2ec60, C4<0>, C4<0>;
v0000020543ce15c0_0 .net "Cin", 0 0, L_0000020543ed3b00;  1 drivers
v0000020543ce2100_0 .net "Cout", 0 0, L_0000020543f2e090;  1 drivers
v0000020543ce29c0_0 .net *"_ivl_0", 0 0, L_0000020543f2f1a0;  1 drivers
v0000020543ce2c40_0 .net *"_ivl_10", 0 0, L_0000020543f2ec60;  1 drivers
v0000020543ce2ce0_0 .net *"_ivl_4", 0 0, L_0000020543f2f590;  1 drivers
v0000020543ce2e20_0 .net *"_ivl_6", 0 0, L_0000020543f2e560;  1 drivers
v0000020543ce40e0_0 .net *"_ivl_8", 0 0, L_0000020543f2f0c0;  1 drivers
v0000020543ce4040_0 .net "a", 0 0, L_0000020543ed46e0;  1 drivers
v0000020543ce5800_0 .net "b", 0 0, L_0000020543ed52c0;  1 drivers
v0000020543ce4b80_0 .net "s", 0 0, L_0000020543f2dfb0;  1 drivers
S_0000020543d24050 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab17e0 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543d24820 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d24050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2f440 .functor XOR 1, L_0000020543ed3c40, L_0000020543ed3a60, C4<0>, C4<0>;
L_0000020543f2f670 .functor XOR 1, L_0000020543f2f440, L_0000020543ed3420, C4<0>, C4<0>;
L_0000020543f2e640 .functor AND 1, L_0000020543ed3c40, L_0000020543ed3a60, C4<1>, C4<1>;
L_0000020543f2dae0 .functor AND 1, L_0000020543ed3c40, L_0000020543ed3420, C4<1>, C4<1>;
L_0000020543f2db50 .functor OR 1, L_0000020543f2e640, L_0000020543f2dae0, C4<0>, C4<0>;
L_0000020543f2e790 .functor AND 1, L_0000020543ed3a60, L_0000020543ed3420, C4<1>, C4<1>;
L_0000020543f2edb0 .functor OR 1, L_0000020543f2db50, L_0000020543f2e790, C4<0>, C4<0>;
v0000020543ce4f40_0 .net "Cin", 0 0, L_0000020543ed3420;  1 drivers
v0000020543ce5260_0 .net "Cout", 0 0, L_0000020543f2edb0;  1 drivers
v0000020543ce3aa0_0 .net *"_ivl_0", 0 0, L_0000020543f2f440;  1 drivers
v0000020543ce5ee0_0 .net *"_ivl_10", 0 0, L_0000020543f2e790;  1 drivers
v0000020543ce4c20_0 .net *"_ivl_4", 0 0, L_0000020543f2e640;  1 drivers
v0000020543ce3fa0_0 .net *"_ivl_6", 0 0, L_0000020543f2dae0;  1 drivers
v0000020543ce5300_0 .net *"_ivl_8", 0 0, L_0000020543f2db50;  1 drivers
v0000020543ce5760_0 .net "a", 0 0, L_0000020543ed3c40;  1 drivers
v0000020543ce4cc0_0 .net "b", 0 0, L_0000020543ed3a60;  1 drivers
v0000020543ce5d00_0 .net "s", 0 0, L_0000020543f2f670;  1 drivers
S_0000020543d23a10 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab0ee0 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543d217b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d23a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2f360 .functor XOR 1, L_0000020543ed2d40, L_0000020543ed4be0, C4<0>, C4<0>;
L_0000020543f2e100 .functor XOR 1, L_0000020543f2f360, L_0000020543ed3ce0, C4<0>, C4<0>;
L_0000020543f2f130 .functor AND 1, L_0000020543ed2d40, L_0000020543ed4be0, C4<1>, C4<1>;
L_0000020543f2f210 .functor AND 1, L_0000020543ed2d40, L_0000020543ed3ce0, C4<1>, C4<1>;
L_0000020543f2e5d0 .functor OR 1, L_0000020543f2f130, L_0000020543f2f210, C4<0>, C4<0>;
L_0000020543f2e250 .functor AND 1, L_0000020543ed4be0, L_0000020543ed3ce0, C4<1>, C4<1>;
L_0000020543f2e330 .functor OR 1, L_0000020543f2e5d0, L_0000020543f2e250, C4<0>, C4<0>;
v0000020543ce5620_0 .net "Cin", 0 0, L_0000020543ed3ce0;  1 drivers
v0000020543ce3a00_0 .net "Cout", 0 0, L_0000020543f2e330;  1 drivers
v0000020543ce4400_0 .net *"_ivl_0", 0 0, L_0000020543f2f360;  1 drivers
v0000020543ce4fe0_0 .net *"_ivl_10", 0 0, L_0000020543f2e250;  1 drivers
v0000020543ce4d60_0 .net *"_ivl_4", 0 0, L_0000020543f2f130;  1 drivers
v0000020543ce4360_0 .net *"_ivl_6", 0 0, L_0000020543f2f210;  1 drivers
v0000020543ce56c0_0 .net *"_ivl_8", 0 0, L_0000020543f2e5d0;  1 drivers
v0000020543ce5940_0 .net "a", 0 0, L_0000020543ed2d40;  1 drivers
v0000020543ce4540_0 .net "b", 0 0, L_0000020543ed4be0;  1 drivers
v0000020543ce44a0_0 .net "s", 0 0, L_0000020543f2e100;  1 drivers
S_0000020543d23ba0 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab18e0 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543d20360 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d23ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2e9c0 .functor XOR 1, L_0000020543ed3600, L_0000020543ed3f60, C4<0>, C4<0>;
L_0000020543f2dc30 .functor XOR 1, L_0000020543f2e9c0, L_0000020543ed4fa0, C4<0>, C4<0>;
L_0000020543f2e870 .functor AND 1, L_0000020543ed3600, L_0000020543ed3f60, C4<1>, C4<1>;
L_0000020543f2e3a0 .functor AND 1, L_0000020543ed3600, L_0000020543ed4fa0, C4<1>, C4<1>;
L_0000020543f2e8e0 .functor OR 1, L_0000020543f2e870, L_0000020543f2e3a0, C4<0>, C4<0>;
L_0000020543f2eb10 .functor AND 1, L_0000020543ed3f60, L_0000020543ed4fa0, C4<1>, C4<1>;
L_0000020543f2ee90 .functor OR 1, L_0000020543f2e8e0, L_0000020543f2eb10, C4<0>, C4<0>;
v0000020543ce4ae0_0 .net "Cin", 0 0, L_0000020543ed4fa0;  1 drivers
v0000020543ce4e00_0 .net "Cout", 0 0, L_0000020543f2ee90;  1 drivers
v0000020543ce3dc0_0 .net *"_ivl_0", 0 0, L_0000020543f2e9c0;  1 drivers
v0000020543ce58a0_0 .net *"_ivl_10", 0 0, L_0000020543f2eb10;  1 drivers
v0000020543ce3c80_0 .net *"_ivl_4", 0 0, L_0000020543f2e870;  1 drivers
v0000020543ce5080_0 .net *"_ivl_6", 0 0, L_0000020543f2e3a0;  1 drivers
v0000020543ce3d20_0 .net *"_ivl_8", 0 0, L_0000020543f2e8e0;  1 drivers
v0000020543ce59e0_0 .net "a", 0 0, L_0000020543ed3600;  1 drivers
v0000020543ce53a0_0 .net "b", 0 0, L_0000020543ed3f60;  1 drivers
v0000020543ce5a80_0 .net "s", 0 0, L_0000020543f2dc30;  1 drivers
S_0000020543d20680 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab0f20 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543d20cc0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d20680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2ef00 .functor XOR 1, L_0000020543ed4640, L_0000020543ed40a0, C4<0>, C4<0>;
L_0000020543f2e410 .functor XOR 1, L_0000020543f2ef00, L_0000020543ed37e0, C4<0>, C4<0>;
L_0000020543f2f3d0 .functor AND 1, L_0000020543ed4640, L_0000020543ed40a0, C4<1>, C4<1>;
L_0000020543f2ef70 .functor AND 1, L_0000020543ed4640, L_0000020543ed37e0, C4<1>, C4<1>;
L_0000020543f2e950 .functor OR 1, L_0000020543f2f3d0, L_0000020543f2ef70, C4<0>, C4<0>;
L_0000020543f2f280 .functor AND 1, L_0000020543ed40a0, L_0000020543ed37e0, C4<1>, C4<1>;
L_0000020543f2f2f0 .functor OR 1, L_0000020543f2e950, L_0000020543f2f280, C4<0>, C4<0>;
v0000020543ce5da0_0 .net "Cin", 0 0, L_0000020543ed37e0;  1 drivers
v0000020543ce4a40_0 .net "Cout", 0 0, L_0000020543f2f2f0;  1 drivers
v0000020543ce54e0_0 .net *"_ivl_0", 0 0, L_0000020543f2ef00;  1 drivers
v0000020543ce4ea0_0 .net *"_ivl_10", 0 0, L_0000020543f2f280;  1 drivers
v0000020543ce3be0_0 .net *"_ivl_4", 0 0, L_0000020543f2f3d0;  1 drivers
v0000020543ce45e0_0 .net *"_ivl_6", 0 0, L_0000020543f2ef70;  1 drivers
v0000020543ce5440_0 .net *"_ivl_8", 0 0, L_0000020543f2e950;  1 drivers
v0000020543ce5580_0 .net "a", 0 0, L_0000020543ed4640;  1 drivers
v0000020543ce60c0_0 .net "b", 0 0, L_0000020543ed40a0;  1 drivers
v0000020543ce3f00_0 .net "s", 0 0, L_0000020543f2e410;  1 drivers
S_0000020543d241e0 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab12e0 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543d21940 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d241e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2f520 .functor XOR 1, L_0000020543ed4000, L_0000020543ed4c80, C4<0>, C4<0>;
L_0000020543f2f600 .functor XOR 1, L_0000020543f2f520, L_0000020543ed3d80, C4<0>, C4<0>;
L_0000020543f2fb40 .functor AND 1, L_0000020543ed4000, L_0000020543ed4c80, C4<1>, C4<1>;
L_0000020543f30780 .functor AND 1, L_0000020543ed4000, L_0000020543ed3d80, C4<1>, C4<1>;
L_0000020543f30940 .functor OR 1, L_0000020543f2fb40, L_0000020543f30780, C4<0>, C4<0>;
L_0000020543f2fad0 .functor AND 1, L_0000020543ed4c80, L_0000020543ed3d80, C4<1>, C4<1>;
L_0000020543f30b70 .functor OR 1, L_0000020543f30940, L_0000020543f2fad0, C4<0>, C4<0>;
v0000020543ce5b20_0 .net "Cin", 0 0, L_0000020543ed3d80;  1 drivers
v0000020543ce5bc0_0 .net "Cout", 0 0, L_0000020543f30b70;  1 drivers
v0000020543ce5f80_0 .net *"_ivl_0", 0 0, L_0000020543f2f520;  1 drivers
v0000020543ce4180_0 .net *"_ivl_10", 0 0, L_0000020543f2fad0;  1 drivers
v0000020543ce4720_0 .net *"_ivl_4", 0 0, L_0000020543f2fb40;  1 drivers
v0000020543ce5c60_0 .net *"_ivl_6", 0 0, L_0000020543f30780;  1 drivers
v0000020543ce3b40_0 .net *"_ivl_8", 0 0, L_0000020543f30940;  1 drivers
v0000020543ce5e40_0 .net "a", 0 0, L_0000020543ed4000;  1 drivers
v0000020543ce6020_0 .net "b", 0 0, L_0000020543ed4c80;  1 drivers
v0000020543ce3960_0 .net "s", 0 0, L_0000020543f2f600;  1 drivers
S_0000020543d225c0 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab1320 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543d222a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d225c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f30b00 .functor XOR 1, L_0000020543ed4140, L_0000020543ed4320, C4<0>, C4<0>;
L_0000020543f30080 .functor XOR 1, L_0000020543f30b00, L_0000020543ed34c0, C4<0>, C4<0>;
L_0000020543f2f6e0 .functor AND 1, L_0000020543ed4140, L_0000020543ed4320, C4<1>, C4<1>;
L_0000020543f30be0 .functor AND 1, L_0000020543ed4140, L_0000020543ed34c0, C4<1>, C4<1>;
L_0000020543f310b0 .functor OR 1, L_0000020543f2f6e0, L_0000020543f30be0, C4<0>, C4<0>;
L_0000020543f302b0 .functor AND 1, L_0000020543ed4320, L_0000020543ed34c0, C4<1>, C4<1>;
L_0000020543f30f60 .functor OR 1, L_0000020543f310b0, L_0000020543f302b0, C4<0>, C4<0>;
v0000020543ce4220_0 .net "Cin", 0 0, L_0000020543ed34c0;  1 drivers
v0000020543ce42c0_0 .net "Cout", 0 0, L_0000020543f30f60;  1 drivers
v0000020543ce4680_0 .net *"_ivl_0", 0 0, L_0000020543f30b00;  1 drivers
v0000020543ce3e60_0 .net *"_ivl_10", 0 0, L_0000020543f302b0;  1 drivers
v0000020543ce47c0_0 .net *"_ivl_4", 0 0, L_0000020543f2f6e0;  1 drivers
v0000020543ce4860_0 .net *"_ivl_6", 0 0, L_0000020543f30be0;  1 drivers
v0000020543ce4900_0 .net *"_ivl_8", 0 0, L_0000020543f310b0;  1 drivers
v0000020543ce49a0_0 .net "a", 0 0, L_0000020543ed4140;  1 drivers
v0000020543ce5120_0 .net "b", 0 0, L_0000020543ed4320;  1 drivers
v0000020543ce51c0_0 .net "s", 0 0, L_0000020543f30080;  1 drivers
S_0000020543d22d90 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab13e0 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543d20e50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d22d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f30320 .functor XOR 1, L_0000020543ed4460, L_0000020543ed4960, C4<0>, C4<0>;
L_0000020543f30da0 .functor XOR 1, L_0000020543f30320, L_0000020543ed4dc0, C4<0>, C4<0>;
L_0000020543f30c50 .functor AND 1, L_0000020543ed4460, L_0000020543ed4960, C4<1>, C4<1>;
L_0000020543f31270 .functor AND 1, L_0000020543ed4460, L_0000020543ed4dc0, C4<1>, C4<1>;
L_0000020543f31190 .functor OR 1, L_0000020543f30c50, L_0000020543f31270, C4<0>, C4<0>;
L_0000020543f30160 .functor AND 1, L_0000020543ed4960, L_0000020543ed4dc0, C4<1>, C4<1>;
L_0000020543f2fd70 .functor OR 1, L_0000020543f31190, L_0000020543f30160, C4<0>, C4<0>;
v0000020543ce7c40_0 .net "Cin", 0 0, L_0000020543ed4dc0;  1 drivers
v0000020543ce7e20_0 .net "Cout", 0 0, L_0000020543f2fd70;  1 drivers
v0000020543ce6200_0 .net *"_ivl_0", 0 0, L_0000020543f30320;  1 drivers
v0000020543ce7380_0 .net *"_ivl_10", 0 0, L_0000020543f30160;  1 drivers
v0000020543ce7740_0 .net *"_ivl_4", 0 0, L_0000020543f30c50;  1 drivers
v0000020543ce6ca0_0 .net *"_ivl_6", 0 0, L_0000020543f31270;  1 drivers
v0000020543ce6b60_0 .net *"_ivl_8", 0 0, L_0000020543f31190;  1 drivers
v0000020543ce7ec0_0 .net "a", 0 0, L_0000020543ed4460;  1 drivers
v0000020543ce8140_0 .net "b", 0 0, L_0000020543ed4960;  1 drivers
v0000020543ce6d40_0 .net "s", 0 0, L_0000020543f30da0;  1 drivers
S_0000020543d21170 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab2460 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543d21490 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d21170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f30fd0 .functor XOR 1, L_0000020543ed3100, L_0000020543ed2e80, C4<0>, C4<0>;
L_0000020543f2fbb0 .functor XOR 1, L_0000020543f30fd0, L_0000020543ed5400, C4<0>, C4<0>;
L_0000020543f30cc0 .functor AND 1, L_0000020543ed3100, L_0000020543ed2e80, C4<1>, C4<1>;
L_0000020543f30d30 .functor AND 1, L_0000020543ed3100, L_0000020543ed5400, C4<1>, C4<1>;
L_0000020543f30860 .functor OR 1, L_0000020543f30cc0, L_0000020543f30d30, C4<0>, C4<0>;
L_0000020543f30e10 .functor AND 1, L_0000020543ed2e80, L_0000020543ed5400, C4<1>, C4<1>;
L_0000020543f30e80 .functor OR 1, L_0000020543f30860, L_0000020543f30e10, C4<0>, C4<0>;
v0000020543ce7f60_0 .net "Cin", 0 0, L_0000020543ed5400;  1 drivers
v0000020543ce72e0_0 .net "Cout", 0 0, L_0000020543f30e80;  1 drivers
v0000020543ce7420_0 .net *"_ivl_0", 0 0, L_0000020543f30fd0;  1 drivers
v0000020543ce7060_0 .net *"_ivl_10", 0 0, L_0000020543f30e10;  1 drivers
v0000020543ce8000_0 .net *"_ivl_4", 0 0, L_0000020543f30cc0;  1 drivers
v0000020543ce80a0_0 .net *"_ivl_6", 0 0, L_0000020543f30d30;  1 drivers
v0000020543ce77e0_0 .net *"_ivl_8", 0 0, L_0000020543f30860;  1 drivers
v0000020543ce6520_0 .net "a", 0 0, L_0000020543ed3100;  1 drivers
v0000020543ce6160_0 .net "b", 0 0, L_0000020543ed2e80;  1 drivers
v0000020543ce7ba0_0 .net "s", 0 0, L_0000020543f2fbb0;  1 drivers
S_0000020543d21620 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab19e0 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543d25180 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d21620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2ffa0 .functor XOR 1, L_0000020543ed3ba0, L_0000020543ed4f00, C4<0>, C4<0>;
L_0000020543f31040 .functor XOR 1, L_0000020543f2ffa0, L_0000020543ed2f20, C4<0>, C4<0>;
L_0000020543f30ef0 .functor AND 1, L_0000020543ed3ba0, L_0000020543ed4f00, C4<1>, C4<1>;
L_0000020543f2f980 .functor AND 1, L_0000020543ed3ba0, L_0000020543ed2f20, C4<1>, C4<1>;
L_0000020543f301d0 .functor OR 1, L_0000020543f30ef0, L_0000020543f2f980, C4<0>, C4<0>;
L_0000020543f30390 .functor AND 1, L_0000020543ed4f00, L_0000020543ed2f20, C4<1>, C4<1>;
L_0000020543f30400 .functor OR 1, L_0000020543f301d0, L_0000020543f30390, C4<0>, C4<0>;
v0000020543ce62a0_0 .net "Cin", 0 0, L_0000020543ed2f20;  1 drivers
v0000020543ce8500_0 .net "Cout", 0 0, L_0000020543f30400;  1 drivers
v0000020543ce7240_0 .net *"_ivl_0", 0 0, L_0000020543f2ffa0;  1 drivers
v0000020543ce85a0_0 .net *"_ivl_10", 0 0, L_0000020543f30390;  1 drivers
v0000020543ce74c0_0 .net *"_ivl_4", 0 0, L_0000020543f30ef0;  1 drivers
v0000020543ce6ac0_0 .net *"_ivl_6", 0 0, L_0000020543f2f980;  1 drivers
v0000020543ce6de0_0 .net *"_ivl_8", 0 0, L_0000020543f301d0;  1 drivers
v0000020543ce7ce0_0 .net "a", 0 0, L_0000020543ed3ba0;  1 drivers
v0000020543ce7d80_0 .net "b", 0 0, L_0000020543ed4f00;  1 drivers
v0000020543ce88c0_0 .net "s", 0 0, L_0000020543f31040;  1 drivers
S_0000020543d22430 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab2520 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543d21ad0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d22430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f308d0 .functor XOR 1, L_0000020543ed2fc0, L_0000020543ed3060, C4<0>, C4<0>;
L_0000020543f2fc20 .functor XOR 1, L_0000020543f308d0, L_0000020543ed31a0, C4<0>, C4<0>;
L_0000020543f30240 .functor AND 1, L_0000020543ed2fc0, L_0000020543ed3060, C4<1>, C4<1>;
L_0000020543f31120 .functor AND 1, L_0000020543ed2fc0, L_0000020543ed31a0, C4<1>, C4<1>;
L_0000020543f30470 .functor OR 1, L_0000020543f30240, L_0000020543f31120, C4<0>, C4<0>;
L_0000020543f31200 .functor AND 1, L_0000020543ed3060, L_0000020543ed31a0, C4<1>, C4<1>;
L_0000020543f2f750 .functor OR 1, L_0000020543f30470, L_0000020543f31200, C4<0>, C4<0>;
v0000020543ce81e0_0 .net "Cin", 0 0, L_0000020543ed31a0;  1 drivers
v0000020543ce8280_0 .net "Cout", 0 0, L_0000020543f2f750;  1 drivers
v0000020543ce83c0_0 .net *"_ivl_0", 0 0, L_0000020543f308d0;  1 drivers
v0000020543ce7600_0 .net *"_ivl_10", 0 0, L_0000020543f31200;  1 drivers
v0000020543ce67a0_0 .net *"_ivl_4", 0 0, L_0000020543f30240;  1 drivers
v0000020543ce8320_0 .net *"_ivl_6", 0 0, L_0000020543f31120;  1 drivers
v0000020543ce8460_0 .net *"_ivl_8", 0 0, L_0000020543f30470;  1 drivers
v0000020543ce6340_0 .net "a", 0 0, L_0000020543ed2fc0;  1 drivers
v0000020543ce7560_0 .net "b", 0 0, L_0000020543ed3060;  1 drivers
v0000020543ce8640_0 .net "s", 0 0, L_0000020543f2fc20;  1 drivers
S_0000020543d21c60 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab2120 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543d21df0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d21c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f2f9f0 .functor XOR 1, L_0000020543ed3560, L_0000020543ed3240, C4<0>, C4<0>;
L_0000020543f2f7c0 .functor XOR 1, L_0000020543f2f9f0, L_0000020543ed36a0, C4<0>, C4<0>;
L_0000020543f305c0 .functor AND 1, L_0000020543ed3560, L_0000020543ed3240, C4<1>, C4<1>;
L_0000020543f2f830 .functor AND 1, L_0000020543ed3560, L_0000020543ed36a0, C4<1>, C4<1>;
L_0000020543f2fc90 .functor OR 1, L_0000020543f305c0, L_0000020543f2f830, C4<0>, C4<0>;
L_0000020543f2fd00 .functor AND 1, L_0000020543ed3240, L_0000020543ed36a0, C4<1>, C4<1>;
L_0000020543f307f0 .functor OR 1, L_0000020543f2fc90, L_0000020543f2fd00, C4<0>, C4<0>;
v0000020543ce86e0_0 .net "Cin", 0 0, L_0000020543ed36a0;  1 drivers
v0000020543ce7a60_0 .net "Cout", 0 0, L_0000020543f307f0;  1 drivers
v0000020543ce7880_0 .net *"_ivl_0", 0 0, L_0000020543f2f9f0;  1 drivers
v0000020543ce6840_0 .net *"_ivl_10", 0 0, L_0000020543f2fd00;  1 drivers
v0000020543ce63e0_0 .net *"_ivl_4", 0 0, L_0000020543f305c0;  1 drivers
v0000020543ce6480_0 .net *"_ivl_6", 0 0, L_0000020543f2f830;  1 drivers
v0000020543ce79c0_0 .net *"_ivl_8", 0 0, L_0000020543f2fc90;  1 drivers
v0000020543ce8780_0 .net "a", 0 0, L_0000020543ed3560;  1 drivers
v0000020543ce8820_0 .net "b", 0 0, L_0000020543ed3240;  1 drivers
v0000020543ce76a0_0 .net "s", 0 0, L_0000020543f2f7c0;  1 drivers
S_0000020543d21f80 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab23e0 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543d22a70 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d21f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f309b0 .functor XOR 1, L_0000020543ed3880, L_0000020543ed7200, C4<0>, C4<0>;
L_0000020543f2fde0 .functor XOR 1, L_0000020543f309b0, L_0000020543ed6260, C4<0>, C4<0>;
L_0000020543f2f8a0 .functor AND 1, L_0000020543ed3880, L_0000020543ed7200, C4<1>, C4<1>;
L_0000020543f304e0 .functor AND 1, L_0000020543ed3880, L_0000020543ed6260, C4<1>, C4<1>;
L_0000020543f2f910 .functor OR 1, L_0000020543f2f8a0, L_0000020543f304e0, C4<0>, C4<0>;
L_0000020543f2fec0 .functor AND 1, L_0000020543ed7200, L_0000020543ed6260, C4<1>, C4<1>;
L_0000020543f2fa60 .functor OR 1, L_0000020543f2f910, L_0000020543f2fec0, C4<0>, C4<0>;
v0000020543ce65c0_0 .net "Cin", 0 0, L_0000020543ed6260;  1 drivers
v0000020543ce6660_0 .net "Cout", 0 0, L_0000020543f2fa60;  1 drivers
v0000020543ce6700_0 .net *"_ivl_0", 0 0, L_0000020543f309b0;  1 drivers
v0000020543ce68e0_0 .net *"_ivl_10", 0 0, L_0000020543f2fec0;  1 drivers
v0000020543ce7920_0 .net *"_ivl_4", 0 0, L_0000020543f2f8a0;  1 drivers
v0000020543ce6980_0 .net *"_ivl_6", 0 0, L_0000020543f304e0;  1 drivers
v0000020543ce6e80_0 .net *"_ivl_8", 0 0, L_0000020543f2f910;  1 drivers
v0000020543ce6c00_0 .net "a", 0 0, L_0000020543ed3880;  1 drivers
v0000020543ce6f20_0 .net "b", 0 0, L_0000020543ed7200;  1 drivers
v0000020543ce6a20_0 .net "s", 0 0, L_0000020543f2fde0;  1 drivers
S_0000020543d24370 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab1a60 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543d24e60 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d24370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f30550 .functor XOR 1, L_0000020543ed7660, L_0000020543ed7520, C4<0>, C4<0>;
L_0000020543f30630 .functor XOR 1, L_0000020543f30550, L_0000020543ed5ae0, C4<0>, C4<0>;
L_0000020543f2fe50 .functor AND 1, L_0000020543ed7660, L_0000020543ed7520, C4<1>, C4<1>;
L_0000020543f2ff30 .functor AND 1, L_0000020543ed7660, L_0000020543ed5ae0, C4<1>, C4<1>;
L_0000020543f30a20 .functor OR 1, L_0000020543f2fe50, L_0000020543f2ff30, C4<0>, C4<0>;
L_0000020543f30010 .functor AND 1, L_0000020543ed7520, L_0000020543ed5ae0, C4<1>, C4<1>;
L_0000020543f300f0 .functor OR 1, L_0000020543f30a20, L_0000020543f30010, C4<0>, C4<0>;
v0000020543ce6fc0_0 .net "Cin", 0 0, L_0000020543ed5ae0;  1 drivers
v0000020543ce7100_0 .net "Cout", 0 0, L_0000020543f300f0;  1 drivers
v0000020543ce7b00_0 .net *"_ivl_0", 0 0, L_0000020543f30550;  1 drivers
v0000020543ce71a0_0 .net *"_ivl_10", 0 0, L_0000020543f30010;  1 drivers
v0000020543ce9860_0 .net *"_ivl_4", 0 0, L_0000020543f2fe50;  1 drivers
v0000020543ce8aa0_0 .net *"_ivl_6", 0 0, L_0000020543f2ff30;  1 drivers
v0000020543cea8a0_0 .net *"_ivl_8", 0 0, L_0000020543f30a20;  1 drivers
v0000020543ce9fe0_0 .net "a", 0 0, L_0000020543ed7660;  1 drivers
v0000020543cead00_0 .net "b", 0 0, L_0000020543ed7520;  1 drivers
v0000020543ce8960_0 .net "s", 0 0, L_0000020543f30630;  1 drivers
S_0000020543d22c00 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab1a20 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543d24690 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d22c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f30a90 .functor XOR 1, L_0000020543ed6d00, L_0000020543ed72a0, C4<0>, C4<0>;
L_0000020543f306a0 .functor XOR 1, L_0000020543f30a90, L_0000020543ed7340, C4<0>, C4<0>;
L_0000020543f30710 .functor AND 1, L_0000020543ed6d00, L_0000020543ed72a0, C4<1>, C4<1>;
L_0000020543f31580 .functor AND 1, L_0000020543ed6d00, L_0000020543ed7340, C4<1>, C4<1>;
L_0000020543f31350 .functor OR 1, L_0000020543f30710, L_0000020543f31580, C4<0>, C4<0>;
L_0000020543f313c0 .functor AND 1, L_0000020543ed72a0, L_0000020543ed7340, C4<1>, C4<1>;
L_0000020543f317b0 .functor OR 1, L_0000020543f31350, L_0000020543f313c0, C4<0>, C4<0>;
v0000020543ce9d60_0 .net "Cin", 0 0, L_0000020543ed7340;  1 drivers
v0000020543ce8a00_0 .net "Cout", 0 0, L_0000020543f317b0;  1 drivers
v0000020543ceada0_0 .net *"_ivl_0", 0 0, L_0000020543f30a90;  1 drivers
v0000020543cea580_0 .net *"_ivl_10", 0 0, L_0000020543f313c0;  1 drivers
v0000020543ceae40_0 .net *"_ivl_4", 0 0, L_0000020543f30710;  1 drivers
v0000020543ce9cc0_0 .net *"_ivl_6", 0 0, L_0000020543f31580;  1 drivers
v0000020543ce92c0_0 .net *"_ivl_8", 0 0, L_0000020543f31350;  1 drivers
v0000020543ce9540_0 .net "a", 0 0, L_0000020543ed6d00;  1 drivers
v0000020543cea800_0 .net "b", 0 0, L_0000020543ed72a0;  1 drivers
v0000020543cea3a0_0 .net "s", 0 0, L_0000020543f306a0;  1 drivers
S_0000020543d22f20 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab2060 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543d230b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d22f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f31890 .functor XOR 1, L_0000020543ed6ee0, L_0000020543ed7980, C4<0>, C4<0>;
L_0000020543f31430 .functor XOR 1, L_0000020543f31890, L_0000020543ed6300, C4<0>, C4<0>;
L_0000020543f31970 .functor AND 1, L_0000020543ed6ee0, L_0000020543ed7980, C4<1>, C4<1>;
L_0000020543f315f0 .functor AND 1, L_0000020543ed6ee0, L_0000020543ed6300, C4<1>, C4<1>;
L_0000020543f31820 .functor OR 1, L_0000020543f31970, L_0000020543f315f0, C4<0>, C4<0>;
L_0000020543f316d0 .functor AND 1, L_0000020543ed7980, L_0000020543ed6300, C4<1>, C4<1>;
L_0000020543f314a0 .functor OR 1, L_0000020543f31820, L_0000020543f316d0, C4<0>, C4<0>;
v0000020543cea4e0_0 .net "Cin", 0 0, L_0000020543ed6300;  1 drivers
v0000020543cea620_0 .net "Cout", 0 0, L_0000020543f314a0;  1 drivers
v0000020543cea6c0_0 .net *"_ivl_0", 0 0, L_0000020543f31890;  1 drivers
v0000020543ce90e0_0 .net *"_ivl_10", 0 0, L_0000020543f316d0;  1 drivers
v0000020543ce9e00_0 .net *"_ivl_4", 0 0, L_0000020543f31970;  1 drivers
v0000020543ceaee0_0 .net *"_ivl_6", 0 0, L_0000020543f315f0;  1 drivers
v0000020543ceab20_0 .net *"_ivl_8", 0 0, L_0000020543f31820;  1 drivers
v0000020543cea760_0 .net "a", 0 0, L_0000020543ed6ee0;  1 drivers
v0000020543ce8fa0_0 .net "b", 0 0, L_0000020543ed7980;  1 drivers
v0000020543ce9a40_0 .net "s", 0 0, L_0000020543f31430;  1 drivers
S_0000020543d23560 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab1aa0 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543d249b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d23560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f31900 .functor XOR 1, L_0000020543ed6440, L_0000020543ed6120, C4<0>, C4<0>;
L_0000020543f312e0 .functor XOR 1, L_0000020543f31900, L_0000020543ed5c20, C4<0>, C4<0>;
L_0000020543f31510 .functor AND 1, L_0000020543ed6440, L_0000020543ed6120, C4<1>, C4<1>;
L_0000020543f31660 .functor AND 1, L_0000020543ed6440, L_0000020543ed5c20, C4<1>, C4<1>;
L_0000020543f31740 .functor OR 1, L_0000020543f31510, L_0000020543f31660, C4<0>, C4<0>;
L_0000020543f126b0 .functor AND 1, L_0000020543ed6120, L_0000020543ed5c20, C4<1>, C4<1>;
L_0000020543f12c60 .functor OR 1, L_0000020543f31740, L_0000020543f126b0, C4<0>, C4<0>;
v0000020543ce9040_0 .net "Cin", 0 0, L_0000020543ed5c20;  1 drivers
v0000020543cea940_0 .net "Cout", 0 0, L_0000020543f12c60;  1 drivers
v0000020543cea260_0 .net *"_ivl_0", 0 0, L_0000020543f31900;  1 drivers
v0000020543ce9180_0 .net *"_ivl_10", 0 0, L_0000020543f126b0;  1 drivers
v0000020543ce9220_0 .net *"_ivl_4", 0 0, L_0000020543f31510;  1 drivers
v0000020543ce8b40_0 .net *"_ivl_6", 0 0, L_0000020543f31660;  1 drivers
v0000020543ceb0c0_0 .net *"_ivl_8", 0 0, L_0000020543f31740;  1 drivers
v0000020543cea1c0_0 .net "a", 0 0, L_0000020543ed6440;  1 drivers
v0000020543ceaf80_0 .net "b", 0 0, L_0000020543ed6120;  1 drivers
v0000020543ceb020_0 .net "s", 0 0, L_0000020543f312e0;  1 drivers
S_0000020543d24ff0 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab1c60 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543d25310 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d24ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f13360 .functor XOR 1, L_0000020543ed64e0, L_0000020543ed57c0, C4<0>, C4<0>;
L_0000020543f11f40 .functor XOR 1, L_0000020543f13360, L_0000020543ed6b20, C4<0>, C4<0>;
L_0000020543f13050 .functor AND 1, L_0000020543ed64e0, L_0000020543ed57c0, C4<1>, C4<1>;
L_0000020543f13210 .functor AND 1, L_0000020543ed64e0, L_0000020543ed6b20, C4<1>, C4<1>;
L_0000020543f125d0 .functor OR 1, L_0000020543f13050, L_0000020543f13210, C4<0>, C4<0>;
L_0000020543f12020 .functor AND 1, L_0000020543ed57c0, L_0000020543ed6b20, C4<1>, C4<1>;
L_0000020543f131a0 .functor OR 1, L_0000020543f125d0, L_0000020543f12020, C4<0>, C4<0>;
v0000020543ce9360_0 .net "Cin", 0 0, L_0000020543ed6b20;  1 drivers
v0000020543ce8c80_0 .net "Cout", 0 0, L_0000020543f131a0;  1 drivers
v0000020543ce9900_0 .net *"_ivl_0", 0 0, L_0000020543f13360;  1 drivers
v0000020543ce9f40_0 .net *"_ivl_10", 0 0, L_0000020543f12020;  1 drivers
v0000020543cea300_0 .net *"_ivl_4", 0 0, L_0000020543f13050;  1 drivers
v0000020543ce9c20_0 .net *"_ivl_6", 0 0, L_0000020543f13210;  1 drivers
v0000020543ceaa80_0 .net *"_ivl_8", 0 0, L_0000020543f125d0;  1 drivers
v0000020543ce8be0_0 .net "a", 0 0, L_0000020543ed64e0;  1 drivers
v0000020543ce8e60_0 .net "b", 0 0, L_0000020543ed57c0;  1 drivers
v0000020543cea9e0_0 .net "s", 0 0, L_0000020543f11f40;  1 drivers
S_0000020543d254a0 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab1fe0 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543d25630 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d254a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f12e90 .functor XOR 1, L_0000020543ed5900, L_0000020543ed6800, C4<0>, C4<0>;
L_0000020543f12b80 .functor XOR 1, L_0000020543f12e90, L_0000020543ed6f80, C4<0>, C4<0>;
L_0000020543f122c0 .functor AND 1, L_0000020543ed5900, L_0000020543ed6800, C4<1>, C4<1>;
L_0000020543f12720 .functor AND 1, L_0000020543ed5900, L_0000020543ed6f80, C4<1>, C4<1>;
L_0000020543f12330 .functor OR 1, L_0000020543f122c0, L_0000020543f12720, C4<0>, C4<0>;
L_0000020543f13130 .functor AND 1, L_0000020543ed6800, L_0000020543ed6f80, C4<1>, C4<1>;
L_0000020543f12aa0 .functor OR 1, L_0000020543f12330, L_0000020543f13130, C4<0>, C4<0>;
v0000020543cea080_0 .net "Cin", 0 0, L_0000020543ed6f80;  1 drivers
v0000020543ce8d20_0 .net "Cout", 0 0, L_0000020543f12aa0;  1 drivers
v0000020543ceabc0_0 .net *"_ivl_0", 0 0, L_0000020543f12e90;  1 drivers
v0000020543ce9ea0_0 .net *"_ivl_10", 0 0, L_0000020543f13130;  1 drivers
v0000020543ce8dc0_0 .net *"_ivl_4", 0 0, L_0000020543f122c0;  1 drivers
v0000020543ce8f00_0 .net *"_ivl_6", 0 0, L_0000020543f12720;  1 drivers
v0000020543cea440_0 .net *"_ivl_8", 0 0, L_0000020543f12330;  1 drivers
v0000020543ce9400_0 .net "a", 0 0, L_0000020543ed5900;  1 drivers
v0000020543cea120_0 .net "b", 0 0, L_0000020543ed6800;  1 drivers
v0000020543ce94a0_0 .net "s", 0 0, L_0000020543f12b80;  1 drivers
S_0000020543d26440 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab25e0 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543d270c0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d26440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f11b50 .functor XOR 1, L_0000020543ed7700, L_0000020543ed7c00, C4<0>, C4<0>;
L_0000020543f12db0 .functor XOR 1, L_0000020543f11b50, L_0000020543ed59a0, C4<0>, C4<0>;
L_0000020543f11c30 .functor AND 1, L_0000020543ed7700, L_0000020543ed7c00, C4<1>, C4<1>;
L_0000020543f12560 .functor AND 1, L_0000020543ed7700, L_0000020543ed59a0, C4<1>, C4<1>;
L_0000020543f11d10 .functor OR 1, L_0000020543f11c30, L_0000020543f12560, C4<0>, C4<0>;
L_0000020543f133d0 .functor AND 1, L_0000020543ed7c00, L_0000020543ed59a0, C4<1>, C4<1>;
L_0000020543f11ca0 .functor OR 1, L_0000020543f11d10, L_0000020543f133d0, C4<0>, C4<0>;
v0000020543ce95e0_0 .net "Cin", 0 0, L_0000020543ed59a0;  1 drivers
v0000020543ceac60_0 .net "Cout", 0 0, L_0000020543f11ca0;  1 drivers
v0000020543ce9680_0 .net *"_ivl_0", 0 0, L_0000020543f11b50;  1 drivers
v0000020543ce9720_0 .net *"_ivl_10", 0 0, L_0000020543f133d0;  1 drivers
v0000020543ce97c0_0 .net *"_ivl_4", 0 0, L_0000020543f11c30;  1 drivers
v0000020543ce99a0_0 .net *"_ivl_6", 0 0, L_0000020543f12560;  1 drivers
v0000020543ce9ae0_0 .net *"_ivl_8", 0 0, L_0000020543f11d10;  1 drivers
v0000020543ce9b80_0 .net "a", 0 0, L_0000020543ed7700;  1 drivers
v0000020543cecce0_0 .net "b", 0 0, L_0000020543ed7c00;  1 drivers
v0000020543cece20_0 .net "s", 0 0, L_0000020543f12db0;  1 drivers
S_0000020543d28830 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab2920 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543d28b50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d28830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f12f70 .functor XOR 1, L_0000020543ed5fe0, L_0000020543ed73e0, C4<0>, C4<0>;
L_0000020543f12790 .functor XOR 1, L_0000020543f12f70, L_0000020543ed6940, C4<0>, C4<0>;
L_0000020543f12170 .functor AND 1, L_0000020543ed5fe0, L_0000020543ed73e0, C4<1>, C4<1>;
L_0000020543f12e20 .functor AND 1, L_0000020543ed5fe0, L_0000020543ed6940, C4<1>, C4<1>;
L_0000020543f11d80 .functor OR 1, L_0000020543f12170, L_0000020543f12e20, C4<0>, C4<0>;
L_0000020543f123a0 .functor AND 1, L_0000020543ed73e0, L_0000020543ed6940, C4<1>, C4<1>;
L_0000020543f13590 .functor OR 1, L_0000020543f11d80, L_0000020543f123a0, C4<0>, C4<0>;
v0000020543cecd80_0 .net "Cin", 0 0, L_0000020543ed6940;  1 drivers
v0000020543ceb200_0 .net "Cout", 0 0, L_0000020543f13590;  1 drivers
v0000020543ced140_0 .net *"_ivl_0", 0 0, L_0000020543f12f70;  1 drivers
v0000020543cecec0_0 .net *"_ivl_10", 0 0, L_0000020543f123a0;  1 drivers
v0000020543ceb660_0 .net *"_ivl_4", 0 0, L_0000020543f12170;  1 drivers
v0000020543ceb2a0_0 .net *"_ivl_6", 0 0, L_0000020543f12e20;  1 drivers
v0000020543cec6a0_0 .net *"_ivl_8", 0 0, L_0000020543f11d80;  1 drivers
v0000020543cebf20_0 .net "a", 0 0, L_0000020543ed5fe0;  1 drivers
v0000020543ceb840_0 .net "b", 0 0, L_0000020543ed73e0;  1 drivers
v0000020543ced000_0 .net "s", 0 0, L_0000020543f12790;  1 drivers
S_0000020543d27d40 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543d228e0;
 .timescale 0 0;
P_0000020543ab2620 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543d286a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d27d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f12480 .functor XOR 1, L_0000020543ed5ea0, L_0000020543ed6580, C4<0>, C4<0>;
L_0000020543f13440 .functor XOR 1, L_0000020543f12480, L_0000020543ed6620, C4<0>, C4<0>;
L_0000020543f12f00 .functor AND 1, L_0000020543ed5ea0, L_0000020543ed6580, C4<1>, C4<1>;
L_0000020543f12bf0 .functor AND 1, L_0000020543ed5ea0, L_0000020543ed6620, C4<1>, C4<1>;
L_0000020543f12410 .functor OR 1, L_0000020543f12f00, L_0000020543f12bf0, C4<0>, C4<0>;
L_0000020543f12cd0 .functor AND 1, L_0000020543ed6580, L_0000020543ed6620, C4<1>, C4<1>;
L_0000020543f12d40 .functor OR 1, L_0000020543f12410, L_0000020543f12cd0, C4<0>, C4<0>;
v0000020543cec9c0_0 .net "Cin", 0 0, L_0000020543ed6620;  1 drivers
v0000020543ced460_0 .net "Cout", 0 0, L_0000020543f12d40;  1 drivers
v0000020543ceb980_0 .net *"_ivl_0", 0 0, L_0000020543f12480;  1 drivers
v0000020543ced1e0_0 .net *"_ivl_10", 0 0, L_0000020543f12cd0;  1 drivers
v0000020543cec600_0 .net *"_ivl_4", 0 0, L_0000020543f12f00;  1 drivers
v0000020543ceca60_0 .net *"_ivl_6", 0 0, L_0000020543f12bf0;  1 drivers
v0000020543cec7e0_0 .net *"_ivl_8", 0 0, L_0000020543f12410;  1 drivers
v0000020543ced500_0 .net "a", 0 0, L_0000020543ed5ea0;  1 drivers
v0000020543cebac0_0 .net "b", 0 0, L_0000020543ed6580;  1 drivers
v0000020543ceb480_0 .net "s", 0 0, L_0000020543f13440;  1 drivers
S_0000020543d281f0 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543d20fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543ab2720 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543cebb60_0 .net *"_ivl_0", 15 0, L_0000020543ed2700;  1 drivers
L_0000020543df4328 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543cebc00_0 .net *"_ivl_3", 7 0, L_0000020543df4328;  1 drivers
v0000020543cec740_0 .net *"_ivl_4", 15 0, L_0000020543ed1080;  1 drivers
L_0000020543df4370 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543cebca0_0 .net *"_ivl_7", 7 0, L_0000020543df4370;  1 drivers
v0000020543cebd40_0 .net "a", 7 0, L_0000020543ed2520;  alias, 1 drivers
v0000020543cec920_0 .net "b", 7 0, v0000020543ceb7a0_0;  alias, 1 drivers
v0000020543cebe80_0 .net "y", 15 0, L_0000020543ed1120;  alias, 1 drivers
L_0000020543ed2700 .concat [ 8 8 0 0], L_0000020543ed2520, L_0000020543df4328;
L_0000020543ed1080 .concat [ 8 8 0 0], v0000020543ceb7a0_0, L_0000020543df4370;
L_0000020543ed1120 .arith/mult 16, L_0000020543ed2700, L_0000020543ed1080;
S_0000020543d26da0 .scope generate, "genblk1[1]" "genblk1[1]" 5 56, 5 56 0, S_0000020543d204f0;
 .timescale 0 0;
P_0000020543ab1260 .param/l "co_idx" 0 5 56, +C4<01>;
S_0000020543d28ce0 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543d26da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543ab2160 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df4448 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543d33ae0_0 .net/2u *"_ivl_0", 1 0, L_0000020543df4448;  1 drivers
L_0000020543df4520 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d33900_0 .net/2u *"_ivl_10", 15 0, L_0000020543df4520;  1 drivers
v0000020543d34260_0 .net *"_ivl_2", 0 0, L_0000020543ed5b80;  1 drivers
v0000020543d339a0_0 .net "a_in", 7 0, L_0000020543f82f50;  alias, 1 drivers
v0000020543d33b80_0 .net "a_out", 7 0, o0000020543c75d98;  alias, 0 drivers
v0000020543d337c0_0 .var "a_out_reg", 7 0;
v0000020543d34440_0 .net "a_val", 7 0, v0000020543d337c0_0;  1 drivers
v0000020543d353e0_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543d352a0_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543d35520_0 .net "d_in", 31 0, L_0000020543f81eb0;  alias, 1 drivers
v0000020543d35020_0 .net "d_out", 31 0, L_0000020543ed78e0;  alias, 1 drivers
v0000020543d35ca0_0 .net "ext_y_val", 31 0, L_0000020543ed5cc0;  1 drivers
v0000020543d33c20_0 .net "ps_out_cout", 0 0, L_0000020543edba80;  1 drivers
v0000020543d35b60_0 .net "ps_out_val", 31 0, L_0000020543edc480;  1 drivers
v0000020543d34580_0 .var "psum_stored", 31 0;
v0000020543d35160_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543d349e0_0 .net "w_val", 7 0, L_0000020543ed77a0;  1 drivers
v0000020543d355c0_0 .var "weight_stored", 31 0;
v0000020543d33cc0_0 .net "y_val", 15 0, L_0000020543ed7840;  1 drivers
L_0000020543ed5b80 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df4448;
L_0000020543ed78e0 .functor MUXZ 32, v0000020543d34580_0, v0000020543d355c0_0, L_0000020543ed5b80, C4<>;
L_0000020543ed77a0 .part v0000020543d355c0_0, 0, 8;
L_0000020543ed5cc0 .concat [ 16 16 0 0], L_0000020543ed7840, L_0000020543df4520;
S_0000020543d28380 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543d28ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543ab2660 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df4568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543d314c0_0 .net/2u *"_ivl_228", 0 0, L_0000020543df4568;  1 drivers
v0000020543d32780_0 .net "a", 31 0, L_0000020543ed5cc0;  alias, 1 drivers
v0000020543d31920_0 .net "b", 31 0, L_0000020543f81eb0;  alias, 1 drivers
v0000020543d32c80_0 .net "carry", 32 0, L_0000020543edb580;  1 drivers
v0000020543d32140_0 .net "cout", 0 0, L_0000020543edba80;  alias, 1 drivers
v0000020543d32280_0 .net "y", 31 0, L_0000020543edc480;  alias, 1 drivers
L_0000020543ed5a40 .part L_0000020543ed5cc0, 0, 1;
L_0000020543ed6bc0 .part L_0000020543f81eb0, 0, 1;
L_0000020543ed5540 .part L_0000020543edb580, 0, 1;
L_0000020543ed7480 .part L_0000020543ed5cc0, 1, 1;
L_0000020543ed7ac0 .part L_0000020543f81eb0, 1, 1;
L_0000020543ed7b60 .part L_0000020543edb580, 1, 1;
L_0000020543ed69e0 .part L_0000020543ed5cc0, 2, 1;
L_0000020543ed6760 .part L_0000020543f81eb0, 2, 1;
L_0000020543ed6080 .part L_0000020543edb580, 2, 1;
L_0000020543ed61c0 .part L_0000020543ed5cc0, 3, 1;
L_0000020543ed63a0 .part L_0000020543f81eb0, 3, 1;
L_0000020543ed7020 .part L_0000020543edb580, 3, 1;
L_0000020543ed5d60 .part L_0000020543ed5cc0, 4, 1;
L_0000020543ed75c0 .part L_0000020543f81eb0, 4, 1;
L_0000020543ed7ca0 .part L_0000020543edb580, 4, 1;
L_0000020543ed5e00 .part L_0000020543ed5cc0, 5, 1;
L_0000020543ed6a80 .part L_0000020543f81eb0, 5, 1;
L_0000020543ed70c0 .part L_0000020543edb580, 5, 1;
L_0000020543ed6c60 .part L_0000020543ed5cc0, 6, 1;
L_0000020543ed6da0 .part L_0000020543f81eb0, 6, 1;
L_0000020543ed7160 .part L_0000020543edb580, 6, 1;
L_0000020543ed5680 .part L_0000020543ed5cc0, 7, 1;
L_0000020543ed5720 .part L_0000020543f81eb0, 7, 1;
L_0000020543ed5860 .part L_0000020543edb580, 7, 1;
L_0000020543ed6e40 .part L_0000020543ed5cc0, 8, 1;
L_0000020543ed7e80 .part L_0000020543f81eb0, 8, 1;
L_0000020543ed8060 .part L_0000020543edb580, 8, 1;
L_0000020543eda360 .part L_0000020543ed5cc0, 9, 1;
L_0000020543ed8a60 .part L_0000020543f81eb0, 9, 1;
L_0000020543ed9960 .part L_0000020543edb580, 9, 1;
L_0000020543ed8d80 .part L_0000020543ed5cc0, 10, 1;
L_0000020543ed8ba0 .part L_0000020543f81eb0, 10, 1;
L_0000020543ed7de0 .part L_0000020543edb580, 10, 1;
L_0000020543ed81a0 .part L_0000020543ed5cc0, 11, 1;
L_0000020543ed90a0 .part L_0000020543f81eb0, 11, 1;
L_0000020543eda4a0 .part L_0000020543edb580, 11, 1;
L_0000020543ed8b00 .part L_0000020543ed5cc0, 12, 1;
L_0000020543ed9dc0 .part L_0000020543f81eb0, 12, 1;
L_0000020543ed8380 .part L_0000020543edb580, 12, 1;
L_0000020543ed7fc0 .part L_0000020543ed5cc0, 13, 1;
L_0000020543ed91e0 .part L_0000020543f81eb0, 13, 1;
L_0000020543ed8740 .part L_0000020543edb580, 13, 1;
L_0000020543ed8240 .part L_0000020543ed5cc0, 14, 1;
L_0000020543ed9820 .part L_0000020543f81eb0, 14, 1;
L_0000020543ed9d20 .part L_0000020543edb580, 14, 1;
L_0000020543ed8e20 .part L_0000020543ed5cc0, 15, 1;
L_0000020543eda220 .part L_0000020543f81eb0, 15, 1;
L_0000020543eda040 .part L_0000020543edb580, 15, 1;
L_0000020543ed8ec0 .part L_0000020543ed5cc0, 16, 1;
L_0000020543ed89c0 .part L_0000020543f81eb0, 16, 1;
L_0000020543ed9be0 .part L_0000020543edb580, 16, 1;
L_0000020543ed98c0 .part L_0000020543ed5cc0, 17, 1;
L_0000020543ed8420 .part L_0000020543f81eb0, 17, 1;
L_0000020543ed8f60 .part L_0000020543edb580, 17, 1;
L_0000020543ed8880 .part L_0000020543ed5cc0, 18, 1;
L_0000020543ed9a00 .part L_0000020543f81eb0, 18, 1;
L_0000020543ed8c40 .part L_0000020543edb580, 18, 1;
L_0000020543ed8ce0 .part L_0000020543ed5cc0, 19, 1;
L_0000020543ed9000 .part L_0000020543f81eb0, 19, 1;
L_0000020543ed84c0 .part L_0000020543edb580, 19, 1;
L_0000020543ed9140 .part L_0000020543ed5cc0, 20, 1;
L_0000020543ed9280 .part L_0000020543f81eb0, 20, 1;
L_0000020543ed9aa0 .part L_0000020543edb580, 20, 1;
L_0000020543ed8560 .part L_0000020543ed5cc0, 21, 1;
L_0000020543ed9c80 .part L_0000020543f81eb0, 21, 1;
L_0000020543ed9320 .part L_0000020543edb580, 21, 1;
L_0000020543ed8100 .part L_0000020543ed5cc0, 22, 1;
L_0000020543ed9460 .part L_0000020543f81eb0, 22, 1;
L_0000020543ed9500 .part L_0000020543edb580, 22, 1;
L_0000020543eda400 .part L_0000020543ed5cc0, 23, 1;
L_0000020543ed82e0 .part L_0000020543f81eb0, 23, 1;
L_0000020543ed9b40 .part L_0000020543edb580, 23, 1;
L_0000020543ed8600 .part L_0000020543ed5cc0, 24, 1;
L_0000020543ed93c0 .part L_0000020543f81eb0, 24, 1;
L_0000020543eda2c0 .part L_0000020543edb580, 24, 1;
L_0000020543ed9e60 .part L_0000020543ed5cc0, 25, 1;
L_0000020543ed95a0 .part L_0000020543f81eb0, 25, 1;
L_0000020543ed86a0 .part L_0000020543edb580, 25, 1;
L_0000020543ed7f20 .part L_0000020543ed5cc0, 26, 1;
L_0000020543ed7d40 .part L_0000020543f81eb0, 26, 1;
L_0000020543ed9640 .part L_0000020543edb580, 26, 1;
L_0000020543ed96e0 .part L_0000020543ed5cc0, 27, 1;
L_0000020543ed9f00 .part L_0000020543f81eb0, 27, 1;
L_0000020543ed9780 .part L_0000020543edb580, 27, 1;
L_0000020543ed9fa0 .part L_0000020543ed5cc0, 28, 1;
L_0000020543ed87e0 .part L_0000020543f81eb0, 28, 1;
L_0000020543eda0e0 .part L_0000020543edb580, 28, 1;
L_0000020543eda180 .part L_0000020543ed5cc0, 29, 1;
L_0000020543ed8920 .part L_0000020543f81eb0, 29, 1;
L_0000020543edc8e0 .part L_0000020543edb580, 29, 1;
L_0000020543edc3e0 .part L_0000020543ed5cc0, 30, 1;
L_0000020543edb260 .part L_0000020543f81eb0, 30, 1;
L_0000020543edc200 .part L_0000020543edb580, 30, 1;
L_0000020543eda5e0 .part L_0000020543ed5cc0, 31, 1;
L_0000020543edb300 .part L_0000020543f81eb0, 31, 1;
L_0000020543edac20 .part L_0000020543edb580, 31, 1;
LS_0000020543edc480_0_0 .concat8 [ 1 1 1 1], L_0000020543f12800, L_0000020543f12870, L_0000020543f121e0, L_0000020543f11e60;
LS_0000020543edc480_0_4 .concat8 [ 1 1 1 1], L_0000020543f70f70, L_0000020543f718a0, L_0000020543f70170, L_0000020543f70e20;
LS_0000020543edc480_0_8 .concat8 [ 1 1 1 1], L_0000020543f70cd0, L_0000020543f70100, L_0000020543f71360, L_0000020543f705d0;
LS_0000020543edc480_0_12 .concat8 [ 1 1 1 1], L_0000020543f6fe60, L_0000020543f724e0, L_0000020543f71de0, L_0000020543f72c50;
LS_0000020543edc480_0_16 .concat8 [ 1 1 1 1], L_0000020543f72d30, L_0000020543f733c0, L_0000020543f72160, L_0000020543f72320;
LS_0000020543edc480_0_20 .concat8 [ 1 1 1 1], L_0000020543f73040, L_0000020543f71e50, L_0000020543f74620, L_0000020543f74850;
LS_0000020543edc480_0_24 .concat8 [ 1 1 1 1], L_0000020543f73dd0, L_0000020543f74000, L_0000020543f74070, L_0000020543f73b30;
LS_0000020543edc480_0_28 .concat8 [ 1 1 1 1], L_0000020543f74fc0, L_0000020543f74460, L_0000020543f74a10, L_0000020543f75810;
LS_0000020543edc480_1_0 .concat8 [ 4 4 4 4], LS_0000020543edc480_0_0, LS_0000020543edc480_0_4, LS_0000020543edc480_0_8, LS_0000020543edc480_0_12;
LS_0000020543edc480_1_4 .concat8 [ 4 4 4 4], LS_0000020543edc480_0_16, LS_0000020543edc480_0_20, LS_0000020543edc480_0_24, LS_0000020543edc480_0_28;
L_0000020543edc480 .concat8 [ 16 16 0 0], LS_0000020543edc480_1_0, LS_0000020543edc480_1_4;
LS_0000020543edb580_0_0 .concat8 [ 1 1 1 1], L_0000020543df4568, L_0000020543f134b0, L_0000020543f11bc0, L_0000020543f11df0;
LS_0000020543edb580_0_4 .concat8 [ 1 1 1 1], L_0000020543f70480, L_0000020543f710c0, L_0000020543f71590, L_0000020543f713d0;
LS_0000020543edb580_0_8 .concat8 [ 1 1 1 1], L_0000020543f709c0, L_0000020543f70a30, L_0000020543f70020, L_0000020543f6fd80;
LS_0000020543edb580_0_12 .concat8 [ 1 1 1 1], L_0000020543f717c0, L_0000020543f72be0, L_0000020543f71ad0, L_0000020543f72b70;
LS_0000020543edb580_0_16 .concat8 [ 1 1 1 1], L_0000020543f732e0, L_0000020543f73430, L_0000020543f72010, L_0000020543f72f60;
LS_0000020543edb580_0_20 .concat8 [ 1 1 1 1], L_0000020543f719f0, L_0000020543f71fa0, L_0000020543f72400, L_0000020543f736d0;
LS_0000020543edb580_0_24 .concat8 [ 1 1 1 1], L_0000020543f74230, L_0000020543f73f90, L_0000020543f73900, L_0000020543f73740;
LS_0000020543edb580_0_28 .concat8 [ 1 1 1 1], L_0000020543f74f50, L_0000020543f74d20, L_0000020543f749a0, L_0000020543f73660;
LS_0000020543edb580_0_32 .concat8 [ 1 0 0 0], L_0000020543f75ff0;
LS_0000020543edb580_1_0 .concat8 [ 4 4 4 4], LS_0000020543edb580_0_0, LS_0000020543edb580_0_4, LS_0000020543edb580_0_8, LS_0000020543edb580_0_12;
LS_0000020543edb580_1_4 .concat8 [ 4 4 4 4], LS_0000020543edb580_0_16, LS_0000020543edb580_0_20, LS_0000020543edb580_0_24, LS_0000020543edb580_0_28;
LS_0000020543edb580_1_8 .concat8 [ 1 0 0 0], LS_0000020543edb580_0_32;
L_0000020543edb580 .concat8 [ 16 16 1 0], LS_0000020543edb580_1_0, LS_0000020543edb580_1_4, LS_0000020543edb580_1_8;
L_0000020543edba80 .part L_0000020543edb580, 32, 1;
S_0000020543d29190 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab1ca0 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543d27250 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d29190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f12b10 .functor XOR 1, L_0000020543ed5a40, L_0000020543ed6bc0, C4<0>, C4<0>;
L_0000020543f12800 .functor XOR 1, L_0000020543f12b10, L_0000020543ed5540, C4<0>, C4<0>;
L_0000020543f11fb0 .functor AND 1, L_0000020543ed5a40, L_0000020543ed6bc0, C4<1>, C4<1>;
L_0000020543f130c0 .functor AND 1, L_0000020543ed5a40, L_0000020543ed5540, C4<1>, C4<1>;
L_0000020543f13280 .functor OR 1, L_0000020543f11fb0, L_0000020543f130c0, C4<0>, C4<0>;
L_0000020543f132f0 .functor AND 1, L_0000020543ed6bc0, L_0000020543ed5540, C4<1>, C4<1>;
L_0000020543f134b0 .functor OR 1, L_0000020543f13280, L_0000020543f132f0, C4<0>, C4<0>;
v0000020543cec240_0 .net "Cin", 0 0, L_0000020543ed5540;  1 drivers
v0000020543ced6e0_0 .net "Cout", 0 0, L_0000020543f134b0;  1 drivers
v0000020543cec2e0_0 .net *"_ivl_0", 0 0, L_0000020543f12b10;  1 drivers
v0000020543ced780_0 .net *"_ivl_10", 0 0, L_0000020543f132f0;  1 drivers
v0000020543ced820_0 .net *"_ivl_4", 0 0, L_0000020543f11fb0;  1 drivers
v0000020543cecb00_0 .net *"_ivl_6", 0 0, L_0000020543f130c0;  1 drivers
v0000020543cec420_0 .net *"_ivl_8", 0 0, L_0000020543f13280;  1 drivers
v0000020543cec4c0_0 .net "a", 0 0, L_0000020543ed5a40;  1 drivers
v0000020543cec560_0 .net "b", 0 0, L_0000020543ed6bc0;  1 drivers
v0000020543ced8c0_0 .net "s", 0 0, L_0000020543f12800;  1 drivers
S_0000020543d27890 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab1be0 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543d25e00 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d27890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f12640 .functor XOR 1, L_0000020543ed7480, L_0000020543ed7ac0, C4<0>, C4<0>;
L_0000020543f12870 .functor XOR 1, L_0000020543f12640, L_0000020543ed7b60, C4<0>, C4<0>;
L_0000020543f12090 .functor AND 1, L_0000020543ed7480, L_0000020543ed7ac0, C4<1>, C4<1>;
L_0000020543f13520 .functor AND 1, L_0000020543ed7480, L_0000020543ed7b60, C4<1>, C4<1>;
L_0000020543f13600 .functor OR 1, L_0000020543f12090, L_0000020543f13520, C4<0>, C4<0>;
L_0000020543f12100 .functor AND 1, L_0000020543ed7ac0, L_0000020543ed7b60, C4<1>, C4<1>;
L_0000020543f11bc0 .functor OR 1, L_0000020543f13600, L_0000020543f12100, C4<0>, C4<0>;
v0000020543cee400_0 .net "Cin", 0 0, L_0000020543ed7b60;  1 drivers
v0000020543cedfa0_0 .net "Cout", 0 0, L_0000020543f11bc0;  1 drivers
v0000020543cef6c0_0 .net *"_ivl_0", 0 0, L_0000020543f12640;  1 drivers
v0000020543cee040_0 .net *"_ivl_10", 0 0, L_0000020543f12100;  1 drivers
v0000020543cedf00_0 .net *"_ivl_4", 0 0, L_0000020543f12090;  1 drivers
v0000020543cef760_0 .net *"_ivl_6", 0 0, L_0000020543f13520;  1 drivers
v0000020543ced960_0 .net *"_ivl_8", 0 0, L_0000020543f13600;  1 drivers
v0000020543ceda00_0 .net "a", 0 0, L_0000020543ed7480;  1 drivers
v0000020543cef940_0 .net "b", 0 0, L_0000020543ed7ac0;  1 drivers
v0000020543cefda0_0 .net "s", 0 0, L_0000020543f12870;  1 drivers
S_0000020543d289c0 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab2960 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543d26120 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d289c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f13670 .functor XOR 1, L_0000020543ed69e0, L_0000020543ed6760, C4<0>, C4<0>;
L_0000020543f121e0 .functor XOR 1, L_0000020543f13670, L_0000020543ed6080, C4<0>, C4<0>;
L_0000020543f11ae0 .functor AND 1, L_0000020543ed69e0, L_0000020543ed6760, C4<1>, C4<1>;
L_0000020543f128e0 .functor AND 1, L_0000020543ed69e0, L_0000020543ed6080, C4<1>, C4<1>;
L_0000020543f12250 .functor OR 1, L_0000020543f11ae0, L_0000020543f128e0, C4<0>, C4<0>;
L_0000020543f12950 .functor AND 1, L_0000020543ed6760, L_0000020543ed6080, C4<1>, C4<1>;
L_0000020543f11df0 .functor OR 1, L_0000020543f12250, L_0000020543f12950, C4<0>, C4<0>;
v0000020543cefc60_0 .net "Cin", 0 0, L_0000020543ed6080;  1 drivers
v0000020543cee0e0_0 .net "Cout", 0 0, L_0000020543f11df0;  1 drivers
v0000020543cedaa0_0 .net *"_ivl_0", 0 0, L_0000020543f13670;  1 drivers
v0000020543cefb20_0 .net *"_ivl_10", 0 0, L_0000020543f12950;  1 drivers
v0000020543cedd20_0 .net *"_ivl_4", 0 0, L_0000020543f11ae0;  1 drivers
v0000020543cefe40_0 .net *"_ivl_6", 0 0, L_0000020543f128e0;  1 drivers
v0000020543cef9e0_0 .net *"_ivl_8", 0 0, L_0000020543f12250;  1 drivers
v0000020543cee220_0 .net "a", 0 0, L_0000020543ed69e0;  1 drivers
v0000020543cee720_0 .net "b", 0 0, L_0000020543ed6760;  1 drivers
v0000020543cee180_0 .net "s", 0 0, L_0000020543f121e0;  1 drivers
S_0000020543d265d0 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab1ce0 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543d273e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d265d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f124f0 .functor XOR 1, L_0000020543ed61c0, L_0000020543ed63a0, C4<0>, C4<0>;
L_0000020543f11e60 .functor XOR 1, L_0000020543f124f0, L_0000020543ed7020, C4<0>, C4<0>;
L_0000020543f129c0 .functor AND 1, L_0000020543ed61c0, L_0000020543ed63a0, C4<1>, C4<1>;
L_0000020543f11ed0 .functor AND 1, L_0000020543ed61c0, L_0000020543ed7020, C4<1>, C4<1>;
L_0000020543f12a30 .functor OR 1, L_0000020543f129c0, L_0000020543f11ed0, C4<0>, C4<0>;
L_0000020543f70330 .functor AND 1, L_0000020543ed63a0, L_0000020543ed7020, C4<1>, C4<1>;
L_0000020543f70480 .functor OR 1, L_0000020543f12a30, L_0000020543f70330, C4<0>, C4<0>;
v0000020543ceddc0_0 .net "Cin", 0 0, L_0000020543ed7020;  1 drivers
v0000020543cee860_0 .net "Cout", 0 0, L_0000020543f70480;  1 drivers
v0000020543cefd00_0 .net *"_ivl_0", 0 0, L_0000020543f124f0;  1 drivers
v0000020543cef800_0 .net *"_ivl_10", 0 0, L_0000020543f70330;  1 drivers
v0000020543cee7c0_0 .net *"_ivl_4", 0 0, L_0000020543f129c0;  1 drivers
v0000020543cedb40_0 .net *"_ivl_6", 0 0, L_0000020543f11ed0;  1 drivers
v0000020543cedc80_0 .net *"_ivl_8", 0 0, L_0000020543f12a30;  1 drivers
v0000020543cedbe0_0 .net "a", 0 0, L_0000020543ed61c0;  1 drivers
v0000020543cee680_0 .net "b", 0 0, L_0000020543ed63a0;  1 drivers
v0000020543cef300_0 .net "s", 0 0, L_0000020543f11e60;  1 drivers
S_0000020543d27570 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab1d20 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543d25f90 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d27570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f71600 .functor XOR 1, L_0000020543ed5d60, L_0000020543ed75c0, C4<0>, C4<0>;
L_0000020543f70f70 .functor XOR 1, L_0000020543f71600, L_0000020543ed7ca0, C4<0>, C4<0>;
L_0000020543f70790 .functor AND 1, L_0000020543ed5d60, L_0000020543ed75c0, C4<1>, C4<1>;
L_0000020543f6ff40 .functor AND 1, L_0000020543ed5d60, L_0000020543ed7ca0, C4<1>, C4<1>;
L_0000020543f706b0 .functor OR 1, L_0000020543f70790, L_0000020543f6ff40, C4<0>, C4<0>;
L_0000020543f71670 .functor AND 1, L_0000020543ed75c0, L_0000020543ed7ca0, C4<1>, C4<1>;
L_0000020543f710c0 .functor OR 1, L_0000020543f706b0, L_0000020543f71670, C4<0>, C4<0>;
v0000020543cee900_0 .net "Cin", 0 0, L_0000020543ed7ca0;  1 drivers
v0000020543cee9a0_0 .net "Cout", 0 0, L_0000020543f710c0;  1 drivers
v0000020543cef8a0_0 .net *"_ivl_0", 0 0, L_0000020543f71600;  1 drivers
v0000020543cee2c0_0 .net *"_ivl_10", 0 0, L_0000020543f71670;  1 drivers
v0000020543cef620_0 .net *"_ivl_4", 0 0, L_0000020543f70790;  1 drivers
v0000020543cefa80_0 .net *"_ivl_6", 0 0, L_0000020543f6ff40;  1 drivers
v0000020543cefee0_0 .net *"_ivl_8", 0 0, L_0000020543f706b0;  1 drivers
v0000020543cef1c0_0 .net "a", 0 0, L_0000020543ed5d60;  1 drivers
v0000020543ceea40_0 .net "b", 0 0, L_0000020543ed75c0;  1 drivers
v0000020543cefbc0_0 .net "s", 0 0, L_0000020543f70f70;  1 drivers
S_0000020543d27700 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab26e0 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543d27ed0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d27700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f71280 .functor XOR 1, L_0000020543ed5e00, L_0000020543ed6a80, C4<0>, C4<0>;
L_0000020543f718a0 .functor XOR 1, L_0000020543f71280, L_0000020543ed70c0, C4<0>, C4<0>;
L_0000020543f71830 .functor AND 1, L_0000020543ed5e00, L_0000020543ed6a80, C4<1>, C4<1>;
L_0000020543f708e0 .functor AND 1, L_0000020543ed5e00, L_0000020543ed70c0, C4<1>, C4<1>;
L_0000020543f71050 .functor OR 1, L_0000020543f71830, L_0000020543f708e0, C4<0>, C4<0>;
L_0000020543f70950 .functor AND 1, L_0000020543ed6a80, L_0000020543ed70c0, C4<1>, C4<1>;
L_0000020543f71590 .functor OR 1, L_0000020543f71050, L_0000020543f70950, C4<0>, C4<0>;
v0000020543cede60_0 .net "Cin", 0 0, L_0000020543ed70c0;  1 drivers
v0000020543cee360_0 .net "Cout", 0 0, L_0000020543f71590;  1 drivers
v0000020543cee540_0 .net *"_ivl_0", 0 0, L_0000020543f71280;  1 drivers
v0000020543cee4a0_0 .net *"_ivl_10", 0 0, L_0000020543f70950;  1 drivers
v0000020543cee5e0_0 .net *"_ivl_4", 0 0, L_0000020543f71830;  1 drivers
v0000020543ceeae0_0 .net *"_ivl_6", 0 0, L_0000020543f708e0;  1 drivers
v0000020543ceec20_0 .net *"_ivl_8", 0 0, L_0000020543f71050;  1 drivers
v0000020543ceeb80_0 .net "a", 0 0, L_0000020543ed5e00;  1 drivers
v0000020543ceecc0_0 .net "b", 0 0, L_0000020543ed6a80;  1 drivers
v0000020543cef3a0_0 .net "s", 0 0, L_0000020543f718a0;  1 drivers
S_0000020543d25c70 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab2360 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543d28e70 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d25c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f70d40 .functor XOR 1, L_0000020543ed6c60, L_0000020543ed6da0, C4<0>, C4<0>;
L_0000020543f70170 .functor XOR 1, L_0000020543f70d40, L_0000020543ed7160, C4<0>, C4<0>;
L_0000020543f712f0 .functor AND 1, L_0000020543ed6c60, L_0000020543ed6da0, C4<1>, C4<1>;
L_0000020543f71440 .functor AND 1, L_0000020543ed6c60, L_0000020543ed7160, C4<1>, C4<1>;
L_0000020543f70800 .functor OR 1, L_0000020543f712f0, L_0000020543f71440, C4<0>, C4<0>;
L_0000020543f70250 .functor AND 1, L_0000020543ed6da0, L_0000020543ed7160, C4<1>, C4<1>;
L_0000020543f713d0 .functor OR 1, L_0000020543f70800, L_0000020543f70250, C4<0>, C4<0>;
v0000020543ceed60_0 .net "Cin", 0 0, L_0000020543ed7160;  1 drivers
v0000020543ceee00_0 .net "Cout", 0 0, L_0000020543f713d0;  1 drivers
v0000020543ceeea0_0 .net *"_ivl_0", 0 0, L_0000020543f70d40;  1 drivers
v0000020543ceef40_0 .net *"_ivl_10", 0 0, L_0000020543f70250;  1 drivers
v0000020543ceefe0_0 .net *"_ivl_4", 0 0, L_0000020543f712f0;  1 drivers
v0000020543cef080_0 .net *"_ivl_6", 0 0, L_0000020543f71440;  1 drivers
v0000020543cef120_0 .net *"_ivl_8", 0 0, L_0000020543f70800;  1 drivers
v0000020543cef260_0 .net "a", 0 0, L_0000020543ed6c60;  1 drivers
v0000020543cef440_0 .net "b", 0 0, L_0000020543ed6da0;  1 drivers
v0000020543cef4e0_0 .net "s", 0 0, L_0000020543f70170;  1 drivers
S_0000020543d29000 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab1ae0 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543d262b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d29000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f70640 .functor XOR 1, L_0000020543ed5680, L_0000020543ed5720, C4<0>, C4<0>;
L_0000020543f70e20 .functor XOR 1, L_0000020543f70640, L_0000020543ed5860, C4<0>, C4<0>;
L_0000020543f70aa0 .functor AND 1, L_0000020543ed5680, L_0000020543ed5720, C4<1>, C4<1>;
L_0000020543f704f0 .functor AND 1, L_0000020543ed5680, L_0000020543ed5860, C4<1>, C4<1>;
L_0000020543f70560 .functor OR 1, L_0000020543f70aa0, L_0000020543f704f0, C4<0>, C4<0>;
L_0000020543f6fd10 .functor AND 1, L_0000020543ed5720, L_0000020543ed5860, C4<1>, C4<1>;
L_0000020543f709c0 .functor OR 1, L_0000020543f70560, L_0000020543f6fd10, C4<0>, C4<0>;
v0000020543cef580_0 .net "Cin", 0 0, L_0000020543ed5860;  1 drivers
v0000020543d29cc0_0 .net "Cout", 0 0, L_0000020543f709c0;  1 drivers
v0000020543d2b980_0 .net *"_ivl_0", 0 0, L_0000020543f70640;  1 drivers
v0000020543d2a1c0_0 .net *"_ivl_10", 0 0, L_0000020543f6fd10;  1 drivers
v0000020543d2ac60_0 .net *"_ivl_4", 0 0, L_0000020543f70aa0;  1 drivers
v0000020543d2a120_0 .net *"_ivl_6", 0 0, L_0000020543f704f0;  1 drivers
v0000020543d2a080_0 .net *"_ivl_8", 0 0, L_0000020543f70560;  1 drivers
v0000020543d2b520_0 .net "a", 0 0, L_0000020543ed5680;  1 drivers
v0000020543d29f40_0 .net "b", 0 0, L_0000020543ed5720;  1 drivers
v0000020543d29ea0_0 .net "s", 0 0, L_0000020543f70e20;  1 drivers
S_0000020543d26760 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab2760 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543d26a80 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d26760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f70090 .functor XOR 1, L_0000020543ed6e40, L_0000020543ed7e80, C4<0>, C4<0>;
L_0000020543f70cd0 .functor XOR 1, L_0000020543f70090, L_0000020543ed8060, C4<0>, C4<0>;
L_0000020543f71130 .functor AND 1, L_0000020543ed6e40, L_0000020543ed7e80, C4<1>, C4<1>;
L_0000020543f70720 .functor AND 1, L_0000020543ed6e40, L_0000020543ed8060, C4<1>, C4<1>;
L_0000020543f70db0 .functor OR 1, L_0000020543f71130, L_0000020543f70720, C4<0>, C4<0>;
L_0000020543f711a0 .functor AND 1, L_0000020543ed7e80, L_0000020543ed8060, C4<1>, C4<1>;
L_0000020543f70a30 .functor OR 1, L_0000020543f70db0, L_0000020543f711a0, C4<0>, C4<0>;
v0000020543d2a260_0 .net "Cin", 0 0, L_0000020543ed8060;  1 drivers
v0000020543d2a580_0 .net "Cout", 0 0, L_0000020543f70a30;  1 drivers
v0000020543d29720_0 .net *"_ivl_0", 0 0, L_0000020543f70090;  1 drivers
v0000020543d2b5c0_0 .net *"_ivl_10", 0 0, L_0000020543f711a0;  1 drivers
v0000020543d2bb60_0 .net *"_ivl_4", 0 0, L_0000020543f71130;  1 drivers
v0000020543d2b840_0 .net *"_ivl_6", 0 0, L_0000020543f70720;  1 drivers
v0000020543d29a40_0 .net *"_ivl_8", 0 0, L_0000020543f70db0;  1 drivers
v0000020543d2ae40_0 .net "a", 0 0, L_0000020543ed6e40;  1 drivers
v0000020543d295e0_0 .net "b", 0 0, L_0000020543ed7e80;  1 drivers
v0000020543d2b660_0 .net "s", 0 0, L_0000020543f70cd0;  1 drivers
S_0000020543d268f0 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab1b20 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543d26c10 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d268f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f70b10 .functor XOR 1, L_0000020543eda360, L_0000020543ed8a60, C4<0>, C4<0>;
L_0000020543f70100 .functor XOR 1, L_0000020543f70b10, L_0000020543ed9960, C4<0>, C4<0>;
L_0000020543f70b80 .functor AND 1, L_0000020543eda360, L_0000020543ed8a60, C4<1>, C4<1>;
L_0000020543f71750 .functor AND 1, L_0000020543eda360, L_0000020543ed9960, C4<1>, C4<1>;
L_0000020543f71210 .functor OR 1, L_0000020543f70b80, L_0000020543f71750, C4<0>, C4<0>;
L_0000020543f70fe0 .functor AND 1, L_0000020543ed8a60, L_0000020543ed9960, C4<1>, C4<1>;
L_0000020543f70020 .functor OR 1, L_0000020543f71210, L_0000020543f70fe0, C4<0>, C4<0>;
v0000020543d29c20_0 .net "Cin", 0 0, L_0000020543ed9960;  1 drivers
v0000020543d2a3a0_0 .net "Cout", 0 0, L_0000020543f70020;  1 drivers
v0000020543d29d60_0 .net *"_ivl_0", 0 0, L_0000020543f70b10;  1 drivers
v0000020543d2ad00_0 .net *"_ivl_10", 0 0, L_0000020543f70fe0;  1 drivers
v0000020543d2b3e0_0 .net *"_ivl_4", 0 0, L_0000020543f70b80;  1 drivers
v0000020543d2b480_0 .net *"_ivl_6", 0 0, L_0000020543f71750;  1 drivers
v0000020543d29680_0 .net *"_ivl_8", 0 0, L_0000020543f71210;  1 drivers
v0000020543d29b80_0 .net "a", 0 0, L_0000020543eda360;  1 drivers
v0000020543d2b8e0_0 .net "b", 0 0, L_0000020543ed8a60;  1 drivers
v0000020543d29e00_0 .net "s", 0 0, L_0000020543f70100;  1 drivers
S_0000020543d26f30 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab23a0 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543d27a20 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d26f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f70870 .functor XOR 1, L_0000020543ed8d80, L_0000020543ed8ba0, C4<0>, C4<0>;
L_0000020543f71360 .functor XOR 1, L_0000020543f70870, L_0000020543ed7de0, C4<0>, C4<0>;
L_0000020543f70bf0 .functor AND 1, L_0000020543ed8d80, L_0000020543ed8ba0, C4<1>, C4<1>;
L_0000020543f70c60 .functor AND 1, L_0000020543ed8d80, L_0000020543ed7de0, C4<1>, C4<1>;
L_0000020543f716e0 .functor OR 1, L_0000020543f70bf0, L_0000020543f70c60, C4<0>, C4<0>;
L_0000020543f701e0 .functor AND 1, L_0000020543ed8ba0, L_0000020543ed7de0, C4<1>, C4<1>;
L_0000020543f6fd80 .functor OR 1, L_0000020543f716e0, L_0000020543f701e0, C4<0>, C4<0>;
v0000020543d299a0_0 .net "Cin", 0 0, L_0000020543ed7de0;  1 drivers
v0000020543d29540_0 .net "Cout", 0 0, L_0000020543f6fd80;  1 drivers
v0000020543d2aa80_0 .net *"_ivl_0", 0 0, L_0000020543f70870;  1 drivers
v0000020543d297c0_0 .net *"_ivl_10", 0 0, L_0000020543f701e0;  1 drivers
v0000020543d29860_0 .net *"_ivl_4", 0 0, L_0000020543f70bf0;  1 drivers
v0000020543d2b700_0 .net *"_ivl_6", 0 0, L_0000020543f70c60;  1 drivers
v0000020543d29900_0 .net *"_ivl_8", 0 0, L_0000020543f716e0;  1 drivers
v0000020543d29fe0_0 .net "a", 0 0, L_0000020543ed8d80;  1 drivers
v0000020543d2a620_0 .net "b", 0 0, L_0000020543ed8ba0;  1 drivers
v0000020543d2a760_0 .net "s", 0 0, L_0000020543f71360;  1 drivers
S_0000020543d27bb0 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab27a0 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543d28060 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f6fdf0 .functor XOR 1, L_0000020543ed81a0, L_0000020543ed90a0, C4<0>, C4<0>;
L_0000020543f705d0 .functor XOR 1, L_0000020543f6fdf0, L_0000020543eda4a0, C4<0>, C4<0>;
L_0000020543f714b0 .functor AND 1, L_0000020543ed81a0, L_0000020543ed90a0, C4<1>, C4<1>;
L_0000020543f702c0 .functor AND 1, L_0000020543ed81a0, L_0000020543eda4a0, C4<1>, C4<1>;
L_0000020543f70e90 .functor OR 1, L_0000020543f714b0, L_0000020543f702c0, C4<0>, C4<0>;
L_0000020543f70f00 .functor AND 1, L_0000020543ed90a0, L_0000020543eda4a0, C4<1>, C4<1>;
L_0000020543f717c0 .functor OR 1, L_0000020543f70e90, L_0000020543f70f00, C4<0>, C4<0>;
v0000020543d2aee0_0 .net "Cin", 0 0, L_0000020543eda4a0;  1 drivers
v0000020543d2a800_0 .net "Cout", 0 0, L_0000020543f717c0;  1 drivers
v0000020543d29ae0_0 .net *"_ivl_0", 0 0, L_0000020543f6fdf0;  1 drivers
v0000020543d2b7a0_0 .net *"_ivl_10", 0 0, L_0000020543f70f00;  1 drivers
v0000020543d2bc00_0 .net *"_ivl_4", 0 0, L_0000020543f714b0;  1 drivers
v0000020543d2b020_0 .net *"_ivl_6", 0 0, L_0000020543f702c0;  1 drivers
v0000020543d2a300_0 .net *"_ivl_8", 0 0, L_0000020543f70e90;  1 drivers
v0000020543d2a9e0_0 .net "a", 0 0, L_0000020543ed81a0;  1 drivers
v0000020543d2a440_0 .net "b", 0 0, L_0000020543ed90a0;  1 drivers
v0000020543d2a4e0_0 .net "s", 0 0, L_0000020543f705d0;  1 drivers
S_0000020543d28510 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab21a0 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543d19470 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d28510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f71520 .functor XOR 1, L_0000020543ed8b00, L_0000020543ed9dc0, C4<0>, C4<0>;
L_0000020543f6fe60 .functor XOR 1, L_0000020543f71520, L_0000020543ed8380, C4<0>, C4<0>;
L_0000020543f6fed0 .functor AND 1, L_0000020543ed8b00, L_0000020543ed9dc0, C4<1>, C4<1>;
L_0000020543f6ffb0 .functor AND 1, L_0000020543ed8b00, L_0000020543ed8380, C4<1>, C4<1>;
L_0000020543f703a0 .functor OR 1, L_0000020543f6fed0, L_0000020543f6ffb0, C4<0>, C4<0>;
L_0000020543f70410 .functor AND 1, L_0000020543ed9dc0, L_0000020543ed8380, C4<1>, C4<1>;
L_0000020543f72be0 .functor OR 1, L_0000020543f703a0, L_0000020543f70410, C4<0>, C4<0>;
v0000020543d2a8a0_0 .net "Cin", 0 0, L_0000020543ed8380;  1 drivers
v0000020543d2bca0_0 .net "Cout", 0 0, L_0000020543f72be0;  1 drivers
v0000020543d2a6c0_0 .net *"_ivl_0", 0 0, L_0000020543f71520;  1 drivers
v0000020543d2af80_0 .net *"_ivl_10", 0 0, L_0000020543f70410;  1 drivers
v0000020543d2ba20_0 .net *"_ivl_4", 0 0, L_0000020543f6fed0;  1 drivers
v0000020543d2a940_0 .net *"_ivl_6", 0 0, L_0000020543f6ffb0;  1 drivers
v0000020543d2ab20_0 .net *"_ivl_8", 0 0, L_0000020543f703a0;  1 drivers
v0000020543d2abc0_0 .net "a", 0 0, L_0000020543ed8b00;  1 drivers
v0000020543d2b160_0 .net "b", 0 0, L_0000020543ed9dc0;  1 drivers
v0000020543d2bac0_0 .net "s", 0 0, L_0000020543f6fe60;  1 drivers
S_0000020543d1e100 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab27e0 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543d1d610 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1e100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f73190 .functor XOR 1, L_0000020543ed7fc0, L_0000020543ed91e0, C4<0>, C4<0>;
L_0000020543f724e0 .functor XOR 1, L_0000020543f73190, L_0000020543ed8740, C4<0>, C4<0>;
L_0000020543f72470 .functor AND 1, L_0000020543ed7fc0, L_0000020543ed91e0, C4<1>, C4<1>;
L_0000020543f73200 .functor AND 1, L_0000020543ed7fc0, L_0000020543ed8740, C4<1>, C4<1>;
L_0000020543f73270 .functor OR 1, L_0000020543f72470, L_0000020543f73200, C4<0>, C4<0>;
L_0000020543f727f0 .functor AND 1, L_0000020543ed91e0, L_0000020543ed8740, C4<1>, C4<1>;
L_0000020543f71ad0 .functor OR 1, L_0000020543f73270, L_0000020543f727f0, C4<0>, C4<0>;
v0000020543d2b0c0_0 .net "Cin", 0 0, L_0000020543ed8740;  1 drivers
v0000020543d2ada0_0 .net "Cout", 0 0, L_0000020543f71ad0;  1 drivers
v0000020543d2b200_0 .net *"_ivl_0", 0 0, L_0000020543f73190;  1 drivers
v0000020543d2b2a0_0 .net *"_ivl_10", 0 0, L_0000020543f727f0;  1 drivers
v0000020543d2b340_0 .net *"_ivl_4", 0 0, L_0000020543f72470;  1 drivers
v0000020543d2be80_0 .net *"_ivl_6", 0 0, L_0000020543f73200;  1 drivers
v0000020543d2c4c0_0 .net *"_ivl_8", 0 0, L_0000020543f73270;  1 drivers
v0000020543d2e180_0 .net "a", 0 0, L_0000020543ed7fc0;  1 drivers
v0000020543d2cf60_0 .net "b", 0 0, L_0000020543ed91e0;  1 drivers
v0000020543d2d320_0 .net "s", 0 0, L_0000020543f724e0;  1 drivers
S_0000020543d1e740 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab2420 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543d1d480 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1e740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f725c0 .functor XOR 1, L_0000020543ed8240, L_0000020543ed9820, C4<0>, C4<0>;
L_0000020543f71de0 .functor XOR 1, L_0000020543f725c0, L_0000020543ed9d20, C4<0>, C4<0>;
L_0000020543f72cc0 .functor AND 1, L_0000020543ed8240, L_0000020543ed9820, C4<1>, C4<1>;
L_0000020543f729b0 .functor AND 1, L_0000020543ed8240, L_0000020543ed9d20, C4<1>, C4<1>;
L_0000020543f728d0 .functor OR 1, L_0000020543f72cc0, L_0000020543f729b0, C4<0>, C4<0>;
L_0000020543f71bb0 .functor AND 1, L_0000020543ed9820, L_0000020543ed9d20, C4<1>, C4<1>;
L_0000020543f72b70 .functor OR 1, L_0000020543f728d0, L_0000020543f71bb0, C4<0>, C4<0>;
v0000020543d2d000_0 .net "Cin", 0 0, L_0000020543ed9d20;  1 drivers
v0000020543d2bf20_0 .net "Cout", 0 0, L_0000020543f72b70;  1 drivers
v0000020543d2d780_0 .net *"_ivl_0", 0 0, L_0000020543f725c0;  1 drivers
v0000020543d2e400_0 .net *"_ivl_10", 0 0, L_0000020543f71bb0;  1 drivers
v0000020543d2c100_0 .net *"_ivl_4", 0 0, L_0000020543f72cc0;  1 drivers
v0000020543d2c740_0 .net *"_ivl_6", 0 0, L_0000020543f729b0;  1 drivers
v0000020543d2d1e0_0 .net *"_ivl_8", 0 0, L_0000020543f728d0;  1 drivers
v0000020543d2d6e0_0 .net "a", 0 0, L_0000020543ed8240;  1 drivers
v0000020543d2cc40_0 .net "b", 0 0, L_0000020543ed9820;  1 drivers
v0000020543d2da00_0 .net "s", 0 0, L_0000020543f71de0;  1 drivers
S_0000020543d1c4e0 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab24a0 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543d1d7a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1c4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f72940 .functor XOR 1, L_0000020543ed8e20, L_0000020543eda220, C4<0>, C4<0>;
L_0000020543f72c50 .functor XOR 1, L_0000020543f72940, L_0000020543eda040, C4<0>, C4<0>;
L_0000020543f722b0 .functor AND 1, L_0000020543ed8e20, L_0000020543eda220, C4<1>, C4<1>;
L_0000020543f726a0 .functor AND 1, L_0000020543ed8e20, L_0000020543eda040, C4<1>, C4<1>;
L_0000020543f72da0 .functor OR 1, L_0000020543f722b0, L_0000020543f726a0, C4<0>, C4<0>;
L_0000020543f71ec0 .functor AND 1, L_0000020543eda220, L_0000020543eda040, C4<1>, C4<1>;
L_0000020543f732e0 .functor OR 1, L_0000020543f72da0, L_0000020543f71ec0, C4<0>, C4<0>;
v0000020543d2e360_0 .net "Cin", 0 0, L_0000020543eda040;  1 drivers
v0000020543d2bde0_0 .net "Cout", 0 0, L_0000020543f732e0;  1 drivers
v0000020543d2bd40_0 .net *"_ivl_0", 0 0, L_0000020543f72940;  1 drivers
v0000020543d2e0e0_0 .net *"_ivl_10", 0 0, L_0000020543f71ec0;  1 drivers
v0000020543d2c1a0_0 .net *"_ivl_4", 0 0, L_0000020543f722b0;  1 drivers
v0000020543d2ca60_0 .net *"_ivl_6", 0 0, L_0000020543f726a0;  1 drivers
v0000020543d2c240_0 .net *"_ivl_8", 0 0, L_0000020543f72da0;  1 drivers
v0000020543d2c380_0 .net "a", 0 0, L_0000020543ed8e20;  1 drivers
v0000020543d2e220_0 .net "b", 0 0, L_0000020543eda220;  1 drivers
v0000020543d2d0a0_0 .net "s", 0 0, L_0000020543f72c50;  1 drivers
S_0000020543d1e5b0 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab24e0 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543d1a410 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f72550 .functor XOR 1, L_0000020543ed8ec0, L_0000020543ed89c0, C4<0>, C4<0>;
L_0000020543f72d30 .functor XOR 1, L_0000020543f72550, L_0000020543ed9be0, C4<0>, C4<0>;
L_0000020543f71c20 .functor AND 1, L_0000020543ed8ec0, L_0000020543ed89c0, C4<1>, C4<1>;
L_0000020543f72e10 .functor AND 1, L_0000020543ed8ec0, L_0000020543ed9be0, C4<1>, C4<1>;
L_0000020543f73350 .functor OR 1, L_0000020543f71c20, L_0000020543f72e10, C4<0>, C4<0>;
L_0000020543f72a90 .functor AND 1, L_0000020543ed89c0, L_0000020543ed9be0, C4<1>, C4<1>;
L_0000020543f73430 .functor OR 1, L_0000020543f73350, L_0000020543f72a90, C4<0>, C4<0>;
v0000020543d2daa0_0 .net "Cin", 0 0, L_0000020543ed9be0;  1 drivers
v0000020543d2ddc0_0 .net "Cout", 0 0, L_0000020543f73430;  1 drivers
v0000020543d2d280_0 .net *"_ivl_0", 0 0, L_0000020543f72550;  1 drivers
v0000020543d2dbe0_0 .net *"_ivl_10", 0 0, L_0000020543f72a90;  1 drivers
v0000020543d2c560_0 .net *"_ivl_4", 0 0, L_0000020543f71c20;  1 drivers
v0000020543d2d960_0 .net *"_ivl_6", 0 0, L_0000020543f72e10;  1 drivers
v0000020543d2dfa0_0 .net *"_ivl_8", 0 0, L_0000020543f73350;  1 drivers
v0000020543d2e4a0_0 .net "a", 0 0, L_0000020543ed8ec0;  1 drivers
v0000020543d2bfc0_0 .net "b", 0 0, L_0000020543ed89c0;  1 drivers
v0000020543d2e2c0_0 .net "s", 0 0, L_0000020543f72d30;  1 drivers
S_0000020543d1a5a0 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab20a0 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543d1c800 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f72630 .functor XOR 1, L_0000020543ed98c0, L_0000020543ed8420, C4<0>, C4<0>;
L_0000020543f733c0 .functor XOR 1, L_0000020543f72630, L_0000020543ed8f60, C4<0>, C4<0>;
L_0000020543f72710 .functor AND 1, L_0000020543ed98c0, L_0000020543ed8420, C4<1>, C4<1>;
L_0000020543f730b0 .functor AND 1, L_0000020543ed98c0, L_0000020543ed8f60, C4<1>, C4<1>;
L_0000020543f72860 .functor OR 1, L_0000020543f72710, L_0000020543f730b0, C4<0>, C4<0>;
L_0000020543f72a20 .functor AND 1, L_0000020543ed8420, L_0000020543ed8f60, C4<1>, C4<1>;
L_0000020543f72010 .functor OR 1, L_0000020543f72860, L_0000020543f72a20, C4<0>, C4<0>;
v0000020543d2c060_0 .net "Cin", 0 0, L_0000020543ed8f60;  1 drivers
v0000020543d2c2e0_0 .net "Cout", 0 0, L_0000020543f72010;  1 drivers
v0000020543d2d3c0_0 .net *"_ivl_0", 0 0, L_0000020543f72630;  1 drivers
v0000020543d2d140_0 .net *"_ivl_10", 0 0, L_0000020543f72a20;  1 drivers
v0000020543d2ce20_0 .net *"_ivl_4", 0 0, L_0000020543f72710;  1 drivers
v0000020543d2d640_0 .net *"_ivl_6", 0 0, L_0000020543f730b0;  1 drivers
v0000020543d2d460_0 .net *"_ivl_8", 0 0, L_0000020543f72860;  1 drivers
v0000020543d2cce0_0 .net "a", 0 0, L_0000020543ed98c0;  1 drivers
v0000020543d2dc80_0 .net "b", 0 0, L_0000020543ed8420;  1 drivers
v0000020543d2c420_0 .net "s", 0 0, L_0000020543f733c0;  1 drivers
S_0000020543d1f0a0 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab2820 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543d1f230 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1f0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f720f0 .functor XOR 1, L_0000020543ed8880, L_0000020543ed9a00, C4<0>, C4<0>;
L_0000020543f72160 .functor XOR 1, L_0000020543f720f0, L_0000020543ed8c40, C4<0>, C4<0>;
L_0000020543f71910 .functor AND 1, L_0000020543ed8880, L_0000020543ed9a00, C4<1>, C4<1>;
L_0000020543f71b40 .functor AND 1, L_0000020543ed8880, L_0000020543ed8c40, C4<1>, C4<1>;
L_0000020543f72e80 .functor OR 1, L_0000020543f71910, L_0000020543f71b40, C4<0>, C4<0>;
L_0000020543f71c90 .functor AND 1, L_0000020543ed9a00, L_0000020543ed8c40, C4<1>, C4<1>;
L_0000020543f72f60 .functor OR 1, L_0000020543f72e80, L_0000020543f71c90, C4<0>, C4<0>;
v0000020543d2c600_0 .net "Cin", 0 0, L_0000020543ed8c40;  1 drivers
v0000020543d2d5a0_0 .net "Cout", 0 0, L_0000020543f72f60;  1 drivers
v0000020543d2d500_0 .net *"_ivl_0", 0 0, L_0000020543f720f0;  1 drivers
v0000020543d2d820_0 .net *"_ivl_10", 0 0, L_0000020543f71c90;  1 drivers
v0000020543d2c6a0_0 .net *"_ivl_4", 0 0, L_0000020543f71910;  1 drivers
v0000020543d2cd80_0 .net *"_ivl_6", 0 0, L_0000020543f71b40;  1 drivers
v0000020543d2cec0_0 .net *"_ivl_8", 0 0, L_0000020543f72e80;  1 drivers
v0000020543d2e040_0 .net "a", 0 0, L_0000020543ed8880;  1 drivers
v0000020543d2c7e0_0 .net "b", 0 0, L_0000020543ed9a00;  1 drivers
v0000020543d2d8c0_0 .net "s", 0 0, L_0000020543f72160;  1 drivers
S_0000020543d1a730 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab2560 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543d1ed80 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1a730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f72ef0 .functor XOR 1, L_0000020543ed8ce0, L_0000020543ed9000, C4<0>, C4<0>;
L_0000020543f72320 .functor XOR 1, L_0000020543f72ef0, L_0000020543ed84c0, C4<0>, C4<0>;
L_0000020543f71980 .functor AND 1, L_0000020543ed8ce0, L_0000020543ed9000, C4<1>, C4<1>;
L_0000020543f72fd0 .functor AND 1, L_0000020543ed8ce0, L_0000020543ed84c0, C4<1>, C4<1>;
L_0000020543f734a0 .functor OR 1, L_0000020543f71980, L_0000020543f72fd0, C4<0>, C4<0>;
L_0000020543f72780 .functor AND 1, L_0000020543ed9000, L_0000020543ed84c0, C4<1>, C4<1>;
L_0000020543f719f0 .functor OR 1, L_0000020543f734a0, L_0000020543f72780, C4<0>, C4<0>;
v0000020543d2c880_0 .net "Cin", 0 0, L_0000020543ed84c0;  1 drivers
v0000020543d2db40_0 .net "Cout", 0 0, L_0000020543f719f0;  1 drivers
v0000020543d2dd20_0 .net *"_ivl_0", 0 0, L_0000020543f72ef0;  1 drivers
v0000020543d2c920_0 .net *"_ivl_10", 0 0, L_0000020543f72780;  1 drivers
v0000020543d2c9c0_0 .net *"_ivl_4", 0 0, L_0000020543f71980;  1 drivers
v0000020543d2de60_0 .net *"_ivl_6", 0 0, L_0000020543f72fd0;  1 drivers
v0000020543d2cb00_0 .net *"_ivl_8", 0 0, L_0000020543f734a0;  1 drivers
v0000020543d2df00_0 .net "a", 0 0, L_0000020543ed8ce0;  1 drivers
v0000020543d2cba0_0 .net "b", 0 0, L_0000020543ed9000;  1 drivers
v0000020543d2f1c0_0 .net "s", 0 0, L_0000020543f72320;  1 drivers
S_0000020543d1ad70 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab25a0 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543d19f60 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f72b00 .functor XOR 1, L_0000020543ed9140, L_0000020543ed9280, C4<0>, C4<0>;
L_0000020543f73040 .functor XOR 1, L_0000020543f72b00, L_0000020543ed9aa0, C4<0>, C4<0>;
L_0000020543f73120 .functor AND 1, L_0000020543ed9140, L_0000020543ed9280, C4<1>, C4<1>;
L_0000020543f71a60 .functor AND 1, L_0000020543ed9140, L_0000020543ed9aa0, C4<1>, C4<1>;
L_0000020543f71d00 .functor OR 1, L_0000020543f73120, L_0000020543f71a60, C4<0>, C4<0>;
L_0000020543f72390 .functor AND 1, L_0000020543ed9280, L_0000020543ed9aa0, C4<1>, C4<1>;
L_0000020543f71fa0 .functor OR 1, L_0000020543f71d00, L_0000020543f72390, C4<0>, C4<0>;
v0000020543d2e720_0 .net "Cin", 0 0, L_0000020543ed9aa0;  1 drivers
v0000020543d2e900_0 .net "Cout", 0 0, L_0000020543f71fa0;  1 drivers
v0000020543d2ff80_0 .net *"_ivl_0", 0 0, L_0000020543f72b00;  1 drivers
v0000020543d30520_0 .net *"_ivl_10", 0 0, L_0000020543f72390;  1 drivers
v0000020543d2ea40_0 .net *"_ivl_4", 0 0, L_0000020543f73120;  1 drivers
v0000020543d305c0_0 .net *"_ivl_6", 0 0, L_0000020543f71a60;  1 drivers
v0000020543d2eb80_0 .net *"_ivl_8", 0 0, L_0000020543f71d00;  1 drivers
v0000020543d2eae0_0 .net "a", 0 0, L_0000020543ed9140;  1 drivers
v0000020543d2e9a0_0 .net "b", 0 0, L_0000020543ed9280;  1 drivers
v0000020543d2eea0_0 .net "s", 0 0, L_0000020543f73040;  1 drivers
S_0000020543d1ccb0 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab1b60 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543d1f550 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1ccb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f71d70 .functor XOR 1, L_0000020543ed8560, L_0000020543ed9c80, C4<0>, C4<0>;
L_0000020543f71e50 .functor XOR 1, L_0000020543f71d70, L_0000020543ed9320, C4<0>, C4<0>;
L_0000020543f71f30 .functor AND 1, L_0000020543ed8560, L_0000020543ed9c80, C4<1>, C4<1>;
L_0000020543f72080 .functor AND 1, L_0000020543ed8560, L_0000020543ed9320, C4<1>, C4<1>;
L_0000020543f721d0 .functor OR 1, L_0000020543f71f30, L_0000020543f72080, C4<0>, C4<0>;
L_0000020543f72240 .functor AND 1, L_0000020543ed9c80, L_0000020543ed9320, C4<1>, C4<1>;
L_0000020543f72400 .functor OR 1, L_0000020543f721d0, L_0000020543f72240, C4<0>, C4<0>;
v0000020543d2ed60_0 .net "Cin", 0 0, L_0000020543ed9320;  1 drivers
v0000020543d30700_0 .net "Cout", 0 0, L_0000020543f72400;  1 drivers
v0000020543d2fd00_0 .net *"_ivl_0", 0 0, L_0000020543f71d70;  1 drivers
v0000020543d2ec20_0 .net *"_ivl_10", 0 0, L_0000020543f72240;  1 drivers
v0000020543d2f940_0 .net *"_ivl_4", 0 0, L_0000020543f71f30;  1 drivers
v0000020543d2fda0_0 .net *"_ivl_6", 0 0, L_0000020543f72080;  1 drivers
v0000020543d2f4e0_0 .net *"_ivl_8", 0 0, L_0000020543f721d0;  1 drivers
v0000020543d30160_0 .net "a", 0 0, L_0000020543ed8560;  1 drivers
v0000020543d300c0_0 .net "b", 0 0, L_0000020543ed9c80;  1 drivers
v0000020543d2e7c0_0 .net "s", 0 0, L_0000020543f71e50;  1 drivers
S_0000020543d1b220 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab2860 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543d1a0f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1b220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f73a50 .functor XOR 1, L_0000020543ed8100, L_0000020543ed9460, C4<0>, C4<0>;
L_0000020543f74620 .functor XOR 1, L_0000020543f73a50, L_0000020543ed9500, C4<0>, C4<0>;
L_0000020543f73970 .functor AND 1, L_0000020543ed8100, L_0000020543ed9460, C4<1>, C4<1>;
L_0000020543f74ee0 .functor AND 1, L_0000020543ed8100, L_0000020543ed9500, C4<1>, C4<1>;
L_0000020543f74a80 .functor OR 1, L_0000020543f73970, L_0000020543f74ee0, C4<0>, C4<0>;
L_0000020543f74c40 .functor AND 1, L_0000020543ed9460, L_0000020543ed9500, C4<1>, C4<1>;
L_0000020543f736d0 .functor OR 1, L_0000020543f74a80, L_0000020543f74c40, C4<0>, C4<0>;
v0000020543d2ecc0_0 .net "Cin", 0 0, L_0000020543ed9500;  1 drivers
v0000020543d30660_0 .net "Cout", 0 0, L_0000020543f736d0;  1 drivers
v0000020543d303e0_0 .net *"_ivl_0", 0 0, L_0000020543f73a50;  1 drivers
v0000020543d2f260_0 .net *"_ivl_10", 0 0, L_0000020543f74c40;  1 drivers
v0000020543d30200_0 .net *"_ivl_4", 0 0, L_0000020543f73970;  1 drivers
v0000020543d2f580_0 .net *"_ivl_6", 0 0, L_0000020543f74ee0;  1 drivers
v0000020543d2e860_0 .net *"_ivl_8", 0 0, L_0000020543f74a80;  1 drivers
v0000020543d2ee00_0 .net "a", 0 0, L_0000020543ed8100;  1 drivers
v0000020543d30b60_0 .net "b", 0 0, L_0000020543ed9460;  1 drivers
v0000020543d2fee0_0 .net "s", 0 0, L_0000020543f74620;  1 drivers
S_0000020543d1dac0 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab1ba0 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543d1e8d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1dac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f73c10 .functor XOR 1, L_0000020543eda400, L_0000020543ed82e0, C4<0>, C4<0>;
L_0000020543f74850 .functor XOR 1, L_0000020543f73c10, L_0000020543ed9b40, C4<0>, C4<0>;
L_0000020543f73cf0 .functor AND 1, L_0000020543eda400, L_0000020543ed82e0, C4<1>, C4<1>;
L_0000020543f73d60 .functor AND 1, L_0000020543eda400, L_0000020543ed9b40, C4<1>, C4<1>;
L_0000020543f739e0 .functor OR 1, L_0000020543f73cf0, L_0000020543f73d60, C4<0>, C4<0>;
L_0000020543f745b0 .functor AND 1, L_0000020543ed82e0, L_0000020543ed9b40, C4<1>, C4<1>;
L_0000020543f74230 .functor OR 1, L_0000020543f739e0, L_0000020543f745b0, C4<0>, C4<0>;
v0000020543d2ef40_0 .net "Cin", 0 0, L_0000020543ed9b40;  1 drivers
v0000020543d2fa80_0 .net "Cout", 0 0, L_0000020543f74230;  1 drivers
v0000020543d2f8a0_0 .net *"_ivl_0", 0 0, L_0000020543f73c10;  1 drivers
v0000020543d2f080_0 .net *"_ivl_10", 0 0, L_0000020543f745b0;  1 drivers
v0000020543d2efe0_0 .net *"_ivl_4", 0 0, L_0000020543f73cf0;  1 drivers
v0000020543d2f3a0_0 .net *"_ivl_6", 0 0, L_0000020543f73d60;  1 drivers
v0000020543d2f120_0 .net *"_ivl_8", 0 0, L_0000020543f739e0;  1 drivers
v0000020543d2f300_0 .net "a", 0 0, L_0000020543eda400;  1 drivers
v0000020543d2f440_0 .net "b", 0 0, L_0000020543ed82e0;  1 drivers
v0000020543d307a0_0 .net "s", 0 0, L_0000020543f74850;  1 drivers
S_0000020543d1d160 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab28a0 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543d1d930 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1d160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f74b60 .functor XOR 1, L_0000020543ed8600, L_0000020543ed93c0, C4<0>, C4<0>;
L_0000020543f73dd0 .functor XOR 1, L_0000020543f74b60, L_0000020543eda2c0, C4<0>, C4<0>;
L_0000020543f74930 .functor AND 1, L_0000020543ed8600, L_0000020543ed93c0, C4<1>, C4<1>;
L_0000020543f73eb0 .functor AND 1, L_0000020543ed8600, L_0000020543eda2c0, C4<1>, C4<1>;
L_0000020543f74700 .functor OR 1, L_0000020543f74930, L_0000020543f73eb0, C4<0>, C4<0>;
L_0000020543f742a0 .functor AND 1, L_0000020543ed93c0, L_0000020543eda2c0, C4<1>, C4<1>;
L_0000020543f73f90 .functor OR 1, L_0000020543f74700, L_0000020543f742a0, C4<0>, C4<0>;
v0000020543d30ca0_0 .net "Cin", 0 0, L_0000020543eda2c0;  1 drivers
v0000020543d2f620_0 .net "Cout", 0 0, L_0000020543f73f90;  1 drivers
v0000020543d302a0_0 .net *"_ivl_0", 0 0, L_0000020543f74b60;  1 drivers
v0000020543d30480_0 .net *"_ivl_10", 0 0, L_0000020543f742a0;  1 drivers
v0000020543d2f6c0_0 .net *"_ivl_4", 0 0, L_0000020543f74930;  1 drivers
v0000020543d30340_0 .net *"_ivl_6", 0 0, L_0000020543f73eb0;  1 drivers
v0000020543d30840_0 .net *"_ivl_8", 0 0, L_0000020543f74700;  1 drivers
v0000020543d308e0_0 .net "a", 0 0, L_0000020543ed8600;  1 drivers
v0000020543d2f760_0 .net "b", 0 0, L_0000020543ed93c0;  1 drivers
v0000020543d30980_0 .net "s", 0 0, L_0000020543f73dd0;  1 drivers
S_0000020543d1b6d0 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab1e20 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543d19600 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1b6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f74d90 .functor XOR 1, L_0000020543ed9e60, L_0000020543ed95a0, C4<0>, C4<0>;
L_0000020543f74000 .functor XOR 1, L_0000020543f74d90, L_0000020543ed86a0, C4<0>, C4<0>;
L_0000020543f74150 .functor AND 1, L_0000020543ed9e60, L_0000020543ed95a0, C4<1>, C4<1>;
L_0000020543f74bd0 .functor AND 1, L_0000020543ed9e60, L_0000020543ed86a0, C4<1>, C4<1>;
L_0000020543f74cb0 .functor OR 1, L_0000020543f74150, L_0000020543f74bd0, C4<0>, C4<0>;
L_0000020543f73820 .functor AND 1, L_0000020543ed95a0, L_0000020543ed86a0, C4<1>, C4<1>;
L_0000020543f73900 .functor OR 1, L_0000020543f74cb0, L_0000020543f73820, C4<0>, C4<0>;
v0000020543d30a20_0 .net "Cin", 0 0, L_0000020543ed86a0;  1 drivers
v0000020543d30ac0_0 .net "Cout", 0 0, L_0000020543f73900;  1 drivers
v0000020543d2e5e0_0 .net *"_ivl_0", 0 0, L_0000020543f74d90;  1 drivers
v0000020543d2f9e0_0 .net *"_ivl_10", 0 0, L_0000020543f73820;  1 drivers
v0000020543d2e680_0 .net *"_ivl_4", 0 0, L_0000020543f74150;  1 drivers
v0000020543d2f800_0 .net *"_ivl_6", 0 0, L_0000020543f74bd0;  1 drivers
v0000020543d30c00_0 .net *"_ivl_8", 0 0, L_0000020543f74cb0;  1 drivers
v0000020543d2fe40_0 .net "a", 0 0, L_0000020543ed9e60;  1 drivers
v0000020543d2e540_0 .net "b", 0 0, L_0000020543ed95a0;  1 drivers
v0000020543d30020_0 .net "s", 0 0, L_0000020543f74000;  1 drivers
S_0000020543d19790 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab28e0 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543d1ebf0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d19790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f73ba0 .functor XOR 1, L_0000020543ed7f20, L_0000020543ed7d40, C4<0>, C4<0>;
L_0000020543f74070 .functor XOR 1, L_0000020543f73ba0, L_0000020543ed9640, C4<0>, C4<0>;
L_0000020543f74e00 .functor AND 1, L_0000020543ed7f20, L_0000020543ed7d40, C4<1>, C4<1>;
L_0000020543f73ac0 .functor AND 1, L_0000020543ed7f20, L_0000020543ed9640, C4<1>, C4<1>;
L_0000020543f74e70 .functor OR 1, L_0000020543f74e00, L_0000020543f73ac0, C4<0>, C4<0>;
L_0000020543f750a0 .functor AND 1, L_0000020543ed7d40, L_0000020543ed9640, C4<1>, C4<1>;
L_0000020543f73740 .functor OR 1, L_0000020543f74e70, L_0000020543f750a0, C4<0>, C4<0>;
v0000020543d2fb20_0 .net "Cin", 0 0, L_0000020543ed9640;  1 drivers
v0000020543d2fbc0_0 .net "Cout", 0 0, L_0000020543f73740;  1 drivers
v0000020543d2fc60_0 .net *"_ivl_0", 0 0, L_0000020543f73ba0;  1 drivers
v0000020543d31100_0 .net *"_ivl_10", 0 0, L_0000020543f750a0;  1 drivers
v0000020543d328c0_0 .net *"_ivl_4", 0 0, L_0000020543f74e00;  1 drivers
v0000020543d316a0_0 .net *"_ivl_6", 0 0, L_0000020543f73ac0;  1 drivers
v0000020543d31060_0 .net *"_ivl_8", 0 0, L_0000020543f74e70;  1 drivers
v0000020543d31ce0_0 .net "a", 0 0, L_0000020543ed7f20;  1 drivers
v0000020543d32f00_0 .net "b", 0 0, L_0000020543ed7d40;  1 drivers
v0000020543d30fc0_0 .net "s", 0 0, L_0000020543f74070;  1 drivers
S_0000020543d1dc50 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab29a0 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543d1bea0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f743f0 .functor XOR 1, L_0000020543ed96e0, L_0000020543ed9f00, C4<0>, C4<0>;
L_0000020543f73b30 .functor XOR 1, L_0000020543f743f0, L_0000020543ed9780, C4<0>, C4<0>;
L_0000020543f73c80 .functor AND 1, L_0000020543ed96e0, L_0000020543ed9f00, C4<1>, C4<1>;
L_0000020543f74690 .functor AND 1, L_0000020543ed96e0, L_0000020543ed9780, C4<1>, C4<1>;
L_0000020543f74540 .functor OR 1, L_0000020543f73c80, L_0000020543f74690, C4<0>, C4<0>;
L_0000020543f73e40 .functor AND 1, L_0000020543ed9f00, L_0000020543ed9780, C4<1>, C4<1>;
L_0000020543f74f50 .functor OR 1, L_0000020543f74540, L_0000020543f73e40, C4<0>, C4<0>;
v0000020543d319c0_0 .net "Cin", 0 0, L_0000020543ed9780;  1 drivers
v0000020543d32460_0 .net "Cout", 0 0, L_0000020543f74f50;  1 drivers
v0000020543d32960_0 .net *"_ivl_0", 0 0, L_0000020543f743f0;  1 drivers
v0000020543d31880_0 .net *"_ivl_10", 0 0, L_0000020543f73e40;  1 drivers
v0000020543d32d20_0 .net *"_ivl_4", 0 0, L_0000020543f73c80;  1 drivers
v0000020543d31ba0_0 .net *"_ivl_6", 0 0, L_0000020543f74690;  1 drivers
v0000020543d30f20_0 .net *"_ivl_8", 0 0, L_0000020543f74540;  1 drivers
v0000020543d311a0_0 .net "a", 0 0, L_0000020543ed96e0;  1 drivers
v0000020543d32000_0 .net "b", 0 0, L_0000020543ed9f00;  1 drivers
v0000020543d32e60_0 .net "s", 0 0, L_0000020543f73b30;  1 drivers
S_0000020543d1dde0 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab20e0 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543d1a280 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f73f20 .functor XOR 1, L_0000020543ed9fa0, L_0000020543ed87e0, C4<0>, C4<0>;
L_0000020543f74fc0 .functor XOR 1, L_0000020543f73f20, L_0000020543eda0e0, C4<0>, C4<0>;
L_0000020543f740e0 .functor AND 1, L_0000020543ed9fa0, L_0000020543ed87e0, C4<1>, C4<1>;
L_0000020543f741c0 .functor AND 1, L_0000020543ed9fa0, L_0000020543eda0e0, C4<1>, C4<1>;
L_0000020543f74310 .functor OR 1, L_0000020543f740e0, L_0000020543f741c0, C4<0>, C4<0>;
L_0000020543f74770 .functor AND 1, L_0000020543ed87e0, L_0000020543eda0e0, C4<1>, C4<1>;
L_0000020543f74d20 .functor OR 1, L_0000020543f74310, L_0000020543f74770, C4<0>, C4<0>;
v0000020543d31740_0 .net "Cin", 0 0, L_0000020543eda0e0;  1 drivers
v0000020543d31b00_0 .net "Cout", 0 0, L_0000020543f74d20;  1 drivers
v0000020543d32820_0 .net *"_ivl_0", 0 0, L_0000020543f73f20;  1 drivers
v0000020543d330e0_0 .net *"_ivl_10", 0 0, L_0000020543f74770;  1 drivers
v0000020543d30d40_0 .net *"_ivl_4", 0 0, L_0000020543f740e0;  1 drivers
v0000020543d31a60_0 .net *"_ivl_6", 0 0, L_0000020543f741c0;  1 drivers
v0000020543d31560_0 .net *"_ivl_8", 0 0, L_0000020543f74310;  1 drivers
v0000020543d32fa0_0 .net "a", 0 0, L_0000020543ed9fa0;  1 drivers
v0000020543d31240_0 .net "b", 0 0, L_0000020543ed87e0;  1 drivers
v0000020543d32640_0 .net "s", 0 0, L_0000020543f74fc0;  1 drivers
S_0000020543d19920 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab1d60 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543d1df70 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d19920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f74380 .functor XOR 1, L_0000020543eda180, L_0000020543ed8920, C4<0>, C4<0>;
L_0000020543f74460 .functor XOR 1, L_0000020543f74380, L_0000020543edc8e0, C4<0>, C4<0>;
L_0000020543f747e0 .functor AND 1, L_0000020543eda180, L_0000020543ed8920, C4<1>, C4<1>;
L_0000020543f748c0 .functor AND 1, L_0000020543eda180, L_0000020543edc8e0, C4<1>, C4<1>;
L_0000020543f744d0 .functor OR 1, L_0000020543f747e0, L_0000020543f748c0, C4<0>, C4<0>;
L_0000020543f75030 .functor AND 1, L_0000020543ed8920, L_0000020543edc8e0, C4<1>, C4<1>;
L_0000020543f749a0 .functor OR 1, L_0000020543f744d0, L_0000020543f75030, C4<0>, C4<0>;
v0000020543d312e0_0 .net "Cin", 0 0, L_0000020543edc8e0;  1 drivers
v0000020543d31c40_0 .net "Cout", 0 0, L_0000020543f749a0;  1 drivers
v0000020543d326e0_0 .net *"_ivl_0", 0 0, L_0000020543f74380;  1 drivers
v0000020543d31d80_0 .net *"_ivl_10", 0 0, L_0000020543f75030;  1 drivers
v0000020543d317e0_0 .net *"_ivl_4", 0 0, L_0000020543f747e0;  1 drivers
v0000020543d30de0_0 .net *"_ivl_6", 0 0, L_0000020543f748c0;  1 drivers
v0000020543d32dc0_0 .net *"_ivl_8", 0 0, L_0000020543f744d0;  1 drivers
v0000020543d321e0_0 .net "a", 0 0, L_0000020543eda180;  1 drivers
v0000020543d32a00_0 .net "b", 0 0, L_0000020543ed8920;  1 drivers
v0000020543d30e80_0 .net "s", 0 0, L_0000020543f74460;  1 drivers
S_0000020543d1b090 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab1de0 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543d1b860 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1b090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f737b0 .functor XOR 1, L_0000020543edc3e0, L_0000020543edb260, C4<0>, C4<0>;
L_0000020543f74a10 .functor XOR 1, L_0000020543f737b0, L_0000020543edc200, C4<0>, C4<0>;
L_0000020543f74af0 .functor AND 1, L_0000020543edc3e0, L_0000020543edb260, C4<1>, C4<1>;
L_0000020543f73510 .functor AND 1, L_0000020543edc3e0, L_0000020543edc200, C4<1>, C4<1>;
L_0000020543f73580 .functor OR 1, L_0000020543f74af0, L_0000020543f73510, C4<0>, C4<0>;
L_0000020543f735f0 .functor AND 1, L_0000020543edb260, L_0000020543edc200, C4<1>, C4<1>;
L_0000020543f73660 .functor OR 1, L_0000020543f73580, L_0000020543f735f0, C4<0>, C4<0>;
v0000020543d32320_0 .net "Cin", 0 0, L_0000020543edc200;  1 drivers
v0000020543d31e20_0 .net "Cout", 0 0, L_0000020543f73660;  1 drivers
v0000020543d33040_0 .net *"_ivl_0", 0 0, L_0000020543f737b0;  1 drivers
v0000020543d31380_0 .net *"_ivl_10", 0 0, L_0000020543f735f0;  1 drivers
v0000020543d33180_0 .net *"_ivl_4", 0 0, L_0000020543f74af0;  1 drivers
v0000020543d33220_0 .net *"_ivl_6", 0 0, L_0000020543f73510;  1 drivers
v0000020543d31600_0 .net *"_ivl_8", 0 0, L_0000020543f73580;  1 drivers
v0000020543d332c0_0 .net "a", 0 0, L_0000020543edc3e0;  1 drivers
v0000020543d32aa0_0 .net "b", 0 0, L_0000020543edb260;  1 drivers
v0000020543d33400_0 .net "s", 0 0, L_0000020543f74a10;  1 drivers
S_0000020543d1e290 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543d28380;
 .timescale 0 0;
P_0000020543ab1e60 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543d19ab0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1e290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f73890 .functor XOR 1, L_0000020543eda5e0, L_0000020543edb300, C4<0>, C4<0>;
L_0000020543f75810 .functor XOR 1, L_0000020543f73890, L_0000020543edac20, C4<0>, C4<0>;
L_0000020543f76a70 .functor AND 1, L_0000020543eda5e0, L_0000020543edb300, C4<1>, C4<1>;
L_0000020543f75420 .functor AND 1, L_0000020543eda5e0, L_0000020543edac20, C4<1>, C4<1>;
L_0000020543f75e30 .functor OR 1, L_0000020543f76a70, L_0000020543f75420, C4<0>, C4<0>;
L_0000020543f76610 .functor AND 1, L_0000020543edb300, L_0000020543edac20, C4<1>, C4<1>;
L_0000020543f75ff0 .functor OR 1, L_0000020543f75e30, L_0000020543f76610, C4<0>, C4<0>;
v0000020543d31ec0_0 .net "Cin", 0 0, L_0000020543edac20;  1 drivers
v0000020543d31420_0 .net "Cout", 0 0, L_0000020543f75ff0;  1 drivers
v0000020543d33360_0 .net *"_ivl_0", 0 0, L_0000020543f73890;  1 drivers
v0000020543d32b40_0 .net *"_ivl_10", 0 0, L_0000020543f76610;  1 drivers
v0000020543d334a0_0 .net *"_ivl_4", 0 0, L_0000020543f76a70;  1 drivers
v0000020543d31f60_0 .net *"_ivl_6", 0 0, L_0000020543f75420;  1 drivers
v0000020543d320a0_0 .net *"_ivl_8", 0 0, L_0000020543f75e30;  1 drivers
v0000020543d323c0_0 .net "a", 0 0, L_0000020543eda5e0;  1 drivers
v0000020543d32500_0 .net "b", 0 0, L_0000020543edb300;  1 drivers
v0000020543d32be0_0 .net "s", 0 0, L_0000020543f75810;  1 drivers
S_0000020543d1a8c0 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543d28ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543ab1ea0 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543d325a0_0 .net *"_ivl_0", 15 0, L_0000020543ed7a20;  1 drivers
L_0000020543df4490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543d35480_0 .net *"_ivl_3", 7 0, L_0000020543df4490;  1 drivers
v0000020543d348a0_0 .net *"_ivl_4", 15 0, L_0000020543ed68a0;  1 drivers
L_0000020543df44d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543d33540_0 .net *"_ivl_7", 7 0, L_0000020543df44d8;  1 drivers
v0000020543d34f80_0 .net "a", 7 0, L_0000020543ed77a0;  alias, 1 drivers
v0000020543d33d60_0 .net "b", 7 0, v0000020543d337c0_0;  alias, 1 drivers
v0000020543d35700_0 .net "y", 15 0, L_0000020543ed7840;  alias, 1 drivers
L_0000020543ed7a20 .concat [ 8 8 0 0], L_0000020543ed77a0, L_0000020543df4490;
L_0000020543ed68a0 .concat [ 8 8 0 0], v0000020543d337c0_0, L_0000020543df44d8;
L_0000020543ed7840 .arith/mult 16, L_0000020543ed7a20, L_0000020543ed68a0;
S_0000020543d1c990 .scope generate, "genblk1[2]" "genblk1[2]" 5 56, 5 56 0, S_0000020543d204f0;
 .timescale 0 0;
P_0000020543ab1da0 .param/l "co_idx" 0 5 56, +C4<010>;
S_0000020543d1f3c0 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543d1c990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543ab21e0 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df45b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543d41320_0 .net/2u *"_ivl_0", 1 0, L_0000020543df45b0;  1 drivers
L_0000020543df4688 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d40100_0 .net/2u *"_ivl_10", 15 0, L_0000020543df4688;  1 drivers
v0000020543d41960_0 .net *"_ivl_2", 0 0, L_0000020543edc0c0;  1 drivers
v0000020543d41500_0 .net "a_in", 7 0, L_0000020543f82930;  alias, 1 drivers
v0000020543d41820_0 .net "a_out", 7 0, o0000020543d9de78;  alias, 0 drivers
v0000020543d41b40_0 .var "a_out_reg", 7 0;
v0000020543d41c80_0 .net "a_val", 7 0, v0000020543d41b40_0;  1 drivers
v0000020543d41a00_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543d41fa0_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543d40380_0 .net "d_in", 31 0, L_0000020543f82620;  alias, 1 drivers
v0000020543d404c0_0 .net "d_out", 31 0, L_0000020543edc660;  alias, 1 drivers
v0000020543d42180_0 .net "ext_y_val", 31 0, L_0000020543edc160;  1 drivers
v0000020543d42220_0 .net "ps_out_cout", 0 0, L_0000020543edcd40;  1 drivers
v0000020543d422c0_0 .net "ps_out_val", 31 0, L_0000020543eddc40;  1 drivers
v0000020543d40920_0 .var "psum_stored", 31 0;
v0000020543d40a60_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543d409c0_0 .net "w_val", 7 0, L_0000020543edb080;  1 drivers
v0000020543d42400_0 .var "weight_stored", 31 0;
v0000020543d424a0_0 .net "y_val", 15 0, L_0000020543edb440;  1 drivers
L_0000020543edc0c0 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df45b0;
L_0000020543edc660 .functor MUXZ 32, v0000020543d40920_0, v0000020543d42400_0, L_0000020543edc0c0, C4<>;
L_0000020543edb080 .part v0000020543d42400_0, 0, 8;
L_0000020543edc160 .concat [ 16 16 0 0], L_0000020543edb440, L_0000020543df4688;
S_0000020543d19dd0 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543d1f3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543ab1fa0 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df46d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543d41000_0 .net/2u *"_ivl_228", 0 0, L_0000020543df46d0;  1 drivers
v0000020543d410a0_0 .net "a", 31 0, L_0000020543edc160;  alias, 1 drivers
v0000020543d3fde0_0 .net "b", 31 0, L_0000020543f82620;  alias, 1 drivers
v0000020543d40240_0 .net "carry", 32 0, L_0000020543ede1e0;  1 drivers
v0000020543d41aa0_0 .net "cout", 0 0, L_0000020543edcd40;  alias, 1 drivers
v0000020543d40f60_0 .net "y", 31 0, L_0000020543eddc40;  alias, 1 drivers
L_0000020543eda680 .part L_0000020543edc160, 0, 1;
L_0000020543edb760 .part L_0000020543f82620, 0, 1;
L_0000020543edb620 .part L_0000020543ede1e0, 0, 1;
L_0000020543edaea0 .part L_0000020543edc160, 1, 1;
L_0000020543edc980 .part L_0000020543f82620, 1, 1;
L_0000020543edbb20 .part L_0000020543ede1e0, 1, 1;
L_0000020543edbbc0 .part L_0000020543edc160, 2, 1;
L_0000020543edb6c0 .part L_0000020543f82620, 2, 1;
L_0000020543eda900 .part L_0000020543ede1e0, 2, 1;
L_0000020543edb1c0 .part L_0000020543edc160, 3, 1;
L_0000020543edad60 .part L_0000020543f82620, 3, 1;
L_0000020543edc840 .part L_0000020543ede1e0, 3, 1;
L_0000020543edbda0 .part L_0000020543edc160, 4, 1;
L_0000020543edca20 .part L_0000020543f82620, 4, 1;
L_0000020543edae00 .part L_0000020543ede1e0, 4, 1;
L_0000020543edaf40 .part L_0000020543edc160, 5, 1;
L_0000020543edc2a0 .part L_0000020543f82620, 5, 1;
L_0000020543edafe0 .part L_0000020543ede1e0, 5, 1;
L_0000020543edb120 .part L_0000020543edc160, 6, 1;
L_0000020543edb4e0 .part L_0000020543f82620, 6, 1;
L_0000020543edc340 .part L_0000020543ede1e0, 6, 1;
L_0000020543edc520 .part L_0000020543edc160, 7, 1;
L_0000020543edc5c0 .part L_0000020543f82620, 7, 1;
L_0000020543edb800 .part L_0000020543ede1e0, 7, 1;
L_0000020543edc700 .part L_0000020543edc160, 8, 1;
L_0000020543edcac0 .part L_0000020543f82620, 8, 1;
L_0000020543edbc60 .part L_0000020543ede1e0, 8, 1;
L_0000020543edb940 .part L_0000020543edc160, 9, 1;
L_0000020543edacc0 .part L_0000020543f82620, 9, 1;
L_0000020543edbd00 .part L_0000020543ede1e0, 9, 1;
L_0000020543edb3a0 .part L_0000020543edc160, 10, 1;
L_0000020543edcc00 .part L_0000020543f82620, 10, 1;
L_0000020543edcca0 .part L_0000020543ede1e0, 10, 1;
L_0000020543edc7a0 .part L_0000020543edc160, 11, 1;
L_0000020543edb8a0 .part L_0000020543f82620, 11, 1;
L_0000020543edb9e0 .part L_0000020543ede1e0, 11, 1;
L_0000020543edbe40 .part L_0000020543edc160, 12, 1;
L_0000020543eda540 .part L_0000020543f82620, 12, 1;
L_0000020543edbee0 .part L_0000020543ede1e0, 12, 1;
L_0000020543eda720 .part L_0000020543edc160, 13, 1;
L_0000020543edbf80 .part L_0000020543f82620, 13, 1;
L_0000020543eda7c0 .part L_0000020543ede1e0, 13, 1;
L_0000020543eda860 .part L_0000020543edc160, 14, 1;
L_0000020543edab80 .part L_0000020543f82620, 14, 1;
L_0000020543edaa40 .part L_0000020543ede1e0, 14, 1;
L_0000020543edaae0 .part L_0000020543edc160, 15, 1;
L_0000020543edc020 .part L_0000020543f82620, 15, 1;
L_0000020543ede280 .part L_0000020543ede1e0, 15, 1;
L_0000020543ede640 .part L_0000020543edc160, 16, 1;
L_0000020543edf4a0 .part L_0000020543f82620, 16, 1;
L_0000020543edd380 .part L_0000020543ede1e0, 16, 1;
L_0000020543ededc0 .part L_0000020543edc160, 17, 1;
L_0000020543ede320 .part L_0000020543f82620, 17, 1;
L_0000020543ede3c0 .part L_0000020543ede1e0, 17, 1;
L_0000020543ede460 .part L_0000020543edc160, 18, 1;
L_0000020543eddec0 .part L_0000020543f82620, 18, 1;
L_0000020543ede500 .part L_0000020543ede1e0, 18, 1;
L_0000020543edeaa0 .part L_0000020543edc160, 19, 1;
L_0000020543ede780 .part L_0000020543f82620, 19, 1;
L_0000020543ede000 .part L_0000020543ede1e0, 19, 1;
L_0000020543ede820 .part L_0000020543edc160, 20, 1;
L_0000020543ede8c0 .part L_0000020543f82620, 20, 1;
L_0000020543edd1a0 .part L_0000020543ede1e0, 20, 1;
L_0000020543edd420 .part L_0000020543edc160, 21, 1;
L_0000020543edde20 .part L_0000020543f82620, 21, 1;
L_0000020543eddba0 .part L_0000020543ede1e0, 21, 1;
L_0000020543edd6a0 .part L_0000020543edc160, 22, 1;
L_0000020543edd4c0 .part L_0000020543f82620, 22, 1;
L_0000020543edf0e0 .part L_0000020543ede1e0, 22, 1;
L_0000020543edeb40 .part L_0000020543edc160, 23, 1;
L_0000020543eded20 .part L_0000020543f82620, 23, 1;
L_0000020543edd560 .part L_0000020543ede1e0, 23, 1;
L_0000020543ede5a0 .part L_0000020543edc160, 24, 1;
L_0000020543edf180 .part L_0000020543f82620, 24, 1;
L_0000020543ede6e0 .part L_0000020543ede1e0, 24, 1;
L_0000020543edea00 .part L_0000020543edc160, 25, 1;
L_0000020543edebe0 .part L_0000020543f82620, 25, 1;
L_0000020543edee60 .part L_0000020543ede1e0, 25, 1;
L_0000020543edf220 .part L_0000020543edc160, 26, 1;
L_0000020543eddb00 .part L_0000020543f82620, 26, 1;
L_0000020543edf2c0 .part L_0000020543ede1e0, 26, 1;
L_0000020543ede960 .part L_0000020543edc160, 27, 1;
L_0000020543edef00 .part L_0000020543f82620, 27, 1;
L_0000020543edefa0 .part L_0000020543ede1e0, 27, 1;
L_0000020543edf040 .part L_0000020543edc160, 28, 1;
L_0000020543edec80 .part L_0000020543f82620, 28, 1;
L_0000020543eddf60 .part L_0000020543ede1e0, 28, 1;
L_0000020543edf360 .part L_0000020543edc160, 29, 1;
L_0000020543ede0a0 .part L_0000020543f82620, 29, 1;
L_0000020543eddce0 .part L_0000020543ede1e0, 29, 1;
L_0000020543edf400 .part L_0000020543edc160, 30, 1;
L_0000020543edd600 .part L_0000020543f82620, 30, 1;
L_0000020543eddd80 .part L_0000020543ede1e0, 30, 1;
L_0000020543edd880 .part L_0000020543edc160, 31, 1;
L_0000020543ede140 .part L_0000020543f82620, 31, 1;
L_0000020543edd740 .part L_0000020543ede1e0, 31, 1;
LS_0000020543eddc40_0_0 .concat8 [ 1 1 1 1], L_0000020543f75880, L_0000020543f75b90, L_0000020543f764c0, L_0000020543f75500;
LS_0000020543eddc40_0_4 .concat8 [ 1 1 1 1], L_0000020543f75c70, L_0000020543f75f10, L_0000020543f767d0, L_0000020543f76c30;
LS_0000020543eddc40_0_8 .concat8 [ 1 1 1 1], L_0000020543f77560, L_0000020543f784b0, L_0000020543f772c0, L_0000020543f774f0;
LS_0000020543eddc40_0_12 .concat8 [ 1 1 1 1], L_0000020543f77020, L_0000020543f78830, L_0000020543f781a0, L_0000020543f77090;
LS_0000020543eddc40_0_16 .concat8 [ 1 1 1 1], L_0000020543f78670, L_0000020543f77100, L_0000020543f79cc0, L_0000020543f78980;
LS_0000020543eddc40_0_20 .concat8 [ 1 1 1 1], L_0000020543f789f0, L_0000020543f792b0, L_0000020543f79550, L_0000020543f79630;
LS_0000020543eddc40_0_24 .concat8 [ 1 1 1 1], L_0000020543f78d00, L_0000020543f79710, L_0000020543f7a3c0, L_0000020543f7b070;
LS_0000020543eddc40_0_28 .concat8 [ 1 1 1 1], L_0000020543f7acf0, L_0000020543f7b930, L_0000020543f7bf50, L_0000020543f7b4d0;
LS_0000020543eddc40_1_0 .concat8 [ 4 4 4 4], LS_0000020543eddc40_0_0, LS_0000020543eddc40_0_4, LS_0000020543eddc40_0_8, LS_0000020543eddc40_0_12;
LS_0000020543eddc40_1_4 .concat8 [ 4 4 4 4], LS_0000020543eddc40_0_16, LS_0000020543eddc40_0_20, LS_0000020543eddc40_0_24, LS_0000020543eddc40_0_28;
L_0000020543eddc40 .concat8 [ 16 16 0 0], LS_0000020543eddc40_1_0, LS_0000020543eddc40_1_4;
LS_0000020543ede1e0_0_0 .concat8 [ 1 1 1 1], L_0000020543df46d0, L_0000020543f76060, L_0000020543f76300, L_0000020543f765a0;
LS_0000020543ede1e0_0_4 .concat8 [ 1 1 1 1], L_0000020543f753b0, L_0000020543f76b50, L_0000020543f752d0, L_0000020543f768b0;
LS_0000020543ede1e0_0_8 .concat8 [ 1 1 1 1], L_0000020543f75260, L_0000020543f77250, L_0000020543f779c0, L_0000020543f77640;
LS_0000020543ede1e0_0_12 .concat8 [ 1 1 1 1], L_0000020543f77410, L_0000020543f78050, L_0000020543f77950, L_0000020543f78210;
LS_0000020543ede1e0_0_16 .concat8 [ 1 1 1 1], L_0000020543f77b10, L_0000020543f78440, L_0000020543f78fa0, L_0000020543f79da0;
LS_0000020543ede1e0_0_20 .concat8 [ 1 1 1 1], L_0000020543f798d0, L_0000020543f79e10, L_0000020543f795c0, L_0000020543f79a20;
LS_0000020543ede1e0_0_24 .concat8 [ 1 1 1 1], L_0000020543f791d0, L_0000020543f78ad0, L_0000020543f79b00, L_0000020543f7ac10;
LS_0000020543ede1e0_0_28 .concat8 [ 1 1 1 1], L_0000020543f7a6d0, L_0000020543f7c030, L_0000020543f7a740, L_0000020543f7af90;
LS_0000020543ede1e0_0_32 .concat8 [ 1 0 0 0], L_0000020543f7a660;
LS_0000020543ede1e0_1_0 .concat8 [ 4 4 4 4], LS_0000020543ede1e0_0_0, LS_0000020543ede1e0_0_4, LS_0000020543ede1e0_0_8, LS_0000020543ede1e0_0_12;
LS_0000020543ede1e0_1_4 .concat8 [ 4 4 4 4], LS_0000020543ede1e0_0_16, LS_0000020543ede1e0_0_20, LS_0000020543ede1e0_0_24, LS_0000020543ede1e0_0_28;
LS_0000020543ede1e0_1_8 .concat8 [ 1 0 0 0], LS_0000020543ede1e0_0_32;
L_0000020543ede1e0 .concat8 [ 16 16 1 0], LS_0000020543ede1e0_1_0, LS_0000020543ede1e0_1_4, LS_0000020543ede1e0_1_8;
L_0000020543edcd40 .part L_0000020543ede1e0, 32, 1;
S_0000020543d1ef10 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab2020 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543d1d2f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1ef10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f76220 .functor XOR 1, L_0000020543eda680, L_0000020543edb760, C4<0>, C4<0>;
L_0000020543f75880 .functor XOR 1, L_0000020543f76220, L_0000020543edb620, C4<0>, C4<0>;
L_0000020543f76ae0 .functor AND 1, L_0000020543eda680, L_0000020543edb760, C4<1>, C4<1>;
L_0000020543f75490 .functor AND 1, L_0000020543eda680, L_0000020543edb620, C4<1>, C4<1>;
L_0000020543f75ea0 .functor OR 1, L_0000020543f76ae0, L_0000020543f75490, C4<0>, C4<0>;
L_0000020543f766f0 .functor AND 1, L_0000020543edb760, L_0000020543edb620, C4<1>, C4<1>;
L_0000020543f76060 .functor OR 1, L_0000020543f75ea0, L_0000020543f766f0, C4<0>, C4<0>;
v0000020543d35980_0 .net "Cin", 0 0, L_0000020543edb620;  1 drivers
v0000020543d35660_0 .net "Cout", 0 0, L_0000020543f76060;  1 drivers
v0000020543d33680_0 .net *"_ivl_0", 0 0, L_0000020543f76220;  1 drivers
v0000020543d35340_0 .net *"_ivl_10", 0 0, L_0000020543f766f0;  1 drivers
v0000020543d33e00_0 .net *"_ivl_4", 0 0, L_0000020543f76ae0;  1 drivers
v0000020543d34b20_0 .net *"_ivl_6", 0 0, L_0000020543f75490;  1 drivers
v0000020543d34940_0 .net *"_ivl_8", 0 0, L_0000020543f75ea0;  1 drivers
v0000020543d34120_0 .net "a", 0 0, L_0000020543eda680;  1 drivers
v0000020543d357a0_0 .net "b", 0 0, L_0000020543edb760;  1 drivers
v0000020543d34d00_0 .net "s", 0 0, L_0000020543f75880;  1 drivers
S_0000020543d19c40 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab2220 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543d1ea60 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d19c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f76290 .functor XOR 1, L_0000020543edaea0, L_0000020543edc980, C4<0>, C4<0>;
L_0000020543f75b90 .functor XOR 1, L_0000020543f76290, L_0000020543edbb20, C4<0>, C4<0>;
L_0000020543f76140 .functor AND 1, L_0000020543edaea0, L_0000020543edc980, C4<1>, C4<1>;
L_0000020543f75570 .functor AND 1, L_0000020543edaea0, L_0000020543edbb20, C4<1>, C4<1>;
L_0000020543f75730 .functor OR 1, L_0000020543f76140, L_0000020543f75570, C4<0>, C4<0>;
L_0000020543f76920 .functor AND 1, L_0000020543edc980, L_0000020543edbb20, C4<1>, C4<1>;
L_0000020543f76300 .functor OR 1, L_0000020543f75730, L_0000020543f76920, C4<0>, C4<0>;
v0000020543d33a40_0 .net "Cin", 0 0, L_0000020543edbb20;  1 drivers
v0000020543d35840_0 .net "Cout", 0 0, L_0000020543f76300;  1 drivers
v0000020543d346c0_0 .net *"_ivl_0", 0 0, L_0000020543f76290;  1 drivers
v0000020543d33ea0_0 .net *"_ivl_10", 0 0, L_0000020543f76920;  1 drivers
v0000020543d344e0_0 .net *"_ivl_4", 0 0, L_0000020543f76140;  1 drivers
v0000020543d33720_0 .net *"_ivl_6", 0 0, L_0000020543f75570;  1 drivers
v0000020543d358e0_0 .net *"_ivl_8", 0 0, L_0000020543f75730;  1 drivers
v0000020543d34bc0_0 .net "a", 0 0, L_0000020543edaea0;  1 drivers
v0000020543d35a20_0 .net "b", 0 0, L_0000020543edc980;  1 drivers
v0000020543d335e0_0 .net "s", 0 0, L_0000020543f75b90;  1 drivers
S_0000020543d1f6e0 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab2260 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543d1aa50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1f6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f75c00 .functor XOR 1, L_0000020543edbbc0, L_0000020543edb6c0, C4<0>, C4<0>;
L_0000020543f764c0 .functor XOR 1, L_0000020543f75c00, L_0000020543eda900, C4<0>, C4<0>;
L_0000020543f761b0 .functor AND 1, L_0000020543edbbc0, L_0000020543edb6c0, C4<1>, C4<1>;
L_0000020543f758f0 .functor AND 1, L_0000020543edbbc0, L_0000020543eda900, C4<1>, C4<1>;
L_0000020543f75960 .functor OR 1, L_0000020543f761b0, L_0000020543f758f0, C4<0>, C4<0>;
L_0000020543f759d0 .functor AND 1, L_0000020543edb6c0, L_0000020543eda900, C4<1>, C4<1>;
L_0000020543f765a0 .functor OR 1, L_0000020543f75960, L_0000020543f759d0, C4<0>, C4<0>;
v0000020543d33f40_0 .net "Cin", 0 0, L_0000020543eda900;  1 drivers
v0000020543d34da0_0 .net "Cout", 0 0, L_0000020543f765a0;  1 drivers
v0000020543d34620_0 .net *"_ivl_0", 0 0, L_0000020543f75c00;  1 drivers
v0000020543d33fe0_0 .net *"_ivl_10", 0 0, L_0000020543f759d0;  1 drivers
v0000020543d35ac0_0 .net *"_ivl_4", 0 0, L_0000020543f761b0;  1 drivers
v0000020543d34760_0 .net *"_ivl_6", 0 0, L_0000020543f758f0;  1 drivers
v0000020543d35c00_0 .net *"_ivl_8", 0 0, L_0000020543f75960;  1 drivers
v0000020543d33860_0 .net "a", 0 0, L_0000020543edbbc0;  1 drivers
v0000020543d350c0_0 .net "b", 0 0, L_0000020543edb6c0;  1 drivers
v0000020543d34ee0_0 .net "s", 0 0, L_0000020543f764c0;  1 drivers
S_0000020543d1e420 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab22a0 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543d1abe0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1e420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f76370 .functor XOR 1, L_0000020543edb1c0, L_0000020543edad60, C4<0>, C4<0>;
L_0000020543f75500 .functor XOR 1, L_0000020543f76370, L_0000020543edc840, C4<0>, C4<0>;
L_0000020543f757a0 .functor AND 1, L_0000020543edb1c0, L_0000020543edad60, C4<1>, C4<1>;
L_0000020543f75a40 .functor AND 1, L_0000020543edb1c0, L_0000020543edc840, C4<1>, C4<1>;
L_0000020543f76530 .functor OR 1, L_0000020543f757a0, L_0000020543f75a40, C4<0>, C4<0>;
L_0000020543f75ab0 .functor AND 1, L_0000020543edad60, L_0000020543edc840, C4<1>, C4<1>;
L_0000020543f753b0 .functor OR 1, L_0000020543f76530, L_0000020543f75ab0, C4<0>, C4<0>;
v0000020543d34300_0 .net "Cin", 0 0, L_0000020543edc840;  1 drivers
v0000020543d34800_0 .net "Cout", 0 0, L_0000020543f753b0;  1 drivers
v0000020543d34080_0 .net *"_ivl_0", 0 0, L_0000020543f76370;  1 drivers
v0000020543d341c0_0 .net *"_ivl_10", 0 0, L_0000020543f75ab0;  1 drivers
v0000020543d343a0_0 .net *"_ivl_4", 0 0, L_0000020543f757a0;  1 drivers
v0000020543d34a80_0 .net *"_ivl_6", 0 0, L_0000020543f75a40;  1 drivers
v0000020543d34c60_0 .net *"_ivl_8", 0 0, L_0000020543f76530;  1 drivers
v0000020543d34e40_0 .net "a", 0 0, L_0000020543edb1c0;  1 drivers
v0000020543d35200_0 .net "b", 0 0, L_0000020543edad60;  1 drivers
v0000020543d37d20_0 .net "s", 0 0, L_0000020543f75500;  1 drivers
S_0000020543d1af00 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab22e0 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543d1b3b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1af00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f75b20 .functor XOR 1, L_0000020543edbda0, L_0000020543edca20, C4<0>, C4<0>;
L_0000020543f75c70 .functor XOR 1, L_0000020543f75b20, L_0000020543edae00, C4<0>, C4<0>;
L_0000020543f76a00 .functor AND 1, L_0000020543edbda0, L_0000020543edca20, C4<1>, C4<1>;
L_0000020543f76450 .functor AND 1, L_0000020543edbda0, L_0000020543edae00, C4<1>, C4<1>;
L_0000020543f75ce0 .functor OR 1, L_0000020543f76a00, L_0000020543f76450, C4<0>, C4<0>;
L_0000020543f75d50 .functor AND 1, L_0000020543edca20, L_0000020543edae00, C4<1>, C4<1>;
L_0000020543f76b50 .functor OR 1, L_0000020543f75ce0, L_0000020543f75d50, C4<0>, C4<0>;
v0000020543d36e20_0 .net "Cin", 0 0, L_0000020543edae00;  1 drivers
v0000020543d37140_0 .net "Cout", 0 0, L_0000020543f76b50;  1 drivers
v0000020543d384a0_0 .net *"_ivl_0", 0 0, L_0000020543f75b20;  1 drivers
v0000020543d36c40_0 .net *"_ivl_10", 0 0, L_0000020543f75d50;  1 drivers
v0000020543d37dc0_0 .net *"_ivl_4", 0 0, L_0000020543f76a00;  1 drivers
v0000020543d35d40_0 .net *"_ivl_6", 0 0, L_0000020543f76450;  1 drivers
v0000020543d37e60_0 .net *"_ivl_8", 0 0, L_0000020543f75ce0;  1 drivers
v0000020543d38220_0 .net "a", 0 0, L_0000020543edbda0;  1 drivers
v0000020543d36600_0 .net "b", 0 0, L_0000020543edca20;  1 drivers
v0000020543d37320_0 .net "s", 0 0, L_0000020543f75c70;  1 drivers
S_0000020543d1b540 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab2320 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543d1b9f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1b540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f75dc0 .functor XOR 1, L_0000020543edaf40, L_0000020543edc2a0, C4<0>, C4<0>;
L_0000020543f75f10 .functor XOR 1, L_0000020543f75dc0, L_0000020543edafe0, C4<0>, C4<0>;
L_0000020543f76bc0 .functor AND 1, L_0000020543edaf40, L_0000020543edc2a0, C4<1>, C4<1>;
L_0000020543f75f80 .functor AND 1, L_0000020543edaf40, L_0000020543edafe0, C4<1>, C4<1>;
L_0000020543f760d0 .functor OR 1, L_0000020543f76bc0, L_0000020543f75f80, C4<0>, C4<0>;
L_0000020543f763e0 .functor AND 1, L_0000020543edc2a0, L_0000020543edafe0, C4<1>, C4<1>;
L_0000020543f752d0 .functor OR 1, L_0000020543f760d0, L_0000020543f763e0, C4<0>, C4<0>;
v0000020543d366a0_0 .net "Cin", 0 0, L_0000020543edafe0;  1 drivers
v0000020543d36920_0 .net "Cout", 0 0, L_0000020543f752d0;  1 drivers
v0000020543d37780_0 .net *"_ivl_0", 0 0, L_0000020543f75dc0;  1 drivers
v0000020543d361a0_0 .net *"_ivl_10", 0 0, L_0000020543f763e0;  1 drivers
v0000020543d37640_0 .net *"_ivl_4", 0 0, L_0000020543f76bc0;  1 drivers
v0000020543d37a00_0 .net *"_ivl_6", 0 0, L_0000020543f75f80;  1 drivers
v0000020543d37f00_0 .net *"_ivl_8", 0 0, L_0000020543f760d0;  1 drivers
v0000020543d371e0_0 .net "a", 0 0, L_0000020543edaf40;  1 drivers
v0000020543d369c0_0 .net "b", 0 0, L_0000020543edc2a0;  1 drivers
v0000020543d378c0_0 .net "s", 0 0, L_0000020543f75f10;  1 drivers
S_0000020543d1bd10 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab36e0 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543d1bb80 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f76760 .functor XOR 1, L_0000020543edb120, L_0000020543edb4e0, C4<0>, C4<0>;
L_0000020543f767d0 .functor XOR 1, L_0000020543f76760, L_0000020543edc340, C4<0>, C4<0>;
L_0000020543f75110 .functor AND 1, L_0000020543edb120, L_0000020543edb4e0, C4<1>, C4<1>;
L_0000020543f75340 .functor AND 1, L_0000020543edb120, L_0000020543edc340, C4<1>, C4<1>;
L_0000020543f76840 .functor OR 1, L_0000020543f75110, L_0000020543f75340, C4<0>, C4<0>;
L_0000020543f755e0 .functor AND 1, L_0000020543edb4e0, L_0000020543edc340, C4<1>, C4<1>;
L_0000020543f768b0 .functor OR 1, L_0000020543f76840, L_0000020543f755e0, C4<0>, C4<0>;
v0000020543d37fa0_0 .net "Cin", 0 0, L_0000020543edc340;  1 drivers
v0000020543d37960_0 .net "Cout", 0 0, L_0000020543f768b0;  1 drivers
v0000020543d35de0_0 .net *"_ivl_0", 0 0, L_0000020543f76760;  1 drivers
v0000020543d38040_0 .net *"_ivl_10", 0 0, L_0000020543f755e0;  1 drivers
v0000020543d37aa0_0 .net *"_ivl_4", 0 0, L_0000020543f75110;  1 drivers
v0000020543d35e80_0 .net *"_ivl_6", 0 0, L_0000020543f75340;  1 drivers
v0000020543d35f20_0 .net *"_ivl_8", 0 0, L_0000020543f76840;  1 drivers
v0000020543d37280_0 .net "a", 0 0, L_0000020543edb120;  1 drivers
v0000020543d36880_0 .net "b", 0 0, L_0000020543edb4e0;  1 drivers
v0000020543d36420_0 .net "s", 0 0, L_0000020543f767d0;  1 drivers
S_0000020543d1c030 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab3360 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543d1c1c0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1c030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f75650 .functor XOR 1, L_0000020543edc520, L_0000020543edc5c0, C4<0>, C4<0>;
L_0000020543f76c30 .functor XOR 1, L_0000020543f75650, L_0000020543edb800, C4<0>, C4<0>;
L_0000020543f76990 .functor AND 1, L_0000020543edc520, L_0000020543edc5c0, C4<1>, C4<1>;
L_0000020543f76ca0 .functor AND 1, L_0000020543edc520, L_0000020543edb800, C4<1>, C4<1>;
L_0000020543f75180 .functor OR 1, L_0000020543f76990, L_0000020543f76ca0, C4<0>, C4<0>;
L_0000020543f751f0 .functor AND 1, L_0000020543edc5c0, L_0000020543edb800, C4<1>, C4<1>;
L_0000020543f75260 .functor OR 1, L_0000020543f75180, L_0000020543f751f0, C4<0>, C4<0>;
v0000020543d35fc0_0 .net "Cin", 0 0, L_0000020543edb800;  1 drivers
v0000020543d375a0_0 .net "Cout", 0 0, L_0000020543f75260;  1 drivers
v0000020543d380e0_0 .net *"_ivl_0", 0 0, L_0000020543f75650;  1 drivers
v0000020543d36560_0 .net *"_ivl_10", 0 0, L_0000020543f751f0;  1 drivers
v0000020543d38180_0 .net *"_ivl_4", 0 0, L_0000020543f76990;  1 drivers
v0000020543d38400_0 .net *"_ivl_6", 0 0, L_0000020543f76ca0;  1 drivers
v0000020543d376e0_0 .net *"_ivl_8", 0 0, L_0000020543f75180;  1 drivers
v0000020543d373c0_0 .net "a", 0 0, L_0000020543edc520;  1 drivers
v0000020543d37b40_0 .net "b", 0 0, L_0000020543edc5c0;  1 drivers
v0000020543d36740_0 .net "s", 0 0, L_0000020543f76c30;  1 drivers
S_0000020543d1c350 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab2ca0 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543d1c670 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1c350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f756c0 .functor XOR 1, L_0000020543edc700, L_0000020543edcac0, C4<0>, C4<0>;
L_0000020543f77560 .functor XOR 1, L_0000020543f756c0, L_0000020543edbc60, C4<0>, C4<0>;
L_0000020543f77f00 .functor AND 1, L_0000020543edc700, L_0000020543edcac0, C4<1>, C4<1>;
L_0000020543f771e0 .functor AND 1, L_0000020543edc700, L_0000020543edbc60, C4<1>, C4<1>;
L_0000020543f780c0 .functor OR 1, L_0000020543f77f00, L_0000020543f771e0, C4<0>, C4<0>;
L_0000020543f773a0 .functor AND 1, L_0000020543edcac0, L_0000020543edbc60, C4<1>, C4<1>;
L_0000020543f77250 .functor OR 1, L_0000020543f780c0, L_0000020543f773a0, C4<0>, C4<0>;
v0000020543d36060_0 .net "Cin", 0 0, L_0000020543edbc60;  1 drivers
v0000020543d364c0_0 .net "Cout", 0 0, L_0000020543f77250;  1 drivers
v0000020543d382c0_0 .net *"_ivl_0", 0 0, L_0000020543f756c0;  1 drivers
v0000020543d36a60_0 .net *"_ivl_10", 0 0, L_0000020543f773a0;  1 drivers
v0000020543d37460_0 .net *"_ivl_4", 0 0, L_0000020543f77f00;  1 drivers
v0000020543d36b00_0 .net *"_ivl_6", 0 0, L_0000020543f771e0;  1 drivers
v0000020543d36ba0_0 .net *"_ivl_8", 0 0, L_0000020543f780c0;  1 drivers
v0000020543d38360_0 .net "a", 0 0, L_0000020543edc700;  1 drivers
v0000020543d36240_0 .net "b", 0 0, L_0000020543edcac0;  1 drivers
v0000020543d37820_0 .net "s", 0 0, L_0000020543f77560;  1 drivers
S_0000020543d1cb20 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab2a20 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543d1ce40 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1cb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f787c0 .functor XOR 1, L_0000020543edb940, L_0000020543edacc0, C4<0>, C4<0>;
L_0000020543f784b0 .functor XOR 1, L_0000020543f787c0, L_0000020543edbd00, C4<0>, C4<0>;
L_0000020543f76fb0 .functor AND 1, L_0000020543edb940, L_0000020543edacc0, C4<1>, C4<1>;
L_0000020543f76d10 .functor AND 1, L_0000020543edb940, L_0000020543edbd00, C4<1>, C4<1>;
L_0000020543f76d80 .functor OR 1, L_0000020543f76fb0, L_0000020543f76d10, C4<0>, C4<0>;
L_0000020543f77bf0 .functor AND 1, L_0000020543edacc0, L_0000020543edbd00, C4<1>, C4<1>;
L_0000020543f779c0 .functor OR 1, L_0000020543f76d80, L_0000020543f77bf0, C4<0>, C4<0>;
v0000020543d367e0_0 .net "Cin", 0 0, L_0000020543edbd00;  1 drivers
v0000020543d37500_0 .net "Cout", 0 0, L_0000020543f779c0;  1 drivers
v0000020543d37be0_0 .net *"_ivl_0", 0 0, L_0000020543f787c0;  1 drivers
v0000020543d36ce0_0 .net *"_ivl_10", 0 0, L_0000020543f77bf0;  1 drivers
v0000020543d36d80_0 .net *"_ivl_4", 0 0, L_0000020543f76fb0;  1 drivers
v0000020543d36ec0_0 .net *"_ivl_6", 0 0, L_0000020543f76d10;  1 drivers
v0000020543d36100_0 .net *"_ivl_8", 0 0, L_0000020543f76d80;  1 drivers
v0000020543d362e0_0 .net "a", 0 0, L_0000020543edb940;  1 drivers
v0000020543d36380_0 .net "b", 0 0, L_0000020543edacc0;  1 drivers
v0000020543d37000_0 .net "s", 0 0, L_0000020543f784b0;  1 drivers
S_0000020543d1cfd0 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab2c60 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543d856b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d1cfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f77db0 .functor XOR 1, L_0000020543edb3a0, L_0000020543edcc00, C4<0>, C4<0>;
L_0000020543f772c0 .functor XOR 1, L_0000020543f77db0, L_0000020543edcca0, C4<0>, C4<0>;
L_0000020543f77e20 .functor AND 1, L_0000020543edb3a0, L_0000020543edcc00, C4<1>, C4<1>;
L_0000020543f77170 .functor AND 1, L_0000020543edb3a0, L_0000020543edcca0, C4<1>, C4<1>;
L_0000020543f77330 .functor OR 1, L_0000020543f77e20, L_0000020543f77170, C4<0>, C4<0>;
L_0000020543f78280 .functor AND 1, L_0000020543edcc00, L_0000020543edcca0, C4<1>, C4<1>;
L_0000020543f77640 .functor OR 1, L_0000020543f77330, L_0000020543f78280, C4<0>, C4<0>;
v0000020543d37c80_0 .net "Cin", 0 0, L_0000020543edcca0;  1 drivers
v0000020543d36f60_0 .net "Cout", 0 0, L_0000020543f77640;  1 drivers
v0000020543d370a0_0 .net *"_ivl_0", 0 0, L_0000020543f77db0;  1 drivers
v0000020543d3aca0_0 .net *"_ivl_10", 0 0, L_0000020543f78280;  1 drivers
v0000020543d38ae0_0 .net *"_ivl_4", 0 0, L_0000020543f77e20;  1 drivers
v0000020543d3a5c0_0 .net *"_ivl_6", 0 0, L_0000020543f77170;  1 drivers
v0000020543d3a3e0_0 .net *"_ivl_8", 0 0, L_0000020543f77330;  1 drivers
v0000020543d38720_0 .net "a", 0 0, L_0000020543edb3a0;  1 drivers
v0000020543d38ea0_0 .net "b", 0 0, L_0000020543edcc00;  1 drivers
v0000020543d39260_0 .net "s", 0 0, L_0000020543f772c0;  1 drivers
S_0000020543d8a660 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab3920 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543d86010 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8a660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f78590 .functor XOR 1, L_0000020543edc7a0, L_0000020543edb8a0, C4<0>, C4<0>;
L_0000020543f774f0 .functor XOR 1, L_0000020543f78590, L_0000020543edb9e0, C4<0>, C4<0>;
L_0000020543f77e90 .functor AND 1, L_0000020543edc7a0, L_0000020543edb8a0, C4<1>, C4<1>;
L_0000020543f78130 .functor AND 1, L_0000020543edc7a0, L_0000020543edb9e0, C4<1>, C4<1>;
L_0000020543f78600 .functor OR 1, L_0000020543f77e90, L_0000020543f78130, C4<0>, C4<0>;
L_0000020543f78360 .functor AND 1, L_0000020543edb8a0, L_0000020543edb9e0, C4<1>, C4<1>;
L_0000020543f77410 .functor OR 1, L_0000020543f78600, L_0000020543f78360, C4<0>, C4<0>;
v0000020543d38a40_0 .net "Cin", 0 0, L_0000020543edb9e0;  1 drivers
v0000020543d39e40_0 .net "Cout", 0 0, L_0000020543f77410;  1 drivers
v0000020543d38900_0 .net *"_ivl_0", 0 0, L_0000020543f78590;  1 drivers
v0000020543d3a660_0 .net *"_ivl_10", 0 0, L_0000020543f78360;  1 drivers
v0000020543d3a0c0_0 .net *"_ivl_4", 0 0, L_0000020543f77e90;  1 drivers
v0000020543d39a80_0 .net *"_ivl_6", 0 0, L_0000020543f78130;  1 drivers
v0000020543d398a0_0 .net *"_ivl_8", 0 0, L_0000020543f78600;  1 drivers
v0000020543d385e0_0 .net "a", 0 0, L_0000020543edc7a0;  1 drivers
v0000020543d39300_0 .net "b", 0 0, L_0000020543edb8a0;  1 drivers
v0000020543d38c20_0 .net "s", 0 0, L_0000020543f774f0;  1 drivers
S_0000020543d88720 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab2fe0 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543d8b2e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d88720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f77f70 .functor XOR 1, L_0000020543edbe40, L_0000020543eda540, C4<0>, C4<0>;
L_0000020543f77020 .functor XOR 1, L_0000020543f77f70, L_0000020543edbee0, C4<0>, C4<0>;
L_0000020543f76df0 .functor AND 1, L_0000020543edbe40, L_0000020543eda540, C4<1>, C4<1>;
L_0000020543f783d0 .functor AND 1, L_0000020543edbe40, L_0000020543edbee0, C4<1>, C4<1>;
L_0000020543f77fe0 .functor OR 1, L_0000020543f76df0, L_0000020543f783d0, C4<0>, C4<0>;
L_0000020543f778e0 .functor AND 1, L_0000020543eda540, L_0000020543edbee0, C4<1>, C4<1>;
L_0000020543f78050 .functor OR 1, L_0000020543f77fe0, L_0000020543f778e0, C4<0>, C4<0>;
v0000020543d38680_0 .net "Cin", 0 0, L_0000020543edbee0;  1 drivers
v0000020543d38b80_0 .net "Cout", 0 0, L_0000020543f78050;  1 drivers
v0000020543d3a480_0 .net *"_ivl_0", 0 0, L_0000020543f77f70;  1 drivers
v0000020543d39b20_0 .net *"_ivl_10", 0 0, L_0000020543f778e0;  1 drivers
v0000020543d3a160_0 .net *"_ivl_4", 0 0, L_0000020543f76df0;  1 drivers
v0000020543d38d60_0 .net *"_ivl_6", 0 0, L_0000020543f783d0;  1 drivers
v0000020543d389a0_0 .net *"_ivl_8", 0 0, L_0000020543f77fe0;  1 drivers
v0000020543d3a200_0 .net "a", 0 0, L_0000020543edbe40;  1 drivers
v0000020543d3a8e0_0 .net "b", 0 0, L_0000020543eda540;  1 drivers
v0000020543d38cc0_0 .net "s", 0 0, L_0000020543f77020;  1 drivers
S_0000020543d87780 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab2ce0 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543d859d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d87780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f77aa0 .functor XOR 1, L_0000020543eda720, L_0000020543edbf80, C4<0>, C4<0>;
L_0000020543f78830 .functor XOR 1, L_0000020543f77aa0, L_0000020543eda7c0, C4<0>, C4<0>;
L_0000020543f788a0 .functor AND 1, L_0000020543eda720, L_0000020543edbf80, C4<1>, C4<1>;
L_0000020543f77480 .functor AND 1, L_0000020543eda720, L_0000020543eda7c0, C4<1>, C4<1>;
L_0000020543f786e0 .functor OR 1, L_0000020543f788a0, L_0000020543f77480, C4<0>, C4<0>;
L_0000020543f776b0 .functor AND 1, L_0000020543edbf80, L_0000020543eda7c0, C4<1>, C4<1>;
L_0000020543f77950 .functor OR 1, L_0000020543f786e0, L_0000020543f776b0, C4<0>, C4<0>;
v0000020543d387c0_0 .net "Cin", 0 0, L_0000020543eda7c0;  1 drivers
v0000020543d38e00_0 .net "Cout", 0 0, L_0000020543f77950;  1 drivers
v0000020543d3a980_0 .net *"_ivl_0", 0 0, L_0000020543f77aa0;  1 drivers
v0000020543d391c0_0 .net *"_ivl_10", 0 0, L_0000020543f776b0;  1 drivers
v0000020543d39c60_0 .net *"_ivl_4", 0 0, L_0000020543f788a0;  1 drivers
v0000020543d39120_0 .net *"_ivl_6", 0 0, L_0000020543f77480;  1 drivers
v0000020543d39080_0 .net *"_ivl_8", 0 0, L_0000020543f786e0;  1 drivers
v0000020543d3a520_0 .net "a", 0 0, L_0000020543eda720;  1 drivers
v0000020543d38f40_0 .net "b", 0 0, L_0000020543edbf80;  1 drivers
v0000020543d39ee0_0 .net "s", 0 0, L_0000020543f78830;  1 drivers
S_0000020543d89210 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab2a60 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543d85cf0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d89210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f775d0 .functor XOR 1, L_0000020543eda860, L_0000020543edab80, C4<0>, C4<0>;
L_0000020543f781a0 .functor XOR 1, L_0000020543f775d0, L_0000020543edaa40, C4<0>, C4<0>;
L_0000020543f77720 .functor AND 1, L_0000020543eda860, L_0000020543edab80, C4<1>, C4<1>;
L_0000020543f77790 .functor AND 1, L_0000020543eda860, L_0000020543edaa40, C4<1>, C4<1>;
L_0000020543f77800 .functor OR 1, L_0000020543f77720, L_0000020543f77790, C4<0>, C4<0>;
L_0000020543f77870 .functor AND 1, L_0000020543edab80, L_0000020543edaa40, C4<1>, C4<1>;
L_0000020543f78210 .functor OR 1, L_0000020543f77800, L_0000020543f77870, C4<0>, C4<0>;
v0000020543d38fe0_0 .net "Cin", 0 0, L_0000020543edaa40;  1 drivers
v0000020543d399e0_0 .net "Cout", 0 0, L_0000020543f78210;  1 drivers
v0000020543d39f80_0 .net *"_ivl_0", 0 0, L_0000020543f775d0;  1 drivers
v0000020543d393a0_0 .net *"_ivl_10", 0 0, L_0000020543f77870;  1 drivers
v0000020543d39440_0 .net *"_ivl_4", 0 0, L_0000020543f77720;  1 drivers
v0000020543d394e0_0 .net *"_ivl_6", 0 0, L_0000020543f77790;  1 drivers
v0000020543d3aa20_0 .net *"_ivl_8", 0 0, L_0000020543f77800;  1 drivers
v0000020543d38540_0 .net "a", 0 0, L_0000020543eda860;  1 drivers
v0000020543d3ac00_0 .net "b", 0 0, L_0000020543edab80;  1 drivers
v0000020543d39800_0 .net "s", 0 0, L_0000020543f781a0;  1 drivers
S_0000020543d88bd0 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab2d60 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543d872d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d88bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f78520 .functor XOR 1, L_0000020543edaae0, L_0000020543edc020, C4<0>, C4<0>;
L_0000020543f77090 .functor XOR 1, L_0000020543f78520, L_0000020543ede280, C4<0>, C4<0>;
L_0000020543f76e60 .functor AND 1, L_0000020543edaae0, L_0000020543edc020, C4<1>, C4<1>;
L_0000020543f77c60 .functor AND 1, L_0000020543edaae0, L_0000020543ede280, C4<1>, C4<1>;
L_0000020543f77cd0 .functor OR 1, L_0000020543f76e60, L_0000020543f77c60, C4<0>, C4<0>;
L_0000020543f77a30 .functor AND 1, L_0000020543edc020, L_0000020543ede280, C4<1>, C4<1>;
L_0000020543f77b10 .functor OR 1, L_0000020543f77cd0, L_0000020543f77a30, C4<0>, C4<0>;
v0000020543d39580_0 .net "Cin", 0 0, L_0000020543ede280;  1 drivers
v0000020543d39620_0 .net "Cout", 0 0, L_0000020543f77b10;  1 drivers
v0000020543d38860_0 .net *"_ivl_0", 0 0, L_0000020543f78520;  1 drivers
v0000020543d39bc0_0 .net *"_ivl_10", 0 0, L_0000020543f77a30;  1 drivers
v0000020543d396c0_0 .net *"_ivl_4", 0 0, L_0000020543f76e60;  1 drivers
v0000020543d39760_0 .net *"_ivl_6", 0 0, L_0000020543f77c60;  1 drivers
v0000020543d39940_0 .net *"_ivl_8", 0 0, L_0000020543f77cd0;  1 drivers
v0000020543d3ab60_0 .net "a", 0 0, L_0000020543edaae0;  1 drivers
v0000020543d3a700_0 .net "b", 0 0, L_0000020543edc020;  1 drivers
v0000020543d39d00_0 .net "s", 0 0, L_0000020543f77090;  1 drivers
S_0000020543d8a7f0 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab2f20 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543d87aa0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f782f0 .functor XOR 1, L_0000020543ede640, L_0000020543edf4a0, C4<0>, C4<0>;
L_0000020543f78670 .functor XOR 1, L_0000020543f782f0, L_0000020543edd380, C4<0>, C4<0>;
L_0000020543f76ed0 .functor AND 1, L_0000020543ede640, L_0000020543edf4a0, C4<1>, C4<1>;
L_0000020543f77b80 .functor AND 1, L_0000020543ede640, L_0000020543edd380, C4<1>, C4<1>;
L_0000020543f77d40 .functor OR 1, L_0000020543f76ed0, L_0000020543f77b80, C4<0>, C4<0>;
L_0000020543f76f40 .functor AND 1, L_0000020543edf4a0, L_0000020543edd380, C4<1>, C4<1>;
L_0000020543f78440 .functor OR 1, L_0000020543f77d40, L_0000020543f76f40, C4<0>, C4<0>;
v0000020543d39da0_0 .net "Cin", 0 0, L_0000020543edd380;  1 drivers
v0000020543d3a020_0 .net "Cout", 0 0, L_0000020543f78440;  1 drivers
v0000020543d3a2a0_0 .net *"_ivl_0", 0 0, L_0000020543f782f0;  1 drivers
v0000020543d3a7a0_0 .net *"_ivl_10", 0 0, L_0000020543f76f40;  1 drivers
v0000020543d3aac0_0 .net *"_ivl_4", 0 0, L_0000020543f76ed0;  1 drivers
v0000020543d3a340_0 .net *"_ivl_6", 0 0, L_0000020543f77b80;  1 drivers
v0000020543d3a840_0 .net *"_ivl_8", 0 0, L_0000020543f77d40;  1 drivers
v0000020543d3ca00_0 .net "a", 0 0, L_0000020543ede640;  1 drivers
v0000020543d3bd80_0 .net "b", 0 0, L_0000020543edf4a0;  1 drivers
v0000020543d3c960_0 .net "s", 0 0, L_0000020543f78670;  1 drivers
S_0000020543d86330 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab33e0 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543d8a980 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d86330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f78750 .functor XOR 1, L_0000020543ededc0, L_0000020543ede320, C4<0>, C4<0>;
L_0000020543f77100 .functor XOR 1, L_0000020543f78750, L_0000020543ede3c0, C4<0>, C4<0>;
L_0000020543f78d70 .functor AND 1, L_0000020543ededc0, L_0000020543ede320, C4<1>, C4<1>;
L_0000020543f79e80 .functor AND 1, L_0000020543ededc0, L_0000020543ede3c0, C4<1>, C4<1>;
L_0000020543f7a120 .functor OR 1, L_0000020543f78d70, L_0000020543f79e80, C4<0>, C4<0>;
L_0000020543f79400 .functor AND 1, L_0000020543ede320, L_0000020543ede3c0, C4<1>, C4<1>;
L_0000020543f78fa0 .functor OR 1, L_0000020543f7a120, L_0000020543f79400, C4<0>, C4<0>;
v0000020543d3d360_0 .net "Cin", 0 0, L_0000020543ede3c0;  1 drivers
v0000020543d3d180_0 .net "Cout", 0 0, L_0000020543f78fa0;  1 drivers
v0000020543d3cf00_0 .net *"_ivl_0", 0 0, L_0000020543f78750;  1 drivers
v0000020543d3c640_0 .net *"_ivl_10", 0 0, L_0000020543f79400;  1 drivers
v0000020543d3b100_0 .net *"_ivl_4", 0 0, L_0000020543f78d70;  1 drivers
v0000020543d3cdc0_0 .net *"_ivl_6", 0 0, L_0000020543f79e80;  1 drivers
v0000020543d3c8c0_0 .net *"_ivl_8", 0 0, L_0000020543f7a120;  1 drivers
v0000020543d3ade0_0 .net "a", 0 0, L_0000020543ededc0;  1 drivers
v0000020543d3ad40_0 .net "b", 0 0, L_0000020543ede320;  1 drivers
v0000020543d3bf60_0 .net "s", 0 0, L_0000020543f77100;  1 drivers
S_0000020543d87c30 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab31e0 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543d888b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d87c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f79470 .functor XOR 1, L_0000020543ede460, L_0000020543eddec0, C4<0>, C4<0>;
L_0000020543f79cc0 .functor XOR 1, L_0000020543f79470, L_0000020543ede500, C4<0>, C4<0>;
L_0000020543f7a200 .functor AND 1, L_0000020543ede460, L_0000020543eddec0, C4<1>, C4<1>;
L_0000020543f79f60 .functor AND 1, L_0000020543ede460, L_0000020543ede500, C4<1>, C4<1>;
L_0000020543f79010 .functor OR 1, L_0000020543f7a200, L_0000020543f79f60, C4<0>, C4<0>;
L_0000020543f79160 .functor AND 1, L_0000020543eddec0, L_0000020543ede500, C4<1>, C4<1>;
L_0000020543f79da0 .functor OR 1, L_0000020543f79010, L_0000020543f79160, C4<0>, C4<0>;
v0000020543d3cbe0_0 .net "Cin", 0 0, L_0000020543ede500;  1 drivers
v0000020543d3ae80_0 .net "Cout", 0 0, L_0000020543f79da0;  1 drivers
v0000020543d3d4a0_0 .net *"_ivl_0", 0 0, L_0000020543f79470;  1 drivers
v0000020543d3b380_0 .net *"_ivl_10", 0 0, L_0000020543f79160;  1 drivers
v0000020543d3cc80_0 .net *"_ivl_4", 0 0, L_0000020543f7a200;  1 drivers
v0000020543d3c280_0 .net *"_ivl_6", 0 0, L_0000020543f79f60;  1 drivers
v0000020543d3caa0_0 .net *"_ivl_8", 0 0, L_0000020543f79010;  1 drivers
v0000020543d3d400_0 .net "a", 0 0, L_0000020543ede460;  1 drivers
v0000020543d3b420_0 .net "b", 0 0, L_0000020543eddec0;  1 drivers
v0000020543d3c6e0_0 .net "s", 0 0, L_0000020543f79cc0;  1 drivers
S_0000020543d8ab10 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab32a0 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543d87910 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8ab10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f78bb0 .functor XOR 1, L_0000020543edeaa0, L_0000020543ede780, C4<0>, C4<0>;
L_0000020543f78980 .functor XOR 1, L_0000020543f78bb0, L_0000020543ede000, C4<0>, C4<0>;
L_0000020543f79be0 .functor AND 1, L_0000020543edeaa0, L_0000020543ede780, C4<1>, C4<1>;
L_0000020543f794e0 .functor AND 1, L_0000020543edeaa0, L_0000020543ede000, C4<1>, C4<1>;
L_0000020543f79390 .functor OR 1, L_0000020543f79be0, L_0000020543f794e0, C4<0>, C4<0>;
L_0000020543f78b40 .functor AND 1, L_0000020543ede780, L_0000020543ede000, C4<1>, C4<1>;
L_0000020543f798d0 .functor OR 1, L_0000020543f79390, L_0000020543f78b40, C4<0>, C4<0>;
v0000020543d3c140_0 .net "Cin", 0 0, L_0000020543ede000;  1 drivers
v0000020543d3c000_0 .net "Cout", 0 0, L_0000020543f798d0;  1 drivers
v0000020543d3af20_0 .net *"_ivl_0", 0 0, L_0000020543f78bb0;  1 drivers
v0000020543d3cb40_0 .net *"_ivl_10", 0 0, L_0000020543f78b40;  1 drivers
v0000020543d3b2e0_0 .net *"_ivl_4", 0 0, L_0000020543f79be0;  1 drivers
v0000020543d3c320_0 .net *"_ivl_6", 0 0, L_0000020543f794e0;  1 drivers
v0000020543d3c0a0_0 .net *"_ivl_8", 0 0, L_0000020543f79390;  1 drivers
v0000020543d3b920_0 .net "a", 0 0, L_0000020543edeaa0;  1 drivers
v0000020543d3ce60_0 .net "b", 0 0, L_0000020543ede780;  1 drivers
v0000020543d3c500_0 .net "s", 0 0, L_0000020543f78980;  1 drivers
S_0000020543d85520 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab2b60 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543d893a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d85520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f78ec0 .functor XOR 1, L_0000020543ede820, L_0000020543ede8c0, C4<0>, C4<0>;
L_0000020543f789f0 .functor XOR 1, L_0000020543f78ec0, L_0000020543edd1a0, C4<0>, C4<0>;
L_0000020543f7a2e0 .functor AND 1, L_0000020543ede820, L_0000020543ede8c0, C4<1>, C4<1>;
L_0000020543f79240 .functor AND 1, L_0000020543ede820, L_0000020543edd1a0, C4<1>, C4<1>;
L_0000020543f79d30 .functor OR 1, L_0000020543f7a2e0, L_0000020543f79240, C4<0>, C4<0>;
L_0000020543f78c20 .functor AND 1, L_0000020543ede8c0, L_0000020543edd1a0, C4<1>, C4<1>;
L_0000020543f79e10 .functor OR 1, L_0000020543f79d30, L_0000020543f78c20, C4<0>, C4<0>;
v0000020543d3b4c0_0 .net "Cin", 0 0, L_0000020543edd1a0;  1 drivers
v0000020543d3c820_0 .net "Cout", 0 0, L_0000020543f79e10;  1 drivers
v0000020543d3b740_0 .net *"_ivl_0", 0 0, L_0000020543f78ec0;  1 drivers
v0000020543d3c1e0_0 .net *"_ivl_10", 0 0, L_0000020543f78c20;  1 drivers
v0000020543d3b1a0_0 .net *"_ivl_4", 0 0, L_0000020543f7a2e0;  1 drivers
v0000020543d3cd20_0 .net *"_ivl_6", 0 0, L_0000020543f79240;  1 drivers
v0000020543d3cfa0_0 .net *"_ivl_8", 0 0, L_0000020543f79d30;  1 drivers
v0000020543d3d040_0 .net "a", 0 0, L_0000020543ede820;  1 drivers
v0000020543d3c3c0_0 .net "b", 0 0, L_0000020543ede8c0;  1 drivers
v0000020543d3b9c0_0 .net "s", 0 0, L_0000020543f789f0;  1 drivers
S_0000020543d85b60 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab3420 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543d85840 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d85b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f78de0 .functor XOR 1, L_0000020543edd420, L_0000020543edde20, C4<0>, C4<0>;
L_0000020543f792b0 .functor XOR 1, L_0000020543f78de0, L_0000020543eddba0, C4<0>, C4<0>;
L_0000020543f78c90 .functor AND 1, L_0000020543edd420, L_0000020543edde20, C4<1>, C4<1>;
L_0000020543f7a4a0 .functor AND 1, L_0000020543edd420, L_0000020543eddba0, C4<1>, C4<1>;
L_0000020543f78910 .functor OR 1, L_0000020543f78c90, L_0000020543f7a4a0, C4<0>, C4<0>;
L_0000020543f797f0 .functor AND 1, L_0000020543edde20, L_0000020543eddba0, C4<1>, C4<1>;
L_0000020543f795c0 .functor OR 1, L_0000020543f78910, L_0000020543f797f0, C4<0>, C4<0>;
v0000020543d3c780_0 .net "Cin", 0 0, L_0000020543eddba0;  1 drivers
v0000020543d3d0e0_0 .net "Cout", 0 0, L_0000020543f795c0;  1 drivers
v0000020543d3b240_0 .net *"_ivl_0", 0 0, L_0000020543f78de0;  1 drivers
v0000020543d3d220_0 .net *"_ivl_10", 0 0, L_0000020543f797f0;  1 drivers
v0000020543d3b560_0 .net *"_ivl_4", 0 0, L_0000020543f78c90;  1 drivers
v0000020543d3d2c0_0 .net *"_ivl_6", 0 0, L_0000020543f7a4a0;  1 drivers
v0000020543d3bc40_0 .net *"_ivl_8", 0 0, L_0000020543f78910;  1 drivers
v0000020543d3afc0_0 .net "a", 0 0, L_0000020543edd420;  1 drivers
v0000020543d3b060_0 .net "b", 0 0, L_0000020543edde20;  1 drivers
v0000020543d3bb00_0 .net "s", 0 0, L_0000020543f792b0;  1 drivers
S_0000020543d8b150 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab3160 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543d8a020 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f79a90 .functor XOR 1, L_0000020543edd6a0, L_0000020543edd4c0, C4<0>, C4<0>;
L_0000020543f79550 .functor XOR 1, L_0000020543f79a90, L_0000020543edf0e0, C4<0>, C4<0>;
L_0000020543f79940 .functor AND 1, L_0000020543edd6a0, L_0000020543edd4c0, C4<1>, C4<1>;
L_0000020543f78e50 .functor AND 1, L_0000020543edd6a0, L_0000020543edf0e0, C4<1>, C4<1>;
L_0000020543f78f30 .functor OR 1, L_0000020543f79940, L_0000020543f78e50, C4<0>, C4<0>;
L_0000020543f7a190 .functor AND 1, L_0000020543edd4c0, L_0000020543edf0e0, C4<1>, C4<1>;
L_0000020543f79a20 .functor OR 1, L_0000020543f78f30, L_0000020543f7a190, C4<0>, C4<0>;
v0000020543d3b600_0 .net "Cin", 0 0, L_0000020543edf0e0;  1 drivers
v0000020543d3be20_0 .net "Cout", 0 0, L_0000020543f79a20;  1 drivers
v0000020543d3bba0_0 .net *"_ivl_0", 0 0, L_0000020543f79a90;  1 drivers
v0000020543d3bec0_0 .net *"_ivl_10", 0 0, L_0000020543f7a190;  1 drivers
v0000020543d3bce0_0 .net *"_ivl_4", 0 0, L_0000020543f79940;  1 drivers
v0000020543d3b6a0_0 .net *"_ivl_6", 0 0, L_0000020543f78e50;  1 drivers
v0000020543d3c460_0 .net *"_ivl_8", 0 0, L_0000020543f78f30;  1 drivers
v0000020543d3b7e0_0 .net "a", 0 0, L_0000020543edd6a0;  1 drivers
v0000020543d3b880_0 .net "b", 0 0, L_0000020543edd4c0;  1 drivers
v0000020543d3ba60_0 .net "s", 0 0, L_0000020543f79550;  1 drivers
S_0000020543d85e80 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab3460 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543d89850 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d85e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f79fd0 .functor XOR 1, L_0000020543edeb40, L_0000020543eded20, C4<0>, C4<0>;
L_0000020543f79630 .functor XOR 1, L_0000020543f79fd0, L_0000020543edd560, C4<0>, C4<0>;
L_0000020543f79ef0 .functor AND 1, L_0000020543edeb40, L_0000020543eded20, C4<1>, C4<1>;
L_0000020543f7a270 .functor AND 1, L_0000020543edeb40, L_0000020543edd560, C4<1>, C4<1>;
L_0000020543f790f0 .functor OR 1, L_0000020543f79ef0, L_0000020543f7a270, C4<0>, C4<0>;
L_0000020543f79080 .functor AND 1, L_0000020543eded20, L_0000020543edd560, C4<1>, C4<1>;
L_0000020543f791d0 .functor OR 1, L_0000020543f790f0, L_0000020543f79080, C4<0>, C4<0>;
v0000020543d3c5a0_0 .net "Cin", 0 0, L_0000020543edd560;  1 drivers
v0000020543d3e1c0_0 .net "Cout", 0 0, L_0000020543f791d0;  1 drivers
v0000020543d3f0c0_0 .net *"_ivl_0", 0 0, L_0000020543f79fd0;  1 drivers
v0000020543d3e580_0 .net *"_ivl_10", 0 0, L_0000020543f79080;  1 drivers
v0000020543d3d720_0 .net *"_ivl_4", 0 0, L_0000020543f79ef0;  1 drivers
v0000020543d3f5c0_0 .net *"_ivl_6", 0 0, L_0000020543f7a270;  1 drivers
v0000020543d3fb60_0 .net *"_ivl_8", 0 0, L_0000020543f790f0;  1 drivers
v0000020543d3f980_0 .net "a", 0 0, L_0000020543edeb40;  1 drivers
v0000020543d3e300_0 .net "b", 0 0, L_0000020543eded20;  1 drivers
v0000020543d3dfe0_0 .net "s", 0 0, L_0000020543f79630;  1 drivers
S_0000020543d8a4d0 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab34e0 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543d85200 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8a4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f799b0 .functor XOR 1, L_0000020543ede5a0, L_0000020543edf180, C4<0>, C4<0>;
L_0000020543f78d00 .functor XOR 1, L_0000020543f799b0, L_0000020543ede6e0, C4<0>, C4<0>;
L_0000020543f78a60 .functor AND 1, L_0000020543ede5a0, L_0000020543edf180, C4<1>, C4<1>;
L_0000020543f79c50 .functor AND 1, L_0000020543ede5a0, L_0000020543ede6e0, C4<1>, C4<1>;
L_0000020543f79320 .functor OR 1, L_0000020543f78a60, L_0000020543f79c50, C4<0>, C4<0>;
L_0000020543f796a0 .functor AND 1, L_0000020543edf180, L_0000020543ede6e0, C4<1>, C4<1>;
L_0000020543f78ad0 .functor OR 1, L_0000020543f79320, L_0000020543f796a0, C4<0>, C4<0>;
v0000020543d3e760_0 .net "Cin", 0 0, L_0000020543ede6e0;  1 drivers
v0000020543d3e080_0 .net "Cout", 0 0, L_0000020543f78ad0;  1 drivers
v0000020543d3dc20_0 .net *"_ivl_0", 0 0, L_0000020543f799b0;  1 drivers
v0000020543d3e3a0_0 .net *"_ivl_10", 0 0, L_0000020543f796a0;  1 drivers
v0000020543d3dcc0_0 .net *"_ivl_4", 0 0, L_0000020543f78a60;  1 drivers
v0000020543d3ed00_0 .net *"_ivl_6", 0 0, L_0000020543f79c50;  1 drivers
v0000020543d3f3e0_0 .net *"_ivl_8", 0 0, L_0000020543f79320;  1 drivers
v0000020543d3d540_0 .net "a", 0 0, L_0000020543ede5a0;  1 drivers
v0000020543d3d5e0_0 .net "b", 0 0, L_0000020543edf180;  1 drivers
v0000020543d3f660_0 .net "s", 0 0, L_0000020543f78d00;  1 drivers
S_0000020543d864c0 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab36a0 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543d85070 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d864c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7a040 .functor XOR 1, L_0000020543edea00, L_0000020543edebe0, C4<0>, C4<0>;
L_0000020543f79710 .functor XOR 1, L_0000020543f7a040, L_0000020543edee60, C4<0>, C4<0>;
L_0000020543f79780 .functor AND 1, L_0000020543edea00, L_0000020543edebe0, C4<1>, C4<1>;
L_0000020543f7a350 .functor AND 1, L_0000020543edea00, L_0000020543edee60, C4<1>, C4<1>;
L_0000020543f79860 .functor OR 1, L_0000020543f79780, L_0000020543f7a350, C4<0>, C4<0>;
L_0000020543f7a0b0 .functor AND 1, L_0000020543edebe0, L_0000020543edee60, C4<1>, C4<1>;
L_0000020543f79b00 .functor OR 1, L_0000020543f79860, L_0000020543f7a0b0, C4<0>, C4<0>;
v0000020543d3ee40_0 .net "Cin", 0 0, L_0000020543edee60;  1 drivers
v0000020543d3f340_0 .net "Cout", 0 0, L_0000020543f79b00;  1 drivers
v0000020543d3dea0_0 .net *"_ivl_0", 0 0, L_0000020543f7a040;  1 drivers
v0000020543d3d680_0 .net *"_ivl_10", 0 0, L_0000020543f7a0b0;  1 drivers
v0000020543d3ea80_0 .net *"_ivl_4", 0 0, L_0000020543f79780;  1 drivers
v0000020543d3d7c0_0 .net *"_ivl_6", 0 0, L_0000020543f7a350;  1 drivers
v0000020543d3eda0_0 .net *"_ivl_8", 0 0, L_0000020543f79860;  1 drivers
v0000020543d3dae0_0 .net "a", 0 0, L_0000020543edea00;  1 drivers
v0000020543d3d860_0 .net "b", 0 0, L_0000020543edebe0;  1 drivers
v0000020543d3f520_0 .net "s", 0 0, L_0000020543f79710;  1 drivers
S_0000020543d85390 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab3720 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543d8aca0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d85390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f79b70 .functor XOR 1, L_0000020543edf220, L_0000020543eddb00, C4<0>, C4<0>;
L_0000020543f7a3c0 .functor XOR 1, L_0000020543f79b70, L_0000020543edf2c0, C4<0>, C4<0>;
L_0000020543f7a430 .functor AND 1, L_0000020543edf220, L_0000020543eddb00, C4<1>, C4<1>;
L_0000020543f7a890 .functor AND 1, L_0000020543edf220, L_0000020543edf2c0, C4<1>, C4<1>;
L_0000020543f7ae40 .functor OR 1, L_0000020543f7a430, L_0000020543f7a890, C4<0>, C4<0>;
L_0000020543f7ac80 .functor AND 1, L_0000020543eddb00, L_0000020543edf2c0, C4<1>, C4<1>;
L_0000020543f7ac10 .functor OR 1, L_0000020543f7ae40, L_0000020543f7ac80, C4<0>, C4<0>;
v0000020543d3eb20_0 .net "Cin", 0 0, L_0000020543edf2c0;  1 drivers
v0000020543d3f160_0 .net "Cout", 0 0, L_0000020543f7ac10;  1 drivers
v0000020543d3fc00_0 .net *"_ivl_0", 0 0, L_0000020543f79b70;  1 drivers
v0000020543d3d900_0 .net *"_ivl_10", 0 0, L_0000020543f7ac80;  1 drivers
v0000020543d3f200_0 .net *"_ivl_4", 0 0, L_0000020543f7a430;  1 drivers
v0000020543d3df40_0 .net *"_ivl_6", 0 0, L_0000020543f7a890;  1 drivers
v0000020543d3d9a0_0 .net *"_ivl_8", 0 0, L_0000020543f7ae40;  1 drivers
v0000020543d3e4e0_0 .net "a", 0 0, L_0000020543edf220;  1 drivers
v0000020543d3f700_0 .net "b", 0 0, L_0000020543eddb00;  1 drivers
v0000020543d3da40_0 .net "s", 0 0, L_0000020543f7a3c0;  1 drivers
S_0000020543d861a0 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab3760 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543d87dc0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d861a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7a820 .functor XOR 1, L_0000020543ede960, L_0000020543edef00, C4<0>, C4<0>;
L_0000020543f7b070 .functor XOR 1, L_0000020543f7a820, L_0000020543edefa0, C4<0>, C4<0>;
L_0000020543f7be00 .functor AND 1, L_0000020543ede960, L_0000020543edef00, C4<1>, C4<1>;
L_0000020543f7b230 .functor AND 1, L_0000020543ede960, L_0000020543edefa0, C4<1>, C4<1>;
L_0000020543f7b3f0 .functor OR 1, L_0000020543f7be00, L_0000020543f7b230, C4<0>, C4<0>;
L_0000020543f7b460 .functor AND 1, L_0000020543edef00, L_0000020543edefa0, C4<1>, C4<1>;
L_0000020543f7a6d0 .functor OR 1, L_0000020543f7b3f0, L_0000020543f7b460, C4<0>, C4<0>;
v0000020543d3e260_0 .net "Cin", 0 0, L_0000020543edefa0;  1 drivers
v0000020543d3ec60_0 .net "Cout", 0 0, L_0000020543f7a6d0;  1 drivers
v0000020543d3f2a0_0 .net *"_ivl_0", 0 0, L_0000020543f7a820;  1 drivers
v0000020543d3e120_0 .net *"_ivl_10", 0 0, L_0000020543f7b460;  1 drivers
v0000020543d3f7a0_0 .net *"_ivl_4", 0 0, L_0000020543f7be00;  1 drivers
v0000020543d3e440_0 .net *"_ivl_6", 0 0, L_0000020543f7b230;  1 drivers
v0000020543d3db80_0 .net *"_ivl_8", 0 0, L_0000020543f7b3f0;  1 drivers
v0000020543d3dd60_0 .net "a", 0 0, L_0000020543ede960;  1 drivers
v0000020543d3e800_0 .net "b", 0 0, L_0000020543edef00;  1 drivers
v0000020543d3f840_0 .net "s", 0 0, L_0000020543f7b070;  1 drivers
S_0000020543d899e0 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab30e0 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543d86650 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d899e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7b850 .functor XOR 1, L_0000020543edf040, L_0000020543edec80, C4<0>, C4<0>;
L_0000020543f7acf0 .functor XOR 1, L_0000020543f7b850, L_0000020543eddf60, C4<0>, C4<0>;
L_0000020543f7ad60 .functor AND 1, L_0000020543edf040, L_0000020543edec80, C4<1>, C4<1>;
L_0000020543f7a510 .functor AND 1, L_0000020543edf040, L_0000020543eddf60, C4<1>, C4<1>;
L_0000020543f7b5b0 .functor OR 1, L_0000020543f7ad60, L_0000020543f7a510, C4<0>, C4<0>;
L_0000020543f7b770 .functor AND 1, L_0000020543edec80, L_0000020543eddf60, C4<1>, C4<1>;
L_0000020543f7c030 .functor OR 1, L_0000020543f7b5b0, L_0000020543f7b770, C4<0>, C4<0>;
v0000020543d3e620_0 .net "Cin", 0 0, L_0000020543eddf60;  1 drivers
v0000020543d3e6c0_0 .net "Cout", 0 0, L_0000020543f7c030;  1 drivers
v0000020543d3f020_0 .net *"_ivl_0", 0 0, L_0000020543f7b850;  1 drivers
v0000020543d3f8e0_0 .net *"_ivl_10", 0 0, L_0000020543f7b770;  1 drivers
v0000020543d3de00_0 .net *"_ivl_4", 0 0, L_0000020543f7ad60;  1 drivers
v0000020543d3e8a0_0 .net *"_ivl_6", 0 0, L_0000020543f7a510;  1 drivers
v0000020543d3e940_0 .net *"_ivl_8", 0 0, L_0000020543f7b5b0;  1 drivers
v0000020543d3fa20_0 .net "a", 0 0, L_0000020543edf040;  1 drivers
v0000020543d3e9e0_0 .net "b", 0 0, L_0000020543edec80;  1 drivers
v0000020543d3f480_0 .net "s", 0 0, L_0000020543f7acf0;  1 drivers
S_0000020543d8a1b0 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab3960 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543d8ae30 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8a1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7add0 .functor XOR 1, L_0000020543edf360, L_0000020543ede0a0, C4<0>, C4<0>;
L_0000020543f7b930 .functor XOR 1, L_0000020543f7add0, L_0000020543eddce0, C4<0>, C4<0>;
L_0000020543f7aeb0 .functor AND 1, L_0000020543edf360, L_0000020543ede0a0, C4<1>, C4<1>;
L_0000020543f7a580 .functor AND 1, L_0000020543edf360, L_0000020543eddce0, C4<1>, C4<1>;
L_0000020543f7b2a0 .functor OR 1, L_0000020543f7aeb0, L_0000020543f7a580, C4<0>, C4<0>;
L_0000020543f7bee0 .functor AND 1, L_0000020543ede0a0, L_0000020543eddce0, C4<1>, C4<1>;
L_0000020543f7a740 .functor OR 1, L_0000020543f7b2a0, L_0000020543f7bee0, C4<0>, C4<0>;
v0000020543d3ebc0_0 .net "Cin", 0 0, L_0000020543eddce0;  1 drivers
v0000020543d3eee0_0 .net "Cout", 0 0, L_0000020543f7a740;  1 drivers
v0000020543d3fac0_0 .net *"_ivl_0", 0 0, L_0000020543f7add0;  1 drivers
v0000020543d3fca0_0 .net *"_ivl_10", 0 0, L_0000020543f7bee0;  1 drivers
v0000020543d3ef80_0 .net *"_ivl_4", 0 0, L_0000020543f7aeb0;  1 drivers
v0000020543d3fe80_0 .net *"_ivl_6", 0 0, L_0000020543f7a580;  1 drivers
v0000020543d41280_0 .net *"_ivl_8", 0 0, L_0000020543f7b2a0;  1 drivers
v0000020543d40b00_0 .net "a", 0 0, L_0000020543edf360;  1 drivers
v0000020543d40420_0 .net "b", 0 0, L_0000020543ede0a0;  1 drivers
v0000020543d41be0_0 .net "s", 0 0, L_0000020543f7b930;  1 drivers
S_0000020543d88d60 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab3620 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543d89e90 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d88d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7b0e0 .functor XOR 1, L_0000020543edf400, L_0000020543edd600, C4<0>, C4<0>;
L_0000020543f7bf50 .functor XOR 1, L_0000020543f7b0e0, L_0000020543eddd80, C4<0>, C4<0>;
L_0000020543f7ba80 .functor AND 1, L_0000020543edf400, L_0000020543edd600, C4<1>, C4<1>;
L_0000020543f7bfc0 .functor AND 1, L_0000020543edf400, L_0000020543eddd80, C4<1>, C4<1>;
L_0000020543f7a970 .functor OR 1, L_0000020543f7ba80, L_0000020543f7bfc0, C4<0>, C4<0>;
L_0000020543f7af20 .functor AND 1, L_0000020543edd600, L_0000020543eddd80, C4<1>, C4<1>;
L_0000020543f7af90 .functor OR 1, L_0000020543f7a970, L_0000020543f7af20, C4<0>, C4<0>;
v0000020543d415a0_0 .net "Cin", 0 0, L_0000020543eddd80;  1 drivers
v0000020543d42040_0 .net "Cout", 0 0, L_0000020543f7af90;  1 drivers
v0000020543d40560_0 .net *"_ivl_0", 0 0, L_0000020543f7b0e0;  1 drivers
v0000020543d41d20_0 .net *"_ivl_10", 0 0, L_0000020543f7af20;  1 drivers
v0000020543d411e0_0 .net *"_ivl_4", 0 0, L_0000020543f7ba80;  1 drivers
v0000020543d41640_0 .net *"_ivl_6", 0 0, L_0000020543f7bfc0;  1 drivers
v0000020543d413c0_0 .net *"_ivl_8", 0 0, L_0000020543f7a970;  1 drivers
v0000020543d420e0_0 .net "a", 0 0, L_0000020543edf400;  1 drivers
v0000020543d406a0_0 .net "b", 0 0, L_0000020543edd600;  1 drivers
v0000020543d40060_0 .net "s", 0 0, L_0000020543f7bf50;  1 drivers
S_0000020543d867e0 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543d19dd0;
 .timescale 0 0;
P_0000020543ab33a0 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543d87f50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d867e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7b150 .functor XOR 1, L_0000020543edd880, L_0000020543ede140, C4<0>, C4<0>;
L_0000020543f7b4d0 .functor XOR 1, L_0000020543f7b150, L_0000020543edd740, C4<0>, C4<0>;
L_0000020543f7bd90 .functor AND 1, L_0000020543edd880, L_0000020543ede140, C4<1>, C4<1>;
L_0000020543f7a5f0 .functor AND 1, L_0000020543edd880, L_0000020543edd740, C4<1>, C4<1>;
L_0000020543f7b540 .functor OR 1, L_0000020543f7bd90, L_0000020543f7a5f0, C4<0>, C4<0>;
L_0000020543f7b000 .functor AND 1, L_0000020543ede140, L_0000020543edd740, C4<1>, C4<1>;
L_0000020543f7a660 .functor OR 1, L_0000020543f7b540, L_0000020543f7b000, C4<0>, C4<0>;
v0000020543d42360_0 .net "Cin", 0 0, L_0000020543edd740;  1 drivers
v0000020543d3ffc0_0 .net "Cout", 0 0, L_0000020543f7a660;  1 drivers
v0000020543d41dc0_0 .net *"_ivl_0", 0 0, L_0000020543f7b150;  1 drivers
v0000020543d40e20_0 .net *"_ivl_10", 0 0, L_0000020543f7b000;  1 drivers
v0000020543d418c0_0 .net *"_ivl_4", 0 0, L_0000020543f7bd90;  1 drivers
v0000020543d40ec0_0 .net *"_ivl_6", 0 0, L_0000020543f7a5f0;  1 drivers
v0000020543d407e0_0 .net *"_ivl_8", 0 0, L_0000020543f7b540;  1 drivers
v0000020543d40740_0 .net "a", 0 0, L_0000020543edd880;  1 drivers
v0000020543d40880_0 .net "b", 0 0, L_0000020543ede140;  1 drivers
v0000020543d41e60_0 .net "s", 0 0, L_0000020543f7b4d0;  1 drivers
S_0000020543d875f0 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543d1f3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543ab2aa0 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543d41460_0 .net *"_ivl_0", 15 0, L_0000020543eda9a0;  1 drivers
L_0000020543df45f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543d416e0_0 .net *"_ivl_3", 7 0, L_0000020543df45f8;  1 drivers
v0000020543d41780_0 .net *"_ivl_4", 15 0, L_0000020543edcb60;  1 drivers
L_0000020543df4640 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543d40600_0 .net *"_ivl_7", 7 0, L_0000020543df4640;  1 drivers
v0000020543d41f00_0 .net "a", 7 0, L_0000020543edb080;  alias, 1 drivers
v0000020543d3fd40_0 .net "b", 7 0, v0000020543d41b40_0;  alias, 1 drivers
v0000020543d41140_0 .net "y", 15 0, L_0000020543edb440;  alias, 1 drivers
L_0000020543eda9a0 .concat [ 8 8 0 0], L_0000020543edb080, L_0000020543df45f8;
L_0000020543edcb60 .concat [ 8 8 0 0], v0000020543d41b40_0, L_0000020543df4640;
L_0000020543edb440 .arith/mult 16, L_0000020543eda9a0, L_0000020543edcb60;
S_0000020543d8afc0 .scope generate, "genblk1[3]" "genblk1[3]" 5 56, 5 56 0, S_0000020543d204f0;
 .timescale 0 0;
P_0000020543ab1f60 .param/l "co_idx" 0 5 56, +C4<011>;
S_0000020543d86970 .scope module, "pe_unit" "ProcessingElementWS" 5 59, 6 5 0, S_0000020543d8afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /INPUT 8 "a_in";
    .port_info 4 /INPUT 32 "d_in";
    .port_info 5 /OUTPUT 8 "a_out";
    .port_info 6 /OUTPUT 32 "d_out";
P_0000020543ab37a0 .param/l "WORD_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
L_0000020543df4718 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543d4fa60_0 .net/2u *"_ivl_0", 1 0, L_0000020543df4718;  1 drivers
L_0000020543df47f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d50640_0 .net/2u *"_ivl_10", 15 0, L_0000020543df47f0;  1 drivers
v0000020543d50fa0_0 .net *"_ivl_2", 0 0, L_0000020543edcde0;  1 drivers
v0000020543d51400_0 .net "a_in", 7 0, L_0000020543f81d60;  alias, 1 drivers
v0000020543d506e0_0 .net "a_out", 7 0, o0000020543da3f38;  alias, 0 drivers
v0000020543d4fb00_0 .var "a_out_reg", 7 0;
v0000020543d50aa0_0 .net "a_val", 7 0, v0000020543d4fb00_0;  1 drivers
v0000020543d500a0_0 .net "clk", 0 0, v0000020543d51040_0;  alias, 1 drivers
v0000020543d4f1a0_0 .net "control", 1 0, v0000020543d4ed40_0;  alias, 1 drivers
v0000020543d50d20_0 .net "d_in", 31 0, L_0000020543f82d90;  alias, 1 drivers
v0000020543d501e0_0 .net "d_out", 31 0, L_0000020543edce80;  alias, 1 drivers
v0000020543d4f6a0_0 .net "ext_y_val", 31 0, L_0000020543edd100;  1 drivers
v0000020543d50280_0 .net "ps_out_cout", 0 0, L_0000020543ee1f20;  1 drivers
v0000020543d4ee80_0 .net "ps_out_val", 31 0, L_0000020543ee24c0;  1 drivers
v0000020543d50320_0 .var "psum_stored", 31 0;
v0000020543d4fba0_0 .net "reset_n", 0 0, v0000020543d4f240_0;  alias, 1 drivers
v0000020543d4ff60_0 .net "w_val", 7 0, L_0000020543edcf20;  1 drivers
v0000020543d50be0_0 .var "weight_stored", 31 0;
v0000020543d50780_0 .net "y_val", 15 0, L_0000020543edd060;  1 drivers
L_0000020543edcde0 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df4718;
L_0000020543edce80 .functor MUXZ 32, v0000020543d50320_0, v0000020543d50be0_0, L_0000020543edcde0, C4<>;
L_0000020543edcf20 .part v0000020543d50be0_0, 0, 8;
L_0000020543edd100 .concat [ 16 16 0 0], L_0000020543edd060, L_0000020543df47f0;
S_0000020543d86b00 .scope module, "add_unit" "Adder" 6 49, 2 40 0, S_0000020543d86970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 32 "y";
P_0000020543ab29e0 .param/l "WORD_WIDTH" 0 2 41, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
L_0000020543df4838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020543d4ec00_0 .net/2u *"_ivl_228", 0 0, L_0000020543df4838;  1 drivers
v0000020543d4ca40_0 .net "a", 31 0, L_0000020543edd100;  alias, 1 drivers
v0000020543d4c540_0 .net "b", 31 0, L_0000020543f82d90;  alias, 1 drivers
v0000020543d4c5e0_0 .net "carry", 32 0, L_0000020543ee3aa0;  1 drivers
v0000020543d4cb80_0 .net "cout", 0 0, L_0000020543ee1f20;  alias, 1 drivers
v0000020543d4c680_0 .net "y", 31 0, L_0000020543ee24c0;  alias, 1 drivers
L_0000020543edd7e0 .part L_0000020543edd100, 0, 1;
L_0000020543edd2e0 .part L_0000020543f82d90, 0, 1;
L_0000020543edd920 .part L_0000020543ee3aa0, 0, 1;
L_0000020543edd9c0 .part L_0000020543edd100, 1, 1;
L_0000020543edda60 .part L_0000020543f82d90, 1, 1;
L_0000020543ee1200 .part L_0000020543ee3aa0, 1, 1;
L_0000020543ee0300 .part L_0000020543edd100, 2, 1;
L_0000020543edfc20 .part L_0000020543f82d90, 2, 1;
L_0000020543ee03a0 .part L_0000020543ee3aa0, 2, 1;
L_0000020543edf860 .part L_0000020543edd100, 3, 1;
L_0000020543ee0940 .part L_0000020543f82d90, 3, 1;
L_0000020543ee1840 .part L_0000020543ee3aa0, 3, 1;
L_0000020543edfa40 .part L_0000020543edd100, 4, 1;
L_0000020543ee13e0 .part L_0000020543f82d90, 4, 1;
L_0000020543edfcc0 .part L_0000020543ee3aa0, 4, 1;
L_0000020543edf5e0 .part L_0000020543edd100, 5, 1;
L_0000020543edfd60 .part L_0000020543f82d90, 5, 1;
L_0000020543ee0440 .part L_0000020543ee3aa0, 5, 1;
L_0000020543ee18e0 .part L_0000020543edd100, 6, 1;
L_0000020543ee1980 .part L_0000020543f82d90, 6, 1;
L_0000020543ee0080 .part L_0000020543ee3aa0, 6, 1;
L_0000020543edfb80 .part L_0000020543edd100, 7, 1;
L_0000020543ee0bc0 .part L_0000020543f82d90, 7, 1;
L_0000020543ee06c0 .part L_0000020543ee3aa0, 7, 1;
L_0000020543ee04e0 .part L_0000020543edd100, 8, 1;
L_0000020543ee1a20 .part L_0000020543f82d90, 8, 1;
L_0000020543edf9a0 .part L_0000020543ee3aa0, 8, 1;
L_0000020543edf7c0 .part L_0000020543edd100, 9, 1;
L_0000020543ee0c60 .part L_0000020543f82d90, 9, 1;
L_0000020543ee0580 .part L_0000020543ee3aa0, 9, 1;
L_0000020543ee0b20 .part L_0000020543edd100, 10, 1;
L_0000020543ee1160 .part L_0000020543f82d90, 10, 1;
L_0000020543edf900 .part L_0000020543ee3aa0, 10, 1;
L_0000020543ee1480 .part L_0000020543edd100, 11, 1;
L_0000020543ee1ac0 .part L_0000020543f82d90, 11, 1;
L_0000020543ee1c00 .part L_0000020543ee3aa0, 11, 1;
L_0000020543ee1b60 .part L_0000020543edd100, 12, 1;
L_0000020543edf680 .part L_0000020543f82d90, 12, 1;
L_0000020543edfae0 .part L_0000020543ee3aa0, 12, 1;
L_0000020543ee1ca0 .part L_0000020543edd100, 13, 1;
L_0000020543edfe00 .part L_0000020543f82d90, 13, 1;
L_0000020543ee0800 .part L_0000020543ee3aa0, 13, 1;
L_0000020543ee12a0 .part L_0000020543edd100, 14, 1;
L_0000020543ee09e0 .part L_0000020543f82d90, 14, 1;
L_0000020543ee0620 .part L_0000020543ee3aa0, 14, 1;
L_0000020543edf720 .part L_0000020543edd100, 15, 1;
L_0000020543ee08a0 .part L_0000020543f82d90, 15, 1;
L_0000020543ee01c0 .part L_0000020543ee3aa0, 15, 1;
L_0000020543edf540 .part L_0000020543edd100, 16, 1;
L_0000020543ee0a80 .part L_0000020543f82d90, 16, 1;
L_0000020543ee0d00 .part L_0000020543ee3aa0, 16, 1;
L_0000020543ee1660 .part L_0000020543edd100, 17, 1;
L_0000020543ee0760 .part L_0000020543f82d90, 17, 1;
L_0000020543edffe0 .part L_0000020543ee3aa0, 17, 1;
L_0000020543ee0da0 .part L_0000020543edd100, 18, 1;
L_0000020543ee0120 .part L_0000020543f82d90, 18, 1;
L_0000020543ee1340 .part L_0000020543ee3aa0, 18, 1;
L_0000020543ee0e40 .part L_0000020543edd100, 19, 1;
L_0000020543ee1520 .part L_0000020543f82d90, 19, 1;
L_0000020543ee0ee0 .part L_0000020543ee3aa0, 19, 1;
L_0000020543edfea0 .part L_0000020543edd100, 20, 1;
L_0000020543ee0f80 .part L_0000020543f82d90, 20, 1;
L_0000020543edff40 .part L_0000020543ee3aa0, 20, 1;
L_0000020543ee0260 .part L_0000020543edd100, 21, 1;
L_0000020543ee1020 .part L_0000020543f82d90, 21, 1;
L_0000020543ee10c0 .part L_0000020543ee3aa0, 21, 1;
L_0000020543ee15c0 .part L_0000020543edd100, 22, 1;
L_0000020543ee1700 .part L_0000020543f82d90, 22, 1;
L_0000020543ee17a0 .part L_0000020543ee3aa0, 22, 1;
L_0000020543ee21a0 .part L_0000020543edd100, 23, 1;
L_0000020543ee2240 .part L_0000020543f82d90, 23, 1;
L_0000020543ee44a0 .part L_0000020543ee3aa0, 23, 1;
L_0000020543ee1de0 .part L_0000020543edd100, 24, 1;
L_0000020543ee1d40 .part L_0000020543f82d90, 24, 1;
L_0000020543ee30a0 .part L_0000020543ee3aa0, 24, 1;
L_0000020543ee36e0 .part L_0000020543edd100, 25, 1;
L_0000020543ee1e80 .part L_0000020543f82d90, 25, 1;
L_0000020543ee3640 .part L_0000020543ee3aa0, 25, 1;
L_0000020543ee2100 .part L_0000020543edd100, 26, 1;
L_0000020543ee3000 .part L_0000020543f82d90, 26, 1;
L_0000020543ee2a60 .part L_0000020543ee3aa0, 26, 1;
L_0000020543ee35a0 .part L_0000020543edd100, 27, 1;
L_0000020543ee4220 .part L_0000020543f82d90, 27, 1;
L_0000020543ee3be0 .part L_0000020543ee3aa0, 27, 1;
L_0000020543ee31e0 .part L_0000020543edd100, 28, 1;
L_0000020543ee3780 .part L_0000020543f82d90, 28, 1;
L_0000020543ee3a00 .part L_0000020543ee3aa0, 28, 1;
L_0000020543ee22e0 .part L_0000020543edd100, 29, 1;
L_0000020543ee3d20 .part L_0000020543f82d90, 29, 1;
L_0000020543ee2b00 .part L_0000020543ee3aa0, 29, 1;
L_0000020543ee2ba0 .part L_0000020543edd100, 30, 1;
L_0000020543ee2380 .part L_0000020543f82d90, 30, 1;
L_0000020543ee2ec0 .part L_0000020543ee3aa0, 30, 1;
L_0000020543ee2e20 .part L_0000020543edd100, 31, 1;
L_0000020543ee2420 .part L_0000020543f82d90, 31, 1;
L_0000020543ee2f60 .part L_0000020543ee3aa0, 31, 1;
LS_0000020543ee24c0_0_0 .concat8 [ 1 1 1 1], L_0000020543f7b310, L_0000020543f7b8c0, L_0000020543f7baf0, L_0000020543f7bd20;
LS_0000020543ee24c0_0_4 .concat8 [ 1 1 1 1], L_0000020543f7c570, L_0000020543f7c810, L_0000020543f7d290, L_0000020543f7d0d0;
LS_0000020543ee24c0_0_8 .concat8 [ 1 1 1 1], L_0000020543f7cf80, L_0000020543f7c340, L_0000020543f7da00, L_0000020543f7d990;
LS_0000020543ee24c0_0_12 .concat8 [ 1 1 1 1], L_0000020543f7c1f0, L_0000020543f7e100, L_0000020543f7f210, L_0000020543f7e170;
LS_0000020543ee24c0_0_16 .concat8 [ 1 1 1 1], L_0000020543f7e9c0, L_0000020543f7f3d0, L_0000020543f7e3a0, L_0000020543f7f830;
LS_0000020543ee24c0_0_20 .concat8 [ 1 1 1 1], L_0000020543f7ed40, L_0000020543f7e720, L_0000020543f800f0, L_0000020543f80400;
LS_0000020543ee24c0_0_24 .concat8 [ 1 1 1 1], L_0000020543f80470, L_0000020543f7fde0, L_0000020543f7f9f0, L_0000020543f80860;
LS_0000020543ee24c0_0_28 .concat8 [ 1 1 1 1], L_0000020543f81120, L_0000020543f80710, L_0000020543f80e10, L_0000020543f82850;
LS_0000020543ee24c0_1_0 .concat8 [ 4 4 4 4], LS_0000020543ee24c0_0_0, LS_0000020543ee24c0_0_4, LS_0000020543ee24c0_0_8, LS_0000020543ee24c0_0_12;
LS_0000020543ee24c0_1_4 .concat8 [ 4 4 4 4], LS_0000020543ee24c0_0_16, LS_0000020543ee24c0_0_20, LS_0000020543ee24c0_0_24, LS_0000020543ee24c0_0_28;
L_0000020543ee24c0 .concat8 [ 16 16 0 0], LS_0000020543ee24c0_1_0, LS_0000020543ee24c0_1_4;
LS_0000020543ee3aa0_0_0 .concat8 [ 1 1 1 1], L_0000020543df4838, L_0000020543f7c0a0, L_0000020543f7aa50, L_0000020543f7aac0;
LS_0000020543ee3aa0_0_4 .concat8 [ 1 1 1 1], L_0000020543f7cb90, L_0000020543f7cab0, L_0000020543f7cff0, L_0000020543f7c880;
LS_0000020543ee3aa0_0_8 .concat8 [ 1 1 1 1], L_0000020543f7d8b0, L_0000020543f7cc70, L_0000020543f7c9d0, L_0000020543f7d4c0;
LS_0000020543ee3aa0_0_12 .concat8 [ 1 1 1 1], L_0000020543f7c110, L_0000020543f7ea30, L_0000020543f7e020, L_0000020543f7f590;
LS_0000020543ee3aa0_0_16 .concat8 [ 1 1 1 1], L_0000020543f7e1e0, L_0000020543f7e870, L_0000020543f7f4b0, L_0000020543f7f7c0;
LS_0000020543ee3aa0_0_20 .concat8 [ 1 1 1 1], L_0000020543f7eb80, L_0000020543f7e560, L_0000020543f7fe50, L_0000020543f80390;
LS_0000020543ee3aa0_0_24 .concat8 [ 1 1 1 1], L_0000020543f7fd00, L_0000020543f7fb40, L_0000020543f812e0, L_0000020543f810b0;
LS_0000020543ee3aa0_0_28 .concat8 [ 1 1 1 1], L_0000020543f813c0, L_0000020543f80320, L_0000020543f80cc0, L_0000020543f81c80;
LS_0000020543ee3aa0_0_32 .concat8 [ 1 0 0 0], L_0000020543f81900;
LS_0000020543ee3aa0_1_0 .concat8 [ 4 4 4 4], LS_0000020543ee3aa0_0_0, LS_0000020543ee3aa0_0_4, LS_0000020543ee3aa0_0_8, LS_0000020543ee3aa0_0_12;
LS_0000020543ee3aa0_1_4 .concat8 [ 4 4 4 4], LS_0000020543ee3aa0_0_16, LS_0000020543ee3aa0_0_20, LS_0000020543ee3aa0_0_24, LS_0000020543ee3aa0_0_28;
LS_0000020543ee3aa0_1_8 .concat8 [ 1 0 0 0], LS_0000020543ee3aa0_0_32;
L_0000020543ee3aa0 .concat8 [ 16 16 1 0], LS_0000020543ee3aa0_1_0, LS_0000020543ee3aa0_1_4, LS_0000020543ee3aa0_1_8;
L_0000020543ee1f20 .part L_0000020543ee3aa0, 32, 1;
S_0000020543d86c90 .scope generate, "FADDERS[0]" "FADDERS[0]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab2d20 .param/l "witer" 0 2 58, +C4<00>;
S_0000020543d88270 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d86c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7b9a0 .functor XOR 1, L_0000020543edd7e0, L_0000020543edd2e0, C4<0>, C4<0>;
L_0000020543f7b310 .functor XOR 1, L_0000020543f7b9a0, L_0000020543edd920, C4<0>, C4<0>;
L_0000020543f7aba0 .functor AND 1, L_0000020543edd7e0, L_0000020543edd2e0, C4<1>, C4<1>;
L_0000020543f7b7e0 .functor AND 1, L_0000020543edd7e0, L_0000020543edd920, C4<1>, C4<1>;
L_0000020543f7a7b0 .functor OR 1, L_0000020543f7aba0, L_0000020543f7b7e0, C4<0>, C4<0>;
L_0000020543f7b380 .functor AND 1, L_0000020543edd2e0, L_0000020543edd920, C4<1>, C4<1>;
L_0000020543f7c0a0 .functor OR 1, L_0000020543f7a7b0, L_0000020543f7b380, C4<0>, C4<0>;
v0000020543d40ba0_0 .net "Cin", 0 0, L_0000020543edd920;  1 drivers
v0000020543d40c40_0 .net "Cout", 0 0, L_0000020543f7c0a0;  1 drivers
v0000020543d3ff20_0 .net *"_ivl_0", 0 0, L_0000020543f7b9a0;  1 drivers
v0000020543d401a0_0 .net *"_ivl_10", 0 0, L_0000020543f7b380;  1 drivers
v0000020543d402e0_0 .net *"_ivl_4", 0 0, L_0000020543f7aba0;  1 drivers
v0000020543d40ce0_0 .net *"_ivl_6", 0 0, L_0000020543f7b7e0;  1 drivers
v0000020543d40d80_0 .net *"_ivl_8", 0 0, L_0000020543f7a7b0;  1 drivers
v0000020543d44520_0 .net "a", 0 0, L_0000020543edd7e0;  1 drivers
v0000020543d43800_0 .net "b", 0 0, L_0000020543edd2e0;  1 drivers
v0000020543d42d60_0 .net "s", 0 0, L_0000020543f7b310;  1 drivers
S_0000020543d86e20 .scope generate, "FADDERS[1]" "FADDERS[1]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab3820 .param/l "witer" 0 2 58, +C4<01>;
S_0000020543d880e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d86e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7b620 .functor XOR 1, L_0000020543edd9c0, L_0000020543edda60, C4<0>, C4<0>;
L_0000020543f7b8c0 .functor XOR 1, L_0000020543f7b620, L_0000020543ee1200, C4<0>, C4<0>;
L_0000020543f7a900 .functor AND 1, L_0000020543edd9c0, L_0000020543edda60, C4<1>, C4<1>;
L_0000020543f7ba10 .functor AND 1, L_0000020543edd9c0, L_0000020543ee1200, C4<1>, C4<1>;
L_0000020543f7a9e0 .functor OR 1, L_0000020543f7a900, L_0000020543f7ba10, C4<0>, C4<0>;
L_0000020543f7b690 .functor AND 1, L_0000020543edda60, L_0000020543ee1200, C4<1>, C4<1>;
L_0000020543f7aa50 .functor OR 1, L_0000020543f7a9e0, L_0000020543f7b690, C4<0>, C4<0>;
v0000020543d427c0_0 .net "Cin", 0 0, L_0000020543ee1200;  1 drivers
v0000020543d43da0_0 .net "Cout", 0 0, L_0000020543f7aa50;  1 drivers
v0000020543d44840_0 .net *"_ivl_0", 0 0, L_0000020543f7b620;  1 drivers
v0000020543d42e00_0 .net *"_ivl_10", 0 0, L_0000020543f7b690;  1 drivers
v0000020543d445c0_0 .net *"_ivl_4", 0 0, L_0000020543f7a900;  1 drivers
v0000020543d44c00_0 .net *"_ivl_6", 0 0, L_0000020543f7ba10;  1 drivers
v0000020543d43e40_0 .net *"_ivl_8", 0 0, L_0000020543f7a9e0;  1 drivers
v0000020543d43bc0_0 .net "a", 0 0, L_0000020543edd9c0;  1 drivers
v0000020543d44340_0 .net "b", 0 0, L_0000020543edda60;  1 drivers
v0000020543d42ea0_0 .net "s", 0 0, L_0000020543f7b8c0;  1 drivers
S_0000020543d86fb0 .scope generate, "FADDERS[2]" "FADDERS[2]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab2da0 .param/l "witer" 0 2 58, +C4<010>;
S_0000020543d87140 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d86fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7b700 .functor XOR 1, L_0000020543ee0300, L_0000020543edfc20, C4<0>, C4<0>;
L_0000020543f7baf0 .functor XOR 1, L_0000020543f7b700, L_0000020543ee03a0, C4<0>, C4<0>;
L_0000020543f7bb60 .functor AND 1, L_0000020543ee0300, L_0000020543edfc20, C4<1>, C4<1>;
L_0000020543f7bbd0 .functor AND 1, L_0000020543ee0300, L_0000020543ee03a0, C4<1>, C4<1>;
L_0000020543f7bc40 .functor OR 1, L_0000020543f7bb60, L_0000020543f7bbd0, C4<0>, C4<0>;
L_0000020543f7bcb0 .functor AND 1, L_0000020543edfc20, L_0000020543ee03a0, C4<1>, C4<1>;
L_0000020543f7aac0 .functor OR 1, L_0000020543f7bc40, L_0000020543f7bcb0, C4<0>, C4<0>;
v0000020543d42680_0 .net "Cin", 0 0, L_0000020543ee03a0;  1 drivers
v0000020543d42cc0_0 .net "Cout", 0 0, L_0000020543f7aac0;  1 drivers
v0000020543d44980_0 .net *"_ivl_0", 0 0, L_0000020543f7b700;  1 drivers
v0000020543d42c20_0 .net *"_ivl_10", 0 0, L_0000020543f7bcb0;  1 drivers
v0000020543d44660_0 .net *"_ivl_4", 0 0, L_0000020543f7bb60;  1 drivers
v0000020543d43120_0 .net *"_ivl_6", 0 0, L_0000020543f7bbd0;  1 drivers
v0000020543d43080_0 .net *"_ivl_8", 0 0, L_0000020543f7bc40;  1 drivers
v0000020543d44700_0 .net "a", 0 0, L_0000020543ee0300;  1 drivers
v0000020543d429a0_0 .net "b", 0 0, L_0000020543edfc20;  1 drivers
v0000020543d43ee0_0 .net "s", 0 0, L_0000020543f7baf0;  1 drivers
S_0000020543d89530 .scope generate, "FADDERS[3]" "FADDERS[3]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab2ae0 .param/l "witer" 0 2 58, +C4<011>;
S_0000020543d87460 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d89530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7ab30 .functor XOR 1, L_0000020543edf860, L_0000020543ee0940, C4<0>, C4<0>;
L_0000020543f7bd20 .functor XOR 1, L_0000020543f7ab30, L_0000020543ee1840, C4<0>, C4<0>;
L_0000020543f7be70 .functor AND 1, L_0000020543edf860, L_0000020543ee0940, C4<1>, C4<1>;
L_0000020543f7dae0 .functor AND 1, L_0000020543edf860, L_0000020543ee1840, C4<1>, C4<1>;
L_0000020543f7d300 .functor OR 1, L_0000020543f7be70, L_0000020543f7dae0, C4<0>, C4<0>;
L_0000020543f7ce30 .functor AND 1, L_0000020543ee0940, L_0000020543ee1840, C4<1>, C4<1>;
L_0000020543f7cb90 .functor OR 1, L_0000020543f7d300, L_0000020543f7ce30, C4<0>, C4<0>;
v0000020543d42f40_0 .net "Cin", 0 0, L_0000020543ee1840;  1 drivers
v0000020543d439e0_0 .net "Cout", 0 0, L_0000020543f7cb90;  1 drivers
v0000020543d43f80_0 .net *"_ivl_0", 0 0, L_0000020543f7ab30;  1 drivers
v0000020543d42fe0_0 .net *"_ivl_10", 0 0, L_0000020543f7ce30;  1 drivers
v0000020543d43300_0 .net *"_ivl_4", 0 0, L_0000020543f7be70;  1 drivers
v0000020543d433a0_0 .net *"_ivl_6", 0 0, L_0000020543f7dae0;  1 drivers
v0000020543d448e0_0 .net *"_ivl_8", 0 0, L_0000020543f7d300;  1 drivers
v0000020543d42540_0 .net "a", 0 0, L_0000020543edf860;  1 drivers
v0000020543d44ca0_0 .net "b", 0 0, L_0000020543ee0940;  1 drivers
v0000020543d438a0_0 .net "s", 0 0, L_0000020543f7bd20;  1 drivers
S_0000020543d88ef0 .scope generate, "FADDERS[4]" "FADDERS[4]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab30a0 .param/l "witer" 0 2 58, +C4<0100>;
S_0000020543d88400 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d88ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7ca40 .functor XOR 1, L_0000020543edfa40, L_0000020543ee13e0, C4<0>, C4<0>;
L_0000020543f7c570 .functor XOR 1, L_0000020543f7ca40, L_0000020543edfcc0, C4<0>, C4<0>;
L_0000020543f7cce0 .functor AND 1, L_0000020543edfa40, L_0000020543ee13e0, C4<1>, C4<1>;
L_0000020543f7c960 .functor AND 1, L_0000020543edfa40, L_0000020543edfcc0, C4<1>, C4<1>;
L_0000020543f7d370 .functor OR 1, L_0000020543f7cce0, L_0000020543f7c960, C4<0>, C4<0>;
L_0000020543f7c500 .functor AND 1, L_0000020543ee13e0, L_0000020543edfcc0, C4<1>, C4<1>;
L_0000020543f7cab0 .functor OR 1, L_0000020543f7d370, L_0000020543f7c500, C4<0>, C4<0>;
v0000020543d44a20_0 .net "Cin", 0 0, L_0000020543edfcc0;  1 drivers
v0000020543d43620_0 .net "Cout", 0 0, L_0000020543f7cab0;  1 drivers
v0000020543d440c0_0 .net *"_ivl_0", 0 0, L_0000020543f7ca40;  1 drivers
v0000020543d42860_0 .net *"_ivl_10", 0 0, L_0000020543f7c500;  1 drivers
v0000020543d42720_0 .net *"_ivl_4", 0 0, L_0000020543f7cce0;  1 drivers
v0000020543d431c0_0 .net *"_ivl_6", 0 0, L_0000020543f7c960;  1 drivers
v0000020543d44020_0 .net *"_ivl_8", 0 0, L_0000020543f7d370;  1 drivers
v0000020543d44160_0 .net "a", 0 0, L_0000020543edfa40;  1 drivers
v0000020543d425e0_0 .net "b", 0 0, L_0000020543ee13e0;  1 drivers
v0000020543d42ae0_0 .net "s", 0 0, L_0000020543f7c570;  1 drivers
S_0000020543d896c0 .scope generate, "FADDERS[5]" "FADDERS[5]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab2ee0 .param/l "witer" 0 2 58, +C4<0101>;
S_0000020543d88590 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d896c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7d220 .functor XOR 1, L_0000020543edf5e0, L_0000020543edfd60, C4<0>, C4<0>;
L_0000020543f7c810 .functor XOR 1, L_0000020543f7d220, L_0000020543ee0440, C4<0>, C4<0>;
L_0000020543f7da70 .functor AND 1, L_0000020543edf5e0, L_0000020543edfd60, C4<1>, C4<1>;
L_0000020543f7c420 .functor AND 1, L_0000020543edf5e0, L_0000020543ee0440, C4<1>, C4<1>;
L_0000020543f7cea0 .functor OR 1, L_0000020543f7da70, L_0000020543f7c420, C4<0>, C4<0>;
L_0000020543f7d610 .functor AND 1, L_0000020543edfd60, L_0000020543ee0440, C4<1>, C4<1>;
L_0000020543f7cff0 .functor OR 1, L_0000020543f7cea0, L_0000020543f7d610, C4<0>, C4<0>;
v0000020543d44200_0 .net "Cin", 0 0, L_0000020543ee0440;  1 drivers
v0000020543d447a0_0 .net "Cout", 0 0, L_0000020543f7cff0;  1 drivers
v0000020543d44b60_0 .net *"_ivl_0", 0 0, L_0000020543f7d220;  1 drivers
v0000020543d42b80_0 .net *"_ivl_10", 0 0, L_0000020543f7d610;  1 drivers
v0000020543d43440_0 .net *"_ivl_4", 0 0, L_0000020543f7da70;  1 drivers
v0000020543d42a40_0 .net *"_ivl_6", 0 0, L_0000020543f7c420;  1 drivers
v0000020543d42900_0 .net *"_ivl_8", 0 0, L_0000020543f7cea0;  1 drivers
v0000020543d44ac0_0 .net "a", 0 0, L_0000020543edf5e0;  1 drivers
v0000020543d43260_0 .net "b", 0 0, L_0000020543edfd60;  1 drivers
v0000020543d442a0_0 .net "s", 0 0, L_0000020543f7c810;  1 drivers
S_0000020543d88a40 .scope generate, "FADDERS[6]" "FADDERS[6]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab2e60 .param/l "witer" 0 2 58, +C4<0110>;
S_0000020543d89080 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d88a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7c490 .functor XOR 1, L_0000020543ee18e0, L_0000020543ee1980, C4<0>, C4<0>;
L_0000020543f7d290 .functor XOR 1, L_0000020543f7c490, L_0000020543ee0080, C4<0>, C4<0>;
L_0000020543f7c5e0 .functor AND 1, L_0000020543ee18e0, L_0000020543ee1980, C4<1>, C4<1>;
L_0000020543f7db50 .functor AND 1, L_0000020543ee18e0, L_0000020543ee0080, C4<1>, C4<1>;
L_0000020543f7d680 .functor OR 1, L_0000020543f7c5e0, L_0000020543f7db50, C4<0>, C4<0>;
L_0000020543f7d840 .functor AND 1, L_0000020543ee1980, L_0000020543ee0080, C4<1>, C4<1>;
L_0000020543f7c880 .functor OR 1, L_0000020543f7d680, L_0000020543f7d840, C4<0>, C4<0>;
v0000020543d443e0_0 .net "Cin", 0 0, L_0000020543ee0080;  1 drivers
v0000020543d43b20_0 .net "Cout", 0 0, L_0000020543f7c880;  1 drivers
v0000020543d434e0_0 .net *"_ivl_0", 0 0, L_0000020543f7c490;  1 drivers
v0000020543d43580_0 .net *"_ivl_10", 0 0, L_0000020543f7d840;  1 drivers
v0000020543d436c0_0 .net *"_ivl_4", 0 0, L_0000020543f7c5e0;  1 drivers
v0000020543d44480_0 .net *"_ivl_6", 0 0, L_0000020543f7db50;  1 drivers
v0000020543d43760_0 .net *"_ivl_8", 0 0, L_0000020543f7d680;  1 drivers
v0000020543d43940_0 .net "a", 0 0, L_0000020543ee18e0;  1 drivers
v0000020543d43a80_0 .net "b", 0 0, L_0000020543ee1980;  1 drivers
v0000020543d43c60_0 .net "s", 0 0, L_0000020543f7d290;  1 drivers
S_0000020543d89b70 .scope generate, "FADDERS[7]" "FADDERS[7]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab3220 .param/l "witer" 0 2 58, +C4<0111>;
S_0000020543d89d00 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d89b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7d060 .functor XOR 1, L_0000020543edfb80, L_0000020543ee0bc0, C4<0>, C4<0>;
L_0000020543f7d0d0 .functor XOR 1, L_0000020543f7d060, L_0000020543ee06c0, C4<0>, C4<0>;
L_0000020543f7d140 .functor AND 1, L_0000020543edfb80, L_0000020543ee0bc0, C4<1>, C4<1>;
L_0000020543f7d760 .functor AND 1, L_0000020543edfb80, L_0000020543ee06c0, C4<1>, C4<1>;
L_0000020543f7cf10 .functor OR 1, L_0000020543f7d140, L_0000020543f7d760, C4<0>, C4<0>;
L_0000020543f7c8f0 .functor AND 1, L_0000020543ee0bc0, L_0000020543ee06c0, C4<1>, C4<1>;
L_0000020543f7d8b0 .functor OR 1, L_0000020543f7cf10, L_0000020543f7c8f0, C4<0>, C4<0>;
v0000020543d43d00_0 .net "Cin", 0 0, L_0000020543ee06c0;  1 drivers
v0000020543d46780_0 .net "Cout", 0 0, L_0000020543f7d8b0;  1 drivers
v0000020543d466e0_0 .net *"_ivl_0", 0 0, L_0000020543f7d060;  1 drivers
v0000020543d46640_0 .net *"_ivl_10", 0 0, L_0000020543f7c8f0;  1 drivers
v0000020543d47360_0 .net *"_ivl_4", 0 0, L_0000020543f7d140;  1 drivers
v0000020543d46dc0_0 .net *"_ivl_6", 0 0, L_0000020543f7d760;  1 drivers
v0000020543d461e0_0 .net *"_ivl_8", 0 0, L_0000020543f7cf10;  1 drivers
v0000020543d456a0_0 .net "a", 0 0, L_0000020543edfb80;  1 drivers
v0000020543d468c0_0 .net "b", 0 0, L_0000020543ee0bc0;  1 drivers
v0000020543d46a00_0 .net "s", 0 0, L_0000020543f7d0d0;  1 drivers
S_0000020543d8a340 .scope generate, "FADDERS[8]" "FADDERS[8]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab34a0 .param/l "witer" 0 2 58, +C4<01000>;
S_0000020543d8d6d0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7dbc0 .functor XOR 1, L_0000020543ee04e0, L_0000020543ee1a20, C4<0>, C4<0>;
L_0000020543f7cf80 .functor XOR 1, L_0000020543f7dbc0, L_0000020543edf9a0, C4<0>, C4<0>;
L_0000020543f7c3b0 .functor AND 1, L_0000020543ee04e0, L_0000020543ee1a20, C4<1>, C4<1>;
L_0000020543f7cb20 .functor AND 1, L_0000020543ee04e0, L_0000020543edf9a0, C4<1>, C4<1>;
L_0000020543f7d450 .functor OR 1, L_0000020543f7c3b0, L_0000020543f7cb20, C4<0>, C4<0>;
L_0000020543f7cc00 .functor AND 1, L_0000020543ee1a20, L_0000020543edf9a0, C4<1>, C4<1>;
L_0000020543f7cc70 .functor OR 1, L_0000020543f7d450, L_0000020543f7cc00, C4<0>, C4<0>;
v0000020543d44de0_0 .net "Cin", 0 0, L_0000020543edf9a0;  1 drivers
v0000020543d474a0_0 .net "Cout", 0 0, L_0000020543f7cc70;  1 drivers
v0000020543d46f00_0 .net *"_ivl_0", 0 0, L_0000020543f7dbc0;  1 drivers
v0000020543d46960_0 .net *"_ivl_10", 0 0, L_0000020543f7cc00;  1 drivers
v0000020543d44e80_0 .net *"_ivl_4", 0 0, L_0000020543f7c3b0;  1 drivers
v0000020543d460a0_0 .net *"_ivl_6", 0 0, L_0000020543f7cb20;  1 drivers
v0000020543d44f20_0 .net *"_ivl_8", 0 0, L_0000020543f7d450;  1 drivers
v0000020543d45f60_0 .net "a", 0 0, L_0000020543ee04e0;  1 drivers
v0000020543d45420_0 .net "b", 0 0, L_0000020543ee1a20;  1 drivers
v0000020543d45ba0_0 .net "s", 0 0, L_0000020543f7cf80;  1 drivers
S_0000020543d8d9f0 .scope generate, "FADDERS[9]" "FADDERS[9]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab37e0 .param/l "witer" 0 2 58, +C4<01001>;
S_0000020543d8b470 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8d9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7d1b0 .functor XOR 1, L_0000020543edf7c0, L_0000020543ee0c60, C4<0>, C4<0>;
L_0000020543f7c340 .functor XOR 1, L_0000020543f7d1b0, L_0000020543ee0580, C4<0>, C4<0>;
L_0000020543f7c180 .functor AND 1, L_0000020543edf7c0, L_0000020543ee0c60, C4<1>, C4<1>;
L_0000020543f7d3e0 .functor AND 1, L_0000020543edf7c0, L_0000020543ee0580, C4<1>, C4<1>;
L_0000020543f7c650 .functor OR 1, L_0000020543f7c180, L_0000020543f7d3e0, C4<0>, C4<0>;
L_0000020543f7dc30 .functor AND 1, L_0000020543ee0c60, L_0000020543ee0580, C4<1>, C4<1>;
L_0000020543f7c9d0 .functor OR 1, L_0000020543f7c650, L_0000020543f7dc30, C4<0>, C4<0>;
v0000020543d45380_0 .net "Cin", 0 0, L_0000020543ee0580;  1 drivers
v0000020543d46be0_0 .net "Cout", 0 0, L_0000020543f7c9d0;  1 drivers
v0000020543d45560_0 .net *"_ivl_0", 0 0, L_0000020543f7d1b0;  1 drivers
v0000020543d46aa0_0 .net *"_ivl_10", 0 0, L_0000020543f7dc30;  1 drivers
v0000020543d47400_0 .net *"_ivl_4", 0 0, L_0000020543f7c180;  1 drivers
v0000020543d45100_0 .net *"_ivl_6", 0 0, L_0000020543f7d3e0;  1 drivers
v0000020543d46b40_0 .net *"_ivl_8", 0 0, L_0000020543f7c650;  1 drivers
v0000020543d46000_0 .net "a", 0 0, L_0000020543edf7c0;  1 drivers
v0000020543d451a0_0 .net "b", 0 0, L_0000020543ee0c60;  1 drivers
v0000020543d44d40_0 .net "s", 0 0, L_0000020543f7c340;  1 drivers
S_0000020543d8c5a0 .scope generate, "FADDERS[10]" "FADDERS[10]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab3260 .param/l "witer" 0 2 58, +C4<01010>;
S_0000020543d8bab0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7d7d0 .functor XOR 1, L_0000020543ee0b20, L_0000020543ee1160, C4<0>, C4<0>;
L_0000020543f7da00 .functor XOR 1, L_0000020543f7d7d0, L_0000020543edf900, C4<0>, C4<0>;
L_0000020543f7cd50 .functor AND 1, L_0000020543ee0b20, L_0000020543ee1160, C4<1>, C4<1>;
L_0000020543f7cdc0 .functor AND 1, L_0000020543ee0b20, L_0000020543edf900, C4<1>, C4<1>;
L_0000020543f7c7a0 .functor OR 1, L_0000020543f7cd50, L_0000020543f7cdc0, C4<0>, C4<0>;
L_0000020543f7d920 .functor AND 1, L_0000020543ee1160, L_0000020543edf900, C4<1>, C4<1>;
L_0000020543f7d4c0 .functor OR 1, L_0000020543f7c7a0, L_0000020543f7d920, C4<0>, C4<0>;
v0000020543d454c0_0 .net "Cin", 0 0, L_0000020543edf900;  1 drivers
v0000020543d47180_0 .net "Cout", 0 0, L_0000020543f7d4c0;  1 drivers
v0000020543d46140_0 .net *"_ivl_0", 0 0, L_0000020543f7d7d0;  1 drivers
v0000020543d46e60_0 .net *"_ivl_10", 0 0, L_0000020543f7d920;  1 drivers
v0000020543d46c80_0 .net *"_ivl_4", 0 0, L_0000020543f7cd50;  1 drivers
v0000020543d45880_0 .net *"_ivl_6", 0 0, L_0000020543f7cdc0;  1 drivers
v0000020543d46d20_0 .net *"_ivl_8", 0 0, L_0000020543f7c7a0;  1 drivers
v0000020543d46820_0 .net "a", 0 0, L_0000020543ee0b20;  1 drivers
v0000020543d46fa0_0 .net "b", 0 0, L_0000020543ee1160;  1 drivers
v0000020543d46280_0 .net "s", 0 0, L_0000020543f7da00;  1 drivers
S_0000020543d8b600 .scope generate, "FADDERS[11]" "FADDERS[11]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab2c20 .param/l "witer" 0 2 58, +C4<01011>;
S_0000020543d8fde0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8b600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7d530 .functor XOR 1, L_0000020543ee1480, L_0000020543ee1ac0, C4<0>, C4<0>;
L_0000020543f7d990 .functor XOR 1, L_0000020543f7d530, L_0000020543ee1c00, C4<0>, C4<0>;
L_0000020543f7c6c0 .functor AND 1, L_0000020543ee1480, L_0000020543ee1ac0, C4<1>, C4<1>;
L_0000020543f7d5a0 .functor AND 1, L_0000020543ee1480, L_0000020543ee1c00, C4<1>, C4<1>;
L_0000020543f7d6f0 .functor OR 1, L_0000020543f7c6c0, L_0000020543f7d5a0, C4<0>, C4<0>;
L_0000020543f7dca0 .functor AND 1, L_0000020543ee1ac0, L_0000020543ee1c00, C4<1>, C4<1>;
L_0000020543f7c110 .functor OR 1, L_0000020543f7d6f0, L_0000020543f7dca0, C4<0>, C4<0>;
v0000020543d46320_0 .net "Cin", 0 0, L_0000020543ee1c00;  1 drivers
v0000020543d47040_0 .net "Cout", 0 0, L_0000020543f7c110;  1 drivers
v0000020543d45c40_0 .net *"_ivl_0", 0 0, L_0000020543f7d530;  1 drivers
v0000020543d45b00_0 .net *"_ivl_10", 0 0, L_0000020543f7dca0;  1 drivers
v0000020543d470e0_0 .net *"_ivl_4", 0 0, L_0000020543f7c6c0;  1 drivers
v0000020543d47220_0 .net *"_ivl_6", 0 0, L_0000020543f7d5a0;  1 drivers
v0000020543d44fc0_0 .net *"_ivl_8", 0 0, L_0000020543f7d6f0;  1 drivers
v0000020543d472c0_0 .net "a", 0 0, L_0000020543ee1480;  1 drivers
v0000020543d463c0_0 .net "b", 0 0, L_0000020543ee1ac0;  1 drivers
v0000020543d45060_0 .net "s", 0 0, L_0000020543f7d990;  1 drivers
S_0000020543d8dea0 .scope generate, "FADDERS[12]" "FADDERS[12]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab3660 .param/l "witer" 0 2 58, +C4<01100>;
S_0000020543d90100 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7c730 .functor XOR 1, L_0000020543ee1b60, L_0000020543edf680, C4<0>, C4<0>;
L_0000020543f7c1f0 .functor XOR 1, L_0000020543f7c730, L_0000020543edfae0, C4<0>, C4<0>;
L_0000020543f7c260 .functor AND 1, L_0000020543ee1b60, L_0000020543edf680, C4<1>, C4<1>;
L_0000020543f7c2d0 .functor AND 1, L_0000020543ee1b60, L_0000020543edfae0, C4<1>, C4<1>;
L_0000020543f7ecd0 .functor OR 1, L_0000020543f7c260, L_0000020543f7c2d0, C4<0>, C4<0>;
L_0000020543f7f1a0 .functor AND 1, L_0000020543edf680, L_0000020543edfae0, C4<1>, C4<1>;
L_0000020543f7ea30 .functor OR 1, L_0000020543f7ecd0, L_0000020543f7f1a0, C4<0>, C4<0>;
v0000020543d45240_0 .net "Cin", 0 0, L_0000020543edfae0;  1 drivers
v0000020543d452e0_0 .net "Cout", 0 0, L_0000020543f7ea30;  1 drivers
v0000020543d45600_0 .net *"_ivl_0", 0 0, L_0000020543f7c730;  1 drivers
v0000020543d45740_0 .net *"_ivl_10", 0 0, L_0000020543f7f1a0;  1 drivers
v0000020543d46460_0 .net *"_ivl_4", 0 0, L_0000020543f7c260;  1 drivers
v0000020543d457e0_0 .net *"_ivl_6", 0 0, L_0000020543f7c2d0;  1 drivers
v0000020543d45920_0 .net *"_ivl_8", 0 0, L_0000020543f7ecd0;  1 drivers
v0000020543d459c0_0 .net "a", 0 0, L_0000020543ee1b60;  1 drivers
v0000020543d45a60_0 .net "b", 0 0, L_0000020543edf680;  1 drivers
v0000020543d45ce0_0 .net "s", 0 0, L_0000020543f7c1f0;  1 drivers
S_0000020543d90bf0 .scope generate, "FADDERS[13]" "FADDERS[13]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab3860 .param/l "witer" 0 2 58, +C4<01101>;
S_0000020543d8e4e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d90bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7e8e0 .functor XOR 1, L_0000020543ee1ca0, L_0000020543edfe00, C4<0>, C4<0>;
L_0000020543f7e100 .functor XOR 1, L_0000020543f7e8e0, L_0000020543ee0800, C4<0>, C4<0>;
L_0000020543f7e950 .functor AND 1, L_0000020543ee1ca0, L_0000020543edfe00, C4<1>, C4<1>;
L_0000020543f7f750 .functor AND 1, L_0000020543ee1ca0, L_0000020543ee0800, C4<1>, C4<1>;
L_0000020543f7f130 .functor OR 1, L_0000020543f7e950, L_0000020543f7f750, C4<0>, C4<0>;
L_0000020543f7ef70 .functor AND 1, L_0000020543edfe00, L_0000020543ee0800, C4<1>, C4<1>;
L_0000020543f7e020 .functor OR 1, L_0000020543f7f130, L_0000020543f7ef70, C4<0>, C4<0>;
v0000020543d45d80_0 .net "Cin", 0 0, L_0000020543ee0800;  1 drivers
v0000020543d45e20_0 .net "Cout", 0 0, L_0000020543f7e020;  1 drivers
v0000020543d45ec0_0 .net *"_ivl_0", 0 0, L_0000020543f7e8e0;  1 drivers
v0000020543d46500_0 .net *"_ivl_10", 0 0, L_0000020543f7ef70;  1 drivers
v0000020543d465a0_0 .net *"_ivl_4", 0 0, L_0000020543f7e950;  1 drivers
v0000020543d48760_0 .net *"_ivl_6", 0 0, L_0000020543f7f750;  1 drivers
v0000020543d48620_0 .net *"_ivl_8", 0 0, L_0000020543f7f130;  1 drivers
v0000020543d48940_0 .net "a", 0 0, L_0000020543ee1ca0;  1 drivers
v0000020543d47cc0_0 .net "b", 0 0, L_0000020543edfe00;  1 drivers
v0000020543d47b80_0 .net "s", 0 0, L_0000020543f7e100;  1 drivers
S_0000020543d90290 .scope generate, "FADDERS[14]" "FADDERS[14]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab2b20 .param/l "witer" 0 2 58, +C4<01110>;
S_0000020543d910a0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d90290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7e5d0 .functor XOR 1, L_0000020543ee12a0, L_0000020543ee09e0, C4<0>, C4<0>;
L_0000020543f7f210 .functor XOR 1, L_0000020543f7e5d0, L_0000020543ee0620, C4<0>, C4<0>;
L_0000020543f7dfb0 .functor AND 1, L_0000020543ee12a0, L_0000020543ee09e0, C4<1>, C4<1>;
L_0000020543f7ef00 .functor AND 1, L_0000020543ee12a0, L_0000020543ee0620, C4<1>, C4<1>;
L_0000020543f7dd10 .functor OR 1, L_0000020543f7dfb0, L_0000020543f7ef00, C4<0>, C4<0>;
L_0000020543f7f280 .functor AND 1, L_0000020543ee09e0, L_0000020543ee0620, C4<1>, C4<1>;
L_0000020543f7f590 .functor OR 1, L_0000020543f7dd10, L_0000020543f7f280, C4<0>, C4<0>;
v0000020543d47d60_0 .net "Cin", 0 0, L_0000020543ee0620;  1 drivers
v0000020543d49520_0 .net "Cout", 0 0, L_0000020543f7f590;  1 drivers
v0000020543d489e0_0 .net *"_ivl_0", 0 0, L_0000020543f7e5d0;  1 drivers
v0000020543d48da0_0 .net *"_ivl_10", 0 0, L_0000020543f7f280;  1 drivers
v0000020543d48bc0_0 .net *"_ivl_4", 0 0, L_0000020543f7dfb0;  1 drivers
v0000020543d48800_0 .net *"_ivl_6", 0 0, L_0000020543f7ef00;  1 drivers
v0000020543d498e0_0 .net *"_ivl_8", 0 0, L_0000020543f7dd10;  1 drivers
v0000020543d48b20_0 .net "a", 0 0, L_0000020543ee12a0;  1 drivers
v0000020543d48a80_0 .net "b", 0 0, L_0000020543ee09e0;  1 drivers
v0000020543d48e40_0 .net "s", 0 0, L_0000020543f7f210;  1 drivers
S_0000020543d8e350 .scope generate, "FADDERS[15]" "FADDERS[15]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab2ba0 .param/l "witer" 0 2 58, +C4<01111>;
S_0000020543d8ff70 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7e090 .functor XOR 1, L_0000020543edf720, L_0000020543ee08a0, C4<0>, C4<0>;
L_0000020543f7e170 .functor XOR 1, L_0000020543f7e090, L_0000020543ee01c0, C4<0>, C4<0>;
L_0000020543f7e800 .functor AND 1, L_0000020543edf720, L_0000020543ee08a0, C4<1>, C4<1>;
L_0000020543f7f2f0 .functor AND 1, L_0000020543edf720, L_0000020543ee01c0, C4<1>, C4<1>;
L_0000020543f7f360 .functor OR 1, L_0000020543f7e800, L_0000020543f7f2f0, C4<0>, C4<0>;
L_0000020543f7f8a0 .functor AND 1, L_0000020543ee08a0, L_0000020543ee01c0, C4<1>, C4<1>;
L_0000020543f7e1e0 .functor OR 1, L_0000020543f7f360, L_0000020543f7f8a0, C4<0>, C4<0>;
v0000020543d488a0_0 .net "Cin", 0 0, L_0000020543ee01c0;  1 drivers
v0000020543d486c0_0 .net "Cout", 0 0, L_0000020543f7e1e0;  1 drivers
v0000020543d47fe0_0 .net *"_ivl_0", 0 0, L_0000020543f7e090;  1 drivers
v0000020543d49660_0 .net *"_ivl_10", 0 0, L_0000020543f7f8a0;  1 drivers
v0000020543d48d00_0 .net *"_ivl_4", 0 0, L_0000020543f7e800;  1 drivers
v0000020543d48ee0_0 .net *"_ivl_6", 0 0, L_0000020543f7f2f0;  1 drivers
v0000020543d47ea0_0 .net *"_ivl_8", 0 0, L_0000020543f7f360;  1 drivers
v0000020543d477c0_0 .net "a", 0 0, L_0000020543edf720;  1 drivers
v0000020543d47680_0 .net "b", 0 0, L_0000020543ee08a0;  1 drivers
v0000020543d48f80_0 .net "s", 0 0, L_0000020543f7e170;  1 drivers
S_0000020543d8f7a0 .scope generate, "FADDERS[16]" "FADDERS[16]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab3120 .param/l "witer" 0 2 58, +C4<010000>;
S_0000020543d8c280 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8f7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7f050 .functor XOR 1, L_0000020543edf540, L_0000020543ee0a80, C4<0>, C4<0>;
L_0000020543f7e9c0 .functor XOR 1, L_0000020543f7f050, L_0000020543ee0d00, C4<0>, C4<0>;
L_0000020543f7ebf0 .functor AND 1, L_0000020543edf540, L_0000020543ee0a80, C4<1>, C4<1>;
L_0000020543f7f600 .functor AND 1, L_0000020543edf540, L_0000020543ee0d00, C4<1>, C4<1>;
L_0000020543f7e250 .functor OR 1, L_0000020543f7ebf0, L_0000020543f7f600, C4<0>, C4<0>;
L_0000020543f7ec60 .functor AND 1, L_0000020543ee0a80, L_0000020543ee0d00, C4<1>, C4<1>;
L_0000020543f7e870 .functor OR 1, L_0000020543f7e250, L_0000020543f7ec60, C4<0>, C4<0>;
v0000020543d47f40_0 .net "Cin", 0 0, L_0000020543ee0d00;  1 drivers
v0000020543d48300_0 .net "Cout", 0 0, L_0000020543f7e870;  1 drivers
v0000020543d49020_0 .net *"_ivl_0", 0 0, L_0000020543f7f050;  1 drivers
v0000020543d49980_0 .net *"_ivl_10", 0 0, L_0000020543f7ec60;  1 drivers
v0000020543d47540_0 .net *"_ivl_4", 0 0, L_0000020543f7ebf0;  1 drivers
v0000020543d481c0_0 .net *"_ivl_6", 0 0, L_0000020543f7f600;  1 drivers
v0000020543d47e00_0 .net *"_ivl_8", 0 0, L_0000020543f7e250;  1 drivers
v0000020543d49700_0 .net "a", 0 0, L_0000020543edf540;  1 drivers
v0000020543d47900_0 .net "b", 0 0, L_0000020543ee0a80;  1 drivers
v0000020543d490c0_0 .net "s", 0 0, L_0000020543f7e9c0;  1 drivers
S_0000020543d8c410 .scope generate, "FADDERS[17]" "FADDERS[17]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab38a0 .param/l "witer" 0 2 58, +C4<010001>;
S_0000020543d8fac0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7e4f0 .functor XOR 1, L_0000020543ee1660, L_0000020543ee0760, C4<0>, C4<0>;
L_0000020543f7f3d0 .functor XOR 1, L_0000020543f7e4f0, L_0000020543edffe0, C4<0>, C4<0>;
L_0000020543f7f440 .functor AND 1, L_0000020543ee1660, L_0000020543ee0760, C4<1>, C4<1>;
L_0000020543f7f0c0 .functor AND 1, L_0000020543ee1660, L_0000020543edffe0, C4<1>, C4<1>;
L_0000020543f7e6b0 .functor OR 1, L_0000020543f7f440, L_0000020543f7f0c0, C4<0>, C4<0>;
L_0000020543f7f670 .functor AND 1, L_0000020543ee0760, L_0000020543edffe0, C4<1>, C4<1>;
L_0000020543f7f4b0 .functor OR 1, L_0000020543f7e6b0, L_0000020543f7f670, C4<0>, C4<0>;
v0000020543d48c60_0 .net "Cin", 0 0, L_0000020543edffe0;  1 drivers
v0000020543d484e0_0 .net "Cout", 0 0, L_0000020543f7f4b0;  1 drivers
v0000020543d47c20_0 .net *"_ivl_0", 0 0, L_0000020543f7e4f0;  1 drivers
v0000020543d49b60_0 .net *"_ivl_10", 0 0, L_0000020543f7f670;  1 drivers
v0000020543d47860_0 .net *"_ivl_4", 0 0, L_0000020543f7f440;  1 drivers
v0000020543d49c00_0 .net *"_ivl_6", 0 0, L_0000020543f7f0c0;  1 drivers
v0000020543d49160_0 .net *"_ivl_8", 0 0, L_0000020543f7e6b0;  1 drivers
v0000020543d49200_0 .net "a", 0 0, L_0000020543ee1660;  1 drivers
v0000020543d48080_0 .net "b", 0 0, L_0000020543ee0760;  1 drivers
v0000020543d497a0_0 .net "s", 0 0, L_0000020543f7f3d0;  1 drivers
S_0000020543d90420 .scope generate, "FADDERS[18]" "FADDERS[18]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab38e0 .param/l "witer" 0 2 58, +C4<010010>;
S_0000020543d8f480 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d90420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7f6e0 .functor XOR 1, L_0000020543ee0da0, L_0000020543ee0120, C4<0>, C4<0>;
L_0000020543f7e3a0 .functor XOR 1, L_0000020543f7f6e0, L_0000020543ee1340, C4<0>, C4<0>;
L_0000020543f7eaa0 .functor AND 1, L_0000020543ee0da0, L_0000020543ee0120, C4<1>, C4<1>;
L_0000020543f7e2c0 .functor AND 1, L_0000020543ee0da0, L_0000020543ee1340, C4<1>, C4<1>;
L_0000020543f7ded0 .functor OR 1, L_0000020543f7eaa0, L_0000020543f7e2c0, C4<0>, C4<0>;
L_0000020543f7f520 .functor AND 1, L_0000020543ee0120, L_0000020543ee1340, C4<1>, C4<1>;
L_0000020543f7f7c0 .functor OR 1, L_0000020543f7ded0, L_0000020543f7f520, C4<0>, C4<0>;
v0000020543d479a0_0 .net "Cin", 0 0, L_0000020543ee1340;  1 drivers
v0000020543d492a0_0 .net "Cout", 0 0, L_0000020543f7f7c0;  1 drivers
v0000020543d475e0_0 .net *"_ivl_0", 0 0, L_0000020543f7f6e0;  1 drivers
v0000020543d47a40_0 .net *"_ivl_10", 0 0, L_0000020543f7f520;  1 drivers
v0000020543d49340_0 .net *"_ivl_4", 0 0, L_0000020543f7eaa0;  1 drivers
v0000020543d48120_0 .net *"_ivl_6", 0 0, L_0000020543f7e2c0;  1 drivers
v0000020543d47ae0_0 .net *"_ivl_8", 0 0, L_0000020543f7ded0;  1 drivers
v0000020543d48440_0 .net "a", 0 0, L_0000020543ee0da0;  1 drivers
v0000020543d48260_0 .net "b", 0 0, L_0000020543ee0120;  1 drivers
v0000020543d483a0_0 .net "s", 0 0, L_0000020543f7e3a0;  1 drivers
S_0000020543d8bdd0 .scope generate, "FADDERS[19]" "FADDERS[19]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab35a0 .param/l "witer" 0 2 58, +C4<010011>;
S_0000020543d8e670 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7e410 .functor XOR 1, L_0000020543ee0e40, L_0000020543ee1520, C4<0>, C4<0>;
L_0000020543f7f830 .functor XOR 1, L_0000020543f7e410, L_0000020543ee0ee0, C4<0>, C4<0>;
L_0000020543f7eb10 .functor AND 1, L_0000020543ee0e40, L_0000020543ee1520, C4<1>, C4<1>;
L_0000020543f7e330 .functor AND 1, L_0000020543ee0e40, L_0000020543ee0ee0, C4<1>, C4<1>;
L_0000020543f7dd80 .functor OR 1, L_0000020543f7eb10, L_0000020543f7e330, C4<0>, C4<0>;
L_0000020543f7ddf0 .functor AND 1, L_0000020543ee1520, L_0000020543ee0ee0, C4<1>, C4<1>;
L_0000020543f7eb80 .functor OR 1, L_0000020543f7dd80, L_0000020543f7ddf0, C4<0>, C4<0>;
v0000020543d49840_0 .net "Cin", 0 0, L_0000020543ee0ee0;  1 drivers
v0000020543d493e0_0 .net "Cout", 0 0, L_0000020543f7eb80;  1 drivers
v0000020543d48580_0 .net *"_ivl_0", 0 0, L_0000020543f7e410;  1 drivers
v0000020543d49480_0 .net *"_ivl_10", 0 0, L_0000020543f7ddf0;  1 drivers
v0000020543d495c0_0 .net *"_ivl_4", 0 0, L_0000020543f7eb10;  1 drivers
v0000020543d49a20_0 .net *"_ivl_6", 0 0, L_0000020543f7e330;  1 drivers
v0000020543d49ac0_0 .net *"_ivl_8", 0 0, L_0000020543f7dd80;  1 drivers
v0000020543d49ca0_0 .net "a", 0 0, L_0000020543ee0e40;  1 drivers
v0000020543d47720_0 .net "b", 0 0, L_0000020543ee1520;  1 drivers
v0000020543d4ae20_0 .net "s", 0 0, L_0000020543f7f830;  1 drivers
S_0000020543d8f610 .scope generate, "FADDERS[20]" "FADDERS[20]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab3560 .param/l "witer" 0 2 58, +C4<010100>;
S_0000020543d8f2f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7de60 .functor XOR 1, L_0000020543edfea0, L_0000020543ee0f80, C4<0>, C4<0>;
L_0000020543f7ed40 .functor XOR 1, L_0000020543f7de60, L_0000020543edff40, C4<0>, C4<0>;
L_0000020543f7edb0 .functor AND 1, L_0000020543edfea0, L_0000020543ee0f80, C4<1>, C4<1>;
L_0000020543f7df40 .functor AND 1, L_0000020543edfea0, L_0000020543edff40, C4<1>, C4<1>;
L_0000020543f7e480 .functor OR 1, L_0000020543f7edb0, L_0000020543f7df40, C4<0>, C4<0>;
L_0000020543f7ee20 .functor AND 1, L_0000020543ee0f80, L_0000020543edff40, C4<1>, C4<1>;
L_0000020543f7e560 .functor OR 1, L_0000020543f7e480, L_0000020543f7ee20, C4<0>, C4<0>;
v0000020543d4bdc0_0 .net "Cin", 0 0, L_0000020543edff40;  1 drivers
v0000020543d4bbe0_0 .net "Cout", 0 0, L_0000020543f7e560;  1 drivers
v0000020543d49f20_0 .net *"_ivl_0", 0 0, L_0000020543f7de60;  1 drivers
v0000020543d4b8c0_0 .net *"_ivl_10", 0 0, L_0000020543f7ee20;  1 drivers
v0000020543d4ba00_0 .net *"_ivl_4", 0 0, L_0000020543f7edb0;  1 drivers
v0000020543d49fc0_0 .net *"_ivl_6", 0 0, L_0000020543f7df40;  1 drivers
v0000020543d4a4c0_0 .net *"_ivl_8", 0 0, L_0000020543f7e480;  1 drivers
v0000020543d4b1e0_0 .net "a", 0 0, L_0000020543edfea0;  1 drivers
v0000020543d4b6e0_0 .net "b", 0 0, L_0000020543ee0f80;  1 drivers
v0000020543d4c040_0 .net "s", 0 0, L_0000020543f7ed40;  1 drivers
S_0000020543d8bf60 .scope generate, "FADDERS[21]" "FADDERS[21]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab2be0 .param/l "witer" 0 2 58, +C4<010101>;
S_0000020543d8f930 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7e640 .functor XOR 1, L_0000020543ee0260, L_0000020543ee1020, C4<0>, C4<0>;
L_0000020543f7e720 .functor XOR 1, L_0000020543f7e640, L_0000020543ee10c0, C4<0>, C4<0>;
L_0000020543f7e790 .functor AND 1, L_0000020543ee0260, L_0000020543ee1020, C4<1>, C4<1>;
L_0000020543f7ee90 .functor AND 1, L_0000020543ee0260, L_0000020543ee10c0, C4<1>, C4<1>;
L_0000020543f7efe0 .functor OR 1, L_0000020543f7e790, L_0000020543f7ee90, C4<0>, C4<0>;
L_0000020543f809b0 .functor AND 1, L_0000020543ee1020, L_0000020543ee10c0, C4<1>, C4<1>;
L_0000020543f7fe50 .functor OR 1, L_0000020543f7efe0, L_0000020543f809b0, C4<0>, C4<0>;
v0000020543d4b280_0 .net "Cin", 0 0, L_0000020543ee10c0;  1 drivers
v0000020543d4b0a0_0 .net "Cout", 0 0, L_0000020543f7fe50;  1 drivers
v0000020543d49de0_0 .net *"_ivl_0", 0 0, L_0000020543f7e640;  1 drivers
v0000020543d4a420_0 .net *"_ivl_10", 0 0, L_0000020543f809b0;  1 drivers
v0000020543d4bc80_0 .net *"_ivl_4", 0 0, L_0000020543f7e790;  1 drivers
v0000020543d4a560_0 .net *"_ivl_6", 0 0, L_0000020543f7ee90;  1 drivers
v0000020543d4a380_0 .net *"_ivl_8", 0 0, L_0000020543f7efe0;  1 drivers
v0000020543d4a600_0 .net "a", 0 0, L_0000020543ee0260;  1 drivers
v0000020543d4be60_0 .net "b", 0 0, L_0000020543ee1020;  1 drivers
v0000020543d4bd20_0 .net "s", 0 0, L_0000020543f7e720;  1 drivers
S_0000020543d90d80 .scope generate, "FADDERS[22]" "FADDERS[22]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab2de0 .param/l "witer" 0 2 58, +C4<010110>;
S_0000020543d905b0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d90d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f80f60 .functor XOR 1, L_0000020543ee15c0, L_0000020543ee1700, C4<0>, C4<0>;
L_0000020543f800f0 .functor XOR 1, L_0000020543f80f60, L_0000020543ee17a0, C4<0>, C4<0>;
L_0000020543f80d30 .functor AND 1, L_0000020543ee15c0, L_0000020543ee1700, C4<1>, C4<1>;
L_0000020543f802b0 .functor AND 1, L_0000020543ee15c0, L_0000020543ee17a0, C4<1>, C4<1>;
L_0000020543f80b00 .functor OR 1, L_0000020543f80d30, L_0000020543f802b0, C4<0>, C4<0>;
L_0000020543f80630 .functor AND 1, L_0000020543ee1700, L_0000020543ee17a0, C4<1>, C4<1>;
L_0000020543f80390 .functor OR 1, L_0000020543f80b00, L_0000020543f80630, C4<0>, C4<0>;
v0000020543d4a6a0_0 .net "Cin", 0 0, L_0000020543ee17a0;  1 drivers
v0000020543d4a100_0 .net "Cout", 0 0, L_0000020543f80390;  1 drivers
v0000020543d4b960_0 .net *"_ivl_0", 0 0, L_0000020543f80f60;  1 drivers
v0000020543d4a740_0 .net *"_ivl_10", 0 0, L_0000020543f80630;  1 drivers
v0000020543d4a060_0 .net *"_ivl_4", 0 0, L_0000020543f80d30;  1 drivers
v0000020543d4b320_0 .net *"_ivl_6", 0 0, L_0000020543f802b0;  1 drivers
v0000020543d49d40_0 .net *"_ivl_8", 0 0, L_0000020543f80b00;  1 drivers
v0000020543d4aec0_0 .net "a", 0 0, L_0000020543ee15c0;  1 drivers
v0000020543d4c220_0 .net "b", 0 0, L_0000020543ee1700;  1 drivers
v0000020543d4a1a0_0 .net "s", 0 0, L_0000020543f800f0;  1 drivers
S_0000020543d8fc50 .scope generate, "FADDERS[23]" "FADDERS[23]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab32e0 .param/l "witer" 0 2 58, +C4<010111>;
S_0000020543d8bc40 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f81190 .functor XOR 1, L_0000020543ee21a0, L_0000020543ee2240, C4<0>, C4<0>;
L_0000020543f80400 .functor XOR 1, L_0000020543f81190, L_0000020543ee44a0, C4<0>, C4<0>;
L_0000020543f80550 .functor AND 1, L_0000020543ee21a0, L_0000020543ee2240, C4<1>, C4<1>;
L_0000020543f80fd0 .functor AND 1, L_0000020543ee21a0, L_0000020543ee44a0, C4<1>, C4<1>;
L_0000020543f81040 .functor OR 1, L_0000020543f80550, L_0000020543f80fd0, C4<0>, C4<0>;
L_0000020543f7fc20 .functor AND 1, L_0000020543ee2240, L_0000020543ee44a0, C4<1>, C4<1>;
L_0000020543f7fd00 .functor OR 1, L_0000020543f81040, L_0000020543f7fc20, C4<0>, C4<0>;
v0000020543d4baa0_0 .net "Cin", 0 0, L_0000020543ee44a0;  1 drivers
v0000020543d4bf00_0 .net "Cout", 0 0, L_0000020543f7fd00;  1 drivers
v0000020543d4b780_0 .net *"_ivl_0", 0 0, L_0000020543f81190;  1 drivers
v0000020543d4a7e0_0 .net *"_ivl_10", 0 0, L_0000020543f7fc20;  1 drivers
v0000020543d4a880_0 .net *"_ivl_4", 0 0, L_0000020543f80550;  1 drivers
v0000020543d4ad80_0 .net *"_ivl_6", 0 0, L_0000020543f80fd0;  1 drivers
v0000020543d4bb40_0 .net *"_ivl_8", 0 0, L_0000020543f81040;  1 drivers
v0000020543d4a9c0_0 .net "a", 0 0, L_0000020543ee21a0;  1 drivers
v0000020543d4bfa0_0 .net "b", 0 0, L_0000020543ee2240;  1 drivers
v0000020543d4a920_0 .net "s", 0 0, L_0000020543f80400;  1 drivers
S_0000020543d8c730 .scope generate, "FADDERS[24]" "FADDERS[24]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab3320 .param/l "witer" 0 2 58, +C4<011000>;
S_0000020543d90f10 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8c730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7ffa0 .functor XOR 1, L_0000020543ee1de0, L_0000020543ee1d40, C4<0>, C4<0>;
L_0000020543f80470 .functor XOR 1, L_0000020543f7ffa0, L_0000020543ee30a0, C4<0>, C4<0>;
L_0000020543f81200 .functor AND 1, L_0000020543ee1de0, L_0000020543ee1d40, C4<1>, C4<1>;
L_0000020543f7fd70 .functor AND 1, L_0000020543ee1de0, L_0000020543ee30a0, C4<1>, C4<1>;
L_0000020543f81270 .functor OR 1, L_0000020543f81200, L_0000020543f7fd70, C4<0>, C4<0>;
L_0000020543f814a0 .functor AND 1, L_0000020543ee1d40, L_0000020543ee30a0, C4<1>, C4<1>;
L_0000020543f7fb40 .functor OR 1, L_0000020543f81270, L_0000020543f814a0, C4<0>, C4<0>;
v0000020543d4c0e0_0 .net "Cin", 0 0, L_0000020543ee30a0;  1 drivers
v0000020543d4b140_0 .net "Cout", 0 0, L_0000020543f7fb40;  1 drivers
v0000020543d4b000_0 .net *"_ivl_0", 0 0, L_0000020543f7ffa0;  1 drivers
v0000020543d4b3c0_0 .net *"_ivl_10", 0 0, L_0000020543f814a0;  1 drivers
v0000020543d4aa60_0 .net *"_ivl_4", 0 0, L_0000020543f81200;  1 drivers
v0000020543d49e80_0 .net *"_ivl_6", 0 0, L_0000020543f7fd70;  1 drivers
v0000020543d4af60_0 .net *"_ivl_8", 0 0, L_0000020543f81270;  1 drivers
v0000020543d4ab00_0 .net "a", 0 0, L_0000020543ee1de0;  1 drivers
v0000020543d4b460_0 .net "b", 0 0, L_0000020543ee1d40;  1 drivers
v0000020543d4b500_0 .net "s", 0 0, L_0000020543f80470;  1 drivers
S_0000020543d8c8c0 .scope generate, "FADDERS[25]" "FADDERS[25]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab2e20 .param/l "witer" 0 2 58, +C4<011001>;
S_0000020543d8b790 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8c8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f807f0 .functor XOR 1, L_0000020543ee36e0, L_0000020543ee1e80, C4<0>, C4<0>;
L_0000020543f7fde0 .functor XOR 1, L_0000020543f807f0, L_0000020543ee3640, C4<0>, C4<0>;
L_0000020543f7fc90 .functor AND 1, L_0000020543ee36e0, L_0000020543ee1e80, C4<1>, C4<1>;
L_0000020543f80a20 .functor AND 1, L_0000020543ee36e0, L_0000020543ee3640, C4<1>, C4<1>;
L_0000020543f80940 .functor OR 1, L_0000020543f7fc90, L_0000020543f80a20, C4<0>, C4<0>;
L_0000020543f7fec0 .functor AND 1, L_0000020543ee1e80, L_0000020543ee3640, C4<1>, C4<1>;
L_0000020543f812e0 .functor OR 1, L_0000020543f80940, L_0000020543f7fec0, C4<0>, C4<0>;
v0000020543d4c180_0 .net "Cin", 0 0, L_0000020543ee3640;  1 drivers
v0000020543d4c2c0_0 .net "Cout", 0 0, L_0000020543f812e0;  1 drivers
v0000020543d4c360_0 .net *"_ivl_0", 0 0, L_0000020543f807f0;  1 drivers
v0000020543d4c400_0 .net *"_ivl_10", 0 0, L_0000020543f7fec0;  1 drivers
v0000020543d4b5a0_0 .net *"_ivl_4", 0 0, L_0000020543f7fc90;  1 drivers
v0000020543d4aba0_0 .net *"_ivl_6", 0 0, L_0000020543f80a20;  1 drivers
v0000020543d4b640_0 .net *"_ivl_8", 0 0, L_0000020543f80940;  1 drivers
v0000020543d4c4a0_0 .net "a", 0 0, L_0000020543ee36e0;  1 drivers
v0000020543d4b820_0 .net "b", 0 0, L_0000020543ee1e80;  1 drivers
v0000020543d4a240_0 .net "s", 0 0, L_0000020543f7fde0;  1 drivers
S_0000020543d90740 .scope generate, "FADDERS[26]" "FADDERS[26]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab35e0 .param/l "witer" 0 2 58, +C4<011010>;
S_0000020543d8ca50 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d90740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7ff30 .functor XOR 1, L_0000020543ee2100, L_0000020543ee3000, C4<0>, C4<0>;
L_0000020543f7f9f0 .functor XOR 1, L_0000020543f7ff30, L_0000020543ee2a60, C4<0>, C4<0>;
L_0000020543f80e80 .functor AND 1, L_0000020543ee2100, L_0000020543ee3000, C4<1>, C4<1>;
L_0000020543f80a90 .functor AND 1, L_0000020543ee2100, L_0000020543ee2a60, C4<1>, C4<1>;
L_0000020543f81350 .functor OR 1, L_0000020543f80e80, L_0000020543f80a90, C4<0>, C4<0>;
L_0000020543f80010 .functor AND 1, L_0000020543ee3000, L_0000020543ee2a60, C4<1>, C4<1>;
L_0000020543f810b0 .functor OR 1, L_0000020543f81350, L_0000020543f80010, C4<0>, C4<0>;
v0000020543d4a2e0_0 .net "Cin", 0 0, L_0000020543ee2a60;  1 drivers
v0000020543d4ac40_0 .net "Cout", 0 0, L_0000020543f810b0;  1 drivers
v0000020543d4ace0_0 .net *"_ivl_0", 0 0, L_0000020543f7ff30;  1 drivers
v0000020543d4cf40_0 .net *"_ivl_10", 0 0, L_0000020543f80010;  1 drivers
v0000020543d4d080_0 .net *"_ivl_4", 0 0, L_0000020543f80e80;  1 drivers
v0000020543d4cfe0_0 .net *"_ivl_6", 0 0, L_0000020543f80a90;  1 drivers
v0000020543d4e2a0_0 .net *"_ivl_8", 0 0, L_0000020543f81350;  1 drivers
v0000020543d4ea20_0 .net "a", 0 0, L_0000020543ee2100;  1 drivers
v0000020543d4dee0_0 .net "b", 0 0, L_0000020543ee3000;  1 drivers
v0000020543d4cea0_0 .net "s", 0 0, L_0000020543f7f9f0;  1 drivers
S_0000020543d908d0 .scope generate, "FADDERS[27]" "FADDERS[27]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab2ea0 .param/l "witer" 0 2 58, +C4<011011>;
S_0000020543d8c0f0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d908d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f7f910 .functor XOR 1, L_0000020543ee35a0, L_0000020543ee4220, C4<0>, C4<0>;
L_0000020543f80860 .functor XOR 1, L_0000020543f7f910, L_0000020543ee3be0, C4<0>, C4<0>;
L_0000020543f7f980 .functor AND 1, L_0000020543ee35a0, L_0000020543ee4220, C4<1>, C4<1>;
L_0000020543f804e0 .functor AND 1, L_0000020543ee35a0, L_0000020543ee3be0, C4<1>, C4<1>;
L_0000020543f80080 .functor OR 1, L_0000020543f7f980, L_0000020543f804e0, C4<0>, C4<0>;
L_0000020543f80b70 .functor AND 1, L_0000020543ee4220, L_0000020543ee3be0, C4<1>, C4<1>;
L_0000020543f813c0 .functor OR 1, L_0000020543f80080, L_0000020543f80b70, C4<0>, C4<0>;
v0000020543d4d6c0_0 .net "Cin", 0 0, L_0000020543ee3be0;  1 drivers
v0000020543d4d760_0 .net "Cout", 0 0, L_0000020543f813c0;  1 drivers
v0000020543d4c9a0_0 .net *"_ivl_0", 0 0, L_0000020543f7f910;  1 drivers
v0000020543d4e200_0 .net *"_ivl_10", 0 0, L_0000020543f80b70;  1 drivers
v0000020543d4c860_0 .net *"_ivl_4", 0 0, L_0000020543f7f980;  1 drivers
v0000020543d4dbc0_0 .net *"_ivl_6", 0 0, L_0000020543f804e0;  1 drivers
v0000020543d4c900_0 .net *"_ivl_8", 0 0, L_0000020543f80080;  1 drivers
v0000020543d4e340_0 .net "a", 0 0, L_0000020543ee35a0;  1 drivers
v0000020543d4df80_0 .net "b", 0 0, L_0000020543ee4220;  1 drivers
v0000020543d4e3e0_0 .net "s", 0 0, L_0000020543f80860;  1 drivers
S_0000020543d8e800 .scope generate, "FADDERS[28]" "FADDERS[28]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab2fa0 .param/l "witer" 0 2 58, +C4<011100>;
S_0000020543d8e990 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8e800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f80160 .functor XOR 1, L_0000020543ee31e0, L_0000020543ee3780, C4<0>, C4<0>;
L_0000020543f81120 .functor XOR 1, L_0000020543f80160, L_0000020543ee3a00, C4<0>, C4<0>;
L_0000020543f805c0 .functor AND 1, L_0000020543ee31e0, L_0000020543ee3780, C4<1>, C4<1>;
L_0000020543f801d0 .functor AND 1, L_0000020543ee31e0, L_0000020543ee3a00, C4<1>, C4<1>;
L_0000020543f80240 .functor OR 1, L_0000020543f805c0, L_0000020543f801d0, C4<0>, C4<0>;
L_0000020543f80be0 .functor AND 1, L_0000020543ee3780, L_0000020543ee3a00, C4<1>, C4<1>;
L_0000020543f80320 .functor OR 1, L_0000020543f80240, L_0000020543f80be0, C4<0>, C4<0>;
v0000020543d4e480_0 .net "Cin", 0 0, L_0000020543ee3a00;  1 drivers
v0000020543d4e020_0 .net "Cout", 0 0, L_0000020543f80320;  1 drivers
v0000020543d4eca0_0 .net *"_ivl_0", 0 0, L_0000020543f80160;  1 drivers
v0000020543d4cc20_0 .net *"_ivl_10", 0 0, L_0000020543f80be0;  1 drivers
v0000020543d4e5c0_0 .net *"_ivl_4", 0 0, L_0000020543f805c0;  1 drivers
v0000020543d4e160_0 .net *"_ivl_6", 0 0, L_0000020543f801d0;  1 drivers
v0000020543d4d1c0_0 .net *"_ivl_8", 0 0, L_0000020543f80240;  1 drivers
v0000020543d4e0c0_0 .net "a", 0 0, L_0000020543ee31e0;  1 drivers
v0000020543d4ccc0_0 .net "b", 0 0, L_0000020543ee3780;  1 drivers
v0000020543d4de40_0 .net "s", 0 0, L_0000020543f81120;  1 drivers
S_0000020543d8eb20 .scope generate, "FADDERS[29]" "FADDERS[29]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab3020 .param/l "witer" 0 2 58, +C4<011101>;
S_0000020543d90a60 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f806a0 .functor XOR 1, L_0000020543ee22e0, L_0000020543ee3d20, C4<0>, C4<0>;
L_0000020543f80710 .functor XOR 1, L_0000020543f806a0, L_0000020543ee2b00, C4<0>, C4<0>;
L_0000020543f80780 .functor AND 1, L_0000020543ee22e0, L_0000020543ee3d20, C4<1>, C4<1>;
L_0000020543f81430 .functor AND 1, L_0000020543ee22e0, L_0000020543ee2b00, C4<1>, C4<1>;
L_0000020543f808d0 .functor OR 1, L_0000020543f80780, L_0000020543f81430, C4<0>, C4<0>;
L_0000020543f80c50 .functor AND 1, L_0000020543ee3d20, L_0000020543ee2b00, C4<1>, C4<1>;
L_0000020543f80cc0 .functor OR 1, L_0000020543f808d0, L_0000020543f80c50, C4<0>, C4<0>;
v0000020543d4d8a0_0 .net "Cin", 0 0, L_0000020543ee2b00;  1 drivers
v0000020543d4d800_0 .net "Cout", 0 0, L_0000020543f80cc0;  1 drivers
v0000020543d4e660_0 .net *"_ivl_0", 0 0, L_0000020543f806a0;  1 drivers
v0000020543d4d120_0 .net *"_ivl_10", 0 0, L_0000020543f80c50;  1 drivers
v0000020543d4da80_0 .net *"_ivl_4", 0 0, L_0000020543f80780;  1 drivers
v0000020543d4d940_0 .net *"_ivl_6", 0 0, L_0000020543f81430;  1 drivers
v0000020543d4d260_0 .net *"_ivl_8", 0 0, L_0000020543f808d0;  1 drivers
v0000020543d4cd60_0 .net "a", 0 0, L_0000020543ee22e0;  1 drivers
v0000020543d4d620_0 .net "b", 0 0, L_0000020543ee3d20;  1 drivers
v0000020543d4d9e0_0 .net "s", 0 0, L_0000020543f80710;  1 drivers
S_0000020543d8cbe0 .scope generate, "FADDERS[30]" "FADDERS[30]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab3060 .param/l "witer" 0 2 58, +C4<011110>;
S_0000020543d916e0 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d8cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f80da0 .functor XOR 1, L_0000020543ee2ba0, L_0000020543ee2380, C4<0>, C4<0>;
L_0000020543f80e10 .functor XOR 1, L_0000020543f80da0, L_0000020543ee2ec0, C4<0>, C4<0>;
L_0000020543f80ef0 .functor AND 1, L_0000020543ee2ba0, L_0000020543ee2380, C4<1>, C4<1>;
L_0000020543f7fa60 .functor AND 1, L_0000020543ee2ba0, L_0000020543ee2ec0, C4<1>, C4<1>;
L_0000020543f7fad0 .functor OR 1, L_0000020543f80ef0, L_0000020543f7fa60, C4<0>, C4<0>;
L_0000020543f7fbb0 .functor AND 1, L_0000020543ee2380, L_0000020543ee2ec0, C4<1>, C4<1>;
L_0000020543f81c80 .functor OR 1, L_0000020543f7fad0, L_0000020543f7fbb0, C4<0>, C4<0>;
v0000020543d4eac0_0 .net "Cin", 0 0, L_0000020543ee2ec0;  1 drivers
v0000020543d4e8e0_0 .net "Cout", 0 0, L_0000020543f81c80;  1 drivers
v0000020543d4db20_0 .net *"_ivl_0", 0 0, L_0000020543f80da0;  1 drivers
v0000020543d4dc60_0 .net *"_ivl_10", 0 0, L_0000020543f7fbb0;  1 drivers
v0000020543d4ce00_0 .net *"_ivl_4", 0 0, L_0000020543f80ef0;  1 drivers
v0000020543d4e520_0 .net *"_ivl_6", 0 0, L_0000020543f7fa60;  1 drivers
v0000020543d4e700_0 .net *"_ivl_8", 0 0, L_0000020543f7fad0;  1 drivers
v0000020543d4d300_0 .net "a", 0 0, L_0000020543ee2ba0;  1 drivers
v0000020543d4e980_0 .net "b", 0 0, L_0000020543ee2380;  1 drivers
v0000020543d4dd00_0 .net "s", 0 0, L_0000020543f80e10;  1 drivers
S_0000020543d91230 .scope generate, "FADDERS[31]" "FADDERS[31]" 2 58, 2 58 0, S_0000020543d86b00;
 .timescale 0 0;
P_0000020543ab31a0 .param/l "witer" 0 2 58, +C4<011111>;
S_0000020543d8db80 .scope module, "fadd" "FullAdder" 2 59, 2 66 0, S_0000020543d91230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020543f82e00 .functor XOR 1, L_0000020543ee2e20, L_0000020543ee2420, C4<0>, C4<0>;
L_0000020543f82850 .functor XOR 1, L_0000020543f82e00, L_0000020543ee2f60, C4<0>, C4<0>;
L_0000020543f825b0 .functor AND 1, L_0000020543ee2e20, L_0000020543ee2420, C4<1>, C4<1>;
L_0000020543f82bd0 .functor AND 1, L_0000020543ee2e20, L_0000020543ee2f60, C4<1>, C4<1>;
L_0000020543f815f0 .functor OR 1, L_0000020543f825b0, L_0000020543f82bd0, C4<0>, C4<0>;
L_0000020543f82ee0 .functor AND 1, L_0000020543ee2420, L_0000020543ee2f60, C4<1>, C4<1>;
L_0000020543f81900 .functor OR 1, L_0000020543f815f0, L_0000020543f82ee0, C4<0>, C4<0>;
v0000020543d4e7a0_0 .net "Cin", 0 0, L_0000020543ee2f60;  1 drivers
v0000020543d4cae0_0 .net "Cout", 0 0, L_0000020543f81900;  1 drivers
v0000020543d4d3a0_0 .net *"_ivl_0", 0 0, L_0000020543f82e00;  1 drivers
v0000020543d4d440_0 .net *"_ivl_10", 0 0, L_0000020543f82ee0;  1 drivers
v0000020543d4d4e0_0 .net *"_ivl_4", 0 0, L_0000020543f825b0;  1 drivers
v0000020543d4e840_0 .net *"_ivl_6", 0 0, L_0000020543f82bd0;  1 drivers
v0000020543d4eb60_0 .net *"_ivl_8", 0 0, L_0000020543f815f0;  1 drivers
v0000020543d4d580_0 .net "a", 0 0, L_0000020543ee2e20;  1 drivers
v0000020543d4dda0_0 .net "b", 0 0, L_0000020543ee2420;  1 drivers
v0000020543d4c7c0_0 .net "s", 0 0, L_0000020543f82850;  1 drivers
S_0000020543d8ecb0 .scope module, "mul_unit" "Multiplier" 6 37, 3 20 0, S_0000020543d86970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
P_0000020543ab3b60 .param/l "WORD_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
v0000020543d4c720_0 .net *"_ivl_0", 15 0, L_0000020543edcfc0;  1 drivers
L_0000020543df4760 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543d51360_0 .net *"_ivl_3", 7 0, L_0000020543df4760;  1 drivers
v0000020543d4f100_0 .net *"_ivl_4", 15 0, L_0000020543edd240;  1 drivers
L_0000020543df47a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020543d4f600_0 .net *"_ivl_7", 7 0, L_0000020543df47a8;  1 drivers
v0000020543d51220_0 .net "a", 7 0, L_0000020543edcf20;  alias, 1 drivers
v0000020543d4f2e0_0 .net "b", 7 0, v0000020543d4fb00_0;  alias, 1 drivers
v0000020543d510e0_0 .net "y", 15 0, L_0000020543edd060;  alias, 1 drivers
L_0000020543edcfc0 .concat [ 8 8 0 0], L_0000020543edcf20, L_0000020543df4760;
L_0000020543edd240 .concat [ 8 8 0 0], v0000020543d4fb00_0, L_0000020543df47a8;
L_0000020543edd060 .arith/mult 16, L_0000020543edcfc0, L_0000020543edd240;
S_0000020543d8b920 .scope generate, "genblk5[0]" "genblk5[0]" 5 68, 5 68 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543ab3520 .param/l "ro_idx" 0 5 68, +C4<00>;
S_0000020543d913c0 .scope generate, "genblk1[0]" "genblk1[0]" 5 69, 5 69 0, S_0000020543d8b920;
 .timescale 0 0;
P_0000020543ab3d20 .param/l "co_idx" 0 5 69, +C4<00>;
L_0000020543f822a0 .functor BUFZ 32, L_0000020543d55be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000020543d91550 .scope generate, "genblk1[1]" "genblk1[1]" 5 69, 5 69 0, S_0000020543d8b920;
 .timescale 0 0;
P_0000020543ab4960 .param/l "co_idx" 0 5 69, +C4<01>;
L_0000020543f81580 .functor BUFZ 32, L_0000020543d5b220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000020543d8cd70 .scope generate, "genblk1[2]" "genblk1[2]" 5 69, 5 69 0, S_0000020543d8b920;
 .timescale 0 0;
P_0000020543ab45e0 .param/l "co_idx" 0 5 69, +C4<010>;
L_0000020543f821c0 .functor BUFZ 32, L_0000020543d5eb00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000020543d8cf00 .scope generate, "genblk1[3]" "genblk1[3]" 5 69, 5 69 0, S_0000020543d8b920;
 .timescale 0 0;
P_0000020543ab39e0 .param/l "co_idx" 0 5 69, +C4<011>;
L_0000020543f820e0 .functor BUFZ 32, L_0000020543d619e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000020543d8d090 .scope generate, "genblk5[1]" "genblk5[1]" 5 68, 5 68 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543ab3ae0 .param/l "ro_idx" 0 5 68, +C4<01>;
S_0000020543d8ee40 .scope generate, "genblk1[0]" "genblk1[0]" 5 69, 5 69 0, S_0000020543d8d090;
 .timescale 0 0;
P_0000020543ab3b20 .param/l "co_idx" 0 5 69, +C4<00>;
L_0000020543f82150 .functor BUFZ 32, L_0000020543d670c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000020543d8d220 .scope generate, "genblk1[1]" "genblk1[1]" 5 69, 5 69 0, S_0000020543d8d090;
 .timescale 0 0;
P_0000020543ab4860 .param/l "co_idx" 0 5 69, +C4<01>;
L_0000020543f817b0 .functor BUFZ 32, L_0000020543eb68c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000020543d8d3b0 .scope generate, "genblk1[2]" "genblk1[2]" 5 69, 5 69 0, S_0000020543d8d090;
 .timescale 0 0;
P_0000020543ab3e60 .param/l "co_idx" 0 5 69, +C4<010>;
L_0000020543f82af0 .functor BUFZ 32, L_0000020543eb97a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000020543d8d540 .scope generate, "genblk1[3]" "genblk1[3]" 5 69, 5 69 0, S_0000020543d8d090;
 .timescale 0 0;
P_0000020543ab45a0 .param/l "co_idx" 0 5 69, +C4<011>;
L_0000020543f827e0 .functor BUFZ 32, L_0000020543ebeb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000020543d8d860 .scope generate, "genblk5[2]" "genblk5[2]" 5 68, 5 68 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543ab4420 .param/l "ro_idx" 0 5 68, +C4<010>;
S_0000020543d8dd10 .scope generate, "genblk1[0]" "genblk1[0]" 5 69, 5 69 0, S_0000020543d8d860;
 .timescale 0 0;
P_0000020543ab44a0 .param/l "co_idx" 0 5 69, +C4<00>;
L_0000020543f82e70 .functor BUFZ 32, L_0000020543ec1680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000020543d8e030 .scope generate, "genblk1[1]" "genblk1[1]" 5 69, 5 69 0, S_0000020543d8d860;
 .timescale 0 0;
P_0000020543ab3ba0 .param/l "co_idx" 0 5 69, +C4<01>;
L_0000020543f81eb0 .functor BUFZ 32, L_0000020543ec4e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000020543d8e1c0 .scope generate, "genblk1[2]" "genblk1[2]" 5 69, 5 69 0, S_0000020543d8d860;
 .timescale 0 0;
P_0000020543ab4120 .param/l "co_idx" 0 5 69, +C4<010>;
L_0000020543f82620 .functor BUFZ 32, L_0000020543ec9b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000020543d8efd0 .scope generate, "genblk1[3]" "genblk1[3]" 5 69, 5 69 0, S_0000020543d8d860;
 .timescale 0 0;
P_0000020543ab4560 .param/l "co_idx" 0 5 69, +C4<011>;
L_0000020543f82d90 .functor BUFZ 32, L_0000020543ecdde0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000020543d8f160 .scope generate, "genblk6[0]" "genblk6[0]" 5 74, 5 74 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543ab42e0 .param/l "co_idx" 0 5 74, +C4<00>;
S_0000020543d93ad0 .scope generate, "genblk1[0]" "genblk1[0]" 5 75, 5 75 0, S_0000020543d8f160;
 .timescale 0 0;
P_0000020543ab44e0 .param/l "ro_idx" 0 5 75, +C4<00>;
L_0000020543f81b30 .functor BUFZ 8, o0000020543aea348, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000020543d92360 .scope generate, "genblk1[1]" "genblk1[1]" 5 75, 5 75 0, S_0000020543d8f160;
 .timescale 0 0;
P_0000020543ab3a20 .param/l "ro_idx" 0 5 75, +C4<01>;
L_0000020543f81e40 .functor BUFZ 8, o0000020543b026d8, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000020543d93940 .scope generate, "genblk1[2]" "genblk1[2]" 5 75, 5 75 0, S_0000020543d8f160;
 .timescale 0 0;
P_0000020543ab48a0 .param/l "ro_idx" 0 5 75, +C4<010>;
L_0000020543f82690 .functor BUFZ 8, o0000020543c579d8, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000020543d91eb0 .scope generate, "genblk1[3]" "genblk1[3]" 5 75, 5 75 0, S_0000020543d8f160;
 .timescale 0 0;
P_0000020543ab4820 .param/l "ro_idx" 0 5 75, +C4<011>;
L_0000020543f82f50 .functor BUFZ 8, o0000020543c6fcd8, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000020543d93df0 .scope generate, "genblk6[1]" "genblk6[1]" 5 74, 5 74 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543ab4220 .param/l "co_idx" 0 5 74, +C4<01>;
S_0000020543d91d20 .scope generate, "genblk1[0]" "genblk1[0]" 5 75, 5 75 0, S_0000020543d93df0;
 .timescale 0 0;
P_0000020543ab4620 .param/l "ro_idx" 0 5 75, +C4<00>;
L_0000020543f82fc0 .functor BUFZ 8, o0000020543af0498, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000020543d94110 .scope generate, "genblk1[1]" "genblk1[1]" 5 75, 5 75 0, S_0000020543d93df0;
 .timescale 0 0;
P_0000020543ab4520 .param/l "ro_idx" 0 5 75, +C4<01>;
L_0000020543f82000 .functor BUFZ 8, o0000020543b08798, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000020543d93c60 .scope generate, "genblk1[2]" "genblk1[2]" 5 75, 5 75 0, S_0000020543d93df0;
 .timescale 0 0;
P_0000020543ab4660 .param/l "ro_idx" 0 5 75, +C4<010>;
L_0000020543f816d0 .functor BUFZ 8, o0000020543c5da98, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000020543d942a0 .scope generate, "genblk1[3]" "genblk1[3]" 5 75, 5 75 0, S_0000020543d93df0;
 .timescale 0 0;
P_0000020543ab3aa0 .param/l "ro_idx" 0 5 75, +C4<011>;
L_0000020543f82930 .functor BUFZ 8, o0000020543c75d98, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000020543d921d0 .scope generate, "genblk6[2]" "genblk6[2]" 5 74, 5 74 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543ab4260 .param/l "co_idx" 0 5 74, +C4<010>;
S_0000020543d948e0 .scope generate, "genblk1[0]" "genblk1[0]" 5 75, 5 75 0, S_0000020543d921d0;
 .timescale 0 0;
P_0000020543ab48e0 .param/l "ro_idx" 0 5 75, +C4<00>;
L_0000020543f83030 .functor BUFZ 8, o0000020543af6558, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000020543d93300 .scope generate, "genblk1[1]" "genblk1[1]" 5 75, 5 75 0, S_0000020543d921d0;
 .timescale 0 0;
P_0000020543ab46a0 .param/l "ro_idx" 0 5 75, +C4<01>;
L_0000020543f81cf0 .functor BUFZ 8, o0000020543c4b858, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000020543d93f80 .scope generate, "genblk1[2]" "genblk1[2]" 5 75, 5 75 0, S_0000020543d921d0;
 .timescale 0 0;
P_0000020543ab3a60 .param/l "ro_idx" 0 5 75, +C4<010>;
L_0000020543f819e0 .functor BUFZ 8, o0000020543c63b58, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000020543d93490 .scope generate, "genblk1[3]" "genblk1[3]" 5 75, 5 75 0, S_0000020543d921d0;
 .timescale 0 0;
P_0000020543ab3be0 .param/l "ro_idx" 0 5 75, +C4<011>;
L_0000020543f81d60 .functor BUFZ 8, o0000020543d9de78, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000020543d924f0 .scope generate, "genblk7[0]" "genblk7[0]" 5 80, 5 80 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543ab46e0 .param/l "co_idx" 0 5 80, +C4<00>;
L_0000020543f828c0 .functor BUFZ 32, L_0000020543ed2480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020543df4880 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543d4f4c0_0 .net/2u *"_ivl_1", 1 0, L_0000020543df4880;  1 drivers
v0000020543d50500_0 .net *"_ivl_3", 0 0, L_0000020543ee3b40;  1 drivers
L_0000020543df48c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d50c80_0 .net/2u *"_ivl_6", 31 0, L_0000020543df48c8;  1 drivers
L_0000020543ee3b40 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df4880;
L_0000020543ee33c0 .functor MUXZ 32, L_0000020543df48c8, L_0000020543d555a0, L_0000020543ee3b40, C4<>;
S_0000020543d94430 .scope generate, "genblk7[1]" "genblk7[1]" 5 80, 5 80 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543ab3c20 .param/l "co_idx" 0 5 80, +C4<01>;
L_0000020543f824d0 .functor BUFZ 32, L_0000020543ed78e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020543df4910 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543d512c0_0 .net/2u *"_ivl_1", 1 0, L_0000020543df4910;  1 drivers
v0000020543d4f560_0 .net *"_ivl_3", 0 0, L_0000020543ee3140;  1 drivers
L_0000020543df4958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d514a0_0 .net/2u *"_ivl_6", 31 0, L_0000020543df4958;  1 drivers
L_0000020543ee3140 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df4910;
L_0000020543ee2560 .functor MUXZ 32, L_0000020543df4958, L_0000020543d54ec0, L_0000020543ee3140, C4<>;
S_0000020543d93620 .scope generate, "genblk7[2]" "genblk7[2]" 5 80, 5 80 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543ab3c60 .param/l "co_idx" 0 5 80, +C4<010>;
L_0000020543f81f20 .functor BUFZ 32, L_0000020543edc660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020543df49a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543d503c0_0 .net/2u *"_ivl_1", 1 0, L_0000020543df49a0;  1 drivers
v0000020543d50000_0 .net *"_ivl_3", 0 0, L_0000020543ee29c0;  1 drivers
L_0000020543df49e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d51180_0 .net/2u *"_ivl_6", 31 0, L_0000020543df49e8;  1 drivers
L_0000020543ee29c0 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df49a0;
L_0000020543ee3c80 .functor MUXZ 32, L_0000020543df49e8, L_0000020543d54f60, L_0000020543ee29c0, C4<>;
S_0000020543d92cc0 .scope generate, "genblk7[3]" "genblk7[3]" 5 80, 5 80 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543ab4020 .param/l "co_idx" 0 5 80, +C4<011>;
L_0000020543f82540 .functor BUFZ 32, L_0000020543edce80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020543df4a30 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020543d50820_0 .net/2u *"_ivl_1", 1 0, L_0000020543df4a30;  1 drivers
v0000020543d4f380_0 .net *"_ivl_3", 0 0, L_0000020543ee3820;  1 drivers
L_0000020543df4a78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d4fce0_0 .net/2u *"_ivl_6", 31 0, L_0000020543df4a78;  1 drivers
L_0000020543ee3820 .cmp/eq 2, v0000020543d4ed40_0, L_0000020543df4a30;
L_0000020543ee2c40 .functor MUXZ 32, L_0000020543df4a78, L_0000020543d55dc0, L_0000020543ee3820, C4<>;
S_0000020543d92680 .scope generate, "genblk8[0]" "genblk8[0]" 5 85, 5 85 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543ab4920 .param/l "ro_idx" 0 5 85, +C4<00>;
L_0000020543f82700 .functor BUFZ 8, L_0000020543d56220, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000020543d92810 .scope generate, "genblk8[1]" "genblk8[1]" 5 85, 5 85 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543ab4720 .param/l "ro_idx" 0 5 85, +C4<01>;
L_0000020543f81dd0 .functor BUFZ 8, L_0000020543d558c0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000020543d929a0 .scope generate, "genblk8[2]" "genblk8[2]" 5 85, 5 85 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543ab3ea0 .param/l "ro_idx" 0 5 85, +C4<010>;
L_0000020543f81f90 .functor BUFZ 8, L_0000020543d55000, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000020543d94a70 .scope generate, "genblk8[3]" "genblk8[3]" 5 85, 5 85 0, S_0000020543b5fda0;
 .timescale 0 0;
P_0000020543ab3fa0 .param/l "ro_idx" 0 5 85, +C4<011>;
L_0000020543f82070 .functor BUFZ 8, L_0000020543d54600, C4<00000000>, C4<00000000>, C4<00000000>;
    .scope S_0000020543b62d50;
T_0 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543b57cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543b57a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b58cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b59010_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020543b57990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543b57a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b58cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b59010_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543b57a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b58cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b59010_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0000020543b587f0_0;
    %assign/vec4 v0000020543b59010_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000020543b57e90_0;
    %assign/vec4 v0000020543b57a30_0, 0;
    %load/vec4 v0000020543b58e30_0;
    %assign/vec4 v0000020543b58cf0_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020543b7b830;
T_1 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543b8af00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543b88c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b8a500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b8a640_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020543b8a460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543b88c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b8a500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b8a640_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543b88c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b8a500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b8a640_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0000020543b89ce0_0;
    %assign/vec4 v0000020543b8a640_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0000020543b8b040_0;
    %assign/vec4 v0000020543b88c00_0, 0;
    %load/vec4 v0000020543b8ae60_0;
    %assign/vec4 v0000020543b8a500_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020543ba4100;
T_2 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543b97de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543b98920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b99820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b98c40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020543b99280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543b98920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b99820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b98c40_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543b98920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b99820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543b98c40_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0000020543b986a0_0;
    %assign/vec4 v0000020543b98c40_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0000020543b99460_0;
    %assign/vec4 v0000020543b98920_0, 0;
    %load/vec4 v0000020543b99aa0_0;
    %assign/vec4 v0000020543b99820_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020543ba61d0;
T_3 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543bc0590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543bbda70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bbf690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bc0130_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020543bbf190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543bbda70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bbf690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bc0130_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543bbda70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bbf690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bc0130_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0000020543bbfff0_0;
    %assign/vec4 v0000020543bc0130_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0000020543bbc710_0;
    %assign/vec4 v0000020543bbda70_0, 0;
    %load/vec4 v0000020543bbf550_0;
    %assign/vec4 v0000020543bbf690_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020543bb63a0;
T_4 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543bcb7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543bcc750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bcbb70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bcb5d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020543bcced0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543bcc750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bcbb70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bcb5d0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543bcc750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bcbb70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bcb5d0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000020543bcca70_0;
    %assign/vec4 v0000020543bcb5d0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000020543bcce30_0;
    %assign/vec4 v0000020543bcc750_0, 0;
    %load/vec4 v0000020543bccb10_0;
    %assign/vec4 v0000020543bcbb70_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020543c0a730;
T_5 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543bdbc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543bd7fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bdbb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bda210_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020543bdb110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543bd7fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bdbb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bda210_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543bd7fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bdbb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bda210_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0000020543bdbe30_0;
    %assign/vec4 v0000020543bda210_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0000020543bd7e70_0;
    %assign/vec4 v0000020543bd7fb0_0, 0;
    %load/vec4 v0000020543bda030_0;
    %assign/vec4 v0000020543bdbb10_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020543c20ee0;
T_6 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543be6a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543be7cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543be8d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543be72d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000020543be68d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543be7cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543be8d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543be72d0_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543be7cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543be8d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543be72d0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0000020543be7410_0;
    %assign/vec4 v0000020543be72d0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0000020543be6830_0;
    %assign/vec4 v0000020543be7cd0_0, 0;
    %load/vec4 v0000020543be7870_0;
    %assign/vec4 v0000020543be8d10_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020543c24270;
T_7 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543bf5970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543bf3530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bf6c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bf6ff0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020543bf6cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543bf3530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bf6c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bf6ff0_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543bf3530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bf6c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543bf6ff0_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0000020543bf67d0_0;
    %assign/vec4 v0000020543bf6ff0_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0000020543bf32b0_0;
    %assign/vec4 v0000020543bf3530_0, 0;
    %load/vec4 v0000020543bf74f0_0;
    %assign/vec4 v0000020543bf6c30_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020543ca20e0;
T_8 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543cb4660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543cb4520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cb6780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cb5100_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020543cb4980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543cb4520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cb6780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cb5100_0, 0;
    %jmp T_8.6;
T_8.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543cb4520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cb6780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cb5100_0, 0;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0000020543cb65a0_0;
    %assign/vec4 v0000020543cb5100_0, 0;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0000020543cb6460_0;
    %assign/vec4 v0000020543cb4520_0, 0;
    %load/vec4 v0000020543cb66e0_0;
    %assign/vec4 v0000020543cb6780_0, 0;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020543ca92e0;
T_9 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543cc5500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543cc33e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cc51e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cc5280_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000020543cc4ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543cc33e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cc51e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cc5280_0, 0;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543cc33e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cc51e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cc5280_0, 0;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0000020543cc50a0_0;
    %assign/vec4 v0000020543cc5280_0, 0;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0000020543cc35c0_0;
    %assign/vec4 v0000020543cc33e0_0, 0;
    %load/vec4 v0000020543cc5780_0;
    %assign/vec4 v0000020543cc51e0_0, 0;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020543cfa740;
T_10 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543cd00e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543cd1580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cd0220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cd02c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020543cd0720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543cd1580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cd0220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cd02c0_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543cd1580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cd0220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cd02c0_0, 0;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0000020543cd1620_0;
    %assign/vec4 v0000020543cd02c0_0, 0;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0000020543cd2020_0;
    %assign/vec4 v0000020543cd1580_0, 0;
    %load/vec4 v0000020543cd07c0_0;
    %assign/vec4 v0000020543cd0220_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020543d022b0;
T_11 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543ce09e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543ce0940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543ce06c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cdf540_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000020543cdea00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543ce0940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543ce06c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cdf540_0, 0;
    %jmp T_11.6;
T_11.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543ce0940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543ce06c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cdf540_0, 0;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0000020543cdf400_0;
    %assign/vec4 v0000020543cdf540_0, 0;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0000020543cdebe0_0;
    %assign/vec4 v0000020543ce0940_0, 0;
    %load/vec4 v0000020543cdf360_0;
    %assign/vec4 v0000020543ce06c0_0, 0;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020543d20fe0;
T_12 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543ced640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543ceb7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543ced3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cebfc0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000020543cec100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543ceb7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543ced3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cebfc0_0, 0;
    %jmp T_12.6;
T_12.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543ceb7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543ced3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543cebfc0_0, 0;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0000020543ceb340_0;
    %assign/vec4 v0000020543cebfc0_0, 0;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0000020543ceb700_0;
    %assign/vec4 v0000020543ceb7a0_0, 0;
    %load/vec4 v0000020543ceb160_0;
    %assign/vec4 v0000020543ced3c0_0, 0;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020543d28ce0;
T_13 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543d35160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543d337c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d34580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d355c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000020543d352a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543d337c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d34580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d355c0_0, 0;
    %jmp T_13.6;
T_13.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543d337c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d34580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d355c0_0, 0;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0000020543d35520_0;
    %assign/vec4 v0000020543d355c0_0, 0;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0000020543d339a0_0;
    %assign/vec4 v0000020543d337c0_0, 0;
    %load/vec4 v0000020543d35b60_0;
    %assign/vec4 v0000020543d34580_0, 0;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000020543d1f3c0;
T_14 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543d40a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543d41b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d40920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d42400_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000020543d41fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543d41b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d40920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d42400_0, 0;
    %jmp T_14.6;
T_14.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543d41b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d40920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d42400_0, 0;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0000020543d40380_0;
    %assign/vec4 v0000020543d42400_0, 0;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0000020543d41500_0;
    %assign/vec4 v0000020543d41b40_0, 0;
    %load/vec4 v0000020543d422c0_0;
    %assign/vec4 v0000020543d40920_0, 0;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000020543d86970;
T_15 ;
    %wait E_0000020543aaa820;
    %load/vec4 v0000020543d4fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543d4fb00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d50320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d50be0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000020543d4f1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543d4fb00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d50320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d50be0_0, 0;
    %jmp T_15.6;
T_15.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020543d4fb00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d50320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d50be0_0, 0;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v0000020543d50d20_0;
    %assign/vec4 v0000020543d50be0_0, 0;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v0000020543d51400_0;
    %assign/vec4 v0000020543d4fb00_0, 0;
    %load/vec4 v0000020543d4ee80_0;
    %assign/vec4 v0000020543d50320_0, 0;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000020542daa350;
T_16 ;
    %fork t_1, S_0000020543b60ed0;
    %jmp t_0;
    .scope S_0000020543b60ed0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020543d51040_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020543d4f420_0, 0, 32;
T_16.0 ;
    %delay 5000000, 0;
    %load/vec4 v0000020543d51040_0;
    %inv;
    %store/vec4 v0000020543d51040_0, 0, 1;
    %jmp T_16.0;
    %end;
    .scope S_0000020542daa350;
t_0 %join;
    %end;
    .thread T_16;
    .scope S_0000020542daa350;
T_17 ;
    %wait E_0000020543aa99e0;
    %load/vec4 v0000020543d4f420_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020543d4f420_0, 0, 32;
    %jmp T_17;
    .thread T_17;
    .scope S_0000020542daa350;
T_18 ;
    %fork t_3, S_0000020543b60570;
    %jmp t_2;
    .scope S_0000020543b60570;
t_3 ;
    %vpi_call 4 76 "$dumpfile", "systolic_array_ws_tb.vcd" {0 0 0};
    %vpi_call 4 78 "$dumpvars", 32'sb11111111111111111111111111111111, v0000020543d51040_0 {0 0 0};
    %vpi_call 4 79 "$dumpvars", 32'sb11111111111111111111111111111111, v0000020543d4f240_0 {0 0 0};
    %vpi_call 4 80 "$dumpvars", 32'sb11111111111111111111111111111111, v0000020543d4ed40_0 {0 0 0};
    %fork t_5, S_0000020543b60bb0;
    %jmp t_4;
    .scope S_0000020543b60bb0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020543b48c10_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000020543b48c10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.1, 5;
    %vpi_call 4 83 "$dumpvars", 32'sb11111111111111111111111111111111, &A<v0000020543d50f00, v0000020543b48c10_0 > {0 0 0};
    %load/vec4 v0000020543b48c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020543b48c10_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .scope S_0000020543b60570;
t_4 %join;
    %fork t_7, S_0000020543b60d40;
    %jmp t_6;
    .scope S_0000020543b60d40;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020543b48fd0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0000020543b48fd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.3, 5;
    %vpi_call 4 87 "$dumpvars", 32'sb11111111111111111111111111111111, &A<v0000020543d50b40, v0000020543b48fd0_0 > {0 0 0};
    %vpi_call 4 88 "$dumpvars", 32'sb11111111111111111111111111111111, &A<v0000020543d4fec0, v0000020543b48fd0_0 > {0 0 0};
    %load/vec4 v0000020543b48fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020543b48fd0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %end;
    .scope S_0000020543b60570;
t_6 %join;
    %vpi_call 4 91 "$monitor", "clk: %2d   control: %b ", v0000020543d4f420_0, v0000020543d4ed40_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020543d4f240_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020543d4f240_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020543d4f240_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020543d4ed40_0, 0, 2;
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020543d4ed40_0, 0, 2;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %delay 10000000, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %delay 10000000, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50b40, 4, 0;
    %delay 10000000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020543d4ed40_0, 0, 2;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %delay 10000000, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %delay 10000000, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020543d50f00, 4, 0;
    %delay 10000000, 0;
    %delay 10000000, 0;
    %delay 10000000, 0;
    %delay 10000000, 0;
    %delay 10000000, 0;
    %delay 10000000, 0;
    %delay 10000000, 0;
    %delay 10000000, 0;
    %delay 10000000, 0;
    %delay 10000000, 0;
    %delay 10000000, 0;
    %delay 10000000, 0;
    %vpi_call 4 168 "$finish" {0 0 0};
    %end;
    .scope S_0000020542daa350;
t_2 %join;
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./adder.v";
    "./multiplier.v";
    ".\systolic_array_ws_tb.v";
    "./systolic_array.v";
    "./processing_element.v";
