
AutoCar.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000010  00800200  000007de  00000872  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000007de  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000841  00800210  00800210  00000882  2**0
                  ALLOC
  3 .comment      00000060  00000000  00000000  00000882  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000008e4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000258  00000000  00000000  00000928  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002187  00000000  00000000  00000b80  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000013dd  00000000  00000000  00002d07  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001494  00000000  00000000  000040e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004dc  00000000  00000000  00005578  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000b1d  00000000  00000000  00005a54  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000d13  00000000  00000000  00006571  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001c8  00000000  00000000  00007284  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	2c c2       	rjmp	.+1112   	; 0x462 <__vector_2>
   a:	00 00       	nop
   c:	41 c2       	rjmp	.+1154   	; 0x490 <__vector_3>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	4c c2       	rjmp	.+1176   	; 0x4be <__vector_9>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	2e c3       	rjmp	.+1628   	; 0x6b2 <__vector_21>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	5e c0       	rjmp	.+188    	; 0x122 <__bad_interrupt>
  66:	00 00       	nop
  68:	5c c0       	rjmp	.+184    	; 0x122 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	56 c0       	rjmp	.+172    	; 0x122 <__bad_interrupt>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	ee ed       	ldi	r30, 0xDE	; 222
  fc:	f7 e0       	ldi	r31, 0x07	; 7
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a0 31       	cpi	r26, 0x10	; 16
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	2a e0       	ldi	r18, 0x0A	; 10
 110:	a0 e1       	ldi	r26, 0x10	; 16
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a1 35       	cpi	r26, 0x51	; 81
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	8d d0       	rcall	.+282    	; 0x23a <main>
 120:	5c c3       	rjmp	.+1720   	; 0x7da <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <x_yield>:
 124:	2f 92       	push	r2
 126:	3f 92       	push	r3
 128:	4f 92       	push	r4
 12a:	5f 92       	push	r5
 12c:	6f 92       	push	r6
 12e:	7f 92       	push	r7
 130:	8f 92       	push	r8
 132:	9f 92       	push	r9
 134:	af 92       	push	r10
 136:	bf 92       	push	r11
 138:	cf 92       	push	r12
 13a:	df 92       	push	r13
 13c:	ef 92       	push	r14
 13e:	ff 92       	push	r15
 140:	0f 93       	push	r16
 142:	1f 93       	push	r17
 144:	cf 93       	push	r28
 146:	df 93       	push	r29
 148:	20 91 1c 02 	lds	r18, 0x021C	; 0x80021c <x_thread_id>
 14c:	30 91 50 0a 	lds	r19, 0x0A50	; 0x800a50 <x_thread_mask>
 150:	f8 94       	cli
 152:	ed b6       	in	r14, 0x3d	; 61
 154:	fe b6       	in	r15, 0x3e	; 62
 156:	78 94       	sei
 158:	ee e1       	ldi	r30, 0x1E	; 30
 15a:	f2 e0       	ldi	r31, 0x02	; 2
 15c:	22 0f       	add	r18, r18
 15e:	c0 e0       	ldi	r28, 0x00	; 0
 160:	d2 e0       	ldi	r29, 0x02	; 2
 162:	c2 0f       	add	r28, r18
 164:	d1 1d       	adc	r29, r1
 166:	19 91       	ld	r17, Y+
 168:	d8 81       	ld	r29, Y
 16a:	c1 2f       	mov	r28, r17
 16c:	18 81       	ld	r17, Y
 16e:	1a 3a       	cpi	r17, 0xAA	; 170
 170:	21 f0       	breq	.+8      	; 0x17a <x_yield+0x56>
 172:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <x_thread_id>
 176:	91 2d       	mov	r25, r1
 178:	e8 c2       	rjmp	.+1488   	; 0x74a <x_stack_overflow>
 17a:	22 0f       	add	r18, r18
 17c:	e2 0f       	add	r30, r18
 17e:	f1 1d       	adc	r31, r1
 180:	e1 92       	st	Z+, r14
 182:	f0 82       	st	Z, r15

00000184 <x_schedule>:
 184:	20 91 4f 0a 	lds	r18, 0x0A4F	; 0x800a4f <x_disable_status>
 188:	30 91 1d 02 	lds	r19, 0x021D	; 0x80021d <x_delay_status>
 18c:	40 91 3e 02 	lds	r20, 0x023E	; 0x80023e <x_suspend_status>
 190:	23 2b       	or	r18, r19
 192:	24 2b       	or	r18, r20
 194:	30 91 1c 02 	lds	r19, 0x021C	; 0x80021c <x_thread_id>
 198:	40 91 50 0a 	lds	r20, 0x0A50	; 0x800a50 <x_thread_mask>
 19c:	68 e0       	ldi	r22, 0x08	; 8
 19e:	88 94       	clc
 1a0:	33 95       	inc	r19
 1a2:	37 70       	andi	r19, 0x07	; 7
 1a4:	44 1f       	adc	r20, r20
 1a6:	41 1d       	adc	r20, r1
 1a8:	74 2f       	mov	r23, r20
 1aa:	42 23       	and	r20, r18
 1ac:	19 f0       	breq	.+6      	; 0x1b4 <restore>
 1ae:	6a 95       	dec	r22
 1b0:	b9 f7       	brne	.-18     	; 0x1a0 <x_schedule+0x1c>
 1b2:	e8 cf       	rjmp	.-48     	; 0x184 <x_schedule>

000001b4 <restore>:
 1b4:	30 93 1c 02 	sts	0x021C, r19	; 0x80021c <x_thread_id>
 1b8:	70 93 50 0a 	sts	0x0A50, r23	; 0x800a50 <x_thread_mask>
 1bc:	ee e1       	ldi	r30, 0x1E	; 30
 1be:	f2 e0       	ldi	r31, 0x02	; 2
 1c0:	33 0f       	add	r19, r19
 1c2:	33 0f       	add	r19, r19
 1c4:	e3 0f       	add	r30, r19
 1c6:	f1 1d       	adc	r31, r1
 1c8:	21 91       	ld	r18, Z+
 1ca:	30 81       	ld	r19, Z
 1cc:	f8 94       	cli
 1ce:	2d bf       	out	0x3d, r18	; 61
 1d0:	3e bf       	out	0x3e, r19	; 62
 1d2:	78 94       	sei
 1d4:	df 91       	pop	r29
 1d6:	cf 91       	pop	r28
 1d8:	1f 91       	pop	r17
 1da:	0f 91       	pop	r16
 1dc:	ff 90       	pop	r15
 1de:	ef 90       	pop	r14
 1e0:	df 90       	pop	r13
 1e2:	cf 90       	pop	r12
 1e4:	bf 90       	pop	r11
 1e6:	af 90       	pop	r10
 1e8:	9f 90       	pop	r9
 1ea:	8f 90       	pop	r8
 1ec:	7f 90       	pop	r7
 1ee:	6f 90       	pop	r6
 1f0:	5f 90       	pop	r5
 1f2:	85 2d       	mov	r24, r5
 1f4:	4f 90       	pop	r4
 1f6:	94 2d       	mov	r25, r4
 1f8:	3f 90       	pop	r3
 1fa:	63 2d       	mov	r22, r3
 1fc:	2f 90       	pop	r2
 1fe:	72 2d       	mov	r23, r2
 200:	08 95       	ret

00000202 <bit2mask8>:
 202:	ee e0       	ldi	r30, 0x0E	; 14
 204:	f2 e0       	ldi	r31, 0x02	; 2
 206:	e8 0f       	add	r30, r24
 208:	f1 1d       	adc	r31, r1
 20a:	84 91       	lpm	r24, Z
 20c:	08 95       	ret

0000020e <bitmask8_table>:
 20e:	01 02       	muls	r16, r17
 210:	04 08       	sbc	r0, r4
 212:	10 20       	and	r1, r0
 214:	40 80       	ld	r4, Z

00000216 <trackListener>:
	}
}

void trackListener() {
	while(1) {
		if(offTrack()) {
 216:	7c d1       	rcall	.+760    	; 0x510 <offTrack>
			//stop();
			//correct alignment
		}
		x_delay(5);
 218:	85 e0       	ldi	r24, 0x05	; 5
 21a:	90 e0       	ldi	r25, 0x00	; 0
 21c:	34 d2       	rcall	.+1128   	; 0x686 <x_delay>
 21e:	fb cf       	rjmp	.-10     	; 0x216 <trackListener>

00000220 <blinky>:
	init_motors();
	init_photoInterruptors();
}

void blinky() {
	DDRB = 0x80;
 220:	80 e8       	ldi	r24, 0x80	; 128
 222:	84 b9       	out	0x04, r24	; 4
	while(1) {
		PORTB ^= 0x80;
 224:	85 b1       	in	r24, 0x05	; 5
 226:	80 58       	subi	r24, 0x80	; 128
 228:	85 b9       	out	0x05, r24	; 5
		x_delay(100);
 22a:	84 e6       	ldi	r24, 0x64	; 100
 22c:	90 e0       	ldi	r25, 0x00	; 0
 22e:	2b d2       	rcall	.+1110   	; 0x686 <x_delay>
 230:	f9 cf       	rjmp	.-14     	; 0x224 <blinky+0x4>

00000232 <setUp>:
		x_delay(5);
	}
}

void setUp() {
	init_tracker();
 232:	6c d1       	rcall	.+728    	; 0x50c <init_tracker>
	init_motors();
 234:	9c d0       	rcall	.+312    	; 0x36e <init_motors>
	init_photoInterruptors();
 236:	d3 c0       	rjmp	.+422    	; 0x3de <init_photoInterruptors>
 238:	08 95       	ret

0000023a <main>:
 23a:	fb df       	rcall	.-10     	; 0x232 <setUp>

int main(void)
{
	setUp();
	
	x_init();
 23c:	ad d1       	rcall	.+858    	; 0x598 <x_init>
 23e:	41 e0       	ldi	r20, 0x01	; 1
	//initialize threads
	x_new(1, trackListener, true);
 240:	6b e0       	ldi	r22, 0x0B	; 11
 242:	71 e0       	ldi	r23, 0x01	; 1
 244:	81 e0       	ldi	r24, 0x01	; 1
 246:	6a d1       	rcall	.+724    	; 0x51c <x_new>
 248:	41 e0       	ldi	r20, 0x01	; 1
	x_new(2, blinky, true);
 24a:	60 e1       	ldi	r22, 0x10	; 16
 24c:	71 e0       	ldi	r23, 0x01	; 1
 24e:	82 e0       	ldi	r24, 0x02	; 2
 250:	65 d1       	rcall	.+714    	; 0x51c <x_new>
 252:	40 e0       	ldi	r20, 0x00	; 0
	//rightSpeed(0xFF);
	//leftSpeed(0xFF);
	//thread 0
    while (1) 
    {
		go_straight(600, 0xC0, FRWD);
 254:	60 ec       	ldi	r22, 0xC0	; 192
 256:	88 e5       	ldi	r24, 0x58	; 88
 258:	92 e0       	ldi	r25, 0x02	; 2
 25a:	06 d0       	rcall	.+12     	; 0x268 <go_straight>
 25c:	41 e0       	ldi	r20, 0x01	; 1
		go_straight(600, 0xC0, BKWD);
 25e:	60 ec       	ldi	r22, 0xC0	; 192
 260:	88 e5       	ldi	r24, 0x58	; 88
 262:	92 e0       	ldi	r25, 0x02	; 2
 264:	01 d0       	rcall	.+2      	; 0x268 <go_straight>
 266:	f5 cf       	rjmp	.-22     	; 0x252 <main+0x18>

00000268 <go_straight>:
 268:	ef 92       	push	r14
 26a:	ff 92       	push	r15
#include "PartClasses/motorControl.h"
#include "PartClasses/RangingSensor.h"
#include "PartClasses/PhotoInterruptor.h"
#include "HelperClasses/acx.h"

void go_straight(unsigned int cm, uint8_t speed, uint8_t direction) {
 26c:	0f 93       	push	r16
 26e:	1f 93       	push	r17
 270:	cf 93       	push	r28
 272:	df 93       	push	r29
 274:	00 d0       	rcall	.+0      	; 0x276 <go_straight+0xe>
 276:	1f 92       	push	r1
 278:	cd b7       	in	r28, 0x3d	; 61
 27a:	de b7       	in	r29, 0x3e	; 62
 27c:	e6 2e       	mov	r14, r22
 27e:	f4 2e       	mov	r15, r20
	unsigned int lsteps = 0;
 280:	1a 82       	std	Y+2, r1	; 0x02
 282:	19 82       	std	Y+1, r1	; 0x01
	unsigned int rsteps = 0;
 284:	1c 82       	std	Y+4, r1	; 0x04
 286:	1b 82       	std	Y+3, r1	; 0x03
	unsigned int steps = cmToSteps(cm);
 288:	d0 d0       	rcall	.+416    	; 0x42a <cmToSteps>
 28a:	8c 01       	movw	r16, r24
	uint8_t lspeed = speed;
	uint8_t rspeed = speed;
	
	if (direction == BKWD)
 28c:	81 e0       	ldi	r24, 0x01	; 1
 28e:	f8 12       	cpse	r15, r24
		setDirectionBackward();
 290:	02 c0       	rjmp	.+4      	; 0x296 <go_straight+0x2e>
 292:	52 d0       	rcall	.+164    	; 0x338 <setDirectionBackward>
	else
		setDirectionForward();
 294:	01 c0       	rjmp	.+2      	; 0x298 <go_straight+0x30>
		
	reset_steps();
 296:	4b d0       	rcall	.+150    	; 0x32e <setDirectionForward>
 298:	b0 d0       	rcall	.+352    	; 0x3fa <reset_steps>
	setSpeed(speed);
 29a:	8e 2d       	mov	r24, r14
 29c:	52 d0       	rcall	.+164    	; 0x342 <setSpeed>
 29e:	89 81       	ldd	r24, Y+1	; 0x01
	
	while (lsteps < steps && rsteps < steps) {	// || ?
 2a0:	9a 81       	ldd	r25, Y+2	; 0x02
 2a2:	80 17       	cp	r24, r16
 2a4:	91 07       	cpc	r25, r17
 2a6:	b8 f5       	brcc	.+110    	; 0x316 <go_straight+0xae>
 2a8:	8b 81       	ldd	r24, Y+3	; 0x03
 2aa:	9c 81       	ldd	r25, Y+4	; 0x04
 2ac:	80 17       	cp	r24, r16
 2ae:	91 07       	cpc	r25, r17
 2b0:	90 f5       	brcc	.+100    	; 0x316 <go_straight+0xae>
 2b2:	fe 2c       	mov	r15, r14
 2b4:	be 01       	movw	r22, r28
		get_steps(&lsteps, &rsteps);
 2b6:	6d 5f       	subi	r22, 0xFD	; 253
 2b8:	7f 4f       	sbci	r23, 0xFF	; 255
 2ba:	ce 01       	movw	r24, r28
 2bc:	01 96       	adiw	r24, 0x01	; 1
 2be:	a6 d0       	rcall	.+332    	; 0x40c <get_steps>
 2c0:	2b 81       	ldd	r18, Y+3	; 0x03
		
		if (rsteps > lsteps) {
 2c2:	3c 81       	ldd	r19, Y+4	; 0x04
 2c4:	89 81       	ldd	r24, Y+1	; 0x01
 2c6:	9a 81       	ldd	r25, Y+2	; 0x02
 2c8:	82 17       	cp	r24, r18
 2ca:	93 07       	cpc	r25, r19
 2cc:	50 f4       	brcc	.+20     	; 0x2e2 <go_straight+0x7a>
			if (rspeed > 0)
 2ce:	ff 20       	and	r15, r15
 2d0:	21 f0       	breq	.+8      	; 0x2da <go_straight+0x72>
				rightSpeed(--rspeed);
 2d2:	fa 94       	dec	r15
 2d4:	8f 2d       	mov	r24, r15
 2d6:	77 d0       	rcall	.+238    	; 0x3c6 <rightSpeed>
 2d8:	11 c0       	rjmp	.+34     	; 0x2fc <go_straight+0x94>
			else
				leftSpeed(++lspeed);
 2da:	e3 94       	inc	r14
 2dc:	8e 2d       	mov	r24, r14
 2de:	79 d0       	rcall	.+242    	; 0x3d2 <leftSpeed>
 2e0:	0d c0       	rjmp	.+26     	; 0x2fc <go_straight+0x94>
 2e2:	28 17       	cp	r18, r24
		}
		else if (rsteps < lsteps) {
 2e4:	39 07       	cpc	r19, r25
 2e6:	50 f4       	brcc	.+20     	; 0x2fc <go_straight+0x94>
			if (rspeed < 0xFF)
 2e8:	8f ef       	ldi	r24, 0xFF	; 255
 2ea:	f8 16       	cp	r15, r24
				rightSpeed(++rspeed);
 2ec:	21 f0       	breq	.+8      	; 0x2f6 <go_straight+0x8e>
 2ee:	f3 94       	inc	r15
 2f0:	8f 2d       	mov	r24, r15
 2f2:	69 d0       	rcall	.+210    	; 0x3c6 <rightSpeed>
			else
				leftSpeed(--lspeed);
 2f4:	03 c0       	rjmp	.+6      	; 0x2fc <go_straight+0x94>
 2f6:	ea 94       	dec	r14
 2f8:	8e 2d       	mov	r24, r14
 2fa:	6b d0       	rcall	.+214    	; 0x3d2 <leftSpeed>
		}
		
		x_delay(1);
 2fc:	81 e0       	ldi	r24, 0x01	; 1
 2fe:	90 e0       	ldi	r25, 0x00	; 0
 300:	c2 d1       	rcall	.+900    	; 0x686 <x_delay>
		setDirectionForward();
		
	reset_steps();
	setSpeed(speed);
	
	while (lsteps < steps && rsteps < steps) {	// || ?
 302:	89 81       	ldd	r24, Y+1	; 0x01
 304:	9a 81       	ldd	r25, Y+2	; 0x02
 306:	80 17       	cp	r24, r16
 308:	91 07       	cpc	r25, r17
 30a:	28 f4       	brcc	.+10     	; 0x316 <go_straight+0xae>
 30c:	8b 81       	ldd	r24, Y+3	; 0x03
 30e:	9c 81       	ldd	r25, Y+4	; 0x04
 310:	80 17       	cp	r24, r16
 312:	91 07       	cpc	r25, r17
 314:	78 f2       	brcs	.-98     	; 0x2b4 <go_straight+0x4c>
		}
		
		x_delay(1);
	}

	stop();
 316:	1f d0       	rcall	.+62     	; 0x356 <stop>
 318:	0f 90       	pop	r0
}
 31a:	0f 90       	pop	r0
 31c:	0f 90       	pop	r0
 31e:	0f 90       	pop	r0
 320:	df 91       	pop	r29
 322:	cf 91       	pop	r28
 324:	1f 91       	pop	r17
 326:	0f 91       	pop	r16
 328:	ff 90       	pop	r15
 32a:	ef 90       	pop	r14
 32c:	08 95       	ret

0000032e <setDirectionForward>:
 32e:	40 9a       	sbi	0x08, 0	; 8
	
}

void leftDirectionBackward() {
	PORTC |= (1 << IN3);
	PORTC &= ~(1 << IN4);
 330:	41 98       	cbi	0x08, 1	; 8
 332:	42 98       	cbi	0x08, 2	; 8
 334:	43 9a       	sbi	0x08, 3	; 8
 336:	08 95       	ret

00000338 <setDirectionBackward>:
 338:	40 98       	cbi	0x08, 0	; 8
 33a:	41 9a       	sbi	0x08, 1	; 8
 33c:	42 9a       	sbi	0x08, 2	; 8
 33e:	43 98       	cbi	0x08, 3	; 8
 340:	08 95       	ret

00000342 <setSpeed>:
 342:	90 e0       	ldi	r25, 0x00	; 0
 344:	90 93 a9 00 	sts	0x00A9, r25	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7000a9>
 348:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
 34c:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
 350:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
 354:	08 95       	ret

00000356 <stop>:
 356:	88 b1       	in	r24, 0x08	; 8
 358:	80 7f       	andi	r24, 0xF0	; 240
 35a:	88 b9       	out	0x08, r24	; 8
 35c:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7000a9>
 360:	10 92 a8 00 	sts	0x00A8, r1	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
 364:	10 92 99 00 	sts	0x0099, r1	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
 368:	10 92 98 00 	sts	0x0098, r1	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
 36c:	08 95       	ret

0000036e <init_motors>:
 36e:	e1 e0       	ldi	r30, 0x01	; 1
 370:	f1 e0       	ldi	r31, 0x01	; 1
 372:	80 81       	ld	r24, Z
 374:	88 60       	ori	r24, 0x08	; 8
 376:	80 83       	st	Z, r24
 378:	6b 9a       	sbi	0x0d, 3	; 13
 37a:	87 b1       	in	r24, 0x07	; 7
 37c:	8f 70       	andi	r24, 0x0F	; 15
 37e:	87 b9       	out	0x07, r24	; 7
 380:	e0 ea       	ldi	r30, 0xA0	; 160
 382:	f0 e0       	ldi	r31, 0x00	; 0
 384:	80 81       	ld	r24, Z
 386:	81 68       	ori	r24, 0x81	; 129
 388:	80 83       	st	Z, r24
 38a:	a1 ea       	ldi	r26, 0xA1	; 161
 38c:	b0 e0       	ldi	r27, 0x00	; 0
 38e:	8c 91       	ld	r24, X
 390:	88 60       	ori	r24, 0x08	; 8
 392:	8c 93       	st	X, r24
 394:	e0 e9       	ldi	r30, 0x90	; 144
 396:	f0 e0       	ldi	r31, 0x00	; 0
 398:	80 81       	ld	r24, Z
 39a:	81 68       	ori	r24, 0x81	; 129
 39c:	80 83       	st	Z, r24
 39e:	e1 e9       	ldi	r30, 0x91	; 145
 3a0:	f0 e0       	ldi	r31, 0x00	; 0
 3a2:	80 81       	ld	r24, Z
 3a4:	88 60       	ori	r24, 0x08	; 8
 3a6:	80 83       	st	Z, r24
 3a8:	8c 91       	ld	r24, X
 3aa:	81 60       	ori	r24, 0x01	; 1
 3ac:	8c 93       	st	X, r24
 3ae:	80 81       	ld	r24, Z
 3b0:	81 60       	ori	r24, 0x01	; 1
 3b2:	80 83       	st	Z, r24
 3b4:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7000a9>
 3b8:	10 92 a8 00 	sts	0x00A8, r1	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
 3bc:	10 92 99 00 	sts	0x0099, r1	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
 3c0:	10 92 98 00 	sts	0x0098, r1	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
 3c4:	08 95       	ret

000003c6 <rightSpeed>:
 *
 * Acceptable range for percent value: 0x90 to 0xFF
 * See setSpeed for full explanation.
 */
void rightSpeed (uint8_t percent) {
	OCR4A = percent;
 3c6:	90 e0       	ldi	r25, 0x00	; 0
 3c8:	90 93 a9 00 	sts	0x00A9, r25	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7000a9>
 3cc:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
 3d0:	08 95       	ret

000003d2 <leftSpeed>:
 *
 * Acceptable range for percent value: 0x90 to 0xFF
 * See setSpeed for full explanation.
 */
void leftSpeed (uint8_t percent) {
	OCR3A = percent;
 3d2:	90 e0       	ldi	r25, 0x00	; 0
 3d4:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
 3d8:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
 3dc:	08 95       	ret

000003de <init_photoInterruptors>:
		cm += CIRC;
	}
	
	cm += steps * STEP;
	return cm;
}
 3de:	f8 94       	cli
 3e0:	8a b1       	in	r24, 0x0a	; 10
 3e2:	89 7f       	andi	r24, 0xF9	; 249
 3e4:	8a b9       	out	0x0a, r24	; 10
 3e6:	e9 e6       	ldi	r30, 0x69	; 105
 3e8:	f0 e0       	ldi	r31, 0x00	; 0
 3ea:	80 81       	ld	r24, Z
 3ec:	88 62       	ori	r24, 0x28	; 40
 3ee:	80 83       	st	Z, r24
 3f0:	8d b3       	in	r24, 0x1d	; 29
 3f2:	86 60       	ori	r24, 0x06	; 6
 3f4:	8d bb       	out	0x1d, r24	; 29
 3f6:	78 94       	sei
 3f8:	08 95       	ret

000003fa <reset_steps>:
 3fa:	10 92 13 02 	sts	0x0213, r1	; 0x800213 <lsteps+0x1>
 3fe:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <lsteps>
 402:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <__data_end+0x1>
 406:	10 92 10 02 	sts	0x0210, r1	; 0x800210 <__data_end>
 40a:	08 95       	ret

0000040c <get_steps>:
 40c:	20 91 12 02 	lds	r18, 0x0212	; 0x800212 <lsteps>
 410:	30 91 13 02 	lds	r19, 0x0213	; 0x800213 <lsteps+0x1>
 414:	fc 01       	movw	r30, r24
 416:	31 83       	std	Z+1, r19	; 0x01
 418:	20 83       	st	Z, r18
 41a:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <__data_end>
 41e:	90 91 11 02 	lds	r25, 0x0211	; 0x800211 <__data_end+0x1>
 422:	fb 01       	movw	r30, r22
 424:	91 83       	std	Z+1, r25	; 0x01
 426:	80 83       	st	Z, r24
 428:	08 95       	ret

0000042a <cmToSteps>:

unsigned int cmToSteps(unsigned int cm) {
	unsigned int steps = 0;
	
	while (cm >= CIRC) {
 42a:	8f 3c       	cpi	r24, 0xCF	; 207
 42c:	91 05       	cpc	r25, r1
 42e:	50 f0       	brcs	.+20     	; 0x444 <cmToSteps+0x1a>
 430:	40 e0       	ldi	r20, 0x00	; 0
 432:	50 e0       	ldi	r21, 0x00	; 0
		cm -= CIRC;
 434:	8f 5c       	subi	r24, 0xCF	; 207
 436:	91 09       	sbc	r25, r1
		steps += NUM_SLOTS;
 438:	4c 5e       	subi	r20, 0xEC	; 236
 43a:	5f 4f       	sbci	r21, 0xFF	; 255
}

unsigned int cmToSteps(unsigned int cm) {
	unsigned int steps = 0;
	
	while (cm >= CIRC) {
 43c:	8f 3c       	cpi	r24, 0xCF	; 207
 43e:	91 05       	cpc	r25, r1
 440:	c8 f7       	brcc	.-14     	; 0x434 <cmToSteps+0xa>
 442:	02 c0       	rjmp	.+4      	; 0x448 <cmToSteps+0x1e>
	cm += steps * STEP;
	return cm;
}

unsigned int cmToSteps(unsigned int cm) {
	unsigned int steps = 0;
 444:	40 e0       	ldi	r20, 0x00	; 0
 446:	50 e0       	ldi	r21, 0x00	; 0
		cm -= CIRC;
		steps += NUM_SLOTS;
	}
	
	steps += cm / STEP;
	return steps;
 448:	9c 01       	movw	r18, r24
 44a:	ad ec       	ldi	r26, 0xCD	; 205
 44c:	bc ec       	ldi	r27, 0xCC	; 204
 44e:	b6 d1       	rcall	.+876    	; 0x7bc <__umulhisi3>
 450:	96 95       	lsr	r25
 452:	87 95       	ror	r24
 454:	96 95       	lsr	r25
 456:	87 95       	ror	r24
 458:	96 95       	lsr	r25
 45a:	87 95       	ror	r24
}
 45c:	84 0f       	add	r24, r20
 45e:	95 1f       	adc	r25, r21
 460:	08 95       	ret

00000462 <__vector_2>:

/* LINPUT_PIN external interrupt - Update left wheel time/distance
*     measurements on falling edges of LINPUT_PIN.
 */
ISR(INT1_vect) {
 462:	1f 92       	push	r1
 464:	0f 92       	push	r0
 466:	0f b6       	in	r0, 0x3f	; 63
 468:	0f 92       	push	r0
 46a:	11 24       	eor	r1, r1
 46c:	8f 93       	push	r24
 46e:	9f 93       	push	r25
	++lsteps;
 470:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <lsteps>
 474:	90 91 13 02 	lds	r25, 0x0213	; 0x800213 <lsteps+0x1>
 478:	01 96       	adiw	r24, 0x01	; 1
 47a:	90 93 13 02 	sts	0x0213, r25	; 0x800213 <lsteps+0x1>
 47e:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <lsteps>
}
 482:	9f 91       	pop	r25
 484:	8f 91       	pop	r24
 486:	0f 90       	pop	r0
 488:	0f be       	out	0x3f, r0	; 63
 48a:	0f 90       	pop	r0
 48c:	1f 90       	pop	r1
 48e:	18 95       	reti

00000490 <__vector_3>:

/* RINPUT_PIN external interrupt - Update right wheel time/distance 
 *     measurements on falling edges of RINPUT_PIN.
 */
ISR(INT2_vect) {
 490:	1f 92       	push	r1
 492:	0f 92       	push	r0
 494:	0f b6       	in	r0, 0x3f	; 63
 496:	0f 92       	push	r0
 498:	11 24       	eor	r1, r1
 49a:	8f 93       	push	r24
 49c:	9f 93       	push	r25
	++rsteps;
 49e:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <__data_end>
 4a2:	90 91 11 02 	lds	r25, 0x0211	; 0x800211 <__data_end+0x1>
 4a6:	01 96       	adiw	r24, 0x01	; 1
 4a8:	90 93 11 02 	sts	0x0211, r25	; 0x800211 <__data_end+0x1>
 4ac:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <__data_end>
}
 4b0:	9f 91       	pop	r25
 4b2:	8f 91       	pop	r24
 4b4:	0f 90       	pop	r0
 4b6:	0f be       	out	0x3f, r0	; 63
 4b8:	0f 90       	pop	r0
 4ba:	1f 90       	pop	r1
 4bc:	18 95       	reti

000004be <__vector_9>:
	}
	
	return min;
}

ISR(PCINT0_vect) {
 4be:	1f 92       	push	r1
 4c0:	0f 92       	push	r0
 4c2:	0f b6       	in	r0, 0x3f	; 63
 4c4:	0f 92       	push	r0
 4c6:	11 24       	eor	r1, r1
 4c8:	2f 93       	push	r18
 4ca:	3f 93       	push	r19
 4cc:	8f 93       	push	r24
 4ce:	9f 93       	push	r25
	static uint16_t rising_edge = 0;
	uint16_t curr = TCNT1;
 4d0:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
 4d4:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
	uint8_t line = PINB & ECHO_PIN;
	
	if (line)
 4d8:	18 9b       	sbis	0x03, 0	; 3
 4da:	05 c0       	rjmp	.+10     	; 0x4e6 <__vector_9+0x28>
		rising_edge = curr;
 4dc:	90 93 15 02 	sts	0x0215, r25	; 0x800215 <rising_edge.1779+0x1>
 4e0:	80 93 14 02 	sts	0x0214, r24	; 0x800214 <rising_edge.1779>
 4e4:	0a c0       	rjmp	.+20     	; 0x4fa <__vector_9+0x3c>
	else
		reading = curr - rising_edge;
 4e6:	20 91 14 02 	lds	r18, 0x0214	; 0x800214 <rising_edge.1779>
 4ea:	30 91 15 02 	lds	r19, 0x0215	; 0x800215 <rising_edge.1779+0x1>
 4ee:	82 1b       	sub	r24, r18
 4f0:	93 0b       	sbc	r25, r19
 4f2:	90 93 17 02 	sts	0x0217, r25	; 0x800217 <reading+0x1>
 4f6:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <reading>
}
 4fa:	9f 91       	pop	r25
 4fc:	8f 91       	pop	r24
 4fe:	3f 91       	pop	r19
 500:	2f 91       	pop	r18
 502:	0f 90       	pop	r0
 504:	0f be       	out	0x3f, r0	; 63
 506:	0f 90       	pop	r0
 508:	1f 90       	pop	r1
 50a:	18 95       	reti

0000050c <init_tracker>:
int pinUsed;

void init_tracker()
{
	//pinUsed = pin;
	DDRF = 0x00;
 50c:	10 ba       	out	0x10, r1	; 16
 50e:	08 95       	ret

00000510 <offTrack>:

//returns true if black is being seen
//returns false if something visible is there
int offTrack()
{
	if ((PINF & (1 << 0)) == 0)
 510:	9f b1       	in	r25, 0x0f	; 15
 512:	81 e0       	ldi	r24, 0x01	; 1
 514:	89 27       	eor	r24, r25
		return 1;
	else
		return 0;
}
 516:	81 70       	andi	r24, 0x01	; 1
 518:	90 e0       	ldi	r25, 0x00	; 0
 51a:	08 95       	ret

0000051c <x_new>:
 51c:	cf 93       	push	r28
 51e:	df 93       	push	r29
 520:	c8 2f       	mov	r28, r24
 522:	d4 2f       	mov	r29, r20
 524:	e8 2f       	mov	r30, r24
 526:	f0 e0       	ldi	r31, 0x00	; 0
 528:	ee 0f       	add	r30, r30
 52a:	ff 1f       	adc	r31, r31
 52c:	ee 0f       	add	r30, r30
 52e:	ff 1f       	adc	r31, r31
 530:	9f 01       	movw	r18, r30
 532:	22 5e       	subi	r18, 0xE2	; 226
 534:	3d 4f       	sbci	r19, 0xFD	; 253
 536:	f9 01       	movw	r30, r18
 538:	a2 81       	ldd	r26, Z+2	; 0x02
 53a:	b3 81       	ldd	r27, Z+3	; 0x03
 53c:	6c 93       	st	X, r22
 53e:	cd 01       	movw	r24, r26
 540:	01 97       	sbiw	r24, 0x01	; 1
 542:	fc 01       	movw	r30, r24
 544:	70 83       	st	Z, r23
 546:	01 97       	sbiw	r24, 0x01	; 1
 548:	fc 01       	movw	r30, r24
 54a:	10 82       	st	Z, r1
 54c:	55 97       	sbiw	r26, 0x15	; 21
 54e:	f9 01       	movw	r30, r18
 550:	b1 83       	std	Z+1, r27	; 0x01
 552:	a0 83       	st	Z, r26
 554:	8c 2f       	mov	r24, r28
 556:	55 de       	rcall	.-854    	; 0x202 <bit2mask8>
 558:	dd 23       	and	r29, r29
 55a:	41 f0       	breq	.+16     	; 0x56c <x_new+0x50>
 55c:	98 2f       	mov	r25, r24
 55e:	90 95       	com	r25
 560:	80 91 4f 0a 	lds	r24, 0x0A4F	; 0x800a4f <x_disable_status>
 564:	98 23       	and	r25, r24
 566:	90 93 4f 0a 	sts	0x0A4F, r25	; 0x800a4f <x_disable_status>
 56a:	05 c0       	rjmp	.+10     	; 0x576 <x_new+0x5a>
 56c:	90 91 4f 0a 	lds	r25, 0x0A4F	; 0x800a4f <x_disable_status>
 570:	98 2b       	or	r25, r24
 572:	90 93 4f 0a 	sts	0x0A4F, r25	; 0x800a4f <x_disable_status>
 576:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <x_thread_id>
 57a:	c8 13       	cpse	r28, r24
 57c:	01 c0       	rjmp	.+2      	; 0x580 <x_new+0x64>
 57e:	02 de       	rcall	.-1020   	; 0x184 <x_schedule>
 580:	df 91       	pop	r29
 582:	cf 91       	pop	r28
 584:	08 95       	ret

00000586 <init_System_Timer>:
 586:	82 e0       	ldi	r24, 0x02	; 2
 588:	84 bd       	out	0x24, r24	; 36
 58a:	9a ef       	ldi	r25, 0xFA	; 250
 58c:	97 bd       	out	0x27, r25	; 39
 58e:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x70006e>
 592:	83 e0       	ldi	r24, 0x03	; 3
 594:	85 bd       	out	0x25, r24	; 37
 596:	08 95       	ret

00000598 <x_init>:
 598:	cf 93       	push	r28
 59a:	df 93       	push	r29
 59c:	f8 94       	cli
 59e:	8e ef       	ldi	r24, 0xFE	; 254
 5a0:	80 93 4f 0a 	sts	0x0A4F, r24	; 0x800a4f <x_disable_status>
 5a4:	10 92 3e 02 	sts	0x023E, r1	; 0x80023e <x_suspend_status>
 5a8:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <x_delay_status>
 5ac:	10 92 1c 02 	sts	0x021C, r1	; 0x80021c <x_thread_id>
 5b0:	81 e0       	ldi	r24, 0x01	; 1
 5b2:	80 93 50 0a 	sts	0x0A50, r24	; 0x800a50 <x_thread_mask>
 5b6:	ce e1       	ldi	r28, 0x1E	; 30
 5b8:	d2 e0       	ldi	r29, 0x02	; 2
 5ba:	8e e3       	ldi	r24, 0x3E	; 62
 5bc:	93 e0       	ldi	r25, 0x03	; 3
 5be:	99 83       	std	Y+1, r25	; 0x01
 5c0:	88 83       	st	Y, r24
 5c2:	9b 83       	std	Y+3, r25	; 0x03
 5c4:	8a 83       	std	Y+2, r24	; 0x02
 5c6:	8e e3       	ldi	r24, 0x3E	; 62
 5c8:	94 e0       	ldi	r25, 0x04	; 4
 5ca:	9d 83       	std	Y+5, r25	; 0x05
 5cc:	8c 83       	std	Y+4, r24	; 0x04
 5ce:	9f 83       	std	Y+7, r25	; 0x07
 5d0:	8e 83       	std	Y+6, r24	; 0x06
 5d2:	8e e3       	ldi	r24, 0x3E	; 62
 5d4:	95 e0       	ldi	r25, 0x05	; 5
 5d6:	99 87       	std	Y+9, r25	; 0x09
 5d8:	88 87       	std	Y+8, r24	; 0x08
 5da:	9b 87       	std	Y+11, r25	; 0x0b
 5dc:	8a 87       	std	Y+10, r24	; 0x0a
 5de:	8e e3       	ldi	r24, 0x3E	; 62
 5e0:	96 e0       	ldi	r25, 0x06	; 6
 5e2:	9d 87       	std	Y+13, r25	; 0x0d
 5e4:	8c 87       	std	Y+12, r24	; 0x0c
 5e6:	9f 87       	std	Y+15, r25	; 0x0f
 5e8:	8e 87       	std	Y+14, r24	; 0x0e
 5ea:	8e e3       	ldi	r24, 0x3E	; 62
 5ec:	97 e0       	ldi	r25, 0x07	; 7
 5ee:	99 8b       	std	Y+17, r25	; 0x11
 5f0:	88 8b       	std	Y+16, r24	; 0x10
 5f2:	9b 8b       	std	Y+19, r25	; 0x13
 5f4:	8a 8b       	std	Y+18, r24	; 0x12
 5f6:	8e e3       	ldi	r24, 0x3E	; 62
 5f8:	98 e0       	ldi	r25, 0x08	; 8
 5fa:	9d 8b       	std	Y+21, r25	; 0x15
 5fc:	8c 8b       	std	Y+20, r24	; 0x14
 5fe:	9f 8b       	std	Y+23, r25	; 0x17
 600:	8e 8b       	std	Y+22, r24	; 0x16
 602:	8e e3       	ldi	r24, 0x3E	; 62
 604:	99 e0       	ldi	r25, 0x09	; 9
 606:	99 8f       	std	Y+25, r25	; 0x19
 608:	88 8f       	std	Y+24, r24	; 0x18
 60a:	9b 8f       	std	Y+27, r25	; 0x1b
 60c:	8a 8f       	std	Y+26, r24	; 0x1a
 60e:	8e e3       	ldi	r24, 0x3E	; 62
 610:	9a e0       	ldi	r25, 0x0A	; 10
 612:	9d 8f       	std	Y+29, r25	; 0x1d
 614:	8c 8f       	std	Y+28, r24	; 0x1c
 616:	9f 8f       	std	Y+31, r25	; 0x1f
 618:	8e 8f       	std	Y+30, r24	; 0x1e
 61a:	8a ea       	ldi	r24, 0xAA	; 170
 61c:	80 93 3f 02 	sts	0x023F, r24	; 0x80023f <x_thread_stacks>
 620:	80 93 3f 03 	sts	0x033F, r24	; 0x80033f <x_thread_stacks+0x100>
 624:	80 93 3f 04 	sts	0x043F, r24	; 0x80043f <x_thread_stacks+0x200>
 628:	80 93 3f 05 	sts	0x053F, r24	; 0x80053f <x_thread_stacks+0x300>
 62c:	80 93 3f 06 	sts	0x063F, r24	; 0x80063f <x_thread_stacks+0x400>
 630:	80 93 3f 07 	sts	0x073F, r24	; 0x80073f <x_thread_stacks+0x500>
 634:	80 93 3f 08 	sts	0x083F, r24	; 0x80083f <x_thread_stacks+0x600>
 638:	80 93 3f 09 	sts	0x093F, r24	; 0x80093f <x_thread_stacks+0x700>
 63c:	a4 df       	rcall	.-184    	; 0x586 <init_System_Timer>
 63e:	ed b7       	in	r30, 0x3d	; 61
 640:	fe b7       	in	r31, 0x3e	; 62
 642:	a8 81       	ld	r26, Y
 644:	b9 81       	ldd	r27, Y+1	; 0x01
 646:	85 81       	ldd	r24, Z+5	; 0x05
 648:	8c 93       	st	X, r24
 64a:	a8 81       	ld	r26, Y
 64c:	b9 81       	ldd	r27, Y+1	; 0x01
 64e:	84 81       	ldd	r24, Z+4	; 0x04
 650:	11 97       	sbiw	r26, 0x01	; 1
 652:	8c 93       	st	X, r24
 654:	a8 81       	ld	r26, Y
 656:	b9 81       	ldd	r27, Y+1	; 0x01
 658:	83 81       	ldd	r24, Z+3	; 0x03
 65a:	12 97       	sbiw	r26, 0x02	; 2
 65c:	8c 93       	st	X, r24
 65e:	a8 81       	ld	r26, Y
 660:	b9 81       	ldd	r27, Y+1	; 0x01
 662:	82 81       	ldd	r24, Z+2	; 0x02
 664:	13 97       	sbiw	r26, 0x03	; 3
 666:	8c 93       	st	X, r24
 668:	88 81       	ld	r24, Y
 66a:	99 81       	ldd	r25, Y+1	; 0x01
 66c:	21 81       	ldd	r18, Z+1	; 0x01
 66e:	fc 01       	movw	r30, r24
 670:	34 97       	sbiw	r30, 0x04	; 4
 672:	20 83       	st	Z, r18
 674:	88 81       	ld	r24, Y
 676:	99 81       	ldd	r25, Y+1	; 0x01
 678:	05 97       	sbiw	r24, 0x05	; 5
 67a:	9e bf       	out	0x3e, r25	; 62
 67c:	8d bf       	out	0x3d, r24	; 61
 67e:	78 94       	sei
 680:	df 91       	pop	r29
 682:	cf 91       	pop	r28
 684:	08 95       	ret

00000686 <x_delay>:
 686:	9c 01       	movw	r18, r24
 688:	9f b7       	in	r25, 0x3f	; 63
 68a:	f8 94       	cli
 68c:	e0 91 1c 02 	lds	r30, 0x021C	; 0x80021c <x_thread_id>
 690:	f0 e0       	ldi	r31, 0x00	; 0
 692:	ee 0f       	add	r30, r30
 694:	ff 1f       	adc	r31, r31
 696:	e1 5c       	subi	r30, 0xC1	; 193
 698:	f5 4f       	sbci	r31, 0xF5	; 245
 69a:	31 83       	std	Z+1, r19	; 0x01
 69c:	20 83       	st	Z, r18
 69e:	20 91 1d 02 	lds	r18, 0x021D	; 0x80021d <x_delay_status>
 6a2:	80 91 50 0a 	lds	r24, 0x0A50	; 0x800a50 <x_thread_mask>
 6a6:	82 2b       	or	r24, r18
 6a8:	80 93 1d 02 	sts	0x021D, r24	; 0x80021d <x_delay_status>
 6ac:	9f bf       	out	0x3f, r25	; 63
 6ae:	3a cd       	rjmp	.-1420   	; 0x124 <x_yield>
 6b0:	08 95       	ret

000006b2 <__vector_21>:
 6b2:	1f 92       	push	r1
 6b4:	0f 92       	push	r0
 6b6:	0f b6       	in	r0, 0x3f	; 63
 6b8:	0f 92       	push	r0
 6ba:	11 24       	eor	r1, r1
 6bc:	0b b6       	in	r0, 0x3b	; 59
 6be:	0f 92       	push	r0
 6c0:	2f 93       	push	r18
 6c2:	3f 93       	push	r19
 6c4:	4f 93       	push	r20
 6c6:	5f 93       	push	r21
 6c8:	8f 93       	push	r24
 6ca:	9f 93       	push	r25
 6cc:	af 93       	push	r26
 6ce:	bf 93       	push	r27
 6d0:	ef 93       	push	r30
 6d2:	ff 93       	push	r31
 6d4:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <x_system_counter>
 6d8:	90 91 19 02 	lds	r25, 0x0219	; 0x800219 <x_system_counter+0x1>
 6dc:	a0 91 1a 02 	lds	r26, 0x021A	; 0x80021a <x_system_counter+0x2>
 6e0:	b0 91 1b 02 	lds	r27, 0x021B	; 0x80021b <x_system_counter+0x3>
 6e4:	01 96       	adiw	r24, 0x01	; 1
 6e6:	a1 1d       	adc	r26, r1
 6e8:	b1 1d       	adc	r27, r1
 6ea:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <x_system_counter>
 6ee:	90 93 19 02 	sts	0x0219, r25	; 0x800219 <x_system_counter+0x1>
 6f2:	a0 93 1a 02 	sts	0x021A, r26	; 0x80021a <x_system_counter+0x2>
 6f6:	b0 93 1b 02 	sts	0x021B, r27	; 0x80021b <x_system_counter+0x3>
 6fa:	30 91 1d 02 	lds	r19, 0x021D	; 0x80021d <x_delay_status>
 6fe:	ef e3       	ldi	r30, 0x3F	; 63
 700:	fa e0       	ldi	r31, 0x0A	; 10
 702:	4f e4       	ldi	r20, 0x4F	; 79
 704:	5a e0       	ldi	r21, 0x0A	; 10
 706:	21 e0       	ldi	r18, 0x01	; 1
 708:	80 81       	ld	r24, Z
 70a:	91 81       	ldd	r25, Z+1	; 0x01
 70c:	01 97       	sbiw	r24, 0x01	; 1
 70e:	81 93       	st	Z+, r24
 710:	91 93       	st	Z+, r25
 712:	89 2b       	or	r24, r25
 714:	19 f4       	brne	.+6      	; 0x71c <__vector_21+0x6a>
 716:	82 2f       	mov	r24, r18
 718:	80 95       	com	r24
 71a:	38 23       	and	r19, r24
 71c:	22 0f       	add	r18, r18
 71e:	e4 17       	cp	r30, r20
 720:	f5 07       	cpc	r31, r21
 722:	91 f7       	brne	.-28     	; 0x708 <__vector_21+0x56>
 724:	30 93 1d 02 	sts	0x021D, r19	; 0x80021d <x_delay_status>
 728:	ff 91       	pop	r31
 72a:	ef 91       	pop	r30
 72c:	bf 91       	pop	r27
 72e:	af 91       	pop	r26
 730:	9f 91       	pop	r25
 732:	8f 91       	pop	r24
 734:	5f 91       	pop	r21
 736:	4f 91       	pop	r20
 738:	3f 91       	pop	r19
 73a:	2f 91       	pop	r18
 73c:	0f 90       	pop	r0
 73e:	0b be       	out	0x3b, r0	; 59
 740:	0f 90       	pop	r0
 742:	0f be       	out	0x3f, r0	; 63
 744:	0f 90       	pop	r0
 746:	1f 90       	pop	r1
 748:	18 95       	reti

0000074a <x_stack_overflow>:
 74a:	ac 01       	movw	r20, r24
 74c:	27 9a       	sbi	0x04, 7	; 4
 74e:	2f 98       	cbi	0x05, 7	; 5
   must be defined before including this header file. Also, the
   backward compatible algorithm will be chosen if the code is
   compiled in a <em>freestanding environment</em> (GCC option
   \c -ffreestanding), as the math functions required for rounding are
   not available to the compiler then.

 750:	2f ef       	ldi	r18, 0xFF	; 255
 752:	31 ee       	ldi	r19, 0xE1	; 225
 754:	74 e0       	ldi	r23, 0x04	; 4
 756:	21 50       	subi	r18, 0x01	; 1
 758:	30 40       	sbci	r19, 0x00	; 0
 75a:	70 40       	sbci	r23, 0x00	; 0
 75c:	e1 f7       	brne	.-8      	; 0x756 <x_stack_overflow+0xc>
 75e:	00 c0       	rjmp	.+0      	; 0x760 <x_stack_overflow+0x16>
 760:	00 00       	nop
 762:	60 e0       	ldi	r22, 0x00	; 0
 764:	80 e0       	ldi	r24, 0x00	; 0
 766:	55 23       	and	r21, r21
 768:	fc f0       	brlt	.+62     	; 0x7a8 <x_stack_overflow+0x5e>
 76a:	26 2f       	mov	r18, r22
 76c:	38 2f       	mov	r19, r24
 76e:	95 b1       	in	r25, 0x05	; 5
 770:	90 58       	subi	r25, 0x80	; 128
 772:	95 b9       	out	0x05, r25	; 5
 774:	9f ef       	ldi	r25, 0xFF	; 255
 776:	e0 e7       	ldi	r30, 0x70	; 112
 778:	72 e0       	ldi	r23, 0x02	; 2
 77a:	91 50       	subi	r25, 0x01	; 1
 77c:	e0 40       	sbci	r30, 0x00	; 0
 77e:	70 40       	sbci	r23, 0x00	; 0
 780:	e1 f7       	brne	.-8      	; 0x77a <x_stack_overflow+0x30>
 782:	00 c0       	rjmp	.+0      	; 0x784 <x_stack_overflow+0x3a>
 784:	00 00       	nop
 786:	95 b1       	in	r25, 0x05	; 5
 788:	90 58       	subi	r25, 0x80	; 128
 78a:	95 b9       	out	0x05, r25	; 5
 78c:	9f ef       	ldi	r25, 0xFF	; 255
 78e:	e9 e6       	ldi	r30, 0x69	; 105
 790:	78 e1       	ldi	r23, 0x18	; 24
 792:	91 50       	subi	r25, 0x01	; 1
 794:	e0 40       	sbci	r30, 0x00	; 0
 796:	70 40       	sbci	r23, 0x00	; 0
 798:	e1 f7       	brne	.-8      	; 0x792 <x_stack_overflow+0x48>
 79a:	00 c0       	rjmp	.+0      	; 0x79c <x_stack_overflow+0x52>
 79c:	00 00       	nop
 79e:	2f 5f       	subi	r18, 0xFF	; 255
 7a0:	3f 4f       	sbci	r19, 0xFF	; 255
 7a2:	42 17       	cp	r20, r18
 7a4:	53 07       	cpc	r21, r19
 7a6:	1c f7       	brge	.-58     	; 0x76e <x_stack_overflow+0x24>
 7a8:	9f ef       	ldi	r25, 0xFF	; 255
 7aa:	e3 e2       	ldi	r30, 0x23	; 35
 7ac:	24 ef       	ldi	r18, 0xF4	; 244
 7ae:	91 50       	subi	r25, 0x01	; 1
 7b0:	e0 40       	sbci	r30, 0x00	; 0
 7b2:	20 40       	sbci	r18, 0x00	; 0
 7b4:	e1 f7       	brne	.-8      	; 0x7ae <x_stack_overflow+0x64>
 7b6:	00 c0       	rjmp	.+0      	; 0x7b8 <x_stack_overflow+0x6e>
 7b8:	00 00       	nop
 7ba:	d5 cf       	rjmp	.-86     	; 0x766 <x_stack_overflow+0x1c>

000007bc <__umulhisi3>:
 7bc:	a2 9f       	mul	r26, r18
 7be:	b0 01       	movw	r22, r0
 7c0:	b3 9f       	mul	r27, r19
 7c2:	c0 01       	movw	r24, r0
 7c4:	a3 9f       	mul	r26, r19
 7c6:	70 0d       	add	r23, r0
 7c8:	81 1d       	adc	r24, r1
 7ca:	11 24       	eor	r1, r1
 7cc:	91 1d       	adc	r25, r1
 7ce:	b2 9f       	mul	r27, r18
 7d0:	70 0d       	add	r23, r0
 7d2:	81 1d       	adc	r24, r1
 7d4:	11 24       	eor	r1, r1
 7d6:	91 1d       	adc	r25, r1
 7d8:	08 95       	ret

000007da <_exit>:
 7da:	f8 94       	cli

000007dc <__stop_program>:
 7dc:	ff cf       	rjmp	.-2      	; 0x7dc <__stop_program>
