
*** Running vivado
    with args -log soc_util_reduced_logic_0_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_util_reduced_logic_0_4.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_util_reduced_logic_0_4.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 403.020 ; gain = 97.570
INFO: [Synth 8-638] synthesizing module 'soc_util_reduced_logic_0_4' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_reduced_logic_0_4/synth/soc_util_reduced_logic_0_4.v:57]
INFO: [Synth 8-638] synthesizing module 'util_reduced_logic_v2_0_3_util_reduced_logic' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ipshared/5006/hdl/util_reduced_logic_v2_0_vl_rfs.v:73]
INFO: [Synth 8-256] done synthesizing module 'util_reduced_logic_v2_0_3_util_reduced_logic' (1#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ipshared/5006/hdl/util_reduced_logic_v2_0_vl_rfs.v:73]
INFO: [Synth 8-256] done synthesizing module 'soc_util_reduced_logic_0_4' (2#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_util_reduced_logic_0_4/synth/soc_util_reduced_logic_0_4.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 444.477 ; gain = 139.027
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 444.477 ; gain = 139.027
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 737.703 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 737.703 ; gain = 432.254
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 737.703 ; gain = 432.254
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 737.703 ; gain = 432.254
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 737.703 ; gain = 432.254
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 737.703 ; gain = 432.254
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 789.234 ; gain = 483.785
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 789.234 ; gain = 483.785
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 799.375 ; gain = 493.926
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 799.375 ; gain = 493.926
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 799.375 ; gain = 493.926
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 799.375 ; gain = 493.926
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 799.375 ; gain = 493.926
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 799.375 ; gain = 493.926
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 799.375 ; gain = 493.926

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT5 |     1|
|2     |LUT6 |     5|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 799.375 ; gain = 493.926
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 821.227 ; gain = 524.047
