{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579162404952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579162404958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 10:13:24 2020 " "Processing started: Thu Jan 16 10:13:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579162404958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579162404958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_core -c mips_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_core -c mips_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579162404960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1579162407547 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "dram_w_cahce.v(57) " "Verilog HDL Event Control warning at dram_w_cahce.v(57): Event Control contains a complex event expression" {  } { { "dram_w_cahce.v" "" { Text "/home/sr/labs/lab9/dram_w_cahce.v" 57 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1579162408540 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dram_w_cahce.v(57) " "Verilog HDL information at dram_w_cahce.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "dram_w_cahce.v" "" { Text "/home/sr/labs/lab9/dram_w_cahce.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1579162408541 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "dram_w_cahce.v(92) " "Verilog HDL Event Control warning at dram_w_cahce.v(92): Event Control contains a complex event expression" {  } { { "dram_w_cahce.v" "" { Text "/home/sr/labs/lab9/dram_w_cahce.v" 92 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1579162408542 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dram_w_cahce.v(98) " "Verilog HDL information at dram_w_cahce.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "dram_w_cahce.v" "" { Text "/home/sr/labs/lab9/dram_w_cahce.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1579162408542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram_w_cahce.v 2 2 " "Found 2 design units, including 2 entities, in source file dram_w_cahce.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "dram_w_cahce.v" "" { Text "/home/sr/labs/lab9/dram_w_cahce.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408554 ""} { "Info" "ISGN_ENTITY_NAME" "2 dram " "Found entity 2: dram" {  } { { "dram_w_cahce.v" "" { Text "/home/sr/labs/lab9/dram_w_cahce.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "alu/shift.v" "" { Text "/home/sr/labs/lab9/alu/shift.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408562 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ALU_OP_DIAP /home/sr/labs/lab7/alu/defines.v 16 defines.v(15) " "Verilog HDL macro warning at defines.v(15): overriding existing definition for macro \"ALU_OP_DIAP\", which was defined in \"/home/sr/labs/lab7/alu/defines.v\", line 16" {  } { { "/home/sr/labs/lab5-6/alu/defines.v" "" { Text "/home/sr/labs/lab5-6/alu/defines.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579162408568 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic logic.v(11) " "Verilog HDL Declaration warning at logic.v(11): \"logic\" is SystemVerilog-2005 keyword" {  } { { "alu/logic.v" "" { Text "/home/sr/labs/lab9/alu/logic.v" 11 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1579162408568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/logic.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic " "Found entity 1: logic" {  } { { "alu/logic.v" "" { Text "/home/sr/labs/lab9/alu/logic.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408569 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ALU_OP_DIAP /home/sr/labs/lab7/alu/defines.v 16 defines.v(16) " "Verilog HDL macro warning at defines.v(16): overriding existing definition for macro \"ALU_OP_DIAP\", which was defined in \"/home/sr/labs/lab7/alu/defines.v\", line 16" {  } { { "alu/defines.v" "" { Text "/home/sr/labs/lab9/alu/defines.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579162408574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file alu/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/arithm.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/arithm.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithm " "Found entity 1: arithm" {  } { { "alu/arithm.v" "" { Text "/home/sr/labs/lab9/alu/arithm.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu/alu.v" "" { Text "/home/sr/labs/lab9/alu/alu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass " "Found entity 1: bypass" {  } { { "bypass.v" "" { Text "/home/sr/labs/lab9/bypass.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core_tb " "Found entity 1: mips_core_tb" {  } { { "mips_core_tb.v" "" { Text "/home/sr/labs/lab9/mips_core_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "/home/sr/labs/lab9/reg_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408628 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gpio.v(33) " "Verilog HDL information at gpio.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1579162408632 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gpio.v(50) " "Verilog HDL information at gpio.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1579162408633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio.v 2 2 " "Found 2 design units, including 2 entities, in source file gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408634 ""} { "Info" "ISGN_ENTITY_NAME" "2 gpio_cell " "Found entity 2: gpio_cell" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 by_mux " "Found entity 1: by_mux" {  } { { "bypass_mux.v" "" { Text "/home/sr/labs/lab9/bypass_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core " "Found entity 1: mips_core" {  } { { "mips_core.v" "" { Text "/home/sr/labs/lab9/mips_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_control.v 1 1 " "Found 1 design units, including 1 entities, in source file main_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_control " "Found entity 1: main_control" {  } { { "main_control.v" "" { Text "/home/sr/labs/lab9/main_control.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asm_table.v 0 0 " "Found 0 design units, including 0 entities, in source file asm_table.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pip_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pip_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pip_reg " "Found entity 1: pip_reg" {  } { { "pip_reg.v" "" { Text "/home/sr/labs/lab9/pip_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "/home/sr/labs/lab9/alu_control.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "extender.v" "" { Text "/home/sr/labs/lab9/extender.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/sr/labs/lab9/data_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.v" "" { Text "/home/sr/labs/lab9/bus_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file prog_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog_counter " "Found entity 1: prog_counter" {  } { { "prog_counter.v" "" { Text "/home/sr/labs/lab9/prog_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "/home/sr/labs/lab9/instruction_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file next_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_pc " "Found entity 1: next_pc" {  } { { "next_pc.v" "" { Text "/home/sr/labs/lab9/next_pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 incrementer " "Found entity 1: incrementer" {  } { { "incrementer.v" "" { Text "/home/sr/labs/lab9/incrementer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_control.v 2 2 " "Found 2 design units, including 2 entities, in source file data_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_control " "Found entity 1: data_control" {  } { { "data_control.v" "" { Text "/home/sr/labs/lab9/data_control.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408731 ""} { "Info" "ISGN_ENTITY_NAME" "2 decod " "Found entity 2: decod" {  } { { "data_control.v" "" { Text "/home/sr/labs/lab9/data_control.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162408731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162408731 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "o_data data_control.v(41) " "Verilog HDL Continuous Assignment error at data_control.v(41): object \"o_data\" on left-hand side of assignment must have a net type" {  } { { "data_control.v" "" { Text "/home/sr/labs/lab9/data_control.v" 41 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1579162408743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sr/labs/lab9/output_files/mips_core.map.smsg " "Generated suppressed messages file /home/sr/labs/lab9/output_files/mips_core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1579162408849 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579162409911 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 16 10:13:29 2020 " "Processing ended: Thu Jan 16 10:13:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579162409911 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579162409911 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579162409911 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579162409911 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579162410273 ""}
