{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528121625613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528121625622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  4 11:13:45 2018 " "Processing started: Mon Jun  4 11:13:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528121625622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121625622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Kmodes_CalcMapModule -c Kmodes_CalcMapModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off Kmodes_CalcMapModule -c Kmodes_CalcMapModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121625622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528121625983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528121625984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CalcSimpleMatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CalcSimpleMatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalcSimpleMatch-arch " "Found design unit 1: CalcSimpleMatch-arch" {  } { { "CalcSimpleMatch.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/CalcSimpleMatch.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121640927 ""} { "Info" "ISGN_ENTITY_NAME" "1 CalcSimpleMatch " "Found entity 1: CalcSimpleMatch" {  } { { "CalcSimpleMatch.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/CalcSimpleMatch.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121640927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121640927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Kmodes_CalcMapModule.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Kmodes_CalcMapModule.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Kmodes_CalcMapModule " "Found entity 1: Kmodes_CalcMapModule" {  } { { "Kmodes_CalcMapModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_CalcMapModule.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121640928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121640928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MinDistanceMatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MinDistanceMatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MinDistanceMatch-arch " "Found design unit 1: MinDistanceMatch-arch" {  } { { "MinDistanceMatch.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/MinDistanceMatch.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121640929 ""} { "Info" "ISGN_ENTITY_NAME" "1 MinDistanceMatch " "Found entity 1: MinDistanceMatch" {  } { { "MinDistanceMatch.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/MinDistanceMatch.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121640929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121640929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Kmodes_ControlCalcMap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Kmodes_ControlCalcMap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Kmodes_ControlCalcMap-arch " "Found design unit 1: Kmodes_ControlCalcMap-arch" {  } { { "Kmodes_ControlCalcMap.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_ControlCalcMap.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121640930 ""} { "Info" "ISGN_ENTITY_NAME" "1 Kmodes_ControlCalcMap " "Found entity 1: Kmodes_ControlCalcMap" {  } { { "Kmodes_ControlCalcMap.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_ControlCalcMap.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121640930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121640930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ParallelAdd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ParallelAdd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paralleladd-SYN " "Found design unit 1: paralleladd-SYN" {  } { { "ParallelAdd.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/ParallelAdd.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121640931 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelAdd " "Found entity 1: ParallelAdd" {  } { { "ParallelAdd.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/ParallelAdd.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121640931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121640931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Kmodes_CalcMapModule " "Elaborating entity \"Kmodes_CalcMapModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528121641008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kmodes_ControlCalcMap Kmodes_ControlCalcMap:inst2 " "Elaborating entity \"Kmodes_ControlCalcMap\" for hierarchy \"Kmodes_ControlCalcMap:inst2\"" {  } { { "Kmodes_CalcMapModule.bdf" "inst2" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_CalcMapModule.bdf" { { 40 224 632 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121641060 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1528121641081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalcSimpleMatch CalcSimpleMatch:inst " "Elaborating entity \"CalcSimpleMatch\" for hierarchy \"CalcSimpleMatch:inst\"" {  } { { "Kmodes_CalcMapModule.bdf" "inst" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_CalcMapModule.bdf" { { 296 968 1224 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121641101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelAdd ParallelAdd:inst3 " "Elaborating entity \"ParallelAdd\" for hierarchy \"ParallelAdd:inst3\"" {  } { { "Kmodes_CalcMapModule.bdf" "inst3" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_CalcMapModule.bdf" { { 320 1352 1624 480 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121641135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add ParallelAdd:inst3\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"ParallelAdd:inst3\|parallel_add:parallel_add_component\"" {  } { { "ParallelAdd.vhd" "parallel_add_component" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/ParallelAdd.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121641239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ParallelAdd:inst3\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"ParallelAdd:inst3\|parallel_add:parallel_add_component\"" {  } { { "ParallelAdd.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/ParallelAdd.vhd" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121641246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ParallelAdd:inst3\|parallel_add:parallel_add_component " "Instantiated megafunction \"ParallelAdd:inst3\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 8 " "Parameter \"size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 4 " "Parameter \"widthr\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type parallel_add " "Parameter \"lpm_type\" = \"parallel_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641246 ""}  } { { "ParallelAdd.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/ParallelAdd.vhd" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528121641246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_60f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_60f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_60f " "Found entity 1: par_add_60f" {  } { { "db/par_add_60f.tdf" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/db/par_add_60f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121641315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121641315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_60f ParallelAdd:inst3\|parallel_add:parallel_add_component\|par_add_60f:auto_generated " "Elaborating entity \"par_add_60f\" for hierarchy \"ParallelAdd:inst3\|parallel_add:parallel_add_component\|par_add_60f:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121641315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinDistanceMatch MinDistanceMatch:inst1 " "Elaborating entity \"MinDistanceMatch\" for hierarchy \"MinDistanceMatch:inst1\"" {  } { { "Kmodes_CalcMapModule.bdf" "inst1" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_CalcMapModule.bdf" { { 624 976 1344 768 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121641321 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "40 " "Ignored 40 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "40 " "Ignored 40 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1528121641632 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1528121641632 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Kmodes_ControlCalcMap:inst2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Kmodes_ControlCalcMap:inst2\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528121641899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Kmodes_ControlCalcMap:inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Kmodes_ControlCalcMap:inst2\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528121641899 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528121641899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121641965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1 " "Instantiated megafunction \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121641965 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528121641965 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\|multcore:mult_core Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121641995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121642007 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121642030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121642088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121642088 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121642095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121642106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121642164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121642164 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\|altshift:external_latency_ffs Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121642174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121642202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0 " "Instantiated megafunction \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121642202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121642202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121642202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121642202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121642202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121642202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121642202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121642202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528121642202 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528121642202 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121642217 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121642223 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121642233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ugh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ugh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ugh " "Found entity 1: add_sub_ugh" {  } { { "db/add_sub_ugh.tdf" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/db/add_sub_ugh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121642292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121642292 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121642300 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121642310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vgh " "Found entity 1: add_sub_vgh" {  } { { "db/add_sub_vgh.tdf" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/db/add_sub_vgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121642368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121642368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121642375 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[13\] " "Synthesized away node \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[13\]\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "Kmodes_CalcMapModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_CalcMapModule.bdf" { { 40 224 632 280 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528121642423 "|Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[12\] " "Synthesized away node \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[12\]\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "Kmodes_CalcMapModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_CalcMapModule.bdf" { { 40 224 632 280 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528121642423 "|Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[13\] " "Synthesized away node \"Kmodes_ControlCalcMap:inst2\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[13\]\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "Kmodes_CalcMapModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_CalcMapModule.bdf" { { 40 224 632 280 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528121642423 "|Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|decoder_node[1][13]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1528121642423 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1528121642423 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Kmodes_ControlCalcMap:inst2\|state.WAITCALCDISTANCE Kmodes_ControlCalcMap:inst2\|state.WAITCALCDISTANCE~_emulated Kmodes_ControlCalcMap:inst2\|state.WAITCALCDISTANCE~1 " "Register \"Kmodes_ControlCalcMap:inst2\|state.WAITCALCDISTANCE\" is converted into an equivalent circuit using register \"Kmodes_ControlCalcMap:inst2\|state.WAITCALCDISTANCE~_emulated\" and latch \"Kmodes_ControlCalcMap:inst2\|state.WAITCALCDISTANCE~1\"" {  } { { "Kmodes_ControlCalcMap.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_ControlCalcMap.vhd" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528121642772 "|Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|state.WAITCALCDISTANCE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Kmodes_ControlCalcMap:inst2\|state.RESET Kmodes_ControlCalcMap:inst2\|state.RESET~_emulated Kmodes_ControlCalcMap:inst2\|state.RESET~1 " "Register \"Kmodes_ControlCalcMap:inst2\|state.RESET\" is converted into an equivalent circuit using register \"Kmodes_ControlCalcMap:inst2\|state.RESET~_emulated\" and latch \"Kmodes_ControlCalcMap:inst2\|state.RESET~1\"" {  } { { "Kmodes_ControlCalcMap.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_ControlCalcMap.vhd" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528121642772 "|Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|state.RESET"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1528121642772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528121643077 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528121643852 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528121644125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121644125 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "848 " "Implemented 848 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "173 " "Implemented 173 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528121644263 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528121644263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "604 " "Implemented 604 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528121644263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528121644263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1130 " "Peak virtual memory: 1130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528121644276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  4 11:14:04 2018 " "Processing ended: Mon Jun  4 11:14:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528121644276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528121644276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528121644276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121644276 ""}
