# compile verilog/system verilog design source files
sv xil_defaultlib  --include "D:/Master_Thesis/2025.1/Vivado/data/rsb/busdef" \
"../../../../FPGA.srcs/sources_1/new/Bitv2.sv" \
"../../../../FPGA.srcs/sources_1/new/Rejestrv2.sv" \
"../../../../FPGA.srcs/sim_1/new/tb_registerv2.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
