
---------- Begin Simulation Statistics ----------
final_tick                                93684058000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 108210                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689064                       # Number of bytes of host memory used
host_op_rate                                   189456                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.92                       # Real time elapsed on the host
host_tick_rate                               79922148                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      100012                       # Number of instructions simulated
sim_ops                                        175119                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000074                       # Number of seconds simulated
sim_ticks                                    73875500                       # Number of ticks simulated
system.cpu.committedInsts                          12                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    8                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  16                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  56                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                            12                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         8     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::MemRead                        8     40.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       4     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            41                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        15661                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1456                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        17550                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        10902                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        15661                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         4759                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           20146                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            1520                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          780                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             79248                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            91687                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1456                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               8815                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          2071                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        93643                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       100000                       # Number of instructions committed
system.switch_cpus.commit.committedOps         175099                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       133630                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.310327                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.498330                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        42640     31.91%     31.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        52607     39.37%     71.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        14924     11.17%     82.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        12700      9.50%     91.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         6455      4.83%     96.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         1382      1.03%     97.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          711      0.53%     98.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          140      0.10%     98.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         2071      1.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       133630                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          273                       # Number of function calls committed.
system.switch_cpus.commit.int_insts            175095                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 50866                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        99746     56.97%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        50866     29.05%     86.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        24487     13.98%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       175099                       # Class of committed instruction
system.switch_cpus.commit.refs                  75353                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              100000                       # Number of Instructions Simulated
system.switch_cpus.committedOps                175099                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.477310                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.477310                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         91106                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         289387                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            14838                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             19719                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           1678                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         19413                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               59565                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    11                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses               27415                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               20146                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             22013                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                121718                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           409                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                 170284                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            3356                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.136369                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        23361                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        12422                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.152663                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       146757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.118345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.204710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            95102     64.80%     64.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             3045      2.07%     66.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             2818      1.92%     68.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             3941      2.69%     71.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             6835      4.66%     76.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             2728      1.86%     78.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             2788      1.90%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             3330      2.27%     82.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            26170     17.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       146757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                     974                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1793                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            11364                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.473773                       # Inst execution rate
system.switch_cpus.iew.exec_refs                86978                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              27415                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           11567                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         74762                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          110                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        36043                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       268815                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         59563                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         3625                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts        217722                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              2                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           1678                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             2                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23822                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          262                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        23871                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        11545                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          262                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1459                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          334                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            264827                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                215901                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.629305                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            166657                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.461447                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                 217009                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           373542                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          178176                       # number of integer regfile writes
system.switch_cpus.ipc                       0.676906                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.676906                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        132534     59.88%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        60982     27.55%     87.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        27832     12.57%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         221348                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 704                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.003181                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             131     18.61%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     18.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            347     49.29%     67.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           226     32.10%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         222052                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       590304                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       215901                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       362718                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             268815                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued            221348                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        93643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          148                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       180886                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       146757                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.508262                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.484319                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        42338     28.85%     28.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        44970     30.64%     59.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        28757     19.59%     79.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        14646      9.98%     89.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         9439      6.43%     95.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         3913      2.67%     98.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1656      1.13%     99.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          635      0.43%     99.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          403      0.27%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       146757                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.498318                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               22013                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        62540                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        26652                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        74762                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        36043                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          115665                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   147731                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           35212                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps        228603                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          55251                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            21473                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            401                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            13                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        779339                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         281825                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       351321                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             31701                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles           1678                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles         56690                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           122611                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups       507426                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            105734                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               400301                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              550753                       # The number of ROB writes
system.switch_cpus.timesIdled                       8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests           42                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 41                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            41                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           82                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           82                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     82                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                41                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      41    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  41                       # Request fanout histogram
system.membus.reqLayer2.occupancy               44500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             198250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF     73875500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                42                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            27                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           54                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side           30                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                    84                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   2688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples               42                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023810                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.154303                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     41     97.62%     97.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      2.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                 42                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy              19500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             21000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             37500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data           13                       # number of demand (read+write) misses
system.l2.demand_misses::total                     41                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           25                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data           13                       # number of overall misses
system.l2.overall_misses::total                    41                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1881500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data       983000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          2864500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1881500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data       983000                       # number of overall miss cycles
system.l2.overall_miss_latency::total         2864500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   42                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  42                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.976190                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.976190                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        75260                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75615.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69865.853659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        75260                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75615.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69865.853659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                38                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               38                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1631500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data       853000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      2484500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1631500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data       853000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      2484500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.904762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.904762                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        65260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65615.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65381.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        65260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65615.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65381.578947                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1881500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1881500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           25                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             27                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        75260                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69685.185185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1631500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1631500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.925926                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        65260                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        65260                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data           13                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              14                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data       983000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       983000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data           14                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            15                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.928571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.933333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75615.384615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70214.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data           13                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           13                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data       853000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       853000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.928571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65615.384615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65615.384615                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    38.257217                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               93610183000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.999885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.999986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    23.155891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    12.101454                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001168                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.001251                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       377                       # Number of tag accesses
system.l2.tags.data_accesses                      377                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  41                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1732645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            866322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     21658060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     11262191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              35519218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1732645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     21658060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23390705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1732645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           866322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     21658060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     11262191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             35519218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        25.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000044500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  94                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          38                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        38                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       211750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  924250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5572.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24322.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       31                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    38                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            7                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    347.428571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.099410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   422.686195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            3     42.86%     42.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            2     28.57%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1     14.29%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1     14.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            7                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   2432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    2432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        32.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     32.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      36706500                       # Total gap between requests
system.mem_ctrls.avgGap                     965960.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data          832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 21658059.843926604837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 11262191.118841834366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           25                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data           13                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       605750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data       318500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     24230.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          1010610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         24523680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           31066050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        420.518981                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     71525500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                49980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                26565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              271320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          8234790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         21405120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           35519535                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        480.802634                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     55639500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     15886000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED  93610182500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       73865500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst        21963                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            21973                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst        21963                       # number of overall hits
system.cpu.icache.overall_hits::total           21973                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             52                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.cpu.icache.overall_misses::total            52                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3188500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3188500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3188500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3188500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst        22013                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        22025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst        22013                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        22025                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002271                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002361                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002271                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002361                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        63770                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61317.307692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        63770                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61317.307692                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           25                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           25                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1919500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1919500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1919500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1919500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001136                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001135                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001136                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001135                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        76780                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        76780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        76780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        76780                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        21963                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           21973                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           50                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            52                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3188500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3188500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        22013                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        22025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        63770                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61317.307692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1919500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1919500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001135                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        76780                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        76780                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.019834                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       93610183000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001577                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.018257                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.052734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             44077                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            44077                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data           11                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data        60192                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            60203                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           11                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data        60192                       # number of overall hits
system.cpu.dcache.overall_hits::total           60203                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data           30                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             31                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data           30                       # number of overall misses
system.cpu.dcache.overall_misses::total            31                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      1755000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1755000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      1755000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1755000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           12                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data        60222                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        60234                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           12                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data        60222                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        60234                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.083333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000498                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000515                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.083333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000498                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000515                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data        58500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56612.903226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data        58500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56612.903226                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           16                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           16                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data           14                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data           14                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      1016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      1016000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1016000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000232                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000232                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 72571.428571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72571.428571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 72571.428571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72571.428571                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            7                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data        35706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           35713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data           30                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            31                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      1755000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1755000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data        35736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        35744                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.125000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000839                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data        58500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56612.903226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      1016000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1016000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 72571.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72571.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        24486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          24490                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        24486                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24490                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93684058000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.011113                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       93610183500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000789                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.010325                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.014648                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            120483                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           120483                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                94322011500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145399                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689064                       # Number of bytes of host memory used
host_op_rate                                   251435                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.57                       # Real time elapsed on the host
host_tick_rate                               84323009                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1100014                       # Number of instructions simulated
sim_ops                                       1902245                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000638                       # Number of seconds simulated
sim_ticks                                   637953500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       100402                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         5259                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       114841                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        89902                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       100402                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        10500                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          126430                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            6210                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2175                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            739581                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           872658                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         5259                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              84071                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events         22941                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       361188                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1727126                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      1226592                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.408069                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.530826                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       334083     27.24%     27.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       513894     41.90%     69.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       148565     12.11%     81.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       128179     10.45%     91.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        56518      4.61%     96.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        13912      1.13%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7095      0.58%     98.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         1405      0.11%     98.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        22941      1.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1226592                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2741                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1727089                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                505580                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       979620     56.72%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       505580     29.27%     85.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       241926     14.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1727126                       # Class of committed instruction
system.switch_cpus.commit.refs                 747506                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             1000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1727126                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.275904                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.275904                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        888935                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        2151558                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            97957                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             85216                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           5558                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        198241                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              528070                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     4                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              251335                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              126430                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            157638                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               1110421                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          1013                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                1271731                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           11116                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.099090                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       159928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        96112                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.996727                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      1275907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.774260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.996227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           885528     69.40%     69.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            24400      1.91%     71.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27497      2.16%     73.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            35692      2.80%     76.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            54019      4.23%     80.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            20136      1.58%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            21304      1.67%     83.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            25907      2.03%     85.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           181424     14.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1275907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts         6313                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            91402                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.467338                       # Inst execution rate
system.switch_cpus.iew.exec_refs               779405                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             251335                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           43757                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        596296                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          411                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       287104                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2088328                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        528070                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11485                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1872187                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           5558                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       236724                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          367                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        90715                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        45172                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          367                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3746                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2329600                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1869283                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.614196                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1430831                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.465062                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1871247                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          3394899                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1528089                       # number of integer regfile writes
system.switch_cpus.ipc                       0.783758                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.783758                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1097219     58.25%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       534022     28.35%     86.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       252430     13.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1883671                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                1329                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000706                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             476     35.82%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            409     30.78%     66.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           444     33.41%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1885000                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      5044816                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1869283                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2449865                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2088328                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1883671                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       361188                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          237                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       764277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1275907                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.476339                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.289544                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       301073     23.60%     23.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       453255     35.52%     59.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       283995     22.26%     81.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       131266     10.29%     91.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        77324      6.06%     97.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        19271      1.51%     99.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         6458      0.51%     99.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1891      0.15%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         1374      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1275907                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.476339                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              157638                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       542198                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       238814                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       596296                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       287104                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          989601                       # number of misc regfile reads
system.switch_cpus.numCycles                  1275907                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          289140                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2257893                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         592253                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           161255                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           4426                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.RenameLookups       5981971                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        2125899                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2737736                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            214444                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles           5558                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        605510                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           479843                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups      3933305                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1108764                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              3291965                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             4226051                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    637953500                       # Cumulative time (in ticks) in various power states
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.switch_cpus.pwrStateResidencyTicks::OFF    637953500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    637953500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    637953500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    637953500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                0                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                 nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0                       # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  0                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED    637953500                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.replacements                              0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    637953500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           41                       # Cycle average of tags in use
system.l2.tags.total_refs                          42                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        41                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.024390                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst           25                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data           13                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001251                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.001251                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    637953500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 164                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          9207780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        237220320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          296828580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.282470                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    616633500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     21320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          9207780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        237220320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          296828580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.282470                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    616633500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     21320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED  93610182500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      711819000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  94322011500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       179601                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           179611                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       179601                       # number of overall hits
system.cpu.icache.overall_hits::total          179611                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             52                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.cpu.icache.overall_misses::total            52                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3188500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3188500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3188500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3188500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       179651                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       179663                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       179651                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       179663                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000278                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000289                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000278                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000289                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        63770                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61317.307692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        63770                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61317.307692                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           25                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           25                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1919500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1919500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1919500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1919500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000139                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000139                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000139                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000139                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        76780                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        76780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        76780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        76780                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       179601                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          179611                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           50                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            52                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3188500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3188500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       179651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       179663                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000278                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000289                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        63770                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61317.307692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1919500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1919500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        76780                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        76780                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  94322011500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.202316                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              179638                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                27                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6653.259259                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       93610183000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.015094                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.187223                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000366                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000395                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.052734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            359353                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           359353                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  94322011500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  94322011500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  94322011500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  94322011500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  94322011500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  94322011500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  94322011500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data           11                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       593461                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           593472                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           11                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       593461                       # number of overall hits
system.cpu.dcache.overall_hits::total          593472                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data           30                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             31                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data           30                       # number of overall misses
system.cpu.dcache.overall_misses::total            31                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      1755000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1755000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      1755000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1755000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           12                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       593491                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       593503                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           12                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       593491                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       593503                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.083333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000051                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.083333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000051                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data        58500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56612.903226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data        58500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56612.903226                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           16                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           16                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data           14                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data           14                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      1016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      1016000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1016000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 72571.428571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72571.428571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 72571.428571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72571.428571                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            7                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       327048                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          327055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data           30                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            31                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      1755000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1755000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       327078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       327086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.125000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000092                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data        58500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56612.903226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      1016000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1016000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 72571.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72571.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       266413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         266417                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266413                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  94322011500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.112492                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              593487                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                15                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          39565.800000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       93610183500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.007547                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.104945                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000102                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000110                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.014648                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1187021                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1187021                       # Number of data accesses

---------- End Simulation Statistics   ----------
