Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Oct  1 00:14:17 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Conv_Accel_Top_control_sets_placed.rpt
| Design       : Conv_Accel_Top
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   171 |
|    Minimum number of control sets                        |   171 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   300 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   171 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    83 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    66 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             390 |          137 |
| No           | No                    | Yes                    |             174 |           60 |
| No           | Yes                   | No                     |             386 |          129 |
| Yes          | No                    | No                     |             743 |          235 |
| Yes          | No                    | Yes                    |             168 |           80 |
| Yes          | Yes                   | No                     |             391 |          149 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                                Enable Signal                                                                               |                                                                          Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_192_255_15_15_i_1__0_n_0                                                                                                                    |                                                                                                                                                                   |                1 |              2 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_0_63_15_15_i_1__0_n_0                                                                                                                       |                                                                                                                                                                   |                1 |              2 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_64_127_15_15_i_1__0_n_0                                                                                                                     |                                                                                                                                                                   |                1 |              2 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_192_255_15_15_i_1_n_0                                                                                                                        |                                                                                                                                                                   |                1 |              2 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                   |                1 |              2 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_128_191_15_15_i_1__0_n_0                                                                                                                    |                                                                                                                                                                   |                1 |              2 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_0_63_15_15_i_1_n_0                                                                                                                           |                                                                                                                                                                   |                1 |              2 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_64_127_15_15_i_1_n_0                                                                                                                         |                                                                                                                                                                   |                1 |              2 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_128_191_15_15_i_1_n_0                                                                                                                        |                                                                                                                                                                   |                1 |              2 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                            | processer/rst_w_ctrl                                                                                                                                              |                2 |              3 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                            |                                                                                                                                                                   |                3 |              3 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_192_255_9_11_i_1_n_0                                                                                                                         |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_0_63_6_8_i_1_n_0                                                                                                                             |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_0_63_12_14_i_1_n_0                                                                                                                           |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_0_63_3_5_i_1_n_0                                                                                                                             |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_0_63_9_11_i_1_n_0                                                                                                                            |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_128_191_0_2_i_1_n_0                                                                                                                          |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_0_63_0_2_i_1_n_0                                                                                                                             |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_128_191_12_14_i_1_n_0                                                                                                                        |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_128_191_3_5_i_1_n_0                                                                                                                          |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_192_255_6_8_i_1_n_0                                                                                                                          |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_192_255_0_2_i_1_n_0                                                                                                                          |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_192_255_12_14_i_1_n_0                                                                                                                        |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_64_127_9_11_i_1_n_0                                                                                                                          |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_64_127_12_14_i_1_n_0                                                                                                                         |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_64_127_3_5_i_1_n_0                                                                                                                           |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_128_191_9_11_i_1_n_0                                                                                                                         |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/design_2_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_64_127_6_8_i_1_n_0                                                                                                                           |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_64_127_0_2_i_1_n_0                                                                                                                           |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_128_191_6_8_i_1_n_0                                                                                                                          |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] | ConvAccel/inputBuffer/mem_reg_192_255_3_5_i_1_n_0                                                                                                                          |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_64_127_6_8_i_1__0_n_0                                                                                                                       |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_64_127_9_11_i_1__0_n_0                                                                                                                      |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_64_127_3_5_i_1__0_n_0                                                                                                                       |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                2 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                2 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/design_2_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/design_2_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                            | processer/design_2_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                      |                2 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                              | processer/design_2_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_0_63_0_2_i_1__0_n_0                                                                                                                         |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_0_63_12_14_i_1__0_n_0                                                                                                                       |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_0_63_3_5_i_1__0_n_0                                                                                                                         |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_128_191_3_5_i_1__0_n_0                                                                                                                      |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_64_127_0_2_i_1__0_n_0                                                                                                                       |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_128_191_0_2_i_1__0_n_0                                                                                                                      |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_128_191_9_11_i_1__0_n_0                                                                                                                     |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_128_191_12_14_i_1__0_n_0                                                                                                                    |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_192_255_9_11_i_1__0_n_0                                                                                                                     |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_64_127_12_14_i_1__0_n_0                                                                                                                     |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_128_191_6_8_i_1__0_n_0                                                                                                                      |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_192_255_3_5_i_1__0_n_0                                                                                                                      |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_0_63_6_8_i_1__0_n_0                                                                                                                         |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_0_63_9_11_i_1__0_n_0                                                                                                                        |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_192_255_6_8_i_1__0_n_0                                                                                                                      |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_192_255_12_14_i_1__0_n_0                                                                                                                    |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/outputBuffer/mem_reg_192_255_0_2_i_1__0_n_0                                                                                                                      |                                                                                                                                                                   |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/design_2_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                2 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/design_2_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/design_2_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/design_2_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/design_2_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/design_2_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                            | processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                      |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                              | processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | processer/design_2_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                1 |              4 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                    | processer/design_2_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | processer/Mloopcnt                                                                                                                                                         | processer/design_2_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[0]                                                                                                       |                3 |              8 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                   |                5 |             12 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                   |                2 |             12 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                   |                6 |             12 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                   |                2 |             12 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                   |                4 |             13 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                   |                2 |             14 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                   |                2 |             14 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                    |                6 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[5][15]_i_1_n_0                                                                                                                                |                                                                                                                                                                   |                7 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[8][15]_i_1_n_0                                                                                                                                |                                                                                                                                                                   |                2 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[2][15]_i_1_n_0                                                                                                                                |                                                                                                                                                                   |                7 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/matrixAccel/genblk3[0].inputMulti/p_1_out[15]                                                                                                                    | processer/rst_w_ctrl                                                                                                                                              |                6 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | processer/E[0]                                                                                                                                                             |                                                                                                                                                                   |                7 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[6][15]_i_1_n_0                                                                                                                                |                                                                                                                                                                   |                4 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[8][15]_i_1_n_0                                                                                                                              |                                                                                                                                                                   |                5 |             16 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                   |                3 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[0][15]_i_1_n_0                                                                                                                                |                                                                                                                                                                   |               10 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/matrixAccel/genblk3[1].inputMulti/p_1_out[15]                                                                                                                    | processer/rst_w_ctrl                                                                                                                                              |                6 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[2][15]_i_1_n_0                                                                                                                              |                                                                                                                                                                   |                8 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[4][15]_i_1_n_0                                                                                                                              |                                                                                                                                                                   |                9 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[1][15]_i_1_n_0                                                                                                                              |                                                                                                                                                                   |                8 |             16 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                                   |                6 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[7][15]_i_1_n_0                                                                                                                                |                                                                                                                                                                   |                4 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[0][15]_i_1_n_0                                                                                                                              |                                                                                                                                                                   |               11 |             16 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                |                4 |             16 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                        | processer/design_2_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                5 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[3][15]_i_1_n_0                                                                                                                                |                                                                                                                                                                   |                6 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/dataSet[4][15]_i_1_n_0                                                                                                                                |                                                                                                                                                                   |                7 |             16 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                       | processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                6 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[3][15]_i_1_n_0                                                                                                                              |                                                                                                                                                                   |                9 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[7][15]_i_1_n_0                                                                                                                              |                                                                                                                                                                   |                7 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[6][15]_i_1_n_0                                                                                                                              |                                                                                                                                                                   |                6 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterSet[5][15]_i_1_n_0                                                                                                                              |                                                                                                                                                                   |                6 |             16 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/matrixAccel/genblk3[2].inputMulti/p_1_out[15]                                                                                                                    | processer/rst_w_ctrl                                                                                                                                              |                7 |             16 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                        | processer/design_2_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                7 |             17 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                        | processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                5 |             17 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             19 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                7 |             20 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                6 |             20 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                6 |             20 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             20 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                7 |             20 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                5 |             20 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                8 |             20 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                      |                7 |             20 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                      |                7 |             20 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                7 |             20 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                6 |             20 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                                   |                9 |             21 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                                   |                8 |             21 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/datapointer[31]_i_1_n_0                                                                                                                               | processer/design_2_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[0]                                                                                                       |               13 |             32 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |               10 |             32 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/matrixAccel/genblk3[2].inputMulti/ready                                                                                                                          | processer/rst_w_ctrl                                                                                                                                              |               12 |             32 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/filterpointer[0]_i_1_n_0                                                                                                                              | processer/design_2_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[0]                                                                                                       |                8 |             32 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/Add                                                                                                                                                   | processer/rst_w_ctrl                                                                                                                                              |               19 |             32 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            | processer/design_2_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |               11 |             32 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/matrixAccel/genblk3[1].inputMulti/ready                                                                                                                          | processer/rst_w_ctrl                                                                                                                                              |               15 |             32 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/matrixAccel/genblk3[0].inputMulti/ready                                                                                                                          | processer/rst_w_ctrl                                                                                                                                              |               14 |             32 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                   |               10 |             34 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                   |               12 |             35 |
|  processer/design_2_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o_BUFG[0] |                                                                                                                                                                            | processer/design_2_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[0]                                                                                                       |               12 |             37 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                            | processer/design_2_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[0]                                                                                                       |               19 |             44 |
|  FIFO_RD_CLK                                                      |                                                                                                                                                                            | processer/design_2_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[0]                                                                                                       |               14 |             45 |
|  outBuffClk                                                       |                                                                                                                                                                            | processer/design_2_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[0]                                                                                                       |               13 |             45 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                   |                9 |             47 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                   |               10 |             47 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                   |               10 |             48 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                                   |                9 |             48 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                                   |               11 |             48 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         | processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                   |                9 |             48 |
|  processer/design_2_i/clk_wiz_0/inst/clk_out1                     | ConvAccel/controller/MULTIPLIER_INPUT[47]_i_1_n_0                                                                                                                          | processer/design_2_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[0]                                                                                                       |               56 |             96 |
|                                                                   |                                                                                                                                                                            |                                                                                                                                                                   |               31 |             96 |
|  processer/design_2_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                            |                                                                                                                                                                   |              104 |            292 |
+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


