/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController,  1.11,  0.68,  0.00,  0.30,  0.00,  0.00, 58.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo,  0.04,  0.02,  0.00,  0.01,  0.36,  0.00,  9.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble,  0.13,  0.06,  0.00,  0.00,  0.00,  0.00, 50.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b,  3.80,  3.54,  0.00,  0.00,  0.00,  0.00, 36.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/exponent,  0.04,  0.02,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/flag, <0.01, <0.01,  0.00,  0.00,  0.00,  0.00,  5.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpmul,  1.70,  1.49,  0.00,  0.05,  0.00,  0.91, 52.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add,  1.56,  1.20,  0.00,  0.00,  0.00,  0.00, 48.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_div,  4.76,  4.17,  0.00,  0.00,  0.00,  0.00, 48.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/memcmd_fifo,  0.03,  0.02,  0.00,  0.01,  0.71,  0.00, 30.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/mult_add,  3.02,  2.52,  0.00,  0.12,  0.00,  0.91, 80.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/multiply_a,  0.00,  0.00,  0.00,  0.00,  0.00,  0.91, 48.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/normalize,  0.20,  0.09,  0.00,  0.00,  0.00,  0.00, 49.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/prenorm,  0.46,  0.38,  0.00,  0.00,  0.00,  0.00, 66.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/preprocess,  0.11,  0.04,  0.00,  0.00,  0.00,  0.00, 37.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round,  0.26,  0.13,  0.00,  0.00,  0.00,  0.00, 73.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift,  0.50,  0.39,  0.00,  0.00,  0.00,  0.00, 82.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/special,  0.12,  0.09,  0.00,  0.00,  0.00,  0.00, 51.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/top_ram,  0.05,  0.00,  0.14,  0.03,  0.00,  0.00, 37.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/MarshallerController,  1.11,  0.70,  0.00,  0.33,  0.00,  0.00, 61.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/addr_fifo,  0.04,  0.02,  0.00,  0.01,  0.36,  0.00, 10.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/top_ram,  0.05,  0.00,  0.14,  0.03,  0.00,  0.00, 37.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl,  1.14,  0.67,  0.29,  0.29,  0.00,  0.00, 66.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/MarshallerController,  1.10,  0.68,  0.00,  0.28,  0.00,  0.00, 53.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo,  0.04,  0.02,  0.00,  0.01,  0.36,  0.00,  7.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/fpmul,  1.35,  1.20,  0.00,  0.06,  0.00,  0.91, 52.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/mult_add,  3.02,  2.52,  0.00,  0.12,  0.00,  0.91, 80.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/top_ram,  0.05,  0.00,  0.14,  0.03,  0.00,  0.00, 36.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_alu,  0.47,  0.34,  0.00,  0.00,  0.00,  0.00, 55.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_barrel_shift,  0.98,  0.84,  0.00,  0.06,  0.00,  0.00, 39.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_coprocessor,  0.66,  0.14,  0.00,  0.06,  0.00,  0.00, 73.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_multiply,  0.34,  0.29,  0.00,  0.13,  0.00,  0.00, 52.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full,  0.68,  0.59,  0.00,  0.00,  0.00,  0.00, 38.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_quick,  0.34,  0.29,  0.00,  0.00,  0.00,  0.00, 38.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_write_back,  0.08, <0.01,  0.00,  0.00,  0.00,  0.00, 45.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_21_8,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 26.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/bgm_submodules/add_sub27,  0.05,  0.05,  0.00,  0.00,  0.00,  0.00, 41.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter,  0.50,  0.24,  0.00,  0.00,  0.00,  0.00, 51.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter_new,  0.53,  0.29,  0.00,  0.00,  0.00,  0.00, 59.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/bgm_submodules/b_right_shifter_new,  0.29,  0.12,  0.00,  0.00,  0.00,  0.00, 29.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/bgm_submodules/except,  0.18,  0.06,  0.00,  0.02,  0.00,  0.00, 37.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_add,  1.49,  0.94,  0.00,  0.16,  0.00,  0.00, 52.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul,  1.72,  1.07,  0.00,  0.14,  0.00,  0.91, 52.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/bgm_submodules/mul_r2,  0.05,  0.00,  0.00,  0.00,  0.00,  0.91, 48.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/bgm_submodules/post_norm,  2.21,  1.86,  0.00,  0.07,  0.00,  0.00, 54.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm,  0.54,  0.45,  0.00,  0.08,  0.00,  0.00, 68.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul,  0.21,  0.14,  0.00,  0.02,  0.00,  0.00, 66.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/bgm_submodules/pri_encoder,  0.12,  0.08,  0.00,  0.00,  0.00,  0.00, 26.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/blob_merge, 11.59,  9.96,  0.00,  0.91,  0.00,  0.00, 68.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/blob_merge_submodules/divider,  0.35,  0.29,  0.00,  0.00,  0.00,  0.00, 18.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/boundtop_submodules/listhandler,  0.50,  0.15,  0.00,  0.02,  0.00,  0.00, 69.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/boundtop_submodules/onlyonecycle,  0.03, <0.01,  0.00, <0.01,  0.00,  0.00,  2.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/boundtop_submodules/rayinterface,  0.17,  0.02,  0.00,  0.01,  0.00,  0.00, 44.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/boundtop_submodules/resultcounter,  0.02,  0.01,  0.00, <0.01,  0.00,  0.00,  4.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/boundtop_submodules/sortedstack,  1.17,  0.83,  0.00,  0.47,  0.00,  0.00, 76.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/boundtop_submodules/spram,  0.05,  0.00,  0.00,  0.00,  0.00,  0.00, 14.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/boundtop_submodules/spramblock,  0.07, <0.01,  0.18,  0.06,  0.00,  0.00, 35.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/boundtop_submodules/vblockramcontroller,  0.30,  0.04,  0.18,  0.07,  0.00,  0.00, 40.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/ch_intrinsics_submodules/memory_controller,  0.17,  0.04,  0.05,  0.02,  0.00,  0.00, 49.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/diffeq2,  0.46,  0.41,  0.00,  0.12,  0.00,  4.09, 81.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/ExpLUT,  0.10,  0.09,  0.00,  0.00,  0.00,  0.00, 19.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FP8LUT2,  0.11,  0.09,  0.00,  0.00,  0.00,  0.00, 12.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub,  0.38,  0.26,  0.02,  0.10,  0.00,  0.00, 28.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignModule,  0.06,  0.04,  0.00,  0.00,  0.00,  0.00, 35.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift1,  0.02,  0.01,  0.00,  0.00,  0.00,  0.00, 12.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift2,  0.03,  0.02,  0.00,  0.00,  0.00,  0.00, 12.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExceptionModule,  0.02, <0.01,  0.00,  0.00,  0.00,  0.00, 23.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExecutionModule,  0.07,  0.05,  0.00,  0.00,  0.00,  0.00, 22.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeModule,  0.02,  0.02,  0.00,  0.00,  0.00,  0.00, 19.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1,  0.06,  0.05,  0.00, <0.01,  0.00,  0.00, 19.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift2,  0.05,  0.03,  0.00,  0.00,  0.00,  0.00, 24.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_PrealignModule,  0.05,  0.03,  0.00,  0.00,  0.00,  0.00, 40.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_RoundModule,  0.06,  0.04,  0.00,  0.00,  0.00,  0.00, 20.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPLUT1,  0.03,  0.02,  0.00,  0.00,  0.00,  0.00, 10.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align,  0.08,  0.05,  0.00,  0.00,  0.00,  0.00, 16.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align_t, <0.01, <0.01,  0.00,  0.00,  0.00,  0.00, 19.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift,  0.06,  0.06,  0.00,  0.00,  0.00,  0.00, 18.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift_t,  0.15,  0.12,  0.00,  0.00,  0.00,  0.00, 26.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/comparator,  0.16,  0.14,  0.00, <0.01,  0.00,  0.00, 19.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/divideby8,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 14.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_small,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 42.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/exception,  0.05,  0.02,  0.00,  0.00,  0.00,  0.00, 18.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/expunit,  0.24,  0.17,  0.00,  0.02,  0.00,  0.45, 22.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out,  0.09,  0.04,  0.00,  0.00,  0.00,  0.00, 24.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out_t,  0.02,  0.02,  0.00,  0.00,  0.00,  0.00, 19.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/fixed_point_addsub,  0.08,  0.07,  0.00,  0.00,  0.00,  0.00, 27.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/float_to_int_fp16,  0.17,  0.14,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/int_to_float_fp16,  0.20,  0.17,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit,  0.68,  0.59, <0.01,  0.16,  0.36,  0.00, 22.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/lzc,  0.04,  0.03,  0.00,  0.00,  0.00,  0.00, 10.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree,  0.73,  0.63,  0.00,  0.09,  0.00,  0.00, 42.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub,  0.29,  0.21,  0.00,  0.00,  0.00,  0.00, 72.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode3_exp,  0.92,  0.68,  0.00,  0.08,  0.00,  1.82, 66.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode4_adder_tree,  0.25,  0.19,  0.00,  0.07,  0.00,  0.00, 42.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode5_ln,  0.74,  0.59, <0.01,  0.14,  0.36,  0.00, 18.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/qadd2,  0.03,  0.03,  0.00,  0.00,  0.00,  0.00, 24.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00,  5.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub2,  0.03, <0.01,  0.00,  0.00,  0.00,  0.00,  5.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub_t,  0.04, <0.01,  0.00,  0.00,  0.00,  0.00,  6.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/two_comp_t,  0.11,  0.08,  0.00,  0.00,  0.00,  0.00, 28.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0, <0.01, <0.01,  0.00, <0.01,  0.00,  0.00,  2.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0_MulnS_4,  0.00,  0.00,  0.00,  0.00,  0.00,  0.45, 27.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0, <0.01, <0.01,  0.00, <0.01,  0.00,  0.00,  2.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0_MulnS_1,  0.00,  0.00,  0.00,  0.00,  0.00,  0.45, 27.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0, <0.01, <0.01,  0.00, <0.01,  0.00,  0.00,  2.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0_MulnS_0,  0.00,  0.00,  0.00,  0.00,  0.00,  0.45, 28.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0, <0.01, <0.01,  0.00, <0.01,  0.00,  0.00,  2.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0_MulnS_2,  0.00,  0.00,  0.00,  0.00,  0.00,  0.45, 28.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0, <0.01, <0.01,  0.00, <0.01,  0.00,  0.00,  2.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0_MulnS_5,  0.00,  0.00,  0.00,  0.00,  0.00,  0.45, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0, <0.01, <0.01,  0.00, <0.01,  0.00,  0.00,  2.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0_MulnS_3,  0.00,  0.00,  0.00,  0.00,  0.00,  0.45, 26.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0,  0.41,  0.15,  0.00,  0.08,  0.00,  1.82, 79.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/abs_unit_18,  0.07,  0.05,  0.00,  0.02,  0.00,  0.00, 20.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/addfxp_18_1,  0.04,  0.03,  0.00,  0.03,  0.00,  0.00, 27.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_20_1,  0.08, <0.01,  0.00, <0.01,  0.00,  0.00,  8.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mac_18_13_23_32,  0.02,  0.00,  0.00,  0.00,  0.00,  0.45, 45.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_18_1,  0.03,  0.00,  0.00,  0.00,  0.00,  0.91, 75.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0,  0.02,  0.00,  0.00,  0.00,  0.00,  0.91, 74.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_32_11,  0.09,  0.02,  0.00,  0.02,  0.00,  0.00, 29.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10,  0.11,  0.03,  0.00,  0.03,  0.00,  0.00, 35.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multfix_alt_dsp_18,  0.00,  0.00,  0.00,  0.00,  0.00,  0.91, 72.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_2_1, <0.01,  0.00,  0.00,  0.00,  0.00,  0.00,  2.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_5_1,  0.02,  0.00,  0.00,  0.00,  0.00,  0.00,  2.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_12, <0.01,  0.00,  0.00,  0.00,  0.00,  0.00,  2.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_1,  0.04,  0.00,  0.00,  0.00,  0.00,  0.00, 19.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_10,  0.05,  0.02,  0.06,  0.04,  0.00,  0.00, 19.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_14,  0.06,  0.02,  0.06,  0.04,  0.00,  0.00, 19.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_18,  0.08,  0.02,  0.06,  0.04,  0.00,  0.00, 19.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_3,  0.11,  0.00,  0.00,  0.00,  0.00,  0.00, 19.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_6,  0.05,  0.02,  0.06,  0.04,  0.00,  0.00, 19.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_1_3,  0.02,  0.00,  0.00,  0.00,  0.00,  0.00,  2.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sigmoid_core_18_18_10_32_1,  0.35,  0.23, <0.01,  0.08,  0.00,  0.45, 21.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_1_64_2048_Wym_imag_half_0,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 81.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wcxr_imag_half_0,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 81.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub,  0.38,  0.32,  0.00,  0.00,  0.00,  0.00, 27.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_AlignShift1,  0.02,  0.01,  0.00,  0.00,  0.00,  0.00, 12.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_ExecutionModule,  0.07,  0.05,  0.00,  0.00,  0.00,  0.00, 22.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_NormalizeShift1,  0.05,  0.04,  0.00,  0.00,  0.00,  0.00, 19.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_RoundModule,  0.06,  0.04,  0.00,  0.00,  0.00,  0.00, 20.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_16,  0.11,  0.08,  0.00,  0.00,  0.00,  0.45, 27.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_ExecuteModule,  0.05,  0.02,  0.00,  0.00,  0.00,  0.00, 26.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_NormalizeModule,  0.02,  0.01,  0.00,  0.00,  0.00,  0.00, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_PrepModule,  0.02,  0.01,  0.00,  0.00,  0.00,  0.45, 35.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_RoundModule,  0.05,  0.03,  0.00,  0.00,  0.00,  0.00, 30.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/dpram,  0.00,  0.00,  0.00,  0.00,  0.71,  0.00, 75.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_Block_entry_proc_proc505,  0.05,  0.03,  0.00, <0.01,  0.00,  0.00, 19.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hadd_0_full_dsp_16,  0.29,  0.24,  0.00,  0.00,  0.00,  0.00, 24.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hmul_0_max_dsp_16,  0.04,  0.03,  0.00,  0.00,  0.00,  0.45, 24.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0,  0.26,  0.21,  0.00,  0.04,  0.71,  0.00, 62.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore,  0.02, <0.01,  0.00,  0.00,  0.36,  0.00, 29.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0,  0.31,  0.23,  0.00,  0.03,  0.71,  0.00, 66.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore,  0.02, <0.01,  0.00,  0.00,  0.36,  0.00, 31.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0,  0.29,  0.21,  0.00,  0.06,  0.71,  0.00, 64.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 30.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0,  0.03,  0.02,  0.00, <0.01,  0.36,  0.00, 43.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 40.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1,  0.38,  0.26,  0.00,  0.01,  0.00,  0.00, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1,  0.17,  0.05,  0.00,  0.02,  0.00,  0.45, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1,  1.23,  0.77,  0.00,  0.10,  0.00,  0.00, 46.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_2,  0.41,  0.28,  0.00,  0.03,  0.00,  0.00, 22.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product,  0.15,  0.06,  0.00,  0.02,  0.00,  0.45, 37.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk,  0.29,  0.04,  0.00, <0.01,  0.00,  0.00, 23.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30,  0.07,  0.05,  0.00,  0.02,  0.00,  0.00, 30.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs,  0.35,  0.16,  0.00,  0.05,  0.00,  0.00, 95.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qadd,  0.06,  0.06,  0.00,  0.00,  0.00,  0.00, 48.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qmult,  0.00,  0.00,  0.00,  0.00,  0.00,  0.45, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/accumulator_24_30_4,  0.29,  0.06,  0.00,  0.06,  0.00,  0.00, 28.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_00,  0.06,  0.00,  0.11,  0.02,  0.00,  0.00, 21.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dot_product_16_8_30_4,  0.46,  0.05,  0.00,  0.05,  0.00,  1.82, 61.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dsp_block_16_8_false,  0.10,  0.05,  0.00,  0.05,  0.00,  0.91, 81.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dual_port_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 37.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pipelined_xor_tree_16,  0.06, <0.01,  0.00, <0.01,  0.00,  0.00,  9.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pooling,  0.23,  0.14,  0.00,  0.08,  0.00,  0.00, 42.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_0_0,  0.21,  0.08,  0.23,  0.06,  0.00,  0.00, 45.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_dsp_16,  0.05,  0.01,  0.00, <0.01,  0.00,  0.91, 36.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_transform_0, 17.74, 14.86,  0.01, 12.55,  0.00, 25.45, 97.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/accumulator_24_30_3,  0.27,  0.06,  0.00,  0.06,  0.00,  0.00, 28.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_00,  0.06,  0.00,  0.11,  0.02,  0.00,  0.00, 21.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/dot_product_16_8_30_2,  0.12,  0.00,  0.00,  0.00,  0.00,  0.91, 37.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_0_0,  0.19,  0.07,  0.23,  0.05,  0.00,  0.00, 45.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0, 17.74, 14.86,  0.01, 12.55,  0.00, 25.45, 97.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_16,  0.24,  0.04,  0.02,  0.03,  0.00,  0.45, 27.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_NormalizeModule,  0.03, <0.01,  0.00,  0.00,  0.00,  0.00, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic,  0.25,  0.04,  0.00,  0.03,  0.00,  0.00, 76.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_add,  0.45,  0.24, <0.01,  0.11,  0.00,  0.00, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_mul,  0.31,  0.03,  0.03,  0.02,  0.00,  0.45, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_a,  0.27,  0.21,  0.00,  0.00,  0.00,  0.00, 67.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_c,  0.26,  0.18,  0.00,  0.00,  0.00,  0.00, 41.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_d,  0.17,  0.07,  0.00,  0.00,  0.00,  0.00, 41.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_single,  0.79,  0.56,  0.00,  0.13,  0.00,  0.00, 52.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FpAddSub_b,  0.18,  0.15,  0.00,  0.00,  0.00,  0.00, 45.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp16_to_fp32,  0.10,  0.10,  0.00,  0.00,  0.00,  0.00, 24.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp32_to_fp16,  0.10,  0.07,  0.00,  0.00,  0.00,  0.00, 24.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element,  1.22,  0.74, <0.01,  0.24,  0.00,  0.45, 41.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qadd,  0.73,  0.53,  0.00,  0.12,  0.00,  0.00, 49.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qmult,  0.32,  0.12,  0.00,  0.02,  0.00,  0.45, 33.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/seq_mac,  1.12,  0.74, <0.01,  0.24,  0.00,  0.45, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/lstm, 18.98,  9.23,  0.05,  2.67,  0.71,  3.18, 18.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/lstm_submodules/sigmoid,  0.11,  0.08,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_b,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 20.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/lstm_submodules/tanh,  0.25,  0.20,  0.00, <0.01,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/reduction_layer, 15.60, 12.75,  0.00,  4.20,  1.79,  0.00, 27.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/processing_element,  0.05,  0.05,  0.00,  0.00,  0.00,  0.00, 19.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/rounding,  0.06,  0.06,  0.00,  0.00,  0.00,  0.00, 24.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub,  0.38,  0.24,  0.00,  0.09,  0.00,  0.00, 27.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPMult,  0.29,  0.03,  0.03,  0.02,  0.00,  0.45, 27.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT,  0.11,  0.05,  0.00,  0.00,  0.00,  0.00, 19.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT2,  0.05,  0.03,  0.00,  0.00,  0.00,  0.00, 11.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/comparator,  0.29,  0.23,  0.00,  0.00,  0.00,  0.00, 19.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/compareRecFN_Fp16,  0.08,  0.05,  0.00,  0.00,  0.00,  0.00, 22.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/countLeadingZerosfp16,  0.02,  0.01,  0.00,  0.00,  0.00,  0.00,  7.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/expunit,  0.59,  0.29,  0.05,  0.12,  0.36,  0.45, 22.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/fNToRecFN, <0.01, <0.01,  0.00,  0.00,  0.00,  0.00,  6.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/fptofixed_para,  0.02,  0.01,  0.00,  0.00,  0.00,  0.00,  8.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/isSigNaNRecFN, <0.01, <0.01,  0.00,  0.00,  0.00,  0.00,  2.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/logunit,  0.33,  0.26,  0.00,  0.12,  0.00,  0.00, 17.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree,  2.26,  1.91,  0.00,  0.10,  0.00,  0.00, 75.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree,  2.87,  1.95,  0.00,  0.89,  0.00,  0.00, 75.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode5_ln,  0.32,  0.27,  0.00,  0.11,  0.00,  0.00, 14.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/recFNToRawFN, <0.01, <0.01,  0.00,  0.00,  0.00,  0.00, 10.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/softmax_submodules/reverseFp16,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 10.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/spmv, 15.89,  9.61,  8.09,  6.08,  0.36,  0.00,  9.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Accumulator,  0.19,  0.07,  0.11,  0.07,  0.00,  0.00, 29.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel,  0.22,  0.15,  0.07,  0.05,  0.00,  0.00, 21.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator,  0.39,  0.22,  0.18,  0.13,  0.00,  0.00, 30.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a,  0.06,  0.05,  0.00,  0.02,  0.36,  0.00, 11.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/spmv_submodules/spram,  0.04, <0.01,  0.09,  0.03,  0.00,  0.00, 19.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/test,  0.93,  0.20,  0.03,  0.10,  0.00,  1.82, 85.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hcmp_0_no_dsp_16,  0.15,  0.14,  0.00,  0.00,  0.00,  0.00, 20.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0,  0.41,  0.21,  0.18,  0.08,  0.00,  0.00, 63.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore,  0.07, <0.01,  0.09,  0.02,  0.00,  0.00, 30.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram,  0.07, <0.01,  0.09,  0.02,  0.00,  0.00, 30.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0,  0.41,  0.21,  0.18,  0.08,  0.00,  0.00, 61.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore,  0.08, <0.01,  0.09,  0.02,  0.00,  0.00, 29.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram,  0.08, <0.01,  0.09,  0.02,  0.00,  0.00, 29.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec,  0.02,  0.01,  0.00, <0.01,  0.36,  0.00, 43.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 40.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 40.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0,  0.59,  0.34,  0.37,  0.19,  0.00,  0.00, 65.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore,  0.13,  0.03,  0.18,  0.03,  0.00,  0.00, 31.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram,  0.13,  0.03,  0.18,  0.03,  0.00,  0.00, 31.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0,  0.35,  0.27,  0.00,  0.06,  0.71,  0.00, 80.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 38.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 38.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0,  0.02,  0.01,  0.00, <0.01,  0.36,  0.00, 41.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0,  0.02,  0.01,  0.00, <0.01,  0.36,  0.00, 44.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 41.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 41.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0,  0.31,  0.23,  0.00,  0.06,  0.71,  0.00, 67.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0,  0.37,  0.28,  0.00,  0.06,  0.71,  0.00, 82.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 39.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 39.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0,  0.28,  0.22,  0.00,  0.03,  0.71,  0.00, 62.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 29.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 29.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0,  0.02,  0.01,  0.00, <0.01,  0.36,  0.00, 46.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 43.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 43.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0,  0.31,  0.24,  0.00,  0.04,  0.71,  0.00, 71.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 34.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 34.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0,  0.35,  0.23,  0.00,  0.04,  0.71,  0.00, 64.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 30.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 30.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0,  0.02,  0.01,  0.00, <0.01,  0.36,  0.00, 45.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 42.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 42.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0,  0.37,  0.22,  0.18,  0.08,  0.00,  0.00, 65.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore,  0.07, <0.01,  0.09,  0.02,  0.00,  0.00, 31.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram,  0.07, <0.01,  0.09,  0.02,  0.00,  0.00, 31.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0,  0.31,  0.23,  0.00,  0.07,  0.71,  0.00, 69.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 33.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 33.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0,  0.35,  0.27,  0.00,  0.07,  0.71,  0.00, 78.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 37.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 37.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0,  0.02,  0.01,  0.00, <0.01,  0.36,  0.00, 44.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 41.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 41.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0,  0.32,  0.21,  0.00,  0.03,  0.71,  0.00, 60.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 28.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 28.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0,  0.41,  0.21,  0.18,  0.08,  0.00,  0.00, 63.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore,  0.07, <0.01,  0.09,  0.02,  0.00,  0.00, 30.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram,  0.07, <0.01,  0.09,  0.02,  0.00,  0.00, 30.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0,  0.31,  0.23,  0.00,  0.06,  0.71,  0.00, 67.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0,  0.35,  0.26,  0.00,  0.04,  0.71,  0.00, 72.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 34.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 34.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0,  0.31,  0.24,  0.00,  0.04,  0.71,  0.00, 71.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 34.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 34.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0,  0.02,  0.01,  0.00, <0.01,  0.36,  0.00, 46.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 43.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 43.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0,  0.32,  0.25,  0.00,  0.04,  0.71,  0.00, 70.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 33.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 33.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0,  0.31,  0.23,  0.00,  0.07,  0.71,  0.00, 69.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 33.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 33.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0,  0.02,  0.01,  0.00, <0.01,  0.36,  0.00, 45.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 42.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 42.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0,  0.35,  0.24,  0.00,  0.04,  0.71,  0.00, 66.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 31.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 31.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0,  0.02,  0.01,  0.00, <0.01,  0.36,  0.00, 43.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 40.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 40.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1,  0.18,  0.13,  0.00, <0.01,  0.00,  0.00, 17.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1,  0.02, <0.01,  0.00, <0.01,  0.00,  0.00,  3.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0,  0.00,  0.00,  0.00,  0.00,  0.00,  0.45, 22.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1, <0.01, <0.01,  0.00,  0.00,  0.00,  0.00,  1.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0,  0.00,  0.00,  0.00,  0.00,  0.00,  0.45, 17.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_16_1_1,  0.06,  0.03,  0.00,  0.00,  0.00,  0.00, 41.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_32_1_1,  0.12,  0.06,  0.00,  0.00,  0.00,  0.00, 81.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_16_1_1,  0.06,  0.03,  0.00,  0.00,  0.00,  0.00, 41.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_1_1_1, <0.01, <0.01,  0.00,  0.00,  0.00,  0.00,  3.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_464_16_1_1,  0.06,  0.03,  0.00,  0.00,  0.00,  0.00, 41.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_816_16_1_1,  0.07,  0.06,  0.00,  0.00,  0.00,  0.00, 73.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_regslice_both,  0.11,  0.04,  0.00, <0.01,  0.00,  0.00, 35.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in,  0.44,  0.19,  0.28,  0.14,  0.00,  0.00, 53.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p,  0.10, <0.01,  0.28,  0.06,  0.00,  0.00, 48.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p_ram,  0.10, <0.01,  0.28,  0.06,  0.00,  0.00, 48.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out,  0.55,  0.33,  0.00,  0.10,  0.00,  0.45, 55.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore,  1.00,  0.36,  0.00,  0.00, 91.43,  0.00, 82.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram,  1.00,  0.36,  0.00,  0.00, 91.43,  0.00, 82.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore,  0.06,  0.02,  0.00,  0.00,  5.36,  0.00, 78.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram,  0.06,  0.02,  0.00,  0.00,  5.36,  0.00, 78.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore,  1.00,  0.36,  0.00,  0.00, 91.43,  0.00, 82.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram,  1.00,  0.36,  0.00,  0.00, 91.43,  0.00, 82.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore,  0.47,  0.12,  0.00,  0.00, 45.71,  0.00, 81.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram,  0.47,  0.12,  0.00,  0.00, 45.71,  0.00, 81.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore,  0.23,  0.06,  0.00,  0.00, 22.86,  0.00, 80.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram,  0.23,  0.06,  0.00,  0.00, 22.86,  0.00, 80.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore,  0.12,  0.03,  0.00,  0.00, 11.43,  0.00, 79.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram,  0.12,  0.03,  0.00,  0.00, 11.43,  0.00, 79.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments,  0.00,  0.00,  0.00,  0.00,  0.71,  0.00, 59.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments_ram,  0.00,  0.00,  0.00,  0.00,  0.71,  0.00, 59.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0,  0.47,  0.12,  0.00,  0.00, 45.71,  0.00, 81.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0_ram,  0.47,  0.12,  0.00,  0.00, 45.71,  0.00, 81.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_get_next_ijk,  0.30,  0.05,  0.00, <0.01,  0.00,  0.00, 33.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0,  0.00,  0.00,  0.00,  0.00,  5.71,  0.00, 40.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0_ram,  0.00,  0.00,  0.00,  0.00,  5.71,  0.00, 40.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1_rom,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 24.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 24.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments, <0.01, <0.01,  0.00,  0.00,  1.07,  0.00, 60.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments_ram, <0.01, <0.01,  0.00,  0.00,  1.07,  0.00, 60.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0,  0.23,  0.06,  0.00,  0.00, 22.86,  0.00, 49.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0_ram,  0.23,  0.06,  0.00,  0.00, 22.86,  0.00, 49.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1_rom,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_get_next_ijk,  0.29,  0.04,  0.00, <0.01,  0.00,  0.00, 34.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs,  0.29,  0.12,  0.00,  0.07,  0.00,  0.00, 92.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_writeOutputs_unaligned,  0.57,  0.11,  0.00,  0.04,  0.00,  0.45, 68.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments,  0.07, <0.01,  0.18,  0.05,  0.00,  0.00, 54.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments_ram,  0.07, <0.01,  0.18,  0.05,  0.00,  0.00, 54.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0_ram, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00,  8.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1_rom,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00,  8.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk,  0.38,  0.07,  0.00,  0.02,  0.00,  0.00, 41.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_poolOutputs,  1.32,  0.68,  0.00,  0.04,  0.00,  0.00, 95.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18,  0.28,  0.10,  0.00,  0.04,  0.00,  0.00, 99.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readInputs19,  1.06,  0.49,  0.00,  0.21,  0.00,  0.00, 71.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_writeOutputs_aligned,  0.10,  0.05,  0.00,  0.02,  0.00,  0.00, 88.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments,  0.00,  0.00,  0.00,  0.00,  0.71,  0.00, 55.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments_ram,  0.00,  0.00,  0.00,  0.00,  0.71,  0.00, 55.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0,  0.00,  0.00,  0.00,  0.00,  0.71,  0.00, 44.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0_ram,  0.00,  0.00,  0.00,  0.00,  0.71,  0.00, 44.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1_rom,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_get_next_ijk,  0.42,  0.07,  0.00,  0.02,  0.00,  0.00, 41.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_poolOutputs,  1.22,  0.66,  0.00,  0.04,  0.00,  0.00, 93.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25,  0.95,  0.40,  0.00,  0.23,  0.00,  0.00, 85.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_writeOutputs_aligned,  0.08,  0.03,  0.00,  0.02,  0.00,  0.00, 87.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 27.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters_ram, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 27.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_get_next_ijk,  0.27,  0.04,  0.00, <0.01,  0.00,  0.00, 29.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readFilters30,  0.08,  0.05,  0.00,  0.02,  0.00,  0.00, 31.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs,  0.38,  0.15,  0.00,  0.05,  0.00,  0.00, 95.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_writeOutputs_unaligned,  0.61,  0.08,  0.00,  0.02,  0.00,  0.00, 62.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments,  0.00,  0.00,  0.00,  0.00,  0.71,  0.00, 57.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments_ram,  0.00,  0.00,  0.00,  0.00,  0.71,  0.00, 57.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0,  0.03, <0.01,  0.00,  0.00,  2.86,  0.00, 77.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0_ram,  0.03, <0.01,  0.00,  0.00,  2.86,  0.00, 77.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1_rom,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_get_next_ijk,  0.29,  0.05,  0.00, <0.01,  0.00,  0.00, 31.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 36.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 36.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1_rom,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1,  0.03, <0.01,  0.07,  0.02,  0.00,  0.00, 22.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram,  0.03, <0.01,  0.07,  0.02,  0.00,  0.00, 22.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0,  0.03, <0.01,  0.00,  0.00,  2.86,  0.00, 46.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0_ram,  0.03, <0.01,  0.00,  0.00,  2.86,  0.00, 46.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1_rom,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_poolOutputs,  1.11,  0.66,  0.00,  0.03,  0.00,  0.00, 93.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42,  0.89,  0.39,  0.00,  0.22,  0.00,  0.00, 84.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned,  0.05,  0.02,  0.00,  0.02,  0.00,  0.00, 86.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters,  0.02, <0.01,  0.00,  0.00,  1.43,  0.00, 30.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters_ram,  0.02, <0.01,  0.00,  0.00,  1.43,  0.00, 30.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_get_next_ijk,  0.26,  0.04,  0.00, <0.01,  0.00,  0.00, 30.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readFilters47,  0.11,  0.06,  0.00,  0.03,  0.00,  0.00, 34.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readInputs,  0.45,  0.11,  0.00,  0.04,  0.00,  0.00, 96.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_writeOutputs_unaligned,  0.59,  0.06,  0.00,  0.02,  0.00,  0.00, 60.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments,  0.00,  0.00,  0.00,  0.00,  0.71,  0.00, 58.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments_ram,  0.00,  0.00,  0.00,  0.00,  0.71,  0.00, 58.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0,  0.12,  0.03,  0.00,  0.00, 11.43,  0.00, 79.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0_ram,  0.12,  0.03,  0.00,  0.00, 11.43,  0.00, 79.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1_rom,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_get_next_ijk,  0.29,  0.05,  0.00, <0.01,  0.00,  0.00, 32.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0,  0.00,  0.00,  0.00,  0.00,  1.43,  0.00, 38.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0_ram,  0.00,  0.00,  0.00,  0.00,  1.43,  0.00, 38.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1_rom,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums,  0.03, <0.01,  0.07,  0.02,  0.00,  0.00, 23.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram,  0.03, <0.01,  0.07,  0.02,  0.00,  0.00, 23.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0,  0.12,  0.03,  0.00,  0.00, 11.43,  0.00, 48.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0_ram,  0.12,  0.03,  0.00,  0.00, 11.43,  0.00, 48.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1_rom,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_poolOutputs,  1.21,  0.65,  0.00,  0.03,  0.00,  0.00, 91.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59,  0.94,  0.37,  0.00,  0.20,  0.00,  0.00, 84.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_writeOutputs_aligned,  0.05,  0.02,  0.00,  0.02,  0.00,  0.00, 85.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments,  0.00,  0.00,  0.00,  0.00,  0.71,  0.00, 56.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments_ram,  0.00,  0.00,  0.00,  0.00,  0.71,  0.00, 56.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters,  0.06,  0.02,  0.00,  0.00,  5.71,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters_ram,  0.06,  0.02,  0.00,  0.00,  5.71,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_get_next_ijk,  0.28,  0.04,  0.00, <0.01,  0.00,  0.00, 31.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readFilters64,  0.11,  0.07,  0.00,  0.03,  0.00,  0.00, 36.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readInputs,  0.43,  0.12,  0.00,  0.04,  0.00,  0.00, 95.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_writeOutputs_unaligned,  0.46,  0.06,  0.00,  0.02,  0.00,  0.00, 58.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec,  0.33,  0.27,  0.00,  0.04,  0.71,  0.00, 74.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 35.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 35.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0,  0.38,  0.25,  0.00,  0.06,  0.71,  0.00, 73.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 35.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 35.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0,  0.02,  0.01,  0.00, <0.01,  0.36,  0.00, 47.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 44.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 44.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec,  0.35,  0.26,  0.00,  0.04,  0.71,  0.00, 72.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 34.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore_ram, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 34.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_l2_products,  0.02,  0.01,  0.00, <0.01,  0.36,  0.00, 42.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0,  0.02,  0.01,  0.00, <0.01,  0.36,  0.00, 41.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 38.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 38.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec,  0.37,  0.27,  0.00,  0.04,  0.71,  0.00, 76.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 36.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore_ram, <0.01, <0.01,  0.00,  0.00,  0.36,  0.00, 36.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0,  0.34,  0.26,  0.00,  0.06,  0.71,  0.00, 75.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 36.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore_ram,  0.00,  0.00,  0.00,  0.00,  0.36,  0.00, 36.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_in,  0.50,  0.21,  0.28,  0.13,  0.00,  0.00, 53.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out,  0.65,  0.36,  0.00,  0.10,  0.00,  0.45, 55.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore,  2.00,  0.36,  0.00,  0.00, 91.43,  0.00, 82.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram,  2.00,  0.36,  0.00,  0.00, 91.43,  0.00, 82.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore,  0.29,  0.02,  0.00,  0.00,  5.36,  0.00, 78.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram,  0.29,  0.02,  0.00,  0.00,  5.36,  0.00, 78.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore,  2.00,  0.36,  0.00,  0.00, 91.43,  0.00, 82.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram,  2.00,  0.36,  0.00,  0.00, 91.43,  0.00, 82.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore,  1.44,  0.12,  0.00,  0.00, 45.71,  0.00, 81.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram,  1.44,  0.12,  0.00,  0.00, 45.71,  0.00, 81.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore,  0.80,  0.06,  0.00,  0.00, 22.86,  0.00, 80.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram,  0.80,  0.06,  0.00,  0.00, 22.86,  0.00, 80.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore,  0.38,  0.03,  0.00,  0.00, 11.43,  0.00, 79.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram,  0.38,  0.03,  0.00,  0.00, 11.43,  0.00, 79.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments,  0.16,  0.00,  0.00,  0.00,  0.71,  0.00, 59.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments_ram,  0.16,  0.00,  0.00,  0.00,  0.71,  0.00, 59.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_get_next_ijk,  0.30,  0.05,  0.00, <0.01,  0.00,  0.00, 38.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters,  0.31,  0.03,  0.00,  0.00, 11.43,  0.00, 33.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters_ram,  0.31,  0.03,  0.00,  0.00, 11.43,  0.00, 33.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68,  0.63,  0.30,  0.00,  0.07,  0.00,  0.00, 78.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readInputs69,  1.05,  0.43,  0.00,  0.14,  0.00,  0.00, 96.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_get_next_ijk,  0.30,  0.05,  0.00, <0.01,  0.00,  0.00, 35.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters,  0.57,  0.09,  0.00,  0.00, 22.86,  0.00, 34.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters_ram,  0.53,  0.09,  0.00,  0.00, 22.86,  0.00, 34.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments,  0.14, <0.01,  0.00,  0.00,  1.07,  0.00, 60.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments_ram,  0.14, <0.01,  0.00,  0.00,  1.07,  0.00, 60.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters,  1.33,  0.27,  0.00,  0.02, 45.71,  0.00, 35.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters_ram,  1.35,  0.27,  0.00,  0.02, 45.71,  0.00, 35.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_get_next_ijk,  0.29,  0.04,  0.00, <0.01,  0.00,  0.00, 35.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78,  0.18,  0.08,  0.00,  0.02,  0.00,  0.00, 39.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readInputs,  0.41,  0.15,  0.00,  0.03,  0.00,  0.00, 93.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_writeOutputs_unaligned,  0.42,  0.17,  0.00, <0.01,  0.00,  0.45, 60.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments,  0.32, <0.01,  0.18,  0.05,  0.00,  0.00, 54.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments_ram,  0.32, <0.01,  0.18,  0.05,  0.00,  0.00, 54.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters,  0.10, <0.01,  0.00,  0.00,  0.36,  0.00, 27.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters_ram,  0.10, <0.01,  0.00,  0.00,  0.36,  0.00, 27.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_get_next_ijk,  0.41,  0.07,  0.00,  0.02,  0.00,  0.00, 42.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_poolOutputs,  0.80,  0.37,  0.00,  0.04,  0.00,  0.00, 68.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18,  0.20,  0.13,  0.00,  0.05,  0.00,  0.00, 31.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19,  0.93,  0.44,  0.00,  0.15,  0.00,  0.00, 71.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned,  0.52,  0.20,  0.00,  0.02,  0.00,  0.00, 62.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments,  0.14,  0.00,  0.00,  0.00,  0.71,  0.00, 55.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments_ram,  0.14,  0.00,  0.00,  0.00,  0.71,  0.00, 55.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters,  0.16, <0.01,  0.00,  0.00,  2.86,  0.00, 31.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters_ram,  0.16, <0.01,  0.00,  0.00,  2.86,  0.00, 31.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_poolOutputs,  0.78,  0.36,  0.00,  0.02,  0.00,  0.00, 66.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24,  0.25,  0.13,  0.00,  0.06,  0.00,  0.00, 35.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readInputs25,  1.03,  0.48,  0.00,  0.18,  0.00,  0.00, 86.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned,  0.50,  0.18,  0.00, <0.01,  0.00,  0.00, 60.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters,  0.10, <0.01,  0.00,  0.00,  0.36,  0.00, 27.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters_ram,  0.10, <0.01,  0.00,  0.00,  0.36,  0.00, 27.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readFilters30,  0.14,  0.06,  0.00,  0.02,  0.00,  0.00, 31.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readInputs,  0.38,  0.15,  0.00,  0.04,  0.00,  0.00, 95.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_writeOutputs_unaligned,  0.53,  0.20,  0.00,  0.02,  0.00,  0.00, 62.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments,  0.15,  0.00,  0.00,  0.00,  0.71,  0.00, 57.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments_ram,  0.15,  0.00,  0.00,  0.00,  0.71,  0.00, 57.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters,  0.31,  0.03,  0.00,  0.00, 11.43,  0.00, 33.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters_ram,  0.31,  0.03,  0.00,  0.00, 11.43,  0.00, 33.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk,  0.30,  0.05,  0.00, <0.01,  0.00,  0.00, 35.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters,  0.10, <0.01,  0.00,  0.00,  0.71,  0.00, 29.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters_ram,  0.10, <0.01,  0.00,  0.00,  0.71,  0.00, 29.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readFilters36,  0.35,  0.14,  0.00,  0.07,  0.00,  0.00, 37.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37,  1.00,  0.47,  0.00,  0.17,  0.00,  0.00, 98.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_get_next_ijk,  0.41,  0.07,  0.00,  0.02,  0.00,  0.00, 42.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_poolOutputs,  0.79,  0.34,  0.00,  0.02,  0.00,  0.00, 64.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41,  0.97,  0.46,  0.00,  0.17,  0.00,  0.00, 85.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_writeOutputs_unaligned,  0.56,  0.18,  0.00, <0.01,  0.00,  0.00, 59.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters,  0.15, <0.01,  0.00,  0.00,  1.43,  0.00, 30.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters_ram,  0.15, <0.01,  0.00,  0.00,  1.43,  0.00, 30.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readFilters46,  0.21,  0.08,  0.00,  0.02,  0.00,  0.00, 34.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs,  0.42,  0.15,  0.00,  0.03,  0.00,  0.00, 96.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_writeOutputs_unaligned,  0.54,  0.18,  0.00,  0.02,  0.00,  0.00, 60.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments,  0.18,  0.00,  0.00,  0.00,  0.71,  0.00, 58.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments_ram,  0.18,  0.00,  0.00,  0.00,  0.71,  0.00, 58.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters,  0.98,  0.20,  0.00,  0.03, 34.29,  0.00, 35.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters_ram,  0.90,  0.20,  0.00,  0.03, 34.29,  0.00, 35.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_get_next_ijk,  0.29,  0.05,  0.00, <0.01,  0.00,  0.00, 37.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters,  0.16, <0.01,  0.00,  0.00,  2.86,  0.00, 31.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters_ram,  0.16, <0.01,  0.00,  0.00,  2.86,  0.00, 31.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readFilters52,  0.29,  0.15,  0.00,  0.07,  0.00,  0.00, 39.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readInputs53,  1.00,  0.44,  0.00,  0.16,  0.00,  0.00, 97.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_poolOutputs,  0.68,  0.33,  0.00,  0.02,  0.00,  0.00, 62.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_readInputs57,  0.98,  0.43,  0.00,  0.15,  0.00,  0.00, 85.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_writeOutputs_unaligned,  0.47,  0.17,  0.00, <0.01,  0.00,  0.00, 57.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments,  0.17,  0.00,  0.00,  0.00,  0.71,  0.00, 56.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments_ram,  0.17,  0.00,  0.00,  0.00,  0.71,  0.00, 56.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters,  0.23,  0.02,  0.00,  0.00,  5.71,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters_ram,  0.23,  0.02,  0.00,  0.00,  5.71,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readFilters62,  0.14,  0.08,  0.00,  0.02,  0.00,  0.00, 36.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readInputs,  0.45,  0.16,  0.00,  0.04,  0.00,  0.00, 95.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned,  0.45,  0.18,  0.00,  0.02,  0.00,  0.00, 58.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/control,  0.04,  0.03,  0.00, <0.01,  0.00,  0.00,  7.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/processing_element,  0.23,  0.18,  0.00,  0.06,  0.00,  0.00, 21.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/qmult,  0.17,  0.13,  0.00,  0.00,  0.00,  0.00, 16.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/seq_mac,  0.27,  0.18,  0.00,  0.06,  0.00,  0.00, 12.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b, 18.74, 17.33,  0.64,  1.85,  0.00,  0.00, 96.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned, 18.65, 17.01,  0.64,  1.82,  0.00,  0.00, 96.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/LogCalc,  0.24,  0.17,  0.00,  0.06,  0.00,  0.45, 33.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/Mult_32b,  0.61,  0.56,  0.00,  0.00,  0.00,  1.82, 64.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock1,  0.31,  0.00,  0.00,  0.00,  0.00,  0.00, 97.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock2,  0.08,  0.00,  0.00,  0.00,  0.00,  0.00, 35.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b, 19.80, 13.91,  0.00,  0.79,  0.00,  0.00, 48.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/add_32b,  0.07,  0.06,  0.00,  0.00,  0.00,  0.00, 48.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/dual,  0.05,  0.00,  0.14,  0.03,  0.00,  0.00, 41.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/dual2,  0.02,  0.00,  0.07,  0.02,  0.00,  0.00, 23.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/dual3,  0.02,  0.00,  0.05, <0.01,  0.00,  0.00, 13.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/dual_port_mem_ww,  0.05,  0.00,  0.14,  0.03,  0.00,  0.00, 37.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32,  0.61,  0.56,  0.00,  0.00,  0.00,  1.82, 64.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32_bc,  0.62,  0.56,  0.00,  0.12,  0.00,  1.82, 64.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/rng,  0.20,  0.15,  0.00,  0.10,  0.00,  0.00, 34.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30, 18.74, 17.33,  0.64,  1.85,  0.00,  0.00, 96.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mcml_submodules/sub_64b,  0.12,  0.12,  0.00,  0.00,  0.00,  0.00, 96.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/ResetToBool,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00,  0.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a,  0.04,  0.03,  0.00,  0.01,  1.43,  0.00, 63.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_a,  0.06,  0.04,  0.00,  0.02,  0.71,  0.00, 35.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_c,  0.06,  0.04,  0.00,  0.02,  1.43,  0.00, 97.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_a,  0.08,  0.05,  0.00,  0.02,  0.71,  0.00, 39.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_c,  0.08,  0.05,  0.00,  0.02,  1.43,  0.00, 67.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_f,  0.08,  0.05,  0.00,  0.02,  1.43,  0.00, 67.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a,  0.00,  0.00,  0.00,  0.00,  1.43,  0.00, 62.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_b,  0.00,  0.00,  0.00,  0.00,  0.71,  0.00, 34.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_c,  0.04,  0.03,  0.00,  0.01,  1.43,  0.00, 64.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_a,  0.13,  0.08,  0.00,  0.03,  1.43,  0.00, 67.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_b,  0.05,  0.03,  0.00,  0.02,  0.71,  0.00, 39.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_c,  0.07,  0.05,  0.00,  0.02,  1.43,  0.00, 68.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_alu,  0.93,  0.72,  0.00,  0.00,  0.00,  0.00, 78.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_cfgr,  0.08,  0.02,  0.00, <0.01,  0.00,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_freeze,  0.02,  0.02,  0.00, <0.01,  0.00,  0.00, 10.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_if,  0.24,  0.13,  0.00,  0.03,  0.00,  0.00, 72.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg,  0.11,  0.08,  0.00,  0.00,  0.00,  0.00, 34.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mult_mac,  1.24,  1.13,  0.00,  0.25,  0.00,  1.82, 87.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_reg2mem,  0.07,  0.04,  0.00,  0.00,  0.00,  0.00, 35.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_rf,  0.72,  0.21,  0.28,  0.12,  0.00,  0.00, 95.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_wbmux,  0.31,  0.06,  0.00,  0.00,  0.00,  0.00, 99.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp,  0.98,  0.58,  0.00,  0.14,  0.00,  0.00, 86.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/raygentop_submodules/col16to21,  0.06,  0.03,  0.00,  0.00,  0.00,  0.00, 43.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/raygentop_submodules/delay1x3,  0.02,  0.00,  0.00,  0.00,  0.00,  0.00,  1.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/raygentop_submodules/fifo3,  0.12,  0.09,  0.00,  0.09,  0.00,  0.00, 20.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/raygentop_submodules/linearmap,  0.14,  0.07,  0.00,  0.03,  0.00,  0.00, 28.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/raygentop_submodules/raysend,  0.59,  0.15,  0.00,  0.01,  0.00,  0.00, 92.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/raygentop_submodules/spram21x4,  0.05, <0.01,  0.12,  0.04,  0.00,  0.00, 22.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/sha,  2.21,  1.82,  0.00,  1.07,  0.00,  0.00, 37.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/single_ff, <0.01,  0.00,  0.00,  0.00,  0.00,  0.00,  1.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree,  1.26,  0.89,  0.51,  0.29,  0.00,  0.45, 35.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/addersub,  0.12,  0.06,  0.00,  0.00,  0.00,  0.00, 49.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/branchresolve,  0.07,  0.05,  0.00,  0.00,  0.00,  0.00, 36.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/data_mem,  0.14,  0.07,  0.18,  0.06,  0.00,  0.00, 38.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/dummy_add_sub,  0.12,  0.06,  0.00,  0.00,  0.00,  0.00, 49.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/dummy_counter,  0.14,  0.06,  0.00,  0.06,  0.00,  0.00, 32.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/dummy_mult,  0.08,  0.03,  0.00,  0.00,  0.00,  1.36, 49.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/fakedelay,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/full_adder, <0.01, <0.01,  0.00,  0.00,  0.00,  0.00,  2.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/hi_reg,  0.12, <0.01,  0.00,  0.00,  0.00,  0.00, 33.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/load_data_translator,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit,  0.12,  0.06,  0.00,  0.00,  0.00,  0.00, 49.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/merge26lo,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 31.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/mul,  0.04,  0.01,  0.00, <0.01,  0.00,  0.45, 73.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/nop,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 32.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/onecyclestall, <0.01, <0.01,  0.00, <0.01,  0.00,  0.00,  2.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/pcadder,  0.06,  0.06,  0.00,  0.00,  0.00,  0.00, 47.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w1, <0.01, <0.01,  0.00,  0.00,  0.00,  0.00,  3.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w26,  0.08, <0.01,  0.00,  0.00,  0.00,  0.00, 28.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w32,  0.10, <0.01,  0.00,  0.00,  0.00,  0.00, 34.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/reg_file,  0.25,  0.02,  0.18,  0.00,  0.00,  0.00, 65.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/register_1bit, <0.01, <0.01,  0.00,  0.00,  0.00,  0.00,  2.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/signext16,  0.00,  0.00,  0.00,  0.00,  0.00,  0.00, 24.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/store_data_translator,  0.08,  0.06,  0.00,  0.00,  0.00,  0.00, 36.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/spree_submodules/zeroer, <0.01, <0.01,  0.00,  0.00,  0.00,  0.00, 19.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision0_submodules/combine_res,  0.13,  0.04,  0.00,  0.04,  0.00,  0.00, 19.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr,  0.13,  0.04,  0.00,  0.03,  0.00,  0.00,  9.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr_v1,  0.10,  0.03,  0.05,  0.05,  0.00,  0.00, 13.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_1,  0.05,  0.00,  0.00,  0.00,  0.00,  0.00,  9.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_2,  0.06,  0.00,  0.00,  0.00,  0.00,  0.00, 10.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision0_submodules/scaler,  0.83,  0.33,  0.21,  0.35,  0.00,  0.00, 20.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr,  0.48,  0.16,  0.00,  0.14,  0.00,  0.00, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr,  0.44,  0.16,  0.14,  0.19,  0.00,  0.00, 17.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision0_submodules/sh_reg_1,  0.02,  0.00,  0.00,  0.00,  0.00,  0.00,  9.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_316,  0.03,  0.00,  0.02, <0.01,  0.00,  0.00,  9.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_496,  0.10,  0.00,  0.09,  0.02,  0.00,  0.00,  9.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision1_submodules/corr,  0.39,  0.30,  0.00,  0.09,  0.00,  0.00, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision1_submodules/corr_seq,  0.47,  0.30,  0.00,  0.09,  0.00,  0.00, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision1_submodules/my_divider,  0.12,  0.06,  0.00,  0.04,  0.00,  0.00, 23.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision1_submodules/my_wrapper_divider,  0.06,  0.05,  0.00,  0.03,  0.00,  0.00, 13.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision1_submodules/sh_reg,  0.02,  0.00,  0.00,  0.00,  0.00,  0.00, 17.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq,  2.75,  1.89,  0.00,  0.56,  0.00,  0.00, 65.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm,  0.34,  0.10,  0.00,  0.08,  0.00,  0.00, 25.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq,  3.46,  2.09,  0.00,  0.74,  0.00,  0.00, 81.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f1,  0.61,  0.36,  0.00,  0.15,  0.00,  0.00, 36.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f2,  0.58,  0.34,  0.00,  0.14,  0.00,  0.00, 36.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3,  0.61,  0.37,  0.00,  0.15,  0.00,  0.00, 32.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1,  0.11,  0.00,  0.00,  0.00,  0.00,  3.18, 23.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f2,  0.11,  0.03,  0.05,  0.02,  0.00,  2.27, 23.50
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7,  3.23,  1.90,  0.14,  0.87,  0.00,  0.00, 61.00
/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/stereovision3,  0.37,  0.12,  0.00,  0.07,  0.00,  0.00, 20.50
