{"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI\/ClockPhase"]]},"variants":[{"paths":["\/documentation\/coreavr\/spi\/clockphase\/sample"],"traits":[{"interfaceLanguage":"swift"}]}],"metadata":{"role":"symbol","externalID":"s:7CoreAVR3SPIO10ClockPhaseO6sampleyA2EmF","symbolKind":"case","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"sample"}],"roleHeading":"Case","modules":[{"name":"CoreAVR"}],"title":"SPI.ClockPhase.sample"},"schemaVersion":{"minor":3,"major":0,"patch":0},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI\/ClockPhase\/sample"},"sections":[],"kind":"symbol","primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["macOS"],"tokens":[{"kind":"keyword","text":"case"},{"text":" ","kind":"text"},{"text":"sample","kind":"identifier"}],"languages":["swift"]}]}],"references":{"doc://CoreAVR/documentation/CoreAVR/SPI/ClockPhase/sample":{"fragments":[{"kind":"keyword","text":"case"},{"text":" ","kind":"text"},{"text":"sample","kind":"identifier"}],"role":"symbol","url":"\/documentation\/coreavr\/spi\/clockphase\/sample","kind":"symbol","type":"topic","abstract":[],"title":"SPI.ClockPhase.sample","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI\/ClockPhase\/sample"},"doc://CoreAVR/documentation/CoreAVR/SPI/ClockPhase":{"role":"symbol","fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"ClockPhase"}],"abstract":[],"url":"\/documentation\/coreavr\/spi\/clockphase","type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI\/ClockPhase","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ClockPhase"}],"title":"SPI.ClockPhase"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/SPI":{"kind":"symbol","title":"SPI","role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI","navigatorTitle":[{"text":"SPI","kind":"identifier"}],"url":"\/documentation\/coreavr\/spi","fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"text":"SPI","kind":"identifier"}],"abstract":[{"text":"SPIü§ûüèº‚Äì Serial Peripheral Interface","type":"text"}],"type":"topic"}}}