<dec f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='170' type='bool llvm::ARMBaseInstrInfo::isAddrMode3OpMinusReg(const llvm::MachineInstr &amp; MI, unsigned int Op) const'/>
<def f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='575' ll='585' type='bool llvm::ARMBaseInstrInfo::isAddrMode3OpMinusReg(const llvm::MachineInstr &amp; MI, unsigned int Op) const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='573'>// Load with negative register offset requires additional 1cyc and +I unit
// for Cortex A57</doc>
