Timing Analyzer report for Clock_RS
Mon Nov 01 14:57:48 2021
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.285 ns    ; R    ; Q  ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 9.285 ns        ; R    ; Q  ;
; N/A   ; None              ; 8.914 ns        ; S    ; Q  ;
; N/A   ; None              ; 8.739 ns        ; CP   ; Q  ;
; N/A   ; None              ; 8.359 ns        ; R    ; -Q ;
; N/A   ; None              ; 7.988 ns        ; S    ; -Q ;
; N/A   ; None              ; 7.813 ns        ; CP   ; -Q ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Nov 01 14:57:48 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Clock_RS -c Clock_RS --timing_analysis_only
Info: Found combinational loop of 1 nodes
    Info: Node "7400:inst3|4~38"
Info: Longest tpd from source pin "R" to destination pin "Q" is 9.285 ns
    Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_G18; Fanout = 2; PIN Node = 'R'
    Info: 2: + IC(0.000 ns) + CELL(3.828 ns) = 5.062 ns; Loc. = LC_X1_Y27_N2; Fanout = 3; COMB LOOP Node = '7400:inst3|4~38'
        Info: Loc. = LC_X1_Y27_N2; Node "7400:inst3|4~38"
    Info: 3: + IC(0.334 ns) + CELL(0.366 ns) = 5.762 ns; Loc. = LC_X1_Y27_N4; Fanout = 1; COMB Node = '7400:inst2|4'
    Info: 4: + IC(1.147 ns) + CELL(2.376 ns) = 9.285 ns; Loc. = PIN_J19; Fanout = 0; PIN Node = 'Q'
    Info: Total cell delay = 7.804 ns ( 84.05 % )
    Info: Total interconnect delay = 1.481 ns ( 15.95 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Mon Nov 01 14:57:48 2021
    Info: Elapsed time: 00:00:00


