
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	
Date:		Fri Jan 10 16:27:07 2025
Host:		ece.nitdgp.ac.in (x86_64 w/Linux 4.18.0-425.19.2.el8_7.x86_64) (6cores*12cpus*12th Gen Intel(R) Core(TM) i5-12500 18432KB)
OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)

License:
		[16:27:07.275897] Configured Lic search path (21.01-s002): 5280@14.139.1.126

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 22.20 fill procedures
<CMD> win
<CMD> save_global Default.globals
<CMD> set init_gnd_net {VSS VSSO}
<CMD> set init_lef_file {../../../../../sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/lef/scl18fs120_tech.lef ../../../../../sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/lef/scl18fs120_std.lef ../../../../../sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/lef/tsl18cio250_4lm.lef}
<CMD> set init_verilog ../Synthesis/luhn_netlist.v
<CMD> set init_mmmc_file viewdefination.tcl
<CMD> set init_io_file padframe.io
<CMD> set init_pwr_net {VDD VDDO}
<CMD> init_design
#% Begin Load MMMC data ... (date=01/10 16:28:54, mem=1017.0M)
#% End Load MMMC data ... (date=01/10 16:28:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.9M, current mem=1017.9M)
my_rc_corner_worst

Loading LEF file ../../../../../sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/lef/scl18fs120_tech.lef ...

Loading LEF file ../../../../../sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/lef/scl18fs120_std.lef ...
Set DBUPerIGU to M2 pitch 560.

Loading LEF file ../../../../../sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/lef/tsl18cio250_4lm.lef ...
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from viewdefination.tcl
Reading my_max_library_set timing library '/home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 104953)
Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 157476)
Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 288762)
Read 534 cells in library 'tsl18fs120_scl_ss' 
Reading my_max_library_set timing library '/home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_max.lib' ...
Read 93 cells in library 'tsl18cio250_max' 
Reading my_min_library_set timing library '/home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 104965)
Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 157496)
Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 288805)
Read 534 cells in library 'tsl18fs120_scl_ff' 
Reading my_min_library_set timing library '/home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.lib' ...
Read 93 cells in library 'tsl18cio250_min' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=39.4M, fe_cpu=0.35min, fe_real=1.80min, fe_mem=1122.8M) ***
#% Begin Load netlist data ... (date=01/10 16:28:55, mem=1042.4M)
*** Begin netlist parsing (mem=1122.8M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 627 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../Synthesis/luhn_netlist.v'

*** Memory Usage v#1 (Current mem = 1122.805M, initial mem = 483.879M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1122.8M) ***
#% End Load netlist data ... (date=01/10 16:28:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1061.8M, current mem=1061.8M)
Top level cell is luhn_top_module.
Hooked 1254 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell luhn_top_module ...
*** Netlist is unique.
** info: there are 1288 modules.
** info: there are 423 stdCell insts.
** info: there are 7 Pad insts.

*** Memory Usage v#1 (Current mem = 1173.219M, initial mem = 483.879M) ***
Reading IO assignment file "padframe.io" ...
Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
**WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 280 (derived)
Start create_tracks
Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.04 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: my_analysis_view_setup
    RC-Corner Name        : my_rc_corner_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: my_analysis_view_hold
    RC-Corner Name        : my_rc_corner_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/vlsi18/Desktop/24EC4205/project1/project1/luhn_corrected/Synthesis/luhn_sdc_generated.sdc' ...
Current (total cpu=0:00:21.4, real=0:01:49, peak res=1353.7M, current mem=1353.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/vlsi18/Desktop/24EC4205/project1/project1/luhn_corrected/Synthesis/luhn_sdc_generated.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/vlsi18/Desktop/24EC4205/project1/project1/luhn_corrected/Synthesis/luhn_sdc_generated.sdc, Line 10).

luhn_top_module
INFO (CTE): Reading of timing constraints file /home/vlsi18/Desktop/24EC4205/project1/project1/luhn_corrected/Synthesis/luhn_sdc_generated.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1372.4M, current mem=1372.4M)
Current (total cpu=0:00:21.4, real=0:01:49, peak res=1372.4M, current mem=1372.4M)
Total number of combinational cells: 321
Total number of sequential cells: 203
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
Total number of usable buffers: 13
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
Total number of usable inverters: 12
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
Total number of identified usable delay cells: 13
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
*** Message Summary: 1496 warning(s), 0 error(s)

<CMD> fit
<CMD> uiSetTool ruler
<CMD> fit
<CMD> floorPlan -site CoreSite -noSnapToGrid -d 775 775 20 20 20 20
**WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 280 (derived)
Start create_tracks
Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> saveDesign top_floorplan
#% Begin save design ... (date=01/10 16:32:36, mem=1494.4M)
% Begin Save ccopt configuration ... (date=01/10 16:32:36, mem=1494.4M)
% End Save ccopt configuration ... (date=01/10 16:32:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1495.6M, current mem=1495.6M)
% Begin Save netlist data ... (date=01/10 16:32:36, mem=1495.6M)
Writing Binary DB to top_floorplan.dat/luhn_top_module.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/10 16:32:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1496.3M, current mem=1496.3M)
Saving symbol-table file ...
Saving congestion map file top_floorplan.dat/luhn_top_module.route.congmap.gz ...
% Begin Save AAE data ... (date=01/10 16:32:36, mem=1496.8M)
Saving AAE Data ...
% End Save AAE data ... (date=01/10 16:32:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1496.8M, current mem=1496.8M)
Saving preference file top_floorplan.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/10 16:32:36, mem=1501.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/10 16:32:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1501.2M, current mem=1501.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/10 16:32:36, mem=1501.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/10 16:32:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1501.9M, current mem=1501.9M)
% Begin Save routing data ... (date=01/10 16:32:36, mem=1501.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1632.0M) ***
% End Save routing data ... (date=01/10 16:32:37, total cpu=0:00:00.0, real=0:00:01.0, peak res=1502.3M, current mem=1502.3M)
Saving property file top_floorplan.dat/luhn_top_module.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1635.0M) ***
% Begin Save power constraints data ... (date=01/10 16:32:37, mem=1503.8M)
% End Save power constraints data ... (date=01/10 16:32:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1503.8M, current mem=1503.8M)
my_rc_corner_worst
Generated self-contained design top_floorplan.dat
#% End save design ... (date=01/10 16:32:37, total cpu=0:00:00.2, real=0:00:01.0, peak res=1531.8M, current mem=1505.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side n
Added 8 of filler cell 'pfeed10000' on top side.
<CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side e
Added 8 of filler cell 'pfeed10000' on right side.
<CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side w
Added 8 of filler cell 'pfeed10000' on left side.
<CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side s
Added 8 of filler cell 'pfeed10000' on bottom side.
<CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side n
Added 0 of filler cell 'pfeed01000' on top side.
<CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side e
Added 0 of filler cell 'pfeed01000' on right side.
<CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side w
Added 0 of filler cell 'pfeed01000' on left side.
<CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side s
Added 0 of filler cell 'pfeed01000' on bottom side.
<CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side n
Added 0 of filler cell 'pfeed00010' on top side.
<CMD> fit
<CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side e
Added 0 of filler cell 'pfeed00010' on right side.
<CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side w
Added 0 of filler cell 'pfeed00010' on left side.
<CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side s
Added 0 of filler cell 'pfeed00010' on bottom side.
<CMD> saveDesign top_pad_filler
#% Begin save design ... (date=01/10 16:36:57, mem=1506.3M)
% Begin Save ccopt configuration ... (date=01/10 16:36:57, mem=1506.3M)
% End Save ccopt configuration ... (date=01/10 16:36:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.3M, current mem=1506.3M)
% Begin Save netlist data ... (date=01/10 16:36:57, mem=1506.3M)
Writing Binary DB to top_pad_filler.dat/luhn_top_module.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/10 16:36:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)
Saving symbol-table file ...
Saving congestion map file top_pad_filler.dat/luhn_top_module.route.congmap.gz ...
% Begin Save AAE data ... (date=01/10 16:36:57, mem=1506.4M)
Saving AAE Data ...
% End Save AAE data ... (date=01/10 16:36:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)
Saving preference file top_pad_filler.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/10 16:36:57, mem=1506.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/10 16:36:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/10 16:36:57, mem=1506.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/10 16:36:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)
% Begin Save routing data ... (date=01/10 16:36:57, mem=1506.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1653.0M) ***
% End Save routing data ... (date=01/10 16:36:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)
Saving property file top_pad_filler.dat/luhn_top_module.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1656.0M) ***
% Begin Save power constraints data ... (date=01/10 16:36:57, mem=1506.4M)
% End Save power constraints data ... (date=01/10 16:36:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)
my_rc_corner_worst
Generated self-contained design top_pad_filler.dat
#% End save design ... (date=01/10 16:36:57, total cpu=0:00:00.2, real=0:00:00.0, peak res=1537.1M, current mem=1506.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> fit
<CMD> fit
<CMD> zoomBox 153.49700 86.88700 935.89300 465.14700
<CMD> zoomBox 400.41800 137.86500 808.83300 335.31900
<CMD> fit
<CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
435 new pwr-pin connections were made to global net 'VDD'.
<CMD> fit
<CMD> fit
<CMD> uiSetTool select
<CMD> fit
<CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
435 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
12 new pwr-pin connections were made to global net 'VDDO'.
<CMD> globalNetConnect VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
12 new gnd-pin connections were made to global net 'VSSO'.
<CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1
#% Begin addRing (date=01/10 16:40:52, mem=1506.4M)
**ERROR: (IMPTCM-46):	Argument "{-layer }" is required for command "addRing", either this option is not specified or an option prior to it is not specified correctly.
#% End addRing (date=01/10 16:40:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)
  
invalid command name "-stacked_via_top_layer"
invalid command name "core"
<CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -followcore -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 6 -spacing 2 -offset 2
#% Begin addRing (date=01/10 16:41:43, mem=1506.4M)

Usage: addRing [-help]
               [-around {each_block each_reef power_domain default_power_domain selected cluster shared_cluster user_defined}]
               [-center <0|1>] [-exclude_selected <0|1>]
               [-extend_corner {tl tr bl br lt lb rt rb}] [-follow {core io}]
               [-jog_distance <real_value>] -nets <name-or-value>
               [-offset_adjustment {automatic fixed}] [-rectangle <0|1>]
               [-skip_side {top bottom left right}]
               [-snap_wire_center_to_grid {None Grid Half_Grid Either}]
               [-threshold {value|auto}] [-type {core_rings block_rings}]
               [-uda <subclass_string>] [-use_interleaving_wire_group <0|1>]
               [-use_wire_group <0|1>] [-use_wire_group_bits <value>]
               [-use_wire_group_reinforcement <0|1>]
               [-use_wire_group_reinforcement_group_via <0|1>]
               [-use_wire_group_reinforcement_spacing_width {spacing width}]
               [-user_defined_region <x1 y1 x2 y2 ...>] {-layer {layer | {top top_layer bottom bottom_layer left left_layer right right_layer}} } {-width {value | {top top_width bottom bottom_width left left_width right right_width}} } {-spacing {value | {top top_spacing bottom bottom_spacing left left_spacing right right_spacing}} } [-offset {value | {top top_offset bottom bottom_offset left left_offset right right_offset}} ]

**ERROR: (IMPTCM-48):	"-followcore" is not a legal option for command "addRing". Either the current option or an option prior to it is not specified correctly.
#% End addRing (date=01/10 16:41:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)

<CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 6 -spacing 2 -offset 2
#% Begin addRing (date=01/10 16:41:54, mem=1506.4M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..


viaInitial starts at Fri Jan 10 16:41:54 2025
viaInitial ends at Fri Jan 10 16:41:54 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1653.3M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M3   |        4       |       NA       |
|  TOP_V |        8       |        0       |
|  TOP_M |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=01/10 16:41:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1509.8M, current mem=1509.8M)
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe} -layerChangeRange {M1 TOP_M} -blockPinTarget nearestTarget -padPinPortConnect {allPort oneGeom} -padPinTarget nearestTarget -corePinTarget firstAfterRowEnd -floatingStripeTarget {blockring padring ring stripe ringpin blockpin followpin} -allowJogging 1 -crossoverViaLayerRange {M1 TOP_M} -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange {M1 TOP_M}
#% Begin sroute (date=01/10 16:46:21, mem=1509.9M)
*** Begin SPECIAL ROUTE on Fri Jan 10 16:46:21 2025 ***
SPECIAL ROUTE ran on directory: /home/vlsi18/Desktop/24EC4205/project1/project1/luhn_corrected/pd
SPECIAL ROUTE ran on machine: ece.nitdgp.ac.in (Linux 4.18.0-425.19.2.el8_7.x86_64 x86_64 3.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 4
srouteTopTargetLayerLimit set to 4
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3183.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 8 layers, 4 routing layers, 1 overlap layer
Read in 549 macros, 40 used
Read in 80 components
  32 core components: 32 unplaced, 0 placed, 0 fixed
  44 pad components: 0 unplaced, 32 placed, 12 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 7 logical pins
Read in 7 nets
Read in 4 special nets, 2 routed
Read in 112 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 3
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 84
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 95
  Number of Followpin connections: 42
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3222.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 5 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Jan 10 16:46:21 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Jan 10 16:46:21 2025
sroute created 230 wires.
ViaGen created 250 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       128      |       NA       |
|   V2   |       84       |        0       |
|   M2   |       23       |       NA       |
|   V3   |       83       |        0       |
|   M3   |       55       |       NA       |
|  TOP_V |       83       |        0       |
|  TOP_M |       24       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=01/10 16:46:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=1546.8M, current mem=1526.9M)
<CMD> zoomBox -130.97700 191.56200 789.48700 636.57300
<CMD> zoomBox 54.48400 325.43300 534.97300 557.73200
<CMD> zoomBox 151.29600 396.14300 402.11500 517.40500
<CMD> zoomBox 18.74100 299.32600 584.02400 572.62000
<CMD> zoomBox -280.00900 81.12400 994.00400 697.06300
<CMD> fit
<CMD> zoomBox 18.42200 253.81500 800.81700 632.07500
<CMD> zoomBox 147.44900 350.65100 494.60300 518.48700
<CMD> zoomBox 204.69800 393.61600 358.73400 468.08700
<CMD> zoomBox 246.69100 413.09200 315.03900 446.13600
<CMD> zoomBox 157.36300 371.61000 408.20500 492.88300
<CMD> zoomBox -102.85900 250.76800 679.61500 629.06600
<CMD> fit
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_distance 40 -skip_via_on_pin StandardCell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing -nets {VDD VSS} -stacked_via_bottom_layer M1
#% Begin addStripe (date=01/10 16:49:09, mem=1527.1M)

Usage: addStripe [-help] [-all_blocks <0|1>] [-area <x1 y1 x2 y2 ...>]
                 [-area_blockage < {x1 y1 x2 y2}... {x1 y1 x2 y2 x3 y3 x4 y4 ...} ...>]
                 [-between_bumps <0|1>] [-block_ring_bottom_layer_limit <layer>]
                 [-block_ring_top_layer_limit <layer>] [-create_pins <0|1>]
                 [-direction {horizontal vertical}]
                 [-extend_to {design_boundary first_padring last_padring all_domains}]
                 [-insts <instance_name>] -layer <layer> [-master <master_cell>]
                 [-max_same_layer_jog_length <real_value>]
                 [-merge_stripes_value <auto|value>] [-narrow_channel <0|1>]
                 -nets <list_of_nets> [-number_of_sets <integer_value>]
                 [-over_bumps <0|1>] [-over_physical_pins <0|1>]
                 [-over_pins <0|1>] [-over_power_domain <0|1>]
                 [-padcore_ring_bottom_layer_limit <layer>]
                 [-padcore_ring_top_layer_limit <layer>] [-pin_layer <layer>]
                 [-pin_offset <real_value>] [-pin_width <min_value max_value>]
                 [-power_domains <domain_name>] [-report_cut_stripe <log name>]
                 [-same_layer_target_only <0|1>]
                 [-set_to_set_distance <real_value>] [-spacing <name_or_value>]
                 [-stapling <stripe_length>|auto {<ref_offeset ref_pitch:pitch_num> | <ref_layer1>} [ref_layer2]>]
                 [-start <real_value>] [-start_from {left right bottom top}]
                 [-start_offset <real_value>] [-stop <real_value>]
                 [-stop_offset <real_value>] [-switch_layer_over_obs <0|1>]
                 [-uda <subclass_string>] [-use_interleaving_wire_group <0|1>]
                 [-use_wire_group {-1 0 1}]
                 [-use_wire_group_bits <integer_value>] [-via_columns <integer>]
                 [-via_rows <integer>] -width <name_or_value> [-snap_wire_center_to_grid {None Grid Mask1_Grid Mask2_Grid Half_Grid Either} [-allow_snapping_override_custom_spacing <0|1>]]

**ERROR: (IMPTCM-48):	"-set_to_distance" is not a legal option for command "addStripe". Either the current option or an option prior to it is not specified correctly.
#% End addStripe (date=01/10 16:49:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.1M, current mem=1527.1M)

<CMD> fit
<CMD> zoomBox 86.42800 91.36000 1169.32500 614.90100
<CMD> zoomBox 167.35300 191.58300 732.63300 464.87500
<CMD> zoomBox 201.45600 233.81700 548.60900 401.65300
<CMD> zoomBox 209.59700 243.90000 504.67700 386.56000
<CMD> zoomBox 231.64800 271.21000 385.68200 345.68000
<CMD> zoomBox 243.15700 285.46500 323.56700 324.34000
<CMD> fit
<CMD> zoomBox -398.25300 33.93500 1100.56800 758.56000
<CMD> zoomBox -93.41900 265.57000 571.61800 587.09100
<CMD> zoomBox -56.94800 293.28300 508.33300 566.57600
<CMD> zoomBox 54.80700 384.42700 305.62500 505.68800
<CMD> zoomBox 104.39200 424.86600 215.68300 478.67100
<CMD> fit
<CMD> saveDesign top_power_rings
#% Begin save design ... (date=01/10 16:49:55, mem=1527.3M)
% Begin Save ccopt configuration ... (date=01/10 16:49:55, mem=1527.3M)
% End Save ccopt configuration ... (date=01/10 16:49:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.3M, current mem=1525.3M)
% Begin Save netlist data ... (date=01/10 16:49:55, mem=1525.3M)
Writing Binary DB to top_power_rings.dat/luhn_top_module.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/10 16:49:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1525.3M, current mem=1525.3M)
Saving symbol-table file ...
Saving congestion map file top_power_rings.dat/luhn_top_module.route.congmap.gz ...
% Begin Save AAE data ... (date=01/10 16:49:56, mem=1525.8M)
Saving AAE Data ...
% End Save AAE data ... (date=01/10 16:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1525.8M, current mem=1525.8M)
Saving preference file top_power_rings.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/10 16:49:56, mem=1526.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/10 16:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.3M, current mem=1526.3M)
Saving PG file top_power_rings.dat/luhn_top_module.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Jan 10 16:49:56 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1683.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/10 16:49:56, mem=1526.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/10 16:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.3M, current mem=1526.3M)
% Begin Save routing data ... (date=01/10 16:49:56, mem=1526.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1683.2M) ***
% End Save routing data ... (date=01/10 16:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.5M, current mem=1526.5M)
Saving property file top_power_rings.dat/luhn_top_module.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1687.2M) ***
% Begin Save power constraints data ... (date=01/10 16:49:56, mem=1526.5M)
% End Save power constraints data ... (date=01/10 16:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.5M, current mem=1526.5M)
my_rc_corner_worst
Generated self-contained design top_power_rings.dat
#% End save design ... (date=01/10 16:49:56, total cpu=0:00:00.2, real=0:00:01.0, peak res=1556.8M, current mem=1526.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -fp false
<CMD> getPlaceMode -place_hierarchical_flow -quiet
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -place_global_place_io_pins -quiet
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -quiet -place_global_exp_enable_3d
*** placeDesign #1 [begin] : totSession cpu/real = 0:01:40.9/0:23:13.4 (0.1), mem = 1683.2M
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
<CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
<CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> getPlaceMode -user -resetCombineRFLevel
<CMD> getPlaceMode -quiet -resetCombineRFLevel
<CMD> setPlaceMode -resetCombineRFLevel 1000
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD_INTERNAL> colorizeGeometry
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
Set Default Input Pin Transition as 1 ps.
<CMD> set delaycal_input_transition_delay 1ps
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.37031 -from {0xc 0xf} -to 0x10 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.37031 -from {0x13 0x16} -to 0x17 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.37031 -from 0x19 -to 0x1a
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.37031 -from 0x1d -to 0x1e
<CMD> setPathGroupOptions reg2reg_tmp.37031 -effortLevel high
Effort level <high> specified for reg2reg_tmp.37031 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1740.1 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: luhn_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1817.13)
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getAnalysisMode -analysisType -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> all_setup_analysis_views
<CMD> all_hold_analysis_views
<CMD> get_analysis_view $view -delay_corner
<CMD> get_delay_corner $dcCorner -power_domain_list
<CMD> get_delay_corner $dcCorner -library_set
<CMD> get_library_set $libSetName -si
<CMD> get_delay_corner $dcCorner -late_library_set
<CMD> get_delay_corner $dcCorner -early_library_set
<CMD> get_analysis_view $view -delay_corner
<CMD> get_delay_corner $dcCorner -power_domain_list
<CMD> get_delay_corner $dcCorner -library_set
<CMD> get_library_set $libSetName -si
<CMD> get_delay_corner $dcCorner -late_library_set
<CMD> get_delay_corner $dcCorner -early_library_set
**WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 397
End delay calculation. (MEM=1973.74 CPU=0:00:00.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1973.74 CPU=0:00:00.1 REAL=0:00:01.0)
<CMD> reset_path_group -name reg2out_tmp.37031
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.37031
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.37031
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.37031
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
<CMD> getPlaceMode -quiet -expSkipGP
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1956.2M)" ...
<CMD> setDelayCalMode -engine feDc
No user-set net weight.
Net fanout histogram:
2		: 285 (76.6%) nets
3		: 21 (5.6%) nets
4     -	14	: 59 (15.9%) nets
15    -	39	: 6 (1.6%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 1 (0.3%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPDB-2078):	Output pin ZN of instance g24509__5477 is connected to ground net datapath_sum[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin ZN of instance g24511__5107 is connected to ground net datapath_sum[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin ZN of instance g24514__8428 is connected to ground net datapath_sum[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin ZN of instance g24508__6417 is connected to ground net datapath_sum[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin ZN of instance g24510__2398 is connected to ground net datapath_sum[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin ZN of instance g24513__4319 is connected to ground net datapath_sum[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin ZN of instance g24512__6260 is connected to ground net datapath_sum[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][3]102 is connected to ground net datapath_card_number[4][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][2]101 is connected to ground net datapath_card_number[4][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][1]100 is connected to ground net datapath_card_number[4][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][0]99 is connected to ground net datapath_card_number[4][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][3]118 is connected to ground net datapath_card_number[6][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][2]117 is connected to ground net datapath_card_number[6][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][1]116 is connected to ground net datapath_card_number[6][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][0]115 is connected to ground net datapath_card_number[6][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][3]166 is connected to ground net datapath_card_number[12][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][2]165 is connected to ground net datapath_card_number[12][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][1]164 is connected to ground net datapath_card_number[12][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][0]163 is connected to ground net datapath_card_number[12][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[9][3]142 is connected to ground net datapath_card_number[9][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#std cell=423 (0 fixed + 423 movable) #buf cell=0 #inv cell=20 #block=0 (0 floating + 0 preplaced)
#ioInst=48 #net=372 #term=1190 #term/net=3.20, #fixedIo=48, #floatIo=0, #fixedPin=7, #floatPin=0
stdCell: 423 single + 0 double + 0 multi
Total standard cell length = 2.3834 (mm), area = 0.0133 (mm^2)
Estimated cell power/ground rail width = 0.700 um
Average module density = 0.248.
Density for the design = 0.248.
       = stdcell_area 4256 sites (13347 um^2) / alloc_area 17179 sites (53873 um^2).
Pin Density = 0.06927.
            = total # of pins 1190 / total area 17179.
=== lastAutoLevel = 7 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 3.476e+03 (2.08e+03 1.40e+03)
              Est.  stn bbox = 4.359e+03 (2.57e+03 1.79e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1919.3M
Iteration  2: Total net bbox = 3.476e+03 (2.08e+03 1.40e+03)
              Est.  stn bbox = 4.359e+03 (2.57e+03 1.79e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1919.3M
Iteration  3: Total net bbox = 1.744e+03 (1.00e+03 7.39e+02)
              Est.  stn bbox = 2.768e+03 (1.57e+03 1.20e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1921.7M
Iteration  4: Total net bbox = 1.695e+03 (9.76e+02 7.19e+02)
              Est.  stn bbox = 2.695e+03 (1.53e+03 1.16e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1921.7M
Iteration  5: Total net bbox = 3.069e+03 (1.22e+03 1.85e+03)
              Est.  stn bbox = 4.359e+03 (1.81e+03 2.55e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1921.7M
Iteration  6: Total net bbox = 4.800e+03 (2.39e+03 2.41e+03)
              Est.  stn bbox = 6.426e+03 (3.23e+03 3.20e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1923.7M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  7: Total net bbox = 5.544e+03 (3.04e+03 2.51e+03)
              Est.  stn bbox = 7.171e+03 (3.87e+03 3.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1925.2M
Iteration  8: Total net bbox = 5.544e+03 (3.04e+03 2.51e+03)
              Est.  stn bbox = 7.171e+03 (3.87e+03 3.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1925.2M
Iteration  9: Total net bbox = 6.864e+03 (3.38e+03 3.48e+03)
              Est.  stn bbox = 8.597e+03 (4.27e+03 4.32e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1926.2M
Iteration 10: Total net bbox = 7.377e+03 (3.78e+03 3.60e+03)
              Est.  stn bbox = 9.104e+03 (4.67e+03 4.44e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1926.2M
Iteration 11: Total net bbox = 7.377e+03 (3.78e+03 3.60e+03)
              Est.  stn bbox = 9.104e+03 (4.67e+03 4.44e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1926.2M
*** cost = 7.377e+03 (3.78e+03 3.60e+03) (cpu for global=0:00:00.4) real=0:00:01.0***
**WARN: (IMPDB-2078):	Output pin ZN of instance g24509__5477 is connected to ground net datapath_sum[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin ZN of instance g24511__5107 is connected to ground net datapath_sum[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin ZN of instance g24514__8428 is connected to ground net datapath_sum[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin ZN of instance g24508__6417 is connected to ground net datapath_sum[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin ZN of instance g24510__2398 is connected to ground net datapath_sum[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin ZN of instance g24513__4319 is connected to ground net datapath_sum[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin ZN of instance g24512__6260 is connected to ground net datapath_sum[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][3]102 is connected to ground net datapath_card_number[4][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][2]101 is connected to ground net datapath_card_number[4][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][1]100 is connected to ground net datapath_card_number[4][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][0]99 is connected to ground net datapath_card_number[4][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][3]118 is connected to ground net datapath_card_number[6][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][2]117 is connected to ground net datapath_card_number[6][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][1]116 is connected to ground net datapath_card_number[6][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][0]115 is connected to ground net datapath_card_number[6][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][3]166 is connected to ground net datapath_card_number[12][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][2]165 is connected to ground net datapath_card_number[12][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][1]164 is connected to ground net datapath_card_number[12][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][0]163 is connected to ground net datapath_card_number[12][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[9][3]142 is connected to ground net datapath_card_number[9][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
Core Placement runtime cpu: 0:00:00.4 real: 0:00:01.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:42 mem=1926.2M) ***
Total net bbox length = 7.396e+03 (3.798e+03 3.598e+03) (ext = 4.632e+02)
Move report: Detail placement moves 423 insts, mean move: 2.98 um, max move: 59.17 um 
	Max move on inst (g24566__6417): (311.68, 337.15) --> (331.60, 376.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1950.2MB
Summary Report:
Instances move: 423 (out of 423 movable)
Instances flipped: 0
Mean displacement: 2.98 um
Max displacement: 59.17 um (Instance: g24566__6417) (311.681, 337.152) -> (331.6, 376.4)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: aoi22d1
Total net bbox length = 7.000e+03 (3.342e+03 3.658e+03) (ext = 4.614e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1950.2MB
*** Finished refinePlace (0:01:42 mem=1950.2M) ***
*** End of Placement (cpu=0:00:00.5, real=0:00:01.0, mem=1950.2M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 25 )
Density distribution unevenness ratio = 45.795%
<CMD> setDelayCalMode -engine aae
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.37031 -from {0x22 0x25} -to 0x26 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.37031 -from {0x29 0x2c} -to 0x2d -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.37031 -from 0x2f -to 0x30
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.37031 -from 0x33 -to 0x34
<CMD> setPathGroupOptions reg2reg_tmp.37031 -effortLevel high
Effort level <high> specified for reg2reg_tmp.37031 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: luhn_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1966.49)
**WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 397
End delay calculation. (MEM=2001.7 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2001.7 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> reset_path_group -name reg2out_tmp.37031
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.37031
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.37031
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.37031
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> congRepair
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] TOP_M has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 895
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 372 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 372
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 372 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.848000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2000.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                Length (um)  Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1     (1H)             0  1192 
[NR-eGR]  M2     (2V)          4799  1588 
[NR-eGR]  M3     (3H)          4372    10 
[NR-eGR]  TOP_M  (4V)             7     0 
[NR-eGR] ---------------------------------
[NR-eGR]         Total         9178  2790 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7000um
[NR-eGR] Total length: 9178um, number of vias: 2790
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1191um, number of vias: 271
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2000.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 1941.2M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD_INTERNAL> spInternalUse tdgp clearSkpData
Tdgp not successfully inited but do clear! skip clearing
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> setPlaceMode -reset -resetCombineRFLevel
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810         2  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPDB-2078         208  Output pin %s of instance %s is connecte...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 214 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
*** placeDesign #1 [finish] : cpu/real = 0:00:01.6/0:00:02.7 (0.6), totSession cpu/real = 0:01:42.5/0:23:16.1 (0.1), mem = 1941.2M
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> zoomBox -165.61000 127.77500 917.28800 651.31700
<CMD> zoomBox 36.16000 230.04200 701.19500 551.56200
<CMD> zoomBox 189.65300 307.83900 536.80600 475.67500
<CMD> zoomBox 269.77600 348.45000 450.99300 436.06200
<CMD> zoomBox 318.45300 373.12300 398.86000 411.99700
<CMD> zoomBox 337.01000 382.53000 378.98400 402.82300
<CMD> zoomBox 344.83000 386.49300 370.60900 398.95600
<CMD> zoomBox 350.77900 389.50800 364.23600 396.01400
<CMD> fit
<CMD> saveDesign top_placement
#% Begin save design ... (date=01/10 16:50:59, mem=1691.9M)
% Begin Save ccopt configuration ... (date=01/10 16:50:59, mem=1691.9M)
% End Save ccopt configuration ... (date=01/10 16:50:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1691.9M, current mem=1691.9M)
% Begin Save netlist data ... (date=01/10 16:50:59, mem=1691.9M)
Writing Binary DB to top_placement.dat/luhn_top_module.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/10 16:50:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1692.1M, current mem=1692.1M)
Saving symbol-table file ...
Saving congestion map file top_placement.dat/luhn_top_module.route.congmap.gz ...
% Begin Save AAE data ... (date=01/10 16:50:59, mem=1692.4M)
Saving AAE Data ...
% End Save AAE data ... (date=01/10 16:50:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1692.4M, current mem=1692.4M)
Saving preference file top_placement.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/10 16:50:59, mem=1693.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/10 16:50:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.0M, current mem=1693.0M)
Saving PG file top_placement.dat/luhn_top_module.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Jan 10 16:50:59 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1944.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/10 16:50:59, mem=1693.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/10 16:50:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.0M, current mem=1693.0M)
% Begin Save routing data ... (date=01/10 16:50:59, mem=1693.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1944.0M) ***
% End Save routing data ... (date=01/10 16:50:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.2M, current mem=1693.2M)
Saving property file top_placement.dat/luhn_top_module.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1947.0M) ***
% Begin Save power constraints data ... (date=01/10 16:50:59, mem=1693.2M)
% End Save power constraints data ... (date=01/10 16:50:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.2M, current mem=1693.2M)
my_rc_corner_worst
Generated self-contained design top_placement.dat
#% End save design ... (date=01/10 16:50:59, total cpu=0:00:00.2, real=0:00:00.0, peak res=1723.7M, current mem=1693.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setOptMode -fixCap                         true
setOptMode -fixFanoutLoad                  false
setOptMode -fixTran                        true
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              bcwc
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl

*** place_opt_design #1 [begin] : totSession cpu/real = 0:01:47.0/0:24:26.5 (0.1), mem = 1944.0M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:47.0/0:24:26.5 (0.1), mem = 1944.0M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:47.0/0:24:26.5 (0.1), mem = 1944.0M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1692.9M, totSessionCpu=0:01:47 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:47.0/0:24:26.5 (0.1), mem = 1944.0M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1937.42 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1694.6M, totSessionCpu=0:01:48 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1938.42 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] TOP_M has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 895
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 372 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 372
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 372 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.993600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                Length (um)  Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1     (1H)             0  1192 
[NR-eGR]  M2     (2V)          4866  1591 
[NR-eGR]  M3     (3H)          4456    12 
[NR-eGR]  TOP_M  (4V)             8     0 
[NR-eGR] ---------------------------------
[NR-eGR]         Total         9330  2795 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7000um
[NR-eGR] Total length: 9330um, number of vias: 2795
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1264um, number of vias: 268
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1939.42 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'luhn_top_module' of instances=471 and nets=490 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design luhn_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1939.422M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: luhn_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1953.26)
**WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 397
End delay calculation. (MEM=2031.62 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2031.62 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:48 mem=2023.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 27.427  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    8    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |      2 (2)       |
|   max_tran     |      4 (4)       |   -2.249   |      5 (5)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 24.774%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1748.4M, totSessionCpu=0:01:48 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.5 (0.8), totSession cpu/real = 0:01:48.2/0:24:28.0 (0.1), mem = 1997.9M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1997.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1997.9M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:48.3/0:24:28.0 (0.1), mem = 1997.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:01:48.4/0:24:28.1 (0.1), mem = 2080.7M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:48.4/0:24:28.1 (0.1), mem = 2074.7M
Info: 7 io nets excluded
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 13 candidate Buffer cells
*info: There are 11 candidate Inverter cells


Netlist preparation processing... 
Removed 293 instances

=======================================================================
                Simplify Netlist Deleted Flops Summary
=======================================================================
*summary: 39 instances (flops) removed.
*info: detailed reasons for deleted flops and flop pins are generated in files below

*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:49.1/0:24:28.9 (0.1), mem = 2065.7M

Active setup views:
 my_analysis_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 7 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:49.2/0:24:28.9 (0.1), mem = 2103.9M
*info: 7 io nets excluded
*info: 1 clock net excluded
*info: 334 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------------------+---------+------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |      Worst View      |Pathgroup|             End Point              |
+--------+--------+---------+------------+--------+----------------------+---------+------------------------------------+
|   0.000|   0.000|   10.18%|   0:00:00.0| 2142.1M|my_analysis_view_setup|       NA| NA                                 |
+--------+--------+---------+------------+--------+----------------------+---------+------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2142.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2142.1M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:49.8/0:24:29.5 (0.1), mem = 2075.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 7 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:49.8/0:24:29.6 (0.1), mem = 2132.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 10.18
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   10.18%|        -|   0.000|   0.000|   0:00:00.0| 2134.2M|
|   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2134.2M|
|   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2134.2M|
|   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2134.2M|
|   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2134.2M|
|   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2134.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 10.18

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:00.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:50.4/0:24:30.1 (0.1), mem = 2134.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=2077.14M, totSessionCpu=0:01:50).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:50.4/0:24:30.2 (0.1), mem = 2077.1M

*** Start incrementalPlace ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  my_analysis_view_setup
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] TOP_M has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 895
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 71 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 71
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 71 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 2.755200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2080.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Iteration  5: Total net bbox = 1.363e+03 (6.76e+02 6.87e+02)
              Est.  stn bbox = 2.368e+03 (1.21e+03 1.15e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2054.1M
Iteration  6: Total net bbox = 1.327e+03 (6.60e+02 6.67e+02)
              Est.  stn bbox = 2.337e+03 (1.20e+03 1.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2054.1M
Iteration  7: Total net bbox = 1.303e+03 (6.50e+02 6.53e+02)
              Est.  stn bbox = 2.320e+03 (1.20e+03 1.12e+03)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 2054.1M
Iteration  8: Total net bbox = 1.742e+03 (8.06e+02 9.36e+02)
              Est.  stn bbox = 2.757e+03 (1.36e+03 1.40e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2054.1M
Iteration  9: Total net bbox = 1.742e+03 (8.20e+02 9.22e+02)
              Est.  stn bbox = 2.763e+03 (1.38e+03 1.38e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2054.1M
Move report: Timing Driven Placement moves 130 insts, mean move: 14.65 um, max move: 51.53 um 
	Max move on inst (datapath_validate_reg): (452.56, 432.40) --> (492.89, 421.20)

Finished Incremental Placement (cpu=0:00:00.2, real=0:00:01.0, mem=2054.1M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:51 mem=2054.1M) ***
Total net bbox length = 1.932e+03 (9.904e+02 9.416e+02) (ext = 5.357e+02)
Move report: Detail placement moves 130 insts, mean move: 0.58 um, max move: 14.11 um 
	Max move on inst (g23822__1881): (424.24, 326.35) --> (438.00, 326.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2054.1MB
Summary Report:
Instances move: 130 (out of 130 movable)
Instances flipped: 0
Mean displacement: 0.58 um
Max displacement: 14.11 um (Instance: g23822__1881) (424.238, 326.349) -> (438, 326)
	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: mx02d1
Total net bbox length = 1.748e+03 (8.339e+02 9.142e+02) (ext = 5.492e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2054.1MB
*** Finished refinePlace (0:01:51 mem=2054.1M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] TOP_M has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 895
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 71 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 71
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 71 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 2.620800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2054.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                Length (um)  Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1     (1H)             0   262 
[NR-eGR]  M2     (2V)          1349   372 
[NR-eGR]  M3     (3H)          1324     6 
[NR-eGR]  TOP_M  (4V)             4     0 
[NR-eGR] ---------------------------------
[NR-eGR]         Total         2677   640 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1748um
[NR-eGR] Total length: 2677um, number of vias: 640
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 848um, number of vias: 173
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 2054.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:01.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2054.1M)
Extraction called for design 'luhn_top_module' of instances=178 and nets=490 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design luhn_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2054.074M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1788.4M, totSessionCpu=0:01:51 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: luhn_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2061.7)
**WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 79
End delay calculation. (MEM=2095.18 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2095.18 CPU=0:00:00.0 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:50.8/0:24:30.6 (0.1), mem = 2095.2M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 7 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:50.9/0:24:30.6 (0.1), mem = 2130.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 10.18
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   10.18%|        -|   0.000|   0.000|   0:00:00.0| 2146.3M|
|   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2146.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 10.18

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:51.0/0:24:30.7 (0.1), mem = 2146.3M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2080.18M, totSessionCpu=0:01:51).
Info: 7 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:51.0/0:24:30.7 (0.1), mem = 2137.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 10.18
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   10.18%|        -|   0.000|   0.000|   0:00:00.0| 2137.4M|
|   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2138.4M|
|   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2138.4M|
|   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2138.4M|
|   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2138.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 10.18

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Starting refinePlace (0:01:51 mem=2138.4M) ***
Total net bbox length = 1.748e+03 (8.339e+02 9.142e+02) (ext = 5.492e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2138.4MB
Summary Report:
Instances move: 0 (out of 130 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.748e+03 (8.339e+02 9.142e+02) (ext = 5.492e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2138.4MB
*** Finished refinePlace (0:01:51 mem=2138.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2138.4M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2138.4M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:51.1/0:24:30.8 (0.1), mem = 2138.4M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2081.34M, totSessionCpu=0:01:51).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:51.1/0:24:30.8 (0.1), mem = 2081.3M
Info: 7 io nets excluded
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -3.12|     1|     1|     0|     0|    28.09|     0.00|       0|       0|       0| 10.18%|          |         |
|     0|     0|     0.00|     1|     1|    -3.12|     1|     1|     0|     0|    28.09|     0.00|       0|       0|       0| 10.18%| 0:00:00.0|  2138.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2138.6M) ***

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:51.2/0:24:30.9 (0.1), mem = 2081.5M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
Register exp ratio and priority group on 0 nets on 79 nets : 

Active setup views:
 my_analysis_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'luhn_top_module' of instances=178 and nets=490 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design luhn_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2110.133M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: luhn_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2108.13)
**WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 79
End delay calculation. (MEM=2106.73 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2106.73 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:51 mem=2106.7M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] TOP_M has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 895
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 71 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 71
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 71 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 2.620800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2114.73 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1827.9M, totSessionCpu=0:01:51 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.092  |   N/A   | 28.092  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.181%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1831.7M, totSessionCpu=0:01:51 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:04, real = 0:00:05, mem = 2031.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810         3  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 12 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:04.5/0:00:05.4 (0.8), totSession cpu/real = 0:01:51.5/0:24:31.8 (0.1), mem = 2031.2M
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1780.9M, totSessionCpu=0:01:53 **
*** optDesign #1 [begin] : totSession cpu/real = 0:01:52.7/0:24:52.7 (0.1), mem = 2031.4M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:52.7/0:24:52.7 (0.1), mem = 2031.4M
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setDelayCalMode -socv_accuracy_mode        low
setOptMode -activeHoldViews                { my_analysis_view_hold }
setOptMode -activeSetupViews               { my_analysis_view_setup }
setOptMode -autoSetupViews                 { my_analysis_view_setup}
setOptMode -autoTDGRSetupViews             { my_analysis_view_setup}
setOptMode -drcMargin                      0
setOptMode -fixCap                         true
setOptMode -fixDrc                         true
setOptMode -fixFanoutLoad                  false
setOptMode -fixTran                        true
setOptMode -optimizeFF                     true
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              bcwc
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          forcedIdeal
setAnalysisMode -usefulSkew                true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Turning off fast DC mode.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1755.6M, totSessionCpu=0:01:53 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2029.9M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: luhn_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2122.51)
**WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 79
End delay calculation. (MEM=2113.84 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2113.84 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:54 mem=2113.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.092  |   N/A   | 28.092  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.181%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1829.0M, totSessionCpu=0:01:54 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:54.1/0:24:54.0 (0.1), mem = 2074.1M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:54.1/0:24:54.0 (0.1), mem = 2074.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:54.1/0:24:54.0 (0.1), mem = 2074.1M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2074.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2074.1M) ***
*** Starting optimizing excluded clock nets MEM= 2074.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2074.1M) ***
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:54.1/0:24:54.0 (0.1), mem = 2074.1M
Info: 7 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:54.2/0:24:54.1 (0.1), mem = 2074.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 7 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:54.2/0:24:54.1 (0.1), mem = 2090.3M
*info: 7 io nets excluded
*info: 1 clock net excluded
*info: 334 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------------------+---------+------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |      Worst View      |Pathgroup|             End Point              |
+--------+--------+---------+------------+--------+----------------------+---------+------------------------------------+
|   0.000|   0.000|   10.18%|   0:00:00.0| 2155.5M|my_analysis_view_setup|       NA| NA                                 |
+--------+--------+---------+------------+--------+----------------------+---------+------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2155.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2155.5M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:54.9/0:24:54.8 (0.1), mem = 2096.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 7 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Info: 7 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:54.9/0:24:54.9 (0.1), mem = 2151.7M
Usable buffer cells for single buffer setup transform:
buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 10.18
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   10.18%|        -|   0.000|   0.000|   0:00:00.0| 2155.7M|
|   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2156.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 10.18

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:55.5/0:24:55.4 (0.1), mem = 2156.7M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2099.59M, totSessionCpu=0:01:56).
Info: 7 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:55.5/0:24:55.5 (0.1), mem = 2156.8M
Usable buffer cells for single buffer setup transform:
buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 10.18
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   10.18%|        -|   0.100|   0.000|   0:00:00.0| 2156.8M|
|   10.18%|        0|   0.100|   0.000|   0:00:00.0| 2156.8M|
|   10.18%|        0|   0.100|   0.000|   0:00:00.0| 2156.8M|
|   10.18%|        0|   0.100|   0.000|   0:00:00.0| 2156.8M|
|   10.18%|        0|   0.100|   0.000|   0:00:00.0| 2156.8M|
|   10.18%|        0|   0.100|   0.000|   0:00:00.0| 2156.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 10.18

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Starting refinePlace (0:01:56 mem=2156.8M) ***
Total net bbox length = 1.748e+03 (8.339e+02 9.142e+02) (ext = 5.492e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2156.8MB
Summary Report:
Instances move: 0 (out of 130 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.748e+03 (8.339e+02 9.142e+02) (ext = 5.492e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2156.8MB
*** Finished refinePlace (0:01:56 mem=2156.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2156.8M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2156.8M) ***
*** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:55.7/0:24:55.6 (0.1), mem = 2156.8M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2099.75M, totSessionCpu=0:01:56).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:01:56 mem=2099.7M) ***
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
**WARN: AAE based timing driven is off.
Move report: Detail placement moves 20 insts, mean move: 6.94 um, max move: 21.84 um 
	Max move on inst (g23851__1617): (485.04, 370.80) --> (490.08, 387.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2099.7MB
Summary Report:
Instances move: 20 (out of 130 movable)
Instances flipped: 0
Mean displacement: 6.94 um
Max displacement: 21.84 um (Instance: g23851__1617) (485.04, 370.8) -> (490.08, 387.6)
	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: mx02d1
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2099.7MB
*** Finished refinePlace (0:01:56 mem=2099.7M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: luhn_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2088.23)
**WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 79
End delay calculation. (MEM=2116.18 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2116.18 CPU=0:00:00.0 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] TOP_M has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 895
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 71 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 71
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 71 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 2.564800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                Length (um)  Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1     (1H)             0   262 
[NR-eGR]  M2     (2V)          1313   356 
[NR-eGR]  M3     (3H)          1303     6 
[NR-eGR]  TOP_M  (4V)             4     0 
[NR-eGR] ---------------------------------
[NR-eGR]         Total         2620   624 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1719um
[NR-eGR] Total length: 2620um, number of vias: 624
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 824um, number of vias: 167
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2070.66 MB )
Extraction called for design 'luhn_top_module' of instances=178 and nets=490 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design luhn_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2070.664M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:55.8/0:24:55.8 (0.1), mem = 2089.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:55.8/0:24:55.8 (0.1), mem = 2089.7M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: luhn_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2087.74)
**WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 79
End delay calculation. (MEM=2117.88 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2117.88 CPU=0:00:00.0 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:55.9/0:24:55.8 (0.1), mem = 2117.9M
Info: 7 io nets excluded
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -3.12|     1|     1|     0|     0|    28.09|     0.00|       0|       0|       0| 10.18%|          |         |
|     0|     0|     0.00|     1|     1|    -3.12|     1|     1|     0|     0|    28.09|     0.00|       0|       0|       0| 10.18%| 0:00:00.0|  2168.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2168.2M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:01:56.0/0:24:55.9 (0.1), mem = 2107.1M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
Register exp ratio and priority group on 0 nets on 79 nets : 

Active setup views:
 my_analysis_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'luhn_top_module' of instances=178 and nets=490 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design luhn_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2135.777M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: luhn_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2133.78)
**WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 79
End delay calculation. (MEM=2120.56 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2120.56 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:56 mem=2120.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1842.8M, totSessionCpu=0:01:56 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.091  |   N/A   | 28.091  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.181%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1843.6M, totSessionCpu=0:01:56 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:03.4/0:00:04.1 (0.8), totSession cpu/real = 0:01:56.2/0:24:56.8 (0.1), mem = 2093.0M
<CMD> fit
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 4
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.13 (MB), peak = 1853.27 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration           1
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          50.6
setNanoRouteMode -routeBottomRoutingLayer      1
setNanoRouteMode -routeTopRoutingLayer         4
setNanoRouteMode -routeWithSiDriven            false
setNanoRouteMode -routeWithTimingDriven        false
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2052.0M, init mem=2052.0M)
*info: Placed = 130           
*info: Unplaced = 0           
Placement Density:10.18%(5485/53873)
Placement Density (including fixed std cells):10.18%(5485/53873)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2052.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2052.0M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Jan 10 16:53:21 2025
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=490)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 355 (skipped).
#Total number of routable nets = 135.
#Total number of nets in the design = 490.
#135 routable nets do not have any wires.
#135 nets will be global routed.
#Start routing data preparation on Fri Jan 10 16:53:21 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 413 nets.
#Voltage range [0.000 - 0.000] has 75 nets.
#Voltage range [1.620 - 1.980] has 2 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.94 (MB), peak = 1853.27 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1806.97 (MB), peak = 1853.27 (MB)
#
#Finished routing data preparation on Fri Jan 10 16:53:21 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.31 (MB)
#Total memory = 1806.97 (MB)
#Peak memory = 1853.27 (MB)
#
#
#Start global routing on Fri Jan 10 16:53:21 2025
#
#
#Start global routing initialization on Fri Jan 10 16:53:21 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Jan 10 16:53:21 2025
#
#Start routing resource analysis on Fri Jan 10 16:53:21 2025
#
#Routing resource analysis is done on Fri Jan 10 16:53:21 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         113        1270        8464    88.23%
#  M2             V         159        1225        8464    86.94%
#  M3             H         148        1235        8464    86.47%
#  TOP_M          V          75         616        8464    87.58%
#  --------------------------------------------------------------
#  Total                    496      89.67%       33856    87.31%
#
#
#
#
#Global routing data preparation is done on Fri Jan 10 16:53:21 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1807.54 (MB), peak = 1853.27 (MB)
#
#
#Global routing initialization is done on Fri Jan 10 16:53:21 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1807.54 (MB), peak = 1853.27 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1808.55 (MB), peak = 1853.27 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1808.55 (MB), peak = 1853.27 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 355 (skipped).
#Total number of routable nets = 135.
#Total number of nets in the design = 490.
#
#135 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             135  
#-----------------------------
#        Total             135  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             135  
#-----------------------------
#        Total             135  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  TOP_M         0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |       M1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |    TOP_M(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3049 um.
#Total half perimeter of net bounding box = 4016 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1554 um.
#Total wire length on LAYER M3 = 1495 um.
#Total wire length on LAYER TOP_M = 0 um.
#Total number of vias = 537
#Up-Via Summary (total 537):
#           
#-----------------------
# M1                345
# M2                192
#-----------------------
#                   537 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.49 (MB)
#Total memory = 1809.46 (MB)
#Peak memory = 1853.27 (MB)
#
#Finished global routing on Fri Jan 10 16:53:21 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1809.00 (MB), peak = 1853.27 (MB)
#Start Track Assignment.
#Done with 139 horizontal wires in 3 hboxes and 146 vertical wires in 3 hboxes.
#Done with 15 horizontal wires in 3 hboxes and 18 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1             0.00 	  0.00%  	  0.00% 	  0.00%
# M2          1564.92 	  0.00%  	  0.00% 	  0.00%
# M3          1483.16 	  0.05%  	  0.00% 	  0.04%
# TOP_M          0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        3048.08  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 3010 um.
#Total half perimeter of net bounding box = 4016 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1539 um.
#Total wire length on LAYER M3 = 1471 um.
#Total wire length on LAYER TOP_M = 0 um.
#Total number of vias = 537
#Up-Via Summary (total 537):
#           
#-----------------------
# M1                345
# M2                192
#-----------------------
#                   537 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1809.16 (MB), peak = 1853.27 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.50 (MB)
#Total memory = 1809.16 (MB)
#Peak memory = 1853.27 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1811.80 (MB), peak = 1853.27 (MB)
#Complete Detail Routing.
#Total wire length = 3353 um.
#Total half perimeter of net bounding box = 4016 um.
#Total wire length on LAYER M1 = 220 um.
#Total wire length on LAYER M2 = 1783 um.
#Total wire length on LAYER M3 = 1350 um.
#Total wire length on LAYER TOP_M = 0 um.
#Total number of vias = 597
#Up-Via Summary (total 597):
#           
#-----------------------
# M1                393
# M2                204
#-----------------------
#                   597 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.64 (MB)
#Total memory = 1811.80 (MB)
#Peak memory = 1853.27 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1811.33 (MB), peak = 1853.27 (MB)
#CELL_VIEW luhn_top_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Jan 10 16:53:21 2025
#
#
#Start Post Route Wire Spread.
#Done with 12 horizontal wires in 6 hboxes and 11 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 3381 um.
#Total half perimeter of net bounding box = 4016 um.
#Total wire length on LAYER M1 = 221 um.
#Total wire length on LAYER M2 = 1794 um.
#Total wire length on LAYER M3 = 1365 um.
#Total wire length on LAYER TOP_M = 0 um.
#Total number of vias = 597
#Up-Via Summary (total 597):
#           
#-----------------------
# M1                393
# M2                204
#-----------------------
#                   597 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1811.76 (MB), peak = 1853.27 (MB)
#CELL_VIEW luhn_top_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1811.76 (MB), peak = 1853.27 (MB)
#CELL_VIEW luhn_top_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 3381 um.
#Total half perimeter of net bounding box = 4016 um.
#Total wire length on LAYER M1 = 221 um.
#Total wire length on LAYER M2 = 1794 um.
#Total wire length on LAYER M3 = 1365 um.
#Total wire length on LAYER TOP_M = 0 um.
#Total number of vias = 597
#Up-Via Summary (total 597):
#           
#-----------------------
# M1                393
# M2                204
#-----------------------
#                   597 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.60 (MB)
#Total memory = 1811.76 (MB)
#Peak memory = 1853.27 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -6.69 (MB)
#Total memory = 1790.21 (MB)
#Peak memory = 1853.27 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan 10 16:53:22 2025
#
#Default setup view is reset to my_analysis_view_setup.
#Default setup view is reset to my_analysis_view_setup.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1773.32 (MB), peak = 1853.27 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1773.3M, totSessionCpu=0:02:05 **
*** optDesign #2 [begin] : totSession cpu/real = 0:02:04.9/0:27:14.2 (0.1), mem = 2016.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:04.9/0:27:14.2 (0.1), mem = 2016.3M
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           50.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setExtractRCMode -engine                                        preRoute
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { my_analysis_view_setup }
setOptMode -autoSetupViews                                      { my_analysis_view_setup}
setOptMode -autoTDGRSetupViews                                  { my_analysis_view_setup}
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1794.7M, totSessionCpu=0:02:05 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2047.8M, init mem=2047.8M)
*info: Placed = 130           
*info: Unplaced = 0           
Placement Density:10.18%(5485/53873)
Placement Density (including fixed std cells):10.18%(5485/53873)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2047.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:02:05.6/0:27:14.9 (0.1), mem = 2047.8M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'luhn_top_module' of instances=178 and nets=490 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design luhn_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.54
      Min Width        : 0.23
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.54
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.54
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.84
      Min Width        : 0.44
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2047.8M)
Extracted 10.338% (CPU Time= 0:00:00.0  MEM= 2063.8M)
Extracted 20.2783% (CPU Time= 0:00:00.0  MEM= 2063.8M)
Extracted 30.2187% (CPU Time= 0:00:00.0  MEM= 2063.8M)
Extracted 40.3579% (CPU Time= 0:00:00.0  MEM= 2087.8M)
Extracted 50.2982% (CPU Time= 0:00:00.0  MEM= 2087.8M)
Extracted 60.2386% (CPU Time= 0:00:00.0  MEM= 2087.8M)
Extracted 70.3777% (CPU Time= 0:00:00.0  MEM= 2087.8M)
Extracted 80.3181% (CPU Time= 0:00:00.0  MEM= 2087.8M)
Extracted 90.2584% (CPU Time= 0:00:00.0  MEM= 2087.8M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 2087.8M)
Number of Extracted Resistors     : 932
Number of Extracted Ground Cap.   : 955
Number of Extracted Coupling Cap. : 880
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2056.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2060.586M)
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2098.74 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:05.8/0:27:15.3 (0.1), mem = 2098.7M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2096.74 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: luhn_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2096.74)
*** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 3.6 for view my_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 79
End delay calculation. (MEM=2168.78 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2168.78 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:06 mem=2160.8M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:02:06 mem=2160.8M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: luhn_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2156.32)
*** Calculating scaling factor for my_max_library_set libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 79
AAE_INFO-618: Total number of nets in the design is 490,  16.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2152.66 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2152.66 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2152.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2152.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2095.78)
Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 79. 
Total number of fetched objects 79
AAE_INFO-618: Total number of nets in the design is 490,  12.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2141.48 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2141.48 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:06 mem=2141.5M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.090  |   N/A   | 28.090  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.181%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:00.4/0:00:00.5 (0.9), totSession cpu/real = 0:02:06.2/0:27:15.7 (0.1), mem = 2156.7M
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1837.6M, totSessionCpu=0:02:06 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 2113.74M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:06.3/0:27:15.8 (0.1), mem = 2113.7M
Info: 7 io nets excluded
Info: 1 clock net  excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -3.07|     1|     1|     0|     0|     0|     0|    28.09|     0.00|       0|       0|       0| 10.18%|          |         |
|     0|     0|     0.00|     1|     1|    -3.06|     1|     1|     0|     0|     0|     0|    28.09|     0.00|       0|       0|       0| 10.18%| 0:00:00.0|  2251.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2251.0M) ***

*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:02:07.0/0:27:16.5 (0.1), mem = 2181.9M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1887.0M, totSessionCpu=0:02:07 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2181.88M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=2181.9M)
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.090  |   N/A   | 28.090  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.181%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1887.9M, totSessionCpu=0:02:07 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1887.9M, totSessionCpu=0:02:07 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2182.36M, totSessionCpu=0:02:07).
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1887.9M, totSessionCpu=0:02:07 **

Skipping pre eco harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 490.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(486) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 28.090 ns

Start Layer Assignment ...
WNS(28.090ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 490.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.090  |   N/A   | 28.090  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.181%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1844.8M, totSessionCpu=0:02:07 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:07.1/0:27:16.7 (0.1), mem = 2135.2M

globalDetailRoute

#Start globalDetailRoute on Fri Jan 10 16:54:27 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=490)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 355 (skipped).
#Total number of routable nets = 135.
#Total number of nets in the design = 490.
#135 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Fri Jan 10 16:54:27 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 413 nets.
#Voltage range [0.000 - 0.000] has 75 nets.
#Voltage range [1.620 - 1.980] has 2 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1847.50 (MB), peak = 1890.90 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1849.30 (MB), peak = 1890.90 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Jan 10 16:54:27 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.90 (MB)
#Total memory = 1849.30 (MB)
#Peak memory = 1890.90 (MB)
#
#
#Start global routing on Fri Jan 10 16:54:27 2025
#
#
#Start global routing initialization on Fri Jan 10 16:54:27 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.90 (MB)
#Total memory = 1849.30 (MB)
#Peak memory = 1890.90 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1849.30 (MB), peak = 1890.90 (MB)
#Complete Detail Routing.
#Total wire length = 3381 um.
#Total half perimeter of net bounding box = 4016 um.
#Total wire length on LAYER M1 = 221 um.
#Total wire length on LAYER M2 = 1794 um.
#Total wire length on LAYER M3 = 1365 um.
#Total wire length on LAYER TOP_M = 0 um.
#Total number of vias = 597
#Up-Via Summary (total 597):
#           
#-----------------------
# M1                393
# M2                204
#-----------------------
#                   597 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.11 (MB)
#Total memory = 1849.41 (MB)
#Peak memory = 1890.90 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Jan 10 16:54:27 2025
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 3381 um.
#Total half perimeter of net bounding box = 4016 um.
#Total wire length on LAYER M1 = 221 um.
#Total wire length on LAYER M2 = 1794 um.
#Total wire length on LAYER M3 = 1365 um.
#Total wire length on LAYER TOP_M = 0 um.
#Total number of vias = 597
#Up-Via Summary (total 597):
#           
#-----------------------
# M1                393
# M2                204
#-----------------------
#                   597 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1850.01 (MB), peak = 1890.90 (MB)
#CELL_VIEW luhn_top_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 3381 um.
#Total half perimeter of net bounding box = 4016 um.
#Total wire length on LAYER M1 = 221 um.
#Total wire length on LAYER M2 = 1794 um.
#Total wire length on LAYER M3 = 1365 um.
#Total wire length on LAYER TOP_M = 0 um.
#Total number of vias = 597
#Up-Via Summary (total 597):
#           
#-----------------------
# M1                393
# M2                204
#-----------------------
#                   597 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.71 (MB)
#Total memory = 1850.01 (MB)
#Peak memory = 1890.90 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.81 (MB)
#Total memory = 1847.62 (MB)
#Peak memory = 1890.90 (MB)
#Number of warnings = 1
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan 10 16:54:27 2025
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:07.2/0:27:16.7 (0.1), mem = 2119.9M
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1847.7M, totSessionCpu=0:02:07 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #5 PostEcoSummary
Extraction called for design 'luhn_top_module' of instances=178 and nets=490 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design luhn_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.54
      Min Width        : 0.23
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.54
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.54
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.84
      Min Width        : 0.44
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2119.9M)
Extracted 10.338% (CPU Time= 0:00:00.0  MEM= 2147.9M)
Extracted 20.2783% (CPU Time= 0:00:00.0  MEM= 2147.9M)
Extracted 30.2187% (CPU Time= 0:00:00.0  MEM= 2147.9M)
Extracted 40.3579% (CPU Time= 0:00:00.0  MEM= 2171.9M)
Extracted 50.2982% (CPU Time= 0:00:00.0  MEM= 2171.9M)
Extracted 60.2386% (CPU Time= 0:00:00.0  MEM= 2171.9M)
Extracted 70.3777% (CPU Time= 0:00:00.0  MEM= 2171.9M)
Extracted 80.3181% (CPU Time= 0:00:00.0  MEM= 2171.9M)
Extracted 90.2584% (CPU Time= 0:00:00.0  MEM= 2171.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 2171.9M)
Number of Extracted Resistors     : 932
Number of Extracted Ground Cap.   : 955
Number of Extracted Coupling Cap. : 880
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2140.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2148.633M)
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1807.5M, totSessionCpu=0:02:07 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: luhn_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2096.92)
Initializing multi-corner resistance tables ...
**WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 79
AAE_INFO-618: Total number of nets in the design is 490,  16.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2124.23 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2124.23 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2124.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2124.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2090.34)
Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 79. 
Total number of fetched objects 79
AAE_INFO-618: Total number of nets in the design is 490,  12.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2134.02 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2134.02 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:02:08 mem=2134.0M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.090  |   N/A   | 28.090  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.181%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1852.5M, totSessionCpu=0:02:08 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1852.5M, totSessionCpu=0:02:08 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2107.60M, totSessionCpu=0:02:08).
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1852.5M, totSessionCpu=0:02:08 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #7 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1851.3M, totSessionCpu=0:02:08 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.090  |   N/A   | 28.090  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.181%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1850.4M, totSessionCpu=0:02:08 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:02.9/0:00:03.9 (0.7), totSession cpu/real = 0:02:07.8/0:27:18.1 (0.1), mem = 2107.9M
<CMD> fit
<CMD> fit
<CMD> zoomBox 34.05100 230.81100 816.44700 609.07100
<CMD> zoomBox 235.32200 333.35700 643.73700 530.81100
<CMD> zoomBox 296.31700 364.43400 591.39700 507.09400
<CMD> zoomBox 150.89800 290.34400 716.17900 563.63700
<CMD> zoomBox -40.25700 192.95200 880.21000 637.96400
<CMD> fit
<CMD> addFiller -cell feedth9 -prefix FILLER -doDRC
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 1627 filler insts (cell feedth9 / prefix FILLER).
*INFO: Total 1627 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 1627 new insts, *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> addFiller -cell feedth3 -prefix FILLER -doDRC
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 146 filler insts (cell feedth3 / prefix FILLER).
*INFO: Total 146 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 146 new insts, *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> addFiller -cell feedth -prefix FILLER -doDRC
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 349 filler insts (cell feedth / prefix FILLER).
*INFO: Total 349 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 349 new insts, <CMD> saveDesign top_post_route_and_filler
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=01/10 16:56:15, mem=1845.2M)
% Begin Save ccopt configuration ... (date=01/10 16:56:15, mem=1845.2M)
% End Save ccopt configuration ... (date=01/10 16:56:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1845.2M, current mem=1845.2M)
% Begin Save netlist data ... (date=01/10 16:56:15, mem=1845.2M)
Writing Binary DB to top_post_route_and_filler.dat/luhn_top_module.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/10 16:56:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1845.5M, current mem=1845.5M)
Saving symbol-table file ...
Saving congestion map file top_post_route_and_filler.dat/luhn_top_module.route.congmap.gz ...
% Begin Save AAE data ... (date=01/10 16:56:16, mem=1845.5M)
Saving AAE Data ...
% End Save AAE data ... (date=01/10 16:56:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1845.5M, current mem=1845.5M)
Saving preference file top_post_route_and_filler.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/10 16:56:16, mem=1845.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/10 16:56:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1845.9M, current mem=1845.9M)
Saving PG file top_post_route_and_filler.dat/luhn_top_module.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Jan 10 16:56:16 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2119.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/10 16:56:16, mem=1845.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/10 16:56:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1845.9M, current mem=1845.9M)
% Begin Save routing data ... (date=01/10 16:56:16, mem=1845.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2119.2M) ***
% End Save routing data ... (date=01/10 16:56:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1846.1M, current mem=1846.1M)
Saving property file top_post_route_and_filler.dat/luhn_top_module.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2122.2M) ***
#Saving pin access data to file top_post_route_and_filler.dat/luhn_top_module.apa ...
#
% Begin Save power constraints data ... (date=01/10 16:56:16, mem=1846.2M)
% End Save power constraints data ... (date=01/10 16:56:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1846.2M, current mem=1846.2M)
my_rc_corner_worst
Generated self-contained design top_post_route_and_filler.dat
#% End save design ... (date=01/10 16:56:16, total cpu=0:00:00.2, real=0:00:01.0, peak res=1846.6M, current mem=1846.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> fit
<CMD> streamOut Top_FINAL.gds -mapFile /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/SCL_TLUPLUS_4M1L.map -libName DesignLib -merge {/home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/gds/scl18fs120.gds /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/gds/tsl18cio250_4lm.gds} -uniquifyCellNames -units 1000 -mode ALL
Merge file: /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/gds/scl18fs120.gds has version number: 5
Merge file: /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/gds/tsl18cio250_4lm.gds has version number: 5
Parse flat map file...
**ERROR: (IMPOGDS-1556):	 Line 1: Incorrect map ********************************************************************************
....Check the number of fields on this line
Type 'man IMPOGDS-1556' for more detail.
**ERROR: (IMPOGDS-1556):	 Line 2: Incorrect map *       File:           TLUPLUS map file
....Check the number of fields on this line
Type 'man IMPOGDS-1556' for more detail.
**ERROR: (IMPOGDS-1556):	 Line 4: Incorrect map ********************************************************************
....Check the number of fields on this line
Type 'man IMPOGDS-1556' for more detail.
**WARN: (IMPOGDS-1558):	 Ignore invalid line   6: conducting_layers
**WARN: (IMPOGDS-1558):	 Ignore invalid line   7:   poly			POLY
**WARN: (IMPOGDS-392):	Unknown layer poly 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-1558):	 Ignore invalid line   8:   metal1                M1
**WARN: (IMPOGDS-392):	Unknown layer metal1 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-1558):	 Ignore invalid line   9:   metal2                M2
**WARN: (IMPOGDS-392):	Unknown layer metal2 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-1558):	 Ignore invalid line  10:   metal3                M3
**WARN: (IMPOGDS-392):	Unknown layer metal3 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-1558):	 Ignore invalid line  11:   metal4                TOP_M
**WARN: (IMPOGDS-392):	Unknown layer metal4 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-1558):	 Ignore invalid line  13: via_layers
**WARN: (IMPOGDS-1558):	 Ignore invalid line  14:   CC			CS_GC
**WARN: (IMPOGDS-392):	Unknown layer CC 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-1558):	 Ignore invalid line  15:   via1                    V2
**WARN: (IMPOGDS-392):	Unknown layer via1 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-1558):	 Ignore invalid line  16:   via2                    V3
**WARN: (IMPOGDS-392):	Unknown layer via2 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-1558):	 Ignore invalid line  17:   via3                    TOP_V
**WARN: (IMPOGDS-392):	Unknown layer via3 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-1558):	 Ignore invalid line  19: marker_layers
**WARN: (IMPOGDS-1558):	 Ignore invalid line  21: remove_layers
**WARN: (IMPOGDS-1558):	 Ignore invalid line  22:   ACTIVE
**WARN: (IMPOGDS-1558):	 Ignore invalid line  23:   SUBSTRATE
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for via structure generation total number 0
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------


Stream Out Information Processed for GDS version 5:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           2300

Ports/Pins                             0

Nets                                   0

    Via Instances                      0

Special Nets                           0

    Via Instances                      0

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                   0


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/gds/scl18fs120.gds to register cell name ......
Scanning GDS file /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/gds/tsl18cio250_4lm.gds to register cell name ......
Merging GDS file /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/gds/scl18fs120.gds ......
	****** Merge file: /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/gds/scl18fs120.gds has version number: 5.
	****** Merge file: /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/gds/scl18fs120.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/gds/tsl18cio250_4lm.gds ......
	****** Merge file: /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/gds/tsl18cio250_4lm.gds has version number: 5.
	****** Merge file: /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/gds/tsl18cio250_4lm.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
######Streamout is finished!

*** Memory Usage v#1 (Current mem = 2119.355M, initial mem = 483.879M) ***
*** Message Summary: 1779 warning(s), 6 error(s)

--- Ending "Innovus" (totcpu=0:02:39, real=0:35:53, mem=2119.4M) ---
