--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/ada/Documents/SUTD/Term4/compstruc/fpga/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd
mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 973 paths analyzed, 207 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.949ns.
--------------------------------------------------------------------------------
Slack:                  15.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.949ns (Levels of Logic = 2)
  Clock Path Skew:      0.035ns (0.793 - 0.758)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y49.C1       net (fanout=31)       3.127   M_reset_cond_out
    SLICE_X5Y49.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X3Y50.C6       net (fanout=4)        0.760   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X3Y50.CLK      Tas                   0.373   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.949ns (1.062ns logic, 3.887ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  15.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.804ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.786 - 0.758)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y49.C1       net (fanout=31)       3.127   M_reset_cond_out
    SLICE_X5Y49.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y49.D3       net (fanout=4)        0.615   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.804ns (1.062ns logic, 3.742ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.750ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.786 - 0.758)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y49.C1       net (fanout=31)       3.127   M_reset_cond_out
    SLICE_X5Y49.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y49.A2       net (fanout=4)        0.561   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.750ns (1.062ns logic, 3.688ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  15.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.546ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    SLICE_X2Y50.A2       net (fanout=4)        1.896   M_dec_ctr_digits[11]
    SLICE_X2Y50.A        Tilo                  0.235   Sh44
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val11_SW0
    SLICE_X3Y50.A4       net (fanout=1)        0.416   dec_ctr/dctr_gen_0[3].dctr/N10
    SLICE_X3Y50.A        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21
    SLICE_X5Y49.D4       net (fanout=4)        0.937   dec_ctr/dctr_gen_0[3].dctr/M_dctr_ovf[2]
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.546ns (1.297ns logic, 3.249ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  15.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.560ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.786 - 0.758)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y49.C1       net (fanout=31)       3.127   M_reset_cond_out
    SLICE_X5Y49.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y49.B4       net (fanout=4)        0.371   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.560ns (1.062ns logic, 3.498ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  15.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.491ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    SLICE_X2Y50.A2       net (fanout=4)        1.896   M_dec_ctr_digits[11]
    SLICE_X2Y50.A        Tilo                  0.235   Sh44
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val11_SW0
    SLICE_X3Y50.A4       net (fanout=1)        0.416   dec_ctr/dctr_gen_0[3].dctr/N10
    SLICE_X3Y50.A        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21
    SLICE_X5Y49.B5       net (fanout=4)        0.882   dec_ctr/dctr_gen_0[3].dctr/M_dctr_ovf[2]
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.491ns (1.297ns logic, 3.194ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  15.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.486ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    SLICE_X2Y50.A2       net (fanout=4)        1.896   M_dec_ctr_digits[11]
    SLICE_X2Y50.A        Tilo                  0.235   Sh44
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val11_SW0
    SLICE_X3Y50.A4       net (fanout=1)        0.416   dec_ctr/dctr_gen_0[3].dctr/N10
    SLICE_X3Y50.A        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21
    SLICE_X5Y49.A5       net (fanout=4)        0.877   dec_ctr/dctr_gen_0[3].dctr/M_dctr_ovf[2]
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (1.297ns logic, 3.189ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  15.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.526ns (Levels of Logic = 3)
  Clock Path Skew:      0.042ns (0.705 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X3Y50.B2       net (fanout=5)        1.595   M_ctr_value
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X5Y49.C6       net (fanout=12)       0.804   dec_ctr/M_dctr_ovf[0]
    SLICE_X5Y49.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X3Y50.C6       net (fanout=4)        0.760   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X3Y50.CLK      Tas                   0.373   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.526ns (1.367ns logic, 3.159ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.381ns (Levels of Logic = 3)
  Clock Path Skew:      0.035ns (0.698 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X3Y50.B2       net (fanout=5)        1.595   M_ctr_value
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X5Y49.C6       net (fanout=12)       0.804   dec_ctr/M_dctr_ovf[0]
    SLICE_X5Y49.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y49.D3       net (fanout=4)        0.615   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.381ns (1.367ns logic, 3.014ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  15.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.327ns (Levels of Logic = 3)
  Clock Path Skew:      0.035ns (0.698 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X3Y50.B2       net (fanout=5)        1.595   M_ctr_value
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X5Y49.C6       net (fanout=12)       0.804   dec_ctr/M_dctr_ovf[0]
    SLICE_X5Y49.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y49.A2       net (fanout=4)        0.561   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.327ns (1.367ns logic, 2.960ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.291ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.699 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X3Y50.B2       net (fanout=5)        1.595   M_ctr_value
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X3Y50.D2       net (fanout=12)       0.555   dec_ctr/M_dctr_ovf[0]
    SLICE_X3Y50.D        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val11
    SLICE_X5Y48.D6       net (fanout=1)        0.774   dec_ctr/M_dctr_ovf[1]
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.291ns (1.367ns logic, 2.924ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  15.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 2)
  Clock Path Skew:      0.029ns (0.787 - 0.758)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y48.C6       net (fanout=31)       2.967   M_reset_cond_out
    SLICE_X5Y48.C        Tilo                  0.259   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val1
    SLICE_X5Y48.D5       net (fanout=1)        0.234   dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (1.062ns logic, 3.201ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.476   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    SLICE_X3Y50.B4       net (fanout=3)        1.263   M_dec_ctr_digits[3]
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X5Y49.C6       net (fanout=12)       0.804   dec_ctr/M_dctr_ovf[0]
    SLICE_X5Y49.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X3Y50.C6       net (fanout=4)        0.760   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X3Y50.CLK      Tas                   0.373   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (1.367ns logic, 2.827ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.226ns (Levels of Logic = 2)
  Clock Path Skew:      0.036ns (0.794 - 0.758)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y49.C2       net (fanout=31)       2.680   M_reset_cond_out
    SLICE_X2Y49.C        Tilo                  0.235   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val1
    SLICE_X2Y49.A1       net (fanout=1)        0.532   dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val
    SLICE_X2Y49.CLK      Tas                   0.349   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (1.014ns logic, 3.212ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.199ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.699 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X3Y50.B2       net (fanout=5)        1.595   M_ctr_value
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X5Y48.C4       net (fanout=12)       1.003   dec_ctr/M_dctr_ovf[0]
    SLICE_X5Y48.C        Tilo                  0.259   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val1
    SLICE_X5Y48.D5       net (fanout=1)        0.234   dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.199ns (1.367ns logic, 2.832ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.339 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    SLICE_X2Y50.A2       net (fanout=4)        1.896   M_dec_ctr_digits[11]
    SLICE_X2Y50.A        Tilo                  0.235   Sh44
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val11_SW0
    SLICE_X3Y50.A4       net (fanout=1)        0.416   dec_ctr/dctr_gen_0[3].dctr/N10
    SLICE_X3Y50.A        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21
    SLICE_X3Y50.C2       net (fanout=4)        0.538   dec_ctr/dctr_gen_0[3].dctr/M_dctr_ovf[2]
    SLICE_X3Y50.CLK      Tas                   0.373   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (1.297ns logic, 2.850ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.156ns (Levels of Logic = 3)
  Clock Path Skew:      0.035ns (0.698 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X3Y50.B2       net (fanout=5)        1.595   M_ctr_value
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X3Y50.A5       net (fanout=12)       0.257   dec_ctr/M_dctr_ovf[0]
    SLICE_X3Y50.A        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21
    SLICE_X5Y49.D4       net (fanout=4)        0.937   dec_ctr/dctr_gen_0[3].dctr/M_dctr_ovf[2]
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (1.367ns logic, 2.789ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.137ns (Levels of Logic = 3)
  Clock Path Skew:      0.035ns (0.698 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X3Y50.B2       net (fanout=5)        1.595   M_ctr_value
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X5Y49.C6       net (fanout=12)       0.804   dec_ctr/M_dctr_ovf[0]
    SLICE_X5Y49.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y49.B4       net (fanout=4)        0.371   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (1.367ns logic, 2.770ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.134ns (Levels of Logic = 2)
  Clock Path Skew:      0.036ns (0.699 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X3Y50.B2       net (fanout=5)        1.595   M_ctr_value
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X5Y48.B2       net (fanout=12)       1.431   dec_ctr/M_dctr_ovf[0]
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (1.108ns logic, 3.026ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  15.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.049ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.332 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.476   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    SLICE_X3Y50.B4       net (fanout=3)        1.263   M_dec_ctr_digits[3]
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X5Y49.C6       net (fanout=12)       0.804   dec_ctr/M_dctr_ovf[0]
    SLICE_X5Y49.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y49.D3       net (fanout=4)        0.615   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.049ns (1.367ns logic, 2.682ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  15.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.101ns (Levels of Logic = 3)
  Clock Path Skew:      0.035ns (0.698 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X3Y50.B2       net (fanout=5)        1.595   M_ctr_value
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X3Y50.A5       net (fanout=12)       0.257   dec_ctr/M_dctr_ovf[0]
    SLICE_X3Y50.A        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21
    SLICE_X5Y49.B5       net (fanout=4)        0.882   dec_ctr/dctr_gen_0[3].dctr/M_dctr_ovf[2]
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (1.367ns logic, 2.734ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  15.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.096ns (Levels of Logic = 3)
  Clock Path Skew:      0.035ns (0.698 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X3Y50.B2       net (fanout=5)        1.595   M_ctr_value
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X3Y50.A5       net (fanout=12)       0.257   dec_ctr/M_dctr_ovf[0]
    SLICE_X3Y50.A        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21
    SLICE_X5Y49.A5       net (fanout=4)        0.877   dec_ctr/dctr_gen_0[3].dctr/M_dctr_ovf[2]
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (1.367ns logic, 2.729ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.995ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.332 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.476   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    SLICE_X3Y50.B4       net (fanout=3)        1.263   M_dec_ctr_digits[3]
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X5Y49.C6       net (fanout=12)       0.804   dec_ctr/M_dctr_ovf[0]
    SLICE_X5Y49.C        Tilo                  0.259   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X5Y49.A2       net (fanout=4)        0.561   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (1.367ns logic, 2.628ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  15.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.959ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.333 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.476   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    SLICE_X3Y50.B4       net (fanout=3)        1.263   M_dec_ctr_digits[3]
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X3Y50.D2       net (fanout=12)       0.555   dec_ctr/M_dctr_ovf[0]
    SLICE_X3Y50.D        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val11
    SLICE_X5Y48.D6       net (fanout=1)        0.774   dec_ctr/M_dctr_ovf[1]
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.959ns (1.367ns logic, 2.592ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[1].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.904ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.332 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[1].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AMUX     Tshcko                0.535   M_dec_ctr_digits[8]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    SLICE_X2Y50.A5       net (fanout=9)        1.149   M_dec_ctr_digits[4]
    SLICE_X2Y50.A        Tilo                  0.235   Sh44
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val11_SW0
    SLICE_X3Y50.A4       net (fanout=1)        0.416   dec_ctr/dctr_gen_0[3].dctr/N10
    SLICE_X3Y50.A        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21
    SLICE_X5Y49.D4       net (fanout=4)        0.937   dec_ctr/dctr_gen_0[3].dctr/M_dctr_ovf[2]
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (1.402ns logic, 2.502ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  16.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.867ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.333 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.476   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    SLICE_X3Y50.B4       net (fanout=3)        1.263   M_dec_ctr_digits[3]
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X5Y48.C4       net (fanout=12)       1.003   dec_ctr/M_dctr_ovf[0]
    SLICE_X5Y48.C        Tilo                  0.259   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val1
    SLICE_X5Y48.D5       net (fanout=1)        0.234   dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.867ns (1.367ns logic, 2.500ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  16.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.911ns (Levels of Logic = 2)
  Clock Path Skew:      0.035ns (0.698 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X3Y50.B2       net (fanout=5)        1.595   M_ctr_value
    SLICE_X3Y50.B        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val111
    SLICE_X6Y48.B4       net (fanout=12)       1.232   dec_ctr/M_dctr_ovf[0]
    SLICE_X6Y48.CLK      Tas                   0.349   M_dec_ctr_digits[8]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (1.084ns logic, 2.827ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  16.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.787 - 0.758)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y48.A2       net (fanout=31)       3.097   M_reset_cond_out
    SLICE_X5Y48.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (0.803ns logic, 3.097ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  16.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_2 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.854ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_2 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.BQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_2
    SLICE_X2Y50.A1       net (fanout=5)        1.204   M_dec_ctr_digits[10]
    SLICE_X2Y50.A        Tilo                  0.235   Sh44
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val11_SW0
    SLICE_X3Y50.A4       net (fanout=1)        0.416   dec_ctr/dctr_gen_0[3].dctr/N10
    SLICE_X3Y50.A        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21
    SLICE_X5Y49.D4       net (fanout=4)        0.937   dec_ctr/dctr_gen_0[3].dctr/M_dctr_ovf[2]
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.854ns (1.297ns logic, 2.557ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[1].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.849ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.332 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[1].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AMUX     Tshcko                0.535   M_dec_ctr_digits[8]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    SLICE_X2Y50.A5       net (fanout=9)        1.149   M_dec_ctr_digits[4]
    SLICE_X2Y50.A        Tilo                  0.235   Sh44
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val11_SW0
    SLICE_X3Y50.A4       net (fanout=1)        0.416   dec_ctr/dctr_gen_0[3].dctr/N10
    SLICE_X3Y50.A        Tilo                  0.259   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21
    SLICE_X5Y49.B5       net (fanout=4)        0.882   dec_ctr/dctr_gen_0[3].dctr/M_dctr_ovf[2]
    SLICE_X5Y49.CLK      Tas                   0.373   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.849ns (1.402ns logic, 2.447ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X2Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X2Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_19/CK
  Location pin: SLICE_X2Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_20/CK
  Location pin: SLICE_X2Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_21/CK
  Location pin: SLICE_X2Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_22/CK
  Location pin: SLICE_X2Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_23/CK
  Location pin: SLICE_X2Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_value/CLK
  Logical resource: ctr/M_ctr_q_24/CK
  Location pin: SLICE_X2Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X2Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X2Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X2Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[5]/CLK
  Logical resource: dec_ctr/dctr_gen_0[0].dctr/M_val_q_3/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[5]/CLK
  Logical resource: dec_ctr/dctr_gen_0[0].dctr/M_val_q_0/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[5]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_1/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[8]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_0/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[8]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_2/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[8]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_3/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[8]/CLK
  Logical resource: dec_ctr/dctr_gen_0[2].dctr/M_val_q_0/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X1Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X1Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X1Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X1Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X1Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X1Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_2/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X1Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_2/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X1Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_2/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X1Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_14/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X1Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_14/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X1Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.949|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 973 paths, 0 nets, and 319 connections

Design statistics:
   Minimum period:   4.949ns{1}   (Maximum frequency: 202.061MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 17 12:12:59 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



