
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tfmtodit_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401260 <.init>:
  401260:	stp	x29, x30, [sp, #-16]!
  401264:	mov	x29, sp
  401268:	bl	4018e0 <feof@plt+0x310>
  40126c:	ldp	x29, x30, [sp], #16
  401270:	ret

Disassembly of section .plt:

0000000000401280 <_Znam@plt-0x20>:
  401280:	stp	x16, x30, [sp, #-16]!
  401284:	adrp	x16, 418000 <_ZdlPvm@@Base+0x11064>
  401288:	ldr	x17, [x16, #4088]
  40128c:	add	x16, x16, #0xff8
  401290:	br	x17
  401294:	nop
  401298:	nop
  40129c:	nop

00000000004012a0 <_Znam@plt>:
  4012a0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16]
  4012a8:	add	x16, x16, #0x0
  4012ac:	br	x17

00000000004012b0 <fputs@plt>:
  4012b0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #8]
  4012b8:	add	x16, x16, #0x8
  4012bc:	br	x17

00000000004012c0 <fread@plt>:
  4012c0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #16]
  4012c8:	add	x16, x16, #0x10
  4012cc:	br	x17

00000000004012d0 <ungetc@plt>:
  4012d0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #24]
  4012d8:	add	x16, x16, #0x18
  4012dc:	br	x17

00000000004012e0 <isalnum@plt>:
  4012e0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #32]
  4012e8:	add	x16, x16, #0x20
  4012ec:	br	x17

00000000004012f0 <strlen@plt>:
  4012f0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #40]
  4012f8:	add	x16, x16, #0x28
  4012fc:	br	x17

0000000000401300 <fprintf@plt>:
  401300:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #48]
  401308:	add	x16, x16, #0x30
  40130c:	br	x17

0000000000401310 <putc@plt>:
  401310:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #56]
  401318:	add	x16, x16, #0x38
  40131c:	br	x17

0000000000401320 <islower@plt>:
  401320:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #64]
  401328:	add	x16, x16, #0x40
  40132c:	br	x17

0000000000401330 <fclose@plt>:
  401330:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #72]
  401338:	add	x16, x16, #0x48
  40133c:	br	x17

0000000000401340 <isspace@plt>:
  401340:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #80]
  401348:	add	x16, x16, #0x50
  40134c:	br	x17

0000000000401350 <memcmp@plt>:
  401350:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #88]
  401358:	add	x16, x16, #0x58
  40135c:	br	x17

0000000000401360 <strtol@plt>:
  401360:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #96]
  401368:	add	x16, x16, #0x60
  40136c:	br	x17

0000000000401370 <free@plt>:
  401370:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #104]
  401378:	add	x16, x16, #0x68
  40137c:	br	x17

0000000000401380 <strchr@plt>:
  401380:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #112]
  401388:	add	x16, x16, #0x70
  40138c:	br	x17

0000000000401390 <_exit@plt>:
  401390:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #120]
  401398:	add	x16, x16, #0x78
  40139c:	br	x17

00000000004013a0 <freopen@plt>:
  4013a0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #128]
  4013a8:	add	x16, x16, #0x80
  4013ac:	br	x17

00000000004013b0 <strerror@plt>:
  4013b0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #136]
  4013b8:	add	x16, x16, #0x88
  4013bc:	br	x17

00000000004013c0 <strcpy@plt>:
  4013c0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #144]
  4013c8:	add	x16, x16, #0x90
  4013cc:	br	x17

00000000004013d0 <strtok@plt>:
  4013d0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #152]
  4013d8:	add	x16, x16, #0x98
  4013dc:	br	x17

00000000004013e0 <isxdigit@plt>:
  4013e0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #160]
  4013e8:	add	x16, x16, #0xa0
  4013ec:	br	x17

00000000004013f0 <atan2@plt>:
  4013f0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #168]
  4013f8:	add	x16, x16, #0xa8
  4013fc:	br	x17

0000000000401400 <__libc_start_main@plt>:
  401400:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #176]
  401408:	add	x16, x16, #0xb0
  40140c:	br	x17

0000000000401410 <isgraph@plt>:
  401410:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #184]
  401418:	add	x16, x16, #0xb8
  40141c:	br	x17

0000000000401420 <getc@plt>:
  401420:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #192]
  401428:	add	x16, x16, #0xc0
  40142c:	br	x17

0000000000401430 <strncmp@plt>:
  401430:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #200]
  401438:	add	x16, x16, #0xc8
  40143c:	br	x17

0000000000401440 <isprint@plt>:
  401440:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #208]
  401448:	add	x16, x16, #0xd0
  40144c:	br	x17

0000000000401450 <isupper@plt>:
  401450:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #216]
  401458:	add	x16, x16, #0xd8
  40145c:	br	x17

0000000000401460 <fputc@plt>:
  401460:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #224]
  401468:	add	x16, x16, #0xe0
  40146c:	br	x17

0000000000401470 <__isoc99_sscanf@plt>:
  401470:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #232]
  401478:	add	x16, x16, #0xe8
  40147c:	br	x17

0000000000401480 <fflush@plt>:
  401480:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #240]
  401488:	add	x16, x16, #0xf0
  40148c:	br	x17

0000000000401490 <isalpha@plt>:
  401490:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #248]
  401498:	add	x16, x16, #0xf8
  40149c:	br	x17

00000000004014a0 <strrchr@plt>:
  4014a0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #256]
  4014a8:	add	x16, x16, #0x100
  4014ac:	br	x17

00000000004014b0 <_ZdaPv@plt>:
  4014b0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #264]
  4014b8:	add	x16, x16, #0x108
  4014bc:	br	x17

00000000004014c0 <__errno_location@plt>:
  4014c0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #272]
  4014c8:	add	x16, x16, #0x110
  4014cc:	br	x17

00000000004014d0 <fopen@plt>:
  4014d0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #280]
  4014d8:	add	x16, x16, #0x118
  4014dc:	br	x17

00000000004014e0 <strcmp@plt>:
  4014e0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #288]
  4014e8:	add	x16, x16, #0x120
  4014ec:	br	x17

00000000004014f0 <fgets@plt>:
  4014f0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #296]
  4014f8:	add	x16, x16, #0x128
  4014fc:	br	x17

0000000000401500 <isdigit@plt>:
  401500:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #304]
  401508:	add	x16, x16, #0x130
  40150c:	br	x17

0000000000401510 <write@plt>:
  401510:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #312]
  401518:	add	x16, x16, #0x138
  40151c:	br	x17

0000000000401520 <malloc@plt>:
  401520:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #320]
  401528:	add	x16, x16, #0x140
  40152c:	br	x17

0000000000401530 <ispunct@plt>:
  401530:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #328]
  401538:	add	x16, x16, #0x148
  40153c:	br	x17

0000000000401540 <iscntrl@plt>:
  401540:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #336]
  401548:	add	x16, x16, #0x150
  40154c:	br	x17

0000000000401550 <abort@plt>:
  401550:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #344]
  401558:	add	x16, x16, #0x158
  40155c:	br	x17

0000000000401560 <getenv@plt>:
  401560:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #352]
  401568:	add	x16, x16, #0x160
  40156c:	br	x17

0000000000401570 <__gxx_personality_v0@plt>:
  401570:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #360]
  401578:	add	x16, x16, #0x168
  40157c:	br	x17

0000000000401580 <exit@plt>:
  401580:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #368]
  401588:	add	x16, x16, #0x170
  40158c:	br	x17

0000000000401590 <_Unwind_Resume@plt>:
  401590:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #376]
  401598:	add	x16, x16, #0x178
  40159c:	br	x17

00000000004015a0 <ferror@plt>:
  4015a0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #384]
  4015a8:	add	x16, x16, #0x180
  4015ac:	br	x17

00000000004015b0 <__gmon_start__@plt>:
  4015b0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #392]
  4015b8:	add	x16, x16, #0x188
  4015bc:	br	x17

00000000004015c0 <printf@plt>:
  4015c0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #400]
  4015c8:	add	x16, x16, #0x190
  4015cc:	br	x17

00000000004015d0 <feof@plt>:
  4015d0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #408]
  4015d8:	add	x16, x16, #0x198
  4015dc:	br	x17

Disassembly of section .text:

00000000004015e0 <_Znwm@@Base-0x58b8>:
  4015e0:	stp	x29, x30, [sp, #-16]!
  4015e4:	mov	x29, sp
  4015e8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  4015ec:	add	x0, x0, #0x2b9
  4015f0:	bl	4049e8 <feof@plt+0x3418>
  4015f4:	ldp	x29, x30, [sp], #16
  4015f8:	ret
  4015fc:	stp	x29, x30, [sp, #-16]!
  401600:	mov	x29, sp
  401604:	bl	4015e0 <feof@plt+0x10>
  401608:	ldp	x29, x30, [sp], #16
  40160c:	ret
  401610:	stp	x29, x30, [sp, #-16]!
  401614:	mov	x29, sp
  401618:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  40161c:	add	x0, x0, #0x2bc
  401620:	adrp	x8, 404000 <feof@plt+0x2a30>
  401624:	add	x8, x8, #0x9e8
  401628:	blr	x8
  40162c:	ldp	x29, x30, [sp], #16
  401630:	ret
  401634:	stp	x29, x30, [sp, #-16]!
  401638:	mov	x29, sp
  40163c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  401640:	add	x0, x0, #0x2bd
  401644:	mov	w8, wzr
  401648:	adrp	x9, 404000 <feof@plt+0x2a30>
  40164c:	add	x9, x9, #0x96c
  401650:	mov	w1, w8
  401654:	blr	x9
  401658:	ldp	x29, x30, [sp], #16
  40165c:	ret
  401660:	stp	x29, x30, [sp, #-16]!
  401664:	mov	x29, sp
  401668:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  40166c:	add	x0, x0, #0x3bd
  401670:	mov	w8, wzr
  401674:	adrp	x9, 404000 <feof@plt+0x2a30>
  401678:	add	x9, x9, #0x96c
  40167c:	mov	w1, w8
  401680:	blr	x9
  401684:	ldp	x29, x30, [sp], #16
  401688:	ret
  40168c:	stp	x29, x30, [sp, #-16]!
  401690:	mov	x29, sp
  401694:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  401698:	add	x0, x0, #0x4bd
  40169c:	mov	w8, wzr
  4016a0:	adrp	x9, 404000 <feof@plt+0x2a30>
  4016a4:	add	x9, x9, #0x96c
  4016a8:	mov	w1, w8
  4016ac:	blr	x9
  4016b0:	ldp	x29, x30, [sp], #16
  4016b4:	ret
  4016b8:	stp	x29, x30, [sp, #-16]!
  4016bc:	mov	x29, sp
  4016c0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  4016c4:	add	x0, x0, #0x5bd
  4016c8:	mov	w8, wzr
  4016cc:	adrp	x9, 404000 <feof@plt+0x2a30>
  4016d0:	add	x9, x9, #0x96c
  4016d4:	mov	w1, w8
  4016d8:	blr	x9
  4016dc:	ldp	x29, x30, [sp], #16
  4016e0:	ret
  4016e4:	stp	x29, x30, [sp, #-16]!
  4016e8:	mov	x29, sp
  4016ec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  4016f0:	add	x0, x0, #0x6bd
  4016f4:	mov	w8, wzr
  4016f8:	adrp	x9, 404000 <feof@plt+0x2a30>
  4016fc:	add	x9, x9, #0x96c
  401700:	mov	w1, w8
  401704:	blr	x9
  401708:	ldp	x29, x30, [sp], #16
  40170c:	ret
  401710:	stp	x29, x30, [sp, #-16]!
  401714:	mov	x29, sp
  401718:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  40171c:	add	x0, x0, #0x7bd
  401720:	mov	w8, wzr
  401724:	adrp	x9, 404000 <feof@plt+0x2a30>
  401728:	add	x9, x9, #0x96c
  40172c:	mov	w1, w8
  401730:	blr	x9
  401734:	ldp	x29, x30, [sp], #16
  401738:	ret
  40173c:	stp	x29, x30, [sp, #-16]!
  401740:	mov	x29, sp
  401744:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  401748:	add	x0, x0, #0x8bd
  40174c:	mov	w8, wzr
  401750:	adrp	x9, 404000 <feof@plt+0x2a30>
  401754:	add	x9, x9, #0x96c
  401758:	mov	w1, w8
  40175c:	blr	x9
  401760:	ldp	x29, x30, [sp], #16
  401764:	ret
  401768:	stp	x29, x30, [sp, #-16]!
  40176c:	mov	x29, sp
  401770:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  401774:	add	x0, x0, #0x9bd
  401778:	mov	w8, wzr
  40177c:	adrp	x9, 404000 <feof@plt+0x2a30>
  401780:	add	x9, x9, #0x96c
  401784:	mov	w1, w8
  401788:	blr	x9
  40178c:	ldp	x29, x30, [sp], #16
  401790:	ret
  401794:	stp	x29, x30, [sp, #-16]!
  401798:	mov	x29, sp
  40179c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  4017a0:	add	x0, x0, #0xabd
  4017a4:	mov	w8, wzr
  4017a8:	adrp	x9, 404000 <feof@plt+0x2a30>
  4017ac:	add	x9, x9, #0x96c
  4017b0:	mov	w1, w8
  4017b4:	blr	x9
  4017b8:	ldp	x29, x30, [sp], #16
  4017bc:	ret
  4017c0:	stp	x29, x30, [sp, #-16]!
  4017c4:	mov	x29, sp
  4017c8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  4017cc:	add	x0, x0, #0xbbd
  4017d0:	mov	w8, wzr
  4017d4:	adrp	x9, 404000 <feof@plt+0x2a30>
  4017d8:	add	x9, x9, #0x96c
  4017dc:	mov	w1, w8
  4017e0:	blr	x9
  4017e4:	ldp	x29, x30, [sp], #16
  4017e8:	ret
  4017ec:	stp	x29, x30, [sp, #-16]!
  4017f0:	mov	x29, sp
  4017f4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  4017f8:	add	x0, x0, #0xcbd
  4017fc:	mov	w8, wzr
  401800:	adrp	x9, 404000 <feof@plt+0x2a30>
  401804:	add	x9, x9, #0x96c
  401808:	mov	w1, w8
  40180c:	blr	x9
  401810:	ldp	x29, x30, [sp], #16
  401814:	ret
  401818:	stp	x29, x30, [sp, #-16]!
  40181c:	mov	x29, sp
  401820:	bl	401610 <feof@plt+0x40>
  401824:	bl	401634 <feof@plt+0x64>
  401828:	bl	401660 <feof@plt+0x90>
  40182c:	bl	40168c <feof@plt+0xbc>
  401830:	bl	4016b8 <feof@plt+0xe8>
  401834:	bl	4016e4 <feof@plt+0x114>
  401838:	bl	401710 <feof@plt+0x140>
  40183c:	bl	40173c <feof@plt+0x16c>
  401840:	bl	401768 <feof@plt+0x198>
  401844:	bl	401794 <feof@plt+0x1c4>
  401848:	bl	4017c0 <feof@plt+0x1f0>
  40184c:	bl	4017ec <feof@plt+0x21c>
  401850:	ldp	x29, x30, [sp], #16
  401854:	ret
  401858:	stp	x29, x30, [sp, #-16]!
  40185c:	mov	x29, sp
  401860:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  401864:	add	x0, x0, #0xdc8
  401868:	adrp	x8, 404000 <feof@plt+0x2a30>
  40186c:	add	x8, x8, #0xd84
  401870:	blr	x8
  401874:	ldp	x29, x30, [sp], #16
  401878:	ret
  40187c:	stp	x29, x30, [sp, #-16]!
  401880:	mov	x29, sp
  401884:	bl	401858 <feof@plt+0x288>
  401888:	ldp	x29, x30, [sp], #16
  40188c:	ret
  401890:	mov	x29, #0x0                   	// #0
  401894:	mov	x30, #0x0                   	// #0
  401898:	mov	x5, x0
  40189c:	ldr	x1, [sp]
  4018a0:	add	x2, sp, #0x8
  4018a4:	mov	x6, sp
  4018a8:	movz	x0, #0x0, lsl #48
  4018ac:	movk	x0, #0x0, lsl #32
  4018b0:	movk	x0, #0x40, lsl #16
  4018b4:	movk	x0, #0x39a8
  4018b8:	movz	x3, #0x0, lsl #48
  4018bc:	movk	x3, #0x0, lsl #32
  4018c0:	movk	x3, #0x40, lsl #16
  4018c4:	movk	x3, #0x7028
  4018c8:	movz	x4, #0x0, lsl #48
  4018cc:	movk	x4, #0x0, lsl #32
  4018d0:	movk	x4, #0x40, lsl #16
  4018d4:	movk	x4, #0x70a8
  4018d8:	bl	401400 <__libc_start_main@plt>
  4018dc:	bl	401550 <abort@plt>
  4018e0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11064>
  4018e4:	ldr	x0, [x0, #4064]
  4018e8:	cbz	x0, 4018f0 <feof@plt+0x320>
  4018ec:	b	4015b0 <__gmon_start__@plt>
  4018f0:	ret
  4018f4:	nop
  4018f8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  4018fc:	add	x0, x0, #0x2a8
  401900:	adrp	x1, 419000 <_ZdlPvm@@Base+0x12064>
  401904:	add	x1, x1, #0x2a8
  401908:	cmp	x1, x0
  40190c:	b.eq	401924 <feof@plt+0x354>  // b.none
  401910:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  401914:	ldr	x1, [x1, #200]
  401918:	cbz	x1, 401924 <feof@plt+0x354>
  40191c:	mov	x16, x1
  401920:	br	x16
  401924:	ret
  401928:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  40192c:	add	x0, x0, #0x2a8
  401930:	adrp	x1, 419000 <_ZdlPvm@@Base+0x12064>
  401934:	add	x1, x1, #0x2a8
  401938:	sub	x1, x1, x0
  40193c:	lsr	x2, x1, #63
  401940:	add	x1, x2, x1, asr #3
  401944:	cmp	xzr, x1, asr #1
  401948:	asr	x1, x1, #1
  40194c:	b.eq	401964 <feof@plt+0x394>  // b.none
  401950:	adrp	x2, 407000 <_ZdlPvm@@Base+0x64>
  401954:	ldr	x2, [x2, #208]
  401958:	cbz	x2, 401964 <feof@plt+0x394>
  40195c:	mov	x16, x2
  401960:	br	x16
  401964:	ret
  401968:	stp	x29, x30, [sp, #-32]!
  40196c:	mov	x29, sp
  401970:	str	x19, [sp, #16]
  401974:	adrp	x19, 419000 <_ZdlPvm@@Base+0x12064>
  401978:	ldrb	w0, [x19, #696]
  40197c:	cbnz	w0, 40198c <feof@plt+0x3bc>
  401980:	bl	4018f8 <feof@plt+0x328>
  401984:	mov	w0, #0x1                   	// #1
  401988:	strb	w0, [x19, #696]
  40198c:	ldr	x19, [sp, #16]
  401990:	ldp	x29, x30, [sp], #32
  401994:	ret
  401998:	b	401928 <feof@plt+0x358>
  40199c:	sub	sp, sp, #0x10
  4019a0:	mov	w8, #0xffffffff            	// #-1
  4019a4:	str	x0, [sp, #8]
  4019a8:	str	x1, [sp]
  4019ac:	ldr	x9, [sp, #8]
  4019b0:	ldr	x10, [sp]
  4019b4:	str	x10, [x9]
  4019b8:	ldr	x10, [x9]
  4019bc:	ldr	w11, [x10]
  4019c0:	str	w11, [x9, #8]
  4019c4:	str	w8, [x9, #12]
  4019c8:	add	sp, sp, #0x10
  4019cc:	ret
  4019d0:	sub	sp, sp, #0x40
  4019d4:	str	x0, [sp, #48]
  4019d8:	str	x1, [sp, #40]
  4019dc:	str	x2, [sp, #32]
  4019e0:	str	x3, [sp, #24]
  4019e4:	ldr	x8, [sp, #48]
  4019e8:	str	x8, [sp, #8]
  4019ec:	ldr	x8, [sp, #8]
  4019f0:	ldr	w9, [x8, #8]
  4019f4:	ldr	x10, [x8]
  4019f8:	ldr	w11, [x10, #4]
  4019fc:	cmp	w9, w11
  401a00:	b.gt	401c68 <feof@plt+0x698>
  401a04:	ldr	x8, [sp, #8]
  401a08:	ldr	x9, [x8]
  401a0c:	ldr	x9, [x9, #48]
  401a10:	ldr	w10, [x8, #8]
  401a14:	ldr	x11, [x8]
  401a18:	ldr	w12, [x11]
  401a1c:	subs	w10, w10, w12
  401a20:	mov	w0, w10
  401a24:	sxtw	x11, w0
  401a28:	mov	x13, #0x6                   	// #6
  401a2c:	mul	x11, x13, x11
  401a30:	add	x9, x9, x11
  401a34:	ldrb	w10, [x9, #4]
  401a38:	cmp	w10, #0x1
  401a3c:	b.ne	401c54 <feof@plt+0x684>  // b.any
  401a40:	ldr	x8, [sp, #8]
  401a44:	ldr	w9, [x8, #12]
  401a48:	cmp	w9, #0x0
  401a4c:	cset	w9, ge  // ge = tcont
  401a50:	tbnz	w9, #0, 401af4 <feof@plt+0x524>
  401a54:	ldr	x8, [sp, #8]
  401a58:	ldr	x9, [x8]
  401a5c:	ldr	x9, [x9, #48]
  401a60:	ldr	w10, [x8, #8]
  401a64:	ldr	x11, [x8]
  401a68:	ldr	w12, [x11]
  401a6c:	subs	w10, w10, w12
  401a70:	mov	w0, w10
  401a74:	sxtw	x11, w0
  401a78:	mov	x13, #0x6                   	// #6
  401a7c:	mul	x11, x13, x11
  401a80:	add	x9, x9, x11
  401a84:	ldrb	w10, [x9, #5]
  401a88:	str	w10, [x8, #12]
  401a8c:	ldr	x9, [x8]
  401a90:	ldr	x9, [x9, #88]
  401a94:	ldrsw	x11, [x8, #12]
  401a98:	mov	x13, #0x4                   	// #4
  401a9c:	mul	x11, x13, x11
  401aa0:	ldrb	w10, [x9, x11]
  401aa4:	cmp	w10, #0x80
  401aa8:	b.le	401af4 <feof@plt+0x524>
  401aac:	ldr	x8, [sp, #8]
  401ab0:	ldr	x9, [x8]
  401ab4:	ldr	x9, [x9, #88]
  401ab8:	ldrsw	x10, [x8, #12]
  401abc:	mov	x11, #0x4                   	// #4
  401ac0:	mul	x10, x11, x10
  401ac4:	add	x9, x9, x10
  401ac8:	ldrb	w12, [x9, #2]
  401acc:	mov	w13, #0x100                 	// #256
  401ad0:	mul	w12, w13, w12
  401ad4:	ldr	x9, [x8]
  401ad8:	ldr	x9, [x9, #88]
  401adc:	ldrsw	x10, [x8, #12]
  401ae0:	mul	x10, x11, x10
  401ae4:	add	x9, x9, x10
  401ae8:	ldrb	w13, [x9, #3]
  401aec:	add	w12, w12, w13
  401af0:	str	w12, [x8, #12]
  401af4:	ldr	x8, [sp, #8]
  401af8:	ldr	x9, [x8]
  401afc:	ldr	x9, [x9, #88]
  401b00:	ldrsw	x10, [x8, #12]
  401b04:	mov	x11, #0x4                   	// #4
  401b08:	mul	x10, x11, x10
  401b0c:	ldrb	w12, [x9, x10]
  401b10:	str	w12, [sp, #20]
  401b14:	ldr	w12, [sp, #20]
  401b18:	cmp	w12, #0x80
  401b1c:	b.gt	401c1c <feof@plt+0x64c>
  401b20:	ldr	x8, [sp, #8]
  401b24:	ldr	x9, [x8]
  401b28:	ldr	x9, [x9, #88]
  401b2c:	ldrsw	x10, [x8, #12]
  401b30:	mov	x11, #0x4                   	// #4
  401b34:	mul	x10, x11, x10
  401b38:	add	x9, x9, x10
  401b3c:	ldrb	w12, [x9, #2]
  401b40:	cmp	w12, #0x80
  401b44:	b.lt	401c1c <feof@plt+0x64c>  // b.tstop
  401b48:	ldr	x8, [sp, #8]
  401b4c:	ldr	w9, [x8, #8]
  401b50:	ldr	x10, [sp, #40]
  401b54:	strb	w9, [x10]
  401b58:	ldr	x10, [x8]
  401b5c:	ldr	x10, [x10, #88]
  401b60:	ldrsw	x11, [x8, #12]
  401b64:	mov	x12, #0x4                   	// #4
  401b68:	mul	x11, x12, x11
  401b6c:	add	x10, x10, x11
  401b70:	ldrb	w9, [x10, #1]
  401b74:	ldr	x10, [sp, #32]
  401b78:	strb	w9, [x10]
  401b7c:	ldr	x10, [x8]
  401b80:	ldr	x10, [x10, #96]
  401b84:	ldr	x11, [x8]
  401b88:	ldr	x11, [x11, #88]
  401b8c:	ldrsw	x13, [x8, #12]
  401b90:	mul	x13, x12, x13
  401b94:	add	x11, x11, x13
  401b98:	ldrb	w9, [x11, #2]
  401b9c:	subs	w9, w9, #0x80
  401ba0:	mov	w14, #0x100                 	// #256
  401ba4:	mul	w9, w14, w9
  401ba8:	ldr	x11, [x8]
  401bac:	ldr	x11, [x11, #88]
  401bb0:	ldrsw	x13, [x8, #12]
  401bb4:	mul	x12, x12, x13
  401bb8:	add	x11, x11, x12
  401bbc:	ldrb	w14, [x11, #3]
  401bc0:	add	w9, w9, w14
  401bc4:	ldr	w9, [x10, w9, sxtw #2]
  401bc8:	ldr	x10, [sp, #24]
  401bcc:	str	w9, [x10]
  401bd0:	ldr	w9, [sp, #20]
  401bd4:	cmp	w9, #0x80
  401bd8:	b.ne	401bf8 <feof@plt+0x628>  // b.any
  401bdc:	ldr	x8, [sp, #8]
  401be0:	ldr	w9, [x8, #8]
  401be4:	add	w9, w9, #0x1
  401be8:	str	w9, [x8, #8]
  401bec:	mov	w9, #0xffffffff            	// #-1
  401bf0:	str	w9, [x8, #12]
  401bf4:	b	401c10 <feof@plt+0x640>
  401bf8:	ldr	w8, [sp, #20]
  401bfc:	add	w8, w8, #0x1
  401c00:	ldr	x9, [sp, #8]
  401c04:	ldr	w10, [x9, #12]
  401c08:	add	w8, w10, w8
  401c0c:	str	w8, [x9, #12]
  401c10:	mov	w8, #0x1                   	// #1
  401c14:	str	w8, [sp, #60]
  401c18:	b	401c6c <feof@plt+0x69c>
  401c1c:	ldr	w8, [sp, #20]
  401c20:	cmp	w8, #0x80
  401c24:	b.lt	401c2c <feof@plt+0x65c>  // b.tstop
  401c28:	b	401c48 <feof@plt+0x678>
  401c2c:	ldr	w8, [sp, #20]
  401c30:	add	w8, w8, #0x1
  401c34:	ldr	x9, [sp, #8]
  401c38:	ldr	w10, [x9, #12]
  401c3c:	add	w8, w10, w8
  401c40:	str	w8, [x9, #12]
  401c44:	b	401af4 <feof@plt+0x524>
  401c48:	mov	w8, #0xffffffff            	// #-1
  401c4c:	ldr	x9, [sp, #8]
  401c50:	str	w8, [x9, #12]
  401c54:	ldr	x8, [sp, #8]
  401c58:	ldr	w9, [x8, #8]
  401c5c:	add	w9, w9, #0x1
  401c60:	str	w9, [x8, #8]
  401c64:	b	4019ec <feof@plt+0x41c>
  401c68:	str	wzr, [sp, #60]
  401c6c:	ldr	w0, [sp, #60]
  401c70:	add	sp, sp, #0x40
  401c74:	ret
  401c78:	sub	sp, sp, #0x10
  401c7c:	mov	x8, xzr
  401c80:	str	x0, [sp, #8]
  401c84:	ldr	x9, [sp, #8]
  401c88:	str	x8, [x9, #48]
  401c8c:	str	x8, [x9, #56]
  401c90:	str	x8, [x9, #64]
  401c94:	str	x8, [x9, #72]
  401c98:	str	x8, [x9, #80]
  401c9c:	str	x8, [x9, #88]
  401ca0:	str	x8, [x9, #96]
  401ca4:	str	x8, [x9, #104]
  401ca8:	add	sp, sp, #0x10
  401cac:	ret
  401cb0:	sub	sp, sp, #0x40
  401cb4:	stp	x29, x30, [sp, #48]
  401cb8:	add	x29, sp, #0x30
  401cbc:	stur	x0, [x29, #-16]
  401cc0:	sturb	w1, [x29, #-17]
  401cc4:	sturb	w2, [x29, #-18]
  401cc8:	str	x3, [sp, #16]
  401ccc:	ldur	x8, [x29, #-16]
  401cd0:	ldurb	w1, [x29, #-17]
  401cd4:	mov	x0, x8
  401cd8:	str	x8, [sp]
  401cdc:	bl	401e84 <feof@plt+0x8b4>
  401ce0:	cbz	w0, 401e70 <feof@plt+0x8a0>
  401ce4:	ldr	x8, [sp]
  401ce8:	ldr	x9, [x8, #48]
  401cec:	ldurb	w10, [x29, #-17]
  401cf0:	ldr	w11, [x8]
  401cf4:	subs	w10, w10, w11
  401cf8:	mov	w0, w10
  401cfc:	sxtw	x12, w0
  401d00:	mov	x13, #0x6                   	// #6
  401d04:	mul	x12, x13, x12
  401d08:	add	x9, x9, x12
  401d0c:	ldrb	w10, [x9, #4]
  401d10:	cmp	w10, #0x1
  401d14:	b.ne	401e70 <feof@plt+0x8a0>  // b.any
  401d18:	ldr	x8, [sp]
  401d1c:	ldr	x9, [x8, #48]
  401d20:	ldurb	w10, [x29, #-17]
  401d24:	ldr	w11, [x8]
  401d28:	subs	w10, w10, w11
  401d2c:	mov	w0, w10
  401d30:	sxtw	x12, w0
  401d34:	mov	x13, #0x6                   	// #6
  401d38:	mul	x12, x13, x12
  401d3c:	add	x9, x9, x12
  401d40:	ldrb	w10, [x9, #5]
  401d44:	str	w10, [sp, #12]
  401d48:	ldr	x9, [x8, #88]
  401d4c:	ldrsw	x12, [sp, #12]
  401d50:	mov	x13, #0x4                   	// #4
  401d54:	mul	x12, x13, x12
  401d58:	ldrb	w10, [x9, x12]
  401d5c:	cmp	w10, #0x80
  401d60:	b.le	401da4 <feof@plt+0x7d4>
  401d64:	ldr	x8, [sp]
  401d68:	ldr	x9, [x8, #88]
  401d6c:	ldrsw	x10, [sp, #12]
  401d70:	mov	x11, #0x4                   	// #4
  401d74:	mul	x10, x11, x10
  401d78:	add	x9, x9, x10
  401d7c:	ldrb	w12, [x9, #2]
  401d80:	mov	w13, #0x100                 	// #256
  401d84:	mul	w12, w13, w12
  401d88:	ldr	x9, [x8, #88]
  401d8c:	ldrsw	x10, [sp, #12]
  401d90:	mul	x10, x11, x10
  401d94:	add	x9, x9, x10
  401d98:	ldrb	w13, [x9, #3]
  401d9c:	add	w12, w12, w13
  401da0:	str	w12, [sp, #12]
  401da4:	ldr	x8, [sp]
  401da8:	ldr	x9, [x8, #88]
  401dac:	ldrsw	x10, [sp, #12]
  401db0:	mov	x11, #0x4                   	// #4
  401db4:	mul	x10, x11, x10
  401db8:	ldrb	w12, [x9, x10]
  401dbc:	str	w12, [sp, #8]
  401dc0:	ldr	w12, [sp, #8]
  401dc4:	cmp	w12, #0x80
  401dc8:	b.le	401dd0 <feof@plt+0x800>
  401dcc:	b	401e70 <feof@plt+0x8a0>
  401dd0:	ldr	x8, [sp]
  401dd4:	ldr	x9, [x8, #88]
  401dd8:	ldrsw	x10, [sp, #12]
  401ddc:	mov	x11, #0x4                   	// #4
  401de0:	mul	x10, x11, x10
  401de4:	add	x9, x9, x10
  401de8:	ldrb	w12, [x9, #2]
  401dec:	cbnz	w12, 401e48 <feof@plt+0x878>
  401df0:	ldr	x8, [sp]
  401df4:	ldr	x9, [x8, #88]
  401df8:	ldrsw	x10, [sp, #12]
  401dfc:	mov	x11, #0x4                   	// #4
  401e00:	mul	x10, x11, x10
  401e04:	add	x9, x9, x10
  401e08:	ldrb	w12, [x9, #1]
  401e0c:	ldurb	w13, [x29, #-18]
  401e10:	cmp	w12, w13
  401e14:	b.ne	401e48 <feof@plt+0x878>  // b.any
  401e18:	ldr	x8, [sp]
  401e1c:	ldr	x9, [x8, #88]
  401e20:	ldrsw	x10, [sp, #12]
  401e24:	mov	x11, #0x4                   	// #4
  401e28:	mul	x10, x11, x10
  401e2c:	add	x9, x9, x10
  401e30:	ldrb	w12, [x9, #3]
  401e34:	ldr	x9, [sp, #16]
  401e38:	strb	w12, [x9]
  401e3c:	mov	w12, #0x1                   	// #1
  401e40:	stur	w12, [x29, #-4]
  401e44:	b	401e74 <feof@plt+0x8a4>
  401e48:	ldr	w8, [sp, #8]
  401e4c:	cmp	w8, #0x80
  401e50:	b.ne	401e58 <feof@plt+0x888>  // b.any
  401e54:	b	401e70 <feof@plt+0x8a0>
  401e58:	ldr	w8, [sp, #8]
  401e5c:	add	w8, w8, #0x1
  401e60:	ldr	w9, [sp, #12]
  401e64:	add	w8, w9, w8
  401e68:	str	w8, [sp, #12]
  401e6c:	b	401da4 <feof@plt+0x7d4>
  401e70:	stur	wzr, [x29, #-4]
  401e74:	ldur	w0, [x29, #-4]
  401e78:	ldp	x29, x30, [sp, #48]
  401e7c:	add	sp, sp, #0x40
  401e80:	ret
  401e84:	sub	sp, sp, #0x20
  401e88:	str	x0, [sp, #24]
  401e8c:	str	w1, [sp, #20]
  401e90:	ldr	x8, [sp, #24]
  401e94:	ldr	w9, [sp, #20]
  401e98:	ldr	w10, [x8]
  401e9c:	mov	w11, #0x0                   	// #0
  401ea0:	cmp	w9, w10
  401ea4:	str	x8, [sp, #8]
  401ea8:	str	w11, [sp, #4]
  401eac:	b.lt	401f00 <feof@plt+0x930>  // b.tstop
  401eb0:	ldr	w8, [sp, #20]
  401eb4:	ldr	x9, [sp, #8]
  401eb8:	ldr	w10, [x9, #4]
  401ebc:	mov	w11, #0x0                   	// #0
  401ec0:	cmp	w8, w10
  401ec4:	str	w11, [sp, #4]
  401ec8:	b.gt	401f00 <feof@plt+0x930>
  401ecc:	ldr	x8, [sp, #8]
  401ed0:	ldr	x9, [x8, #48]
  401ed4:	ldr	w10, [sp, #20]
  401ed8:	ldr	w11, [x8]
  401edc:	subs	w10, w10, w11
  401ee0:	mov	w0, w10
  401ee4:	sxtw	x12, w0
  401ee8:	mov	x13, #0x6                   	// #6
  401eec:	mul	x12, x13, x12
  401ef0:	ldrb	w10, [x9, x12]
  401ef4:	cmp	w10, #0x0
  401ef8:	cset	w10, ne  // ne = any
  401efc:	str	w10, [sp, #4]
  401f00:	ldr	w8, [sp, #4]
  401f04:	and	w0, w8, #0x1
  401f08:	add	sp, sp, #0x20
  401f0c:	ret
  401f10:	sub	sp, sp, #0x10
  401f14:	str	x0, [sp, #8]
  401f18:	str	w1, [sp, #4]
  401f1c:	ldr	x8, [sp, #8]
  401f20:	ldr	x9, [x8, #56]
  401f24:	ldr	x10, [x8, #48]
  401f28:	ldr	w11, [sp, #4]
  401f2c:	ldr	w12, [x8]
  401f30:	subs	w11, w11, w12
  401f34:	mov	w0, w11
  401f38:	sxtw	x8, w0
  401f3c:	mov	x13, #0x6                   	// #6
  401f40:	mul	x8, x13, x8
  401f44:	ldrb	w11, [x10, x8]
  401f48:	mov	w8, w11
  401f4c:	ldr	w0, [x9, x8, lsl #2]
  401f50:	add	sp, sp, #0x10
  401f54:	ret
  401f58:	sub	sp, sp, #0x10
  401f5c:	str	x0, [sp, #8]
  401f60:	str	w1, [sp, #4]
  401f64:	ldr	x8, [sp, #8]
  401f68:	ldr	x9, [x8, #64]
  401f6c:	ldr	x10, [x8, #48]
  401f70:	ldr	w11, [sp, #4]
  401f74:	ldr	w12, [x8]
  401f78:	subs	w11, w11, w12
  401f7c:	mov	w0, w11
  401f80:	sxtw	x8, w0
  401f84:	mov	x13, #0x6                   	// #6
  401f88:	mul	x8, x13, x8
  401f8c:	add	x8, x10, x8
  401f90:	ldrb	w11, [x8, #1]
  401f94:	mov	w8, w11
  401f98:	ldr	w0, [x9, x8, lsl #2]
  401f9c:	add	sp, sp, #0x10
  401fa0:	ret
  401fa4:	sub	sp, sp, #0x10
  401fa8:	str	x0, [sp, #8]
  401fac:	str	w1, [sp, #4]
  401fb0:	ldr	x8, [sp, #8]
  401fb4:	ldr	x9, [x8, #72]
  401fb8:	ldr	x10, [x8, #48]
  401fbc:	ldr	w11, [sp, #4]
  401fc0:	ldr	w12, [x8]
  401fc4:	subs	w11, w11, w12
  401fc8:	mov	w0, w11
  401fcc:	sxtw	x8, w0
  401fd0:	mov	x13, #0x6                   	// #6
  401fd4:	mul	x8, x13, x8
  401fd8:	add	x8, x10, x8
  401fdc:	ldrb	w11, [x8, #2]
  401fe0:	mov	w8, w11
  401fe4:	ldr	w0, [x9, x8, lsl #2]
  401fe8:	add	sp, sp, #0x10
  401fec:	ret
  401ff0:	sub	sp, sp, #0x10
  401ff4:	str	x0, [sp, #8]
  401ff8:	str	w1, [sp, #4]
  401ffc:	ldr	x8, [sp, #8]
  402000:	ldr	x9, [x8, #80]
  402004:	ldr	x10, [x8, #48]
  402008:	ldr	w11, [sp, #4]
  40200c:	ldr	w12, [x8]
  402010:	subs	w11, w11, w12
  402014:	mov	w0, w11
  402018:	sxtw	x8, w0
  40201c:	mov	x13, #0x6                   	// #6
  402020:	mul	x8, x13, x8
  402024:	add	x8, x10, x8
  402028:	ldrb	w11, [x8, #3]
  40202c:	mov	w8, w11
  402030:	ldr	w0, [x9, x8, lsl #2]
  402034:	add	sp, sp, #0x10
  402038:	ret
  40203c:	sub	sp, sp, #0x30
  402040:	str	x0, [sp, #32]
  402044:	str	w1, [sp, #28]
  402048:	str	x2, [sp, #16]
  40204c:	ldr	x8, [sp, #32]
  402050:	ldr	w9, [sp, #28]
  402054:	cmp	w9, #0x0
  402058:	cset	w9, le
  40205c:	str	x8, [sp, #8]
  402060:	tbnz	w9, #0, 402078 <feof@plt+0xaa8>
  402064:	ldr	w8, [sp, #28]
  402068:	ldr	x9, [sp, #8]
  40206c:	ldr	w10, [x9, #32]
  402070:	cmp	w8, w10
  402074:	b.le	402080 <feof@plt+0xab0>
  402078:	str	wzr, [sp, #44]
  40207c:	b	4020a4 <feof@plt+0xad4>
  402080:	ldr	x8, [sp, #8]
  402084:	ldr	x9, [x8, #104]
  402088:	ldr	w10, [sp, #28]
  40208c:	mov	w11, #0x1                   	// #1
  402090:	subs	w10, w10, #0x1
  402094:	ldr	w10, [x9, w10, sxtw #2]
  402098:	ldr	x9, [sp, #16]
  40209c:	str	w10, [x9]
  4020a0:	str	w11, [sp, #44]
  4020a4:	ldr	w0, [sp, #44]
  4020a8:	add	sp, sp, #0x30
  4020ac:	ret
  4020b0:	sub	sp, sp, #0x10
  4020b4:	str	x0, [sp, #8]
  4020b8:	ldr	x8, [sp, #8]
  4020bc:	ldr	w0, [x8, #36]
  4020c0:	add	sp, sp, #0x10
  4020c4:	ret
  4020c8:	sub	sp, sp, #0x10
  4020cc:	str	x0, [sp, #8]
  4020d0:	ldr	x8, [sp, #8]
  4020d4:	ldr	w0, [x8, #40]
  4020d8:	add	sp, sp, #0x10
  4020dc:	ret
  4020e0:	sub	sp, sp, #0x60
  4020e4:	stp	x29, x30, [sp, #80]
  4020e8:	add	x29, sp, #0x50
  4020ec:	stur	x0, [x29, #-8]
  4020f0:	ldur	x8, [x29, #-8]
  4020f4:	ldr	x9, [x8, #48]
  4020f8:	stur	x8, [x29, #-16]
  4020fc:	stur	x9, [x29, #-24]
  402100:	cbz	x9, 40210c <feof@plt+0xb3c>
  402104:	ldur	x0, [x29, #-24]
  402108:	bl	4014b0 <_ZdaPv@plt>
  40210c:	ldur	x8, [x29, #-16]
  402110:	ldr	x9, [x8, #56]
  402114:	stur	x9, [x29, #-32]
  402118:	cbz	x9, 402124 <feof@plt+0xb54>
  40211c:	ldur	x0, [x29, #-32]
  402120:	bl	4014b0 <_ZdaPv@plt>
  402124:	ldur	x8, [x29, #-16]
  402128:	ldr	x9, [x8, #64]
  40212c:	str	x9, [sp, #40]
  402130:	cbz	x9, 40213c <feof@plt+0xb6c>
  402134:	ldr	x0, [sp, #40]
  402138:	bl	4014b0 <_ZdaPv@plt>
  40213c:	ldur	x8, [x29, #-16]
  402140:	ldr	x9, [x8, #72]
  402144:	str	x9, [sp, #32]
  402148:	cbz	x9, 402154 <feof@plt+0xb84>
  40214c:	ldr	x0, [sp, #32]
  402150:	bl	4014b0 <_ZdaPv@plt>
  402154:	ldur	x8, [x29, #-16]
  402158:	ldr	x9, [x8, #80]
  40215c:	str	x9, [sp, #24]
  402160:	cbz	x9, 40216c <feof@plt+0xb9c>
  402164:	ldr	x0, [sp, #24]
  402168:	bl	4014b0 <_ZdaPv@plt>
  40216c:	ldur	x8, [x29, #-16]
  402170:	ldr	x9, [x8, #88]
  402174:	str	x9, [sp, #16]
  402178:	cbz	x9, 402184 <feof@plt+0xbb4>
  40217c:	ldr	x0, [sp, #16]
  402180:	bl	4014b0 <_ZdaPv@plt>
  402184:	ldur	x8, [x29, #-16]
  402188:	ldr	x9, [x8, #96]
  40218c:	str	x9, [sp, #8]
  402190:	cbz	x9, 40219c <feof@plt+0xbcc>
  402194:	ldr	x0, [sp, #8]
  402198:	bl	4014b0 <_ZdaPv@plt>
  40219c:	ldur	x8, [x29, #-16]
  4021a0:	ldr	x9, [x8, #104]
  4021a4:	str	x9, [sp]
  4021a8:	cbz	x9, 4021b4 <feof@plt+0xbe4>
  4021ac:	ldr	x0, [sp]
  4021b0:	bl	4014b0 <_ZdaPv@plt>
  4021b4:	ldp	x29, x30, [sp, #80]
  4021b8:	add	sp, sp, #0x60
  4021bc:	ret
  4021c0:	sub	sp, sp, #0x10
  4021c4:	str	x0, [sp, #8]
  4021c8:	ldr	x8, [sp, #8]
  4021cc:	ldr	x9, [x8]
  4021d0:	add	x10, x9, #0x1
  4021d4:	str	x10, [x8]
  4021d8:	ldrb	w11, [x9]
  4021dc:	lsl	w11, w11, #8
  4021e0:	str	w11, [sp, #4]
  4021e4:	ldr	x8, [sp, #8]
  4021e8:	ldr	x9, [x8]
  4021ec:	add	x10, x9, #0x1
  4021f0:	str	x10, [x8]
  4021f4:	ldrb	w11, [x9]
  4021f8:	ldr	w12, [sp, #4]
  4021fc:	orr	w11, w12, w11
  402200:	str	w11, [sp, #4]
  402204:	ldr	w0, [sp, #4]
  402208:	add	sp, sp, #0x10
  40220c:	ret
  402210:	sub	sp, sp, #0x10
  402214:	str	x0, [sp, #8]
  402218:	ldr	x8, [sp, #8]
  40221c:	ldr	x9, [x8]
  402220:	add	x10, x9, #0x1
  402224:	str	x10, [x8]
  402228:	ldrb	w11, [x9]
  40222c:	lsl	w11, w11, #24
  402230:	str	w11, [sp, #4]
  402234:	ldr	x8, [sp, #8]
  402238:	ldr	x9, [x8]
  40223c:	add	x10, x9, #0x1
  402240:	str	x10, [x8]
  402244:	ldrb	w11, [x9]
  402248:	ldr	w12, [sp, #4]
  40224c:	orr	w11, w12, w11, lsl #16
  402250:	str	w11, [sp, #4]
  402254:	ldr	x8, [sp, #8]
  402258:	ldr	x9, [x8]
  40225c:	add	x10, x9, #0x1
  402260:	str	x10, [x8]
  402264:	ldrb	w11, [x9]
  402268:	ldr	w12, [sp, #4]
  40226c:	orr	w11, w12, w11, lsl #8
  402270:	str	w11, [sp, #4]
  402274:	ldr	x8, [sp, #8]
  402278:	ldr	x9, [x8]
  40227c:	add	x10, x9, #0x1
  402280:	str	x10, [x8]
  402284:	ldrb	w11, [x9]
  402288:	ldr	w12, [sp, #4]
  40228c:	orr	w11, w12, w11
  402290:	str	w11, [sp, #4]
  402294:	ldr	w0, [sp, #4]
  402298:	add	sp, sp, #0x10
  40229c:	ret
  4022a0:	sub	sp, sp, #0x1a0
  4022a4:	stp	x29, x30, [sp, #384]
  4022a8:	str	x28, [sp, #400]
  4022ac:	add	x29, sp, #0x180
  4022b0:	sub	x8, x29, #0x48
  4022b4:	adrp	x9, 407000 <_ZdlPvm@@Base+0x64>
  4022b8:	add	x9, x9, #0x295
  4022bc:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  4022c0:	add	x10, x10, #0xdc8
  4022c4:	str	x0, [x8, #56]
  4022c8:	str	x1, [x8, #48]
  4022cc:	ldr	x11, [x8, #56]
  4022d0:	str	x8, [sp, #168]
  4022d4:	str	x9, [sp, #160]
  4022d8:	str	x10, [sp, #152]
  4022dc:	str	x11, [sp, #144]
  4022e0:	bl	4014c0 <__errno_location@plt>
  4022e4:	str	wzr, [x0]
  4022e8:	ldr	x8, [sp, #168]
  4022ec:	ldr	x0, [x8, #48]
  4022f0:	ldr	x1, [sp, #160]
  4022f4:	bl	4014d0 <fopen@plt>
  4022f8:	ldr	x8, [sp, #168]
  4022fc:	str	x0, [x8, #40]
  402300:	ldr	x9, [x8, #40]
  402304:	cbnz	x9, 402368 <feof@plt+0xd98>
  402308:	ldr	x8, [sp, #168]
  40230c:	ldr	x1, [x8, #48]
  402310:	sub	x9, x29, #0x30
  402314:	mov	x0, x9
  402318:	str	x9, [sp, #136]
  40231c:	bl	404d34 <feof@plt+0x3764>
  402320:	bl	4014c0 <__errno_location@plt>
  402324:	ldr	w0, [x0]
  402328:	bl	4013b0 <strerror@plt>
  40232c:	sub	x8, x29, #0x40
  402330:	str	x0, [sp, #128]
  402334:	mov	x0, x8
  402338:	ldr	x1, [sp, #128]
  40233c:	str	x8, [sp, #120]
  402340:	bl	404d34 <feof@plt+0x3764>
  402344:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  402348:	add	x0, x0, #0xd8
  40234c:	ldr	x1, [sp, #136]
  402350:	ldr	x2, [sp, #120]
  402354:	ldr	x3, [sp, #152]
  402358:	bl	40510c <feof@plt+0x3b3c>
  40235c:	ldr	x8, [sp, #168]
  402360:	str	wzr, [x8, #68]
  402364:	b	402cbc <feof@plt+0x16ec>
  402368:	ldr	x8, [sp, #168]
  40236c:	ldr	x0, [x8, #40]
  402370:	bl	401420 <getc@plt>
  402374:	ldr	x8, [sp, #168]
  402378:	str	w0, [x8, #4]
  40237c:	ldr	x0, [x8, #40]
  402380:	bl	401420 <getc@plt>
  402384:	ldr	x8, [sp, #168]
  402388:	str	w0, [x8]
  40238c:	ldr	w9, [x8, #4]
  402390:	mov	w10, #0xffffffff            	// #-1
  402394:	cmp	w9, w10
  402398:	b.eq	4023b0 <feof@plt+0xde0>  // b.none
  40239c:	ldr	x8, [sp, #168]
  4023a0:	ldr	w9, [x8]
  4023a4:	mov	w10, #0xffffffff            	// #-1
  4023a8:	cmp	w9, w10
  4023ac:	b.ne	4023f8 <feof@plt+0xe28>  // b.any
  4023b0:	ldr	x8, [sp, #168]
  4023b4:	ldr	x0, [x8, #40]
  4023b8:	bl	401330 <fclose@plt>
  4023bc:	ldr	x8, [sp, #168]
  4023c0:	ldr	x1, [x8, #48]
  4023c4:	sub	x9, x29, #0x58
  4023c8:	mov	x0, x9
  4023cc:	str	x9, [sp, #112]
  4023d0:	bl	404d34 <feof@plt+0x3764>
  4023d4:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  4023d8:	add	x0, x0, #0xec
  4023dc:	ldr	x1, [sp, #112]
  4023e0:	ldr	x2, [sp, #152]
  4023e4:	ldr	x3, [sp, #152]
  4023e8:	bl	40510c <feof@plt+0x3b3c>
  4023ec:	ldr	x8, [sp, #168]
  4023f0:	str	wzr, [x8, #68]
  4023f4:	b	402cbc <feof@plt+0x16ec>
  4023f8:	ldr	x8, [sp, #168]
  4023fc:	ldr	w9, [x8, #4]
  402400:	ldr	w10, [x8]
  402404:	add	w9, w10, w9, lsl #8
  402408:	stur	w9, [x29, #-92]
  40240c:	ldur	w9, [x29, #-92]
  402410:	mov	w10, #0x4                   	// #4
  402414:	mul	w9, w9, w10
  402418:	subs	w9, w9, #0x2
  40241c:	stur	w9, [x29, #-96]
  402420:	ldursw	x0, [x29, #-96]
  402424:	bl	4012a0 <_Znam@plt>
  402428:	stur	x0, [x29, #-104]
  40242c:	ldur	x0, [x29, #-104]
  402430:	ldursw	x2, [x29, #-96]
  402434:	ldr	x8, [sp, #168]
  402438:	ldr	x3, [x8, #40]
  40243c:	mov	x1, #0x1                   	// #1
  402440:	bl	4012c0 <fread@plt>
  402444:	ldursw	x8, [x29, #-96]
  402448:	cmp	x0, x8
  40244c:	b.eq	4024f0 <feof@plt+0xf20>  // b.none
  402450:	ldr	x8, [sp, #168]
  402454:	ldr	x0, [x8, #40]
  402458:	bl	4015d0 <feof@plt>
  40245c:	cbz	w0, 402494 <feof@plt+0xec4>
  402460:	ldr	x8, [sp, #168]
  402464:	ldr	x1, [x8, #48]
  402468:	sub	x9, x29, #0x78
  40246c:	mov	x0, x9
  402470:	str	x9, [sp, #104]
  402474:	bl	404d34 <feof@plt+0x3764>
  402478:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  40247c:	add	x0, x0, #0xec
  402480:	ldr	x1, [sp, #104]
  402484:	ldr	x2, [sp, #152]
  402488:	ldr	x3, [sp, #152]
  40248c:	bl	40510c <feof@plt+0x3b3c>
  402490:	b	4024c4 <feof@plt+0xef4>
  402494:	ldr	x8, [sp, #168]
  402498:	ldr	x1, [x8, #48]
  40249c:	sub	x9, x29, #0x88
  4024a0:	mov	x0, x9
  4024a4:	str	x9, [sp, #96]
  4024a8:	bl	404d34 <feof@plt+0x3764>
  4024ac:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  4024b0:	add	x0, x0, #0x10b
  4024b4:	ldr	x1, [sp, #96]
  4024b8:	ldr	x2, [sp, #152]
  4024bc:	ldr	x3, [sp, #152]
  4024c0:	bl	40510c <feof@plt+0x3b3c>
  4024c4:	ldur	x8, [x29, #-104]
  4024c8:	str	x8, [sp, #88]
  4024cc:	cbz	x8, 4024d8 <feof@plt+0xf08>
  4024d0:	ldr	x0, [sp, #88]
  4024d4:	bl	4014b0 <_ZdaPv@plt>
  4024d8:	ldr	x8, [sp, #168]
  4024dc:	ldr	x0, [x8, #40]
  4024e0:	bl	401330 <fclose@plt>
  4024e4:	ldr	x8, [sp, #168]
  4024e8:	str	wzr, [x8, #68]
  4024ec:	b	402cbc <feof@plt+0x16ec>
  4024f0:	ldr	x8, [sp, #168]
  4024f4:	ldr	x0, [x8, #40]
  4024f8:	bl	401330 <fclose@plt>
  4024fc:	ldur	w9, [x29, #-92]
  402500:	cmp	w9, #0x6
  402504:	b.ge	402558 <feof@plt+0xf88>  // b.tcont
  402508:	ldr	x8, [sp, #168]
  40250c:	ldr	x1, [x8, #48]
  402510:	sub	x9, x29, #0x98
  402514:	mov	x0, x9
  402518:	str	x9, [sp, #80]
  40251c:	bl	404d34 <feof@plt+0x3764>
  402520:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  402524:	add	x0, x0, #0x11e
  402528:	ldr	x1, [sp, #80]
  40252c:	ldr	x2, [sp, #152]
  402530:	ldr	x3, [sp, #152]
  402534:	bl	40510c <feof@plt+0x3b3c>
  402538:	ldur	x8, [x29, #-104]
  40253c:	str	x8, [sp, #72]
  402540:	cbz	x8, 40254c <feof@plt+0xf7c>
  402544:	ldr	x0, [sp, #72]
  402548:	bl	4014b0 <_ZdaPv@plt>
  40254c:	ldr	x8, [sp, #168]
  402550:	str	wzr, [x8, #68]
  402554:	b	402cbc <feof@plt+0x16ec>
  402558:	ldur	x8, [x29, #-104]
  40255c:	sub	x9, x29, #0xa0
  402560:	stur	x8, [x29, #-160]
  402564:	mov	x0, x9
  402568:	str	x9, [sp, #64]
  40256c:	bl	4021c0 <feof@plt+0xbf0>
  402570:	stur	w0, [x29, #-164]
  402574:	ldr	x0, [sp, #64]
  402578:	bl	4021c0 <feof@plt+0xbf0>
  40257c:	ldr	x8, [sp, #144]
  402580:	str	w0, [x8]
  402584:	ldr	x0, [sp, #64]
  402588:	bl	4021c0 <feof@plt+0xbf0>
  40258c:	ldr	x8, [sp, #144]
  402590:	str	w0, [x8, #4]
  402594:	ldr	x0, [sp, #64]
  402598:	bl	4021c0 <feof@plt+0xbf0>
  40259c:	ldr	x8, [sp, #144]
  4025a0:	str	w0, [x8, #8]
  4025a4:	ldr	x0, [sp, #64]
  4025a8:	bl	4021c0 <feof@plt+0xbf0>
  4025ac:	ldr	x8, [sp, #144]
  4025b0:	str	w0, [x8, #12]
  4025b4:	ldr	x0, [sp, #64]
  4025b8:	bl	4021c0 <feof@plt+0xbf0>
  4025bc:	ldr	x8, [sp, #144]
  4025c0:	str	w0, [x8, #16]
  4025c4:	ldr	x0, [sp, #64]
  4025c8:	bl	4021c0 <feof@plt+0xbf0>
  4025cc:	ldr	x8, [sp, #144]
  4025d0:	str	w0, [x8, #20]
  4025d4:	ldr	x0, [sp, #64]
  4025d8:	bl	4021c0 <feof@plt+0xbf0>
  4025dc:	ldr	x8, [sp, #144]
  4025e0:	str	w0, [x8, #24]
  4025e4:	ldr	x0, [sp, #64]
  4025e8:	bl	4021c0 <feof@plt+0xbf0>
  4025ec:	ldr	x8, [sp, #144]
  4025f0:	str	w0, [x8, #28]
  4025f4:	ldr	x0, [sp, #64]
  4025f8:	bl	4021c0 <feof@plt+0xbf0>
  4025fc:	stur	w0, [x29, #-168]
  402600:	ldr	x0, [sp, #64]
  402604:	bl	4021c0 <feof@plt+0xbf0>
  402608:	ldr	x8, [sp, #144]
  40260c:	str	w0, [x8, #32]
  402610:	ldur	w10, [x29, #-164]
  402614:	add	w10, w10, #0x6
  402618:	ldr	w11, [x8, #4]
  40261c:	ldr	w12, [x8]
  402620:	subs	w11, w11, w12
  402624:	add	w11, w11, #0x1
  402628:	add	w10, w10, w11
  40262c:	ldr	w11, [x8, #8]
  402630:	add	w10, w10, w11
  402634:	ldr	w11, [x8, #12]
  402638:	add	w10, w10, w11
  40263c:	ldr	w11, [x8, #16]
  402640:	add	w10, w10, w11
  402644:	ldr	w11, [x8, #20]
  402648:	add	w10, w10, w11
  40264c:	ldr	w11, [x8, #24]
  402650:	add	w10, w10, w11
  402654:	ldr	w11, [x8, #28]
  402658:	add	w10, w10, w11
  40265c:	ldur	w11, [x29, #-168]
  402660:	add	w10, w10, w11
  402664:	ldr	w11, [x8, #32]
  402668:	add	w10, w10, w11
  40266c:	ldur	w11, [x29, #-92]
  402670:	cmp	w10, w11
  402674:	b.eq	4026c8 <feof@plt+0x10f8>  // b.none
  402678:	ldr	x8, [sp, #168]
  40267c:	ldr	x1, [x8, #48]
  402680:	sub	x9, x29, #0xb8
  402684:	mov	x0, x9
  402688:	str	x9, [sp, #56]
  40268c:	bl	404d34 <feof@plt+0x3764>
  402690:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  402694:	add	x0, x0, #0x142
  402698:	ldr	x1, [sp, #56]
  40269c:	ldr	x2, [sp, #152]
  4026a0:	ldr	x3, [sp, #152]
  4026a4:	bl	40510c <feof@plt+0x3b3c>
  4026a8:	ldur	x8, [x29, #-104]
  4026ac:	str	x8, [sp, #48]
  4026b0:	cbz	x8, 4026bc <feof@plt+0x10ec>
  4026b4:	ldr	x0, [sp, #48]
  4026b8:	bl	4014b0 <_ZdaPv@plt>
  4026bc:	ldr	x8, [sp, #168]
  4026c0:	str	wzr, [x8, #68]
  4026c4:	b	402cbc <feof@plt+0x16ec>
  4026c8:	ldur	w8, [x29, #-164]
  4026cc:	cmp	w8, #0x2
  4026d0:	b.ge	402724 <feof@plt+0x1154>  // b.tcont
  4026d4:	ldr	x8, [sp, #168]
  4026d8:	ldr	x1, [x8, #48]
  4026dc:	add	x9, sp, #0xb8
  4026e0:	mov	x0, x9
  4026e4:	str	x9, [sp, #40]
  4026e8:	bl	404d34 <feof@plt+0x3764>
  4026ec:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  4026f0:	add	x0, x0, #0x168
  4026f4:	ldr	x1, [sp, #40]
  4026f8:	ldr	x2, [sp, #152]
  4026fc:	ldr	x3, [sp, #152]
  402700:	bl	40510c <feof@plt+0x3b3c>
  402704:	ldur	x8, [x29, #-104]
  402708:	str	x8, [sp, #32]
  40270c:	cbz	x8, 402718 <feof@plt+0x1148>
  402710:	ldr	x0, [sp, #32]
  402714:	bl	4014b0 <_ZdaPv@plt>
  402718:	ldr	x8, [sp, #168]
  40271c:	str	wzr, [x8, #68]
  402720:	b	402cbc <feof@plt+0x16ec>
  402724:	ldr	x8, [sp, #144]
  402728:	ldr	w9, [x8, #4]
  40272c:	ldr	w10, [x8]
  402730:	subs	w9, w9, w10
  402734:	add	w9, w9, #0x1
  402738:	mov	w0, w9
  40273c:	sxtw	x11, w0
  402740:	mov	x12, #0x6                   	// #6
  402744:	mov	w10, #0x6                   	// #6
  402748:	smull	x13, w9, w10
  40274c:	umulh	x11, x11, x12
  402750:	mov	x12, #0xffffffffffffffff    	// #-1
  402754:	cmp	x11, #0x0
  402758:	csel	x0, x12, x13, ne  // ne = any
  40275c:	str	x12, [sp, #24]
  402760:	bl	4012a0 <_Znam@plt>
  402764:	ldr	x8, [sp, #144]
  402768:	str	x0, [x8, #48]
  40276c:	ldrsw	x11, [x8, #8]
  402770:	mov	x12, #0x4                   	// #4
  402774:	mul	x13, x11, x12
  402778:	umulh	x11, x11, x12
  40277c:	cmp	x11, #0x0
  402780:	ldr	x11, [sp, #24]
  402784:	csel	x0, x11, x13, ne  // ne = any
  402788:	str	x12, [sp, #16]
  40278c:	bl	4012a0 <_Znam@plt>
  402790:	ldr	x8, [sp, #144]
  402794:	str	x0, [x8, #56]
  402798:	ldrsw	x11, [x8, #12]
  40279c:	ldr	x12, [sp, #16]
  4027a0:	mul	x13, x11, x12
  4027a4:	umulh	x11, x11, x12
  4027a8:	cmp	x11, #0x0
  4027ac:	ldr	x11, [sp, #24]
  4027b0:	csel	x0, x11, x13, ne  // ne = any
  4027b4:	bl	4012a0 <_Znam@plt>
  4027b8:	ldr	x8, [sp, #144]
  4027bc:	str	x0, [x8, #64]
  4027c0:	ldrsw	x11, [x8, #16]
  4027c4:	ldr	x12, [sp, #16]
  4027c8:	mul	x13, x11, x12
  4027cc:	umulh	x11, x11, x12
  4027d0:	cmp	x11, #0x0
  4027d4:	ldr	x11, [sp, #24]
  4027d8:	csel	x0, x11, x13, ne  // ne = any
  4027dc:	bl	4012a0 <_Znam@plt>
  4027e0:	ldr	x8, [sp, #144]
  4027e4:	str	x0, [x8, #72]
  4027e8:	ldrsw	x11, [x8, #20]
  4027ec:	ldr	x12, [sp, #16]
  4027f0:	mul	x13, x11, x12
  4027f4:	umulh	x11, x11, x12
  4027f8:	cmp	x11, #0x0
  4027fc:	ldr	x11, [sp, #24]
  402800:	csel	x0, x11, x13, ne  // ne = any
  402804:	bl	4012a0 <_Znam@plt>
  402808:	ldr	x8, [sp, #144]
  40280c:	str	x0, [x8, #80]
  402810:	ldrsw	x11, [x8, #24]
  402814:	ldr	x12, [sp, #16]
  402818:	mul	x13, x11, x12
  40281c:	umulh	x11, x11, x12
  402820:	cmp	x11, #0x0
  402824:	ldr	x11, [sp, #24]
  402828:	csel	x0, x11, x13, ne  // ne = any
  40282c:	bl	4012a0 <_Znam@plt>
  402830:	ldr	x8, [sp, #144]
  402834:	str	x0, [x8, #88]
  402838:	ldrsw	x11, [x8, #28]
  40283c:	ldr	x12, [sp, #16]
  402840:	mul	x13, x11, x12
  402844:	umulh	x11, x11, x12
  402848:	cmp	x11, #0x0
  40284c:	ldr	x11, [sp, #24]
  402850:	csel	x0, x11, x13, ne  // ne = any
  402854:	bl	4012a0 <_Znam@plt>
  402858:	ldr	x8, [sp, #144]
  40285c:	str	x0, [x8, #96]
  402860:	ldrsw	x11, [x8, #32]
  402864:	ldr	x12, [sp, #16]
  402868:	mul	x13, x11, x12
  40286c:	umulh	x11, x11, x12
  402870:	cmp	x11, #0x0
  402874:	ldr	x11, [sp, #24]
  402878:	csel	x0, x11, x13, ne  // ne = any
  40287c:	bl	4012a0 <_Znam@plt>
  402880:	ldr	x8, [sp, #144]
  402884:	str	x0, [x8, #104]
  402888:	sub	x11, x29, #0xa0
  40288c:	mov	x0, x11
  402890:	str	x11, [sp, #8]
  402894:	bl	402210 <feof@plt+0xc40>
  402898:	ldr	x8, [sp, #144]
  40289c:	str	w0, [x8, #36]
  4028a0:	ldr	x0, [sp, #8]
  4028a4:	bl	402210 <feof@plt+0xc40>
  4028a8:	ldr	x8, [sp, #144]
  4028ac:	str	w0, [x8, #40]
  4028b0:	ldur	w9, [x29, #-164]
  4028b4:	subs	w9, w9, #0x2
  4028b8:	mov	w10, #0x4                   	// #4
  4028bc:	mul	w9, w9, w10
  4028c0:	ldur	x11, [x29, #-160]
  4028c4:	mov	w1, w9
  4028c8:	sxtw	x12, w1
  4028cc:	add	x11, x11, x12
  4028d0:	stur	x11, [x29, #-160]
  4028d4:	str	wzr, [sp, #180]
  4028d8:	ldr	w8, [sp, #180]
  4028dc:	ldr	x9, [sp, #144]
  4028e0:	ldr	w10, [x9, #4]
  4028e4:	ldr	w11, [x9]
  4028e8:	subs	w10, w10, w11
  4028ec:	add	w10, w10, #0x1
  4028f0:	cmp	w8, w10
  4028f4:	b.ge	4029f8 <feof@plt+0x1428>  // b.tcont
  4028f8:	ldur	x8, [x29, #-160]
  4028fc:	add	x9, x8, #0x1
  402900:	stur	x9, [x29, #-160]
  402904:	ldrb	w10, [x8]
  402908:	ldr	x8, [sp, #144]
  40290c:	ldr	x9, [x8, #48]
  402910:	ldrsw	x11, [sp, #180]
  402914:	mov	x12, #0x6                   	// #6
  402918:	mul	x11, x12, x11
  40291c:	add	x9, x9, x11
  402920:	strb	w10, [x9]
  402924:	ldur	x9, [x29, #-160]
  402928:	add	x11, x9, #0x1
  40292c:	stur	x11, [x29, #-160]
  402930:	ldrb	w10, [x9]
  402934:	strb	w10, [sp, #179]
  402938:	ldrb	w10, [sp, #179]
  40293c:	and	w10, w10, #0xf
  402940:	ldr	x9, [x8, #48]
  402944:	ldrsw	x11, [sp, #180]
  402948:	mul	x11, x12, x11
  40294c:	add	x9, x9, x11
  402950:	mov	x11, #0x2                   	// #2
  402954:	strb	w10, [x9, #2]
  402958:	ldrb	w10, [sp, #179]
  40295c:	mov	x9, #0x4                   	// #4
  402960:	asr	w9, w10, w9
  402964:	ldr	x13, [x8, #48]
  402968:	ldrsw	x14, [sp, #180]
  40296c:	mul	x14, x12, x14
  402970:	add	x13, x13, x14
  402974:	strb	w9, [x13, #1]
  402978:	ldur	x13, [x29, #-160]
  40297c:	add	x14, x13, #0x1
  402980:	stur	x14, [x29, #-160]
  402984:	ldrb	w9, [x13]
  402988:	strb	w9, [sp, #179]
  40298c:	ldrb	w9, [sp, #179]
  402990:	asr	w9, w9, w11
  402994:	ldr	x13, [x8, #48]
  402998:	ldrsw	x14, [sp, #180]
  40299c:	mul	x14, x12, x14
  4029a0:	add	x13, x13, x14
  4029a4:	strb	w9, [x13, #3]
  4029a8:	ldrb	w9, [sp, #179]
  4029ac:	and	w9, w9, #0x3
  4029b0:	ldr	x13, [x8, #48]
  4029b4:	ldrsw	x14, [sp, #180]
  4029b8:	mul	x14, x12, x14
  4029bc:	add	x13, x13, x14
  4029c0:	strb	w9, [x13, #4]
  4029c4:	ldur	x13, [x29, #-160]
  4029c8:	add	x14, x13, #0x1
  4029cc:	stur	x14, [x29, #-160]
  4029d0:	ldrb	w9, [x13]
  4029d4:	ldr	x13, [x8, #48]
  4029d8:	ldrsw	x14, [sp, #180]
  4029dc:	mul	x12, x12, x14
  4029e0:	add	x12, x13, x12
  4029e4:	strb	w9, [x12, #5]
  4029e8:	ldr	w8, [sp, #180]
  4029ec:	add	w8, w8, #0x1
  4029f0:	str	w8, [sp, #180]
  4029f4:	b	4028d8 <feof@plt+0x1308>
  4029f8:	str	wzr, [sp, #180]
  4029fc:	ldr	w8, [sp, #180]
  402a00:	ldr	x9, [sp, #144]
  402a04:	ldr	w10, [x9, #8]
  402a08:	cmp	w8, w10
  402a0c:	b.ge	402a38 <feof@plt+0x1468>  // b.tcont
  402a10:	sub	x0, x29, #0xa0
  402a14:	bl	402210 <feof@plt+0xc40>
  402a18:	ldr	x8, [sp, #144]
  402a1c:	ldr	x9, [x8, #56]
  402a20:	ldrsw	x10, [sp, #180]
  402a24:	str	w0, [x9, x10, lsl #2]
  402a28:	ldr	w8, [sp, #180]
  402a2c:	add	w8, w8, #0x1
  402a30:	str	w8, [sp, #180]
  402a34:	b	4029fc <feof@plt+0x142c>
  402a38:	str	wzr, [sp, #180]
  402a3c:	ldr	w8, [sp, #180]
  402a40:	ldr	x9, [sp, #144]
  402a44:	ldr	w10, [x9, #12]
  402a48:	cmp	w8, w10
  402a4c:	b.ge	402a78 <feof@plt+0x14a8>  // b.tcont
  402a50:	sub	x0, x29, #0xa0
  402a54:	bl	402210 <feof@plt+0xc40>
  402a58:	ldr	x8, [sp, #144]
  402a5c:	ldr	x9, [x8, #64]
  402a60:	ldrsw	x10, [sp, #180]
  402a64:	str	w0, [x9, x10, lsl #2]
  402a68:	ldr	w8, [sp, #180]
  402a6c:	add	w8, w8, #0x1
  402a70:	str	w8, [sp, #180]
  402a74:	b	402a3c <feof@plt+0x146c>
  402a78:	str	wzr, [sp, #180]
  402a7c:	ldr	w8, [sp, #180]
  402a80:	ldr	x9, [sp, #144]
  402a84:	ldr	w10, [x9, #16]
  402a88:	cmp	w8, w10
  402a8c:	b.ge	402ab8 <feof@plt+0x14e8>  // b.tcont
  402a90:	sub	x0, x29, #0xa0
  402a94:	bl	402210 <feof@plt+0xc40>
  402a98:	ldr	x8, [sp, #144]
  402a9c:	ldr	x9, [x8, #72]
  402aa0:	ldrsw	x10, [sp, #180]
  402aa4:	str	w0, [x9, x10, lsl #2]
  402aa8:	ldr	w8, [sp, #180]
  402aac:	add	w8, w8, #0x1
  402ab0:	str	w8, [sp, #180]
  402ab4:	b	402a7c <feof@plt+0x14ac>
  402ab8:	str	wzr, [sp, #180]
  402abc:	ldr	w8, [sp, #180]
  402ac0:	ldr	x9, [sp, #144]
  402ac4:	ldr	w10, [x9, #20]
  402ac8:	cmp	w8, w10
  402acc:	b.ge	402af8 <feof@plt+0x1528>  // b.tcont
  402ad0:	sub	x0, x29, #0xa0
  402ad4:	bl	402210 <feof@plt+0xc40>
  402ad8:	ldr	x8, [sp, #144]
  402adc:	ldr	x9, [x8, #80]
  402ae0:	ldrsw	x10, [sp, #180]
  402ae4:	str	w0, [x9, x10, lsl #2]
  402ae8:	ldr	w8, [sp, #180]
  402aec:	add	w8, w8, #0x1
  402af0:	str	w8, [sp, #180]
  402af4:	b	402abc <feof@plt+0x14ec>
  402af8:	str	wzr, [sp, #180]
  402afc:	ldr	w8, [sp, #180]
  402b00:	ldr	x9, [sp, #144]
  402b04:	ldr	w10, [x9, #24]
  402b08:	cmp	w8, w10
  402b0c:	b.ge	402bb8 <feof@plt+0x15e8>  // b.tcont
  402b10:	ldur	x8, [x29, #-160]
  402b14:	add	x9, x8, #0x1
  402b18:	stur	x9, [x29, #-160]
  402b1c:	ldrb	w10, [x8]
  402b20:	ldr	x8, [sp, #144]
  402b24:	ldr	x9, [x8, #88]
  402b28:	ldrsw	x11, [sp, #180]
  402b2c:	mov	x12, #0x4                   	// #4
  402b30:	mul	x11, x12, x11
  402b34:	add	x9, x9, x11
  402b38:	strb	w10, [x9]
  402b3c:	ldur	x9, [x29, #-160]
  402b40:	add	x11, x9, #0x1
  402b44:	stur	x11, [x29, #-160]
  402b48:	ldrb	w10, [x9]
  402b4c:	ldr	x9, [x8, #88]
  402b50:	ldrsw	x11, [sp, #180]
  402b54:	mul	x11, x12, x11
  402b58:	add	x9, x9, x11
  402b5c:	strb	w10, [x9, #1]
  402b60:	ldur	x9, [x29, #-160]
  402b64:	add	x11, x9, #0x1
  402b68:	stur	x11, [x29, #-160]
  402b6c:	ldrb	w10, [x9]
  402b70:	ldr	x9, [x8, #88]
  402b74:	ldrsw	x11, [sp, #180]
  402b78:	mul	x11, x12, x11
  402b7c:	add	x9, x9, x11
  402b80:	strb	w10, [x9, #2]
  402b84:	ldur	x9, [x29, #-160]
  402b88:	add	x11, x9, #0x1
  402b8c:	stur	x11, [x29, #-160]
  402b90:	ldrb	w10, [x9]
  402b94:	ldr	x9, [x8, #88]
  402b98:	ldrsw	x11, [sp, #180]
  402b9c:	mul	x11, x12, x11
  402ba0:	add	x9, x9, x11
  402ba4:	strb	w10, [x9, #3]
  402ba8:	ldr	w8, [sp, #180]
  402bac:	add	w8, w8, #0x1
  402bb0:	str	w8, [sp, #180]
  402bb4:	b	402afc <feof@plt+0x152c>
  402bb8:	str	wzr, [sp, #180]
  402bbc:	ldr	w8, [sp, #180]
  402bc0:	ldr	x9, [sp, #144]
  402bc4:	ldr	w10, [x9, #28]
  402bc8:	cmp	w8, w10
  402bcc:	b.ge	402bf8 <feof@plt+0x1628>  // b.tcont
  402bd0:	sub	x0, x29, #0xa0
  402bd4:	bl	402210 <feof@plt+0xc40>
  402bd8:	ldr	x8, [sp, #144]
  402bdc:	ldr	x9, [x8, #96]
  402be0:	ldrsw	x10, [sp, #180]
  402be4:	str	w0, [x9, x10, lsl #2]
  402be8:	ldr	w8, [sp, #180]
  402bec:	add	w8, w8, #0x1
  402bf0:	str	w8, [sp, #180]
  402bf4:	b	402bbc <feof@plt+0x15ec>
  402bf8:	ldur	w8, [x29, #-168]
  402bfc:	mov	w9, #0x4                   	// #4
  402c00:	mul	w8, w8, w9
  402c04:	ldur	x10, [x29, #-160]
  402c08:	mov	w0, w8
  402c0c:	sxtw	x11, w0
  402c10:	add	x10, x10, x11
  402c14:	stur	x10, [x29, #-160]
  402c18:	str	wzr, [sp, #180]
  402c1c:	ldr	w8, [sp, #180]
  402c20:	ldr	x9, [sp, #144]
  402c24:	ldr	w10, [x9, #32]
  402c28:	cmp	w8, w10
  402c2c:	b.ge	402c58 <feof@plt+0x1688>  // b.tcont
  402c30:	sub	x0, x29, #0xa0
  402c34:	bl	402210 <feof@plt+0xc40>
  402c38:	ldr	x8, [sp, #144]
  402c3c:	ldr	x9, [x8, #104]
  402c40:	ldrsw	x10, [sp, #180]
  402c44:	str	w0, [x9, x10, lsl #2]
  402c48:	ldr	w8, [sp, #180]
  402c4c:	add	w8, w8, #0x1
  402c50:	str	w8, [sp, #180]
  402c54:	b	402c1c <feof@plt+0x164c>
  402c58:	ldur	x8, [x29, #-160]
  402c5c:	ldur	x9, [x29, #-104]
  402c60:	ldur	w10, [x29, #-92]
  402c64:	mov	w11, #0x4                   	// #4
  402c68:	mul	w10, w10, w11
  402c6c:	mov	w0, w10
  402c70:	sxtw	x12, w0
  402c74:	add	x9, x9, x12
  402c78:	mov	x12, #0xfffffffffffffffe    	// #-2
  402c7c:	add	x9, x9, x12
  402c80:	cmp	x8, x9
  402c84:	cset	w10, eq  // eq = none
  402c88:	and	w0, w10, #0x1
  402c8c:	mov	w1, #0x172                 	// #370
  402c90:	adrp	x2, 407000 <_ZdlPvm@@Base+0x64>
  402c94:	add	x2, x2, #0x18c
  402c98:	bl	404714 <feof@plt+0x3144>
  402c9c:	ldur	x8, [x29, #-104]
  402ca0:	str	x8, [sp]
  402ca4:	cbz	x8, 402cb0 <feof@plt+0x16e0>
  402ca8:	ldr	x0, [sp]
  402cac:	bl	4014b0 <_ZdaPv@plt>
  402cb0:	mov	w8, #0x1                   	// #1
  402cb4:	ldr	x9, [sp, #168]
  402cb8:	str	w8, [x9, #68]
  402cbc:	ldr	x8, [sp, #168]
  402cc0:	ldr	w0, [x8, #68]
  402cc4:	ldr	x28, [sp, #400]
  402cc8:	ldp	x29, x30, [sp, #384]
  402ccc:	add	sp, sp, #0x1a0
  402cd0:	ret
  402cd4:	sub	sp, sp, #0x20
  402cd8:	str	x0, [sp, #24]
  402cdc:	ldr	x8, [sp, #24]
  402ce0:	str	wzr, [sp, #20]
  402ce4:	str	x8, [sp, #8]
  402ce8:	ldr	w8, [sp, #20]
  402cec:	cmp	w8, #0x100
  402cf0:	b.ge	402d20 <feof@plt+0x1750>  // b.tcont
  402cf4:	ldr	x8, [sp, #8]
  402cf8:	add	x9, x8, #0x400
  402cfc:	ldrsw	x10, [sp, #20]
  402d00:	mov	w11, wzr
  402d04:	str	w11, [x9, x10, lsl #2]
  402d08:	ldrsw	x9, [sp, #20]
  402d0c:	str	w11, [x8, x9, lsl #2]
  402d10:	ldr	w8, [sp, #20]
  402d14:	add	w8, w8, #0x1
  402d18:	str	w8, [sp, #20]
  402d1c:	b	402ce8 <feof@plt+0x1718>
  402d20:	add	sp, sp, #0x20
  402d24:	ret
  402d28:	sub	sp, sp, #0x1e0
  402d2c:	stp	x29, x30, [sp, #448]
  402d30:	str	x28, [sp, #464]
  402d34:	add	x29, sp, #0x1c0
  402d38:	mov	w8, #0x83                  	// #131
  402d3c:	adrp	x9, 407000 <_ZdlPvm@@Base+0x64>
  402d40:	add	x9, x9, #0x295
  402d44:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  402d48:	add	x10, x10, #0xdc8
  402d4c:	stur	x0, [x29, #-16]
  402d50:	stur	x1, [x29, #-24]
  402d54:	ldur	x11, [x29, #-16]
  402d58:	stur	wzr, [x29, #-28]
  402d5c:	stur	wzr, [x29, #-32]
  402d60:	stur	wzr, [x29, #-36]
  402d64:	stur	wzr, [x29, #-40]
  402d68:	stur	w8, [x29, #-44]
  402d6c:	str	x9, [sp, #56]
  402d70:	str	x10, [sp, #48]
  402d74:	str	x11, [sp, #40]
  402d78:	bl	4014c0 <__errno_location@plt>
  402d7c:	str	wzr, [x0]
  402d80:	ldur	x0, [x29, #-24]
  402d84:	ldr	x1, [sp, #56]
  402d88:	bl	4014d0 <fopen@plt>
  402d8c:	stur	x0, [x29, #-56]
  402d90:	ldur	x9, [x29, #-56]
  402d94:	cbnz	x9, 402df0 <feof@plt+0x1820>
  402d98:	ldur	x1, [x29, #-24]
  402d9c:	sub	x8, x29, #0x48
  402da0:	mov	x0, x8
  402da4:	str	x8, [sp, #32]
  402da8:	bl	404d34 <feof@plt+0x3764>
  402dac:	bl	4014c0 <__errno_location@plt>
  402db0:	ldr	w0, [x0]
  402db4:	bl	4013b0 <strerror@plt>
  402db8:	sub	x8, x29, #0x58
  402dbc:	str	x0, [sp, #24]
  402dc0:	mov	x0, x8
  402dc4:	ldr	x1, [sp, #24]
  402dc8:	str	x8, [sp, #16]
  402dcc:	bl	404d34 <feof@plt+0x3764>
  402dd0:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  402dd4:	add	x0, x0, #0xd8
  402dd8:	ldr	x1, [sp, #32]
  402ddc:	ldr	x2, [sp, #16]
  402de0:	ldr	x3, [sp, #48]
  402de4:	bl	40510c <feof@plt+0x3b3c>
  402de8:	stur	wzr, [x29, #-4]
  402dec:	b	4032f4 <feof@plt+0x1d24>
  402df0:	ldur	x0, [x29, #-56]
  402df4:	bl	401420 <getc@plt>
  402df8:	cmp	w0, #0xf7
  402dfc:	b.ne	402e10 <feof@plt+0x1840>  // b.any
  402e00:	ldur	x0, [x29, #-56]
  402e04:	bl	401420 <getc@plt>
  402e08:	cmp	w0, #0x83
  402e0c:	b.eq	402e30 <feof@plt+0x1860>  // b.none
  402e10:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  402e14:	add	x0, x0, #0x1ac
  402e18:	ldr	x1, [sp, #48]
  402e1c:	ldr	x2, [sp, #48]
  402e20:	ldr	x3, [sp, #48]
  402e24:	bl	40510c <feof@plt+0x3b3c>
  402e28:	stur	wzr, [x29, #-4]
  402e2c:	b	4032f4 <feof@plt+0x1d24>
  402e30:	ldur	x0, [x29, #-56]
  402e34:	bl	401420 <getc@plt>
  402e38:	stur	w0, [x29, #-92]
  402e3c:	ldur	w8, [x29, #-92]
  402e40:	mov	w9, #0xffffffff            	// #-1
  402e44:	cmp	w8, w9
  402e48:	b.ne	402e50 <feof@plt+0x1880>  // b.any
  402e4c:	b	4032d8 <feof@plt+0x1d08>
  402e50:	ldur	w0, [x29, #-92]
  402e54:	ldur	x1, [x29, #-56]
  402e58:	bl	403308 <feof@plt+0x1d38>
  402e5c:	cbnz	w0, 402e64 <feof@plt+0x1894>
  402e60:	b	4032d8 <feof@plt+0x1d08>
  402e64:	ldur	x0, [x29, #-56]
  402e68:	bl	401420 <getc@plt>
  402e6c:	stur	w0, [x29, #-96]
  402e70:	ldur	w8, [x29, #-96]
  402e74:	mov	w9, #0xffffffff            	// #-1
  402e78:	cmp	w8, w9
  402e7c:	b.ne	402e84 <feof@plt+0x18b4>  // b.any
  402e80:	b	4032d8 <feof@plt+0x1d08>
  402e84:	ldur	w8, [x29, #-96]
  402e88:	cmp	w8, #0xf8
  402e8c:	b.ne	402e94 <feof@plt+0x18c4>  // b.any
  402e90:	b	4032ac <feof@plt+0x1cdc>
  402e94:	ldur	w8, [x29, #-96]
  402e98:	cmp	w8, #0x0
  402e9c:	cset	w8, lt  // lt = tstop
  402ea0:	tbnz	w8, #0, 402eb0 <feof@plt+0x18e0>
  402ea4:	ldur	w8, [x29, #-96]
  402ea8:	cmp	w8, #0x3f
  402eac:	b.le	402ec8 <feof@plt+0x18f8>
  402eb0:	ldur	w8, [x29, #-96]
  402eb4:	cmp	w8, #0x4a
  402eb8:	b.lt	402ecc <feof@plt+0x18fc>  // b.tstop
  402ebc:	ldur	w8, [x29, #-96]
  402ec0:	cmp	w8, #0xee
  402ec4:	b.gt	402ecc <feof@plt+0x18fc>
  402ec8:	b	402e64 <feof@plt+0x1894>
  402ecc:	ldur	w8, [x29, #-96]
  402ed0:	cmp	w8, #0x40
  402ed4:	str	w8, [sp, #12]
  402ed8:	b.eq	402fd0 <feof@plt+0x1a00>  // b.none
  402edc:	b	402ee0 <feof@plt+0x1910>
  402ee0:	ldr	w8, [sp, #12]
  402ee4:	cmp	w8, #0x41
  402ee8:	b.eq	402fe8 <feof@plt+0x1a18>  // b.none
  402eec:	b	402ef0 <feof@plt+0x1920>
  402ef0:	ldr	w8, [sp, #12]
  402ef4:	cmp	w8, #0x42
  402ef8:	b.eq	403000 <feof@plt+0x1a30>  // b.none
  402efc:	b	402f00 <feof@plt+0x1930>
  402f00:	ldr	w8, [sp, #12]
  402f04:	cmp	w8, #0x43
  402f08:	b.eq	403018 <feof@plt+0x1a48>  // b.none
  402f0c:	b	402f10 <feof@plt+0x1940>
  402f10:	ldr	w8, [sp, #12]
  402f14:	cmp	w8, #0x44
  402f18:	b.eq	403078 <feof@plt+0x1aa8>  // b.none
  402f1c:	b	402f20 <feof@plt+0x1950>
  402f20:	ldr	w8, [sp, #12]
  402f24:	subs	w9, w8, #0x45
  402f28:	cmp	w9, #0x1
  402f2c:	b.ls	402fcc <feof@plt+0x19fc>  // b.plast
  402f30:	b	402f34 <feof@plt+0x1964>
  402f34:	ldr	w8, [sp, #12]
  402f38:	cmp	w8, #0x47
  402f3c:	b.eq	402fd0 <feof@plt+0x1a00>  // b.none
  402f40:	b	402f44 <feof@plt+0x1974>
  402f44:	ldr	w8, [sp, #12]
  402f48:	cmp	w8, #0x48
  402f4c:	b.eq	402fe8 <feof@plt+0x1a18>  // b.none
  402f50:	b	402f54 <feof@plt+0x1984>
  402f54:	ldr	w8, [sp, #12]
  402f58:	cmp	w8, #0x49
  402f5c:	b.eq	403000 <feof@plt+0x1a30>  // b.none
  402f60:	b	402f64 <feof@plt+0x1994>
  402f64:	ldr	w8, [sp, #12]
  402f68:	cmp	w8, #0xef
  402f6c:	b.eq	4030dc <feof@plt+0x1b0c>  // b.none
  402f70:	b	402f74 <feof@plt+0x19a4>
  402f74:	ldr	w8, [sp, #12]
  402f78:	cmp	w8, #0xf0
  402f7c:	b.eq	4031ec <feof@plt+0x1c1c>  // b.none
  402f80:	b	402f84 <feof@plt+0x19b4>
  402f84:	ldr	w8, [sp, #12]
  402f88:	cmp	w8, #0xf1
  402f8c:	b.eq	403214 <feof@plt+0x1c44>  // b.none
  402f90:	b	402f94 <feof@plt+0x19c4>
  402f94:	ldr	w8, [sp, #12]
  402f98:	cmp	w8, #0xf2
  402f9c:	b.eq	40323c <feof@plt+0x1c6c>  // b.none
  402fa0:	b	402fa4 <feof@plt+0x19d4>
  402fa4:	ldr	w8, [sp, #12]
  402fa8:	cmp	w8, #0xf3
  402fac:	b.eq	403264 <feof@plt+0x1c94>  // b.none
  402fb0:	b	402fb4 <feof@plt+0x19e4>
  402fb4:	ldr	w8, [sp, #12]
  402fb8:	cmp	w8, #0xf4
  402fbc:	cset	w9, eq  // eq = none
  402fc0:	eor	w9, w9, #0x1
  402fc4:	tbnz	w9, #0, 40327c <feof@plt+0x1cac>
  402fc8:	b	402fcc <feof@plt+0x19fc>
  402fcc:	b	4032a8 <feof@plt+0x1cd8>
  402fd0:	ldur	x1, [x29, #-56]
  402fd4:	mov	w0, #0x1                   	// #1
  402fd8:	bl	403308 <feof@plt+0x1d38>
  402fdc:	cbnz	w0, 402fe4 <feof@plt+0x1a14>
  402fe0:	b	4032d8 <feof@plt+0x1d08>
  402fe4:	b	4032a8 <feof@plt+0x1cd8>
  402fe8:	ldur	x1, [x29, #-56]
  402fec:	mov	w0, #0x2                   	// #2
  402ff0:	bl	403308 <feof@plt+0x1d38>
  402ff4:	cbnz	w0, 402ffc <feof@plt+0x1a2c>
  402ff8:	b	4032d8 <feof@plt+0x1d08>
  402ffc:	b	4032a8 <feof@plt+0x1cd8>
  403000:	ldur	x1, [x29, #-56]
  403004:	mov	w0, #0x3                   	// #3
  403008:	bl	403308 <feof@plt+0x1d38>
  40300c:	cbnz	w0, 403014 <feof@plt+0x1a44>
  403010:	b	4032d8 <feof@plt+0x1d08>
  403014:	b	4032a8 <feof@plt+0x1cd8>
  403018:	ldur	x1, [x29, #-56]
  40301c:	sub	x0, x29, #0x64
  403020:	bl	40336c <feof@plt+0x1d9c>
  403024:	cbnz	w0, 40302c <feof@plt+0x1a5c>
  403028:	b	4032d8 <feof@plt+0x1d08>
  40302c:	ldur	w8, [x29, #-32]
  403030:	cbz	w8, 403060 <feof@plt+0x1a90>
  403034:	stur	wzr, [x29, #-32]
  403038:	ldur	w8, [x29, #-36]
  40303c:	ldur	w9, [x29, #-100]
  403040:	and	w9, w9, #0xff
  403044:	ldr	x10, [sp, #40]
  403048:	str	w8, [x10, w9, sxtw #2]
  40304c:	ldur	w8, [x29, #-40]
  403050:	add	x11, x10, #0x400
  403054:	ldur	w9, [x29, #-100]
  403058:	and	w9, w9, #0xff
  40305c:	str	w8, [x11, w9, sxtw #2]
  403060:	ldur	x1, [x29, #-56]
  403064:	mov	w0, #0x14                  	// #20
  403068:	bl	403308 <feof@plt+0x1d38>
  40306c:	cbnz	w0, 403074 <feof@plt+0x1aa4>
  403070:	b	4032d8 <feof@plt+0x1d08>
  403074:	b	4032a8 <feof@plt+0x1cd8>
  403078:	ldur	x0, [x29, #-56]
  40307c:	bl	401420 <getc@plt>
  403080:	stur	w0, [x29, #-104]
  403084:	ldur	w8, [x29, #-104]
  403088:	mov	w9, #0xffffffff            	// #-1
  40308c:	cmp	w8, w9
  403090:	b.ne	403098 <feof@plt+0x1ac8>  // b.any
  403094:	b	4032d8 <feof@plt+0x1d08>
  403098:	ldur	w8, [x29, #-32]
  40309c:	cbz	w8, 4030c4 <feof@plt+0x1af4>
  4030a0:	stur	wzr, [x29, #-32]
  4030a4:	ldur	w8, [x29, #-36]
  4030a8:	ldursw	x9, [x29, #-104]
  4030ac:	ldr	x10, [sp, #40]
  4030b0:	str	w8, [x10, x9, lsl #2]
  4030b4:	ldur	w8, [x29, #-40]
  4030b8:	add	x9, x10, #0x400
  4030bc:	ldursw	x11, [x29, #-104]
  4030c0:	str	w8, [x9, x11, lsl #2]
  4030c4:	ldur	x1, [x29, #-56]
  4030c8:	mov	w0, #0x4                   	// #4
  4030cc:	bl	403308 <feof@plt+0x1d38>
  4030d0:	cbnz	w0, 4030d8 <feof@plt+0x1b08>
  4030d4:	b	4032d8 <feof@plt+0x1d08>
  4030d8:	b	4032a8 <feof@plt+0x1cd8>
  4030dc:	ldur	x0, [x29, #-56]
  4030e0:	bl	401420 <getc@plt>
  4030e4:	stur	w0, [x29, #-108]
  4030e8:	ldur	w8, [x29, #-108]
  4030ec:	mov	w9, #0xffffffff            	// #-1
  4030f0:	cmp	w8, w9
  4030f4:	b.ne	4030fc <feof@plt+0x1b2c>  // b.any
  4030f8:	b	4032d8 <feof@plt+0x1d08>
  4030fc:	ldursw	x2, [x29, #-108]
  403100:	ldur	x3, [x29, #-56]
  403104:	add	x0, sp, #0x54
  403108:	mov	x1, #0x1                   	// #1
  40310c:	bl	4012c0 <fread@plt>
  403110:	ldursw	x8, [x29, #-108]
  403114:	cmp	x0, x8
  403118:	b.eq	403120 <feof@plt+0x1b50>  // b.none
  40311c:	b	4032d8 <feof@plt+0x1d08>
  403120:	ldur	w8, [x29, #-108]
  403124:	cmp	w8, #0xa
  403128:	b.ne	4031e8 <feof@plt+0x1c18>  // b.any
  40312c:	ldursw	x2, [x29, #-108]
  403130:	add	x0, sp, #0x54
  403134:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  403138:	add	x1, x1, #0x1b8
  40313c:	bl	401350 <memcmp@plt>
  403140:	cbnz	w0, 4031e8 <feof@plt+0x1c18>
  403144:	ldur	x0, [x29, #-56]
  403148:	bl	401420 <getc@plt>
  40314c:	str	w0, [sp, #80]
  403150:	ldr	w8, [sp, #80]
  403154:	cmp	w8, #0xf3
  403158:	b.eq	40317c <feof@plt+0x1bac>  // b.none
  40315c:	ldr	w8, [sp, #80]
  403160:	mov	w9, #0xffffffff            	// #-1
  403164:	cmp	w8, w9
  403168:	b.eq	403178 <feof@plt+0x1ba8>  // b.none
  40316c:	ldr	w0, [sp, #80]
  403170:	ldur	x1, [x29, #-56]
  403174:	bl	4012d0 <ungetc@plt>
  403178:	b	4032a8 <feof@plt+0x1cd8>
  40317c:	ldur	x1, [x29, #-56]
  403180:	sub	x0, x29, #0x24
  403184:	bl	40336c <feof@plt+0x1d9c>
  403188:	cbnz	w0, 403190 <feof@plt+0x1bc0>
  40318c:	b	4032d8 <feof@plt+0x1d08>
  403190:	ldur	x0, [x29, #-56]
  403194:	bl	401420 <getc@plt>
  403198:	str	w0, [sp, #80]
  40319c:	ldr	w8, [sp, #80]
  4031a0:	cmp	w8, #0xf3
  4031a4:	b.eq	4031c8 <feof@plt+0x1bf8>  // b.none
  4031a8:	ldr	w8, [sp, #80]
  4031ac:	mov	w9, #0xffffffff            	// #-1
  4031b0:	cmp	w8, w9
  4031b4:	b.eq	4031c4 <feof@plt+0x1bf4>  // b.none
  4031b8:	ldr	w0, [sp, #80]
  4031bc:	ldur	x1, [x29, #-56]
  4031c0:	bl	4012d0 <ungetc@plt>
  4031c4:	b	4032a8 <feof@plt+0x1cd8>
  4031c8:	ldur	x1, [x29, #-56]
  4031cc:	sub	x0, x29, #0x28
  4031d0:	bl	40336c <feof@plt+0x1d9c>
  4031d4:	cbnz	w0, 4031dc <feof@plt+0x1c0c>
  4031d8:	b	4032d8 <feof@plt+0x1d08>
  4031dc:	mov	w8, #0x1                   	// #1
  4031e0:	stur	w8, [x29, #-28]
  4031e4:	stur	w8, [x29, #-32]
  4031e8:	b	4032a8 <feof@plt+0x1cd8>
  4031ec:	ldur	x1, [x29, #-56]
  4031f0:	sub	x0, x29, #0x5c
  4031f4:	bl	403468 <feof@plt+0x1e98>
  4031f8:	cbz	w0, 40320c <feof@plt+0x1c3c>
  4031fc:	ldur	w0, [x29, #-92]
  403200:	ldur	x1, [x29, #-56]
  403204:	bl	403308 <feof@plt+0x1d38>
  403208:	cbnz	w0, 403210 <feof@plt+0x1c40>
  40320c:	b	4032d8 <feof@plt+0x1d08>
  403210:	b	4032a8 <feof@plt+0x1cd8>
  403214:	ldur	x1, [x29, #-56]
  403218:	sub	x0, x29, #0x5c
  40321c:	bl	4034f4 <feof@plt+0x1f24>
  403220:	cbz	w0, 403234 <feof@plt+0x1c64>
  403224:	ldur	w0, [x29, #-92]
  403228:	ldur	x1, [x29, #-56]
  40322c:	bl	403308 <feof@plt+0x1d38>
  403230:	cbnz	w0, 403238 <feof@plt+0x1c68>
  403234:	b	4032d8 <feof@plt+0x1d08>
  403238:	b	4032a8 <feof@plt+0x1cd8>
  40323c:	ldur	x1, [x29, #-56]
  403240:	sub	x0, x29, #0x5c
  403244:	bl	40336c <feof@plt+0x1d9c>
  403248:	cbz	w0, 40325c <feof@plt+0x1c8c>
  40324c:	ldur	w0, [x29, #-92]
  403250:	ldur	x1, [x29, #-56]
  403254:	bl	403308 <feof@plt+0x1d38>
  403258:	cbnz	w0, 403260 <feof@plt+0x1c90>
  40325c:	b	4032d8 <feof@plt+0x1d08>
  403260:	b	4032a8 <feof@plt+0x1cd8>
  403264:	ldur	x1, [x29, #-56]
  403268:	mov	w0, #0x4                   	// #4
  40326c:	bl	403308 <feof@plt+0x1d38>
  403270:	cbnz	w0, 403278 <feof@plt+0x1ca8>
  403274:	b	4032d8 <feof@plt+0x1d08>
  403278:	b	4032a8 <feof@plt+0x1cd8>
  40327c:	ldur	w1, [x29, #-96]
  403280:	add	x8, sp, #0x40
  403284:	mov	x0, x8
  403288:	str	x8, [sp]
  40328c:	bl	404d9c <feof@plt+0x37cc>
  403290:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  403294:	add	x0, x0, #0x1c3
  403298:	ldr	x1, [sp]
  40329c:	ldr	x2, [sp, #48]
  4032a0:	ldr	x3, [sp, #48]
  4032a4:	bl	4051fc <feof@plt+0x3c2c>
  4032a8:	b	402e64 <feof@plt+0x1894>
  4032ac:	ldur	w8, [x29, #-28]
  4032b0:	cbnz	w8, 4032cc <feof@plt+0x1cfc>
  4032b4:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  4032b8:	add	x0, x0, #0x1dc
  4032bc:	ldr	x1, [sp, #48]
  4032c0:	ldr	x2, [sp, #48]
  4032c4:	ldr	x3, [sp, #48]
  4032c8:	bl	4051b8 <feof@plt+0x3be8>
  4032cc:	mov	w8, #0x1                   	// #1
  4032d0:	stur	w8, [x29, #-4]
  4032d4:	b	4032f4 <feof@plt+0x1d24>
  4032d8:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  4032dc:	add	x0, x0, #0x204
  4032e0:	ldr	x1, [sp, #48]
  4032e4:	ldr	x2, [sp, #48]
  4032e8:	ldr	x3, [sp, #48]
  4032ec:	bl	40510c <feof@plt+0x3b3c>
  4032f0:	stur	wzr, [x29, #-4]
  4032f4:	ldur	w0, [x29, #-4]
  4032f8:	ldr	x28, [sp, #464]
  4032fc:	ldp	x29, x30, [sp, #448]
  403300:	add	sp, sp, #0x1e0
  403304:	ret
  403308:	sub	sp, sp, #0x20
  40330c:	stp	x29, x30, [sp, #16]
  403310:	add	x29, sp, #0x10
  403314:	str	w0, [sp, #8]
  403318:	str	x1, [sp]
  40331c:	ldr	w8, [sp, #8]
  403320:	subs	w8, w8, #0x1
  403324:	str	w8, [sp, #8]
  403328:	cmp	w8, #0x0
  40332c:	cset	w8, lt  // lt = tstop
  403330:	tbnz	w8, #0, 403354 <feof@plt+0x1d84>
  403334:	ldr	x0, [sp]
  403338:	bl	401420 <getc@plt>
  40333c:	mov	w8, #0xffffffff            	// #-1
  403340:	cmp	w0, w8
  403344:	b.ne	403350 <feof@plt+0x1d80>  // b.any
  403348:	stur	wzr, [x29, #-4]
  40334c:	b	40335c <feof@plt+0x1d8c>
  403350:	b	40331c <feof@plt+0x1d4c>
  403354:	mov	w8, #0x1                   	// #1
  403358:	stur	w8, [x29, #-4]
  40335c:	ldur	w0, [x29, #-4]
  403360:	ldp	x29, x30, [sp, #16]
  403364:	add	sp, sp, #0x20
  403368:	ret
  40336c:	sub	sp, sp, #0x30
  403370:	stp	x29, x30, [sp, #32]
  403374:	add	x29, sp, #0x20
  403378:	stur	x0, [x29, #-8]
  40337c:	str	x1, [sp, #16]
  403380:	ldr	x0, [sp, #16]
  403384:	bl	401420 <getc@plt>
  403388:	ldur	x8, [x29, #-8]
  40338c:	str	w0, [x8]
  403390:	ldur	x8, [x29, #-8]
  403394:	ldr	w9, [x8]
  403398:	cmp	w9, #0x80
  40339c:	b.lt	4033b0 <feof@plt+0x1de0>  // b.tstop
  4033a0:	ldur	x8, [x29, #-8]
  4033a4:	ldr	w9, [x8]
  4033a8:	subs	w9, w9, #0x100
  4033ac:	str	w9, [x8]
  4033b0:	ldur	x8, [x29, #-8]
  4033b4:	ldr	w9, [x8]
  4033b8:	lsl	w9, w9, #8
  4033bc:	str	w9, [x8]
  4033c0:	ldr	x0, [sp, #16]
  4033c4:	bl	401420 <getc@plt>
  4033c8:	ldur	x8, [x29, #-8]
  4033cc:	ldr	w9, [x8]
  4033d0:	orr	w9, w9, w0
  4033d4:	str	w9, [x8]
  4033d8:	ldur	x8, [x29, #-8]
  4033dc:	ldr	w9, [x8]
  4033e0:	lsl	w9, w9, #8
  4033e4:	str	w9, [x8]
  4033e8:	ldr	x0, [sp, #16]
  4033ec:	bl	401420 <getc@plt>
  4033f0:	ldur	x8, [x29, #-8]
  4033f4:	ldr	w9, [x8]
  4033f8:	orr	w9, w9, w0
  4033fc:	str	w9, [x8]
  403400:	ldur	x8, [x29, #-8]
  403404:	ldr	w9, [x8]
  403408:	lsl	w9, w9, #8
  40340c:	str	w9, [x8]
  403410:	ldr	x0, [sp, #16]
  403414:	bl	401420 <getc@plt>
  403418:	ldur	x8, [x29, #-8]
  40341c:	ldr	w9, [x8]
  403420:	orr	w9, w9, w0
  403424:	str	w9, [x8]
  403428:	ldr	x0, [sp, #16]
  40342c:	bl	4015a0 <ferror@plt>
  403430:	mov	w9, #0x0                   	// #0
  403434:	str	w9, [sp, #12]
  403438:	cbnz	w0, 403454 <feof@plt+0x1e84>
  40343c:	ldr	x0, [sp, #16]
  403440:	bl	4015d0 <feof@plt>
  403444:	cmp	w0, #0x0
  403448:	cset	w8, ne  // ne = any
  40344c:	eor	w8, w8, #0x1
  403450:	str	w8, [sp, #12]
  403454:	ldr	w8, [sp, #12]
  403458:	and	w0, w8, #0x1
  40345c:	ldp	x29, x30, [sp, #32]
  403460:	add	sp, sp, #0x30
  403464:	ret
  403468:	sub	sp, sp, #0x30
  40346c:	stp	x29, x30, [sp, #32]
  403470:	add	x29, sp, #0x20
  403474:	stur	x0, [x29, #-8]
  403478:	str	x1, [sp, #16]
  40347c:	ldr	x0, [sp, #16]
  403480:	bl	401420 <getc@plt>
  403484:	ldur	x8, [x29, #-8]
  403488:	str	w0, [x8]
  40348c:	ldur	x8, [x29, #-8]
  403490:	ldr	w9, [x8]
  403494:	lsl	w9, w9, #8
  403498:	str	w9, [x8]
  40349c:	ldr	x0, [sp, #16]
  4034a0:	bl	401420 <getc@plt>
  4034a4:	ldur	x8, [x29, #-8]
  4034a8:	ldr	w9, [x8]
  4034ac:	orr	w9, w9, w0
  4034b0:	str	w9, [x8]
  4034b4:	ldr	x0, [sp, #16]
  4034b8:	bl	4015a0 <ferror@plt>
  4034bc:	mov	w9, #0x0                   	// #0
  4034c0:	str	w9, [sp, #12]
  4034c4:	cbnz	w0, 4034e0 <feof@plt+0x1f10>
  4034c8:	ldr	x0, [sp, #16]
  4034cc:	bl	4015d0 <feof@plt>
  4034d0:	cmp	w0, #0x0
  4034d4:	cset	w8, ne  // ne = any
  4034d8:	eor	w8, w8, #0x1
  4034dc:	str	w8, [sp, #12]
  4034e0:	ldr	w8, [sp, #12]
  4034e4:	and	w0, w8, #0x1
  4034e8:	ldp	x29, x30, [sp, #32]
  4034ec:	add	sp, sp, #0x30
  4034f0:	ret
  4034f4:	sub	sp, sp, #0x30
  4034f8:	stp	x29, x30, [sp, #32]
  4034fc:	add	x29, sp, #0x20
  403500:	stur	x0, [x29, #-8]
  403504:	str	x1, [sp, #16]
  403508:	ldr	x0, [sp, #16]
  40350c:	bl	401420 <getc@plt>
  403510:	ldur	x8, [x29, #-8]
  403514:	str	w0, [x8]
  403518:	ldur	x8, [x29, #-8]
  40351c:	ldr	w9, [x8]
  403520:	lsl	w9, w9, #8
  403524:	str	w9, [x8]
  403528:	ldr	x0, [sp, #16]
  40352c:	bl	401420 <getc@plt>
  403530:	ldur	x8, [x29, #-8]
  403534:	ldr	w9, [x8]
  403538:	orr	w9, w9, w0
  40353c:	str	w9, [x8]
  403540:	ldur	x8, [x29, #-8]
  403544:	ldr	w9, [x8]
  403548:	lsl	w9, w9, #8
  40354c:	str	w9, [x8]
  403550:	ldr	x0, [sp, #16]
  403554:	bl	401420 <getc@plt>
  403558:	ldur	x8, [x29, #-8]
  40355c:	ldr	w9, [x8]
  403560:	orr	w9, w9, w0
  403564:	str	w9, [x8]
  403568:	ldr	x0, [sp, #16]
  40356c:	bl	4015a0 <ferror@plt>
  403570:	mov	w9, #0x0                   	// #0
  403574:	str	w9, [sp, #12]
  403578:	cbnz	w0, 403594 <feof@plt+0x1fc4>
  40357c:	ldr	x0, [sp, #16]
  403580:	bl	4015d0 <feof@plt>
  403584:	cmp	w0, #0x0
  403588:	cset	w8, ne  // ne = any
  40358c:	eor	w8, w8, #0x1
  403590:	str	w8, [sp, #12]
  403594:	ldr	w8, [sp, #12]
  403598:	and	w0, w8, #0x1
  40359c:	ldp	x29, x30, [sp, #32]
  4035a0:	add	sp, sp, #0x30
  4035a4:	ret
  4035a8:	sub	sp, sp, #0x30
  4035ac:	stp	x29, x30, [sp, #32]
  4035b0:	add	x29, sp, #0x20
  4035b4:	stur	x0, [x29, #-8]
  4035b8:	str	x1, [sp, #16]
  4035bc:	str	x2, [sp, #8]
  4035c0:	ldur	x8, [x29, #-8]
  4035c4:	ldr	x0, [sp, #16]
  4035c8:	str	x8, [sp]
  4035cc:	bl	406fcc <_ZdlPvm@@Base+0x30>
  4035d0:	ldr	x8, [sp]
  4035d4:	str	x0, [x8]
  4035d8:	ldr	x9, [sp, #8]
  4035dc:	str	x9, [x8, #8]
  4035e0:	ldp	x29, x30, [sp, #32]
  4035e4:	add	sp, sp, #0x30
  4035e8:	ret
  4035ec:	stp	x29, x30, [sp, #-32]!
  4035f0:	str	x28, [sp, #16]
  4035f4:	mov	x29, sp
  4035f8:	sub	sp, sp, #0x340
  4035fc:	sub	x8, x29, #0x20
  403600:	adrp	x9, 407000 <_ZdlPvm@@Base+0x64>
  403604:	add	x9, x9, #0x295
  403608:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  40360c:	add	x10, x10, #0xdc8
  403610:	adrp	x11, 407000 <_ZdlPvm@@Base+0x64>
  403614:	add	x11, x11, #0x21b
  403618:	str	x0, [x8, #16]
  40361c:	str	x1, [x8, #8]
  403620:	str	x8, [sp, #112]
  403624:	str	x9, [sp, #104]
  403628:	str	x10, [sp, #96]
  40362c:	str	x11, [sp, #88]
  403630:	bl	4014c0 <__errno_location@plt>
  403634:	str	wzr, [x0]
  403638:	ldr	x8, [sp, #112]
  40363c:	ldr	x0, [x8, #16]
  403640:	ldr	x1, [sp, #104]
  403644:	bl	4014d0 <fopen@plt>
  403648:	ldr	x8, [sp, #112]
  40364c:	str	x0, [x8]
  403650:	ldr	x9, [x8]
  403654:	cbnz	x9, 4036b4 <feof@plt+0x20e4>
  403658:	ldr	x8, [sp, #112]
  40365c:	ldr	x1, [x8, #16]
  403660:	sub	x9, x29, #0x30
  403664:	mov	x0, x9
  403668:	str	x9, [sp, #80]
  40366c:	bl	404d34 <feof@plt+0x3764>
  403670:	bl	4014c0 <__errno_location@plt>
  403674:	ldr	w0, [x0]
  403678:	bl	4013b0 <strerror@plt>
  40367c:	sub	x8, x29, #0x40
  403680:	str	x0, [sp, #72]
  403684:	mov	x0, x8
  403688:	ldr	x1, [sp, #72]
  40368c:	str	x8, [sp, #64]
  403690:	bl	404d34 <feof@plt+0x3764>
  403694:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  403698:	add	x0, x0, #0xd8
  40369c:	ldr	x1, [sp, #80]
  4036a0:	ldr	x2, [sp, #64]
  4036a4:	ldr	x3, [sp, #96]
  4036a8:	bl	40510c <feof@plt+0x3b3c>
  4036ac:	stur	wzr, [x29, #-4]
  4036b0:	b	40398c <feof@plt+0x23bc>
  4036b4:	stur	wzr, [x29, #-68]
  4036b8:	ldur	w8, [x29, #-68]
  4036bc:	cmp	w8, #0x100
  4036c0:	b.ge	4036f4 <feof@plt+0x2124>  // b.tcont
  4036c4:	ldr	x8, [sp, #112]
  4036c8:	ldr	x9, [x8, #8]
  4036cc:	ldursw	x10, [x29, #-68]
  4036d0:	mov	x11, #0x8                   	// #8
  4036d4:	mul	x10, x11, x10
  4036d8:	add	x9, x9, x10
  4036dc:	mov	x10, xzr
  4036e0:	str	x10, [x9]
  4036e4:	ldur	w8, [x29, #-68]
  4036e8:	add	w8, w8, #0x1
  4036ec:	stur	w8, [x29, #-68]
  4036f0:	b	4036b8 <feof@plt+0x20e8>
  4036f4:	str	wzr, [sp, #248]
  4036f8:	ldr	x8, [sp, #112]
  4036fc:	ldr	x2, [x8]
  403700:	add	x0, sp, #0xfc
  403704:	mov	w1, #0x200                 	// #512
  403708:	bl	4014f0 <fgets@plt>
  40370c:	cbz	x0, 403978 <feof@plt+0x23a8>
  403710:	ldr	w8, [sp, #248]
  403714:	add	w8, w8, #0x1
  403718:	str	w8, [sp, #248]
  40371c:	add	x9, sp, #0xfc
  403720:	str	x9, [sp, #240]
  403724:	ldr	x8, [sp, #240]
  403728:	ldrb	w1, [x8]
  40372c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12064>
  403730:	add	x0, x0, #0x7bd
  403734:	bl	40474c <feof@plt+0x317c>
  403738:	cbz	w0, 40374c <feof@plt+0x217c>
  40373c:	ldr	x8, [sp, #240]
  403740:	add	x8, x8, #0x1
  403744:	str	x8, [sp, #240]
  403748:	b	403724 <feof@plt+0x2154>
  40374c:	ldr	x8, [sp, #240]
  403750:	ldrb	w9, [x8]
  403754:	cbz	w9, 403768 <feof@plt+0x2198>
  403758:	ldr	x8, [sp, #240]
  40375c:	ldrb	w9, [x8]
  403760:	cmp	w9, #0x23
  403764:	b.ne	40376c <feof@plt+0x219c>  // b.any
  403768:	b	4036f8 <feof@plt+0x2128>
  40376c:	ldr	x0, [sp, #240]
  403770:	ldr	x1, [sp, #88]
  403774:	bl	4013d0 <strtok@plt>
  403778:	str	x0, [sp, #240]
  40377c:	ldr	x8, [sp, #240]
  403780:	cbnz	x8, 403788 <feof@plt+0x21b8>
  403784:	b	4036f8 <feof@plt+0x2128>
  403788:	ldr	x0, [sp, #240]
  40378c:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  403790:	add	x1, x1, #0x367
  403794:	add	x2, sp, #0xec
  403798:	bl	401470 <__isoc99_sscanf@plt>
  40379c:	cmp	w0, #0x1
  4037a0:	b.eq	4037fc <feof@plt+0x222c>  // b.none
  4037a4:	ldr	x8, [sp, #112]
  4037a8:	ldr	x1, [x8, #16]
  4037ac:	add	x9, sp, #0xd8
  4037b0:	mov	x0, x9
  4037b4:	str	x9, [sp, #56]
  4037b8:	bl	404d34 <feof@plt+0x3764>
  4037bc:	ldr	w1, [sp, #248]
  4037c0:	add	x8, sp, #0xc8
  4037c4:	mov	x0, x8
  4037c8:	str	x8, [sp, #48]
  4037cc:	bl	404d9c <feof@plt+0x37cc>
  4037d0:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  4037d4:	add	x0, x0, #0x21f
  4037d8:	ldr	x1, [sp, #56]
  4037dc:	ldr	x2, [sp, #48]
  4037e0:	ldr	x3, [sp, #96]
  4037e4:	bl	40510c <feof@plt+0x3b3c>
  4037e8:	ldr	x8, [sp, #112]
  4037ec:	ldr	x0, [x8]
  4037f0:	bl	401330 <fclose@plt>
  4037f4:	stur	wzr, [x29, #-4]
  4037f8:	b	40398c <feof@plt+0x23bc>
  4037fc:	ldr	w8, [sp, #236]
  403800:	cmp	w8, #0x0
  403804:	cset	w8, lt  // lt = tstop
  403808:	tbnz	w8, #0, 403818 <feof@plt+0x2248>
  40380c:	ldr	w8, [sp, #236]
  403810:	cmp	w8, #0xff
  403814:	b.le	403870 <feof@plt+0x22a0>
  403818:	ldr	x8, [sp, #112]
  40381c:	ldr	x1, [x8, #16]
  403820:	add	x9, sp, #0xb8
  403824:	mov	x0, x9
  403828:	str	x9, [sp, #40]
  40382c:	bl	404d34 <feof@plt+0x3764>
  403830:	ldr	w1, [sp, #248]
  403834:	add	x8, sp, #0xa8
  403838:	mov	x0, x8
  40383c:	str	x8, [sp, #32]
  403840:	bl	404d9c <feof@plt+0x37cc>
  403844:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  403848:	add	x0, x0, #0x233
  40384c:	ldr	x1, [sp, #40]
  403850:	ldr	x2, [sp, #32]
  403854:	ldr	x3, [sp, #96]
  403858:	bl	40510c <feof@plt+0x3b3c>
  40385c:	ldr	x8, [sp, #112]
  403860:	ldr	x0, [x8]
  403864:	bl	401330 <fclose@plt>
  403868:	stur	wzr, [x29, #-4]
  40386c:	b	40398c <feof@plt+0x23bc>
  403870:	mov	x8, xzr
  403874:	mov	x0, x8
  403878:	ldr	x1, [sp, #88]
  40387c:	bl	4013d0 <strtok@plt>
  403880:	str	x0, [sp, #240]
  403884:	ldr	x8, [sp, #240]
  403888:	cbnz	x8, 4038e4 <feof@plt+0x2314>
  40388c:	ldr	x8, [sp, #112]
  403890:	ldr	x1, [x8, #16]
  403894:	add	x9, sp, #0x98
  403898:	mov	x0, x9
  40389c:	str	x9, [sp, #24]
  4038a0:	bl	404d34 <feof@plt+0x3764>
  4038a4:	ldr	w1, [sp, #248]
  4038a8:	add	x8, sp, #0x88
  4038ac:	mov	x0, x8
  4038b0:	str	x8, [sp, #16]
  4038b4:	bl	404d9c <feof@plt+0x37cc>
  4038b8:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  4038bc:	add	x0, x0, #0x24c
  4038c0:	ldr	x1, [sp, #24]
  4038c4:	ldr	x2, [sp, #16]
  4038c8:	ldr	x3, [sp, #96]
  4038cc:	bl	40510c <feof@plt+0x3b3c>
  4038d0:	ldr	x8, [sp, #112]
  4038d4:	ldr	x0, [x8]
  4038d8:	bl	401330 <fclose@plt>
  4038dc:	stur	wzr, [x29, #-4]
  4038e0:	b	40398c <feof@plt+0x23bc>
  4038e4:	ldr	x8, [sp, #240]
  4038e8:	cbz	x8, 403974 <feof@plt+0x23a4>
  4038ec:	mov	x0, #0x10                  	// #16
  4038f0:	bl	406e98 <_Znwm@@Base>
  4038f4:	ldr	x1, [sp, #240]
  4038f8:	ldr	x8, [sp, #112]
  4038fc:	ldr	x9, [x8, #8]
  403900:	ldrsw	x10, [sp, #236]
  403904:	mov	x11, #0x8                   	// #8
  403908:	mul	x10, x11, x10
  40390c:	add	x9, x9, x10
  403910:	ldr	x2, [x9]
  403914:	str	x0, [sp, #8]
  403918:	adrp	x9, 403000 <feof@plt+0x1a30>
  40391c:	add	x9, x9, #0x5a8
  403920:	blr	x9
  403924:	b	403928 <feof@plt+0x2358>
  403928:	ldr	x8, [sp, #112]
  40392c:	ldr	x9, [x8, #8]
  403930:	ldrsw	x10, [sp, #236]
  403934:	mov	x11, #0x8                   	// #8
  403938:	mul	x10, x11, x10
  40393c:	add	x9, x9, x10
  403940:	ldr	x10, [sp, #8]
  403944:	str	x10, [x9]
  403948:	mov	x8, xzr
  40394c:	mov	x0, x8
  403950:	ldr	x1, [sp, #88]
  403954:	bl	4013d0 <strtok@plt>
  403958:	str	x0, [sp, #240]
  40395c:	b	4038e4 <feof@plt+0x2314>
  403960:	str	x0, [sp, #128]
  403964:	str	w1, [sp, #124]
  403968:	ldr	x0, [sp, #8]
  40396c:	bl	406f70 <_ZdlPv@@Base>
  403970:	b	4039a0 <feof@plt+0x23d0>
  403974:	b	4036f8 <feof@plt+0x2128>
  403978:	ldr	x8, [sp, #112]
  40397c:	ldr	x0, [x8]
  403980:	bl	401330 <fclose@plt>
  403984:	mov	w9, #0x1                   	// #1
  403988:	stur	w9, [x29, #-4]
  40398c:	ldur	w0, [x29, #-4]
  403990:	add	sp, sp, #0x340
  403994:	ldr	x28, [sp, #16]
  403998:	ldp	x29, x30, [sp], #32
  40399c:	ret
  4039a0:	ldr	x0, [sp, #128]
  4039a4:	bl	401590 <_Unwind_Resume@plt>
  4039a8:	stp	x29, x30, [sp, #-32]!
  4039ac:	str	x28, [sp, #16]
  4039b0:	mov	x29, sp
  4039b4:	sub	sp, sp, #0x1, lsl #12
  4039b8:	sub	sp, sp, #0x260
  4039bc:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  4039c0:	add	x8, x8, #0xe50
  4039c4:	mov	w9, #0xffffffff            	// #-1
  4039c8:	mov	x10, xzr
  4039cc:	adrp	x11, 419000 <_ZdlPvm@@Base+0x12064>
  4039d0:	add	x11, x11, #0x280
  4039d4:	adrp	x12, 419000 <_ZdlPvm@@Base+0x12064>
  4039d8:	add	x12, x12, #0x2a8
  4039dc:	adrp	x13, 419000 <_ZdlPvm@@Base+0x12064>
  4039e0:	add	x13, x13, #0xdc8
  4039e4:	adrp	x14, 407000 <_ZdlPvm@@Base+0x64>
  4039e8:	add	x14, x14, #0x2e8
  4039ec:	add	x14, x14, #0x1
  4039f0:	adrp	x15, 419000 <_ZdlPvm@@Base+0x12064>
  4039f4:	add	x15, x15, #0x230
  4039f8:	adrp	x16, 419000 <_ZdlPvm@@Base+0x12064>
  4039fc:	add	x16, x16, #0x1b0
  403a00:	adrp	x17, 419000 <_ZdlPvm@@Base+0x12064>
  403a04:	add	x17, x17, #0xe58
  403a08:	stur	wzr, [x29, #-4]
  403a0c:	stur	w0, [x29, #-8]
  403a10:	stur	x1, [x29, #-16]
  403a14:	ldur	x18, [x29, #-16]
  403a18:	ldr	x18, [x18]
  403a1c:	str	x18, [x8]
  403a20:	stur	wzr, [x29, #-20]
  403a24:	stur	w9, [x29, #-24]
  403a28:	stur	x10, [x29, #-40]
  403a2c:	str	x11, [sp, #168]
  403a30:	str	x12, [sp, #160]
  403a34:	str	x13, [sp, #152]
  403a38:	str	x14, [sp, #144]
  403a3c:	str	x15, [sp, #136]
  403a40:	str	x16, [sp, #128]
  403a44:	str	x17, [sp, #120]
  403a48:	ldur	w0, [x29, #-8]
  403a4c:	ldur	x1, [x29, #-16]
  403a50:	adrp	x2, 407000 <_ZdlPvm@@Base+0x64>
  403a54:	add	x2, x2, #0x27f
  403a58:	adrp	x3, 407000 <_ZdlPvm@@Base+0x64>
  403a5c:	add	x3, x3, #0x3c8
  403a60:	mov	x8, xzr
  403a64:	mov	x4, x8
  403a68:	bl	406bfc <feof@plt+0x562c>
  403a6c:	stur	w0, [x29, #-28]
  403a70:	mov	w9, #0xffffffff            	// #-1
  403a74:	cmp	w0, w9
  403a78:	b.eq	403c08 <feof@plt+0x2638>  // b.none
  403a7c:	ldur	w8, [x29, #-28]
  403a80:	mov	w9, #0xffffffff            	// #-1
  403a84:	cmp	w8, w9
  403a88:	str	w8, [sp, #116]
  403a8c:	b.eq	403bec <feof@plt+0x261c>  // b.none
  403a90:	b	403a94 <feof@plt+0x24c4>
  403a94:	ldr	w8, [sp, #116]
  403a98:	cmp	w8, #0x3f
  403a9c:	b.eq	403bd4 <feof@plt+0x2604>  // b.none
  403aa0:	b	403aa4 <feof@plt+0x24d4>
  403aa4:	ldr	w8, [sp, #116]
  403aa8:	cmp	w8, #0x67
  403aac:	b.eq	403af4 <feof@plt+0x2524>  // b.none
  403ab0:	b	403ab4 <feof@plt+0x24e4>
  403ab4:	ldr	w8, [sp, #116]
  403ab8:	cmp	w8, #0x6b
  403abc:	b.eq	403b10 <feof@plt+0x2540>  // b.none
  403ac0:	b	403ac4 <feof@plt+0x24f4>
  403ac4:	ldr	w8, [sp, #116]
  403ac8:	cmp	w8, #0x73
  403acc:	b.eq	403b04 <feof@plt+0x2534>  // b.none
  403ad0:	b	403ad4 <feof@plt+0x2504>
  403ad4:	ldr	w8, [sp, #116]
  403ad8:	cmp	w8, #0x76
  403adc:	b.eq	403b98 <feof@plt+0x25c8>  // b.none
  403ae0:	b	403ae4 <feof@plt+0x2514>
  403ae4:	ldr	w8, [sp, #116]
  403ae8:	cmp	w8, #0x100
  403aec:	b.eq	403bbc <feof@plt+0x25ec>  // b.none
  403af0:	b	403c04 <feof@plt+0x2634>
  403af4:	ldr	x8, [sp, #120]
  403af8:	ldr	x9, [x8]
  403afc:	stur	x9, [x29, #-40]
  403b00:	b	403c04 <feof@plt+0x2634>
  403b04:	mov	w8, #0x1                   	// #1
  403b08:	stur	w8, [x29, #-20]
  403b0c:	b	403c04 <feof@plt+0x2634>
  403b10:	ldr	x8, [sp, #120]
  403b14:	ldr	x0, [x8]
  403b18:	sub	x1, x29, #0x30
  403b1c:	mov	w9, wzr
  403b20:	mov	w2, w9
  403b24:	bl	401360 <strtol@plt>
  403b28:	stur	x0, [x29, #-56]
  403b2c:	ldur	x8, [x29, #-56]
  403b30:	cbnz	x8, 403b48 <feof@plt+0x2578>
  403b34:	ldur	x8, [x29, #-48]
  403b38:	ldr	x9, [sp, #120]
  403b3c:	ldr	x10, [x9]
  403b40:	cmp	x8, x10
  403b44:	b.eq	403b70 <feof@plt+0x25a0>  // b.none
  403b48:	ldur	x8, [x29, #-48]
  403b4c:	ldrb	w9, [x8]
  403b50:	cbnz	w9, 403b70 <feof@plt+0x25a0>
  403b54:	ldur	x8, [x29, #-56]
  403b58:	cmp	x8, #0x0
  403b5c:	cset	w9, lt  // lt = tstop
  403b60:	tbnz	w9, #0, 403b70 <feof@plt+0x25a0>
  403b64:	ldur	x8, [x29, #-56]
  403b68:	cmp	x8, #0xff
  403b6c:	b.le	403b8c <feof@plt+0x25bc>
  403b70:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  403b74:	add	x0, x0, #0x286
  403b78:	ldr	x1, [sp, #152]
  403b7c:	ldr	x2, [sp, #152]
  403b80:	ldr	x3, [sp, #152]
  403b84:	bl	40510c <feof@plt+0x3b3c>
  403b88:	b	403b94 <feof@plt+0x25c4>
  403b8c:	ldur	x8, [x29, #-56]
  403b90:	stur	w8, [x29, #-24]
  403b94:	b	403c04 <feof@plt+0x2634>
  403b98:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  403b9c:	add	x8, x8, #0x2a0
  403ba0:	ldr	x1, [x8]
  403ba4:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  403ba8:	add	x0, x0, #0x297
  403bac:	bl	4015c0 <printf@plt>
  403bb0:	mov	w9, wzr
  403bb4:	mov	w0, w9
  403bb8:	bl	401580 <exit@plt>
  403bbc:	ldr	x8, [sp, #160]
  403bc0:	ldr	x0, [x8]
  403bc4:	bl	4046dc <feof@plt+0x310c>
  403bc8:	mov	w9, wzr
  403bcc:	mov	w0, w9
  403bd0:	bl	401580 <exit@plt>
  403bd4:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  403bd8:	add	x8, x8, #0x2b0
  403bdc:	ldr	x0, [x8]
  403be0:	bl	4046dc <feof@plt+0x310c>
  403be4:	mov	w0, #0x1                   	// #1
  403be8:	bl	401580 <exit@plt>
  403bec:	mov	w8, wzr
  403bf0:	mov	w0, w8
  403bf4:	mov	w1, #0x2dd                 	// #733
  403bf8:	adrp	x2, 407000 <_ZdlPvm@@Base+0x64>
  403bfc:	add	x2, x2, #0x18c
  403c00:	bl	404714 <feof@plt+0x3144>
  403c04:	b	403a48 <feof@plt+0x2478>
  403c08:	ldur	w8, [x29, #-8]
  403c0c:	ldr	x9, [sp, #168]
  403c10:	ldr	w10, [x9]
  403c14:	subs	w8, w8, w10
  403c18:	cmp	w8, #0x3
  403c1c:	b.eq	403c38 <feof@plt+0x2668>  // b.none
  403c20:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  403c24:	add	x8, x8, #0x2b0
  403c28:	ldr	x0, [x8]
  403c2c:	bl	4046dc <feof@plt+0x310c>
  403c30:	mov	w0, #0x1                   	// #1
  403c34:	bl	401580 <exit@plt>
  403c38:	add	x0, sp, #0xa28
  403c3c:	adrp	x8, 402000 <feof@plt+0xa30>
  403c40:	add	x8, x8, #0xcd4
  403c44:	blr	x8
  403c48:	ldur	x8, [x29, #-40]
  403c4c:	cbz	x8, 403c6c <feof@plt+0x269c>
  403c50:	ldur	x1, [x29, #-40]
  403c54:	add	x0, sp, #0xa28
  403c58:	bl	402d28 <feof@plt+0x1758>
  403c5c:	cbnz	w0, 403c6c <feof@plt+0x269c>
  403c60:	mov	w8, #0x1                   	// #1
  403c64:	stur	w8, [x29, #-4]
  403c68:	b	4046bc <feof@plt+0x30ec>
  403c6c:	ldur	x8, [x29, #-16]
  403c70:	ldr	x9, [sp, #168]
  403c74:	ldrsw	x10, [x9]
  403c78:	mov	x11, #0x8                   	// #8
  403c7c:	mul	x10, x11, x10
  403c80:	add	x8, x8, x10
  403c84:	ldr	x8, [x8]
  403c88:	str	x8, [sp, #2592]
  403c8c:	ldur	x8, [x29, #-16]
  403c90:	ldr	w12, [x9]
  403c94:	add	w12, w12, #0x1
  403c98:	mov	w0, w12
  403c9c:	sxtw	x10, w0
  403ca0:	mul	x10, x11, x10
  403ca4:	add	x8, x8, x10
  403ca8:	ldr	x8, [x8]
  403cac:	str	x8, [sp, #2584]
  403cb0:	ldur	x8, [x29, #-16]
  403cb4:	ldr	w12, [x9]
  403cb8:	add	w12, w12, #0x2
  403cbc:	mov	w0, w12
  403cc0:	sxtw	x10, w0
  403cc4:	mul	x10, x11, x10
  403cc8:	add	x8, x8, x10
  403ccc:	ldr	x8, [x8]
  403cd0:	str	x8, [sp, #2576]
  403cd4:	add	x8, sp, #0x9a0
  403cd8:	mov	x0, x8
  403cdc:	adrp	x10, 401000 <_Znam@plt-0x2a0>
  403ce0:	add	x10, x10, #0xc78
  403ce4:	str	x8, [sp, #104]
  403ce8:	blr	x10
  403cec:	ldr	x1, [sp, #2592]
  403cf0:	ldr	x0, [sp, #104]
  403cf4:	bl	4022a0 <feof@plt+0xcd0>
  403cf8:	str	w0, [sp, #100]
  403cfc:	b	403d00 <feof@plt+0x2730>
  403d00:	ldr	w8, [sp, #100]
  403d04:	cbnz	w8, 403d34 <feof@plt+0x2764>
  403d08:	mov	w8, #0x1                   	// #1
  403d0c:	stur	w8, [x29, #-4]
  403d10:	str	w8, [sp, #2448]
  403d14:	b	4046ac <feof@plt+0x30dc>
  403d18:	str	x0, [sp, #2456]
  403d1c:	str	w1, [sp, #2452]
  403d20:	add	x0, sp, #0x9a0
  403d24:	adrp	x8, 402000 <feof@plt+0xa30>
  403d28:	add	x8, x8, #0xe0
  403d2c:	blr	x8
  403d30:	b	4046d4 <feof@plt+0x3104>
  403d34:	ldr	x0, [sp, #2584]
  403d38:	add	x1, sp, #0x190
  403d3c:	bl	4035ec <feof@plt+0x201c>
  403d40:	str	w0, [sp, #96]
  403d44:	b	403d48 <feof@plt+0x2778>
  403d48:	ldr	w8, [sp, #96]
  403d4c:	cbnz	w8, 403d60 <feof@plt+0x2790>
  403d50:	mov	w8, #0x1                   	// #1
  403d54:	stur	w8, [x29, #-4]
  403d58:	str	w8, [sp, #2448]
  403d5c:	b	4046ac <feof@plt+0x30dc>
  403d60:	bl	4014c0 <__errno_location@plt>
  403d64:	str	wzr, [x0]
  403d68:	ldr	x0, [sp, #2576]
  403d6c:	ldr	x8, [sp, #160]
  403d70:	ldr	x2, [x8]
  403d74:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  403d78:	add	x1, x1, #0x2b8
  403d7c:	bl	4013a0 <freopen@plt>
  403d80:	str	x0, [sp, #88]
  403d84:	b	403d88 <feof@plt+0x27b8>
  403d88:	ldr	x8, [sp, #88]
  403d8c:	cbnz	x8, 403df0 <feof@plt+0x2820>
  403d90:	ldr	x1, [sp, #2576]
  403d94:	add	x0, sp, #0x180
  403d98:	bl	404d34 <feof@plt+0x3764>
  403d9c:	b	403da0 <feof@plt+0x27d0>
  403da0:	bl	4014c0 <__errno_location@plt>
  403da4:	ldr	w0, [x0]
  403da8:	bl	4013b0 <strerror@plt>
  403dac:	add	x8, sp, #0x170
  403db0:	str	x0, [sp, #80]
  403db4:	mov	x0, x8
  403db8:	ldr	x1, [sp, #80]
  403dbc:	bl	404d34 <feof@plt+0x3764>
  403dc0:	b	403dc4 <feof@plt+0x27f4>
  403dc4:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  403dc8:	add	x0, x0, #0x2ba
  403dcc:	add	x1, sp, #0x180
  403dd0:	add	x2, sp, #0x170
  403dd4:	ldr	x3, [sp, #152]
  403dd8:	bl	40510c <feof@plt+0x3b3c>
  403ddc:	b	403de0 <feof@plt+0x2810>
  403de0:	mov	w8, #0x1                   	// #1
  403de4:	stur	w8, [x29, #-4]
  403de8:	str	w8, [sp, #2448]
  403dec:	b	4046ac <feof@plt+0x30dc>
  403df0:	ldr	x1, [sp, #2576]
  403df4:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  403df8:	add	x0, x0, #0x2f2
  403dfc:	bl	4015c0 <printf@plt>
  403e00:	b	403e04 <feof@plt+0x2834>
  403e04:	ldur	w8, [x29, #-20]
  403e08:	cbz	w8, 403e24 <feof@plt+0x2854>
  403e0c:	ldr	x8, [sp, #160]
  403e10:	ldr	x1, [x8]
  403e14:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  403e18:	add	x0, x0, #0x2da
  403e1c:	bl	4012b0 <fputs@plt>
  403e20:	b	403e24 <feof@plt+0x2854>
  403e24:	ldur	x8, [x29, #-16]
  403e28:	ldr	x9, [sp, #168]
  403e2c:	ldrsw	x10, [x9]
  403e30:	mov	x11, #0x8                   	// #8
  403e34:	mul	x10, x11, x10
  403e38:	add	x8, x8, x10
  403e3c:	ldr	x0, [x8]
  403e40:	bl	406fcc <_ZdlPvm@@Base+0x30>
  403e44:	str	x0, [sp, #72]
  403e48:	b	403e4c <feof@plt+0x287c>
  403e4c:	ldr	x8, [sp, #72]
  403e50:	str	x8, [sp, #360]
  403e54:	ldr	x0, [sp, #360]
  403e58:	bl	4012f0 <strlen@plt>
  403e5c:	str	w0, [sp, #356]
  403e60:	ldr	w9, [sp, #356]
  403e64:	cmp	w9, #0x4
  403e68:	b.le	403eb0 <feof@plt+0x28e0>
  403e6c:	ldr	x8, [sp, #360]
  403e70:	ldrsw	x9, [sp, #356]
  403e74:	add	x8, x8, x9
  403e78:	mov	x9, #0xfffffffffffffffc    	// #-4
  403e7c:	add	x0, x8, x9
  403e80:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  403e84:	add	x1, x1, #0x2e3
  403e88:	bl	4014e0 <strcmp@plt>
  403e8c:	cbnz	w0, 403eb0 <feof@plt+0x28e0>
  403e90:	ldr	x8, [sp, #360]
  403e94:	ldr	w9, [sp, #356]
  403e98:	subs	w9, w9, #0x4
  403e9c:	mov	w0, w9
  403ea0:	sxtw	x10, w0
  403ea4:	add	x8, x8, x10
  403ea8:	mov	w9, #0x0                   	// #0
  403eac:	strb	w9, [x8]
  403eb0:	ldr	x0, [sp, #360]
  403eb4:	adrp	x8, 407000 <_ZdlPvm@@Base+0x64>
  403eb8:	add	x8, x8, #0x2e8
  403ebc:	ldrb	w1, [x8]
  403ec0:	bl	4014a0 <strrchr@plt>
  403ec4:	str	x0, [sp, #344]
  403ec8:	ldr	x8, [sp, #144]
  403ecc:	str	x8, [sp, #328]
  403ed0:	ldr	x8, [sp, #328]
  403ed4:	ldrb	w9, [x8]
  403ed8:	cbz	w9, 403f28 <feof@plt+0x2958>
  403edc:	ldr	x0, [sp, #360]
  403ee0:	ldr	x8, [sp, #328]
  403ee4:	ldrb	w1, [x8]
  403ee8:	bl	4014a0 <strrchr@plt>
  403eec:	str	x0, [sp, #336]
  403ef0:	ldr	x8, [sp, #336]
  403ef4:	cbz	x8, 403f18 <feof@plt+0x2948>
  403ef8:	ldr	x8, [sp, #344]
  403efc:	cbz	x8, 403f10 <feof@plt+0x2940>
  403f00:	ldr	x8, [sp, #336]
  403f04:	ldr	x9, [sp, #344]
  403f08:	cmp	x8, x9
  403f0c:	b.ls	403f18 <feof@plt+0x2948>  // b.plast
  403f10:	ldr	x8, [sp, #336]
  403f14:	str	x8, [sp, #344]
  403f18:	ldr	x8, [sp, #328]
  403f1c:	add	x8, x8, #0x1
  403f20:	str	x8, [sp, #328]
  403f24:	b	403ed0 <feof@plt+0x2900>
  403f28:	ldr	x8, [sp, #344]
  403f2c:	cbz	x8, 403f40 <feof@plt+0x2970>
  403f30:	ldr	x8, [sp, #344]
  403f34:	add	x8, x8, #0x1
  403f38:	str	x8, [sp, #64]
  403f3c:	b	403f48 <feof@plt+0x2978>
  403f40:	ldr	x8, [sp, #360]
  403f44:	str	x8, [sp, #64]
  403f48:	ldr	x8, [sp, #64]
  403f4c:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  403f50:	add	x0, x0, #0x2ea
  403f54:	mov	x1, x8
  403f58:	bl	4015c0 <printf@plt>
  403f5c:	b	403f60 <feof@plt+0x2990>
  403f60:	add	x0, sp, #0x9a0
  403f64:	mov	w1, #0x2                   	// #2
  403f68:	add	x2, sp, #0x144
  403f6c:	bl	40203c <feof@plt+0xa6c>
  403f70:	str	w0, [sp, #60]
  403f74:	b	403f78 <feof@plt+0x29a8>
  403f78:	ldr	w8, [sp, #60]
  403f7c:	cbz	w8, 403fac <feof@plt+0x29dc>
  403f80:	ldr	w8, [sp, #324]
  403f84:	cmp	w8, #0x0
  403f88:	cset	w8, le
  403f8c:	tbnz	w8, #0, 403fac <feof@plt+0x29dc>
  403f90:	ldr	w8, [sp, #324]
  403f94:	mov	w9, #0x1                   	// #1
  403f98:	mul	w1, w8, w9
  403f9c:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  403fa0:	add	x0, x0, #0x2fb
  403fa4:	bl	4015c0 <printf@plt>
  403fa8:	b	403fac <feof@plt+0x29dc>
  403fac:	add	x0, sp, #0x9a0
  403fb0:	mov	w1, #0x1                   	// #1
  403fb4:	add	x2, sp, #0x144
  403fb8:	bl	40203c <feof@plt+0xa6c>
  403fbc:	str	w0, [sp, #56]
  403fc0:	b	403fc4 <feof@plt+0x29f4>
  403fc4:	ldr	w8, [sp, #56]
  403fc8:	cbz	w8, 404028 <feof@plt+0x2a58>
  403fcc:	ldr	w8, [sp, #324]
  403fd0:	cbz	w8, 404028 <feof@plt+0x2a58>
  403fd4:	ldr	w8, [sp, #324]
  403fd8:	scvtf	d0, w8
  403fdc:	mov	x9, #0x4130000000000000    	// #4697254411347427328
  403fe0:	fmov	d1, x9
  403fe4:	fdiv	d0, d0, d1
  403fe8:	fmov	d1, #1.000000000000000000e+00
  403fec:	bl	4013f0 <atan2@plt>
  403ff0:	mov	x9, #0x800000000000        	// #140737488355328
  403ff4:	movk	x9, #0x4066, lsl #48
  403ff8:	fmov	d1, x9
  403ffc:	fmul	d0, d0, d1
  404000:	mov	x9, #0x2d18                	// #11544
  404004:	movk	x9, #0x5444, lsl #16
  404008:	movk	x9, #0x21fb, lsl #32
  40400c:	movk	x9, #0x4009, lsl #48
  404010:	fmov	d1, x9
  404014:	fdiv	d0, d0, d1
  404018:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  40401c:	add	x0, x0, #0x30a
  404020:	bl	4015c0 <printf@plt>
  404024:	b	404028 <feof@plt+0x2a58>
  404028:	add	x0, sp, #0x9a0
  40402c:	mov	w1, #0x5                   	// #5
  404030:	add	x2, sp, #0x140
  404034:	bl	40203c <feof@plt+0xa6c>
  404038:	str	w0, [sp, #52]
  40403c:	b	404040 <feof@plt+0x2a70>
  404040:	ldr	w8, [sp, #52]
  404044:	cbnz	w8, 40404c <feof@plt+0x2a7c>
  404048:	str	wzr, [sp, #320]
  40404c:	str	wzr, [sp, #316]
  404050:	ldr	w8, [sp, #316]
  404054:	cmp	w8, #0x100
  404058:	b.cs	404114 <feof@plt+0x2b44>  // b.hs, b.nlast
  40405c:	str	wzr, [sp, #312]
  404060:	ldr	w8, [sp, #312]
  404064:	mov	w9, w8
  404068:	cmp	x9, #0x8
  40406c:	b.cs	404104 <feof@plt+0x2b34>  // b.hs, b.nlast
  404070:	ldr	w8, [sp, #316]
  404074:	mov	w9, w8
  404078:	mov	x10, #0x8                   	// #8
  40407c:	mul	x9, x10, x9
  404080:	add	x10, sp, #0x190
  404084:	add	x9, x10, x9
  404088:	ldr	x9, [x9]
  40408c:	str	x9, [sp, #304]
  404090:	ldr	x8, [sp, #304]
  404094:	cbz	x8, 4040f4 <feof@plt+0x2b24>
  404098:	ldr	w8, [sp, #312]
  40409c:	mov	w9, w8
  4040a0:	mov	x10, #0x10                  	// #16
  4040a4:	mul	x9, x10, x9
  4040a8:	ldr	x10, [sp, #128]
  4040ac:	add	x9, x10, x9
  4040b0:	ldr	x0, [x9]
  4040b4:	ldr	x9, [sp, #304]
  4040b8:	ldr	x1, [x9]
  4040bc:	bl	4014e0 <strcmp@plt>
  4040c0:	cbnz	w0, 4040e4 <feof@plt+0x2b14>
  4040c4:	ldr	w8, [sp, #316]
  4040c8:	ldr	w9, [sp, #312]
  4040cc:	mov	w10, w9
  4040d0:	mov	x11, #0x10                  	// #16
  4040d4:	mul	x10, x11, x10
  4040d8:	ldr	x11, [sp, #128]
  4040dc:	add	x10, x11, x10
  4040e0:	str	w8, [x10, #8]
  4040e4:	ldr	x8, [sp, #304]
  4040e8:	ldr	x8, [x8, #8]
  4040ec:	str	x8, [sp, #304]
  4040f0:	b	404090 <feof@plt+0x2ac0>
  4040f4:	ldr	w8, [sp, #312]
  4040f8:	add	w8, w8, #0x1
  4040fc:	str	w8, [sp, #312]
  404100:	b	404060 <feof@plt+0x2a90>
  404104:	ldr	w8, [sp, #316]
  404108:	add	w8, w8, #0x1
  40410c:	str	w8, [sp, #316]
  404110:	b	404050 <feof@plt+0x2a80>
  404114:	str	wzr, [sp, #300]
  404118:	str	wzr, [sp, #316]
  40411c:	ldr	w8, [sp, #316]
  404120:	mov	w9, w8
  404124:	cmp	x9, #0x5
  404128:	b.cs	40427c <feof@plt+0x2cac>  // b.hs, b.nlast
  40412c:	ldr	w8, [sp, #316]
  404130:	mov	w9, w8
  404134:	mov	x10, #0x10                  	// #16
  404138:	mul	x9, x10, x9
  40413c:	ldr	x11, [sp, #136]
  404140:	ldrb	w8, [x11, x9]
  404144:	mov	w9, w8
  404148:	mul	x9, x10, x9
  40414c:	ldr	x12, [sp, #128]
  404150:	add	x9, x12, x9
  404154:	ldr	w8, [x9, #8]
  404158:	str	w8, [sp, #296]
  40415c:	ldr	w8, [sp, #316]
  404160:	mov	w9, w8
  404164:	mul	x9, x10, x9
  404168:	add	x9, x11, x9
  40416c:	ldrb	w8, [x9, #1]
  404170:	mov	w9, w8
  404174:	mul	x9, x10, x9
  404178:	add	x9, x12, x9
  40417c:	ldr	w8, [x9, #8]
  404180:	str	w8, [sp, #292]
  404184:	ldr	w8, [sp, #316]
  404188:	mov	w9, w8
  40418c:	mul	x9, x10, x9
  404190:	add	x9, x11, x9
  404194:	ldrb	w8, [x9, #2]
  404198:	mov	w9, w8
  40419c:	mul	x9, x10, x9
  4041a0:	add	x9, x12, x9
  4041a4:	ldr	w8, [x9, #8]
  4041a8:	str	w8, [sp, #288]
  4041ac:	ldr	w8, [sp, #296]
  4041b0:	cmp	w8, #0x0
  4041b4:	cset	w8, lt  // lt = tstop
  4041b8:	tbnz	w8, #0, 40426c <feof@plt+0x2c9c>
  4041bc:	ldr	w8, [sp, #292]
  4041c0:	cmp	w8, #0x0
  4041c4:	cset	w8, lt  // lt = tstop
  4041c8:	tbnz	w8, #0, 40426c <feof@plt+0x2c9c>
  4041cc:	ldr	w8, [sp, #288]
  4041d0:	cmp	w8, #0x0
  4041d4:	cset	w8, lt  // lt = tstop
  4041d8:	tbnz	w8, #0, 40426c <feof@plt+0x2c9c>
  4041dc:	ldr	w8, [sp, #296]
  4041e0:	ldr	w9, [sp, #292]
  4041e4:	add	x0, sp, #0x9a0
  4041e8:	mov	w1, w8
  4041ec:	mov	w2, w9
  4041f0:	add	x3, sp, #0x11f
  4041f4:	bl	401cb0 <feof@plt+0x6e0>
  4041f8:	str	w0, [sp, #48]
  4041fc:	b	404200 <feof@plt+0x2c30>
  404200:	ldr	w8, [sp, #48]
  404204:	cbz	w8, 40426c <feof@plt+0x2c9c>
  404208:	ldrb	w8, [sp, #287]
  40420c:	ldr	w9, [sp, #288]
  404210:	cmp	w8, w9
  404214:	b.ne	40426c <feof@plt+0x2c9c>  // b.any
  404218:	ldr	w8, [sp, #300]
  40421c:	cbnz	w8, 404240 <feof@plt+0x2c70>
  404220:	mov	w8, #0x1                   	// #1
  404224:	str	w8, [sp, #300]
  404228:	ldr	x9, [sp, #160]
  40422c:	ldr	x1, [x9]
  404230:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  404234:	add	x0, x0, #0x314
  404238:	bl	4012b0 <fputs@plt>
  40423c:	b	404240 <feof@plt+0x2c70>
  404240:	ldr	w8, [sp, #316]
  404244:	mov	w9, w8
  404248:	mov	x10, #0x10                  	// #16
  40424c:	mul	x9, x10, x9
  404250:	ldr	x10, [sp, #136]
  404254:	add	x9, x10, x9
  404258:	ldr	x1, [x9, #8]
  40425c:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  404260:	add	x0, x0, #0x31e
  404264:	bl	4015c0 <printf@plt>
  404268:	b	40426c <feof@plt+0x2c9c>
  40426c:	ldr	w8, [sp, #316]
  404270:	add	w8, w8, #0x1
  404274:	str	w8, [sp, #316]
  404278:	b	40411c <feof@plt+0x2b4c>
  40427c:	ldr	w8, [sp, #300]
  404280:	cbz	w8, 40429c <feof@plt+0x2ccc>
  404284:	ldr	x8, [sp, #160]
  404288:	ldr	x1, [x8]
  40428c:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  404290:	add	x0, x0, #0x322
  404294:	bl	4012b0 <fputs@plt>
  404298:	b	40429c <feof@plt+0x2ccc>
  40429c:	add	x0, sp, #0x9a0
  4042a0:	bl	4020b0 <feof@plt+0xae0>
  4042a4:	str	w0, [sp, #44]
  4042a8:	b	4042ac <feof@plt+0x2cdc>
  4042ac:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  4042b0:	add	x0, x0, #0x326
  4042b4:	ldr	w1, [sp, #44]
  4042b8:	bl	4015c0 <printf@plt>
  4042bc:	b	4042c0 <feof@plt+0x2cf0>
  4042c0:	add	x0, sp, #0x9a0
  4042c4:	bl	4020c8 <feof@plt+0xaf8>
  4042c8:	str	w0, [sp, #40]
  4042cc:	b	4042d0 <feof@plt+0x2d00>
  4042d0:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  4042d4:	add	x0, x0, #0x333
  4042d8:	ldr	w1, [sp, #40]
  4042dc:	bl	4015c0 <printf@plt>
  4042e0:	b	4042e4 <feof@plt+0x2d14>
  4042e4:	str	wzr, [sp, #280]
  4042e8:	add	x0, sp, #0x108
  4042ec:	add	x1, sp, #0x9a0
  4042f0:	adrp	x8, 401000 <_Znam@plt-0x2a0>
  4042f4:	add	x8, x8, #0x99c
  4042f8:	blr	x8
  4042fc:	b	404300 <feof@plt+0x2d30>
  404300:	add	x0, sp, #0x108
  404304:	add	x1, sp, #0x107
  404308:	add	x2, sp, #0x106
  40430c:	add	x3, sp, #0x100
  404310:	bl	4019d0 <feof@plt+0x400>
  404314:	str	w0, [sp, #36]
  404318:	b	40431c <feof@plt+0x2d4c>
  40431c:	ldr	w8, [sp, #36]
  404320:	cbz	w8, 4043fc <feof@plt+0x2e2c>
  404324:	ldrb	w8, [sp, #262]
  404328:	ldur	w9, [x29, #-24]
  40432c:	cmp	w8, w9
  404330:	b.eq	4043f8 <feof@plt+0x2e28>  // b.none
  404334:	ldr	w8, [sp, #256]
  404338:	mov	w9, #0x1                   	// #1
  40433c:	mul	w8, w8, w9
  404340:	str	w8, [sp, #256]
  404344:	ldrb	w8, [sp, #262]
  404348:	mov	w10, w8
  40434c:	mov	x11, #0x8                   	// #8
  404350:	mul	x10, x11, x10
  404354:	add	x12, sp, #0x190
  404358:	add	x10, x12, x10
  40435c:	ldr	x10, [x10]
  404360:	str	x10, [sp, #248]
  404364:	ldrb	w8, [sp, #263]
  404368:	mov	w10, w8
  40436c:	mul	x10, x11, x10
  404370:	add	x10, x12, x10
  404374:	ldr	x10, [x10]
  404378:	str	x10, [sp, #240]
  40437c:	ldr	x8, [sp, #240]
  404380:	cbz	x8, 4043f8 <feof@plt+0x2e28>
  404384:	ldr	x8, [sp, #248]
  404388:	str	x8, [sp, #232]
  40438c:	ldr	x8, [sp, #232]
  404390:	cbz	x8, 4043e8 <feof@plt+0x2e18>
  404394:	ldr	w8, [sp, #280]
  404398:	cbnz	w8, 4043b4 <feof@plt+0x2de4>
  40439c:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  4043a0:	add	x0, x0, #0x342
  4043a4:	bl	4015c0 <printf@plt>
  4043a8:	b	4043ac <feof@plt+0x2ddc>
  4043ac:	mov	w8, #0x1                   	// #1
  4043b0:	str	w8, [sp, #280]
  4043b4:	ldr	x8, [sp, #240]
  4043b8:	ldr	x1, [x8]
  4043bc:	ldr	x8, [sp, #232]
  4043c0:	ldr	x2, [x8]
  4043c4:	ldr	w3, [sp, #256]
  4043c8:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  4043cc:	add	x0, x0, #0x34d
  4043d0:	bl	4015c0 <printf@plt>
  4043d4:	b	4043d8 <feof@plt+0x2e08>
  4043d8:	ldr	x8, [sp, #232]
  4043dc:	ldr	x8, [x8, #8]
  4043e0:	str	x8, [sp, #232]
  4043e4:	b	40438c <feof@plt+0x2dbc>
  4043e8:	ldr	x8, [sp, #240]
  4043ec:	ldr	x8, [x8, #8]
  4043f0:	str	x8, [sp, #240]
  4043f4:	b	40437c <feof@plt+0x2dac>
  4043f8:	b	404300 <feof@plt+0x2d30>
  4043fc:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  404400:	add	x0, x0, #0x357
  404404:	bl	4015c0 <printf@plt>
  404408:	b	40440c <feof@plt+0x2e3c>
  40440c:	add	x0, sp, #0xd8
  404410:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  404414:	add	x1, x1, #0x360
  404418:	mov	x8, xzr
  40441c:	mov	x2, x8
  404420:	adrp	x8, 403000 <feof@plt+0x1a30>
  404424:	add	x8, x8, #0x5a8
  404428:	blr	x8
  40442c:	b	404430 <feof@plt+0x2e60>
  404430:	str	wzr, [sp, #316]
  404434:	ldr	w8, [sp, #316]
  404438:	cmp	w8, #0x100
  40443c:	b.cs	4046a0 <feof@plt+0x30d0>  // b.hs, b.nlast
  404440:	ldr	w1, [sp, #316]
  404444:	add	x0, sp, #0x9a0
  404448:	bl	401e84 <feof@plt+0x8b4>
  40444c:	str	w0, [sp, #32]
  404450:	b	404454 <feof@plt+0x2e84>
  404454:	ldr	w8, [sp, #32]
  404458:	cbz	w8, 404690 <feof@plt+0x30c0>
  40445c:	ldr	w8, [sp, #316]
  404460:	mov	w9, w8
  404464:	mov	x10, #0x8                   	// #8
  404468:	mul	x9, x10, x9
  40446c:	add	x10, sp, #0x190
  404470:	add	x9, x10, x9
  404474:	ldr	x9, [x9]
  404478:	cbz	x9, 4044a0 <feof@plt+0x2ed0>
  40447c:	ldr	w8, [sp, #316]
  404480:	mov	w9, w8
  404484:	mov	x10, #0x8                   	// #8
  404488:	mul	x9, x10, x9
  40448c:	add	x10, sp, #0x190
  404490:	add	x9, x10, x9
  404494:	ldr	x9, [x9]
  404498:	str	x9, [sp, #24]
  40449c:	b	4044a8 <feof@plt+0x2ed8>
  4044a0:	add	x8, sp, #0xd8
  4044a4:	str	x8, [sp, #24]
  4044a8:	ldr	x8, [sp, #24]
  4044ac:	str	x8, [sp, #208]
  4044b0:	ldr	w1, [sp, #316]
  4044b4:	add	x0, sp, #0x9a0
  4044b8:	bl	401f10 <feof@plt+0x940>
  4044bc:	str	w0, [sp, #20]
  4044c0:	b	4044c4 <feof@plt+0x2ef4>
  4044c4:	ldr	w8, [sp, #20]
  4044c8:	str	w8, [sp, #184]
  4044cc:	ldr	w1, [sp, #316]
  4044d0:	add	x0, sp, #0x9a0
  4044d4:	bl	401f58 <feof@plt+0x988>
  4044d8:	str	w0, [sp, #16]
  4044dc:	b	4044e0 <feof@plt+0x2f10>
  4044e0:	ldr	w8, [sp, #16]
  4044e4:	str	w8, [sp, #188]
  4044e8:	ldr	w1, [sp, #316]
  4044ec:	add	x0, sp, #0x9a0
  4044f0:	bl	401fa4 <feof@plt+0x9d4>
  4044f4:	str	w0, [sp, #12]
  4044f8:	b	4044fc <feof@plt+0x2f2c>
  4044fc:	ldr	w8, [sp, #12]
  404500:	str	w8, [sp, #192]
  404504:	ldr	w1, [sp, #316]
  404508:	add	x0, sp, #0x9a0
  40450c:	bl	401ff0 <feof@plt+0xa20>
  404510:	str	w0, [sp, #8]
  404514:	b	404518 <feof@plt+0x2f48>
  404518:	ldr	w8, [sp, #8]
  40451c:	str	w8, [sp, #196]
  404520:	ldr	w1, [sp, #316]
  404524:	add	x0, sp, #0xa28
  404528:	bl	404770 <feof@plt+0x31a0>
  40452c:	str	w0, [sp, #4]
  404530:	b	404534 <feof@plt+0x2f64>
  404534:	ldr	w8, [sp, #4]
  404538:	str	w8, [sp, #200]
  40453c:	ldr	w1, [sp, #316]
  404540:	add	x0, sp, #0xa28
  404544:	bl	404790 <feof@plt+0x31c0>
  404548:	str	w0, [sp]
  40454c:	b	404550 <feof@plt+0x2f80>
  404550:	ldr	w8, [sp]
  404554:	str	w8, [sp, #204]
  404558:	ldr	x9, [sp, #208]
  40455c:	ldr	x1, [x9]
  404560:	ldr	w10, [sp, #184]
  404564:	mov	w11, #0x1                   	// #1
  404568:	mul	w2, w10, w11
  40456c:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  404570:	add	x0, x0, #0x364
  404574:	bl	4015c0 <printf@plt>
  404578:	b	40457c <feof@plt+0x2fac>
  40457c:	mov	w8, #0x5                   	// #5
  404580:	str	w8, [sp, #180]
  404584:	ldr	w8, [sp, #180]
  404588:	cmp	w8, #0x0
  40458c:	cset	w8, le
  404590:	tbnz	w8, #0, 4045b8 <feof@plt+0x2fe8>
  404594:	ldrsw	x8, [sp, #180]
  404598:	add	x9, sp, #0xb8
  40459c:	ldr	w10, [x9, x8, lsl #2]
  4045a0:	cbz	w10, 4045a8 <feof@plt+0x2fd8>
  4045a4:	b	4045b8 <feof@plt+0x2fe8>
  4045a8:	ldr	w8, [sp, #180]
  4045ac:	subs	w8, w8, #0x1
  4045b0:	str	w8, [sp, #180]
  4045b4:	b	404584 <feof@plt+0x2fb4>
  4045b8:	mov	w8, #0x1                   	// #1
  4045bc:	str	w8, [sp, #256]
  4045c0:	ldr	w8, [sp, #256]
  4045c4:	ldr	w9, [sp, #180]
  4045c8:	cmp	w8, w9
  4045cc:	b.gt	404604 <feof@plt+0x3034>
  4045d0:	ldrsw	x8, [sp, #256]
  4045d4:	add	x9, sp, #0xb8
  4045d8:	ldr	w10, [x9, x8, lsl #2]
  4045dc:	mov	w11, #0x1                   	// #1
  4045e0:	mul	w1, w10, w11
  4045e4:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  4045e8:	add	x0, x0, #0x36a
  4045ec:	bl	4015c0 <printf@plt>
  4045f0:	b	4045f4 <feof@plt+0x3024>
  4045f4:	ldr	w8, [sp, #256]
  4045f8:	add	w8, w8, #0x1
  4045fc:	str	w8, [sp, #256]
  404600:	b	4045c0 <feof@plt+0x2ff0>
  404604:	str	wzr, [sp, #176]
  404608:	ldr	w8, [sp, #192]
  40460c:	cmp	w8, #0x0
  404610:	cset	w8, le
  404614:	tbnz	w8, #0, 404620 <feof@plt+0x3050>
  404618:	mov	w8, #0x1                   	// #1
  40461c:	str	w8, [sp, #176]
  404620:	ldr	w8, [sp, #188]
  404624:	ldr	w9, [sp, #320]
  404628:	cmp	w8, w9
  40462c:	b.le	40463c <feof@plt+0x306c>
  404630:	ldr	w8, [sp, #176]
  404634:	add	w8, w8, #0x2
  404638:	str	w8, [sp, #176]
  40463c:	ldr	w1, [sp, #176]
  404640:	ldr	w2, [sp, #316]
  404644:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  404648:	add	x0, x0, #0x36e
  40464c:	bl	4015c0 <printf@plt>
  404650:	b	404654 <feof@plt+0x3084>
  404654:	ldr	x8, [sp, #208]
  404658:	ldr	x8, [x8, #8]
  40465c:	str	x8, [sp, #208]
  404660:	ldr	x8, [sp, #208]
  404664:	cbz	x8, 404690 <feof@plt+0x30c0>
  404668:	ldr	x8, [sp, #208]
  40466c:	ldr	x1, [x8]
  404670:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  404674:	add	x0, x0, #0x378
  404678:	bl	4015c0 <printf@plt>
  40467c:	b	404680 <feof@plt+0x30b0>
  404680:	ldr	x8, [sp, #208]
  404684:	ldr	x8, [x8, #8]
  404688:	str	x8, [sp, #208]
  40468c:	b	404660 <feof@plt+0x3090>
  404690:	ldr	w8, [sp, #316]
  404694:	add	w8, w8, #0x1
  404698:	str	w8, [sp, #316]
  40469c:	b	404434 <feof@plt+0x2e64>
  4046a0:	stur	wzr, [x29, #-4]
  4046a4:	mov	w8, #0x1                   	// #1
  4046a8:	str	w8, [sp, #2448]
  4046ac:	add	x0, sp, #0x9a0
  4046b0:	adrp	x8, 402000 <feof@plt+0xa30>
  4046b4:	add	x8, x8, #0xe0
  4046b8:	blr	x8
  4046bc:	ldur	w0, [x29, #-4]
  4046c0:	add	sp, sp, #0x1, lsl #12
  4046c4:	add	sp, sp, #0x260
  4046c8:	ldr	x28, [sp, #16]
  4046cc:	ldp	x29, x30, [sp], #32
  4046d0:	ret
  4046d4:	ldr	x0, [sp, #2456]
  4046d8:	bl	401590 <_Unwind_Resume@plt>
  4046dc:	sub	sp, sp, #0x20
  4046e0:	stp	x29, x30, [sp, #16]
  4046e4:	add	x29, sp, #0x10
  4046e8:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  4046ec:	add	x8, x8, #0xe50
  4046f0:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  4046f4:	add	x1, x1, #0x37e
  4046f8:	str	x0, [sp, #8]
  4046fc:	ldr	x0, [sp, #8]
  404700:	ldr	x2, [x8]
  404704:	bl	401300 <fprintf@plt>
  404708:	ldp	x29, x30, [sp, #16]
  40470c:	add	sp, sp, #0x20
  404710:	ret
  404714:	sub	sp, sp, #0x20
  404718:	stp	x29, x30, [sp, #16]
  40471c:	add	x29, sp, #0x10
  404720:	stur	w0, [x29, #-4]
  404724:	str	w1, [sp, #8]
  404728:	str	x2, [sp]
  40472c:	ldur	w8, [x29, #-4]
  404730:	cbnz	w8, 404740 <feof@plt+0x3170>
  404734:	ldr	w0, [sp, #8]
  404738:	ldr	x1, [sp]
  40473c:	bl	4047b4 <feof@plt+0x31e4>
  404740:	ldp	x29, x30, [sp, #16]
  404744:	add	sp, sp, #0x20
  404748:	ret
  40474c:	sub	sp, sp, #0x10
  404750:	str	x0, [sp, #8]
  404754:	strb	w1, [sp, #7]
  404758:	ldr	x8, [sp, #8]
  40475c:	ldrb	w9, [sp, #7]
  404760:	mov	w10, w9
  404764:	ldrb	w0, [x8, x10]
  404768:	add	sp, sp, #0x10
  40476c:	ret
  404770:	sub	sp, sp, #0x10
  404774:	str	x0, [sp, #8]
  404778:	str	w1, [sp, #4]
  40477c:	ldr	x8, [sp, #8]
  404780:	ldrsw	x9, [sp, #4]
  404784:	ldr	w0, [x8, x9, lsl #2]
  404788:	add	sp, sp, #0x10
  40478c:	ret
  404790:	sub	sp, sp, #0x10
  404794:	str	x0, [sp, #8]
  404798:	str	w1, [sp, #4]
  40479c:	ldr	x8, [sp, #8]
  4047a0:	add	x8, x8, #0x400
  4047a4:	ldrsw	x9, [sp, #4]
  4047a8:	ldr	w0, [x8, x9, lsl #2]
  4047ac:	add	sp, sp, #0x10
  4047b0:	ret
  4047b4:	sub	sp, sp, #0x30
  4047b8:	stp	x29, x30, [sp, #32]
  4047bc:	add	x29, sp, #0x20
  4047c0:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  4047c4:	add	x8, x8, #0xe50
  4047c8:	adrp	x9, 419000 <_ZdlPvm@@Base+0x12064>
  4047cc:	add	x9, x9, #0x2b0
  4047d0:	stur	w0, [x29, #-4]
  4047d4:	str	x1, [sp, #16]
  4047d8:	ldr	x8, [x8]
  4047dc:	str	x9, [sp, #8]
  4047e0:	cbz	x8, 404804 <feof@plt+0x3234>
  4047e4:	ldr	x8, [sp, #8]
  4047e8:	ldr	x0, [x8]
  4047ec:	adrp	x9, 419000 <_ZdlPvm@@Base+0x12064>
  4047f0:	add	x9, x9, #0xe50
  4047f4:	ldr	x2, [x9]
  4047f8:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  4047fc:	add	x1, x1, #0x428
  404800:	bl	401300 <fprintf@plt>
  404804:	ldr	x8, [sp, #8]
  404808:	ldr	x0, [x8]
  40480c:	ldur	w2, [x29, #-4]
  404810:	ldr	x3, [sp, #16]
  404814:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  404818:	add	x1, x1, #0x42d
  40481c:	bl	401300 <fprintf@plt>
  404820:	ldr	x8, [sp, #8]
  404824:	ldr	x9, [x8]
  404828:	mov	x0, x9
  40482c:	bl	401480 <fflush@plt>
  404830:	bl	401550 <abort@plt>
  404834:	sub	sp, sp, #0x20
  404838:	str	x0, [sp, #24]
  40483c:	ldr	x8, [sp, #24]
  404840:	str	x8, [sp, #16]
  404844:	str	wzr, [sp, #12]
  404848:	ldr	w8, [sp, #12]
  40484c:	cmp	w8, #0xff
  404850:	b.gt	404878 <feof@plt+0x32a8>
  404854:	ldr	x8, [sp, #16]
  404858:	ldrsw	x9, [sp, #12]
  40485c:	add	x8, x8, x9
  404860:	mov	w10, #0x0                   	// #0
  404864:	strb	w10, [x8]
  404868:	ldr	w8, [sp, #12]
  40486c:	add	w8, w8, #0x1
  404870:	str	w8, [sp, #12]
  404874:	b	404848 <feof@plt+0x3278>
  404878:	add	sp, sp, #0x20
  40487c:	ret
  404880:	sub	sp, sp, #0x20
  404884:	stp	x29, x30, [sp, #16]
  404888:	add	x29, sp, #0x10
  40488c:	str	x0, [sp, #8]
  404890:	ldr	x0, [sp, #8]
  404894:	bl	404834 <feof@plt+0x3264>
  404898:	ldp	x29, x30, [sp, #16]
  40489c:	add	sp, sp, #0x20
  4048a0:	ret
  4048a4:	sub	sp, sp, #0x30
  4048a8:	stp	x29, x30, [sp, #32]
  4048ac:	add	x29, sp, #0x20
  4048b0:	stur	x0, [x29, #-8]
  4048b4:	str	x1, [sp, #16]
  4048b8:	ldur	x8, [x29, #-8]
  4048bc:	mov	x0, x8
  4048c0:	str	x8, [sp, #8]
  4048c4:	bl	404834 <feof@plt+0x3264>
  4048c8:	ldr	x8, [sp, #16]
  4048cc:	ldrb	w9, [x8]
  4048d0:	cbz	w9, 4048fc <feof@plt+0x332c>
  4048d4:	ldr	x8, [sp, #16]
  4048d8:	add	x9, x8, #0x1
  4048dc:	str	x9, [sp, #16]
  4048e0:	ldrb	w10, [x8]
  4048e4:	mov	w8, w10
  4048e8:	ldr	x9, [sp, #8]
  4048ec:	add	x8, x9, x8
  4048f0:	mov	w10, #0x1                   	// #1
  4048f4:	strb	w10, [x8]
  4048f8:	b	4048c8 <feof@plt+0x32f8>
  4048fc:	ldp	x29, x30, [sp, #32]
  404900:	add	sp, sp, #0x30
  404904:	ret
  404908:	sub	sp, sp, #0x30
  40490c:	stp	x29, x30, [sp, #32]
  404910:	add	x29, sp, #0x20
  404914:	stur	x0, [x29, #-8]
  404918:	str	x1, [sp, #16]
  40491c:	ldur	x8, [x29, #-8]
  404920:	mov	x0, x8
  404924:	str	x8, [sp, #8]
  404928:	bl	404834 <feof@plt+0x3264>
  40492c:	ldr	x8, [sp, #16]
  404930:	ldrb	w9, [x8]
  404934:	cbz	w9, 404960 <feof@plt+0x3390>
  404938:	ldr	x8, [sp, #16]
  40493c:	add	x9, x8, #0x1
  404940:	str	x9, [sp, #16]
  404944:	ldrb	w10, [x8]
  404948:	mov	w8, w10
  40494c:	ldr	x9, [sp, #8]
  404950:	add	x8, x9, x8
  404954:	mov	w10, #0x1                   	// #1
  404958:	strb	w10, [x8]
  40495c:	b	40492c <feof@plt+0x335c>
  404960:	ldp	x29, x30, [sp, #32]
  404964:	add	sp, sp, #0x30
  404968:	ret
  40496c:	sub	sp, sp, #0x10
  404970:	str	x0, [sp, #8]
  404974:	str	w1, [sp, #4]
  404978:	add	sp, sp, #0x10
  40497c:	ret
  404980:	sub	sp, sp, #0x20
  404984:	str	x0, [sp, #24]
  404988:	str	x1, [sp, #16]
  40498c:	ldr	x8, [sp, #24]
  404990:	str	wzr, [sp, #12]
  404994:	str	x8, [sp]
  404998:	ldr	w8, [sp, #12]
  40499c:	cmp	w8, #0xff
  4049a0:	b.gt	4049dc <feof@plt+0x340c>
  4049a4:	ldr	x8, [sp, #16]
  4049a8:	ldrsw	x9, [sp, #12]
  4049ac:	add	x8, x8, x9
  4049b0:	ldrb	w10, [x8]
  4049b4:	cbz	w10, 4049cc <feof@plt+0x33fc>
  4049b8:	ldrsw	x8, [sp, #12]
  4049bc:	ldr	x9, [sp]
  4049c0:	add	x8, x9, x8
  4049c4:	mov	w10, #0x1                   	// #1
  4049c8:	strb	w10, [x8]
  4049cc:	ldr	w8, [sp, #12]
  4049d0:	add	w8, w8, #0x1
  4049d4:	str	w8, [sp, #12]
  4049d8:	b	404998 <feof@plt+0x33c8>
  4049dc:	ldr	x0, [sp]
  4049e0:	add	sp, sp, #0x20
  4049e4:	ret
  4049e8:	sub	sp, sp, #0x50
  4049ec:	stp	x29, x30, [sp, #64]
  4049f0:	add	x29, sp, #0x40
  4049f4:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  4049f8:	add	x8, x8, #0xdc0
  4049fc:	stur	x0, [x29, #-8]
  404a00:	ldr	w9, [x8]
  404a04:	cbz	w9, 404a0c <feof@plt+0x343c>
  404a08:	b	404d28 <feof@plt+0x3758>
  404a0c:	mov	w8, #0x1                   	// #1
  404a10:	adrp	x9, 419000 <_ZdlPvm@@Base+0x12064>
  404a14:	add	x9, x9, #0xdc0
  404a18:	str	w8, [x9]
  404a1c:	stur	wzr, [x29, #-12]
  404a20:	ldur	w8, [x29, #-12]
  404a24:	cmp	w8, #0xff
  404a28:	b.gt	404d28 <feof@plt+0x3758>
  404a2c:	ldur	w8, [x29, #-12]
  404a30:	and	w8, w8, #0xffffff80
  404a34:	mov	w9, #0x0                   	// #0
  404a38:	stur	w9, [x29, #-16]
  404a3c:	cbnz	w8, 404a54 <feof@plt+0x3484>
  404a40:	ldur	w0, [x29, #-12]
  404a44:	bl	401490 <isalpha@plt>
  404a48:	cmp	w0, #0x0
  404a4c:	cset	w8, ne  // ne = any
  404a50:	stur	w8, [x29, #-16]
  404a54:	ldur	w8, [x29, #-16]
  404a58:	and	w8, w8, #0x1
  404a5c:	ldursw	x9, [x29, #-12]
  404a60:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  404a64:	add	x10, x10, #0x2bd
  404a68:	add	x9, x10, x9
  404a6c:	strb	w8, [x9]
  404a70:	ldur	w8, [x29, #-12]
  404a74:	and	w8, w8, #0xffffff80
  404a78:	mov	w11, #0x0                   	// #0
  404a7c:	stur	w11, [x29, #-20]
  404a80:	cbnz	w8, 404a98 <feof@plt+0x34c8>
  404a84:	ldur	w0, [x29, #-12]
  404a88:	bl	401450 <isupper@plt>
  404a8c:	cmp	w0, #0x0
  404a90:	cset	w8, ne  // ne = any
  404a94:	stur	w8, [x29, #-20]
  404a98:	ldur	w8, [x29, #-20]
  404a9c:	and	w8, w8, #0x1
  404aa0:	ldursw	x9, [x29, #-12]
  404aa4:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  404aa8:	add	x10, x10, #0x3bd
  404aac:	add	x9, x10, x9
  404ab0:	strb	w8, [x9]
  404ab4:	ldur	w8, [x29, #-12]
  404ab8:	and	w8, w8, #0xffffff80
  404abc:	mov	w11, #0x0                   	// #0
  404ac0:	stur	w11, [x29, #-24]
  404ac4:	cbnz	w8, 404adc <feof@plt+0x350c>
  404ac8:	ldur	w0, [x29, #-12]
  404acc:	bl	401320 <islower@plt>
  404ad0:	cmp	w0, #0x0
  404ad4:	cset	w8, ne  // ne = any
  404ad8:	stur	w8, [x29, #-24]
  404adc:	ldur	w8, [x29, #-24]
  404ae0:	and	w8, w8, #0x1
  404ae4:	ldursw	x9, [x29, #-12]
  404ae8:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  404aec:	add	x10, x10, #0x4bd
  404af0:	add	x9, x10, x9
  404af4:	strb	w8, [x9]
  404af8:	ldur	w8, [x29, #-12]
  404afc:	and	w8, w8, #0xffffff80
  404b00:	mov	w11, #0x0                   	// #0
  404b04:	stur	w11, [x29, #-28]
  404b08:	cbnz	w8, 404b20 <feof@plt+0x3550>
  404b0c:	ldur	w0, [x29, #-12]
  404b10:	bl	401500 <isdigit@plt>
  404b14:	cmp	w0, #0x0
  404b18:	cset	w8, ne  // ne = any
  404b1c:	stur	w8, [x29, #-28]
  404b20:	ldur	w8, [x29, #-28]
  404b24:	and	w8, w8, #0x1
  404b28:	ldursw	x9, [x29, #-12]
  404b2c:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  404b30:	add	x10, x10, #0x5bd
  404b34:	add	x9, x10, x9
  404b38:	strb	w8, [x9]
  404b3c:	ldur	w8, [x29, #-12]
  404b40:	and	w8, w8, #0xffffff80
  404b44:	mov	w11, #0x0                   	// #0
  404b48:	str	w11, [sp, #32]
  404b4c:	cbnz	w8, 404b64 <feof@plt+0x3594>
  404b50:	ldur	w0, [x29, #-12]
  404b54:	bl	4013e0 <isxdigit@plt>
  404b58:	cmp	w0, #0x0
  404b5c:	cset	w8, ne  // ne = any
  404b60:	str	w8, [sp, #32]
  404b64:	ldr	w8, [sp, #32]
  404b68:	and	w8, w8, #0x1
  404b6c:	ldursw	x9, [x29, #-12]
  404b70:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  404b74:	add	x10, x10, #0x6bd
  404b78:	add	x9, x10, x9
  404b7c:	strb	w8, [x9]
  404b80:	ldur	w8, [x29, #-12]
  404b84:	and	w8, w8, #0xffffff80
  404b88:	mov	w11, #0x0                   	// #0
  404b8c:	str	w11, [sp, #28]
  404b90:	cbnz	w8, 404ba8 <feof@plt+0x35d8>
  404b94:	ldur	w0, [x29, #-12]
  404b98:	bl	401340 <isspace@plt>
  404b9c:	cmp	w0, #0x0
  404ba0:	cset	w8, ne  // ne = any
  404ba4:	str	w8, [sp, #28]
  404ba8:	ldr	w8, [sp, #28]
  404bac:	and	w8, w8, #0x1
  404bb0:	ldursw	x9, [x29, #-12]
  404bb4:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  404bb8:	add	x10, x10, #0x7bd
  404bbc:	add	x9, x10, x9
  404bc0:	strb	w8, [x9]
  404bc4:	ldur	w8, [x29, #-12]
  404bc8:	and	w8, w8, #0xffffff80
  404bcc:	mov	w11, #0x0                   	// #0
  404bd0:	str	w11, [sp, #24]
  404bd4:	cbnz	w8, 404bec <feof@plt+0x361c>
  404bd8:	ldur	w0, [x29, #-12]
  404bdc:	bl	401530 <ispunct@plt>
  404be0:	cmp	w0, #0x0
  404be4:	cset	w8, ne  // ne = any
  404be8:	str	w8, [sp, #24]
  404bec:	ldr	w8, [sp, #24]
  404bf0:	and	w8, w8, #0x1
  404bf4:	ldursw	x9, [x29, #-12]
  404bf8:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  404bfc:	add	x10, x10, #0x8bd
  404c00:	add	x9, x10, x9
  404c04:	strb	w8, [x9]
  404c08:	ldur	w8, [x29, #-12]
  404c0c:	and	w8, w8, #0xffffff80
  404c10:	mov	w11, #0x0                   	// #0
  404c14:	str	w11, [sp, #20]
  404c18:	cbnz	w8, 404c30 <feof@plt+0x3660>
  404c1c:	ldur	w0, [x29, #-12]
  404c20:	bl	4012e0 <isalnum@plt>
  404c24:	cmp	w0, #0x0
  404c28:	cset	w8, ne  // ne = any
  404c2c:	str	w8, [sp, #20]
  404c30:	ldr	w8, [sp, #20]
  404c34:	and	w8, w8, #0x1
  404c38:	ldursw	x9, [x29, #-12]
  404c3c:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  404c40:	add	x10, x10, #0x9bd
  404c44:	add	x9, x10, x9
  404c48:	strb	w8, [x9]
  404c4c:	ldur	w8, [x29, #-12]
  404c50:	and	w8, w8, #0xffffff80
  404c54:	mov	w11, #0x0                   	// #0
  404c58:	str	w11, [sp, #16]
  404c5c:	cbnz	w8, 404c74 <feof@plt+0x36a4>
  404c60:	ldur	w0, [x29, #-12]
  404c64:	bl	401440 <isprint@plt>
  404c68:	cmp	w0, #0x0
  404c6c:	cset	w8, ne  // ne = any
  404c70:	str	w8, [sp, #16]
  404c74:	ldr	w8, [sp, #16]
  404c78:	and	w8, w8, #0x1
  404c7c:	ldursw	x9, [x29, #-12]
  404c80:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  404c84:	add	x10, x10, #0xabd
  404c88:	add	x9, x10, x9
  404c8c:	strb	w8, [x9]
  404c90:	ldur	w8, [x29, #-12]
  404c94:	and	w8, w8, #0xffffff80
  404c98:	mov	w11, #0x0                   	// #0
  404c9c:	str	w11, [sp, #12]
  404ca0:	cbnz	w8, 404cb8 <feof@plt+0x36e8>
  404ca4:	ldur	w0, [x29, #-12]
  404ca8:	bl	401410 <isgraph@plt>
  404cac:	cmp	w0, #0x0
  404cb0:	cset	w8, ne  // ne = any
  404cb4:	str	w8, [sp, #12]
  404cb8:	ldr	w8, [sp, #12]
  404cbc:	and	w8, w8, #0x1
  404cc0:	ldursw	x9, [x29, #-12]
  404cc4:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  404cc8:	add	x10, x10, #0xbbd
  404ccc:	add	x9, x10, x9
  404cd0:	strb	w8, [x9]
  404cd4:	ldur	w8, [x29, #-12]
  404cd8:	and	w8, w8, #0xffffff80
  404cdc:	mov	w11, #0x0                   	// #0
  404ce0:	str	w11, [sp, #8]
  404ce4:	cbnz	w8, 404cfc <feof@plt+0x372c>
  404ce8:	ldur	w0, [x29, #-12]
  404cec:	bl	401540 <iscntrl@plt>
  404cf0:	cmp	w0, #0x0
  404cf4:	cset	w8, ne  // ne = any
  404cf8:	str	w8, [sp, #8]
  404cfc:	ldr	w8, [sp, #8]
  404d00:	and	w8, w8, #0x1
  404d04:	ldursw	x9, [x29, #-12]
  404d08:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  404d0c:	add	x10, x10, #0xcbd
  404d10:	add	x9, x10, x9
  404d14:	strb	w8, [x9]
  404d18:	ldur	w8, [x29, #-12]
  404d1c:	add	w8, w8, #0x1
  404d20:	stur	w8, [x29, #-12]
  404d24:	b	404a20 <feof@plt+0x3450>
  404d28:	ldp	x29, x30, [sp, #64]
  404d2c:	add	sp, sp, #0x50
  404d30:	ret
  404d34:	sub	sp, sp, #0x20
  404d38:	mov	w8, #0x1                   	// #1
  404d3c:	str	x0, [sp, #24]
  404d40:	str	x1, [sp, #16]
  404d44:	ldr	x9, [sp, #24]
  404d48:	str	w8, [x9]
  404d4c:	ldr	x10, [sp, #16]
  404d50:	str	x9, [sp, #8]
  404d54:	cbz	x10, 404d64 <feof@plt+0x3794>
  404d58:	ldr	x8, [sp, #16]
  404d5c:	str	x8, [sp]
  404d60:	b	404d70 <feof@plt+0x37a0>
  404d64:	adrp	x8, 407000 <_ZdlPvm@@Base+0x64>
  404d68:	add	x8, x8, #0x4ac
  404d6c:	str	x8, [sp]
  404d70:	ldr	x8, [sp]
  404d74:	ldr	x9, [sp, #8]
  404d78:	str	x8, [x9, #8]
  404d7c:	add	sp, sp, #0x20
  404d80:	ret
  404d84:	sub	sp, sp, #0x10
  404d88:	str	x0, [sp, #8]
  404d8c:	ldr	x8, [sp, #8]
  404d90:	str	wzr, [x8]
  404d94:	add	sp, sp, #0x10
  404d98:	ret
  404d9c:	sub	sp, sp, #0x10
  404da0:	mov	w8, #0x3                   	// #3
  404da4:	str	x0, [sp, #8]
  404da8:	str	w1, [sp, #4]
  404dac:	ldr	x9, [sp, #8]
  404db0:	str	w8, [x9]
  404db4:	ldr	w8, [sp, #4]
  404db8:	str	w8, [x9, #8]
  404dbc:	add	sp, sp, #0x10
  404dc0:	ret
  404dc4:	sub	sp, sp, #0x10
  404dc8:	mov	w8, #0x4                   	// #4
  404dcc:	str	x0, [sp, #8]
  404dd0:	str	w1, [sp, #4]
  404dd4:	ldr	x9, [sp, #8]
  404dd8:	str	w8, [x9]
  404ddc:	ldr	w8, [sp, #4]
  404de0:	str	w8, [x9, #8]
  404de4:	add	sp, sp, #0x10
  404de8:	ret
  404dec:	sub	sp, sp, #0x10
  404df0:	mov	w8, #0x2                   	// #2
  404df4:	str	x0, [sp, #8]
  404df8:	strb	w1, [sp, #7]
  404dfc:	ldr	x9, [sp, #8]
  404e00:	str	w8, [x9]
  404e04:	ldrb	w8, [sp, #7]
  404e08:	strb	w8, [x9, #8]
  404e0c:	add	sp, sp, #0x10
  404e10:	ret
  404e14:	sub	sp, sp, #0x10
  404e18:	mov	w8, #0x2                   	// #2
  404e1c:	str	x0, [sp, #8]
  404e20:	strb	w1, [sp, #7]
  404e24:	ldr	x9, [sp, #8]
  404e28:	str	w8, [x9]
  404e2c:	ldrb	w8, [sp, #7]
  404e30:	strb	w8, [x9, #8]
  404e34:	add	sp, sp, #0x10
  404e38:	ret
  404e3c:	sub	sp, sp, #0x10
  404e40:	mov	w8, #0x5                   	// #5
  404e44:	str	x0, [sp, #8]
  404e48:	str	d0, [sp]
  404e4c:	ldr	x9, [sp, #8]
  404e50:	str	w8, [x9]
  404e54:	ldr	x10, [sp]
  404e58:	str	x10, [x9, #8]
  404e5c:	add	sp, sp, #0x10
  404e60:	ret
  404e64:	sub	sp, sp, #0x10
  404e68:	str	x0, [sp, #8]
  404e6c:	ldr	x8, [sp, #8]
  404e70:	ldr	w9, [x8]
  404e74:	cmp	w9, #0x0
  404e78:	cset	w9, eq  // eq = none
  404e7c:	and	w0, w9, #0x1
  404e80:	add	sp, sp, #0x10
  404e84:	ret
  404e88:	sub	sp, sp, #0x30
  404e8c:	stp	x29, x30, [sp, #32]
  404e90:	add	x29, sp, #0x20
  404e94:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  404e98:	add	x8, x8, #0x2b0
  404e9c:	stur	x0, [x29, #-8]
  404ea0:	ldur	x9, [x29, #-8]
  404ea4:	ldr	w10, [x9]
  404ea8:	subs	w10, w10, #0x0
  404eac:	mov	w11, w10
  404eb0:	ubfx	x11, x11, #0, #32
  404eb4:	cmp	x11, #0x5
  404eb8:	str	x8, [sp, #16]
  404ebc:	str	x9, [sp, #8]
  404ec0:	str	x11, [sp]
  404ec4:	b.hi	404f68 <feof@plt+0x3998>  // b.pmore
  404ec8:	adrp	x8, 407000 <_ZdlPvm@@Base+0x64>
  404ecc:	add	x8, x8, #0x458
  404ed0:	ldr	x11, [sp]
  404ed4:	ldrsw	x10, [x8, x11, lsl #2]
  404ed8:	add	x9, x8, x10
  404edc:	br	x9
  404ee0:	ldr	x8, [sp, #8]
  404ee4:	ldr	w0, [x8, #8]
  404ee8:	bl	406d50 <feof@plt+0x5780>
  404eec:	ldr	x8, [sp, #16]
  404ef0:	ldr	x1, [x8]
  404ef4:	bl	4012b0 <fputs@plt>
  404ef8:	b	404f68 <feof@plt+0x3998>
  404efc:	ldr	x8, [sp, #8]
  404f00:	ldr	w0, [x8, #8]
  404f04:	bl	406e34 <feof@plt+0x5864>
  404f08:	ldr	x8, [sp, #16]
  404f0c:	ldr	x1, [x8]
  404f10:	bl	4012b0 <fputs@plt>
  404f14:	b	404f68 <feof@plt+0x3998>
  404f18:	ldr	x8, [sp, #8]
  404f1c:	ldrb	w0, [x8, #8]
  404f20:	ldr	x9, [sp, #16]
  404f24:	ldr	x1, [x9]
  404f28:	bl	401310 <putc@plt>
  404f2c:	b	404f68 <feof@plt+0x3998>
  404f30:	ldr	x8, [sp, #8]
  404f34:	ldr	x0, [x8, #8]
  404f38:	ldr	x9, [sp, #16]
  404f3c:	ldr	x1, [x9]
  404f40:	bl	4012b0 <fputs@plt>
  404f44:	b	404f68 <feof@plt+0x3998>
  404f48:	ldr	x8, [sp, #16]
  404f4c:	ldr	x0, [x8]
  404f50:	ldr	x9, [sp, #8]
  404f54:	ldr	d0, [x9, #8]
  404f58:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  404f5c:	add	x1, x1, #0x4b3
  404f60:	bl	401300 <fprintf@plt>
  404f64:	b	404f68 <feof@plt+0x3998>
  404f68:	ldp	x29, x30, [sp, #32]
  404f6c:	add	sp, sp, #0x30
  404f70:	ret
  404f74:	sub	sp, sp, #0x50
  404f78:	stp	x29, x30, [sp, #64]
  404f7c:	add	x29, sp, #0x40
  404f80:	mov	w8, #0x62                  	// #98
  404f84:	adrp	x9, 407000 <_ZdlPvm@@Base+0x64>
  404f88:	add	x9, x9, #0x4b6
  404f8c:	stur	x0, [x29, #-8]
  404f90:	stur	x1, [x29, #-16]
  404f94:	stur	x2, [x29, #-24]
  404f98:	str	x3, [sp, #32]
  404f9c:	ldur	x10, [x29, #-8]
  404fa0:	cmp	x10, #0x0
  404fa4:	cset	w11, ne  // ne = any
  404fa8:	and	w0, w11, #0x1
  404fac:	mov	w1, w8
  404fb0:	mov	x2, x9
  404fb4:	str	x9, [sp, #16]
  404fb8:	bl	404714 <feof@plt+0x3144>
  404fbc:	ldur	x8, [x29, #-8]
  404fc0:	add	x9, x8, #0x1
  404fc4:	stur	x9, [x29, #-8]
  404fc8:	ldrb	w10, [x8]
  404fcc:	strb	w10, [sp, #31]
  404fd0:	cbz	w10, 405100 <feof@plt+0x3b30>
  404fd4:	ldrb	w8, [sp, #31]
  404fd8:	cmp	w8, #0x25
  404fdc:	b.ne	4050e8 <feof@plt+0x3b18>  // b.any
  404fe0:	ldur	x8, [x29, #-8]
  404fe4:	add	x9, x8, #0x1
  404fe8:	stur	x9, [x29, #-8]
  404fec:	ldrb	w10, [x8]
  404ff0:	strb	w10, [sp, #31]
  404ff4:	ldrb	w10, [sp, #31]
  404ff8:	subs	w10, w10, #0x25
  404ffc:	mov	w8, w10
  405000:	ubfx	x8, x8, #0, #32
  405004:	cmp	x8, #0xe
  405008:	str	x8, [sp, #8]
  40500c:	b.hi	4050d0 <feof@plt+0x3b00>  // b.pmore
  405010:	adrp	x8, 407000 <_ZdlPvm@@Base+0x64>
  405014:	add	x8, x8, #0x470
  405018:	ldr	x11, [sp, #8]
  40501c:	ldrsw	x10, [x8, x11, lsl #2]
  405020:	add	x9, x8, x10
  405024:	br	x9
  405028:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  40502c:	add	x8, x8, #0x2b0
  405030:	ldr	x1, [x8]
  405034:	mov	w0, #0x25                  	// #37
  405038:	bl	401460 <fputc@plt>
  40503c:	b	4050e4 <feof@plt+0x3b14>
  405040:	ldur	x0, [x29, #-16]
  405044:	bl	404e64 <feof@plt+0x3894>
  405048:	cmp	w0, #0x0
  40504c:	cset	w8, ne  // ne = any
  405050:	eor	w8, w8, #0x1
  405054:	and	w0, w8, #0x1
  405058:	mov	w1, #0x6c                  	// #108
  40505c:	ldr	x2, [sp, #16]
  405060:	bl	404714 <feof@plt+0x3144>
  405064:	ldur	x0, [x29, #-16]
  405068:	bl	404e88 <feof@plt+0x38b8>
  40506c:	b	4050e4 <feof@plt+0x3b14>
  405070:	ldur	x0, [x29, #-24]
  405074:	bl	404e64 <feof@plt+0x3894>
  405078:	cmp	w0, #0x0
  40507c:	cset	w8, ne  // ne = any
  405080:	eor	w8, w8, #0x1
  405084:	and	w0, w8, #0x1
  405088:	mov	w1, #0x70                  	// #112
  40508c:	ldr	x2, [sp, #16]
  405090:	bl	404714 <feof@plt+0x3144>
  405094:	ldur	x0, [x29, #-24]
  405098:	bl	404e88 <feof@plt+0x38b8>
  40509c:	b	4050e4 <feof@plt+0x3b14>
  4050a0:	ldr	x0, [sp, #32]
  4050a4:	bl	404e64 <feof@plt+0x3894>
  4050a8:	cmp	w0, #0x0
  4050ac:	cset	w8, ne  // ne = any
  4050b0:	eor	w8, w8, #0x1
  4050b4:	and	w0, w8, #0x1
  4050b8:	mov	w1, #0x74                  	// #116
  4050bc:	ldr	x2, [sp, #16]
  4050c0:	bl	404714 <feof@plt+0x3144>
  4050c4:	ldr	x0, [sp, #32]
  4050c8:	bl	404e88 <feof@plt+0x38b8>
  4050cc:	b	4050e4 <feof@plt+0x3b14>
  4050d0:	mov	w8, wzr
  4050d4:	mov	w0, w8
  4050d8:	mov	w1, #0x78                  	// #120
  4050dc:	ldr	x2, [sp, #16]
  4050e0:	bl	404714 <feof@plt+0x3144>
  4050e4:	b	4050fc <feof@plt+0x3b2c>
  4050e8:	ldrb	w0, [sp, #31]
  4050ec:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  4050f0:	add	x8, x8, #0x2b0
  4050f4:	ldr	x1, [x8]
  4050f8:	bl	401310 <putc@plt>
  4050fc:	b	404fbc <feof@plt+0x39ec>
  405100:	ldp	x29, x30, [sp, #64]
  405104:	add	sp, sp, #0x50
  405108:	ret
  40510c:	sub	sp, sp, #0x30
  405110:	stp	x29, x30, [sp, #32]
  405114:	add	x29, sp, #0x20
  405118:	mov	w8, #0x1                   	// #1
  40511c:	stur	x0, [x29, #-8]
  405120:	str	x1, [sp, #16]
  405124:	str	x2, [sp, #8]
  405128:	str	x3, [sp]
  40512c:	ldur	x1, [x29, #-8]
  405130:	ldr	x2, [sp, #16]
  405134:	ldr	x3, [sp, #8]
  405138:	ldr	x4, [sp]
  40513c:	mov	w0, w8
  405140:	bl	405150 <feof@plt+0x3b80>
  405144:	ldp	x29, x30, [sp, #32]
  405148:	add	sp, sp, #0x30
  40514c:	ret
  405150:	sub	sp, sp, #0x40
  405154:	stp	x29, x30, [sp, #48]
  405158:	add	x29, sp, #0x30
  40515c:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  405160:	add	x8, x8, #0xdd8
  405164:	adrp	x9, 419000 <_ZdlPvm@@Base+0x12064>
  405168:	add	x9, x9, #0xde0
  40516c:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  405170:	add	x10, x10, #0xe4c
  405174:	stur	w0, [x29, #-4]
  405178:	stur	x1, [x29, #-16]
  40517c:	str	x2, [sp, #24]
  405180:	str	x3, [sp, #16]
  405184:	str	x4, [sp, #8]
  405188:	ldr	x0, [x8]
  40518c:	ldr	x1, [x9]
  405190:	ldr	w2, [x10]
  405194:	ldur	w3, [x29, #-4]
  405198:	ldur	x4, [x29, #-16]
  40519c:	ldr	x5, [sp, #24]
  4051a0:	ldr	x6, [sp, #16]
  4051a4:	ldr	x7, [sp, #8]
  4051a8:	bl	40529c <feof@plt+0x3ccc>
  4051ac:	ldp	x29, x30, [sp, #48]
  4051b0:	add	sp, sp, #0x40
  4051b4:	ret
  4051b8:	sub	sp, sp, #0x30
  4051bc:	stp	x29, x30, [sp, #32]
  4051c0:	add	x29, sp, #0x20
  4051c4:	mov	w8, wzr
  4051c8:	stur	x0, [x29, #-8]
  4051cc:	str	x1, [sp, #16]
  4051d0:	str	x2, [sp, #8]
  4051d4:	str	x3, [sp]
  4051d8:	ldur	x1, [x29, #-8]
  4051dc:	ldr	x2, [sp, #16]
  4051e0:	ldr	x3, [sp, #8]
  4051e4:	ldr	x4, [sp]
  4051e8:	mov	w0, w8
  4051ec:	bl	405150 <feof@plt+0x3b80>
  4051f0:	ldp	x29, x30, [sp, #32]
  4051f4:	add	sp, sp, #0x30
  4051f8:	ret
  4051fc:	sub	sp, sp, #0x30
  405200:	stp	x29, x30, [sp, #32]
  405204:	add	x29, sp, #0x20
  405208:	mov	w8, #0x2                   	// #2
  40520c:	stur	x0, [x29, #-8]
  405210:	str	x1, [sp, #16]
  405214:	str	x2, [sp, #8]
  405218:	str	x3, [sp]
  40521c:	ldur	x1, [x29, #-8]
  405220:	ldr	x2, [sp, #16]
  405224:	ldr	x3, [sp, #8]
  405228:	ldr	x4, [sp]
  40522c:	mov	w0, w8
  405230:	bl	405150 <feof@plt+0x3b80>
  405234:	ldp	x29, x30, [sp, #32]
  405238:	add	sp, sp, #0x30
  40523c:	ret
  405240:	sub	sp, sp, #0x40
  405244:	stp	x29, x30, [sp, #48]
  405248:	add	x29, sp, #0x30
  40524c:	mov	x8, xzr
  405250:	mov	w9, #0x1                   	// #1
  405254:	stur	x0, [x29, #-8]
  405258:	stur	w1, [x29, #-12]
  40525c:	str	x2, [sp, #24]
  405260:	str	x3, [sp, #16]
  405264:	str	x4, [sp, #8]
  405268:	str	x5, [sp]
  40526c:	ldur	x0, [x29, #-8]
  405270:	ldur	w2, [x29, #-12]
  405274:	ldr	x4, [sp, #24]
  405278:	ldr	x5, [sp, #16]
  40527c:	ldr	x6, [sp, #8]
  405280:	ldr	x7, [sp]
  405284:	mov	x1, x8
  405288:	mov	w3, w9
  40528c:	bl	40529c <feof@plt+0x3ccc>
  405290:	ldp	x29, x30, [sp, #48]
  405294:	add	sp, sp, #0x40
  405298:	ret
  40529c:	sub	sp, sp, #0x60
  4052a0:	stp	x29, x30, [sp, #80]
  4052a4:	add	x29, sp, #0x50
  4052a8:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  4052ac:	add	x8, x8, #0xe50
  4052b0:	adrp	x9, 419000 <_ZdlPvm@@Base+0x12064>
  4052b4:	add	x9, x9, #0x2b0
  4052b8:	stur	x0, [x29, #-8]
  4052bc:	stur	x1, [x29, #-16]
  4052c0:	stur	w2, [x29, #-20]
  4052c4:	stur	w3, [x29, #-24]
  4052c8:	stur	x4, [x29, #-32]
  4052cc:	str	x5, [sp, #40]
  4052d0:	str	x6, [sp, #32]
  4052d4:	str	x7, [sp, #24]
  4052d8:	str	wzr, [sp, #20]
  4052dc:	ldr	x8, [x8]
  4052e0:	str	x9, [sp, #8]
  4052e4:	cbz	x8, 405310 <feof@plt+0x3d40>
  4052e8:	ldr	x8, [sp, #8]
  4052ec:	ldr	x0, [x8]
  4052f0:	adrp	x9, 419000 <_ZdlPvm@@Base+0x12064>
  4052f4:	add	x9, x9, #0xe50
  4052f8:	ldr	x2, [x9]
  4052fc:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  405300:	add	x1, x1, #0x4d3
  405304:	bl	401300 <fprintf@plt>
  405308:	mov	w10, #0x1                   	// #1
  40530c:	str	w10, [sp, #20]
  405310:	ldur	w8, [x29, #-20]
  405314:	cmp	w8, #0x0
  405318:	cset	w8, lt  // lt = tstop
  40531c:	tbnz	w8, #0, 405398 <feof@plt+0x3dc8>
  405320:	ldur	x8, [x29, #-8]
  405324:	cbz	x8, 405398 <feof@plt+0x3dc8>
  405328:	ldur	x0, [x29, #-8]
  40532c:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  405330:	add	x1, x1, #0x362
  405334:	bl	4014e0 <strcmp@plt>
  405338:	cbnz	w0, 405348 <feof@plt+0x3d78>
  40533c:	adrp	x8, 407000 <_ZdlPvm@@Base+0x64>
  405340:	add	x8, x8, #0x4d7
  405344:	stur	x8, [x29, #-8]
  405348:	ldur	x8, [x29, #-16]
  40534c:	cbz	x8, 405374 <feof@plt+0x3da4>
  405350:	ldr	x8, [sp, #8]
  405354:	ldr	x0, [x8]
  405358:	ldur	x2, [x29, #-8]
  40535c:	ldur	x3, [x29, #-16]
  405360:	ldur	w4, [x29, #-20]
  405364:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  405368:	add	x1, x1, #0x4e8
  40536c:	bl	401300 <fprintf@plt>
  405370:	b	405390 <feof@plt+0x3dc0>
  405374:	ldr	x8, [sp, #8]
  405378:	ldr	x0, [x8]
  40537c:	ldur	x2, [x29, #-8]
  405380:	ldur	w3, [x29, #-20]
  405384:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  405388:	add	x1, x1, #0x4f4
  40538c:	bl	401300 <fprintf@plt>
  405390:	mov	w8, #0x1                   	// #1
  405394:	str	w8, [sp, #20]
  405398:	ldr	w8, [sp, #20]
  40539c:	cbz	w8, 4053b4 <feof@plt+0x3de4>
  4053a0:	ldr	x8, [sp, #8]
  4053a4:	ldr	x1, [x8]
  4053a8:	mov	w0, #0x20                  	// #32
  4053ac:	bl	401460 <fputc@plt>
  4053b0:	str	wzr, [sp, #20]
  4053b4:	ldur	w8, [x29, #-24]
  4053b8:	str	w8, [sp, #4]
  4053bc:	cbz	w8, 405410 <feof@plt+0x3e40>
  4053c0:	b	4053c4 <feof@plt+0x3df4>
  4053c4:	ldr	w8, [sp, #4]
  4053c8:	cmp	w8, #0x1
  4053cc:	b.eq	40540c <feof@plt+0x3e3c>  // b.none
  4053d0:	b	4053d4 <feof@plt+0x3e04>
  4053d4:	ldr	w8, [sp, #4]
  4053d8:	cmp	w8, #0x2
  4053dc:	cset	w9, eq  // eq = none
  4053e0:	eor	w9, w9, #0x1
  4053e4:	tbnz	w9, #0, 40542c <feof@plt+0x3e5c>
  4053e8:	b	4053ec <feof@plt+0x3e1c>
  4053ec:	ldr	x8, [sp, #8]
  4053f0:	ldr	x1, [x8]
  4053f4:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  4053f8:	add	x0, x0, #0x4fb
  4053fc:	bl	4012b0 <fputs@plt>
  405400:	mov	w9, #0x1                   	// #1
  405404:	str	w9, [sp, #20]
  405408:	b	40542c <feof@plt+0x3e5c>
  40540c:	b	40542c <feof@plt+0x3e5c>
  405410:	ldr	x8, [sp, #8]
  405414:	ldr	x1, [x8]
  405418:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  40541c:	add	x0, x0, #0x508
  405420:	bl	4012b0 <fputs@plt>
  405424:	mov	w9, #0x1                   	// #1
  405428:	str	w9, [sp, #20]
  40542c:	ldr	w8, [sp, #20]
  405430:	cbz	w8, 405444 <feof@plt+0x3e74>
  405434:	ldr	x8, [sp, #8]
  405438:	ldr	x1, [x8]
  40543c:	mov	w0, #0x20                  	// #32
  405440:	bl	401460 <fputc@plt>
  405444:	ldur	x0, [x29, #-32]
  405448:	ldr	x1, [sp, #40]
  40544c:	ldr	x2, [sp, #32]
  405450:	ldr	x3, [sp, #24]
  405454:	bl	404f74 <feof@plt+0x39a4>
  405458:	ldr	x8, [sp, #8]
  40545c:	ldr	x1, [x8]
  405460:	mov	w0, #0xa                   	// #10
  405464:	bl	401460 <fputc@plt>
  405468:	ldr	x8, [sp, #8]
  40546c:	ldr	x9, [x8]
  405470:	mov	x0, x9
  405474:	bl	401480 <fflush@plt>
  405478:	ldur	w10, [x29, #-24]
  40547c:	cmp	w10, #0x2
  405480:	b.ne	405488 <feof@plt+0x3eb8>  // b.any
  405484:	bl	40554c <feof@plt+0x3f7c>
  405488:	ldp	x29, x30, [sp, #80]
  40548c:	add	sp, sp, #0x60
  405490:	ret
  405494:	sub	sp, sp, #0x40
  405498:	stp	x29, x30, [sp, #48]
  40549c:	add	x29, sp, #0x30
  4054a0:	mov	x8, xzr
  4054a4:	mov	w9, wzr
  4054a8:	stur	x0, [x29, #-8]
  4054ac:	stur	w1, [x29, #-12]
  4054b0:	str	x2, [sp, #24]
  4054b4:	str	x3, [sp, #16]
  4054b8:	str	x4, [sp, #8]
  4054bc:	str	x5, [sp]
  4054c0:	ldur	x0, [x29, #-8]
  4054c4:	ldur	w2, [x29, #-12]
  4054c8:	ldr	x4, [sp, #24]
  4054cc:	ldr	x5, [sp, #16]
  4054d0:	ldr	x6, [sp, #8]
  4054d4:	ldr	x7, [sp]
  4054d8:	mov	x1, x8
  4054dc:	mov	w3, w9
  4054e0:	bl	40529c <feof@plt+0x3ccc>
  4054e4:	ldp	x29, x30, [sp, #48]
  4054e8:	add	sp, sp, #0x40
  4054ec:	ret
  4054f0:	sub	sp, sp, #0x40
  4054f4:	stp	x29, x30, [sp, #48]
  4054f8:	add	x29, sp, #0x30
  4054fc:	mov	x8, xzr
  405500:	mov	w9, #0x2                   	// #2
  405504:	stur	x0, [x29, #-8]
  405508:	stur	w1, [x29, #-12]
  40550c:	str	x2, [sp, #24]
  405510:	str	x3, [sp, #16]
  405514:	str	x4, [sp, #8]
  405518:	str	x5, [sp]
  40551c:	ldur	x0, [x29, #-8]
  405520:	ldur	w2, [x29, #-12]
  405524:	ldr	x4, [sp, #24]
  405528:	ldr	x5, [sp, #16]
  40552c:	ldr	x6, [sp, #8]
  405530:	ldr	x7, [sp]
  405534:	mov	x1, x8
  405538:	mov	w3, w9
  40553c:	bl	40529c <feof@plt+0x3ccc>
  405540:	ldp	x29, x30, [sp, #48]
  405544:	add	sp, sp, #0x40
  405548:	ret
  40554c:	stp	x29, x30, [sp, #-16]!
  405550:	mov	x29, sp
  405554:	mov	w0, #0x3                   	// #3
  405558:	bl	401580 <exit@plt>
  40555c:	sub	sp, sp, #0xe0
  405560:	stp	x29, x30, [sp, #208]
  405564:	add	x29, sp, #0xd0
  405568:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  40556c:	add	x8, x8, #0x2b0
  405570:	stur	w0, [x29, #-8]
  405574:	stur	x1, [x29, #-16]
  405578:	stur	x2, [x29, #-24]
  40557c:	stur	x3, [x29, #-32]
  405580:	stur	x4, [x29, #-40]
  405584:	stur	w5, [x29, #-44]
  405588:	stur	w6, [x29, #-48]
  40558c:	stur	x7, [x29, #-56]
  405590:	ldur	x9, [x29, #-56]
  405594:	ldr	w10, [x9, #4]
  405598:	stur	w10, [x29, #-60]
  40559c:	ldur	x9, [x29, #-24]
  4055a0:	ldrb	w10, [x9]
  4055a4:	cmp	w10, #0x3a
  4055a8:	str	x8, [sp, #40]
  4055ac:	b.ne	4055b4 <feof@plt+0x3fe4>  // b.any
  4055b0:	stur	wzr, [x29, #-60]
  4055b4:	ldur	w8, [x29, #-8]
  4055b8:	cmp	w8, #0x1
  4055bc:	b.ge	4055cc <feof@plt+0x3ffc>  // b.tcont
  4055c0:	mov	w8, #0xffffffff            	// #-1
  4055c4:	stur	w8, [x29, #-4]
  4055c8:	b	406714 <feof@plt+0x5144>
  4055cc:	ldur	x8, [x29, #-56]
  4055d0:	mov	x9, xzr
  4055d4:	str	x9, [x8, #16]
  4055d8:	ldur	x8, [x29, #-56]
  4055dc:	ldr	w10, [x8]
  4055e0:	cbz	w10, 4055f0 <feof@plt+0x4020>
  4055e4:	ldur	x8, [x29, #-56]
  4055e8:	ldr	w9, [x8, #24]
  4055ec:	cbnz	w9, 405630 <feof@plt+0x4060>
  4055f0:	ldur	x8, [x29, #-56]
  4055f4:	ldr	w9, [x8]
  4055f8:	cbnz	w9, 405608 <feof@plt+0x4038>
  4055fc:	ldur	x8, [x29, #-56]
  405600:	mov	w9, #0x1                   	// #1
  405604:	str	w9, [x8]
  405608:	ldur	w0, [x29, #-8]
  40560c:	ldur	x1, [x29, #-16]
  405610:	ldur	x2, [x29, #-24]
  405614:	ldur	w3, [x29, #-48]
  405618:	ldur	x4, [x29, #-56]
  40561c:	bl	406724 <feof@plt+0x5154>
  405620:	stur	x0, [x29, #-24]
  405624:	ldur	x8, [x29, #-56]
  405628:	mov	w9, #0x1                   	// #1
  40562c:	str	w9, [x8, #24]
  405630:	ldur	x8, [x29, #-56]
  405634:	ldr	x8, [x8, #32]
  405638:	cbz	x8, 40564c <feof@plt+0x407c>
  40563c:	ldur	x8, [x29, #-56]
  405640:	ldr	x8, [x8, #32]
  405644:	ldrb	w9, [x8]
  405648:	cbnz	w9, 4059fc <feof@plt+0x442c>
  40564c:	ldur	x8, [x29, #-56]
  405650:	ldr	w9, [x8, #52]
  405654:	ldur	x8, [x29, #-56]
  405658:	ldr	w10, [x8]
  40565c:	cmp	w9, w10
  405660:	b.le	405674 <feof@plt+0x40a4>
  405664:	ldur	x8, [x29, #-56]
  405668:	ldr	w9, [x8]
  40566c:	ldur	x8, [x29, #-56]
  405670:	str	w9, [x8, #52]
  405674:	ldur	x8, [x29, #-56]
  405678:	ldr	w9, [x8, #48]
  40567c:	ldur	x8, [x29, #-56]
  405680:	ldr	w10, [x8]
  405684:	cmp	w9, w10
  405688:	b.le	40569c <feof@plt+0x40cc>
  40568c:	ldur	x8, [x29, #-56]
  405690:	ldr	w9, [x8]
  405694:	ldur	x8, [x29, #-56]
  405698:	str	w9, [x8, #48]
  40569c:	ldur	x8, [x29, #-56]
  4056a0:	ldr	w9, [x8, #40]
  4056a4:	cmp	w9, #0x1
  4056a8:	b.ne	4057c4 <feof@plt+0x41f4>  // b.any
  4056ac:	ldur	x8, [x29, #-56]
  4056b0:	ldr	w9, [x8, #48]
  4056b4:	ldur	x8, [x29, #-56]
  4056b8:	ldr	w10, [x8, #52]
  4056bc:	cmp	w9, w10
  4056c0:	b.eq	4056ec <feof@plt+0x411c>  // b.none
  4056c4:	ldur	x8, [x29, #-56]
  4056c8:	ldr	w9, [x8, #52]
  4056cc:	ldur	x8, [x29, #-56]
  4056d0:	ldr	w10, [x8]
  4056d4:	cmp	w9, w10
  4056d8:	b.eq	4056ec <feof@plt+0x411c>  // b.none
  4056dc:	ldur	x0, [x29, #-16]
  4056e0:	ldur	x1, [x29, #-56]
  4056e4:	bl	406834 <feof@plt+0x5264>
  4056e8:	b	405714 <feof@plt+0x4144>
  4056ec:	ldur	x8, [x29, #-56]
  4056f0:	ldr	w9, [x8, #52]
  4056f4:	ldur	x8, [x29, #-56]
  4056f8:	ldr	w10, [x8]
  4056fc:	cmp	w9, w10
  405700:	b.eq	405714 <feof@plt+0x4144>  // b.none
  405704:	ldur	x8, [x29, #-56]
  405708:	ldr	w9, [x8]
  40570c:	ldur	x8, [x29, #-56]
  405710:	str	w9, [x8, #48]
  405714:	ldur	x8, [x29, #-56]
  405718:	ldr	w9, [x8]
  40571c:	ldur	w10, [x29, #-8]
  405720:	mov	w11, #0x0                   	// #0
  405724:	cmp	w9, w10
  405728:	str	w11, [sp, #36]
  40572c:	b.ge	405794 <feof@plt+0x41c4>  // b.tcont
  405730:	ldur	x8, [x29, #-16]
  405734:	ldur	x9, [x29, #-56]
  405738:	ldrsw	x9, [x9]
  40573c:	mov	x10, #0x8                   	// #8
  405740:	mul	x9, x10, x9
  405744:	add	x8, x8, x9
  405748:	ldr	x8, [x8]
  40574c:	ldrb	w11, [x8]
  405750:	mov	w12, #0x1                   	// #1
  405754:	cmp	w11, #0x2d
  405758:	str	w12, [sp, #32]
  40575c:	b.ne	40578c <feof@plt+0x41bc>  // b.any
  405760:	ldur	x8, [x29, #-16]
  405764:	ldur	x9, [x29, #-56]
  405768:	ldrsw	x9, [x9]
  40576c:	mov	x10, #0x8                   	// #8
  405770:	mul	x9, x10, x9
  405774:	add	x8, x8, x9
  405778:	ldr	x8, [x8]
  40577c:	ldrb	w11, [x8, #1]
  405780:	cmp	w11, #0x0
  405784:	cset	w11, eq  // eq = none
  405788:	str	w11, [sp, #32]
  40578c:	ldr	w8, [sp, #32]
  405790:	str	w8, [sp, #36]
  405794:	ldr	w8, [sp, #36]
  405798:	tbnz	w8, #0, 4057a0 <feof@plt+0x41d0>
  40579c:	b	4057b4 <feof@plt+0x41e4>
  4057a0:	ldur	x8, [x29, #-56]
  4057a4:	ldr	w9, [x8]
  4057a8:	add	w9, w9, #0x1
  4057ac:	str	w9, [x8]
  4057b0:	b	405714 <feof@plt+0x4144>
  4057b4:	ldur	x8, [x29, #-56]
  4057b8:	ldr	w9, [x8]
  4057bc:	ldur	x8, [x29, #-56]
  4057c0:	str	w9, [x8, #52]
  4057c4:	ldur	x8, [x29, #-56]
  4057c8:	ldr	w9, [x8]
  4057cc:	ldur	w10, [x29, #-8]
  4057d0:	cmp	w9, w10
  4057d4:	b.eq	405894 <feof@plt+0x42c4>  // b.none
  4057d8:	ldur	x8, [x29, #-16]
  4057dc:	ldur	x9, [x29, #-56]
  4057e0:	ldrsw	x9, [x9]
  4057e4:	mov	x10, #0x8                   	// #8
  4057e8:	mul	x9, x10, x9
  4057ec:	add	x8, x8, x9
  4057f0:	ldr	x0, [x8]
  4057f4:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  4057f8:	add	x1, x1, #0x361
  4057fc:	bl	4014e0 <strcmp@plt>
  405800:	cbnz	w0, 405894 <feof@plt+0x42c4>
  405804:	ldur	x8, [x29, #-56]
  405808:	ldr	w9, [x8]
  40580c:	add	w9, w9, #0x1
  405810:	str	w9, [x8]
  405814:	ldur	x8, [x29, #-56]
  405818:	ldr	w9, [x8, #48]
  40581c:	ldur	x8, [x29, #-56]
  405820:	ldr	w10, [x8, #52]
  405824:	cmp	w9, w10
  405828:	b.eq	405854 <feof@plt+0x4284>  // b.none
  40582c:	ldur	x8, [x29, #-56]
  405830:	ldr	w9, [x8, #52]
  405834:	ldur	x8, [x29, #-56]
  405838:	ldr	w10, [x8]
  40583c:	cmp	w9, w10
  405840:	b.eq	405854 <feof@plt+0x4284>  // b.none
  405844:	ldur	x0, [x29, #-16]
  405848:	ldur	x1, [x29, #-56]
  40584c:	bl	406834 <feof@plt+0x5264>
  405850:	b	40587c <feof@plt+0x42ac>
  405854:	ldur	x8, [x29, #-56]
  405858:	ldr	w9, [x8, #48]
  40585c:	ldur	x8, [x29, #-56]
  405860:	ldr	w10, [x8, #52]
  405864:	cmp	w9, w10
  405868:	b.ne	40587c <feof@plt+0x42ac>  // b.any
  40586c:	ldur	x8, [x29, #-56]
  405870:	ldr	w9, [x8]
  405874:	ldur	x8, [x29, #-56]
  405878:	str	w9, [x8, #48]
  40587c:	ldur	w8, [x29, #-8]
  405880:	ldur	x9, [x29, #-56]
  405884:	str	w8, [x9, #52]
  405888:	ldur	w8, [x29, #-8]
  40588c:	ldur	x9, [x29, #-56]
  405890:	str	w8, [x9]
  405894:	ldur	x8, [x29, #-56]
  405898:	ldr	w9, [x8]
  40589c:	ldur	w10, [x29, #-8]
  4058a0:	cmp	w9, w10
  4058a4:	b.ne	4058dc <feof@plt+0x430c>  // b.any
  4058a8:	ldur	x8, [x29, #-56]
  4058ac:	ldr	w9, [x8, #48]
  4058b0:	ldur	x8, [x29, #-56]
  4058b4:	ldr	w10, [x8, #52]
  4058b8:	cmp	w9, w10
  4058bc:	b.eq	4058d0 <feof@plt+0x4300>  // b.none
  4058c0:	ldur	x8, [x29, #-56]
  4058c4:	ldr	w9, [x8, #48]
  4058c8:	ldur	x8, [x29, #-56]
  4058cc:	str	w9, [x8]
  4058d0:	mov	w8, #0xffffffff            	// #-1
  4058d4:	stur	w8, [x29, #-4]
  4058d8:	b	406714 <feof@plt+0x5144>
  4058dc:	ldur	x8, [x29, #-16]
  4058e0:	ldur	x9, [x29, #-56]
  4058e4:	ldrsw	x9, [x9]
  4058e8:	mov	x10, #0x8                   	// #8
  4058ec:	mul	x9, x10, x9
  4058f0:	add	x8, x8, x9
  4058f4:	ldr	x8, [x8]
  4058f8:	ldrb	w11, [x8]
  4058fc:	cmp	w11, #0x2d
  405900:	b.ne	405928 <feof@plt+0x4358>  // b.any
  405904:	ldur	x8, [x29, #-16]
  405908:	ldur	x9, [x29, #-56]
  40590c:	ldrsw	x9, [x9]
  405910:	mov	x10, #0x8                   	// #8
  405914:	mul	x9, x10, x9
  405918:	add	x8, x8, x9
  40591c:	ldr	x8, [x8]
  405920:	ldrb	w11, [x8, #1]
  405924:	cbnz	w11, 40597c <feof@plt+0x43ac>
  405928:	ldur	x8, [x29, #-56]
  40592c:	ldr	w9, [x8, #40]
  405930:	cbnz	w9, 405940 <feof@plt+0x4370>
  405934:	mov	w8, #0xffffffff            	// #-1
  405938:	stur	w8, [x29, #-4]
  40593c:	b	406714 <feof@plt+0x5144>
  405940:	ldur	x8, [x29, #-16]
  405944:	ldur	x9, [x29, #-56]
  405948:	ldrsw	x10, [x9]
  40594c:	mov	w11, w10
  405950:	mov	w12, #0x1                   	// #1
  405954:	add	w11, w11, #0x1
  405958:	str	w11, [x9]
  40595c:	mov	x9, #0x8                   	// #8
  405960:	mul	x9, x9, x10
  405964:	add	x8, x8, x9
  405968:	ldr	x8, [x8]
  40596c:	ldur	x9, [x29, #-56]
  405970:	str	x8, [x9, #16]
  405974:	stur	w12, [x29, #-4]
  405978:	b	406714 <feof@plt+0x5144>
  40597c:	ldur	x8, [x29, #-16]
  405980:	ldur	x9, [x29, #-56]
  405984:	ldrsw	x9, [x9]
  405988:	mov	x10, #0x8                   	// #8
  40598c:	mul	x9, x10, x9
  405990:	add	x8, x8, x9
  405994:	ldr	x8, [x8]
  405998:	add	x8, x8, #0x1
  40599c:	ldur	x9, [x29, #-32]
  4059a0:	mov	w11, #0x0                   	// #0
  4059a4:	str	x8, [sp, #24]
  4059a8:	str	w11, [sp, #20]
  4059ac:	cbz	x9, 4059dc <feof@plt+0x440c>
  4059b0:	ldur	x8, [x29, #-16]
  4059b4:	ldur	x9, [x29, #-56]
  4059b8:	ldrsw	x9, [x9]
  4059bc:	mov	x10, #0x8                   	// #8
  4059c0:	mul	x9, x10, x9
  4059c4:	add	x8, x8, x9
  4059c8:	ldr	x8, [x8]
  4059cc:	ldrb	w11, [x8, #1]
  4059d0:	cmp	w11, #0x2d
  4059d4:	cset	w11, eq  // eq = none
  4059d8:	str	w11, [sp, #20]
  4059dc:	ldr	w8, [sp, #20]
  4059e0:	and	w8, w8, #0x1
  4059e4:	mov	w0, w8
  4059e8:	sxtw	x9, w0
  4059ec:	ldr	x10, [sp, #24]
  4059f0:	add	x9, x10, x9
  4059f4:	ldur	x11, [x29, #-56]
  4059f8:	str	x9, [x11, #32]
  4059fc:	ldur	x8, [x29, #-32]
  405a00:	cbz	x8, 406040 <feof@plt+0x4a70>
  405a04:	ldur	x8, [x29, #-16]
  405a08:	ldur	x9, [x29, #-56]
  405a0c:	ldrsw	x9, [x9]
  405a10:	mov	x10, #0x8                   	// #8
  405a14:	mul	x9, x10, x9
  405a18:	add	x8, x8, x9
  405a1c:	ldr	x8, [x8]
  405a20:	ldrb	w11, [x8, #1]
  405a24:	cmp	w11, #0x2d
  405a28:	b.eq	405a84 <feof@plt+0x44b4>  // b.none
  405a2c:	ldur	w8, [x29, #-44]
  405a30:	cbz	w8, 406040 <feof@plt+0x4a70>
  405a34:	ldur	x8, [x29, #-16]
  405a38:	ldur	x9, [x29, #-56]
  405a3c:	ldrsw	x9, [x9]
  405a40:	mov	x10, #0x8                   	// #8
  405a44:	mul	x9, x10, x9
  405a48:	add	x8, x8, x9
  405a4c:	ldr	x8, [x8]
  405a50:	ldrb	w11, [x8, #2]
  405a54:	cbnz	w11, 405a84 <feof@plt+0x44b4>
  405a58:	ldur	x0, [x29, #-24]
  405a5c:	ldur	x8, [x29, #-16]
  405a60:	ldur	x9, [x29, #-56]
  405a64:	ldrsw	x9, [x9]
  405a68:	mov	x10, #0x8                   	// #8
  405a6c:	mul	x9, x10, x9
  405a70:	add	x8, x8, x9
  405a74:	ldr	x8, [x8]
  405a78:	ldrb	w1, [x8, #1]
  405a7c:	bl	401380 <strchr@plt>
  405a80:	cbnz	x0, 406040 <feof@plt+0x4a70>
  405a84:	mov	x8, xzr
  405a88:	stur	x8, [x29, #-88]
  405a8c:	stur	wzr, [x29, #-92]
  405a90:	stur	wzr, [x29, #-96]
  405a94:	mov	w9, #0xffffffff            	// #-1
  405a98:	stur	w9, [x29, #-100]
  405a9c:	ldur	x8, [x29, #-56]
  405aa0:	ldr	x8, [x8, #32]
  405aa4:	stur	x8, [x29, #-72]
  405aa8:	ldur	x8, [x29, #-72]
  405aac:	ldrb	w9, [x8]
  405ab0:	mov	w10, #0x0                   	// #0
  405ab4:	str	w10, [sp, #16]
  405ab8:	cbz	w9, 405ad0 <feof@plt+0x4500>
  405abc:	ldur	x8, [x29, #-72]
  405ac0:	ldrb	w9, [x8]
  405ac4:	cmp	w9, #0x3d
  405ac8:	cset	w9, ne  // ne = any
  405acc:	str	w9, [sp, #16]
  405ad0:	ldr	w8, [sp, #16]
  405ad4:	tbnz	w8, #0, 405adc <feof@plt+0x450c>
  405ad8:	b	405aec <feof@plt+0x451c>
  405adc:	ldur	x8, [x29, #-72]
  405ae0:	add	x8, x8, #0x1
  405ae4:	stur	x8, [x29, #-72]
  405ae8:	b	405aa8 <feof@plt+0x44d8>
  405aec:	ldur	x8, [x29, #-32]
  405af0:	stur	x8, [x29, #-80]
  405af4:	str	wzr, [sp, #104]
  405af8:	ldur	x8, [x29, #-80]
  405afc:	ldr	x8, [x8]
  405b00:	cbz	x8, 405c04 <feof@plt+0x4634>
  405b04:	ldur	x8, [x29, #-80]
  405b08:	ldr	x0, [x8]
  405b0c:	ldur	x8, [x29, #-56]
  405b10:	ldr	x1, [x8, #32]
  405b14:	ldur	x8, [x29, #-72]
  405b18:	ldur	x9, [x29, #-56]
  405b1c:	ldr	x9, [x9, #32]
  405b20:	subs	x2, x8, x9
  405b24:	bl	401430 <strncmp@plt>
  405b28:	cbnz	w0, 405be8 <feof@plt+0x4618>
  405b2c:	ldur	x8, [x29, #-72]
  405b30:	ldur	x9, [x29, #-56]
  405b34:	ldr	x9, [x9, #32]
  405b38:	subs	x8, x8, x9
  405b3c:	ldur	x9, [x29, #-80]
  405b40:	ldr	x0, [x9]
  405b44:	str	w8, [sp, #12]
  405b48:	bl	4012f0 <strlen@plt>
  405b4c:	ldr	w8, [sp, #12]
  405b50:	cmp	w8, w0
  405b54:	b.ne	405b74 <feof@plt+0x45a4>  // b.any
  405b58:	ldur	x8, [x29, #-80]
  405b5c:	stur	x8, [x29, #-88]
  405b60:	ldr	w9, [sp, #104]
  405b64:	stur	w9, [x29, #-100]
  405b68:	mov	w9, #0x1                   	// #1
  405b6c:	stur	w9, [x29, #-92]
  405b70:	b	405c04 <feof@plt+0x4634>
  405b74:	ldur	x8, [x29, #-88]
  405b78:	cbnz	x8, 405b90 <feof@plt+0x45c0>
  405b7c:	ldur	x8, [x29, #-80]
  405b80:	stur	x8, [x29, #-88]
  405b84:	ldr	w9, [sp, #104]
  405b88:	stur	w9, [x29, #-100]
  405b8c:	b	405be8 <feof@plt+0x4618>
  405b90:	ldur	w8, [x29, #-44]
  405b94:	cbnz	w8, 405be0 <feof@plt+0x4610>
  405b98:	ldur	x8, [x29, #-88]
  405b9c:	ldr	w9, [x8, #8]
  405ba0:	ldur	x8, [x29, #-80]
  405ba4:	ldr	w10, [x8, #8]
  405ba8:	cmp	w9, w10
  405bac:	b.ne	405be0 <feof@plt+0x4610>  // b.any
  405bb0:	ldur	x8, [x29, #-88]
  405bb4:	ldr	x8, [x8, #16]
  405bb8:	ldur	x9, [x29, #-80]
  405bbc:	ldr	x9, [x9, #16]
  405bc0:	cmp	x8, x9
  405bc4:	b.ne	405be0 <feof@plt+0x4610>  // b.any
  405bc8:	ldur	x8, [x29, #-88]
  405bcc:	ldr	w9, [x8, #24]
  405bd0:	ldur	x8, [x29, #-80]
  405bd4:	ldr	w10, [x8, #24]
  405bd8:	cmp	w9, w10
  405bdc:	b.eq	405be8 <feof@plt+0x4618>  // b.none
  405be0:	mov	w8, #0x1                   	// #1
  405be4:	stur	w8, [x29, #-96]
  405be8:	ldur	x8, [x29, #-80]
  405bec:	add	x8, x8, #0x20
  405bf0:	stur	x8, [x29, #-80]
  405bf4:	ldr	w9, [sp, #104]
  405bf8:	add	w9, w9, #0x1
  405bfc:	str	w9, [sp, #104]
  405c00:	b	405af8 <feof@plt+0x4528>
  405c04:	ldur	w8, [x29, #-96]
  405c08:	cbz	w8, 405c94 <feof@plt+0x46c4>
  405c0c:	ldur	w8, [x29, #-92]
  405c10:	cbnz	w8, 405c94 <feof@plt+0x46c4>
  405c14:	ldur	w8, [x29, #-60]
  405c18:	cbz	w8, 405c54 <feof@plt+0x4684>
  405c1c:	ldr	x8, [sp, #40]
  405c20:	ldr	x0, [x8]
  405c24:	ldur	x9, [x29, #-16]
  405c28:	ldr	x2, [x9]
  405c2c:	ldur	x9, [x29, #-16]
  405c30:	ldur	x10, [x29, #-56]
  405c34:	ldrsw	x10, [x10]
  405c38:	mov	x11, #0x8                   	// #8
  405c3c:	mul	x10, x11, x10
  405c40:	add	x9, x9, x10
  405c44:	ldr	x3, [x9]
  405c48:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  405c4c:	add	x1, x1, #0x511
  405c50:	bl	401300 <fprintf@plt>
  405c54:	ldur	x8, [x29, #-56]
  405c58:	ldr	x0, [x8, #32]
  405c5c:	bl	4012f0 <strlen@plt>
  405c60:	ldur	x8, [x29, #-56]
  405c64:	ldr	x9, [x8, #32]
  405c68:	add	x9, x9, x0
  405c6c:	str	x9, [x8, #32]
  405c70:	ldur	x8, [x29, #-56]
  405c74:	ldr	w10, [x8]
  405c78:	add	w10, w10, #0x1
  405c7c:	str	w10, [x8]
  405c80:	ldur	x8, [x29, #-56]
  405c84:	str	wzr, [x8, #8]
  405c88:	mov	w10, #0x3f                  	// #63
  405c8c:	stur	w10, [x29, #-4]
  405c90:	b	406714 <feof@plt+0x5144>
  405c94:	ldur	x8, [x29, #-88]
  405c98:	cbz	x8, 405f28 <feof@plt+0x4958>
  405c9c:	ldur	w8, [x29, #-100]
  405ca0:	str	w8, [sp, #104]
  405ca4:	ldur	x9, [x29, #-56]
  405ca8:	ldr	w8, [x9]
  405cac:	add	w8, w8, #0x1
  405cb0:	str	w8, [x9]
  405cb4:	ldur	x9, [x29, #-72]
  405cb8:	ldrb	w8, [x9]
  405cbc:	cbz	w8, 405dd0 <feof@plt+0x4800>
  405cc0:	ldur	x8, [x29, #-88]
  405cc4:	ldr	w9, [x8, #8]
  405cc8:	cbz	w9, 405ce0 <feof@plt+0x4710>
  405ccc:	ldur	x8, [x29, #-72]
  405cd0:	add	x8, x8, #0x1
  405cd4:	ldur	x9, [x29, #-56]
  405cd8:	str	x8, [x9, #16]
  405cdc:	b	405dcc <feof@plt+0x47fc>
  405ce0:	ldur	w8, [x29, #-60]
  405ce4:	cbz	w8, 405d94 <feof@plt+0x47c4>
  405ce8:	ldur	x8, [x29, #-16]
  405cec:	ldur	x9, [x29, #-56]
  405cf0:	ldr	w10, [x9]
  405cf4:	subs	w10, w10, #0x1
  405cf8:	mov	w0, w10
  405cfc:	sxtw	x9, w0
  405d00:	mov	x11, #0x8                   	// #8
  405d04:	mul	x9, x11, x9
  405d08:	add	x8, x8, x9
  405d0c:	ldr	x8, [x8]
  405d10:	ldrb	w10, [x8, #1]
  405d14:	cmp	w10, #0x2d
  405d18:	b.ne	405d44 <feof@plt+0x4774>  // b.any
  405d1c:	ldr	x8, [sp, #40]
  405d20:	ldr	x0, [x8]
  405d24:	ldur	x9, [x29, #-16]
  405d28:	ldr	x2, [x9]
  405d2c:	ldur	x9, [x29, #-88]
  405d30:	ldr	x3, [x9]
  405d34:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  405d38:	add	x1, x1, #0x52f
  405d3c:	bl	401300 <fprintf@plt>
  405d40:	b	405d94 <feof@plt+0x47c4>
  405d44:	ldr	x8, [sp, #40]
  405d48:	ldr	x0, [x8]
  405d4c:	ldur	x9, [x29, #-16]
  405d50:	ldr	x2, [x9]
  405d54:	ldur	x9, [x29, #-16]
  405d58:	ldur	x10, [x29, #-56]
  405d5c:	ldr	w11, [x10]
  405d60:	subs	w11, w11, #0x1
  405d64:	mov	w1, w11
  405d68:	sxtw	x10, w1
  405d6c:	mov	x12, #0x8                   	// #8
  405d70:	mul	x10, x12, x10
  405d74:	add	x9, x9, x10
  405d78:	ldr	x9, [x9]
  405d7c:	ldrb	w3, [x9]
  405d80:	ldur	x9, [x29, #-88]
  405d84:	ldr	x4, [x9]
  405d88:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  405d8c:	add	x1, x1, #0x55c
  405d90:	bl	401300 <fprintf@plt>
  405d94:	ldur	x8, [x29, #-56]
  405d98:	ldr	x0, [x8, #32]
  405d9c:	bl	4012f0 <strlen@plt>
  405da0:	ldur	x8, [x29, #-56]
  405da4:	ldr	x9, [x8, #32]
  405da8:	add	x9, x9, x0
  405dac:	str	x9, [x8, #32]
  405db0:	ldur	x8, [x29, #-88]
  405db4:	ldr	w10, [x8, #24]
  405db8:	ldur	x8, [x29, #-56]
  405dbc:	str	w10, [x8, #8]
  405dc0:	mov	w10, #0x3f                  	// #63
  405dc4:	stur	w10, [x29, #-4]
  405dc8:	b	406714 <feof@plt+0x5144>
  405dcc:	b	405ec0 <feof@plt+0x48f0>
  405dd0:	ldur	x8, [x29, #-88]
  405dd4:	ldr	w9, [x8, #8]
  405dd8:	cmp	w9, #0x1
  405ddc:	b.ne	405ec0 <feof@plt+0x48f0>  // b.any
  405de0:	ldur	x8, [x29, #-56]
  405de4:	ldr	w9, [x8]
  405de8:	ldur	w10, [x29, #-8]
  405dec:	cmp	w9, w10
  405df0:	b.ge	405e28 <feof@plt+0x4858>  // b.tcont
  405df4:	ldur	x8, [x29, #-16]
  405df8:	ldur	x9, [x29, #-56]
  405dfc:	ldrsw	x10, [x9]
  405e00:	mov	w11, w10
  405e04:	add	w11, w11, #0x1
  405e08:	str	w11, [x9]
  405e0c:	mov	x9, #0x8                   	// #8
  405e10:	mul	x9, x9, x10
  405e14:	add	x8, x8, x9
  405e18:	ldr	x8, [x8]
  405e1c:	ldur	x9, [x29, #-56]
  405e20:	str	x8, [x9, #16]
  405e24:	b	405ec0 <feof@plt+0x48f0>
  405e28:	ldur	w8, [x29, #-60]
  405e2c:	cbz	w8, 405e74 <feof@plt+0x48a4>
  405e30:	ldr	x8, [sp, #40]
  405e34:	ldr	x0, [x8]
  405e38:	ldur	x9, [x29, #-16]
  405e3c:	ldr	x2, [x9]
  405e40:	ldur	x9, [x29, #-16]
  405e44:	ldur	x10, [x29, #-56]
  405e48:	ldr	w11, [x10]
  405e4c:	subs	w11, w11, #0x1
  405e50:	mov	w1, w11
  405e54:	sxtw	x10, w1
  405e58:	mov	x12, #0x8                   	// #8
  405e5c:	mul	x10, x12, x10
  405e60:	add	x9, x9, x10
  405e64:	ldr	x3, [x9]
  405e68:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  405e6c:	add	x1, x1, #0x589
  405e70:	bl	401300 <fprintf@plt>
  405e74:	ldur	x8, [x29, #-56]
  405e78:	ldr	x0, [x8, #32]
  405e7c:	bl	4012f0 <strlen@plt>
  405e80:	ldur	x8, [x29, #-56]
  405e84:	ldr	x9, [x8, #32]
  405e88:	add	x9, x9, x0
  405e8c:	str	x9, [x8, #32]
  405e90:	ldur	x8, [x29, #-88]
  405e94:	ldr	w10, [x8, #24]
  405e98:	ldur	x8, [x29, #-56]
  405e9c:	str	w10, [x8, #8]
  405ea0:	ldur	x8, [x29, #-24]
  405ea4:	ldrb	w10, [x8]
  405ea8:	mov	w11, #0x3a                  	// #58
  405eac:	mov	w12, #0x3f                  	// #63
  405eb0:	cmp	w10, #0x3a
  405eb4:	csel	w10, w11, w12, eq  // eq = none
  405eb8:	stur	w10, [x29, #-4]
  405ebc:	b	406714 <feof@plt+0x5144>
  405ec0:	ldur	x8, [x29, #-56]
  405ec4:	ldr	x0, [x8, #32]
  405ec8:	bl	4012f0 <strlen@plt>
  405ecc:	ldur	x8, [x29, #-56]
  405ed0:	ldr	x9, [x8, #32]
  405ed4:	add	x9, x9, x0
  405ed8:	str	x9, [x8, #32]
  405edc:	ldur	x8, [x29, #-40]
  405ee0:	cbz	x8, 405ef0 <feof@plt+0x4920>
  405ee4:	ldr	w8, [sp, #104]
  405ee8:	ldur	x9, [x29, #-40]
  405eec:	str	w8, [x9]
  405ef0:	ldur	x8, [x29, #-88]
  405ef4:	ldr	x8, [x8, #16]
  405ef8:	cbz	x8, 405f18 <feof@plt+0x4948>
  405efc:	ldur	x8, [x29, #-88]
  405f00:	ldr	w9, [x8, #24]
  405f04:	ldur	x8, [x29, #-88]
  405f08:	ldr	x8, [x8, #16]
  405f0c:	str	w9, [x8]
  405f10:	stur	wzr, [x29, #-4]
  405f14:	b	406714 <feof@plt+0x5144>
  405f18:	ldur	x8, [x29, #-88]
  405f1c:	ldr	w9, [x8, #24]
  405f20:	stur	w9, [x29, #-4]
  405f24:	b	406714 <feof@plt+0x5144>
  405f28:	ldur	w8, [x29, #-44]
  405f2c:	cbz	w8, 405f70 <feof@plt+0x49a0>
  405f30:	ldur	x8, [x29, #-16]
  405f34:	ldur	x9, [x29, #-56]
  405f38:	ldrsw	x9, [x9]
  405f3c:	mov	x10, #0x8                   	// #8
  405f40:	mul	x9, x10, x9
  405f44:	add	x8, x8, x9
  405f48:	ldr	x8, [x8]
  405f4c:	ldrb	w11, [x8, #1]
  405f50:	cmp	w11, #0x2d
  405f54:	b.eq	405f70 <feof@plt+0x49a0>  // b.none
  405f58:	ldur	x0, [x29, #-24]
  405f5c:	ldur	x8, [x29, #-56]
  405f60:	ldr	x8, [x8, #32]
  405f64:	ldrb	w1, [x8]
  405f68:	bl	401380 <strchr@plt>
  405f6c:	cbnz	x0, 406040 <feof@plt+0x4a70>
  405f70:	ldur	w8, [x29, #-60]
  405f74:	cbz	w8, 40600c <feof@plt+0x4a3c>
  405f78:	ldur	x8, [x29, #-16]
  405f7c:	ldur	x9, [x29, #-56]
  405f80:	ldrsw	x9, [x9]
  405f84:	mov	x10, #0x8                   	// #8
  405f88:	mul	x9, x10, x9
  405f8c:	add	x8, x8, x9
  405f90:	ldr	x8, [x8]
  405f94:	ldrb	w11, [x8, #1]
  405f98:	cmp	w11, #0x2d
  405f9c:	b.ne	405fc8 <feof@plt+0x49f8>  // b.any
  405fa0:	ldr	x8, [sp, #40]
  405fa4:	ldr	x0, [x8]
  405fa8:	ldur	x9, [x29, #-16]
  405fac:	ldr	x2, [x9]
  405fb0:	ldur	x9, [x29, #-56]
  405fb4:	ldr	x3, [x9, #32]
  405fb8:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  405fbc:	add	x1, x1, #0x5af
  405fc0:	bl	401300 <fprintf@plt>
  405fc4:	b	40600c <feof@plt+0x4a3c>
  405fc8:	ldr	x8, [sp, #40]
  405fcc:	ldr	x0, [x8]
  405fd0:	ldur	x9, [x29, #-16]
  405fd4:	ldr	x2, [x9]
  405fd8:	ldur	x9, [x29, #-16]
  405fdc:	ldur	x10, [x29, #-56]
  405fe0:	ldrsw	x10, [x10]
  405fe4:	mov	x11, #0x8                   	// #8
  405fe8:	mul	x10, x11, x10
  405fec:	add	x9, x9, x10
  405ff0:	ldr	x9, [x9]
  405ff4:	ldrb	w3, [x9]
  405ff8:	ldur	x9, [x29, #-56]
  405ffc:	ldr	x4, [x9, #32]
  406000:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  406004:	add	x1, x1, #0x5cf
  406008:	bl	401300 <fprintf@plt>
  40600c:	ldur	x8, [x29, #-56]
  406010:	adrp	x9, 407000 <_ZdlPvm@@Base+0x64>
  406014:	add	x9, x9, #0x21e
  406018:	str	x9, [x8, #32]
  40601c:	ldur	x8, [x29, #-56]
  406020:	ldr	w10, [x8]
  406024:	add	w10, w10, #0x1
  406028:	str	w10, [x8]
  40602c:	ldur	x8, [x29, #-56]
  406030:	str	wzr, [x8, #8]
  406034:	mov	w10, #0x3f                  	// #63
  406038:	stur	w10, [x29, #-4]
  40603c:	b	406714 <feof@plt+0x5144>
  406040:	ldur	x8, [x29, #-56]
  406044:	ldr	x9, [x8, #32]
  406048:	add	x10, x9, #0x1
  40604c:	str	x10, [x8, #32]
  406050:	ldrb	w11, [x9]
  406054:	strb	w11, [sp, #103]
  406058:	ldur	x0, [x29, #-24]
  40605c:	ldrb	w1, [sp, #103]
  406060:	bl	401380 <strchr@plt>
  406064:	str	x0, [sp, #88]
  406068:	ldur	x8, [x29, #-56]
  40606c:	ldr	x8, [x8, #32]
  406070:	ldrb	w11, [x8]
  406074:	cbnz	w11, 406088 <feof@plt+0x4ab8>
  406078:	ldur	x8, [x29, #-56]
  40607c:	ldr	w9, [x8]
  406080:	add	w9, w9, #0x1
  406084:	str	w9, [x8]
  406088:	ldr	x8, [sp, #88]
  40608c:	cbz	x8, 40609c <feof@plt+0x4acc>
  406090:	ldrb	w8, [sp, #103]
  406094:	cmp	w8, #0x3a
  406098:	b.ne	40610c <feof@plt+0x4b3c>  // b.any
  40609c:	ldur	w8, [x29, #-60]
  4060a0:	cbz	w8, 4060f4 <feof@plt+0x4b24>
  4060a4:	ldur	x8, [x29, #-56]
  4060a8:	ldr	w9, [x8, #44]
  4060ac:	cbz	w9, 4060d4 <feof@plt+0x4b04>
  4060b0:	ldr	x8, [sp, #40]
  4060b4:	ldr	x0, [x8]
  4060b8:	ldur	x9, [x29, #-16]
  4060bc:	ldr	x2, [x9]
  4060c0:	ldrb	w3, [sp, #103]
  4060c4:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  4060c8:	add	x1, x1, #0x5ef
  4060cc:	bl	401300 <fprintf@plt>
  4060d0:	b	4060f4 <feof@plt+0x4b24>
  4060d4:	ldr	x8, [sp, #40]
  4060d8:	ldr	x0, [x8]
  4060dc:	ldur	x9, [x29, #-16]
  4060e0:	ldr	x2, [x9]
  4060e4:	ldrb	w3, [sp, #103]
  4060e8:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  4060ec:	add	x1, x1, #0x609
  4060f0:	bl	401300 <fprintf@plt>
  4060f4:	ldrb	w8, [sp, #103]
  4060f8:	ldur	x9, [x29, #-56]
  4060fc:	str	w8, [x9, #8]
  406100:	mov	w8, #0x3f                  	// #63
  406104:	stur	w8, [x29, #-4]
  406108:	b	406714 <feof@plt+0x5144>
  40610c:	ldr	x8, [sp, #88]
  406110:	ldrb	w9, [x8]
  406114:	cmp	w9, #0x57
  406118:	b.ne	4065bc <feof@plt+0x4fec>  // b.any
  40611c:	ldr	x8, [sp, #88]
  406120:	ldrb	w9, [x8, #1]
  406124:	cmp	w9, #0x3b
  406128:	b.ne	4065bc <feof@plt+0x4fec>  // b.any
  40612c:	mov	x8, xzr
  406130:	str	x8, [sp, #64]
  406134:	str	wzr, [sp, #60]
  406138:	str	wzr, [sp, #56]
  40613c:	str	wzr, [sp, #52]
  406140:	ldur	x8, [x29, #-56]
  406144:	ldr	x8, [x8, #32]
  406148:	ldrb	w9, [x8]
  40614c:	cbz	w9, 406174 <feof@plt+0x4ba4>
  406150:	ldur	x8, [x29, #-56]
  406154:	ldr	x8, [x8, #32]
  406158:	ldur	x9, [x29, #-56]
  40615c:	str	x8, [x9, #16]
  406160:	ldur	x8, [x29, #-56]
  406164:	ldr	w10, [x8]
  406168:	add	w10, w10, #0x1
  40616c:	str	w10, [x8]
  406170:	b	40621c <feof@plt+0x4c4c>
  406174:	ldur	x8, [x29, #-56]
  406178:	ldr	w9, [x8]
  40617c:	ldur	w10, [x29, #-8]
  406180:	cmp	w9, w10
  406184:	b.ne	4061ec <feof@plt+0x4c1c>  // b.any
  406188:	ldur	w8, [x29, #-60]
  40618c:	cbz	w8, 4061b0 <feof@plt+0x4be0>
  406190:	ldr	x8, [sp, #40]
  406194:	ldr	x0, [x8]
  406198:	ldur	x9, [x29, #-16]
  40619c:	ldr	x2, [x9]
  4061a0:	ldrb	w3, [sp, #103]
  4061a4:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  4061a8:	add	x1, x1, #0x623
  4061ac:	bl	401300 <fprintf@plt>
  4061b0:	ldrb	w8, [sp, #103]
  4061b4:	ldur	x9, [x29, #-56]
  4061b8:	str	w8, [x9, #8]
  4061bc:	ldur	x9, [x29, #-24]
  4061c0:	ldrb	w8, [x9]
  4061c4:	cmp	w8, #0x3a
  4061c8:	b.ne	4061d8 <feof@plt+0x4c08>  // b.any
  4061cc:	mov	w8, #0x3a                  	// #58
  4061d0:	strb	w8, [sp, #103]
  4061d4:	b	4061e0 <feof@plt+0x4c10>
  4061d8:	mov	w8, #0x3f                  	// #63
  4061dc:	strb	w8, [sp, #103]
  4061e0:	ldrb	w8, [sp, #103]
  4061e4:	stur	w8, [x29, #-4]
  4061e8:	b	406714 <feof@plt+0x5144>
  4061ec:	ldur	x8, [x29, #-16]
  4061f0:	ldur	x9, [x29, #-56]
  4061f4:	ldrsw	x10, [x9]
  4061f8:	mov	w11, w10
  4061fc:	add	w11, w11, #0x1
  406200:	str	w11, [x9]
  406204:	mov	x9, #0x8                   	// #8
  406208:	mul	x9, x9, x10
  40620c:	add	x8, x8, x9
  406210:	ldr	x8, [x8]
  406214:	ldur	x9, [x29, #-56]
  406218:	str	x8, [x9, #16]
  40621c:	ldur	x8, [x29, #-56]
  406220:	ldr	x8, [x8, #16]
  406224:	str	x8, [sp, #80]
  406228:	ldur	x9, [x29, #-56]
  40622c:	str	x8, [x9, #32]
  406230:	ldr	x8, [sp, #80]
  406234:	ldrb	w9, [x8]
  406238:	mov	w10, #0x0                   	// #0
  40623c:	str	w10, [sp, #8]
  406240:	cbz	w9, 406258 <feof@plt+0x4c88>
  406244:	ldr	x8, [sp, #80]
  406248:	ldrb	w9, [x8]
  40624c:	cmp	w9, #0x3d
  406250:	cset	w9, ne  // ne = any
  406254:	str	w9, [sp, #8]
  406258:	ldr	w8, [sp, #8]
  40625c:	tbnz	w8, #0, 406264 <feof@plt+0x4c94>
  406260:	b	406274 <feof@plt+0x4ca4>
  406264:	ldr	x8, [sp, #80]
  406268:	add	x8, x8, #0x1
  40626c:	str	x8, [sp, #80]
  406270:	b	406230 <feof@plt+0x4c60>
  406274:	ldur	x8, [x29, #-32]
  406278:	str	x8, [sp, #72]
  40627c:	str	wzr, [sp, #48]
  406280:	ldr	x8, [sp, #72]
  406284:	ldr	x8, [x8]
  406288:	cbz	x8, 406340 <feof@plt+0x4d70>
  40628c:	ldr	x8, [sp, #72]
  406290:	ldr	x0, [x8]
  406294:	ldur	x8, [x29, #-56]
  406298:	ldr	x1, [x8, #32]
  40629c:	ldr	x8, [sp, #80]
  4062a0:	ldur	x9, [x29, #-56]
  4062a4:	ldr	x9, [x9, #32]
  4062a8:	subs	x2, x8, x9
  4062ac:	bl	401430 <strncmp@plt>
  4062b0:	cbnz	w0, 406324 <feof@plt+0x4d54>
  4062b4:	ldr	x8, [sp, #80]
  4062b8:	ldur	x9, [x29, #-56]
  4062bc:	ldr	x9, [x9, #32]
  4062c0:	subs	x8, x8, x9
  4062c4:	and	x8, x8, #0xffffffff
  4062c8:	ldr	x9, [sp, #72]
  4062cc:	ldr	x0, [x9]
  4062d0:	str	x8, [sp]
  4062d4:	bl	4012f0 <strlen@plt>
  4062d8:	ldr	x8, [sp]
  4062dc:	cmp	x8, x0
  4062e0:	b.ne	406300 <feof@plt+0x4d30>  // b.any
  4062e4:	ldr	x8, [sp, #72]
  4062e8:	str	x8, [sp, #64]
  4062ec:	ldr	w9, [sp, #48]
  4062f0:	str	w9, [sp, #52]
  4062f4:	mov	w9, #0x1                   	// #1
  4062f8:	str	w9, [sp, #60]
  4062fc:	b	406340 <feof@plt+0x4d70>
  406300:	ldr	x8, [sp, #64]
  406304:	cbnz	x8, 40631c <feof@plt+0x4d4c>
  406308:	ldr	x8, [sp, #72]
  40630c:	str	x8, [sp, #64]
  406310:	ldr	w9, [sp, #48]
  406314:	str	w9, [sp, #52]
  406318:	b	406324 <feof@plt+0x4d54>
  40631c:	mov	w8, #0x1                   	// #1
  406320:	str	w8, [sp, #56]
  406324:	ldr	x8, [sp, #72]
  406328:	add	x8, x8, #0x20
  40632c:	str	x8, [sp, #72]
  406330:	ldr	w9, [sp, #48]
  406334:	add	w9, w9, #0x1
  406338:	str	w9, [sp, #48]
  40633c:	b	406280 <feof@plt+0x4cb0>
  406340:	ldr	w8, [sp, #56]
  406344:	cbz	w8, 4063c8 <feof@plt+0x4df8>
  406348:	ldr	w8, [sp, #60]
  40634c:	cbnz	w8, 4063c8 <feof@plt+0x4df8>
  406350:	ldur	w8, [x29, #-60]
  406354:	cbz	w8, 406390 <feof@plt+0x4dc0>
  406358:	ldr	x8, [sp, #40]
  40635c:	ldr	x0, [x8]
  406360:	ldur	x9, [x29, #-16]
  406364:	ldr	x2, [x9]
  406368:	ldur	x9, [x29, #-16]
  40636c:	ldur	x10, [x29, #-56]
  406370:	ldrsw	x10, [x10]
  406374:	mov	x11, #0x8                   	// #8
  406378:	mul	x10, x11, x10
  40637c:	add	x9, x9, x10
  406380:	ldr	x3, [x9]
  406384:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  406388:	add	x1, x1, #0x64a
  40638c:	bl	401300 <fprintf@plt>
  406390:	ldur	x8, [x29, #-56]
  406394:	ldr	x0, [x8, #32]
  406398:	bl	4012f0 <strlen@plt>
  40639c:	ldur	x8, [x29, #-56]
  4063a0:	ldr	x9, [x8, #32]
  4063a4:	add	x9, x9, x0
  4063a8:	str	x9, [x8, #32]
  4063ac:	ldur	x8, [x29, #-56]
  4063b0:	ldr	w10, [x8]
  4063b4:	add	w10, w10, #0x1
  4063b8:	str	w10, [x8]
  4063bc:	mov	w10, #0x3f                  	// #63
  4063c0:	stur	w10, [x29, #-4]
  4063c4:	b	406714 <feof@plt+0x5144>
  4063c8:	ldr	x8, [sp, #64]
  4063cc:	cbz	x8, 4065a4 <feof@plt+0x4fd4>
  4063d0:	ldr	w8, [sp, #52]
  4063d4:	str	w8, [sp, #48]
  4063d8:	ldr	x9, [sp, #80]
  4063dc:	ldrb	w8, [x9]
  4063e0:	cbz	w8, 40645c <feof@plt+0x4e8c>
  4063e4:	ldr	x8, [sp, #64]
  4063e8:	ldr	w9, [x8, #8]
  4063ec:	cbz	w9, 406404 <feof@plt+0x4e34>
  4063f0:	ldr	x8, [sp, #80]
  4063f4:	add	x8, x8, #0x1
  4063f8:	ldur	x9, [x29, #-56]
  4063fc:	str	x8, [x9, #16]
  406400:	b	406458 <feof@plt+0x4e88>
  406404:	ldur	w8, [x29, #-60]
  406408:	cbz	w8, 406430 <feof@plt+0x4e60>
  40640c:	ldr	x8, [sp, #40]
  406410:	ldr	x0, [x8]
  406414:	ldur	x9, [x29, #-16]
  406418:	ldr	x2, [x9]
  40641c:	ldr	x9, [sp, #64]
  406420:	ldr	x3, [x9]
  406424:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  406428:	add	x1, x1, #0x66b
  40642c:	bl	401300 <fprintf@plt>
  406430:	ldur	x8, [x29, #-56]
  406434:	ldr	x0, [x8, #32]
  406438:	bl	4012f0 <strlen@plt>
  40643c:	ldur	x8, [x29, #-56]
  406440:	ldr	x9, [x8, #32]
  406444:	add	x9, x9, x0
  406448:	str	x9, [x8, #32]
  40644c:	mov	w10, #0x3f                  	// #63
  406450:	stur	w10, [x29, #-4]
  406454:	b	406714 <feof@plt+0x5144>
  406458:	b	40653c <feof@plt+0x4f6c>
  40645c:	ldr	x8, [sp, #64]
  406460:	ldr	w9, [x8, #8]
  406464:	cmp	w9, #0x1
  406468:	b.ne	40653c <feof@plt+0x4f6c>  // b.any
  40646c:	ldur	x8, [x29, #-56]
  406470:	ldr	w9, [x8]
  406474:	ldur	w10, [x29, #-8]
  406478:	cmp	w9, w10
  40647c:	b.ge	4064b4 <feof@plt+0x4ee4>  // b.tcont
  406480:	ldur	x8, [x29, #-16]
  406484:	ldur	x9, [x29, #-56]
  406488:	ldrsw	x10, [x9]
  40648c:	mov	w11, w10
  406490:	add	w11, w11, #0x1
  406494:	str	w11, [x9]
  406498:	mov	x9, #0x8                   	// #8
  40649c:	mul	x9, x9, x10
  4064a0:	add	x8, x8, x9
  4064a4:	ldr	x8, [x8]
  4064a8:	ldur	x9, [x29, #-56]
  4064ac:	str	x8, [x9, #16]
  4064b0:	b	40653c <feof@plt+0x4f6c>
  4064b4:	ldur	w8, [x29, #-60]
  4064b8:	cbz	w8, 406500 <feof@plt+0x4f30>
  4064bc:	ldr	x8, [sp, #40]
  4064c0:	ldr	x0, [x8]
  4064c4:	ldur	x9, [x29, #-16]
  4064c8:	ldr	x2, [x9]
  4064cc:	ldur	x9, [x29, #-16]
  4064d0:	ldur	x10, [x29, #-56]
  4064d4:	ldr	w11, [x10]
  4064d8:	subs	w11, w11, #0x1
  4064dc:	mov	w1, w11
  4064e0:	sxtw	x10, w1
  4064e4:	mov	x12, #0x8                   	// #8
  4064e8:	mul	x10, x12, x10
  4064ec:	add	x9, x9, x10
  4064f0:	ldr	x3, [x9]
  4064f4:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  4064f8:	add	x1, x1, #0x589
  4064fc:	bl	401300 <fprintf@plt>
  406500:	ldur	x8, [x29, #-56]
  406504:	ldr	x0, [x8, #32]
  406508:	bl	4012f0 <strlen@plt>
  40650c:	ldur	x8, [x29, #-56]
  406510:	ldr	x9, [x8, #32]
  406514:	add	x9, x9, x0
  406518:	str	x9, [x8, #32]
  40651c:	ldur	x8, [x29, #-24]
  406520:	ldrb	w10, [x8]
  406524:	mov	w11, #0x3a                  	// #58
  406528:	mov	w12, #0x3f                  	// #63
  40652c:	cmp	w10, #0x3a
  406530:	csel	w10, w11, w12, eq  // eq = none
  406534:	stur	w10, [x29, #-4]
  406538:	b	406714 <feof@plt+0x5144>
  40653c:	ldur	x8, [x29, #-56]
  406540:	ldr	x0, [x8, #32]
  406544:	bl	4012f0 <strlen@plt>
  406548:	ldur	x8, [x29, #-56]
  40654c:	ldr	x9, [x8, #32]
  406550:	add	x9, x9, x0
  406554:	str	x9, [x8, #32]
  406558:	ldur	x8, [x29, #-40]
  40655c:	cbz	x8, 40656c <feof@plt+0x4f9c>
  406560:	ldr	w8, [sp, #48]
  406564:	ldur	x9, [x29, #-40]
  406568:	str	w8, [x9]
  40656c:	ldr	x8, [sp, #64]
  406570:	ldr	x8, [x8, #16]
  406574:	cbz	x8, 406594 <feof@plt+0x4fc4>
  406578:	ldr	x8, [sp, #64]
  40657c:	ldr	w9, [x8, #24]
  406580:	ldr	x8, [sp, #64]
  406584:	ldr	x8, [x8, #16]
  406588:	str	w9, [x8]
  40658c:	stur	wzr, [x29, #-4]
  406590:	b	406714 <feof@plt+0x5144>
  406594:	ldr	x8, [sp, #64]
  406598:	ldr	w9, [x8, #24]
  40659c:	stur	w9, [x29, #-4]
  4065a0:	b	406714 <feof@plt+0x5144>
  4065a4:	ldur	x8, [x29, #-56]
  4065a8:	mov	x9, xzr
  4065ac:	str	x9, [x8, #32]
  4065b0:	mov	w10, #0x57                  	// #87
  4065b4:	stur	w10, [x29, #-4]
  4065b8:	b	406714 <feof@plt+0x5144>
  4065bc:	ldr	x8, [sp, #88]
  4065c0:	ldrb	w9, [x8, #1]
  4065c4:	cmp	w9, #0x3a
  4065c8:	b.ne	40670c <feof@plt+0x513c>  // b.any
  4065cc:	ldr	x8, [sp, #88]
  4065d0:	ldrb	w9, [x8, #2]
  4065d4:	cmp	w9, #0x3a
  4065d8:	b.ne	40662c <feof@plt+0x505c>  // b.any
  4065dc:	ldur	x8, [x29, #-56]
  4065e0:	ldr	x8, [x8, #32]
  4065e4:	ldrb	w9, [x8]
  4065e8:	cbz	w9, 406610 <feof@plt+0x5040>
  4065ec:	ldur	x8, [x29, #-56]
  4065f0:	ldr	x8, [x8, #32]
  4065f4:	ldur	x9, [x29, #-56]
  4065f8:	str	x8, [x9, #16]
  4065fc:	ldur	x8, [x29, #-56]
  406600:	ldr	w10, [x8]
  406604:	add	w10, w10, #0x1
  406608:	str	w10, [x8]
  40660c:	b	40661c <feof@plt+0x504c>
  406610:	ldur	x8, [x29, #-56]
  406614:	mov	x9, xzr
  406618:	str	x9, [x8, #16]
  40661c:	ldur	x8, [x29, #-56]
  406620:	mov	x9, xzr
  406624:	str	x9, [x8, #32]
  406628:	b	40670c <feof@plt+0x513c>
  40662c:	ldur	x8, [x29, #-56]
  406630:	ldr	x8, [x8, #32]
  406634:	ldrb	w9, [x8]
  406638:	cbz	w9, 406660 <feof@plt+0x5090>
  40663c:	ldur	x8, [x29, #-56]
  406640:	ldr	x8, [x8, #32]
  406644:	ldur	x9, [x29, #-56]
  406648:	str	x8, [x9, #16]
  40664c:	ldur	x8, [x29, #-56]
  406650:	ldr	w10, [x8]
  406654:	add	w10, w10, #0x1
  406658:	str	w10, [x8]
  40665c:	b	406700 <feof@plt+0x5130>
  406660:	ldur	x8, [x29, #-56]
  406664:	ldr	w9, [x8]
  406668:	ldur	w10, [x29, #-8]
  40666c:	cmp	w9, w10
  406670:	b.ne	4066d0 <feof@plt+0x5100>  // b.any
  406674:	ldur	w8, [x29, #-60]
  406678:	cbz	w8, 40669c <feof@plt+0x50cc>
  40667c:	ldr	x8, [sp, #40]
  406680:	ldr	x0, [x8]
  406684:	ldur	x9, [x29, #-16]
  406688:	ldr	x2, [x9]
  40668c:	ldrb	w3, [sp, #103]
  406690:	adrp	x1, 407000 <_ZdlPvm@@Base+0x64>
  406694:	add	x1, x1, #0x623
  406698:	bl	401300 <fprintf@plt>
  40669c:	ldrb	w8, [sp, #103]
  4066a0:	ldur	x9, [x29, #-56]
  4066a4:	str	w8, [x9, #8]
  4066a8:	ldur	x9, [x29, #-24]
  4066ac:	ldrb	w8, [x9]
  4066b0:	cmp	w8, #0x3a
  4066b4:	b.ne	4066c4 <feof@plt+0x50f4>  // b.any
  4066b8:	mov	w8, #0x3a                  	// #58
  4066bc:	strb	w8, [sp, #103]
  4066c0:	b	4066cc <feof@plt+0x50fc>
  4066c4:	mov	w8, #0x3f                  	// #63
  4066c8:	strb	w8, [sp, #103]
  4066cc:	b	406700 <feof@plt+0x5130>
  4066d0:	ldur	x8, [x29, #-16]
  4066d4:	ldur	x9, [x29, #-56]
  4066d8:	ldrsw	x10, [x9]
  4066dc:	mov	w11, w10
  4066e0:	add	w11, w11, #0x1
  4066e4:	str	w11, [x9]
  4066e8:	mov	x9, #0x8                   	// #8
  4066ec:	mul	x9, x9, x10
  4066f0:	add	x8, x8, x9
  4066f4:	ldr	x8, [x8]
  4066f8:	ldur	x9, [x29, #-56]
  4066fc:	str	x8, [x9, #16]
  406700:	ldur	x8, [x29, #-56]
  406704:	mov	x9, xzr
  406708:	str	x9, [x8, #32]
  40670c:	ldrb	w8, [sp, #103]
  406710:	stur	w8, [x29, #-4]
  406714:	ldur	w0, [x29, #-4]
  406718:	ldp	x29, x30, [sp, #208]
  40671c:	add	sp, sp, #0xe0
  406720:	ret
  406724:	sub	sp, sp, #0x40
  406728:	stp	x29, x30, [sp, #48]
  40672c:	add	x29, sp, #0x30
  406730:	mov	x8, xzr
  406734:	stur	w0, [x29, #-4]
  406738:	stur	x1, [x29, #-16]
  40673c:	str	x2, [sp, #24]
  406740:	str	w3, [sp, #20]
  406744:	str	x4, [sp, #8]
  406748:	ldr	x9, [sp, #8]
  40674c:	ldr	w10, [x9]
  406750:	ldr	x9, [sp, #8]
  406754:	str	w10, [x9, #52]
  406758:	ldr	x9, [sp, #8]
  40675c:	str	w10, [x9, #48]
  406760:	ldr	x9, [sp, #8]
  406764:	str	x8, [x9, #32]
  406768:	ldr	w10, [sp, #20]
  40676c:	mov	w11, #0x1                   	// #1
  406770:	str	w11, [sp, #4]
  406774:	cbnz	w10, 40679c <feof@plt+0x51cc>
  406778:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  40677c:	add	x0, x0, #0x699
  406780:	bl	401560 <getenv@plt>
  406784:	cmp	x0, #0x0
  406788:	cset	w8, ne  // ne = any
  40678c:	mov	w9, #0x1                   	// #1
  406790:	eor	w8, w8, #0x1
  406794:	eor	w8, w8, w9
  406798:	str	w8, [sp, #4]
  40679c:	ldr	w8, [sp, #4]
  4067a0:	and	w8, w8, #0x1
  4067a4:	ldr	x9, [sp, #8]
  4067a8:	str	w8, [x9, #44]
  4067ac:	ldr	x9, [sp, #24]
  4067b0:	ldrb	w8, [x9]
  4067b4:	cmp	w8, #0x2d
  4067b8:	b.ne	4067d8 <feof@plt+0x5208>  // b.any
  4067bc:	ldr	x8, [sp, #8]
  4067c0:	mov	w9, #0x2                   	// #2
  4067c4:	str	w9, [x8, #40]
  4067c8:	ldr	x8, [sp, #24]
  4067cc:	add	x8, x8, #0x1
  4067d0:	str	x8, [sp, #24]
  4067d4:	b	406824 <feof@plt+0x5254>
  4067d8:	ldr	x8, [sp, #24]
  4067dc:	ldrb	w9, [x8]
  4067e0:	cmp	w9, #0x2b
  4067e4:	b.ne	406800 <feof@plt+0x5230>  // b.any
  4067e8:	ldr	x8, [sp, #8]
  4067ec:	str	wzr, [x8, #40]
  4067f0:	ldr	x8, [sp, #24]
  4067f4:	add	x8, x8, #0x1
  4067f8:	str	x8, [sp, #24]
  4067fc:	b	406824 <feof@plt+0x5254>
  406800:	ldr	x8, [sp, #8]
  406804:	ldr	w9, [x8, #44]
  406808:	cbz	w9, 406818 <feof@plt+0x5248>
  40680c:	ldr	x8, [sp, #8]
  406810:	str	wzr, [x8, #40]
  406814:	b	406824 <feof@plt+0x5254>
  406818:	ldr	x8, [sp, #8]
  40681c:	mov	w9, #0x1                   	// #1
  406820:	str	w9, [x8, #40]
  406824:	ldr	x0, [sp, #24]
  406828:	ldp	x29, x30, [sp, #48]
  40682c:	add	sp, sp, #0x40
  406830:	ret
  406834:	sub	sp, sp, #0x40
  406838:	str	x0, [sp, #56]
  40683c:	str	x1, [sp, #48]
  406840:	ldr	x8, [sp, #48]
  406844:	ldr	w9, [x8, #48]
  406848:	str	w9, [sp, #44]
  40684c:	ldr	x8, [sp, #48]
  406850:	ldr	w9, [x8, #52]
  406854:	str	w9, [sp, #40]
  406858:	ldr	x8, [sp, #48]
  40685c:	ldr	w9, [x8]
  406860:	str	w9, [sp, #36]
  406864:	ldr	w8, [sp, #36]
  406868:	ldr	w9, [sp, #40]
  40686c:	mov	w10, #0x0                   	// #0
  406870:	cmp	w8, w9
  406874:	str	w10, [sp, #4]
  406878:	b.le	406890 <feof@plt+0x52c0>
  40687c:	ldr	w8, [sp, #40]
  406880:	ldr	w9, [sp, #44]
  406884:	cmp	w8, w9
  406888:	cset	w8, gt
  40688c:	str	w8, [sp, #4]
  406890:	ldr	w8, [sp, #4]
  406894:	tbnz	w8, #0, 40689c <feof@plt+0x52cc>
  406898:	b	406aa4 <feof@plt+0x54d4>
  40689c:	ldr	w8, [sp, #36]
  4068a0:	ldr	w9, [sp, #40]
  4068a4:	subs	w8, w8, w9
  4068a8:	ldr	w9, [sp, #40]
  4068ac:	ldr	w10, [sp, #44]
  4068b0:	subs	w9, w9, w10
  4068b4:	cmp	w8, w9
  4068b8:	b.le	4069c0 <feof@plt+0x53f0>
  4068bc:	ldr	w8, [sp, #40]
  4068c0:	ldr	w9, [sp, #44]
  4068c4:	subs	w8, w8, w9
  4068c8:	str	w8, [sp, #20]
  4068cc:	str	wzr, [sp, #16]
  4068d0:	ldr	w8, [sp, #16]
  4068d4:	ldr	w9, [sp, #20]
  4068d8:	cmp	w8, w9
  4068dc:	b.ge	4069ac <feof@plt+0x53dc>  // b.tcont
  4068e0:	ldr	x8, [sp, #56]
  4068e4:	ldr	w9, [sp, #44]
  4068e8:	ldr	w10, [sp, #16]
  4068ec:	add	w9, w9, w10
  4068f0:	mov	w0, w9
  4068f4:	sxtw	x11, w0
  4068f8:	mov	x12, #0x8                   	// #8
  4068fc:	mul	x11, x12, x11
  406900:	add	x8, x8, x11
  406904:	ldr	x8, [x8]
  406908:	str	x8, [sp, #24]
  40690c:	ldr	x8, [sp, #56]
  406910:	ldr	w9, [sp, #36]
  406914:	ldr	w10, [sp, #40]
  406918:	ldr	w13, [sp, #44]
  40691c:	subs	w10, w10, w13
  406920:	subs	w9, w9, w10
  406924:	ldr	w10, [sp, #16]
  406928:	add	w9, w9, w10
  40692c:	mov	w0, w9
  406930:	sxtw	x11, w0
  406934:	mul	x11, x12, x11
  406938:	add	x8, x8, x11
  40693c:	ldr	x8, [x8]
  406940:	ldr	x11, [sp, #56]
  406944:	ldr	w9, [sp, #44]
  406948:	ldr	w10, [sp, #16]
  40694c:	add	w9, w9, w10
  406950:	mov	w0, w9
  406954:	sxtw	x14, w0
  406958:	mul	x14, x12, x14
  40695c:	add	x11, x11, x14
  406960:	str	x8, [x11]
  406964:	ldr	x8, [sp, #24]
  406968:	ldr	x11, [sp, #56]
  40696c:	ldr	w9, [sp, #36]
  406970:	ldr	w10, [sp, #40]
  406974:	ldr	w13, [sp, #44]
  406978:	subs	w10, w10, w13
  40697c:	subs	w9, w9, w10
  406980:	ldr	w10, [sp, #16]
  406984:	add	w9, w9, w10
  406988:	mov	w0, w9
  40698c:	sxtw	x14, w0
  406990:	mul	x12, x12, x14
  406994:	add	x11, x11, x12
  406998:	str	x8, [x11]
  40699c:	ldr	w8, [sp, #16]
  4069a0:	add	w8, w8, #0x1
  4069a4:	str	w8, [sp, #16]
  4069a8:	b	4068d0 <feof@plt+0x5300>
  4069ac:	ldr	w8, [sp, #20]
  4069b0:	ldr	w9, [sp, #36]
  4069b4:	subs	w8, w9, w8
  4069b8:	str	w8, [sp, #36]
  4069bc:	b	406aa0 <feof@plt+0x54d0>
  4069c0:	ldr	w8, [sp, #36]
  4069c4:	ldr	w9, [sp, #40]
  4069c8:	subs	w8, w8, w9
  4069cc:	str	w8, [sp, #12]
  4069d0:	str	wzr, [sp, #8]
  4069d4:	ldr	w8, [sp, #8]
  4069d8:	ldr	w9, [sp, #12]
  4069dc:	cmp	w8, w9
  4069e0:	b.ge	406a90 <feof@plt+0x54c0>  // b.tcont
  4069e4:	ldr	x8, [sp, #56]
  4069e8:	ldr	w9, [sp, #44]
  4069ec:	ldr	w10, [sp, #8]
  4069f0:	add	w9, w9, w10
  4069f4:	mov	w0, w9
  4069f8:	sxtw	x11, w0
  4069fc:	mov	x12, #0x8                   	// #8
  406a00:	mul	x11, x12, x11
  406a04:	add	x8, x8, x11
  406a08:	ldr	x8, [x8]
  406a0c:	str	x8, [sp, #24]
  406a10:	ldr	x8, [sp, #56]
  406a14:	ldr	w9, [sp, #40]
  406a18:	ldr	w10, [sp, #8]
  406a1c:	add	w9, w9, w10
  406a20:	mov	w0, w9
  406a24:	sxtw	x11, w0
  406a28:	mul	x11, x12, x11
  406a2c:	add	x8, x8, x11
  406a30:	ldr	x8, [x8]
  406a34:	ldr	x11, [sp, #56]
  406a38:	ldr	w9, [sp, #44]
  406a3c:	ldr	w10, [sp, #8]
  406a40:	add	w9, w9, w10
  406a44:	mov	w0, w9
  406a48:	sxtw	x13, w0
  406a4c:	mul	x13, x12, x13
  406a50:	add	x11, x11, x13
  406a54:	str	x8, [x11]
  406a58:	ldr	x8, [sp, #24]
  406a5c:	ldr	x11, [sp, #56]
  406a60:	ldr	w9, [sp, #40]
  406a64:	ldr	w10, [sp, #8]
  406a68:	add	w9, w9, w10
  406a6c:	mov	w0, w9
  406a70:	sxtw	x13, w0
  406a74:	mul	x12, x12, x13
  406a78:	add	x11, x11, x12
  406a7c:	str	x8, [x11]
  406a80:	ldr	w8, [sp, #8]
  406a84:	add	w8, w8, #0x1
  406a88:	str	w8, [sp, #8]
  406a8c:	b	4069d4 <feof@plt+0x5404>
  406a90:	ldr	w8, [sp, #12]
  406a94:	ldr	w9, [sp, #44]
  406a98:	add	w8, w9, w8
  406a9c:	str	w8, [sp, #44]
  406aa0:	b	406864 <feof@plt+0x5294>
  406aa4:	ldr	x8, [sp, #48]
  406aa8:	ldr	w9, [x8]
  406aac:	ldr	x8, [sp, #48]
  406ab0:	ldr	w10, [x8, #52]
  406ab4:	subs	w9, w9, w10
  406ab8:	ldr	x8, [sp, #48]
  406abc:	ldr	w10, [x8, #48]
  406ac0:	add	w9, w10, w9
  406ac4:	str	w9, [x8, #48]
  406ac8:	ldr	x8, [sp, #48]
  406acc:	ldr	w9, [x8]
  406ad0:	ldr	x8, [sp, #48]
  406ad4:	str	w9, [x8, #52]
  406ad8:	add	sp, sp, #0x40
  406adc:	ret
  406ae0:	sub	sp, sp, #0x70
  406ae4:	stp	x29, x30, [sp, #96]
  406ae8:	add	x29, sp, #0x60
  406aec:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  406af0:	add	x8, x8, #0x280
  406af4:	adrp	x9, 419000 <_ZdlPvm@@Base+0x12064>
  406af8:	add	x9, x9, #0xde8
  406afc:	adrp	x10, 419000 <_ZdlPvm@@Base+0x12064>
  406b00:	add	x10, x10, #0x284
  406b04:	adrp	x11, 419000 <_ZdlPvm@@Base+0x12064>
  406b08:	add	x11, x11, #0xe58
  406b0c:	adrp	x12, 419000 <_ZdlPvm@@Base+0x12064>
  406b10:	add	x12, x12, #0x288
  406b14:	stur	w0, [x29, #-4]
  406b18:	stur	x1, [x29, #-16]
  406b1c:	stur	x2, [x29, #-24]
  406b20:	stur	x3, [x29, #-32]
  406b24:	stur	x4, [x29, #-40]
  406b28:	stur	w5, [x29, #-44]
  406b2c:	str	w6, [sp, #48]
  406b30:	ldr	w13, [x8]
  406b34:	str	w13, [x9]
  406b38:	ldr	w13, [x10]
  406b3c:	str	w13, [x9, #4]
  406b40:	ldur	w0, [x29, #-4]
  406b44:	ldur	x1, [x29, #-16]
  406b48:	ldur	x2, [x29, #-24]
  406b4c:	ldur	x3, [x29, #-32]
  406b50:	ldur	x4, [x29, #-40]
  406b54:	ldur	w5, [x29, #-44]
  406b58:	ldr	w6, [sp, #48]
  406b5c:	mov	x7, x9
  406b60:	str	x8, [sp, #32]
  406b64:	str	x9, [sp, #24]
  406b68:	str	x11, [sp, #16]
  406b6c:	str	x12, [sp, #8]
  406b70:	bl	40555c <feof@plt+0x3f8c>
  406b74:	str	w0, [sp, #44]
  406b78:	ldr	x8, [sp, #24]
  406b7c:	ldr	w13, [x8]
  406b80:	ldr	x9, [sp, #32]
  406b84:	str	w13, [x9]
  406b88:	ldr	x10, [x8, #16]
  406b8c:	ldr	x11, [sp, #16]
  406b90:	str	x10, [x11]
  406b94:	ldr	w13, [x8, #8]
  406b98:	ldr	x10, [sp, #8]
  406b9c:	str	w13, [x10]
  406ba0:	ldr	w0, [sp, #44]
  406ba4:	ldp	x29, x30, [sp, #96]
  406ba8:	add	sp, sp, #0x70
  406bac:	ret
  406bb0:	sub	sp, sp, #0x30
  406bb4:	stp	x29, x30, [sp, #32]
  406bb8:	add	x29, sp, #0x20
  406bbc:	mov	x8, xzr
  406bc0:	mov	x3, x8
  406bc4:	mov	w9, wzr
  406bc8:	mov	w6, #0x1                   	// #1
  406bcc:	stur	w0, [x29, #-4]
  406bd0:	str	x1, [sp, #16]
  406bd4:	str	x2, [sp, #8]
  406bd8:	ldur	w0, [x29, #-4]
  406bdc:	ldr	x1, [sp, #16]
  406be0:	ldr	x2, [sp, #8]
  406be4:	mov	x4, x8
  406be8:	mov	w5, w9
  406bec:	bl	406ae0 <feof@plt+0x5510>
  406bf0:	ldp	x29, x30, [sp, #32]
  406bf4:	add	sp, sp, #0x30
  406bf8:	ret
  406bfc:	sub	sp, sp, #0x40
  406c00:	stp	x29, x30, [sp, #48]
  406c04:	add	x29, sp, #0x30
  406c08:	mov	w8, wzr
  406c0c:	stur	w0, [x29, #-4]
  406c10:	stur	x1, [x29, #-16]
  406c14:	str	x2, [sp, #24]
  406c18:	str	x3, [sp, #16]
  406c1c:	str	x4, [sp, #8]
  406c20:	ldur	w0, [x29, #-4]
  406c24:	ldur	x1, [x29, #-16]
  406c28:	ldr	x2, [sp, #24]
  406c2c:	ldr	x3, [sp, #16]
  406c30:	ldr	x4, [sp, #8]
  406c34:	mov	w5, w8
  406c38:	mov	w6, w8
  406c3c:	bl	406ae0 <feof@plt+0x5510>
  406c40:	ldp	x29, x30, [sp, #48]
  406c44:	add	sp, sp, #0x40
  406c48:	ret
  406c4c:	sub	sp, sp, #0x40
  406c50:	stp	x29, x30, [sp, #48]
  406c54:	add	x29, sp, #0x30
  406c58:	mov	w8, wzr
  406c5c:	stur	w0, [x29, #-4]
  406c60:	stur	x1, [x29, #-16]
  406c64:	str	x2, [sp, #24]
  406c68:	str	x3, [sp, #16]
  406c6c:	str	x4, [sp, #8]
  406c70:	str	x5, [sp]
  406c74:	ldur	w0, [x29, #-4]
  406c78:	ldur	x1, [x29, #-16]
  406c7c:	ldr	x2, [sp, #24]
  406c80:	ldr	x3, [sp, #16]
  406c84:	ldr	x4, [sp, #8]
  406c88:	ldr	x7, [sp]
  406c8c:	mov	w5, w8
  406c90:	mov	w6, w8
  406c94:	bl	40555c <feof@plt+0x3f8c>
  406c98:	ldp	x29, x30, [sp, #48]
  406c9c:	add	sp, sp, #0x40
  406ca0:	ret
  406ca4:	sub	sp, sp, #0x40
  406ca8:	stp	x29, x30, [sp, #48]
  406cac:	add	x29, sp, #0x30
  406cb0:	mov	w5, #0x1                   	// #1
  406cb4:	mov	w8, wzr
  406cb8:	stur	w0, [x29, #-4]
  406cbc:	stur	x1, [x29, #-16]
  406cc0:	str	x2, [sp, #24]
  406cc4:	str	x3, [sp, #16]
  406cc8:	str	x4, [sp, #8]
  406ccc:	ldur	w0, [x29, #-4]
  406cd0:	ldur	x1, [x29, #-16]
  406cd4:	ldr	x2, [sp, #24]
  406cd8:	ldr	x3, [sp, #16]
  406cdc:	ldr	x4, [sp, #8]
  406ce0:	mov	w6, w8
  406ce4:	bl	406ae0 <feof@plt+0x5510>
  406ce8:	ldp	x29, x30, [sp, #48]
  406cec:	add	sp, sp, #0x40
  406cf0:	ret
  406cf4:	sub	sp, sp, #0x40
  406cf8:	stp	x29, x30, [sp, #48]
  406cfc:	add	x29, sp, #0x30
  406d00:	mov	w8, #0x1                   	// #1
  406d04:	mov	w9, wzr
  406d08:	stur	w0, [x29, #-4]
  406d0c:	stur	x1, [x29, #-16]
  406d10:	str	x2, [sp, #24]
  406d14:	str	x3, [sp, #16]
  406d18:	str	x4, [sp, #8]
  406d1c:	str	x5, [sp]
  406d20:	ldur	w0, [x29, #-4]
  406d24:	ldur	x1, [x29, #-16]
  406d28:	ldr	x2, [sp, #24]
  406d2c:	ldr	x3, [sp, #16]
  406d30:	ldr	x4, [sp, #8]
  406d34:	ldr	x7, [sp]
  406d38:	mov	w5, w8
  406d3c:	mov	w6, w9
  406d40:	bl	40555c <feof@plt+0x3f8c>
  406d44:	ldp	x29, x30, [sp, #48]
  406d48:	add	sp, sp, #0x40
  406d4c:	ret
  406d50:	sub	sp, sp, #0x20
  406d54:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  406d58:	add	x8, x8, #0xe20
  406d5c:	add	x8, x8, #0x14
  406d60:	str	w0, [sp, #20]
  406d64:	str	x8, [sp, #8]
  406d68:	ldr	w9, [sp, #20]
  406d6c:	cmp	w9, #0x0
  406d70:	cset	w9, lt  // lt = tstop
  406d74:	tbnz	w9, #0, 406dc4 <feof@plt+0x57f4>
  406d78:	ldr	w8, [sp, #20]
  406d7c:	mov	w9, #0xa                   	// #10
  406d80:	sdiv	w10, w8, w9
  406d84:	mul	w10, w10, w9
  406d88:	subs	w8, w8, w10
  406d8c:	add	w8, w8, #0x30
  406d90:	ldr	x11, [sp, #8]
  406d94:	mov	x12, #0xffffffffffffffff    	// #-1
  406d98:	add	x11, x11, x12
  406d9c:	str	x11, [sp, #8]
  406da0:	strb	w8, [x11]
  406da4:	ldr	w8, [sp, #20]
  406da8:	sdiv	w8, w8, w9
  406dac:	str	w8, [sp, #20]
  406db0:	ldr	w8, [sp, #20]
  406db4:	cbnz	w8, 406d78 <feof@plt+0x57a8>
  406db8:	ldr	x8, [sp, #8]
  406dbc:	str	x8, [sp, #24]
  406dc0:	b	406e28 <feof@plt+0x5858>
  406dc4:	ldr	w8, [sp, #20]
  406dc8:	mov	w9, #0xa                   	// #10
  406dcc:	sdiv	w10, w8, w9
  406dd0:	mul	w10, w10, w9
  406dd4:	subs	w8, w8, w10
  406dd8:	mov	w10, #0x30                  	// #48
  406ddc:	subs	w8, w10, w8
  406de0:	ldr	x11, [sp, #8]
  406de4:	mov	x12, #0xffffffffffffffff    	// #-1
  406de8:	add	x11, x11, x12
  406dec:	str	x11, [sp, #8]
  406df0:	strb	w8, [x11]
  406df4:	ldr	w8, [sp, #20]
  406df8:	sdiv	w8, w8, w9
  406dfc:	str	w8, [sp, #20]
  406e00:	ldr	w8, [sp, #20]
  406e04:	cbnz	w8, 406dc4 <feof@plt+0x57f4>
  406e08:	ldr	x8, [sp, #8]
  406e0c:	mov	x9, #0xffffffffffffffff    	// #-1
  406e10:	add	x8, x8, x9
  406e14:	str	x8, [sp, #8]
  406e18:	mov	w10, #0x2d                  	// #45
  406e1c:	strb	w10, [x8]
  406e20:	ldr	x8, [sp, #8]
  406e24:	str	x8, [sp, #24]
  406e28:	ldr	x0, [sp, #24]
  406e2c:	add	sp, sp, #0x20
  406e30:	ret
  406e34:	sub	sp, sp, #0x10
  406e38:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  406e3c:	add	x8, x8, #0xe35
  406e40:	add	x8, x8, #0x14
  406e44:	str	w0, [sp, #12]
  406e48:	str	x8, [sp]
  406e4c:	ldr	w8, [sp, #12]
  406e50:	mov	w9, #0xa                   	// #10
  406e54:	udiv	w10, w8, w9
  406e58:	mul	w10, w10, w9
  406e5c:	subs	w8, w8, w10
  406e60:	add	w8, w8, #0x30
  406e64:	ldr	x11, [sp]
  406e68:	mov	x12, #0xffffffffffffffff    	// #-1
  406e6c:	add	x11, x11, x12
  406e70:	str	x11, [sp]
  406e74:	strb	w8, [x11]
  406e78:	ldr	w8, [sp, #12]
  406e7c:	udiv	w8, w8, w9
  406e80:	str	w8, [sp, #12]
  406e84:	ldr	w8, [sp, #12]
  406e88:	cbnz	w8, 406e4c <feof@plt+0x587c>
  406e8c:	ldr	x0, [sp]
  406e90:	add	sp, sp, #0x10
  406e94:	ret

0000000000406e98 <_Znwm@@Base>:
  406e98:	sub	sp, sp, #0x20
  406e9c:	stp	x29, x30, [sp, #16]
  406ea0:	add	x29, sp, #0x10
  406ea4:	str	x0, [sp, #8]
  406ea8:	ldr	x8, [sp, #8]
  406eac:	cbnz	x8, 406ebc <_Znwm@@Base+0x24>
  406eb0:	ldr	x8, [sp, #8]
  406eb4:	add	x8, x8, #0x1
  406eb8:	str	x8, [sp, #8]
  406ebc:	ldr	x8, [sp, #8]
  406ec0:	and	x0, x8, #0xffffffff
  406ec4:	bl	401520 <malloc@plt>
  406ec8:	str	x0, [sp]
  406ecc:	ldr	x8, [sp]
  406ed0:	cbnz	x8, 406f14 <_Znwm@@Base+0x7c>
  406ed4:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  406ed8:	add	x8, x8, #0xe50
  406edc:	ldr	x8, [x8]
  406ee0:	cbz	x8, 406f00 <_Znwm@@Base+0x68>
  406ee4:	adrp	x8, 419000 <_ZdlPvm@@Base+0x12064>
  406ee8:	add	x8, x8, #0xe50
  406eec:	ldr	x0, [x8]
  406ef0:	bl	406f24 <_Znwm@@Base+0x8c>
  406ef4:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  406ef8:	add	x0, x0, #0x42a
  406efc:	bl	406f24 <_Znwm@@Base+0x8c>
  406f00:	adrp	x0, 407000 <_ZdlPvm@@Base+0x64>
  406f04:	add	x0, x0, #0x6a9
  406f08:	bl	406f24 <_Znwm@@Base+0x8c>
  406f0c:	mov	w0, #0xffffffff            	// #-1
  406f10:	bl	401390 <_exit@plt>
  406f14:	ldr	x0, [sp]
  406f18:	ldp	x29, x30, [sp, #16]
  406f1c:	add	sp, sp, #0x20
  406f20:	ret
  406f24:	sub	sp, sp, #0x30
  406f28:	stp	x29, x30, [sp, #32]
  406f2c:	add	x29, sp, #0x20
  406f30:	mov	w8, #0x2                   	// #2
  406f34:	stur	x0, [x29, #-8]
  406f38:	ldur	x1, [x29, #-8]
  406f3c:	ldur	x0, [x29, #-8]
  406f40:	stur	w8, [x29, #-12]
  406f44:	str	x1, [sp, #8]
  406f48:	bl	4012f0 <strlen@plt>
  406f4c:	ldur	w8, [x29, #-12]
  406f50:	str	x0, [sp]
  406f54:	mov	w0, w8
  406f58:	ldr	x1, [sp, #8]
  406f5c:	ldr	x2, [sp]
  406f60:	bl	401510 <write@plt>
  406f64:	ldp	x29, x30, [sp, #32]
  406f68:	add	sp, sp, #0x30
  406f6c:	ret

0000000000406f70 <_ZdlPv@@Base>:
  406f70:	sub	sp, sp, #0x20
  406f74:	stp	x29, x30, [sp, #16]
  406f78:	add	x29, sp, #0x10
  406f7c:	str	x0, [sp, #8]
  406f80:	ldr	x8, [sp, #8]
  406f84:	cbz	x8, 406f90 <_ZdlPv@@Base+0x20>
  406f88:	ldr	x0, [sp, #8]
  406f8c:	bl	401370 <free@plt>
  406f90:	ldp	x29, x30, [sp, #16]
  406f94:	add	sp, sp, #0x20
  406f98:	ret

0000000000406f9c <_ZdlPvm@@Base>:
  406f9c:	sub	sp, sp, #0x20
  406fa0:	stp	x29, x30, [sp, #16]
  406fa4:	add	x29, sp, #0x10
  406fa8:	str	x0, [sp, #8]
  406fac:	str	x1, [sp]
  406fb0:	ldr	x8, [sp, #8]
  406fb4:	cbz	x8, 406fc0 <_ZdlPvm@@Base+0x24>
  406fb8:	ldr	x0, [sp, #8]
  406fbc:	bl	401370 <free@plt>
  406fc0:	ldp	x29, x30, [sp, #16]
  406fc4:	add	sp, sp, #0x20
  406fc8:	ret
  406fcc:	sub	sp, sp, #0x30
  406fd0:	stp	x29, x30, [sp, #32]
  406fd4:	add	x29, sp, #0x20
  406fd8:	str	x0, [sp, #16]
  406fdc:	ldr	x8, [sp, #16]
  406fe0:	cbnz	x8, 406ff0 <_ZdlPvm@@Base+0x54>
  406fe4:	mov	x8, xzr
  406fe8:	stur	x8, [x29, #-8]
  406fec:	b	407018 <_ZdlPvm@@Base+0x7c>
  406ff0:	ldr	x0, [sp, #16]
  406ff4:	bl	4012f0 <strlen@plt>
  406ff8:	add	x0, x0, #0x1
  406ffc:	bl	401520 <malloc@plt>
  407000:	str	x0, [sp, #8]
  407004:	ldr	x0, [sp, #8]
  407008:	ldr	x1, [sp, #16]
  40700c:	bl	4013c0 <strcpy@plt>
  407010:	ldr	x8, [sp, #8]
  407014:	stur	x8, [x29, #-8]
  407018:	ldur	x0, [x29, #-8]
  40701c:	ldp	x29, x30, [sp, #32]
  407020:	add	sp, sp, #0x30
  407024:	ret
  407028:	stp	x29, x30, [sp, #-64]!
  40702c:	mov	x29, sp
  407030:	stp	x19, x20, [sp, #16]
  407034:	adrp	x20, 418000 <_ZdlPvm@@Base+0x11064>
  407038:	add	x20, x20, #0xdc0
  40703c:	stp	x21, x22, [sp, #32]
  407040:	adrp	x21, 418000 <_ZdlPvm@@Base+0x11064>
  407044:	add	x21, x21, #0xda0
  407048:	sub	x20, x20, x21
  40704c:	mov	w22, w0
  407050:	stp	x23, x24, [sp, #48]
  407054:	mov	x23, x1
  407058:	mov	x24, x2
  40705c:	bl	401260 <_Znam@plt-0x40>
  407060:	cmp	xzr, x20, asr #3
  407064:	b.eq	407090 <_ZdlPvm@@Base+0xf4>  // b.none
  407068:	asr	x20, x20, #3
  40706c:	mov	x19, #0x0                   	// #0
  407070:	ldr	x3, [x21, x19, lsl #3]
  407074:	mov	x2, x24
  407078:	add	x19, x19, #0x1
  40707c:	mov	x1, x23
  407080:	mov	w0, w22
  407084:	blr	x3
  407088:	cmp	x20, x19
  40708c:	b.ne	407070 <_ZdlPvm@@Base+0xd4>  // b.any
  407090:	ldp	x19, x20, [sp, #16]
  407094:	ldp	x21, x22, [sp, #32]
  407098:	ldp	x23, x24, [sp, #48]
  40709c:	ldp	x29, x30, [sp], #64
  4070a0:	ret
  4070a4:	nop
  4070a8:	ret

Disassembly of section .fini:

00000000004070ac <.fini>:
  4070ac:	stp	x29, x30, [sp, #-16]!
  4070b0:	mov	x29, sp
  4070b4:	ldp	x29, x30, [sp], #16
  4070b8:	ret
