ISim log file
Running: D:/intelFPGA/18.1/Lab_Verilog/LR3/project_1/project_1.sim/sim_2/behav/LR3_TB.exe -intstyle pa -gui -tclbatch isim.cmd -wdb LR3_TB.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
