INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/DFT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/DFT_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFT_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/goertzel_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goertzel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/goertzel_sdf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goertzel_sdf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/goertzel_sdf_ff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goertzel_sdf_ff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/DFT_ff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFT_ff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/DFT_q.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFT_q
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/pfTable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfTable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/goertzel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goertzel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/goertzel_sdf_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goertzel_sdf_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/DFT_q_ff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFT_q_ff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/goertzel_ff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goertzel_ff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/goertzel_singleBin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goertzel_singleBin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_15
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_2_10
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_bhv_ver_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v" into library fifo_generator_v13_2_10
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CodeRepos/mSDFDFT/DFT/usecase/spi_slave_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/usecase/spi_slave_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/usecase/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/usecase/DFT_LFP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFT_LFP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/usecase/bandpower.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bandpower
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/usecase/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/DFT_ff_i.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFT_ff_i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/multiplier_complex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_complex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/DFT_i.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFT_i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/DFT_i_q.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFT_i_q
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/DFT_ff_i_q.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFT_ff_i_q
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/DFT_i_q_n.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFT_i_q_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/testBench/DFT_rcbi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFT_rcbi_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/testBench/DFT_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFT_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/goertzel_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goertzel_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/usecase/spi_slave_interface_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave_interface_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/usecase/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/usecase/bandpower_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bandpower_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/testBench/DFT_i_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFT_i_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CodeRepos/mSDFDFT/DFT/testBench/DFT_n_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFT_n_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.gen/sources_1/ip/xfft_0/sim/xfft_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xfft_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/hdl/lib_pkg_v1_0_rfs.vhd" into library lib_pkg_v1_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd" into library lib_cdc_v1_0_3
INFO: [VRFC 10-3107] analyzing entity 'cdc_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/hdl/lib_srl_fifo_v1_0_rfs.vhd" into library lib_srl_fifo_v1_0_4
INFO: [VRFC 10-3107] analyzing entity 'cntr_incr_decr_addn_f'
INFO: [VRFC 10-3107] analyzing entity 'dynshreg_f'
INFO: [VRFC 10-3107] analyzing entity 'srl_fifo_rbu_f'
INFO: [VRFC 10-3107] analyzing entity 'srl_fifo_f'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.vhd" into library fifo_generator_v13_2_10
INFO: [VRFC 10-3107] analyzing entity 'input_blk'
INFO: [VRFC 10-3107] analyzing entity 'output_blk'
INFO: [VRFC 10-3107] analyzing entity 'shft_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'shft_ram'
INFO: [VRFC 10-3107] analyzing entity 'wr_pf_as'
INFO: [VRFC 10-3107] analyzing entity 'wr_pf_ss'
INFO: [VRFC 10-3107] analyzing entity 'rd_pe_as'
INFO: [VRFC 10-3107] analyzing entity 'rd_pe_ss'
INFO: [VRFC 10-3107] analyzing entity 'synchronizer_ff'
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-3107] analyzing entity 'bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'clk_x_pntrs_builtin'
INFO: [VRFC 10-3107] analyzing entity 'logic_builtin'
INFO: [VRFC 10-3107] analyzing entity 'builtin_prim'
INFO: [VRFC 10-3107] analyzing entity 'builtin_extdepth'
INFO: [VRFC 10-3107] analyzing entity 'builtin_top'
INFO: [VRFC 10-3107] analyzing entity 'reset_builtin'
INFO: [VRFC 10-3107] analyzing entity 'builtin_prim_v6'
INFO: [VRFC 10-3107] analyzing entity 'builtin_extdepth_v6'
INFO: [VRFC 10-3107] analyzing entity 'builtin_extdepth_low_latency'
INFO: [VRFC 10-3107] analyzing entity 'builtin_top_v6'
INFO: [VRFC 10-3107] analyzing entity 'fifo_generator_v13_2_10_builtin'
INFO: [VRFC 10-3107] analyzing entity 'bram_sync_reg'
INFO: [VRFC 10-3107] analyzing entity 'bram_fifo_rstlogic'
INFO: [VRFC 10-3107] analyzing entity 'reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'fifo_generator_v13_2_10_synth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/hdl/lib_fifo_v1_0_rfs.vhd" into library lib_fifo_v1_0_19
INFO: [VRFC 10-3107] analyzing entity 'async_fifo_fg'
INFO: [VRFC 10-3107] analyzing entity 'sync_fifo_fg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'pselect_f'
INFO: [VRFC 10-3107] analyzing entity 'address_decoder'
INFO: [VRFC 10-3107] analyzing entity 'slave_attachment'
INFO: [VRFC 10-3107] analyzing entity 'axi_lite_ipif'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/hdl/interrupt_control_v3_1_vh_rfs.vhd" into library interrupt_control_v3_1_5
INFO: [VRFC 10-3107] analyzing entity 'interrupt_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/hdl/axi_quad_spi_v3_2_rfs.vhd" into library axi_quad_spi_v3_2_31
INFO: [VRFC 10-3107] analyzing entity 'pselect_f'
INFO: [VRFC 10-3107] analyzing entity 'counter_f'
INFO: [VRFC 10-3107] analyzing entity 'soft_reset'
INFO: [VRFC 10-3107] analyzing entity 'xip_cross_clk_sync'
INFO: [VRFC 10-3107] analyzing entity 'reset_sync_module'
INFO: [VRFC 10-3107] analyzing entity 'qspi_status_slave_sel_reg'
INFO: [VRFC 10-3107] analyzing entity 'qspi_startup_block'
INFO: [VRFC 10-3107] analyzing entity 'qspi_receive_transmit_reg'
INFO: [VRFC 10-3107] analyzing entity 'qspi_occupancy_reg'
INFO: [VRFC 10-3107] analyzing entity 'qspi_mode_control_logic'
INFO: [VRFC 10-3107] analyzing entity 'qspi_mode_0_module'
INFO: [VRFC 10-3107] analyzing entity 'qspi_look_up_logic'
INFO: [VRFC 10-3107] analyzing entity 'qspi_fifo_ifmodule'
INFO: [VRFC 10-3107] analyzing entity 'qspi_cntrl_reg'
INFO: [VRFC 10-3107] analyzing entity 'qspi_address_decoder'
INFO: [VRFC 10-3107] analyzing entity 'qspi_dual_quad_mode'
INFO: [VRFC 10-3107] analyzing entity 'cross_clk_sync_fifo_1'
INFO: [VRFC 10-3107] analyzing entity 'cross_clk_sync_fifo_0'
INFO: [VRFC 10-3107] analyzing entity 'xip_status_reg'
INFO: [VRFC 10-3107] analyzing entity 'xip_cntrl_reg'
INFO: [VRFC 10-3107] analyzing entity 'qspi_core_interface'
INFO: [VRFC 10-3107] analyzing entity 'axi_qspi_xip_if'
INFO: [VRFC 10-3107] analyzing entity 'axi_qspi_enhanced_mode'
INFO: [VRFC 10-3107] analyzing entity 'axi_quad_spi_top'
INFO: [VRFC 10-3107] analyzing entity 'axi_quad_spi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.gen/sources_1/ip/spi/sim/spi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CodeRepos/mSDFDFT/DFT/usecase/spi_slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_slave'
