Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May  2 12:50:22 2019
| Host         : DESKTOP-HH6DDCC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file roodScherm_timing_summary_routed.rpt -pb roodScherm_timing_summary_routed.pb -rpx roodScherm_timing_summary_routed.rpx -warn_on_violation
| Design       : roodScherm
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.137        0.000                      0                   50        0.175        0.000                      0                   50        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
CLK                    {0.000 5.000}      10.000          100.000         
  clk_25MHz_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0   {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_25MHz_clk_wiz_0       36.137        0.000                      0                   50        0.175        0.000                      0                   50       19.363        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                    37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.137ns  (required time - arrival time)
  Source:                 Vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25MHz_clk_wiz_0 rise@39.725ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.934ns (31.183%)  route 2.061ns (68.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.291 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.707    -0.833    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  Vcount_reg[6]/Q
                         net (fo=7, routed)           0.856     0.479    Vcount_reg__0[6]
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.152     0.631 f  Vcount[9]_i_3/O
                         net (fo=1, routed)           0.661     1.293    Vcount[9]_i_3_n_0
    SLICE_X1Y139         LUT6 (Prop_lut6_I2_O)        0.326     1.619 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.543     2.162    Vcount
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.291    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[0]/C
                         clock pessimism              0.601    38.892    
                         clock uncertainty           -0.164    38.728    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    38.299    Vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                 36.137    

Slack (MET) :             36.137ns  (required time - arrival time)
  Source:                 Vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25MHz_clk_wiz_0 rise@39.725ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.934ns (31.183%)  route 2.061ns (68.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.291 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.707    -0.833    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  Vcount_reg[6]/Q
                         net (fo=7, routed)           0.856     0.479    Vcount_reg__0[6]
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.152     0.631 f  Vcount[9]_i_3/O
                         net (fo=1, routed)           0.661     1.293    Vcount[9]_i_3_n_0
    SLICE_X1Y139         LUT6 (Prop_lut6_I2_O)        0.326     1.619 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.543     2.162    Vcount
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.291    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[1]/C
                         clock pessimism              0.601    38.892    
                         clock uncertainty           -0.164    38.728    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    38.299    Vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                 36.137    

Slack (MET) :             36.137ns  (required time - arrival time)
  Source:                 Vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25MHz_clk_wiz_0 rise@39.725ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.934ns (31.183%)  route 2.061ns (68.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.291 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.707    -0.833    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  Vcount_reg[6]/Q
                         net (fo=7, routed)           0.856     0.479    Vcount_reg__0[6]
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.152     0.631 f  Vcount[9]_i_3/O
                         net (fo=1, routed)           0.661     1.293    Vcount[9]_i_3_n_0
    SLICE_X1Y139         LUT6 (Prop_lut6_I2_O)        0.326     1.619 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.543     2.162    Vcount
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.291    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[5]/C
                         clock pessimism              0.601    38.892    
                         clock uncertainty           -0.164    38.728    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    38.299    Vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                 36.137    

Slack (MET) :             36.137ns  (required time - arrival time)
  Source:                 Vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25MHz_clk_wiz_0 rise@39.725ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.934ns (31.183%)  route 2.061ns (68.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.291 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.707    -0.833    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  Vcount_reg[6]/Q
                         net (fo=7, routed)           0.856     0.479    Vcount_reg__0[6]
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.152     0.631 f  Vcount[9]_i_3/O
                         net (fo=1, routed)           0.661     1.293    Vcount[9]_i_3_n_0
    SLICE_X1Y139         LUT6 (Prop_lut6_I2_O)        0.326     1.619 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.543     2.162    Vcount
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.291    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[6]/C
                         clock pessimism              0.601    38.892    
                         clock uncertainty           -0.164    38.728    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    38.299    Vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                 36.137    

Slack (MET) :             36.243ns  (required time - arrival time)
  Source:                 Vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25MHz_clk_wiz_0 rise@39.725ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.934ns (32.603%)  route 1.931ns (67.397%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.291 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.707    -0.833    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  Vcount_reg[6]/Q
                         net (fo=7, routed)           0.856     0.479    Vcount_reg__0[6]
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.152     0.631 f  Vcount[9]_i_3/O
                         net (fo=1, routed)           0.661     1.293    Vcount[9]_i_3_n_0
    SLICE_X1Y139         LUT6 (Prop_lut6_I2_O)        0.326     1.619 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.413     2.032    Vcount
    SLICE_X0Y139         FDRE                                         r  Vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.291    pixelClock
    SLICE_X0Y139         FDRE                                         r  Vcount_reg[7]/C
                         clock pessimism              0.576    38.867    
                         clock uncertainty           -0.164    38.703    
    SLICE_X0Y139         FDRE (Setup_fdre_C_R)       -0.429    38.274    Vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                          -2.032    
  -------------------------------------------------------------------
                         slack                                 36.243    

Slack (MET) :             36.243ns  (required time - arrival time)
  Source:                 Vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25MHz_clk_wiz_0 rise@39.725ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.934ns (32.603%)  route 1.931ns (67.397%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.291 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.707    -0.833    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  Vcount_reg[6]/Q
                         net (fo=7, routed)           0.856     0.479    Vcount_reg__0[6]
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.152     0.631 f  Vcount[9]_i_3/O
                         net (fo=1, routed)           0.661     1.293    Vcount[9]_i_3_n_0
    SLICE_X1Y139         LUT6 (Prop_lut6_I2_O)        0.326     1.619 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.413     2.032    Vcount
    SLICE_X0Y139         FDRE                                         r  Vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.291    pixelClock
    SLICE_X0Y139         FDRE                                         r  Vcount_reg[8]/C
                         clock pessimism              0.576    38.867    
                         clock uncertainty           -0.164    38.703    
    SLICE_X0Y139         FDRE (Setup_fdre_C_R)       -0.429    38.274    Vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                          -2.032    
  -------------------------------------------------------------------
                         slack                                 36.243    

Slack (MET) :             36.243ns  (required time - arrival time)
  Source:                 Vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25MHz_clk_wiz_0 rise@39.725ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.934ns (32.603%)  route 1.931ns (67.397%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.291 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.707    -0.833    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  Vcount_reg[6]/Q
                         net (fo=7, routed)           0.856     0.479    Vcount_reg__0[6]
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.152     0.631 f  Vcount[9]_i_3/O
                         net (fo=1, routed)           0.661     1.293    Vcount[9]_i_3_n_0
    SLICE_X1Y139         LUT6 (Prop_lut6_I2_O)        0.326     1.619 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.413     2.032    Vcount
    SLICE_X0Y139         FDRE                                         r  Vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.291    pixelClock
    SLICE_X0Y139         FDRE                                         r  Vcount_reg[9]/C
                         clock pessimism              0.576    38.867    
                         clock uncertainty           -0.164    38.703    
    SLICE_X0Y139         FDRE (Setup_fdre_C_R)       -0.429    38.274    Vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                          -2.032    
  -------------------------------------------------------------------
                         slack                                 36.243    

Slack (MET) :             36.247ns  (required time - arrival time)
  Source:                 Vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25MHz_clk_wiz_0 rise@39.725ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.934ns (32.653%)  route 1.926ns (67.347%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.291 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.707    -0.833    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  Vcount_reg[6]/Q
                         net (fo=7, routed)           0.856     0.479    Vcount_reg__0[6]
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.152     0.631 f  Vcount[9]_i_3/O
                         net (fo=1, routed)           0.661     1.293    Vcount[9]_i_3_n_0
    SLICE_X1Y139         LUT6 (Prop_lut6_I2_O)        0.326     1.619 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.409     2.027    Vcount
    SLICE_X1Y139         FDRE                                         r  Vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.291    pixelClock
    SLICE_X1Y139         FDRE                                         r  Vcount_reg[2]/C
                         clock pessimism              0.576    38.867    
                         clock uncertainty           -0.164    38.703    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    38.274    Vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                          -2.027    
  -------------------------------------------------------------------
                         slack                                 36.247    

Slack (MET) :             36.247ns  (required time - arrival time)
  Source:                 Vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25MHz_clk_wiz_0 rise@39.725ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.934ns (32.653%)  route 1.926ns (67.347%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.291 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.707    -0.833    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  Vcount_reg[6]/Q
                         net (fo=7, routed)           0.856     0.479    Vcount_reg__0[6]
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.152     0.631 f  Vcount[9]_i_3/O
                         net (fo=1, routed)           0.661     1.293    Vcount[9]_i_3_n_0
    SLICE_X1Y139         LUT6 (Prop_lut6_I2_O)        0.326     1.619 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.409     2.027    Vcount
    SLICE_X1Y139         FDRE                                         r  Vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.291    pixelClock
    SLICE_X1Y139         FDRE                                         r  Vcount_reg[3]/C
                         clock pessimism              0.576    38.867    
                         clock uncertainty           -0.164    38.703    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    38.274    Vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                          -2.027    
  -------------------------------------------------------------------
                         slack                                 36.247    

Slack (MET) :             36.247ns  (required time - arrival time)
  Source:                 Vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25MHz_clk_wiz_0 rise@39.725ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.934ns (32.653%)  route 1.926ns (67.347%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.291 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.707    -0.833    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  Vcount_reg[6]/Q
                         net (fo=7, routed)           0.856     0.479    Vcount_reg__0[6]
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.152     0.631 f  Vcount[9]_i_3/O
                         net (fo=1, routed)           0.661     1.293    Vcount[9]_i_3_n_0
    SLICE_X1Y139         LUT6 (Prop_lut6_I2_O)        0.326     1.619 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.409     2.027    Vcount
    SLICE_X1Y139         FDRE                                         r  Vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.291    pixelClock
    SLICE_X1Y139         FDRE                                         r  Vcount_reg[4]/C
                         clock pessimism              0.576    38.867    
                         clock uncertainty           -0.164    38.703    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    38.274    Vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                          -2.027    
  -------------------------------------------------------------------
                         slack                                 36.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.499%)  route 0.094ns (33.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    pixelClock
    SLICE_X1Y142         FDRE                                         r  Hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Hcount_reg[8]/Q
                         net (fo=6, routed)           0.094    -0.332    Hcount_reg__0[8]
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.045    -0.287 r  Hcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.287    p_0_in[9]
    SLICE_X0Y142         FDRE                                         r  Hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    pixelClock
    SLICE_X0Y142         FDRE                                         r  Hcount_reg[9]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.092    -0.462    Hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.201%)  route 0.120ns (38.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    pixelClock
    SLICE_X0Y142         FDRE                                         r  Hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Hcount_reg[4]/Q
                         net (fo=8, routed)           0.120    -0.306    Hcount_reg__0[4]
    SLICE_X1Y142         LUT5 (Prop_lut5_I2_O)        0.048    -0.258 r  Hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    p_0_in[7]
    SLICE_X1Y142         FDRE                                         r  Hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    pixelClock
    SLICE_X1Y142         FDRE                                         r  Hcount_reg[7]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.107    -0.447    Hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.821%)  route 0.120ns (39.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    pixelClock
    SLICE_X0Y142         FDRE                                         r  Hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Hcount_reg[4]/Q
                         net (fo=8, routed)           0.120    -0.306    Hcount_reg__0[4]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.045    -0.261 r  Hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    p_0_in[6]
    SLICE_X1Y142         FDRE                                         r  Hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    pixelClock
    SLICE_X1Y142         FDRE                                         r  Hcount_reg[6]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.091    -0.463    Hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.622%)  route 0.121ns (39.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    pixelClock
    SLICE_X0Y142         FDRE                                         r  Hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Hcount_reg[4]/Q
                         net (fo=8, routed)           0.121    -0.305    Hcount_reg__0[4]
    SLICE_X1Y142         LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  Hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    p_0_in[8]
    SLICE_X1Y142         FDRE                                         r  Hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    pixelClock
    SLICE_X1Y142         FDRE                                         r  Hcount_reg[8]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.092    -0.462    Hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.035%)  route 0.142ns (42.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    pixelClock
    SLICE_X1Y141         FDRE                                         r  Hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Hcount_reg[0]/Q
                         net (fo=10, routed)          0.142    -0.284    Hcount_reg__0[0]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.048    -0.236 r  Hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    p_0_in[3]
    SLICE_X0Y141         FDRE                                         r  Hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    pixelClock
    SLICE_X0Y141         FDRE                                         r  Hcount_reg[3]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.107    -0.447    Hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    pixelClock
    SLICE_X1Y141         FDRE                                         r  Hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Hcount_reg[0]/Q
                         net (fo=10, routed)          0.142    -0.284    Hcount_reg__0[0]
    SLICE_X0Y141         LUT3 (Prop_lut3_I1_O)        0.045    -0.239 r  Hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    p_0_in[2]
    SLICE_X0Y141         FDRE                                         r  Hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    pixelClock
    SLICE_X0Y141         FDRE                                         r  Hcount_reg[2]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.091    -0.463    Hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.442%)  route 0.169ns (47.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    pixelClock
    SLICE_X1Y139         FDRE                                         r  Vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Vcount_reg[2]/Q
                         net (fo=9, routed)           0.169    -0.258    Vcount_reg__0[2]
    SLICE_X0Y140         LUT6 (Prop_lut6_I5_O)        0.045    -0.213 r  Vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    p_0_in__0[5]
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[5]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.092    -0.459    Vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.680%)  route 0.167ns (47.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    pixelClock
    SLICE_X0Y139         FDRE                                         r  Vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Vcount_reg[9]/Q
                         net (fo=5, routed)           0.167    -0.260    Vcount_reg__0[9]
    SLICE_X0Y139         LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  Vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    p_0_in__0[9]
    SLICE_X0Y139         FDRE                                         r  Vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    pixelClock
    SLICE_X0Y139         FDRE                                         r  Vcount_reg[9]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y139         FDRE (Hold_fdre_C_D)         0.092    -0.476    Vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Vcount_reg[6]/Q
                         net (fo=7, routed)           0.173    -0.253    Vcount_reg__0[6]
    SLICE_X0Y140         LUT3 (Prop_lut3_I0_O)        0.045    -0.208 r  Vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    p_0_in__0[6]
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    pixelClock
    SLICE_X0Y140         FDRE                                         r  Vcount_reg[6]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.092    -0.475    Vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.580%)  route 0.202ns (52.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    pixelClock
    SLICE_X1Y141         FDRE                                         r  Hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Hcount_reg[0]/Q
                         net (fo=10, routed)          0.202    -0.225    Hcount_reg__0[0]
    SLICE_X1Y141         LUT2 (Prop_lut2_I1_O)        0.042    -0.183 r  Hcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    p_0_in[1]
    SLICE_X1Y141         FDRE                                         r  Hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    pixelClock
    SLICE_X1Y141         FDRE                                         r  Hcount_reg[1]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.107    -0.460    Hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y141     Hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y141     Hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y141     Hcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y141     Hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y142     Hcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y142     Hcount_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y142     Hcount_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y142     Hcount_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y141     Hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y141     Hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     Hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     Hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y142     Hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y142     Hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     Hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     Hcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y142     Hcount_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y142     Hcount_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y140     Vcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y140     Vcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y139     Vcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y139     Vcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y139     Vcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y140     Vcount_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y140     Vcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y139     Vcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y139     Vcount_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y139     Vcount_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT



