

================================================================
== Vivado HLS Report for 'split_hw_3'
================================================================
* Date:           Mon Jul  3 14:34:47 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_Folder_Special
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.644|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   52|   52|   52|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   51|   51|        17|          -|          -|     3|    no    |
        | + Loop 1.1  |    4|    4|         2|          1|          1|     4|    yes   |
        | + Loop 1.2  |    8|    8|         2|          1|          1|     8|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%str = alloca [8 x i8], align 1" [Chacha/chacha.cpp:7]   --->   Operation 9 'alloca' 'str' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24> <RAM>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [Chacha/chacha.cpp:9]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%count_0 = phi i5 [ 0, %0 ], [ %count, %4 ]"   --->   Operation 11 'phi' 'count_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %4 ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.95ns)   --->   "%icmp_ln9 = icmp eq i2 %i_0, -1" [Chacha/chacha.cpp:9]   --->   Operation 13 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [Chacha/chacha.cpp:9]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %5, label %2" [Chacha/chacha.cpp:9]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%count2 = or i5 %count_0, 6" [Chacha/chacha.cpp:11]   --->   Operation 17 'or' 'count2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i5 %count2 to i6" [Chacha/chacha.cpp:11]   --->   Operation 18 'zext' 'zext_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %3" [Chacha/chacha.cpp:12]   --->   Operation 19 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [Chacha/chacha.cpp:25]   --->   Operation 20 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%count3_0 = phi i4 [ 0, %2 ], [ %count3, %hls_label_0 ]"   --->   Operation 21 'phi' 'count3_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%count2_0 = phi i6 [ %zext_ln11, %2 ], [ %count2_2, %hls_label_0 ]"   --->   Operation 22 'phi' 'count2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %2 ], [ %j, %hls_label_0 ]"   --->   Operation 23 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln12 = icmp eq i3 %j_0, -4" [Chacha/chacha.cpp:12]   --->   Operation 24 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 25 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [Chacha/chacha.cpp:12]   --->   Operation 26 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %.preheader.preheader, label %hls_label_0" [Chacha/chacha.cpp:12]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i6 %count2_0 to i7" [Chacha/chacha.cpp:12]   --->   Operation 28 'sext' 'sext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i6 %count2_0 to i64" [Chacha/chacha.cpp:14]   --->   Operation 29 'sext' 'sext_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%key_addr = getelementptr [24 x i8]* %key, i64 0, i64 %sext_ln14" [Chacha/chacha.cpp:14]   --->   Operation 30 'getelementptr' 'key_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (2.32ns)   --->   "%key_load = load i8* %key_addr, align 1" [Chacha/chacha.cpp:14]   --->   Operation 31 'load' 'key_load' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln15_1 = or i7 %sext_ln12, 1" [Chacha/chacha.cpp:15]   --->   Operation 32 'or' 'or_ln15_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i7 %or_ln15_1 to i64" [Chacha/chacha.cpp:15]   --->   Operation 33 'sext' 'sext_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%key_addr_2 = getelementptr [24 x i8]* %key, i64 0, i64 %sext_ln15" [Chacha/chacha.cpp:15]   --->   Operation 34 'getelementptr' 'key_addr_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (2.32ns)   --->   "%key_load_2 = load i8* %key_addr_2, align 1" [Chacha/chacha.cpp:15]   --->   Operation 35 'load' 'key_load_2' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24> <RAM>
ST_3 : Operation 36 [1/1] (1.82ns)   --->   "%count2_2 = add i6 -2, %count2_0" [Chacha/chacha.cpp:17]   --->   Operation 36 'add' 'count2_2' <Predicate = (!icmp_ln12)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i4 %count3_0 to i3" [Chacha/chacha.cpp:12]   --->   Operation 37 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [Chacha/chacha.cpp:12]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:13]   --->   Operation 39 'specpipeline' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (2.32ns)   --->   "%key_load = load i8* %key_addr, align 1" [Chacha/chacha.cpp:14]   --->   Operation 40 'load' 'key_load' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i4 %count3_0 to i64" [Chacha/chacha.cpp:14]   --->   Operation 41 'zext' 'zext_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%str_addr = getelementptr inbounds [8 x i8]* %str, i64 0, i64 %zext_ln14" [Chacha/chacha.cpp:14]   --->   Operation 42 'getelementptr' 'str_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.32ns)   --->   "store i8 %key_load, i8* %str_addr, align 1" [Chacha/chacha.cpp:14]   --->   Operation 43 'store' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24> <RAM>
ST_4 : Operation 44 [1/2] (2.32ns)   --->   "%key_load_2 = load i8* %key_addr_2, align 1" [Chacha/chacha.cpp:15]   --->   Operation 44 'load' 'key_load_2' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln15 = or i3 %trunc_ln12, 1" [Chacha/chacha.cpp:15]   --->   Operation 45 'or' 'or_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i3 %or_ln15 to i64" [Chacha/chacha.cpp:15]   --->   Operation 46 'zext' 'zext_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%str_addr_3 = getelementptr inbounds [8 x i8]* %str, i64 0, i64 %zext_ln15" [Chacha/chacha.cpp:15]   --->   Operation 47 'getelementptr' 'str_addr_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.32ns)   --->   "store i8 %key_load_2, i8* %str_addr_3, align 1" [Chacha/chacha.cpp:15]   --->   Operation 48 'store' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24> <RAM>
ST_4 : Operation 49 [1/1] (1.73ns)   --->   "%count3 = add i4 2, %count3_0" [Chacha/chacha.cpp:16]   --->   Operation 49 'add' 'count3' <Predicate = (!icmp_ln12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [Chacha/chacha.cpp:18]   --->   Operation 50 'specregionend' 'empty_51' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %3" [Chacha/chacha.cpp:12]   --->   Operation 51 'br' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i_0, i3 0)" [Chacha/chacha.cpp:21]   --->   Operation 52 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %tmp_s to i6" [Chacha/chacha.cpp:19]   --->   Operation 53 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader" [Chacha/chacha.cpp:19]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 4> <Delay = 2.32>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%j1_0 = phi i4 [ %j_2, %hls_label_1 ], [ 0, %.preheader.preheader ]"   --->   Operation 55 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp eq i4 %j1_0, -8" [Chacha/chacha.cpp:19]   --->   Operation 56 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 57 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.73ns)   --->   "%j_2 = add i4 %j1_0, 1" [Chacha/chacha.cpp:19]   --->   Operation 58 'add' 'j_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %4, label %hls_label_1" [Chacha/chacha.cpp:19]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %j1_0 to i64" [Chacha/chacha.cpp:21]   --->   Operation 60 'zext' 'zext_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i4 %j1_0 to i6" [Chacha/chacha.cpp:21]   --->   Operation 61 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln21 = add i6 %zext_ln19, %zext_ln21_1" [Chacha/chacha.cpp:21]   --->   Operation 62 'add' 'add_ln21' <Predicate = (!icmp_ln19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%str_addr_4 = getelementptr inbounds [8 x i8]* %str, i64 0, i64 %zext_ln21" [Chacha/chacha.cpp:21]   --->   Operation 63 'getelementptr' 'str_addr_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (2.32ns)   --->   "%str_load = load i8* %str_addr_4, align 1" [Chacha/chacha.cpp:21]   --->   Operation 64 'load' 'str_load' <Predicate = (!icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24> <RAM>

State 7 <SV = 5> <Delay = 4.64>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [Chacha/chacha.cpp:19]   --->   Operation 65 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:20]   --->   Operation 66 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i6 %add_ln21 to i64" [Chacha/chacha.cpp:21]   --->   Operation 67 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%new_arr_addr = getelementptr [24 x i8]* %new_arr, i64 0, i64 %zext_ln21_2" [Chacha/chacha.cpp:21]   --->   Operation 68 'getelementptr' 'new_arr_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 69 [1/2] (2.32ns)   --->   "%str_load = load i8* %str_addr_4, align 1" [Chacha/chacha.cpp:21]   --->   Operation 69 'load' 'str_load' <Predicate = (!icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24> <RAM>
ST_7 : Operation 70 [1/1] (2.32ns)   --->   "store i8 %str_load, i8* %new_arr_addr, align 1" [Chacha/chacha.cpp:21]   --->   Operation 70 'store' <Predicate = (!icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24> <RAM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_5)" [Chacha/chacha.cpp:22]   --->   Operation 71 'specregionend' 'empty_53' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader" [Chacha/chacha.cpp:19]   --->   Operation 72 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.78>
ST_8 : Operation 73 [1/1] (1.78ns)   --->   "%count = add i5 %count_0, 8" [Chacha/chacha.cpp:23]   --->   Operation 73 'add' 'count' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br label %1" [Chacha/chacha.cpp:9]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('count') with incoming values : ('count', Chacha/chacha.cpp:23) [6]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('count3') with incoming values : ('count3', Chacha/chacha.cpp:16) [17]  (1.77 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'phi' operation ('count2') with incoming values : ('zext_ln11', Chacha/chacha.cpp:11) ('count2', Chacha/chacha.cpp:17) [18]  (0 ns)
	'getelementptr' operation ('key_addr', Chacha/chacha.cpp:14) [30]  (0 ns)
	'load' operation ('key_load', Chacha/chacha.cpp:14) on array 'key' [31]  (2.32 ns)

 <State 4>: 4.64ns
The critical path consists of the following:
	'load' operation ('key_load', Chacha/chacha.cpp:14) on array 'key' [31]  (2.32 ns)
	'store' operation ('store_ln14', Chacha/chacha.cpp:14) of variable 'key_load', Chacha/chacha.cpp:14 on array 'str', Chacha/chacha.cpp:7 [34]  (2.32 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', Chacha/chacha.cpp:19) [52]  (1.77 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Chacha/chacha.cpp:19) [52]  (0 ns)
	'getelementptr' operation ('str_addr_4', Chacha/chacha.cpp:21) [65]  (0 ns)
	'load' operation ('str_load', Chacha/chacha.cpp:21) on array 'str', Chacha/chacha.cpp:7 [66]  (2.32 ns)

 <State 7>: 4.64ns
The critical path consists of the following:
	'load' operation ('str_load', Chacha/chacha.cpp:21) on array 'str', Chacha/chacha.cpp:7 [66]  (2.32 ns)
	'store' operation ('store_ln21', Chacha/chacha.cpp:21) of variable 'str_load', Chacha/chacha.cpp:21 on array 'new_arr' [67]  (2.32 ns)

 <State 8>: 1.78ns
The critical path consists of the following:
	'add' operation ('count', Chacha/chacha.cpp:23) [71]  (1.78 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
