{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744200338817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744200338817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 20:05:38 2025 " "Processing started: Wed Apr  9 20:05:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744200338817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200338817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lanqiao_16_mocks_03 -c lanqiao_16_mocks_03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lanqiao_16_mocks_03 -c lanqiao_16_mocks_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200338817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744200339016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744200339016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_send_11bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_send_11bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_send_11bytes " "Found entity 1: uart_send_11bytes" {  } { { "../rtl/uart_send_11bytes.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_send_11bytes.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744200344184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200344184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_ctrler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_ctrler.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrler " "Found entity 1: uart_ctrler" {  } { { "../rtl/uart_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_ctrler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744200344185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200344185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744200344187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200344187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/num_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/num_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_cnt " "Found entity 1: num_cnt" {  } { { "../rtl/num_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/num_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744200344188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200344188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/key.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744200344189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200344189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/bit_to_caseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/bit_to_caseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_to_caseg " "Found entity 1: bit_to_caseg" {  } { { "../rtl/bit_to_caseg.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/bit_to_caseg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744200344191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200344191 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_ctrler uart_ctrler.v(21) " "Verilog HDL Parameter Declaration warning at uart_ctrler.v(21): Parameter Declaration in module \"uart_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/uart_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_ctrler.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744200344191 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_ctrler uart_ctrler.v(22) " "Verilog HDL Parameter Declaration warning at uart_ctrler.v(22): Parameter Declaration in module \"uart_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/uart_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_ctrler.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744200344191 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_ctrler uart_ctrler.v(26) " "Verilog HDL Parameter Declaration warning at uart_ctrler.v(26): Parameter Declaration in module \"uart_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/uart_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_ctrler.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744200344191 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_ctrler uart_ctrler.v(123) " "Verilog HDL Parameter Declaration warning at uart_ctrler.v(123): Parameter Declaration in module \"uart_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/uart_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_ctrler.v" 123 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744200344191 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_ctrler uart_ctrler.v(124) " "Verilog HDL Parameter Declaration warning at uart_ctrler.v(124): Parameter Declaration in module \"uart_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/uart_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_ctrler.v" 124 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744200344191 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_ctrler uart_ctrler.v(128) " "Verilog HDL Parameter Declaration warning at uart_ctrler.v(128): Parameter Declaration in module \"uart_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/uart_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_ctrler.v" 128 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744200344191 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_send_11bytes uart_send_11bytes.v(39) " "Verilog HDL Parameter Declaration warning at uart_send_11bytes.v(39): Parameter Declaration in module \"uart_send_11bytes\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/uart_send_11bytes.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_send_11bytes.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744200344191 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(15) " "Verilog HDL Parameter Declaration warning at key.v(15): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/key.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744200344192 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(26) " "Verilog HDL Parameter Declaration warning at key.v(26): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/key.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744200344192 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(27) " "Verilog HDL Parameter Declaration warning at key.v(27): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/key.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744200344192 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(49) " "Verilog HDL Parameter Declaration warning at key.v(49): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/key.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744200344192 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(71) " "Verilog HDL Parameter Declaration warning at key.v(71): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/key.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744200344192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744200344214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_module.v(65) " "Verilog HDL assignment warning at top_module.v(65): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344215 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_module.v(66) " "Verilog HDL assignment warning at top_module.v(66): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344215 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_module.v(67) " "Verilog HDL assignment warning at top_module.v(67): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344215 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.v(74) " "Verilog HDL assignment warning at top_module.v(74): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344215 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.v(75) " "Verilog HDL assignment warning at top_module.v(75): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344215 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.v(76) " "Verilog HDL assignment warning at top_module.v(76): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344215 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.v(96) " "Verilog HDL assignment warning at top_module.v(96): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344215 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.v(97) " "Verilog HDL assignment warning at top_module.v(97): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344215 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top_module.v(144) " "Verilog HDL assignment warning at top_module.v(144): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344215 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top_module.v(145) " "Verilog HDL assignment warning at top_module.v(145): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344215 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top_module.v(146) " "Verilog HDL assignment warning at top_module.v(146): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344215 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:key1_inst " "Elaborating entity \"key\" for hierarchy \"key:key1_inst\"" {  } { { "../rtl/top_module.v" "key1_inst" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744200344216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key.v(22) " "Verilog HDL assignment warning at key.v(22): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/key.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344217 "|top_module|key:key1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key.v(34) " "Verilog HDL assignment warning at key.v(34): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/key.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344217 "|top_module|key:key1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_cnt num_cnt:num_cnt_inst " "Elaborating entity \"num_cnt\" for hierarchy \"num_cnt:num_cnt_inst\"" {  } { { "../rtl/top_module.v" "num_cnt_inst" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744200344219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 num_cnt.v(22) " "Verilog HDL assignment warning at num_cnt.v(22): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/num_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/num_cnt.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344219 "|top_module|num_cnt:num_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 num_cnt.v(24) " "Verilog HDL assignment warning at num_cnt.v(24): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/num_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/num_cnt.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344219 "|top_module|num_cnt:num_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 num_cnt.v(25) " "Verilog HDL assignment warning at num_cnt.v(25): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/num_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/num_cnt.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344219 "|top_module|num_cnt:num_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 num_cnt.v(27) " "Verilog HDL assignment warning at num_cnt.v(27): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/num_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/num_cnt.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344219 "|top_module|num_cnt:num_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 num_cnt.v(28) " "Verilog HDL assignment warning at num_cnt.v(28): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/num_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/num_cnt.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344219 "|top_module|num_cnt:num_cnt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_to_caseg bit_to_caseg:bit_to_caseg_inst " "Elaborating entity \"bit_to_caseg\" for hierarchy \"bit_to_caseg:bit_to_caseg_inst\"" {  } { { "../rtl/top_module.v" "bit_to_caseg_inst" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744200344220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bit_to_caseg.v(34) " "Verilog HDL assignment warning at bit_to_caseg.v(34): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/bit_to_caseg.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/bit_to_caseg.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344220 "|top_module|bit_to_caseg:bit_to_caseg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bit_to_caseg.v(55) " "Verilog HDL assignment warning at bit_to_caseg.v(55): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/bit_to_caseg.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/bit_to_caseg.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344220 "|top_module|bit_to_caseg:bit_to_caseg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_send_11bytes uart_send_11bytes:uart_send_11bytes_inst " "Elaborating entity \"uart_send_11bytes\" for hierarchy \"uart_send_11bytes:uart_send_11bytes_inst\"" {  } { { "../rtl/top_module.v" "uart_send_11bytes_inst" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744200344221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 uart_send_11bytes.v(47) " "Verilog HDL assignment warning at uart_send_11bytes.v(47): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/uart_send_11bytes.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_send_11bytes.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744200344221 "|top_module|uart_send_11bytes:uart_send_11bytes_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ctrler uart_send_11bytes:uart_send_11bytes_inst\|uart_ctrler:uart_ctrler " "Elaborating entity \"uart_ctrler\" for hierarchy \"uart_send_11bytes:uart_send_11bytes_inst\|uart_ctrler:uart_ctrler\"" {  } { { "../rtl/uart_send_11bytes.v" "uart_ctrler" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_send_11bytes.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744200344222 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "uart_ctrler.v(82) " "Verilog HDL Case Statement warning at uart_ctrler.v(82): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/uart_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_ctrler.v" 82 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1744200344223 "|top_module|uart_send_11bytes:uart_send_11bytes_inst|uart_ctrler:uart_ctrler"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "uart_ctrler.v(190) " "Verilog HDL Case Statement warning at uart_ctrler.v(190): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/uart_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_ctrler.v" 190 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1744200344223 "|top_module|uart_send_11bytes:uart_send_11bytes_inst|uart_ctrler:uart_ctrler"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "../rtl/top_module.v" "Mod1" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744200344663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "../rtl/top_module.v" "Div1" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744200344663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "../rtl/top_module.v" "Mod0" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744200344663 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../rtl/top_module.v" "Div0" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744200344663 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744200344663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744200344689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744200344689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744200344689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744200344689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744200344689 ""}  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744200344689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/quartus_prj/db/lpm_divide_vam.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744200344714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200344714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/quartus_prj/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744200344723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200344723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/quartus_prj/db/alt_u_div_s6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744200344735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200344735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/quartus_prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744200344763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200344763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/quartus_prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744200344789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200344789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744200344794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744200344794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744200344794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744200344794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744200344794 ""}  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744200344794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/quartus_prj/db/lpm_divide_sim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744200344819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200344819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744200344826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744200344826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744200344826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744200344826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744200344826 ""}  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744200344826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/quartus_prj/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744200344850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200344850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/quartus_prj/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744200344858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200344858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/quartus_prj/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744200344868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200344868 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/top_module.v" 62 -1 0 } } { "../rtl/uart_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_ctrler.v" 16 -1 0 } } { "../rtl/uart_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/rtl/uart_ctrler.v" 78 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1744200345006 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1744200345006 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744200345219 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_9_result_int\[0\]~0" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_03/quartus_prj/db/alt_u_div_s6f.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1744200345684 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1744200345684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744200345795 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744200345795 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1327 " "Implemented 1327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744200345864 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744200345864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1303 " "Implemented 1303 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744200345864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744200345864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744200345878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  9 20:05:45 2025 " "Processing ended: Wed Apr  9 20:05:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744200345878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744200345878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744200345878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744200345878 ""}
