
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003599                       # Number of seconds simulated
sim_ticks                                  3599295051                       # Number of ticks simulated
final_tick                               533163674988                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60937                       # Simulator instruction rate (inst/s)
host_op_rate                                    77119                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 108226                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892288                       # Number of bytes of host memory used
host_seconds                                 33257.18                       # Real time elapsed on the host
sim_insts                                  2026602911                       # Number of instructions simulated
sim_ops                                    2564747224                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       236800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        55168                       # Number of bytes read from this memory
system.physmem.bytes_read::total               295296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       101632                       # Number of bytes written to this memory
system.physmem.bytes_written::total            101632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1850                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          431                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2307                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             794                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  794                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       355625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65790661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       569000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15327446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                82042732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       355625                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       569000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             924626                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28236640                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28236640                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28236640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       355625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65790661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       569000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15327446                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              110279373                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8631404                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3112184                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2555128                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202846                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1267608                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203706                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314869                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8776                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200569                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17049773                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3112184                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518575                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3661011                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1084678                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        735988                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564211                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79537                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8476329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.472796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.331537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4815318     56.81%     56.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365730      4.31%     61.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318740      3.76%     64.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342359      4.04%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301540      3.56%     72.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155318      1.83%     74.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101495      1.20%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          268404      3.17%     78.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1807425     21.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8476329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360565                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.975319                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3370312                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       692111                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479801                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56180                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877916                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507513                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          975                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20219813                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6345                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877916                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537557                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         335490                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79732                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364654                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       280972                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19533626                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          573                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        176695                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76581                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27117776                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91054691                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91054691                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10310789                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3330                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1733                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           744672                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1940526                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008322                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25770                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       292179                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18417086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3328                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14774825                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29277                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6140385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18758748                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          132                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8476329                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.743069                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910221                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3059230     36.09%     36.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1792771     21.15%     57.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1182083     13.95%     71.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       761146      8.98%     80.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       759006      8.95%     89.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       441999      5.21%     94.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338255      3.99%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75811      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66028      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8476329                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108185     69.10%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21389     13.66%     82.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26987     17.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12142139     82.18%     82.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200374      1.36%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579348     10.69%     94.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       851367      5.76%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14774825                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.711752                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156566                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010597                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38211820                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24560926                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14357785                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14931391                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26704                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711323                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          129                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228422                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877916                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         259153                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16275                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18420414                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29535                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1940526                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008322                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1730                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11368                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          748                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          129                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115466                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237377                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14515194                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486133                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259629                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312824                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2058066                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            826691                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.681672                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14372455                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14357785                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9359294                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26121007                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.663436                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358305                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6181468                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204983                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7598413                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610774                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.169979                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3072796     40.44%     40.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042860     26.89%     67.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836509     11.01%     78.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428529      5.64%     83.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366354      4.82%     88.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179703      2.37%     91.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199238      2.62%     93.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100889      1.33%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       371535      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7598413                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       371535                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25647673                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37720480                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3960                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 155075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863140                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863140                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158560                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158560                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65544255                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19680479                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18975862                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8631404                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3245524                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2649171                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       217953                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1375820                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1276054                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          335347                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9671                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3363845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17636657                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3245524                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1611401                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3822345                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1135112                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        501310                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1638043                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84758                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8602880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.535829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.338802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4780535     55.57%     55.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          314241      3.65%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          466805      5.43%     64.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          325259      3.78%     68.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          227373      2.64%     71.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          222119      2.58%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          136419      1.59%     75.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          287831      3.35%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1842298     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8602880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376013                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.043313                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3458779                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       526034                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3649606                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        53255                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        915200                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       545423                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21127125                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        915200                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3654336                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          50099                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       196161                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3503405                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       283674                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20491720                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        117676                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        96789                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28746366                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95395266                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95395266                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17646042                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11100294                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3659                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1759                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           846847                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1880819                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       959762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11373                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       297122                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19087114                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3513                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15231338                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30523                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6390826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19566730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8602880                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.770493                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916073                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3087721     35.89%     35.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1712796     19.91%     55.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1248275     14.51%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       825063      9.59%     79.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       828475      9.63%     89.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       398609      4.63%     94.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       354786      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66098      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        81057      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8602880                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          82959     71.20%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16410     14.08%     85.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17154     14.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12739425     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191893      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1753      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1499146      9.84%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       799121      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15231338                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.764642                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             116523                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007650                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39212597                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25481497                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14806038                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15347861                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47278                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       734039                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          640                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       230511                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        915200                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26020                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4940                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19090629                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        66319                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1880819                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       959762                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1759                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4108                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       132437                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118451                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250888                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14948473                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1399370                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282860                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2178872                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2122983                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            779502                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731870                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14812516                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14806038                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9591595                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27258670                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.715368                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351873                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10259996                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12647117                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6443528                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3508                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219540                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7687680                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.645115                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.173216                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2953248     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2195917     28.56%     66.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       830446     10.80%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       463631      6.03%     83.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       393895      5.12%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       176277      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       168189      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       115300      1.50%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       390777      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7687680                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10259996                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12647117                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1876031                       # Number of memory references committed
system.switch_cpus1.commit.loads              1146780                       # Number of loads committed
system.switch_cpus1.commit.membars               1754                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1834999                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11385650                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       261585                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       390777                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26387548                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39097079                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  28524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10259996                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12647117                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10259996                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841268                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841268                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188682                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188682                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67138088                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20598558                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19410925                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3508                       # number of misc regfile writes
system.l20.replacements                          1860                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          598655                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10052                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.555810                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           23.334432                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.975709                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   947.827045                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7210.862815                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002848                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001218                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.115702                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.880232                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         8037                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8037                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1814                       # number of Writeback hits
system.l20.Writeback_hits::total                 1814                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         8037                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8037                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         8037                       # number of overall hits
system.l20.overall_hits::total                   8037                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1850                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1860                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1850                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1860                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1850                       # number of overall misses
system.l20.overall_misses::total                 1860                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       709890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    168830677                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      169540567                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       709890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    168830677                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       169540567                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       709890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    168830677                       # number of overall miss cycles
system.l20.overall_miss_latency::total      169540567                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9887                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9897                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1814                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1814                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9887                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9897                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9887                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9897                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.187114                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.187936                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.187114                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.187936                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.187114                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.187936                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst        70989                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91259.825405                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91150.842473                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91259.825405                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91150.842473                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91259.825405                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91150.842473                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 494                       # number of writebacks
system.l20.writebacks::total                      494                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1850                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1860                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1850                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1860                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1850                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1860                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       635887                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    155085695                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    155721582                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       635887                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    155085695                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    155721582                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       635887                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    155085695                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    155721582                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.187114                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.187936                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.187114                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.187936                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.187114                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.187936                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83830.105405                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 83721.280645                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83830.105405                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 83721.280645                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83830.105405                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 83721.280645                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           447                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          281739                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8639                       # Sample count of references to valid blocks.
system.l21.avg_refs                         32.612455                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          391.303481                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.962733                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   225.491650                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7559.242137                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.047767                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001949                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.027526                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.922759                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3003                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3003                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             999                       # number of Writeback hits
system.l21.Writeback_hits::total                  999                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3003                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3003                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3003                       # number of overall hits
system.l21.overall_hits::total                   3003                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          431                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  447                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          431                       # number of demand (read+write) misses
system.l21.demand_misses::total                   447                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          431                       # number of overall misses
system.l21.overall_misses::total                  447                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1563741                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     36305231                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       37868972                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1563741                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     36305231                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        37868972                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1563741                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     36305231                       # number of overall miss cycles
system.l21.overall_miss_latency::total       37868972                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3434                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3450                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          999                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              999                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3434                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3450                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3434                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3450                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.125510                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.129565                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.125510                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.129565                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.125510                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.129565                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 97733.812500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 84234.874710                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 84718.058166                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 97733.812500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 84234.874710                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 84718.058166                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 97733.812500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 84234.874710                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 84718.058166                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 300                       # number of writebacks
system.l21.writebacks::total                      300                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          431                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             447                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          431                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              447                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          431                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             447                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1439461                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     32944699                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     34384160                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1439461                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     32944699                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     34384160                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1439461                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     32944699                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     34384160                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.125510                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.129565                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.125510                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.129565                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.125510                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.129565                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89966.312500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76437.816705                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 76922.058166                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 89966.312500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 76437.816705                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 76922.058166                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 89966.312500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 76437.816705                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 76922.058166                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975688                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001571861                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821039.747273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975688                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015987                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564200                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564200                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564200                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564200                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564200                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564200                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       855471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       855471                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       855471                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       855471                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564211                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564211                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564211                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564211                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564211                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564211                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9887                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469320                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10143                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17200.958296                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.053542                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.946458                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898647                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101353                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167569                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167569                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1649                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1649                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944251                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944251                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944251                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944251                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38194                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38194                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38204                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38204                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38204                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38204                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1355150897                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1355150897                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       509232                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       509232                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1355660129                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1355660129                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1355660129                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1355660129                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205763                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205763                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982455                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982455                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982455                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982455                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031676                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031676                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019271                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019271                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019271                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019271                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35480.727261                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35480.727261                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 50923.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50923.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35484.769370                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35484.769370                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35484.769370                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35484.769370                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1814                       # number of writebacks
system.cpu0.dcache.writebacks::total             1814                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28307                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28307                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28317                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28317                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28317                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28317                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9887                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9887                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9887                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9887                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9887                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9887                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    238093276                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    238093276                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    238093276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    238093276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    238093276                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    238093276                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004987                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004987                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004987                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004987                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24081.447962                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24081.447962                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24081.447962                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24081.447962                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24081.447962                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24081.447962                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.962694                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007988590                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181793.484848                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.962694                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025581                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1638025                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1638025                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1638025                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1638025                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1638025                       # number of overall hits
system.cpu1.icache.overall_hits::total        1638025                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1816905                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1816905                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1816905                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1816905                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1816905                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1816905                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1638043                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1638043                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1638043                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1638043                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1638043                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1638043                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 100939.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 100939.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 100939.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 100939.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 100939.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 100939.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1595402                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1595402                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1595402                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1595402                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1595402                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1595402                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99712.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 99712.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 99712.625000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 99712.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 99712.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 99712.625000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3434                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148935931                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3690                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40362.040921                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.607104                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.392896                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.838309                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.161691                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1065975                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1065975                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       725744                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        725744                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1756                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1756                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1754                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1754                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1791719                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1791719                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1791719                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1791719                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6935                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6935                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6935                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6935                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6935                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6935                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    201092502                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    201092502                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    201092502                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    201092502                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    201092502                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    201092502                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1072910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1072910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       725744                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       725744                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1798654                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1798654                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1798654                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1798654                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006464                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006464                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003856                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003856                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003856                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003856                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28996.755876                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28996.755876                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28996.755876                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28996.755876                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28996.755876                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28996.755876                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          999                       # number of writebacks
system.cpu1.dcache.writebacks::total              999                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3501                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3501                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3501                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3501                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3501                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3501                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3434                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3434                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3434                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3434                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3434                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3434                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     60497981                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     60497981                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     60497981                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     60497981                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     60497981                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     60497981                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001909                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001909                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001909                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001909                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17617.350320                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17617.350320                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17617.350320                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17617.350320                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17617.350320                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17617.350320                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
