
---------- Begin Simulation Statistics ----------
final_tick                                 6370384000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70659                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724100                       # Number of bytes of host memory used
host_op_rate                                   113172                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   141.53                       # Real time elapsed on the host
host_tick_rate                               45012386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006370                       # Number of seconds simulated
sim_ticks                                  6370384000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9363009                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8638966                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.274076                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.274076                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1011801                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   534173                       # number of floating regfile writes
system.cpu.idleCycles                          133704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                80096                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1399161                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.459868                       # Inst execution rate
system.cpu.iew.exec_refs                      4655556                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1586821                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1181146                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3362233                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                939                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2354                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1645877                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20310747                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3068735                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            176119                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18599837                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10022                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2325177                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  70867                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2338636                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            350                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        44203                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          35893                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24494357                       # num instructions consuming a value
system.cpu.iew.wb_count                      18450245                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.563176                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13794627                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.448126                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18517869                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30231934                       # number of integer regfile reads
system.cpu.int_regfile_writes                14880471                       # number of integer regfile writes
system.cpu.ipc                               0.784882                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.784882                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            218111      1.16%      1.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13341316     71.06%     72.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   48      0.00%     72.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43856      0.23%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              131636      0.70%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1393      0.01%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9067      0.05%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                40862      0.22%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20078      0.11%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256601      1.37%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5107      0.03%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8349      0.04%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           4261      0.02%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3052612     16.26%     91.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1236969      6.59%     97.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           44165      0.24%     98.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         361522      1.93%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18775959                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  949818                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1867695                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       890895                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1082928                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      289215                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015403                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  144355     49.91%     49.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     49.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     49.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     49.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     49.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    162      0.06%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1052      0.36%     50.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29553     10.22%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   69      0.02%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103415     35.76%     96.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9082      3.14%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               657      0.23%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              870      0.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17897245                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48595436                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     17559350                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          23522165                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20309344                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18775959                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1403                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4294009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             14936                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            200                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7042822                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12607065                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.489320                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.117900                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6989332     55.44%     55.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1210539      9.60%     65.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1091657      8.66%     73.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1048412      8.32%     82.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              677511      5.37%     87.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              599818      4.76%     92.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              588221      4.67%     96.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              214190      1.70%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              187385      1.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12607065                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.473691                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            256414                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            91988                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3362233                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1645877                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7672112                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         12740769                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85383                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          898                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       120486                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            898                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2053668                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1557466                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             70521                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1062173                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1052967                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.133286                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  191029                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22721                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11508                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11213                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1986                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4287634                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             69637                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12030206                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.331371                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.212661                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6989573     58.10%     58.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1607878     13.37%     71.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1122805      9.33%     80.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          814266      6.77%     87.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          169954      1.41%     88.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          409381      3.40%     92.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          125870      1.05%     93.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           85387      0.71%     94.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          705092      5.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12030206                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        705092                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3565016                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3565016                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3565016                       # number of overall hits
system.cpu.dcache.overall_hits::total         3565016                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       102848                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         102848                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       102848                       # number of overall misses
system.cpu.dcache.overall_misses::total        102848                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5663971995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5663971995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5663971995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5663971995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3667864                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3667864                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3667864                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3667864                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028040                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028040                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028040                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028040                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55071.289622                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55071.289622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55071.289622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55071.289622                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28631                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          204                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               776                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              31                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.895619                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     6.580645                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41791                       # number of writebacks
system.cpu.dcache.writebacks::total             41791                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44658                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44658                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        58190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        58190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        58190                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        58190                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3451552995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3451552995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3451552995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3451552995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015865                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015865                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015865                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015865                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59315.225898                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59315.225898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59315.225898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59315.225898                       # average overall mshr miss latency
system.cpu.dcache.replacements                  57678                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2146602                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2146602                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        66000                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         66000                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3015395500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3015395500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2212602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2212602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45687.810606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45687.810606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44647                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44647                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21353                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21353                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    840205500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    840205500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39348.358544                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39348.358544                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2648576495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2648576495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71878.432886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71878.432886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36837                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36837                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2611347495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2611347495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70889.255233                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70889.255233                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.351768                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3623206                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             58190                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.265097                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.351768                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994828                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994828                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7393918                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7393918                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1236346                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8343675                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2169623                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                786554                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  70867                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1005375                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1855                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               21289701                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9297                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3067271                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1586832                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2931                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16728                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1392488                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13259358                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2053668                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1255504                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      11134345                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  145342                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  963                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6529                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1274999                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 19080                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12607065                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.746502                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.028836                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8995110     71.35%     71.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   157398      1.25%     72.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   319575      2.53%     75.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   200394      1.59%     76.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   302927      2.40%     79.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   258279      2.05%     81.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   357530      2.84%     84.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   154559      1.23%     85.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1861293     14.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12607065                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.161189                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.040703                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1271676                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1271676                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1271676                       # number of overall hits
system.cpu.icache.overall_hits::total         1271676                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3323                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3323                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3323                       # number of overall misses
system.cpu.icache.overall_misses::total          3323                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    200719500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    200719500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    200719500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    200719500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1274999                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1274999                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1274999                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1274999                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002606                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002606                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002606                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002606                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60403.099609                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60403.099609                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60403.099609                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60403.099609                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          244                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.181818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2054                       # number of writebacks
system.cpu.icache.writebacks::total              2054                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          759                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          759                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          759                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          759                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2564                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2564                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2564                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2564                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159470000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159470000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159470000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159470000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62195.787832                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62195.787832                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62195.787832                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62195.787832                       # average overall mshr miss latency
system.cpu.icache.replacements                   2054                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1271676                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1271676                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3323                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3323                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    200719500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    200719500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1274999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1274999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002606                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002606                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60403.099609                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60403.099609                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          759                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          759                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2564                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2564                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159470000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159470000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62195.787832                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62195.787832                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.438464                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1274240                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2564                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            496.973479                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.438464                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983278                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983278                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2552562                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2552562                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1276069                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1386                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      853090                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  667014                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1618                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 350                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 190608                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6370384000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  70867                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1552667                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3735387                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13197                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2621895                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4613052                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20941967                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11143                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 793996                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 739197                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3061810                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              21                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            27118670                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    56592630                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 34496707                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1116302                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5689792                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     737                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 716                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3844451                       # count of insts added to the skid buffer
system.cpu.rob.reads                         31616888                       # The number of ROB reads
system.cpu.rob.writes                        41186716                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13284                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13742                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 458                       # number of overall hits
system.l2.overall_hits::.cpu.data               13284                       # number of overall hits
system.l2.overall_hits::total                   13742                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2103                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44906                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47009                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2103                       # number of overall misses
system.l2.overall_misses::.cpu.data             44906                       # number of overall misses
system.l2.overall_misses::total                 47009                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    150624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3222919000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3373543500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    150624500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3222919000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3373543500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2561                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            58190                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60751                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2561                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           58190                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60751                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.821164                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.771713                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.773798                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.821164                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.771713                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.773798                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71623.632905                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71770.342493                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71763.779276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71623.632905                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71770.342493                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71763.779276                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28259                       # number of writebacks
system.l2.writebacks::total                     28259                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47008                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47008                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    129137250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2763546250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2892683500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    129137250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2763546250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2892683500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.820773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.771713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.773782                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.820773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.771713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.773782                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61435.418649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61540.690554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61535.983237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61435.418649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61540.690554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61535.983237                       # average overall mshr miss latency
system.l2.replacements                          39272                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41791                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41791                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41791                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41791                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2049                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2049                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2049                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2049                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1040                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35798                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2545000000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2545000000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71093.357171                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71093.357171                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2178534000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2178534000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60856.304821                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60856.304821                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150624500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150624500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2561                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2561                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.821164                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.821164                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71623.632905                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71623.632905                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    129137250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    129137250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.820773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.820773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61435.418649                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61435.418649                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677919000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677919000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.426564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.426564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74431.159420                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74431.159420                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    585012250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    585012250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.426564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.426564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64230.593983                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64230.593983                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7733.112850                       # Cycle average of tags in use
system.l2.tags.total_refs                      120454                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47464                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.537797                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      56.403703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       268.065292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7408.643854                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.904375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.943984                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8082                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1011112                       # Number of tag accesses
system.l2.tags.data_accesses                  1011112                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001459297500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1754                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1754                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121803                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26522                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47008                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28259                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47008                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28259                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.22                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47008                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28259                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.794755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.165896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.716293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1747     99.60%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            6      0.34%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1754                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.099202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.093277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.454890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1672     95.32%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.06%     95.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               70      3.99%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      0.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1754                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3008512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    472.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    283.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6358254500                       # Total gap between requests
system.mem_ctrls.avgGap                      84475.99                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2873728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1807232                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 21117722.259757027030                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 451107499.956046640873                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 283692788.378220200539                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44906                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28259                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59769000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1281686250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 137490751750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28434.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28541.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4865379.23                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2873984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3008512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808576                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808576                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44906                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47008                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28259                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28259                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     21117722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    451147686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        472265408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     21117722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21117722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    283903765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       283903765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    283903765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     21117722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    451147686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       756169173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47004                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28238                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               460130250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235020000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1341455250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9789.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28539.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40066                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25644                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.81                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9532                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   505.191775                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   293.769863                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   418.000054                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2673     28.04%     28.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1468     15.40%     43.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          653      6.85%     50.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          453      4.75%     55.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          308      3.23%     58.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          257      2.70%     60.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          338      3.55%     64.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          282      2.96%     67.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3100     32.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9532                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3008256                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1807232                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              472.225222                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              283.692788                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.91                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35585760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18914280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173887560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75883140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 502775520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1590400890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1106942880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3504390030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   550.106560                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2848258500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    212680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3309445500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32472720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17259660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161721000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71519220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 502775520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1567393980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1126317120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3479459220                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   546.193011                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2900012500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    212680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3257691500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11210                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28259                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10116                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35798                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35798                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11210                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132391                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132391                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132391                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4817088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4817088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4817088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47008                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47008    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47008                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49604750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58760000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23916                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        70050                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2054                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36838                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2564                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21352                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7179                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       174058                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                181237                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       295360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6398784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6694144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39275                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1808768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           100026                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009278                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095873                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  99098     99.07%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    928      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             100026                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6370384000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          104088000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3848994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          87285499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
