{ Validation }
Title 		= "[13_R7R8]R7_EFACH_05: Paging On DRX Cycle2 Period without HS-DSCH on EFACH state"
ModuleID 	= MOD_DUMMYURR
MsgID 		= MSG_ID_UDPS_R7_EFACH_05			

/******************************************************************************
* Data Structure accomnying the above primitive
  typedef struct
{
   kal_uint8           ref_count;
   kal_uint16         msg_len;
   
   kal_uint16         uarfcn_bts1;
   kal_uint16         psc_bts1; 
   kal_int8             max_tx_power;
   kal_int8               cpich_tx_power; //RACH use 
   kal_bool             sttd_ind;       //RACH use
   udps_RMC_type_struct udps_RMC_type;
   kal_uint32          ul_sc;           
   kal_uint16          DOFF_bts1;            
   kal_uint8            Tdpch_rl1;        
   kal_uint16          OVSFdpch_rl1;

   kal_uint8       Ts_ccpch;          
   kal_uint16      OVSFs_ccpch;        
   kal_uint16      OVSFpich;       
    
  	
   kal_int8        pich_power_off;     
   kal_uint8       DRX_cycle_length;
   kal_uint8       PI_num;             
   kal_uint8       page_occa;          
   kal_uint32      DRX_index;      
    kal_uint8       DRX_cycle2_length; 
    kal_uint16        drx_cycle2_time;             
   
    
   kal_uint8 r7_efach_05_par_idx;
   kal_uint8           rxd_mode;   

} udps_r7_efach_05_struct;    
*
*******************************************************************************/


{Parameters}
/******************************************************************************
* 1. The following is the constrained range for the input of this value.
* 2. Some combination of the following bit-fields may be suported
* 3. The parameter range can be changed to support combinations of different bands
*******************************************************************************/

/* [Variable Name] "corresponding label showen on GUI" */

[uarfcn_bts1] "UARFCN of Serving Cell"
10562~10838
@10630

[psc_bts1] "PSC of Serving Cell"
0~511
@10



/******************************************
* For RACH 
******************************************/
[max_tx_power] "Maximum allowed UL TX power [dBm]"
-50~33
@24

[cpich_tx_power] "CPICH TX power [dBm]"
-10~50
@0

[sttd_ind] "Use STTD or not"
@KAL_FALSE

/******************************************
* For DCH 
******************************************/
[udps_RMC_type] "Choose One of the FOUR standard RMC"
@RMC_12_2


[ul_sc] "(DCH) UL Scrambling code Num."
0~16777215
@13	

[DOFF_bts1] "(DCH) Default DPCH Offset [x512 chips]"
0~599
@4

[Tdpch_rl1] "(DCH) Timing offset between 1st DPCH and CPICH [x256 chips]"
0~149
@8

[OVSFdpch_rl1] "(DCH) OVSF code of DL DCH: 0~SF-1"
0~511
@15

/*for PCH*/
[Ts_ccpch] "Timing offset between S-CCPCH and CPICH [x256 chips]"
0~149
@0

[OVSFs_ccpch] "The OVSF code number of the S-CCPCH (0~SF-1)"
0~63
@3

[OVSFpich] "The OVSF code number of the PICH"
0~255
@2
    
[cpich_tx_power] "CPICH TX power [dBm]"
-10~50
@0

[pich_power_off] "PICH power offset from CPICH [dB]"
-10~5
@-5

[DRX_cycle_length] "DRX cycle length for PICH, (6~9)"
@DRX9  9

[PI_num] "Number of paging indicators per frame (Np)"
@PI18  18
PI36  36
PI72  72
PI144 144

[page_occa] "Paging occassion when IMSI mod DRX, n=0"
0~511
@0

[DRX_index] "DRX_index defined in 25.304 (IMSI/8192)"
0~122070312499
@0
[DRX_cycle2_length] "DRX cycle2 length for PICH, (6~9)"
@DRX6  6


[drx_cycle2_time] "drx_cycle2_time 0~5120ms"
0~5120
@5120
/******************************************
* For HSDPA 
******************************************/
[rxd_mode] "rxd mode 0~1"
0~1
@0