# single-cycle-processor
Single cycle and pipelined MIPS processor in Verilog.
