{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508854831120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508854831120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 22:20:30 2017 " "Processing started: Tue Oct 24 22:20:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508854831120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508854831120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX_computer1 -c EX_computer1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EX_computer1 -c EX_computer1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508854831121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1508854831377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/altera/13.0/EX_computer1/display.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854831794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854831794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "D:/altera/13.0/EX_computer1/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854831795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854831795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_out.v(11) " "Verilog HDL warning at key_out.v(11): extended using \"x\" or \"z\"" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508854831797 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_out.v(12) " "Verilog HDL warning at key_out.v(12): extended using \"x\" or \"z\"" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508854831797 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_out.v(13) " "Verilog HDL warning at key_out.v(13): extended using \"x\" or \"z\"" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508854831797 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_out.v(14) " "Verilog HDL warning at key_out.v(14): extended using \"x\" or \"z\"" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508854831797 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_out.v(15) " "Verilog HDL warning at key_out.v(15): extended using \"x\" or \"z\"" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508854831797 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_out.v(16) " "Verilog HDL warning at key_out.v(16): extended using \"x\" or \"z\"" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508854831797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_out.v 1 1 " "Found 1 design units, including 1 entities, in source file key_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_out " "Found entity 1: key_out" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854831797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854831797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "D:/altera/13.0/EX_computer1/keyboard.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854831799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854831799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_shake.v 1 1 " "Found 1 design units, including 1 entities, in source file anti_shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 anti_shake " "Found entity 1: anti_shake" {  } { { "anti_shake.v" "" { Text "D:/altera/13.0/EX_computer1/anti_shake.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854831800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854831800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/io_port/lpm_mux8_1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule/io_port/lpm_mux8_1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8_1 " "Found entity 1: lpm_mux8_1" {  } { { "cpuModule/IO_PORT/lpm_mux8_1.tdf" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/IO_PORT/lpm_mux8_1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854831804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854831804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/io_port/lpm_decode3_8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule/io_port/lpm_decode3_8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode3_8 " "Found entity 1: lpm_decode3_8" {  } { { "cpuModule/IO_PORT/lpm_decode3_8.tdf" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/IO_PORT/lpm_decode3_8.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854831807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854831807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/io_port/lpm_bustri0.tdf 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule/io_port/lpm_bustri0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "cpuModule/IO_PORT/lpm_bustri0.tdf" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/IO_PORT/lpm_bustri0.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854831810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854831810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/io_port/io_port.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule/io_port/io_port.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_PORT " "Found entity 1: IO_PORT" {  } { { "cpuModule/IO_PORT/IO_PORT.bdf" "" { Schematic "D:/altera/13.0/EX_computer1/cpuModule/IO_PORT/IO_PORT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854831812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854831812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_computer " "Found entity 1: test_computer" {  } { { "test_computer.bdf" "" { Schematic "D:/altera/13.0/EX_computer1/test_computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854831814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854831814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/alu8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule/alu/alu8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu8 " "Found entity 1: alu8" {  } { { "cpuModule/ALU/alu8.bdf" "" { Schematic "D:/altera/13.0/EX_computer1/cpuModule/ALU/alu8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854831815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854831815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrconunit.v 1 1 " "Found 1 design units, including 1 entities, in source file instrconunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrconunit " "Found entity 1: instrconunit" {  } { { "instrconunit.v" "" { Text "D:/altera/13.0/EX_computer1/instrconunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854831816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854831816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlunit " "Found entity 1: ctrlunit" {  } { { "ctrlunit.v" "" { Text "D:/altera/13.0/EX_computer1/ctrlunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854831818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854831818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file flag_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flag_tb " "Found entity 1: Flag_tb" {  } { { "Flag_tb.v" "" { Text "D:/altera/13.0/EX_computer1/Flag_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854831821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854831821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.v 1 1 " "Found 1 design units, including 1 entities, in source file flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flag " "Found entity 1: Flag" {  } { { "Flag.v" "" { Text "D:/altera/13.0/EX_computer1/Flag.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854831823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854831823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/zero_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/zero_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_detect-behave " "Found design unit 1: zero_detect-behave" {  } { { "cpuModule/ALU/ZERO_DETECT.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/ZERO_DETECT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832215 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_detect " "Found entity 1: zero_detect" {  } { { "cpuModule/ALU/ZERO_DETECT.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/ZERO_DETECT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854832215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/zero_convert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/zero_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_convert-behave " "Found design unit 1: zero_convert-behave" {  } { { "cpuModule/ALU/zero_convert.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/zero_convert.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832216 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_convert " "Found entity 1: zero_convert" {  } { { "cpuModule/ALU/zero_convert.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/zero_convert.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854832216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/muxunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/muxunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxunit-muxunit_a " "Found design unit 1: muxunit-muxunit_a" {  } { { "cpuModule/ALU/muxunit.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/muxunit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832218 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxunit " "Found entity 1: muxunit" {  } { { "cpuModule/ALU/muxunit.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/muxunit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854832218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/lpm_or_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/lpm_or_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or_8-SYN " "Found design unit 1: lpm_or_8-SYN" {  } { { "cpuModule/ALU/lpm_or_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_or_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832219 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or_8 " "Found entity 1: lpm_or_8" {  } { { "cpuModule/ALU/lpm_or_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_or_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854832219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/lpm_compare_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/lpm_compare_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_8-SYN " "Found design unit 1: lpm_compare_8-SYN" {  } { { "cpuModule/ALU/lpm_compare_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_compare_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832221 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_8 " "Found entity 1: lpm_compare_8" {  } { { "cpuModule/ALU/lpm_compare_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_compare_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854832221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/lpm_and_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/lpm_and_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and_8-SYN " "Found design unit 1: lpm_and_8-SYN" {  } { { "cpuModule/ALU/lpm_and_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_and_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832222 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and_8 " "Found entity 1: lpm_and_8" {  } { { "cpuModule/ALU/lpm_and_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_and_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854832222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/lpm_add_sub_8_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/lpm_add_sub_8_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_8_c-SYN " "Found design unit 1: lpm_add_sub_8_c-SYN" {  } { { "cpuModule/ALU/lpm_add_sub_8_C.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_add_sub_8_C.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832233 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_8_C " "Found entity 1: lpm_add_sub_8_C" {  } { { "cpuModule/ALU/lpm_add_sub_8_C.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_add_sub_8_C.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854832233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/lpm_add_sub_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/lpm_add_sub_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_8-SYN " "Found design unit 1: lpm_add_sub_8-SYN" {  } { { "cpuModule/ALU/lpm_add_sub_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_add_sub_8.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832235 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_8 " "Found entity 1: lpm_add_sub_8" {  } { { "cpuModule/ALU/lpm_add_sub_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_add_sub_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854832235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/rom/lpm_rom_256_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/rom/lpm_rom_256_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom_256_16-SYN " "Found design unit 1: lpm_rom_256_16-SYN" {  } { { "cpuModule/rom/lpm_rom_256_16.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/rom/lpm_rom_256_16.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832237 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_256_16 " "Found entity 1: lpm_rom_256_16" {  } { { "cpuModule/rom/lpm_rom_256_16.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/rom/lpm_rom_256_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854832237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule_verilog/testbench/lp_ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule_verilog/testbench/lp_ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lp_ram_tb " "Found entity 1: lp_ram_tb" {  } { { "CPUModule_Verilog/testbench/lp_ram_tb.v" "" { Text "D:/altera/13.0/EX_computer1/CPUModule_Verilog/testbench/lp_ram_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854832238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule_verilog/lpm_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule_verilog/lpm_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram " "Found entity 1: lpm_ram" {  } { { "CPUModule_Verilog/lpm_ram.v" "" { Text "D:/altera/13.0/EX_computer1/CPUModule_Verilog/lpm_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854832240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule_verilog/reg4_8.v 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule_verilog/reg4_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg4_8 " "Found entity 1: reg4_8" {  } { { "CPUModule_Verilog/reg4_8.v" "" { Text "D:/altera/13.0/EX_computer1/CPUModule_Verilog/reg4_8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854832241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file choose_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 choose_RAM " "Found entity 1: choose_RAM" {  } { { "choose_RAM.v" "" { Text "D:/altera/13.0/EX_computer1/choose_RAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508854832243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508854832243 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "OUT_ALU_OP key_out.v(36) " "Verilog HDL Procedural Assignment error at key_out.v(36): object \"OUT_ALU_OP\" on left-hand side of assignment must have a variable data type" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1508854832270 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "OUT_ALU_OP key_out.v(48) " "Verilog HDL Procedural Assignment error at key_out.v(48): object \"OUT_ALU_OP\" on left-hand side of assignment must have a variable data type" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 48 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1508854832271 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "OUT_ALU_OP key_out.v(53) " "Verilog HDL Procedural Assignment error at key_out.v(53): object \"OUT_ALU_OP\" on left-hand side of assignment must have a variable data type" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 53 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1508854832271 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "OUT_ALU_OP key_out.v(81) " "Verilog HDL Procedural Assignment error at key_out.v(81): object \"OUT_ALU_OP\" on left-hand side of assignment must have a variable data type" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 81 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1508854832271 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "OUT_ALU_OP key_out.v(105) " "Verilog HDL Procedural Assignment error at key_out.v(105): object \"OUT_ALU_OP\" on left-hand side of assignment must have a variable data type" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 105 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1508854832271 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "OUT_ALU_OP key_out.v(129) " "Verilog HDL Procedural Assignment error at key_out.v(129): object \"OUT_ALU_OP\" on left-hand side of assignment must have a variable data type" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 129 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1508854832271 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "OUT_ALU_OP key_out.v(151) " "Verilog HDL Procedural Assignment error at key_out.v(151): object \"OUT_ALU_OP\" on left-hand side of assignment must have a variable data type" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 151 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1508854832273 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/13.0/EX_computer1/output_files/EX_computer1.map.smsg " "Generated suppressed messages file D:/altera/13.0/EX_computer1/output_files/EX_computer1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1508854832342 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508854832426 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 24 22:20:32 2017 " "Processing ended: Tue Oct 24 22:20:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508854832426 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508854832426 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508854832426 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508854832426 ""}
