0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/temp/gits/VLSI/assignment1/assignment1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/temp/gits/VLSI/assignment1/assignment1.srcs/sim_1/new/test_bench.v,1535602384,verilog,,,,test_bench,,,,,,,,
C:/Users/temp/gits/VLSI/assignment1/assignment1.srcs/sources_1/new/top.v,1535602259,verilog,,C:/Users/temp/gits/VLSI/assignment1/assignment1.srcs/sim_1/new/test_bench.v,,Dflip;dec3_8;full_adder;mux8_1,,,,,,,,
