

================================================================
== Vivado HLS Report for 'sha_stream'
================================================================
* Date:           Mon May  2 16:40:32 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Raise_dse
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 2.883 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      416|      416| 3.328 us | 3.328 us |  416|  416|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        2|        2|         1|          -|          -|     3|    no    |
        |- Loop 2  |       13|       13|         1|          -|          -|    13|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 4 5 
5 --> 6 5 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 8 [1/1] (0.73ns)   --->   "store i32 1732584193, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 0), align 16" [benchmarks/sha/sha.c:144->benchmarks/sha/sha.c:209]   --->   Operation 8 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 9 [1/1] (0.73ns)   --->   "store i32 -271733879, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 1), align 4" [benchmarks/sha/sha.c:145->benchmarks/sha/sha.c:209]   --->   Operation 9 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 10 [1/1] (0.73ns)   --->   "store i32 -1732584194, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 2), align 8" [benchmarks/sha/sha.c:146->benchmarks/sha/sha.c:209]   --->   Operation 10 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @sha_stream_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.73ns)   --->   "store i32 271733878, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 3), align 4" [benchmarks/sha/sha.c:147->benchmarks/sha/sha.c:209]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 13 [1/1] (0.73ns)   --->   "store i32 -1009589776, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 4), align 16" [benchmarks/sha/sha.c:148->benchmarks/sha/sha.c:209]   --->   Operation 13 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 14 [1/1] (0.73ns)   --->   "br label %branch0" [benchmarks/sha/sha.c:210]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.73>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %0 ], [ %j, %branch0 ]"   --->   Operation 15 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.39ns)   --->   "%icmp_ln210 = icmp eq i2 %j_0, -2" [benchmarks/sha/sha.c:210]   --->   Operation 16 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 0.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 17 [1/1] (0.62ns)   --->   "%j = add i2 %j_0, 1" [benchmarks/sha/sha.c:210]   --->   Operation 17 'add' 'j' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln210, label %sha_final.exit, label %branch0" [benchmarks/sha/sha.c:210]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.73ns)   --->   "store i32 128, i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 0), align 16" [benchmarks/sha/sha.c:186->benchmarks/sha/sha.c:216]   --->   Operation 20 'store' <Predicate = (icmp_ln210)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 21 [1/1] (0.73ns)   --->   "br label %.preheader.i"   --->   Operation 21 'br' <Predicate = (icmp_ln210)> <Delay = 0.73>

State 5 <SV = 4> <Delay = 1.57>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%p_1_rec_i = phi i64 [ %add_ln66, %1 ], [ 0, %sha_final.exit ]" [benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 22 'phi' 'p_1_rec_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%empty_10 = trunc i64 %p_1_rec_i to i6" [benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 23 'trunc' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.84ns)   --->   "%sum_i = add i6 1, %empty_10" [benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 24 'add' 'sum_i' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i6 %sum_i to i64" [benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 25 'zext' 'sum_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%sha_info_data_addr = getelementptr [16 x i32]* @sha_info_data, i64 0, i64 %sum_i_cast" [benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 26 'getelementptr' 'sha_info_data_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %p_1_rec_i to i32" [benchmarks/sha/sha.c:64->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 27 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.80ns)   --->   "%icmp_ln64 = icmp eq i32 %trunc_ln64, 13" [benchmarks/sha/sha.c:64->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 28 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.80> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 29 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (1.36ns)   --->   "%add_ln66 = add i64 1, %p_1_rec_i" [benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 30 'add' 'add_ln66' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %local_memset.exit, label %1" [benchmarks/sha/sha.c:64->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.73ns)   --->   "store i32 0, i32* %sha_info_data_addr, align 4" [benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 32 'store' <Predicate = (!icmp_ln64)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "br label %.preheader.i" [benchmarks/sha/sha.c:67->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 33 'br' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.73ns)   --->   "store i32 0, i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 14), align 8" [benchmarks/sha/sha.c:197->benchmarks/sha/sha.c:216]   --->   Operation 34 'store' <Predicate = (icmp_ln64)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 35 [1/1] (0.73ns)   --->   "store i32 0, i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 15), align 4" [benchmarks/sha/sha.c:198->benchmarks/sha/sha.c:216]   --->   Operation 35 'store' <Predicate = (icmp_ln64)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @sha_transform() nounwind" [benchmarks/sha/sha.c:199->benchmarks/sha/sha.c:216]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @sha_transform() nounwind" [benchmarks/sha/sha.c:199->benchmarks/sha/sha.c:216]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [benchmarks/sha/sha.c:217]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 0.73ns
The critical path consists of the following:
	'store' operation ('store_ln144', benchmarks/sha/sha.c:144->benchmarks/sha/sha.c:209) of constant 1732584193 on array 'sha_info_digest' [6]  (0.73 ns)

 <State 2>: 0.73ns
The critical path consists of the following:
	'store' operation ('store_ln145', benchmarks/sha/sha.c:145->benchmarks/sha/sha.c:209) of constant 4023233417 on array 'sha_info_digest' [7]  (0.73 ns)

 <State 3>: 0.736ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', benchmarks/sha/sha.c:210) [13]  (0.736 ns)

 <State 4>: 0.736ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_1_rec_i', benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216) with incoming values : ('add_ln66', benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216) [22]  (0.736 ns)

 <State 5>: 1.57ns
The critical path consists of the following:
	'phi' operation ('p_1_rec_i', benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216) with incoming values : ('add_ln66', benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216) [22]  (0 ns)
	'add' operation ('sum_i', benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216) [24]  (0.84 ns)
	'getelementptr' operation ('sha_info_data_addr', benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216) [26]  (0 ns)
	'store' operation ('store_ln66', benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216) of constant 0 on array 'sha_info_data' [33]  (0.73 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
