// Seed: 3438328823
module module_0 (
    id_1
);
  output tri id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1,
    input  tri0  id_2
    , id_5,
    output tri1  id_3
);
  logic [-1 'b0 : (  1  )] id_6;
  ;
  module_0 modCall_1 (id_5);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 (id_2);
  inout wire id_1;
  wire id_11;
  xor primCall (id_2, id_7, id_10, id_6, id_1, id_4, id_9, id_3);
  wire id_12;
  wire id_13, id_14;
  wire id_15;
  ;
  assign id_5 = id_14;
endmodule
