0.6
2018.1
Apr  4 2018
19:30:32
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_64_64_parallel/Skinny_64_64_parallel.sim/sim_1/impl/timing/xsim/Testing_TB_time_impl.v,1529516095,verilog,,,,SKINNY_64_64_parallel;Testing_IP;glbl;lfsr;reg;reg_0,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_64_64_parallel/Skinny_64_64_parallel.srcs/sim_1/imports/new/Testing_TB.vhd,1529497727,vhdl,,,,testing_tb,,,,,,,,
