{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 15:00:27 2011 " "Info: Processing started: Thu Mar 10 15:00:27 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dp1_pattern -c dp1_pattern --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dp1_pattern -c dp1_pattern --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div\[0\] " "Info: Detected ripple clock \"div\[0\]\" as buffer" {  } { { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 108 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register lcd_timing_controller:u6\|x_cnt\[2\] register lcd_timing_controller:u6\|red_1\[5\] 183.99 MHz 5.435 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 183.99 MHz between source register \"lcd_timing_controller:u6\|x_cnt\[2\]\" and destination register \"lcd_timing_controller:u6\|red_1\[5\]\" (period= 5.435 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.160 ns + Longest register register " "Info: + Longest register to register delay is 5.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd_timing_controller:u6\|x_cnt\[2\] 1 REG LCFF_X22_Y14_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N11; Fanout = 4; REG Node = 'lcd_timing_controller:u6\|x_cnt\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_timing_controller:u6|x_cnt[2] } "NODE_NAME" } } { "lcd_timing_controller.v" "" { Text "E:/touchpanel/dp1_pattern/lcd_timing_controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.651 ns) 1.121 ns lcd_timing_controller:u6\|red_1\[0\]~34 2 COMB LCCOMB_X22_Y14_N30 2 " "Info: 2: + IC(0.470 ns) + CELL(0.651 ns) = 1.121 ns; Loc. = LCCOMB_X22_Y14_N30; Fanout = 2; COMB Node = 'lcd_timing_controller:u6\|red_1\[0\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { lcd_timing_controller:u6|x_cnt[2] lcd_timing_controller:u6|red_1[0]~34 } "NODE_NAME" } } { "lcd_timing_controller.v" "" { Text "E:/touchpanel/dp1_pattern/lcd_timing_controller.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.494 ns) 1.990 ns lcd_timing_controller:u6\|red_1\[0\]~35 3 COMB LCCOMB_X22_Y14_N16 1 " "Info: 3: + IC(0.375 ns) + CELL(0.494 ns) = 1.990 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'lcd_timing_controller:u6\|red_1\[0\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { lcd_timing_controller:u6|red_1[0]~34 lcd_timing_controller:u6|red_1[0]~35 } "NODE_NAME" } } { "lcd_timing_controller.v" "" { Text "E:/touchpanel/dp1_pattern/lcd_timing_controller.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.370 ns) 2.741 ns lcd_timing_controller:u6\|red_1\[0\]~37 4 COMB LCCOMB_X22_Y14_N28 9 " "Info: 4: + IC(0.381 ns) + CELL(0.370 ns) = 2.741 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 9; COMB Node = 'lcd_timing_controller:u6\|red_1\[0\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { lcd_timing_controller:u6|red_1[0]~35 lcd_timing_controller:u6|red_1[0]~37 } "NODE_NAME" } } { "lcd_timing_controller.v" "" { Text "E:/touchpanel/dp1_pattern/lcd_timing_controller.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.202 ns) 3.312 ns lcd_timing_controller:u6\|red_1\[0\]~38 5 COMB LCCOMB_X22_Y14_N6 24 " "Info: 5: + IC(0.369 ns) + CELL(0.202 ns) = 3.312 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 24; COMB Node = 'lcd_timing_controller:u6\|red_1\[0\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { lcd_timing_controller:u6|red_1[0]~37 lcd_timing_controller:u6|red_1[0]~38 } "NODE_NAME" } } { "lcd_timing_controller.v" "" { Text "E:/touchpanel/dp1_pattern/lcd_timing_controller.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.855 ns) 5.160 ns lcd_timing_controller:u6\|red_1\[5\] 6 REG LCFF_X19_Y14_N9 1 " "Info: 6: + IC(0.993 ns) + CELL(0.855 ns) = 5.160 ns; Loc. = LCFF_X19_Y14_N9; Fanout = 1; REG Node = 'lcd_timing_controller:u6\|red_1\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { lcd_timing_controller:u6|red_1[0]~38 lcd_timing_controller:u6|red_1[5] } "NODE_NAME" } } { "lcd_timing_controller.v" "" { Text "E:/touchpanel/dp1_pattern/lcd_timing_controller.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.572 ns ( 49.84 % ) " "Info: Total cell delay = 2.572 ns ( 49.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.588 ns ( 50.16 % ) " "Info: Total interconnect delay = 2.588 ns ( 50.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.160 ns" { lcd_timing_controller:u6|x_cnt[2] lcd_timing_controller:u6|red_1[0]~34 lcd_timing_controller:u6|red_1[0]~35 lcd_timing_controller:u6|red_1[0]~37 lcd_timing_controller:u6|red_1[0]~38 lcd_timing_controller:u6|red_1[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.160 ns" { lcd_timing_controller:u6|x_cnt[2] {} lcd_timing_controller:u6|red_1[0]~34 {} lcd_timing_controller:u6|red_1[0]~35 {} lcd_timing_controller:u6|red_1[0]~37 {} lcd_timing_controller:u6|red_1[0]~38 {} lcd_timing_controller:u6|red_1[5] {} } { 0.000ns 0.470ns 0.375ns 0.381ns 0.369ns 0.993ns } { 0.000ns 0.651ns 0.494ns 0.370ns 0.202ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns - Smallest " "Info: - Smallest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.010 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 5.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLOCK_50 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.632 ns div\[0\] 2 REG LCFF_X1_Y9_N9 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.632 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 3; REG Node = 'div\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { CLOCK_50 div[0] } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.000 ns) 3.447 ns div\[0\]~clkctrl 3 COMB CLKCTRL_G0 81 " "Info: 3: + IC(0.815 ns) + CELL(0.000 ns) = 3.447 ns; Loc. = CLKCTRL_G0; Fanout = 81; COMB Node = 'div\[0\]~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { div[0] div[0]~clkctrl } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 5.010 ns lcd_timing_controller:u6\|red_1\[5\] 4 REG LCFF_X19_Y14_N9 1 " "Info: 4: + IC(0.897 ns) + CELL(0.666 ns) = 5.010 ns; Loc. = LCFF_X19_Y14_N9; Fanout = 1; REG Node = 'lcd_timing_controller:u6\|red_1\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { div[0]~clkctrl lcd_timing_controller:u6|red_1[5] } "NODE_NAME" } } { "lcd_timing_controller.v" "" { Text "E:/touchpanel/dp1_pattern/lcd_timing_controller.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 55.41 % ) " "Info: Total cell delay = 2.776 ns ( 55.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.234 ns ( 44.59 % ) " "Info: Total interconnect delay = 2.234 ns ( 44.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.010 ns" { CLOCK_50 div[0] div[0]~clkctrl lcd_timing_controller:u6|red_1[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.010 ns" { CLOCK_50 {} CLOCK_50~combout {} div[0] {} div[0]~clkctrl {} lcd_timing_controller:u6|red_1[5] {} } { 0.000ns 0.000ns 0.522ns 0.815ns 0.897ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.021 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 5.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLOCK_50 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.632 ns div\[0\] 2 REG LCFF_X1_Y9_N9 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.632 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 3; REG Node = 'div\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { CLOCK_50 div[0] } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.000 ns) 3.447 ns div\[0\]~clkctrl 3 COMB CLKCTRL_G0 81 " "Info: 3: + IC(0.815 ns) + CELL(0.000 ns) = 3.447 ns; Loc. = CLKCTRL_G0; Fanout = 81; COMB Node = 'div\[0\]~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { div[0] div[0]~clkctrl } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 5.021 ns lcd_timing_controller:u6\|x_cnt\[2\] 4 REG LCFF_X22_Y14_N11 4 " "Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 5.021 ns; Loc. = LCFF_X22_Y14_N11; Fanout = 4; REG Node = 'lcd_timing_controller:u6\|x_cnt\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { div[0]~clkctrl lcd_timing_controller:u6|x_cnt[2] } "NODE_NAME" } } { "lcd_timing_controller.v" "" { Text "E:/touchpanel/dp1_pattern/lcd_timing_controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 55.29 % ) " "Info: Total cell delay = 2.776 ns ( 55.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.245 ns ( 44.71 % ) " "Info: Total interconnect delay = 2.245 ns ( 44.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.021 ns" { CLOCK_50 div[0] div[0]~clkctrl lcd_timing_controller:u6|x_cnt[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.021 ns" { CLOCK_50 {} CLOCK_50~combout {} div[0] {} div[0]~clkctrl {} lcd_timing_controller:u6|x_cnt[2] {} } { 0.000ns 0.000ns 0.522ns 0.815ns 0.908ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.010 ns" { CLOCK_50 div[0] div[0]~clkctrl lcd_timing_controller:u6|red_1[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.010 ns" { CLOCK_50 {} CLOCK_50~combout {} div[0] {} div[0]~clkctrl {} lcd_timing_controller:u6|red_1[5] {} } { 0.000ns 0.000ns 0.522ns 0.815ns 0.897ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.021 ns" { CLOCK_50 div[0] div[0]~clkctrl lcd_timing_controller:u6|x_cnt[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.021 ns" { CLOCK_50 {} CLOCK_50~combout {} div[0] {} div[0]~clkctrl {} lcd_timing_controller:u6|x_cnt[2] {} } { 0.000ns 0.000ns 0.522ns 0.815ns 0.908ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lcd_timing_controller.v" "" { Text "E:/touchpanel/dp1_pattern/lcd_timing_controller.v" 80 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "lcd_timing_controller.v" "" { Text "E:/touchpanel/dp1_pattern/lcd_timing_controller.v" 142 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.160 ns" { lcd_timing_controller:u6|x_cnt[2] lcd_timing_controller:u6|red_1[0]~34 lcd_timing_controller:u6|red_1[0]~35 lcd_timing_controller:u6|red_1[0]~37 lcd_timing_controller:u6|red_1[0]~38 lcd_timing_controller:u6|red_1[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.160 ns" { lcd_timing_controller:u6|x_cnt[2] {} lcd_timing_controller:u6|red_1[0]~34 {} lcd_timing_controller:u6|red_1[0]~35 {} lcd_timing_controller:u6|red_1[0]~37 {} lcd_timing_controller:u6|red_1[0]~38 {} lcd_timing_controller:u6|red_1[5] {} } { 0.000ns 0.470ns 0.375ns 0.381ns 0.369ns 0.993ns } { 0.000ns 0.651ns 0.494ns 0.370ns 0.202ns 0.855ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.010 ns" { CLOCK_50 div[0] div[0]~clkctrl lcd_timing_controller:u6|red_1[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.010 ns" { CLOCK_50 {} CLOCK_50~combout {} div[0] {} div[0]~clkctrl {} lcd_timing_controller:u6|red_1[5] {} } { 0.000ns 0.000ns 0.522ns 0.815ns 0.897ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.021 ns" { CLOCK_50 div[0] div[0]~clkctrl lcd_timing_controller:u6|x_cnt[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.021 ns" { CLOCK_50 {} CLOCK_50~combout {} div[0] {} div[0]~clkctrl {} lcd_timing_controller:u6|x_cnt[2] {} } { 0.000ns 0.000ns 0.522ns 0.815ns 0.908ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "adc_spi_controller:u4\|transmit_en GPIO\[39\] CLOCK_50 6.085 ns register " "Info: tsu for register \"adc_spi_controller:u4\|transmit_en\" (data pin = \"GPIO\[39\]\", clock pin = \"CLOCK_50\") is 6.085 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.967 ns + Longest pin register " "Info: + Longest pin to register delay is 8.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO\[39\] 1 PIN PIN_69 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_69; Fanout = 1; PIN Node = 'GPIO\[39\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[39] } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns GPIO\[39\]~71 2 COMB IOC_X12_Y0_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X12_Y0_N0; Fanout = 2; COMB Node = 'GPIO\[39\]~71'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { GPIO[39] GPIO[39]~71 } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.932 ns) + CELL(0.370 ns) 8.296 ns adc_spi_controller:u4\|always2~0 3 COMB LCCOMB_X29_Y11_N2 1 " "Info: 3: + IC(6.932 ns) + CELL(0.370 ns) = 8.296 ns; Loc. = LCCOMB_X29_Y11_N2; Fanout = 1; COMB Node = 'adc_spi_controller:u4\|always2~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { GPIO[39]~71 adc_spi_controller:u4|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.202 ns) 8.859 ns adc_spi_controller:u4\|transmit_en~2 4 COMB LCCOMB_X29_Y11_N30 1 " "Info: 4: + IC(0.361 ns) + CELL(0.202 ns) = 8.859 ns; Loc. = LCCOMB_X29_Y11_N30; Fanout = 1; COMB Node = 'adc_spi_controller:u4\|transmit_en~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { adc_spi_controller:u4|always2~0 adc_spi_controller:u4|transmit_en~2 } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/dp1_pattern/adc_spi_controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.967 ns adc_spi_controller:u4\|transmit_en 5 REG LCFF_X29_Y11_N31 5 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 8.967 ns; Loc. = LCFF_X29_Y11_N31; Fanout = 5; REG Node = 'adc_spi_controller:u4\|transmit_en'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { adc_spi_controller:u4|transmit_en~2 adc_spi_controller:u4|transmit_en } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/dp1_pattern/adc_spi_controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.674 ns ( 18.67 % ) " "Info: Total cell delay = 1.674 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.293 ns ( 81.33 % ) " "Info: Total interconnect delay = 7.293 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.967 ns" { GPIO[39] GPIO[39]~71 adc_spi_controller:u4|always2~0 adc_spi_controller:u4|transmit_en~2 adc_spi_controller:u4|transmit_en } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.967 ns" { GPIO[39] {} GPIO[39]~71 {} adc_spi_controller:u4|always2~0 {} adc_spi_controller:u4|transmit_en~2 {} adc_spi_controller:u4|transmit_en {} } { 0.000ns 0.000ns 6.932ns 0.361ns 0.000ns } { 0.000ns 0.994ns 0.370ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "adc_spi_controller.v" "" { Text "E:/touchpanel/dp1_pattern/adc_spi_controller.v" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.842 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLOCK_50 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 2.842 ns adc_spi_controller:u4\|transmit_en 3 REG LCFF_X29_Y11_N31 5 " "Info: 3: + IC(0.897 ns) + CELL(0.666 ns) = 2.842 ns; Loc. = LCFF_X29_Y11_N31; Fanout = 5; REG Node = 'adc_spi_controller:u4\|transmit_en'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50~clkctrl adc_spi_controller:u4|transmit_en } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/dp1_pattern/adc_spi_controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.55 % ) " "Info: Total cell delay = 1.806 ns ( 63.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.036 ns ( 36.45 % ) " "Info: Total interconnect delay = 1.036 ns ( 36.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { CLOCK_50 CLOCK_50~clkctrl adc_spi_controller:u4|transmit_en } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} adc_spi_controller:u4|transmit_en {} } { 0.000ns 0.000ns 0.139ns 0.897ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.967 ns" { GPIO[39] GPIO[39]~71 adc_spi_controller:u4|always2~0 adc_spi_controller:u4|transmit_en~2 adc_spi_controller:u4|transmit_en } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.967 ns" { GPIO[39] {} GPIO[39]~71 {} adc_spi_controller:u4|always2~0 {} adc_spi_controller:u4|transmit_en~2 {} adc_spi_controller:u4|transmit_en {} } { 0.000ns 0.000ns 6.932ns 0.361ns 0.000ns } { 0.000ns 0.994ns 0.370ns 0.202ns 0.108ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { CLOCK_50 CLOCK_50~clkctrl adc_spi_controller:u4|transmit_en } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} adc_spi_controller:u4|transmit_en {} } { 0.000ns 0.000ns 0.139ns 0.897ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 GPIO\[9\] lcd_timing_controller:u6\|oLCD_R\[7\] 12.551 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"GPIO\[9\]\" through register \"lcd_timing_controller:u6\|oLCD_R\[7\]\" is 12.551 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.017 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 5.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLOCK_50 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.632 ns div\[0\] 2 REG LCFF_X1_Y9_N9 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.632 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 3; REG Node = 'div\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { CLOCK_50 div[0] } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.000 ns) 3.447 ns div\[0\]~clkctrl 3 COMB CLKCTRL_G0 81 " "Info: 3: + IC(0.815 ns) + CELL(0.000 ns) = 3.447 ns; Loc. = CLKCTRL_G0; Fanout = 81; COMB Node = 'div\[0\]~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { div[0] div[0]~clkctrl } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 5.017 ns lcd_timing_controller:u6\|oLCD_R\[7\] 4 REG LCFF_X23_Y13_N25 1 " "Info: 4: + IC(0.904 ns) + CELL(0.666 ns) = 5.017 ns; Loc. = LCFF_X23_Y13_N25; Fanout = 1; REG Node = 'lcd_timing_controller:u6\|oLCD_R\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { div[0]~clkctrl lcd_timing_controller:u6|oLCD_R[7] } "NODE_NAME" } } { "lcd_timing_controller.v" "" { Text "E:/touchpanel/dp1_pattern/lcd_timing_controller.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 55.33 % ) " "Info: Total cell delay = 2.776 ns ( 55.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.241 ns ( 44.67 % ) " "Info: Total interconnect delay = 2.241 ns ( 44.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.017 ns" { CLOCK_50 div[0] div[0]~clkctrl lcd_timing_controller:u6|oLCD_R[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.017 ns" { CLOCK_50 {} CLOCK_50~combout {} div[0] {} div[0]~clkctrl {} lcd_timing_controller:u6|oLCD_R[7] {} } { 0.000ns 0.000ns 0.522ns 0.815ns 0.904ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lcd_timing_controller.v" "" { Text "E:/touchpanel/dp1_pattern/lcd_timing_controller.v" 219 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.230 ns + Longest register pin " "Info: + Longest register to pin delay is 7.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd_timing_controller:u6\|oLCD_R\[7\] 1 REG LCFF_X23_Y13_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N25; Fanout = 1; REG Node = 'lcd_timing_controller:u6\|oLCD_R\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_timing_controller:u6|oLCD_R[7] } "NODE_NAME" } } { "lcd_timing_controller.v" "" { Text "E:/touchpanel/dp1_pattern/lcd_timing_controller.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.124 ns) + CELL(3.106 ns) 7.230 ns GPIO\[9\] 2 PIN PIN_45 0 " "Info: 2: + IC(4.124 ns) + CELL(3.106 ns) = 7.230 ns; Loc. = PIN_45; Fanout = 0; PIN Node = 'GPIO\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.230 ns" { lcd_timing_controller:u6|oLCD_R[7] GPIO[9] } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 42.96 % ) " "Info: Total cell delay = 3.106 ns ( 42.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.124 ns ( 57.04 % ) " "Info: Total interconnect delay = 4.124 ns ( 57.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.230 ns" { lcd_timing_controller:u6|oLCD_R[7] GPIO[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.230 ns" { lcd_timing_controller:u6|oLCD_R[7] {} GPIO[9] {} } { 0.000ns 4.124ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.017 ns" { CLOCK_50 div[0] div[0]~clkctrl lcd_timing_controller:u6|oLCD_R[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.017 ns" { CLOCK_50 {} CLOCK_50~combout {} div[0] {} div[0]~clkctrl {} lcd_timing_controller:u6|oLCD_R[7] {} } { 0.000ns 0.000ns 0.522ns 0.815ns 0.904ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.230 ns" { lcd_timing_controller:u6|oLCD_R[7] GPIO[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.230 ns" { lcd_timing_controller:u6|oLCD_R[7] {} GPIO[9] {} } { 0.000ns 4.124ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "adc_spi_controller:u4\|d1_PENIRQ_n GPIO\[39\] CLOCK_50 -5.234 ns register " "Info: th for register \"adc_spi_controller:u4\|d1_PENIRQ_n\" (data pin = \"GPIO\[39\]\", clock pin = \"CLOCK_50\") is -5.234 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.821 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLOCK_50 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.666 ns) 2.821 ns adc_spi_controller:u4\|d1_PENIRQ_n 3 REG LCFF_X29_Y10_N27 2 " "Info: 3: + IC(0.876 ns) + CELL(0.666 ns) = 2.821 ns; Loc. = LCFF_X29_Y10_N27; Fanout = 2; REG Node = 'adc_spi_controller:u4\|d1_PENIRQ_n'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { CLOCK_50~clkctrl adc_spi_controller:u4|d1_PENIRQ_n } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/dp1_pattern/adc_spi_controller.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.02 % ) " "Info: Total cell delay = 1.806 ns ( 64.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 35.98 % ) " "Info: Total interconnect delay = 1.015 ns ( 35.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { CLOCK_50 CLOCK_50~clkctrl adc_spi_controller:u4|d1_PENIRQ_n } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} adc_spi_controller:u4|d1_PENIRQ_n {} } { 0.000ns 0.000ns 0.139ns 0.876ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "adc_spi_controller.v" "" { Text "E:/touchpanel/dp1_pattern/adc_spi_controller.v" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.361 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO\[39\] 1 PIN PIN_69 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_69; Fanout = 1; PIN Node = 'GPIO\[39\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[39] } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns GPIO\[39\]~71 2 COMB IOC_X12_Y0_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X12_Y0_N0; Fanout = 2; COMB Node = 'GPIO\[39\]~71'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { GPIO[39] GPIO[39]~71 } "NODE_NAME" } } { "dp1_pattern.v" "" { Text "E:/touchpanel/dp1_pattern/dp1_pattern.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.907 ns) + CELL(0.460 ns) 8.361 ns adc_spi_controller:u4\|d1_PENIRQ_n 3 REG LCFF_X29_Y10_N27 2 " "Info: 3: + IC(6.907 ns) + CELL(0.460 ns) = 8.361 ns; Loc. = LCFF_X29_Y10_N27; Fanout = 2; REG Node = 'adc_spi_controller:u4\|d1_PENIRQ_n'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.367 ns" { GPIO[39]~71 adc_spi_controller:u4|d1_PENIRQ_n } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/dp1_pattern/adc_spi_controller.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 17.39 % ) " "Info: Total cell delay = 1.454 ns ( 17.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.907 ns ( 82.61 % ) " "Info: Total interconnect delay = 6.907 ns ( 82.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.361 ns" { GPIO[39] GPIO[39]~71 adc_spi_controller:u4|d1_PENIRQ_n } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.361 ns" { GPIO[39] {} GPIO[39]~71 {} adc_spi_controller:u4|d1_PENIRQ_n {} } { 0.000ns 0.000ns 6.907ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { CLOCK_50 CLOCK_50~clkctrl adc_spi_controller:u4|d1_PENIRQ_n } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} adc_spi_controller:u4|d1_PENIRQ_n {} } { 0.000ns 0.000ns 0.139ns 0.876ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.361 ns" { GPIO[39] GPIO[39]~71 adc_spi_controller:u4|d1_PENIRQ_n } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.361 ns" { GPIO[39] {} GPIO[39]~71 {} adc_spi_controller:u4|d1_PENIRQ_n {} } { 0.000ns 0.000ns 6.907ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Peak virtual memory: 141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 15:00:28 2011 " "Info: Processing ended: Thu Mar 10 15:00:28 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
