#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d252a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d25430 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1d33c50 .functor NOT 1, L_0x1d608f0, C4<0>, C4<0>, C4<0>;
L_0x1d60650 .functor XOR 1, L_0x1d604f0, L_0x1d605b0, C4<0>, C4<0>;
L_0x1d607e0 .functor XOR 1, L_0x1d60650, L_0x1d60710, C4<0>, C4<0>;
v0x1d5b2e0_0 .net *"_ivl_10", 0 0, L_0x1d60710;  1 drivers
v0x1d5b3e0_0 .net *"_ivl_12", 0 0, L_0x1d607e0;  1 drivers
v0x1d5b4c0_0 .net *"_ivl_2", 0 0, L_0x1d5d1c0;  1 drivers
v0x1d5b580_0 .net *"_ivl_4", 0 0, L_0x1d604f0;  1 drivers
v0x1d5b660_0 .net *"_ivl_6", 0 0, L_0x1d605b0;  1 drivers
v0x1d5b790_0 .net *"_ivl_8", 0 0, L_0x1d60650;  1 drivers
v0x1d5b870_0 .net "a", 0 0, v0x1d57480_0;  1 drivers
v0x1d5b910_0 .net "b", 0 0, v0x1d57520_0;  1 drivers
v0x1d5b9b0_0 .net "c", 0 0, v0x1d575c0_0;  1 drivers
v0x1d5ba50_0 .var "clk", 0 0;
v0x1d5baf0_0 .net "d", 0 0, v0x1d57700_0;  1 drivers
v0x1d5bb90_0 .net "q_dut", 0 0, L_0x1d601e0;  1 drivers
v0x1d5bc30_0 .net "q_ref", 0 0, L_0x1d33cc0;  1 drivers
v0x1d5bcd0_0 .var/2u "stats1", 159 0;
v0x1d5bd70_0 .var/2u "strobe", 0 0;
v0x1d5be10_0 .net "tb_match", 0 0, L_0x1d608f0;  1 drivers
v0x1d5bed0_0 .net "tb_mismatch", 0 0, L_0x1d33c50;  1 drivers
v0x1d5bf90_0 .net "wavedrom_enable", 0 0, v0x1d577f0_0;  1 drivers
v0x1d5c030_0 .net "wavedrom_title", 511 0, v0x1d57890_0;  1 drivers
L_0x1d5d1c0 .concat [ 1 0 0 0], L_0x1d33cc0;
L_0x1d604f0 .concat [ 1 0 0 0], L_0x1d33cc0;
L_0x1d605b0 .concat [ 1 0 0 0], L_0x1d601e0;
L_0x1d60710 .concat [ 1 0 0 0], L_0x1d33cc0;
L_0x1d608f0 .cmp/eeq 1, L_0x1d5d1c0, L_0x1d607e0;
S_0x1d255c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1d25430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d10ea0 .functor OR 1, v0x1d57480_0, v0x1d57520_0, C4<0>, C4<0>;
L_0x1d25d20 .functor OR 1, v0x1d575c0_0, v0x1d57700_0, C4<0>, C4<0>;
L_0x1d33cc0 .functor AND 1, L_0x1d10ea0, L_0x1d25d20, C4<1>, C4<1>;
v0x1d33ec0_0 .net *"_ivl_0", 0 0, L_0x1d10ea0;  1 drivers
v0x1d33f60_0 .net *"_ivl_2", 0 0, L_0x1d25d20;  1 drivers
v0x1d10ff0_0 .net "a", 0 0, v0x1d57480_0;  alias, 1 drivers
v0x1d11090_0 .net "b", 0 0, v0x1d57520_0;  alias, 1 drivers
v0x1d56900_0 .net "c", 0 0, v0x1d575c0_0;  alias, 1 drivers
v0x1d56a10_0 .net "d", 0 0, v0x1d57700_0;  alias, 1 drivers
v0x1d56ad0_0 .net "q", 0 0, L_0x1d33cc0;  alias, 1 drivers
S_0x1d56c30 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1d25430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d57480_0 .var "a", 0 0;
v0x1d57520_0 .var "b", 0 0;
v0x1d575c0_0 .var "c", 0 0;
v0x1d57660_0 .net "clk", 0 0, v0x1d5ba50_0;  1 drivers
v0x1d57700_0 .var "d", 0 0;
v0x1d577f0_0 .var "wavedrom_enable", 0 0;
v0x1d57890_0 .var "wavedrom_title", 511 0;
E_0x1d20240/0 .event negedge, v0x1d57660_0;
E_0x1d20240/1 .event posedge, v0x1d57660_0;
E_0x1d20240 .event/or E_0x1d20240/0, E_0x1d20240/1;
E_0x1d20490 .event posedge, v0x1d57660_0;
E_0x1d099f0 .event negedge, v0x1d57660_0;
S_0x1d56f80 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d56c30;
 .timescale -12 -12;
v0x1d57180_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d57280 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d56c30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d579f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1d25430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d5c360 .functor NOT 1, v0x1d57480_0, C4<0>, C4<0>, C4<0>;
L_0x1d5c3f0 .functor NOT 1, v0x1d57520_0, C4<0>, C4<0>, C4<0>;
L_0x1d5c480 .functor AND 1, L_0x1d5c360, L_0x1d5c3f0, C4<1>, C4<1>;
L_0x1d5c4f0 .functor NOT 1, v0x1d575c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d5c590 .functor AND 1, L_0x1d5c480, L_0x1d5c4f0, C4<1>, C4<1>;
L_0x1d5c6a0 .functor NOT 1, v0x1d57700_0, C4<0>, C4<0>, C4<0>;
L_0x1d5c750 .functor AND 1, L_0x1d5c590, L_0x1d5c6a0, C4<1>, C4<1>;
L_0x1d5c860 .functor NOT 1, v0x1d57480_0, C4<0>, C4<0>, C4<0>;
L_0x1d5c920 .functor NOT 1, v0x1d57520_0, C4<0>, C4<0>, C4<0>;
L_0x1d5c990 .functor AND 1, L_0x1d5c860, L_0x1d5c920, C4<1>, C4<1>;
L_0x1d5cb00 .functor NOT 1, v0x1d575c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d5cb70 .functor AND 1, L_0x1d5c990, L_0x1d5cb00, C4<1>, C4<1>;
L_0x1d5cca0 .functor AND 1, L_0x1d5cb70, v0x1d57700_0, C4<1>, C4<1>;
L_0x1d5cd60 .functor OR 1, L_0x1d5c750, L_0x1d5cca0, C4<0>, C4<0>;
L_0x1d5cc30 .functor NOT 1, v0x1d57480_0, C4<0>, C4<0>, C4<0>;
L_0x1d5cef0 .functor NOT 1, v0x1d57520_0, C4<0>, C4<0>, C4<0>;
L_0x1d5cff0 .functor AND 1, L_0x1d5cc30, L_0x1d5cef0, C4<1>, C4<1>;
L_0x1d5d100 .functor AND 1, L_0x1d5cff0, v0x1d575c0_0, C4<1>, C4<1>;
L_0x1d5d260 .functor NOT 1, v0x1d57700_0, C4<0>, C4<0>, C4<0>;
L_0x1d5d2d0 .functor AND 1, L_0x1d5d100, L_0x1d5d260, C4<1>, C4<1>;
L_0x1d5d490 .functor OR 1, L_0x1d5cd60, L_0x1d5d2d0, C4<0>, C4<0>;
L_0x1d5d5a0 .functor NOT 1, v0x1d57480_0, C4<0>, C4<0>, C4<0>;
L_0x1d5d7e0 .functor NOT 1, v0x1d57520_0, C4<0>, C4<0>, C4<0>;
L_0x1d5d960 .functor AND 1, L_0x1d5d5a0, L_0x1d5d7e0, C4<1>, C4<1>;
L_0x1d5db40 .functor AND 1, L_0x1d5d960, v0x1d575c0_0, C4<1>, C4<1>;
L_0x1d5dd10 .functor AND 1, L_0x1d5db40, v0x1d57700_0, C4<1>, C4<1>;
L_0x1d5dfc0 .functor OR 1, L_0x1d5d490, L_0x1d5dd10, C4<0>, C4<0>;
L_0x1d5e0d0 .functor NOT 1, v0x1d57480_0, C4<0>, C4<0>, C4<0>;
L_0x1d5e230 .functor AND 1, L_0x1d5e0d0, v0x1d57520_0, C4<1>, C4<1>;
L_0x1d5e2f0 .functor NOT 1, v0x1d575c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d5e460 .functor AND 1, L_0x1d5e230, L_0x1d5e2f0, C4<1>, C4<1>;
L_0x1d5e570 .functor NOT 1, v0x1d57700_0, C4<0>, C4<0>, C4<0>;
L_0x1d5e6f0 .functor AND 1, L_0x1d5e460, L_0x1d5e570, C4<1>, C4<1>;
L_0x1d5e800 .functor OR 1, L_0x1d5dfc0, L_0x1d5e6f0, C4<0>, C4<0>;
L_0x1d5ea30 .functor NOT 1, v0x1d57480_0, C4<0>, C4<0>, C4<0>;
L_0x1d5eaa0 .functor AND 1, L_0x1d5ea30, v0x1d57520_0, C4<1>, C4<1>;
L_0x1d5ec90 .functor NOT 1, v0x1d575c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d5ed00 .functor AND 1, L_0x1d5eaa0, L_0x1d5ec90, C4<1>, C4<1>;
L_0x1d5ef50 .functor AND 1, L_0x1d5ed00, v0x1d57700_0, C4<1>, C4<1>;
L_0x1d5f010 .functor OR 1, L_0x1d5e800, L_0x1d5ef50, C4<0>, C4<0>;
L_0x1d5f270 .functor NOT 1, v0x1d57480_0, C4<0>, C4<0>, C4<0>;
L_0x1d5f2e0 .functor AND 1, L_0x1d5f270, v0x1d57520_0, C4<1>, C4<1>;
L_0x1d5f500 .functor AND 1, L_0x1d5f2e0, v0x1d575c0_0, C4<1>, C4<1>;
L_0x1d5f5c0 .functor AND 1, L_0x1d5f500, v0x1d57700_0, C4<1>, C4<1>;
L_0x1d5f7f0 .functor OR 1, L_0x1d5f010, L_0x1d5f5c0, C4<0>, C4<0>;
L_0x1d5f900 .functor NOT 1, v0x1d57520_0, C4<0>, C4<0>, C4<0>;
L_0x1d5faf0 .functor AND 1, v0x1d57480_0, L_0x1d5f900, C4<1>, C4<1>;
L_0x1d5fbb0 .functor NOT 1, v0x1d575c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d5fdb0 .functor AND 1, L_0x1d5faf0, L_0x1d5fbb0, C4<1>, C4<1>;
L_0x1d5fec0 .functor NOT 1, v0x1d57700_0, C4<0>, C4<0>, C4<0>;
L_0x1d600d0 .functor AND 1, L_0x1d5fdb0, L_0x1d5fec0, C4<1>, C4<1>;
L_0x1d601e0 .functor OR 1, L_0x1d5f7f0, L_0x1d600d0, C4<0>, C4<0>;
v0x1d57ce0_0 .net *"_ivl_0", 0 0, L_0x1d5c360;  1 drivers
v0x1d57dc0_0 .net *"_ivl_10", 0 0, L_0x1d5c6a0;  1 drivers
v0x1d57ea0_0 .net *"_ivl_100", 0 0, L_0x1d600d0;  1 drivers
v0x1d57f90_0 .net *"_ivl_12", 0 0, L_0x1d5c750;  1 drivers
v0x1d58070_0 .net *"_ivl_14", 0 0, L_0x1d5c860;  1 drivers
v0x1d581a0_0 .net *"_ivl_16", 0 0, L_0x1d5c920;  1 drivers
v0x1d58280_0 .net *"_ivl_18", 0 0, L_0x1d5c990;  1 drivers
v0x1d58360_0 .net *"_ivl_2", 0 0, L_0x1d5c3f0;  1 drivers
v0x1d58440_0 .net *"_ivl_20", 0 0, L_0x1d5cb00;  1 drivers
v0x1d58520_0 .net *"_ivl_22", 0 0, L_0x1d5cb70;  1 drivers
v0x1d58600_0 .net *"_ivl_24", 0 0, L_0x1d5cca0;  1 drivers
v0x1d586e0_0 .net *"_ivl_26", 0 0, L_0x1d5cd60;  1 drivers
v0x1d587c0_0 .net *"_ivl_28", 0 0, L_0x1d5cc30;  1 drivers
v0x1d588a0_0 .net *"_ivl_30", 0 0, L_0x1d5cef0;  1 drivers
v0x1d58980_0 .net *"_ivl_32", 0 0, L_0x1d5cff0;  1 drivers
v0x1d58a60_0 .net *"_ivl_34", 0 0, L_0x1d5d100;  1 drivers
v0x1d58b40_0 .net *"_ivl_36", 0 0, L_0x1d5d260;  1 drivers
v0x1d58c20_0 .net *"_ivl_38", 0 0, L_0x1d5d2d0;  1 drivers
v0x1d58d00_0 .net *"_ivl_4", 0 0, L_0x1d5c480;  1 drivers
v0x1d58de0_0 .net *"_ivl_40", 0 0, L_0x1d5d490;  1 drivers
v0x1d58ec0_0 .net *"_ivl_42", 0 0, L_0x1d5d5a0;  1 drivers
v0x1d58fa0_0 .net *"_ivl_44", 0 0, L_0x1d5d7e0;  1 drivers
v0x1d59080_0 .net *"_ivl_46", 0 0, L_0x1d5d960;  1 drivers
v0x1d59160_0 .net *"_ivl_48", 0 0, L_0x1d5db40;  1 drivers
v0x1d59240_0 .net *"_ivl_50", 0 0, L_0x1d5dd10;  1 drivers
v0x1d59320_0 .net *"_ivl_52", 0 0, L_0x1d5dfc0;  1 drivers
v0x1d59400_0 .net *"_ivl_54", 0 0, L_0x1d5e0d0;  1 drivers
v0x1d594e0_0 .net *"_ivl_56", 0 0, L_0x1d5e230;  1 drivers
v0x1d595c0_0 .net *"_ivl_58", 0 0, L_0x1d5e2f0;  1 drivers
v0x1d596a0_0 .net *"_ivl_6", 0 0, L_0x1d5c4f0;  1 drivers
v0x1d59780_0 .net *"_ivl_60", 0 0, L_0x1d5e460;  1 drivers
v0x1d59860_0 .net *"_ivl_62", 0 0, L_0x1d5e570;  1 drivers
v0x1d59940_0 .net *"_ivl_64", 0 0, L_0x1d5e6f0;  1 drivers
v0x1d59c30_0 .net *"_ivl_66", 0 0, L_0x1d5e800;  1 drivers
v0x1d59d10_0 .net *"_ivl_68", 0 0, L_0x1d5ea30;  1 drivers
v0x1d59df0_0 .net *"_ivl_70", 0 0, L_0x1d5eaa0;  1 drivers
v0x1d59ed0_0 .net *"_ivl_72", 0 0, L_0x1d5ec90;  1 drivers
v0x1d59fb0_0 .net *"_ivl_74", 0 0, L_0x1d5ed00;  1 drivers
v0x1d5a090_0 .net *"_ivl_76", 0 0, L_0x1d5ef50;  1 drivers
v0x1d5a170_0 .net *"_ivl_78", 0 0, L_0x1d5f010;  1 drivers
v0x1d5a250_0 .net *"_ivl_8", 0 0, L_0x1d5c590;  1 drivers
v0x1d5a330_0 .net *"_ivl_80", 0 0, L_0x1d5f270;  1 drivers
v0x1d5a410_0 .net *"_ivl_82", 0 0, L_0x1d5f2e0;  1 drivers
v0x1d5a4f0_0 .net *"_ivl_84", 0 0, L_0x1d5f500;  1 drivers
v0x1d5a5d0_0 .net *"_ivl_86", 0 0, L_0x1d5f5c0;  1 drivers
v0x1d5a6b0_0 .net *"_ivl_88", 0 0, L_0x1d5f7f0;  1 drivers
v0x1d5a790_0 .net *"_ivl_90", 0 0, L_0x1d5f900;  1 drivers
v0x1d5a870_0 .net *"_ivl_92", 0 0, L_0x1d5faf0;  1 drivers
v0x1d5a950_0 .net *"_ivl_94", 0 0, L_0x1d5fbb0;  1 drivers
v0x1d5aa30_0 .net *"_ivl_96", 0 0, L_0x1d5fdb0;  1 drivers
v0x1d5ab10_0 .net *"_ivl_98", 0 0, L_0x1d5fec0;  1 drivers
v0x1d5abf0_0 .net "a", 0 0, v0x1d57480_0;  alias, 1 drivers
v0x1d5ac90_0 .net "b", 0 0, v0x1d57520_0;  alias, 1 drivers
v0x1d5ad80_0 .net "c", 0 0, v0x1d575c0_0;  alias, 1 drivers
v0x1d5ae70_0 .net "d", 0 0, v0x1d57700_0;  alias, 1 drivers
v0x1d5af60_0 .net "q", 0 0, L_0x1d601e0;  alias, 1 drivers
S_0x1d5b0c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1d25430;
 .timescale -12 -12;
E_0x1d1ffe0 .event anyedge, v0x1d5bd70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d5bd70_0;
    %nor/r;
    %assign/vec4 v0x1d5bd70_0, 0;
    %wait E_0x1d1ffe0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d56c30;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d57700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d575c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d57520_0, 0;
    %assign/vec4 v0x1d57480_0, 0;
    %wait E_0x1d099f0;
    %wait E_0x1d20490;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d57700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d575c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d57520_0, 0;
    %assign/vec4 v0x1d57480_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d20240;
    %load/vec4 v0x1d57480_0;
    %load/vec4 v0x1d57520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d575c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d57700_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d57700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d575c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d57520_0, 0;
    %assign/vec4 v0x1d57480_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d57280;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d20240;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d57700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d575c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d57520_0, 0;
    %assign/vec4 v0x1d57480_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d25430;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d5ba50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d5bd70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d25430;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d5ba50_0;
    %inv;
    %store/vec4 v0x1d5ba50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d25430;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d57660_0, v0x1d5bed0_0, v0x1d5b870_0, v0x1d5b910_0, v0x1d5b9b0_0, v0x1d5baf0_0, v0x1d5bc30_0, v0x1d5bb90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d25430;
T_7 ;
    %load/vec4 v0x1d5bcd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d5bcd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d5bcd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d5bcd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d5bcd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d5bcd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d5bcd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d25430;
T_8 ;
    %wait E_0x1d20240;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d5bcd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5bcd0_0, 4, 32;
    %load/vec4 v0x1d5be10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d5bcd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5bcd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d5bcd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5bcd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d5bc30_0;
    %load/vec4 v0x1d5bc30_0;
    %load/vec4 v0x1d5bb90_0;
    %xor;
    %load/vec4 v0x1d5bc30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d5bcd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5bcd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d5bcd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5bcd0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit3/iter0/response3/top_module.sv";
