// Seed: 2395569308
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
  id_4(
      .id_0(id_3)
  );
  assign id_3 = id_2;
  assign id_2 = id_2;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1
);
  reg id_3;
  always @(negedge 1) begin
    id_3 <= 1;
  end
  logic [7:0] id_4;
  assign id_4[1==1] = id_3 == id_3;
  wire id_5;
  module_0(
      id_5, id_5, id_5
  );
endmodule
