{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525235117306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525235117306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 11:25:16 2018 " "Processing started: Wed May 02 11:25:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525235117306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235117306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS_Computer_simplified -c system " "Command: quartus_sta MIPS_Computer_simplified -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235117306 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1525235117571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235117853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235117853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235117931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235117931 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235118978 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "system.sdc " "Synopsys Design Constraints File file not found: 'system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119181 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119181 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525235119196 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525235119196 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525235119196 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119196 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add0~23\|combout " "Node \"interface\|Add0~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~12\|datad " "Node \"interface\|Add1~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~12\|combout " "Node \"interface\|Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~23\|dataa " "Node \"interface\|Add0~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~21\|datad " "Node \"interface\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~21\|combout " "Node \"interface\|Add0~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~23\|datad " "Node \"interface\|Add0~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~10\|dataa " "Node \"interface\|Add1~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~10\|combout " "Node \"interface\|Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~20\|datac " "Node \"interface\|Add0~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~20\|combout " "Node \"interface\|Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~18\|dataa " "Node \"interface\|Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~18\|combout " "Node \"interface\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~20\|datad " "Node \"interface\|Add0~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~8\|datab " "Node \"interface\|Add1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~8\|combout " "Node \"interface\|Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~15\|datab " "Node \"interface\|Add0~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~15\|combout " "Node \"interface\|Add0~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~17\|datac " "Node \"interface\|Add0~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~17\|combout " "Node \"interface\|Add0~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~17\|datad " "Node \"interface\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~6\|datab " "Node \"interface\|Add1~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~6\|combout " "Node \"interface\|Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~12\|dataa " "Node \"interface\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~12\|combout " "Node \"interface\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~14\|datac " "Node \"interface\|Add0~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~14\|combout " "Node \"interface\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~14\|datad " "Node \"interface\|Add0~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~4\|dataa " "Node \"interface\|Add1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~4\|combout " "Node \"interface\|Add1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~11\|datac " "Node \"interface\|Add0~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~11\|combout " "Node \"interface\|Add0~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~9\|dataa " "Node \"interface\|Add0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~9\|combout " "Node \"interface\|Add0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~11\|datad " "Node \"interface\|Add0~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~2\|datab " "Node \"interface\|Add1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~2\|combout " "Node \"interface\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~6\|datab " "Node \"interface\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~6\|combout " "Node \"interface\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~8\|dataa " "Node \"interface\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~8\|combout " "Node \"interface\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~8\|datac " "Node \"interface\|Add0~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~0\|dataa " "Node \"interface\|Add1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~0\|combout " "Node \"interface\|Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~5\|datab " "Node \"interface\|Add0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~5\|combout " "Node \"interface\|Add0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~3\|dataa " "Node \"interface\|Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~3\|combout " "Node \"interface\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~5\|datac " "Node \"interface\|Add0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add0~2\|combout " "Node \"interface\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~2\|datab " "Node \"interface\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~0\|dataa " "Node \"interface\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~0\|combout " "Node \"interface\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~2\|datac " "Node \"interface\|Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|SYS_clk~2  from: datad  to: combout " "Cell: interface\|SYS_clk~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: cin  to: combout " "Cell: interface\|uALU\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: datab  to: combout " "Cell: interface\|uALU\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: cin  to: combout " "Cell: interface\|uALU\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: cin  to: combout " "Cell: interface\|uALU\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: cin  to: combout " "Cell: interface\|uALU\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: datab  to: combout " "Cell: interface\|uALU\|Add1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: cin  to: combout " "Cell: interface\|uALU\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: datab  to: combout " "Cell: interface\|uALU\|Add1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: cin  to: combout " "Cell: interface\|uALU\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: datab  to: combout " "Cell: interface\|uALU\|Add1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: cin  to: combout " "Cell: interface\|uALU\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: datab  to: combout " "Cell: interface\|uALU\|Add1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: cin  to: combout " "Cell: interface\|uALU\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: cin  to: combout " "Cell: interface\|uALU\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: cin  to: combout " "Cell: interface\|uALU\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: datab  to: combout " "Cell: interface\|uALU\|Add1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: cin  to: combout " "Cell: interface\|uALU\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: cin  to: combout " "Cell: interface\|uALU\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: cin  to: combout " "Cell: interface\|uALU\|Add1~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: datab  to: combout " "Cell: interface\|uALU\|Add1~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: cin  to: combout " "Cell: interface\|uALU\|Add1~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: cin  to: combout " "Cell: interface\|uALU\|Add1~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: datab  to: combout " "Cell: interface\|uALU\|Add1~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: cin  to: combout " "Cell: interface\|uALU\|Add1~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: datab  to: combout " "Cell: interface\|uALU\|Add1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: cin  to: combout " "Cell: interface\|uALU\|Add1~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: cin  to: combout " "Cell: interface\|uALU\|Add1~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: cin  to: combout " "Cell: interface\|uALU\|Add1~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: datab  to: combout " "Cell: interface\|uALU\|Add1~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: cin  to: combout " "Cell: interface\|uALU\|Add1~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: datab  to: combout " "Cell: interface\|uALU\|Add1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: cin  to: combout " "Cell: interface\|uALU\|Add1~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: cin  to: combout " "Cell: interface\|uALU\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: datab  to: combout " "Cell: interface\|uALU\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: cin  to: combout " "Cell: interface\|uALU\|Add1~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: cin  to: combout " "Cell: interface\|uALU\|Add1~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: cin  to: combout " "Cell: interface\|uALU\|Add1~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: datab  to: combout " "Cell: interface\|uALU\|Add1~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: cin  to: combout " "Cell: interface\|uALU\|Add1~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: datab  to: combout " "Cell: interface\|uALU\|Add1~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: cin  to: combout " "Cell: interface\|uALU\|Add1~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: datab  to: combout " "Cell: interface\|uALU\|Add1~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: cin  to: combout " "Cell: interface\|uALU\|Add1~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: datab  to: combout " "Cell: interface\|uALU\|Add1~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: cin  to: combout " "Cell: interface\|uALU\|Add1~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: datad  to: combout " "Cell: interface\|uALU\|Add1~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: cin  to: combout " "Cell: interface\|uALU\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: cin  to: combout " "Cell: interface\|uALU\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datad  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[20\] " "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119228 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119243 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525235119337 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525235119516 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525235120985 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235120985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.871 " "Worst-case setup slack is -35.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.871          -13264.319 KEY\[3\]  " "  -35.871          -13264.319 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.847          -13169.617 KEY\[0\]  " "  -35.847          -13169.617 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.852             -91.998 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "  -12.852             -91.998 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235121000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.032 " "Worst-case hold slack is -4.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.032             -30.772 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.032             -30.772 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.826            -770.301 KEY\[0\]  " "   -1.826            -770.301 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.764            -707.512 KEY\[3\]  " "   -1.764            -707.512 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235121125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.671 " "Worst-case recovery slack is -0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.671              -0.671 KEY\[0\]  " "   -0.671              -0.671 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235121141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.510 " "Worst-case removal slack is 0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 KEY\[0\]  " "    0.510               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235121156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.502 " "Worst-case minimum pulse width slack is -6.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.502            -863.395 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.502            -863.395 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1670.386 KEY\[0\]  " "   -3.000           -1670.386 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1668.886 KEY\[3\]  " "   -3.000           -1668.886 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235121203 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525235122181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235122248 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235123330 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|SYS_clk~2  from: datad  to: combout " "Cell: interface\|SYS_clk~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: cin  to: combout " "Cell: interface\|uALU\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: datab  to: combout " "Cell: interface\|uALU\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: cin  to: combout " "Cell: interface\|uALU\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: cin  to: combout " "Cell: interface\|uALU\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: cin  to: combout " "Cell: interface\|uALU\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: datab  to: combout " "Cell: interface\|uALU\|Add1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: cin  to: combout " "Cell: interface\|uALU\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: datab  to: combout " "Cell: interface\|uALU\|Add1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: cin  to: combout " "Cell: interface\|uALU\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: datab  to: combout " "Cell: interface\|uALU\|Add1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: cin  to: combout " "Cell: interface\|uALU\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: datab  to: combout " "Cell: interface\|uALU\|Add1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: cin  to: combout " "Cell: interface\|uALU\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: cin  to: combout " "Cell: interface\|uALU\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: cin  to: combout " "Cell: interface\|uALU\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: datab  to: combout " "Cell: interface\|uALU\|Add1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: cin  to: combout " "Cell: interface\|uALU\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: cin  to: combout " "Cell: interface\|uALU\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: cin  to: combout " "Cell: interface\|uALU\|Add1~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: datab  to: combout " "Cell: interface\|uALU\|Add1~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: cin  to: combout " "Cell: interface\|uALU\|Add1~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: cin  to: combout " "Cell: interface\|uALU\|Add1~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: datab  to: combout " "Cell: interface\|uALU\|Add1~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: cin  to: combout " "Cell: interface\|uALU\|Add1~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: datab  to: combout " "Cell: interface\|uALU\|Add1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: cin  to: combout " "Cell: interface\|uALU\|Add1~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: cin  to: combout " "Cell: interface\|uALU\|Add1~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: cin  to: combout " "Cell: interface\|uALU\|Add1~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: datab  to: combout " "Cell: interface\|uALU\|Add1~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: cin  to: combout " "Cell: interface\|uALU\|Add1~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: datab  to: combout " "Cell: interface\|uALU\|Add1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: cin  to: combout " "Cell: interface\|uALU\|Add1~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: cin  to: combout " "Cell: interface\|uALU\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: datab  to: combout " "Cell: interface\|uALU\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: cin  to: combout " "Cell: interface\|uALU\|Add1~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: cin  to: combout " "Cell: interface\|uALU\|Add1~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: cin  to: combout " "Cell: interface\|uALU\|Add1~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: datab  to: combout " "Cell: interface\|uALU\|Add1~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: cin  to: combout " "Cell: interface\|uALU\|Add1~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: datab  to: combout " "Cell: interface\|uALU\|Add1~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: cin  to: combout " "Cell: interface\|uALU\|Add1~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: datab  to: combout " "Cell: interface\|uALU\|Add1~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: cin  to: combout " "Cell: interface\|uALU\|Add1~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: datab  to: combout " "Cell: interface\|uALU\|Add1~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: cin  to: combout " "Cell: interface\|uALU\|Add1~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: datad  to: combout " "Cell: interface\|uALU\|Add1~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: cin  to: combout " "Cell: interface\|uALU\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: cin  to: combout " "Cell: interface\|uALU\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datad  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[20\] " "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235123572 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235123575 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525235123880 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235123880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.598 " "Worst-case setup slack is -32.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235123895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235123895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.598          -12229.230 KEY\[3\]  " "  -32.598          -12229.230 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235123895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.596          -12186.487 KEY\[0\]  " "  -32.596          -12186.487 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235123895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.750             -85.053 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "  -11.750             -85.053 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235123895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235123895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.722 " "Worst-case hold slack is -3.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.722             -28.718 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.722             -28.718 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721            -791.333 KEY\[0\]  " "   -1.721            -791.333 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684            -753.445 KEY\[3\]  " "   -1.684            -753.445 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235124040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.491 " "Worst-case recovery slack is -0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491              -0.491 KEY\[0\]  " "   -0.491              -0.491 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235124056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.489 " "Worst-case removal slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 KEY\[0\]  " "    0.489               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235124074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.914 " "Worst-case minimum pulse width slack is -5.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.914            -744.281 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -5.914            -744.281 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1670.298 KEY\[0\]  " "   -3.000           -1670.298 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1668.798 KEY\[3\]  " "   -3.000           -1668.798 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235124088 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525235125091 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|SYS_clk~2  from: datad  to: combout " "Cell: interface\|SYS_clk~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: cin  to: combout " "Cell: interface\|uALU\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: datab  to: combout " "Cell: interface\|uALU\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: cin  to: combout " "Cell: interface\|uALU\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: cin  to: combout " "Cell: interface\|uALU\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: cin  to: combout " "Cell: interface\|uALU\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: datab  to: combout " "Cell: interface\|uALU\|Add1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: cin  to: combout " "Cell: interface\|uALU\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: datab  to: combout " "Cell: interface\|uALU\|Add1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: cin  to: combout " "Cell: interface\|uALU\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: datab  to: combout " "Cell: interface\|uALU\|Add1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: cin  to: combout " "Cell: interface\|uALU\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: datab  to: combout " "Cell: interface\|uALU\|Add1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: cin  to: combout " "Cell: interface\|uALU\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: cin  to: combout " "Cell: interface\|uALU\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: cin  to: combout " "Cell: interface\|uALU\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: datab  to: combout " "Cell: interface\|uALU\|Add1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: cin  to: combout " "Cell: interface\|uALU\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: cin  to: combout " "Cell: interface\|uALU\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: cin  to: combout " "Cell: interface\|uALU\|Add1~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: datab  to: combout " "Cell: interface\|uALU\|Add1~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: cin  to: combout " "Cell: interface\|uALU\|Add1~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: cin  to: combout " "Cell: interface\|uALU\|Add1~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: datab  to: combout " "Cell: interface\|uALU\|Add1~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: cin  to: combout " "Cell: interface\|uALU\|Add1~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: datab  to: combout " "Cell: interface\|uALU\|Add1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: cin  to: combout " "Cell: interface\|uALU\|Add1~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: cin  to: combout " "Cell: interface\|uALU\|Add1~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: cin  to: combout " "Cell: interface\|uALU\|Add1~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: datab  to: combout " "Cell: interface\|uALU\|Add1~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: cin  to: combout " "Cell: interface\|uALU\|Add1~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: datab  to: combout " "Cell: interface\|uALU\|Add1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: cin  to: combout " "Cell: interface\|uALU\|Add1~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: cin  to: combout " "Cell: interface\|uALU\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: datab  to: combout " "Cell: interface\|uALU\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: cin  to: combout " "Cell: interface\|uALU\|Add1~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: cin  to: combout " "Cell: interface\|uALU\|Add1~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: cin  to: combout " "Cell: interface\|uALU\|Add1~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: datab  to: combout " "Cell: interface\|uALU\|Add1~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: cin  to: combout " "Cell: interface\|uALU\|Add1~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: datab  to: combout " "Cell: interface\|uALU\|Add1~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: cin  to: combout " "Cell: interface\|uALU\|Add1~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: datab  to: combout " "Cell: interface\|uALU\|Add1~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: cin  to: combout " "Cell: interface\|uALU\|Add1~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: datab  to: combout " "Cell: interface\|uALU\|Add1~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: cin  to: combout " "Cell: interface\|uALU\|Add1~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: datad  to: combout " "Cell: interface\|uALU\|Add1~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: cin  to: combout " "Cell: interface\|uALU\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: cin  to: combout " "Cell: interface\|uALU\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datad  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[20\] " "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125353 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525235125479 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.399 " "Worst-case setup slack is -17.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.399           -6449.508 KEY\[3\]  " "  -17.399           -6449.508 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.397           -6427.282 KEY\[0\]  " "  -17.397           -6427.282 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.636             -46.158 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.636             -46.158 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.068 " "Worst-case hold slack is -2.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.068             -15.826 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.068             -15.826 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.357            -818.374 KEY\[0\]  " "   -1.357            -818.374 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.339            -799.834 KEY\[3\]  " "   -1.339            -799.834 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.574 " "Worst-case recovery slack is -0.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574              -0.574 KEY\[0\]  " "   -0.574              -0.574 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.232 " "Worst-case removal slack is 0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 KEY\[0\]  " "    0.232               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.186 " "Worst-case minimum pulse width slack is -3.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.186            -317.291 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.186            -317.291 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1542.618 KEY\[0\]  " "   -3.000           -1542.618 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1530.373 KEY\[3\]  " "   -3.000           -1530.373 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125719 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235127955 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235127955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 68 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "789 " "Peak virtual memory: 789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525235128246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 11:25:28 2018 " "Processing ended: Wed May 02 11:25:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525235128246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525235128246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525235128246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235128246 ""}
