

================================================================
== Vitis HLS Report for 'pow_32_32_s'
================================================================
* Date:           Wed Mar 29 22:11:30 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.289 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_log_99_33_s_fu_73          |log_99_33_s          |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_exp_core_32_32_66_s_fu_92  |exp_core_32_32_66_s  |       23|       23|  0.230 us|  0.230 us|    1|    1|      yes|
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     91|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       23|   45|    9340|   6289|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    148|    -|
|Register         |        -|    -|     157|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       23|   45|    9497|   6528|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        8|   20|       8|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+----+------+------+-----+
    |            Instance           |        Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+---------------------+---------+----+------+------+-----+
    |grp_exp_core_32_32_66_s_fu_92  |exp_core_32_32_66_s  |        8|  24|  3094|  1872|    0|
    |grp_log_99_33_s_fu_73          |log_99_33_s          |       15|  21|  6246|  4417|    0|
    +-------------------------------+---------------------+---------+----+------+------+-----+
    |Total                          |                     |       23|  45|  9340|  6289|    0|
    +-------------------------------+---------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |p_Val2_s_fu_126_p2      |         -|   0|  0|  40|           1|          33|
    |icmp_ln1653_fu_108_p2   |      icmp|   0|  0|  18|          32|           1|
    |select_ln180_fu_142_p3  |    select|   0|  0|  33|           1|          33|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  91|          34|          67|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                    | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  121|         27|    1|         27|
    |ap_phi_mux_this_V_write_assign_phi_fu_66_p4  |    9|          2|   31|         62|
    |ap_return                                    |    9|          2|   31|         62|
    |this_V_write_assign_reg_62                   |    9|          2|   31|         62|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |Total                                        |  148|         33|   94|        213|
    +---------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  26|   0|   26|          0|
    |ap_return_preg                              |  31|   0|   31|          0|
    |grp_exp_core_32_32_66_s_fu_92_ap_start_reg  |   1|   0|    1|          0|
    |grp_log_99_33_s_fu_73_ap_start_reg          |   1|   0|    1|          0|
    |icmp_ln1653_reg_169                         |   1|   0|    1|          0|
    |select_ln180_reg_173                        |  33|   0|   33|          0|
    |this_V_write_assign_reg_62                  |  31|   0|   31|          0|
    |x_l_V_reg_178                               |  33|   0|   99|         66|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 157|   0|  223|         66|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|   pow<32, 32>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|   pow<32, 32>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|   pow<32, 32>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|   pow<32, 32>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|   pow<32, 32>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|   pow<32, 32>|  return value|
|ap_return  |  out|   31|  ap_ctrl_hs|   pow<32, 32>|  return value|
|x          |   in|   32|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

