============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           May 01 2022  07:51:09 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_157_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[5]           -       -     R     (arrival)                   3  3.7     0     0      15    (-,-) 
  g177/Y         -       A->Y  F     INVx2_ASAP7_75t_SL          1  2.1     4     4      18    (-,-) 
  g175/Y         -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      4  3.3    13     8      26    (-,-) 
  g170/Y         -       A1->Y F     OAI21xp5_ASAP7_75t_SL       1  1.0    14     8      34    (-,-) 
  g33431__1705/Y -       B->Y  R     OAI21xp5_ASAP7_75t_SL       1  0.9    12     7      41    (-,-) 
  g33680/Y       -       B->Y  F     OAI31xp33_ASAP7_75t_SL      1  0.9    19    11      52    (-,-) 
  g33418__6260/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    11      63    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_161_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                   3  5.5     0     0      15    (-,-) 
  g812/Y         -       A->Y  F     INVx4_ASAP7_75t_SL          2  3.1     4     3      18    (-,-) 
  g810/Y         -       B2->Y R     OAI22x1_ASAP7_75t_SL        1  3.4    24    12      30    (-,-) 
  g803/Y         -       B->Y  F     NAND3x2_ASAP7_75t_SL        2  4.2    17     8      38    (-,-) 
  g802/Y         -       A->Y  R     INVx2_ASAP7_75t_SL          2  1.7     9     6      44    (-,-) 
  g33680/Y       -       A2->Y F     OAI31xp33_ASAP7_75t_SL      1  0.9    19     9      52    (-,-) 
  g33418__6260/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    11      63    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_149_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[5]           -       -     R     (arrival)                   3  5.1     0     0      15    (-,-) 
  g48/Y          -       B->Y  F     NOR2x2_ASAP7_75t_SL         5  3.9    13     6      21    (-,-) 
  g71/Y          -       A->Y  F     AND2x2_ASAP7_75t_SL         1  1.0     6    12      34    (-,-) 
  g33431__1705/Y -       A2->Y R     OAI21xp5_ASAP7_75t_SL       1  0.9    12     8      41    (-,-) 
  g33680/Y       -       B->Y  F     OAI31xp33_ASAP7_75t_SL      1  0.9    19    11      52    (-,-) 
  g33418__6260/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    11      63    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_155_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[7]           -       -     R     (arrival)                   5  5.4     0     0      15    (-,-) 
  g23/Y          -       A->Y  F     XOR2xp5_ASAP7_75t_SL        1  0.9    11     6      21    (-,-) 
  g22/Y          -       B->Y  F     OR2x2_ASAP7_75t_SL          1  1.0     6    13      34    (-,-) 
  g33431__1705/Y -       A1->Y R     OAI21xp5_ASAP7_75t_SL       1  0.9    12     7      41    (-,-) 
  g33680/Y       -       B->Y  F     OAI31xp33_ASAP7_75t_SL      1  0.9    19    11      52    (-,-) 
  g33418__6260/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    11      63    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin Z_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=      58                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      42                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_161_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[1]            -       -     R     (arrival)                  3  5.5     0     0      15    (-,-) 
  fopt33605/Y     -       A->Y  F     INVx1_ASAP7_75t_SL         1  2.0     9     5      20    (-,-) 
  g33669/Y        -       B->Y  R     NAND2x1p5_ASAP7_75t_L      3  2.3    11     8      28    (-,-) 
  g107/Y          -       B->Y  R     OA21x2_ASAP7_75t_SL        2  2.0     9    13      42    (-,-) 
  g33428__33646/Y -       A2->Y F     AOI21xp5_ASAP7_75t_SL      2  1.9    19     9      51    (-,-) 
  g33425/Y        -       A->Y  R     INVx1_ASAP7_75t_SL         1  0.9    10     6      57    (-,-) 
  Z_reg[3]/D      -       -     R     SDFHx2_ASAP7_75t_SL        1    -     -     0      57    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin Z_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_156_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                   3  7.1     0     0      15    (-,-) 
  g49/Y          -       A->Y  F     INVx5_ASAP7_75t_SL          5  6.4     6     4      19    (-,-) 
  g2853/Y        -       B2->Y R     AOI22x1_ASAP7_75t_SL        4  3.3    22    12      31    (-,-) 
  g2852/Y        -       A->Y  F     INVx1_ASAP7_75t_SL          1  0.9    10     5      36    (-,-) 
  g2847/Y        -       C->Y  R     OAI211xp5_ASAP7_75t_SL      1  1.0    22     9      45    (-,-) 
  g2846/Y        -       A2->Y F     OAI21xp5_ASAP7_75t_SL       1  0.9    14     8      53    (-,-) 
  g33417__5107/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    16    10      63    (-,-) 
  Z_reg[6]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin Z_reg[4]/CLK->SI
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[4]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=      59                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      44                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_152_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                   5  5.8     0     0      15    (-,-) 
  g33670/Y       -       A->Y  F     INVx2_ASAP7_75t_SL          1  0.9     2     2      18    (-,-) 
  g111/Y         -       B->Y  F     OR2x2_ASAP7_75t_SL          3  2.4     9    12      30    (-,-) 
  g106/Y         -       C->Y  R     OAI211xp5_ASAP7_75t_SL      1  1.0    21     9      39    (-,-) 
  g105/Y         -       A1->Y F     AOI21xp5_ASAP7_75t_SL       2  1.8    21    12      51    (-,-) 
  g33423/Y       -       A->Y  R     INVx1_ASAP7_75t_L           1  1.0    11     8      59    (-,-) 
  Z_reg[4]/SI    -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0      59    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_161_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                   3  5.5     0     0      15    (-,-) 
  g121/Y         -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.7     4     3      18    (-,-) 
  g807/Y         -       B2->Y R     AOI22x1_ASAP7_75t_SL        1  3.4    22    12      30    (-,-) 
  g803/Y         -       A->Y  F     NAND3x2_ASAP7_75t_SL        2  4.2    17     8      38    (-,-) 
  g802/Y         -       A->Y  R     INVx2_ASAP7_75t_SL          2  1.7     9     6      44    (-,-) 
  g33680/Y       -       A2->Y F     OAI31xp33_ASAP7_75t_SL      1  0.9    19     9      52    (-,-) 
  g33418__6260/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    11      63    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_148_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                   6  8.5     0     0      15    (-,-) 
  g174/Y         -       A->Y  F     NOR2x1_ASAP7_75t_SL         2  1.8    11     7      22    (-,-) 
  g22/Y          -       A->Y  F     OR2x2_ASAP7_75t_SL          1  1.0     6    12      34    (-,-) 
  g33431__1705/Y -       A1->Y R     OAI21xp5_ASAP7_75t_SL       1  0.9    12     7      41    (-,-) 
  g33680/Y       -       B->Y  F     OAI31xp33_ASAP7_75t_SL      1  0.9    19    11      52    (-,-) 
  g33418__6260/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    11      63    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[0]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_162_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[0]           -       -     R     (arrival)                   1  3.1     0     0      15    (-,-) 
  g31/Y          -       A->Y  F     INVx4_ASAP7_75t_SL          4  4.2     5     4      19    (-,-) 
  g810/Y         -       A2->Y R     OAI22x1_ASAP7_75t_SL        1  3.4    24    11      30    (-,-) 
  g803/Y         -       B->Y  F     NAND3x2_ASAP7_75t_SL        2  4.2    17     8      38    (-,-) 
  g802/Y         -       A->Y  R     INVx2_ASAP7_75t_SL          2  1.7     9     6      43    (-,-) 
  g33680/Y       -       A2->Y F     OAI31xp33_ASAP7_75t_SL      1  0.9    19     9      52    (-,-) 
  g33418__6260/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    11      63    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 11: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_158_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[4]           -       -     R     (arrival)                   5  5.6     0     0      15    (-,-) 
  g120/Y         -       A->Y  F     INVx3_ASAP7_75t_SL          2  2.6     4     3      18    (-,-) 
  g807/Y         -       A2->Y R     AOI22x1_ASAP7_75t_SL        1  3.4    22    11      30    (-,-) 
  g803/Y         -       A->Y  F     NAND3x2_ASAP7_75t_SL        2  4.2    17     8      38    (-,-) 
  g802/Y         -       A->Y  R     INVx2_ASAP7_75t_SL          2  1.7     9     6      43    (-,-) 
  g33680/Y       -       A2->Y F     OAI31xp33_ASAP7_75t_SL      1  0.9    19     9      52    (-,-) 
  g33418__6260/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    11      63    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 12: MET (0 ps) Setup Check with Pin Z_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_160_1 

#----------------------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  B[2]                -       -     R     (arrival)                    3  4.4     0     0      15    (-,-) 
  g460/Y              -       A->Y  F     INVx3_ASAP7_75t_L            3  3.6     6     4      19    (-,-) 
  g33484__33579_dup/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL          2  1.6    11     6      26    (-,-) 
  g33645/Y            -       A->Y  F     INVxp67_ASAP7_75t_SL         1  0.8     8     5      31    (-,-) 
  g33463__5477/Y      -       A->Y  R     NAND2xp5_ASAP7_75t_SRAM      1  1.3    17    12      43    (-,-) 
  g33432__3680/Y      -       A->Y  R     XNOR2xp5_ASAP7_75t_SRAM      1  1.0    21    20      63    (-,-) 
  Z_reg[2]/D          -       -     R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 13: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_160_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                   3  4.4     0     0      15    (-,-) 
  g460/Y         -       A->Y  F     INVx3_ASAP7_75t_L           3  3.6     6     4      19    (-,-) 
  g808/Y         -       A2->Y R     AOI22x1_ASAP7_75t_SL        1  3.2    22    11      30    (-,-) 
  g803/Y         -       C->Y  F     NAND3x2_ASAP7_75t_SL        2  4.2    17     7      38    (-,-) 
  g802/Y         -       A->Y  R     INVx2_ASAP7_75t_SL          2  1.7     9     6      43    (-,-) 
  g33680/Y       -       A2->Y F     OAI31xp33_ASAP7_75t_SL      1  0.9    19     9      52    (-,-) 
  g33418__6260/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    11      63    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 14: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[7]           -       -     R     (arrival)                   5  6.0     0     0      15    (-,-) 
  g23/Y          -       B->Y  F     XOR2xp5_ASAP7_75t_SL        1  0.9    11     6      21    (-,-) 
  g22/Y          -       B->Y  F     OR2x2_ASAP7_75t_SL          1  1.0     6    13      34    (-,-) 
  g33431__1705/Y -       A1->Y R     OAI21xp5_ASAP7_75t_SL       1  0.9    12     7      41    (-,-) 
  g33680/Y       -       B->Y  F     OAI31xp33_ASAP7_75t_SL      1  0.9    19    11      52    (-,-) 
  g33418__6260/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    11      63    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 15: MET (0 ps) Setup Check with Pin Z_reg[5]/CLK->SI
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=      59                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      44                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_151_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                  3  4.2     0     0      15    (-,-) 
  g462/Y         -       A->Y  F     INVx3_ASAP7_75t_SL         4  4.8     7     4      20    (-,-) 
  g806/Y         -       B2->Y R     OAI22xp5_ASAP7_75t_SL      1  1.5    22    11      31    (-,-) 
  g805/Y         -       A2->Y F     OAI21x1_ASAP7_75t_SL       2  2.4    16     8      39    (-,-) 
  g804/Y         -       A->Y  R     INVx2_ASAP7_75t_SL         1  2.7    11     7      46    (-,-) 
  g801/Y         -       B->Y  F     NAND2x2_ASAP7_75t_SL       5  4.0    14     7      53    (-,-) 
  g33426/Y       -       A->Y  R     INVx1_ASAP7_75t_SL         1  1.0     9     6      59    (-,-) 
  Z_reg[5]/SI    -       -     R     SDFHx2_ASAP7_75t_SL        1    -     -     0      59    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 16: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_156_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                   3  7.1     0     0      15    (-,-) 
  g172/Y         -       B->Y  F     NOR2x1p5_ASAP7_75t_L        1  1.6     9     4      20    (-,-) 
  g171/Y         -       B->Y  R     AOI21x1_ASAP7_75t_SL        1  1.0    11     7      27    (-,-) 
  g170/Y         -       B->Y  F     OAI21xp5_ASAP7_75t_SL       1  1.0    14     7      34    (-,-) 
  g33431__1705/Y -       B->Y  R     OAI21xp5_ASAP7_75t_SL       1  0.9    12     7      41    (-,-) 
  g33680/Y       -       B->Y  F     OAI31xp33_ASAP7_75t_SL      1  0.9    19    11      52    (-,-) 
  g33418__6260/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    11      63    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 17: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_159_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                   6  6.9     0     0      15    (-,-) 
  g55/Y          -       A->Y  F     INVx2_ASAP7_75t_SRAM        1  1.7     5     4      19    (-,-) 
  g808/Y         -       B2->Y R     AOI22x1_ASAP7_75t_SL        1  3.2    22    11      30    (-,-) 
  g803/Y         -       C->Y  F     NAND3x2_ASAP7_75t_SL        2  4.2    17     7      37    (-,-) 
  g802/Y         -       A->Y  R     INVx2_ASAP7_75t_SL          2  1.7     9     6      43    (-,-) 
  g33680/Y       -       A2->Y F     OAI31xp33_ASAP7_75t_SL      1  0.9    19     9      52    (-,-) 
  g33418__6260/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    11      63    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 18: MET (0 ps) Setup Check with Pin Z_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=      58                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      42                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_161_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[1]            -       -     R     (arrival)                  3  5.5     0     0      15    (-,-) 
  g812/Y          -       A->Y  F     INVx4_ASAP7_75t_SL         2  3.1     4     3      18    (-,-) 
  g914/Y          -       B->Y  R     NOR2x1_ASAP7_75t_L         3  2.4    15     8      27    (-,-) 
  g107/Y          -       A1->Y R     OA21x2_ASAP7_75t_SL        2  2.0     9    14      41    (-,-) 
  g33428__33646/Y -       A2->Y F     AOI21xp5_ASAP7_75t_SL      2  1.9    19     9      50    (-,-) 
  g33425/Y        -       A->Y  R     INVx1_ASAP7_75t_SL         1  0.9    10     6      57    (-,-) 
  Z_reg[3]/D      -       -     R     SDFHx2_ASAP7_75t_SL        1    -     -     0      57    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 19: MET (0 ps) Setup Check with Pin Z_reg[8]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_149_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[5]           -       -     R     (arrival)                   3  5.1     0     0      15    (-,-) 
  g48/Y          -       B->Y  F     NOR2x2_ASAP7_75t_SL         5  3.9    13     6      21    (-,-) 
  g45/Y          -       A->Y  R     NAND2xp5_ASAP7_75t_SL       2  1.7    18    11      32    (-,-) 
  g2/Y           -       C->Y  F     OAI211xp5_ASAP7_75t_SL      1  1.0    19     9      41    (-,-) 
  g67/Y          -       A2->Y F     AO21x1_ASAP7_75t_SL         1  0.9     7    13      54    (-,-) 
  g33420__2398/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    16     9      63    (-,-) 
  Z_reg[8]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 20: MET (0 ps) Setup Check with Pin Z_reg[5]/CLK->SI
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=      59                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      44                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_150_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[4]           -       -     R     (arrival)                  4  4.5     0     0      15    (-,-) 
  g461/Y         -       A->Y  F     INVx2_ASAP7_75t_SRAM       3  2.4     7     5      20    (-,-) 
  g811/Y         -       B->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.8    16     9      29    (-,-) 
  g805/Y         -       B->Y  F     OAI21x1_ASAP7_75t_SL       2  2.4    16    10      39    (-,-) 
  g804/Y         -       A->Y  R     INVx2_ASAP7_75t_SL         1  2.7    11     7      46    (-,-) 
  g801/Y         -       B->Y  F     NAND2x2_ASAP7_75t_SL       5  4.0    14     7      53    (-,-) 
  g33426/Y       -       A->Y  R     INVx1_ASAP7_75t_SL         1  1.0     9     6      59    (-,-) 
  Z_reg[5]/SI    -       -     R     SDFHx2_ASAP7_75t_SL        1    -     -     0      59    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 21: MET (1 ps) Setup Check with Pin Z_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_159_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                   6  6.9     0     0      15    (-,-) 
  g418/Y         -       B->Y  F     NOR2x1_ASAP7_75t_SL         2  1.8    13     6      21    (-,-) 
  g2854/Y        -       B->Y  F     AO21x1_ASAP7_75t_SL         1  0.9     7    12      33    (-,-) 
  g2847/Y        -       A2->Y R     OAI211xp5_ASAP7_75t_SL      1  1.0    22    12      45    (-,-) 
  g2846/Y        -       A2->Y F     OAI21xp5_ASAP7_75t_SL       1  0.9    14     8      53    (-,-) 
  g33417__5107/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    16    10      63    (-,-) 
  Z_reg[6]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 22: MET (1 ps) Setup Check with Pin Z_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_148_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                   6  8.5     0     0      15    (-,-) 
  g178/Y         -       A->Y  F     INVx3_ASAP7_75t_SL          2  3.6     5     4      19    (-,-) 
  g2853/Y        -       A2->Y R     AOI22x1_ASAP7_75t_SL        4  3.3    22    11      30    (-,-) 
  g2852/Y        -       A->Y  F     INVx1_ASAP7_75t_SL          1  0.9    10     5      35    (-,-) 
  g2847/Y        -       C->Y  R     OAI211xp5_ASAP7_75t_SL      1  1.0    22     9      45    (-,-) 
  g2846/Y        -       A2->Y F     OAI21xp5_ASAP7_75t_SL       1  0.9    14     8      53    (-,-) 
  g33417__5107/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    16    10      63    (-,-) 
  Z_reg[6]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 23: MET (1 ps) Setup Check with Pin Z_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) A[0]
          Clock: (R) clk
       Endpoint: (F) Z_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      14                  
       Uncertainty:-       5                  
     Required Time:=      56                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      40                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_154_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[0]            -       -     R     (arrival)                  4  4.0     0     0      15    (-,-) 
  g33668/Y        -       A->Y  F     NOR2x1_ASAP7_75t_SL        3  2.4    14     8      23    (-,-) 
  g107/Y          -       A2->Y F     OA21x2_ASAP7_75t_SL        2  2.1     9    15      38    (-,-) 
  g33428__33646/Y -       A2->Y R     AOI21xp5_ASAP7_75t_SL      2  1.9    23    12      50    (-,-) 
  g33425/Y        -       A->Y  F     INVx1_ASAP7_75t_SL         1  0.9    10     5      55    (-,-) 
  Z_reg[3]/D      -       -     F     SDFHx2_ASAP7_75t_SL        1    -     -     0      55    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 24: MET (1 ps) Setup Check with Pin Z_reg[5]/CLK->SI
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=      59                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      44                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_150_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[4]           -       -     R     (arrival)                  4  4.5     0     0      15    (-,-) 
  g461/Y         -       A->Y  F     INVx2_ASAP7_75t_SRAM       3  2.4     7     5      20    (-,-) 
  g806/Y         -       A2->Y R     OAI22xp5_ASAP7_75t_SL      1  1.5    22    11      31    (-,-) 
  g805/Y         -       A2->Y F     OAI21x1_ASAP7_75t_SL       2  2.4    16     8      39    (-,-) 
  g804/Y         -       A->Y  R     INVx2_ASAP7_75t_SL         1  2.7    11     7      46    (-,-) 
  g801/Y         -       B->Y  F     NAND2x2_ASAP7_75t_SL       5  4.0    14     7      53    (-,-) 
  g33426/Y       -       A->Y  R     INVx1_ASAP7_75t_SL         1  1.0     9     6      58    (-,-) 
  Z_reg[5]/SI    -       -     R     SDFHx2_ASAP7_75t_SL        1    -     -     0      59    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 25: MET (1 ps) Setup Check with Pin Z_reg[4]/CLK->SI
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[4]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      10                  
       Uncertainty:-       5                  
     Required Time:=      60                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      44                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_160_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                    3  4.4     0     0      15    (-,-) 
  g460/Y         -       A->Y  F     INVx3_ASAP7_75t_L            3  3.6     6     4      19    (-,-) 
  g419/Y         -       B->Y  R     NOR2xp33_ASAP7_75t_SRAM      1  0.9    21    14      33    (-,-) 
  g108/Y         -       B->Y  F     AOI21xp5_ASAP7_75t_SL        1  0.9    13     8      40    (-,-) 
  g105/Y         -       A2->Y R     AOI21xp5_ASAP7_75t_SL        2  1.8    22    12      52    (-,-) 
  g33423/Y       -       A->Y  F     INVx1_ASAP7_75t_L            1  1.0    10     7      59    (-,-) 
  Z_reg[4]/SI    -       -     F     SDFHx2_ASAP7_75t_SL          1    -     -     0      59    (-,-) 
#-----------------------------------------------------------------------------------------------------

