// Seed: 1447523863
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  input id_2;
  inout id_1;
  logic id_4 = 1;
  type_7(
      id_2, 1'd0, 1
  );
  logic id_5;
  assign id_1 = 1;
  type_9(
      id_4 * id_4, id_6 < id_3, 1, 1
  );
endmodule
