==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:18 ; elapsed = 00:24:36 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14170 ; free virtual = 43652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:18 ; elapsed = 00:24:36 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14170 ; free virtual = 43652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:20 ; elapsed = 00:24:38 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14170 ; free virtual = 43653
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:20 ; elapsed = 00:24:38 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14170 ; free virtual = 43653
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:99:3) to (extr_.linuxdriversmediav4l2-corev4l2-dv-timings.c_v4l2_detect_cvt_with_main.c:110:2) in function 'v4l2_detect_cvt'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:20 ; elapsed = 00:24:38 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14166 ; free virtual = 43649
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:20 ; elapsed = 00:24:39 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14166 ; free virtual = 43649
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v4l2_detect_cvt' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v4l2_detect_cvt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1078.91 seconds; current allocated memory: 113.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 114.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v4l2_detect_cvt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/frame_height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/hfreq' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/vsync' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/active_width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/polarities' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/interlaced' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_width' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_height' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_hfrontporch' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_vfrontporch' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_hsync' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_vsync' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_hbackporch' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_vbackporch' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_il_vbackporch' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_il_vfrontporch' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_il_vsync' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_pixelclock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_flags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_standards' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_interlaced' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_bt_polarities' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v4l2_detect_cvt/fmt_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'v4l2_detect_cvt' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'v4l2_detect_cvt/fmt_bt_pixelclock' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v4l2_detect_cvt/fmt_bt_flags' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v4l2_detect_cvt'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 115.283 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:22 ; elapsed = 00:24:41 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14163 ; free virtual = 43649
INFO: [VHDL 208-304] Generating VHDL RTL for v4l2_detect_cvt.
INFO: [VLOG 209-307] Generating Verilog RTL for v4l2_detect_cvt.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c/sol'.
