vhdl xil_defaultlib  \
"../../../bd/test/sim/test.vhd" \
"../../../bd/test/ip/test_Blank_pixel_counter_0/sim/test_Blank_pixel_counter_0.vhd" \
"../../../bd/test/ip/test_adapt_input_ouput_0_1/sim/test_adapt_input_ouput_0_1.vhd" \
"../../../bd/test/ip/test_adapt_input_ouput_1_0/sim/test_adapt_input_ouput_1_0.vhd" \
"../../../bd/test/ip/test_adapt_input_ouput_2_0/sim/test_adapt_input_ouput_2_0.vhd" \
"../../../bd/test/ip/test_adapt_input_ouput_3_0/sim/test_adapt_input_ouput_3_0.vhd" \
"../../../bd/test/ip/test_adapt_input_ouput_4_0/sim/test_adapt_input_ouput_4_0.vhd" \
"../../../bd/test/ip/test_add_Nbits_0_0/sim/test_add_Nbits_0_0.vhd" \
"../../../bd/test/ip/test_add_Nbits_1_0/sim/test_add_Nbits_1_0.vhd" \
"../../../bd/test/ip/test_column_counter_0/sim/test_column_counter_0.vhd" \
"../../../bd/test/ip/test_detect_end_image_0_0/sim/test_detect_end_image_0_0.vhd" \
"../../../bd/test/ip/test_divideur_select_outp_0_0/sim/test_divideur_select_outp_0_0.vhd" \
"../../../bd/test/ip/test_divideur_select_outp_1_0/sim/test_divideur_select_outp_1_0.vhd" \
"../../../bd/test/ip/test_ligne_counter_0/sim/test_ligne_counter_0.vhd" \
"../../../bd/test/ip/test_rdc_1bit_1_0/sim/test_rdc_1bit_1_0.vhd" \
"../../../bd/test/ip/test_reg_Nbits_0_0/sim/test_reg_Nbits_0_0.vhd" \
"../../../bd/test/ip/test_reg_Nbits_1_0/sim/test_reg_Nbits_1_0.vhd" \

nosort
