{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668980181726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668980181727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 18:36:21 2022 " "Processing started: Sun Nov 20 18:36:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668980181727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668980181727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off partec -c partec " "Command: quartus_map --read_settings_files=on --write_settings_files=off partec -c partec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668980181727 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1668980181981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esquematico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file esquematico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 esquematico " "Found entity 1: esquematico" {  } { { "esquematico.bdf" "" { Schematic "C:/Users/andre/Desktop/labtydd2/Labtydd2/ParteC/esquematico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668980182016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668980182016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_completo-comportamiento " "Found design unit 1: sumador_completo-comportamiento" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/andre/Desktop/labtydd2/Labtydd2/ParteC/sumador_completo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668980182370 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo " "Found entity 1: sumador_completo" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/andre/Desktop/labtydd2/Labtydd2/ParteC/sumador_completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668980182370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668980182370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esquema.vhd 0 0 " "Found 0 design units, including 0 entities, in source file esquema.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668980182371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "esquematico " "Elaborating entity \"esquematico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668980182396 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst17 " "Port \"CLK\" of type DFF and instance \"inst17\" is missing source signal" {  } { { "esquematico.bdf" "" { Schematic "C:/Users/andre/Desktop/labtydd2/Labtydd2/ParteC/esquematico.bdf" { { -312 480 560 -248 "inst17" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1668980182397 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst14 " "Port \"CLK\" of type DFF and instance \"inst14\" is missing source signal" {  } { { "esquematico.bdf" "" { Schematic "C:/Users/andre/Desktop/labtydd2/Labtydd2/ParteC/esquematico.bdf" { { -312 584 664 -248 "inst14" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1668980182397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_completo sumador_completo:inst " "Elaborating entity \"sumador_completo\" for hierarchy \"sumador_completo:inst\"" {  } { { "esquematico.bdf" "inst" { Schematic "C:/Users/andre/Desktop/labtydd2/Labtydd2/ParteC/esquematico.bdf" { { -72 -256 -144 56 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668980182398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1668980182849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668980183025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668980183025 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a3 " "No output dependent on input pin \"a3\"" {  } { { "esquematico.bdf" "" { Schematic "C:/Users/andre/Desktop/labtydd2/Labtydd2/ParteC/esquematico.bdf" { { -528 528 544 -360 "a3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668980183046 "|esquematico|a3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b3 " "No output dependent on input pin \"b3\"" {  } { { "esquematico.bdf" "" { Schematic "C:/Users/andre/Desktop/labtydd2/Labtydd2/ParteC/esquematico.bdf" { { -528 632 648 -360 "b3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668980183046 "|esquematico|b3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1668980183046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668980183046 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668980183046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668980183046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668980183046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668980183060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 18:36:23 2022 " "Processing ended: Sun Nov 20 18:36:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668980183060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668980183060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668980183060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668980183060 ""}
