#notemd
# Progress Meeting

## route.common.min_layer

  - M2 soft vs hard
  - clock

# Loose IO path

## Pre ECO

| corner                               | WNS (wo/w IO)  | TNS (wo/w IO) | NVP    | Trans | Cap | Noise |
| ------------------------------------ | -------------- | ------------- | ------ | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | \-0.026/-0.127 | 0.081/22.157  | 13/369 | 0     | 17  | 15    |
| wcl_rcworstccworsttm40cmax | 0.000/-0.113   | 0.000/19.839  | 0/347  | 0     | 1   | 13    |
| wc_cworstccworstt125cmax   | 0.000/-0.028   | 0.000/0.262   | 0/27   | 0     | 13  | 7     |
| wc_rcworstccworstt125cmax  | 0.000/-0.020   | 0.000/0.178   | 0/22   | 0     | 0   | 5     |

## New Settings

|                      | DC      | Place   | CTS     | Route  |
| -------------------- | ------- | ------- | ------- | ------ |
| Uncertainty          | 100     | 91      | 51      | 51     |
| Data Max Trans       | 200     | 230     | 240     | 240    |
| Clock Max Trans      | 80      | 80      | 100     | 100    |
| IO Path Group Weight | 0.1     | 1.0     | 1.0     | 1.0    |
| To Fmem              | 160     | 160     | 0       | 0      |
| From Fmem            | 80      | 80      | 0       | 0      |
| All Out              | 100     | 100     | **50**  | **50** |
| All In               | 50      | 50      | **25**  | **25** |
| Amem W-Data Out      | **180** | **180** | **100** | **50** |
| Fmem W-Data Out      | **180** | **180** | **100** | **50** |
| Fmem W-Addr Out      | **180** | **180** | **100** | **50** |

# Tighten IO path from Last Week

## Design Check

### ICC2

| STEP: place_opt          | WNS      | TNS       | NVP  | Skew   | MaxLtc | MinLtc |
| ---------------------------------- | -------- | --------- | ---- | ------ | ------ | ------ |
| ss72_cworstCCworstT125c  | \-0.0241 | \-0.3229  | 49   | 0.0704 | 0.0704 | 0.0000 |
| ss72_cworstCCworstTm40c  | \-0.1053 | \-60.1061 | 1918 | 0.0765 | 0.0765 | 0.0000 |
| ss72_rcworstCCworstT125c | \-0.0312 | \-1.1326  | 101  | 0.0704 | 0.0704 | 0.0000 |
| ss72_rcworstCCworstTm40c | \-0.1080 | \-65.2294 | 1818 | 0.0765 | 0.0765 | 0.0000 |
| Design                             | \-0.1080 | \-66.3865 | 1991 |        |        |        |

  - Std. Cell Area: 104690.110 – SVT: 104688.147 – LVT: 0.0

| STEP: clock_optcts       | WNS      | TNS       | NVP  | Skew   | MaxLtc | MinLtc |
| ---------------------------------- | -------- | --------- | ---- | ------ | ------ | ------ |
| ss72_cworstCCworstT125c  | \-0.1600 | \-23.8111 | 857  | 0.0723 | 0.3957 | 0.3234 |
| ss72_cworstCCworstTm40c  | \-0.2579 | \-34.8601 | 836  | 0.0718 | 0.4208 | 0.3490 |
| ss72_rcworstCCworstT125c | \-0.0196 | \-0.0445  | 3    | 0.0761 | 0.3986 | 0.3225 |
| ss72_rcworstCCworstTm40c | \-0.2085 | \-14.1064 | 410  | 0.0670 | 0.4162 | 0.3492 |
| Design                             | \-0.2579 | \-58.4828 | 1688 |        |        |        |

  - Std. Cell Area: 105242.186 – SVT: 105239.612 – LVT: 0.0

| STEP: clock_optopto      | WNS      | TNS      | NVP | Skew   | MaxLtc | MinLtc |
| ---------------------------------- | -------- | -------- | --- | ------ | ------ | ------ |
| ss72_cworstCCworstT125c  | 0.0002   | 0.0000   | 0   | 0.2974 | 0.6225 | 0.3251 |
| ss72_cworstCCworstTm40c  | \-0.0012 | \-0.0071 | 13  | 0.3353 | 0.6887 | 0.3534 |
| ss72_rcworstCCworstT125c | 0.0732   | 0.0000   | 0   | 0.2893 | 0.6147 | 0.3254 |
| ss72_rcworstCCworstTm40c | 0.0013   | 0.0000   | 0   | 0.3216 | 0.6743 | 0.3527 |
| Design                             | \-0.0012 | \-0.0071 | 13  |        |        |        |

  - Std. Cell Area: 102814.323 – SVT: 102812.537 – LVT: 0.0

| STEP: route_opt          | WNS      | TNS       | NVP | Skew   | MaxLtc | MinLtc |
| ---------------------------------- | -------- | --------- | --- | ------ | ------ | ------ |
| ss72_cworstCCworstT125c  | \-0.0206 | \-0.2717  | 85  | 0.2977 | 0.6426 | 0.3450 |
| ss72_cworstCCworstTm40c  | \-0.0939 | \-13.6666 | 817 | 0.3236 | 0.7117 | 0.3881 |
| ss72_rcworstCCworstT125c | 0.0131   | 0.0000    | 0   | 0.2841 | 0.6337 | 0.3496 |
| ss72_rcworstCCworstTm40c | \-0.0843 | \-4.5848  | 196 | 0.3073 | 0.6974 | 0.3900 |
| Design                             | \-0.0939 | \-13.9294 | 900 |        |        |        |

  - Std. Cell Area: 103068.353 – SVT: 103067.162 – LVT: 0.0

| STEP: signoff_drc        | WNS      | TNS       | NVP | Skew   | MaxLtc | MinLtc |
| ---------------------------------- | -------- | --------- | --- | ------ | ------ | ------ |
| ss72_cworstCCworstT125c  | \-0.0206 | \-0.2717  | 85  | 0.2977 | 0.6426 | 0.3450 |
| ss72_cworstCCworstTm40c  | \-0.0939 | \-13.6671 | 817 | 0.3236 | 0.7117 | 0.3881 |
| ss72_rcworstCCworstT125c | 0.0131   | 0.0000    | 0   | 0.2841 | 0.6337 | 0.3496 |
| ss72_rcworstCCworstTm40c | \-0.0843 | \-4.5851  | 196 | 0.3073 | 0.6974 | 0.3900 |
| Design                             | \-0.0939 | \-13.9299 | 900 |        |        |        |

  - Std. Cell Area: 103068.353 – SVT: 103067.162 – LVT: 0.0

| STEP: chip_finish        | WNS      | TNS       | NVP | Skew   | MaxLtc | MinLtc |
| ---------------------------------- | -------- | --------- | --- | ------ | ------ | ------ |
| ss72_cworstCCworstT125c  | \-0.0206 | \-0.2717  | 85  | 0.2977 | 0.6426 | 0.3450 |
| ss72_cworstCCworstTm40c  | \-0.0939 | \-13.6671 | 817 | 0.3236 | 0.7117 | 0.3881 |
| ss72_rcworstCCworstT125c | 0.0131   | 0.0000    | 0   | 0.2841 | 0.6337 | 0.3496 |
| ss72_rcworstCCworstTm40c | \-0.0843 | \-4.5851  | 196 | 0.3073 | 0.6974 | 0.3900 |
| Design                             | \-0.0939 | \-13.9299 | 900 |        |        |        |

  - Std. Cell Area: 103068.353 – SVT: 103067.162 – LVT: 0.0

| STEP: pt_eco1            | WNS      | TNS       | NVP | Skew   | MaxLtc | MinLtc |
| ---------------------------------- | -------- | --------- | --- | ------ | ------ | ------ |
| ss72_cworstCCworstT125c  | \-0.0201 | \-0.3293  | 89  | 0.2984 | 0.6435 | 0.3451 |
| ss72_cworstCCworstTm40c  | \-0.0936 | \-13.7514 | 829 | 0.3240 | 0.7123 | 0.3883 |
| ss72_rcworstCCworstT125c | 0.0133   | 0.0000    | 0   | 0.2843 | 0.6344 | 0.3501 |
| ss72_rcworstCCworstTm40c | \-0.0841 | \-4.6624  | 196 | 0.3071 | 0.6980 | 0.3909 |
| Design                             | \-0.0936 | \-14.0719 | 916 |        |        |        |

  - Std. Cell Area: 103074.804 – SVT: 103073.618 – LVT: 0.0

| STEP: pt_eco2            | WNS      | TNS       | NVP | Skew   | MaxLtc | MinLtc |
| ---------------------------------- | -------- | --------- | --- | ------ | ------ | ------ |
| ss72_cworstCCworstT125c  | \-0.0200 | \-0.3586  | 97  | 0.2979 | 0.6429 | 0.3450 |
| ss72_cworstCCworstTm40c  | \-0.0937 | \-13.7192 | 833 | 0.3239 | 0.7119 | 0.3881 |
| ss72_rcworstCCworstT125c | 0.0133   | 0.0000    | 0   | 0.2842 | 0.6339 | 0.3498 |
| ss72_rcworstCCworstTm40c | \-0.0841 | \-4.6385  | 197 | 0.3072 | 0.6976 | 0.3903 |
| Design                             | \-0.0937 | \-14.0689 | 928 |        |        |        |

  - Std. Cell Area: 103075.025 – SVT: 103073.839 – LVT: 0.0

| STEP: pt_eco6            | WNS      | TNS       | NVP | Skew   | MaxLtc | MinLtc |
| ---------------------------------- | -------- | --------- | --- | ------ | ------ | ------ |
| ss72_cworstCCworstT125c  | \-0.0200 | \-0.3512  | 93  | 0.2979 | 0.6429 | 0.3450 |
| ss72_cworstCCworstTm40c  | \-0.0973 | \-14.3260 | 858 | 0.3240 | 0.7121 | 0.3881 |
| ss72_rcworstCCworstT125c | 0.0087   | 0.0000    | 0   | 0.2841 | 0.6339 | 0.3498 |
| ss72_rcworstCCworstTm40c | \-0.0871 | \-4.7682  | 196 | 0.3071 | 0.6976 | 0.3904 |
| Design                             | \-0.0973 | \-14.6683 | 949 |        |        |        |

  - Std. Cell Area: 103077.237 – SVT: 103076.049 – LVT: 0.0

| STEP: pt_eco7            | WNS      | TNS       | NVP | Skew   | MaxLtc | MinLtc |
| ---------------------------------- | -------- | --------- | --- | ------ | ------ | ------ |
| ss72_cworstCCworstT125c  | \-0.0199 | \-0.3050  | 88  | 0.2979 | 0.6429 | 0.3450 |
| ss72_cworstCCworstTm40c  | \-0.0971 | \-14.1553 | 849 | 0.3240 | 0.7121 | 0.3881 |
| ss72_rcworstCCworstT125c | 0.0087   | 0.0000    | 0   | 0.2841 | 0.6339 | 0.3498 |
| ss72_rcworstCCworstTm40c | \-0.0870 | \-4.7418  | 197 | 0.3072 | 0.6976 | 0.3903 |
| Design                             | \-0.0971 | \-14.4514 | 935 |        |        |        |

  - Std. Cell Area: 103077.347 – SVT: 103076.159 – LVT: 0.0

| STEP: pt_eco8            | WNS      | TNS       | NVP | Skew   | MaxLtc | MinLtc |
| ---------------------------------- | -------- | --------- | --- | ------ | ------ | ------ |
| ss72_cworstCCworstT125c  | \-0.0199 | \-0.3021  | 86  | 0.2979 | 0.6429 | 0.3450 |
| ss72_cworstCCworstTm40c  | \-0.0932 | \-14.0838 | 849 | 0.3239 | 0.7119 | 0.3881 |
| ss72_rcworstCCworstT125c | 0.0155   | 0.0000    | 0   | 0.2842 | 0.6339 | 0.3498 |
| ss72_rcworstCCworstTm40c | \-0.0848 | \-4.7180  | 197 | 0.3072 | 0.6976 | 0.3903 |
| Design                             | \-0.0932 | \-14.3770 | 933 |        |        |        |

  - Std. Cell Area: 103077.421 – SVT: 103076.233 – LVT: 0.0

### FM: RTL_Syn

``` text
********************************* Verification Results *********************************
Verification SUCCEEDED
----------------------
 Reference design: r:/WORK/Bxb
 Implementation design: i:/WORK/Bxb
 80569 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)        3174       0       0       0    1481   75914       0   80569
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
```

### FM: Syn_Lay

``` text
********************************* Verification Results *********************************
Verification SUCCEEDED
----------------------
 Reference design: r:/WORK/Bxb
 Implementation design: i:/WORK/Bxb
 82746 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)        3174       0       0       0    1481   75914    2177   82746
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
```

### DRC

``` text
Total Wire Length =                    4265836 micron
Total Number of Contacts =             2657335
Total Number of Wires =                1823723
Total Number of PtConns =              795046
Total Number of Routed Wires =       1823723
Total Routed Wire Length =           4163498 micron
Total Number of Routed Contacts =       2657335
        Layer                          M0 :          0 micron
        Layer                          M1 :          0 micron
        Layer                          M2 :     319673 micron
        Layer                          M3 :     392797 micron
        Layer                          M4 :     588712 micron
        Layer                          M5 :     897721 micron
        Layer                          M6 :     700027 micron
        Layer                          M7 :     831963 micron
        Layer                          M8 :     534944 micron
        Layer                          M9 :          0 micron
        Layer                         M10 :          0 micron
        Layer                         M11 :          0 micron
        Layer                          AP :          0 micron
```

| Net Type           | Total  | Lumped | RC pi | RC network | Coupled network | Not Annotated |
| ------------------ | ------ | ------ | ----- | ---------- | --------------- | ------------- |
| Internal nets      |        |        |       |            |                 |               |
| \- Pin to pin nets | 206143 | 0      | 0     | 20803      | 185340          | 0             |
| \- Driverless nets | 15695  | 0      | 0     | 0          | 0               | 15695         |
| \- Loadless nets   | 0      | 0      | 0     | 0          | 0               | 0             |
| \- Constant nets   | 26159  | 0      | 0     | 7012       | 19147           | 0             |
| Boundary/port nets |        |        |       |            |                 |               |
| \- Pin to pin nets | 1234   | 0      | 0     | 53         | 1181            | 0             |
| \- Driverless nets | 0      | 0      | 0     | 0          | 0               | 0             |
| \- Loadless nets   | 176    | 0      | 0     | 3          | 173             | 0             |
| \- Constant nets   | 914    | 0      | 0     | 25         | 889             | 0             |
|                    | 250321 | 0      | 0     | 27896      | 206730          | 15695         |

## Name

  - SDFQD1BWP6T16P96CPD  
    Scan cell

## ECOs

| STEP: pt_eco6            | WNS      | TNS       | NVP | Std. Cell  |
| ---------------------------------- | -------- | --------- | --- | ---------- |
| ss72_cworstCCworstT125c  | \-0.0200 | \-0.3512  | 93  | \-         |
| ss72_cworstCCworstTm40c  | \-0.0973 | \-14.3260 | 858 | \-         |
| ss72_rcworstCCworstT125c | 0.0087   | 0.0000    | 0   | \-         |
| ss72_rcworstCCworstTm40c | \-0.0871 | \-4.7682  | 196 | \-         |
| Design                             | \-0.0973 | \-14.6683 | 949 | 103077.237 |

| STEP: pt_eco7            | WNS      | TNS       | NVP | Std. Cell  |
| ---------------------------------- | -------- | --------- | --- | ---------- |
| ss72_cworstCCworstT125c  | \-0.0199 | \-0.3050  | 88  | \-         |
| ss72_cworstCCworstTm40c  | \-0.0971 | \-14.1553 | 849 | \-         |
| ss72_rcworstCCworstT125c | 0.0087   | 0.0000    | 0   | \-         |
| ss72_rcworstCCworstTm40c | \-0.0870 | \-4.7418  | 197 | \-         |
| Design                             | \-0.0971 | \-14.4514 | 935 | 103077.347 |

| STEP: pt_eco8            | WNS      | TNS       | NVP | Std. Cell  |
| ---------------------------------- | -------- | --------- | --- | ---------- |
| ss72_cworstCCworstT125c  | \-0.0199 | \-0.3021  | 86  | \-         |
| ss72_cworstCCworstTm40c  | \-0.0932 | \-14.0838 | 849 | \-         |
| ss72_rcworstCCworstT125c | 0.0155   | 0.0000    | 0   | \-         |
| ss72_rcworstCCworstTm40c | \-0.0848 | \-4.7180  | 197 | \-         |
| Design                             | \-0.0932 | \-14.3770 | 933 | 103077.421 |

## ECO8

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 0     |
| wcl_rcworstccworsttm40cmax | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 0     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 0     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 0     |

| Point                                                            | Lib                     | Trans | \* Trans | Incr  | \* Incr | Path    | \* Path |
| ---------------------------------------------------------------- | ----------------------- | ----- | -------- | ----- | ------- | ------- | ------- |
| clock network delay (propagated)                                 |                         |       |          |       |         | 0.520   | 0.527   |
| wdma/axi4ReadUnalignedAdapter/readWordCount_reg/CP     | SDFQD\*BWP6T16P96CPD    | 0.109 | 0.120    | 0.000 | 0.000   | 0.520   | 0.527   |
| wdma/axi4ReadUnalignedAdapter/readWordCount_reg/Q      | SDFQD\*BWP6T16P96CPD    | 0.052 | 0.018    | 0.187 | 0.177   | 0.707   | 0.704   |
| wdma/axi4ReadUnalignedAdapter/clock_optSGI128150341/A1 | NR2EEQVZD1BWP6T16P96CPD | 0.052 | 0.018    | 0.001 | 0.001   | 0.708   | 0.705   |
| wdma/axi4ReadUnalignedAdapter/clock_optSGI128150341/ZN | NR2EEQVZD1BWP6T16P96CPD | 0.060 | 0.056    | 0.070 | 0.050   | 0.778   | 0.755   |
| …                                                                | …                       | …     | …        | …     | …       | …       | …       |
| slack                                                            |                         |       |          |       |         | \-0.017 | 0.006   |

``` text
   Point                                                                             Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path
   --------------------------------------------------------------------------------------------------------------------------------------------------
   clock clock (rise edge)                                                                                                         0.000     0.000
   --------------------------------------------------------------------------------------------------------------------------------------------------
   clock network delay (propagated)                                                                                                0.520     0.520
*  clock network delay (propagated)                                                                                                0.527     0.527
   --------------------------------------------------------------------------------------------------------------------------------------------------
   wdma/axi4ReadUnalignedAdapter/readWordCount_reg/CP (SDFQD1BWP6T16P96CPD)                                0.109                   0.000     0.520 r
   wdma/axi4ReadUnalignedAdapter/readWordCount_reg/Q (SDFQD1BWP6T16P96CPD)                                 0.052   1.094           0.187 &   0.707 f    
*  wdma/axi4ReadUnalignedAdapter/readWordCount_reg/CP (SDFQD4BWP6T16P96CPD)                                0.120                   0.000     0.527 r
*  wdma/axi4ReadUnalignedAdapter/readWordCount_reg/Q (SDFQD4BWP6T16P96CPD)                                 0.018   1.059           0.177 &   0.705 f
   --------------------------------------------------------------------------------------------------------------------------------------------------
   wdma/axi4ReadUnalignedAdapter/N_GEN_33_0_ (net)                                     4   0.004 
*  wdma/axi4ReadUnalignedAdapter/N_GEN_33_0_ (net)                                     4   0.003         
   --------------------------------------------------------------------------------------------------------------------------------------------------    
   wdma/axi4ReadUnalignedAdapter/clock_opt_SGI128_150341/A1 (NR2EEQVZD1BWP6T16P96CPD)              0.000   0.052   1.070   0.000   0.001 &   0.708 f
   wdma/axi4ReadUnalignedAdapter/clock_opt_SGI128_150341/ZN (NR2EEQVZD1BWP6T16P96CPD)                      0.060   1.119           0.070 &   0.778 r
*  wdma/axi4ReadUnalignedAdapter/clock_opt_SGI128_150341/A1 (NR2EEQVZD1BWP6T16P96CPD)              0.000   0.018   1.070   0.000   0.001 &   0.705 f
*  wdma/axi4ReadUnalignedAdapter/clock_opt_SGI128_150341/ZN (NR2EEQVZD1BWP6T16P96CPD)                      0.056   1.119           0.050 &   0.755 r
   --------------------------------------------------------------------------------------------------------------------------------------------------
   wdma/axi4ReadUnalignedAdapter/ropt_net_62609 (net)                                  1   0.003 
*  wdma/axi4ReadUnalignedAdapter/ropt_net_62609 (net)                                  1   0.003 
   --------------------------------------------------------------------------------------------------------------------------------------------------
   wdma/axi4ReadUnalignedAdapter/clock_opt_SGI129_150342/A1 (INR2D8BWP6T16P96CPD)                  0.010   0.060   1.070   0.004   0.004 &   0.782 r
   wdma/axi4ReadUnalignedAdapter/clock_opt_SGI129_150342/ZN (INR2D8BWP6T16P96CPD)                          0.046   1.033           0.081 &   0.863 r
*  wdma/axi4ReadUnalignedAdapter/clock_opt_SGI129_150342/A1 (INR2D8BWP6T16P96CPD)                  0.010   0.056   1.070   0.003   0.004 &   0.759 r
*  wdma/axi4ReadUnalignedAdapter/clock_opt_SGI129_150342/ZN (INR2D8BWP6T16P96CPD)                          0.045   1.033           0.081 &   0.840 r
   --------------------------------------------------------------------------------------------------------------------------------------------------
   wdma/axi4ReadUnalignedAdapter/io_readData_ready (net)                              18   0.014 
*  wdma/axi4ReadUnalignedAdapter/io_readData_ready (net)                              18   0.014 
   --------------------------------------------------------------------------------------------------------------------------------------------------
   place_opt_HFSINV_2431_14867/I (INVD6BWP6T16P96CPD)                                              0.000   0.046   1.070   0.000   0.003 &   0.866 r
   place_opt_HFSINV_2431_14867/ZN (INVD6BWP6T16P96CPD)                                                     0.031   1.040           0.043 &   0.909 f
*  place_opt_HFSINV_2431_14867/I (INVD6BWP6T16P96CPD)                                              0.000   0.046   1.070   0.000   0.003 &   0.843 r
*  place_opt_HFSINV_2431_14867/ZN (INVD6BWP6T16P96CPD)                                                     0.031   1.040           0.043 &   0.886 f
   --------------------------------------------------------------------------------------------------------------------------------------------------
   place_opt_HFSNET_984 (net)                                                          3   0.007 
*  place_opt_HFSNET_984 (net)                                                          3   0.007 
   --------------------------------------------------------------------------------------------------------------------------------------------------
   place_opt_HFSINV_2279_14864/I (INVD12BWP6T16P96CPD)                                             0.000   0.031   1.070   0.000   0.002 &   0.910 f
   place_opt_HFSINV_2279_14864/ZN (INVD12BWP6T16P96CPD)                                                    0.023   1.029           0.025 &   0.935 r
*  place_opt_HFSINV_2279_14864/I (INVD12BWP6T16P96CPD)                                             0.000   0.031   1.070   0.000   0.002 &   0.887 f
*  place_opt_HFSINV_2279_14864/ZN (INVD12BWP6T16P96CPD)                                                    0.023   1.029           0.025 &   0.912 r
   --------------------------------------------------------------------------------------------------------------------------------------------------
   io_wdmaAxi4_rready (net)                                                            1   0.016 
   io_wdmaAxi4_rready (out)                                                                        0.004   0.030   1.070   0.001   0.007 &   0.942 r
*  io_wdmaAxi4_rready (net)                                                            1   0.016 
*  io_wdmaAxi4_rready (out)                                                                        0.003   0.030   1.070   0.001   0.007 &   0.919 r
   --------------------------------------------------------------------------------------------------------------------------------------------------
   data arrival time                                                                                                                         0.942
*  data arrival time                                                                                                                         0.919
   --------------------------------------------------------------------------------------------------------------------------------------------------
   ...
   --------------------------------------------------------------------------------------------------------------------------------------------------
   slack (VIOLATED)                                                                                                                         -0.017
*  slack (MET)                                                                                                                               0.006
```

``` tcl
report_timing -from [get_pins  wdma/axi4ReadUnalignedAdapter/readWordCount_reg/CP] \
    -to [get_pins io_wdmaAxi4_rready] \
    -pba_mode path -derate -nets -input_pins -nosplit \
    -significant_digits 3 -delay_type max -path_type full \
    -crosstalk_delta -transition_time -capacitance
```

``` text
Point                                                                             Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                                                         0.000     0.000
clock network delay (propagated)                                                                                                0.527     0.527
wdma/axi4ReadUnalignedAdapter/readWordCount_reg/CP (SDFQD4BWP6T16P96CPD)                                0.120                   0.000     0.527 r
wdma/axi4ReadUnalignedAdapter/readWordCount_reg/Q (SDFQD4BWP6T16P96CPD)                                 0.018   1.059           0.177 &   0.705 f
wdma/axi4ReadUnalignedAdapter/N_GEN_33_0_ (net)                                     4   0.004 
wdma/axi4ReadUnalignedAdapter/clock_opt_SGI128_150341/A1 (NR2EEQVZD1BWP6T16P96CPD)              0.000   0.018   1.070   0.000   0.001 &   0.705 f
wdma/axi4ReadUnalignedAdapter/clock_opt_SGI128_150341/ZN (NR2EEQVZD1BWP6T16P96CPD)                      0.056   1.119           0.050 &   0.755 r
wdma/axi4ReadUnalignedAdapter/ropt_net_62609 (net)                                  1   0.003 
wdma/axi4ReadUnalignedAdapter/clock_opt_SGI129_150342/A1 (INR2D8BWP6T16P96CPD)                  0.010   0.056   1.070   0.003   0.004 &   0.759 r
wdma/axi4ReadUnalignedAdapter/clock_opt_SGI129_150342/ZN (INR2D8BWP6T16P96CPD)                          0.045   1.033           0.081 &   0.840 r
wdma/axi4ReadUnalignedAdapter/io_readData_ready (net)                              18   0.014 
place_opt_HFSINV_2431_14867/I (INVD6BWP6T16P96CPD)                                              0.000   0.046   1.070   0.000   0.003 &   0.843 r
place_opt_HFSINV_2431_14867/ZN (INVD6BWP6T16P96CPD)                                                     0.031   1.040           0.043 &   0.886 f
place_opt_HFSNET_984 (net)                                                          3   0.007 
place_opt_HFSINV_2279_14864/I (INVD12BWP6T16P96CPD)                                             0.000   0.031   1.070   0.000   0.002 &   0.887 f
place_opt_HFSINV_2279_14864/ZN (INVD12BWP6T16P96CPD)                                                    0.023   1.029           0.025 &   0.912 r
io_wdmaAxi4_rready (net)                                                            1   0.016 
io_wdmaAxi4_rready (out)                                                                        0.003   0.030   1.070   0.001   0.007 &   0.919 r
data arrival time                                                                                                                         0.919

clock clock (rise edge)                                                                                                         1.250     1.250
clock network delay (propagated)                                                                                                0.000     1.250
clock reconvergence pessimism                                                                                                   0.000     1.250
output external delay                                                                                                          -0.325     0.925
data required time                                                                                                                        0.925
--------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.925
data arrival time                                                                                                                        -0.919
--------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.006
```

| corner                               | WNS (wo/w IO)  | TNS (wo/w IO) | NVP | Trans | Cap | Noise |
| ------------------------------------ | -------------- | ------------- | --- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | \-0.004/-0.004 | 0.004/0.006   | 1/2 | 0     | 0   | 0     |
| wcl_rcworstccworsttm40cmax | 0.000/0.000    | 0.000/0.000   | 0/0 | 0     | 0   | 0     |
| wc_cworstccworstt125cmax   | 0.000/0.000    | 0.000/0.000   | 0/0 | 0     | 0   | 0     |
| wc_rcworstccworstt125cmax  | 0.000/0.000    | 0.000/0.000   | 0/0 | 0     | 0   | 0     |

``` text
Point                                                                             Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                                                         0.000     0.000
clock network delay (propagated)                                                                                                0.520     0.520
wdma/axi4ReadUnalignedAdapter/readWordCount_reg/CP (SDFQD1BWP6T16P96CPD)                                0.109                   0.000     0.520 r
wdma/axi4ReadUnalignedAdapter/readWordCount_reg/Q (SDFQD1BWP6T16P96CPD)                                 0.052   1.094           0.187 &   0.707 f
wdma/axi4ReadUnalignedAdapter/N_GEN_33_0_ (net)                                     4   0.003 
wdma/axi4ReadUnalignedAdapter/clock_opt_SGI128_150341/A1 (NR2EEQVZD1BWP6T16P96CPD)              0.000   0.052   1.070   0.000   0.001 &   0.708 f
wdma/axi4ReadUnalignedAdapter/clock_opt_SGI128_150341/ZN (NR2EEQVZD1BWP6T16P96CPD)                      0.060   1.119           0.070 &   0.778 r
wdma/axi4ReadUnalignedAdapter/ropt_net_62609 (net)                                  1   0.003 
wdma/axi4ReadUnalignedAdapter/clock_opt_SGI129_150342/A1 (INR2D8BWP6T16P96CPD)                  0.010   0.060   1.070   0.004   0.004 &   0.782 r
wdma/axi4ReadUnalignedAdapter/clock_opt_SGI129_150342/ZN (INR2D8BWP6T16P96CPD)                          0.046   1.033           0.081 &   0.863 r
wdma/axi4ReadUnalignedAdapter/io_readData_ready (net)                              18   0.014 
place_opt_HFSINV_2431_14867/I (INVD6BWP6T16P96CPD)                                              0.000   0.046   1.070   0.000   0.003 &   0.866 r
place_opt_HFSINV_2431_14867/ZN (INVD6BWP6T16P96CPD)                                                     0.031   1.040           0.043 &   0.909 f
place_opt_HFSNET_984 (net)                                                          3   0.007 
place_opt_HFSINV_2279_14864/I (INVD12BWP6T16P96CPD)                                             0.000   0.031   1.070   0.000   0.002 &   0.910 f
place_opt_HFSINV_2279_14864/ZN (INVD12BWP6T16P96CPD)                                                    0.023   1.029           0.025 &   0.935 r
io_wdmaAxi4_rready (net)                                                            1   0.016 
io_wdmaAxi4_rready (out)                                                                        0.004   0.030   1.070   0.001   0.007 &   0.942 r
data arrival time                                                                                                                         0.942

clock clock (rise edge)                                                                                                         1.250     1.250
clock network delay (propagated)                                                                                                0.000     1.250
clock reconvergence pessimism                                                                                                   0.000     1.250
output external delay                                                                                                          -0.325     0.925
data required time                                                                                                                        0.925
--------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.925
data arrival time                                                                                                                        -0.942
--------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -0.017
```

## ECO7

| corner                               | WNS (wo/w IO)  | TNS (wo/w IO) | NVP | Trans | Cap | Noise |
| ------------------------------------ | -------------- | ------------- | --- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | \-0.020/-0.035 | 0.040/0.094   | 3/5 | 0     | 0   | 0     |
| wcl_rcworstccworsttm40cmax | \-0.012/-0.024 | 0.012/0.045   | 1/3 | 0     | 0   | 0     |
| wc_cworstccworstt125cmax   | 0.000/0.000    | 0.000/0.000   | 0/0 | 0     | 0   | 0     |
| wc_rcworstccworstt125cmax  | 0.000/0.000    | 0.000/0.000   | 0/0 | 0     | 0   | 0     |

## ECO6

| corner                               | WNS (wo/w IO)  | TNS (wo/w IO) | NVP | Trans | Cap | Noise |
| ------------------------------------ | -------------- | ------------- | --- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | \-0.004/-0.017 | 0.004/0.022   | 1/3 | 0     | 0   | 0     |
| wcl_rcworstccworsttm40cmax | 0.000/-0.005   | 0.000/0.005   | 0/1 | 0     | 0   | 0     |
| wc_cworstccworstt125cmax   | 0.000/0.000    | 0.000/0.000   | 0/0 | 0     | 0   | 0     |
| wc_rcworstccworstt125cmax  | 0.000/0.000    | 0.000/0.000   | 0/0 | 0     | 0   | 0     |

## ECO5

\-0.092
io_idmaAxi4awaddr\[0\](io_idmaAxi4awaddr\[0\])

| corner                               | WNS (wo/w IO)  | TNS (wo/w IO) | NVP | Trans | Cap | Noise |
| ------------------------------------ | -------------- | ------------- | --- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | \-0.004/-0.017 | 0.004/0.022   | 1/3 | 0     | 10  | 0     |
| wcl_rcworstccworsttm40cmax | 0.000/-0.005   | 0.000/0.005   | 0/1 | 0     | 0   | 0     |
| wc_cworstccworstt125cmax   | 0.000/0.000    | 0.000/0.000   | 0/0 | 0     | 6   | 0     |
| wc_rcworstccworstt125cmax  | 0.000/0.000    | 0.000/0.000   | 0/0 | 0     | 0   | 0     |

## ECO4

\-0.092
io_idmaAxi4awaddr\[0\](io_idmaAxi4awaddr\[0\])

| corner                               | WNS (wo/w IO)  | TNS (wo/w IO) | NVP | Trans | Cap | Noise |
| ------------------------------------ | -------------- | ------------- | --- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | \-0.004/-0.017 | 0.004/0.022   | 1/3 | 0     | 10  | 2     |
| wcl_rcworstccworsttm40cmax | 0.000/-0.005   | 0.000/0.005   | 0/1 | 0     | 0   | 2     |
| wc_cworstccworstt125cmax   | 0.000/0.000    | 0.000/0.000   | 0/0 | 0     | 6   | 2     |
| wc_rcworstccworstt125cmax  | 0.000/0.000    | 0.000/0.000   | 0/0 | 0     | 0   | 1     |

## ECO3

| corner                               | WNS (wo/w IO)  | TNS (wo/w IO) | NVP | Trans | Cap | Noise |
| ------------------------------------ | -------------- | ------------- | --- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | \-0.004/-0.017 | 0.004/0.022   | 1/3 | 0     | 9   | 1     |
| wcl_rcworstccworsttm40cmax | 0.000/-0.005   | 0.000/0.005   | 0/1 | 0     | 0   | 1     |
| wc_cworstccworstt125cmax   | 0.000/0.000    | 0.000/0.000   | 0/0 | 0     | 6   | 1     |
| wc_rcworstccworstt125cmax  | 0.000/0.000    | 0.000/0.000   | 0/0 | 0     | 0   | 1     |

\-0.001
fmem/arbiterImpl/mem/mem_0/mem_0/bram_inst/inst5/D\[96\](fmem/arbiterImpl/mem/mem_0/mem_0/bram_inst/place_optHFSNET18627)

## PT

### ECO2

| corner                               | WNS (wo/w IO)  | TNS         | NVP | Trans | Cap | Noise |
| ------------------------------------ | -------------- | ----------- | --- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | \-0.006/-0.017 | 0.006/0.024 | 1/3 | 0     | 9   | 2     |
| wcl_rcworstccworsttm40cmax | 0.000/-0.005   | 0.000/0.005 | 0/1 | 0     | 0   | 2     |
| wc_cworstccworstt125cmax   | 0.000/0.000    | 0.000/0.000 | 0/0 | 0     | 6   | 1     |
| wc_rcworstccworstt125cmax  | 0.000/0.000    | 0.000/0.000 | 0/0 | 0     | 0   | 1     |

### Pre ECO

| corner                               | WNS (wo/w IO)  | TNS         | NVP  | Trans | Cap | Noise |
| ------------------------------------ | -------------- | ----------- | ---- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | \-0.025/-0.095 | 0.070/0.562 | 7/37 | 0     | 9   | 4     |
| wcl_rcworstccworsttm40cmax | 0.000/-0.080   | 0.000/0.218 | 0/15 | 0     | 0   | 4     |
| wc_cworstccworstt125cmax   | 0.000/0.000    | 0.000/0.000 | 0/0  | 0     | 6   | 3     |
| wc_rcworstccworstt125cmax  | 0.000/0.000    | 0.000/0.000 | 0/0  | 0     | 0   | 3     |

## ICC2

| STEP: place_opt          | WNS      | TNS       | NVP  | Std. Cell      |
| ---------------------------------- | -------- | --------- | ---- | -------------- |
| ss72_cworstCCworstT125c  | \-0.0241 | \-0.3229  | 49   | \-             |
| ss72_cworstCCworstTm40c  | \-0.1053 | \-60.1061 | 1918 | \-             |
| ss72_rcworstCCworstT125c | \-0.0312 | \-1.1326  | 101  | \-             |
| ss72_rcworstCCworstTm40c | \-0.1080 | \-65.2294 | 1818 | \-             |
| Design                             | \-0.1080 | \-66.3865 | 1991 | 104690.110     |
| STEP: clock_optcts       | WNS      | TNS       | NVP  | Std. Cell      |
| ss72_cworstCCworstT125c  | \-0.1600 | \-23.8111 | 857  | \-             |
| ss72_cworstCCworstTm40c  | \-0.2579 | \-34.8601 | 836  | \-             |
| ss72_rcworstCCworstT125c | \-0.0196 | \-0.0445  | 3    | \-             |
| ss72_rcworstCCworstTm40c | \-0.2085 | \-14.1064 | 410  | \-             |
| Design                             | \-0.2579 | \-58.4828 | 1688 | 105242.186     |
| STEP: clock_optopto      | WNS      | TNS       | NVP  | Std. Cell      |
| ss72_cworstCCworstT125c  | 0.0002   | 0.0000    | 0    | \-             |
| ss72_cworstCCworstTm40c  | \-0.0012 | \-0.0071  | 13   | \-             |
| ss72_rcworstCCworstT125c | 0.0732   | 0.0000    | 0    | \-             |
| ss72_rcworstCCworstTm40c | 0.0013   | 0.0000    | 0    | \-             |
| Design                             | \-0.0012 | \-0.0071  | 13   | 102814.323     |
| STEP: route_opt          | WNS      | TNS       | NVP  | Std. Cell      |
| ss72_cworstCCworstT125c  | \-0.0206 | \-0.2717  | 85   | \-             |
| ss72_cworstCCworstTm40c  | \-0.0939 | \-13.6666 | 817  | \-             |
| ss72_rcworstCCworstT125c | 0.0131   | 0.0000    | 0    | \-             |
| ss72_rcworstCCworstTm40c | \-0.0843 | \-4.5848  | 196  | \-             |
| Design                             | \-0.0939 | \-13.9294 | 900  | 103068.353     |
| STEP: signoff_drc        | WNS      | TNS       | NVP  | Std. Cell      |
| ss72_cworstCCworstT125c  | \-0.0206 | \-0.2717  | 85   | \-             |
| ss72_cworstCCworstTm40c  | \-0.0939 | \-13.6671 | 817  | \-             |
| ss72_rcworstCCworstT125c | 0.0131   | 0.0000    | 0    | \-             |
| ss72_rcworstCCworstTm40c | \-0.0843 | \-4.5851  | 196  | \-             |
| Design                             | \-0.0939 | \-13.9299 | 900  | 103068.353     |
| STEP: chip_finish        | WNS      | TNS       | NVP  | Std. Cell Area |
| ss72_cworstCCworstT125c  | \-0.0206 | \-0.2717  | 85   | \-             |
| ss72_cworstCCworstTm40c  | \-0.0939 | \-13.6671 | 817  | \-             |
| ss72_rcworstCCworstT125c | 0.0131   | 0.0000    | 0    | \-             |
| ss72_rcworstCCworstTm40c | \-0.0843 | \-4.5851  | 196  | \-             |
| Design                             | \-0.0939 | \-13.9299 | 900  | 103068.353     |

## Settings

### Layer

``` text
rm_setup/icc2_pnr_setup.tcl:391:set CTS_NDR_MIN_ROUTING_LAYER    "M6"
rm_setup/icc2_pnr_setup.tcl:392:set CTS_NDR_MAX_ROUTING_LAYER    "M8"
rm_setup/icc2_pnr_setup.tcl:403:set CTS_LEAF_NDR_MIN_ROUTING_LAYER     "M4"
rm_setup/icc2_pnr_setup.tcl:405:set CTS_LEAF_NDR_MAX_ROUTING_LAYER     "M6"
```

### New

|                      | DC  | Place | CTS | Route |
| -------------------- | --- | ----- | --- | ----- |
| Uncertainty          | 100 | 91    | 51  | 51    |
| Data Max Trans       | 200 | 230   | 240 | 240   |
| Clock Max Trans      | 80  | 80    | 100 | 100   |
| IO Path Group Weight | 0.1 | 1.0   | 1.0 | 1.0   |
| To Fmem              | 160 | 160   | 0   | 0     |
| From Fmem            | 80  | 80    | 0   | 0     |
| All Out              | 100 | 100   | 100 | 100   |
| All In               | 50  | 50    | 50  | 50    |
| Amem W-Data Out      | 200 | 200   | 150 | 100   |
| Fmem W-Data Out      | 200 | 200   | 150 | 100   |
| Fmem W-Addr Out      | 200 | 200   | 150 | 100   |

### Last Week

|                      | DC  | Place | CTS | Route |
| -------------------- | --- | ----- | --- | ----- |
| Uncertainty          | 100 | 91    | 51  | 51    |
| Data Max Trans       | 200 | 200   | 240 | 240   |
| Clock Max Trans      | 80  | 80    | 100 | 100   |
| IO Path Group Weight | 0.1 | 1.0   | 1.0 | 1.0   |
| To Fmem              | 160 | 160   | 0   | 0     |
| From Fmem            | 80  | 80    | 0   | 0     |
| All Out              | 100 | 100   | 100 | 100   |
| All In               | 50  | 50    | 50  | 50    |

# Mimic Others 2

## ICC2

| STEP: place_opt          | WNS      | TNS        | NVP  | Std. Cell Area |
| ---------------------------------- | -------- | ---------- | ---- | -------------- |
| ss72_cworstCCworstT125c  | \-0.0494 | \-10.1280  | 622  | \-             |
| ss72_cworstCCworstTm40c  | \-0.1365 | \-156.8802 | 3196 | \-             |
| ss72_rcworstCCworstT125c | \-0.0573 | \-14.6892  | 690  | \-             |
| ss72_rcworstCCworstTm40c | \-0.1395 | \-159.7232 | 3060 | \-             |
| Design                             | \-0.1395 | \-162.7995 | 3218 | 107532.472     |

## Settings

``` text
rm_setup/icc2_pnr_setup.tcl:391:set CTS_NDR_MIN_ROUTING_LAYER    "M6"
rm_setup/icc2_pnr_setup.tcl:392:set CTS_NDR_MAX_ROUTING_LAYER    "M8"
rm_setup/icc2_pnr_setup.tcl:403:set CTS_LEAF_NDR_MIN_ROUTING_LAYER     "M4"
rm_setup/icc2_pnr_setup.tcl:405:set CTS_LEAF_NDR_MAX_ROUTING_LAYER     "M6"
```

|                      | DC      | Place   | CTS     | Route   |
| -------------------- | ------- | ------- | ------- | ------- |
| Uncertainty          | 250     | 141     | 51      | 51      |
| Data Max Trans       | **100** | **100** | **100** | **100** |
| Clock Max Trans      | **100** | **100** | **100** | **100** |
| Derate               | 10%     | signoff | signoff | signoff |
| IO Path Group Weight | 0.1     | 1.0     | 1.0     | 1.0     |
| Mem To Path Margin   | 160     | 160     | 80      | 0       |
| Mem From Path Margin | 80      | 80      | 40      | 0       |
| IO To Path Margin    | 0       | 0       | 0       | 0       |
| IO From Path Margin  | 0       | 0       | 0       | 0       |

# Mimic Others 1 (Not Good)

## ICC2

| STEP: place_opt          | WNS      | TNS        | NVP  | Std. Cell Area |
| ---------------------------------- | -------- | ---------- | ---- | -------------- |
| ss72_cworstCCworstT125c  | \-0.0452 | \-11.2065  | 887  | \-             |
| ss72_cworstCCworstTm40c  | \-0.1275 | \-165.2034 | 3059 | \-             |
| ss72_rcworstCCworstT125c | \-0.0522 | \-17.1097  | 1029 | \-             |
| ss72_rcworstCCworstTm40c | \-0.1301 | \-168.9276 | 2920 | \-             |
| Design                             | \-0.1301 | \-171.5773 | 3157 | 106635.313     |

## Settings

``` text
rm_setup/icc2_pnr_setup.tcl:391:set CTS_NDR_MIN_ROUTING_LAYER    "M6"
rm_setup/icc2_pnr_setup.tcl:392:set CTS_NDR_MAX_ROUTING_LAYER    "M8"
rm_setup/icc2_pnr_setup.tcl:403:set CTS_LEAF_NDR_MIN_ROUTING_LAYER     "M4"
rm_setup/icc2_pnr_setup.tcl:405:set CTS_LEAF_NDR_MAX_ROUTING_LAYER     "M6"
```

|                      | DC  | Place   | CTS     | Route   |
| -------------------- | --- | ------- | ------- | ------- |
| Uncertainty          | 250 | 141     | 51      | 51      |
| Data Max Trans       | 200 | 230     | 240     | 240     |
| Clock Max Trans      | 80  | 80      | 100     | 100     |
| Derate               | 10% | signoff | signoff | signoff |
| IO Path Group Weight | 0.1 | 1.0     | 1.0     | 1.0     |
| Mem To Path Margin   | 160 | 160     | 80      | 0       |
| Mem From Path Margin | 80  | 80      | 40      | 0       |
| IO To Path Margin    | 0   | 0       | 0       | 0       |
| IO From Path Margin  | 0   | 0       | 0       | 0       |

## Watanabe-kun

### Place Opt

``` text
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::ss72_cworst_CCworst_T_125c
                   (Setup)             0.01           0.00              0
func::ss72_cworst_CCworst_T_m40c
                   (Setup)            -0.10         -45.47           1782
Design             (Setup)            -0.10         -45.47           1782

Design             (Hold)                --           0.00              0
---------------------------------------------------------------------------
```

### Clock Opt CTS

``` text
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::ss72_cworst_CCworst_T_125c
                   (Setup)            -0.02          -0.15             14
func::ss72_cworst_CCworst_T_m40c
                   (Setup)            -0.18          -2.56            118
Design             (Setup)            -0.18          -2.56            118

Design             (Hold)                --           0.00              0
---------------------------------------------------------------------------
```

### Route Auto

``` text
Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::ss72_cworst_CCworst_T_125c
                   (Setup)            -0.02          -0.11             12
func::ss72_cworst_CCworst_T_m40c
                   (Setup)            -0.20         -40.74           1231
Design             (Setup)            -0.20         -40.74           1231

Design             (Hold)                --           0.00              0
---------------------------------------------------------------------------
```

# exclude LVT cells

## ECO3

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/-0.158  | 0.000/29.457  | 0/341         | 0     | 20  | 2     |
| wcl_rcworstccworsttm40cmax | 0.000/-0.147  | 0.000/25.544  | 0/341         | 0     | 2   | 1     |
| wc_cworstccworstt125cmax   | 0.000/-0.077  | 0.000/1.550   | 0/115         | 0     | 15  | 0     |
| wc_rcworstccworstt125cmax  | 0.000/-0.074  | 0.000/1.295   | 0/95          | 0     | 2   | 0     |

## Pre ECO

| corner                               | WNS (wo/w IO)  | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | -------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | \-0.014/-0.158 | 0.074/29.934  | 10/352        | 0     | 20  | 2     |
| wcl_rcworstccworsttm40cmax | 0.000/-0.146   | 0.000/26.124  | 0/341         | 0     | 2   | 1     |
| wc_cworstccworstt125cmax   | 0.000/-0.077   | 0.000/1.532   | 0/114         | 0     | 15  | 0     |
| wc_rcworstccworstt125cmax  | 0.000/-0.074   | 0.000/1.304   | 0/97          | 0     | 2   | 0     |

## ICC2

| STEP: place_opt          | WNS      | TNS        | NVP  | Std. Cell Area |
| ---------------------------------- | -------- | ---------- | ---- | -------------- |
| ss72_cworstCCworstT125c  | \-0.0425 | \-9.7392   | 806  | \-             |
| ss72_cworstCCworstTm40c  | \-0.1226 | \-159.5753 | 3205 | \-             |
| ss72_rcworstCCworstT125c | \-0.0537 | \-13.6493  | 727  | \-             |
| ss72_rcworstCCworstTm40c | \-0.1291 | \-163.0839 | 3020 | \-             |
| Design                             | \-0.1291 | \-166.2730 | 3388 | 107779.793     |

| STEP: clock_optcts       | WNS      | TNS       | NVP  | Std. Cell Area |
| ---------------------------------- | -------- | --------- | ---- | -------------- |
| ss72_cworstCCworstT125c  | \-0.1033 | \-6.2871  | 179  | \-             |
| ss72_cworstCCworstTm40c  | \-0.1484 | \-31.2704 | 932  | \-             |
| ss72_rcworstCCworstT125c | 0.0390   | 0.0000    | 0    | \-             |
| ss72_rcworstCCworstTm40c | \-0.1095 | \-8.2468  | 301  | \-             |
| Design                             | \-0.1484 | \-37.5887 | 1114 | 108517.958     |

| STEP: clock_optopto      | WNS      | TNS      | NVP | Std. Cell Area |
| ---------------------------------- | -------- | -------- | --- | -------------- |
| ss72_cworstCCworstT125c  | 0.0008   | 0.0000   | 0   | \-             |
| ss72_cworstCCworstTm40c  | \-0.0037 | \-0.0181 | 13  | \-             |
| ss72_rcworstCCworstT125c | 0.0589   | 0.0000   | 0   | \-             |
| ss72_rcworstCCworstTm40c | \-0.0017 | \-0.0032 | 3   | \-             |
| Design                             | \-0.0037 | \-0.0208 | 15  | 103893.885     |

| STEP: route_opt          | WNS      | TNS      | NVP | Std. Cell Area |
| ---------------------------------- | -------- | -------- | --- | -------------- |
| ss72_cworstCCworstT125c  | \-0.0540 | \-0.6866 | 61  | \-             |
| ss72_cworstCCworstTm40c  | \-0.0853 | \-6.7271 | 573 | \-             |
| ss72_rcworstCCworstT125c | 0.0396   | 0.0000   | 0   | \-             |
| ss72_rcworstCCworstTm40c | \-0.0820 | \-1.4572 | 77  | \-             |
| Design                             | \-0.0853 | \-7.4212 | 634 | 103675.429     |

| STEP: signoff_drc        | WNS      | TNS      | NVP | Std. Cell Area |
| ---------------------------------- | -------- | -------- | --- | -------------- |
| ss72_cworstCCworstT125c  | \-0.0440 | \-0.3513 | 20  | \-             |
| ss72_cworstCCworstTm40c  | \-0.0753 | \-2.7935 | 235 | \-             |
| ss72_rcworstCCworstT125c | 0.0496   | 0.0000   | 0   | \-             |
| ss72_rcworstCCworstTm40c | \-0.0720 | \-0.9078 | 38  | \-             |
| Design                             | \-0.0753 | \-3.1523 | 255 | 103675.429     |

| STEP: chip_finish        | WNS      | TNS      | NVP | Std. Cell Area |
| ---------------------------------- | -------- | -------- | --- | -------------- |
| ss72_cworstCCworstT125c  | \-0.0440 | \-0.3513 | 20  | \-             |
| ss72_cworstCCworstTm40c  | \-0.0753 | \-2.7935 | 235 | \-             |
| ss72_rcworstCCworstT125c | 0.0496   | 0.0000   | 0   | \-             |
| ss72_rcworstCCworstTm40c | \-0.0720 | \-0.9078 | 38  | \-             |
| Design                             | \-0.0753 | \-3.1523 | 255 | 103675.429     |

| STEP: pt_eco1            | WNS      | TNS      | NVP | Std. Cell Area |
| ---------------------------------- | -------- | -------- | --- | -------------- |
| ss72_cworstCCworstT125c  | \-0.0531 | \-0.9097 | 96  | \-             |
| ss72_cworstCCworstTm40c  | \-0.0866 | \-7.4947 | 637 | \-             |
| ss72_rcworstCCworstT125c | 0.0391   | 0.0000   | 0   | \-             |
| ss72_rcworstCCworstTm40c | \-0.0831 | \-1.5625 | 86  | \-             |
| Design                             | \-0.0866 | \-8.4114 | 733 | 103683.207     |

## Settings

|                      | DC      | Place   | CTS     | Route   |
| -------------------- | ------- | ------- | ------- | ------- |
| Uncertainty          | **250** | 141     | 51      | 51      |
| Data Max Trans       | 200     | 230     | 240     | 240     |
| Clock Max Trans      | 80      | 80      | 100     | 100     |
| Derate               | 10%     | signoff | signoff | signoff |
| IO Path Group Weight | 0.1     | 1.0     | 1.0     | 1.0     |
| Mem To Path Margin   | 160     | 160     | 80      | 0       |
| Mem From Path Margin | 80      | 80      | 40      | 0       |
| IO To Path Margin    | 100     | 100     | 50      | 0       |
| IO From Path Margin  | 50      | 50      | 25      | 0       |

# u150 pm160

## Found LVT cells

## ECO14

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 0     |
| wcl_rcworstccworsttm40cmax | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 0     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 0     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 0     |

## ECO13

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 0     |
| wcl_rcworstccworsttm40cmax | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 0     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 0     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 1     |

``` text
pin name (net name)       width    height     slack
-----------------------------------------------------
io_csrSlave_arready (io_csrSlave_arready)
Aggressors:
io_csrSlave_araddr[8]     0.052     0.016
io_csrSlave_wdata[25]     0.057     0.009
io_csrSlave_wdata[30]     0.019     0.048
io_csrSlave_araddr[10]    0.037     0.013
io_csrSlave_wdata[5]      0.020     0.043
io_csrSlave_araddr[11]    0.021     0.043
io_csrSlave_wdata[26]     0.022     0.043
idmaAdapter_io_slave_data_bits_data_87_
                          0.145     0.006
io_idmaAxi4_rdata[113]    0.021     0.016
io_csrSlave_awaddr[5]     0.032     0.016
idmaAdapter_io_slave_data_bits_data_112_
                          0.131     0.005
idmaAdapter_io_slave_data_bits_data_70_
                          0.147     0.004
Total:                    0.019     0.292    -0.004
```

## ECO12

``` text
noise_region: above_low
pin name (net name)       width    height     slack
-----------------------------------------------------
io_csrSlave_arready (io_csrSlave_arready)
Aggressors:
io_csrSlave_araddr[8]     0.048     0.018
io_csrSlave_araddr[11]    0.021     0.052
io_csrSlave_wdata[25]     0.051     0.011
io_csrSlave_wdata[30]     0.019     0.048
io_csrSlave_araddr[10]    0.037     0.014
io_csrSlave_wdata[5]      0.018     0.044
io_csrSlave_wdata[26]     0.022     0.040
idmaAdapter_io_slave_data_bits_data_87_
                          0.151     0.006
io_idmaAxi4_rdata[113]    0.020     0.015
idmaAdapter_io_slave_data_bits_data_112_
                          0.135     0.005
io_csrSlave_awaddr[5]     0.031     0.015
Total:                    0.019     0.299    -0.011
```

## ECO11 (Detour+Move Agressors)

### General

  - Target : noise3  
    io_csrSlavearready

<!-- end list -->

  - Best

### Noise

``` text
****************************************
Report : noise
        -all_violators
        -verbose
Design : Bxb
Version: M-2017.06-SP3
Date   : Tue Aug  9 10:37:33 2022
****************************************

 analysis mode: report_at_endpoint
 slack type: height

 noise_region: above_low
 pin name (net name)       width    height     slack
 -----------------------------------------------------
 io_csrSlave_arready (io_csrSlave_arready)
 Aggressors:
 io_csrSlave_araddr[7]     0.027     0.124
 io_csrSlave_araddr[4]     0.044     0.039
 io_csrSlave_araddr[10]    0.034     0.027
 io_csrSlave_wdata[5]      0.018     0.104
 idmaAdapter_io_slave_data_valid
                           0.054     0.029
 io_csrSlave_araddr[11]    0.047     0.010
 io_csrSlave_wdata[26]     0.018     0.036
 Total:                    0.030     0.328    -0.040


 noise_region: below_high
 pin name (net name)       width    height     slack
 -----------------------------------------------------
 io_csrSlave_arready (io_csrSlave_arready)
 Aggressors:
 io_csrSlave_araddr[7]     0.028     0.124
 io_csrSlave_araddr[4]     0.046     0.039
 io_csrSlave_araddr[10]    0.036     0.026
 io_csrSlave_wdata[5]      0.019     0.104
 idmaAdapter_io_slave_data_valid
                           0.062     0.027
 io_csrSlave_araddr[11]    0.049     0.010
 io_csrSlave_wdata[26]     0.021     0.036
 Total:                    0.032     0.328    -0.040


1
```

### Timing Report

``` text
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -pba_mode exhaustive
        -sort_by slack
Design : Bxb
Version: M-2017.06-SP3
Date   : Tue Aug  9 10:33:58 2022
****************************************

Warning: Exhaustive path-based analysis may take a long time using the current PrimeTime settings. Try using t
he following settings, which may reduce the runtime of the analysis:                                         
         - Use the -slack_lesser_than option
         - Enable derate only mode (pba_derate_only_mode) (UITE-479)

  Startpoint: csr/adapter/readAddrQueue/impl/full_reg
               (rising edge-triggered flip-flop clocked by clock)
  Endpoint: io_csrSlave_arready
               (output port clocked by clock)
  Path Group: clock
  Path Type: max  (recalculated)

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                0.000      0.000
  clock network delay (propagated)                       0.357      0.357
  csr/adapter/readAddrQueue/impl/full_reg/CP (SDFQD1BWP6T16P96CPD)
                                                         0.000      0.357 r
  csr/adapter/readAddrQueue/impl/full_reg/Q (SDFQD1BWP6T16P96CPD)
                                                         0.189 &    0.546 f
  place_opt_HFSINV_282_p_3604/ZN (INVEEQVZD2BWP6T16P96CPD)
                                                         0.043 &    0.589 r
  U_PTECO_DRC_BUF1/Z (BUFFD16BWP6T16P96CPD)              0.033 &    0.622 r
  U_PTECO_DRC_BUF2/Z (BUFFD16BWP6T16P96CPD)              0.030 &    0.652 r
  io_csrSlave_arready (out)                              0.006 &    0.658 r
  data arrival time                                                 0.658

  clock clock (rise edge)                                1.250      1.250
  clock network delay (propagated)                       0.000      1.250
  clock reconvergence pessimism                          0.000      1.250
  output external delay                                 -0.325      0.925
  data required time                                                0.925
  ------------------------------------------------------------------------------
  data required time                                                0.925
  data arrival time                                                -0.658
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.267
```

## ECO10 (Detour)

  - Target : noise3  
    io_csrSlavearready

<!-- end list -->

  - Timing Check (Detour)

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 1     |
| wcl_rcworstccworsttm40cmax | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 1     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 1     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 1     |

## ECO9

  - Target : noise3  
    io_csrSlavearready

## ECO8 (Manual 6)

  - Target : noise2  
    io_csrSlavebresp\[1\]

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 1     |
| wcl_rcworstccworsttm40cmax | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 1     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 1     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 1     |

## ECO7 (Manual 5)

  - Target : noise1  
    fmem/arbiterImpl/mem/mem_1/mem_0/bram_inst/place_optHFSNET18481

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 1     |
| wcl_rcworstccworsttm40cmax | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 1     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |

## ECO6 (Manual 4)

  - Target : short  
    optlc_net63617

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 1     |
| wcl_rcworstccworsttm40cmax | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 1     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |

## ECO5 (Manual 3)

  - Target : noise2  
    io_csrSlavearready

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |
| wcl_rcworstccworsttm40cmax | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |

## ECO4 (Manual 2)

  - Target : noise  
    io_idmaAxi4araddr\[5\]

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |
| wcl_rcworstccworsttm40cmax | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |

## ECO3 (Manual 1)

``` text
Short between net amem/arbiterImpl/mem/mem_2/mem_0/bram_inst/n1 and net optlc_net_63617 Layer = M2 BBox=(630.8160,112.5960),(630.8160,112.6000)
Short between net amem/arbiterImpl/mem/mem_2/mem_0/bram_inst/n1 and net optlc_net_63617 Layer = M2 BBox=(630.6120,112.6000),(630.8160,112.6000)
Short between net amem/arbiterImpl/mem/mem_2/mem_0/bram_inst/n1 and net optlc_net_63617 Layer = M2 BBox=(630.6520,112.5960),(630.6760,112.6000)
Short between net amem/arbiterImpl/mem/mem_2/mem_0/bram_inst/n1 and net optlc_net_63617 Layer = M2 BBox=(630.6120,112.5960),(630.8160,112.6000)
```

  - Target : Capacitance

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 3     |
| wcl_rcworstccworsttm40cmax | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 3     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 3     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 3     |

## ECO2

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 12  | 3     |
| wcl_rcworstccworsttm40cmax | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 1   | 3     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 9   | 3     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 3     |

## ECO1

| corner                               | WNS (wo/w IO)  | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | -------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | \-0.007/-0.007 | 0.007/0.007   | 1/1           | 0     | 12  | 4     |
| wcl_rcworstccworsttm40cmax | 0.000/0.000    | 0.000/0.000   | 0/0           | 0     | 1   | 3     |
| wc_cworstccworstt125cmax   | 0.000/0.000    | 0.000/0.000   | 0/0           | 0     | 9   | 3     |
| wc_rcworstccworstt125cmax  | 0.000/0.000    | 0.000/0.000   | 0/0           | 0     | 0   | 3     |

## Pre ECO

| corner                               | WNS (wo/w IO)  | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | -------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | \-0.029/-0.035 | 0.058/1.031   | 4/102         | 0     | 12  | 5     |
| wcl_rcworstccworsttm40cmax | 0.000/-0.023   | 0.000/0.285   | 0/39          | 0     | 1   | 4     |
| wc_cworstccworstt125cmax   | 0.000/0.000    | 0.000/0.000   | 0/0           | 0     | 9   | 4     |
| wc_rcworstccworstt125cmax  | 0.000/0.000    | 0.000/0.000   | 0/0           | 0     | 0   | 4     |

## ICC2

| STEP: place_opt          | WNS      | TNS        | NVP  | Std. Cell Area |
| ---------------------------------- | -------- | ---------- | ---- | -------------- |
| ss72_cworstCCworstT125c  | \-0.0451 | \-15.4983  | 1010 | \-             |
| ss72_cworstCCworstTm40c  | \-0.1341 | \-186.0539 | 3248 | \-             |
| ss72_rcworstCCworstT125c | \-0.0527 | \-19.6608  | 867  | \-             |
| ss72_rcworstCCworstTm40c | \-0.1366 | \-188.6470 | 3121 | \-             |
| Design                             | \-0.1366 | \-191.8368 | 3489 | 106139.787     |

| STEP: clock_optcts       | WNS      | TNS      | NVP | Std. Cell Area |
| ---------------------------------- | -------- | -------- | --- | -------------- |
| ss72_cworstCCworstT125c  | \-0.0718 | \-0.3165 | 26  | \-             |
| ss72_cworstCCworstTm40c  | \-0.1554 | \-4.7568 | 214 | \-             |
| ss72_rcworstCCworstT125c | 0.0381   | 0.0000   | 0   | \-             |
| ss72_rcworstCCworstTm40c | \-0.1169 | \-1.1221 | 61  | \-             |
| Design                             | \-0.1554 | \-5.0662 | 244 | 106658.832     |

| STEP: clock_optopto      | WNS      | TNS      | NVP | Std. Cell Area |
| ---------------------------------- | -------- | -------- | --- | -------------- |
| ss72_cworstCCworstT125c  | 0.0006   | 0.0000   | 0   | \-             |
| ss72_cworstCCworstTm40c  | \-0.0058 | \-0.0499 | 30  | \-             |
| ss72_rcworstCCworstT125c | 0.0746   | 0.0000   | 0   | \-             |
| ss72_rcworstCCworstTm40c | \-0.0010 | \-0.0011 | 2   | \-             |
| Design                             | \-0.0058 | \-0.0501 | 31  | 103381.144     |

| STEP: route_opt          | WNS      | TNS      | NVP | Std. Cell Area |
| ---------------------------------- | -------- | -------- | --- | -------------- |
| ss72_cworstCCworstT125c  | \-0.0424 | \-2.1859 | 321 | \-             |
| ss72_cworstCCworstTm40c  | \-0.0608 | \-4.6743 | 467 | \-             |
| ss72_rcworstCCworstT125c | 0.0550   | 0.0000   | 0   | \-             |
| ss72_rcworstCCworstTm40c | \-0.0443 | \-0.4720 | 53  | \-             |
| Design                             | \-0.0608 | \-6.8564 | 787 | 102962.663     |

| STEP: signoff_drc        | WNS      | TNS      | NVP | Std. Cell Area |
| ---------------------------------- | -------- | -------- | --- | -------------- |
| ss72_cworstCCworstT125c  | \-0.0324 | \-0.3846 | 75  | \-             |
| ss72_cworstCCworstTm40c  | \-0.0509 | \-1.6084 | 172 | \-             |
| ss72_rcworstCCworstT125c | 0.0650   | 0.0000   | 0   | \-             |
| ss72_rcworstCCworstTm40c | \-0.0343 | \-0.1750 | 14  | \-             |
| Design                             | \-0.0509 | \-1.9930 | 247 | 102962.663     |

| STEP: chip_finish        | WNS      | TNS      | NVP | Std. Cell Area |
| ---------------------------------- | -------- | -------- | --- | -------------- |
| ss72_cworstCCworstT125c  | \-0.0324 | \-0.3860 | 75  | \-             |
| ss72_cworstCCworstTm40c  | \-0.0509 | \-1.6089 | 172 | \-             |
| ss72_rcworstCCworstT125c | 0.0650   | 0.0000   | 0   | \-             |
| ss72_rcworstCCworstTm40c | \-0.0343 | \-0.1750 | 14  | \-             |
| Design                             | \-0.0509 | \-1.9948 | 247 | 102962.663     |

## Settings

|                      | DC      | Place   | CTS     | Route   |
| -------------------- | ------- | ------- | ------- | ------- |
| Uncertainty          | **150** | **141** | 51      | 51      |
| Data Max Trans       | 200     | 230     | 240     | 240     |
| Clock Max Trans      | 80      | 80      | 100     | 100     |
| Derate               | 10%     | signoff | signoff | signoff |
| IO Path Group Weight | 0.1     | 1.0     | 1.0     | 1.0     |
| Mem To Path Margin   | 160     | 160     | **80**  | 0       |
| Mem From Path Margin | 80      | 80      | **40**  | 0       |
| IO To Path Margin    | 100     | 100     | **50**  | 0       |
| IO From Path Margin  | 50      | 50      | **25**  | 0       |

# CTS I/O Margin

|                      | DC  | Place   | CTS     | Route   |
| -------------------- | --- | ------- | ------- | ------- |
| Uncertainty          | 100 | 91      | 51      | 51      |
| Data Max Trans       | 200 | 230     | 240     | 240     |
| Clock Max Trans      | 80  | 80      | 100     | 100     |
| Derate               | 10% | signoff | signoff | signoff |
| IO Path Group Weight | 0.1 | 1.0     | 1.0     | 1.0     |
| Mem To Path Margin   | 160 | 160     | 0       | 0       |
| Mem From Path Margin | 80  | 80      | 0       | 0       |
| IO To Path Margin    | 100 | 100     | 100     | 100     |
| IO From Path Margin  | 50  | 50      | 50      | 50      |
| Input Delay          | 650 | 650     | 950     | 950     |
| Output Delay         | 650 | 650     | 350     |         |

## ICC2

| STEP: clock_optcts       | WNS      | TNS         | NVP  | Std. Cell Area |
| ---------------------------------- | -------- | ----------- | ---- | -------------- |
| ss72_cworstCCworstT125c  | \-0.4397 | \-1947.7844 | 8567 | \-             |
| ss72_cworstCCworstTm40c  | \-0.4712 | \-1978.5478 | 9434 | \-             |
| ss72_rcworstCCworstT125c | \-0.4406 | \-2014.4738 | 8547 | \-             |
| ss72_rcworstCCworstTm40c | \-0.4655 | \-1969.2214 | 9103 | \-             |
| Design                             | \-0.4712 | \-2104.5107 | 9462 | 105558.000     |

| STEP: clock_optopto      | WNS      | TNS        | NVP  | Std. Cell Area |
| ---------------------------------- | -------- | ---------- | ---- | -------------- |
| ss72_cworstCCworstT125c  | \-0.1515 | \-152.1464 | 3998 | \-             |
| ss72_cworstCCworstTm40c  | \-0.1753 | \-54.1608  | 1574 | \-             |
| ss72_rcworstCCworstT125c | \-0.1796 | \-280.7285 | 4924 | \-             |
| ss72_rcworstCCworstTm40c | \-0.1558 | \-87.5143  | 2645 | \-             |
| Design                             | \-0.1796 | \-291.8779 | 5226 | 104512.758     |

| STEP: route_opt          | WNS      | TNS         | NVP   | Std. Cell Area |
| ---------------------------------- | -------- | ----------- | ----- | -------------- |
| ss72_cworstCCworstT125c  | \-0.4393 | \-1978.0530 | 8981  | \-             |
| ss72_cworstCCworstTm40c  | \-0.5246 | \-2616.4591 | 11101 | \-             |
| ss72_rcworstCCworstT125c | \-0.4313 | \-1965.6135 | 8872  | \-             |
| ss72_rcworstCCworstTm40c | \-0.5125 | \-2527.8594 | 9812  | \-             |
| Design                             | \-0.5246 | \-2622.8252 | 11101 | 105923.654     |

| STEP: signoff_drc        | WNS      | TNS         | NVP   | Std. Cell Area |
| ---------------------------------- | -------- | ----------- | ----- | -------------- |
| ss72_cworstCCworstT125c  | \-0.4293 | \-1888.6592 | 8909  | \-             |
| ss72_cworstCCworstTm40c  | \-0.5146 | \-2508.3234 | 10563 | \-             |
| ss72_rcworstCCworstT125c | \-0.4213 | \-1877.1875 | 8823  | \-             |
| ss72_rcworstCCworstTm40c | \-0.5025 | \-2431.0419 | 9576  | \-             |
| Design                             | \-0.5146 | \-2514.6872 | 10563 | 105923.654     |

| STEP: chip_finish        | WNS      | TNS         | NVP   | Std. Cell Area |
| ---------------------------------- | -------- | ----------- | ----- | -------------- |
| ss72_cworstCCworstT125c  | \-0.4293 | \-1888.6592 | 8909  | \-             |
| ss72_cworstCCworstTm40c  | \-0.5146 | \-2508.3234 | 10563 | \-             |
| ss72_rcworstCCworstT125c | \-0.4213 | \-1877.1875 | 8823  | \-             |
| ss72_rcworstCCworstTm40c | \-0.5025 | \-2431.0419 | 9576  | \-             |
| Design                             | \-0.5146 | \-2514.6872 | 10563 | 105923.654     |

## Pre ECO

| corner                               | WNS (wo/w IO)  | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | -------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | \-0.057/-0.386 | 1.755/108.984 | 104/504       | 0     | 16  | 16    |
| wcl_rcworstccworsttm40cmax | \-0.021/-0.358 | 0.072/97.633  | 12/403        | 0     | 1   | 6     |
| wc_cworstccworstt125cmax   | 0.000/-0.296   | 0.000/71.109  | 0/388         | 0     | 12  | 3     |
| wc_rcworstccworstt125cmax  | 0.000/-0.269   | 0.000/63.040  | 0/385         | 0     | 0   | 3     |

``` tcl
set list_bram_inst [get_attribute fmem/arbiterImpl/mem/mem_*/mem_*/bram_inst/inst* full_name]
set_path_margin 0.000 -to $list_bram_inst
set_path_margin 0.000 -from $list_bram_inst

set_path_margin 0.000 -to   [all_outputs]
set_path_margin 0.000 -from [all_inputs]

set clk_period  1.250 ; # 800MHz
set budget    0.300   ; # Adjust for external delay

set_input_delay  [expr $clk_period * 0.5 + $budget] -source_latency_included -clock clock [remove_from_colle [all_inputs] [get_ports clock] ]
set_output_delay [expr $clk_period * 0.5 - $budget] -source_latency_included -clock clock [all_outputs]
```

# Manual ECO

## Error @ Extraction

### Comparison Incr

| Point                                          | Before Incr | ECO1 D1 | ECO2 D2 | ECO3    |
| ---------------------------------------------- | ----------- | ------- | ------- | ------- |
| alchip305_dc/Z (AO22D4BWP6T16P96CPD) | 0.127       | 0.117   | 0.133   | 0.131   |
| eco_cell39/I (BUFFD1BWP6T16P96CPD)   | \-          | 0.021   | 0.053   | 0.062   |
| eco_cell39/Z (BUFFD1BWP6T16P96CPD)   | \-          | 0.224   | 0.125   | 0.126   |
| io_admaAxi4wdata\[94\] (out)         | 0.042       | 0.095   | 0.005   | 0.003   |
| Violation                                      | \-0.008     | \-0.282 | \-0.155 | \-0.160 |

``` text
admaAdapter/writeDataDeq/impl/alchip305_dc/B1 (AO22D4BWP6T16P96CPD)                              0.000   0.030   1.070   0.000   0.001 &   0.764 r
admaAdapter/writeDataDeq/impl/alchip305_dc/Z (AO22D4BWP6T16P96CPD)                                       0.133   1.057           0.133 &   0.897 r
admaAdapter/writeDataDeq/impl/io_deq_bits[111] (net)                                 1   0.042 
eco_cell_39/I (BUFFD4BWP6T16P96CPD)                                                              0.056   0.143   1.070   0.016   0.053 &   0.950 r
eco_cell_39/Z (BUFFD4BWP6T16P96CPD)                                                                      0.029   1.057           0.130 &   1.080 r
io_admaAxi4_wdata[94] (net)                                                          1   0.007 
io_admaAxi4_wdata[94] (out)                                                                      0.004   0.036   1.070   0.001   0.003 &   1.083 r
data arrival time                                                                                                                          1.083

clock clock (rise edge)                                                                                                          1.250     1.250
clock network delay (propagated)                                                                                                 0.000     1.250
clock reconvergence pessimism                                                                                                    0.000     1.250
output external delay                                                                                                           -0.325     0.925
data required time                                                                                                                         0.925
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.925
data arrival time                                                                                                                         -1.083
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -0.158
```

``` text
Startpoint: admaAdapter/writeDataDeq/impl/U_T_105_reg
             (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_admaAxi4_wdata[94]
             (output port clocked by clock)
Path Group: clock
Path Type: max  (recalculated)
                                                                            After                                                                   Before
Point                                                Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path   Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path 
--------------------------------------------------------------------------------------------------------------------- ---------------------------------------------------------------
clock clock (rise edge)                                                                            0.000     0.000                                                  0.000     0.000  
clock network delay (propagated)                                                                   0.474     0.474                                                  0.474     0.474  
U_T_105_reg/CP (SDFQD4BWP6T16P96CPD)                                       0.094                   0.000     0.474 r                        0.094                   0.000     0.474 r
U_T_105_reg/Q (SDFQD4BWP6T16P96CPD)                                        0.020   1.057           0.157 &   0.631 r                        0.021   1.059           0.166 &   0.639 f
--------------------------------------------------------------------------------------------------------------------- ---------------------------------------------------------------
N_T_105 (net)                                          1   0.006                                                        1   0.005                                                    
place_opt_HFSINV_6378_15438/I (INVD12BWP6T16P96CPD)                0.000   0.020   1.070   0.000   0.001 &   0.632 r                0.000   0.021   1.070   0.000   0.001 &   0.640 f
place_opt_HFSINV_6378_15438/ZN (INVD12BWP6T16P96CPD)                       0.032   1.028           0.030 &   0.662 f                        0.030   1.029           0.026 &   0.666 r
--------------------------------------------------------------------------------------------------------------------- ---------------------------------------------------------------
place_opt_HFSNET_3363 (net)                           21   0.029                                                       21   0.029                                                    
place_opt_HFSINV_3527_15435/I (INVD3BWP6T16P96CPD)                 0.000   0.034   1.070   0.000   0.006 &   0.668 f                0.000   0.033   1.070   0.000   0.006 &   0.673 r
place_opt_HFSINV_3527_15435/ZN (INVD3BWP6T16P96CPD)                        0.038   1.057           0.041 &   0.708 r                        0.048   1.059           0.053 &   0.725 f
--------------------------------------------------------------------------------------------------------------------- ---------------------------------------------------------------
place_opt_HFSNET_3360 (net)                            3   0.007                                                        3   0.006                                                    
place_opt_HFSINV_2534_p_15434/I (INVD6BWP6T16P96CPD)               0.000   0.038   1.070   0.000   0.001 &   0.710 r                0.000   0.049   1.070   0.000   0.001 &   0.727 f
place_opt_HFSINV_2534_p_15434/ZN (INVD6BWP6T16P96CPD)                      0.032   1.039           0.039 &   0.749 f                        0.030   1.040           0.037 &   0.763 r
--------------------------------------------------------------------------------------------------------------------- ---------------------------------------------------------------
place_opt_HFSNET_3359 (net)                           15   0.009                                                       15   0.009                                                    
alchip305_dc/B1 (AO22D4BWP6T16P96CPD)                              0.000   0.032   1.070   0.000   0.001 &   0.750 f                0.000   0.030   1.070   0.000   0.001 &   0.764 r
alchip305_dc/Z (AO22D4BWP6T16P96CPD)                                       0.094   1.057           0.117 &   0.867 f                        0.112   1.059           0.127 &   0.891 r
--------------------------------------------------------------------------------------------------------------------- ---------------------------------------------------------------
io_deq_bits[111] (net)                                 1   0.025                                                        1   0.035 
eco_cell_39/I (BUFFD1BWP6T16P96CPD)                                0.021   0.095   1.070   0.008   0.021 &   0.889 f
eco_cell_39/Z (BUFFD1BWP6T16P96CPD)                                        0.277   1.091           0.224 &   1.112 f
io_admaAxi4_wdata[94] (net)                            1   0.018 
io_admaAxi4_wdata[94] (out)                                        0.127   0.300   1.070   0.087   0.095 &   1.207 f                0.050   0.139   1.070   0.016   0.042 &   0.933 r
data arrival time                                                                                            1.207

clock clock (rise edge)                                                                            1.250     1.250                                                  1.250     1.250    
clock network delay (propagated)                                                                   0.000     1.250                                                  0.000     1.250    
clock reconvergence pessimism                                                                      0.000     1.250                                                  0.000     1.250    
output external delay                                                                             -0.325     0.925                                                 -0.325     0.925    
data required time                                                                                           0.925                                                            0.925    
-----------------------------------------  -------------------------------------------------------------------------- ---------------------------------------------------------------
data required time                                                                                           0.925                                                            0.925    
data arrival time                                                                                           -1.207                                                           -0.933    
-----------------------------------------  -------------------------------------------------------------------------- --------------------------------------------------------------- 
slack (VIOLATED)                                                                                            -0.282                                                           -0.008    
```

### before

``` text
Point                                                                              Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                                                          0.000     0.000
clock network delay (propagated)                                                                                                 0.474     0.474
admaAdapter/writeDataDeq/impl/U_T_105_reg/CP (SDFQD4BWP6T16P96CPD)                                       0.094                   0.000     0.474 r
admaAdapter/writeDataDeq/impl/U_T_105_reg/Q (SDFQD4BWP6T16P96CPD)                                        0.021   1.059           0.166 &   0.639 f
admaAdapter/writeDataDeq/impl/N_T_105 (net)                                          1   0.005 
admaAdapter/writeDataDeq/impl/place_opt_HFSINV_6378_15438/I (INVD12BWP6T16P96CPD)                0.000   0.021   1.070   0.000   0.001 &   0.640 f
admaAdapter/writeDataDeq/impl/place_opt_HFSINV_6378_15438/ZN (INVD12BWP6T16P96CPD)                       0.030   1.029           0.026 &   0.666 r
admaAdapter/writeDataDeq/impl/place_opt_HFSNET_3363 (net)                           21   0.029 
admaAdapter/writeDataDeq/impl/place_opt_HFSINV_3527_15435/I (INVD3BWP6T16P96CPD)                 0.000   0.033   1.070   0.000   0.006 &   0.673 r
admaAdapter/writeDataDeq/impl/place_opt_HFSINV_3527_15435/ZN (INVD3BWP6T16P96CPD)                        0.048   1.059           0.053 &   0.725 f
admaAdapter/writeDataDeq/impl/place_opt_HFSNET_3360 (net)                            3   0.006 
admaAdapter/writeDataDeq/impl/place_opt_HFSINV_2534_p_15434/I (INVD6BWP6T16P96CPD)               0.000   0.049   1.070   0.000   0.001 &   0.727 f
admaAdapter/writeDataDeq/impl/place_opt_HFSINV_2534_p_15434/ZN (INVD6BWP6T16P96CPD)                      0.030   1.040           0.037 &   0.763 r
admaAdapter/writeDataDeq/impl/place_opt_HFSNET_3359 (net)                           15   0.009 
admaAdapter/writeDataDeq/impl/alchip305_dc/B1 (AO22D4BWP6T16P96CPD)                              0.000   0.030   1.070   0.000   0.001 &   0.764 r
admaAdapter/writeDataDeq/impl/alchip305_dc/Z (AO22D4BWP6T16P96CPD)                                       0.112   1.059           0.127 &   0.891 r
admaAdapter/writeDataDeq/impl/io_deq_bits[111] (net)                                 1   0.035 
io_admaAxi4_wdata[94] (out)                                                                      0.050   0.139   1.070   0.016   0.042 &   0.933 r
io_admaAxi4_wdata[94] (net)                                                          1 
data arrival time                                                                                                                          0.933

clock clock (rise edge)                                                                                                          1.250     1.250    
clock network delay (propagated)                                                                                                 0.000     1.250
clock reconvergence pessimism                                                                                                    0.000     1.250
output external delay                                                                                                           -0.325     0.925
data required time                                                                                                                         0.925
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.925
data arrival time                                                                                                                         -0.933
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -0.008
```

## Procedure

  - Looking for Long path
  - See congestion
  - add_bufferonroute

\#\# monday TODO

  - Cap should be fixed by ECO on PT ( fix_ecodrc )
  - Noise violation should be fixed by GUI routing.

## Fifth Trial (eco3 -\> manual eco4)

  - used larger buffer

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/-0.165  | 0.000/9.970   | 0/86          | 0     | 6   | 2     |
| wcl_rcworstccworsttm40cmax | 0.000/-0.155  | 0.000/9.372   | 0/85          | 0     | 0   | 3     |
| wc_cworstccworstt125cmax   | 0.000/-0.072  | 0.000/2.093   | 0/66          | 0     | 5   | 2     |
| wc_rcworstccworstt125cmax  | 0.000/-0.070  | 0.000/2.253   | 0/67          | 0     | 0   | 3     |

## Forth Trial (eco5)

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |
| wcl_rcworstccworsttm40cmax | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 3     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 1   | 2     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |

## Third Trial (eco4)

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 7   | 2     |
| wcl_rcworstccworsttm40cmax | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 3     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 6   | 2     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |

## Second Trial (eco4)

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/-0.018  | 0.000/0.018   | 0/1           | 0     | 27  | 2     |
| wcl_rcworstccworsttm40cmax | 0.000/-0.016  | 0.000/0.016   | 0/1           | 0     | 2   | 3     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 19  | 2     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |

``` text
  Startpoint: admaAdapter/writeDataDeq/impl/U_T_105_reg
               (rising edge-triggered flip-flop clocked by clock)
  Endpoint: io_admaAxi4_wstrb[0]
               (output port clocked by clock)
  Path Group: clock
  Path Type: max  (recalculated)

  Point                                                                             Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                         0.000     0.000
  clock network delay (propagated)                                                                                                0.473     0.473
  admaAdapter/writeDataDeq/impl/U_T_105_reg/CP (SDFQD4BWP6T16P96CPD)                                      0.094                   0.000     0.473 r
  admaAdapter/writeDataDeq/impl/U_T_105_reg/Q (SDFQD4BWP6T16P96CPD)                                       0.021   1.056           0.165 &   0.638 f
  admaAdapter/writeDataDeq/impl/N_T_105 (net)                                         1   0.005 
  admaAdapter/writeDataDeq/impl/place_opt_HFSINV_6378_15438/I (INVD12BWP6T16P96CPD)               0.000   0.021   1.070   0.000   0.001 &   0.639 f
  admaAdapter/writeDataDeq/impl/place_opt_HFSINV_6378_15438/ZN (INVD12BWP6T16P96CPD)                      0.030   1.027           0.026 &   0.665 r
  admaAdapter/writeDataDeq/impl/place_opt_HFSNET_3363 (net)                          21   0.029 
  admaAdapter/writeDataDeq/impl/clock_opt_SGI129_149940/I (BUFFEEQVZD3BWP6T16P96CPD)              0.000   0.034   1.070   0.000   0.008 &   0.673 r
  admaAdapter/writeDataDeq/impl/clock_opt_SGI129_149940/Z (BUFFEEQVZD3BWP6T16P96CPD)                      0.051   1.055           0.085 &   0.758 r
  admaAdapter/writeDataDeq/impl/place_opt_HFSNET_3353 (net)                          13   0.012 
  admaAdapter/writeDataDeq/impl/clock_opt_SGI38_149885/A1 (AN2D2BWP6T16P96CPD)                    0.000   0.051   1.070   0.000   0.002 &   0.760 r
  admaAdapter/writeDataDeq/impl/clock_opt_SGI38_149885/Z (AN2D2BWP6T16P96CPD)                             0.030   1.059           0.083 &   0.843 r
  admaAdapter/writeDataDeq/impl/ropt_net_62513 (net)                                  1   0.004 
  admaAdapter/writeDataDeq/impl/clock_opt_SGI39_149886/A2 (OR2D16BWP6T16P96CPD)                   0.000   0.030   1.070   0.000   0.001 &   0.844 r
  admaAdapter/writeDataDeq/impl/clock_opt_SGI39_149886/Z (OR2D16BWP6T16P96CPD)                            0.007   1.021           0.041     0.885 r
  admaAdapter/writeDataDeq/impl/io_deq_bits[0] (net)                                  1   0.000 
  eco_cell_13/I (BUFFD3BWP6T16P96CPD)                                                             0.000   0.007   1.070   0.000   0.000     0.885 r
  eco_cell_13/Z (BUFFD3BWP6T16P96CPD)                                                                     0.008   1.055           0.029     0.914 r
  eco_net_13_io_admaAxi4_wstrb_0_ (net)                                               1   0.000 
  eco_cell_12/I (BUFFD3BWP6T16P96CPD)                                                             0.000   0.008   1.070   0.000   0.000     0.914 r
  eco_cell_12/Z (BUFFD3BWP6T16P96CPD)                                                                     0.007   1.055           0.028     0.943 r
  io_admaAxi4_wstrb[0] (net)                                                          1   0.000 
  io_admaAxi4_wstrb[0] (out)                                                                      0.000   0.007   1.070   0.000   0.000     0.943 r
  data arrival time                                                                                                                         0.943

  clock clock (rise edge)                                                                                                         1.250     1.250
  clock network delay (propagated)                                                                                                0.000     1.250
  clock reconvergence pessimism                                                                                                   0.000     1.250
  output external delay                                                                                                          -0.325     0.925
  data required time                                                                                                                        0.925
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.925
  data arrival time                                                                                                                        -0.943
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.018


1
```

## First Trial (eco4)

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/-0.024  | 0.000/0.037   | 0/8           | 0     | 27  | 2     |
| wcl_rcworstccworsttm40cmax | 0.000/-0.022  | 0.000/0.022   | 0/1           | 0     | 2   | 3     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 19  | 2     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |

# Status Meeting

## set output delay

pt sdc file include source latency automatic clock latency insertion
add_bufferonroute

# Best Case of Last Week (eco3)

| corner                               | WNS (wo/w IO) | TNS (wo/w IO) | NVP (wo/w IO) | Trans | Cap | Noise |
| ------------------------------------ | ------------- | ------------- | ------------- | ----- | --- | ----- |
| wcl_cworstccworsttm40cmax  | 0.000/-0.028  | 0.000/0.754   | 0/84          | 0     | 27  | 2     |
| wcl_rcworstccworsttm40cmax | 0.000/-0.024  | 0.000/0.625   | 0/72          | 0     | 2   | 3     |
| wc_cworstccworstt125cmax   | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 19  | 2     |
| wc_rcworstccworstt125cmax  | 0.000/0.000   | 0.000/0.000   | 0/0           | 0     | 0   | 2     |
