Return-Path: <kvm+bounces-63525-lists+kvm=lfdr.de@vger.kernel.org>
X-Original-To: lists+kvm@lfdr.de
Delivered-To: lists+kvm@lfdr.de
Received: from dfw.mirrors.kernel.org (dfw.mirrors.kernel.org [142.0.200.124])
	by mail.lfdr.de (Postfix) with ESMTPS id 46E29C68667
	for <lists+kvm@lfdr.de>; Tue, 18 Nov 2025 10:00:57 +0100 (CET)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by dfw.mirrors.kernel.org (Postfix) with ESMTPS id 594BD4F11BF
	for <lists+kvm@lfdr.de>; Tue, 18 Nov 2025 08:59:49 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 3E40231062E;
	Tue, 18 Nov 2025 08:54:41 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="cXGOjKpT"
X-Original-To: kvm@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5806330F533;
	Tue, 18 Nov 2025 08:54:39 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1763456080; cv=none; b=NoByTmxL5VoEg5g0K5Mn6Plyiwtkn7OuaegqhqzcbWNIrzan79UT0RCCbHfipLRyNz3LotIH0ihXY+o2r0rmB/UkWOgX4pcoWyuIVvW92mWduWCDGf9di2WhYUeYgAzRLqW4zcEU6+Dx7ZvvfakARGllRpU1g2TqcPm8ayoB50U=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1763456080; c=relaxed/simple;
	bh=qREI2xZBKFk1AaWq3n7qoCSnNHV94Pp8p3hmarr/YqQ=;
	h=Date:Message-ID:From:To:Cc:Subject:In-Reply-To:References:
	 MIME-Version:Content-Type; b=d05LlAkcr55EGB1fZUg9YGV58IOYxdLtSFX/rtV3cWmeaZwIDv69PRkryPsxloVMZq33j7A+RUb6NoccADgoZkppX6FarnqPLC8NjsVHpMIM56dNKUL+lVipo6m299SvIHkcG91Ts97ib3CxqlFBT2I35I7iblXCdubc901u8wM=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=cXGOjKpT; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 0DE5EC2BD01;
	Tue, 18 Nov 2025 08:54:38 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1763456078;
	bh=qREI2xZBKFk1AaWq3n7qoCSnNHV94Pp8p3hmarr/YqQ=;
	h=Date:From:To:Cc:Subject:In-Reply-To:References:From;
	b=cXGOjKpTgtfc3OdAYfQEuU4xeHg2KPYFPO96LoPVEvnIoWn4zX3+iIUrW6VL5Hhzz
	 CCIr9/iq1B/mDuGrO2ZjIVmIX+byjuMw6D3DRl0tTpHEvNj81IyZgP9yNgf6K3DejQ
	 2br9SEEaqk9NRGvTFcGEGzFbtaZo0c63VfBA76zk8uc7eQLFwIwULHBaZ7hppYpmBv
	 tcTRuI/vfpXv7JcQvg3Jy4BCQ+5QLfClHjFZLdIy7WsySl4pq/aU5PKd4Mof99Rkag
	 5DbYym86K6BwfO72enHkFqi8PLLpdPW6+sPYaNnxsBJvWSaEBs4zuClhOx1lu+KCzX
	 fcjhun9OG/3rw==
Received: from sofa.misterjones.org ([185.219.108.64] helo=goblin-girl.misterjones.org)
	by disco-boy.misterjones.org with esmtpsa  (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384
	(Exim 4.98.2)
	(envelope-from <maz@kernel.org>)
	id 1vLHTq-000000067I6-0f34;
	Tue, 18 Nov 2025 08:54:30 +0000
Date: Tue, 18 Nov 2025 08:54:29 +0000
Message-ID: <86qztvsou2.wl-maz@kernel.org>
From: Marc Zyngier <maz@kernel.org>
To: Oliver Upton <oupton@kernel.org>
Cc: kvmarm@lists.linux.dev,
	linux-arm-kernel@lists.infradead.org,
	kvm@vger.kernel.org,
	Joey Gouly <joey.gouly@arm.com>,
	Suzuki K Poulose <suzuki.poulose@arm.com>,
	Zenghui Yu <yuzenghui@huawei.com>,
	Christoffer Dall <christoffer.dall@arm.com>,
	Fuad Tabba <tabba@google.com>,
	Mark Brown <broonie@kernel.org>
Subject: Re: [PATCH v3 5/5] KVM: arm64: GICv3: Force exit to sync ICH_HCR_EL2.En
In-Reply-To: <aRwdYZ98cwIeg-P3@kernel.org>
References: <20251117091527.1119213-1-maz@kernel.org>
	<20251117091527.1119213-6-maz@kernel.org>
	<aRwdYZ98cwIeg-P3@kernel.org>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue)
 FLIM-LB/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/30.1
 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO)
Precedence: bulk
X-Mailing-List: kvm@vger.kernel.org
List-Id: <kvm.vger.kernel.org>
List-Subscribe: <mailto:kvm+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:kvm+unsubscribe@vger.kernel.org>
MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue")
Content-Type: text/plain; charset=US-ASCII
X-SA-Exim-Connect-IP: 185.219.108.64
X-SA-Exim-Rcpt-To: oupton@kernel.org, kvmarm@lists.linux.dev, linux-arm-kernel@lists.infradead.org, kvm@vger.kernel.org, joey.gouly@arm.com, suzuki.poulose@arm.com, yuzenghui@huawei.com, christoffer.dall@arm.com, tabba@google.com, broonie@kernel.org
X-SA-Exim-Mail-From: maz@kernel.org
X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false

On Tue, 18 Nov 2025 07:16:49 +0000,
Oliver Upton <oupton@kernel.org> wrote:
> 
> Hey Marc,
> 
> On Mon, Nov 17, 2025 at 09:15:27AM +0000, Marc Zyngier wrote:
> > FEAT_NV2 is pretty terrible for anything that tries to enforce immediate
> > effects, and writing to ICH_HCR_EL2 in the hope to disable a maintenance
> > interrupt is vain. This only hits memory, and the guest hasn't cleared
> > anything -- the MI will fire.
> > 
> > For example, running the vgic_irq test under NV results in about 800
> > maintenance interrupts being actually handled by the L1 guest,
> > when none were expected.
> > 
> > As a cheap workaround, read back ICH_MISR_EL2 after writing 0 to
> > ICH_HCR_EL2. This is very cheap on real HW, and causes a trap to
> > the host in NV, giving it the opportunity to retire the pending
> > MI. With this, the above test tuns to completion without any MI
> > being actually handled.
> 
> Just to make sure I'm following, the scenario you're talking about is
> we've already put the vgic into a non-nested state, populated an LR with
> the pending MI at the time of that switch and L0 has no signal for when
> it can drop the LR / pending state.

Exactly. Only an exit can cause it to reevaluate the state and retire
the pending MI.

> 
> > Yes, this is really poor...
> 
> +1 :-/
> 
> > Signed-off-by: Marc Zyngier <maz@kernel.org>
> > ---
> >  arch/arm64/kvm/hyp/vgic-v3-sr.c      | 7 +++++++
> >  arch/arm64/kvm/vgic/vgic-v3-nested.c | 6 ++++--
> >  2 files changed, 11 insertions(+), 2 deletions(-)
> > 
> > diff --git a/arch/arm64/kvm/hyp/vgic-v3-sr.c b/arch/arm64/kvm/hyp/vgic-v3-sr.c
> > index 99342c13e1794..f503cf01ac82c 100644
> > --- a/arch/arm64/kvm/hyp/vgic-v3-sr.c
> > +++ b/arch/arm64/kvm/hyp/vgic-v3-sr.c
> > @@ -244,6 +244,13 @@ void __vgic_v3_save_state(struct vgic_v3_cpu_if *cpu_if)
> >  	}
> >  
> >  	write_gicreg(0, ICH_HCR_EL2);
> > +
> > +	/*
> > +	 * Hack alert: On NV, this results in a trap so that the above
> > +	 * write actually takes effect...
> > +	 */
> > +	isb();
> > +	read_gicreg(ICH_MISR_EL2);
> 
> I'm all for writing correct code but since we don't actually care about
> the value of MISR_EL2 do we need the ISB? There's no need for a CSE for
> non-NV and you'd get it 'for free' by way of exception entry in the NV
> case.

Yup, that's a good point. And exceptions are of course guaranteed to
be in program order anyway, so the ISB can go. I'll add comment to
that effect.

Thanks,

	M.

-- 
Without deviation from the norm, progress is not possible.

