Verilator Tree Dump (format 0x3900) from <e553> to <e595>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab5f9660 <e363> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0xaaaaab5fd9e0 <e477> {c1ai}  ArithmeticRightShiftRegister_NegEdge_8Bit -> ArithmeticRightShiftRegister_NegEdge_8Bit [scopep=0]
    1:2: VAR 0xaaaaab5f9aa0 <e367> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f9e40 <e372> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fce60 <e378> {c4ar} @dt=0xaaaaab5eca10@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fd200 <e384> {c5aw} @dt=0xaaaaab5eca10@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab601900 <e486> {c2al} @dt=0xaaaaab5f2840@(G/w1)
    1:2:1: VARREF 0xaaaaab6017e0 <e483> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock [RV] <- VAR 0xaaaaab5f9aa0 <e367> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab6016c0 <e484> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock [LV] => VAR 0xaaaaab5ffe40 <e515> {c2al} @dt=0xaaaaab5f2840@(G/w1)  ArithmeticRightShiftRegister_NegEdge_8Bit__DOT__clock [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab601c00 <e495> {c3al} @dt=0xaaaaab5f2840@(G/w1)
    1:2:1: VARREF 0xaaaaab601ae0 <e492> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset [RV] <- VAR 0xaaaaab5f9e40 <e372> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab6019c0 <e493> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset [LV] => VAR 0xaaaaab5fffc0 <e216> {c3al} @dt=0xaaaaab5f2840@(G/w1)  ArithmeticRightShiftRegister_NegEdge_8Bit__DOT__reset [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab601f00 <e504> {c4ar} @dt=0xaaaaab5eca10@(G/w8)
    1:2:1: VARREF 0xaaaaab601de0 <e501> {c4ar} @dt=0xaaaaab5eca10@(G/w8)  D [RV] <- VAR 0xaaaaab5fce60 <e378> {c4ar} @dt=0xaaaaab5eca10@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab601cc0 <e502> {c4ar} @dt=0xaaaaab5eca10@(G/w8)  D [LV] => VAR 0xaaaaab600140 <e224> {c4ar} @dt=0xaaaaab5eca10@(G/w8)  ArithmeticRightShiftRegister_NegEdge_8Bit__DOT__D [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab602240 <e513> {c5aw} @dt=0xaaaaab5eca10@(G/w8)
    1:2:1: VARREF 0xaaaaab602120 <e510> {c5aw} @dt=0xaaaaab5eca10@(G/w8)  Q [RV] <- VAR 0xaaaaab5fd200 <e384> {c5aw} @dt=0xaaaaab5eca10@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab602000 <e511> {c5aw} @dt=0xaaaaab5eca10@(G/w8)  Q [LV] => VAR 0xaaaaab6002c0 <e330> {c5aw} @dt=0xaaaaab5eca10@(G/w8)  ArithmeticRightShiftRegister_NegEdge_8Bit__DOT__Q [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5ffe40 <e515> {c2al} @dt=0xaaaaab5f2840@(G/w1)  ArithmeticRightShiftRegister_NegEdge_8Bit__DOT__clock [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fffc0 <e216> {c3al} @dt=0xaaaaab5f2840@(G/w1)  ArithmeticRightShiftRegister_NegEdge_8Bit__DOT__reset [VSTATIC]  PORT
    1:2: VAR 0xaaaaab600140 <e224> {c4ar} @dt=0xaaaaab5eca10@(G/w8)  ArithmeticRightShiftRegister_NegEdge_8Bit__DOT__D [VSTATIC]  PORT
    1:2: VAR 0xaaaaab6002c0 <e330> {c5aw} @dt=0xaaaaab5eca10@(G/w8)  ArithmeticRightShiftRegister_NegEdge_8Bit__DOT__Q [VSTATIC]  PORT
    1:2: ALWAYS 0xaaaaab600440 <e139> {c7af}
    1:2:1: SENTREE 0xaaaaab600500 <e148> {c7am}
    1:2:1:1: SENITEM 0xaaaaab6005c0 <e73> {c7ao} [NEG]
    1:2:1:1:1: VARREF 0xaaaaab600680 <e233> {c7aw} @dt=0xaaaaab5f2840@(G/w1)  clock [RV] <- VAR 0xaaaaab5f9aa0 <e367> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0xaaaaab6007a0 <e414> {c10ap} @dt=0xaaaaab5eca10@(G/w8)
    1:2:2:1: COND 0xaaaaab600860 <e405> {c10as} @dt=0xaaaaab5eca10@(G/w8)
    1:2:2:1:1: VARREF 0xaaaaab600920 <e401> {c9an} @dt=0xaaaaab5f2840@(G/w1)  reset [RV] <- VAR 0xaaaaab5f9e40 <e372> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: CONST 0xaaaaab600a40 <e402> {c10as} @dt=0xaaaaab5eca10@(G/w8)  8'h0
    1:2:2:1:3: CONCAT 0xaaaaab600b80 <e403> {c12ax} @dt=0xaaaaab5eca10@(G/w8)
    1:2:2:1:3:1: SEL 0xaaaaab600c40 <e343> {c12au} @dt=0xaaaaab5f2840@(G/w1) decl[7:0]]
    1:2:2:1:3:1:1: VARREF 0xaaaaab600d10 <e248> {c12at} @dt=0xaaaaab5eca10@(G/w8)  D [RV] <- VAR 0xaaaaab5fce60 <e378> {c4ar} @dt=0xaaaaab5eca10@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:3:1:2: CONST 0xaaaaab600e30 <e271> {c12av} @dt=0xaaaaab5f54b0@(G/sw3)  3'h7
    1:2:2:1:3:1:3: CONST 0xaaaaab600f70 <e342> {c12au} @dt=0xaaaaab5f8d00@(G/w32)  32'h1
    1:2:2:1:3:2: SEL 0xaaaaab6010b0 <e291> {c12ba} @dt=0xaaaaab5f82e0@(G/w7) decl[7:0]]
    1:2:2:1:3:2:1: VARREF 0xaaaaab601180 <e283> {c12az} @dt=0xaaaaab5eca10@(G/w8)  D [RV] <- VAR 0xaaaaab5fce60 <e378> {c4ar} @dt=0xaaaaab5eca10@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:3:2:2: CONST 0xaaaaab6012a0 <e310> {c12bd} @dt=0xaaaaab5f54b0@(G/sw3)  3'h1
    1:2:2:1:3:2:3: CONST 0xaaaaab6013e0 <e353> {c12bb} @dt=0xaaaaab5f8d00@(G/w32)  32'h7
    1:2:2:2: VARREF 0xaaaaab601520 <e332> {c10an} @dt=0xaaaaab5eca10@(G/w8)  Q [LV] => VAR 0xaaaaab5fd200 <e384> {c5aw} @dt=0xaaaaab5eca10@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab5f2840 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5f54b0 <e263> {c12au} @dt=this@(G/sw3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f82e0 <e288> {c12ba} @dt=this@(G/w7)  logic [GENERIC] kwd=logic range=[6:0]
		detailed  ->  BASICDTYPE 0xaaaaab5eca10 <e223> {c4al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f8d00 <e337> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f2840 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5eca10 <e223> {c4al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab5f54b0 <e263> {c12au} @dt=this@(G/sw3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab5f82e0 <e288> {c12ba} @dt=this@(G/w7)  logic [GENERIC] kwd=logic range=[6:0]
    3:1: BASICDTYPE 0xaaaaab5f8d00 <e337> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
