{"sha": "9d1cf1d98c0d9d56ccc317f21ad66aee0b2585e3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWQxY2YxZDk4YzBkOWQ1NmNjYzMxN2YyMWFkNjZhZWUwYjI1ODVlMw==", "commit": {"author": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "1997-06-21T02:33:34Z"}, "committer": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "1997-06-21T02:33:34Z"}, "message": "(mips_expand_prologue): Add check for SImode in code splitting\ntsize_rtx when it is large_int.\n\nFrom-SVN: r14268", "tree": {"sha": "965fe6cf5d93e2213e0f7ae330b908434f7a45dd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/965fe6cf5d93e2213e0f7ae330b908434f7a45dd"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9d1cf1d98c0d9d56ccc317f21ad66aee0b2585e3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9d1cf1d98c0d9d56ccc317f21ad66aee0b2585e3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9d1cf1d98c0d9d56ccc317f21ad66aee0b2585e3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9d1cf1d98c0d9d56ccc317f21ad66aee0b2585e3/comments", "author": null, "committer": null, "parents": [{"sha": "a8136932ccc4b64e807b1ca476473b2a3a5545e9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a8136932ccc4b64e807b1ca476473b2a3a5545e9", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a8136932ccc4b64e807b1ca476473b2a3a5545e9"}], "stats": {"total": 4, "additions": 3, "deletions": 1}, "files": [{"sha": "c7dc67f81dbd1abd01e6c44290e1a61bb353ac0c", "filename": "gcc/config/mips/mips.c", "status": "modified", "additions": 3, "deletions": 1, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9d1cf1d98c0d9d56ccc317f21ad66aee0b2585e3/gcc%2Fconfig%2Fmips%2Fmips.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9d1cf1d98c0d9d56ccc317f21ad66aee0b2585e3/gcc%2Fconfig%2Fmips%2Fmips.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.c?ref=9d1cf1d98c0d9d56ccc317f21ad66aee0b2585e3", "patch": "@@ -5451,7 +5451,9 @@ mips_expand_prologue ()\n \t      /* Instruction splitting doesn't preserve the RTX_FRAME_RELATED_P\n \t\t bit, so make sure that we don't emit anything that can be\n \t\t split.  */\n-\t      if (large_int (tsize_rtx))\n+\t      /* ??? There is no DImode ori immediate pattern, so we can only\n+\t\t do this for 32 bit code.  */\n+\t      if (large_int (tsize_rtx) && GET_MODE (tmp_rtx) == SImode)\n \t\t{\n \t\t  insn = emit_move_insn (tmp_rtx,\n \t\t\t\t\t GEN_INT (tsize & 0xffff0000));"}]}