INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Atfox_exTensible_Interface
INFO: [VRFC 10-2458] undeclared symbol address_decoder, assumed default net type wire [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:107]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/imports/new/RX_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/imports/new/TX_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/imports/new/baudrate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/imports/new/uart_peripheral.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_peripheral
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sim_1/new/ATI_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ATI_tb
