// Seed: 1413459650
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_13 ? 1 : 1;
  tri0 id_15;
  assign module_1.type_9 = 0;
  id_16(
      1 < 1 - 1, 1, id_15, id_5
  );
  wire id_17;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1
);
  wire id_3 = id_0;
  if (1'b0) begin : LABEL_0
    wor id_4;
    assign id_4 = id_3;
  end else wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
