#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon May 19 18:37:23 2025
# Process ID: 27628
# Current directory: C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28040 C:\Users\omarbeheiry\Documents\GitHub\SPM\verilog\SPM\SPM.xpr
# Log file: C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/vivado.log
# Journal file: C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM\vivado.jou
# Running On: CSE-P07-2165-06, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 8, Host memory: 34016 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/CSFA.v] -no_script -reset -force -quiet
remove_files  C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/CSFA.v
close [ open C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/fa.v w ]
add_files C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/fa.v
update_compile_order -fileset sources_1
close [ open C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/csfa.v w ]
add_files C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/csfa.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sim_1/new/csfa_tb.v w ]
add_files -fileset sim_1 C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sim_1/new/csfa_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top csfa_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top csfa [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
export_ip_user_files -of_objects  [get_files C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/csfa.v] -no_script -reset -force -quiet
remove_files  C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/csfa.v
file delete -force C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/csfa.v
update_compile_order -fileset sources_1
close [ open C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/csfa.v w ]
add_files C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/csfa.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
update_compile_order -fileset sources_1
launch_simulation
source csfa_tb.tcl
close_sim
update_compile_order -fileset sources_1
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
close [ open C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/carry_save_adder_clocked.v w ]
add_files C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/carry_save_adder_clocked.v
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source csfa_tb.tcl
close_sim
update_compile_order -fileset sources_1
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
launch_simulation
source csfa_tb.tcl
close_sim
