<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
The file contains the information about all compile points from mapper to be displayed as part of the summary report.
*******************************************************************************************-->
<report_table display_priority="4" name="Compile Points Summary">
<row>
<data>Name</data>
<data>Status</data>
<data>Reason</data>
<data>Real Time</data>
<data>CPU Time</data>
</row>
<row>
<data>
<value>qspi0_ipgen_qspi_flash_controller_core_Z266_layer0</value>
<report_link name="Report">
<data>C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\qspi0_ipgen_qspi_flash_controller_core_Z266_layer0\qspi0_ipgen_qspi_flash_controller_core_Z266_layer0.srr</data>
</report_link>
</data>
<data>Remapped</data>
<data>User request</data>
<data>0h:01m:10s</data>
<data>0h:01m:10s</data>
</row>
<row>
<data>
<value>mpmc0_ipgen_lscc_mpmc_axi_Z235_layer0</value>
<report_link name="Report">
<data>C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\mpmc0_ipgen_lscc_mpmc_axi_Z235_layer0\mpmc0_ipgen_lscc_mpmc_axi_Z235_layer0.srr</data>
</report_link>
</data>
<data>Remapped</data>
<data>User request</data>
<data>0h:01m:42s</data>
<data>0h:01m:41s</data>
</row>
<row>
<data>
<value>soc_golden_gsrd</value>
<report_link name="Report">
<data>C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\soc_golden_gsrd\soc_golden_gsrd.srr</data>
</report_link>
</data>
<data>Remapped</data>
<data>User request</data>
<data>0h:02m:13s</data>
<data>0h:02m:12s</data>
</row>
<row>
<data>
<value>lpddr4_mc_contr0_ipgen_lpddr4_mc_prot_eng_Z172_layer0</value>
<report_link name="Report">
<data>C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\lpddr4_mc_contr0_ipgen_lpddr4_mc_prot_eng_Z172_layer0\lpddr4_mc_contr0_ipgen_lpddr4_mc_prot_eng_Z172_layer0.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:27s</data>
<data>0h:00m:28s</data>
</row>
<row>
<data>
<value>cpu0_1s_1s_0_1073741824_0_1073741824_0s_0_1s_0_143_layer0</value>
<report_link name="Report">
<data>C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\cpu0_1s_1s_0_1073741824_0_1073741824_0s_0_1s_0_143_layer0\cpu0_1s_1s_0_1073741824_0_1073741824_0s_0_1s_0_143_layer0.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:02m:49s</data>
<data>0h:02m:47s</data>
</row>
<row>
<data>
<value>axi4_interconnect0_ipgen_axi_cross_bar_Z11_layer0</value>
<report_link name="Report">
<data>C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\axi4_interconnect0_ipgen_axi_cross_bar_Z11_layer0\axi4_interconnect0_ipgen_axi_cross_bar_Z11_layer0.srr</data>
</report_link>
</data>
<data>Remapped</data>
<data>User request</data>
<data>0h:00m:35s</data>
<data>0h:00m:36s</data>
</row>
<row>
<data>
<value>lpddr4_mc_contr0</value>
<report_link name="Report">
<data>C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\lpddr4_mc_contr0\lpddr4_mc_contr0.srr</data>
</report_link>
</data>
<data>Remapped</data>
<data>User request</data>
<data>0h:00m:58s</data>
<data>0h:00m:57s</data>
</row>
<row>
<data>
<value>lpddr4_mc_contr0_ipgen_lpddr4_mc_sch_iface_top_Z161_layer0</value>
<report_link name="Report">
<data>C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\lpddr4_mc_contr0_ipgen_lpddr4_mc_sch_iface_top_Z161_layer0\lpddr4_mc_contr0_ipgen_lpddr4_mc_sch_iface_top_Z161_layer0.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:41s</data>
<data>0h:00m:41s</data>
</row>
<row>
<data>
<value>lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0</value>
<report_link name="Report">
<data>C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0\lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0.srr</data>
</report_link>
</data>
<data>Remapped</data>
<data>User request</data>
<data>0h:01m:05s</data>
<data>0h:01m:04s</data>
</row>
<row>
<data>
<value>sgdma0_ipgen_sgdmac_core_Z281_layer0</value>
<report_link name="Report">
<data>C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\sgdma0_ipgen_sgdmac_core_Z281_layer0\sgdma0_ipgen_sgdmac_core_Z281_layer0.srr</data>
</report_link>
</data>
<data>Remapped</data>
<data>User request</data>
<data>0h:00m:39s</data>
<data>0h:00m:39s</data>
</row>
<row>
<data>
<value>axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0</value>
<report_link name="Report">
<data>C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0\axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:03m:06s</data>
<data>0h:03m:03s</data>
</row>
<row>
<data>
<value>axi4_interconnect1_ipgen_lscc_sync_axi_interconnect_Z116_layer0</value>
<report_link name="Report">
<data>C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\axi4_interconnect1_ipgen_lscc_sync_axi_interconnect_Z116_layer0\axi4_interconnect1_ipgen_lscc_sync_axi_interconnect_Z116_layer0.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:01m:16s</data>
<data>0h:01m:15s</data>
</row>
</report_table>
