ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_TIM_Base_MspInit
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	HAL_TIM_Base_MspInit:
  25              	.LVL0:
  26              	.LFB41:
  27              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM2 init function */
  30:Core/Src/tim.c **** void MX_TIM2_Init(void)
  31:Core/Src/tim.c **** {
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s 			page 2


  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  44:Core/Src/tim.c ****   htim2.Instance = TIM2;
  45:Core/Src/tim.c ****   htim2.Init.Prescaler = 3;
  46:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  47:Core/Src/tim.c ****   htim2.Init.Period = 39999;
  48:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  49:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****     Error_Handler();
  76:Core/Src/tim.c ****   }
  77:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  78:Core/Src/tim.c ****   {
  79:Core/Src/tim.c ****     Error_Handler();
  80:Core/Src/tim.c ****   }
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  84:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c **** }
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s 			page 3


  89:Core/Src/tim.c **** {
  28              		.loc 1 89 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
  33              		.loc 1 91 3 view .LVU1
  34              		.loc 1 91 20 is_stmt 0 view .LVU2
  35 0000 0268     		ldr	r2, [r0]
  36              		.loc 1 91 5 view .LVU3
  37 0002 8023     		movs	r3, #128
  38 0004 DB05     		lsls	r3, r3, #23
  39 0006 9A42     		cmp	r2, r3
  40 0008 00D0     		beq	.L3
  41              	.L1:
  92:Core/Src/tim.c ****   {
  93:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
  96:Core/Src/tim.c ****     /* TIM2 clock enable */
  97:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
  98:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 101:Core/Src/tim.c ****   }
 102:Core/Src/tim.c **** }
  42              		.loc 1 102 1 view .LVU4
  43              		@ sp needed
  44 000a 7047     		bx	lr
  45              	.L3:
  97:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  46              		.loc 1 97 5 is_stmt 1 view .LVU5
  47 000c 024A     		ldr	r2, .L4
  48 000e 936B     		ldr	r3, [r2, #56]
  49 0010 0121     		movs	r1, #1
  50 0012 0B43     		orrs	r3, r1
  51 0014 9363     		str	r3, [r2, #56]
  52              		.loc 1 102 1 is_stmt 0 view .LVU6
  53 0016 F8E7     		b	.L1
  54              	.L5:
  55              		.align	2
  56              	.L4:
  57 0018 00100240 		.word	1073876992
  58              		.cfi_endproc
  59              	.LFE41:
  61              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  62              		.align	1
  63              		.global	HAL_TIM_MspPostInit
  64              		.syntax unified
  65              		.code	16
  66              		.thumb_func
  68              	HAL_TIM_MspPostInit:
  69              	.LVL1:
  70              	.LFB42:
 103:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s 			page 4


 104:Core/Src/tim.c **** {
  71              		.loc 1 104 1 is_stmt 1 view -0
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 24
  74              		@ frame_needed = 0, uses_anonymous_args = 0
  75              		.loc 1 104 1 is_stmt 0 view .LVU8
  76 0000 10B5     		push	{r4, lr}
  77              	.LCFI0:
  78              		.cfi_def_cfa_offset 8
  79              		.cfi_offset 4, -8
  80              		.cfi_offset 14, -4
  81 0002 86B0     		sub	sp, sp, #24
  82              	.LCFI1:
  83              		.cfi_def_cfa_offset 32
  84 0004 0400     		movs	r4, r0
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  85              		.loc 1 106 3 is_stmt 1 view .LVU9
  86              		.loc 1 106 20 is_stmt 0 view .LVU10
  87 0006 1422     		movs	r2, #20
  88 0008 0021     		movs	r1, #0
  89 000a 01A8     		add	r0, sp, #4
  90              	.LVL2:
  91              		.loc 1 106 20 view .LVU11
  92 000c FFF7FEFF 		bl	memset
  93              	.LVL3:
 107:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
  94              		.loc 1 107 3 is_stmt 1 view .LVU12
  95              		.loc 1 107 15 is_stmt 0 view .LVU13
  96 0010 2268     		ldr	r2, [r4]
  97              		.loc 1 107 5 view .LVU14
  98 0012 8023     		movs	r3, #128
  99 0014 DB05     		lsls	r3, r3, #23
 100 0016 9A42     		cmp	r2, r3
 101 0018 01D0     		beq	.L8
 102              	.L6:
 108:Core/Src/tim.c ****   {
 109:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 114:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 115:Core/Src/tim.c ****     PA0-CK_IN     ------> TIM2_CH1
 116:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 117:Core/Src/tim.c ****     */
 118:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 119:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 120:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 121:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 122:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 123:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 128:Core/Src/tim.c ****   }
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s 			page 5


 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c **** }
 103              		.loc 1 130 1 view .LVU15
 104 001a 06B0     		add	sp, sp, #24
 105              		@ sp needed
 106              	.LVL4:
 107              		.loc 1 130 1 view .LVU16
 108 001c 10BD     		pop	{r4, pc}
 109              	.LVL5:
 110              	.L8:
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 111              		.loc 1 113 5 is_stmt 1 view .LVU17
 112              	.LBB2:
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 113              		.loc 1 113 5 view .LVU18
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 114              		.loc 1 113 5 view .LVU19
 115 001e 0A4A     		ldr	r2, .L9
 116 0020 D16A     		ldr	r1, [r2, #44]
 117 0022 0123     		movs	r3, #1
 118 0024 1943     		orrs	r1, r3
 119 0026 D162     		str	r1, [r2, #44]
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 120              		.loc 1 113 5 view .LVU20
 121 0028 D26A     		ldr	r2, [r2, #44]
 122 002a 1340     		ands	r3, r2
 123 002c 0093     		str	r3, [sp]
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 124              		.loc 1 113 5 view .LVU21
 125 002e 009B     		ldr	r3, [sp]
 126              	.LBE2:
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 127              		.loc 1 113 5 view .LVU22
 118:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 128              		.loc 1 118 5 view .LVU23
 118:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 129              		.loc 1 118 25 is_stmt 0 view .LVU24
 130 0030 0323     		movs	r3, #3
 131 0032 0193     		str	r3, [sp, #4]
 119:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 132              		.loc 1 119 5 is_stmt 1 view .LVU25
 119:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 133              		.loc 1 119 26 is_stmt 0 view .LVU26
 134 0034 013B     		subs	r3, r3, #1
 135 0036 0293     		str	r3, [sp, #8]
 120:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 136              		.loc 1 120 5 is_stmt 1 view .LVU27
 121:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 137              		.loc 1 121 5 view .LVU28
 122:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 138              		.loc 1 122 5 view .LVU29
 122:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 139              		.loc 1 122 31 is_stmt 0 view .LVU30
 140 0038 0593     		str	r3, [sp, #20]
 123:Core/Src/tim.c **** 
 141              		.loc 1 123 5 is_stmt 1 view .LVU31
 142 003a A020     		movs	r0, #160
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s 			page 6


 143 003c 01A9     		add	r1, sp, #4
 144 003e C005     		lsls	r0, r0, #23
 145 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 146              	.LVL6:
 147              		.loc 1 130 1 is_stmt 0 view .LVU32
 148 0044 E9E7     		b	.L6
 149              	.L10:
 150 0046 C046     		.align	2
 151              	.L9:
 152 0048 00100240 		.word	1073876992
 153              		.cfi_endproc
 154              	.LFE42:
 156              		.section	.text.MX_TIM2_Init,"ax",%progbits
 157              		.align	1
 158              		.global	MX_TIM2_Init
 159              		.syntax unified
 160              		.code	16
 161              		.thumb_func
 163              	MX_TIM2_Init:
 164              	.LFB40:
  31:Core/Src/tim.c **** 
 165              		.loc 1 31 1 is_stmt 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 40
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169 0000 00B5     		push	{lr}
 170              	.LCFI2:
 171              		.cfi_def_cfa_offset 4
 172              		.cfi_offset 14, -4
 173 0002 8BB0     		sub	sp, sp, #44
 174              	.LCFI3:
 175              		.cfi_def_cfa_offset 48
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 176              		.loc 1 37 3 view .LVU34
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 177              		.loc 1 37 26 is_stmt 0 view .LVU35
 178 0004 1022     		movs	r2, #16
 179 0006 0021     		movs	r1, #0
 180 0008 06A8     		add	r0, sp, #24
 181 000a FFF7FEFF 		bl	memset
 182              	.LVL7:
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 183              		.loc 1 38 3 is_stmt 1 view .LVU36
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 184              		.loc 1 38 27 is_stmt 0 view .LVU37
 185 000e 0822     		movs	r2, #8
 186 0010 0021     		movs	r1, #0
 187 0012 04A8     		add	r0, sp, #16
 188 0014 FFF7FEFF 		bl	memset
 189              	.LVL8:
  39:Core/Src/tim.c **** 
 190              		.loc 1 39 3 is_stmt 1 view .LVU38
  39:Core/Src/tim.c **** 
 191              		.loc 1 39 22 is_stmt 0 view .LVU39
 192 0018 1022     		movs	r2, #16
 193 001a 0021     		movs	r1, #0
 194 001c 6846     		mov	r0, sp
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s 			page 7


 195 001e FFF7FEFF 		bl	memset
 196              	.LVL9:
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 3;
 197              		.loc 1 44 3 is_stmt 1 view .LVU40
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 3;
 198              		.loc 1 44 18 is_stmt 0 view .LVU41
 199 0022 2948     		ldr	r0, .L24
 200 0024 8023     		movs	r3, #128
 201 0026 DB05     		lsls	r3, r3, #23
 202 0028 0360     		str	r3, [r0]
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 203              		.loc 1 45 3 is_stmt 1 view .LVU42
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 204              		.loc 1 45 24 is_stmt 0 view .LVU43
 205 002a 0323     		movs	r3, #3
 206 002c 4360     		str	r3, [r0, #4]
  46:Core/Src/tim.c ****   htim2.Init.Period = 39999;
 207              		.loc 1 46 3 is_stmt 1 view .LVU44
  46:Core/Src/tim.c ****   htim2.Init.Period = 39999;
 208              		.loc 1 46 26 is_stmt 0 view .LVU45
 209 002e 0023     		movs	r3, #0
 210 0030 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 211              		.loc 1 47 3 is_stmt 1 view .LVU46
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 212              		.loc 1 47 21 is_stmt 0 view .LVU47
 213 0032 264A     		ldr	r2, .L24+4
 214 0034 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 215              		.loc 1 48 3 is_stmt 1 view .LVU48
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 216              		.loc 1 48 28 is_stmt 0 view .LVU49
 217 0036 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 218              		.loc 1 49 3 is_stmt 1 view .LVU50
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 219              		.loc 1 49 32 is_stmt 0 view .LVU51
 220 0038 8033     		adds	r3, r3, #128
 221 003a 4361     		str	r3, [r0, #20]
  50:Core/Src/tim.c ****   {
 222              		.loc 1 50 3 is_stmt 1 view .LVU52
  50:Core/Src/tim.c ****   {
 223              		.loc 1 50 7 is_stmt 0 view .LVU53
 224 003c FFF7FEFF 		bl	HAL_TIM_Base_Init
 225              	.LVL10:
  50:Core/Src/tim.c ****   {
 226              		.loc 1 50 6 view .LVU54
 227 0040 0028     		cmp	r0, #0
 228 0042 2FD1     		bne	.L18
 229              	.L12:
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 230              		.loc 1 54 3 is_stmt 1 view .LVU55
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 231              		.loc 1 54 34 is_stmt 0 view .LVU56
 232 0044 8023     		movs	r3, #128
 233 0046 5B01     		lsls	r3, r3, #5
 234 0048 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s 			page 8


  55:Core/Src/tim.c ****   {
 235              		.loc 1 55 3 is_stmt 1 view .LVU57
  55:Core/Src/tim.c ****   {
 236              		.loc 1 55 7 is_stmt 0 view .LVU58
 237 004a 06A9     		add	r1, sp, #24
 238 004c 1E48     		ldr	r0, .L24
 239 004e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 240              	.LVL11:
  55:Core/Src/tim.c ****   {
 241              		.loc 1 55 6 view .LVU59
 242 0052 0028     		cmp	r0, #0
 243 0054 29D1     		bne	.L19
 244              	.L13:
  59:Core/Src/tim.c ****   {
 245              		.loc 1 59 3 is_stmt 1 view .LVU60
  59:Core/Src/tim.c ****   {
 246              		.loc 1 59 7 is_stmt 0 view .LVU61
 247 0056 1C48     		ldr	r0, .L24
 248 0058 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 249              	.LVL12:
  59:Core/Src/tim.c ****   {
 250              		.loc 1 59 6 view .LVU62
 251 005c 0028     		cmp	r0, #0
 252 005e 27D1     		bne	.L20
 253              	.L14:
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 254              		.loc 1 63 3 is_stmt 1 view .LVU63
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 255              		.loc 1 63 37 is_stmt 0 view .LVU64
 256 0060 0023     		movs	r3, #0
 257 0062 0493     		str	r3, [sp, #16]
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 258              		.loc 1 64 3 is_stmt 1 view .LVU65
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 259              		.loc 1 64 33 is_stmt 0 view .LVU66
 260 0064 0593     		str	r3, [sp, #20]
  65:Core/Src/tim.c ****   {
 261              		.loc 1 65 3 is_stmt 1 view .LVU67
  65:Core/Src/tim.c ****   {
 262              		.loc 1 65 7 is_stmt 0 view .LVU68
 263 0066 04A9     		add	r1, sp, #16
 264 0068 1748     		ldr	r0, .L24
 265 006a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 266              	.LVL13:
  65:Core/Src/tim.c ****   {
 267              		.loc 1 65 6 view .LVU69
 268 006e 0028     		cmp	r0, #0
 269 0070 21D1     		bne	.L21
 270              	.L15:
  69:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 271              		.loc 1 69 3 is_stmt 1 view .LVU70
  69:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 272              		.loc 1 69 20 is_stmt 0 view .LVU71
 273 0072 6023     		movs	r3, #96
 274 0074 0093     		str	r3, [sp]
  70:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 275              		.loc 1 70 3 is_stmt 1 view .LVU72
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s 			page 9


  70:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 276              		.loc 1 70 19 is_stmt 0 view .LVU73
 277 0076 0023     		movs	r3, #0
 278 0078 0193     		str	r3, [sp, #4]
  71:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 279              		.loc 1 71 3 is_stmt 1 view .LVU74
  71:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 280              		.loc 1 71 24 is_stmt 0 view .LVU75
 281 007a 0293     		str	r3, [sp, #8]
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 282              		.loc 1 72 3 is_stmt 1 view .LVU76
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 283              		.loc 1 72 24 is_stmt 0 view .LVU77
 284 007c 0393     		str	r3, [sp, #12]
  73:Core/Src/tim.c ****   {
 285              		.loc 1 73 3 is_stmt 1 view .LVU78
  73:Core/Src/tim.c ****   {
 286              		.loc 1 73 7 is_stmt 0 view .LVU79
 287 007e 0022     		movs	r2, #0
 288 0080 6946     		mov	r1, sp
 289 0082 1148     		ldr	r0, .L24
 290 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 291              	.LVL14:
  73:Core/Src/tim.c ****   {
 292              		.loc 1 73 6 view .LVU80
 293 0088 0028     		cmp	r0, #0
 294 008a 17D1     		bne	.L22
 295              	.L16:
  77:Core/Src/tim.c ****   {
 296              		.loc 1 77 3 is_stmt 1 view .LVU81
  77:Core/Src/tim.c ****   {
 297              		.loc 1 77 7 is_stmt 0 view .LVU82
 298 008c 0422     		movs	r2, #4
 299 008e 6946     		mov	r1, sp
 300 0090 0D48     		ldr	r0, .L24
 301 0092 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 302              	.LVL15:
  77:Core/Src/tim.c ****   {
 303              		.loc 1 77 6 view .LVU83
 304 0096 0028     		cmp	r0, #0
 305 0098 13D1     		bne	.L23
 306              	.L17:
  84:Core/Src/tim.c **** 
 307              		.loc 1 84 3 is_stmt 1 view .LVU84
 308 009a 0B48     		ldr	r0, .L24
 309 009c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 310              	.LVL16:
  86:Core/Src/tim.c **** 
 311              		.loc 1 86 1 is_stmt 0 view .LVU85
 312 00a0 0BB0     		add	sp, sp, #44
 313              		@ sp needed
 314 00a2 00BD     		pop	{pc}
 315              	.L18:
  52:Core/Src/tim.c ****   }
 316              		.loc 1 52 5 is_stmt 1 view .LVU86
 317 00a4 FFF7FEFF 		bl	Error_Handler
 318              	.LVL17:
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s 			page 10


 319 00a8 CCE7     		b	.L12
 320              	.L19:
  57:Core/Src/tim.c ****   }
 321              		.loc 1 57 5 view .LVU87
 322 00aa FFF7FEFF 		bl	Error_Handler
 323              	.LVL18:
 324 00ae D2E7     		b	.L13
 325              	.L20:
  61:Core/Src/tim.c ****   }
 326              		.loc 1 61 5 view .LVU88
 327 00b0 FFF7FEFF 		bl	Error_Handler
 328              	.LVL19:
 329 00b4 D4E7     		b	.L14
 330              	.L21:
  67:Core/Src/tim.c ****   }
 331              		.loc 1 67 5 view .LVU89
 332 00b6 FFF7FEFF 		bl	Error_Handler
 333              	.LVL20:
 334 00ba DAE7     		b	.L15
 335              	.L22:
  75:Core/Src/tim.c ****   }
 336              		.loc 1 75 5 view .LVU90
 337 00bc FFF7FEFF 		bl	Error_Handler
 338              	.LVL21:
 339 00c0 E4E7     		b	.L16
 340              	.L23:
  79:Core/Src/tim.c ****   }
 341              		.loc 1 79 5 view .LVU91
 342 00c2 FFF7FEFF 		bl	Error_Handler
 343              	.LVL22:
 344 00c6 E8E7     		b	.L17
 345              	.L25:
 346              		.align	2
 347              	.L24:
 348 00c8 00000000 		.word	.LANCHOR0
 349 00cc 3F9C0000 		.word	39999
 350              		.cfi_endproc
 351              	.LFE40:
 353              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 354              		.align	1
 355              		.global	HAL_TIM_Base_MspDeInit
 356              		.syntax unified
 357              		.code	16
 358              		.thumb_func
 360              	HAL_TIM_Base_MspDeInit:
 361              	.LVL23:
 362              	.LFB43:
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 133:Core/Src/tim.c **** {
 363              		.loc 1 133 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367              		@ link register save eliminated.
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s 			page 11


 368              		.loc 1 135 3 view .LVU93
 369              		.loc 1 135 20 is_stmt 0 view .LVU94
 370 0000 0268     		ldr	r2, [r0]
 371              		.loc 1 135 5 view .LVU95
 372 0002 8023     		movs	r3, #128
 373 0004 DB05     		lsls	r3, r3, #23
 374 0006 9A42     		cmp	r2, r3
 375 0008 00D0     		beq	.L28
 376              	.L26:
 136:Core/Src/tim.c ****   {
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 140:Core/Src/tim.c ****     /* Peripheral clock disable */
 141:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 142:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 145:Core/Src/tim.c ****   }
 146:Core/Src/tim.c **** }
 377              		.loc 1 146 1 view .LVU96
 378              		@ sp needed
 379 000a 7047     		bx	lr
 380              	.L28:
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 381              		.loc 1 141 5 is_stmt 1 view .LVU97
 382 000c 024A     		ldr	r2, .L29
 383 000e 936B     		ldr	r3, [r2, #56]
 384 0010 0121     		movs	r1, #1
 385 0012 8B43     		bics	r3, r1
 386 0014 9363     		str	r3, [r2, #56]
 387              		.loc 1 146 1 is_stmt 0 view .LVU98
 388 0016 F8E7     		b	.L26
 389              	.L30:
 390              		.align	2
 391              	.L29:
 392 0018 00100240 		.word	1073876992
 393              		.cfi_endproc
 394              	.LFE43:
 396              		.global	htim2
 397              		.section	.bss.htim2,"aw",%nobits
 398              		.align	2
 399              		.set	.LANCHOR0,. + 0
 402              	htim2:
 403 0000 00000000 		.space	64
 403      00000000 
 403      00000000 
 403      00000000 
 403      00000000 
 404              		.text
 405              	.Letext0:
 406              		.file 2 "c:\\users\\flynn\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 407              		.file 3 "c:\\users\\flynn\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 408              		.file 4 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l031xx.h"
 409              		.file 5 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 410              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h"
 411              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s 			page 12


 412              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim.h"
 413              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim_ex.h"
 414              		.file 10 "Core/Inc/main.h"
 415              		.file 11 "Core/Inc/tim.h"
 416              		.file 12 "<built-in>"
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s:18     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s:24     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s:57     .text.HAL_TIM_Base_MspInit:0000000000000018 $d
C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s:62     .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s:68     .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s:152    .text.HAL_TIM_MspPostInit:0000000000000048 $d
C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s:157    .text.MX_TIM2_Init:0000000000000000 $t
C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s:163    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s:348    .text.MX_TIM2_Init:00000000000000c8 $d
C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s:354    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s:360    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s:392    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s:402    .bss.htim2:0000000000000000 htim2
C:\Users\flynn\AppData\Local\Temp\ccg0AIlz.s:398    .bss.htim2:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
