[
	{
		"original_line": "       sw_state = 1;", 
		"bug_line": "       sw_state = 1",
		"error_description": "Missing semicolon at the end of the assignment statement causes a syntax error as the next token '@' is unexpected and violates VerilogA statement termination rules."
	},
	{
		"original_line": "module sw(vp, vn, vctrlp, vctrln);", 
		"bug_line": "moduel sw(vp, vn, vctrlp, vctrln);",
		"error_description": "Misspelled 'module' keyword as 'moduel', causing invalid token syntax error"
	},
	{
		"original_line": "@ (cross(V(vctrlp, vctrln) - vth, 1, 1.0, vctrlp.potential.abstol) )", 
		"bug_line": "@ (cross(V(vctrlp, vctrln) - vth, 1, 1.0 vctrlp.potential.abstol) )",
		"error_description": "Missing comma between 3rd and 4th arguments in cross function call"
	},
	{
		"original_line": "module sw(vp, vn, vctrlp, vctrln);", 
		"bug_line": "module sw(vp, vn, vctrlp, vctrln;",
		"error_description": "Missing closing parenthesis ')' in module port list declaration. The unclosed parentheses cause a syntax error as the port list remains incomplete."
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analg begin",
		"error_description": "Misspelled keyword 'analog' as 'analg', causing unrecognized block declaration"
	},
	{
		"original_line": "       sw_state = 0;", 
		"bug_line": "       sw_state = 0",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "parameter real vth = 2;", 
		"bug_line": "parameter real vth = 2",
		"error_description": "Missing semicolon at the end of the parameter declaration statement, causing a syntax error as VerilogA requires statements to be properly terminated."
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begin begin",
		"error_description": "Duplicate 'begin' keyword creates invalid nested block structure without proper statement separation, causing syntax error"
	},
	{
		"original_line": "       sw_state = 0;", 
		"bug_line": "       sw_state = 0",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "electrical vp, vn, vctrlp, vctrln;", 
		"bug_line": "electrical vp, vn, vctrlp vctrln;",
		"error_description": "Missing comma between 'vctrlp' and 'vctrln' in the port list, causing a syntax error where the compiler expects either a comma separator or semicolon after identifiers in a declaration list."
	},
	{
		"original_line": "parameter real vth = 2;", 
		"bug_line": "parameter real vth = 2",
		"error_description": "Missing semicolon at the end of the parameter declaration statement"
	},
	{
		"original_line": "       else begin", 
		"bug_line": "       else begine",
		"error_description": "Misspelled keyword 'begin' as 'begine' which is not a valid Verilog-A keyword"
	},
	{
		"original_line": "parameter real vth = 2;", 
		"bug_line": "parameter real vth = 2",
		"error_description": "Missing semicolon at the end of the parameter declaration statement"
	},
	{
		"original_line": "      sw_state = (V(vctrlp,vctrln) > vth) ? 1: 0;", 
		"bug_line": "      sw_state = (V(vctrlp,vctrln) > vth) ? 1 0;",
		"error_description": "Missing colon in ternary operator between 1 and 0, causing invalid syntax for conditional expression"
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begn",
		"error_description": "Misspelled 'begin' keyword as 'begn', causing undefined identifier syntax error"
	},
	{
		"original_line": "module sw(vp, vn, vctrlp, vctrln);", 
		"bug_line": "module sw(vp, vn, vctrlp, vctrln;",
		"error_description": "Unbalanced parentheses: missing closing parenthesis for port list declaration before semicolon."
	},
	{
		"original_line": "       sw_state = 1;", 
		"bug_line": "       sw_state = 1:",
		"error_description": "Replaced terminating semicolon with colon, causing invalid statement termination"
	},
	{
		"original_line": "       sw_state = 1;", 
		"bug_line": "       sw_state = 1",
		"error_description": "Missing semicolon at statement termination. Verilog-A requires semicolons to end statements, and its absence will cause a parsing error when the compiler processes subsequent lines."
	},
	{
		"original_line": "   integer sw_state;", 
		"bug_line": "   integer sw-state;",
		"error_description": "Hyphen in variable name 'sw-state' is invalid syntax. Verilog identifiers cannot contain hyphens (-)."
	},
	{
		"original_line": "       sw_state = 1;", 
		"bug_line": "       sw_state = 1",
		"error_description": "Missing semicolon at the end of the assignment statement"
	}
]