/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervmg1sw1
+ date
Sat Nov 22 04:59:38 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1763787578
+ CACTUS_STARTTIME=1763787578
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Nov 22 2025 (04:52:12)
Run date:          Nov 22 2025 (04:59:39+0000)
Run host:          runnervmg1sw1.dkzskdve0ppefo4zo0uohm45kb.bx.internal.cloudapp.net (pid=131669)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervmg1sw1
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379472KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=8717dd9f-3332-0941-99bb-a3c262bdd611, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervmg1sw1, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379472KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00134548 sec
      iterations=10000000... time=0.01246 sec
      iterations=100000000... time=0.124465 sec
      iterations=900000000... time=1.12018 sec
      iterations=900000000... time=0.840176 sec
      result: 6.4285 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198275 sec
      iterations=10000000... time=0.0198399 sec
      iterations=100000000... time=0.198317 sec
      iterations=600000000... time=1.19009 sec
      result: 16.1332 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00158394 sec
      iterations=10000000... time=0.015532 sec
      iterations=100000000... time=0.1555 sec
      iterations=700000000... time=1.08825 sec
      result: 10.2917 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000132829 sec
      iterations=10000... time=0.00124035 sec
      iterations=100000... time=0.0124222 sec
      iterations=1000000... time=0.124347 sec
      iterations=9000000... time=1.11891 sec
      result: 1.24323 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000495648 sec
      iterations=10000... time=0.0045525 sec
      iterations=100000... time=0.0450859 sec
      iterations=1000000... time=0.45149 sec
      iterations=2000000... time=0.904558 sec
      iterations=4000000... time=1.80755 sec
      result: 4.51887 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.91e-07 sec
      iterations=10... time=3.016e-06 sec
      iterations=100... time=2.8784e-05 sec
      iterations=1000... time=0.000286696 sec
      iterations=10000... time=0.00259943 sec
      iterations=100000... time=0.0243437 sec
      iterations=1000000... time=0.243477 sec
      iterations=5000000... time=1.21676 sec
      result: 100.989 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.053e-06 sec
      iterations=10... time=5.1376e-05 sec
      iterations=100... time=0.000515416 sec
      iterations=1000... time=0.00503759 sec
      iterations=10000... time=0.0490471 sec
      iterations=100000... time=0.497275 sec
      iterations=200000... time=0.990275 sec
      iterations=400000... time=1.98153 sec
      result: 79.3764 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.534e-06 sec
      iterations=10000... time=2.4766e-05 sec
      iterations=100000... time=0.000246742 sec
      iterations=1000000... time=0.0024889 sec
      iterations=10000000... time=0.0248708 sec
      iterations=100000000... time=0.248679 sec
      iterations=400000000... time=0.995777 sec
      iterations=800000000... time=1.99129 sec
      result: 0.311139 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.1752e-05 sec
      iterations=10000... time=9.2063e-05 sec
      iterations=100000... time=0.00101057 sec
      iterations=1000000... time=0.0099201 sec
      iterations=10000000... time=0.0997887 sec
      iterations=100000000... time=1.00182 sec
      result: 1.25228 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.01e-07 sec
      iterations=10... time=2.815e-06 sec
      iterations=100... time=2.7612e-05 sec
      iterations=1000... time=0.000275957 sec
      iterations=10000... time=0.00278205 sec
      iterations=100000... time=0.0279093 sec
      iterations=1000000... time=0.278102 sec
      iterations=4000000... time=1.11328 sec
      result: 88.3014 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=9.257e-06 sec
      iterations=10... time=5.5795e-05 sec
      iterations=100... time=0.00054495 sec
      iterations=1000... time=0.00474456 sec
      iterations=10000... time=0.046222 sec
      iterations=100000... time=0.459654 sec
      iterations=200000... time=0.921045 sec
      iterations=400000... time=1.84116 sec
      result: 85.428 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.3003e-05 sec
      iterations=10... time=0.00032063 sec
      iterations=100... time=0.00313146 sec
      iterations=1000... time=0.0317141 sec
      iterations=10000... time=0.343374 sec
      iterations=30000... time=1.05065 sec
      result: 0.0493407 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000182953 sec
      iterations=10... time=0.00158212 sec
      iterations=100... time=0.0164545 sec
      iterations=1000... time=0.180657 sec
      iterations=6000... time=1.06327 sec
      result: 0.137626 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00437719 sec
      iterations=10... time=0.0460385 sec
      iterations=100... time=0.449436 sec
      iterations=200... time=0.915808 sec
      iterations=400... time=1.79279 sec
      result: 0.348262 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00134884 sec
      iterations=10000000... time=0.0125055 sec
      iterations=100000000... time=0.124523 sec
      iterations=900000000... time=1.12107 sec
      iterations=900000000... time=0.840104 sec
      result: 6.4065 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198243 sec
      iterations=10000000... time=0.0198357 sec
      iterations=100000000... time=0.19844 sec
      iterations=600000000... time=1.19045 sec
      result: 16.1284 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00162815 sec
      iterations=10000000... time=0.0155839 sec
      iterations=100000000... time=0.155604 sec
      iterations=700000000... time=1.09108 sec
      result: 10.2651 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124783 sec
      iterations=10000... time=0.00124519 sec
      iterations=100000... time=0.0124371 sec
      iterations=1000000... time=0.124385 sec
      iterations=9000000... time=1.11904 sec
      result: 1.24338 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000428988 sec
      iterations=10000... time=0.00392402 sec
      iterations=100000... time=0.0391829 sec
      iterations=1000000... time=0.387139 sec
      iterations=3000000... time=1.16182 sec
      result: 3.87274 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.515e-07 sec
      iterations=10... time=3.8925e-06 sec
      iterations=100... time=4.0696e-05 sec
      iterations=1000... time=0.000389319 sec
      iterations=10000... time=0.00272355 sec
      iterations=100000... time=0.0243499 sec
      iterations=1000000... time=0.243768 sec
      iterations=5000000... time=1.21863 sec
      result: 100.835 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.6015e-06 sec
      iterations=10... time=5.9747e-05 sec
      iterations=100... time=0.000530107 sec
      iterations=1000... time=0.00498501 sec
      iterations=10000... time=0.0503631 sec
      iterations=100000... time=0.488861 sec
      iterations=200000... time=0.9755 sec
      iterations=400000... time=1.96883 sec
      result: 79.8884 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.171e-06 sec
      iterations=10000... time=3.37535e-05 sec
      iterations=100000... time=0.000284863 sec
      iterations=1000000... time=0.0026889 sec
      iterations=10000000... time=0.0271595 sec
      iterations=100000000... time=0.24894 sec
      iterations=400000000... time=0.996216 sec
      iterations=800000000... time=1.99144 sec
      result: 0.311162 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.48925e-05 sec
      iterations=10000... time=9.5013e-05 sec
      iterations=100000... time=0.000904198 sec
      iterations=1000000... time=0.00910079 sec
      iterations=10000000... time=0.0932387 sec
      iterations=100000000... time=0.924052 sec
      iterations=200000000... time=1.85304 sec
      result: 1.15815 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.26e-07 sec
      iterations=10... time=3.642e-06 sec
      iterations=100... time=3.45545e-05 sec
      iterations=1000... time=0.00030708 sec
      iterations=10000... time=0.00271761 sec
      iterations=100000... time=0.0269955 sec
      iterations=1000000... time=0.270226 sec
      iterations=4000000... time=1.08131 sec
      result: 90.9123 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.16565e-05 sec
      iterations=10... time=7.80005e-05 sec
      iterations=100... time=0.000687427 sec
      iterations=1000... time=0.00501014 sec
      iterations=10000... time=0.047567 sec
      iterations=100000... time=0.458262 sec
      iterations=200000... time=0.913501 sec
      iterations=400000... time=1.83351 sec
      result: 85.7842 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.8005e-06 sec
      iterations=10... time=9.68515e-05 sec
      iterations=100... time=0.000937726 sec
      iterations=1000... time=0.00956513 sec
      iterations=10000... time=0.0939955 sec
      iterations=100000... time=0.932687 sec
      iterations=200000... time=1.82643 sec
      result: 0.189221 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.251e-05 sec
      iterations=10... time=0.000447087 sec
      iterations=100... time=0.00447874 sec
      iterations=1000... time=0.0462164 sec
      iterations=10000... time=0.454983 sec
      iterations=20000... time=0.902938 sec
      iterations=40000... time=1.75947 sec
      result: 0.554463 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000880503 sec
      iterations=10... time=0.0116989 sec
      iterations=100... time=0.126559 sec
      iterations=900... time=1.10045 sec
      result: 1.27657 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Nov 22 05:00:47 UTC 2025
+ echo Done.
Done.
  Elapsed time: 68.5 s
