Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb 22 14:01:57 2019
| Host         : DESKTOP-P1VCJHC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/Decim_data_valid_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_2_i/comblock_0/U0/axif_fifo_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_2_i/comblock_0/U0/axil_regs_inst/slv_reg24_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 218 pins that are not constrained for maximum delay. (HIGH)

 There are 12 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 8 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.584    -1591.208                   2479                26804        0.053        0.000                      0                26752       -0.155       -0.155                       1                 10295  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk_fpga_0                                               {0.000 10.000}       20.000          50.000          
clk_fpga_1                                               {0.000 5.000}        10.000          100.000         
clk_to_adc_DS_N[0]                                       {0.000 1.000}        2.000           500.000         
clk_to_adc_DS_P[0]                                       {0.000 1.000}        2.000           500.000         
design_2_i/ADC_Controller/clk_wiz_0/inst/clk_in1         {0.000 5.000}        10.000          100.000         
  clk_out1_design_2_clk_wiz_0_0                          {0.000 1.000}        2.000           500.000         
  clkfbout_design_2_clk_wiz_0_0                          {0.000 5.000}        10.000          100.000         
design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]  {0.000 5.000}        10.000          100.000         
design_2_i/ADC_Controller/util_ds_buf_3/U0/IBUF_OUT[0]   {0.000 5.000}        10.000          100.000         
design_2_i/util_ds_buf_0/U0/IBUF_OUT[0]                  {0.000 2.000}        4.000           250.000         
design_2_i/util_ds_buf_1/U0/BUFG_O[0]                    {0.000 2.000}        4.000           250.000         
sys_clock                                                {0.000 5.000}        10.000          100.000         
  clk_out1_design_2_clk_wiz_0_1                          {0.000 5.000}        10.000          100.000         
  clk_out2_design_2_clk_wiz_0_1                          {0.000 5.000}        10.000          100.000         
  clkfbout_design_2_clk_wiz_0_1                          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                              5.527        0.000                      0                15358        0.055        0.000                      0                15358        8.750        0.000                       0                  6585  
design_2_i/ADC_Controller/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_2_clk_wiz_0_0                                                                                                                                                                    -0.155       -0.155                       1                     2  
  clkfbout_design_2_clk_wiz_0_0                                                                                                                                                                     7.845        0.000                       0                     3  
design_2_i/util_ds_buf_0/U0/IBUF_OUT[0]                                                                                                                                                             1.845        0.000                       0                     1  
design_2_i/util_ds_buf_1/U0/BUFG_O[0]                  -5.584    -1484.178                   2321                11064        0.053        0.000                      0                11064        0.750        0.000                       0                  3693  
sys_clock                                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_design_2_clk_wiz_0_1                         8.829        0.000                      0                    2        0.171        0.000                      0                    2        4.500        0.000                       0                     4  
  clk_out2_design_2_clk_wiz_0_1                                                                                                                                                                     7.845        0.000                       0                     2  
  clkfbout_design_2_clk_wiz_0_1                                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
design_2_i/ADC_Controller/util_ds_buf_3/U0/IBUF_OUT[0]   clk_fpga_0                                                     1.525        0.000                      0                    1        0.981        0.000                      0                    1  
design_2_i/util_ds_buf_1/U0/BUFG_O[0]                    clk_fpga_0                                                     0.006        0.000                      0                   84        0.104        0.000                      0                   58  
clk_fpga_0                                               design_2_i/util_ds_buf_1/U0/BUFG_O[0]                         -3.099     -142.857                    189                  364        0.124        0.000                      0                  338  
design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                         -1.515      -16.633                     41                   41        0.059        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             ----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                      design_2_i/util_ds_buf_1/U0/BUFG_O[0]  design_2_i/util_ds_buf_1/U0/BUFG_O[0]       -0.493       -4.360                     22                  263        0.647        0.000                      0                  263  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.385ns  (logic 0.580ns (4.333%)  route 12.805ns (95.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.844     3.138    design_2_i/Processing_System/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          2.953     6.547    design_2_i/comblock_0/U0/axil_regs_aresetn
    SLICE_X80Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.671 r  design_2_i/comblock_0/U0/slv_reg16[31]_i_1/O
                         net (fo=638, routed)         9.852    16.523    design_2_i/comblock_0/U0/axil_regs_inst/p_0_in
    SLICE_X49Y62         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.473    22.652    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X49Y62         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21_reg[0]/C
                         clock pessimism              0.129    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X49Y62         FDRE (Setup_fdre_C_R)       -0.429    22.050    design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21_reg[0]
  -------------------------------------------------------------------
                         required time                         22.050    
                         arrival time                         -16.523    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/slv_reg18_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.055ns  (logic 0.580ns (4.443%)  route 12.475ns (95.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 22.710 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.844     3.138    design_2_i/Processing_System/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          2.953     6.547    design_2_i/comblock_0/U0/axil_regs_aresetn
    SLICE_X80Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.671 r  design_2_i/comblock_0/U0/slv_reg16[31]_i_1/O
                         net (fo=638, routed)         9.522    16.193    design_2_i/comblock_0/U0/axil_regs_inst/p_0_in
    SLICE_X54Y64         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg18_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.531    22.710    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X54Y64         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg18_reg[0]/C
                         clock pessimism              0.129    22.839    
                         clock uncertainty           -0.302    22.537    
    SLICE_X54Y64         FDRE (Setup_fdre_C_R)       -0.524    22.013    design_2_i/comblock_0/U0/axil_regs_inst/slv_reg18_reg[0]
  -------------------------------------------------------------------
                         required time                         22.013    
                         arrival time                         -16.193    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/slv_reg18_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.055ns  (logic 0.580ns (4.443%)  route 12.475ns (95.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 22.710 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.844     3.138    design_2_i/Processing_System/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          2.953     6.547    design_2_i/comblock_0/U0/axil_regs_aresetn
    SLICE_X80Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.671 r  design_2_i/comblock_0/U0/slv_reg16[31]_i_1/O
                         net (fo=638, routed)         9.522    16.193    design_2_i/comblock_0/U0/axil_regs_inst/p_0_in
    SLICE_X54Y64         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg18_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.531    22.710    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X54Y64         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg18_reg[1]/C
                         clock pessimism              0.129    22.839    
                         clock uncertainty           -0.302    22.537    
    SLICE_X54Y64         FDRE (Setup_fdre_C_R)       -0.524    22.013    design_2_i/comblock_0/U0/axil_regs_inst/slv_reg18_reg[1]
  -------------------------------------------------------------------
                         required time                         22.013    
                         arrival time                         -16.193    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/slv_reg31_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 0.580ns (4.442%)  route 12.478ns (95.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.844     3.138    design_2_i/Processing_System/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          2.953     6.547    design_2_i/comblock_0/U0/axil_regs_aresetn
    SLICE_X80Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.671 r  design_2_i/comblock_0/U0/slv_reg16[31]_i_1/O
                         net (fo=638, routed)         9.525    16.196    design_2_i/comblock_0/U0/axil_regs_inst/p_0_in
    SLICE_X62Y63         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg31_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.535    22.714    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X62Y63         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg31_reg[8]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X62Y63         FDRE (Setup_fdre_C_R)       -0.524    22.017    design_2_i/comblock_0/U0/axil_regs_inst/slv_reg31_reg[8]
  -------------------------------------------------------------------
                         required time                         22.017    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/slv_reg17_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.055ns  (logic 0.580ns (4.443%)  route 12.475ns (95.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 22.710 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.844     3.138    design_2_i/Processing_System/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          2.953     6.547    design_2_i/comblock_0/U0/axil_regs_aresetn
    SLICE_X80Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.671 r  design_2_i/comblock_0/U0/slv_reg16[31]_i_1/O
                         net (fo=638, routed)         9.522    16.193    design_2_i/comblock_0/U0/axil_regs_inst/p_0_in
    SLICE_X55Y64         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg17_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.531    22.710    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X55Y64         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg17_reg[3]/C
                         clock pessimism              0.129    22.839    
                         clock uncertainty           -0.302    22.537    
    SLICE_X55Y64         FDRE (Setup_fdre_C_R)       -0.429    22.108    design_2_i/comblock_0/U0/axil_regs_inst/slv_reg17_reg[3]
  -------------------------------------------------------------------
                         required time                         22.108    
                         arrival time                         -16.193    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 0.580ns (4.442%)  route 12.478ns (95.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.844     3.138    design_2_i/Processing_System/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          2.953     6.547    design_2_i/comblock_0/U0/axil_regs_aresetn
    SLICE_X80Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.671 r  design_2_i/comblock_0/U0/slv_reg16[31]_i_1/O
                         net (fo=638, routed)         9.525    16.196    design_2_i/comblock_0/U0/axil_regs_inst/p_0_in
    SLICE_X63Y63         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.535    22.714    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X63Y63         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[10]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X63Y63         FDRE (Setup_fdre_C_R)       -0.429    22.112    design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[10]
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 0.580ns (4.442%)  route 12.478ns (95.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.844     3.138    design_2_i/Processing_System/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          2.953     6.547    design_2_i/comblock_0/U0/axil_regs_aresetn
    SLICE_X80Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.671 r  design_2_i/comblock_0/U0/slv_reg16[31]_i_1/O
                         net (fo=638, routed)         9.525    16.196    design_2_i/comblock_0/U0/axil_regs_inst/p_0_in
    SLICE_X63Y63         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.535    22.714    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X63Y63         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[11]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X63Y63         FDRE (Setup_fdre_C_R)       -0.429    22.112    design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[11]
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 0.580ns (4.442%)  route 12.478ns (95.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.844     3.138    design_2_i/Processing_System/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          2.953     6.547    design_2_i/comblock_0/U0/axil_regs_aresetn
    SLICE_X80Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.671 r  design_2_i/comblock_0/U0/slv_reg16[31]_i_1/O
                         net (fo=638, routed)         9.525    16.196    design_2_i/comblock_0/U0/axil_regs_inst/p_0_in
    SLICE_X63Y63         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.535    22.714    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X63Y63         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[13]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X63Y63         FDRE (Setup_fdre_C_R)       -0.429    22.112    design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[13]
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 0.580ns (4.442%)  route 12.478ns (95.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.844     3.138    design_2_i/Processing_System/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          2.953     6.547    design_2_i/comblock_0/U0/axil_regs_aresetn
    SLICE_X80Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.671 r  design_2_i/comblock_0/U0/slv_reg16[31]_i_1/O
                         net (fo=638, routed)         9.525    16.196    design_2_i/comblock_0/U0/axil_regs_inst/p_0_in
    SLICE_X63Y63         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.535    22.714    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X63Y63         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[8]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X63Y63         FDRE (Setup_fdre_C_R)       -0.429    22.112    design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[8]
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 0.580ns (4.442%)  route 12.478ns (95.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.844     3.138    design_2_i/Processing_System/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_2_i/Processing_System/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          2.953     6.547    design_2_i/comblock_0/U0/axil_regs_aresetn
    SLICE_X80Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.671 r  design_2_i/comblock_0/U0/slv_reg16[31]_i_1/O
                         net (fo=638, routed)         9.525    16.196    design_2_i/comblock_0/U0/axil_regs_inst/p_0_in
    SLICE_X63Y63         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.535    22.714    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X63Y63         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[9]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X63Y63         FDRE (Setup_fdre_C_R)       -0.429    22.112    design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28_reg[9]
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  5.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.672%)  route 0.249ns (60.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.554     0.890    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X32Y63         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[39]/Q
                         net (fo=1, routed)           0.249     1.303    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[39]
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.867     1.233    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.248    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.933%)  route 0.268ns (62.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.621     0.957    design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X50Y124        FDRE                                         r  design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.164     1.121 r  design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.268     1.389    design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X46Y121        SRL16E                                       r  design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.898     1.264    design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y121        SRL16E                                       r  design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.039     1.225    
    SLICE_X46Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.333    design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.493%)  route 0.251ns (60.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.554     0.890    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X32Y63         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[49]/Q
                         net (fo=1, routed)           0.251     1.305    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[49]
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.867     1.233    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.296     1.248    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.251%)  route 0.254ns (60.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.554     0.890    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X32Y65         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[61]/Q
                         net (fo=1, routed)           0.254     1.307    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[61]
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.867     1.233    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                      0.296     1.248    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.251%)  route 0.254ns (60.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.554     0.890    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X32Y65         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[63]/Q
                         net (fo=1, routed)           0.254     1.307    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[63]
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.867     1.233    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                      0.296     1.248    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.088%)  route 0.217ns (62.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.638     0.974    design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X47Y106        FDRE                                         r  design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[63]/Q
                         net (fo=1, routed)           0.217     1.319    design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[34]
    SLICE_X50Y104        FDRE                                         r  design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.906     1.272    design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X50Y104        FDRE                                         r  design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y104        FDRE (Hold_fdre_C_D)         0.022     1.255    design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_payload_i_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.189ns (41.153%)  route 0.270ns (58.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.555     0.891    design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X48Y94         FDRE                                         r  design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]/Q
                         net (fo=2, routed)           0.270     1.302    design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_axi_rid[8]
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.048     1.350 r  design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_payload_i[43]_i_1__6/O
                         net (fo=1, routed)           0.000     1.350    design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/skid_buffer[43]
    SLICE_X50Y97         FDRE                                         r  design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_payload_i_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.821     1.187    design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/aclk
    SLICE_X50Y97         FDRE                                         r  design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_payload_i_reg[43]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.131     1.283    design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_payload_i_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.807%)  route 0.302ns (68.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.542     0.878    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X49Y74         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.302     1.321    design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X50Y84         SRLC32E                                      r  design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.814     1.180    design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X50Y84         SRLC32E                                      r  design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.254    design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.783%)  route 0.330ns (61.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.558     0.894    design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X34Y96         FDRE                                         r  design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[2]/Q
                         net (fo=15, routed)          0.330     1.388    design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arid[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.433 r  design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[55]_i_1__0/O
                         net (fo=1, routed)           0.000     1.433    design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[55]_i_1__0_n_0
    SLICE_X36Y100        FDRE                                         r  design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.911     1.277    design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X36Y100        FDRE                                         r  design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.121     1.363    design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.021%)  route 0.241ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.557     0.893    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X34Y59         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[51]/Q
                         net (fo=1, routed)           0.241     1.282    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[51]
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.867     1.233    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.969    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.243     1.212    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y18  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y20  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_24/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y16  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y21  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y23  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_22/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y27  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_31/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y22  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_16/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y22  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_25/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y13  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y15  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_14/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_2_i/ADC_Controller/clk_wiz_0/inst/clk_in1
  To Clock:  design_2_i/ADC_Controller/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_2_i/ADC_Controller/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/ADC_Controller/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_2_i/ADC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_2_i/ADC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_2_i/ADC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_2_i/ADC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_2_i/ADC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_2_i/ADC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { design_2_i/ADC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y0    design_2_i/ADC_Controller/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      MMCME2_ADV_X1Y0  design_2_i/ADC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y0  design_2_i/ADC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_2_clk_wiz_0_0
  To Clock:  clkfbout_design_2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/ADC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_2_i/ADC_Controller/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_2_i/ADC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_2_i/ADC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_2_i/ADC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_2_i/ADC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_2_i/util_ds_buf_0/U0/IBUF_OUT[0]
  To Clock:  design_2_i/util_ds_buf_0/U0/IBUF_OUT[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_2_i/util_ds_buf_0/U0/IBUF_OUT[0]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_2_i/util_ds_buf_0/U0/IBUF_OUT[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y17  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/I



---------------------------------------------------------------------------------------------------
From Clock:  design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  To Clock:  design_2_i/util_ds_buf_1/U0/BUFG_O[0]

Setup :         2321  Failing Endpoints,  Worst Slack       -5.584ns,  Total Violation    -1484.178ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.584ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/i_memory/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 3.306ns (37.575%)  route 5.492ns (62.425%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 5.566 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.694     1.694    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/fifo_clk_i
    SLICE_X58Y76         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518     2.212 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[1][8]/Q
                         net (fo=4, routed)           0.665     2.877    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/grayo[8]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124     3.001 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/i___0_carry__0_i_2/O
                         net (fo=7, routed)           0.218     3.219    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/full_r_reg_0[3]
    SLICE_X58Y76         LUT5 (Prop_lut5_I2_O)        0.124     3.343 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/i___0_carry_i_8/O
                         net (fo=9, routed)           0.689     4.032    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/rd_in_wr_bin[2]
    SLICE_X57Y76         LUT3 (Prop_lut3_I2_O)        0.124     4.156 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.156    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr_n_2
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.736 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/minusOp_inferred__0/i___0_carry/O[2]
                         net (fo=7, routed)           1.049     5.785    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/rd_in_wr_ptr[3]
    SLICE_X56Y77         LUT5 (Prop_lut5_I2_O)        0.302     6.087 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.087    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/i__carry_i_5__1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.488 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.488    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.822 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.863     7.685    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry__0_n_6
    SLICE_X51Y76         LUT5 (Prop_lut5_I3_O)        0.303     7.988 f  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_4/O
                         net (fo=1, routed)           0.856     8.844    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_4_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_1/O
                         net (fo=2, routed)           0.166     9.134    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_1_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I3_O)        0.124     9.258 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_afull_o_INST_0/O
                         net (fo=4, routed)           0.275     9.533    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FIFO_AFULL
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.657 r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FIFO_DATA[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.283     9.941    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FIFO_DATA[0]_INST_0_i_1_n_0
    SLICE_X53Y75         LUT5 (Prop_lut5_I0_O)        0.124    10.065 r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FIFO_DATA[0]_INST_0/O
                         net (fo=1, routed)           0.428    10.492    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/i_memory/fifo_data_i[0]
    RAMB36_X3Y15         RAMB36E1                                     r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/i_memory/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.566     5.566    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/i_memory/fifo_clk_i
    RAMB36_X3Y15         RAMB36E1                                     r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/i_memory/ram_reg_0/CLKARDCLK
                         clock pessimism              0.114     5.680    
                         clock uncertainty           -0.035     5.645    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     4.908    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/i_memory/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                 -5.584    

Slack (VIOLATED) :        -5.182ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 3.306ns (36.068%)  route 5.860ns (63.932%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 5.520 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.694     1.694    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/fifo_clk_i
    SLICE_X58Y76         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518     2.212 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[1][8]/Q
                         net (fo=4, routed)           0.665     2.877    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/grayo[8]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124     3.001 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/i___0_carry__0_i_2/O
                         net (fo=7, routed)           0.218     3.219    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/full_r_reg_0[3]
    SLICE_X58Y76         LUT5 (Prop_lut5_I2_O)        0.124     3.343 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/i___0_carry_i_8/O
                         net (fo=9, routed)           0.689     4.032    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/rd_in_wr_bin[2]
    SLICE_X57Y76         LUT3 (Prop_lut3_I2_O)        0.124     4.156 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.156    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr_n_2
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.736 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/minusOp_inferred__0/i___0_carry/O[2]
                         net (fo=7, routed)           1.049     5.785    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/rd_in_wr_ptr[3]
    SLICE_X56Y77         LUT5 (Prop_lut5_I2_O)        0.302     6.087 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.087    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/i__carry_i_5__1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.488 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.488    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.822 f  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.863     7.685    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry__0_n_6
    SLICE_X51Y76         LUT5 (Prop_lut5_I3_O)        0.303     7.988 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_4/O
                         net (fo=1, routed)           0.856     8.844    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_4_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.968 f  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_1/O
                         net (fo=2, routed)           0.466     9.434    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_1_n_0
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.124     9.558 f  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0/O
                         net (fo=3, routed)           0.313     9.872    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FIFO_FULL
    SLICE_X52Y77         LUT5 (Prop_lut5_I1_O)        0.124     9.996 r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[1]_i_2/O
                         net (fo=1, routed)           0.740    10.736    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[1]_i_2_n_0
    SLICE_X58Y74         LUT5 (Prop_lut5_I1_O)        0.124    10.860 r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[1]_i_1/O
                         net (fo=1, routed)           0.000    10.860    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/nstate[1]
    SLICE_X58Y74         FDCE                                         r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.520     5.520    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/CLK
    SLICE_X58Y74         FDCE                                         r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate_reg[1]/C
                         clock pessimism              0.114     5.634    
                         clock uncertainty           -0.035     5.599    
    SLICE_X58Y74         FDCE (Setup_fdce_C_D)        0.079     5.678    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate_reg[1]
  -------------------------------------------------------------------
                         required time                          5.678    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                 -5.182    

Slack (VIOLATED) :        -5.146ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 3.306ns (36.683%)  route 5.706ns (63.317%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 5.451 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.694     1.694    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/fifo_clk_i
    SLICE_X58Y76         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518     2.212 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[1][8]/Q
                         net (fo=4, routed)           0.665     2.877    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/grayo[8]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124     3.001 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/i___0_carry__0_i_2/O
                         net (fo=7, routed)           0.218     3.219    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/full_r_reg_0[3]
    SLICE_X58Y76         LUT5 (Prop_lut5_I2_O)        0.124     3.343 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/i___0_carry_i_8/O
                         net (fo=9, routed)           0.689     4.032    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/rd_in_wr_bin[2]
    SLICE_X57Y76         LUT3 (Prop_lut3_I2_O)        0.124     4.156 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.156    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr_n_2
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.736 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/minusOp_inferred__0/i___0_carry/O[2]
                         net (fo=7, routed)           1.049     5.785    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/rd_in_wr_ptr[3]
    SLICE_X56Y77         LUT5 (Prop_lut5_I2_O)        0.302     6.087 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.087    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/i__carry_i_5__1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.488 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.488    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.822 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.863     7.685    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry__0_n_6
    SLICE_X51Y76         LUT5 (Prop_lut5_I3_O)        0.303     7.988 f  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_4/O
                         net (fo=1, routed)           0.856     8.844    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_4_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_1/O
                         net (fo=2, routed)           0.166     9.134    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_1_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I3_O)        0.124     9.258 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_afull_o_INST_0/O
                         net (fo=4, routed)           0.759    10.017    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FIFO_AFULL
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.141 r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[0]_i_2/O
                         net (fo=1, routed)           0.441    10.582    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[0]_i_2_n_0
    SLICE_X53Y76         LUT5 (Prop_lut5_I4_O)        0.124    10.706 r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[0]_i_1/O
                         net (fo=1, routed)           0.000    10.706    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/nstate[0]
    SLICE_X53Y76         FDCE                                         r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.451     5.451    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/CLK
    SLICE_X53Y76         FDCE                                         r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate_reg[0]/C
                         clock pessimism              0.114     5.565    
                         clock uncertainty           -0.035     5.530    
    SLICE_X53Y76         FDCE (Setup_fdce_C_D)        0.031     5.561    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate_reg[0]
  -------------------------------------------------------------------
                         required time                          5.561    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                 -5.146    

Slack (VIOLATED) :        -4.993ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/full_r_reg/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 3.058ns (34.671%)  route 5.762ns (65.328%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 5.523 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.694     1.694    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/fifo_clk_i
    SLICE_X58Y76         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518     2.212 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[1][8]/Q
                         net (fo=4, routed)           0.665     2.877    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/grayo[8]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124     3.001 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/i___0_carry__0_i_2/O
                         net (fo=7, routed)           0.218     3.219    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/full_r_reg_0[3]
    SLICE_X58Y76         LUT5 (Prop_lut5_I2_O)        0.124     3.343 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/i___0_carry_i_8/O
                         net (fo=9, routed)           0.689     4.032    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/rd_in_wr_bin[2]
    SLICE_X57Y76         LUT3 (Prop_lut3_I2_O)        0.124     4.156 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.156    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr_n_2
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.736 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/minusOp_inferred__0/i___0_carry/O[2]
                         net (fo=7, routed)           1.049     5.785    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/rd_in_wr_ptr[3]
    SLICE_X56Y77         LUT5 (Prop_lut5_I2_O)        0.302     6.087 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.087    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/i__carry_i_5__1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.488 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.488    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.822 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.863     7.685    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/diff_ptr0_inferred__2/i__carry__0_n_6
    SLICE_X51Y76         LUT5 (Prop_lut5_I3_O)        0.303     7.988 f  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_4/O
                         net (fo=1, routed)           0.856     8.844    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_4_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_1/O
                         net (fo=2, routed)           0.466     9.434    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0_i_1_n_0
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.124     9.558 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o_INST_0/O
                         net (fo=3, routed)           0.956    10.514    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_full_o
    SLICE_X61Y74         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/full_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.523     5.523    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_clk_i
    SLICE_X61Y74         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/full_r_reg/C
                         clock pessimism              0.114     5.637    
                         clock uncertainty           -0.035     5.602    
    SLICE_X61Y74         FDRE (Setup_fdre_C_D)       -0.081     5.521    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/full_r_reg
  -------------------------------------------------------------------
                         required time                          5.521    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                 -4.993    

Slack (VIOLATED) :        -3.066ns  (required time - arrival time)
  Source:                 design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 3.373ns (48.168%)  route 3.630ns (51.832%))
  Logic Levels:           14  (CARRY4=9 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 5.493 - 4.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.665     1.665    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X47Y38         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[2]/Q
                         net (fo=4, routed)           0.833     2.954    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[2]
    SLICE_X47Y38         LUT3 (Prop_lut3_I1_O)        0.124     3.078 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.078    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_11
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.628 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.628    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.742 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.742    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.856 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=30, routed)          1.025     4.880    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y37         LUT4 (Prop_lut4_I2_O)        0.124     5.004 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.004    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.554 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.554    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.668 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.668    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.782 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.782    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.896 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.896    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.010    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.344 f  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__4/O[1]
                         net (fo=2, routed)           0.744     7.088    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[21]
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.303     7.391 f  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6/O
                         net (fo=1, routed)           0.595     7.987    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.111 f  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2/O
                         net (fo=1, routed)           0.433     8.544    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sm_ld_dre_cmd_reg
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.668 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     8.668    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_22
    SLICE_X43Y39         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.493     5.493    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X43Y39         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.115     5.608    
                         clock uncertainty           -0.035     5.573    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)        0.029     5.602    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          5.602    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                 -3.066    

Slack (VIOLATED) :        -3.065ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_19/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 4.381ns (64.784%)  route 2.381ns (35.216%))
  Logic Levels:           5  (CARRY4=4 RAMB36E1=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 5.544 - 4.000 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.886     1.886    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_clk_i
    RAMB36_X2Y20         RAMB36E1                                     r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_19/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.758 r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_19/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.824    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_19_n_0
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.249 r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_19/DOADO[0]
                         net (fo=1, routed)           2.316     7.565    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/doutb[19]
    SLICE_X80Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.087 r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.087    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[20]_i_1_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[24]_i_1_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.315    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[28]_i_1_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.649 r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.649    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/plusOp[30]
    SLICE_X80Y92         FDRE                                         r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.544     5.544    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/clk
    SLICE_X80Y92         FDRE                                         r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[30]/C
                         clock pessimism              0.014     5.558    
                         clock uncertainty           -0.035     5.522    
    SLICE_X80Y92         FDRE (Setup_fdre_C_D)        0.062     5.584    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[30]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                 -3.065    

Slack (VIOLATED) :        -3.029ns  (required time - arrival time)
  Source:                 design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/D_sum_reg[15]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_28/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 0.456ns (6.984%)  route 6.074ns (93.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 5.639 - 4.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.703     1.703    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/clk_in
    SLICE_X85Y76         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/D_sum_reg[15]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/D_sum_reg[15]_replica_6/Q
                         net (fo=24, routed)          6.074     8.233    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/D_sum[15]_repN_6_alias
    RAMB36_X5Y15         RAMB36E1                                     r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_28/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.639     5.639    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_clk_i
    RAMB36_X5Y15         RAMB36E1                                     r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_28/CLKARDCLK
                         clock pessimism              0.114     5.753    
                         clock uncertainty           -0.035     5.718    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     5.203    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_28
  -------------------------------------------------------------------
                         required time                          5.203    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                 -3.029    

Slack (VIOLATED) :        -2.970ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_29/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 3.968ns (60.608%)  route 2.579ns (39.392%))
  Logic Levels:           2  (CARRY4=1 RAMB36E1=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 5.544 - 4.000 ) 
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        2.007     2.007    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_clk_i
    RAMB36_X4Y26         RAMB36E1                                     r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_29/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.879 r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_29/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.945    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_29_n_0
    RAMB36_X4Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.370 r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_29/DOADO[0]
                         net (fo=1, routed)           2.514     7.883    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/doutb[29]
    SLICE_X80Y92         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     8.554 r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.554    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/plusOp[31]
    SLICE_X80Y92         FDRE                                         r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.544     5.544    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/clk
    SLICE_X80Y92         FDRE                                         r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[31]/C
                         clock pessimism              0.014     5.558    
                         clock uncertainty           -0.035     5.522    
    SLICE_X80Y92         FDRE (Setup_fdre_C_D)        0.062     5.584    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[31]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                 -2.970    

Slack (VIOLATED) :        -2.954ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_19/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 4.270ns (64.197%)  route 2.381ns (35.803%))
  Logic Levels:           5  (CARRY4=4 RAMB36E1=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 5.544 - 4.000 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.886     1.886    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_clk_i
    RAMB36_X2Y20         RAMB36E1                                     r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_19/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.758 r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_19/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.824    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_19_n_0
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.249 r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_19/DOADO[0]
                         net (fo=1, routed)           2.316     7.565    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/doutb[19]
    SLICE_X80Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.087 r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.087    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[20]_i_1_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[24]_i_1_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.315    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[28]_i_1_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.538 r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     8.538    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/plusOp[29]
    SLICE_X80Y92         FDRE                                         r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.544     5.544    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/clk
    SLICE_X80Y92         FDRE                                         r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[29]/C
                         clock pessimism              0.014     5.558    
                         clock uncertainty           -0.035     5.522    
    SLICE_X80Y92         FDRE (Setup_fdre_C_D)        0.062     5.584    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[29]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                 -2.954    

Slack (VIOLATED) :        -2.951ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_19/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 4.267ns (64.181%)  route 2.381ns (35.819%))
  Logic Levels:           4  (CARRY4=3 RAMB36E1=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 5.544 - 4.000 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.886     1.886    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_clk_i
    RAMB36_X2Y20         RAMB36E1                                     r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_19/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.758 r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_19/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.824    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_19_n_0
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.249 r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_19/DOADO[0]
                         net (fo=1, routed)           2.316     7.565    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/doutb[19]
    SLICE_X80Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.087 r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.087    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[20]_i_1_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[24]_i_1_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.535 r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.535    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/plusOp[26]
    SLICE_X80Y91         FDRE                                         r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.544     5.544    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/clk
    SLICE_X80Y91         FDRE                                         r  design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[26]/C
                         clock pessimism              0.014     5.558    
                         clock uncertainty           -0.035     5.522    
    SLICE_X80Y91         FDRE (Setup_fdre_C_D)        0.062     5.584    design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb_reg[26]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 -2.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.251ns (59.064%)  route 0.174ns (40.936%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.552     0.552    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y55         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[13]/Q
                         net (fo=3, routed)           0.174     0.867    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[13]
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.045     0.912 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_8/O
                         net (fo=1, routed)           0.000     0.912    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_8_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.977 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.977    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[15]_i_1_n_6
    SLICE_X49Y55         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.824     0.824    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y55         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[13]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X49Y55         FDRE (Hold_fdre_C_D)         0.105     0.924    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/D_sum_reg[13]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_13/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.141ns (20.834%)  route 0.536ns (79.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.539     0.539    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/clk_in
    SLICE_X53Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/D_sum_reg[13]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     0.680 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/D_sum_reg[13]_replica_4/Q
                         net (fo=6, routed)           0.536     1.215    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/D_sum[13]_repN_4_alias
    RAMB36_X3Y20         RAMB36E1                                     r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_13/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.973     0.973    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_clk_i
    RAMB36_X3Y20         RAMB36E1                                     r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_13/CLKARDCLK
                         clock pessimism             -0.005     0.968    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.151    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_13
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.077%)  route 0.273ns (65.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.555     0.555    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y54         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/Q
                         net (fo=3, routed)           0.273     0.968    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[12]
    SLICE_X47Y47         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.830     0.830    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X47Y47         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[12]/C
                         clock pessimism              0.000     0.830    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.070     0.900    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.243%)  route 0.271ns (65.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.556     0.556    design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X48Y33         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.271     0.967    design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/p_0_in
    SLICE_X51Y35         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.820     0.820    design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X51Y35         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.072     0.887    design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.001%)  route 0.286ns (66.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.555     0.555    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y55         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[15]/Q
                         net (fo=3, routed)           0.286     0.982    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]
    SLICE_X47Y47         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.830     0.830    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X47Y47         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[15]/C
                         clock pessimism              0.000     0.830    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.070     0.900    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/D_sum_reg[14]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_21/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.302%)  route 0.554ns (79.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.571     0.571    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/clk_in
    SLICE_X85Y76         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/D_sum_reg[14]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/D_sum_reg[14]_replica_6/Q
                         net (fo=8, routed)           0.554     1.265    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/D_sum[14]_repN_6_alias
    RAMB36_X4Y20         RAMB36E1                                     r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_21/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.004     1.004    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_clk_i
    RAMB36_X4Y20         RAMB36E1                                     r  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_21/CLKARDCLK
                         clock pessimism             -0.005     0.999    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.182    design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_21
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.251ns (55.029%)  route 0.205ns (44.971%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.552     0.552    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y53         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[5]/Q
                         net (fo=3, routed)           0.205     0.898    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.943 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[7]_i_8/O
                         net (fo=1, routed)           0.000     0.943    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[7]_i_8_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.008 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.008    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[7]_i_1_n_6
    SLICE_X49Y53         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.824     0.824    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y53         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[5]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.105     0.924    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.825%)  route 0.248ns (57.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.561     0.561    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X47Y41         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/Q
                         net (fo=4, routed)           0.248     0.950    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/p_0_in
    SLICE_X52Y42         LUT5 (Prop_lut5_I0_O)        0.045     0.995 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.995    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0
    SLICE_X52Y42         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.824     0.824    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y42         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.092     0.911    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1063]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.436%)  route 0.193ns (56.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.563     0.563    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X42Y48         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.148     0.711 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[2]/Q
                         net (fo=2, routed)           0.193     0.903    design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/UNCONN_IN[4]
    SLICE_X37Y52         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1063]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.825     0.825    design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X37Y52         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1063]/C
                         clock pessimism              0.000     0.825    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)        -0.007     0.818    design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1063]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.916%)  route 0.287ns (67.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.555     0.555    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y55         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[14]/Q
                         net (fo=3, routed)           0.287     0.983    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[14]
    SLICE_X47Y47         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.830     0.830    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X47Y47         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[14]/C
                         clock pessimism              0.000     0.830    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.066     0.896    design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_2_i/util_ds_buf_1/U0/BUFG_O[0]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_2_i/util_ds_buf_1/U0/BUFG_O[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.000       1.108      RAMB36_X5Y18  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.000       1.108      RAMB36_X5Y20  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_24/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.000       1.108      RAMB36_X2Y16  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.000       1.108      RAMB36_X3Y21  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.000       1.108      RAMB36_X5Y23  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_22/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.000       1.108      RAMB36_X5Y27  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_31/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.000       1.108      RAMB36_X3Y22  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.000       1.108      RAMB36_X2Y22  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_25/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.000       1.108      RAMB36_X3Y13  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.000       1.108      RAMB36_X4Y15  design_2_i/comblock_0/U0/comblock_i/dram_g.truedualram_i/ram_reg_1_14/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X38Y41  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X38Y41  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X38Y41  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X38Y41  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X38Y41  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X38Y41  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X38Y41  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X38Y41  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X38Y41  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X38Y41  design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X34Y51  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X34Y51  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X34Y51  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X34Y51  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X34Y51  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X34Y51  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.000       0.750      SLICE_X34Y51  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.000       0.750      SLICE_X34Y51  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X30Y52  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X30Y52  design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.829ns  (required time - arrival time)
  Source:                 design_2_i/GPS_EN_0/U0/Estado_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/GPS_EN_0/U0/Estado_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.642ns (54.685%)  route 0.532ns (45.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 8.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.908    -0.704    design_2_i/GPS_EN_0/U0/CLK
    SLICE_X58Y100        FDRE                                         r  design_2_i/GPS_EN_0/U0/Estado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.186 r  design_2_i/GPS_EN_0/U0/Estado_reg/Q
                         net (fo=2, routed)           0.532     0.346    design_2_i/GPS_EN_0/U0/Estado
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.124     0.470 r  design_2_i/GPS_EN_0/U0/Estado_i_1/O
                         net (fo=1, routed)           0.000     0.470    design_2_i/GPS_EN_0/U0/Estado_i_1_n_0
    SLICE_X58Y100        FDRE                                         r  design_2_i/GPS_EN_0/U0/Estado_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.715     8.641    design_2_i/GPS_EN_0/U0/CLK
    SLICE_X58Y100        FDRE                                         r  design_2_i/GPS_EN_0/U0/Estado_reg/C
                         clock pessimism              0.655     9.296    
                         clock uncertainty           -0.074     9.222    
    SLICE_X58Y100        FDRE (Setup_fdre_C_D)        0.077     9.299    design_2_i/GPS_EN_0/U0/Estado_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  8.829    

Slack (MET) :             9.191ns  (required time - arrival time)
  Source:                 design_2_i/GPS_EN_0/U0/Estado_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/GPS_EN_0/U0/Fix_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.518ns (72.044%)  route 0.201ns (27.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 8.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.908    -0.704    design_2_i/GPS_EN_0/U0/CLK
    SLICE_X58Y100        FDRE                                         r  design_2_i/GPS_EN_0/U0/Estado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.186 r  design_2_i/GPS_EN_0/U0/Estado_reg/Q
                         net (fo=2, routed)           0.201     0.015    design_2_i/GPS_EN_0/U0/Estado
    SLICE_X58Y100        FDRE                                         r  design_2_i/GPS_EN_0/U0/Fix_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.715     8.641    design_2_i/GPS_EN_0/U0/CLK
    SLICE_X58Y100        FDRE                                         r  design_2_i/GPS_EN_0/U0/Fix_reg/C
                         clock pessimism              0.655     9.296    
                         clock uncertainty           -0.074     9.222    
    SLICE_X58Y100        FDRE (Setup_fdre_C_D)       -0.016     9.206    design_2_i/GPS_EN_0/U0/Fix_reg
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  9.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_2_i/GPS_EN_0/U0/Estado_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/GPS_EN_0/U0/Fix_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.662    -0.516    design_2_i/GPS_EN_0/U0/CLK
    SLICE_X58Y100        FDRE                                         r  design_2_i/GPS_EN_0/U0/Estado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  design_2_i/GPS_EN_0/U0/Estado_reg/Q
                         net (fo=2, routed)           0.067    -0.285    design_2_i/GPS_EN_0/U0/Estado
    SLICE_X58Y100        FDRE                                         r  design_2_i/GPS_EN_0/U0/Fix_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.936    -0.749    design_2_i/GPS_EN_0/U0/CLK
    SLICE_X58Y100        FDRE                                         r  design_2_i/GPS_EN_0/U0/Fix_reg/C
                         clock pessimism              0.233    -0.516    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.060    -0.456    design_2_i/GPS_EN_0/U0/Fix_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_2_i/GPS_EN_0/U0/Estado_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/GPS_EN_0/U0/Estado_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.662    -0.516    design_2_i/GPS_EN_0/U0/CLK
    SLICE_X58Y100        FDRE                                         r  design_2_i/GPS_EN_0/U0/Estado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  design_2_i/GPS_EN_0/U0/Estado_reg/Q
                         net (fo=2, routed)           0.174    -0.178    design_2_i/GPS_EN_0/U0/Estado
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.133 r  design_2_i/GPS_EN_0/U0/Estado_i_1/O
                         net (fo=1, routed)           0.000    -0.133    design_2_i/GPS_EN_0/U0/Estado_i_1_n_0
    SLICE_X58Y100        FDRE                                         r  design_2_i/GPS_EN_0/U0/Estado_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.936    -0.749    design_2_i/GPS_EN_0/U0/CLK
    SLICE_X58Y100        FDRE                                         r  design_2_i/GPS_EN_0/U0/Estado_reg/C
                         clock pessimism              0.233    -0.516    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.120    -0.396    design_2_i/GPS_EN_0/U0/Estado_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_2_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_2_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y100    design_2_i/GPS_EN_0/U0/Estado_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y100    design_2_i/GPS_EN_0/U0/Fix_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y100    design_2_i/GPS_EN_0/U0/Estado_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y100    design_2_i/GPS_EN_0/U0/Fix_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y100    design_2_i/GPS_EN_0/U0/Estado_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y100    design_2_i/GPS_EN_0/U0/Fix_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y100    design_2_i/GPS_EN_0/U0/Estado_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y100    design_2_i/GPS_EN_0/U0/Fix_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y100    design_2_i/GPS_EN_0/U0/Estado_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y100    design_2_i/GPS_EN_0/U0/Fix_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_2_clk_wiz_0_1
  To Clock:  clk_out2_design_2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_2_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_2_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_2_clk_wiz_0_1
  To Clock:  clkfbout_design_2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_2_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_2_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_2_i/ADC_Controller/util_ds_buf_3/U0/IBUF_OUT[0]
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.981ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_3/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - design_2_i/ADC_Controller/util_ds_buf_3/U0/IBUF_OUT[0] fall@15.000ns)
  Data Path Delay:        5.837ns  (logic 0.783ns (13.413%)  route 5.054ns (86.587%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 22.634 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_3/U0/IBUF_OUT[0] fall edge)
                                                     15.000    15.000 f  
    E21                  IBUFDS                       0.000    15.000 f  design_2_i/ADC_Controller/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.702    18.702    design_2_i/comblock_0/U0/axil_regs_inst/reg3_i[1]
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.125    18.827 f  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[1]_i_13/O
                         net (fo=1, routed)           0.000    18.827    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[1]_i_13_n_0
    SLICE_X60Y69         MUXF7 (Prop_muxf7_I0_O)      0.238    19.065 f  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    19.065    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]_i_7_n_0
    SLICE_X60Y69         MUXF8 (Prop_muxf8_I0_O)      0.104    19.169 f  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]_i_4/O
                         net (fo=1, routed)           1.353    20.521    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]_i_4_n_0
    SLICE_X52Y70         LUT5 (Prop_lut5_I4_O)        0.316    20.837 f  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    20.837    design_2_i/comblock_0/U0/axil_regs_inst/reg_data_out__0[1]
    SLICE_X52Y70         FDRE                                         f  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.455    22.634    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X52Y70         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    22.634    
                         clock uncertainty           -0.302    22.332    
    SLICE_X52Y70         FDRE (Setup_fdre_C_D)        0.031    22.363    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         22.363    
                         arrival time                         -20.837    
  -------------------------------------------------------------------
                         slack                                  1.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_3/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_2_i/ADC_Controller/util_ds_buf_3/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.252ns (9.881%)  route 2.298ns (90.119%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_3/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    E21                  IBUFDS                       0.000     0.000 r  design_2_i/ADC_Controller/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.747     1.747    design_2_i/comblock_0/U0/axil_regs_inst/reg3_i[1]
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.046     1.793 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[1]_i_13/O
                         net (fo=1, routed)           0.000     1.793    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[1]_i_13_n_0
    SLICE_X60Y69         MUXF7 (Prop_muxf7_I0_O)      0.071     1.864 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]_i_7/O
                         net (fo=1, routed)           0.000     1.864    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]_i_7_n_0
    SLICE_X60Y69         MUXF8 (Prop_muxf8_I0_O)      0.023     1.887 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]_i_4/O
                         net (fo=1, routed)           0.552     2.438    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]_i_4_n_0
    SLICE_X52Y70         LUT5 (Prop_lut5_I4_O)        0.112     2.550 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.550    design_2_i/comblock_0/U0/axil_regs_inst/reg_data_out__0[1]
    SLICE_X52Y70         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.809     1.175    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X52Y70         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.175    
                         clock uncertainty            0.302     1.477    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.092     1.569    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.981    





---------------------------------------------------------------------------------------------------
From Clock:  design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns)
  Data Path Delay:        4.740ns  (logic 1.863ns (39.307%)  route 2.877ns (60.693%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 17.693 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.693    17.693    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_clk_i
    SLICE_X55Y73         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    18.149 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/Q
                         net (fo=18, routed)          1.693    19.842    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/ptr[0]
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    20.498 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    20.498    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.612 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    20.612    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_2__0_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.946 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_1__0/O[1]
                         net (fo=2, routed)           1.184    22.130    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/wr_bin__0[9]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.303    22.433 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r[0][9]_i_1__0/O
                         net (fo=1, routed)           0.000    22.433    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/bin2gray[9]
    SLICE_X61Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.530    22.709    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/axif_fifo_aclk
    SLICE_X61Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][9]/C
                         clock pessimism              0.000    22.709    
                         clock uncertainty           -0.302    22.407    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.032    22.439    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][9]
  -------------------------------------------------------------------
                         required time                         22.439    
                         arrival time                         -22.433    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns)
  Data Path Delay:        4.600ns  (logic 1.767ns (38.416%)  route 2.833ns (61.584%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 17.693 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.693    17.693    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_clk_i
    SLICE_X55Y73         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    18.149 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/Q
                         net (fo=18, routed)          1.693    19.842    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/ptr[0]
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    20.498 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    20.498    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.612 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    20.612    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_2__0_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.851 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_1__0/O[2]
                         net (fo=2, routed)           1.140    21.991    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/wr_bin__0[10]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.302    22.293 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r[0][10]_i_1__0/O
                         net (fo=1, routed)           0.000    22.293    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/bin2gray[10]
    SLICE_X61Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.530    22.709    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/axif_fifo_aclk
    SLICE_X61Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][10]/C
                         clock pessimism              0.000    22.709    
                         clock uncertainty           -0.302    22.407    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.029    22.436    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][10]
  -------------------------------------------------------------------
                         required time                         22.436    
                         arrival time                         -22.293    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns)
  Data Path Delay:        4.595ns  (logic 1.731ns (37.668%)  route 2.864ns (62.332%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 17.693 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.693    17.693    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_clk_i
    SLICE_X55Y73         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    18.149 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/Q
                         net (fo=18, routed)          1.693    19.842    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/ptr[0]
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    20.498 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    20.498    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.811 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_2__0/O[3]
                         net (fo=2, routed)           1.172    21.982    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/wr_bin__0[7]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.306    22.288 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r[0][7]_i_1__0/O
                         net (fo=1, routed)           0.000    22.288    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/bin2gray[7]
    SLICE_X61Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.530    22.709    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/axif_fifo_aclk
    SLICE_X61Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][7]/C
                         clock pessimism              0.000    22.709    
                         clock uncertainty           -0.302    22.407    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.031    22.438    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][7]
  -------------------------------------------------------------------
                         required time                         22.438    
                         arrival time                         -22.288    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns)
  Data Path Delay:        4.512ns  (logic 1.863ns (41.286%)  route 2.649ns (58.714%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 17.693 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.693    17.693    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_clk_i
    SLICE_X55Y73         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    18.149 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/Q
                         net (fo=18, routed)          1.693    19.842    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/ptr[0]
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    20.498 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    20.498    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.612 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    20.612    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_2__0_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.946 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_1__0/O[1]
                         net (fo=2, routed)           0.957    21.902    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/wr_bin__0[9]
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.303    22.205 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r[0][8]_i_1__0/O
                         net (fo=1, routed)           0.000    22.205    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/bin2gray[8]
    SLICE_X61Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.530    22.709    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/axif_fifo_aclk
    SLICE_X61Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][8]/C
                         clock pessimism              0.000    22.709    
                         clock uncertainty           -0.302    22.407    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.031    22.438    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][8]
  -------------------------------------------------------------------
                         required time                         22.438    
                         arrival time                         -22.205    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/empty_r_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns)
  Data Path Delay:        3.973ns  (logic 0.704ns (17.719%)  route 3.269ns (82.281%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 22.633 - 20.000 ) 
    Source Clock Delay      (SCD):    1.621ns = ( 17.621 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.621    17.621    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/CLK
    SLICE_X53Y76         FDCE                                         r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDCE (Prop_fdce_C_Q)         0.456    18.077 f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate_reg[0]/Q
                         net (fo=114, routed)         1.099    19.176    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/cstate[0]
    SLICE_X57Y82         LUT2 (Prop_lut2_I0_O)        0.124    19.300 r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FIFO_CLR_INST_0/O
                         net (fo=1, routed)           0.629    19.930    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_clear_i
    SLICE_X56Y82         LUT2 (Prop_lut2_I0_O)        0.124    20.054 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/full_r_i_1/O
                         net (fo=26, routed)          1.540    21.594    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/rst
    SLICE_X52Y78         FDSE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/empty_r_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.454    22.633    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/axif_fifo_aclk
    SLICE_X52Y78         FDSE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/empty_r_reg/C
                         clock pessimism              0.000    22.633    
                         clock uncertainty           -0.302    22.331    
    SLICE_X52Y78         FDSE (Setup_fdse_C_S)       -0.429    21.902    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/empty_r_reg
  -------------------------------------------------------------------
                         required time                         21.902    
                         arrival time                         -21.594    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns)
  Data Path Delay:        4.431ns  (logic 1.653ns (37.307%)  route 2.778ns (62.693%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 22.706 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 17.693 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.693    17.693    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_clk_i
    SLICE_X55Y73         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    18.149 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/Q
                         net (fo=18, routed)          1.693    19.842    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/ptr[0]
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    20.498 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    20.498    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.737 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_2__0/O[2]
                         net (fo=2, routed)           1.085    21.822    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/wr_bin__0[6]
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.302    22.124 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r[0][6]_i_1__0/O
                         net (fo=1, routed)           0.000    22.124    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/bin2gray[6]
    SLICE_X56Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.527    22.706    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/axif_fifo_aclk
    SLICE_X56Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][6]/C
                         clock pessimism              0.000    22.706    
                         clock uncertainty           -0.302    22.404    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)        0.031    22.435    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][6]
  -------------------------------------------------------------------
                         required time                         22.435    
                         arrival time                         -22.124    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns)
  Data Path Delay:        4.409ns  (logic 1.749ns (39.668%)  route 2.660ns (60.332%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 22.706 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 17.693 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.693    17.693    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_clk_i
    SLICE_X55Y73         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    18.149 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/Q
                         net (fo=18, routed)          1.693    19.842    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/ptr[0]
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    20.498 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    20.498    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.832 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_2__0/O[1]
                         net (fo=2, routed)           0.967    21.799    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/wr_bin__0[5]
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.303    22.102 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r[0][5]_i_1__0/O
                         net (fo=1, routed)           0.000    22.102    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/bin2gray[5]
    SLICE_X56Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.527    22.706    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/axif_fifo_aclk
    SLICE_X56Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][5]/C
                         clock pessimism              0.000    22.706    
                         clock uncertainty           -0.302    22.404    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)        0.031    22.435    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][5]
  -------------------------------------------------------------------
                         required time                         22.435    
                         arrival time                         -22.102    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns)
  Data Path Delay:        4.394ns  (logic 1.492ns (33.954%)  route 2.902ns (66.046%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 22.706 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 17.693 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.693    17.693    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_clk_i
    SLICE_X55Y73         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    18.149 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/Q
                         net (fo=18, routed)          1.693    19.842    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/ptr[0]
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    20.572 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0/O[3]
                         net (fo=2, routed)           1.210    21.781    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/wr_bin__0[3]
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.306    22.087 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r[0][2]_i_1__0/O
                         net (fo=1, routed)           0.000    22.087    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/bin2gray[2]
    SLICE_X56Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.527    22.706    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/axif_fifo_aclk
    SLICE_X56Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][2]/C
                         clock pessimism              0.000    22.706    
                         clock uncertainty           -0.302    22.404    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)        0.029    22.433    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][2]
  -------------------------------------------------------------------
                         required time                         22.433    
                         arrival time                         -22.087    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns)
  Data Path Delay:        4.312ns  (logic 1.492ns (34.600%)  route 2.820ns (65.400%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 17.693 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.693    17.693    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_clk_i
    SLICE_X55Y73         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    18.149 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/Q
                         net (fo=18, routed)          1.693    19.842    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/ptr[0]
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    20.572 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0/O[3]
                         net (fo=2, routed)           1.128    21.699    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/wr_bin__0[3]
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.306    22.005 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r[0][3]_i_1__0/O
                         net (fo=1, routed)           0.000    22.005    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/bin2gray[3]
    SLICE_X56Y80         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.526    22.705    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/axif_fifo_aclk
    SLICE_X56Y80         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]/C
                         clock pessimism              0.000    22.705    
                         clock uncertainty           -0.302    22.403    
    SLICE_X56Y80         FDRE (Setup_fdre_C_D)        0.029    22.432    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]
  -------------------------------------------------------------------
                         required time                         22.432    
                         arrival time                         -22.005    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns)
  Data Path Delay:        4.294ns  (logic 1.633ns (38.026%)  route 2.661ns (61.974%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 17.693 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.693    17.693    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_clk_i
    SLICE_X55Y73         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456    18.149 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[0]/Q
                         net (fo=18, routed)          1.693    19.842    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/ptr[0]
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    20.498 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    20.498    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][3]_i_2__0_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.720 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_2__0/O[0]
                         net (fo=2, routed)           0.969    21.688    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/wr_bin__0[4]
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.299    21.987 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r[0][4]_i_1__0/O
                         net (fo=1, routed)           0.000    21.987    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/bin2gray[4]
    SLICE_X56Y80         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.526    22.705    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/axif_fifo_aclk
    SLICE_X56Y80         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][4]/C
                         clock pessimism              0.000    22.705    
                         clock uncertainty           -0.302    22.403    
    SLICE_X56Y80         FDRE (Setup_fdre_C_D)        0.031    22.434    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][4]
  -------------------------------------------------------------------
                         required time                         22.434    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                  0.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.431ns (37.565%)  route 0.716ns (62.435%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.563     0.563    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/fifo_clk_i
    SLICE_X55Y74         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/wr_ptr_r_reg[5]/Q
                         net (fo=6, routed)           0.716     1.420    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/ptr[5]
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     1.620 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.620    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_2__0_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.710 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]_i_1__0/O[3]
                         net (fo=2, routed)           0.000     1.710    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/wr_bin[11]
    SLICE_X55Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.836     1.202    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/axif_fifo_aclk
    SLICE_X55Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.302     1.504    
    SLICE_X55Y81         FDRE (Hold_fdre_C_D)         0.102     1.606    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_wr2rd/i_sync/data_r_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.432ns (34.931%)  route 0.805ns (65.069%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.570     0.570    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X64Y79         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDCE (Prop_fdce_C_Q)         0.128     0.698 r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[30]/Q
                         net (fo=1, routed)           0.259     0.957    design_2_i/comblock_0/U0/axil_regs_inst/reg1_i[30]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.098     1.055 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[30]_i_13/O
                         net (fo=1, routed)           0.000     1.055    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[30]_i_13_n_0
    SLICE_X64Y80         MUXF7 (Prop_muxf7_I0_O)      0.071     1.126 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[30]_i_7/O
                         net (fo=1, routed)           0.000     1.126    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[30]_i_7_n_0
    SLICE_X64Y80         MUXF8 (Prop_muxf8_I0_O)      0.023     1.149 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[30]_i_4/O
                         net (fo=1, routed)           0.545     1.694    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[30]_i_4_n_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I4_O)        0.112     1.806 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.806    design_2_i/comblock_0/U0/axil_regs_inst/reg_data_out__0[30]
    SLICE_X63Y91         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.847     1.213    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X63Y91         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.302     1.515    
    SLICE_X63Y91         FDRE (Hold_fdre_C_D)         0.091     1.606    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.392ns (32.604%)  route 0.810ns (67.396%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.570     0.570    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X60Y70         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDCE (Prop_fdce_C_Q)         0.141     0.711 r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[1]/Q
                         net (fo=1, routed)           0.259     0.969    design_2_i/comblock_0/U0/axil_regs_inst/reg1_i[1]
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.045     1.014 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[1]_i_13/O
                         net (fo=1, routed)           0.000     1.014    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[1]_i_13_n_0
    SLICE_X60Y69         MUXF7 (Prop_muxf7_I0_O)      0.071     1.085 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]_i_7/O
                         net (fo=1, routed)           0.000     1.085    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]_i_7_n_0
    SLICE_X60Y69         MUXF8 (Prop_muxf8_I0_O)      0.023     1.108 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]_i_4/O
                         net (fo=1, routed)           0.552     1.660    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]_i_4_n_0
    SLICE_X52Y70         LUT5 (Prop_lut5_I4_O)        0.112     1.772 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.772    design_2_i/comblock_0/U0/axil_regs_inst/reg_data_out__0[1]
    SLICE_X52Y70         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.809     1.175    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X52Y70         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.175    
                         clock uncertainty            0.302     1.477    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.092     1.569    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/Trig_Gen/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.231ns (18.772%)  route 1.000ns (81.228%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.560     0.560    design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/Trig_Gen/Trig_clk
    SLICE_X39Y39         FDCE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/Trig_Gen/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/Trig_Gen/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.766     1.466    design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/out[0]
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.045     1.511 r  design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.234     1.745    design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/axi_rdata[0]_i_2_n_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I0_O)        0.045     1.790 r  design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X40Y67         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.816     1.182    design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y67         FDRE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.302     1.484    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.092     1.576    design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.432ns (34.174%)  route 0.832ns (65.826%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.570     0.570    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X64Y79         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDCE (Prop_fdce_C_Q)         0.128     0.698 r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[28]/Q
                         net (fo=1, routed)           0.268     0.966    design_2_i/comblock_0/U0/axil_regs_inst/reg1_i[28]
    SLICE_X64Y78         LUT4 (Prop_lut4_I2_O)        0.098     1.064 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[28]_i_13/O
                         net (fo=1, routed)           0.000     1.064    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[28]_i_13_n_0
    SLICE_X64Y78         MUXF7 (Prop_muxf7_I0_O)      0.071     1.135 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[28]_i_7/O
                         net (fo=1, routed)           0.000     1.135    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[28]_i_7_n_0
    SLICE_X64Y78         MUXF8 (Prop_muxf8_I0_O)      0.023     1.158 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[28]_i_4/O
                         net (fo=1, routed)           0.564     1.722    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[28]_i_4_n_0
    SLICE_X61Y90         LUT5 (Prop_lut5_I4_O)        0.112     1.834 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.834    design_2_i/comblock_0/U0/axil_regs_inst/reg_data_out__0[28]
    SLICE_X61Y90         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.847     1.213    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X61Y90         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.302     1.515    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.091     1.606    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.454ns (35.920%)  route 0.810ns (64.080%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.569     0.569    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X62Y77         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.148     0.717 r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[24]/Q
                         net (fo=1, routed)           0.280     0.997    design_2_i/comblock_0/U0/axil_regs_inst/reg1_i[24]
    SLICE_X62Y78         LUT4 (Prop_lut4_I2_O)        0.098     1.095 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[24]_i_13/O
                         net (fo=1, routed)           0.000     1.095    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[24]_i_13_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.073     1.168 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[24]_i_7/O
                         net (fo=1, routed)           0.000     1.168    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[24]_i_7_n_0
    SLICE_X62Y78         MUXF8 (Prop_muxf8_I0_O)      0.022     1.190 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[24]_i_4/O
                         net (fo=1, routed)           0.530     1.720    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[24]_i_4_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I4_O)        0.113     1.833 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.833    design_2_i/comblock_0/U0/axil_regs_inst/reg_data_out__0[24]
    SLICE_X61Y87         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.844     1.210    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X61Y87         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.302     1.512    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.091     1.603    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.394ns (30.934%)  route 0.880ns (69.067%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.570     0.570    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X64Y79         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDCE (Prop_fdce_C_Q)         0.141     0.711 r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[29]/Q
                         net (fo=1, routed)           0.341     1.052    design_2_i/comblock_0/U0/axil_regs_inst/reg1_i[29]
    SLICE_X62Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.097 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[29]_i_13/O
                         net (fo=1, routed)           0.000     1.097    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[29]_i_13_n_0
    SLICE_X62Y79         MUXF7 (Prop_muxf7_I0_O)      0.073     1.170 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[29]_i_7/O
                         net (fo=1, routed)           0.000     1.170    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[29]_i_7_n_0
    SLICE_X62Y79         MUXF8 (Prop_muxf8_I0_O)      0.022     1.192 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[29]_i_4/O
                         net (fo=1, routed)           0.538     1.730    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[29]_i_4_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I4_O)        0.113     1.843 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     1.843    design_2_i/comblock_0/U0/axil_regs_inst/reg_data_out__0[29]
    SLICE_X61Y87         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.844     1.210    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X61Y87         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.302     1.512    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.092     1.604    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.454ns (36.571%)  route 0.787ns (63.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.566     0.566    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X66Y75         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.148     0.714 r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[14]/Q
                         net (fo=1, routed)           0.283     0.996    design_2_i/comblock_0/U0/axil_regs_inst/reg1_i[14]
    SLICE_X66Y74         LUT4 (Prop_lut4_I2_O)        0.098     1.094 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[14]_i_13/O
                         net (fo=1, routed)           0.000     1.094    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[14]_i_13_n_0
    SLICE_X66Y74         MUXF7 (Prop_muxf7_I0_O)      0.073     1.167 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[14]_i_7/O
                         net (fo=1, routed)           0.000     1.167    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[14]_i_7_n_0
    SLICE_X66Y74         MUXF8 (Prop_muxf8_I0_O)      0.022     1.189 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[14]_i_4/O
                         net (fo=1, routed)           0.505     1.694    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[14]_i_4_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I4_O)        0.113     1.807 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.807    design_2_i/comblock_0/U0/axil_regs_inst/reg_data_out__0[14]
    SLICE_X53Y71         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.808     1.174    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X53Y71         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     1.174    
                         clock uncertainty            0.302     1.476    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.091     1.567    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tsf_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.392ns (30.623%)  route 0.888ns (69.377%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.569     0.569    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X61Y78         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tsf_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tsf_reg[31]/Q
                         net (fo=1, routed)           0.363     1.072    design_2_i/comblock_0/U0/axil_regs_inst/reg2_i[31]
    SLICE_X61Y80         LUT4 (Prop_lut4_I0_O)        0.045     1.117 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[31]_i_14/O
                         net (fo=1, routed)           0.000     1.117    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[31]_i_14_n_0
    SLICE_X61Y80         MUXF7 (Prop_muxf7_I0_O)      0.071     1.188 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[31]_i_8/O
                         net (fo=1, routed)           0.000     1.188    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[31]_i_8_n_0
    SLICE_X61Y80         MUXF8 (Prop_muxf8_I0_O)      0.023     1.211 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[31]_i_5/O
                         net (fo=1, routed)           0.525     1.737    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[31]_i_5_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I4_O)        0.112     1.849 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.849    design_2_i/comblock_0/U0/axil_regs_inst/reg_data_out__0[31]
    SLICE_X61Y87         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.844     1.210    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X61Y87         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.302     1.512    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.092     1.604    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.415ns (33.330%)  route 0.830ns (66.670%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.569     0.569    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X62Y77         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.164     0.733 r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[23]/Q
                         net (fo=1, routed)           0.283     1.016    design_2_i/comblock_0/U0/axil_regs_inst/reg1_i[23]
    SLICE_X65Y78         LUT4 (Prop_lut4_I2_O)        0.045     1.061 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[23]_i_13/O
                         net (fo=1, routed)           0.000     1.061    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[23]_i_13_n_0
    SLICE_X65Y78         MUXF7 (Prop_muxf7_I0_O)      0.071     1.132 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[23]_i_7/O
                         net (fo=1, routed)           0.000     1.132    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[23]_i_7_n_0
    SLICE_X65Y78         MUXF8 (Prop_muxf8_I0_O)      0.023     1.155 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[23]_i_4/O
                         net (fo=1, routed)           0.547     1.702    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[23]_i_4_n_0
    SLICE_X51Y77         LUT5 (Prop_lut5_I4_O)        0.112     1.814 r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     1.814    design_2_i/comblock_0/U0/axil_regs_inst/reg_data_out__0[23]
    SLICE_X51Y77         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.807     1.173    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X51Y77         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000     1.173    
                         clock uncertainty            0.302     1.475    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.092     1.567    design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  design_2_i/util_ds_buf_1/U0/BUFG_O[0]

Setup :          189  Failing Endpoints,  Worst Slack       -3.099ns,  Total Violation     -142.857ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.099ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 2.824ns (57.629%)  route 2.076ns (42.371%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 5.533 - 4.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.706     3.000    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X66Y67         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDRE (Prop_fdre_C_Q)         0.518     3.518 f  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/Q
                         net (fo=3, routed)           0.501     4.019    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/N[2]
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.143    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.676 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.676    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.793 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.910 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.910    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.233 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.554     5.787    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp[14]
    SLICE_X65Y69         LUT6 (Prop_lut6_I2_O)        0.306     6.093 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.093    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.550 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.351     6.901    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_n_2
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.329     7.230 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1/O
                         net (fo=16, routed)          0.670     7.900    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1_n_0
    SLICE_X63Y66         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.533     5.533    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/clk_in
    SLICE_X63Y66         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[0]/C
                         clock pessimism              0.000     5.533    
                         clock uncertainty           -0.302     5.231    
    SLICE_X63Y66         FDRE (Setup_fdre_C_R)       -0.429     4.802    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.802    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                 -3.099    

Slack (VIOLATED) :        -3.099ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 2.824ns (57.629%)  route 2.076ns (42.371%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 5.533 - 4.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.706     3.000    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X66Y67         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDRE (Prop_fdre_C_Q)         0.518     3.518 f  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/Q
                         net (fo=3, routed)           0.501     4.019    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/N[2]
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.143    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.676 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.676    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.793 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.910 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.910    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.233 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.554     5.787    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp[14]
    SLICE_X65Y69         LUT6 (Prop_lut6_I2_O)        0.306     6.093 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.093    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.550 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.351     6.901    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_n_2
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.329     7.230 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1/O
                         net (fo=16, routed)          0.670     7.900    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1_n_0
    SLICE_X63Y66         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.533     5.533    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/clk_in
    SLICE_X63Y66         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[1]/C
                         clock pessimism              0.000     5.533    
                         clock uncertainty           -0.302     5.231    
    SLICE_X63Y66         FDRE (Setup_fdre_C_R)       -0.429     4.802    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.802    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                 -3.099    

Slack (VIOLATED) :        -3.099ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 2.824ns (57.629%)  route 2.076ns (42.371%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 5.533 - 4.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.706     3.000    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X66Y67         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDRE (Prop_fdre_C_Q)         0.518     3.518 f  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/Q
                         net (fo=3, routed)           0.501     4.019    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/N[2]
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.143    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.676 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.676    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.793 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.910 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.910    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.233 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.554     5.787    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp[14]
    SLICE_X65Y69         LUT6 (Prop_lut6_I2_O)        0.306     6.093 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.093    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.550 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.351     6.901    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_n_2
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.329     7.230 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1/O
                         net (fo=16, routed)          0.670     7.900    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1_n_0
    SLICE_X63Y66         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.533     5.533    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/clk_in
    SLICE_X63Y66         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[2]/C
                         clock pessimism              0.000     5.533    
                         clock uncertainty           -0.302     5.231    
    SLICE_X63Y66         FDRE (Setup_fdre_C_R)       -0.429     4.802    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.802    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                 -3.099    

Slack (VIOLATED) :        -3.099ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 2.824ns (57.629%)  route 2.076ns (42.371%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 5.533 - 4.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.706     3.000    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X66Y67         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDRE (Prop_fdre_C_Q)         0.518     3.518 f  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/Q
                         net (fo=3, routed)           0.501     4.019    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/N[2]
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.143    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.676 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.676    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.793 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.910 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.910    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.233 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.554     5.787    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp[14]
    SLICE_X65Y69         LUT6 (Prop_lut6_I2_O)        0.306     6.093 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.093    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.550 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.351     6.901    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_n_2
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.329     7.230 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1/O
                         net (fo=16, routed)          0.670     7.900    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1_n_0
    SLICE_X63Y66         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.533     5.533    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/clk_in
    SLICE_X63Y66         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[3]/C
                         clock pessimism              0.000     5.533    
                         clock uncertainty           -0.302     5.231    
    SLICE_X63Y66         FDRE (Setup_fdre_C_R)       -0.429     4.802    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.802    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                 -3.099    

Slack (VIOLATED) :        -2.959ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 2.824ns (59.334%)  route 1.935ns (40.666%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 5.532 - 4.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.706     3.000    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X66Y67         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDRE (Prop_fdre_C_Q)         0.518     3.518 f  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/Q
                         net (fo=3, routed)           0.501     4.019    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/N[2]
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.143    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.676 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.676    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.793 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.910 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.910    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.233 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.554     5.787    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp[14]
    SLICE_X65Y69         LUT6 (Prop_lut6_I2_O)        0.306     6.093 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.093    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.550 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.351     6.901    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_n_2
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.329     7.230 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1/O
                         net (fo=16, routed)          0.529     7.759    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1_n_0
    SLICE_X63Y67         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.532     5.532    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/clk_in
    SLICE_X63Y67         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[4]/C
                         clock pessimism              0.000     5.532    
                         clock uncertainty           -0.302     5.230    
    SLICE_X63Y67         FDRE (Setup_fdre_C_R)       -0.429     4.801    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.801    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                 -2.959    

Slack (VIOLATED) :        -2.959ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 2.824ns (59.334%)  route 1.935ns (40.666%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 5.532 - 4.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.706     3.000    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X66Y67         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDRE (Prop_fdre_C_Q)         0.518     3.518 f  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/Q
                         net (fo=3, routed)           0.501     4.019    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/N[2]
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.143    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.676 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.676    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.793 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.910 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.910    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.233 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.554     5.787    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp[14]
    SLICE_X65Y69         LUT6 (Prop_lut6_I2_O)        0.306     6.093 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.093    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.550 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.351     6.901    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_n_2
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.329     7.230 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1/O
                         net (fo=16, routed)          0.529     7.759    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1_n_0
    SLICE_X63Y67         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.532     5.532    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/clk_in
    SLICE_X63Y67         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[5]/C
                         clock pessimism              0.000     5.532    
                         clock uncertainty           -0.302     5.230    
    SLICE_X63Y67         FDRE (Setup_fdre_C_R)       -0.429     4.801    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.801    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                 -2.959    

Slack (VIOLATED) :        -2.959ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 2.824ns (59.334%)  route 1.935ns (40.666%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 5.532 - 4.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.706     3.000    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X66Y67         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDRE (Prop_fdre_C_Q)         0.518     3.518 f  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/Q
                         net (fo=3, routed)           0.501     4.019    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/N[2]
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.143    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.676 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.676    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.793 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.910 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.910    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.233 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.554     5.787    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp[14]
    SLICE_X65Y69         LUT6 (Prop_lut6_I2_O)        0.306     6.093 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.093    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.550 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.351     6.901    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_n_2
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.329     7.230 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1/O
                         net (fo=16, routed)          0.529     7.759    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1_n_0
    SLICE_X63Y67         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.532     5.532    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/clk_in
    SLICE_X63Y67         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[6]/C
                         clock pessimism              0.000     5.532    
                         clock uncertainty           -0.302     5.230    
    SLICE_X63Y67         FDRE (Setup_fdre_C_R)       -0.429     4.801    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.801    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                 -2.959    

Slack (VIOLATED) :        -2.959ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 2.824ns (59.334%)  route 1.935ns (40.666%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 5.532 - 4.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.706     3.000    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X66Y67         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDRE (Prop_fdre_C_Q)         0.518     3.518 f  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/Q
                         net (fo=3, routed)           0.501     4.019    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/N[2]
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.143    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.676 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.676    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.793 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.910 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.910    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.233 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.554     5.787    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp[14]
    SLICE_X65Y69         LUT6 (Prop_lut6_I2_O)        0.306     6.093 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.093    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.550 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.351     6.901    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_n_2
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.329     7.230 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1/O
                         net (fo=16, routed)          0.529     7.759    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1_n_0
    SLICE_X63Y67         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.532     5.532    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/clk_in
    SLICE_X63Y67         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[7]/C
                         clock pessimism              0.000     5.532    
                         clock uncertainty           -0.302     5.230    
    SLICE_X63Y67         FDRE (Setup_fdre_C_R)       -0.429     4.801    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.801    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                 -2.959    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 2.824ns (59.490%)  route 1.923ns (40.510%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 5.530 - 4.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.706     3.000    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X66Y67         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDRE (Prop_fdre_C_Q)         0.518     3.518 f  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/Q
                         net (fo=3, routed)           0.501     4.019    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/N[2]
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.143    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.676 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.676    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.793 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.910 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.910    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.233 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.554     5.787    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp[14]
    SLICE_X65Y69         LUT6 (Prop_lut6_I2_O)        0.306     6.093 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.093    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.550 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.351     6.901    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_n_2
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.329     7.230 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1/O
                         net (fo=16, routed)          0.517     7.747    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1_n_0
    SLICE_X63Y68         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.530     5.530    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/clk_in
    SLICE_X63Y68         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[10]/C
                         clock pessimism              0.000     5.530    
                         clock uncertainty           -0.302     5.228    
    SLICE_X63Y68         FDRE (Setup_fdre_C_R)       -0.429     4.799    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.799    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 2.824ns (59.490%)  route 1.923ns (40.510%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 5.530 - 4.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        1.706     3.000    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X66Y67         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDRE (Prop_fdre_C_Q)         0.518     3.518 f  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19_reg[3]/Q
                         net (fo=3, routed)           0.501     4.019    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/N[2]
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.143 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.143    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_i_3_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.676 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.676    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.793 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__0_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.910 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.910    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.233 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.554     5.787    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/minusOp[14]
    SLICE_X65Y69         LUT6 (Prop_lut6_I2_O)        0.306     6.093 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.093    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.550 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.351     6.901    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp_carry__0_n_2
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.329     7.230 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1/O
                         net (fo=16, routed)          0.517     7.747    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1_n_0
    SLICE_X63Y68         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.530     5.530    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/clk_in
    SLICE_X63Y68         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[11]/C
                         clock pessimism              0.000     5.530    
                         clock uncertainty           -0.302     5.228    
    SLICE_X63Y68         FDRE (Setup_fdre_C_R)       -0.429     4.799    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.799    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                 -2.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/slave_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.035%)  route 0.245ns (53.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.568     0.904    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X58Y70         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.164     1.068 r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg22_reg[0]/Q
                         net (fo=4, routed)           0.245     1.313    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/DEVICE[0]
    SLICE_X57Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.358 r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/slave[0]_i_1/O
                         net (fo=1, routed)           0.000     1.358    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/slave[0]_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/slave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.841     0.841    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/CLK
    SLICE_X57Y65         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/slave_reg[0]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.302     1.143    
    SLICE_X57Y65         FDRE (Hold_fdre_C_D)         0.091     1.234    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/slave_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/last_bit_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.923%)  route 0.269ns (59.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.552     0.888    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X49Y62         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21_reg[0]/Q
                         net (fo=11, routed)          0.269     1.297    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/CTRL[0]
    SLICE_X52Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.342 r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/last_bit_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     1.342    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/last_bit_rx[3]_i_1_n_0
    SLICE_X52Y63         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/last_bit_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.815     0.815    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/CLK
    SLICE_X52Y63         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/last_bit_rx_reg[3]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.302     1.117    
    SLICE_X52Y63         FDRE (Hold_fdre_C_D)         0.091     1.208    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/last_bit_rx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/last_bit_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.833%)  route 0.270ns (59.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.552     0.888    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X49Y62         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21_reg[0]/Q
                         net (fo=11, routed)          0.270     1.298    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/CTRL[0]
    SLICE_X52Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.343 r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/last_bit_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.343    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/last_bit_rx[4]_i_1_n_0
    SLICE_X52Y63         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/last_bit_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.815     0.815    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/CLK
    SLICE_X52Y63         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/last_bit_rx_reg[4]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.302     1.117    
    SLICE_X52Y63         FDRE (Hold_fdre_C_D)         0.092     1.209    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/last_bit_rx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/state_reg/D
                            (rising edge-triggered cell FDCE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.547%)  route 0.309ns (62.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.552     0.888    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X49Y62         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21_reg[0]/Q
                         net (fo=11, routed)          0.309     1.338    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/CTRL[0]
    SLICE_X46Y64         LUT5 (Prop_lut5_I0_O)        0.045     1.383 r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/state_i_1/O
                         net (fo=1, routed)           0.000     1.383    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/state_i_1_n_0
    SLICE_X46Y64         FDCE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.819     0.819    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/CLK
    SLICE_X46Y64         FDCE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/state_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.302     1.121    
    SLICE_X46Y64         FDCE (Hold_fdce_C_D)         0.120     1.241    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/state_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.801%)  route 0.293ns (61.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.572     0.908    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X59Y66         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20_reg[14]/Q
                         net (fo=2, routed)           0.293     1.342    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/DATA[14]
    SLICE_X50Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.387 r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer[14]_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer[14]_i_1_n_0
    SLICE_X50Y65         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.814     0.814    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/CLK
    SLICE_X50Y65         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[14]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.302     1.116    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.120     1.236    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.354%)  route 0.275ns (59.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.573     0.909    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X55Y62         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20_reg[2]/Q
                         net (fo=2, routed)           0.275     1.325    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/DATA[2]
    SLICE_X53Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.370 r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.370    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer[2]_i_1_n_0
    SLICE_X53Y62         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.816     0.816    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/CLK
    SLICE_X53Y62         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[2]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.302     1.118    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.091     1.209    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.227ns (48.589%)  route 0.240ns (51.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.573     0.909    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X55Y62         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20_reg[4]/Q
                         net (fo=2, routed)           0.240     1.277    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/DATA[4]
    SLICE_X53Y62         LUT4 (Prop_lut4_I3_O)        0.099     1.376 r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.376    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer[4]_i_1_n_0
    SLICE_X53Y62         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.816     0.816    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/CLK
    SLICE_X53Y62         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[4]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.302     1.118    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.092     1.210    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/rd_ptr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.308ns (60.517%)  route 0.201ns (39.483%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.569     0.905    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/axif_fifo_aclk
    SLICE_X54Y81         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/rd_ptr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/rd_ptr_r_reg[10]/Q
                         net (fo=6, routed)           0.201     1.270    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/rd_ptr_r_reg[11][1]
    SLICE_X59Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.414 r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[0][11]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.414    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/rd_bin[11]
    SLICE_X59Y80         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.837     0.837    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/fifo_clk_i
    SLICE_X59Y80         FDRE                                         r  design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[0][11]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.302     1.139    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.102     1.241    design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/g_async.i_sync_rd2wr/i_sync/data_r_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.147%)  route 0.289ns (60.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.573     0.909    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X59Y65         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20_reg[12]/Q
                         net (fo=2, routed)           0.289     1.339    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/DATA[12]
    SLICE_X51Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.384 r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer[12]_i_1/O
                         net (fo=1, routed)           0.000     1.384    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer[12]_i_1_n_0
    SLICE_X51Y65         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.814     0.814    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/CLK
    SLICE_X51Y65         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[12]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.302     1.116    
    SLICE_X51Y65         FDRE (Hold_fdre_C_D)         0.091     1.207    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.226ns (47.192%)  route 0.253ns (52.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/Processing_System/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/Processing_System/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6586, routed)        0.573     0.909    design_2_i/comblock_0/U0/axil_regs_inst/axil_regs_aclk
    SLICE_X55Y62         FDRE                                         r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20_reg[5]/Q
                         net (fo=2, routed)           0.253     1.289    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/DATA[5]
    SLICE_X53Y62         LUT4 (Prop_lut4_I3_O)        0.098     1.387 r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer[5]_i_1_n_0
    SLICE_X53Y62         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.816     0.816    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/CLK
    SLICE_X53Y62         FDRE                                         r  design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[5]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.302     1.118    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.092     1.210    design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]
  To Clock:  design_2_i/util_ds_buf_1/U0/BUFG_O[0]

Setup :           41  Failing Endpoints,  Worst Slack       -1.515ns,  Total Violation      -16.633ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.515ns  (required time - arrival time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall@15.000ns)
  Data Path Delay:        4.167ns  (logic 1.029ns (24.696%)  route 3.138ns (75.304%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 17.593 - 16.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall edge)
                                                     15.000    15.000 f  
    N22                  IBUFDS                       0.000    15.000 f  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=3, routed)           3.129    18.129    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[1]
    SLICE_X98Y74         LUT2 (Prop_lut2_I1_O)        0.125    18.254 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    18.254    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.787 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    18.796    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.913 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.913    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]_i_1_n_0
    SLICE_X98Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.167 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[8]_i_1/CO[0]
                         net (fo=1, routed)           0.000    19.167    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[8]
    SLICE_X98Y76         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.593    17.593    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y76         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[8]/C
                         clock pessimism              0.000    17.593    
                         clock uncertainty           -0.035    17.557    
    SLICE_X98Y76         FDRE (Setup_fdre_C_D)        0.094    17.651    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         17.651    
                         arrival time                         -19.167    
  -------------------------------------------------------------------
                         slack                                 -1.515    

Slack (VIOLATED) :        -1.454ns  (required time - arrival time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall@15.000ns)
  Data Path Delay:        4.119ns  (logic 0.981ns (23.819%)  route 3.138ns (76.181%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 17.591 - 16.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall edge)
                                                     15.000    15.000 f  
    N22                  IBUFDS                       0.000    15.000 f  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=3, routed)           3.129    18.129    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[1]
    SLICE_X98Y74         LUT2 (Prop_lut2_I1_O)        0.125    18.254 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    18.254    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.787 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    18.796    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.119 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.119    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[5]
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.591    17.591    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[5]/C
                         clock pessimism              0.000    17.591    
                         clock uncertainty           -0.035    17.555    
    SLICE_X98Y75         FDRE (Setup_fdre_C_D)        0.109    17.664    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         17.664    
                         arrival time                         -19.119    
  -------------------------------------------------------------------
                         slack                                 -1.454    

Slack (VIOLATED) :        -1.446ns  (required time - arrival time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall@15.000ns)
  Data Path Delay:        4.111ns  (logic 0.973ns (23.670%)  route 3.138ns (76.330%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 17.591 - 16.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall edge)
                                                     15.000    15.000 f  
    N22                  IBUFDS                       0.000    15.000 f  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=3, routed)           3.129    18.129    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[1]
    SLICE_X98Y74         LUT2 (Prop_lut2_I1_O)        0.125    18.254 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    18.254    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.787 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    18.796    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.111 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.111    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[7]
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.591    17.591    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]/C
                         clock pessimism              0.000    17.591    
                         clock uncertainty           -0.035    17.555    
    SLICE_X98Y75         FDRE (Setup_fdre_C_D)        0.109    17.664    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         17.664    
                         arrival time                         -19.111    
  -------------------------------------------------------------------
                         slack                                 -1.446    

Slack (VIOLATED) :        -1.370ns  (required time - arrival time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall@15.000ns)
  Data Path Delay:        4.035ns  (logic 0.897ns (22.233%)  route 3.138ns (77.767%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 17.591 - 16.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall edge)
                                                     15.000    15.000 f  
    N22                  IBUFDS                       0.000    15.000 f  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=3, routed)           3.129    18.129    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[1]
    SLICE_X98Y74         LUT2 (Prop_lut2_I1_O)        0.125    18.254 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    18.254    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.787 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    18.796    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.035 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    19.035    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[6]
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.591    17.591    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[6]/C
                         clock pessimism              0.000    17.591    
                         clock uncertainty           -0.035    17.555    
    SLICE_X98Y75         FDRE (Setup_fdre_C_D)        0.109    17.664    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         17.664    
                         arrival time                         -19.035    
  -------------------------------------------------------------------
                         slack                                 -1.370    

Slack (VIOLATED) :        -1.350ns  (required time - arrival time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall@15.000ns)
  Data Path Delay:        4.015ns  (logic 0.877ns (21.845%)  route 3.138ns (78.155%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 17.591 - 16.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall edge)
                                                     15.000    15.000 f  
    N22                  IBUFDS                       0.000    15.000 f  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=3, routed)           3.129    18.129    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[1]
    SLICE_X98Y74         LUT2 (Prop_lut2_I1_O)        0.125    18.254 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    18.254    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.787 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    18.796    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.015 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    19.015    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[4]
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.591    17.591    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[4]/C
                         clock pessimism              0.000    17.591    
                         clock uncertainty           -0.035    17.555    
    SLICE_X98Y75         FDRE (Setup_fdre_C_D)        0.109    17.664    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         17.664    
                         arrival time                         -19.015    
  -------------------------------------------------------------------
                         slack                                 -1.350    

Slack (VIOLATED) :        -1.232ns  (required time - arrival time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall@15.000ns)
  Data Path Delay:        3.897ns  (logic 0.768ns (19.709%)  route 3.129ns (80.291%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 17.591 - 16.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall edge)
                                                     15.000    15.000 f  
    N22                  IBUFDS                       0.000    15.000 f  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=3, routed)           3.129    18.129    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[1]
    SLICE_X98Y74         LUT2 (Prop_lut2_I1_O)        0.125    18.254 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    18.254    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.897 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.897    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[3]
    SLICE_X98Y74         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.591    17.591    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y74         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]/C
                         clock pessimism              0.000    17.591    
                         clock uncertainty           -0.035    17.555    
    SLICE_X98Y74         FDRE (Setup_fdre_C_D)        0.109    17.664    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         17.664    
                         arrival time                         -18.897    
  -------------------------------------------------------------------
                         slack                                 -1.232    

Slack (VIOLATED) :        -1.167ns  (required time - arrival time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall@15.000ns)
  Data Path Delay:        3.832ns  (logic 0.703ns (18.347%)  route 3.129ns (81.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 17.591 - 16.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall edge)
                                                     15.000    15.000 f  
    N22                  IBUFDS                       0.000    15.000 f  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=3, routed)           3.129    18.129    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[1]
    SLICE_X98Y74         LUT2 (Prop_lut2_I1_O)        0.125    18.254 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    18.254    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.832 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.832    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[2]
    SLICE_X98Y74         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.591    17.591    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y74         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[2]/C
                         clock pessimism              0.000    17.591    
                         clock uncertainty           -0.035    17.555    
    SLICE_X98Y74         FDRE (Setup_fdre_C_D)        0.109    17.664    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         17.664    
                         arrival time                         -18.832    
  -------------------------------------------------------------------
                         slack                                 -1.167    

Slack (VIOLATED) :        -0.819ns  (required time - arrival time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall@15.000ns)
  Data Path Delay:        3.484ns  (logic 0.355ns (10.191%)  route 3.129ns (89.809%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 17.591 - 16.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall edge)
                                                     15.000    15.000 f  
    N22                  IBUFDS                       0.000    15.000 f  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=3, routed)           3.129    18.129    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[1]
    SLICE_X98Y74         LUT2 (Prop_lut2_I1_O)        0.125    18.254 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    18.254    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    18.484 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.484    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[1]
    SLICE_X98Y74         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.591    17.591    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y74         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[1]/C
                         clock pessimism              0.000    17.591    
                         clock uncertainty           -0.035    17.555    
    SLICE_X98Y74         FDRE (Setup_fdre_C_D)        0.109    17.664    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         17.664    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -0.819    

Slack (VIOLATED) :        -0.476ns  (required time - arrival time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[15].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/mstrigger_0/U0/diff/x_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall@15.000ns)
  Data Path Delay:        2.920ns  (logic 0.000ns (0.000%)  route 2.920ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 17.526 - 16.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall edge)
                                                     15.000    15.000 f  
    B19                  IBUFDS                       0.000    15.000 f  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[15].IBUFDS_I/O
                         net (fo=4, routed)           2.920    17.920    design_2_i/Comblock_PL/timestamp/mstrigger_0/U0/diff/din[15]
    SLICE_X58Y69         FDCE                                         f  design_2_i/Comblock_PL/timestamp/mstrigger_0/U0/diff/x_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.526    17.526    design_2_i/Comblock_PL/timestamp/mstrigger_0/U0/diff/clk
    SLICE_X58Y69         FDCE                                         r  design_2_i/Comblock_PL/timestamp/mstrigger_0/U0/diff/x_reg[1][7]/C
                         clock pessimism              0.000    17.526    
                         clock uncertainty           -0.035    17.490    
    SLICE_X58Y69         FDCE (Setup_fdce_C_D)       -0.046    17.444    design_2_i/Comblock_PL/timestamp/mstrigger_0/U0/diff/x_reg[1][7]
  -------------------------------------------------------------------
                         required time                         17.444    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.396ns  (required time - arrival time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/shift_register/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@16.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall@15.000ns)
  Data Path Delay:        3.050ns  (logic 0.000ns (0.000%)  route 3.050ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 17.532 - 16.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 15.000 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] fall edge)
                                                     15.000    15.000 f  
    P17                  IBUFDS                       0.000    15.000 f  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=3, routed)           3.050    18.050    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/shift_register/U0/i_synth/i_bb_inst/d[0]
    SLICE_X58Y85         SRLC32E                                      f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/shift_register/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.532    17.532    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/shift_register/U0/i_synth/i_bb_inst/clk
    SLICE_X58Y85         SRLC32E                                      r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/shift_register/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/CLK
                         clock pessimism              0.000    17.532    
                         clock uncertainty           -0.035    17.496    
    SLICE_X58Y85         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.158    17.654    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/shift_register/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32
  -------------------------------------------------------------------
                         required time                         17.654    
                         arrival time                         -18.050    
  -------------------------------------------------------------------
                         slack                                 -0.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[3].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.296ns (13.359%)  route 1.920ns (86.641%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise edge)
                                                      0.000     0.000 r  
    J18                  IBUFDS                       0.000     0.000 r  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[3].IBUFDS_I/O
                         net (fo=3, routed)           1.920     1.920    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[3]
    SLICE_X98Y74         LUT2 (Prop_lut2_I1_O)        0.101     2.021 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_2/O
                         net (fo=1, routed)           0.000     2.021    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_2_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195     2.216 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.216    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[3]
    SLICE_X98Y74         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.765     1.765    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y74         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]/C
                         clock pessimism              0.000     1.765    
                         clock uncertainty            0.035     1.800    
    SLICE_X98Y74         FDRE (Hold_fdre_C_D)         0.356     2.156    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[7].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.296ns (13.359%)  route 1.920ns (86.641%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise edge)
                                                      0.000     0.000 r  
    R20                  IBUFDS                       0.000     0.000 r  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[7].IBUFDS_I/O
                         net (fo=3, routed)           1.920     1.920    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[7]
    SLICE_X98Y75         LUT2 (Prop_lut2_I1_O)        0.101     2.021 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[7]_i_2/O
                         net (fo=1, routed)           0.000     2.021    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[7]_i_2_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195     2.216 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.216    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[7]
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.765     1.765    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]/C
                         clock pessimism              0.000     1.765    
                         clock uncertainty            0.035     1.800    
    SLICE_X98Y75         FDRE (Hold_fdre_C_D)         0.356     2.156    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[6].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.111ns (10.106%)  route 0.987ns (89.894%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise edge)
                                                      0.000     0.000 r  
    J21                  IBUFDS                       0.000     0.000 r  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[6].IBUFDS_I/O
                         net (fo=3, routed)           0.987     0.987    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[6]
    SLICE_X98Y75         LUT2 (Prop_lut2_I1_O)        0.046     1.033 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[7]_i_3/O
                         net (fo=1, routed)           0.000     1.033    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[7]_i_3_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.098 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.098    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[6]
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.862     0.862    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[6]/C
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.035     0.897    
    SLICE_X98Y75         FDRE (Hold_fdre_C_D)         0.134     1.031    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[10].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.292ns (13.068%)  route 1.942ns (86.932%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise edge)
                                                      0.000     0.000 r  
    P20                  IBUFDS                       0.000     0.000 r  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[10].IBUFDS_I/O
                         net (fo=4, routed)           1.942     1.942    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[10]
    SLICE_X98Y74         LUT2 (Prop_lut2_I0_O)        0.101     2.043 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_3/O
                         net (fo=1, routed)           0.000     2.043    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_3_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191     2.234 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.234    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[2]
    SLICE_X98Y74         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.765     1.765    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y74         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[2]/C
                         clock pessimism              0.000     1.765    
                         clock uncertainty            0.035     1.800    
    SLICE_X98Y74         FDRE (Hold_fdre_C_D)         0.356     2.156    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[13].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.277ns (12.379%)  route 1.961ns (87.621%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise edge)
                                                      0.000     0.000 r  
    J16                  IBUFDS                       0.000     0.000 r  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[13].IBUFDS_I/O
                         net (fo=4, routed)           1.961     1.961    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[13]
    SLICE_X98Y75         LUT2 (Prop_lut2_I0_O)        0.101     2.062 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[7]_i_4/O
                         net (fo=1, routed)           0.000     2.062    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[7]_i_4_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176     2.238 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.238    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[5]
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.765     1.765    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[5]/C
                         clock pessimism              0.000     1.765    
                         clock uncertainty            0.035     1.800    
    SLICE_X98Y75         FDRE (Hold_fdre_C_D)         0.356     2.156    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[4].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.116ns (10.235%)  route 1.017ns (89.765%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise edge)
                                                      0.000     0.000 r  
    L21                  IBUFDS                       0.000     0.000 r  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[4].IBUFDS_I/O
                         net (fo=3, routed)           1.017     1.017    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[4]
    SLICE_X98Y75         LUT2 (Prop_lut2_I1_O)        0.046     1.063 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[7]_i_5/O
                         net (fo=1, routed)           0.000     1.063    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[7]_i_5_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.133 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.133    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[4]
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.862     0.862    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y75         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[4]/C
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.035     0.897    
    SLICE_X98Y75         FDRE (Hold_fdre_C_D)         0.134     1.031    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[9].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.112ns (9.852%)  route 1.025ns (90.148%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise edge)
                                                      0.000     0.000 r  
    N17                  IBUFDS                       0.000     0.000 r  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[9].IBUFDS_I/O
                         net (fo=4, routed)           1.025     1.025    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[9]
    SLICE_X98Y74         LUT2 (Prop_lut2_I0_O)        0.046     1.071 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4/O
                         net (fo=1, routed)           0.000     1.071    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_4_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.137 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.137    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[1]
    SLICE_X98Y74         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.862     0.862    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y74         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[1]/C
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.035     0.897    
    SLICE_X98Y74         FDRE (Hold_fdre_C_D)         0.134     1.031    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[15].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/shift_register/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.000ns (0.000%)  route 1.179ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise edge)
                                                      0.000     0.000 r  
    B19                  IBUFDS                       0.000     0.000 r  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[15].IBUFDS_I/O
                         net (fo=4, routed)           1.179     1.179    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/shift_register/U0/i_synth/i_bb_inst/d[15]
    SLICE_X58Y88         SRLC32E                                      r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/shift_register/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.845     0.845    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/shift_register/U0/i_synth/i_bb_inst/clk
    SLICE_X58Y88         SRLC32E                                      r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/shift_register/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][15]_srl32/CLK
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.035     0.880    
    SLICE_X58Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.182     1.062    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/shift_register/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[8].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.293ns (12.814%)  route 1.993ns (87.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise edge)
                                                      0.000     0.000 r  
    R19                  IBUFDS                       0.000     0.000 r  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[8].IBUFDS_I/O
                         net (fo=4, routed)           1.993     1.993    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[8]
    SLICE_X98Y74         LUT2 (Prop_lut2_I0_O)        0.101     2.095 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_5/O
                         net (fo=1, routed)           0.000     2.095    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_5_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192     2.286 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.286    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[0]
    SLICE_X98Y74         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.765     1.765    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y74         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[0]/C
                         clock pessimism              0.000     1.765    
                         clock uncertainty            0.035     1.800    
    SLICE_X98Y74         FDRE (Hold_fdre_C_D)         0.356     2.156    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[15].IBUFDS_I/O
                            (clock source 'design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.191ns (16.351%)  route 0.977ns (83.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] rise edge)
                                                      0.000     0.000 r  
    B19                  IBUFDS                       0.000     0.000 r  design_2_i/ADC_Controller/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[15].IBUFDS_I/O
                         net (fo=4, routed)           0.977     0.977    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/Din[15]
    SLICE_X98Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.118     1.095 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.095    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[7]_i_1_n_0
    SLICE_X98Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     1.168 r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[8]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.168    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/plusOp[8]
    SLICE_X98Y76         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.863     0.863    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/clk_in
    SLICE_X98Y76         FDRE                                         r  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[8]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.035     0.898    
    SLICE_X98Y76         FDRE (Hold_fdre_C_D)         0.129     1.027    design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_2_i/util_ds_buf_1/U0/BUFG_O[0]
  To Clock:  design_2_i/util_ds_buf_1/U0/BUFG_O[0]

Setup :           22  Failing Endpoints,  Worst Slack       -0.493ns,  Total Violation       -4.360ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.493ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[24]/CLR
                            (recovery check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.580ns (14.301%)  route 3.476ns (85.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 5.541 - 4.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.638     1.638    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.065     3.159    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/RST
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.283 f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2/O
                         net (fo=35, routed)          2.411     5.694    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2_n_0
    SLICE_X66Y95         FDCE                                         f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.541     5.541    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/CLK
    SLICE_X66Y95         FDCE                                         r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[24]/C
                         clock pessimism              0.014     5.555    
                         clock uncertainty           -0.035     5.519    
    SLICE_X66Y95         FDCE (Recov_fdce_C_CLR)     -0.319     5.200    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                 -0.493    

Slack (VIOLATED) :        -0.493ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[30]/CLR
                            (recovery check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.580ns (14.301%)  route 3.476ns (85.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 5.541 - 4.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.638     1.638    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.065     3.159    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/RST
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.283 f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2/O
                         net (fo=35, routed)          2.411     5.694    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2_n_0
    SLICE_X66Y95         FDCE                                         f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.541     5.541    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/CLK
    SLICE_X66Y95         FDCE                                         r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[30]/C
                         clock pessimism              0.014     5.555    
                         clock uncertainty           -0.035     5.519    
    SLICE_X66Y95         FDCE (Recov_fdce_C_CLR)     -0.319     5.200    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                 -0.493    

Slack (VIOLATED) :        -0.355ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[17]/CLR
                            (recovery check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.580ns (14.807%)  route 3.337ns (85.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 5.541 - 4.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.638     1.638    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.065     3.159    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/RST
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.283 f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2/O
                         net (fo=35, routed)          2.272     5.555    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2_n_0
    SLICE_X66Y94         FDCE                                         f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.541     5.541    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/CLK
    SLICE_X66Y94         FDCE                                         r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[17]/C
                         clock pessimism              0.014     5.555    
                         clock uncertainty           -0.035     5.519    
    SLICE_X66Y94         FDCE (Recov_fdce_C_CLR)     -0.319     5.200    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                 -0.355    

Slack (VIOLATED) :        -0.355ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[18]/CLR
                            (recovery check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.580ns (14.807%)  route 3.337ns (85.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 5.541 - 4.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.638     1.638    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.065     3.159    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/RST
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.283 f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2/O
                         net (fo=35, routed)          2.272     5.555    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2_n_0
    SLICE_X66Y94         FDCE                                         f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.541     5.541    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/CLK
    SLICE_X66Y94         FDCE                                         r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[18]/C
                         clock pessimism              0.014     5.555    
                         clock uncertainty           -0.035     5.519    
    SLICE_X66Y94         FDCE (Recov_fdce_C_CLR)     -0.319     5.200    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                 -0.355    

Slack (VIOLATED) :        -0.355ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[19]/CLR
                            (recovery check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.580ns (14.807%)  route 3.337ns (85.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 5.541 - 4.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.638     1.638    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.065     3.159    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/RST
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.283 f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2/O
                         net (fo=35, routed)          2.272     5.555    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2_n_0
    SLICE_X66Y94         FDCE                                         f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.541     5.541    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/CLK
    SLICE_X66Y94         FDCE                                         r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[19]/C
                         clock pessimism              0.014     5.555    
                         clock uncertainty           -0.035     5.519    
    SLICE_X66Y94         FDCE (Recov_fdce_C_CLR)     -0.319     5.200    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                 -0.355    

Slack (VIOLATED) :        -0.355ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[20]/CLR
                            (recovery check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.580ns (14.807%)  route 3.337ns (85.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 5.541 - 4.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.638     1.638    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.065     3.159    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/RST
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.283 f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2/O
                         net (fo=35, routed)          2.272     5.555    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2_n_0
    SLICE_X66Y94         FDCE                                         f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.541     5.541    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/CLK
    SLICE_X66Y94         FDCE                                         r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[20]/C
                         clock pessimism              0.014     5.555    
                         clock uncertainty           -0.035     5.519    
    SLICE_X66Y94         FDCE (Recov_fdce_C_CLR)     -0.319     5.200    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                 -0.355    

Slack (VIOLATED) :        -0.302ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/Trig_Gen/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.580ns (15.604%)  route 3.137ns (84.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 5.493 - 4.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.638     1.638    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          2.562     4.656    design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/Trig_Gen/Trig_resetn
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.780 f  design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/Trig_Gen/FSM_onehot_state[3]_i_2/O
                         net (fo=4, routed)           0.575     5.355    design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/Trig_Gen/FSM_onehot_state[3]_i_2_n_0
    SLICE_X40Y39         FDCE                                         f  design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/Trig_Gen/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.493     5.493    design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/Trig_Gen/Trig_clk
    SLICE_X40Y39         FDCE                                         r  design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/Trig_Gen/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     5.493    
                         clock uncertainty           -0.035     5.458    
    SLICE_X40Y39         FDCE (Recov_fdce_C_CLR)     -0.405     5.053    design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/Trig_Gen/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.053    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                 -0.302    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[13]/CLR
                            (recovery check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.580ns (15.389%)  route 3.189ns (84.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 5.541 - 4.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.638     1.638    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.065     3.159    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/RST
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.283 f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2/O
                         net (fo=35, routed)          2.124     5.407    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2_n_0
    SLICE_X66Y93         FDCE                                         f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.541     5.541    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/CLK
    SLICE_X66Y93         FDCE                                         r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[13]/C
                         clock pessimism              0.014     5.555    
                         clock uncertainty           -0.035     5.519    
    SLICE_X66Y93         FDCE (Recov_fdce_C_CLR)     -0.319     5.200    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[14]/CLR
                            (recovery check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.580ns (15.389%)  route 3.189ns (84.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 5.541 - 4.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.638     1.638    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.065     3.159    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/RST
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.283 f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2/O
                         net (fo=35, routed)          2.124     5.407    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2_n_0
    SLICE_X66Y93         FDCE                                         f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.541     5.541    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/CLK
    SLICE_X66Y93         FDCE                                         r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[14]/C
                         clock pessimism              0.014     5.555    
                         clock uncertainty           -0.035     5.519    
    SLICE_X66Y93         FDCE (Recov_fdce_C_CLR)     -0.319     5.200    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[15]/CLR
                            (recovery check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@4.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.580ns (15.389%)  route 3.189ns (84.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 5.541 - 4.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.638     1.638    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.065     3.159    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/RST
    SLICE_X53Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.283 f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2/O
                         net (fo=35, routed)          2.124     5.407    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2_n_0
    SLICE_X66Y93         FDCE                                         f  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        1.541     5.541    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/CLK
    SLICE_X66Y93         FDCE                                         r  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[15]/C
                         clock pessimism              0.014     5.555    
                         clock uncertainty           -0.035     5.519    
    SLICE_X66Y93         FDCE (Recov_fdce_C_CLR)     -0.319     5.200    design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                 -0.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tsf_reg[1]/CLR
                            (removal check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.133%)  route 0.654ns (77.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.547     0.547    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          0.237     0.924    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/rst
    SLICE_X45Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss[31]_i_3/O
                         net (fo=129, routed)         0.418     1.387    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[31]_0
    SLICE_X60Y70         FDCE                                         f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tsf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.837     0.837    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X60Y70         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tsf_reg[1]/C
                         clock pessimism             -0.005     0.832    
    SLICE_X60Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.740    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tsf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tsf_reg[2]/CLR
                            (removal check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.133%)  route 0.654ns (77.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.547     0.547    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          0.237     0.924    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/rst
    SLICE_X45Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss[31]_i_3/O
                         net (fo=129, routed)         0.418     1.387    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[31]_0
    SLICE_X60Y70         FDCE                                         f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tsf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.837     0.837    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X60Y70         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tsf_reg[2]/C
                         clock pessimism             -0.005     0.832    
    SLICE_X60Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.740    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tsf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[1]/CLR
                            (removal check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.133%)  route 0.654ns (77.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.547     0.547    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          0.237     0.924    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/rst
    SLICE_X45Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss[31]_i_3/O
                         net (fo=129, routed)         0.418     1.387    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[31]_0
    SLICE_X60Y70         FDCE                                         f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.837     0.837    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X60Y70         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[1]/C
                         clock pessimism             -0.005     0.832    
    SLICE_X60Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.740    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[2]/CLR
                            (removal check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.133%)  route 0.654ns (77.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.547     0.547    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          0.237     0.924    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/rst
    SLICE_X45Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss[31]_i_3/O
                         net (fo=129, routed)         0.418     1.387    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[31]_0
    SLICE_X60Y70         FDCE                                         f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.837     0.837    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X60Y70         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[2]/C
                         clock pessimism             -0.005     0.832    
    SLICE_X60Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.740    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/hold_reg/CLR
                            (removal check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.246%)  route 0.733ns (79.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.547     0.547    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          0.237     0.924    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/rst
    SLICE_X45Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss[31]_i_3/O
                         net (fo=129, routed)         0.496     1.465    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[31]_0
    SLICE_X61Y72         FDCE                                         f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/hold_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.835     0.835    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X61Y72         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/hold_reg/C
                         clock pessimism             -0.005     0.830    
    SLICE_X61Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/hold_reg
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[0]/CLR
                            (removal check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.246%)  route 0.733ns (79.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.547     0.547    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          0.237     0.924    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/rst
    SLICE_X45Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss[31]_i_3/O
                         net (fo=129, routed)         0.496     1.465    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[31]_0
    SLICE_X61Y72         FDCE                                         f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.835     0.835    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X61Y72         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[0]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X61Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[3]/CLR
                            (removal check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.246%)  route 0.733ns (79.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.547     0.547    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          0.237     0.924    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/rst
    SLICE_X45Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss[31]_i_3/O
                         net (fo=129, routed)         0.496     1.465    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[31]_0
    SLICE_X61Y72         FDCE                                         f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.835     0.835    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X61Y72         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[3]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X61Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[4]/CLR
                            (removal check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.246%)  route 0.733ns (79.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.547     0.547    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          0.237     0.924    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/rst
    SLICE_X45Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss[31]_i_3/O
                         net (fo=129, routed)         0.496     1.465    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[31]_0
    SLICE_X61Y72         FDCE                                         f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.835     0.835    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/fclk
    SLICE_X61Y72         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[4]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X61Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/timestamp_1/U0/timer_component/ts_reg[0]/CLR
                            (removal check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.186ns (20.151%)  route 0.737ns (79.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.547     0.547    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          0.237     0.924    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/rst
    SLICE_X45Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss[31]_i_3/O
                         net (fo=129, routed)         0.500     1.470    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/timer_component/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X60Y72         FDCE                                         f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/timer_component/ts_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.835     0.835    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/timer_component/fclk
    SLICE_X60Y72         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/timer_component/ts_reg[0]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X60Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/timer_component/ts_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_2_i/Comblock_PL/timestamp/timestamp_1/U0/timer_component/ts_reg[1]/CLR
                            (removal check against rising-edge clock design_2_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.186ns (20.151%)  route 0.737ns (79.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.547     0.547    design_2_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  design_2_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          0.237     0.924    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/rst
    SLICE_X45Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.969 f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss[31]_i_3/O
                         net (fo=129, routed)         0.500     1.470    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/timer_component/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X60Y72         FDCE                                         f  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/timer_component/ts_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_2_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_2_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=3693, routed)        0.835     0.835    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/timer_component/fclk
    SLICE_X60Y72         FDCE                                         r  design_2_i/Comblock_PL/timestamp/timestamp_1/U0/timer_component/ts_reg[1]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X60Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    design_2_i/Comblock_PL/timestamp/timestamp_1/U0/timer_component/ts_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.732    





