/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE/DATA OF ARTISAN COMPONENTS, INC.
 *      
 *      Copyright (c) 2022 Artisan Components, Inc.  All Rights Reserved.
 *      
 *      Use of this Software/Data is subject to the terms and conditions of
 *      the applicable license agreement between Artisan Components, Inc. and
 *      UMC.  In addition, this Software/Data
 *      is protected by copyright law and international treaties.
 *      
 *      The copyright notice(s) in this Software/Data does not indicate actual
 *      or intended publication of this Software/Data.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   USERLIB
 *      Instance Name:  RA1SH_64_128
 *      Words:          128
 *      Word Width:     64
 *      Mux:            4
 *      Pipeline:       No
 *      Process:        slow
 *      Delays:		max
 *
 *      Creation Date:  2022-06-04 16:14:14Z
 *      Version:        2001Q4V0
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2022-06-04 16:14:14Z";
	comment			: "Confidential Information of Artisan Components, Inc.  Use subject to Artisan Components license. Copyright (c) 2022 Artisan Components, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 125.000;
	nom_voltage		: 1.620;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
        default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.0035;
	default_input_pin_cap		: 0.0035;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 4.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.00181;
	k_temp_cell_rise		: 0.00181;
	k_temp_hold_fall                : 0.00181;
	k_temp_hold_rise                : 0.00181;
	k_temp_min_pulse_width_high     : 0.00181;
	k_temp_min_pulse_width_low      : 0.00181;
	k_temp_min_period               : 0.00181;
	k_temp_rise_propagation         : 0.00181;
	k_temp_fall_propagation         : 0.00181;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.00181;
	k_temp_recovery_rise            : 0.00181;
	k_temp_setup_fall               : 0.00181;
	k_temp_setup_rise               : 0.00181;
	k_volt_cell_fall                : -0.65387;
	k_volt_cell_rise                : -0.65387;
	k_volt_hold_fall                : -0.65387;
	k_volt_hold_rise                : -0.65387;
	k_volt_min_pulse_width_high     : -0.65387;
	k_volt_min_pulse_width_low      : -0.65387;
	k_volt_min_period               : -0.65387;
	k_volt_rise_propagation         : -0.65387;
	k_volt_fall_propagation         : -0.65387;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : -0.65387;
	k_volt_recovery_rise            : -0.65387;
	k_volt_setup_fall               : -0.65387;
	k_volt_setup_rise               : -0.65387;
	operating_conditions(slow) {
		process	 : 1;
		temperature	 : 125.000;
		voltage	 : 1.620;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : slow;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
	output_voltage(GENERAL) {
		vol	 : 0.4;
		voh	 : VDD - 0.4;
		vomin	 : -0.5;
		vomax	 : VDD + 0.5;
	}
	input_voltage(CMOS) {
		vil	 : 0.3 * VDD;
		vih	 : 0.7 * VDD;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
	input_voltage(TTL) {
		vil	 : 0.8;
		vih	 : 2;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
        lu_table_template(RA1SH_64_128_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(RA1SH_64_128_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(RA1SH_64_128_load_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
        }
        power_lut_template(RA1SH_64_128_passive_energy_template_1x2) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (RA1SH_64_128_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 64;
		bit_from : 63;
		bit_to : 0 ;
		downto : true ;
	}
	type (RA1SH_64_128_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 7;
		bit_from : 6;
		bit_to : 0 ;
		downto : true ;
	}
cell(RA1SH_64_128) {
	area		 : 141205.545;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 7;
		word_width : 64;
	}
	bus(Q)	 {
		bus_type : RA1SH_64_128_DATA;
		direction : output;
		max_capacitance : 2.222;
		capacitance : 0.022;
                three_state : "OEN" ;
                memory_read() {
			address : A;
		}
		timing() {
			related_pin :	"CLK" ;
			timing_type : rising_edge;
			timing_sense : non_unate;
			cell_rise(RA1SH_64_128_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "2.045, 2.191, 2.343, 2.641, 3.238", \
			  "2.099, 2.245, 2.397, 2.695, 3.292", \
			  "2.207, 2.353, 2.505, 2.803, 3.399", \
			  "2.422, 2.568, 2.720, 3.018, 3.615", \
			  "2.557, 2.703, 2.855, 3.153, 3.749" \
			)
			}
			rise_transition(RA1SH_64_128_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.095, 0.406, 0.729, 1.363, 2.631")
			}
			cell_fall(RA1SH_64_128_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "2.047, 2.141, 2.238, 2.430, 2.813", \
			  "2.101, 2.195, 2.292, 2.484, 2.867", \
			  "2.209, 2.303, 2.400, 2.591, 2.974", \
			  "2.424, 2.518, 2.615, 2.807, 3.190", \
			  "2.559, 2.653, 2.750, 2.942, 3.324" \
			)
			}
			fall_transition(RA1SH_64_128_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.054, 0.238, 0.428, 0.801, 1.548")
		}	}
		timing() {
			related_pin :	"OEN" ;
                        timing_type : three_state_disable ;
			timing_sense : non_unate;

			cell_rise(RA1SH_64_128_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "1.038, 1.060, 1.212, 1.510, 2.106", \
			  "1.058, 1.109, 1.260, 1.559, 2.155", \
			  "1.097, 1.206, 1.357, 1.656, 2.252", \
			  "1.253, 1.400, 1.551, 1.850, 2.446", \
			  "1.374, 1.521, 1.673, 1.971, 2.567" \
			)
                       }
			rise_transition(RA1SH_64_128_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.095, 0.406, 0.729, 1.363, 2.631")
			}
			cell_fall(RA1SH_64_128_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "1.038, 1.038, 1.038, 1.189, 1.572", \
			  "1.058, 1.058, 1.058, 1.238, 1.621", \
			  "1.097, 1.097, 1.143, 1.335, 1.718", \
			  "1.176, 1.240, 1.337, 1.529, 1.912", \
			  "1.267, 1.361, 1.458, 1.650, 2.033" \
			)
			}
			fall_transition(RA1SH_64_128_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.054, 0.238, 0.428, 0.801, 1.548")
		}	}
		timing() {
			related_pin :	"OEN" ;
			timing_sense : non_unate;
                        timing_type : three_state_enable ;

			cell_rise(RA1SH_64_128_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "1.038, 1.060, 1.212, 1.510, 2.106", \
			  "1.058, 1.109, 1.260, 1.559, 2.155", \
			  "1.097, 1.206, 1.357, 1.656, 2.252", \
			  "1.253, 1.400, 1.551, 1.850, 2.446", \
			  "1.374, 1.521, 1.673, 1.971, 2.567" \
			)
                       }
			rise_transition(RA1SH_64_128_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.095, 0.406, 0.729, 1.363, 2.631")
			}
			cell_fall(RA1SH_64_128_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "1.038, 1.038, 1.038, 1.189, 1.572", \
			  "1.058, 1.058, 1.058, 1.238, 1.621", \
			  "1.097, 1.097, 1.143, 1.335, 1.718", \
			  "1.176, 1.240, 1.337, 1.529, 1.912", \
			  "1.267, 1.361, 1.458, 1.650, 2.033" \
			)
			}
			fall_transition(RA1SH_64_128_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.054, 0.238, 0.428, 0.801, 1.548")
		}	}
        }

	pin(CLK) {
		direction : input;
		capacitance : 0.351
		clock	: true;
		min_pulse_width_low	: 0.275;
		min_pulse_width_high	: 0.147;
		min_period		: 1.891;
		max_transition		: 4.000;
		internal_power(){
			when : "CEN";
			power(RA1SH_64_128_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("0.000, 0.000")
			}	
		}
		internal_power(){
			when : "!CEN & WEN";
        		power(RA1SH_64_128_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
            			values ("184.782, 184.782")
        		}
		}
		internal_power(){
			when : "!CEN & !WEN";
			power(RA1SH_64_128_passive_energy_template_1x2) {
	    			index_1 ("0.0 1.0");
	    			values ("207.416, 207.416")
			}	
		}
	}

	pin(CEN) {
		direction : input;
		capacitance : 0.018;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.612, 0.621, 0.641, 0.681, 0.762", \
			  "0.558, 0.568, 0.587, 0.627, 0.709", \
			  "0.450, 0.460, 0.480, 0.519, 0.601", \
			  "0.235, 0.244, 0.264, 0.303, 0.385", \
			  "0.100, 0.110, 0.129, 0.169, 0.251" \
			)
			}
			fall_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.612, 0.621, 0.641, 0.681, 0.762", \
			  "0.558, 0.568, 0.587, 0.627, 0.709", \
			  "0.450, 0.460, 0.480, 0.519, 0.601", \
			  "0.235, 0.244, 0.264, 0.303, 0.385", \
			  "0.100, 0.110, 0.129, 0.169, 0.251" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.003, 0.000, 0.000, 0.000, 0.000", \
			  "0.111, 0.101, 0.082, 0.042, 0.018", \
			  "0.327, 0.317, 0.297, 0.258, 0.233", \
			  "0.461, 0.452, 0.432, 0.392, 0.368" \
			)
				
			}
			fall_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.003, 0.000, 0.000, 0.000, 0.000", \
			  "0.111, 0.101, 0.082, 0.042, 0.018", \
			  "0.327, 0.317, 0.297, 0.258, 0.233", \
			  "0.461, 0.452, 0.432, 0.392, 0.368" \
			)
	}	}	}


	pin(OEN)	{
		direction	 : input;
		capacitance : 0.009;
	}
	pin(WEN) {
		direction : input;
		capacitance : 0.015;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.699, 0.741, 0.824, 0.991, 1.095", \
			  "0.645, 0.687, 0.770, 0.937, 1.041", \
			  "0.537, 0.579, 0.662, 0.829, 0.933", \
			  "0.322, 0.363, 0.447, 0.614, 0.718", \
			  "0.250, 0.269, 0.312, 0.479, 0.583" \
			)
			}
			fall_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.699, 0.741, 0.824, 0.991, 1.095", \
			  "0.645, 0.687, 0.770, 0.937, 1.041", \
			  "0.537, 0.579, 0.662, 0.829, 0.933", \
			  "0.322, 0.363, 0.447, 0.614, 0.718", \
			  "0.250, 0.269, 0.312, 0.479, 0.583" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.021, 0.000, 0.000, 0.000, 0.000", \
			  "0.237, 0.195, 0.112, 0.000, 0.000", \
			  "0.371, 0.330, 0.246, 0.102, 0.054" \
			)
			}
			fall_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.021, 0.000, 0.000, 0.000, 0.000", \
			  "0.237, 0.195, 0.112, 0.000, 0.000", \
			  "0.371, 0.330, 0.246, 0.102, 0.054" \
			)
	}	}	}

	bus(A)  {
		bus_type : RA1SH_64_128_ADDRESS;
		direction : input;
		capacitance : 0.043;
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.495, 0.500, 0.510, 0.529, 0.586", \
			  "0.441, 0.446, 0.456, 0.476, 0.532", \
			  "0.333, 0.338, 0.348, 0.368, 0.424", \
			  "0.118, 0.123, 0.133, 0.152, 0.209", \
			  "0.000, 0.000, 0.000, 0.018, 0.074" \
			)
			}
			fall_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.495, 0.500, 0.510, 0.529, 0.586", \
			  "0.441, 0.446, 0.456, 0.476, 0.532", \
			  "0.333, 0.338, 0.348, 0.368, 0.424", \
			  "0.118, 0.123, 0.133, 0.152, 0.209", \
			  "0.000, 0.000, 0.000, 0.018, 0.074" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.098, 0.093, 0.083, 0.063, 0.051", \
			  "0.152, 0.147, 0.137, 0.117, 0.105", \
			  "0.259, 0.254, 0.245, 0.225, 0.212", \
			  "0.475, 0.470, 0.460, 0.440, 0.428", \
			  "0.609, 0.605, 0.595, 0.575, 0.562" \
			)
			}
			fall_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.098, 0.093, 0.083, 0.063, 0.051", \
			  "0.152, 0.147, 0.137, 0.117, 0.105", \
			  "0.259, 0.254, 0.245, 0.225, 0.212", \
			  "0.475, 0.470, 0.460, 0.440, 0.428", \
			  "0.609, 0.605, 0.595, 0.575, 0.562" \
			)
	}	}	}
	bus(D)	 {
		bus_type : RA1SH_64_128_DATA;
		direction : input;
		capacitance : 0.005;
		memory_write() {
			address : A;
			clocked_on : "CLK";
		}
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.367, 0.377, 0.437, 0.680, 0.831", \
			  "0.313, 0.323, 0.384, 0.626, 0.777", \
			  "0.205, 0.215, 0.276, 0.518, 0.670", \
			  "0.000, 0.000, 0.060, 0.303, 0.454", \
			  "0.000, 0.000, 0.000, 0.168, 0.319" \
			)
			}
			fall_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.367, 0.377, 0.437, 0.680, 0.831", \
			  "0.313, 0.323, 0.384, 0.626, 0.777", \
			  "0.205, 0.215, 0.276, 0.518, 0.670", \
			  "0.000, 0.000, 0.060, 0.303, 0.454", \
			  "0.000, 0.000, 0.000, 0.168, 0.319" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.075, 0.014, 0.000, 0.000, 0.000", \
			  "0.290, 0.230, 0.137, 0.097, 0.072", \
			  "0.425, 0.364, 0.271, 0.231, 0.206" \
			)
			}
			fall_constraint(RA1SH_64_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.075, 0.014, 0.000, 0.000, 0.000", \
			  "0.290, 0.230, 0.137, 0.097, 0.072", \
			  "0.425, 0.364, 0.271, 0.231, 0.206" \
			)
		}	}
	}

	cell_leakage_power : 0.000;
  }
}
