
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//eqn_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004011a8 <.init>:
  4011a8:	stp	x29, x30, [sp, #-16]!
  4011ac:	mov	x29, sp
  4011b0:	bl	401894 <printf@plt+0x3f4>
  4011b4:	ldp	x29, x30, [sp], #16
  4011b8:	ret

Disassembly of section .plt:

00000000004011c0 <_Znam@plt-0x20>:
  4011c0:	stp	x16, x30, [sp, #-16]!
  4011c4:	adrp	x16, 42e000 <_ZdlPvm@@Base+0x1b2fc>
  4011c8:	ldr	x17, [x16, #4088]
  4011cc:	add	x16, x16, #0xff8
  4011d0:	br	x17
  4011d4:	nop
  4011d8:	nop
  4011dc:	nop

00000000004011e0 <_Znam@plt>:
  4011e0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4011e4:	ldr	x17, [x16]
  4011e8:	add	x16, x16, #0x0
  4011ec:	br	x17

00000000004011f0 <fputs@plt>:
  4011f0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4011f4:	ldr	x17, [x16, #8]
  4011f8:	add	x16, x16, #0x8
  4011fc:	br	x17

0000000000401200 <memcpy@plt>:
  401200:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401204:	ldr	x17, [x16, #16]
  401208:	add	x16, x16, #0x10
  40120c:	br	x17

0000000000401210 <puts@plt>:
  401210:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401214:	ldr	x17, [x16, #24]
  401218:	add	x16, x16, #0x18
  40121c:	br	x17

0000000000401220 <strlen@plt>:
  401220:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401224:	ldr	x17, [x16, #32]
  401228:	add	x16, x16, #0x20
  40122c:	br	x17

0000000000401230 <fprintf@plt>:
  401230:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401234:	ldr	x17, [x16, #40]
  401238:	add	x16, x16, #0x28
  40123c:	br	x17

0000000000401240 <putc@plt>:
  401240:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401244:	ldr	x17, [x16, #48]
  401248:	add	x16, x16, #0x30
  40124c:	br	x17

0000000000401250 <fclose@plt>:
  401250:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401254:	ldr	x17, [x16, #56]
  401258:	add	x16, x16, #0x38
  40125c:	br	x17

0000000000401260 <memcmp@plt>:
  401260:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401264:	ldr	x17, [x16, #64]
  401268:	add	x16, x16, #0x40
  40126c:	br	x17

0000000000401270 <strtol@plt>:
  401270:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401274:	ldr	x17, [x16, #72]
  401278:	add	x16, x16, #0x48
  40127c:	br	x17

0000000000401280 <free@plt>:
  401280:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401284:	ldr	x17, [x16, #80]
  401288:	add	x16, x16, #0x50
  40128c:	br	x17

0000000000401290 <memset@plt>:
  401290:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401294:	ldr	x17, [x16, #88]
  401298:	add	x16, x16, #0x58
  40129c:	br	x17

00000000004012a0 <strchr@plt>:
  4012a0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16, #96]
  4012a8:	add	x16, x16, #0x60
  4012ac:	br	x17

00000000004012b0 <_exit@plt>:
  4012b0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #104]
  4012b8:	add	x16, x16, #0x68
  4012bc:	br	x17

00000000004012c0 <strerror@plt>:
  4012c0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #112]
  4012c8:	add	x16, x16, #0x70
  4012cc:	br	x17

00000000004012d0 <strcpy@plt>:
  4012d0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #120]
  4012d8:	add	x16, x16, #0x78
  4012dc:	br	x17

00000000004012e0 <sprintf@plt>:
  4012e0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #128]
  4012e8:	add	x16, x16, #0x80
  4012ec:	br	x17

00000000004012f0 <putchar@plt>:
  4012f0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #136]
  4012f8:	add	x16, x16, #0x88
  4012fc:	br	x17

0000000000401300 <__libc_start_main@plt>:
  401300:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #144]
  401308:	add	x16, x16, #0x90
  40130c:	br	x17

0000000000401310 <memchr@plt>:
  401310:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #152]
  401318:	add	x16, x16, #0x98
  40131c:	br	x17

0000000000401320 <getc@plt>:
  401320:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #160]
  401328:	add	x16, x16, #0xa0
  40132c:	br	x17

0000000000401330 <strncmp@plt>:
  401330:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #168]
  401338:	add	x16, x16, #0xa8
  40133c:	br	x17

0000000000401340 <fputc@plt>:
  401340:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #176]
  401348:	add	x16, x16, #0xb0
  40134c:	br	x17

0000000000401350 <__ctype_b_loc@plt>:
  401350:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #184]
  401358:	add	x16, x16, #0xb8
  40135c:	br	x17

0000000000401360 <__isoc99_sscanf@plt>:
  401360:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #192]
  401368:	add	x16, x16, #0xc0
  40136c:	br	x17

0000000000401370 <__cxa_atexit@plt>:
  401370:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #200]
  401378:	add	x16, x16, #0xc8
  40137c:	br	x17

0000000000401380 <fflush@plt>:
  401380:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #208]
  401388:	add	x16, x16, #0xd0
  40138c:	br	x17

0000000000401390 <_ZdaPv@plt>:
  401390:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #216]
  401398:	add	x16, x16, #0xd8
  40139c:	br	x17

00000000004013a0 <__errno_location@plt>:
  4013a0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #224]
  4013a8:	add	x16, x16, #0xe0
  4013ac:	br	x17

00000000004013b0 <fopen@plt>:
  4013b0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #232]
  4013b8:	add	x16, x16, #0xe8
  4013bc:	br	x17

00000000004013c0 <strcmp@plt>:
  4013c0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #240]
  4013c8:	add	x16, x16, #0xf0
  4013cc:	br	x17

00000000004013d0 <write@plt>:
  4013d0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #248]
  4013d8:	add	x16, x16, #0xf8
  4013dc:	br	x17

00000000004013e0 <malloc@plt>:
  4013e0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #256]
  4013e8:	add	x16, x16, #0x100
  4013ec:	br	x17

00000000004013f0 <abort@plt>:
  4013f0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #264]
  4013f8:	add	x16, x16, #0x108
  4013fc:	br	x17

0000000000401400 <getenv@plt>:
  401400:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #272]
  401408:	add	x16, x16, #0x110
  40140c:	br	x17

0000000000401410 <__gxx_personality_v0@plt>:
  401410:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #280]
  401418:	add	x16, x16, #0x118
  40141c:	br	x17

0000000000401420 <exit@plt>:
  401420:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #288]
  401428:	add	x16, x16, #0x120
  40142c:	br	x17

0000000000401430 <fwrite@plt>:
  401430:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #296]
  401438:	add	x16, x16, #0x128
  40143c:	br	x17

0000000000401440 <_Unwind_Resume@plt>:
  401440:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #304]
  401448:	add	x16, x16, #0x130
  40144c:	br	x17

0000000000401450 <ferror@plt>:
  401450:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #312]
  401458:	add	x16, x16, #0x138
  40145c:	br	x17

0000000000401460 <__gmon_start__@plt>:
  401460:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #320]
  401468:	add	x16, x16, #0x140
  40146c:	br	x17

0000000000401470 <__cxa_pure_virtual@plt>:
  401470:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #328]
  401478:	add	x16, x16, #0x148
  40147c:	br	x17

0000000000401480 <setbuf@plt>:
  401480:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #336]
  401488:	add	x16, x16, #0x150
  40148c:	br	x17

0000000000401490 <strcat@plt>:
  401490:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #344]
  401498:	add	x16, x16, #0x158
  40149c:	br	x17

00000000004014a0 <printf@plt>:
  4014a0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #352]
  4014a8:	add	x16, x16, #0x160
  4014ac:	br	x17

Disassembly of section .text:

00000000004014b0 <_Znwm@@Base-0x117a4>:
  4014b0:	adrp	x0, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4014b4:	add	x0, x0, #0xd64
  4014b8:	b	41130c <printf@plt+0xfe6c>
  4014bc:	stp	x29, x30, [sp, #-32]!
  4014c0:	str	x19, [sp, #16]
  4014c4:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4014c8:	add	x19, x19, #0xdc8
  4014cc:	add	x0, x19, #0x30
  4014d0:	mov	x29, sp
  4014d4:	bl	413664 <_ZdlPvm@@Base+0x960>
  4014d8:	add	x0, x19, #0x20
  4014dc:	bl	413664 <_ZdlPvm@@Base+0x960>
  4014e0:	add	x0, x19, #0x10
  4014e4:	bl	413664 <_ZdlPvm@@Base+0x960>
  4014e8:	mov	x0, x19
  4014ec:	ldr	x19, [sp, #16]
  4014f0:	ldp	x29, x30, [sp], #32
  4014f4:	b	413664 <_ZdlPvm@@Base+0x960>
  4014f8:	stp	x29, x30, [sp, #-48]!
  4014fc:	str	x21, [sp, #16]
  401500:	stp	x20, x19, [sp, #32]
  401504:	mov	x29, sp
  401508:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40150c:	add	x0, x0, #0xd98
  401510:	bl	41130c <printf@plt+0xfe6c>
  401514:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  401518:	add	x19, x19, #0xda0
  40151c:	mov	w8, #0x11                  	// #17
  401520:	mov	w0, #0x110                 	// #272
  401524:	str	w8, [x19, #8]
  401528:	bl	4011e0 <_Znam@plt>
  40152c:	movi	v0.2d, #0x0
  401530:	adrp	x20, 42f000 <_Znam@GLIBCXX_3.4>
  401534:	str	x0, [x19]
  401538:	stp	q0, q0, [x0]
  40153c:	stp	q0, q0, [x0, #32]
  401540:	stp	q0, q0, [x0, #64]
  401544:	stp	q0, q0, [x0, #96]
  401548:	stp	q0, q0, [x0, #128]
  40154c:	stp	q0, q0, [x0, #160]
  401550:	stp	q0, q0, [x0, #192]
  401554:	stp	q0, q0, [x0, #224]
  401558:	str	q0, [x0, #256]
  40155c:	adrp	x0, 402000 <printf@plt+0xb60>
  401560:	add	x20, x20, #0x170
  401564:	add	x0, x0, #0x9f4
  401568:	mov	x1, x19
  40156c:	mov	x2, x20
  401570:	str	wzr, [x19, #12]
  401574:	bl	401370 <__cxa_atexit@plt>
  401578:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40157c:	add	x19, x19, #0xdb8
  401580:	mov	x0, x19
  401584:	bl	4134c4 <_ZdlPvm@@Base+0x7c0>
  401588:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2fc>
  40158c:	add	x0, x0, #0x664
  401590:	mov	x1, x19
  401594:	mov	x2, x20
  401598:	bl	401370 <__cxa_atexit@plt>
  40159c:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4015a0:	add	x19, x19, #0xdc8
  4015a4:	mov	x0, x19
  4015a8:	bl	4134c4 <_ZdlPvm@@Base+0x7c0>
  4015ac:	add	x20, x19, #0x10
  4015b0:	mov	x0, x20
  4015b4:	bl	4134c4 <_ZdlPvm@@Base+0x7c0>
  4015b8:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4015bc:	add	x20, x20, #0xde8
  4015c0:	mov	x0, x20
  4015c4:	bl	4134c4 <_ZdlPvm@@Base+0x7c0>
  4015c8:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4015cc:	add	x20, x20, #0xdf8
  4015d0:	mov	x0, x20
  4015d4:	bl	4134c4 <_ZdlPvm@@Base+0x7c0>
  4015d8:	ldp	x20, x19, [sp, #32]
  4015dc:	ldr	x21, [sp, #16]
  4015e0:	adrp	x0, 401000 <_Znam@plt-0x1e0>
  4015e4:	adrp	x2, 42f000 <_Znam@GLIBCXX_3.4>
  4015e8:	add	x0, x0, #0x4bc
  4015ec:	add	x2, x2, #0x170
  4015f0:	mov	x1, xzr
  4015f4:	ldp	x29, x30, [sp], #48
  4015f8:	b	401370 <__cxa_atexit@plt>
  4015fc:	mov	x21, x0
  401600:	sub	x20, x20, #0x10
  401604:	mov	x0, x20
  401608:	bl	413664 <_ZdlPvm@@Base+0x960>
  40160c:	cmp	x19, x20
  401610:	b.ne	401600 <printf@plt+0x160>  // b.any
  401614:	mov	x0, x21
  401618:	bl	401440 <_Unwind_Resume@plt>
  40161c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  401620:	add	x0, x0, #0xe18
  401624:	b	41130c <printf@plt+0xfe6c>
  401628:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40162c:	add	x0, x0, #0xe50
  401630:	b	41130c <printf@plt+0xfe6c>
  401634:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  401638:	add	x0, x0, #0xe51
  40163c:	b	41130c <printf@plt+0xfe6c>
  401640:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  401644:	add	x0, x0, #0xe52
  401648:	b	41130c <printf@plt+0xfe6c>
  40164c:	stp	x29, x30, [sp, #-32]!
  401650:	str	x19, [sp, #16]
  401654:	mov	x29, sp
  401658:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40165c:	add	x19, x19, #0xe68
  401660:	mov	x0, x19
  401664:	bl	41130c <printf@plt+0xfe6c>
  401668:	add	x0, x19, #0x4
  40166c:	mov	w2, #0x800                 	// #2048
  401670:	mov	w1, wzr
  401674:	bl	401290 <memset@plt>
  401678:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40167c:	add	x19, x19, #0xe58
  401680:	mov	w8, #0x11                  	// #17
  401684:	mov	w0, #0x110                 	// #272
  401688:	str	w8, [x19, #8]
  40168c:	bl	4011e0 <_Znam@plt>
  401690:	movi	v0.2d, #0x0
  401694:	stp	q0, q0, [x0]
  401698:	stp	q0, q0, [x0, #32]
  40169c:	stp	q0, q0, [x0, #64]
  4016a0:	stp	q0, q0, [x0, #96]
  4016a4:	stp	q0, q0, [x0, #128]
  4016a8:	stp	q0, q0, [x0, #160]
  4016ac:	stp	q0, q0, [x0, #192]
  4016b0:	stp	q0, q0, [x0, #224]
  4016b4:	str	x0, [x19]
  4016b8:	str	wzr, [x19, #12]
  4016bc:	mov	x1, x19
  4016c0:	ldr	x19, [sp, #16]
  4016c4:	adrp	x8, 409000 <printf@plt+0x7b60>
  4016c8:	add	x8, x8, #0xd18
  4016cc:	adrp	x2, 42f000 <_Znam@GLIBCXX_3.4>
  4016d0:	str	q0, [x0, #256]
  4016d4:	add	x2, x2, #0x170
  4016d8:	mov	x0, x8
  4016dc:	ldp	x29, x30, [sp], #32
  4016e0:	b	401370 <__cxa_atexit@plt>
  4016e4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  4016e8:	add	x0, x0, #0x66c
  4016ec:	b	41130c <printf@plt+0xfe6c>
  4016f0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  4016f4:	add	x0, x0, #0x66d
  4016f8:	b	41130c <printf@plt+0xfe6c>
  4016fc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  401700:	add	x0, x0, #0x66e
  401704:	b	41130c <printf@plt+0xfe6c>
  401708:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  40170c:	add	x0, x0, #0x66f
  401710:	b	41130c <printf@plt+0xfe6c>
  401714:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  401718:	add	x0, x0, #0x670
  40171c:	b	41130c <printf@plt+0xfe6c>
  401720:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  401724:	add	x0, x0, #0x671
  401728:	b	41130c <printf@plt+0xfe6c>
  40172c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  401730:	add	x0, x0, #0x672
  401734:	b	41130c <printf@plt+0xfe6c>
  401738:	b	41130c <printf@plt+0xfe6c>
  40173c:	stp	x29, x30, [sp, #-16]!
  401740:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x82fc>
  401744:	add	x0, x0, #0x35e
  401748:	mov	x29, sp
  40174c:	bl	401400 <getenv@plt>
  401750:	cbz	x0, 40175c <printf@plt+0x2bc>
  401754:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401758:	str	x0, [x8, #3096]
  40175c:	ldp	x29, x30, [sp], #16
  401760:	ret
  401764:	adrp	x0, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401768:	add	x0, x0, #0x21a
  40176c:	b	41130c <printf@plt+0xfe6c>
  401770:	stp	x29, x30, [sp, #-64]!
  401774:	str	x23, [sp, #16]
  401778:	stp	x22, x21, [sp, #32]
  40177c:	stp	x20, x19, [sp, #48]
  401780:	mov	x29, sp
  401784:	adrp	x19, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401788:	adrp	x20, 41b000 <_ZdlPvm@@Base+0x82fc>
  40178c:	adrp	x21, 41b000 <_ZdlPvm@@Base+0x82fc>
  401790:	add	x19, x19, #0x220
  401794:	add	x20, x20, #0x5b9
  401798:	add	x21, x21, #0x5c9
  40179c:	mov	w3, #0x1                   	// #1
  4017a0:	mov	w4, #0x1                   	// #1
  4017a4:	mov	x0, x19
  4017a8:	mov	x1, x20
  4017ac:	mov	x2, x21
  4017b0:	bl	412e04 <_ZdlPvm@@Base+0x100>
  4017b4:	adrp	x22, 412000 <printf@plt+0x10b60>
  4017b8:	adrp	x23, 42f000 <_Znam@GLIBCXX_3.4>
  4017bc:	add	x22, x22, #0xfb4
  4017c0:	add	x23, x23, #0x170
  4017c4:	mov	x0, x22
  4017c8:	mov	x1, x19
  4017cc:	mov	x2, x23
  4017d0:	bl	401370 <__cxa_atexit@plt>
  4017d4:	adrp	x19, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4017d8:	add	x19, x19, #0x230
  4017dc:	mov	w3, #0x1                   	// #1
  4017e0:	mov	x0, x19
  4017e4:	mov	x1, x20
  4017e8:	mov	x2, x21
  4017ec:	mov	w4, wzr
  4017f0:	bl	412e04 <_ZdlPvm@@Base+0x100>
  4017f4:	mov	x0, x22
  4017f8:	mov	x1, x19
  4017fc:	mov	x2, x23
  401800:	bl	401370 <__cxa_atexit@plt>
  401804:	adrp	x19, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401808:	add	x19, x19, #0x240
  40180c:	mov	x0, x19
  401810:	mov	x1, x20
  401814:	mov	x2, x21
  401818:	mov	w3, wzr
  40181c:	mov	w4, wzr
  401820:	bl	412e04 <_ZdlPvm@@Base+0x100>
  401824:	mov	x0, x22
  401828:	mov	x1, x19
  40182c:	mov	x2, x23
  401830:	ldp	x20, x19, [sp, #48]
  401834:	ldp	x22, x21, [sp, #32]
  401838:	ldr	x23, [sp, #16]
  40183c:	ldp	x29, x30, [sp], #64
  401840:	b	401370 <__cxa_atexit@plt>
  401844:	mov	x29, #0x0                   	// #0
  401848:	mov	x30, #0x0                   	// #0
  40184c:	mov	x5, x0
  401850:	ldr	x1, [sp]
  401854:	add	x2, sp, #0x8
  401858:	mov	x6, sp
  40185c:	movz	x0, #0x0, lsl #48
  401860:	movk	x0, #0x0, lsl #32
  401864:	movk	x0, #0x40, lsl #16
  401868:	movk	x0, #0x231c
  40186c:	movz	x3, #0x0, lsl #48
  401870:	movk	x3, #0x0, lsl #32
  401874:	movk	x3, #0x41, lsl #16
  401878:	movk	x3, #0x4228
  40187c:	movz	x4, #0x0, lsl #48
  401880:	movk	x4, #0x0, lsl #32
  401884:	movk	x4, #0x41, lsl #16
  401888:	movk	x4, #0x42a8
  40188c:	bl	401300 <__libc_start_main@plt>
  401890:	bl	4013f0 <abort@plt>
  401894:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x1b2fc>
  401898:	ldr	x0, [x0, #4064]
  40189c:	cbz	x0, 4018a4 <printf@plt+0x404>
  4018a0:	b	401460 <__gmon_start__@plt>
  4018a4:	ret
  4018a8:	adrp	x0, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018ac:	add	x0, x0, #0xd48
  4018b0:	adrp	x1, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018b4:	add	x1, x1, #0xd48
  4018b8:	cmp	x1, x0
  4018bc:	b.eq	4018d4 <printf@plt+0x434>  // b.none
  4018c0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x12fc>
  4018c4:	ldr	x1, [x1, #712]
  4018c8:	cbz	x1, 4018d4 <printf@plt+0x434>
  4018cc:	mov	x16, x1
  4018d0:	br	x16
  4018d4:	ret
  4018d8:	adrp	x0, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018dc:	add	x0, x0, #0xd48
  4018e0:	adrp	x1, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018e4:	add	x1, x1, #0xd48
  4018e8:	sub	x1, x1, x0
  4018ec:	lsr	x2, x1, #63
  4018f0:	add	x1, x2, x1, asr #3
  4018f4:	cmp	xzr, x1, asr #1
  4018f8:	asr	x1, x1, #1
  4018fc:	b.eq	401914 <printf@plt+0x474>  // b.none
  401900:	adrp	x2, 414000 <_ZdlPvm@@Base+0x12fc>
  401904:	ldr	x2, [x2, #720]
  401908:	cbz	x2, 401914 <printf@plt+0x474>
  40190c:	mov	x16, x2
  401910:	br	x16
  401914:	ret
  401918:	stp	x29, x30, [sp, #-32]!
  40191c:	mov	x29, sp
  401920:	str	x19, [sp, #16]
  401924:	adrp	x19, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401928:	ldrb	w0, [x19, #3424]
  40192c:	cbnz	w0, 40193c <printf@plt+0x49c>
  401930:	bl	4018a8 <printf@plt+0x408>
  401934:	mov	w0, #0x1                   	// #1
  401938:	strb	w0, [x19, #3424]
  40193c:	ldr	x19, [sp, #16]
  401940:	ldp	x29, x30, [sp], #32
  401944:	ret
  401948:	b	4018d8 <printf@plt+0x438>
  40194c:	sub	sp, sp, #0x50
  401950:	stp	x29, x30, [sp, #16]
  401954:	stp	x24, x23, [sp, #32]
  401958:	stp	x22, x21, [sp, #48]
  40195c:	stp	x20, x19, [sp, #64]
  401960:	add	x29, sp, #0x10
  401964:	mov	x20, x0
  401968:	mov	x0, x1
  40196c:	mov	x19, x1
  401970:	bl	413eac <_ZdlPvm@@Base+0x11a8>
  401974:	adrp	x24, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401978:	adrp	x21, 414000 <_ZdlPvm@@Base+0x12fc>
  40197c:	adrp	x22, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401980:	add	x24, x24, #0xc2c
  401984:	add	x21, x21, #0x428
  401988:	add	x22, x22, #0x198
  40198c:	b	4019a8 <printf@plt+0x508>
  401990:	ldr	x9, [x19]
  401994:	add	w10, w8, #0x1
  401998:	str	w10, [x19, #8]
  40199c:	strb	w23, [x9, w8, sxtw]
  4019a0:	cmp	w23, #0xa
  4019a4:	b.eq	401a10 <printf@plt+0x570>  // b.none
  4019a8:	mov	x0, x20
  4019ac:	bl	401320 <getc@plt>
  4019b0:	cmn	w0, #0x1
  4019b4:	b.eq	401a10 <printf@plt+0x570>  // b.none
  4019b8:	mov	w23, w0
  4019bc:	tbnz	w0, #31, 4019f4 <printf@plt+0x554>
  4019c0:	ldrb	w8, [x24, w23, uxtw]
  4019c4:	cbz	w8, 4019f4 <printf@plt+0x554>
  4019c8:	mov	x0, sp
  4019cc:	mov	w1, w23
  4019d0:	bl	411528 <printf@plt+0x10088>
  4019d4:	mov	x1, sp
  4019d8:	mov	x0, x21
  4019dc:	mov	x2, x22
  4019e0:	mov	x3, x22
  4019e4:	bl	411750 <printf@plt+0x102b0>
  4019e8:	cmp	w23, #0xa
  4019ec:	b.ne	4019a8 <printf@plt+0x508>  // b.any
  4019f0:	b	401a10 <printf@plt+0x570>
  4019f4:	ldp	w8, w9, [x19, #8]
  4019f8:	cmp	w8, w9
  4019fc:	b.lt	401990 <printf@plt+0x4f0>  // b.tstop
  401a00:	mov	x0, x19
  401a04:	bl	41383c <_ZdlPvm@@Base+0xb38>
  401a08:	ldr	w8, [x19, #8]
  401a0c:	b	401990 <printf@plt+0x4f0>
  401a10:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401a14:	ldr	w9, [x8, #540]
  401a18:	ldp	x22, x21, [sp, #48]
  401a1c:	ldp	x24, x23, [sp, #32]
  401a20:	ldp	x29, x30, [sp, #16]
  401a24:	add	w9, w9, #0x1
  401a28:	str	w9, [x8, #540]
  401a2c:	ldr	w8, [x19, #8]
  401a30:	ldp	x20, x19, [sp, #64]
  401a34:	cmp	w8, #0x0
  401a38:	cset	w0, gt
  401a3c:	add	sp, sp, #0x50
  401a40:	ret
  401a44:	sub	sp, sp, #0xc0
  401a48:	stp	x29, x30, [sp, #96]
  401a4c:	stp	x28, x27, [sp, #112]
  401a50:	stp	x26, x25, [sp, #128]
  401a54:	stp	x24, x23, [sp, #144]
  401a58:	stp	x22, x21, [sp, #160]
  401a5c:	stp	x20, x19, [sp, #176]
  401a60:	add	x29, sp, #0x60
  401a64:	mov	x19, x0
  401a68:	add	x0, sp, #0x20
  401a6c:	mov	x20, x1
  401a70:	bl	4134c4 <_ZdlPvm@@Base+0x7c0>
  401a74:	add	x0, sp, #0x10
  401a78:	bl	4134c4 <_ZdlPvm@@Base+0x7c0>
  401a7c:	mov	x0, sp
  401a80:	mov	x1, x20
  401a84:	bl	413548 <_ZdlPvm@@Base+0x844>
  401a88:	ldp	w8, w9, [sp, #8]
  401a8c:	cmp	w8, w9
  401a90:	b.lt	401aa0 <printf@plt+0x600>  // b.tstop
  401a94:	mov	x0, sp
  401a98:	bl	41383c <_ZdlPvm@@Base+0xb38>
  401a9c:	ldr	w8, [sp, #8]
  401aa0:	ldr	x9, [sp]
  401aa4:	add	w10, w8, #0x1
  401aa8:	str	w10, [sp, #8]
  401aac:	strb	wzr, [x9, w8, sxtw]
  401ab0:	mov	x0, sp
  401ab4:	bl	412c50 <printf@plt+0x117b0>
  401ab8:	adrp	x26, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401abc:	ldr	x1, [sp]
  401ac0:	ldr	w8, [x26, #3472]
  401ac4:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401ac8:	str	x1, [x9, #424]
  401acc:	cbnz	w8, 401adc <printf@plt+0x63c>
  401ad0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  401ad4:	add	x0, x0, #0x44a
  401ad8:	bl	4014a0 <printf@plt>
  401adc:	adrp	x20, 414000 <_ZdlPvm@@Base+0x12fc>
  401ae0:	adrp	x25, 414000 <_ZdlPvm@@Base+0x12fc>
  401ae4:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401ae8:	add	x20, x20, #0x701
  401aec:	adrp	x22, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401af0:	adrp	x27, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401af4:	add	x25, x25, #0x72a
  401af8:	str	wzr, [x8, #540]
  401afc:	b	401b20 <printf@plt+0x680>
  401b00:	ldr	w8, [sp, #40]
  401b04:	sub	w1, w8, #0x1
  401b08:	add	x0, sp, #0x20
  401b0c:	bl	413de4 <_ZdlPvm@@Base+0x10e0>
  401b10:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401b14:	ldr	x1, [x8, #3408]
  401b18:	add	x0, sp, #0x20
  401b1c:	bl	4140d4 <_ZdlPvm@@Base+0x13d0>
  401b20:	add	x1, sp, #0x20
  401b24:	mov	x0, x19
  401b28:	bl	40194c <printf@plt+0x4ac>
  401b2c:	cbz	w0, 402278 <printf@plt+0xdd8>
  401b30:	ldr	w8, [sp, #40]
  401b34:	cmp	w8, #0x4
  401b38:	b.lt	401ee8 <printf@plt+0xa48>  // b.tstop
  401b3c:	ldr	x8, [sp, #32]
  401b40:	ldrb	w9, [x8]
  401b44:	cmp	w9, #0x2e
  401b48:	b.ne	401c38 <printf@plt+0x798>  // b.any
  401b4c:	ldrb	w9, [x8, #1]
  401b50:	cmp	w9, #0x6c
  401b54:	b.ne	401c38 <printf@plt+0x798>  // b.any
  401b58:	ldr	w9, [sp, #40]
  401b5c:	cmp	w9, #0x2
  401b60:	b.gt	401b74 <printf@plt+0x6d4>
  401b64:	mov	w0, #0x62                  	// #98
  401b68:	mov	x1, x20
  401b6c:	bl	4110a4 <printf@plt+0xfc04>
  401b70:	ldr	x8, [sp, #32]
  401b74:	ldrb	w9, [x8, #2]
  401b78:	cmp	w9, #0x66
  401b7c:	b.ne	401c38 <printf@plt+0x798>  // b.any
  401b80:	ldr	w9, [sp, #40]
  401b84:	cmp	w9, #0x3
  401b88:	b.gt	401b9c <printf@plt+0x6fc>
  401b8c:	mov	w0, #0x62                  	// #98
  401b90:	mov	x1, x20
  401b94:	bl	4110a4 <printf@plt+0xfc04>
  401b98:	ldr	x8, [sp, #32]
  401b9c:	ldrb	w9, [x8, #3]
  401ba0:	cmp	w9, #0x20
  401ba4:	b.ne	401c04 <printf@plt+0x764>  // b.any
  401ba8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401bac:	ldr	x1, [x8, #3408]
  401bb0:	add	x0, sp, #0x20
  401bb4:	bl	4140d4 <_ZdlPvm@@Base+0x13d0>
  401bb8:	ldp	w8, w9, [sp, #40]
  401bbc:	cmp	w8, w9
  401bc0:	b.lt	401bd0 <printf@plt+0x730>  // b.tstop
  401bc4:	add	x0, sp, #0x20
  401bc8:	bl	41383c <_ZdlPvm@@Base+0xb38>
  401bcc:	ldr	w8, [sp, #40]
  401bd0:	ldr	x9, [sp, #32]
  401bd4:	add	w10, w8, #0x1
  401bd8:	str	w10, [sp, #40]
  401bdc:	strb	wzr, [x9, w8, sxtw]
  401be0:	ldr	x8, [sp, #32]
  401be4:	add	x0, x8, #0x3
  401be8:	bl	412aac <printf@plt+0x1160c>
  401bec:	cbz	w0, 401b20 <printf@plt+0x680>
  401bf0:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401bf4:	ldr	w8, [x9, #540]
  401bf8:	sub	w8, w8, #0x1
  401bfc:	str	w8, [x9, #540]
  401c00:	b	401b20 <printf@plt+0x680>
  401c04:	ldr	w10, [sp, #40]
  401c08:	cmp	w10, #0x3
  401c0c:	b.gt	401c24 <printf@plt+0x784>
  401c10:	mov	w0, #0x62                  	// #98
  401c14:	mov	x1, x20
  401c18:	bl	4110a4 <printf@plt+0xfc04>
  401c1c:	ldr	x8, [sp, #32]
  401c20:	ldrb	w9, [x8, #3]
  401c24:	cmp	w9, #0xa
  401c28:	b.eq	401ba8 <printf@plt+0x708>  // b.none
  401c2c:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401c30:	ldr	w9, [x9, #3456]
  401c34:	cbnz	w9, 401ba8 <printf@plt+0x708>
  401c38:	ldr	w9, [sp, #40]
  401c3c:	cmp	w9, #0x4
  401c40:	b.lt	401ee8 <printf@plt+0xa48>  // b.tstop
  401c44:	ldrb	w9, [x8]
  401c48:	cmp	w9, #0x2e
  401c4c:	b.ne	401ee8 <printf@plt+0xa48>  // b.any
  401c50:	ldrb	w9, [x8, #1]
  401c54:	cmp	w9, #0x45
  401c58:	b.ne	401ee8 <printf@plt+0xa48>  // b.any
  401c5c:	ldr	w9, [sp, #40]
  401c60:	cmp	w9, #0x2
  401c64:	b.gt	401c78 <printf@plt+0x7d8>
  401c68:	mov	w0, #0x62                  	// #98
  401c6c:	mov	x1, x20
  401c70:	bl	4110a4 <printf@plt+0xfc04>
  401c74:	ldr	x8, [sp, #32]
  401c78:	ldrb	w9, [x8, #2]
  401c7c:	cmp	w9, #0x51
  401c80:	b.ne	401ee8 <printf@plt+0xa48>  // b.any
  401c84:	ldr	w9, [sp, #40]
  401c88:	cmp	w9, #0x3
  401c8c:	b.gt	401ca0 <printf@plt+0x800>
  401c90:	mov	w0, #0x62                  	// #98
  401c94:	mov	x1, x20
  401c98:	bl	4110a4 <printf@plt+0xfc04>
  401c9c:	ldr	x8, [sp, #32]
  401ca0:	ldrb	w8, [x8, #3]
  401ca4:	cmp	w8, #0x20
  401ca8:	b.ne	401eb4 <printf@plt+0xa14>  // b.any
  401cac:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401cb0:	ldr	x1, [x8, #3408]
  401cb4:	add	x0, sp, #0x20
  401cb8:	bl	4140d4 <_ZdlPvm@@Base+0x13d0>
  401cbc:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401cc0:	ldr	w21, [x8, #540]
  401cc4:	add	x0, sp, #0x10
  401cc8:	bl	413eac <_ZdlPvm@@Base+0x11a8>
  401ccc:	add	w28, w21, #0x1
  401cd0:	adrp	x21, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401cd4:	add	x21, x21, #0x198
  401cd8:	b	401d00 <printf@plt+0x860>
  401cdc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  401ce0:	add	x0, x0, #0x46b
  401ce4:	mov	x1, x21
  401ce8:	mov	x2, x21
  401cec:	mov	x3, x21
  401cf0:	bl	4117b8 <printf@plt+0x10318>
  401cf4:	add	x0, sp, #0x10
  401cf8:	add	x1, sp, #0x20
  401cfc:	bl	4139ac <_ZdlPvm@@Base+0xca8>
  401d00:	add	x1, sp, #0x20
  401d04:	mov	x0, x19
  401d08:	bl	40194c <printf@plt+0x4ac>
  401d0c:	cbnz	w0, 401d28 <printf@plt+0x888>
  401d10:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  401d14:	add	x0, x0, #0x454
  401d18:	mov	x1, x21
  401d1c:	mov	x2, x21
  401d20:	mov	x3, x21
  401d24:	bl	4117b8 <printf@plt+0x10318>
  401d28:	ldr	w8, [sp, #40]
  401d2c:	cmp	w8, #0x3
  401d30:	b.lt	401cf4 <printf@plt+0x854>  // b.tstop
  401d34:	ldr	x8, [sp, #32]
  401d38:	ldrb	w9, [x8]
  401d3c:	cmp	w9, #0x2e
  401d40:	b.ne	401cf4 <printf@plt+0x854>  // b.any
  401d44:	ldrb	w9, [x8, #1]
  401d48:	cmp	w9, #0x45
  401d4c:	b.ne	401cf4 <printf@plt+0x854>  // b.any
  401d50:	ldr	w9, [sp, #40]
  401d54:	cmp	w9, #0x2
  401d58:	b.gt	401d6c <printf@plt+0x8cc>
  401d5c:	mov	w0, #0x62                  	// #98
  401d60:	mov	x1, x20
  401d64:	bl	4110a4 <printf@plt+0xfc04>
  401d68:	ldr	x8, [sp, #32]
  401d6c:	ldrb	w9, [x8, #2]
  401d70:	cmp	w9, #0x4e
  401d74:	b.ne	401dd8 <printf@plt+0x938>  // b.any
  401d78:	ldr	w9, [sp, #40]
  401d7c:	cmp	w9, #0x3
  401d80:	b.eq	401e30 <printf@plt+0x990>  // b.none
  401d84:	b.gt	401d98 <printf@plt+0x8f8>
  401d88:	mov	w0, #0x62                  	// #98
  401d8c:	mov	x1, x20
  401d90:	bl	4110a4 <printf@plt+0xfc04>
  401d94:	ldr	x8, [sp, #32]
  401d98:	ldrb	w9, [x8, #3]
  401d9c:	cmp	w9, #0x20
  401da0:	b.eq	401e30 <printf@plt+0x990>  // b.none
  401da4:	ldr	w10, [sp, #40]
  401da8:	cmp	w10, #0x3
  401dac:	b.gt	401dc4 <printf@plt+0x924>
  401db0:	mov	w0, #0x62                  	// #98
  401db4:	mov	x1, x20
  401db8:	bl	4110a4 <printf@plt+0xfc04>
  401dbc:	ldr	x8, [sp, #32]
  401dc0:	ldrb	w9, [x8, #3]
  401dc4:	cmp	w9, #0xa
  401dc8:	b.eq	401e30 <printf@plt+0x990>  // b.none
  401dcc:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401dd0:	ldr	w9, [x9, #3456]
  401dd4:	cbnz	w9, 401e30 <printf@plt+0x990>
  401dd8:	ldr	w9, [sp, #40]
  401ddc:	cmp	w9, #0x2
  401de0:	b.gt	401df8 <printf@plt+0x958>
  401de4:	mov	w0, #0x62                  	// #98
  401de8:	mov	x1, x20
  401dec:	bl	4110a4 <printf@plt+0xfc04>
  401df0:	ldr	x8, [sp, #32]
  401df4:	ldr	w9, [sp, #40]
  401df8:	ldrb	w10, [x8, #2]
  401dfc:	cmp	w10, #0x51
  401e00:	b.ne	401cf4 <printf@plt+0x854>  // b.any
  401e04:	cmp	w9, #0x4
  401e08:	b.lt	401cf4 <printf@plt+0x854>  // b.tstop
  401e0c:	ldrb	w8, [x8, #3]
  401e10:	cmp	w8, #0x20
  401e14:	b.eq	401cdc <printf@plt+0x83c>  // b.none
  401e18:	cmp	w8, #0xa
  401e1c:	b.eq	401cdc <printf@plt+0x83c>  // b.none
  401e20:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e24:	ldr	w8, [x8, #3456]
  401e28:	cbz	w8, 401cf4 <printf@plt+0x854>
  401e2c:	b	401cdc <printf@plt+0x83c>
  401e30:	ldp	w8, w9, [sp, #24]
  401e34:	cmp	w8, w9
  401e38:	b.lt	401e48 <printf@plt+0x9a8>  // b.tstop
  401e3c:	add	x0, sp, #0x10
  401e40:	bl	41383c <_ZdlPvm@@Base+0xb38>
  401e44:	ldr	w8, [sp, #24]
  401e48:	ldr	x9, [sp, #16]
  401e4c:	add	w10, w8, #0x1
  401e50:	str	w10, [sp, #24]
  401e54:	strb	wzr, [x9, w8, sxtw]
  401e58:	bl	406ed8 <printf@plt+0x5a38>
  401e5c:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401e60:	ldr	x0, [sp, #16]
  401e64:	ldr	x1, [x8, #424]
  401e68:	mov	w2, w28
  401e6c:	bl	4042a4 <printf@plt+0x2e04>
  401e70:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e74:	str	wzr, [x8, #3440]
  401e78:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e7c:	str	wzr, [x8, #3444]
  401e80:	bl	41058c <printf@plt+0xf0ec>
  401e84:	bl	406f5c <printf@plt+0x5abc>
  401e88:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e8c:	ldr	w8, [x8, #3440]
  401e90:	cbz	w8, 402248 <printf@plt+0xda8>
  401e94:	ldr	w8, [x26, #3472]
  401e98:	cmp	w8, #0x1
  401e9c:	b.ne	40222c <printf@plt+0xd8c>  // b.any
  401ea0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401ea4:	ldr	x1, [x8, #3408]
  401ea8:	mov	w0, #0xa                   	// #10
  401eac:	bl	401240 <putc@plt>
  401eb0:	b	402248 <printf@plt+0xda8>
  401eb4:	ldr	w9, [sp, #40]
  401eb8:	cmp	w9, #0x3
  401ebc:	b.gt	401ed4 <printf@plt+0xa34>
  401ec0:	mov	w0, #0x62                  	// #98
  401ec4:	mov	x1, x20
  401ec8:	bl	4110a4 <printf@plt+0xfc04>
  401ecc:	ldr	x8, [sp, #32]
  401ed0:	ldrb	w8, [x8, #3]
  401ed4:	cmp	w8, #0xa
  401ed8:	b.eq	401cac <printf@plt+0x80c>  // b.none
  401edc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401ee0:	ldr	w8, [x8, #3456]
  401ee4:	cbnz	w8, 401cac <printf@plt+0x80c>
  401ee8:	ldrb	w1, [x22, #3432]
  401eec:	cbz	w1, 401b10 <printf@plt+0x670>
  401ef0:	add	x0, sp, #0x20
  401ef4:	bl	413eb4 <_ZdlPvm@@Base+0x11b0>
  401ef8:	tbnz	w0, #31, 401b10 <printf@plt+0x670>
  401efc:	ldp	w8, w9, [sp, #40]
  401f00:	cmp	w8, w9
  401f04:	b.lt	401f14 <printf@plt+0xa74>  // b.tstop
  401f08:	add	x0, sp, #0x20
  401f0c:	bl	41383c <_ZdlPvm@@Base+0xb38>
  401f10:	ldr	w8, [sp, #40]
  401f14:	ldr	x9, [sp, #32]
  401f18:	add	w10, w8, #0x1
  401f1c:	str	w10, [sp, #40]
  401f20:	strb	wzr, [x9, w8, sxtw]
  401f24:	ldr	w8, [sp, #40]
  401f28:	cmp	w8, #0x0
  401f2c:	b.gt	401f3c <printf@plt+0xa9c>
  401f30:	mov	w0, #0x62                  	// #98
  401f34:	mov	x1, x20
  401f38:	bl	4110a4 <printf@plt+0xfc04>
  401f3c:	ldr	x28, [sp, #32]
  401f40:	ldrb	w1, [x22, #3432]
  401f44:	mov	x0, x28
  401f48:	bl	40287c <printf@plt+0x13dc>
  401f4c:	cbz	x0, 401b00 <printf@plt+0x660>
  401f50:	mov	x23, x0
  401f54:	bl	406ed8 <printf@plt+0x5a38>
  401f58:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401f5c:	mov	w9, #0x1                   	// #1
  401f60:	str	w9, [x8, #3444]
  401f64:	b	401f80 <printf@plt+0xae0>
  401f68:	add	x28, x28, #0x1
  401f6c:	ldrb	w1, [x22, #3432]
  401f70:	mov	x0, x28
  401f74:	bl	40287c <printf@plt+0x13dc>
  401f78:	mov	x23, x0
  401f7c:	cbz	x0, 402180 <printf@plt+0xce0>
  401f80:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401f84:	ldr	w8, [x8, #3460]
  401f88:	cbz	w8, 401fa4 <printf@plt+0xb04>
  401f8c:	ldrb	w21, [x27, #3436]
  401f90:	add	x24, x23, #0x1
  401f94:	mov	x0, x24
  401f98:	mov	w1, w21
  401f9c:	bl	4012a0 <strchr@plt>
  401fa0:	cbz	x0, 4021a0 <printf@plt+0xd00>
  401fa4:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401fa8:	ldr	w24, [x8, #540]
  401fac:	strb	wzr, [x23]
  401fb0:	mov	x0, x28
  401fb4:	bl	406f78 <printf@plt+0x5ad8>
  401fb8:	add	x0, sp, #0x10
  401fbc:	bl	413eac <_ZdlPvm@@Base+0x11a8>
  401fc0:	ldrb	w1, [x27, #3436]
  401fc4:	add	x23, x23, #0x1
  401fc8:	b	401ff0 <printf@plt+0xb50>
  401fcc:	ldr	x9, [sp, #32]
  401fd0:	add	w10, w8, #0x1
  401fd4:	str	w10, [sp, #40]
  401fd8:	strb	wzr, [x9, w8, sxtw]
  401fdc:	ldr	w8, [sp, #40]
  401fe0:	cmp	w8, #0x0
  401fe4:	b.le	40206c <printf@plt+0xbcc>
  401fe8:	ldr	x23, [sp, #32]
  401fec:	ldrb	w1, [x27, #3436]
  401ff0:	mov	x0, x23
  401ff4:	bl	4012a0 <strchr@plt>
  401ff8:	cbnz	x0, 40207c <printf@plt+0xbdc>
  401ffc:	add	x0, sp, #0x10
  402000:	mov	x1, x23
  402004:	bl	4138d4 <_ZdlPvm@@Base+0xbd0>
  402008:	add	x1, sp, #0x20
  40200c:	mov	x0, x19
  402010:	bl	40194c <printf@plt+0x4ac>
  402014:	cbnz	w0, 402050 <printf@plt+0xbb0>
  402018:	ldrb	w1, [x22, #3432]
  40201c:	sub	x0, x29, #0x10
  402020:	bl	411548 <printf@plt+0x100a8>
  402024:	sub	x0, x29, #0x20
  402028:	mov	w1, w24
  40202c:	bl	411528 <printf@plt+0x10088>
  402030:	ldrb	w1, [x27, #3436]
  402034:	add	x0, sp, #0x30
  402038:	bl	411548 <printf@plt+0x100a8>
  40203c:	sub	x1, x29, #0x10
  402040:	sub	x2, x29, #0x20
  402044:	add	x3, sp, #0x30
  402048:	mov	x0, x25
  40204c:	bl	4117b8 <printf@plt+0x10318>
  402050:	ldp	w8, w9, [sp, #40]
  402054:	cmp	w8, w9
  402058:	b.lt	401fcc <printf@plt+0xb2c>  // b.tstop
  40205c:	add	x0, sp, #0x20
  402060:	bl	41383c <_ZdlPvm@@Base+0xb38>
  402064:	ldr	w8, [sp, #40]
  402068:	b	401fcc <printf@plt+0xb2c>
  40206c:	mov	w0, #0x62                  	// #98
  402070:	mov	x1, x20
  402074:	bl	4110a4 <printf@plt+0xfc04>
  402078:	b	401fe8 <printf@plt+0xb48>
  40207c:	mov	x28, x0
  402080:	strb	wzr, [x0]
  402084:	add	x0, sp, #0x10
  402088:	mov	x1, x23
  40208c:	bl	4138d4 <_ZdlPvm@@Base+0xbd0>
  402090:	ldp	w8, w9, [sp, #24]
  402094:	cmp	w8, w9
  402098:	b.lt	4020a8 <printf@plt+0xc08>  // b.tstop
  40209c:	add	x0, sp, #0x10
  4020a0:	bl	41383c <_ZdlPvm@@Base+0xb38>
  4020a4:	ldr	w8, [sp, #24]
  4020a8:	ldr	x9, [sp, #16]
  4020ac:	add	w10, w8, #0x1
  4020b0:	str	w10, [sp, #24]
  4020b4:	strb	wzr, [x9, w8, sxtw]
  4020b8:	ldr	w8, [x26, #3472]
  4020bc:	cbnz	w8, 4020f4 <printf@plt+0xc54>
  4020c0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4020c4:	ldr	w8, [x8, #3464]
  4020c8:	cbz	w8, 4020f4 <printf@plt+0xc54>
  4020cc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  4020d0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x32fc>
  4020d4:	add	x0, x0, #0x759
  4020d8:	add	x1, x1, #0x7c5
  4020dc:	bl	4014a0 <printf@plt>
  4020e0:	bl	41291c <printf@plt+0x1147c>
  4020e4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4020e8:	ldr	x1, [x8, #3408]
  4020ec:	mov	w0, #0xa                   	// #10
  4020f0:	bl	401240 <putc@plt>
  4020f4:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4020f8:	ldr	x0, [sp, #16]
  4020fc:	ldr	x1, [x8, #424]
  402100:	mov	w2, w24
  402104:	bl	4042a4 <printf@plt+0x2e04>
  402108:	bl	41058c <printf@plt+0xf0ec>
  40210c:	ldr	w8, [x26, #3472]
  402110:	cbnz	w8, 40214c <printf@plt+0xcac>
  402114:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402118:	ldr	w9, [x9, #3464]
  40211c:	cbz	w9, 40214c <printf@plt+0xcac>
  402120:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  402124:	adrp	x1, 416000 <_ZdlPvm@@Base+0x32fc>
  402128:	add	x0, x0, #0x759
  40212c:	add	x1, x1, #0x7c5
  402130:	bl	4014a0 <printf@plt>
  402134:	bl	412978 <printf@plt+0x114d8>
  402138:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40213c:	ldr	x1, [x8, #3408]
  402140:	mov	w0, #0xa                   	// #10
  402144:	bl	401240 <putc@plt>
  402148:	ldr	w8, [x26, #3472]
  40214c:	cmp	w8, #0x1
  402150:	b.ne	402164 <printf@plt+0xcc4>  // b.any
  402154:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402158:	ldr	x1, [x8, #3408]
  40215c:	mov	w0, #0xa                   	// #10
  402160:	bl	401240 <putc@plt>
  402164:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402168:	ldr	w8, [x8, #3468]
  40216c:	cbz	w8, 401f68 <printf@plt+0xac8>
  402170:	ldrb	w8, [x28, #1]!
  402174:	cmp	w8, #0x20
  402178:	b.eq	402170 <printf@plt+0xcd0>  // b.none
  40217c:	b	401f6c <printf@plt+0xacc>
  402180:	mov	w1, #0xa                   	// #10
  402184:	mov	x0, x28
  402188:	bl	4012a0 <strchr@plt>
  40218c:	cbz	x0, 402194 <printf@plt+0xcf4>
  402190:	strb	wzr, [x0]
  402194:	mov	x0, x28
  402198:	bl	406f78 <printf@plt+0x5ad8>
  40219c:	b	4021e4 <printf@plt+0xd44>
  4021a0:	sub	x0, x29, #0x10
  4021a4:	mov	w1, w21
  4021a8:	bl	411548 <printf@plt+0x100a8>
  4021ac:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4021b0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  4021b4:	add	x2, x2, #0x198
  4021b8:	sub	x1, x29, #0x10
  4021bc:	add	x0, x0, #0x71d
  4021c0:	mov	x3, x2
  4021c4:	bl	411750 <printf@plt+0x102b0>
  4021c8:	mov	w1, #0xa                   	// #10
  4021cc:	mov	x0, x24
  4021d0:	bl	4012a0 <strchr@plt>
  4021d4:	cbz	x0, 4021dc <printf@plt+0xd3c>
  4021d8:	strb	wzr, [x0]
  4021dc:	mov	x0, x28
  4021e0:	bl	406f78 <printf@plt+0x5ad8>
  4021e4:	bl	406f5c <printf@plt+0x5abc>
  4021e8:	ldr	w8, [x26, #3472]
  4021ec:	cbnz	w8, 402204 <printf@plt+0xd64>
  4021f0:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4021f4:	ldr	w1, [x8, #540]
  4021f8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  4021fc:	add	x0, x0, #0x476
  402200:	bl	4014a0 <printf@plt>
  402204:	bl	406f1c <printf@plt+0x5a7c>
  402208:	ldr	w8, [x26, #3472]
  40220c:	cbnz	w8, 401b20 <printf@plt+0x680>
  402210:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402214:	ldr	w8, [x8, #540]
  402218:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  40221c:	add	x0, x0, #0x476
  402220:	add	w1, w8, #0x1
  402224:	bl	4014a0 <printf@plt>
  402228:	b	401b20 <printf@plt+0x680>
  40222c:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402230:	ldr	w8, [x8, #540]
  402234:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  402238:	add	x0, x0, #0x476
  40223c:	sub	w1, w8, #0x1
  402240:	bl	4014a0 <printf@plt>
  402244:	bl	406f1c <printf@plt+0x5a7c>
  402248:	ldr	w8, [x26, #3472]
  40224c:	cbnz	w8, 402264 <printf@plt+0xdc4>
  402250:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402254:	ldr	w1, [x8, #540]
  402258:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  40225c:	add	x0, x0, #0x476
  402260:	bl	4014a0 <printf@plt>
  402264:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402268:	ldr	x1, [x8, #3408]
  40226c:	add	x0, sp, #0x20
  402270:	bl	4140d4 <_ZdlPvm@@Base+0x13d0>
  402274:	b	401b20 <printf@plt+0x680>
  402278:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40227c:	str	xzr, [x8, #424]
  402280:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402284:	mov	x0, sp
  402288:	str	wzr, [x8, #540]
  40228c:	bl	413664 <_ZdlPvm@@Base+0x960>
  402290:	add	x0, sp, #0x10
  402294:	bl	413664 <_ZdlPvm@@Base+0x960>
  402298:	add	x0, sp, #0x20
  40229c:	bl	413664 <_ZdlPvm@@Base+0x960>
  4022a0:	ldp	x20, x19, [sp, #176]
  4022a4:	ldp	x22, x21, [sp, #160]
  4022a8:	ldp	x24, x23, [sp, #144]
  4022ac:	ldp	x26, x25, [sp, #128]
  4022b0:	ldp	x28, x27, [sp, #112]
  4022b4:	ldp	x29, x30, [sp, #96]
  4022b8:	add	sp, sp, #0xc0
  4022bc:	ret
  4022c0:	mov	x19, x0
  4022c4:	b	4022f0 <printf@plt+0xe50>
  4022c8:	mov	x19, x0
  4022cc:	b	4022f8 <printf@plt+0xe58>
  4022d0:	b	4022e4 <printf@plt+0xe44>
  4022d4:	b	4022e4 <printf@plt+0xe44>
  4022d8:	b	4022e4 <printf@plt+0xe44>
  4022dc:	b	4022e4 <printf@plt+0xe44>
  4022e0:	b	4022e4 <printf@plt+0xe44>
  4022e4:	mov	x19, x0
  4022e8:	mov	x0, sp
  4022ec:	bl	413664 <_ZdlPvm@@Base+0x960>
  4022f0:	add	x0, sp, #0x10
  4022f4:	bl	413664 <_ZdlPvm@@Base+0x960>
  4022f8:	add	x0, sp, #0x20
  4022fc:	bl	413664 <_ZdlPvm@@Base+0x960>
  402300:	mov	x0, x19
  402304:	bl	401440 <_Unwind_Resume@plt>
  402308:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40230c:	ldr	x2, [x8, #592]
  402310:	adrp	x1, 414000 <_ZdlPvm@@Base+0x12fc>
  402314:	add	x1, x1, #0x47e
  402318:	b	401230 <fprintf@plt>
  40231c:	sub	sp, sp, #0x80
  402320:	stp	x29, x30, [sp, #32]
  402324:	stp	x28, x27, [sp, #48]
  402328:	stp	x26, x25, [sp, #64]
  40232c:	stp	x24, x23, [sp, #80]
  402330:	stp	x22, x21, [sp, #96]
  402334:	stp	x20, x19, [sp, #112]
  402338:	add	x29, sp, #0x20
  40233c:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402340:	mov	w19, w0
  402344:	ldr	x8, [x1]
  402348:	ldr	x0, [x9, #3416]
  40234c:	mov	x20, x1
  402350:	adrp	x1, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402354:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402358:	add	x1, x1, #0xd94
  40235c:	str	x8, [x9, #592]
  402360:	bl	401480 <setbuf@plt>
  402364:	adrp	x21, 414000 <_ZdlPvm@@Base+0x12fc>
  402368:	adrp	x22, 414000 <_ZdlPvm@@Base+0x12fc>
  40236c:	adrp	x26, 414000 <_ZdlPvm@@Base+0x12fc>
  402370:	adrp	x25, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402374:	mov	w23, #0x1                   	// #1
  402378:	add	x21, x21, #0x4cf
  40237c:	add	x22, x22, #0x3c8
  402380:	add	x26, x26, #0x2d8
  402384:	add	x25, x25, #0x198
  402388:	adrp	x28, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40238c:	adrp	x24, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402390:	mov	w8, #0x1                   	// #1
  402394:	b	4023c0 <printf@plt+0xf20>
  402398:	ldr	x1, [x28, #616]
  40239c:	add	x0, sp, #0x10
  4023a0:	bl	411500 <printf@plt+0x10060>
  4023a4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  4023a8:	add	x1, sp, #0x10
  4023ac:	add	x0, x0, #0x567
  4023b0:	mov	x2, x25
  4023b4:	mov	x3, x25
  4023b8:	bl	411750 <printf@plt+0x102b0>
  4023bc:	mov	w8, w27
  4023c0:	mov	w0, w19
  4023c4:	mov	x1, x20
  4023c8:	mov	x2, x21
  4023cc:	mov	x3, x22
  4023d0:	mov	x4, xzr
  4023d4:	mov	w27, w8
  4023d8:	bl	4128e4 <printf@plt+0x11444>
  4023dc:	add	w8, w0, #0x1
  4023e0:	cmp	w8, #0x77
  4023e4:	b.hi	4025b4 <printf@plt+0x1114>  // b.pmore
  4023e8:	adr	x9, 4023c0 <printf@plt+0xf20>
  4023ec:	ldrh	w10, [x26, x8, lsl #1]
  4023f0:	add	x9, x9, x10, lsl #2
  4023f4:	mov	w8, wzr
  4023f8:	br	x9
  4023fc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402400:	str	w23, [x8, #3456]
  402404:	mov	w8, w27
  402408:	b	4023c0 <printf@plt+0xf20>
  40240c:	mov	x23, x24
  402410:	ldr	x24, [x28, #616]
  402414:	adrp	x1, 414000 <_ZdlPvm@@Base+0x12fc>
  402418:	add	x1, x1, #0x536
  40241c:	mov	x0, x24
  402420:	str	x24, [x23, #3096]
  402424:	bl	4013c0 <strcmp@plt>
  402428:	cbz	w0, 4025d4 <printf@plt+0x1134>
  40242c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x12fc>
  402430:	mov	x0, x24
  402434:	add	x1, x1, #0x53e
  402438:	bl	4013c0 <strcmp@plt>
  40243c:	cbz	w0, 4025f4 <printf@plt+0x1154>
  402440:	adrp	x1, 414000 <_ZdlPvm@@Base+0x12fc>
  402444:	mov	x0, x24
  402448:	add	x1, x1, #0x545
  40244c:	bl	4013c0 <strcmp@plt>
  402450:	mov	w8, w27
  402454:	mov	x24, x23
  402458:	mov	w23, #0x1                   	// #1
  40245c:	cbnz	w0, 4023c0 <printf@plt+0xf20>
  402460:	adrp	x9, 414000 <_ZdlPvm@@Base+0x12fc>
  402464:	add	x9, x9, #0x53e
  402468:	str	x9, [x24, #3096]
  40246c:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402470:	str	w23, [x9, #3472]
  402474:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402478:	mov	w8, wzr
  40247c:	str	w23, [x9, #3468]
  402480:	b	4023c0 <printf@plt+0xf20>
  402484:	ldr	x0, [x28, #616]
  402488:	bl	406cd4 <printf@plt+0x5834>
  40248c:	mov	w8, w27
  402490:	cbnz	w0, 4023c0 <printf@plt+0xf20>
  402494:	ldr	x1, [x28, #616]
  402498:	add	x0, sp, #0x10
  40249c:	bl	411500 <printf@plt+0x10060>
  4024a0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  4024a4:	add	x1, sp, #0x10
  4024a8:	add	x0, x0, #0x552
  4024ac:	b	4023b0 <printf@plt+0xf10>
  4024b0:	ldr	x8, [x28, #616]
  4024b4:	ldrb	w1, [x8]
  4024b8:	cbz	x1, 4025a4 <printf@plt+0x1104>
  4024bc:	ldrb	w8, [x8, #1]
  4024c0:	cbz	x8, 4025a4 <printf@plt+0x1104>
  4024c4:	adrp	x10, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4024c8:	add	x10, x10, #0xc2c
  4024cc:	ldrb	w9, [x10, x1]
  4024d0:	cbz	w9, 402610 <printf@plt+0x1170>
  4024d4:	add	x0, sp, #0x10
  4024d8:	b	402620 <printf@plt+0x1180>
  4024dc:	ldr	x0, [x28, #616]
  4024e0:	bl	406e24 <printf@plt+0x5984>
  4024e4:	mov	w8, w27
  4024e8:	b	4023c0 <printf@plt+0xf20>
  4024ec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  4024f0:	add	x0, x0, #0x575
  4024f4:	mov	x1, x25
  4024f8:	mov	x2, x25
  4024fc:	mov	x3, x25
  402500:	bl	411784 <printf@plt+0x102e4>
  402504:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402508:	str	w23, [x8, #3448]
  40250c:	mov	w8, w27
  402510:	b	4023c0 <printf@plt+0xf20>
  402514:	ldr	x1, [x28, #616]
  402518:	adrp	x0, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40251c:	add	x0, x0, #0x240
  402520:	bl	412fc4 <_ZdlPvm@@Base+0x2c0>
  402524:	mov	w8, w27
  402528:	b	4023c0 <printf@plt+0xf20>
  40252c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402530:	str	w23, [x8, #3460]
  402534:	mov	w8, w27
  402538:	b	4023c0 <printf@plt+0xf20>
  40253c:	ldr	x0, [x28, #616]
  402540:	adrp	x1, 414000 <_ZdlPvm@@Base+0x12fc>
  402544:	mov	x2, sp
  402548:	add	x1, x1, #0x564
  40254c:	bl	401360 <__isoc99_sscanf@plt>
  402550:	cmp	w0, #0x1
  402554:	b.ne	402398 <printf@plt+0xef8>  // b.any
  402558:	ldr	w0, [sp]
  40255c:	bl	406dc4 <printf@plt+0x5924>
  402560:	mov	w8, w27
  402564:	b	4023c0 <printf@plt+0xf20>
  402568:	ldr	x0, [x28, #616]
  40256c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x12fc>
  402570:	mov	x2, sp
  402574:	add	x1, x1, #0x564
  402578:	bl	401360 <__isoc99_sscanf@plt>
  40257c:	cmp	w0, #0x1
  402580:	b.ne	402398 <printf@plt+0xef8>  // b.any
  402584:	ldr	w0, [sp]
  402588:	bl	407010 <printf@plt+0x5b70>
  40258c:	mov	w8, w27
  402590:	b	4023c0 <printf@plt+0xf20>
  402594:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402598:	str	w23, [x8, #3452]
  40259c:	mov	w8, w27
  4025a0:	b	4023c0 <printf@plt+0xf20>
  4025a4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  4025a8:	add	x0, x0, #0x500
  4025ac:	mov	x1, x25
  4025b0:	b	4023b0 <printf@plt+0xf10>
  4025b4:	cmp	w0, #0x100
  4025b8:	b.eq	402868 <printf@plt+0x13c8>  // b.none
  4025bc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x12fc>
  4025c0:	mov	w0, #0x178                 	// #376
  4025c4:	add	x1, x1, #0x5ab
  4025c8:	bl	4110a4 <printf@plt+0xfc04>
  4025cc:	mov	w8, w27
  4025d0:	b	4023c0 <printf@plt+0xf20>
  4025d4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x32fc>
  4025d8:	add	x8, x8, #0xf0c
  4025dc:	str	x8, [x23, #3096]
  4025e0:	mov	w8, #0x1                   	// #1
  4025e4:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4025e8:	str	w8, [x9, #3464]
  4025ec:	mov	w8, w27
  4025f0:	b	402604 <printf@plt+0x1164>
  4025f4:	mov	w8, wzr
  4025f8:	mov	w9, #0x1                   	// #1
  4025fc:	adrp	x10, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402600:	str	w9, [x10, #3472]
  402604:	mov	x24, x23
  402608:	mov	w23, #0x1                   	// #1
  40260c:	b	4023c0 <printf@plt+0xf20>
  402610:	ldrb	w9, [x10, x8]
  402614:	cbz	w9, 402634 <printf@plt+0x1194>
  402618:	add	x0, sp, #0x10
  40261c:	mov	w1, w8
  402620:	bl	411548 <printf@plt+0x100a8>
  402624:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  402628:	add	x1, sp, #0x10
  40262c:	add	x0, x0, #0x523
  402630:	b	4023b0 <printf@plt+0xf10>
  402634:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402638:	strb	w1, [x9, #3432]
  40263c:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402640:	strb	w8, [x9, #3436]
  402644:	mov	w8, w27
  402648:	b	4023c0 <printf@plt+0xf20>
  40264c:	ldr	x0, [x24, #3096]
  402650:	bl	402e50 <printf@plt+0x19b0>
  402654:	bl	40a174 <printf@plt+0x8cd4>
  402658:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  40265c:	add	x0, x0, #0x762
  402660:	bl	401210 <puts@plt>
  402664:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402668:	ldr	w8, [x8, #3472]
  40266c:	cbnz	w8, 4026ac <printf@plt+0x120c>
  402670:	adrp	x21, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402674:	ldr	x1, [x24, #3096]
  402678:	ldr	x2, [x21, #592]
  40267c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  402680:	add	x0, x0, #0x5c4
  402684:	bl	4014a0 <printf@plt>
  402688:	ldr	x1, [x24, #3096]
  40268c:	ldr	x2, [x21, #592]
  402690:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  402694:	add	x0, x0, #0x621
  402698:	bl	4014a0 <printf@plt>
  40269c:	ldr	x1, [x24, #3096]
  4026a0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  4026a4:	add	x0, x0, #0x677
  4026a8:	bl	4014a0 <printf@plt>
  4026ac:	cbz	w27, 4026e8 <printf@plt+0x1248>
  4026b0:	adrp	x0, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4026b4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x12fc>
  4026b8:	add	x0, x0, #0x240
  4026bc:	add	x1, x1, #0x6da
  4026c0:	add	x2, sp, #0x10
  4026c4:	bl	4130cc <_ZdlPvm@@Base+0x3c8>
  4026c8:	cbz	x0, 4026e8 <printf@plt+0x1248>
  4026cc:	ldr	x1, [sp, #16]
  4026d0:	mov	x21, x0
  4026d4:	bl	401a44 <printf@plt+0x5a4>
  4026d8:	mov	x0, x21
  4026dc:	bl	401250 <fclose@plt>
  4026e0:	ldr	x0, [sp, #16]
  4026e4:	bl	401280 <free@plt>
  4026e8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4026ec:	ldrsw	x8, [x8, #3104]
  4026f0:	cmp	w8, w19
  4026f4:	b.ge	4027c0 <printf@plt+0x1320>  // b.tcont
  4026f8:	add	x25, x20, x8, lsl #3
  4026fc:	sub	w26, w19, w8
  402700:	adrp	x19, 415000 <_ZdlPvm@@Base+0x22fc>
  402704:	adrp	x20, 415000 <_ZdlPvm@@Base+0x22fc>
  402708:	adrp	x21, 414000 <_ZdlPvm@@Base+0x12fc>
  40270c:	adrp	x22, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402710:	add	x19, x19, #0xed0
  402714:	adrp	x27, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402718:	add	x20, x20, #0xb62
  40271c:	add	x21, x21, #0x6e0
  402720:	add	x22, x22, #0x198
  402724:	b	402740 <printf@plt+0x12a0>
  402728:	ldr	x0, [x27, #3400]
  40272c:	mov	x1, x19
  402730:	bl	401a44 <printf@plt+0x5a4>
  402734:	subs	w26, w26, #0x1
  402738:	add	x25, x25, #0x8
  40273c:	b.eq	4027d4 <printf@plt+0x1334>  // b.none
  402740:	ldr	x24, [x25]
  402744:	mov	x1, x19
  402748:	mov	x0, x24
  40274c:	bl	4013c0 <strcmp@plt>
  402750:	cbz	w0, 402728 <printf@plt+0x1288>
  402754:	bl	4013a0 <__errno_location@plt>
  402758:	mov	x23, x0
  40275c:	str	wzr, [x0]
  402760:	mov	x0, x24
  402764:	mov	x1, x20
  402768:	bl	4013b0 <fopen@plt>
  40276c:	cbz	x0, 402788 <printf@plt+0x12e8>
  402770:	ldr	x1, [x25]
  402774:	mov	x24, x0
  402778:	bl	401a44 <printf@plt+0x5a4>
  40277c:	mov	x0, x24
  402780:	bl	401250 <fclose@plt>
  402784:	b	402734 <printf@plt+0x1294>
  402788:	ldr	x1, [x25]
  40278c:	add	x0, sp, #0x10
  402790:	bl	411500 <printf@plt+0x10060>
  402794:	ldr	w0, [x23]
  402798:	bl	4012c0 <strerror@plt>
  40279c:	mov	x1, x0
  4027a0:	mov	x0, sp
  4027a4:	bl	411500 <printf@plt+0x10060>
  4027a8:	add	x1, sp, #0x10
  4027ac:	mov	x2, sp
  4027b0:	mov	x0, x21
  4027b4:	mov	x3, x22
  4027b8:	bl	4117b8 <printf@plt+0x10318>
  4027bc:	b	402734 <printf@plt+0x1294>
  4027c0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4027c4:	ldr	x0, [x8, #3400]
  4027c8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  4027cc:	add	x1, x1, #0xed0
  4027d0:	bl	401a44 <printf@plt+0x5a4>
  4027d4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4027d8:	ldr	x19, [x8, #3408]
  4027dc:	mov	x0, x19
  4027e0:	bl	401450 <ferror@plt>
  4027e4:	cbz	w0, 402808 <printf@plt+0x1368>
  4027e8:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4027ec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  4027f0:	add	x1, x1, #0x198
  4027f4:	add	x0, x0, #0x6f4
  4027f8:	mov	x2, x1
  4027fc:	mov	x3, x1
  402800:	bl	4117b8 <printf@plt+0x10318>
  402804:	b	402814 <printf@plt+0x1374>
  402808:	mov	x0, x19
  40280c:	bl	401380 <fflush@plt>
  402810:	tbnz	w0, #31, 4027e8 <printf@plt+0x1348>
  402814:	ldp	x20, x19, [sp, #112]
  402818:	ldp	x22, x21, [sp, #96]
  40281c:	ldp	x24, x23, [sp, #80]
  402820:	ldp	x26, x25, [sp, #64]
  402824:	ldp	x28, x27, [sp, #48]
  402828:	ldp	x29, x30, [sp, #32]
  40282c:	mov	w0, wzr
  402830:	add	sp, sp, #0x80
  402834:	ret
  402838:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40283c:	ldr	x0, [x8, #3416]
  402840:	bl	402308 <printf@plt+0xe68>
  402844:	mov	w0, #0x1                   	// #1
  402848:	bl	401420 <exit@plt>
  40284c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402850:	ldr	x1, [x8, #3392]
  402854:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  402858:	add	x0, x0, #0x4e4
  40285c:	bl	4014a0 <printf@plt>
  402860:	mov	w0, wzr
  402864:	bl	401420 <exit@plt>
  402868:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40286c:	ldr	x0, [x8, #3408]
  402870:	bl	402308 <printf@plt+0xe68>
  402874:	mov	w0, wzr
  402878:	bl	401420 <exit@plt>
  40287c:	ldrb	w11, [x0]
  402880:	cbz	w11, 402964 <printf@plt+0x14c4>
  402884:	mov	w9, #0x8c00                	// #35840
  402888:	mov	w8, #0x1                   	// #1
  40288c:	movk	w9, #0x4, lsl #16
  402890:	b	4028a4 <printf@plt+0x1404>
  402894:	add	x10, x0, #0x3
  402898:	ldrb	w11, [x10]
  40289c:	mov	x0, x10
  4028a0:	cbz	w11, 402964 <printf@plt+0x14c4>
  4028a4:	cmp	w1, w11, uxtb
  4028a8:	b.eq	402968 <printf@plt+0x14c8>  // b.none
  4028ac:	and	w10, w11, #0xff
  4028b0:	cmp	w10, #0x5c
  4028b4:	add	x10, x0, #0x1
  4028b8:	b.ne	402898 <printf@plt+0x13f8>  // b.any
  4028bc:	ldrb	w11, [x10]
  4028c0:	sub	w12, w11, #0x5c
  4028c4:	cmp	w12, #0x12
  4028c8:	b.hi	4028dc <printf@plt+0x143c>  // b.pmore
  4028cc:	lsl	w13, w8, w12
  4028d0:	tst	w13, w9
  4028d4:	b.ne	4028e8 <printf@plt+0x1448>  // b.any
  4028d8:	cbz	w12, 40289c <printf@plt+0x13fc>
  4028dc:	cbz	w11, 40289c <printf@plt+0x13fc>
  4028e0:	cmp	w11, #0x2a
  4028e4:	b.ne	40295c <printf@plt+0x14bc>  // b.any
  4028e8:	mov	x10, x0
  4028ec:	ldrb	w11, [x10, #2]!
  4028f0:	cmp	w11, #0x5a
  4028f4:	b.gt	402934 <printf@plt+0x1494>
  4028f8:	cbz	w11, 40289c <printf@plt+0x13fc>
  4028fc:	cmp	w11, #0x28
  402900:	b.ne	402894 <printf@plt+0x13f4>  // b.any
  402904:	mov	x10, x0
  402908:	ldrb	w11, [x10, #3]!
  40290c:	cbz	w11, 40289c <printf@plt+0x13fc>
  402910:	cmp	w11, #0x5c
  402914:	b.eq	40289c <printf@plt+0x13fc>  // b.none
  402918:	mov	x10, x0
  40291c:	ldrb	w11, [x10, #4]!
  402920:	cbz	w11, 40289c <printf@plt+0x13fc>
  402924:	cmp	w11, #0x5c
  402928:	b.eq	40289c <printf@plt+0x13fc>  // b.none
  40292c:	add	x10, x0, #0x5
  402930:	b	402898 <printf@plt+0x13f8>
  402934:	cmp	w11, #0x5c
  402938:	b.eq	40289c <printf@plt+0x13fc>  // b.none
  40293c:	cmp	w11, #0x5b
  402940:	b.ne	402894 <printf@plt+0x13f4>  // b.any
  402944:	add	x10, x0, #0x3
  402948:	ldrb	w11, [x10], #1
  40294c:	cbz	w11, 402964 <printf@plt+0x14c4>
  402950:	cmp	w11, #0x5d
  402954:	b.ne	402948 <printf@plt+0x14a8>  // b.any
  402958:	b	402898 <printf@plt+0x13f8>
  40295c:	add	x10, x0, #0x2
  402960:	b	402898 <printf@plt+0x13f8>
  402964:	mov	x0, xzr
  402968:	ret
  40296c:	mov	w8, #0x1                   	// #1
  402970:	strh	w8, [x0]
  402974:	str	xzr, [x0, #8]
  402978:	ret
  40297c:	ldrb	w8, [x0]
  402980:	cbz	w8, 40298c <printf@plt+0x14ec>
  402984:	ldr	x0, [x0, #8]
  402988:	b	401280 <free@plt>
  40298c:	ret
  402990:	stp	xzr, xzr, [x0]
  402994:	ret
  402998:	stp	x29, x30, [sp, #-32]!
  40299c:	str	x19, [sp, #16]
  4029a0:	mov	x29, sp
  4029a4:	mov	w8, #0x11                  	// #17
  4029a8:	mov	x19, x0
  4029ac:	str	w8, [x0, #8]
  4029b0:	mov	w0, #0x110                 	// #272
  4029b4:	bl	4011e0 <_Znam@plt>
  4029b8:	movi	v0.2d, #0x0
  4029bc:	stp	q0, q0, [x0]
  4029c0:	stp	q0, q0, [x0, #32]
  4029c4:	stp	q0, q0, [x0, #64]
  4029c8:	stp	q0, q0, [x0, #96]
  4029cc:	stp	q0, q0, [x0, #128]
  4029d0:	stp	q0, q0, [x0, #160]
  4029d4:	stp	q0, q0, [x0, #192]
  4029d8:	stp	q0, q0, [x0, #224]
  4029dc:	str	q0, [x0, #256]
  4029e0:	str	x0, [x19]
  4029e4:	str	wzr, [x19, #12]
  4029e8:	ldr	x19, [sp, #16]
  4029ec:	ldp	x29, x30, [sp], #32
  4029f0:	ret
  4029f4:	stp	x29, x30, [sp, #-48]!
  4029f8:	stp	x20, x19, [sp, #32]
  4029fc:	mov	x19, x0
  402a00:	ldr	w8, [x0, #8]
  402a04:	ldr	x0, [x0]
  402a08:	str	x21, [sp, #16]
  402a0c:	mov	x29, sp
  402a10:	cbz	w8, 402a3c <printf@plt+0x159c>
  402a14:	mov	x20, xzr
  402a18:	mov	x21, xzr
  402a1c:	ldr	x0, [x0, x20]
  402a20:	bl	401280 <free@plt>
  402a24:	ldr	w8, [x19, #8]
  402a28:	ldr	x0, [x19]
  402a2c:	add	x21, x21, #0x1
  402a30:	add	x20, x20, #0x10
  402a34:	cmp	x21, x8
  402a38:	b.cc	402a1c <printf@plt+0x157c>  // b.lo, b.ul, b.last
  402a3c:	cbz	x0, 402a50 <printf@plt+0x15b0>
  402a40:	ldp	x20, x19, [sp, #32]
  402a44:	ldr	x21, [sp, #16]
  402a48:	ldp	x29, x30, [sp], #48
  402a4c:	b	401390 <_ZdaPv@plt>
  402a50:	ldp	x20, x19, [sp, #32]
  402a54:	ldr	x21, [sp, #16]
  402a58:	ldp	x29, x30, [sp], #48
  402a5c:	ret
  402a60:	stp	x29, x30, [sp, #-96]!
  402a64:	stp	x28, x27, [sp, #16]
  402a68:	stp	x26, x25, [sp, #32]
  402a6c:	stp	x24, x23, [sp, #48]
  402a70:	stp	x22, x21, [sp, #64]
  402a74:	stp	x20, x19, [sp, #80]
  402a78:	mov	x29, sp
  402a7c:	mov	x19, x2
  402a80:	mov	x21, x1
  402a84:	mov	x20, x0
  402a88:	cbnz	x1, 402a9c <printf@plt+0x15fc>
  402a8c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  402a90:	add	x1, x1, #0x5b0
  402a94:	mov	w0, #0x36                  	// #54
  402a98:	bl	4110a4 <printf@plt+0xfc04>
  402a9c:	mov	x0, x21
  402aa0:	bl	412d10 <_ZdlPvm@@Base+0xc>
  402aa4:	ldr	w24, [x20, #8]
  402aa8:	ldr	x22, [x20]
  402aac:	mov	x23, x0
  402ab0:	udiv	x8, x0, x24
  402ab4:	msub	x27, x8, x24, x0
  402ab8:	lsl	x8, x27, #4
  402abc:	ldr	x25, [x22, x8]
  402ac0:	cbz	x25, 402b0c <printf@plt+0x166c>
  402ac4:	mov	x0, x25
  402ac8:	mov	x1, x21
  402acc:	bl	4013c0 <strcmp@plt>
  402ad0:	cbz	w0, 402b00 <printf@plt+0x1660>
  402ad4:	cmp	w27, #0x0
  402ad8:	csel	w8, w24, w27, eq  // eq = none
  402adc:	sub	w27, w8, #0x1
  402ae0:	lsl	x8, x27, #4
  402ae4:	ldr	x25, [x22, x8]
  402ae8:	cbz	x25, 402b0c <printf@plt+0x166c>
  402aec:	mov	x0, x25
  402af0:	mov	x1, x21
  402af4:	bl	4013c0 <strcmp@plt>
  402af8:	cbnz	w0, 402ad4 <printf@plt+0x1634>
  402afc:	mov	w27, w27
  402b00:	add	x8, x22, x27, lsl #4
  402b04:	str	x19, [x8, #8]
  402b08:	b	402c60 <printf@plt+0x17c0>
  402b0c:	cbz	x19, 402be0 <printf@plt+0x1740>
  402b10:	ldr	w8, [x20, #12]
  402b14:	cmp	w24, w8, lsl #2
  402b18:	b.hi	402c2c <printf@plt+0x178c>  // b.pmore
  402b1c:	mov	w0, w24
  402b20:	bl	412d8c <_ZdlPvm@@Base+0x88>
  402b24:	mov	w28, w0
  402b28:	lsl	x27, x28, #4
  402b2c:	mov	w25, w0
  402b30:	str	w0, [x20, #8]
  402b34:	mov	x0, x27
  402b38:	bl	4011e0 <_Znam@plt>
  402b3c:	mov	x26, x0
  402b40:	cbz	w25, 402b54 <printf@plt+0x16b4>
  402b44:	mov	x0, x26
  402b48:	mov	w1, wzr
  402b4c:	mov	x2, x27
  402b50:	bl	401290 <memset@plt>
  402b54:	str	x26, [x20]
  402b58:	cbz	w24, 402bf4 <printf@plt+0x1754>
  402b5c:	mov	x25, xzr
  402b60:	b	402b74 <printf@plt+0x16d4>
  402b64:	bl	401280 <free@plt>
  402b68:	add	x25, x25, #0x1
  402b6c:	cmp	x25, x24
  402b70:	b.eq	402be8 <printf@plt+0x1748>  // b.none
  402b74:	add	x26, x22, x25, lsl #4
  402b78:	ldr	x0, [x26]
  402b7c:	cbz	x0, 402b68 <printf@plt+0x16c8>
  402b80:	mov	x27, x26
  402b84:	ldr	x8, [x27, #8]!
  402b88:	cbz	x8, 402b64 <printf@plt+0x16c4>
  402b8c:	bl	412d10 <_ZdlPvm@@Base+0xc>
  402b90:	ldr	w10, [x20, #8]
  402b94:	ldr	x8, [x20]
  402b98:	udiv	x9, x0, x10
  402b9c:	msub	x9, x9, x10, x0
  402ba0:	add	x11, x8, x9, lsl #4
  402ba4:	ldr	x12, [x11]
  402ba8:	cbz	x12, 402bc8 <printf@plt+0x1728>
  402bac:	cmp	w9, #0x0
  402bb0:	csel	w9, w10, w9, eq  // eq = none
  402bb4:	sub	w9, w9, #0x1
  402bb8:	add	x11, x8, w9, uxtw #4
  402bbc:	ldr	x12, [x11]
  402bc0:	cbnz	x12, 402bac <printf@plt+0x170c>
  402bc4:	mov	w9, w9
  402bc8:	ldr	x10, [x26]
  402bcc:	add	x8, x8, x9, lsl #4
  402bd0:	str	x10, [x11]
  402bd4:	ldr	x10, [x27]
  402bd8:	str	x10, [x8, #8]
  402bdc:	b	402b68 <printf@plt+0x16c8>
  402be0:	mov	x25, xzr
  402be4:	b	402c60 <printf@plt+0x17c0>
  402be8:	ldr	w28, [x20, #8]
  402bec:	ldr	x26, [x20]
  402bf0:	mov	w25, w28
  402bf4:	udiv	x8, x23, x28
  402bf8:	msub	x27, x8, x28, x23
  402bfc:	lsl	x8, x27, #4
  402c00:	ldr	x8, [x26, x8]
  402c04:	cbz	x8, 402c20 <printf@plt+0x1780>
  402c08:	cmp	w27, #0x0
  402c0c:	csel	w8, w25, w27, eq  // eq = none
  402c10:	sub	w27, w8, #0x1
  402c14:	lsl	x8, x27, #4
  402c18:	ldr	x8, [x26, x8]
  402c1c:	cbnz	x8, 402c08 <printf@plt+0x1768>
  402c20:	cbz	x22, 402c2c <printf@plt+0x178c>
  402c24:	mov	x0, x22
  402c28:	bl	401390 <_ZdaPv@plt>
  402c2c:	mov	x0, x21
  402c30:	bl	401220 <strlen@plt>
  402c34:	add	x0, x0, #0x1
  402c38:	bl	4013e0 <malloc@plt>
  402c3c:	mov	x1, x21
  402c40:	mov	x25, x0
  402c44:	bl	4012d0 <strcpy@plt>
  402c48:	ldr	x8, [x20]
  402c4c:	add	x8, x8, w27, uxtw #4
  402c50:	stp	x0, x19, [x8]
  402c54:	ldr	w8, [x20, #12]
  402c58:	add	w8, w8, #0x1
  402c5c:	str	w8, [x20, #12]
  402c60:	mov	x0, x25
  402c64:	ldp	x20, x19, [sp, #80]
  402c68:	ldp	x22, x21, [sp, #64]
  402c6c:	ldp	x24, x23, [sp, #48]
  402c70:	ldp	x26, x25, [sp, #32]
  402c74:	ldp	x28, x27, [sp, #16]
  402c78:	ldp	x29, x30, [sp], #96
  402c7c:	ret
  402c80:	stp	x29, x30, [sp, #-48]!
  402c84:	stp	x22, x21, [sp, #16]
  402c88:	stp	x20, x19, [sp, #32]
  402c8c:	mov	x29, sp
  402c90:	mov	x19, x1
  402c94:	mov	x20, x0
  402c98:	cbnz	x1, 402cac <printf@plt+0x180c>
  402c9c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  402ca0:	add	x1, x1, #0x5b0
  402ca4:	mov	w0, #0x36                  	// #54
  402ca8:	bl	4110a4 <printf@plt+0xfc04>
  402cac:	mov	x0, x19
  402cb0:	bl	412d10 <_ZdlPvm@@Base+0xc>
  402cb4:	ldr	w22, [x20, #8]
  402cb8:	ldr	x20, [x20]
  402cbc:	udiv	x8, x0, x22
  402cc0:	msub	x21, x8, x22, x0
  402cc4:	lsl	x8, x21, #4
  402cc8:	ldr	x0, [x20, x8]
  402ccc:	cbz	x0, 402d0c <printf@plt+0x186c>
  402cd0:	mov	x1, x19
  402cd4:	bl	4013c0 <strcmp@plt>
  402cd8:	cbz	w0, 402d04 <printf@plt+0x1864>
  402cdc:	cmp	w21, #0x0
  402ce0:	csel	w8, w22, w21, eq  // eq = none
  402ce4:	sub	w21, w8, #0x1
  402ce8:	lsl	x8, x21, #4
  402cec:	ldr	x0, [x20, x8]
  402cf0:	cbz	x0, 402d0c <printf@plt+0x186c>
  402cf4:	mov	x1, x19
  402cf8:	bl	4013c0 <strcmp@plt>
  402cfc:	cbnz	w0, 402cdc <printf@plt+0x183c>
  402d00:	mov	w21, w21
  402d04:	add	x8, x20, x21, lsl #4
  402d08:	ldr	x0, [x8, #8]
  402d0c:	ldp	x20, x19, [sp, #32]
  402d10:	ldp	x22, x21, [sp, #16]
  402d14:	ldp	x29, x30, [sp], #48
  402d18:	ret
  402d1c:	stp	x29, x30, [sp, #-80]!
  402d20:	str	x25, [sp, #16]
  402d24:	stp	x24, x23, [sp, #32]
  402d28:	stp	x22, x21, [sp, #48]
  402d2c:	stp	x20, x19, [sp, #64]
  402d30:	mov	x29, sp
  402d34:	ldr	x21, [x1]
  402d38:	mov	x19, x1
  402d3c:	mov	x20, x0
  402d40:	cbnz	x21, 402d54 <printf@plt+0x18b4>
  402d44:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  402d48:	add	x1, x1, #0x5b0
  402d4c:	mov	w0, #0x36                  	// #54
  402d50:	bl	4110a4 <printf@plt+0xfc04>
  402d54:	mov	x0, x21
  402d58:	bl	412d10 <_ZdlPvm@@Base+0xc>
  402d5c:	ldr	w24, [x20, #8]
  402d60:	ldr	x25, [x20]
  402d64:	udiv	x8, x0, x24
  402d68:	msub	x23, x8, x24, x0
  402d6c:	lsl	x8, x23, #4
  402d70:	ldr	x22, [x25, x8]
  402d74:	cbz	x22, 402dc8 <printf@plt+0x1928>
  402d78:	mov	x0, x22
  402d7c:	mov	x1, x21
  402d80:	bl	4013c0 <strcmp@plt>
  402d84:	cbz	w0, 402db4 <printf@plt+0x1914>
  402d88:	cmp	w23, #0x0
  402d8c:	csel	w8, w24, w23, eq  // eq = none
  402d90:	sub	w23, w8, #0x1
  402d94:	lsl	x8, x23, #4
  402d98:	ldr	x22, [x25, x8]
  402d9c:	cbz	x22, 402dc8 <printf@plt+0x1928>
  402da0:	mov	x0, x22
  402da4:	mov	x1, x21
  402da8:	bl	4013c0 <strcmp@plt>
  402dac:	cbnz	w0, 402d88 <printf@plt+0x18e8>
  402db0:	mov	w23, w23
  402db4:	str	x22, [x19]
  402db8:	ldr	x8, [x20]
  402dbc:	add	x8, x8, x23, lsl #4
  402dc0:	ldr	x0, [x8, #8]
  402dc4:	b	402dcc <printf@plt+0x192c>
  402dc8:	mov	x0, xzr
  402dcc:	ldp	x20, x19, [sp, #64]
  402dd0:	ldp	x22, x21, [sp, #48]
  402dd4:	ldp	x24, x23, [sp, #32]
  402dd8:	ldr	x25, [sp, #16]
  402ddc:	ldp	x29, x30, [sp], #80
  402de0:	ret
  402de4:	str	x1, [x0]
  402de8:	str	wzr, [x0, #8]
  402dec:	ret
  402df0:	ldr	x10, [x0]
  402df4:	ldr	w8, [x0, #8]
  402df8:	ldr	w9, [x10, #8]
  402dfc:	cmp	w8, w9
  402e00:	b.cs	402e28 <printf@plt+0x1988>  // b.hs, b.nlast
  402e04:	ldr	x10, [x10]
  402e08:	add	x11, x10, x8, lsl #4
  402e0c:	ldr	x12, [x11]
  402e10:	cbnz	x12, 402e30 <printf@plt+0x1990>
  402e14:	add	x8, x8, #0x1
  402e18:	cmp	w9, w8
  402e1c:	add	x11, x11, #0x10
  402e20:	str	w8, [x0, #8]
  402e24:	b.ne	402e0c <printf@plt+0x196c>  // b.any
  402e28:	mov	w0, wzr
  402e2c:	ret
  402e30:	str	x12, [x1]
  402e34:	add	x9, x10, w8, uxtw #4
  402e38:	ldr	x9, [x9, #8]
  402e3c:	add	w8, w8, #0x1
  402e40:	str	x9, [x2]
  402e44:	str	w8, [x0, #8]
  402e48:	mov	w0, #0x1                   	// #1
  402e4c:	ret
  402e50:	stp	x29, x30, [sp, #-80]!
  402e54:	stp	x26, x25, [sp, #16]
  402e58:	stp	x24, x23, [sp, #32]
  402e5c:	stp	x22, x21, [sp, #48]
  402e60:	stp	x20, x19, [sp, #64]
  402e64:	mov	x29, sp
  402e68:	adrp	x23, 414000 <_ZdlPvm@@Base+0x12fc>
  402e6c:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  402e70:	mov	x19, x0
  402e74:	mov	x21, xzr
  402e78:	mov	w22, #0x1                   	// #1
  402e7c:	add	x23, x23, #0x818
  402e80:	add	x20, x20, #0xda0
  402e84:	mov	w0, #0x18                  	// #24
  402e88:	bl	4011e0 <_Znam@plt>
  402e8c:	add	x8, x23, x21
  402e90:	ldr	w9, [x8, #8]
  402e94:	ldr	x1, [x8]
  402e98:	mov	x2, x0
  402e9c:	str	x22, [x0]
  402ea0:	str	xzr, [x0, #16]
  402ea4:	strh	wzr, [x2, #8]!
  402ea8:	str	w9, [x0, #16]
  402eac:	mov	x0, x20
  402eb0:	bl	402a60 <printf@plt+0x15c0>
  402eb4:	add	x21, x21, #0x10
  402eb8:	cmp	x21, #0x390
  402ebc:	b.ne	402e84 <printf@plt+0x19e4>  // b.any
  402ec0:	adrp	x25, 414000 <_ZdlPvm@@Base+0x12fc>
  402ec4:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  402ec8:	mov	x23, xzr
  402ecc:	mov	w24, #0x1                   	// #1
  402ed0:	add	x25, x25, #0xba8
  402ed4:	add	x20, x20, #0xda0
  402ed8:	mov	w0, #0x18                  	// #24
  402edc:	bl	4011e0 <_Znam@plt>
  402ee0:	add	x26, x25, x23
  402ee4:	mov	x21, x0
  402ee8:	ldr	x0, [x26, #8]
  402eec:	mov	x22, x21
  402ef0:	str	x24, [x21]
  402ef4:	str	xzr, [x21, #16]
  402ef8:	strh	w24, [x22, #8]!
  402efc:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  402f00:	ldr	x1, [x26]
  402f04:	str	x0, [x21, #16]
  402f08:	mov	x0, x20
  402f0c:	mov	x2, x22
  402f10:	strb	w24, [x21, #9]
  402f14:	bl	402a60 <printf@plt+0x15c0>
  402f18:	add	x23, x23, #0x10
  402f1c:	cmp	x23, #0x730
  402f20:	b.ne	402ed8 <printf@plt+0x1a38>  // b.any
  402f24:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402f28:	ldr	w8, [x8, #3472]
  402f2c:	cmp	w8, #0x1
  402f30:	b.eq	402fa0 <printf@plt+0x1b00>  // b.none
  402f34:	cbnz	w8, 403298 <printf@plt+0x1df8>
  402f38:	adrp	x25, 415000 <_ZdlPvm@@Base+0x22fc>
  402f3c:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  402f40:	mov	x23, xzr
  402f44:	mov	w24, #0x1                   	// #1
  402f48:	add	x25, x25, #0x2d8
  402f4c:	add	x20, x20, #0xda0
  402f50:	mov	w0, #0x18                  	// #24
  402f54:	bl	4011e0 <_Znam@plt>
  402f58:	add	x26, x25, x23
  402f5c:	mov	x21, x0
  402f60:	ldr	x0, [x26, #8]
  402f64:	mov	x22, x21
  402f68:	str	x24, [x21]
  402f6c:	str	xzr, [x21, #16]
  402f70:	strh	w24, [x22, #8]!
  402f74:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  402f78:	ldr	x1, [x26]
  402f7c:	str	x0, [x21, #16]
  402f80:	mov	x0, x20
  402f84:	mov	x2, x22
  402f88:	strb	w24, [x21, #9]
  402f8c:	bl	402a60 <printf@plt+0x15c0>
  402f90:	add	x23, x23, #0x10
  402f94:	cmp	x23, #0x100
  402f98:	b.ne	402f50 <printf@plt+0x1ab0>  // b.any
  402f9c:	b	403298 <printf@plt+0x1df8>
  402fa0:	mov	w0, #0x18                  	// #24
  402fa4:	bl	4011e0 <_Znam@plt>
  402fa8:	mov	w23, #0x1                   	// #1
  402fac:	mov	x20, x0
  402fb0:	str	xzr, [x0, #16]
  402fb4:	mov	x21, x0
  402fb8:	str	x23, [x0]
  402fbc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  402fc0:	add	x0, x0, #0x198
  402fc4:	strh	w23, [x21, #8]!
  402fc8:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  402fcc:	str	x0, [x20, #16]
  402fd0:	strb	w23, [x20, #9]
  402fd4:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  402fd8:	add	x20, x20, #0xda0
  402fdc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  402fe0:	add	x1, x1, #0xf99
  402fe4:	mov	x0, x20
  402fe8:	mov	x2, x21
  402fec:	bl	402a60 <printf@plt+0x15c0>
  402ff0:	mov	w0, #0x18                  	// #24
  402ff4:	bl	4011e0 <_Znam@plt>
  402ff8:	mov	x21, x0
  402ffc:	str	x23, [x0]
  403000:	str	xzr, [x0, #16]
  403004:	mov	x22, x0
  403008:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40300c:	add	x0, x0, #0x1b8
  403010:	strh	w23, [x22, #8]!
  403014:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  403018:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  40301c:	str	x0, [x21, #16]
  403020:	add	x1, x1, #0xfc4
  403024:	mov	x0, x20
  403028:	mov	x2, x22
  40302c:	strb	w23, [x21, #9]
  403030:	bl	402a60 <printf@plt+0x15c0>
  403034:	mov	w0, #0x18                  	// #24
  403038:	bl	4011e0 <_Znam@plt>
  40303c:	mov	x21, x0
  403040:	str	x23, [x0]
  403044:	str	xzr, [x0, #16]
  403048:	mov	x22, x0
  40304c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  403050:	add	x0, x0, #0x1d8
  403054:	strh	w23, [x22, #8]!
  403058:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  40305c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  403060:	str	x0, [x21, #16]
  403064:	add	x1, x1, #0xff0
  403068:	mov	x0, x20
  40306c:	mov	x2, x22
  403070:	strb	w23, [x21, #9]
  403074:	bl	402a60 <printf@plt+0x15c0>
  403078:	mov	w0, #0x18                  	// #24
  40307c:	bl	4011e0 <_Znam@plt>
  403080:	mov	x21, x0
  403084:	str	x23, [x0]
  403088:	str	xzr, [x0, #16]
  40308c:	mov	x22, x0
  403090:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  403094:	add	x0, x0, #0x1f8
  403098:	strh	w23, [x22, #8]!
  40309c:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  4030a0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x32fc>
  4030a4:	str	x0, [x21, #16]
  4030a8:	add	x1, x1, #0x1b
  4030ac:	mov	x0, x20
  4030b0:	mov	x2, x22
  4030b4:	strb	w23, [x21, #9]
  4030b8:	bl	402a60 <printf@plt+0x15c0>
  4030bc:	mov	w0, #0x18                  	// #24
  4030c0:	bl	4011e0 <_Znam@plt>
  4030c4:	mov	x21, x0
  4030c8:	str	x23, [x0]
  4030cc:	str	xzr, [x0, #16]
  4030d0:	mov	x22, x0
  4030d4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4030d8:	add	x0, x0, #0x218
  4030dc:	strh	w23, [x22, #8]!
  4030e0:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  4030e4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x32fc>
  4030e8:	str	x0, [x21, #16]
  4030ec:	add	x1, x1, #0x48
  4030f0:	mov	x0, x20
  4030f4:	mov	x2, x22
  4030f8:	strb	w23, [x21, #9]
  4030fc:	bl	402a60 <printf@plt+0x15c0>
  403100:	mov	w0, #0x18                  	// #24
  403104:	bl	4011e0 <_Znam@plt>
  403108:	mov	x21, x0
  40310c:	str	x23, [x0]
  403110:	str	xzr, [x0, #16]
  403114:	mov	x22, x0
  403118:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40311c:	add	x0, x0, #0x238
  403120:	strh	w23, [x22, #8]!
  403124:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  403128:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  40312c:	str	x0, [x21, #16]
  403130:	add	x1, x1, #0xf53
  403134:	mov	x0, x20
  403138:	mov	x2, x22
  40313c:	strb	w23, [x21, #9]
  403140:	bl	402a60 <printf@plt+0x15c0>
  403144:	mov	w0, #0x18                  	// #24
  403148:	bl	4011e0 <_Znam@plt>
  40314c:	mov	x21, x0
  403150:	str	x23, [x0]
  403154:	str	xzr, [x0, #16]
  403158:	mov	x22, x0
  40315c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  403160:	add	x0, x0, #0x247
  403164:	strh	w23, [x22, #8]!
  403168:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  40316c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x32fc>
  403170:	str	x0, [x21, #16]
  403174:	add	x1, x1, #0xb8
  403178:	mov	x0, x20
  40317c:	mov	x2, x22
  403180:	strb	w23, [x21, #9]
  403184:	bl	402a60 <printf@plt+0x15c0>
  403188:	mov	w0, #0x18                  	// #24
  40318c:	bl	4011e0 <_Znam@plt>
  403190:	mov	x21, x0
  403194:	str	x23, [x0]
  403198:	str	xzr, [x0, #16]
  40319c:	mov	x22, x0
  4031a0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4031a4:	add	x0, x0, #0x257
  4031a8:	strh	w23, [x22, #8]!
  4031ac:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  4031b0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x32fc>
  4031b4:	str	x0, [x21, #16]
  4031b8:	add	x1, x1, #0xec
  4031bc:	mov	x0, x20
  4031c0:	mov	x2, x22
  4031c4:	strb	w23, [x21, #9]
  4031c8:	bl	402a60 <printf@plt+0x15c0>
  4031cc:	mov	w0, #0x18                  	// #24
  4031d0:	bl	4011e0 <_Znam@plt>
  4031d4:	mov	x21, x0
  4031d8:	str	x23, [x0]
  4031dc:	str	xzr, [x0, #16]
  4031e0:	mov	x22, x0
  4031e4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4031e8:	add	x0, x0, #0x267
  4031ec:	strh	w23, [x22, #8]!
  4031f0:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  4031f4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x32fc>
  4031f8:	str	x0, [x21, #16]
  4031fc:	add	x1, x1, #0x125
  403200:	mov	x0, x20
  403204:	mov	x2, x22
  403208:	strb	w23, [x21, #9]
  40320c:	bl	402a60 <printf@plt+0x15c0>
  403210:	mov	w0, #0x18                  	// #24
  403214:	bl	4011e0 <_Znam@plt>
  403218:	mov	x21, x0
  40321c:	str	x23, [x0]
  403220:	str	xzr, [x0, #16]
  403224:	mov	x22, x0
  403228:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40322c:	add	x0, x0, #0x277
  403230:	strh	w23, [x22, #8]!
  403234:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  403238:	adrp	x1, 416000 <_ZdlPvm@@Base+0x32fc>
  40323c:	str	x0, [x21, #16]
  403240:	add	x1, x1, #0x15c
  403244:	mov	x0, x20
  403248:	mov	x2, x22
  40324c:	strb	w23, [x21, #9]
  403250:	bl	402a60 <printf@plt+0x15c0>
  403254:	mov	w0, #0x18                  	// #24
  403258:	bl	4011e0 <_Znam@plt>
  40325c:	mov	x21, x0
  403260:	str	x23, [x0]
  403264:	str	xzr, [x0, #16]
  403268:	mov	x22, x0
  40326c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  403270:	add	x0, x0, #0xe0a
  403274:	strh	w23, [x22, #8]!
  403278:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  40327c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x32fc>
  403280:	str	x0, [x21, #16]
  403284:	add	x1, x1, #0x175
  403288:	mov	x0, x20
  40328c:	mov	x2, x22
  403290:	strb	w23, [x21, #9]
  403294:	bl	402a60 <printf@plt+0x15c0>
  403298:	mov	w0, #0x18                  	// #24
  40329c:	bl	4011e0 <_Znam@plt>
  4032a0:	mov	w8, #0x1                   	// #1
  4032a4:	mov	x20, x0
  4032a8:	str	xzr, [x0, #16]
  4032ac:	mov	x21, x0
  4032b0:	str	x8, [x0]
  4032b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  4032b8:	add	x0, x0, #0x5e6
  4032bc:	strh	w8, [x21, #8]!
  4032c0:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  4032c4:	str	x0, [x20, #16]
  4032c8:	mov	x1, x19
  4032cc:	mov	x2, x21
  4032d0:	ldp	x20, x19, [sp, #64]
  4032d4:	ldp	x22, x21, [sp, #48]
  4032d8:	ldp	x24, x23, [sp, #32]
  4032dc:	ldp	x26, x25, [sp, #16]
  4032e0:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4032e4:	add	x8, x8, #0xda0
  4032e8:	mov	x0, x8
  4032ec:	ldp	x29, x30, [sp], #80
  4032f0:	b	402a60 <printf@plt+0x15c0>
  4032f4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  4032f8:	add	x8, x8, #0x3e8
  4032fc:	stp	x8, x1, [x0]
  403300:	ret
  403304:	ret
  403308:	brk	#0x1
  40330c:	mov	w0, wzr
  403310:	ret
  403314:	stp	x29, x30, [sp, #-48]!
  403318:	stp	x22, x21, [sp, #16]
  40331c:	stp	x20, x19, [sp, #32]
  403320:	mov	x29, sp
  403324:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  403328:	mov	x21, x2
  40332c:	mov	x22, x1
  403330:	mov	x19, x0
  403334:	add	x8, x8, #0x420
  403338:	add	x20, x0, #0x28
  40333c:	str	wzr, [x0, #32]
  403340:	stp	x8, x3, [x0]
  403344:	mov	x0, x20
  403348:	bl	4134c4 <_ZdlPvm@@Base+0x7c0>
  40334c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  403350:	add	x8, x8, #0x5f5
  403354:	str	x8, [x19, #56]
  403358:	str	x22, [x19, #16]
  40335c:	mov	x0, x21
  403360:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  403364:	str	x0, [x19, #24]
  403368:	ldp	x20, x19, [sp, #32]
  40336c:	ldp	x22, x21, [sp, #16]
  403370:	ldp	x29, x30, [sp], #48
  403374:	ret
  403378:	mov	x19, x0
  40337c:	mov	x0, x20
  403380:	bl	413664 <_ZdlPvm@@Base+0x960>
  403384:	mov	x0, x19
  403388:	bl	401440 <_Unwind_Resume@plt>
  40338c:	bl	401440 <_Unwind_Resume@plt>
  403390:	stp	x29, x30, [sp, #-32]!
  403394:	str	x19, [sp, #16]
  403398:	mov	x29, sp
  40339c:	mov	x19, x0
  4033a0:	ldr	x0, [x0, #24]
  4033a4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  4033a8:	add	x8, x8, #0x420
  4033ac:	str	x8, [x19]
  4033b0:	cbz	x0, 4033b8 <printf@plt+0x1f18>
  4033b4:	bl	401390 <_ZdaPv@plt>
  4033b8:	ldr	x0, [x19, #16]
  4033bc:	bl	401250 <fclose@plt>
  4033c0:	add	x0, x19, #0x28
  4033c4:	ldr	x19, [sp, #16]
  4033c8:	ldp	x29, x30, [sp], #32
  4033cc:	b	413664 <_ZdlPvm@@Base+0x960>
  4033d0:	stp	x29, x30, [sp, #-32]!
  4033d4:	str	x19, [sp, #16]
  4033d8:	mov	x29, sp
  4033dc:	mov	x19, x0
  4033e0:	ldr	x0, [x0, #24]
  4033e4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  4033e8:	add	x8, x8, #0x420
  4033ec:	str	x8, [x19]
  4033f0:	cbz	x0, 4033f8 <printf@plt+0x1f58>
  4033f4:	bl	401390 <_ZdaPv@plt>
  4033f8:	ldr	x0, [x19, #16]
  4033fc:	bl	401250 <fclose@plt>
  403400:	add	x0, x19, #0x28
  403404:	bl	413664 <_ZdlPvm@@Base+0x960>
  403408:	mov	x0, x19
  40340c:	ldr	x19, [sp, #16]
  403410:	ldp	x29, x30, [sp], #32
  403414:	b	412cf8 <_ZdlPv@@Base>
  403418:	sub	sp, sp, #0x80
  40341c:	stp	x29, x30, [sp, #32]
  403420:	stp	x28, x27, [sp, #48]
  403424:	stp	x26, x25, [sp, #64]
  403428:	stp	x24, x23, [sp, #80]
  40342c:	stp	x22, x21, [sp, #96]
  403430:	stp	x20, x19, [sp, #112]
  403434:	add	x29, sp, #0x20
  403438:	adrp	x21, 415000 <_ZdlPvm@@Base+0x22fc>
  40343c:	adrp	x22, 434000 <stderr@@GLIBC_2.17+0x32a8>
  403440:	adrp	x27, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403444:	adrp	x23, 414000 <_ZdlPvm@@Base+0x12fc>
  403448:	mov	x19, x0
  40344c:	add	x20, x0, #0x28
  403450:	adrp	x26, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403454:	add	x21, x21, #0x5c8
  403458:	add	x22, x22, #0x198
  40345c:	add	x27, x27, #0xc2c
  403460:	adrp	x28, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403464:	add	x23, x23, #0x701
  403468:	mov	x0, x20
  40346c:	bl	413eac <_ZdlPvm@@Base+0x11a8>
  403470:	ldr	w8, [x19, #32]
  403474:	add	w8, w8, #0x1
  403478:	str	w8, [x19, #32]
  40347c:	b	403498 <printf@plt+0x1ff8>
  403480:	ldr	x9, [x19, #40]
  403484:	add	w10, w8, #0x1
  403488:	cmp	w24, #0xa
  40348c:	str	w10, [x19, #48]
  403490:	strb	w24, [x9, w8, sxtw]
  403494:	b.eq	4035d0 <printf@plt+0x2130>  // b.none
  403498:	ldr	x0, [x19, #16]
  40349c:	bl	401320 <getc@plt>
  4034a0:	mov	w24, w0
  4034a4:	cmp	w0, #0xd
  4034a8:	b.ne	40350c <printf@plt+0x206c>  // b.any
  4034ac:	ldr	x0, [x19, #16]
  4034b0:	bl	401320 <getc@plt>
  4034b4:	mov	w24, w0
  4034b8:	cmp	w0, #0xa
  4034bc:	b.eq	403518 <printf@plt+0x2078>  // b.none
  4034c0:	mov	x0, sp
  4034c4:	mov	w1, #0xd                   	// #13
  4034c8:	bl	411548 <printf@plt+0x100a8>
  4034cc:	ldr	x25, [x26, #3504]
  4034d0:	cbz	x25, 4034f8 <printf@plt+0x2058>
  4034d4:	ldr	x8, [x25]
  4034d8:	sub	x1, x29, #0x8
  4034dc:	sub	x2, x29, #0xc
  4034e0:	mov	x0, x25
  4034e4:	ldr	x8, [x8, #32]
  4034e8:	blr	x8
  4034ec:	cbnz	w0, 4035ac <printf@plt+0x210c>
  4034f0:	ldr	x25, [x25, #8]
  4034f4:	cbnz	x25, 4034d4 <printf@plt+0x2034>
  4034f8:	mov	x1, sp
  4034fc:	mov	x0, x21
  403500:	mov	x2, x22
  403504:	mov	x3, x22
  403508:	bl	411750 <printf@plt+0x102b0>
  40350c:	cmn	w24, #0x1
  403510:	b.eq	4035d0 <printf@plt+0x2130>  // b.none
  403514:	tbnz	w24, #31, 403570 <printf@plt+0x20d0>
  403518:	ldrb	w8, [x27, w24, uxtw]
  40351c:	cbz	w8, 403570 <printf@plt+0x20d0>
  403520:	mov	x0, sp
  403524:	mov	w1, w24
  403528:	bl	411528 <printf@plt+0x10088>
  40352c:	ldr	x24, [x26, #3504]
  403530:	cbz	x24, 403558 <printf@plt+0x20b8>
  403534:	ldr	x8, [x24]
  403538:	sub	x1, x29, #0x8
  40353c:	sub	x2, x29, #0xc
  403540:	mov	x0, x24
  403544:	ldr	x8, [x8, #32]
  403548:	blr	x8
  40354c:	cbnz	w0, 40358c <printf@plt+0x20ec>
  403550:	ldr	x24, [x24, #8]
  403554:	cbnz	x24, 403534 <printf@plt+0x2094>
  403558:	mov	x1, sp
  40355c:	mov	x0, x21
  403560:	mov	x2, x22
  403564:	mov	x3, x22
  403568:	bl	411750 <printf@plt+0x102b0>
  40356c:	b	403498 <printf@plt+0x1ff8>
  403570:	ldp	w8, w9, [x19, #48]
  403574:	cmp	w8, w9
  403578:	b.lt	403480 <printf@plt+0x1fe0>  // b.tstop
  40357c:	mov	x0, x20
  403580:	bl	41383c <_ZdlPvm@@Base+0xb38>
  403584:	ldr	w8, [x19, #48]
  403588:	b	403480 <printf@plt+0x1fe0>
  40358c:	ldur	x0, [x29, #-8]
  403590:	ldur	w1, [x29, #-12]
  403594:	mov	x3, sp
  403598:	mov	x2, x21
  40359c:	mov	x4, x22
  4035a0:	mov	x5, x22
  4035a4:	bl	4117ec <printf@plt+0x1034c>
  4035a8:	b	403498 <printf@plt+0x1ff8>
  4035ac:	ldur	x0, [x29, #-8]
  4035b0:	ldur	w1, [x29, #-12]
  4035b4:	mov	x3, sp
  4035b8:	mov	x2, x21
  4035bc:	mov	x4, x22
  4035c0:	mov	x5, x22
  4035c4:	bl	4117ec <printf@plt+0x1034c>
  4035c8:	cmn	w24, #0x1
  4035cc:	b.ne	403514 <printf@plt+0x2074>  // b.any
  4035d0:	ldr	w8, [x19, #48]
  4035d4:	cbz	w8, 4036e0 <printf@plt+0x2240>
  4035d8:	cmp	w8, #0x3
  4035dc:	b.lt	4036a8 <printf@plt+0x2208>  // b.tstop
  4035e0:	ldr	x8, [x20]
  4035e4:	ldrb	w9, [x8]
  4035e8:	cmp	w9, #0x2e
  4035ec:	b.ne	4036a8 <printf@plt+0x2208>  // b.any
  4035f0:	ldrb	w9, [x8, #1]
  4035f4:	cmp	w9, #0x45
  4035f8:	b.ne	4036a8 <printf@plt+0x2208>  // b.any
  4035fc:	ldr	w9, [x19, #48]
  403600:	cmp	w9, #0x2
  403604:	b.gt	403618 <printf@plt+0x2178>
  403608:	mov	w0, #0x62                  	// #98
  40360c:	mov	x1, x23
  403610:	bl	4110a4 <printf@plt+0xfc04>
  403614:	ldr	x8, [x20]
  403618:	ldrb	w9, [x8, #2]
  40361c:	cmp	w9, #0x51
  403620:	b.eq	40364c <printf@plt+0x21ac>  // b.none
  403624:	ldr	w10, [x19, #48]
  403628:	cmp	w10, #0x2
  40362c:	b.gt	403644 <printf@plt+0x21a4>
  403630:	mov	w0, #0x62                  	// #98
  403634:	mov	x1, x23
  403638:	bl	4110a4 <printf@plt+0xfc04>
  40363c:	ldr	x8, [x20]
  403640:	ldrb	w9, [x8, #2]
  403644:	cmp	w9, #0x4e
  403648:	b.ne	4036a8 <printf@plt+0x2208>  // b.any
  40364c:	ldr	w9, [x19, #48]
  403650:	cmp	w9, #0x3
  403654:	b.eq	403468 <printf@plt+0x1fc8>  // b.none
  403658:	b.gt	40366c <printf@plt+0x21cc>
  40365c:	mov	w0, #0x62                  	// #98
  403660:	mov	x1, x23
  403664:	bl	4110a4 <printf@plt+0xfc04>
  403668:	ldr	x8, [x20]
  40366c:	ldrb	w8, [x8, #3]
  403670:	cmp	w8, #0x20
  403674:	b.eq	403468 <printf@plt+0x1fc8>  // b.none
  403678:	ldr	w9, [x19, #48]
  40367c:	cmp	w9, #0x3
  403680:	b.gt	403698 <printf@plt+0x21f8>
  403684:	mov	w0, #0x62                  	// #98
  403688:	mov	x1, x23
  40368c:	bl	4110a4 <printf@plt+0xfc04>
  403690:	ldr	x8, [x20]
  403694:	ldrb	w8, [x8, #3]
  403698:	cmp	w8, #0xa
  40369c:	b.eq	403468 <printf@plt+0x1fc8>  // b.none
  4036a0:	ldr	w8, [x28, #3456]
  4036a4:	cbnz	w8, 403468 <printf@plt+0x1fc8>
  4036a8:	ldp	w8, w9, [x19, #48]
  4036ac:	cmp	w8, w9
  4036b0:	b.lt	4036c0 <printf@plt+0x2220>  // b.tstop
  4036b4:	mov	x0, x20
  4036b8:	bl	41383c <_ZdlPvm@@Base+0xb38>
  4036bc:	ldr	w8, [x19, #48]
  4036c0:	ldr	x9, [x19, #40]
  4036c4:	add	w10, w8, #0x1
  4036c8:	str	w10, [x19, #48]
  4036cc:	mov	w0, #0x1                   	// #1
  4036d0:	strb	wzr, [x9, w8, sxtw]
  4036d4:	ldr	x8, [x19, #40]
  4036d8:	str	x8, [x19, #56]
  4036dc:	b	4036e4 <printf@plt+0x2244>
  4036e0:	mov	w0, wzr
  4036e4:	ldp	x20, x19, [sp, #112]
  4036e8:	ldp	x22, x21, [sp, #96]
  4036ec:	ldp	x24, x23, [sp, #80]
  4036f0:	ldp	x26, x25, [sp, #64]
  4036f4:	ldp	x28, x27, [sp, #48]
  4036f8:	ldp	x29, x30, [sp, #32]
  4036fc:	add	sp, sp, #0x80
  403700:	ret
  403704:	sub	sp, sp, #0x50
  403708:	stp	x29, x30, [sp, #16]
  40370c:	str	x23, [sp, #32]
  403710:	stp	x22, x21, [sp, #48]
  403714:	stp	x20, x19, [sp, #64]
  403718:	add	x29, sp, #0x10
  40371c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403720:	ldr	x23, [x8, #3504]
  403724:	mov	x19, x3
  403728:	mov	x20, x2
  40372c:	mov	x21, x1
  403730:	mov	x22, x0
  403734:	cbz	x23, 40375c <printf@plt+0x22bc>
  403738:	ldr	x8, [x23]
  40373c:	add	x1, x29, #0x18
  403740:	sub	x2, x29, #0x4
  403744:	mov	x0, x23
  403748:	ldr	x8, [x8, #32]
  40374c:	blr	x8
  403750:	cbnz	w0, 403774 <printf@plt+0x22d4>
  403754:	ldr	x23, [x23, #8]
  403758:	cbnz	x23, 403738 <printf@plt+0x2298>
  40375c:	mov	x0, x22
  403760:	mov	x1, x21
  403764:	mov	x2, x20
  403768:	mov	x3, x19
  40376c:	bl	411750 <printf@plt+0x102b0>
  403770:	b	403790 <printf@plt+0x22f0>
  403774:	ldr	x0, [x29, #24]
  403778:	ldur	w1, [x29, #-4]
  40377c:	mov	x2, x22
  403780:	mov	x3, x21
  403784:	mov	x4, x20
  403788:	mov	x5, x19
  40378c:	bl	4117ec <printf@plt+0x1034c>
  403790:	ldp	x20, x19, [sp, #64]
  403794:	ldp	x22, x21, [sp, #48]
  403798:	ldr	x23, [sp, #32]
  40379c:	ldp	x29, x30, [sp, #16]
  4037a0:	add	sp, sp, #0x50
  4037a4:	ret
  4037a8:	stp	x29, x30, [sp, #-32]!
  4037ac:	str	x19, [sp, #16]
  4037b0:	mov	x29, sp
  4037b4:	ldr	x8, [x0, #56]
  4037b8:	mov	x19, x0
  4037bc:	ldrb	w9, [x8]
  4037c0:	cbnz	w9, 4037d4 <printf@plt+0x2334>
  4037c4:	mov	x0, x19
  4037c8:	bl	403418 <printf@plt+0x1f78>
  4037cc:	cbz	w0, 4037ec <printf@plt+0x234c>
  4037d0:	ldr	x8, [x19, #56]
  4037d4:	add	x9, x8, #0x1
  4037d8:	str	x9, [x19, #56]
  4037dc:	ldrb	w0, [x8]
  4037e0:	ldr	x19, [sp, #16]
  4037e4:	ldp	x29, x30, [sp], #32
  4037e8:	ret
  4037ec:	mov	w0, #0xffffffff            	// #-1
  4037f0:	ldr	x19, [sp, #16]
  4037f4:	ldp	x29, x30, [sp], #32
  4037f8:	ret
  4037fc:	stp	x29, x30, [sp, #-32]!
  403800:	str	x19, [sp, #16]
  403804:	mov	x29, sp
  403808:	ldr	x8, [x0, #56]
  40380c:	mov	x19, x0
  403810:	ldrb	w0, [x8]
  403814:	cbz	w0, 403824 <printf@plt+0x2384>
  403818:	ldr	x19, [sp, #16]
  40381c:	ldp	x29, x30, [sp], #32
  403820:	ret
  403824:	mov	x0, x19
  403828:	bl	403418 <printf@plt+0x1f78>
  40382c:	cbz	w0, 403844 <printf@plt+0x23a4>
  403830:	ldr	x8, [x19, #56]
  403834:	ldrb	w0, [x8]
  403838:	ldr	x19, [sp, #16]
  40383c:	ldp	x29, x30, [sp], #32
  403840:	ret
  403844:	mov	w0, #0xffffffff            	// #-1
  403848:	ldr	x19, [sp, #16]
  40384c:	ldp	x29, x30, [sp], #32
  403850:	ret
  403854:	ldr	x8, [x0, #24]
  403858:	str	x8, [x1]
  40385c:	ldr	w8, [x0, #32]
  403860:	mov	w0, #0x1                   	// #1
  403864:	str	w8, [x2]
  403868:	ret
  40386c:	stp	x29, x30, [sp, #-32]!
  403870:	str	x19, [sp, #16]
  403874:	mov	x29, sp
  403878:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  40387c:	add	x8, x8, #0x458
  403880:	mov	x19, x0
  403884:	stp	x8, x2, [x0]
  403888:	mov	x0, x1
  40388c:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  403890:	stp	x0, x0, [x19, #16]
  403894:	ldr	x19, [sp, #16]
  403898:	ldp	x29, x30, [sp], #32
  40389c:	ret
  4038a0:	ldr	x8, [x0, #16]
  4038a4:	adrp	x9, 415000 <_ZdlPvm@@Base+0x22fc>
  4038a8:	add	x9, x9, #0x458
  4038ac:	str	x9, [x0]
  4038b0:	mov	x0, x8
  4038b4:	b	401280 <free@plt>
  4038b8:	stp	x29, x30, [sp, #-32]!
  4038bc:	str	x19, [sp, #16]
  4038c0:	mov	x19, x0
  4038c4:	ldr	x0, [x0, #16]
  4038c8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  4038cc:	add	x8, x8, #0x458
  4038d0:	mov	x29, sp
  4038d4:	str	x8, [x19]
  4038d8:	bl	401280 <free@plt>
  4038dc:	mov	x0, x19
  4038e0:	ldr	x19, [sp, #16]
  4038e4:	ldp	x29, x30, [sp], #32
  4038e8:	b	412cf8 <_ZdlPv@@Base>
  4038ec:	ldr	x8, [x0, #24]
  4038f0:	cbz	x8, 40390c <printf@plt+0x246c>
  4038f4:	ldrb	w9, [x8]
  4038f8:	cbz	w9, 40390c <printf@plt+0x246c>
  4038fc:	add	x9, x8, #0x1
  403900:	str	x9, [x0, #24]
  403904:	ldrb	w0, [x8]
  403908:	ret
  40390c:	mov	w0, #0xffffffff            	// #-1
  403910:	ret
  403914:	ldr	x8, [x0, #24]
  403918:	cbz	x8, 40392c <printf@plt+0x248c>
  40391c:	ldrb	w8, [x8]
  403920:	cmp	w8, #0x0
  403924:	csinv	w0, w8, wzr, ne  // ne = any
  403928:	ret
  40392c:	mov	w0, #0xffffffff            	// #-1
  403930:	ret
  403934:	stp	x29, x30, [sp, #-48]!
  403938:	stp	x22, x21, [sp, #16]
  40393c:	stp	x20, x19, [sp, #32]
  403940:	mov	x29, sp
  403944:	adrp	x22, 415000 <_ZdlPvm@@Base+0x22fc>
  403948:	add	x22, x22, #0x458
  40394c:	mov	x19, x0
  403950:	stp	x22, x4, [x0]
  403954:	mov	x0, x1
  403958:	mov	w20, w3
  40395c:	mov	x21, x2
  403960:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  403964:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  403968:	add	x8, x8, #0x490
  40396c:	stp	x0, x0, [x19, #16]
  403970:	str	x8, [x19]
  403974:	str	w20, [x19, #40]
  403978:	mov	x0, x21
  40397c:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  403980:	str	x0, [x19, #32]
  403984:	ldp	x20, x19, [sp, #32]
  403988:	ldp	x22, x21, [sp, #16]
  40398c:	ldp	x29, x30, [sp], #48
  403990:	ret
  403994:	mov	x20, x0
  403998:	ldr	x0, [x19, #16]
  40399c:	str	x22, [x19]
  4039a0:	bl	401280 <free@plt>
  4039a4:	mov	x0, x20
  4039a8:	bl	401440 <_Unwind_Resume@plt>
  4039ac:	stp	x29, x30, [sp, #-32]!
  4039b0:	str	x19, [sp, #16]
  4039b4:	mov	x19, x0
  4039b8:	ldr	x0, [x0, #32]
  4039bc:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  4039c0:	add	x8, x8, #0x490
  4039c4:	mov	x29, sp
  4039c8:	str	x8, [x19]
  4039cc:	bl	401280 <free@plt>
  4039d0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  4039d4:	add	x8, x8, #0x458
  4039d8:	ldr	x0, [x19, #16]
  4039dc:	str	x8, [x19]
  4039e0:	ldr	x19, [sp, #16]
  4039e4:	ldp	x29, x30, [sp], #32
  4039e8:	b	401280 <free@plt>
  4039ec:	stp	x29, x30, [sp, #-32]!
  4039f0:	str	x19, [sp, #16]
  4039f4:	mov	x19, x0
  4039f8:	ldr	x0, [x0, #32]
  4039fc:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  403a00:	add	x8, x8, #0x490
  403a04:	mov	x29, sp
  403a08:	str	x8, [x19]
  403a0c:	bl	401280 <free@plt>
  403a10:	ldr	x0, [x19, #16]
  403a14:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  403a18:	add	x8, x8, #0x458
  403a1c:	str	x8, [x19]
  403a20:	bl	401280 <free@plt>
  403a24:	mov	x0, x19
  403a28:	ldr	x19, [sp, #16]
  403a2c:	ldp	x29, x30, [sp], #32
  403a30:	b	412cf8 <_ZdlPv@@Base>
  403a34:	ldr	x8, [x0, #24]
  403a38:	cbz	x8, 403a70 <printf@plt+0x25d0>
  403a3c:	ldrb	w9, [x8]
  403a40:	cbz	w9, 403a70 <printf@plt+0x25d0>
  403a44:	add	x9, x8, #0x1
  403a48:	str	x9, [x0, #24]
  403a4c:	ldrb	w8, [x8]
  403a50:	cmp	w8, #0xa
  403a54:	b.ne	403a68 <printf@plt+0x25c8>  // b.any
  403a58:	ldr	w8, [x0, #40]
  403a5c:	add	w8, w8, #0x1
  403a60:	str	w8, [x0, #40]
  403a64:	mov	w8, #0xa                   	// #10
  403a68:	mov	w0, w8
  403a6c:	ret
  403a70:	mov	w0, #0xffffffff            	// #-1
  403a74:	ret
  403a78:	ldr	x8, [x0, #32]
  403a7c:	str	x8, [x1]
  403a80:	ldr	w8, [x0, #40]
  403a84:	mov	w0, #0x1                   	// #1
  403a88:	str	w8, [x2]
  403a8c:	ret
  403a90:	stp	x29, x30, [sp, #-32]!
  403a94:	str	x19, [sp, #16]
  403a98:	mov	x29, sp
  403a9c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  403aa0:	mov	x19, x0
  403aa4:	add	x8, x8, #0x4c8
  403aa8:	cmp	w2, #0x1
  403aac:	str	xzr, [x0, #32]
  403ab0:	stp	x8, x4, [x0]
  403ab4:	str	w2, [x0, #40]
  403ab8:	b.lt	403b14 <printf@plt+0x2674>  // b.tstop
  403abc:	cmp	w2, #0x4
  403ac0:	mov	w8, w2
  403ac4:	b.cc	403aec <printf@plt+0x264c>  // b.lo, b.ul, b.last
  403ac8:	lsl	x9, x8, #3
  403acc:	add	x10, x19, #0x30
  403ad0:	add	x11, x3, x9
  403ad4:	cmp	x10, x11
  403ad8:	b.cs	403b8c <printf@plt+0x26ec>  // b.hs, b.nlast
  403adc:	add	x9, x9, x19
  403ae0:	add	x9, x9, #0x30
  403ae4:	cmp	x9, x3
  403ae8:	b.ls	403b8c <printf@plt+0x26ec>  // b.plast
  403aec:	mov	x9, xzr
  403af0:	lsl	x11, x9, #3
  403af4:	add	x10, x3, x11
  403af8:	add	x11, x11, x19
  403afc:	add	x11, x11, #0x30
  403b00:	sub	x8, x8, x9
  403b04:	ldr	x9, [x10], #8
  403b08:	subs	x8, x8, #0x1
  403b0c:	str	x9, [x11], #8
  403b10:	b.ne	403b04 <printf@plt+0x2664>  // b.any
  403b14:	mov	x0, x1
  403b18:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  403b1c:	mov	w9, wzr
  403b20:	mov	w8, wzr
  403b24:	stp	x0, x0, [x19, #16]
  403b28:	b	403b44 <printf@plt+0x26a4>
  403b2c:	cbz	w10, 403b7c <printf@plt+0x26dc>
  403b30:	add	w11, w8, #0x1
  403b34:	strb	w10, [x0, w8, sxtw]
  403b38:	mov	w8, w11
  403b3c:	ldr	x0, [x19, #16]
  403b40:	add	w9, w9, #0x1
  403b44:	sxtw	x11, w9
  403b48:	ldrb	w10, [x0, x11]
  403b4c:	cmp	w10, #0x24
  403b50:	b.ne	403b2c <printf@plt+0x268c>  // b.any
  403b54:	add	x11, x11, #0x1
  403b58:	ldrb	w12, [x0, x11]
  403b5c:	sub	w13, w12, #0x30
  403b60:	cmp	w13, #0x9
  403b64:	b.hi	403b30 <printf@plt+0x2690>  // b.pmore
  403b68:	cmp	w12, #0x30
  403b6c:	b.eq	403b3c <printf@plt+0x269c>  // b.none
  403b70:	sub	w10, w12, #0x23
  403b74:	mov	w9, w11
  403b78:	b	403b30 <printf@plt+0x2690>
  403b7c:	ldr	x19, [sp, #16]
  403b80:	strb	wzr, [x0, w8, sxtw]
  403b84:	ldp	x29, x30, [sp], #32
  403b88:	ret
  403b8c:	and	x9, x8, #0xfffffffc
  403b90:	add	x10, x3, #0x10
  403b94:	add	x11, x19, #0x40
  403b98:	mov	x12, x9
  403b9c:	ldp	q0, q1, [x10, #-16]
  403ba0:	add	x10, x10, #0x20
  403ba4:	subs	x12, x12, #0x4
  403ba8:	stp	q0, q1, [x11, #-16]
  403bac:	add	x11, x11, #0x20
  403bb0:	b.ne	403b9c <printf@plt+0x26fc>  // b.any
  403bb4:	cmp	x9, x8
  403bb8:	b.eq	403b14 <printf@plt+0x2674>  // b.none
  403bbc:	b	403af0 <printf@plt+0x2650>
  403bc0:	stp	x29, x30, [sp, #-48]!
  403bc4:	stp	x20, x19, [sp, #32]
  403bc8:	ldr	w8, [x0, #40]
  403bcc:	adrp	x9, 415000 <_ZdlPvm@@Base+0x22fc>
  403bd0:	mov	x19, x0
  403bd4:	add	x9, x9, #0x4c8
  403bd8:	cmp	w8, #0x1
  403bdc:	str	x21, [sp, #16]
  403be0:	mov	x29, sp
  403be4:	str	x9, [x0]
  403be8:	b.lt	403c18 <printf@plt+0x2778>  // b.tstop
  403bec:	mov	x20, xzr
  403bf0:	add	x21, x19, #0x30
  403bf4:	b	403c04 <printf@plt+0x2764>
  403bf8:	add	x20, x20, #0x1
  403bfc:	cmp	x20, w8, sxtw
  403c00:	b.ge	403c18 <printf@plt+0x2778>  // b.tcont
  403c04:	ldr	x0, [x21, x20, lsl #3]
  403c08:	cbz	x0, 403bf8 <printf@plt+0x2758>
  403c0c:	bl	401390 <_ZdaPv@plt>
  403c10:	ldr	w8, [x19, #40]
  403c14:	b	403bf8 <printf@plt+0x2758>
  403c18:	ldr	x0, [x19, #16]
  403c1c:	cbz	x0, 403c30 <printf@plt+0x2790>
  403c20:	ldp	x20, x19, [sp, #32]
  403c24:	ldr	x21, [sp, #16]
  403c28:	ldp	x29, x30, [sp], #48
  403c2c:	b	401390 <_ZdaPv@plt>
  403c30:	ldp	x20, x19, [sp, #32]
  403c34:	ldr	x21, [sp, #16]
  403c38:	ldp	x29, x30, [sp], #48
  403c3c:	ret
  403c40:	stp	x29, x30, [sp, #-48]!
  403c44:	stp	x20, x19, [sp, #32]
  403c48:	ldr	w8, [x0, #40]
  403c4c:	adrp	x9, 415000 <_ZdlPvm@@Base+0x22fc>
  403c50:	mov	x19, x0
  403c54:	add	x9, x9, #0x4c8
  403c58:	cmp	w8, #0x1
  403c5c:	str	x21, [sp, #16]
  403c60:	mov	x29, sp
  403c64:	str	x9, [x0]
  403c68:	b.lt	403c98 <printf@plt+0x27f8>  // b.tstop
  403c6c:	mov	x20, xzr
  403c70:	add	x21, x19, #0x30
  403c74:	b	403c84 <printf@plt+0x27e4>
  403c78:	add	x20, x20, #0x1
  403c7c:	cmp	x20, w8, sxtw
  403c80:	b.ge	403c98 <printf@plt+0x27f8>  // b.tcont
  403c84:	ldr	x0, [x21, x20, lsl #3]
  403c88:	cbz	x0, 403c78 <printf@plt+0x27d8>
  403c8c:	bl	401390 <_ZdaPv@plt>
  403c90:	ldr	w8, [x19, #40]
  403c94:	b	403c78 <printf@plt+0x27d8>
  403c98:	ldr	x0, [x19, #16]
  403c9c:	cbz	x0, 403ca4 <printf@plt+0x2804>
  403ca0:	bl	401390 <_ZdaPv@plt>
  403ca4:	mov	x0, x19
  403ca8:	ldp	x20, x19, [sp, #32]
  403cac:	ldr	x21, [sp, #16]
  403cb0:	ldp	x29, x30, [sp], #48
  403cb4:	b	412cf8 <_ZdlPv@@Base>
  403cb8:	ldr	x8, [x0, #32]
  403cbc:	cbz	x8, 403cdc <printf@plt+0x283c>
  403cc0:	ldrb	w9, [x8]
  403cc4:	cbz	w9, 403cd8 <printf@plt+0x2838>
  403cc8:	add	x9, x8, #0x1
  403ccc:	str	x9, [x0, #32]
  403cd0:	ldrb	w0, [x8]
  403cd4:	ret
  403cd8:	str	xzr, [x0, #32]
  403cdc:	ldr	x8, [x0, #24]
  403ce0:	cbz	x8, 403d60 <printf@plt+0x28c0>
  403ce4:	ldrb	w10, [x8]
  403ce8:	sub	w9, w10, #0xe
  403cec:	cmp	w9, #0x8
  403cf0:	b.hi	403d4c <printf@plt+0x28ac>  // b.pmore
  403cf4:	ldr	w9, [x0, #40]
  403cf8:	add	x8, x8, #0x1
  403cfc:	b	403d10 <printf@plt+0x2870>
  403d00:	ldrb	w10, [x8], #1
  403d04:	sub	w11, w10, #0xe
  403d08:	cmp	w11, #0x9
  403d0c:	b.cs	403d48 <printf@plt+0x28a8>  // b.hs, b.nlast
  403d10:	str	x8, [x0, #24]
  403d14:	ldurb	w10, [x8, #-1]
  403d18:	sub	x10, x10, #0xe
  403d1c:	cmp	w10, w9
  403d20:	b.ge	403d00 <printf@plt+0x2860>  // b.tcont
  403d24:	add	x10, x0, x10, lsl #3
  403d28:	ldr	x10, [x10, #48]
  403d2c:	cbz	x10, 403d00 <printf@plt+0x2860>
  403d30:	ldrb	w11, [x10]
  403d34:	cbz	w11, 403d00 <printf@plt+0x2860>
  403d38:	add	x8, x10, #0x1
  403d3c:	str	x8, [x0, #32]
  403d40:	ldrb	w0, [x10]
  403d44:	ret
  403d48:	sub	x8, x8, #0x1
  403d4c:	cbz	w10, 403d60 <printf@plt+0x28c0>
  403d50:	add	x9, x8, #0x1
  403d54:	str	x9, [x0, #24]
  403d58:	ldrb	w0, [x8]
  403d5c:	ret
  403d60:	mov	w0, #0xffffffff            	// #-1
  403d64:	ret
  403d68:	ldr	x8, [x0, #32]
  403d6c:	cbz	x8, 403d84 <printf@plt+0x28e4>
  403d70:	ldrb	w8, [x8]
  403d74:	cbz	w8, 403d80 <printf@plt+0x28e0>
  403d78:	mov	w0, w8
  403d7c:	ret
  403d80:	str	xzr, [x0, #32]
  403d84:	ldr	x9, [x0, #24]
  403d88:	cbz	x9, 403dfc <printf@plt+0x295c>
  403d8c:	ldrb	w10, [x9]
  403d90:	sub	w8, w10, #0xe
  403d94:	cmp	w8, #0x8
  403d98:	b.hi	403df0 <printf@plt+0x2950>  // b.pmore
  403d9c:	ldr	w8, [x0, #40]
  403da0:	add	x9, x9, #0x1
  403da4:	b	403db8 <printf@plt+0x2918>
  403da8:	ldrb	w10, [x9], #1
  403dac:	sub	w11, w10, #0xe
  403db0:	cmp	w11, #0x9
  403db4:	b.cs	403df0 <printf@plt+0x2950>  // b.hs, b.nlast
  403db8:	str	x9, [x0, #24]
  403dbc:	ldurb	w10, [x9, #-1]
  403dc0:	sub	x10, x10, #0xe
  403dc4:	cmp	w10, w8
  403dc8:	b.ge	403da8 <printf@plt+0x2908>  // b.tcont
  403dcc:	add	x10, x0, x10, lsl #3
  403dd0:	ldr	x10, [x10, #48]
  403dd4:	cbz	x10, 403da8 <printf@plt+0x2908>
  403dd8:	ldrb	w11, [x10]
  403ddc:	cbz	w11, 403da8 <printf@plt+0x2908>
  403de0:	str	x10, [x0, #32]
  403de4:	ldrb	w8, [x10]
  403de8:	mov	w0, w8
  403dec:	ret
  403df0:	cmp	w10, #0x0
  403df4:	csinv	w0, w10, wzr, ne  // ne = any
  403df8:	ret
  403dfc:	mov	w0, #0xffffffff            	// #-1
  403e00:	ret
  403e04:	stp	x29, x30, [sp, #-32]!
  403e08:	str	x19, [sp, #16]
  403e0c:	mov	x29, sp
  403e10:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403e14:	ldr	x0, [x19, #3504]
  403e18:	cbz	x0, 403e3c <printf@plt+0x299c>
  403e1c:	ldr	x8, [x0]
  403e20:	ldr	x8, [x8, #16]
  403e24:	blr	x8
  403e28:	cmn	w0, #0x1
  403e2c:	b.eq	403e4c <printf@plt+0x29ac>  // b.none
  403e30:	ldr	x19, [sp, #16]
  403e34:	ldp	x29, x30, [sp], #32
  403e38:	ret
  403e3c:	mov	w0, #0xffffffff            	// #-1
  403e40:	ldr	x19, [sp, #16]
  403e44:	ldp	x29, x30, [sp], #32
  403e48:	ret
  403e4c:	ldr	x0, [x19, #3504]
  403e50:	ldr	x8, [x0, #8]
  403e54:	str	x8, [x19, #3504]
  403e58:	cbz	x0, 403e68 <printf@plt+0x29c8>
  403e5c:	ldr	x8, [x0]
  403e60:	ldr	x8, [x8, #8]
  403e64:	blr	x8
  403e68:	mov	w0, #0xa                   	// #10
  403e6c:	ldr	x19, [sp, #16]
  403e70:	ldp	x29, x30, [sp], #32
  403e74:	ret
  403e78:	stp	x29, x30, [sp, #-16]!
  403e7c:	mov	x29, sp
  403e80:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403e84:	ldr	x0, [x8, #3504]
  403e88:	cbz	x0, 403eac <printf@plt+0x2a0c>
  403e8c:	ldr	x8, [x0]
  403e90:	ldr	x8, [x8, #24]
  403e94:	blr	x8
  403e98:	cmn	w0, #0x1
  403e9c:	mov	w8, #0xa                   	// #10
  403ea0:	csel	w0, w8, w0, eq  // eq = none
  403ea4:	ldp	x29, x30, [sp], #16
  403ea8:	ret
  403eac:	mov	w0, #0xffffffff            	// #-1
  403eb0:	ldp	x29, x30, [sp], #16
  403eb4:	ret
  403eb8:	stp	x29, x30, [sp, #-48]!
  403ebc:	str	x21, [sp, #16]
  403ec0:	stp	x20, x19, [sp, #32]
  403ec4:	mov	x29, sp
  403ec8:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403ecc:	ldr	x20, [x8, #3504]
  403ed0:	cbz	x20, 403f00 <printf@plt+0x2a60>
  403ed4:	mov	x19, x1
  403ed8:	mov	x21, x0
  403edc:	ldr	x8, [x20]
  403ee0:	mov	x0, x20
  403ee4:	mov	x1, x21
  403ee8:	mov	x2, x19
  403eec:	ldr	x8, [x8, #32]
  403ef0:	blr	x8
  403ef4:	cbnz	w0, 403f14 <printf@plt+0x2a74>
  403ef8:	ldr	x20, [x20, #8]
  403efc:	cbnz	x20, 403edc <printf@plt+0x2a3c>
  403f00:	mov	w0, wzr
  403f04:	ldp	x20, x19, [sp, #32]
  403f08:	ldr	x21, [sp, #16]
  403f0c:	ldp	x29, x30, [sp], #48
  403f10:	ret
  403f14:	mov	w0, #0x1                   	// #1
  403f18:	ldp	x20, x19, [sp, #32]
  403f1c:	ldr	x21, [sp, #16]
  403f20:	ldp	x29, x30, [sp], #48
  403f24:	ret
  403f28:	stp	x29, x30, [sp, #-32]!
  403f2c:	stp	x20, x19, [sp, #16]
  403f30:	mov	x29, sp
  403f34:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403f38:	adrp	x20, 415000 <_ZdlPvm@@Base+0x22fc>
  403f3c:	add	x19, x19, #0xdc8
  403f40:	add	x20, x20, #0x5f5
  403f44:	mov	x0, x19
  403f48:	mov	x1, x20
  403f4c:	bl	413700 <_ZdlPvm@@Base+0x9fc>
  403f50:	add	x0, x19, #0x10
  403f54:	mov	x1, x20
  403f58:	bl	413700 <_ZdlPvm@@Base+0x9fc>
  403f5c:	add	x0, x19, #0x20
  403f60:	mov	x1, x20
  403f64:	bl	413700 <_ZdlPvm@@Base+0x9fc>
  403f68:	add	x0, x19, #0x30
  403f6c:	mov	x1, x20
  403f70:	bl	413700 <_ZdlPvm@@Base+0x9fc>
  403f74:	ldp	x20, x19, [sp, #16]
  403f78:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403f7c:	str	wzr, [x8, #3592]
  403f80:	ldp	x29, x30, [sp], #32
  403f84:	ret
  403f88:	stp	x29, x30, [sp, #-64]!
  403f8c:	str	x23, [sp, #16]
  403f90:	stp	x22, x21, [sp, #32]
  403f94:	stp	x20, x19, [sp, #48]
  403f98:	mov	x29, sp
  403f9c:	adrp	x19, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403fa0:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403fa4:	ldr	x3, [x19, #3416]
  403fa8:	ldr	w23, [x20, #3592]
  403fac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  403fb0:	add	x0, x0, #0x5e8
  403fb4:	mov	w1, #0xd                   	// #13
  403fb8:	mov	w2, #0x1                   	// #1
  403fbc:	bl	401430 <fwrite@plt>
  403fc0:	add	w9, w23, #0x1
  403fc4:	add	w10, w23, #0x4
  403fc8:	cmp	w9, #0x0
  403fcc:	ldr	w8, [x20, #3592]
  403fd0:	csinc	w10, w10, w23, lt  // lt = tstop
  403fd4:	and	w10, w10, #0xfffffffc
  403fd8:	sub	w9, w9, w10
  403fdc:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403fe0:	cmp	w9, w8
  403fe4:	add	x21, x21, #0xdc8
  403fe8:	b.ne	403ff4 <printf@plt+0x2b54>  // b.any
  403fec:	mov	w22, w23
  403ff0:	b	40404c <printf@plt+0x2bac>
  403ff4:	add	x10, x21, w23, sxtw #4
  403ff8:	ldr	w10, [x10, #8]
  403ffc:	mov	w22, w9
  404000:	cmp	w10, #0x1
  404004:	b.lt	404028 <printf@plt+0x2b88>  // b.tstop
  404008:	ldr	x1, [x19, #3416]
  40400c:	sxtw	x8, w23
  404010:	add	x0, x21, x8, lsl #4
  404014:	bl	4140d4 <_ZdlPvm@@Base+0x13d0>
  404018:	ldr	x1, [x19, #3416]
  40401c:	mov	w0, #0x20                  	// #32
  404020:	bl	401240 <putc@plt>
  404024:	ldr	w8, [x20, #3592]
  404028:	add	w9, w22, #0x1
  40402c:	add	w10, w22, #0x4
  404030:	cmp	w9, #0x0
  404034:	csinc	w10, w10, w22, lt  // lt = tstop
  404038:	and	w10, w10, #0xfffffffc
  40403c:	sub	w9, w9, w10
  404040:	cmp	w9, w8
  404044:	mov	w23, w22
  404048:	b.ne	403ff4 <printf@plt+0x2b54>  // b.any
  40404c:	ldr	x3, [x19, #3416]
  404050:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  404054:	add	x0, x0, #0x5f6
  404058:	mov	w1, #0x4                   	// #4
  40405c:	mov	w2, #0x1                   	// #1
  404060:	bl	401430 <fwrite@plt>
  404064:	ldr	x1, [x19, #3416]
  404068:	add	x0, x21, w22, sxtw #4
  40406c:	bl	4140d4 <_ZdlPvm@@Base+0x13d0>
  404070:	ldr	x3, [x19, #3416]
  404074:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  404078:	add	x0, x0, #0x5fb
  40407c:	mov	w1, #0x4                   	// #4
  404080:	mov	w2, #0x1                   	// #1
  404084:	bl	401430 <fwrite@plt>
  404088:	ldr	x1, [x19, #3416]
  40408c:	ldp	x20, x19, [sp, #48]
  404090:	ldp	x22, x21, [sp, #32]
  404094:	ldr	x23, [sp, #16]
  404098:	mov	w0, #0xa                   	// #10
  40409c:	ldp	x29, x30, [sp], #64
  4040a0:	b	401240 <putc@plt>
  4040a4:	stp	x29, x30, [sp, #-32]!
  4040a8:	str	x19, [sp, #16]
  4040ac:	mov	x29, sp
  4040b0:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4040b4:	ldrsw	x8, [x19, #3592]
  4040b8:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4040bc:	add	x9, x9, #0xdc8
  4040c0:	mov	x1, x0
  4040c4:	add	x0, x9, x8, lsl #4
  4040c8:	bl	413674 <_ZdlPvm@@Base+0x970>
  4040cc:	ldr	w8, [x19, #3592]
  4040d0:	add	w9, w8, #0x1
  4040d4:	add	w10, w8, #0x4
  4040d8:	cmp	w9, #0x0
  4040dc:	csinc	w8, w10, w8, lt  // lt = tstop
  4040e0:	and	w8, w8, #0xfffffffc
  4040e4:	sub	w8, w9, w8
  4040e8:	str	w8, [x19, #3592]
  4040ec:	ldr	x19, [sp, #16]
  4040f0:	ldp	x29, x30, [sp], #32
  4040f4:	ret
  4040f8:	stp	x29, x30, [sp, #-32]!
  4040fc:	str	x19, [sp, #16]
  404100:	mov	x29, sp
  404104:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404108:	ldrsw	x8, [x19, #3592]
  40410c:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404110:	add	x9, x9, #0xdc8
  404114:	mov	w1, w0
  404118:	add	x0, x9, x8, lsl #4
  40411c:	bl	4137a0 <_ZdlPvm@@Base+0xa9c>
  404120:	ldr	w8, [x19, #3592]
  404124:	add	w9, w8, #0x1
  404128:	add	w10, w8, #0x4
  40412c:	cmp	w9, #0x0
  404130:	csinc	w8, w10, w8, lt  // lt = tstop
  404134:	and	w8, w8, #0xfffffffc
  404138:	sub	w8, w9, w8
  40413c:	str	w8, [x19, #3592]
  404140:	ldr	x19, [sp, #16]
  404144:	ldp	x29, x30, [sp], #32
  404148:	ret
  40414c:	stp	x29, x30, [sp, #-96]!
  404150:	str	x27, [sp, #16]
  404154:	stp	x26, x25, [sp, #32]
  404158:	stp	x24, x23, [sp, #48]
  40415c:	stp	x22, x21, [sp, #64]
  404160:	stp	x20, x19, [sp, #80]
  404164:	mov	x29, sp
  404168:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40416c:	ldrsw	x8, [x23, #3592]
  404170:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404174:	add	x9, x9, #0xdc8
  404178:	mov	x20, x0
  40417c:	add	x19, x9, x8, lsl #4
  404180:	mov	w1, #0x22                  	// #34
  404184:	mov	x0, x19
  404188:	bl	4137a0 <_ZdlPvm@@Base+0xa9c>
  40418c:	ldr	w8, [x20, #8]
  404190:	cmp	w8, #0x1
  404194:	b.lt	404234 <printf@plt+0x2d94>  // b.tstop
  404198:	adrp	x21, 415000 <_ZdlPvm@@Base+0x22fc>
  40419c:	adrp	x22, 414000 <_ZdlPvm@@Base+0x12fc>
  4041a0:	mov	x24, xzr
  4041a4:	add	x25, x19, #0x8
  4041a8:	add	x26, x19, #0xc
  4041ac:	add	x21, x21, #0x600
  4041b0:	add	x22, x22, #0x701
  4041b4:	b	4041d8 <printf@plt+0x2d38>
  4041b8:	ldr	x9, [x19]
  4041bc:	add	w10, w8, #0x1
  4041c0:	str	w10, [x25]
  4041c4:	strb	w27, [x9, w8, sxtw]
  4041c8:	ldrsw	x8, [x20, #8]
  4041cc:	add	x24, x24, #0x1
  4041d0:	cmp	x24, x8
  4041d4:	b.ge	404234 <printf@plt+0x2d94>  // b.tcont
  4041d8:	ldr	x9, [x20]
  4041dc:	ldrb	w27, [x9, x24]
  4041e0:	cmp	w27, #0x22
  4041e4:	b.ne	4041f8 <printf@plt+0x2d58>  // b.any
  4041e8:	mov	x0, x19
  4041ec:	mov	x1, x21
  4041f0:	bl	4138d4 <_ZdlPvm@@Base+0xbd0>
  4041f4:	b	4041c8 <printf@plt+0x2d28>
  4041f8:	cmp	x24, w8, sxtw
  4041fc:	b.lt	404214 <printf@plt+0x2d74>  // b.tstop
  404200:	mov	w0, #0x68                  	// #104
  404204:	mov	x1, x22
  404208:	bl	4110a4 <printf@plt+0xfc04>
  40420c:	ldr	x8, [x20]
  404210:	ldrb	w27, [x8, x24]
  404214:	ldr	w8, [x25]
  404218:	ldr	w9, [x26]
  40421c:	cmp	w8, w9
  404220:	b.lt	4041b8 <printf@plt+0x2d18>  // b.tstop
  404224:	mov	x0, x19
  404228:	bl	41383c <_ZdlPvm@@Base+0xb38>
  40422c:	ldr	w8, [x25]
  404230:	b	4041b8 <printf@plt+0x2d18>
  404234:	mov	x20, x19
  404238:	ldr	w8, [x20, #8]!
  40423c:	ldr	w9, [x20, #4]
  404240:	cmp	w8, w9
  404244:	b.lt	404254 <printf@plt+0x2db4>  // b.tstop
  404248:	mov	x0, x19
  40424c:	bl	41383c <_ZdlPvm@@Base+0xb38>
  404250:	ldr	w8, [x20]
  404254:	ldr	x9, [x19]
  404258:	add	w10, w8, #0x1
  40425c:	mov	w11, #0x22                  	// #34
  404260:	str	w10, [x20]
  404264:	strb	w11, [x9, w8, sxtw]
  404268:	ldr	w8, [x23, #3592]
  40426c:	ldp	x20, x19, [sp, #80]
  404270:	ldp	x22, x21, [sp, #64]
  404274:	ldp	x26, x25, [sp, #32]
  404278:	add	w9, w8, #0x1
  40427c:	add	w10, w8, #0x4
  404280:	cmp	w9, #0x0
  404284:	csinc	w8, w10, w8, lt  // lt = tstop
  404288:	and	w8, w8, #0xfffffffc
  40428c:	sub	w8, w9, w8
  404290:	str	w8, [x23, #3592]
  404294:	ldp	x24, x23, [sp, #48]
  404298:	ldr	x27, [sp, #16]
  40429c:	ldp	x29, x30, [sp], #96
  4042a0:	ret
  4042a4:	stp	x29, x30, [sp, #-64]!
  4042a8:	stp	x24, x23, [sp, #16]
  4042ac:	stp	x22, x21, [sp, #32]
  4042b0:	stp	x20, x19, [sp, #48]
  4042b4:	mov	x29, sp
  4042b8:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4042bc:	ldr	x8, [x23, #3504]
  4042c0:	mov	w21, w2
  4042c4:	mov	x19, x1
  4042c8:	mov	x22, x0
  4042cc:	cbz	x8, 4042f0 <printf@plt+0x2e50>
  4042d0:	ldr	x9, [x8, #8]
  4042d4:	mov	x0, x8
  4042d8:	str	x9, [x23, #3504]
  4042dc:	ldr	x9, [x8]
  4042e0:	ldr	x9, [x9, #8]
  4042e4:	blr	x9
  4042e8:	ldr	x8, [x23, #3504]
  4042ec:	cbnz	x8, 4042d0 <printf@plt+0x2e30>
  4042f0:	mov	w0, #0x30                  	// #48
  4042f4:	bl	412c54 <_Znwm@@Base>
  4042f8:	adrp	x24, 415000 <_ZdlPvm@@Base+0x22fc>
  4042fc:	mov	x20, x0
  404300:	add	x24, x24, #0x458
  404304:	stp	x24, xzr, [x0]
  404308:	mov	x0, x22
  40430c:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  404310:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  404314:	add	x8, x8, #0x490
  404318:	stp	x0, x0, [x20, #16]
  40431c:	str	x8, [x20]
  404320:	str	w21, [x20, #40]
  404324:	mov	x0, x19
  404328:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  40432c:	str	x0, [x20, #32]
  404330:	str	x20, [x23, #3504]
  404334:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404338:	adrp	x20, 415000 <_ZdlPvm@@Base+0x22fc>
  40433c:	add	x19, x19, #0xdc8
  404340:	add	x20, x20, #0x5f5
  404344:	mov	x0, x19
  404348:	mov	x1, x20
  40434c:	bl	413700 <_ZdlPvm@@Base+0x9fc>
  404350:	add	x0, x19, #0x10
  404354:	mov	x1, x20
  404358:	bl	413700 <_ZdlPvm@@Base+0x9fc>
  40435c:	add	x0, x19, #0x20
  404360:	mov	x1, x20
  404364:	bl	413700 <_ZdlPvm@@Base+0x9fc>
  404368:	add	x0, x19, #0x30
  40436c:	mov	x1, x20
  404370:	bl	413700 <_ZdlPvm@@Base+0x9fc>
  404374:	ldp	x20, x19, [sp, #48]
  404378:	ldp	x22, x21, [sp, #32]
  40437c:	ldp	x24, x23, [sp, #16]
  404380:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404384:	str	wzr, [x8, #3592]
  404388:	ldp	x29, x30, [sp], #64
  40438c:	ret
  404390:	mov	x19, x0
  404394:	ldr	x0, [x20, #16]
  404398:	str	x24, [x20]
  40439c:	bl	401280 <free@plt>
  4043a0:	b	4043a8 <printf@plt+0x2f08>
  4043a4:	mov	x19, x0
  4043a8:	mov	x0, x20
  4043ac:	bl	412cf8 <_ZdlPv@@Base>
  4043b0:	mov	x0, x19
  4043b4:	bl	401440 <_Unwind_Resume@plt>
  4043b8:	sub	sp, sp, #0x80
  4043bc:	stp	x29, x30, [sp, #64]
  4043c0:	stp	x24, x23, [sp, #80]
  4043c4:	stp	x22, x21, [sp, #96]
  4043c8:	stp	x20, x19, [sp, #112]
  4043cc:	add	x29, sp, #0x40
  4043d0:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4043d4:	ldr	x19, [x22, #3504]
  4043d8:	cbz	x19, 404414 <printf@plt+0x2f74>
  4043dc:	ldr	x8, [x19]
  4043e0:	sub	x1, x29, #0x10
  4043e4:	sub	x2, x29, #0x14
  4043e8:	mov	x0, x19
  4043ec:	ldr	x8, [x8, #32]
  4043f0:	blr	x8
  4043f4:	cbnz	w0, 404420 <printf@plt+0x2f80>
  4043f8:	ldr	x19, [x19, #8]
  4043fc:	cbnz	x19, 4043dc <printf@plt+0x2f3c>
  404400:	mov	w23, wzr
  404404:	ldr	x0, [x22, #3504]
  404408:	cbnz	x0, 40442c <printf@plt+0x2f8c>
  40440c:	mov	w19, #0xffffffff            	// #-1
  404410:	b	404468 <printf@plt+0x2fc8>
  404414:	mov	w23, wzr
  404418:	mov	w19, #0xffffffff            	// #-1
  40441c:	b	404468 <printf@plt+0x2fc8>
  404420:	mov	w23, #0x1                   	// #1
  404424:	ldr	x0, [x22, #3504]
  404428:	cbz	x0, 40440c <printf@plt+0x2f6c>
  40442c:	ldr	x8, [x0]
  404430:	ldr	x8, [x8, #16]
  404434:	blr	x8
  404438:	cmn	w0, #0x1
  40443c:	b.eq	404448 <printf@plt+0x2fa8>  // b.none
  404440:	mov	w19, w0
  404444:	b	404468 <printf@plt+0x2fc8>
  404448:	ldr	x0, [x22, #3504]
  40444c:	ldr	x8, [x0, #8]
  404450:	str	x8, [x22, #3504]
  404454:	cbz	x0, 404464 <printf@plt+0x2fc4>
  404458:	ldr	x8, [x0]
  40445c:	ldr	x8, [x8, #8]
  404460:	blr	x8
  404464:	mov	w19, #0xa                   	// #10
  404468:	mov	x21, #0x600                 	// #1536
  40446c:	mov	w20, #0x1                   	// #1
  404470:	movk	x21, #0x1, lsl #32
  404474:	cmp	w19, #0x20
  404478:	b.hi	4044d8 <printf@plt+0x3038>  // b.pmore
  40447c:	mov	w8, w19
  404480:	lsl	x8, x20, x8
  404484:	tst	x8, x21
  404488:	b.eq	4044d8 <printf@plt+0x3038>  // b.none
  40448c:	ldr	x0, [x22, #3504]
  404490:	mov	w19, #0xffffffff            	// #-1
  404494:	cbz	x0, 404474 <printf@plt+0x2fd4>
  404498:	ldr	x8, [x0]
  40449c:	ldr	x8, [x8, #16]
  4044a0:	blr	x8
  4044a4:	mov	w19, w0
  4044a8:	cmn	w0, #0x1
  4044ac:	b.ne	404474 <printf@plt+0x2fd4>  // b.any
  4044b0:	ldr	x0, [x22, #3504]
  4044b4:	mov	w19, #0xa                   	// #10
  4044b8:	ldr	x8, [x0, #8]
  4044bc:	str	x8, [x22, #3504]
  4044c0:	cbz	x0, 404474 <printf@plt+0x2fd4>
  4044c4:	ldr	x8, [x0]
  4044c8:	ldr	x8, [x8, #8]
  4044cc:	blr	x8
  4044d0:	mov	w19, #0xa                   	// #10
  4044d4:	b	404474 <printf@plt+0x2fd4>
  4044d8:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4044dc:	add	x20, x20, #0xdb8
  4044e0:	mov	x0, x20
  4044e4:	bl	413eac <_ZdlPvm@@Base+0x11a8>
  4044e8:	cmn	w19, #0x1
  4044ec:	b.eq	4045a4 <printf@plt+0x3104>  // b.none
  4044f0:	ldr	x0, [x22, #3504]
  4044f4:	cbz	x0, 404578 <printf@plt+0x30d8>
  4044f8:	adrp	x24, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4044fc:	add	x24, x24, #0xdc0
  404500:	b	40451c <printf@plt+0x307c>
  404504:	ldr	x9, [x20]
  404508:	add	w10, w8, #0x1
  40450c:	str	w10, [x20, #8]
  404510:	strb	w21, [x9, w8, sxtw]
  404514:	ldr	x0, [x22, #3504]
  404518:	cbz	x0, 404578 <printf@plt+0x30d8>
  40451c:	ldr	x8, [x0]
  404520:	ldr	x8, [x8, #16]
  404524:	blr	x8
  404528:	mov	w21, w0
  40452c:	cmn	w0, #0x1
  404530:	b.ne	404554 <printf@plt+0x30b4>  // b.any
  404534:	ldr	x0, [x22, #3504]
  404538:	ldr	x8, [x0, #8]
  40453c:	str	x8, [x22, #3504]
  404540:	cbz	x0, 404550 <printf@plt+0x30b0>
  404544:	ldr	x8, [x0]
  404548:	ldr	x8, [x8, #8]
  40454c:	blr	x8
  404550:	mov	w21, #0xa                   	// #10
  404554:	cmp	w21, w19
  404558:	b.eq	4045d0 <printf@plt+0x3130>  // b.none
  40455c:	ldp	w8, w9, [x24]
  404560:	cmp	w8, w9
  404564:	b.lt	404504 <printf@plt+0x3064>  // b.tstop
  404568:	mov	x0, x20
  40456c:	bl	41383c <_ZdlPvm@@Base+0xb38>
  404570:	ldr	w8, [x20, #8]
  404574:	b	404504 <printf@plt+0x3064>
  404578:	cbz	w23, 404654 <printf@plt+0x31b4>
  40457c:	ldur	x0, [x29, #-16]
  404580:	ldur	w1, [x29, #-20]
  404584:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  404588:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  40458c:	add	x3, x3, #0x198
  404590:	add	x2, x2, #0x603
  404594:	mov	x4, x3
  404598:	mov	x5, x3
  40459c:	bl	4117ec <printf@plt+0x1034c>
  4045a0:	b	404670 <printf@plt+0x31d0>
  4045a4:	cbz	w23, 4046e8 <printf@plt+0x3248>
  4045a8:	ldur	x0, [x29, #-16]
  4045ac:	ldur	w1, [x29, #-20]
  4045b0:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4045b4:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  4045b8:	add	x3, x3, #0x198
  4045bc:	add	x2, x2, #0x603
  4045c0:	mov	x4, x3
  4045c4:	mov	x5, x3
  4045c8:	bl	4117ec <printf@plt+0x1034c>
  4045cc:	b	4046d0 <printf@plt+0x3230>
  4045d0:	ldr	x3, [x20]
  4045d4:	ldr	w4, [x20, #8]
  4045d8:	add	x0, sp, #0x8
  4045dc:	sub	x1, x29, #0x4
  4045e0:	mov	w2, #0x1                   	// #1
  4045e4:	sturb	w19, [x29, #-4]
  4045e8:	bl	413b48 <_ZdlPvm@@Base+0xe44>
  4045ec:	ldr	x1, [sp, #8]
  4045f0:	ldr	w2, [sp, #16]
  4045f4:	sturb	w19, [x29, #-4]
  4045f8:	add	x0, sp, #0x18
  4045fc:	sub	x3, x29, #0x4
  404600:	mov	w4, #0x1                   	// #1
  404604:	bl	413b48 <_ZdlPvm@@Base+0xe44>
  404608:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40460c:	ldrsw	x8, [x19, #3592]
  404610:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404614:	add	x9, x9, #0xdc8
  404618:	add	x0, x9, x8, lsl #4
  40461c:	add	x1, sp, #0x18
  404620:	bl	413674 <_ZdlPvm@@Base+0x970>
  404624:	ldr	w8, [x19, #3592]
  404628:	add	x0, sp, #0x18
  40462c:	add	w9, w8, #0x1
  404630:	add	w10, w8, #0x4
  404634:	cmp	w9, #0x0
  404638:	csinc	w8, w10, w8, lt  // lt = tstop
  40463c:	and	w8, w8, #0xfffffffc
  404640:	sub	w8, w9, w8
  404644:	str	w8, [x19, #3592]
  404648:	bl	413664 <_ZdlPvm@@Base+0x960>
  40464c:	add	x0, sp, #0x8
  404650:	b	4046cc <printf@plt+0x322c>
  404654:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  404658:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  40465c:	add	x1, x1, #0x198
  404660:	add	x0, x0, #0x603
  404664:	mov	x2, x1
  404668:	mov	x3, x1
  40466c:	bl	411750 <printf@plt+0x102b0>
  404670:	ldr	x3, [x20]
  404674:	ldr	w4, [x20, #8]
  404678:	add	x0, sp, #0x18
  40467c:	add	x1, sp, #0x8
  404680:	mov	w2, #0x1                   	// #1
  404684:	strb	w19, [sp, #8]
  404688:	bl	413b48 <_ZdlPvm@@Base+0xe44>
  40468c:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404690:	ldrsw	x8, [x19, #3592]
  404694:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404698:	add	x9, x9, #0xdc8
  40469c:	add	x0, x9, x8, lsl #4
  4046a0:	add	x1, sp, #0x18
  4046a4:	bl	413674 <_ZdlPvm@@Base+0x970>
  4046a8:	ldr	w8, [x19, #3592]
  4046ac:	add	x0, sp, #0x18
  4046b0:	add	w9, w8, #0x1
  4046b4:	add	w10, w8, #0x4
  4046b8:	cmp	w9, #0x0
  4046bc:	csinc	w8, w10, w8, lt  // lt = tstop
  4046c0:	and	w8, w8, #0xfffffffc
  4046c4:	sub	w8, w9, w8
  4046c8:	str	w8, [x19, #3592]
  4046cc:	bl	413664 <_ZdlPvm@@Base+0x960>
  4046d0:	ldp	x20, x19, [sp, #112]
  4046d4:	ldp	x22, x21, [sp, #96]
  4046d8:	ldp	x24, x23, [sp, #80]
  4046dc:	ldp	x29, x30, [sp, #64]
  4046e0:	add	sp, sp, #0x80
  4046e4:	ret
  4046e8:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4046ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  4046f0:	add	x1, x1, #0x198
  4046f4:	add	x0, x0, #0x603
  4046f8:	mov	x2, x1
  4046fc:	mov	x3, x1
  404700:	bl	411750 <printf@plt+0x102b0>
  404704:	b	4046d0 <printf@plt+0x3230>
  404708:	mov	x19, x0
  40470c:	add	x0, sp, #0x18
  404710:	bl	413664 <_ZdlPvm@@Base+0x960>
  404714:	b	40471c <printf@plt+0x327c>
  404718:	mov	x19, x0
  40471c:	add	x0, sp, #0x8
  404720:	b	40472c <printf@plt+0x328c>
  404724:	mov	x19, x0
  404728:	add	x0, sp, #0x18
  40472c:	bl	413664 <_ZdlPvm@@Base+0x960>
  404730:	mov	x0, x19
  404734:	bl	401440 <_Unwind_Resume@plt>
  404738:	sub	sp, sp, #0xb0
  40473c:	stp	x29, x30, [sp, #80]
  404740:	stp	x28, x27, [sp, #96]
  404744:	stp	x26, x25, [sp, #112]
  404748:	stp	x24, x23, [sp, #128]
  40474c:	stp	x22, x21, [sp, #144]
  404750:	stp	x20, x19, [sp, #160]
  404754:	add	x29, sp, #0x50
  404758:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40475c:	adrp	x27, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404760:	mov	x19, x0
  404764:	mov	w23, wzr
  404768:	movi	v0.2d, #0x0
  40476c:	add	x20, x20, #0xdb8
  404770:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404774:	adrp	x24, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404778:	adrp	x25, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40477c:	mov	x26, sp
  404780:	add	x27, x27, #0xdc0
  404784:	str	xzr, [sp, #64]
  404788:	stp	q0, q0, [sp, #32]
  40478c:	stp	q0, q0, [sp]
  404790:	mov	x0, x20
  404794:	bl	413eac <_ZdlPvm@@Base+0x11a8>
  404798:	ldr	x0, [x22, #3504]
  40479c:	cbz	x0, 404898 <printf@plt+0x33f8>
  4047a0:	mov	w28, wzr
  4047a4:	b	4047b4 <printf@plt+0x3314>
  4047a8:	sub	w28, w28, #0x1
  4047ac:	ldr	x0, [x22, #3504]
  4047b0:	cbz	x0, 404898 <printf@plt+0x33f8>
  4047b4:	ldr	x8, [x0]
  4047b8:	ldr	x8, [x8, #16]
  4047bc:	blr	x8
  4047c0:	mov	w21, w0
  4047c4:	cmn	w0, #0x1
  4047c8:	b.eq	4047d4 <printf@plt+0x3334>  // b.none
  4047cc:	cbnz	w28, 404808 <printf@plt+0x3368>
  4047d0:	b	4047f8 <printf@plt+0x3358>
  4047d4:	ldr	x0, [x22, #3504]
  4047d8:	ldr	x8, [x0, #8]
  4047dc:	str	x8, [x22, #3504]
  4047e0:	cbz	x0, 4047f0 <printf@plt+0x3350>
  4047e4:	ldr	x8, [x0]
  4047e8:	ldr	x8, [x8, #8]
  4047ec:	blr	x8
  4047f0:	mov	w21, #0xa                   	// #10
  4047f4:	cbnz	w28, 404808 <printf@plt+0x3368>
  4047f8:	cmp	w21, #0x2c
  4047fc:	b.eq	404848 <printf@plt+0x33a8>  // b.none
  404800:	cmp	w21, #0x29
  404804:	b.eq	404848 <printf@plt+0x33a8>  // b.none
  404808:	ldp	w8, w9, [x27]
  40480c:	cmp	w8, w9
  404810:	b.lt	404820 <printf@plt+0x3380>  // b.tstop
  404814:	mov	x0, x20
  404818:	bl	41383c <_ZdlPvm@@Base+0xb38>
  40481c:	ldr	w8, [x20, #8]
  404820:	ldr	x9, [x20]
  404824:	add	w10, w8, #0x1
  404828:	cmp	w21, #0x29
  40482c:	str	w10, [x20, #8]
  404830:	strb	w21, [x9, w8, sxtw]
  404834:	b.eq	4047a8 <printf@plt+0x3308>  // b.none
  404838:	cmp	w21, #0x28
  40483c:	b.ne	4047ac <printf@plt+0x330c>  // b.any
  404840:	add	w28, w28, #0x1
  404844:	b	4047ac <printf@plt+0x330c>
  404848:	ldr	w8, [x24, #3520]
  40484c:	cmp	w8, #0x1
  404850:	b.lt	404888 <printf@plt+0x33e8>  // b.tstop
  404854:	ldr	w9, [x25, #3524]
  404858:	cmp	w8, w9
  40485c:	b.lt	40486c <printf@plt+0x33cc>  // b.tstop
  404860:	mov	x0, x20
  404864:	bl	41383c <_ZdlPvm@@Base+0xb38>
  404868:	ldr	w8, [x20, #8]
  40486c:	ldr	x9, [x20]
  404870:	add	w10, w8, #0x1
  404874:	str	w10, [x20, #8]
  404878:	strb	wzr, [x9, w8, sxtw]
  40487c:	ldr	x0, [x20]
  404880:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  404884:	str	x0, [x26, w23, uxtw #3]
  404888:	cmp	w21, #0x29
  40488c:	add	w23, w23, #0x1
  404890:	b.ne	404790 <printf@plt+0x32f0>  // b.any
  404894:	b	4048b4 <printf@plt+0x3414>
  404898:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40489c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  4048a0:	add	x1, x1, #0x198
  4048a4:	add	x0, x0, #0x625
  4048a8:	mov	x2, x1
  4048ac:	mov	x3, x1
  4048b0:	bl	411750 <printf@plt+0x102b0>
  4048b4:	mov	w0, #0x78                  	// #120
  4048b8:	bl	412c54 <_Znwm@@Base>
  4048bc:	ldr	x8, [x22, #3504]
  4048c0:	adrp	x9, 415000 <_ZdlPvm@@Base+0x22fc>
  4048c4:	mov	x20, x0
  4048c8:	add	x9, x9, #0x4c8
  4048cc:	cmp	w23, #0x1
  4048d0:	str	xzr, [x0, #32]
  4048d4:	stp	x9, x8, [x0]
  4048d8:	str	w23, [x0, #40]
  4048dc:	b.lt	4048f4 <printf@plt+0x3454>  // b.tstop
  4048e0:	mov	w8, w23
  4048e4:	add	x0, x20, #0x30
  4048e8:	lsl	x2, x8, #3
  4048ec:	mov	x1, sp
  4048f0:	bl	401200 <memcpy@plt>
  4048f4:	mov	x0, x19
  4048f8:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  4048fc:	mov	w9, wzr
  404900:	mov	w8, wzr
  404904:	stp	x0, x0, [x20, #16]
  404908:	b	404924 <printf@plt+0x3484>
  40490c:	cbz	w10, 40495c <printf@plt+0x34bc>
  404910:	add	w11, w8, #0x1
  404914:	strb	w10, [x0, w8, sxtw]
  404918:	mov	w8, w11
  40491c:	ldr	x0, [x20, #16]
  404920:	add	w9, w9, #0x1
  404924:	sxtw	x11, w9
  404928:	ldrb	w10, [x0, x11]
  40492c:	cmp	w10, #0x24
  404930:	b.ne	40490c <printf@plt+0x346c>  // b.any
  404934:	add	x11, x11, #0x1
  404938:	ldrb	w12, [x0, x11]
  40493c:	sub	w13, w12, #0x30
  404940:	cmp	w13, #0x9
  404944:	b.hi	404910 <printf@plt+0x3470>  // b.pmore
  404948:	cmp	w12, #0x30
  40494c:	b.eq	40491c <printf@plt+0x347c>  // b.none
  404950:	sub	w10, w12, #0x23
  404954:	mov	w9, w11
  404958:	b	404910 <printf@plt+0x3470>
  40495c:	strb	wzr, [x0, w8, sxtw]
  404960:	str	x20, [x22, #3504]
  404964:	ldp	x20, x19, [sp, #160]
  404968:	ldp	x22, x21, [sp, #144]
  40496c:	ldp	x24, x23, [sp, #128]
  404970:	ldp	x26, x25, [sp, #112]
  404974:	ldp	x28, x27, [sp, #96]
  404978:	ldp	x29, x30, [sp, #80]
  40497c:	add	sp, sp, #0xb0
  404980:	ret
  404984:	mov	x19, x0
  404988:	mov	x0, x20
  40498c:	bl	412cf8 <_ZdlPv@@Base>
  404990:	mov	x0, x19
  404994:	bl	401440 <_Unwind_Resume@plt>
  404998:	sub	sp, sp, #0x80
  40499c:	stp	x29, x30, [sp, #32]
  4049a0:	stp	x28, x27, [sp, #48]
  4049a4:	stp	x26, x25, [sp, #64]
  4049a8:	stp	x24, x23, [sp, #80]
  4049ac:	stp	x22, x21, [sp, #96]
  4049b0:	stp	x20, x19, [sp, #112]
  4049b4:	add	x29, sp, #0x20
  4049b8:	mov	x21, #0x100000001           	// #4294967297
  4049bc:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4049c0:	adrp	x24, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4049c4:	adrp	x22, 414000 <_ZdlPvm@@Base+0x12fc>
  4049c8:	mov	w19, w0
  4049cc:	adrp	x27, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4049d0:	mov	w23, #0x1                   	// #1
  4049d4:	movk	x21, #0xa000, lsl #16
  4049d8:	add	x20, x20, #0xdb8
  4049dc:	adrp	x28, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4049e0:	add	x24, x24, #0xdc0
  4049e4:	add	x22, x22, #0x788
  4049e8:	ldr	x0, [x27, #3504]
  4049ec:	cbz	x0, 404a1c <printf@plt+0x357c>
  4049f0:	ldr	x8, [x0]
  4049f4:	ldr	x8, [x8, #16]
  4049f8:	blr	x8
  4049fc:	mov	w26, w0
  404a00:	cmn	w0, #0x1
  404a04:	b.ne	404a34 <printf@plt+0x3594>  // b.any
  404a08:	ldr	x0, [x27, #3504]
  404a0c:	ldr	x8, [x0, #8]
  404a10:	str	x8, [x27, #3504]
  404a14:	cbnz	x0, 404a24 <printf@plt+0x3584>
  404a18:	b	404a30 <printf@plt+0x3590>
  404a1c:	mov	w26, #0xffffffff            	// #-1
  404a20:	b	404a34 <printf@plt+0x3594>
  404a24:	ldr	x8, [x0]
  404a28:	ldr	x8, [x8, #8]
  404a2c:	blr	x8
  404a30:	mov	w26, #0xa                   	// #10
  404a34:	add	w8, w26, #0x1
  404a38:	cmp	w8, #0x23
  404a3c:	b.hi	404a8c <printf@plt+0x35ec>  // b.pmore
  404a40:	adr	x9, 404a50 <printf@plt+0x35b0>
  404a44:	ldrh	w10, [x22, x8, lsl #1]
  404a48:	add	x9, x9, x10, lsl #2
  404a4c:	br	x9
  404a50:	ldr	x0, [x27, #3504]
  404a54:	mov	w26, #0xffffffff            	// #-1
  404a58:	cbz	x0, 404a34 <printf@plt+0x3594>
  404a5c:	ldr	x8, [x0]
  404a60:	ldr	x8, [x8, #16]
  404a64:	blr	x8
  404a68:	mov	w26, w0
  404a6c:	cmn	w0, #0x1
  404a70:	b.ne	404a34 <printf@plt+0x3594>  // b.any
  404a74:	ldr	x0, [x27, #3504]
  404a78:	mov	w26, #0xa                   	// #10
  404a7c:	ldr	x8, [x0, #8]
  404a80:	str	x8, [x27, #3504]
  404a84:	cbnz	x0, 404a24 <printf@plt+0x3584>
  404a88:	b	404a34 <printf@plt+0x3594>
  404a8c:	sub	w8, w26, #0x5e
  404a90:	cmp	w8, #0x20
  404a94:	b.hi	404aa4 <printf@plt+0x3604>  // b.pmore
  404a98:	lsl	x8, x23, x8
  404a9c:	tst	x8, x21
  404aa0:	b.ne	4050c8 <printf@plt+0x3c28>  // b.any
  404aa4:	mov	x0, x20
  404aa8:	bl	413eac <_ZdlPvm@@Base+0x11a8>
  404aac:	cmp	w26, #0x5c
  404ab0:	b.ne	404ac4 <printf@plt+0x3624>  // b.any
  404ab4:	mov	w25, #0x1                   	// #1
  404ab8:	ldr	x0, [x27, #3504]
  404abc:	cbnz	x0, 404c1c <printf@plt+0x377c>
  404ac0:	b	404af8 <printf@plt+0x3658>
  404ac4:	ldp	w8, w9, [x24]
  404ac8:	cmp	w8, w9
  404acc:	b.lt	404adc <printf@plt+0x363c>  // b.tstop
  404ad0:	mov	x0, x20
  404ad4:	bl	41383c <_ZdlPvm@@Base+0xb38>
  404ad8:	ldr	w8, [x20, #8]
  404adc:	ldr	x9, [x20]
  404ae0:	mov	w25, wzr
  404ae4:	add	w10, w8, #0x1
  404ae8:	str	w10, [x20, #8]
  404aec:	strb	w26, [x9, w8, sxtw]
  404af0:	ldr	x0, [x27, #3504]
  404af4:	cbnz	x0, 404c1c <printf@plt+0x377c>
  404af8:	cbz	w25, 404b20 <printf@plt+0x3680>
  404afc:	adrp	x21, 415000 <_ZdlPvm@@Base+0x22fc>
  404b00:	adrp	x23, 434000 <stderr@@GLIBC_2.17+0x32a8>
  404b04:	add	x21, x21, #0x68a
  404b08:	add	x23, x23, #0x198
  404b0c:	mov	x0, x21
  404b10:	mov	x1, x23
  404b14:	mov	x2, x23
  404b18:	mov	x3, x23
  404b1c:	bl	411750 <printf@plt+0x102b0>
  404b20:	adrp	x28, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404b24:	ldr	w8, [x28, #3520]
  404b28:	mov	x21, #0x100000001           	// #4294967297
  404b2c:	adrp	x10, 415000 <_ZdlPvm@@Base+0x22fc>
  404b30:	mov	w23, #0x1                   	// #1
  404b34:	movk	x21, #0xa000, lsl #16
  404b38:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404b3c:	add	x10, x10, #0x5b0
  404b40:	cbz	w8, 4049e8 <printf@plt+0x3548>
  404b44:	cbz	w19, 405354 <printf@plt+0x3eb4>
  404b48:	ldr	w9, [x9, #3524]
  404b4c:	mov	x21, x10
  404b50:	cmp	w8, w9
  404b54:	b.lt	404b64 <printf@plt+0x36c4>  // b.tstop
  404b58:	mov	x0, x20
  404b5c:	bl	41383c <_ZdlPvm@@Base+0xb38>
  404b60:	ldr	w8, [x20, #8]
  404b64:	ldr	x9, [x20]
  404b68:	add	w10, w8, #0x1
  404b6c:	str	w10, [x20, #8]
  404b70:	strb	wzr, [x9, w8, sxtw]
  404b74:	ldr	x26, [x20]
  404b78:	cbnz	x26, 404b88 <printf@plt+0x36e8>
  404b7c:	mov	w0, #0x36                  	// #54
  404b80:	mov	x1, x21
  404b84:	bl	4110a4 <printf@plt+0xfc04>
  404b88:	mov	x0, x26
  404b8c:	bl	412d10 <_ZdlPvm@@Base+0xc>
  404b90:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404b94:	add	x8, x8, #0xda0
  404b98:	ldr	w23, [x8, #8]
  404b9c:	ldr	x21, [x8]
  404ba0:	udiv	x8, x0, x23
  404ba4:	msub	x25, x8, x23, x0
  404ba8:	lsl	x8, x25, #4
  404bac:	ldr	x0, [x21, x8]
  404bb0:	cbz	x0, 404f04 <printf@plt+0x3a64>
  404bb4:	mov	x1, x26
  404bb8:	bl	4013c0 <strcmp@plt>
  404bbc:	cbz	w0, 404be8 <printf@plt+0x3748>
  404bc0:	cmp	w25, #0x0
  404bc4:	csel	w8, w23, w25, eq  // eq = none
  404bc8:	sub	w25, w8, #0x1
  404bcc:	lsl	x8, x25, #4
  404bd0:	ldr	x0, [x21, x8]
  404bd4:	cbz	x0, 404f04 <printf@plt+0x3a64>
  404bd8:	mov	x1, x26
  404bdc:	bl	4013c0 <strcmp@plt>
  404be0:	cbnz	w0, 404bc0 <printf@plt+0x3720>
  404be4:	mov	w25, w25
  404be8:	add	x8, x21, x25, lsl #4
  404bec:	ldr	x25, [x8, #8]
  404bf0:	b	404f08 <printf@plt+0x3a68>
  404bf4:	mov	x0, x20
  404bf8:	bl	41383c <_ZdlPvm@@Base+0xb38>
  404bfc:	ldr	w8, [x20, #8]
  404c00:	ldr	x9, [x20]
  404c04:	add	w10, w8, #0x1
  404c08:	mov	w25, wzr
  404c0c:	str	w10, [x20, #8]
  404c10:	strb	w28, [x9, w8, sxtw]
  404c14:	ldr	x0, [x27, #3504]
  404c18:	cbz	x0, 404af8 <printf@plt+0x3658>
  404c1c:	ldr	x8, [x0]
  404c20:	ldr	x8, [x8, #24]
  404c24:	blr	x8
  404c28:	cmn	w0, #0x1
  404c2c:	mov	w8, #0xa                   	// #10
  404c30:	csel	w28, w8, w0, eq  // eq = none
  404c34:	cbz	w19, 404d14 <printf@plt+0x3874>
  404c38:	cbnz	w25, 404d14 <printf@plt+0x3874>
  404c3c:	cmp	w28, #0x28
  404c40:	b.ne	404d14 <printf@plt+0x3874>  // b.any
  404c44:	ldp	w8, w9, [x24]
  404c48:	cmp	w8, w9
  404c4c:	b.lt	404c5c <printf@plt+0x37bc>  // b.tstop
  404c50:	mov	x0, x20
  404c54:	bl	41383c <_ZdlPvm@@Base+0xb38>
  404c58:	ldr	w8, [x20, #8]
  404c5c:	ldr	x9, [x20]
  404c60:	add	w10, w8, #0x1
  404c64:	str	w10, [x20, #8]
  404c68:	strb	wzr, [x9, w8, sxtw]
  404c6c:	ldr	x26, [x20]
  404c70:	cbnz	x26, 404c84 <printf@plt+0x37e4>
  404c74:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  404c78:	mov	w0, #0x36                  	// #54
  404c7c:	add	x1, x1, #0x5b0
  404c80:	bl	4110a4 <printf@plt+0xfc04>
  404c84:	mov	x0, x26
  404c88:	bl	412d10 <_ZdlPvm@@Base+0xc>
  404c8c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404c90:	add	x8, x8, #0xda0
  404c94:	ldr	w23, [x8, #8]
  404c98:	ldr	x25, [x8]
  404c9c:	udiv	x8, x0, x23
  404ca0:	msub	x21, x8, x23, x0
  404ca4:	lsl	x8, x21, #4
  404ca8:	ldr	x0, [x25, x8]
  404cac:	cbz	x0, 404d00 <printf@plt+0x3860>
  404cb0:	mov	x1, x26
  404cb4:	bl	4013c0 <strcmp@plt>
  404cb8:	cbz	w0, 404ce4 <printf@plt+0x3844>
  404cbc:	cmp	w21, #0x0
  404cc0:	csel	w8, w23, w21, eq  // eq = none
  404cc4:	sub	w21, w8, #0x1
  404cc8:	lsl	x8, x21, #4
  404ccc:	ldr	x0, [x25, x8]
  404cd0:	cbz	x0, 404d00 <printf@plt+0x3860>
  404cd4:	mov	x1, x26
  404cd8:	bl	4013c0 <strcmp@plt>
  404cdc:	cbnz	w0, 404cbc <printf@plt+0x381c>
  404ce0:	mov	w21, w21
  404ce4:	add	x8, x25, x21, lsl #4
  404ce8:	ldr	x21, [x8, #8]
  404cec:	cbz	x21, 404d00 <printf@plt+0x3860>
  404cf0:	ldrb	w8, [x21]
  404cf4:	cbz	w8, 404d00 <printf@plt+0x3860>
  404cf8:	ldrb	w8, [x21, #1]
  404cfc:	cbz	w8, 405034 <printf@plt+0x3b94>
  404d00:	ldr	w8, [x20, #8]
  404d04:	mov	x0, x20
  404d08:	sub	w1, w8, #0x1
  404d0c:	bl	413de4 <_ZdlPvm@@Base+0x10e0>
  404d10:	b	404da8 <printf@plt+0x3908>
  404d14:	cbz	w25, 404da8 <printf@plt+0x3908>
  404d18:	add	w8, w28, #0x1
  404d1c:	cmp	w8, #0x23
  404d20:	b.hi	404e84 <printf@plt+0x39e4>  // b.pmore
  404d24:	adrp	x11, 414000 <_ZdlPvm@@Base+0x12fc>
  404d28:	add	x11, x11, #0x7d0
  404d2c:	adr	x9, 404d3c <printf@plt+0x389c>
  404d30:	ldrb	w10, [x11, x8]
  404d34:	add	x9, x9, x10, lsl #2
  404d38:	br	x9
  404d3c:	ldr	x0, [x27, #3504]
  404d40:	cbz	x0, 404d74 <printf@plt+0x38d4>
  404d44:	ldr	x8, [x0]
  404d48:	ldr	x8, [x8, #16]
  404d4c:	blr	x8
  404d50:	cmn	w0, #0x1
  404d54:	b.ne	404d74 <printf@plt+0x38d4>  // b.any
  404d58:	ldr	x0, [x27, #3504]
  404d5c:	ldr	x8, [x0, #8]
  404d60:	str	x8, [x27, #3504]
  404d64:	cbz	x0, 404d74 <printf@plt+0x38d4>
  404d68:	ldr	x8, [x0]
  404d6c:	ldr	x8, [x8, #8]
  404d70:	blr	x8
  404d74:	ldp	w8, w9, [x24]
  404d78:	cmp	w8, w9
  404d7c:	b.lt	404d8c <printf@plt+0x38ec>  // b.tstop
  404d80:	mov	x0, x20
  404d84:	bl	41383c <_ZdlPvm@@Base+0xb38>
  404d88:	ldr	w8, [x20, #8]
  404d8c:	ldr	x9, [x20]
  404d90:	add	w10, w8, #0x1
  404d94:	str	w10, [x20, #8]
  404d98:	mov	w10, #0x22                  	// #34
  404d9c:	mov	w25, wzr
  404da0:	strb	w10, [x9, w8, sxtw]
  404da4:	b	404c14 <printf@plt+0x3774>
  404da8:	sub	w8, w28, #0x5c
  404dac:	cmp	w8, #0x22
  404db0:	b.hi	404e18 <printf@plt+0x3978>  // b.pmore
  404db4:	cbnz	x8, 404dfc <printf@plt+0x395c>
  404db8:	ldr	x0, [x27, #3504]
  404dbc:	cbz	x0, 404afc <printf@plt+0x365c>
  404dc0:	ldr	x8, [x0]
  404dc4:	ldr	x8, [x8, #16]
  404dc8:	blr	x8
  404dcc:	cmn	w0, #0x1
  404dd0:	b.ne	404df4 <printf@plt+0x3954>  // b.any
  404dd4:	ldr	x8, [x27, #3504]
  404dd8:	ldr	x0, [x8, #8]
  404ddc:	str	x0, [x27, #3504]
  404de0:	cbz	x8, 404ef8 <printf@plt+0x3a58>
  404de4:	ldr	x9, [x8]
  404de8:	mov	x0, x8
  404dec:	ldr	x9, [x9, #8]
  404df0:	blr	x9
  404df4:	mov	w25, #0x1                   	// #1
  404df8:	b	404c14 <printf@plt+0x3774>
  404dfc:	mov	w9, #0x1                   	// #1
  404e00:	lsl	x8, x9, x8
  404e04:	mov	x9, #0x4                   	// #4
  404e08:	movk	x9, #0x8000, lsl #16
  404e0c:	movk	x9, #0x6, lsl #32
  404e10:	tst	x8, x9
  404e14:	b.ne	404b20 <printf@plt+0x3680>  // b.any
  404e18:	add	w8, w28, #0x1
  404e1c:	cmp	w8, #0x23
  404e20:	b.hi	404e3c <printf@plt+0x399c>  // b.pmore
  404e24:	mov	w9, #0x1                   	// #1
  404e28:	lsl	x8, x9, x8
  404e2c:	mov	x9, #0xc01                 	// #3073
  404e30:	movk	x9, #0xa, lsl #32
  404e34:	tst	x8, x9
  404e38:	b.ne	404b20 <printf@plt+0x3680>  // b.any
  404e3c:	ldr	x0, [x27, #3504]
  404e40:	cbz	x0, 404e74 <printf@plt+0x39d4>
  404e44:	ldr	x8, [x0]
  404e48:	ldr	x8, [x8, #16]
  404e4c:	blr	x8
  404e50:	cmn	w0, #0x1
  404e54:	b.ne	404e74 <printf@plt+0x39d4>  // b.any
  404e58:	ldr	x0, [x27, #3504]
  404e5c:	ldr	x8, [x0, #8]
  404e60:	str	x8, [x27, #3504]
  404e64:	cbz	x0, 404e74 <printf@plt+0x39d4>
  404e68:	ldr	x8, [x0]
  404e6c:	ldr	x8, [x8, #8]
  404e70:	blr	x8
  404e74:	ldp	w8, w9, [x24]
  404e78:	cmp	w8, w9
  404e7c:	b.lt	404c00 <printf@plt+0x3760>  // b.tstop
  404e80:	b	404bf4 <printf@plt+0x3754>
  404e84:	ldr	x0, [x27, #3504]
  404e88:	cbz	x0, 404ebc <printf@plt+0x3a1c>
  404e8c:	ldr	x8, [x0]
  404e90:	ldr	x8, [x8, #16]
  404e94:	blr	x8
  404e98:	cmn	w0, #0x1
  404e9c:	b.ne	404ebc <printf@plt+0x3a1c>  // b.any
  404ea0:	ldr	x0, [x27, #3504]
  404ea4:	ldr	x8, [x0, #8]
  404ea8:	str	x8, [x27, #3504]
  404eac:	cbz	x0, 404ebc <printf@plt+0x3a1c>
  404eb0:	ldr	x8, [x0]
  404eb4:	ldr	x8, [x8, #8]
  404eb8:	blr	x8
  404ebc:	ldp	w8, w9, [x24]
  404ec0:	mov	w21, #0x5c                  	// #92
  404ec4:	cmp	w8, w9
  404ec8:	b.lt	404ed8 <printf@plt+0x3a38>  // b.tstop
  404ecc:	mov	x0, x20
  404ed0:	bl	41383c <_ZdlPvm@@Base+0xb38>
  404ed4:	ldr	w8, [x20, #8]
  404ed8:	ldr	x9, [x20]
  404edc:	add	w10, w8, #0x1
  404ee0:	str	w10, [x20, #8]
  404ee4:	strb	w21, [x9, w8, sxtw]
  404ee8:	ldp	w8, w9, [x20, #8]
  404eec:	cmp	w8, w9
  404ef0:	b.lt	404c00 <printf@plt+0x3760>  // b.tstop
  404ef4:	b	404bf4 <printf@plt+0x3754>
  404ef8:	mov	w25, #0x1                   	// #1
  404efc:	cbnz	x0, 404c1c <printf@plt+0x377c>
  404f00:	b	404af8 <printf@plt+0x3658>
  404f04:	mov	x25, xzr
  404f08:	ldr	w8, [x20, #8]
  404f0c:	mov	x0, x20
  404f10:	sub	w1, w8, #0x1
  404f14:	bl	413de4 <_ZdlPvm@@Base+0x10e0>
  404f18:	cbz	x25, 405354 <printf@plt+0x3eb4>
  404f1c:	ldrb	w8, [x25]
  404f20:	cbz	w8, 405304 <printf@plt+0x3e64>
  404f24:	mov	w0, #0x20                  	// #32
  404f28:	bl	412c54 <_Znwm@@Base>
  404f2c:	ldr	x8, [x27, #3504]
  404f30:	mov	x26, x0
  404f34:	ldr	x0, [x25, #8]
  404f38:	str	x8, [x26, #8]
  404f3c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  404f40:	add	x8, x8, #0x458
  404f44:	str	x8, [x26]
  404f48:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  404f4c:	mov	x21, #0x100000001           	// #4294967297
  404f50:	stp	x0, x0, [x26, #16]
  404f54:	str	x26, [x27, #3504]
  404f58:	mov	w23, #0x1                   	// #1
  404f5c:	movk	x21, #0xa000, lsl #16
  404f60:	b	4049e8 <printf@plt+0x3548>
  404f64:	ldr	x26, [x27, #3504]
  404f68:	adrp	x21, 415000 <_ZdlPvm@@Base+0x22fc>
  404f6c:	adrp	x23, 434000 <stderr@@GLIBC_2.17+0x32a8>
  404f70:	add	x21, x21, #0x68a
  404f74:	add	x23, x23, #0x198
  404f78:	cbz	x26, 404b0c <printf@plt+0x366c>
  404f7c:	ldr	x8, [x26]
  404f80:	add	x1, sp, #0x8
  404f84:	sub	x2, x29, #0x4
  404f88:	mov	x0, x26
  404f8c:	ldr	x8, [x8, #32]
  404f90:	blr	x8
  404f94:	cbnz	w0, 4050a8 <printf@plt+0x3c08>
  404f98:	ldr	x26, [x26, #8]
  404f9c:	cbnz	x26, 404f7c <printf@plt+0x3adc>
  404fa0:	b	404b0c <printf@plt+0x366c>
  404fa4:	ldr	x26, [x27, #3504]
  404fa8:	adrp	x21, 434000 <stderr@@GLIBC_2.17+0x32a8>
  404fac:	adrp	x23, 415000 <_ZdlPvm@@Base+0x22fc>
  404fb0:	add	x21, x21, #0x198
  404fb4:	add	x23, x23, #0x6d1
  404fb8:	cbz	x26, 405020 <printf@plt+0x3b80>
  404fbc:	ldr	x8, [x26]
  404fc0:	add	x1, sp, #0x8
  404fc4:	sub	x2, x29, #0x4
  404fc8:	mov	x0, x26
  404fcc:	ldr	x8, [x8, #32]
  404fd0:	blr	x8
  404fd4:	cbnz	w0, 405088 <printf@plt+0x3be8>
  404fd8:	ldr	x26, [x26, #8]
  404fdc:	cbnz	x26, 404fbc <printf@plt+0x3b1c>
  404fe0:	b	405020 <printf@plt+0x3b80>
  404fe4:	ldr	x26, [x27, #3504]
  404fe8:	adrp	x21, 434000 <stderr@@GLIBC_2.17+0x32a8>
  404fec:	adrp	x23, 415000 <_ZdlPvm@@Base+0x22fc>
  404ff0:	add	x21, x21, #0x198
  404ff4:	add	x23, x23, #0x6a9
  404ff8:	cbz	x26, 405020 <printf@plt+0x3b80>
  404ffc:	ldr	x8, [x26]
  405000:	add	x1, sp, #0x8
  405004:	sub	x2, x29, #0x4
  405008:	mov	x0, x26
  40500c:	ldr	x8, [x8, #32]
  405010:	blr	x8
  405014:	cbnz	w0, 405088 <printf@plt+0x3be8>
  405018:	ldr	x26, [x26, #8]
  40501c:	cbnz	x26, 404ffc <printf@plt+0x3b5c>
  405020:	mov	x0, x23
  405024:	mov	x1, x21
  405028:	mov	x2, x21
  40502c:	mov	x3, x21
  405030:	b	404b1c <printf@plt+0x367c>
  405034:	ldr	x0, [x27, #3504]
  405038:	mov	w23, #0x1                   	// #1
  40503c:	cbz	x0, 405070 <printf@plt+0x3bd0>
  405040:	ldr	x8, [x0]
  405044:	ldr	x8, [x8, #16]
  405048:	blr	x8
  40504c:	cmn	w0, #0x1
  405050:	b.ne	405070 <printf@plt+0x3bd0>  // b.any
  405054:	ldr	x0, [x27, #3504]
  405058:	ldr	x8, [x0, #8]
  40505c:	str	x8, [x27, #3504]
  405060:	cbz	x0, 405070 <printf@plt+0x3bd0>
  405064:	ldr	x8, [x0]
  405068:	ldr	x8, [x8, #8]
  40506c:	blr	x8
  405070:	ldr	x0, [x21, #8]
  405074:	bl	404738 <printf@plt+0x3298>
  405078:	mov	x21, #0x100000001           	// #4294967297
  40507c:	adrp	x28, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405080:	movk	x21, #0xa000, lsl #16
  405084:	b	4049e8 <printf@plt+0x3548>
  405088:	ldr	x0, [sp, #8]
  40508c:	ldur	w1, [x29, #-4]
  405090:	mov	x2, x23
  405094:	mov	x3, x21
  405098:	mov	x4, x21
  40509c:	mov	x5, x21
  4050a0:	bl	4117ec <printf@plt+0x1034c>
  4050a4:	b	404b20 <printf@plt+0x3680>
  4050a8:	ldr	x0, [sp, #8]
  4050ac:	ldur	w1, [x29, #-4]
  4050b0:	mov	x2, x21
  4050b4:	mov	x3, x23
  4050b8:	mov	x4, x23
  4050bc:	mov	x5, x23
  4050c0:	bl	4117ec <printf@plt+0x1034c>
  4050c4:	b	404b20 <printf@plt+0x3680>
  4050c8:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4050cc:	ldrsw	x8, [x19, #3592]
  4050d0:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4050d4:	add	x9, x9, #0xdc8
  4050d8:	mov	w1, w26
  4050dc:	add	x0, x9, x8, lsl #4
  4050e0:	bl	4137a0 <_ZdlPvm@@Base+0xa9c>
  4050e4:	ldr	w8, [x19, #3592]
  4050e8:	add	w9, w8, #0x1
  4050ec:	add	w10, w8, #0x4
  4050f0:	cmp	w9, #0x0
  4050f4:	csinc	w8, w10, w8, lt  // lt = tstop
  4050f8:	and	w8, w8, #0xfffffffc
  4050fc:	sub	w8, w9, w8
  405100:	str	w8, [x19, #3592]
  405104:	mov	w0, w26
  405108:	ldp	x20, x19, [sp, #112]
  40510c:	ldp	x22, x21, [sp, #96]
  405110:	ldp	x24, x23, [sp, #80]
  405114:	ldp	x26, x25, [sp, #64]
  405118:	ldp	x28, x27, [sp, #48]
  40511c:	ldp	x29, x30, [sp, #32]
  405120:	add	sp, sp, #0x80
  405124:	ret
  405128:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  40512c:	add	x1, x1, #0x651
  405130:	add	x0, sp, #0x8
  405134:	bl	413548 <_ZdlPvm@@Base+0x844>
  405138:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40513c:	ldrsw	x8, [x19, #3592]
  405140:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405144:	add	x9, x9, #0xdc8
  405148:	add	x0, x9, x8, lsl #4
  40514c:	add	x1, sp, #0x8
  405150:	bl	413674 <_ZdlPvm@@Base+0x970>
  405154:	ldr	w8, [x19, #3592]
  405158:	add	x0, sp, #0x8
  40515c:	add	w9, w8, #0x1
  405160:	add	w10, w8, #0x4
  405164:	cmp	w9, #0x0
  405168:	csinc	w8, w10, w8, lt  // lt = tstop
  40516c:	and	w8, w8, #0xfffffffc
  405170:	sub	w8, w9, w8
  405174:	str	w8, [x19, #3592]
  405178:	bl	413664 <_ZdlPvm@@Base+0x960>
  40517c:	mov	w26, wzr
  405180:	b	405104 <printf@plt+0x3c64>
  405184:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405188:	add	x19, x19, #0xdb8
  40518c:	mov	x0, x19
  405190:	bl	413eac <_ZdlPvm@@Base+0x11a8>
  405194:	ldr	x0, [x27, #3504]
  405198:	cbz	x0, 405258 <printf@plt+0x3db8>
  40519c:	adrp	x20, 414000 <_ZdlPvm@@Base+0x12fc>
  4051a0:	mov	w25, wzr
  4051a4:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4051a8:	mov	w23, #0x22                  	// #34
  4051ac:	add	x20, x20, #0x701
  4051b0:	b	4051e0 <printf@plt+0x3d40>
  4051b4:	ldr	x9, [x19]
  4051b8:	add	w10, w8, #0x1
  4051bc:	cmp	w25, #0x0
  4051c0:	str	w10, [x19, #8]
  4051c4:	cset	w10, eq  // eq = none
  4051c8:	cmp	w21, #0x5c
  4051cc:	cset	w11, eq  // eq = none
  4051d0:	and	w25, w10, w11
  4051d4:	strb	w21, [x9, w8, sxtw]
  4051d8:	ldr	x0, [x27, #3504]
  4051dc:	cbz	x0, 405258 <printf@plt+0x3db8>
  4051e0:	ldr	x8, [x0]
  4051e4:	ldr	x8, [x8, #16]
  4051e8:	blr	x8
  4051ec:	cmp	w0, #0x22
  4051f0:	b.eq	405224 <printf@plt+0x3d84>  // b.none
  4051f4:	mov	w21, w0
  4051f8:	cmp	w0, #0xa
  4051fc:	b.eq	405280 <printf@plt+0x3de0>  // b.none
  405200:	cmn	w21, #0x1
  405204:	b.eq	405264 <printf@plt+0x3dc4>  // b.none
  405208:	ldp	w8, w9, [x24]
  40520c:	cmp	w8, w9
  405210:	b.lt	4051b4 <printf@plt+0x3d14>  // b.tstop
  405214:	mov	x0, x19
  405218:	bl	41383c <_ZdlPvm@@Base+0xb38>
  40521c:	ldr	w8, [x19, #8]
  405220:	b	4051b4 <printf@plt+0x3d14>
  405224:	cbz	w25, 4052c8 <printf@plt+0x3e28>
  405228:	ldrsw	x8, [x28, #3520]
  40522c:	cmp	w8, #0x0
  405230:	sub	x21, x8, #0x1
  405234:	b.gt	405244 <printf@plt+0x3da4>
  405238:	mov	w0, #0x62                  	// #98
  40523c:	mov	x1, x20
  405240:	bl	4110a4 <printf@plt+0xfc04>
  405244:	ldr	x8, [x22, #3512]
  405248:	mov	w25, wzr
  40524c:	strb	w23, [x8, x21]
  405250:	ldr	x0, [x27, #3504]
  405254:	cbnz	x0, 4051e0 <printf@plt+0x3d40>
  405258:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  40525c:	add	x0, x0, #0x65e
  405260:	b	4052b4 <printf@plt+0x3e14>
  405264:	ldr	x0, [x27, #3504]
  405268:	ldr	x19, [x0, #8]
  40526c:	str	x19, [x27, #3504]
  405270:	cbz	x0, 405284 <printf@plt+0x3de4>
  405274:	ldr	x8, [x0]
  405278:	ldr	x8, [x8, #8]
  40527c:	blr	x8
  405280:	ldr	x19, [x27, #3504]
  405284:	cbz	x19, 4052ac <printf@plt+0x3e0c>
  405288:	ldr	x8, [x19]
  40528c:	add	x1, sp, #0x8
  405290:	sub	x2, x29, #0x4
  405294:	mov	x0, x19
  405298:	ldr	x8, [x8, #32]
  40529c:	blr	x8
  4052a0:	cbnz	w0, 4052dc <printf@plt+0x3e3c>
  4052a4:	ldr	x19, [x19, #8]
  4052a8:	cbnz	x19, 405288 <printf@plt+0x3de8>
  4052ac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  4052b0:	add	x0, x0, #0x668
  4052b4:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4052b8:	add	x1, x1, #0x198
  4052bc:	mov	x2, x1
  4052c0:	mov	x3, x1
  4052c4:	bl	411750 <printf@plt+0x102b0>
  4052c8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4052cc:	add	x0, x0, #0xdb8
  4052d0:	bl	40414c <printf@plt+0x2cac>
  4052d4:	mov	w26, #0x11a                 	// #282
  4052d8:	b	405104 <printf@plt+0x3c64>
  4052dc:	ldr	x0, [sp, #8]
  4052e0:	ldur	w1, [x29, #-4]
  4052e4:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4052e8:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  4052ec:	add	x3, x3, #0x198
  4052f0:	add	x2, x2, #0x668
  4052f4:	mov	x4, x3
  4052f8:	mov	x5, x3
  4052fc:	bl	4117ec <printf@plt+0x1034c>
  405300:	b	4052c8 <printf@plt+0x3e28>
  405304:	cmp	w19, #0x1
  405308:	b.ne	405354 <printf@plt+0x3eb4>  // b.any
  40530c:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405310:	ldrsw	x8, [x19, #3592]
  405314:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405318:	add	x9, x9, #0xdc8
  40531c:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405320:	add	x0, x9, x8, lsl #4
  405324:	add	x1, x1, #0xdb8
  405328:	bl	413674 <_ZdlPvm@@Base+0x970>
  40532c:	ldr	w8, [x19, #3592]
  405330:	add	w9, w8, #0x1
  405334:	add	w10, w8, #0x4
  405338:	cmp	w9, #0x0
  40533c:	csinc	w8, w10, w8, lt  // lt = tstop
  405340:	and	w8, w8, #0xfffffffc
  405344:	sub	w8, w9, w8
  405348:	str	w8, [x19, #3592]
  40534c:	ldr	w26, [x25, #8]
  405350:	b	405104 <printf@plt+0x3c64>
  405354:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405358:	ldrsw	x8, [x19, #3592]
  40535c:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405360:	add	x9, x9, #0xdc8
  405364:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405368:	add	x0, x9, x8, lsl #4
  40536c:	add	x1, x1, #0xdb8
  405370:	bl	413674 <_ZdlPvm@@Base+0x970>
  405374:	ldr	w8, [x19, #3592]
  405378:	mov	w26, #0x119                 	// #281
  40537c:	b	4050e8 <printf@plt+0x3c48>
  405380:	mov	x19, x0
  405384:	mov	x0, x26
  405388:	bl	412cf8 <_ZdlPv@@Base>
  40538c:	mov	x0, x19
  405390:	bl	401440 <_Unwind_Resume@plt>
  405394:	mov	x19, x0
  405398:	add	x0, sp, #0x8
  40539c:	bl	413664 <_ZdlPvm@@Base+0x960>
  4053a0:	mov	x0, x19
  4053a4:	bl	401440 <_Unwind_Resume@plt>
  4053a8:	sub	sp, sp, #0x60
  4053ac:	stp	x29, x30, [sp, #32]
  4053b0:	str	x23, [sp, #48]
  4053b4:	stp	x22, x21, [sp, #64]
  4053b8:	stp	x20, x19, [sp, #80]
  4053bc:	add	x29, sp, #0x20
  4053c0:	mov	w0, #0x2                   	// #2
  4053c4:	bl	404998 <printf@plt+0x34f8>
  4053c8:	sub	w8, w0, #0x119
  4053cc:	cmp	w8, #0x2
  4053d0:	b.cc	405424 <printf@plt+0x3f84>  // b.lo, b.ul, b.last
  4053d4:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4053d8:	ldr	x19, [x8, #3504]
  4053dc:	cbz	x19, 405404 <printf@plt+0x3f64>
  4053e0:	ldr	x8, [x19]
  4053e4:	add	x1, sp, #0x8
  4053e8:	add	x2, x29, #0x18
  4053ec:	mov	x0, x19
  4053f0:	ldr	x8, [x8, #32]
  4053f4:	blr	x8
  4053f8:	cbnz	w0, 405530 <printf@plt+0x4090>
  4053fc:	ldr	x19, [x19, #8]
  405400:	cbnz	x19, 4053e0 <printf@plt+0x3f40>
  405404:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405408:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  40540c:	add	x1, x1, #0x198
  405410:	add	x0, x0, #0x6f5
  405414:	mov	x2, x1
  405418:	mov	x3, x1
  40541c:	bl	411750 <printf@plt+0x102b0>
  405420:	b	405578 <printf@plt+0x40d8>
  405424:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405428:	add	x9, x9, #0xdc0
  40542c:	ldp	w8, w9, [x9]
  405430:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405434:	add	x19, x19, #0xdb8
  405438:	cmp	w8, w9
  40543c:	b.lt	40544c <printf@plt+0x3fac>  // b.tstop
  405440:	mov	x0, x19
  405444:	bl	41383c <_ZdlPvm@@Base+0xb38>
  405448:	ldr	w8, [x19, #8]
  40544c:	ldr	x9, [x19]
  405450:	add	w10, w8, #0x1
  405454:	str	w10, [x19, #8]
  405458:	strb	wzr, [x9, w8, sxtw]
  40545c:	ldr	x19, [x19]
  405460:	bl	4013a0 <__errno_location@plt>
  405464:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  405468:	str	wzr, [x0]
  40546c:	add	x1, x1, #0xb62
  405470:	mov	x0, x19
  405474:	bl	4013b0 <fopen@plt>
  405478:	cbz	x0, 4054d4 <printf@plt+0x4034>
  40547c:	mov	x21, x0
  405480:	mov	w0, #0x40                  	// #64
  405484:	bl	412c54 <_Znwm@@Base>
  405488:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40548c:	ldr	x8, [x23, #3504]
  405490:	adrp	x9, 415000 <_ZdlPvm@@Base+0x22fc>
  405494:	mov	x20, x0
  405498:	add	x9, x9, #0x420
  40549c:	add	x22, x0, #0x28
  4054a0:	str	wzr, [x0, #32]
  4054a4:	stp	x9, x8, [x0]
  4054a8:	mov	x0, x22
  4054ac:	bl	4134c4 <_ZdlPvm@@Base+0x7c0>
  4054b0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  4054b4:	add	x8, x8, #0x5f5
  4054b8:	str	x8, [x20, #56]
  4054bc:	str	x21, [x20, #16]
  4054c0:	mov	x0, x19
  4054c4:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  4054c8:	str	x0, [x20, #24]
  4054cc:	str	x20, [x23, #3504]
  4054d0:	b	405578 <printf@plt+0x40d8>
  4054d4:	add	x0, sp, #0x8
  4054d8:	mov	x1, x19
  4054dc:	bl	411500 <printf@plt+0x10060>
  4054e0:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4054e4:	ldr	x19, [x8, #3504]
  4054e8:	cbz	x19, 405510 <printf@plt+0x4070>
  4054ec:	ldr	x8, [x19]
  4054f0:	add	x1, x29, #0x18
  4054f4:	sub	x2, x29, #0x4
  4054f8:	mov	x0, x19
  4054fc:	ldr	x8, [x8, #32]
  405500:	blr	x8
  405504:	cbnz	w0, 405554 <printf@plt+0x40b4>
  405508:	ldr	x19, [x19, #8]
  40550c:	cbnz	x19, 4054ec <printf@plt+0x404c>
  405510:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405514:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  405518:	add	x2, x2, #0x198
  40551c:	add	x0, x0, #0x70e
  405520:	add	x1, sp, #0x8
  405524:	mov	x3, x2
  405528:	bl	411750 <printf@plt+0x102b0>
  40552c:	b	405578 <printf@plt+0x40d8>
  405530:	ldr	x0, [sp, #8]
  405534:	ldr	w1, [x29, #24]
  405538:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40553c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  405540:	add	x3, x3, #0x198
  405544:	add	x2, x2, #0x6f5
  405548:	mov	x4, x3
  40554c:	mov	x5, x3
  405550:	b	405574 <printf@plt+0x40d4>
  405554:	ldr	x0, [x29, #24]
  405558:	ldur	w1, [x29, #-4]
  40555c:	adrp	x4, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405560:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  405564:	add	x4, x4, #0x198
  405568:	add	x2, x2, #0x70e
  40556c:	add	x3, sp, #0x8
  405570:	mov	x5, x4
  405574:	bl	4117ec <printf@plt+0x1034c>
  405578:	ldp	x20, x19, [sp, #80]
  40557c:	ldp	x22, x21, [sp, #64]
  405580:	ldr	x23, [sp, #48]
  405584:	ldp	x29, x30, [sp, #32]
  405588:	add	sp, sp, #0x60
  40558c:	ret
  405590:	mov	x19, x0
  405594:	mov	x0, x22
  405598:	bl	413664 <_ZdlPvm@@Base+0x960>
  40559c:	b	4055a4 <printf@plt+0x4104>
  4055a0:	mov	x19, x0
  4055a4:	mov	x0, x20
  4055a8:	bl	412cf8 <_ZdlPv@@Base>
  4055ac:	mov	x0, x19
  4055b0:	bl	401440 <_Unwind_Resume@plt>
  4055b4:	sub	sp, sp, #0x30
  4055b8:	stp	x29, x30, [sp, #16]
  4055bc:	str	x19, [sp, #32]
  4055c0:	add	x29, sp, #0x10
  4055c4:	mov	w0, wzr
  4055c8:	bl	404998 <printf@plt+0x34f8>
  4055cc:	cmp	w0, #0x119
  4055d0:	b.ne	4055e4 <printf@plt+0x4144>  // b.any
  4055d4:	ldr	x19, [sp, #32]
  4055d8:	ldp	x29, x30, [sp, #16]
  4055dc:	add	sp, sp, #0x30
  4055e0:	b	4043b8 <printf@plt+0x2f18>
  4055e4:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4055e8:	ldr	x19, [x8, #3504]
  4055ec:	cbz	x19, 405614 <printf@plt+0x4174>
  4055f0:	ldr	x8, [x19]
  4055f4:	add	x1, x29, #0x18
  4055f8:	sub	x2, x29, #0x4
  4055fc:	mov	x0, x19
  405600:	ldr	x8, [x8, #32]
  405604:	blr	x8
  405608:	cbnz	w0, 405640 <printf@plt+0x41a0>
  40560c:	ldr	x19, [x19, #8]
  405610:	cbnz	x19, 4055f0 <printf@plt+0x4150>
  405614:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405618:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  40561c:	add	x1, x1, #0x198
  405620:	add	x0, x0, #0x72c
  405624:	mov	x2, x1
  405628:	mov	x3, x1
  40562c:	bl	411750 <printf@plt+0x102b0>
  405630:	ldr	x19, [sp, #32]
  405634:	ldp	x29, x30, [sp, #16]
  405638:	add	sp, sp, #0x30
  40563c:	ret
  405640:	ldr	x0, [x29, #24]
  405644:	ldur	w1, [x29, #-4]
  405648:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40564c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  405650:	add	x3, x3, #0x198
  405654:	add	x2, x2, #0x72c
  405658:	mov	x4, x3
  40565c:	mov	x5, x3
  405660:	bl	4117ec <printf@plt+0x1034c>
  405664:	ldr	x19, [sp, #32]
  405668:	ldp	x29, x30, [sp, #16]
  40566c:	add	sp, sp, #0x30
  405670:	ret
  405674:	sub	sp, sp, #0x60
  405678:	stp	x29, x30, [sp, #16]
  40567c:	str	x25, [sp, #32]
  405680:	stp	x24, x23, [sp, #48]
  405684:	stp	x22, x21, [sp, #64]
  405688:	stp	x20, x19, [sp, #80]
  40568c:	add	x29, sp, #0x10
  405690:	mov	w19, w0
  405694:	mov	w0, wzr
  405698:	bl	404998 <printf@plt+0x34f8>
  40569c:	cmp	w0, #0x119
  4056a0:	b.ne	4057b8 <printf@plt+0x4318>  // b.any
  4056a4:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4056a8:	add	x23, x23, #0xdc0
  4056ac:	ldp	w8, w9, [x23]
  4056b0:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4056b4:	add	x20, x20, #0xdb8
  4056b8:	cmp	w8, w9
  4056bc:	b.lt	4056cc <printf@plt+0x422c>  // b.tstop
  4056c0:	mov	x0, x20
  4056c4:	bl	41383c <_ZdlPvm@@Base+0xb38>
  4056c8:	ldr	w8, [x20, #8]
  4056cc:	ldr	x9, [x20]
  4056d0:	add	w10, w8, #0x1
  4056d4:	str	w10, [x20, #8]
  4056d8:	strb	wzr, [x9, w8, sxtw]
  4056dc:	ldr	x21, [x20]
  4056e0:	cbnz	x21, 4056f4 <printf@plt+0x4254>
  4056e4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  4056e8:	add	x1, x1, #0x5b0
  4056ec:	mov	w0, #0x36                  	// #54
  4056f0:	bl	4110a4 <printf@plt+0xfc04>
  4056f4:	mov	x0, x21
  4056f8:	bl	412d10 <_ZdlPvm@@Base+0xc>
  4056fc:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405700:	add	x8, x8, #0xda0
  405704:	ldr	w25, [x8, #8]
  405708:	ldr	x22, [x8]
  40570c:	udiv	x8, x0, x25
  405710:	msub	x24, x8, x25, x0
  405714:	lsl	x8, x24, #4
  405718:	ldr	x0, [x22, x8]
  40571c:	cbz	x0, 405808 <printf@plt+0x4368>
  405720:	mov	x1, x21
  405724:	bl	4013c0 <strcmp@plt>
  405728:	cbz	w0, 405754 <printf@plt+0x42b4>
  40572c:	cmp	w24, #0x0
  405730:	csel	w8, w25, w24, eq  // eq = none
  405734:	sub	w24, w8, #0x1
  405738:	lsl	x8, x24, #4
  40573c:	ldr	x0, [x22, x8]
  405740:	cbz	x0, 405808 <printf@plt+0x4368>
  405744:	mov	x1, x21
  405748:	bl	4013c0 <strcmp@plt>
  40574c:	cbnz	w0, 40572c <printf@plt+0x428c>
  405750:	mov	w24, w24
  405754:	add	x8, x22, x24, lsl #4
  405758:	ldr	x22, [x8, #8]
  40575c:	cbz	x22, 405808 <printf@plt+0x4368>
  405760:	ldrb	w8, [x22]
  405764:	cbz	w8, 405770 <printf@plt+0x42d0>
  405768:	ldr	x0, [x22, #8]
  40576c:	bl	401280 <free@plt>
  405770:	bl	4043b8 <printf@plt+0x2f18>
  405774:	ldp	w8, w9, [x23]
  405778:	cmp	w8, w9
  40577c:	b.lt	40578c <printf@plt+0x42ec>  // b.tstop
  405780:	mov	x0, x20
  405784:	bl	41383c <_ZdlPvm@@Base+0xb38>
  405788:	ldr	w8, [x20, #8]
  40578c:	ldr	x9, [x20]
  405790:	add	w10, w8, #0x1
  405794:	mov	w11, #0x1                   	// #1
  405798:	str	w10, [x20, #8]
  40579c:	strb	wzr, [x9, w8, sxtw]
  4057a0:	strb	w11, [x22]
  4057a4:	ldr	x0, [x20]
  4057a8:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  4057ac:	str	x0, [x22, #8]
  4057b0:	strb	w19, [x22, #1]
  4057b4:	b	405870 <printf@plt+0x43d0>
  4057b8:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4057bc:	ldr	x19, [x8, #3504]
  4057c0:	cbz	x19, 4057e8 <printf@plt+0x4348>
  4057c4:	ldr	x8, [x19]
  4057c8:	add	x1, x29, #0x18
  4057cc:	sub	x2, x29, #0x4
  4057d0:	mov	x0, x19
  4057d4:	ldr	x8, [x8, #32]
  4057d8:	blr	x8
  4057dc:	cbnz	w0, 40584c <printf@plt+0x43ac>
  4057e0:	ldr	x19, [x19, #8]
  4057e4:	cbnz	x19, 4057c4 <printf@plt+0x4324>
  4057e8:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4057ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  4057f0:	add	x1, x1, #0x198
  4057f4:	add	x0, x0, #0x72c
  4057f8:	mov	x2, x1
  4057fc:	mov	x3, x1
  405800:	bl	411750 <printf@plt+0x102b0>
  405804:	b	405870 <printf@plt+0x43d0>
  405808:	mov	w0, #0x18                  	// #24
  40580c:	bl	4011e0 <_Znam@plt>
  405810:	mov	w8, #0x1                   	// #1
  405814:	mov	x22, x0
  405818:	str	x8, [x0]
  40581c:	strh	w8, [x22, #8]!
  405820:	str	xzr, [x0, #16]
  405824:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405828:	add	x0, x0, #0xda0
  40582c:	mov	x1, x21
  405830:	mov	x2, x22
  405834:	bl	402a60 <printf@plt+0x15c0>
  405838:	bl	4043b8 <printf@plt+0x2f18>
  40583c:	ldp	w8, w9, [x23]
  405840:	cmp	w8, w9
  405844:	b.ge	405780 <printf@plt+0x42e0>  // b.tcont
  405848:	b	40578c <printf@plt+0x42ec>
  40584c:	ldr	x0, [x29, #24]
  405850:	ldur	w1, [x29, #-4]
  405854:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405858:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  40585c:	add	x3, x3, #0x198
  405860:	add	x2, x2, #0x72c
  405864:	mov	x4, x3
  405868:	mov	x5, x3
  40586c:	bl	4117ec <printf@plt+0x1034c>
  405870:	ldp	x20, x19, [sp, #80]
  405874:	ldp	x22, x21, [sp, #64]
  405878:	ldp	x24, x23, [sp, #48]
  40587c:	ldr	x25, [sp, #32]
  405880:	ldp	x29, x30, [sp, #16]
  405884:	add	sp, sp, #0x60
  405888:	ret
  40588c:	sub	sp, sp, #0x40
  405890:	stp	x29, x30, [sp, #16]
  405894:	stp	x22, x21, [sp, #32]
  405898:	stp	x20, x19, [sp, #48]
  40589c:	add	x29, sp, #0x10
  4058a0:	mov	w0, wzr
  4058a4:	bl	404998 <printf@plt+0x34f8>
  4058a8:	cmp	w0, #0x119
  4058ac:	b.ne	40596c <printf@plt+0x44cc>  // b.any
  4058b0:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4058b4:	add	x9, x9, #0xdc0
  4058b8:	ldp	w8, w9, [x9]
  4058bc:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4058c0:	add	x19, x19, #0xdb8
  4058c4:	cmp	w8, w9
  4058c8:	b.lt	4058d8 <printf@plt+0x4438>  // b.tstop
  4058cc:	mov	x0, x19
  4058d0:	bl	41383c <_ZdlPvm@@Base+0xb38>
  4058d4:	ldr	w8, [x19, #8]
  4058d8:	ldr	x9, [x19]
  4058dc:	add	w10, w8, #0x1
  4058e0:	str	w10, [x19, #8]
  4058e4:	strb	wzr, [x9, w8, sxtw]
  4058e8:	ldr	x19, [x19]
  4058ec:	cbnz	x19, 405900 <printf@plt+0x4460>
  4058f0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  4058f4:	add	x1, x1, #0x5b0
  4058f8:	mov	w0, #0x36                  	// #54
  4058fc:	bl	4110a4 <printf@plt+0xfc04>
  405900:	mov	x0, x19
  405904:	bl	412d10 <_ZdlPvm@@Base+0xc>
  405908:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40590c:	add	x8, x8, #0xda0
  405910:	ldr	w22, [x8, #8]
  405914:	ldr	x20, [x8]
  405918:	udiv	x8, x0, x22
  40591c:	msub	x21, x8, x22, x0
  405920:	lsl	x8, x21, #4
  405924:	ldr	x0, [x20, x8]
  405928:	cbz	x0, 4059e0 <printf@plt+0x4540>
  40592c:	mov	x1, x19
  405930:	bl	4013c0 <strcmp@plt>
  405934:	cbz	w0, 405960 <printf@plt+0x44c0>
  405938:	cmp	w21, #0x0
  40593c:	csel	w8, w22, w21, eq  // eq = none
  405940:	sub	w21, w8, #0x1
  405944:	lsl	x8, x21, #4
  405948:	ldr	x0, [x20, x8]
  40594c:	cbz	x0, 4059e0 <printf@plt+0x4540>
  405950:	mov	x1, x19
  405954:	bl	4013c0 <strcmp@plt>
  405958:	cbnz	w0, 405938 <printf@plt+0x4498>
  40595c:	mov	w21, w21
  405960:	add	x8, x20, x21, lsl #4
  405964:	str	xzr, [x8, #8]
  405968:	b	4059e0 <printf@plt+0x4540>
  40596c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405970:	ldr	x19, [x8, #3504]
  405974:	cbz	x19, 40599c <printf@plt+0x44fc>
  405978:	ldr	x8, [x19]
  40597c:	add	x1, sp, #0x8
  405980:	add	x2, sp, #0x4
  405984:	mov	x0, x19
  405988:	ldr	x8, [x8, #32]
  40598c:	blr	x8
  405990:	cbnz	w0, 4059bc <printf@plt+0x451c>
  405994:	ldr	x19, [x19, #8]
  405998:	cbnz	x19, 405978 <printf@plt+0x44d8>
  40599c:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4059a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  4059a4:	add	x1, x1, #0x198
  4059a8:	add	x0, x0, #0x73b
  4059ac:	mov	x2, x1
  4059b0:	mov	x3, x1
  4059b4:	bl	411750 <printf@plt+0x102b0>
  4059b8:	b	4059e0 <printf@plt+0x4540>
  4059bc:	ldr	x0, [sp, #8]
  4059c0:	ldr	w1, [sp, #4]
  4059c4:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4059c8:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  4059cc:	add	x3, x3, #0x198
  4059d0:	add	x2, x2, #0x73b
  4059d4:	mov	x4, x3
  4059d8:	mov	x5, x3
  4059dc:	bl	4117ec <printf@plt+0x1034c>
  4059e0:	ldp	x20, x19, [sp, #48]
  4059e4:	ldp	x22, x21, [sp, #32]
  4059e8:	ldp	x29, x30, [sp, #16]
  4059ec:	add	sp, sp, #0x40
  4059f0:	ret
  4059f4:	sub	sp, sp, #0x40
  4059f8:	stp	x29, x30, [sp, #32]
  4059fc:	str	x19, [sp, #48]
  405a00:	add	x29, sp, #0x20
  405a04:	mov	w0, #0x2                   	// #2
  405a08:	bl	404998 <printf@plt+0x34f8>
  405a0c:	sub	w8, w0, #0x119
  405a10:	cmp	w8, #0x2
  405a14:	b.cc	405a74 <printf@plt+0x45d4>  // b.lo, b.ul, b.last
  405a18:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405a1c:	ldr	x19, [x8, #3504]
  405a20:	cbz	x19, 405a48 <printf@plt+0x45a8>
  405a24:	ldr	x8, [x19]
  405a28:	add	x1, sp, #0x8
  405a2c:	add	x2, x29, #0x18
  405a30:	mov	x0, x19
  405a34:	ldr	x8, [x8, #32]
  405a38:	blr	x8
  405a3c:	cbnz	w0, 405b24 <printf@plt+0x4684>
  405a40:	ldr	x19, [x19, #8]
  405a44:	cbnz	x19, 405a24 <printf@plt+0x4584>
  405a48:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405a4c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  405a50:	add	x1, x1, #0x198
  405a54:	add	x0, x0, #0x74d
  405a58:	mov	x2, x1
  405a5c:	mov	x3, x1
  405a60:	bl	411750 <printf@plt+0x102b0>
  405a64:	ldr	x19, [sp, #48]
  405a68:	ldp	x29, x30, [sp, #32]
  405a6c:	add	sp, sp, #0x40
  405a70:	ret
  405a74:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405a78:	add	x9, x9, #0xdc0
  405a7c:	ldp	w8, w9, [x9]
  405a80:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405a84:	add	x19, x19, #0xdb8
  405a88:	cmp	w8, w9
  405a8c:	b.lt	405a9c <printf@plt+0x45fc>  // b.tstop
  405a90:	mov	x0, x19
  405a94:	bl	41383c <_ZdlPvm@@Base+0xb38>
  405a98:	ldr	w8, [x19, #8]
  405a9c:	ldr	x9, [x19]
  405aa0:	add	w10, w8, #0x1
  405aa4:	str	w10, [x19, #8]
  405aa8:	strb	wzr, [x9, w8, sxtw]
  405aac:	ldr	x0, [x19]
  405ab0:	bl	406cd4 <printf@plt+0x5834>
  405ab4:	cbnz	w0, 405a64 <printf@plt+0x45c4>
  405ab8:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405abc:	ldr	x1, [x8, #3512]
  405ac0:	add	x0, sp, #0x8
  405ac4:	bl	411500 <printf@plt+0x10060>
  405ac8:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405acc:	ldr	x19, [x8, #3504]
  405ad0:	cbz	x19, 405af8 <printf@plt+0x4658>
  405ad4:	ldr	x8, [x19]
  405ad8:	add	x1, x29, #0x18
  405adc:	sub	x2, x29, #0x4
  405ae0:	mov	x0, x19
  405ae4:	ldr	x8, [x8, #32]
  405ae8:	blr	x8
  405aec:	cbnz	w0, 405b48 <printf@plt+0x46a8>
  405af0:	ldr	x19, [x19, #8]
  405af4:	cbnz	x19, 405ad4 <printf@plt+0x4634>
  405af8:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405afc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x12fc>
  405b00:	add	x2, x2, #0x198
  405b04:	add	x0, x0, #0x552
  405b08:	add	x1, sp, #0x8
  405b0c:	mov	x3, x2
  405b10:	bl	411750 <printf@plt+0x102b0>
  405b14:	ldr	x19, [sp, #48]
  405b18:	ldp	x29, x30, [sp, #32]
  405b1c:	add	sp, sp, #0x40
  405b20:	ret
  405b24:	ldr	x0, [sp, #8]
  405b28:	ldr	w1, [x29, #24]
  405b2c:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405b30:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  405b34:	add	x3, x3, #0x198
  405b38:	add	x2, x2, #0x74d
  405b3c:	mov	x4, x3
  405b40:	mov	x5, x3
  405b44:	b	405b68 <printf@plt+0x46c8>
  405b48:	ldr	x0, [x29, #24]
  405b4c:	ldur	w1, [x29, #-4]
  405b50:	adrp	x4, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405b54:	adrp	x2, 414000 <_ZdlPvm@@Base+0x12fc>
  405b58:	add	x4, x4, #0x198
  405b5c:	add	x2, x2, #0x552
  405b60:	add	x3, sp, #0x8
  405b64:	mov	x5, x4
  405b68:	bl	4117ec <printf@plt+0x1034c>
  405b6c:	ldr	x19, [sp, #48]
  405b70:	ldp	x29, x30, [sp, #32]
  405b74:	add	sp, sp, #0x40
  405b78:	ret
  405b7c:	sub	sp, sp, #0x30
  405b80:	stp	x29, x30, [sp, #16]
  405b84:	str	x19, [sp, #32]
  405b88:	add	x29, sp, #0x10
  405b8c:	mov	w0, #0x2                   	// #2
  405b90:	bl	404998 <printf@plt+0x34f8>
  405b94:	sub	w8, w0, #0x119
  405b98:	cmp	w8, #0x2
  405b9c:	b.cc	405bfc <printf@plt+0x475c>  // b.lo, b.ul, b.last
  405ba0:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405ba4:	ldr	x19, [x8, #3504]
  405ba8:	cbz	x19, 405bd0 <printf@plt+0x4730>
  405bac:	ldr	x8, [x19]
  405bb0:	add	x1, x29, #0x18
  405bb4:	sub	x2, x29, #0x4
  405bb8:	mov	x0, x19
  405bbc:	ldr	x8, [x8, #32]
  405bc0:	blr	x8
  405bc4:	cbnz	w0, 405c48 <printf@plt+0x47a8>
  405bc8:	ldr	x19, [x19, #8]
  405bcc:	cbnz	x19, 405bac <printf@plt+0x470c>
  405bd0:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405bd4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  405bd8:	add	x1, x1, #0x198
  405bdc:	add	x0, x0, #0x76b
  405be0:	mov	x2, x1
  405be4:	mov	x3, x1
  405be8:	bl	411750 <printf@plt+0x102b0>
  405bec:	ldr	x19, [sp, #32]
  405bf0:	ldp	x29, x30, [sp, #16]
  405bf4:	add	sp, sp, #0x30
  405bf8:	ret
  405bfc:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405c00:	add	x9, x9, #0xdc0
  405c04:	ldp	w8, w9, [x9]
  405c08:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405c0c:	add	x19, x19, #0xdb8
  405c10:	cmp	w8, w9
  405c14:	b.lt	405c24 <printf@plt+0x4784>  // b.tstop
  405c18:	mov	x0, x19
  405c1c:	bl	41383c <_ZdlPvm@@Base+0xb38>
  405c20:	ldr	w8, [x19, #8]
  405c24:	ldr	x9, [x19]
  405c28:	add	w10, w8, #0x1
  405c2c:	str	w10, [x19, #8]
  405c30:	strb	wzr, [x9, w8, sxtw]
  405c34:	ldr	x0, [x19]
  405c38:	ldr	x19, [sp, #32]
  405c3c:	ldp	x29, x30, [sp, #16]
  405c40:	add	sp, sp, #0x30
  405c44:	b	406e24 <printf@plt+0x5984>
  405c48:	ldr	x0, [x29, #24]
  405c4c:	ldur	w1, [x29, #-4]
  405c50:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405c54:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  405c58:	add	x3, x3, #0x198
  405c5c:	add	x2, x2, #0x76b
  405c60:	mov	x4, x3
  405c64:	mov	x5, x3
  405c68:	bl	4117ec <printf@plt+0x1034c>
  405c6c:	ldr	x19, [sp, #32]
  405c70:	ldp	x29, x30, [sp, #16]
  405c74:	add	sp, sp, #0x30
  405c78:	ret
  405c7c:	sub	sp, sp, #0x30
  405c80:	stp	x29, x30, [sp, #16]
  405c84:	str	x19, [sp, #32]
  405c88:	add	x29, sp, #0x10
  405c8c:	mov	w0, #0x2                   	// #2
  405c90:	bl	404998 <printf@plt+0x34f8>
  405c94:	sub	w8, w0, #0x119
  405c98:	cmp	w8, #0x2
  405c9c:	b.cc	405cfc <printf@plt+0x485c>  // b.lo, b.ul, b.last
  405ca0:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405ca4:	ldr	x19, [x8, #3504]
  405ca8:	cbz	x19, 405cd0 <printf@plt+0x4830>
  405cac:	ldr	x8, [x19]
  405cb0:	add	x1, x29, #0x18
  405cb4:	sub	x2, x29, #0x4
  405cb8:	mov	x0, x19
  405cbc:	ldr	x8, [x8, #32]
  405cc0:	blr	x8
  405cc4:	cbnz	w0, 405d48 <printf@plt+0x48a8>
  405cc8:	ldr	x19, [x19, #8]
  405ccc:	cbnz	x19, 405cac <printf@plt+0x480c>
  405cd0:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405cd4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  405cd8:	add	x1, x1, #0x198
  405cdc:	add	x0, x0, #0x789
  405ce0:	mov	x2, x1
  405ce4:	mov	x3, x1
  405ce8:	bl	411750 <printf@plt+0x102b0>
  405cec:	ldr	x19, [sp, #32]
  405cf0:	ldp	x29, x30, [sp, #16]
  405cf4:	add	sp, sp, #0x30
  405cf8:	ret
  405cfc:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405d00:	add	x9, x9, #0xdc0
  405d04:	ldp	w8, w9, [x9]
  405d08:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405d0c:	add	x19, x19, #0xdb8
  405d10:	cmp	w8, w9
  405d14:	b.lt	405d24 <printf@plt+0x4884>  // b.tstop
  405d18:	mov	x0, x19
  405d1c:	bl	41383c <_ZdlPvm@@Base+0xb38>
  405d20:	ldr	w8, [x19, #8]
  405d24:	ldr	x9, [x19]
  405d28:	add	w10, w8, #0x1
  405d2c:	str	w10, [x19, #8]
  405d30:	strb	wzr, [x9, w8, sxtw]
  405d34:	ldr	x0, [x19]
  405d38:	ldr	x19, [sp, #32]
  405d3c:	ldp	x29, x30, [sp, #16]
  405d40:	add	sp, sp, #0x30
  405d44:	b	406e60 <printf@plt+0x59c0>
  405d48:	ldr	x0, [x29, #24]
  405d4c:	ldur	w1, [x29, #-4]
  405d50:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405d54:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  405d58:	add	x3, x3, #0x198
  405d5c:	add	x2, x2, #0x789
  405d60:	mov	x4, x3
  405d64:	mov	x5, x3
  405d68:	bl	4117ec <printf@plt+0x1034c>
  405d6c:	ldr	x19, [sp, #32]
  405d70:	ldp	x29, x30, [sp, #16]
  405d74:	add	sp, sp, #0x30
  405d78:	ret
  405d7c:	sub	sp, sp, #0x30
  405d80:	stp	x29, x30, [sp, #16]
  405d84:	str	x19, [sp, #32]
  405d88:	add	x29, sp, #0x10
  405d8c:	mov	w0, #0x2                   	// #2
  405d90:	bl	404998 <printf@plt+0x34f8>
  405d94:	sub	w8, w0, #0x119
  405d98:	cmp	w8, #0x2
  405d9c:	b.cc	405dfc <printf@plt+0x495c>  // b.lo, b.ul, b.last
  405da0:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405da4:	ldr	x19, [x8, #3504]
  405da8:	cbz	x19, 405dd0 <printf@plt+0x4930>
  405dac:	ldr	x8, [x19]
  405db0:	add	x1, x29, #0x18
  405db4:	sub	x2, x29, #0x4
  405db8:	mov	x0, x19
  405dbc:	ldr	x8, [x8, #32]
  405dc0:	blr	x8
  405dc4:	cbnz	w0, 405e48 <printf@plt+0x49a8>
  405dc8:	ldr	x19, [x19, #8]
  405dcc:	cbnz	x19, 405dac <printf@plt+0x490c>
  405dd0:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405dd4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  405dd8:	add	x1, x1, #0x198
  405ddc:	add	x0, x0, #0x7a8
  405de0:	mov	x2, x1
  405de4:	mov	x3, x1
  405de8:	bl	411750 <printf@plt+0x102b0>
  405dec:	ldr	x19, [sp, #32]
  405df0:	ldp	x29, x30, [sp, #16]
  405df4:	add	sp, sp, #0x30
  405df8:	ret
  405dfc:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405e00:	add	x9, x9, #0xdc0
  405e04:	ldp	w8, w9, [x9]
  405e08:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405e0c:	add	x19, x19, #0xdb8
  405e10:	cmp	w8, w9
  405e14:	b.lt	405e24 <printf@plt+0x4984>  // b.tstop
  405e18:	mov	x0, x19
  405e1c:	bl	41383c <_ZdlPvm@@Base+0xb38>
  405e20:	ldr	w8, [x19, #8]
  405e24:	ldr	x9, [x19]
  405e28:	add	w10, w8, #0x1
  405e2c:	str	w10, [x19, #8]
  405e30:	strb	wzr, [x9, w8, sxtw]
  405e34:	ldr	x0, [x19]
  405e38:	ldr	x19, [sp, #32]
  405e3c:	ldp	x29, x30, [sp, #16]
  405e40:	add	sp, sp, #0x30
  405e44:	b	406e9c <printf@plt+0x59fc>
  405e48:	ldr	x0, [x29, #24]
  405e4c:	ldur	w1, [x29, #-4]
  405e50:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405e54:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  405e58:	add	x3, x3, #0x198
  405e5c:	add	x2, x2, #0x7a8
  405e60:	mov	x4, x3
  405e64:	mov	x5, x3
  405e68:	bl	4117ec <printf@plt+0x1034c>
  405e6c:	ldr	x19, [sp, #32]
  405e70:	ldp	x29, x30, [sp, #16]
  405e74:	add	sp, sp, #0x30
  405e78:	ret
  405e7c:	sub	sp, sp, #0x40
  405e80:	stp	x29, x30, [sp, #32]
  405e84:	str	x19, [sp, #48]
  405e88:	add	x29, sp, #0x20
  405e8c:	mov	w0, #0x2                   	// #2
  405e90:	bl	404998 <printf@plt+0x34f8>
  405e94:	sub	w8, w0, #0x119
  405e98:	cmp	w8, #0x2
  405e9c:	b.cc	405efc <printf@plt+0x4a5c>  // b.lo, b.ul, b.last
  405ea0:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405ea4:	ldr	x19, [x8, #3504]
  405ea8:	cbz	x19, 405ed0 <printf@plt+0x4a30>
  405eac:	ldr	x8, [x19]
  405eb0:	mov	x1, sp
  405eb4:	add	x2, x29, #0x18
  405eb8:	mov	x0, x19
  405ebc:	ldr	x8, [x8, #32]
  405ec0:	blr	x8
  405ec4:	cbnz	w0, 405f70 <printf@plt+0x4ad0>
  405ec8:	ldr	x19, [x19, #8]
  405ecc:	cbnz	x19, 405eac <printf@plt+0x4a0c>
  405ed0:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405ed4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  405ed8:	add	x1, x1, #0x198
  405edc:	add	x0, x0, #0x7c7
  405ee0:	mov	x2, x1
  405ee4:	mov	x3, x1
  405ee8:	bl	411750 <printf@plt+0x102b0>
  405eec:	ldr	x19, [sp, #48]
  405ef0:	ldp	x29, x30, [sp, #32]
  405ef4:	add	sp, sp, #0x40
  405ef8:	ret
  405efc:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405f00:	add	x9, x9, #0xdc0
  405f04:	ldp	w8, w9, [x9]
  405f08:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405f0c:	add	x19, x19, #0xdb8
  405f10:	cmp	w8, w9
  405f14:	b.lt	405f24 <printf@plt+0x4a84>  // b.tstop
  405f18:	mov	x0, x19
  405f1c:	bl	41383c <_ZdlPvm@@Base+0xb38>
  405f20:	ldr	w8, [x19, #8]
  405f24:	ldr	x9, [x19]
  405f28:	add	w10, w8, #0x1
  405f2c:	str	w10, [x19, #8]
  405f30:	add	x1, sp, #0x10
  405f34:	strb	wzr, [x9, w8, sxtw]
  405f38:	ldr	x0, [x19]
  405f3c:	mov	w2, #0xa                   	// #10
  405f40:	bl	401270 <strtol@plt>
  405f44:	cbnz	x0, 405f5c <printf@plt+0x4abc>
  405f48:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405f4c:	ldr	x1, [sp, #16]
  405f50:	ldr	x8, [x8, #3512]
  405f54:	cmp	x1, x8
  405f58:	b.eq	405fa4 <printf@plt+0x4b04>  // b.none
  405f5c:	bl	406cb4 <printf@plt+0x5814>
  405f60:	ldr	x19, [sp, #48]
  405f64:	ldp	x29, x30, [sp, #32]
  405f68:	add	sp, sp, #0x40
  405f6c:	ret
  405f70:	ldr	x0, [sp]
  405f74:	ldr	w1, [x29, #24]
  405f78:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405f7c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  405f80:	add	x3, x3, #0x198
  405f84:	add	x2, x2, #0x7c7
  405f88:	mov	x4, x3
  405f8c:	mov	x5, x3
  405f90:	bl	4117ec <printf@plt+0x1034c>
  405f94:	ldr	x19, [sp, #48]
  405f98:	ldp	x29, x30, [sp, #32]
  405f9c:	add	sp, sp, #0x40
  405fa0:	ret
  405fa4:	mov	x0, sp
  405fa8:	bl	411500 <printf@plt+0x10060>
  405fac:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405fb0:	ldr	x19, [x8, #3504]
  405fb4:	cbz	x19, 405fdc <printf@plt+0x4b3c>
  405fb8:	ldr	x8, [x19]
  405fbc:	add	x1, x29, #0x18
  405fc0:	sub	x2, x29, #0x4
  405fc4:	mov	x0, x19
  405fc8:	ldr	x8, [x8, #32]
  405fcc:	blr	x8
  405fd0:	cbnz	w0, 405ff8 <printf@plt+0x4b58>
  405fd4:	ldr	x19, [x19, #8]
  405fd8:	cbnz	x19, 405fb8 <printf@plt+0x4b18>
  405fdc:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405fe0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  405fe4:	add	x2, x2, #0x198
  405fe8:	add	x0, x0, #0x7e5
  405fec:	mov	x1, sp
  405ff0:	mov	x3, x2
  405ff4:	b	405ee8 <printf@plt+0x4a48>
  405ff8:	ldr	x0, [x29, #24]
  405ffc:	ldur	w1, [x29, #-4]
  406000:	adrp	x4, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406004:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  406008:	add	x4, x4, #0x198
  40600c:	add	x2, x2, #0x7e5
  406010:	mov	x3, sp
  406014:	mov	x5, x4
  406018:	b	405f90 <printf@plt+0x4af0>
  40601c:	sub	sp, sp, #0x50
  406020:	stp	x29, x30, [sp, #16]
  406024:	stp	x24, x23, [sp, #32]
  406028:	stp	x22, x21, [sp, #48]
  40602c:	stp	x20, x19, [sp, #64]
  406030:	add	x29, sp, #0x10
  406034:	mov	w0, wzr
  406038:	bl	404998 <printf@plt+0x34f8>
  40603c:	cmp	w0, #0x119
  406040:	b.ne	406170 <printf@plt+0x4cd0>  // b.any
  406044:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406048:	add	x21, x21, #0xdc0
  40604c:	ldp	w8, w9, [x21]
  406050:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406054:	add	x19, x19, #0xdb8
  406058:	cmp	w8, w9
  40605c:	b.lt	40606c <printf@plt+0x4bcc>  // b.tstop
  406060:	mov	x0, x19
  406064:	bl	41383c <_ZdlPvm@@Base+0xb38>
  406068:	ldr	w8, [x19, #8]
  40606c:	ldr	x9, [x19]
  406070:	add	w10, w8, #0x1
  406074:	str	w10, [x19, #8]
  406078:	strb	wzr, [x9, w8, sxtw]
  40607c:	ldr	x20, [x19]
  406080:	cbnz	x20, 406094 <printf@plt+0x4bf4>
  406084:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  406088:	add	x1, x1, #0x5b0
  40608c:	mov	w0, #0x36                  	// #54
  406090:	bl	4110a4 <printf@plt+0xfc04>
  406094:	mov	x0, x20
  406098:	bl	412d10 <_ZdlPvm@@Base+0xc>
  40609c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4060a0:	add	x8, x8, #0xda0
  4060a4:	ldr	w24, [x8, #8]
  4060a8:	ldr	x22, [x8]
  4060ac:	udiv	x8, x0, x24
  4060b0:	msub	x23, x8, x24, x0
  4060b4:	lsl	x8, x23, #4
  4060b8:	ldr	x0, [x22, x8]
  4060bc:	cbz	x0, 4061c0 <printf@plt+0x4d20>
  4060c0:	mov	x1, x20
  4060c4:	bl	4013c0 <strcmp@plt>
  4060c8:	cbz	w0, 4060f4 <printf@plt+0x4c54>
  4060cc:	cmp	w23, #0x0
  4060d0:	csel	w8, w24, w23, eq  // eq = none
  4060d4:	sub	w23, w8, #0x1
  4060d8:	lsl	x8, x23, #4
  4060dc:	ldr	x0, [x22, x8]
  4060e0:	cbz	x0, 4061c0 <printf@plt+0x4d20>
  4060e4:	mov	x1, x20
  4060e8:	bl	4013c0 <strcmp@plt>
  4060ec:	cbnz	w0, 4060cc <printf@plt+0x4c2c>
  4060f0:	mov	w23, w23
  4060f4:	add	x8, x22, x23, lsl #4
  4060f8:	ldr	x8, [x8, #8]
  4060fc:	cbz	x8, 4061c0 <printf@plt+0x4d20>
  406100:	ldrb	w9, [x8]
  406104:	cbz	w9, 4061c0 <printf@plt+0x4d20>
  406108:	ldrb	w20, [x8, #1]
  40610c:	bl	4043b8 <printf@plt+0x2f18>
  406110:	cbnz	w20, 4061fc <printf@plt+0x4d5c>
  406114:	ldp	w8, w9, [x21]
  406118:	cmp	w8, w9
  40611c:	b.lt	40612c <printf@plt+0x4c8c>  // b.tstop
  406120:	mov	x0, x19
  406124:	bl	41383c <_ZdlPvm@@Base+0xb38>
  406128:	ldr	w8, [x19, #8]
  40612c:	ldr	x9, [x19]
  406130:	add	w10, w8, #0x1
  406134:	mov	w0, #0x20                  	// #32
  406138:	str	w10, [x19, #8]
  40613c:	strb	wzr, [x9, w8, sxtw]
  406140:	bl	412c54 <_Znwm@@Base>
  406144:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406148:	mov	x20, x0
  40614c:	ldr	x8, [x21, #3504]
  406150:	ldr	x0, [x19]
  406154:	adrp	x9, 415000 <_ZdlPvm@@Base+0x22fc>
  406158:	add	x9, x9, #0x458
  40615c:	stp	x9, x8, [x20]
  406160:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  406164:	stp	x0, x0, [x20, #16]
  406168:	str	x20, [x21, #3504]
  40616c:	b	4061fc <printf@plt+0x4d5c>
  406170:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406174:	ldr	x19, [x8, #3504]
  406178:	cbz	x19, 4061a0 <printf@plt+0x4d00>
  40617c:	ldr	x8, [x19]
  406180:	add	x1, sp, #0x8
  406184:	add	x2, sp, #0x4
  406188:	mov	x0, x19
  40618c:	ldr	x8, [x8, #32]
  406190:	blr	x8
  406194:	cbnz	w0, 4061d8 <printf@plt+0x4d38>
  406198:	ldr	x19, [x19, #8]
  40619c:	cbnz	x19, 40617c <printf@plt+0x4cdc>
  4061a0:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4061a4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  4061a8:	add	x1, x1, #0x198
  4061ac:	add	x0, x0, #0x808
  4061b0:	mov	x2, x1
  4061b4:	mov	x3, x1
  4061b8:	bl	411750 <printf@plt+0x102b0>
  4061bc:	b	4061fc <printf@plt+0x4d5c>
  4061c0:	ldp	x20, x19, [sp, #64]
  4061c4:	ldp	x22, x21, [sp, #48]
  4061c8:	ldp	x24, x23, [sp, #32]
  4061cc:	ldp	x29, x30, [sp, #16]
  4061d0:	add	sp, sp, #0x50
  4061d4:	b	4043b8 <printf@plt+0x2f18>
  4061d8:	ldr	x0, [sp, #8]
  4061dc:	ldr	w1, [sp, #4]
  4061e0:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4061e4:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  4061e8:	add	x3, x3, #0x198
  4061ec:	add	x2, x2, #0x808
  4061f0:	mov	x4, x3
  4061f4:	mov	x5, x3
  4061f8:	bl	4117ec <printf@plt+0x1034c>
  4061fc:	ldp	x20, x19, [sp, #64]
  406200:	ldp	x22, x21, [sp, #48]
  406204:	ldp	x24, x23, [sp, #32]
  406208:	ldp	x29, x30, [sp, #16]
  40620c:	add	sp, sp, #0x50
  406210:	ret
  406214:	mov	x19, x0
  406218:	mov	x0, x20
  40621c:	bl	412cf8 <_ZdlPv@@Base>
  406220:	mov	x0, x19
  406224:	bl	401440 <_Unwind_Resume@plt>
  406228:	sub	sp, sp, #0x30
  40622c:	stp	x29, x30, [sp, #16]
  406230:	stp	x20, x19, [sp, #32]
  406234:	add	x29, sp, #0x10
  406238:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40623c:	ldr	x0, [x20, #3504]
  406240:	cbz	x0, 406270 <printf@plt+0x4dd0>
  406244:	ldr	x8, [x0]
  406248:	ldr	x8, [x8, #16]
  40624c:	blr	x8
  406250:	mov	w19, w0
  406254:	cmn	w0, #0x1
  406258:	b.ne	406288 <printf@plt+0x4de8>  // b.any
  40625c:	ldr	x0, [x20, #3504]
  406260:	ldr	x8, [x0, #8]
  406264:	str	x8, [x20, #3504]
  406268:	cbnz	x0, 406278 <printf@plt+0x4dd8>
  40626c:	b	406284 <printf@plt+0x4de4>
  406270:	mov	w19, #0xffffffff            	// #-1
  406274:	b	406288 <printf@plt+0x4de8>
  406278:	ldr	x8, [x0]
  40627c:	ldr	x8, [x8, #8]
  406280:	blr	x8
  406284:	mov	w19, #0xa                   	// #10
  406288:	cmp	w19, #0xa
  40628c:	b.eq	406298 <printf@plt+0x4df8>  // b.none
  406290:	cmp	w19, #0x20
  406294:	b.ne	4062d4 <printf@plt+0x4e34>  // b.any
  406298:	ldr	x0, [x20, #3504]
  40629c:	mov	w19, #0xffffffff            	// #-1
  4062a0:	cbz	x0, 406288 <printf@plt+0x4de8>
  4062a4:	ldr	x8, [x0]
  4062a8:	ldr	x8, [x8, #16]
  4062ac:	blr	x8
  4062b0:	mov	w19, w0
  4062b4:	cmn	w0, #0x1
  4062b8:	b.ne	406288 <printf@plt+0x4de8>  // b.any
  4062bc:	ldr	x0, [x20, #3504]
  4062c0:	mov	w19, #0xa                   	// #10
  4062c4:	ldr	x8, [x0, #8]
  4062c8:	str	x8, [x20, #3504]
  4062cc:	cbnz	x0, 406278 <printf@plt+0x4dd8>
  4062d0:	b	406288 <printf@plt+0x4de8>
  4062d4:	cmn	w19, #0x1
  4062d8:	b.ne	40630c <printf@plt+0x4e6c>  // b.any
  4062dc:	ldr	x19, [x20, #3504]
  4062e0:	cbz	x19, 4063c4 <printf@plt+0x4f24>
  4062e4:	ldr	x8, [x19]
  4062e8:	add	x1, sp, #0x8
  4062ec:	add	x2, sp, #0x4
  4062f0:	mov	x0, x19
  4062f4:	ldr	x8, [x8, #32]
  4062f8:	blr	x8
  4062fc:	cbnz	w0, 4063f0 <printf@plt+0x4f50>
  406300:	ldr	x19, [x19, #8]
  406304:	cbnz	x19, 4062e4 <printf@plt+0x4e44>
  406308:	b	4063c4 <printf@plt+0x4f24>
  40630c:	ldr	x0, [x20, #3504]
  406310:	cbz	x0, 4063c4 <printf@plt+0x4f24>
  406314:	ldr	x8, [x0]
  406318:	ldr	x8, [x8, #16]
  40631c:	blr	x8
  406320:	cmn	w0, #0x1
  406324:	b.eq	406424 <printf@plt+0x4f84>  // b.none
  406328:	cmp	w19, #0x6f
  40632c:	b.ne	406448 <printf@plt+0x4fa8>  // b.any
  406330:	cmp	w0, #0x66
  406334:	b.ne	406448 <printf@plt+0x4fa8>  // b.any
  406338:	ldr	x0, [x20, #3504]
  40633c:	cbz	x0, 406494 <printf@plt+0x4ff4>
  406340:	ldr	x8, [x0]
  406344:	ldr	x8, [x8, #24]
  406348:	blr	x8
  40634c:	cmp	w0, #0x66
  406350:	b.ne	406494 <printf@plt+0x4ff4>  // b.any
  406354:	ldr	x0, [x20, #3504]
  406358:	cbz	x0, 40638c <printf@plt+0x4eec>
  40635c:	ldr	x8, [x0]
  406360:	ldr	x8, [x8, #16]
  406364:	blr	x8
  406368:	cmn	w0, #0x1
  40636c:	b.ne	40638c <printf@plt+0x4eec>  // b.any
  406370:	ldr	x0, [x20, #3504]
  406374:	ldr	x8, [x0, #8]
  406378:	str	x8, [x20, #3504]
  40637c:	cbz	x0, 40638c <printf@plt+0x4eec>
  406380:	ldr	x8, [x0]
  406384:	ldr	x8, [x8, #8]
  406388:	blr	x8
  40638c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406390:	adrp	x10, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406394:	ldrb	w11, [x8, #3432]
  406398:	ldrb	w12, [x10, #3436]
  40639c:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4063a0:	adrp	x13, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4063a4:	strb	wzr, [x10, #3436]
  4063a8:	strb	w11, [x9, #3596]
  4063ac:	strb	w12, [x13, #3600]
  4063b0:	strb	wzr, [x8, #3432]
  4063b4:	ldp	x20, x19, [sp, #32]
  4063b8:	ldp	x29, x30, [sp, #16]
  4063bc:	add	sp, sp, #0x30
  4063c0:	ret
  4063c4:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4063c8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  4063cc:	add	x1, x1, #0x198
  4063d0:	add	x0, x0, #0x812
  4063d4:	mov	x2, x1
  4063d8:	mov	x3, x1
  4063dc:	bl	411750 <printf@plt+0x102b0>
  4063e0:	ldp	x20, x19, [sp, #32]
  4063e4:	ldp	x29, x30, [sp, #16]
  4063e8:	add	sp, sp, #0x30
  4063ec:	ret
  4063f0:	ldr	x0, [sp, #8]
  4063f4:	ldr	w1, [sp, #4]
  4063f8:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4063fc:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  406400:	add	x3, x3, #0x198
  406404:	add	x2, x2, #0x812
  406408:	mov	x4, x3
  40640c:	mov	x5, x3
  406410:	bl	4117ec <printf@plt+0x1034c>
  406414:	ldp	x20, x19, [sp, #32]
  406418:	ldp	x29, x30, [sp, #16]
  40641c:	add	sp, sp, #0x30
  406420:	ret
  406424:	ldr	x0, [x20, #3504]
  406428:	ldr	x8, [x0, #8]
  40642c:	str	x8, [x20, #3504]
  406430:	cbz	x0, 406440 <printf@plt+0x4fa0>
  406434:	ldr	x8, [x0]
  406438:	ldr	x8, [x8, #8]
  40643c:	blr	x8
  406440:	mov	w0, #0xa                   	// #10
  406444:	b	406498 <printf@plt+0x4ff8>
  406448:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40644c:	ldr	w8, [x8, #3456]
  406450:	cbnz	w8, 406498 <printf@plt+0x4ff8>
  406454:	cmp	w19, #0x6f
  406458:	b.ne	406498 <printf@plt+0x4ff8>  // b.any
  40645c:	cmp	w0, #0x6e
  406460:	b.ne	406498 <printf@plt+0x4ff8>  // b.any
  406464:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406468:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40646c:	ldrb	w8, [x8, #3596]
  406470:	ldrb	w9, [x9, #3600]
  406474:	adrp	x10, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406478:	adrp	x11, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40647c:	strb	w8, [x10, #3432]
  406480:	strb	w9, [x11, #3436]
  406484:	ldp	x20, x19, [sp, #32]
  406488:	ldp	x29, x30, [sp, #16]
  40648c:	add	sp, sp, #0x30
  406490:	ret
  406494:	mov	w0, #0x66                  	// #102
  406498:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40649c:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4064a0:	strb	w19, [x8, #3432]
  4064a4:	strb	w0, [x9, #3436]
  4064a8:	ldp	x20, x19, [sp, #32]
  4064ac:	ldp	x29, x30, [sp, #16]
  4064b0:	add	sp, sp, #0x30
  4064b4:	ret
  4064b8:	sub	sp, sp, #0x40
  4064bc:	stp	x29, x30, [sp, #32]
  4064c0:	stp	x20, x19, [sp, #48]
  4064c4:	add	x29, sp, #0x20
  4064c8:	mov	w0, #0x2                   	// #2
  4064cc:	bl	404998 <printf@plt+0x34f8>
  4064d0:	sub	w8, w0, #0x119
  4064d4:	cmp	w8, #0x2
  4064d8:	b.cc	406538 <printf@plt+0x5098>  // b.lo, b.ul, b.last
  4064dc:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4064e0:	ldr	x19, [x8, #3504]
  4064e4:	cbz	x19, 40650c <printf@plt+0x506c>
  4064e8:	ldr	x8, [x19]
  4064ec:	mov	x1, sp
  4064f0:	sub	x2, x29, #0x8
  4064f4:	mov	x0, x19
  4064f8:	ldr	x8, [x8, #32]
  4064fc:	blr	x8
  406500:	cbnz	w0, 40662c <printf@plt+0x518c>
  406504:	ldr	x19, [x19, #8]
  406508:	cbnz	x19, 4064e8 <printf@plt+0x5048>
  40650c:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406510:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  406514:	add	x1, x1, #0x198
  406518:	add	x0, x0, #0x840
  40651c:	mov	x2, x1
  406520:	mov	x3, x1
  406524:	bl	411750 <printf@plt+0x102b0>
  406528:	ldp	x20, x19, [sp, #48]
  40652c:	ldp	x29, x30, [sp, #32]
  406530:	add	sp, sp, #0x40
  406534:	ret
  406538:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40653c:	add	x20, x20, #0xdc0
  406540:	ldp	w8, w9, [x20]
  406544:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406548:	add	x19, x19, #0xdb8
  40654c:	cmp	w8, w9
  406550:	b.lt	406560 <printf@plt+0x50c0>  // b.tstop
  406554:	mov	x0, x19
  406558:	bl	41383c <_ZdlPvm@@Base+0xb38>
  40655c:	ldr	w8, [x19, #8]
  406560:	ldr	x9, [x19]
  406564:	add	w10, w8, #0x1
  406568:	mov	x0, sp
  40656c:	mov	x1, x19
  406570:	str	w10, [x19, #8]
  406574:	strb	wzr, [x9, w8, sxtw]
  406578:	bl	413600 <_ZdlPvm@@Base+0x8fc>
  40657c:	mov	w0, wzr
  406580:	bl	404998 <printf@plt+0x34f8>
  406584:	sub	w8, w0, #0x119
  406588:	cmp	w8, #0x2
  40658c:	b.cc	4065e0 <printf@plt+0x5140>  // b.lo, b.ul, b.last
  406590:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406594:	ldr	x19, [x8, #3504]
  406598:	cbz	x19, 4065c0 <printf@plt+0x5120>
  40659c:	ldr	x8, [x19]
  4065a0:	ldr	x8, [x8, #32]
  4065a4:	sub	x1, x29, #0x8
  4065a8:	sub	x2, x29, #0xc
  4065ac:	mov	x0, x19
  4065b0:	blr	x8
  4065b4:	cbnz	w0, 406660 <printf@plt+0x51c0>
  4065b8:	ldr	x19, [x19, #8]
  4065bc:	cbnz	x19, 40659c <printf@plt+0x50fc>
  4065c0:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4065c4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  4065c8:	add	x1, x1, #0x198
  4065cc:	add	x0, x0, #0x840
  4065d0:	mov	x2, x1
  4065d4:	mov	x3, x1
  4065d8:	bl	411750 <printf@plt+0x102b0>
  4065dc:	b	406684 <printf@plt+0x51e4>
  4065e0:	ldp	w8, w9, [x20]
  4065e4:	cmp	w8, w9
  4065e8:	b.lt	406600 <printf@plt+0x5160>  // b.tstop
  4065ec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4065f0:	add	x0, x0, #0xdb8
  4065f4:	bl	41383c <_ZdlPvm@@Base+0xb38>
  4065f8:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4065fc:	ldr	w8, [x8, #3520]
  406600:	ldr	x9, [x19]
  406604:	add	w10, w8, #0x1
  406608:	str	w10, [x19, #8]
  40660c:	strb	wzr, [x9, w8, sxtw]
  406610:	ldr	x20, [sp]
  406614:	ldr	x0, [x19]
  406618:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  40661c:	mov	x1, x0
  406620:	mov	x0, x20
  406624:	bl	40ad78 <printf@plt+0x98d8>
  406628:	b	406684 <printf@plt+0x51e4>
  40662c:	ldr	x0, [sp]
  406630:	ldur	w1, [x29, #-8]
  406634:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406638:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  40663c:	add	x3, x3, #0x198
  406640:	add	x2, x2, #0x840
  406644:	mov	x4, x3
  406648:	mov	x5, x3
  40664c:	bl	4117ec <printf@plt+0x1034c>
  406650:	ldp	x20, x19, [sp, #48]
  406654:	ldp	x29, x30, [sp, #32]
  406658:	add	sp, sp, #0x40
  40665c:	ret
  406660:	ldur	x0, [x29, #-8]
  406664:	ldur	w1, [x29, #-12]
  406668:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40666c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  406670:	add	x3, x3, #0x198
  406674:	add	x2, x2, #0x840
  406678:	mov	x4, x3
  40667c:	mov	x5, x3
  406680:	bl	4117ec <printf@plt+0x1034c>
  406684:	mov	x0, sp
  406688:	bl	413664 <_ZdlPvm@@Base+0x960>
  40668c:	ldp	x20, x19, [sp, #48]
  406690:	ldp	x29, x30, [sp, #32]
  406694:	add	sp, sp, #0x40
  406698:	ret
  40669c:	b	4066a0 <printf@plt+0x5200>
  4066a0:	mov	x19, x0
  4066a4:	mov	x0, sp
  4066a8:	bl	413664 <_ZdlPvm@@Base+0x960>
  4066ac:	mov	x0, x19
  4066b0:	bl	401440 <_Unwind_Resume@plt>
  4066b4:	sub	sp, sp, #0x60
  4066b8:	stp	x29, x30, [sp, #64]
  4066bc:	stp	x20, x19, [sp, #80]
  4066c0:	add	x29, sp, #0x40
  4066c4:	mov	w0, #0x2                   	// #2
  4066c8:	bl	404998 <printf@plt+0x34f8>
  4066cc:	sub	w8, w0, #0x119
  4066d0:	cmp	w8, #0x2
  4066d4:	b.cc	406734 <printf@plt+0x5294>  // b.lo, b.ul, b.last
  4066d8:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4066dc:	ldr	x19, [x8, #3504]
  4066e0:	cbz	x19, 406708 <printf@plt+0x5268>
  4066e4:	ldr	x8, [x19]
  4066e8:	add	x1, sp, #0x20
  4066ec:	add	x2, sp, #0x8
  4066f0:	mov	x0, x19
  4066f4:	ldr	x8, [x8, #32]
  4066f8:	blr	x8
  4066fc:	cbnz	w0, 406858 <printf@plt+0x53b8>
  406700:	ldr	x19, [x19, #8]
  406704:	cbnz	x19, 4066e4 <printf@plt+0x5244>
  406708:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40670c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  406710:	add	x1, x1, #0x198
  406714:	add	x0, x0, #0x84d
  406718:	mov	x2, x1
  40671c:	mov	x3, x1
  406720:	bl	411750 <printf@plt+0x102b0>
  406724:	ldp	x20, x19, [sp, #80]
  406728:	ldp	x29, x30, [sp, #64]
  40672c:	add	sp, sp, #0x60
  406730:	ret
  406734:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406738:	add	x20, x20, #0xdc0
  40673c:	ldp	w8, w9, [x20]
  406740:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406744:	add	x19, x19, #0xdb8
  406748:	cmp	w8, w9
  40674c:	b.lt	40675c <printf@plt+0x52bc>  // b.tstop
  406750:	mov	x0, x19
  406754:	bl	41383c <_ZdlPvm@@Base+0xb38>
  406758:	ldr	w8, [x19, #8]
  40675c:	ldr	x9, [x19]
  406760:	add	w10, w8, #0x1
  406764:	add	x0, sp, #0x20
  406768:	mov	x1, x19
  40676c:	str	w10, [x19, #8]
  406770:	strb	wzr, [x9, w8, sxtw]
  406774:	bl	413600 <_ZdlPvm@@Base+0x8fc>
  406778:	mov	w0, wzr
  40677c:	bl	404998 <printf@plt+0x34f8>
  406780:	sub	w8, w0, #0x119
  406784:	cmp	w8, #0x2
  406788:	b.cc	4067dc <printf@plt+0x533c>  // b.lo, b.ul, b.last
  40678c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406790:	ldr	x19, [x8, #3504]
  406794:	cbz	x19, 4067bc <printf@plt+0x531c>
  406798:	ldr	x8, [x19]
  40679c:	ldr	x8, [x8, #32]
  4067a0:	add	x1, sp, #0x8
  4067a4:	sub	x2, x29, #0x8
  4067a8:	mov	x0, x19
  4067ac:	blr	x8
  4067b0:	cbnz	w0, 4068e8 <printf@plt+0x5448>
  4067b4:	ldr	x19, [x19, #8]
  4067b8:	cbnz	x19, 406798 <printf@plt+0x52f8>
  4067bc:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4067c0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  4067c4:	add	x1, x1, #0x198
  4067c8:	add	x0, x0, #0x84d
  4067cc:	mov	x2, x1
  4067d0:	mov	x3, x1
  4067d4:	bl	411750 <printf@plt+0x102b0>
  4067d8:	b	406934 <printf@plt+0x5494>
  4067dc:	ldp	w8, w9, [x20]
  4067e0:	cmp	w8, w9
  4067e4:	b.lt	4067fc <printf@plt+0x535c>  // b.tstop
  4067e8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4067ec:	add	x0, x0, #0xdb8
  4067f0:	bl	41383c <_ZdlPvm@@Base+0xb38>
  4067f4:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4067f8:	ldr	w8, [x8, #3520]
  4067fc:	ldr	x9, [x19]
  406800:	add	w10, w8, #0x1
  406804:	str	w10, [x19, #8]
  406808:	strb	wzr, [x9, w8, sxtw]
  40680c:	ldr	w8, [x19, #8]
  406810:	cmp	w8, #0x0
  406814:	b.gt	406828 <printf@plt+0x5388>
  406818:	adrp	x1, 414000 <_ZdlPvm@@Base+0x12fc>
  40681c:	add	x1, x1, #0x701
  406820:	mov	w0, #0x62                  	// #98
  406824:	bl	4110a4 <printf@plt+0xfc04>
  406828:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40682c:	ldr	x0, [x19, #3512]
  406830:	adrp	x1, 414000 <_ZdlPvm@@Base+0x12fc>
  406834:	add	x1, x1, #0x564
  406838:	add	x2, sp, #0x1c
  40683c:	bl	401360 <__isoc99_sscanf@plt>
  406840:	cmp	w0, #0x1
  406844:	b.ne	40688c <printf@plt+0x53ec>  // b.any
  406848:	ldr	x0, [sp, #32]
  40684c:	ldr	w1, [sp, #28]
  406850:	bl	406c0c <printf@plt+0x576c>
  406854:	b	406934 <printf@plt+0x5494>
  406858:	ldr	x0, [sp, #32]
  40685c:	ldr	w1, [sp, #8]
  406860:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406864:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  406868:	add	x3, x3, #0x198
  40686c:	add	x2, x2, #0x84d
  406870:	mov	x4, x3
  406874:	mov	x5, x3
  406878:	bl	4117ec <printf@plt+0x1034c>
  40687c:	ldp	x20, x19, [sp, #80]
  406880:	ldp	x29, x30, [sp, #64]
  406884:	add	sp, sp, #0x60
  406888:	ret
  40688c:	ldr	x1, [x19, #3512]
  406890:	add	x0, sp, #0x8
  406894:	bl	411500 <printf@plt+0x10060>
  406898:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40689c:	ldr	x19, [x8, #3504]
  4068a0:	cbz	x19, 4068c8 <printf@plt+0x5428>
  4068a4:	ldr	x8, [x19]
  4068a8:	ldr	x8, [x8, #32]
  4068ac:	sub	x1, x29, #0x8
  4068b0:	sub	x2, x29, #0xc
  4068b4:	mov	x0, x19
  4068b8:	blr	x8
  4068bc:	cbnz	w0, 406910 <printf@plt+0x5470>
  4068c0:	ldr	x19, [x19, #8]
  4068c4:	cbnz	x19, 4068a4 <printf@plt+0x5404>
  4068c8:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4068cc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x22fc>
  4068d0:	add	x2, x2, #0x198
  4068d4:	add	x0, x0, #0x855
  4068d8:	add	x1, sp, #0x8
  4068dc:	mov	x3, x2
  4068e0:	bl	411750 <printf@plt+0x102b0>
  4068e4:	b	406934 <printf@plt+0x5494>
  4068e8:	ldr	x0, [sp, #8]
  4068ec:	ldur	w1, [x29, #-8]
  4068f0:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4068f4:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  4068f8:	add	x3, x3, #0x198
  4068fc:	add	x2, x2, #0x84d
  406900:	mov	x4, x3
  406904:	mov	x5, x3
  406908:	bl	4117ec <printf@plt+0x1034c>
  40690c:	b	406934 <printf@plt+0x5494>
  406910:	ldur	x0, [x29, #-8]
  406914:	ldur	w1, [x29, #-12]
  406918:	adrp	x4, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40691c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x22fc>
  406920:	add	x4, x4, #0x198
  406924:	add	x2, x2, #0x855
  406928:	add	x3, sp, #0x8
  40692c:	mov	x5, x4
  406930:	bl	4117ec <printf@plt+0x1034c>
  406934:	add	x0, sp, #0x20
  406938:	bl	413664 <_ZdlPvm@@Base+0x960>
  40693c:	ldp	x20, x19, [sp, #80]
  406940:	ldp	x29, x30, [sp, #64]
  406944:	add	sp, sp, #0x60
  406948:	ret
  40694c:	b	40695c <printf@plt+0x54bc>
  406950:	b	40695c <printf@plt+0x54bc>
  406954:	b	40695c <printf@plt+0x54bc>
  406958:	b	40695c <printf@plt+0x54bc>
  40695c:	mov	x19, x0
  406960:	add	x0, sp, #0x20
  406964:	bl	413664 <_ZdlPvm@@Base+0x960>
  406968:	mov	x0, x19
  40696c:	bl	401440 <_Unwind_Resume@plt>
  406970:	sub	sp, sp, #0x50
  406974:	stp	x29, x30, [sp, #16]
  406978:	stp	x24, x23, [sp, #32]
  40697c:	stp	x22, x21, [sp, #48]
  406980:	stp	x20, x19, [sp, #64]
  406984:	add	x29, sp, #0x10
  406988:	adrp	x22, 414000 <_ZdlPvm@@Base+0x12fc>
  40698c:	adrp	x19, 415000 <_ZdlPvm@@Base+0x22fc>
  406990:	adrp	x20, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406994:	add	x22, x22, #0x7f4
  406998:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40699c:	adrp	x24, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4069a0:	add	x19, x19, #0x72c
  4069a4:	add	x20, x20, #0x198
  4069a8:	b	4069bc <printf@plt+0x551c>
  4069ac:	ldr	w8, [x23, #3656]
  4069b0:	cbz	w8, 406a68 <printf@plt+0x55c8>
  4069b4:	mov	w0, wzr
  4069b8:	bl	405674 <printf@plt+0x41d4>
  4069bc:	mov	w0, #0x1                   	// #1
  4069c0:	bl	404998 <printf@plt+0x34f8>
  4069c4:	sub	w8, w0, #0x119
  4069c8:	mov	w21, w0
  4069cc:	cmp	w8, #0x22
  4069d0:	b.hi	406b5c <printf@plt+0x56bc>  // b.pmore
  4069d4:	adr	x9, 4069ac <printf@plt+0x550c>
  4069d8:	ldrb	w10, [x22, x8]
  4069dc:	add	x9, x9, x10, lsl #2
  4069e0:	br	x9
  4069e4:	bl	405e7c <printf@plt+0x49dc>
  4069e8:	b	4069bc <printf@plt+0x551c>
  4069ec:	bl	405b7c <printf@plt+0x46dc>
  4069f0:	b	4069bc <printf@plt+0x551c>
  4069f4:	bl	4059f4 <printf@plt+0x4554>
  4069f8:	b	4069bc <printf@plt+0x551c>
  4069fc:	ldr	w8, [x23, #3656]
  406a00:	cbz	w8, 4069b4 <printf@plt+0x5514>
  406a04:	mov	w0, wzr
  406a08:	bl	404998 <printf@plt+0x34f8>
  406a0c:	cmp	w0, #0x119
  406a10:	b.ne	406a80 <printf@plt+0x55e0>  // b.any
  406a14:	bl	4043b8 <printf@plt+0x2f18>
  406a18:	b	4069bc <printf@plt+0x551c>
  406a1c:	mov	w0, #0x1                   	// #1
  406a20:	bl	405674 <printf@plt+0x41d4>
  406a24:	b	4069bc <printf@plt+0x551c>
  406a28:	bl	40588c <printf@plt+0x43ec>
  406a2c:	b	4069bc <printf@plt+0x551c>
  406a30:	bl	40601c <printf@plt+0x4b7c>
  406a34:	b	4069bc <printf@plt+0x551c>
  406a38:	bl	4053a8 <printf@plt+0x3f08>
  406a3c:	b	4069bc <printf@plt+0x551c>
  406a40:	bl	406228 <printf@plt+0x4d88>
  406a44:	b	4069bc <printf@plt+0x551c>
  406a48:	bl	4064b8 <printf@plt+0x5018>
  406a4c:	b	4069bc <printf@plt+0x551c>
  406a50:	bl	4066b4 <printf@plt+0x5214>
  406a54:	b	4069bc <printf@plt+0x551c>
  406a58:	bl	405c7c <printf@plt+0x47dc>
  406a5c:	b	4069bc <printf@plt+0x551c>
  406a60:	bl	405d7c <printf@plt+0x48dc>
  406a64:	b	4069bc <printf@plt+0x551c>
  406a68:	mov	w0, wzr
  406a6c:	bl	404998 <printf@plt+0x34f8>
  406a70:	cmp	w0, #0x119
  406a74:	b.ne	406ab0 <printf@plt+0x5610>  // b.any
  406a78:	bl	4043b8 <printf@plt+0x2f18>
  406a7c:	b	4069bc <printf@plt+0x551c>
  406a80:	ldr	x21, [x24, #3504]
  406a84:	cbz	x21, 406adc <printf@plt+0x563c>
  406a88:	ldr	x8, [x21]
  406a8c:	add	x1, sp, #0x8
  406a90:	add	x2, sp, #0x4
  406a94:	mov	x0, x21
  406a98:	ldr	x8, [x8, #32]
  406a9c:	blr	x8
  406aa0:	cbnz	w0, 406af4 <printf@plt+0x5654>
  406aa4:	ldr	x21, [x21, #8]
  406aa8:	cbnz	x21, 406a88 <printf@plt+0x55e8>
  406aac:	b	406adc <printf@plt+0x563c>
  406ab0:	ldr	x21, [x24, #3504]
  406ab4:	cbz	x21, 406adc <printf@plt+0x563c>
  406ab8:	ldr	x8, [x21]
  406abc:	add	x1, sp, #0x8
  406ac0:	add	x2, sp, #0x4
  406ac4:	mov	x0, x21
  406ac8:	ldr	x8, [x8, #32]
  406acc:	blr	x8
  406ad0:	cbnz	w0, 406af4 <printf@plt+0x5654>
  406ad4:	ldr	x21, [x21, #8]
  406ad8:	cbnz	x21, 406ab8 <printf@plt+0x5618>
  406adc:	mov	x0, x19
  406ae0:	mov	x1, x20
  406ae4:	mov	x2, x20
  406ae8:	mov	x3, x20
  406aec:	bl	411750 <printf@plt+0x102b0>
  406af0:	b	4069bc <printf@plt+0x551c>
  406af4:	ldr	x0, [sp, #8]
  406af8:	ldr	w1, [sp, #4]
  406afc:	mov	x2, x19
  406b00:	mov	x3, x20
  406b04:	mov	x4, x20
  406b08:	mov	x5, x20
  406b0c:	bl	4117ec <printf@plt+0x1034c>
  406b10:	b	4069bc <printf@plt+0x551c>
  406b14:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406b18:	add	x9, x9, #0xdc0
  406b1c:	ldp	w8, w9, [x9]
  406b20:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406b24:	add	x19, x19, #0xdb8
  406b28:	cmp	w8, w9
  406b2c:	b.lt	406b3c <printf@plt+0x569c>  // b.tstop
  406b30:	mov	x0, x19
  406b34:	bl	41383c <_ZdlPvm@@Base+0xb38>
  406b38:	ldr	w8, [x19, #8]
  406b3c:	ldr	x9, [x19]
  406b40:	add	w10, w8, #0x1
  406b44:	str	w10, [x19, #8]
  406b48:	strb	wzr, [x9, w8, sxtw]
  406b4c:	ldr	x0, [x19]
  406b50:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  406b54:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x22a8>
  406b58:	str	x0, [x8, #1664]
  406b5c:	mov	w0, w21
  406b60:	ldp	x20, x19, [sp, #64]
  406b64:	ldp	x22, x21, [sp, #48]
  406b68:	ldp	x24, x23, [sp, #32]
  406b6c:	ldp	x29, x30, [sp, #16]
  406b70:	add	sp, sp, #0x50
  406b74:	ret
  406b78:	sub	sp, sp, #0x30
  406b7c:	stp	x29, x30, [sp, #16]
  406b80:	stp	x20, x19, [sp, #32]
  406b84:	add	x29, sp, #0x10
  406b88:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406b8c:	ldr	x20, [x8, #3504]
  406b90:	mov	x19, x0
  406b94:	cbz	x20, 406bbc <printf@plt+0x571c>
  406b98:	ldr	x8, [x20]
  406b9c:	add	x1, sp, #0x8
  406ba0:	add	x2, sp, #0x4
  406ba4:	mov	x0, x20
  406ba8:	ldr	x8, [x8, #32]
  406bac:	blr	x8
  406bb0:	cbnz	w0, 406bd8 <printf@plt+0x5738>
  406bb4:	ldr	x20, [x20, #8]
  406bb8:	cbnz	x20, 406b98 <printf@plt+0x56f8>
  406bbc:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406bc0:	add	x1, x1, #0x198
  406bc4:	mov	x0, x19
  406bc8:	mov	x2, x1
  406bcc:	mov	x3, x1
  406bd0:	bl	411750 <printf@plt+0x102b0>
  406bd4:	b	406bf8 <printf@plt+0x5758>
  406bd8:	ldr	x0, [sp, #8]
  406bdc:	ldr	w1, [sp, #4]
  406be0:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406be4:	add	x3, x3, #0x198
  406be8:	mov	x2, x19
  406bec:	mov	x4, x3
  406bf0:	mov	x5, x3
  406bf4:	bl	4117ec <printf@plt+0x1034c>
  406bf8:	bl	403f88 <printf@plt+0x2ae8>
  406bfc:	ldp	x20, x19, [sp, #32]
  406c00:	ldp	x29, x30, [sp, #16]
  406c04:	add	sp, sp, #0x30
  406c08:	ret
  406c0c:	sub	sp, sp, #0x40
  406c10:	stp	x29, x30, [sp, #16]
  406c14:	str	x21, [sp, #32]
  406c18:	stp	x20, x19, [sp, #48]
  406c1c:	add	x29, sp, #0x10
  406c20:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  406c24:	ldr	x8, [x8, #528]
  406c28:	mov	x20, x0
  406c2c:	cbz	x8, 406c54 <printf@plt+0x57b4>
  406c30:	adrp	x21, 42f000 <_Znam@GLIBCXX_3.4>
  406c34:	mov	w19, w1
  406c38:	add	x21, x21, #0x220
  406c3c:	mov	x0, x8
  406c40:	mov	x1, x20
  406c44:	bl	4013c0 <strcmp@plt>
  406c48:	cbz	w0, 406c80 <printf@plt+0x57e0>
  406c4c:	ldr	x8, [x21], #16
  406c50:	cbnz	x8, 406c3c <printf@plt+0x579c>
  406c54:	mov	x0, sp
  406c58:	mov	x1, x20
  406c5c:	bl	411500 <printf@plt+0x10060>
  406c60:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406c64:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  406c68:	add	x2, x2, #0x198
  406c6c:	add	x0, x0, #0x43b
  406c70:	mov	x1, sp
  406c74:	mov	x3, x2
  406c78:	bl	411750 <printf@plt+0x102b0>
  406c7c:	b	406c88 <printf@plt+0x57e8>
  406c80:	ldur	x8, [x21, #-8]
  406c84:	str	w19, [x8]
  406c88:	ldp	x20, x19, [sp, #48]
  406c8c:	ldr	x21, [sp, #32]
  406c90:	ldp	x29, x30, [sp, #16]
  406c94:	add	sp, sp, #0x40
  406c98:	ret
  406c9c:	sub	w8, w0, #0x2
  406ca0:	cmp	w0, #0x1
  406ca4:	csel	w0, w8, w0, gt
  406ca8:	ret
  406cac:	and	w0, w0, #0xfffffffe
  406cb0:	ret
  406cb4:	tbnz	w0, #31, 406cc4 <printf@plt+0x5824>
  406cb8:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  406cbc:	str	w0, [x8, #380]
  406cc0:	ret
  406cc4:	neg	w8, w0
  406cc8:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  406ccc:	str	w8, [x9, #384]
  406cd0:	ret
  406cd4:	sub	sp, sp, #0x30
  406cd8:	stp	x29, x30, [sp, #16]
  406cdc:	stp	x20, x19, [sp, #32]
  406ce0:	ldrb	w8, [x0]
  406ce4:	mov	x19, x0
  406ce8:	add	x29, sp, #0x10
  406cec:	cmp	w8, #0x2d
  406cf0:	b.eq	406d00 <printf@plt+0x5860>  // b.none
  406cf4:	cmp	w8, #0x2b
  406cf8:	mov	x20, x19
  406cfc:	b.ne	406d04 <printf@plt+0x5864>  // b.any
  406d00:	add	x20, x19, #0x1
  406d04:	add	x1, sp, #0x8
  406d08:	mov	w2, #0xa                   	// #10
  406d0c:	mov	x0, x20
  406d10:	bl	401270 <strtol@plt>
  406d14:	cmp	x0, #0x1
  406d18:	b.lt	406dac <printf@plt+0x590c>  // b.tstop
  406d1c:	mov	w8, #0x7fffffff            	// #2147483647
  406d20:	cmp	x0, x8
  406d24:	mov	w8, wzr
  406d28:	b.gt	406db0 <printf@plt+0x5910>
  406d2c:	ldr	x9, [sp, #8]
  406d30:	ldrb	w9, [x9]
  406d34:	cbnz	w9, 406db0 <printf@plt+0x5910>
  406d38:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406d3c:	cmp	x20, x19
  406d40:	b.ls	406d74 <printf@plt+0x58d4>  // b.plast
  406d44:	ldr	w9, [x8, #3648]
  406d48:	cbz	w9, 406d7c <printf@plt+0x58dc>
  406d4c:	ldrb	w10, [x19]
  406d50:	sxtw	x9, w9
  406d54:	cmp	w10, #0x2b
  406d58:	b.ne	406d94 <printf@plt+0x58f4>  // b.any
  406d5c:	mov	w10, #0x7fffffff            	// #2147483647
  406d60:	sub	x10, x10, x0
  406d64:	cmp	x10, x9
  406d68:	b.lt	406dac <printf@plt+0x590c>  // b.tstop
  406d6c:	add	w9, w9, w0
  406d70:	b	406da0 <printf@plt+0x5900>
  406d74:	str	w0, [x8, #3648]
  406d78:	b	406da4 <printf@plt+0x5904>
  406d7c:	mov	w9, #0xa                   	// #10
  406d80:	str	w9, [x8, #3648]
  406d84:	ldrb	w10, [x19]
  406d88:	sxtw	x9, w9
  406d8c:	cmp	w10, #0x2b
  406d90:	b.eq	406d5c <printf@plt+0x58bc>  // b.none
  406d94:	cmp	x0, x9
  406d98:	b.ge	406dac <printf@plt+0x590c>  // b.tcont
  406d9c:	sub	w9, w9, w0
  406da0:	str	w9, [x8, #3648]
  406da4:	mov	w8, #0x1                   	// #1
  406da8:	b	406db0 <printf@plt+0x5910>
  406dac:	mov	w8, wzr
  406db0:	ldp	x20, x19, [sp, #32]
  406db4:	ldp	x29, x30, [sp, #16]
  406db8:	mov	w0, w8
  406dbc:	add	sp, sp, #0x30
  406dc0:	ret
  406dc4:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  406dc8:	str	w0, [x8, #376]
  406dcc:	ret
  406dd0:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406dd4:	ldr	x8, [x8, #3624]
  406dd8:	adrp	x9, 417000 <_ZdlPvm@@Base+0x42fc>
  406ddc:	add	x9, x9, #0xb78
  406de0:	cmp	x8, #0x0
  406de4:	csel	x0, x9, x8, eq  // eq = none
  406de8:	ret
  406dec:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406df0:	ldr	x8, [x8, #3632]
  406df4:	adrp	x9, 415000 <_ZdlPvm@@Base+0x22fc>
  406df8:	add	x9, x9, #0x9fd
  406dfc:	cmp	x8, #0x0
  406e00:	csel	x0, x9, x8, eq  // eq = none
  406e04:	ret
  406e08:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406e0c:	ldr	x8, [x8, #3640]
  406e10:	adrp	x9, 415000 <_ZdlPvm@@Base+0x22fc>
  406e14:	add	x9, x9, #0x960
  406e18:	cmp	x8, #0x0
  406e1c:	csel	x0, x9, x8, eq  // eq = none
  406e20:	ret
  406e24:	stp	x29, x30, [sp, #-32]!
  406e28:	stp	x20, x19, [sp, #16]
  406e2c:	mov	x29, sp
  406e30:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406e34:	ldr	x8, [x20, #3624]
  406e38:	mov	x19, x0
  406e3c:	cbz	x8, 406e48 <printf@plt+0x59a8>
  406e40:	mov	x0, x8
  406e44:	bl	401390 <_ZdaPv@plt>
  406e48:	mov	x0, x19
  406e4c:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  406e50:	str	x0, [x20, #3624]
  406e54:	ldp	x20, x19, [sp, #16]
  406e58:	ldp	x29, x30, [sp], #32
  406e5c:	ret
  406e60:	stp	x29, x30, [sp, #-32]!
  406e64:	stp	x20, x19, [sp, #16]
  406e68:	mov	x29, sp
  406e6c:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406e70:	ldr	x8, [x20, #3632]
  406e74:	mov	x19, x0
  406e78:	cbz	x8, 406e84 <printf@plt+0x59e4>
  406e7c:	mov	x0, x8
  406e80:	bl	401390 <_ZdaPv@plt>
  406e84:	mov	x0, x19
  406e88:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  406e8c:	str	x0, [x20, #3632]
  406e90:	ldp	x20, x19, [sp, #16]
  406e94:	ldp	x29, x30, [sp], #32
  406e98:	ret
  406e9c:	stp	x29, x30, [sp, #-32]!
  406ea0:	stp	x20, x19, [sp, #16]
  406ea4:	mov	x29, sp
  406ea8:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406eac:	ldr	x8, [x20, #3640]
  406eb0:	mov	x19, x0
  406eb4:	cbz	x8, 406ec0 <printf@plt+0x5a20>
  406eb8:	mov	x0, x8
  406ebc:	bl	401390 <_ZdaPv@plt>
  406ec0:	mov	x0, x19
  406ec4:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  406ec8:	str	x0, [x20, #3640]
  406ecc:	ldp	x20, x19, [sp, #16]
  406ed0:	ldp	x29, x30, [sp], #32
  406ed4:	ret
  406ed8:	stp	x29, x30, [sp, #-16]!
  406edc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406ee0:	ldr	w8, [x8, #3472]
  406ee4:	mov	x29, sp
  406ee8:	cbz	w8, 406ef4 <printf@plt+0x5a54>
  406eec:	ldp	x29, x30, [sp], #16
  406ef0:	ret
  406ef4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  406ef8:	add	x0, x0, #0x7ae
  406efc:	bl	401210 <puts@plt>
  406f00:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  406f04:	add	x0, x0, #0x7bb
  406f08:	bl	401210 <puts@plt>
  406f0c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  406f10:	add	x0, x0, #0x7c1
  406f14:	ldp	x29, x30, [sp], #16
  406f18:	b	401210 <puts@plt>
  406f1c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406f20:	ldr	w8, [x8, #3472]
  406f24:	cbz	w8, 406f4c <printf@plt+0x5aac>
  406f28:	cmp	w8, #0x1
  406f2c:	b.ne	406f58 <printf@plt+0x5ab8>  // b.any
  406f30:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406f34:	ldr	w8, [x8, #3468]
  406f38:	cbnz	w8, 406f58 <printf@plt+0x5ab8>
  406f3c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406f40:	ldr	x1, [x8, #3408]
  406f44:	mov	w0, #0xa                   	// #10
  406f48:	b	401240 <putc@plt>
  406f4c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  406f50:	add	x0, x0, #0x7c8
  406f54:	b	401210 <puts@plt>
  406f58:	ret
  406f5c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406f60:	ldr	w8, [x8, #3472]
  406f64:	cbz	w8, 406f6c <printf@plt+0x5acc>
  406f68:	ret
  406f6c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  406f70:	add	x0, x0, #0x7ce
  406f74:	b	401210 <puts@plt>
  406f78:	stp	x29, x30, [sp, #-32]!
  406f7c:	stp	x20, x19, [sp, #16]
  406f80:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406f84:	ldr	w8, [x8, #3472]
  406f88:	mov	x19, x0
  406f8c:	mov	x29, sp
  406f90:	cmp	w8, #0x1
  406f94:	b.eq	406fcc <printf@plt+0x5b2c>  // b.none
  406f98:	cbnz	w8, 407004 <printf@plt+0x5b64>
  406f9c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  406fa0:	add	x0, x0, #0x7d8
  406fa4:	bl	401210 <puts@plt>
  406fa8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  406fac:	add	x0, x0, #0x457
  406fb0:	mov	x1, x19
  406fb4:	bl	4014a0 <printf@plt>
  406fb8:	ldp	x20, x19, [sp, #16]
  406fbc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  406fc0:	add	x0, x0, #0x7dc
  406fc4:	ldp	x29, x30, [sp], #32
  406fc8:	b	401210 <puts@plt>
  406fcc:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406fd0:	ldr	x1, [x20, #3408]
  406fd4:	mov	x0, x19
  406fd8:	bl	4011f0 <fputs@plt>
  406fdc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406fe0:	ldr	w8, [x8, #3468]
  406fe4:	cbz	w8, 407004 <printf@plt+0x5b64>
  406fe8:	ldrb	w8, [x19]
  406fec:	cbz	w8, 407004 <printf@plt+0x5b64>
  406ff0:	ldr	x1, [x20, #3408]
  406ff4:	ldp	x20, x19, [sp, #16]
  406ff8:	mov	w0, #0xa                   	// #10
  406ffc:	ldp	x29, x30, [sp], #32
  407000:	b	401240 <putc@plt>
  407004:	ldp	x20, x19, [sp, #16]
  407008:	ldp	x29, x30, [sp], #32
  40700c:	ret
  407010:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  407014:	str	w0, [x8, #388]
  407018:	ret
  40701c:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  407020:	ldr	w2, [x8, #388]
  407024:	tbnz	w2, #31, 407040 <printf@plt+0x5ba0>
  407028:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40702c:	ldr	w1, [x8, #376]
  407030:	tbnz	w1, #31, 407054 <printf@plt+0x5bb4>
  407034:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407038:	add	x0, x0, #0x463
  40703c:	b	4014a0 <printf@plt>
  407040:	mov	w2, wzr
  407044:	str	wzr, [x8, #388]
  407048:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40704c:	ldr	w1, [x8, #376]
  407050:	tbz	w1, #31, 407034 <printf@plt+0x5b94>
  407054:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407058:	add	x0, x0, #0x476
  40705c:	mov	w1, w2
  407060:	b	4014a0 <printf@plt>
  407064:	adrp	x8, 416000 <_ZdlPvm@@Base+0x32fc>
  407068:	add	x8, x8, #0x960
  40706c:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  407070:	str	x8, [x0]
  407074:	ldr	w8, [x9, #3660]
  407078:	add	w10, w8, #0x1
  40707c:	str	w10, [x9, #3660]
  407080:	stp	wzr, w8, [x0, #8]
  407084:	ret
  407088:	brk	#0x1
  40708c:	sub	sp, sp, #0x60
  407090:	stp	x29, x30, [sp, #16]
  407094:	str	x25, [sp, #32]
  407098:	stp	x24, x23, [sp, #48]
  40709c:	stp	x22, x21, [sp, #64]
  4070a0:	stp	x20, x19, [sp, #80]
  4070a4:	add	x29, sp, #0x10
  4070a8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4070ac:	ldr	w8, [x8, #3472]
  4070b0:	mov	x19, x0
  4070b4:	cmp	w8, #0x1
  4070b8:	b.eq	407204 <printf@plt+0x5d64>  // b.none
  4070bc:	cbnz	w8, 407248 <printf@plt+0x5da8>
  4070c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4070c4:	add	x0, x0, #0x7e0
  4070c8:	bl	401210 <puts@plt>
  4070cc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4070d0:	add	x0, x0, #0x7f2
  4070d4:	bl	401210 <puts@plt>
  4070d8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4070dc:	add	x0, x0, #0x7f6
  4070e0:	bl	401210 <puts@plt>
  4070e4:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4070e8:	ldr	x8, [x21, #3624]
  4070ec:	adrp	x22, 417000 <_ZdlPvm@@Base+0x42fc>
  4070f0:	add	x22, x22, #0xb78
  4070f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4070f8:	cmp	x8, #0x0
  4070fc:	csel	x1, x22, x8, eq  // eq = none
  407100:	add	x0, x0, #0x493
  407104:	bl	4014a0 <printf@plt>
  407108:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40710c:	add	x0, x0, #0x809
  407110:	bl	401210 <puts@plt>
  407114:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  407118:	ldr	w2, [x8, #3648]
  40711c:	cmp	w2, #0x1
  407120:	b.lt	40715c <printf@plt+0x5cbc>  // b.tstop
  407124:	adrp	x1, 414000 <_ZdlPvm@@Base+0x12fc>
  407128:	add	x1, x1, #0x564
  40712c:	add	x0, sp, #0x4
  407130:	bl	4012e0 <sprintf@plt>
  407134:	mov	w0, #0x20                  	// #32
  407138:	bl	412c54 <_Znwm@@Base>
  40713c:	mov	x20, x0
  407140:	add	x0, sp, #0x4
  407144:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  407148:	mov	x1, x0
  40714c:	mov	x0, x20
  407150:	mov	x2, x19
  407154:	bl	40d46c <printf@plt+0xbfcc>
  407158:	mov	x19, x20
  40715c:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x12a8>
  407160:	ldr	x8, [x23, #3632]
  407164:	adrp	x24, 415000 <_ZdlPvm@@Base+0x22fc>
  407168:	add	x24, x24, #0x9fd
  40716c:	adrp	x25, 432000 <stderr@@GLIBC_2.17+0x12a8>
  407170:	cmp	x8, #0x0
  407174:	csel	x8, x24, x8, eq  // eq = none
  407178:	str	x8, [x25, #3616]
  40717c:	ldr	x8, [x19]
  407180:	mov	x0, x19
  407184:	mov	w1, wzr
  407188:	ldr	x8, [x8, #112]
  40718c:	blr	x8
  407190:	ldr	x8, [x19]
  407194:	mov	w1, #0x3                   	// #3
  407198:	mov	x0, x19
  40719c:	ldr	x8, [x8, #24]
  4071a0:	blr	x8
  4071a4:	mov	w20, w0
  4071a8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4071ac:	add	x0, x0, #0x81c
  4071b0:	bl	401210 <puts@plt>
  4071b4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4071b8:	add	x0, x0, #0x82c
  4071bc:	bl	401210 <puts@plt>
  4071c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4071c4:	add	x0, x0, #0x49b
  4071c8:	mov	w1, w20
  4071cc:	bl	4014a0 <printf@plt>
  4071d0:	cbz	w20, 407270 <printf@plt+0x5dd0>
  4071d4:	cmp	w20, #0x2
  4071d8:	b.eq	407250 <printf@plt+0x5db0>  // b.none
  4071dc:	cmp	w20, #0x1
  4071e0:	b.ne	407260 <printf@plt+0x5dc0>  // b.any
  4071e4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4071e8:	add	x0, x0, #0x928
  4071ec:	bl	401210 <puts@plt>
  4071f0:	ldr	w1, [x19, #12]
  4071f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4071f8:	add	x0, x0, #0x4a6
  4071fc:	bl	4014a0 <printf@plt>
  407200:	b	407270 <printf@plt+0x5dd0>
  407204:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407208:	ldr	w8, [x8, #3468]
  40720c:	cbz	w8, 40721c <printf@plt+0x5d7c>
  407210:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407214:	add	x0, x0, #0x575
  407218:	bl	4014a0 <printf@plt>
  40721c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407220:	add	x0, x0, #0x57e
  407224:	bl	4014a0 <printf@plt>
  407228:	ldr	x8, [x19]
  40722c:	mov	x0, x19
  407230:	ldr	x8, [x8, #48]
  407234:	blr	x8
  407238:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40723c:	add	x0, x0, #0x585
  407240:	bl	4014a0 <printf@plt>
  407244:	b	407328 <printf@plt+0x5e88>
  407248:	cbnz	x19, 407328 <printf@plt+0x5e88>
  40724c:	b	407338 <printf@plt+0x5e98>
  407250:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407254:	add	x0, x0, #0x8f9
  407258:	bl	401210 <puts@plt>
  40725c:	b	407270 <printf@plt+0x5dd0>
  407260:	adrp	x1, 416000 <_ZdlPvm@@Base+0x32fc>
  407264:	add	x1, x1, #0x4bd
  407268:	mov	w0, #0x13e                 	// #318
  40726c:	bl	4110a4 <printf@plt+0xfc04>
  407270:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407274:	add	x0, x0, #0x83b
  407278:	bl	401210 <puts@plt>
  40727c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407280:	add	x0, x0, #0x4d5
  407284:	bl	4014a0 <printf@plt>
  407288:	ldr	x8, [x21, #3624]
  40728c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407290:	add	x0, x0, #0x4eb
  407294:	cmp	x8, #0x0
  407298:	csel	x1, x22, x8, eq  // eq = none
  40729c:	bl	4014a0 <printf@plt>
  4072a0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4072a4:	add	x0, x0, #0x4f2
  4072a8:	bl	4014a0 <printf@plt>
  4072ac:	ldr	x8, [x23, #3632]
  4072b0:	mov	x0, x19
  4072b4:	cmp	x8, #0x0
  4072b8:	csel	x8, x24, x8, eq  // eq = none
  4072bc:	str	x8, [x25, #3616]
  4072c0:	ldr	x8, [x19]
  4072c4:	ldr	x8, [x8, #48]
  4072c8:	blr	x8
  4072cc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4072d0:	add	x0, x0, #0x8ed
  4072d4:	bl	401210 <puts@plt>
  4072d8:	cmp	w20, #0x2
  4072dc:	b.ne	4072f0 <printf@plt+0x5e50>  // b.any
  4072e0:	ldr	w1, [x19, #12]
  4072e4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4072e8:	add	x0, x0, #0x503
  4072ec:	bl	4014a0 <printf@plt>
  4072f0:	mov	x0, x19
  4072f4:	bl	407370 <printf@plt+0x5ed0>
  4072f8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4072fc:	ldr	w8, [x8, #3444]
  407300:	cbnz	w8, 407328 <printf@plt+0x5e88>
  407304:	ldr	w1, [x19, #12]
  407308:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40730c:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  407310:	ldr	w2, [x8, #396]
  407314:	ldr	w4, [x9, #400]
  407318:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40731c:	add	x0, x0, #0x54c
  407320:	mov	w3, w1
  407324:	bl	4014a0 <printf@plt>
  407328:	ldr	x8, [x19]
  40732c:	mov	x0, x19
  407330:	ldr	x8, [x8, #16]
  407334:	blr	x8
  407338:	ldp	x20, x19, [sp, #80]
  40733c:	ldp	x22, x21, [sp, #64]
  407340:	ldp	x24, x23, [sp, #48]
  407344:	ldr	x25, [sp, #32]
  407348:	ldp	x29, x30, [sp, #16]
  40734c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  407350:	str	wzr, [x8, #3660]
  407354:	add	sp, sp, #0x60
  407358:	ret
  40735c:	mov	x19, x0
  407360:	mov	x0, x20
  407364:	bl	412cf8 <_ZdlPv@@Base>
  407368:	mov	x0, x19
  40736c:	bl	401440 <_Unwind_Resume@plt>
  407370:	stp	x29, x30, [sp, #-48]!
  407374:	stp	x20, x19, [sp, #32]
  407378:	mov	x19, x0
  40737c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407380:	add	x0, x0, #0x93d
  407384:	str	x21, [sp, #16]
  407388:	mov	x29, sp
  40738c:	bl	401210 <puts@plt>
  407390:	adrp	x20, 42f000 <_Znam@GLIBCXX_3.4>
  407394:	adrp	x21, 42f000 <_Znam@GLIBCXX_3.4>
  407398:	ldr	w8, [x20, #380]
  40739c:	ldr	w1, [x21, #384]
  4073a0:	tst	w1, w8
  4073a4:	b.lt	4073f4 <printf@plt+0x5f54>  // b.tstop
  4073a8:	cmp	w8, #0x1
  4073ac:	b.lt	4073c4 <printf@plt+0x5f24>  // b.tstop
  4073b0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4073b4:	add	x0, x0, #0x58d
  4073b8:	mov	w1, w8
  4073bc:	bl	4014a0 <printf@plt>
  4073c0:	ldr	w1, [x21, #384]
  4073c4:	cmp	w1, #0x1
  4073c8:	b.lt	4073d8 <printf@plt+0x5f38>  // b.tstop
  4073cc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4073d0:	add	x0, x0, #0x5ab
  4073d4:	bl	4014a0 <printf@plt>
  4073d8:	mov	w8, #0xffffffff            	// #-1
  4073dc:	str	w8, [x21, #384]
  4073e0:	str	w8, [x20, #380]
  4073e4:	ldp	x20, x19, [sp, #32]
  4073e8:	ldr	x21, [sp, #16]
  4073ec:	ldp	x29, x30, [sp], #48
  4073f0:	ret
  4073f4:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  4073f8:	ldr	w1, [x19, #12]
  4073fc:	ldr	w2, [x8, #396]
  407400:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407404:	add	x0, x0, #0x5c8
  407408:	mov	w3, w1
  40740c:	mov	w4, w2
  407410:	bl	4014a0 <printf@plt>
  407414:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  407418:	ldr	w1, [x19, #12]
  40741c:	ldr	w2, [x8, #400]
  407420:	ldp	x20, x19, [sp, #32]
  407424:	ldr	x21, [sp, #16]
  407428:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40742c:	add	x0, x0, #0x603
  407430:	mov	w3, w1
  407434:	mov	w4, w2
  407438:	ldp	x29, x30, [sp], #48
  40743c:	b	4014a0 <printf@plt>
  407440:	stp	x29, x30, [sp, #-32]!
  407444:	ldr	w1, [x0, #12]
  407448:	str	x19, [sp, #16]
  40744c:	mov	x19, x0
  407450:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407454:	add	x0, x0, #0x63b
  407458:	mov	x29, sp
  40745c:	bl	4014a0 <printf@plt>
  407460:	ldr	w1, [x19, #12]
  407464:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407468:	add	x0, x0, #0x647
  40746c:	bl	4014a0 <printf@plt>
  407470:	ldr	w1, [x19, #12]
  407474:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407478:	add	x0, x0, #0x653
  40747c:	bl	4014a0 <printf@plt>
  407480:	ldr	x19, [sp, #16]
  407484:	mov	w0, wzr
  407488:	ldp	x29, x30, [sp], #32
  40748c:	ret
  407490:	ldr	w1, [x0, #12]
  407494:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407498:	add	x0, x0, #0x65f
  40749c:	b	4014a0 <printf@plt>
  4074a0:	ldr	w1, [x0, #12]
  4074a4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4074a8:	add	x0, x0, #0x66b
  4074ac:	b	4014a0 <printf@plt>
  4074b0:	ret
  4074b4:	ret
  4074b8:	mov	w0, wzr
  4074bc:	ret
  4074c0:	mov	w0, wzr
  4074c4:	ret
  4074c8:	mov	w0, wzr
  4074cc:	ret
  4074d0:	ret
  4074d4:	ret
  4074d8:	stp	x29, x30, [sp, #-32]!
  4074dc:	stp	x20, x19, [sp, #16]
  4074e0:	mov	x29, sp
  4074e4:	mov	x20, x0
  4074e8:	mov	w0, #0x50                  	// #80
  4074ec:	mov	x19, x1
  4074f0:	bl	4011e0 <_Znam@plt>
  4074f4:	movi	v0.2d, #0x0
  4074f8:	mov	w8, #0xa                   	// #10
  4074fc:	mov	w9, #0x1                   	// #1
  407500:	str	x0, [x20, #8]
  407504:	str	xzr, [x0, #72]
  407508:	stur	q0, [x0, #8]
  40750c:	stur	q0, [x0, #24]
  407510:	stur	q0, [x0, #40]
  407514:	stur	q0, [x0, #56]
  407518:	str	w8, [x20]
  40751c:	str	w9, [x20, #16]
  407520:	str	x19, [x0]
  407524:	ldp	x20, x19, [sp, #16]
  407528:	ldp	x29, x30, [sp], #32
  40752c:	ret
  407530:	stp	x29, x30, [sp, #-64]!
  407534:	str	x23, [sp, #16]
  407538:	stp	x22, x21, [sp, #32]
  40753c:	stp	x20, x19, [sp, #48]
  407540:	mov	x29, sp
  407544:	ldr	w22, [x0, #16]
  407548:	ldrsw	x8, [x0]
  40754c:	mov	x19, x0
  407550:	mov	x20, x1
  407554:	cmp	w22, w8
  407558:	b.lt	40759c <printf@plt+0x60fc>  // b.tstop
  40755c:	ldr	x21, [x19, #8]
  407560:	lsl	x9, x8, #1
  407564:	lsl	x8, x8, #4
  407568:	cmp	xzr, x9, lsr #61
  40756c:	csinv	x0, x8, xzr, eq  // eq = none
  407570:	sxtw	x23, w22
  407574:	str	w9, [x19]
  407578:	bl	4011e0 <_Znam@plt>
  40757c:	lsl	x2, x23, #3
  407580:	mov	x1, x21
  407584:	str	x0, [x19, #8]
  407588:	bl	401200 <memcpy@plt>
  40758c:	cbz	x21, 40759c <printf@plt+0x60fc>
  407590:	mov	x0, x21
  407594:	bl	401390 <_ZdaPv@plt>
  407598:	ldr	w22, [x19, #16]
  40759c:	ldr	x8, [x19, #8]
  4075a0:	add	w9, w22, #0x1
  4075a4:	str	w9, [x19, #16]
  4075a8:	ldr	x23, [sp, #16]
  4075ac:	str	x20, [x8, w22, sxtw #3]
  4075b0:	ldp	x20, x19, [sp, #48]
  4075b4:	ldp	x22, x21, [sp, #32]
  4075b8:	ldp	x29, x30, [sp], #64
  4075bc:	ret
  4075c0:	stp	x29, x30, [sp, #-32]!
  4075c4:	stp	x20, x19, [sp, #16]
  4075c8:	ldr	w9, [x0, #16]
  4075cc:	mov	x19, x0
  4075d0:	ldr	x0, [x0, #8]
  4075d4:	mov	x29, sp
  4075d8:	cmp	w9, #0x1
  4075dc:	b.lt	407618 <printf@plt+0x6178>  // b.tstop
  4075e0:	mov	x20, xzr
  4075e4:	b	4075f4 <printf@plt+0x6154>
  4075e8:	add	x20, x20, #0x1
  4075ec:	cmp	x20, w9, sxtw
  4075f0:	b.ge	407618 <printf@plt+0x6178>  // b.tcont
  4075f4:	ldr	x8, [x0, x20, lsl #3]
  4075f8:	cbz	x8, 4075e8 <printf@plt+0x6148>
  4075fc:	ldr	x9, [x8]
  407600:	mov	x0, x8
  407604:	ldr	x9, [x9, #16]
  407608:	blr	x9
  40760c:	ldr	w9, [x19, #16]
  407610:	ldr	x0, [x19, #8]
  407614:	b	4075e8 <printf@plt+0x6148>
  407618:	cbz	x0, 407628 <printf@plt+0x6188>
  40761c:	ldp	x20, x19, [sp, #16]
  407620:	ldp	x29, x30, [sp], #32
  407624:	b	401390 <_ZdaPv@plt>
  407628:	ldp	x20, x19, [sp, #16]
  40762c:	ldp	x29, x30, [sp], #32
  407630:	ret
  407634:	stp	x29, x30, [sp, #-48]!
  407638:	str	x21, [sp, #16]
  40763c:	stp	x20, x19, [sp, #32]
  407640:	mov	x29, sp
  407644:	ldr	w8, [x0, #16]
  407648:	cmp	w8, #0x1
  40764c:	b.lt	407684 <printf@plt+0x61e4>  // b.tstop
  407650:	mov	x19, x0
  407654:	mov	w20, w1
  407658:	mov	x21, xzr
  40765c:	ldr	x8, [x19, #8]
  407660:	mov	w1, w20
  407664:	ldr	x0, [x8, x21, lsl #3]
  407668:	ldr	x8, [x0]
  40766c:	ldr	x8, [x8, #112]
  407670:	blr	x8
  407674:	ldrsw	x8, [x19, #16]
  407678:	add	x21, x21, #0x1
  40767c:	cmp	x21, x8
  407680:	b.lt	40765c <printf@plt+0x61bc>  // b.tstop
  407684:	ldp	x20, x19, [sp, #32]
  407688:	ldr	x21, [sp, #16]
  40768c:	ldp	x29, x30, [sp], #48
  407690:	ret
  407694:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  407698:	ldr	w9, [x8, #3660]
  40769c:	adrp	x10, 416000 <_ZdlPvm@@Base+0x32fc>
  4076a0:	add	x10, x10, #0x9e8
  4076a4:	add	w11, w9, #0x1
  4076a8:	str	w11, [x8, #3660]
  4076ac:	stp	wzr, w9, [x0, #8]
  4076b0:	str	x10, [x0]
  4076b4:	str	x1, [x0, #16]
  4076b8:	ldr	w8, [x1, #8]
  4076bc:	str	w8, [x0, #8]
  4076c0:	ret
  4076c4:	mov	x8, x0
  4076c8:	ldr	x0, [x0, #16]
  4076cc:	adrp	x9, 416000 <_ZdlPvm@@Base+0x32fc>
  4076d0:	add	x9, x9, #0x9e8
  4076d4:	str	x9, [x8]
  4076d8:	cbz	x0, 4076e8 <printf@plt+0x6248>
  4076dc:	ldr	x8, [x0]
  4076e0:	ldr	x1, [x8, #16]
  4076e4:	br	x1
  4076e8:	ret
  4076ec:	brk	#0x1
  4076f0:	stp	x29, x30, [sp, #-32]!
  4076f4:	stp	x20, x19, [sp, #16]
  4076f8:	mov	x29, sp
  4076fc:	mov	x19, x0
  407700:	ldr	x0, [x0, #16]
  407704:	ldr	x8, [x0]
  407708:	ldr	x8, [x8, #24]
  40770c:	blr	x8
  407710:	ldr	x8, [x19, #16]
  407714:	ldr	w1, [x19, #12]
  407718:	mov	w20, w0
  40771c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407720:	ldr	w2, [x8, #12]
  407724:	add	x0, x0, #0x677
  407728:	bl	4014a0 <printf@plt>
  40772c:	ldr	x8, [x19, #16]
  407730:	ldr	w1, [x19, #12]
  407734:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407738:	add	x0, x0, #0x68b
  40773c:	ldr	w2, [x8, #12]
  407740:	bl	4014a0 <printf@plt>
  407744:	ldr	x8, [x19, #16]
  407748:	ldr	w1, [x19, #12]
  40774c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407750:	add	x0, x0, #0x69e
  407754:	ldr	w2, [x8, #12]
  407758:	bl	4014a0 <printf@plt>
  40775c:	mov	w0, w20
  407760:	ldp	x20, x19, [sp, #16]
  407764:	ldp	x29, x30, [sp], #32
  407768:	ret
  40776c:	stp	x29, x30, [sp, #-32]!
  407770:	str	x19, [sp, #16]
  407774:	mov	x29, sp
  407778:	mov	x19, x0
  40777c:	ldr	x0, [x0, #16]
  407780:	ldr	x8, [x0]
  407784:	ldr	x8, [x8, #32]
  407788:	blr	x8
  40778c:	ldr	x8, [x19, #16]
  407790:	ldr	w1, [x19, #12]
  407794:	ldr	x19, [sp, #16]
  407798:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40779c:	ldr	w2, [x8, #12]
  4077a0:	add	x0, x0, #0x6b1
  4077a4:	ldp	x29, x30, [sp], #32
  4077a8:	b	4014a0 <printf@plt>
  4077ac:	stp	x29, x30, [sp, #-32]!
  4077b0:	str	x19, [sp, #16]
  4077b4:	mov	x29, sp
  4077b8:	mov	x19, x0
  4077bc:	ldr	x0, [x0, #16]
  4077c0:	ldr	x8, [x0]
  4077c4:	ldr	x8, [x8, #40]
  4077c8:	blr	x8
  4077cc:	ldr	x8, [x19, #16]
  4077d0:	ldr	w1, [x19, #12]
  4077d4:	ldr	x19, [sp, #16]
  4077d8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4077dc:	ldr	w2, [x8, #12]
  4077e0:	add	x0, x0, #0x6c4
  4077e4:	ldp	x29, x30, [sp], #32
  4077e8:	b	4014a0 <printf@plt>
  4077ec:	ldr	x0, [x0, #16]
  4077f0:	ldr	x8, [x0]
  4077f4:	ldr	x2, [x8, #112]
  4077f8:	br	x2
  4077fc:	stp	x29, x30, [sp, #-32]!
  407800:	str	x19, [sp, #16]
  407804:	mov	x29, sp
  407808:	ldr	w1, [x0, #12]
  40780c:	mov	x19, x0
  407810:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407814:	add	x0, x0, #0x6d8
  407818:	bl	4014a0 <printf@plt>
  40781c:	ldr	x8, [x19]
  407820:	mov	x0, x19
  407824:	ldr	x8, [x8, #48]
  407828:	blr	x8
  40782c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  407830:	add	x0, x0, #0xee2
  407834:	bl	401210 <puts@plt>
  407838:	ldr	w1, [x19, #12]
  40783c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407840:	add	x0, x0, #0x6e9
  407844:	bl	4014a0 <printf@plt>
  407848:	ldr	w1, [x19, #12]
  40784c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407850:	add	x0, x0, #0x6fe
  407854:	bl	4014a0 <printf@plt>
  407858:	ldr	w1, [x19, #12]
  40785c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407860:	add	x0, x0, #0x715
  407864:	bl	4014a0 <printf@plt>
  407868:	ldr	w1, [x19, #12]
  40786c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407870:	add	x0, x0, #0x72c
  407874:	bl	4014a0 <printf@plt>
  407878:	ldr	x19, [sp, #16]
  40787c:	mov	w0, wzr
  407880:	ldp	x29, x30, [sp], #32
  407884:	ret
  407888:	ret
  40788c:	ret
  407890:	mov	w0, wzr
  407894:	ret
  407898:	mov	w0, #0x1                   	// #1
  40789c:	ret
  4078a0:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4078a4:	ldr	w9, [x8, #3660]
  4078a8:	adrp	x10, 416000 <_ZdlPvm@@Base+0x32fc>
  4078ac:	add	x10, x10, #0xa70
  4078b0:	add	w11, w9, #0x1
  4078b4:	str	w11, [x8, #3660]
  4078b8:	stp	wzr, w9, [x0, #8]
  4078bc:	str	x10, [x0]
  4078c0:	str	x1, [x0, #16]
  4078c4:	ret
  4078c8:	ldr	x8, [x0, #16]
  4078cc:	adrp	x9, 416000 <_ZdlPvm@@Base+0x32fc>
  4078d0:	add	x9, x9, #0xa70
  4078d4:	str	x9, [x0]
  4078d8:	mov	x0, x8
  4078dc:	b	401280 <free@plt>
  4078e0:	stp	x29, x30, [sp, #-32]!
  4078e4:	str	x19, [sp, #16]
  4078e8:	mov	x19, x0
  4078ec:	ldr	x0, [x0, #16]
  4078f0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x32fc>
  4078f4:	add	x8, x8, #0xa70
  4078f8:	mov	x29, sp
  4078fc:	str	x8, [x19]
  407900:	bl	401280 <free@plt>
  407904:	mov	x0, x19
  407908:	ldr	x19, [sp, #16]
  40790c:	ldp	x29, x30, [sp], #32
  407910:	b	412cf8 <_ZdlPv@@Base>
  407914:	stp	x29, x30, [sp, #-32]!
  407918:	stp	x20, x19, [sp, #16]
  40791c:	mov	x19, x0
  407920:	ldr	x0, [x0, #16]
  407924:	mov	x29, sp
  407928:	cbz	x0, 407954 <printf@plt+0x64b4>
  40792c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407930:	ldr	w8, [x8, #3472]
  407934:	cmp	w8, #0x1
  407938:	b.eq	407960 <printf@plt+0x64c0>  // b.none
  40793c:	cbnz	w8, 407954 <printf@plt+0x64b4>
  407940:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407944:	ldr	x1, [x8, #3408]
  407948:	ldp	x20, x19, [sp, #16]
  40794c:	ldp	x29, x30, [sp], #32
  407950:	b	4011f0 <fputs@plt>
  407954:	ldp	x20, x19, [sp, #16]
  407958:	ldp	x29, x30, [sp], #32
  40795c:	ret
  407960:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407964:	ldr	x3, [x20, #3408]
  407968:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40796c:	add	x0, x0, #0x73f
  407970:	mov	w1, #0x7                   	// #7
  407974:	mov	w2, #0x1                   	// #1
  407978:	bl	401430 <fwrite@plt>
  40797c:	ldr	x0, [x19, #16]
  407980:	ldr	x1, [x20, #3408]
  407984:	bl	4011f0 <fputs@plt>
  407988:	ldr	x3, [x20, #3408]
  40798c:	ldp	x20, x19, [sp, #16]
  407990:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407994:	add	x0, x0, #0x79f
  407998:	mov	w1, #0x8                   	// #8
  40799c:	mov	w2, #0x1                   	// #1
  4079a0:	ldp	x29, x30, [sp], #32
  4079a4:	b	401430 <fwrite@plt>
  4079a8:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4079ac:	ldr	w9, [x8, #3660]
  4079b0:	adrp	x10, 416000 <_ZdlPvm@@Base+0x32fc>
  4079b4:	add	x10, x10, #0xaf8
  4079b8:	add	w11, w9, #0x1
  4079bc:	str	w11, [x8, #3660]
  4079c0:	str	x10, [x0]
  4079c4:	stp	wzr, w9, [x0, #8]
  4079c8:	str	wzr, [x0, #16]
  4079cc:	ret
  4079d0:	ldr	w8, [x0, #16]
  4079d4:	cbz	w8, 4079dc <printf@plt+0x653c>
  4079d8:	ret
  4079dc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4079e0:	add	x0, x0, #0x747
  4079e4:	b	4014a0 <printf@plt>
  4079e8:	cmp	w1, #0x1
  4079ec:	b.lt	407a2c <printf@plt+0x658c>  // b.tstop
  4079f0:	stp	x29, x30, [sp, #-32]!
  4079f4:	str	x19, [sp, #16]
  4079f8:	mov	x29, sp
  4079fc:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  407a00:	mov	x19, x0
  407a04:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407a08:	add	x1, x1, #0x198
  407a0c:	add	x0, x0, #0x74a
  407a10:	mov	x2, x1
  407a14:	mov	x3, x1
  407a18:	bl	411750 <printf@plt+0x102b0>
  407a1c:	mov	w8, #0x1                   	// #1
  407a20:	str	w8, [x19, #16]
  407a24:	ldr	x19, [sp, #16]
  407a28:	ldp	x29, x30, [sp], #32
  407a2c:	ret
  407a30:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  407a34:	ldr	w9, [x8, #3660]
  407a38:	adrp	x10, 416000 <_ZdlPvm@@Base+0x32fc>
  407a3c:	add	x10, x10, #0xb80
  407a40:	mov	w11, #0x8                   	// #8
  407a44:	add	w12, w9, #0x1
  407a48:	str	w12, [x8, #3660]
  407a4c:	str	x10, [x0]
  407a50:	stp	w11, w9, [x0, #8]
  407a54:	ret
  407a58:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407a5c:	ldr	w8, [x8, #3472]
  407a60:	cmp	w8, #0x1
  407a64:	b.eq	407a80 <printf@plt+0x65e0>  // b.none
  407a68:	cbnz	w8, 407a8c <printf@plt+0x65ec>
  407a6c:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  407a70:	ldr	w1, [x8, #432]
  407a74:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407a78:	add	x0, x0, #0x76f
  407a7c:	b	4014a0 <printf@plt>
  407a80:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407a84:	add	x0, x0, #0x777
  407a88:	b	4014a0 <printf@plt>
  407a8c:	ret
  407a90:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  407a94:	ldr	w9, [x8, #3660]
  407a98:	adrp	x10, 416000 <_ZdlPvm@@Base+0x32fc>
  407a9c:	add	x10, x10, #0xc08
  407aa0:	mov	w11, #0x8                   	// #8
  407aa4:	add	w12, w9, #0x1
  407aa8:	str	w12, [x8, #3660]
  407aac:	str	x10, [x0]
  407ab0:	stp	w11, w9, [x0, #8]
  407ab4:	ret
  407ab8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407abc:	ldr	w8, [x8, #3472]
  407ac0:	cmp	w8, #0x1
  407ac4:	b.eq	407ae0 <printf@plt+0x6640>  // b.none
  407ac8:	cbnz	w8, 407aec <printf@plt+0x664c>
  407acc:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  407ad0:	ldr	w1, [x8, #424]
  407ad4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407ad8:	add	x0, x0, #0x76f
  407adc:	b	4014a0 <printf@plt>
  407ae0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407ae4:	add	x0, x0, #0x78d
  407ae8:	b	4014a0 <printf@plt>
  407aec:	ret
  407af0:	stp	x29, x30, [sp, #-48]!
  407af4:	stp	x22, x21, [sp, #16]
  407af8:	stp	x20, x19, [sp, #32]
  407afc:	mov	x29, sp
  407b00:	ldr	x8, [x0, #8]
  407b04:	mov	x19, x0
  407b08:	mov	x20, x1
  407b0c:	ldr	x0, [x8]
  407b10:	ldr	x8, [x0]
  407b14:	ldr	x8, [x8]
  407b18:	blr	x8
  407b1c:	ldr	w8, [x19, #16]
  407b20:	cmp	w8, #0x2
  407b24:	b.ge	407b38 <printf@plt+0x6698>  // b.tcont
  407b28:	ldp	x20, x19, [sp, #32]
  407b2c:	ldp	x22, x21, [sp, #16]
  407b30:	ldp	x29, x30, [sp], #48
  407b34:	ret
  407b38:	mov	w21, #0x1                   	// #1
  407b3c:	adrp	x22, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407b40:	ldr	x1, [x22, #3416]
  407b44:	mov	x0, x20
  407b48:	bl	4011f0 <fputs@plt>
  407b4c:	ldr	x8, [x19, #8]
  407b50:	ldr	x0, [x8, x21, lsl #3]
  407b54:	ldr	x8, [x0]
  407b58:	ldr	x8, [x8]
  407b5c:	blr	x8
  407b60:	ldrsw	x8, [x19, #16]
  407b64:	add	x21, x21, #0x1
  407b68:	cmp	x21, x8
  407b6c:	b.ge	407b28 <printf@plt+0x6688>  // b.tcont
  407b70:	b	407b40 <printf@plt+0x66a0>
  407b74:	ldr	x8, [x0, #16]
  407b78:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407b7c:	ldr	x0, [x9, #3416]
  407b80:	adrp	x10, 415000 <_ZdlPvm@@Base+0x22fc>
  407b84:	add	x10, x10, #0x5f5
  407b88:	cmp	x8, #0x0
  407b8c:	adrp	x1, 419000 <_ZdlPvm@@Base+0x62fc>
  407b90:	csel	x2, x10, x8, eq  // eq = none
  407b94:	add	x1, x1, #0xa04
  407b98:	b	401230 <fprintf@plt>
  407b9c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407ba0:	ldr	x1, [x8, #3416]
  407ba4:	mov	w0, #0x5e                  	// #94
  407ba8:	b	401340 <fputc@plt>
  407bac:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407bb0:	ldr	x1, [x8, #3416]
  407bb4:	mov	w0, #0x7e                  	// #126
  407bb8:	b	401340 <fputc@plt>
  407bbc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407bc0:	ldr	x3, [x8, #3416]
  407bc4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407bc8:	add	x0, x0, #0x7a8
  407bcc:	mov	w1, #0x5                   	// #5
  407bd0:	mov	w2, #0x1                   	// #1
  407bd4:	b	401430 <fwrite@plt>
  407bd8:	ret
  407bdc:	brk	#0x1
  407be0:	b	412cf8 <_ZdlPv@@Base>
  407be4:	b	412cf8 <_ZdlPv@@Base>
  407be8:	b	412cf8 <_ZdlPv@@Base>
  407bec:	stp	x29, x30, [sp, #-48]!
  407bf0:	stp	x22, x21, [sp, #16]
  407bf4:	stp	x20, x19, [sp, #32]
  407bf8:	mov	x29, sp
  407bfc:	mov	x20, x0
  407c00:	mov	w0, #0x28                  	// #40
  407c04:	mov	x19, x2
  407c08:	mov	x22, x1
  407c0c:	bl	412c54 <_Znwm@@Base>
  407c10:	mov	x21, x0
  407c14:	bl	407064 <printf@plt+0x5bc4>
  407c18:	adrp	x8, 416000 <_ZdlPvm@@Base+0x32fc>
  407c1c:	add	x8, x8, #0xe30
  407c20:	stp	x20, x22, [x21, #16]
  407c24:	str	x8, [x21]
  407c28:	str	x19, [x21, #32]
  407c2c:	ldr	w8, [x20, #8]
  407c30:	mov	x0, x21
  407c34:	ldp	x20, x19, [sp, #32]
  407c38:	str	w8, [x21, #8]
  407c3c:	ldp	x22, x21, [sp, #16]
  407c40:	ldp	x29, x30, [sp], #48
  407c44:	ret
  407c48:	mov	x19, x0
  407c4c:	mov	x0, x21
  407c50:	bl	412cf8 <_ZdlPv@@Base>
  407c54:	mov	x0, x19
  407c58:	bl	401440 <_Unwind_Resume@plt>
  407c5c:	stp	x29, x30, [sp, #-48]!
  407c60:	stp	x22, x21, [sp, #16]
  407c64:	stp	x20, x19, [sp, #32]
  407c68:	mov	x29, sp
  407c6c:	mov	x19, x3
  407c70:	mov	x20, x2
  407c74:	mov	x21, x1
  407c78:	mov	x22, x0
  407c7c:	bl	407064 <printf@plt+0x5bc4>
  407c80:	adrp	x8, 416000 <_ZdlPvm@@Base+0x32fc>
  407c84:	add	x8, x8, #0xe30
  407c88:	stp	x21, x20, [x22, #16]
  407c8c:	str	x8, [x22]
  407c90:	str	x19, [x22, #32]
  407c94:	ldr	w8, [x21, #8]
  407c98:	str	w8, [x22, #8]
  407c9c:	ldp	x20, x19, [sp, #32]
  407ca0:	ldp	x22, x21, [sp, #16]
  407ca4:	ldp	x29, x30, [sp], #48
  407ca8:	ret
  407cac:	stp	x29, x30, [sp, #-32]!
  407cb0:	str	x19, [sp, #16]
  407cb4:	mov	x19, x0
  407cb8:	ldr	x0, [x0, #16]
  407cbc:	adrp	x8, 416000 <_ZdlPvm@@Base+0x32fc>
  407cc0:	add	x8, x8, #0xe30
  407cc4:	mov	x29, sp
  407cc8:	str	x8, [x19]
  407ccc:	cbz	x0, 407cdc <printf@plt+0x683c>
  407cd0:	ldr	x8, [x0]
  407cd4:	ldr	x8, [x8, #16]
  407cd8:	blr	x8
  407cdc:	ldr	x0, [x19, #24]
  407ce0:	cbz	x0, 407cf0 <printf@plt+0x6850>
  407ce4:	ldr	x8, [x0]
  407ce8:	ldr	x8, [x8, #16]
  407cec:	blr	x8
  407cf0:	ldr	x0, [x19, #32]
  407cf4:	cbz	x0, 407d04 <printf@plt+0x6864>
  407cf8:	ldr	x8, [x0]
  407cfc:	ldr	x8, [x8, #16]
  407d00:	blr	x8
  407d04:	mov	x0, x19
  407d08:	ldr	x19, [sp, #16]
  407d0c:	ldp	x29, x30, [sp], #32
  407d10:	b	407bd8 <printf@plt+0x6738>
  407d14:	stp	x29, x30, [sp, #-32]!
  407d18:	str	x19, [sp, #16]
  407d1c:	mov	x19, x0
  407d20:	ldr	x0, [x0, #16]
  407d24:	adrp	x8, 416000 <_ZdlPvm@@Base+0x32fc>
  407d28:	add	x8, x8, #0xe30
  407d2c:	mov	x29, sp
  407d30:	str	x8, [x19]
  407d34:	cbz	x0, 407d44 <printf@plt+0x68a4>
  407d38:	ldr	x8, [x0]
  407d3c:	ldr	x8, [x8, #16]
  407d40:	blr	x8
  407d44:	ldr	x0, [x19, #24]
  407d48:	cbz	x0, 407d58 <printf@plt+0x68b8>
  407d4c:	ldr	x8, [x0]
  407d50:	ldr	x8, [x8, #16]
  407d54:	blr	x8
  407d58:	ldr	x0, [x19, #32]
  407d5c:	cbz	x0, 407d6c <printf@plt+0x68cc>
  407d60:	ldr	x8, [x0]
  407d64:	ldr	x8, [x8, #16]
  407d68:	blr	x8
  407d6c:	mov	x0, x19
  407d70:	bl	407bd8 <printf@plt+0x6738>
  407d74:	mov	x0, x19
  407d78:	ldr	x19, [sp, #16]
  407d7c:	ldp	x29, x30, [sp], #32
  407d80:	b	412cf8 <_ZdlPv@@Base>
  407d84:	stp	x29, x30, [sp, #-64]!
  407d88:	str	x23, [sp, #16]
  407d8c:	stp	x22, x21, [sp, #32]
  407d90:	stp	x20, x19, [sp, #48]
  407d94:	mov	x29, sp
  407d98:	ldr	w8, [x0, #12]
  407d9c:	mov	x19, x0
  407da0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407da4:	mov	w20, w1
  407da8:	add	x0, x0, #0xed0
  407dac:	mov	w1, w8
  407db0:	bl	4014a0 <printf@plt>
  407db4:	cmp	w20, #0x1
  407db8:	b.gt	407dc8 <printf@plt+0x6928>
  407dbc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407dc0:	ldr	w8, [x8, #3452]
  407dc4:	cbnz	w8, 407dcc <printf@plt+0x692c>
  407dc8:	bl	40701c <printf@plt+0x5b7c>
  407dcc:	ldr	w1, [x19, #12]
  407dd0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407dd4:	add	x0, x0, #0xee2
  407dd8:	bl	4014a0 <printf@plt>
  407ddc:	ldr	x21, [x19, #24]
  407de0:	cbz	x21, 407e1c <printf@plt+0x697c>
  407de4:	mov	w0, w20
  407de8:	bl	406c9c <printf@plt+0x57fc>
  407dec:	bl	406cac <printf@plt+0x580c>
  407df0:	ldr	x8, [x21]
  407df4:	mov	w1, w0
  407df8:	mov	x0, x21
  407dfc:	ldr	x8, [x8, #24]
  407e00:	blr	x8
  407e04:	mov	w23, w0
  407e08:	cbz	w0, 407e30 <printf@plt+0x6990>
  407e0c:	ldp	x8, x22, [x19, #24]
  407e10:	ldr	w21, [x8, #12]
  407e14:	cbnz	x22, 407e3c <printf@plt+0x699c>
  407e18:	b	407e80 <printf@plt+0x69e0>
  407e1c:	mov	w23, wzr
  407e20:	mov	w21, #0xffffffff            	// #-1
  407e24:	ldr	x22, [x19, #32]
  407e28:	cbnz	x22, 407e3c <printf@plt+0x699c>
  407e2c:	b	407e80 <printf@plt+0x69e0>
  407e30:	mov	w21, #0xffffffff            	// #-1
  407e34:	ldr	x22, [x19, #32]
  407e38:	cbz	x22, 407e80 <printf@plt+0x69e0>
  407e3c:	mov	w0, w20
  407e40:	bl	406c9c <printf@plt+0x57fc>
  407e44:	ldr	x8, [x22]
  407e48:	mov	w1, w0
  407e4c:	mov	x0, x22
  407e50:	ldr	x8, [x8, #24]
  407e54:	blr	x8
  407e58:	mov	w22, w0
  407e5c:	cbz	w23, 407e88 <printf@plt+0x69e8>
  407e60:	cbz	w22, 407e88 <printf@plt+0x69e8>
  407e64:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  407e68:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407e6c:	add	x1, x1, #0x198
  407e70:	add	x0, x0, #0xef4
  407e74:	mov	x2, x1
  407e78:	mov	x3, x1
  407e7c:	bl	411750 <printf@plt+0x102b0>
  407e80:	mov	w22, w23
  407e84:	b	407e90 <printf@plt+0x69f0>
  407e88:	ldr	x8, [x19, #32]
  407e8c:	ldr	w21, [x8, #12]
  407e90:	ldr	w1, [x19, #12]
  407e94:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407e98:	add	x0, x0, #0xf0f
  407e9c:	bl	4014a0 <printf@plt>
  407ea0:	ldr	x0, [x19, #16]
  407ea4:	mov	w1, w20
  407ea8:	ldr	x8, [x0]
  407eac:	ldr	x8, [x8, #24]
  407eb0:	blr	x8
  407eb4:	ldr	x8, [x19, #16]
  407eb8:	mov	w20, w0
  407ebc:	ldr	x9, [x8]
  407ec0:	mov	x0, x8
  407ec4:	ldr	x9, [x9, #32]
  407ec8:	blr	x9
  407ecc:	cbz	w22, 407f00 <printf@plt+0x6a60>
  407ed0:	cbz	w20, 407f00 <printf@plt+0x6a60>
  407ed4:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  407ed8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407edc:	add	x1, x1, #0x198
  407ee0:	add	x0, x0, #0xef4
  407ee4:	mov	x2, x1
  407ee8:	mov	x3, x1
  407eec:	bl	411750 <printf@plt+0x102b0>
  407ef0:	ldr	x8, [x19, #16]
  407ef4:	mov	w20, w22
  407ef8:	ldr	w2, [x8, #12]
  407efc:	b	407f0c <printf@plt+0x6a6c>
  407f00:	ldr	x8, [x19, #16]
  407f04:	ldr	w2, [x8, #12]
  407f08:	mov	w21, w2
  407f0c:	ldr	w1, [x19, #12]
  407f10:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407f14:	add	x0, x0, #0xf1e
  407f18:	bl	4014a0 <printf@plt>
  407f1c:	ldr	x8, [x19, #24]
  407f20:	cbz	x8, 407f3c <printf@plt+0x6a9c>
  407f24:	ldr	x9, [x19, #16]
  407f28:	ldr	w2, [x8, #12]
  407f2c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407f30:	add	x0, x0, #0xf32
  407f34:	ldr	w1, [x9, #12]
  407f38:	bl	4014a0 <printf@plt>
  407f3c:	ldr	x8, [x19, #32]
  407f40:	cbz	x8, 407f5c <printf@plt+0x6abc>
  407f44:	ldr	x9, [x19, #16]
  407f48:	ldr	w2, [x8, #12]
  407f4c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407f50:	add	x0, x0, #0xf48
  407f54:	ldr	w1, [x9, #12]
  407f58:	bl	4014a0 <printf@plt>
  407f5c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  407f60:	add	x0, x0, #0x129
  407f64:	bl	401210 <puts@plt>
  407f68:	ldr	x8, [x19, #16]
  407f6c:	ldr	w1, [x19, #12]
  407f70:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407f74:	add	x0, x0, #0xf5f
  407f78:	ldr	w2, [x8, #12]
  407f7c:	bl	4014a0 <printf@plt>
  407f80:	ldr	x8, [x19, #24]
  407f84:	cbz	x8, 407fa0 <printf@plt+0x6b00>
  407f88:	ldr	x9, [x19, #16]
  407f8c:	ldr	w2, [x8, #12]
  407f90:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407f94:	add	x0, x0, #0xf48
  407f98:	ldr	w1, [x9, #12]
  407f9c:	bl	4014a0 <printf@plt>
  407fa0:	ldr	x8, [x19, #32]
  407fa4:	cbz	x8, 407fc0 <printf@plt+0x6b20>
  407fa8:	ldr	x9, [x19, #16]
  407fac:	ldr	w2, [x8, #12]
  407fb0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407fb4:	add	x0, x0, #0xf32
  407fb8:	ldr	w1, [x9, #12]
  407fbc:	bl	4014a0 <printf@plt>
  407fc0:	ldr	w1, [x19, #12]
  407fc4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407fc8:	add	x0, x0, #0xf72
  407fcc:	bl	4014a0 <printf@plt>
  407fd0:	ldr	x8, [x19, #16]
  407fd4:	ldr	w1, [x19, #12]
  407fd8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  407fdc:	add	x0, x0, #0xf5f
  407fe0:	ldr	w2, [x8, #12]
  407fe4:	bl	4014a0 <printf@plt>
  407fe8:	ldr	x8, [x19, #32]
  407fec:	cbz	x8, 408000 <printf@plt+0x6b60>
  407ff0:	ldr	w1, [x8, #12]
  407ff4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  407ff8:	add	x0, x0, #0x35a
  407ffc:	bl	4014a0 <printf@plt>
  408000:	ldr	x8, [x19, #24]
  408004:	cbz	x8, 408018 <printf@plt+0x6b78>
  408008:	ldr	w1, [x8, #12]
  40800c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  408010:	add	x0, x0, #0x35a
  408014:	bl	4014a0 <printf@plt>
  408018:	mov	w0, #0xa                   	// #10
  40801c:	bl	4012f0 <putchar@plt>
  408020:	cbz	w20, 408038 <printf@plt+0x6b98>
  408024:	ldr	w1, [x19, #12]
  408028:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40802c:	add	x0, x0, #0xf80
  408030:	mov	w2, w21
  408034:	bl	4014a0 <printf@plt>
  408038:	ldr	x8, [x19, #32]
  40803c:	ldr	w1, [x19, #12]
  408040:	adrp	x21, 42f000 <_Znam@GLIBCXX_3.4>
  408044:	cbz	x8, 4080e8 <printf@plt+0x6c48>
  408048:	ldr	x10, [x19, #16]
  40804c:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  408050:	ldr	w3, [x8, #12]
  408054:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  408058:	ldr	w2, [x9, #492]
  40805c:	ldr	w4, [x8, #500]
  408060:	ldr	w5, [x10, #12]
  408064:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  408068:	add	x0, x0, #0xfa5
  40806c:	bl	4014a0 <printf@plt>
  408070:	ldr	x8, [x19, #32]
  408074:	ldr	w1, [x19, #12]
  408078:	ldr	w4, [x21, #508]
  40807c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  408080:	ldr	w3, [x8, #12]
  408084:	add	x0, x0, #0xfca
  408088:	mov	w2, w1
  40808c:	bl	4014a0 <printf@plt>
  408090:	ldr	x8, [x19, #24]
  408094:	ldr	w1, [x19, #12]
  408098:	cbz	x8, 408108 <printf@plt+0x6c68>
  40809c:	ldr	x10, [x19, #16]
  4080a0:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  4080a4:	ldr	w3, [x8, #12]
  4080a8:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  4080ac:	ldr	w2, [x9, #496]
  4080b0:	ldr	w4, [x8, #504]
  4080b4:	ldr	w5, [x10, #12]
  4080b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4080bc:	add	x0, x0, #0xfea
  4080c0:	bl	4014a0 <printf@plt>
  4080c4:	ldr	x8, [x19, #24]
  4080c8:	ldr	w1, [x19, #12]
  4080cc:	ldr	w4, [x21, #508]
  4080d0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4080d4:	ldr	w3, [x8, #12]
  4080d8:	add	x0, x0, #0xf
  4080dc:	mov	w2, w1
  4080e0:	bl	4014a0 <printf@plt>
  4080e4:	b	40811c <printf@plt+0x6c7c>
  4080e8:	ldr	x8, [x19, #16]
  4080ec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4080f0:	add	x0, x0, #0x68b
  4080f4:	ldr	w2, [x8, #12]
  4080f8:	bl	4014a0 <printf@plt>
  4080fc:	ldr	x8, [x19, #24]
  408100:	ldr	w1, [x19, #12]
  408104:	cbnz	x8, 40809c <printf@plt+0x6bfc>
  408108:	ldr	x8, [x19, #16]
  40810c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  408110:	add	x0, x0, #0x69e
  408114:	ldr	w2, [x8, #12]
  408118:	bl	4014a0 <printf@plt>
  40811c:	mov	w0, w20
  408120:	ldp	x20, x19, [sp, #48]
  408124:	ldp	x22, x21, [sp, #32]
  408128:	ldr	x23, [sp, #16]
  40812c:	ldp	x29, x30, [sp], #64
  408130:	ret
  408134:	stp	x29, x30, [sp, #-32]!
  408138:	str	x19, [sp, #16]
  40813c:	mov	x29, sp
  408140:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408144:	ldr	w8, [x8, #3472]
  408148:	mov	x19, x0
  40814c:	cmp	w8, #0x1
  408150:	b.eq	40828c <printf@plt+0x6dec>  // b.none
  408154:	cbnz	w8, 40832c <printf@plt+0x6e8c>
  408158:	ldr	w1, [x19, #12]
  40815c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  408160:	add	x0, x0, #0x2f
  408164:	bl	4014a0 <printf@plt>
  408168:	ldr	x8, [x19, #32]
  40816c:	cbz	x8, 4081c8 <printf@plt+0x6d28>
  408170:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  408174:	add	x0, x0, #0x3d
  408178:	bl	4014a0 <printf@plt>
  40817c:	ldr	w1, [x19, #12]
  408180:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  408184:	add	x0, x0, #0x44
  408188:	bl	4014a0 <printf@plt>
  40818c:	ldr	x8, [x19, #32]
  408190:	ldr	x9, [x19, #16]
  408194:	ldr	w1, [x19, #12]
  408198:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40819c:	ldr	w2, [x8, #12]
  4081a0:	ldr	w3, [x9, #12]
  4081a4:	add	x0, x0, #0x53
  4081a8:	bl	4014a0 <printf@plt>
  4081ac:	ldr	x0, [x19, #32]
  4081b0:	ldr	x8, [x0]
  4081b4:	ldr	x8, [x8, #48]
  4081b8:	blr	x8
  4081bc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  4081c0:	add	x0, x0, #0xee2
  4081c4:	bl	4014a0 <printf@plt>
  4081c8:	ldr	x8, [x19, #24]
  4081cc:	cbz	x8, 408224 <printf@plt+0x6d84>
  4081d0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4081d4:	add	x0, x0, #0x3d
  4081d8:	bl	4014a0 <printf@plt>
  4081dc:	ldr	w1, [x19, #12]
  4081e0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4081e4:	add	x0, x0, #0x7c
  4081e8:	bl	4014a0 <printf@plt>
  4081ec:	ldp	x8, x9, [x19, #16]
  4081f0:	ldr	w1, [x19, #12]
  4081f4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4081f8:	add	x0, x0, #0x8a
  4081fc:	ldr	w2, [x8, #12]
  408200:	ldr	w3, [x9, #12]
  408204:	bl	4014a0 <printf@plt>
  408208:	ldr	x0, [x19, #24]
  40820c:	ldr	x8, [x0]
  408210:	ldr	x8, [x8, #48]
  408214:	blr	x8
  408218:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40821c:	add	x0, x0, #0xee2
  408220:	bl	4014a0 <printf@plt>
  408224:	ldr	w1, [x19, #12]
  408228:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40822c:	add	x0, x0, #0xb3
  408230:	bl	4014a0 <printf@plt>
  408234:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  408238:	add	x0, x0, #0x3d
  40823c:	bl	4014a0 <printf@plt>
  408240:	ldr	x8, [x19, #16]
  408244:	ldr	w1, [x19, #12]
  408248:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40824c:	add	x0, x0, #0xc1
  408250:	ldr	w2, [x8, #12]
  408254:	bl	4014a0 <printf@plt>
  408258:	ldr	x0, [x19, #16]
  40825c:	ldr	x8, [x0]
  408260:	ldr	x8, [x8, #48]
  408264:	blr	x8
  408268:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40826c:	add	x0, x0, #0xee2
  408270:	bl	4014a0 <printf@plt>
  408274:	ldr	w1, [x19, #12]
  408278:	ldr	x19, [sp, #16]
  40827c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  408280:	add	x0, x0, #0xdf
  408284:	ldp	x29, x30, [sp], #32
  408288:	b	4014a0 <printf@plt>
  40828c:	ldp	x9, x8, [x19, #24]
  408290:	cbz	x9, 4082e8 <printf@plt+0x6e48>
  408294:	cbz	x8, 408338 <printf@plt+0x6e98>
  408298:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40829c:	add	x0, x0, #0xed
  4082a0:	bl	4014a0 <printf@plt>
  4082a4:	ldr	x0, [x19, #16]
  4082a8:	ldr	x8, [x0]
  4082ac:	ldr	x8, [x8, #48]
  4082b0:	blr	x8
  4082b4:	ldr	x0, [x19, #24]
  4082b8:	ldr	x8, [x0]
  4082bc:	ldr	x8, [x8, #48]
  4082c0:	blr	x8
  4082c4:	ldr	x0, [x19, #32]
  4082c8:	ldr	x8, [x0]
  4082cc:	ldr	x8, [x8, #48]
  4082d0:	blr	x8
  4082d4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4082d8:	add	x0, x0, #0xfa
  4082dc:	ldr	x19, [sp, #16]
  4082e0:	ldp	x29, x30, [sp], #32
  4082e4:	b	4014a0 <printf@plt>
  4082e8:	cbz	x8, 40832c <printf@plt+0x6e8c>
  4082ec:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4082f0:	add	x0, x0, #0x111
  4082f4:	bl	4014a0 <printf@plt>
  4082f8:	ldr	x0, [x19, #16]
  4082fc:	ldr	x8, [x0]
  408300:	ldr	x8, [x8, #48]
  408304:	blr	x8
  408308:	ldr	x0, [x19, #32]
  40830c:	ldr	x8, [x0]
  408310:	ldr	x8, [x8, #48]
  408314:	blr	x8
  408318:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40831c:	add	x0, x0, #0x2e2
  408320:	ldr	x19, [sp, #16]
  408324:	ldp	x29, x30, [sp], #32
  408328:	b	4014a0 <printf@plt>
  40832c:	ldr	x19, [sp, #16]
  408330:	ldp	x29, x30, [sp], #32
  408334:	ret
  408338:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40833c:	add	x0, x0, #0x108
  408340:	bl	4014a0 <printf@plt>
  408344:	ldr	x0, [x19, #16]
  408348:	ldr	x8, [x0]
  40834c:	ldr	x8, [x8, #48]
  408350:	blr	x8
  408354:	ldr	x0, [x19, #24]
  408358:	ldr	x8, [x0]
  40835c:	ldr	x8, [x8, #48]
  408360:	blr	x8
  408364:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  408368:	add	x0, x0, #0x40b
  40836c:	ldr	x19, [sp, #16]
  408370:	ldp	x29, x30, [sp], #32
  408374:	b	4014a0 <printf@plt>
  408378:	stp	x29, x30, [sp, #-32]!
  40837c:	stp	x20, x19, [sp, #16]
  408380:	mov	x29, sp
  408384:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408388:	ldr	x3, [x20, #3416]
  40838c:	mov	x19, x0
  408390:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  408394:	add	x0, x0, #0x9fa
  408398:	mov	w1, #0x2                   	// #2
  40839c:	mov	w2, #0x1                   	// #1
  4083a0:	bl	401430 <fwrite@plt>
  4083a4:	ldr	x0, [x19, #16]
  4083a8:	ldr	x8, [x0]
  4083ac:	ldr	x8, [x8]
  4083b0:	blr	x8
  4083b4:	ldr	x3, [x20, #3416]
  4083b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4083bc:	add	x0, x0, #0x244
  4083c0:	mov	w1, #0x2                   	// #2
  4083c4:	mov	w2, #0x1                   	// #1
  4083c8:	bl	401430 <fwrite@plt>
  4083cc:	ldr	x8, [x19, #24]
  4083d0:	cbnz	x8, 4083e8 <printf@plt+0x6f48>
  4083d4:	ldr	x8, [x19, #32]
  4083d8:	cbnz	x8, 408430 <printf@plt+0x6f90>
  4083dc:	ldp	x20, x19, [sp, #16]
  4083e0:	ldp	x29, x30, [sp], #32
  4083e4:	ret
  4083e8:	ldr	x3, [x20, #3416]
  4083ec:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4083f0:	add	x0, x0, #0x119
  4083f4:	mov	w1, #0x8                   	// #8
  4083f8:	mov	w2, #0x1                   	// #1
  4083fc:	bl	401430 <fwrite@plt>
  408400:	ldr	x0, [x19, #24]
  408404:	ldr	x8, [x0]
  408408:	ldr	x8, [x8]
  40840c:	blr	x8
  408410:	ldr	x3, [x20, #3416]
  408414:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  408418:	add	x0, x0, #0x244
  40841c:	mov	w1, #0x2                   	// #2
  408420:	mov	w2, #0x1                   	// #1
  408424:	bl	401430 <fwrite@plt>
  408428:	ldr	x8, [x19, #32]
  40842c:	cbz	x8, 4083dc <printf@plt+0x6f3c>
  408430:	ldr	x3, [x20, #3416]
  408434:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  408438:	add	x0, x0, #0x122
  40843c:	mov	w1, #0x6                   	// #6
  408440:	mov	w2, #0x1                   	// #1
  408444:	bl	401430 <fwrite@plt>
  408448:	ldr	x0, [x19, #32]
  40844c:	ldr	x8, [x0]
  408450:	ldr	x8, [x8]
  408454:	blr	x8
  408458:	ldr	x3, [x20, #3416]
  40845c:	ldp	x20, x19, [sp, #16]
  408460:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  408464:	add	x0, x0, #0x244
  408468:	mov	w1, #0x2                   	// #2
  40846c:	mov	w2, #0x1                   	// #1
  408470:	ldp	x29, x30, [sp], #32
  408474:	b	401430 <fwrite@plt>
  408478:	stp	x29, x30, [sp, #-32]!
  40847c:	stp	x20, x19, [sp, #16]
  408480:	mov	x29, sp
  408484:	mov	x19, x0
  408488:	ldr	x0, [x0, #32]
  40848c:	mov	w20, w1
  408490:	cbz	x0, 4084a4 <printf@plt+0x7004>
  408494:	ldr	x8, [x0]
  408498:	add	w1, w20, #0x1
  40849c:	ldr	x8, [x8, #112]
  4084a0:	blr	x8
  4084a4:	ldr	x0, [x19, #24]
  4084a8:	add	w20, w20, #0x1
  4084ac:	cbz	x0, 4084c0 <printf@plt+0x7020>
  4084b0:	ldr	x8, [x0]
  4084b4:	mov	w1, w20
  4084b8:	ldr	x8, [x8, #112]
  4084bc:	blr	x8
  4084c0:	ldr	x0, [x19, #16]
  4084c4:	mov	w1, w20
  4084c8:	ldp	x20, x19, [sp, #16]
  4084cc:	ldr	x8, [x0]
  4084d0:	ldr	x2, [x8, #112]
  4084d4:	ldp	x29, x30, [sp], #32
  4084d8:	br	x2
  4084dc:	mov	x0, xzr
  4084e0:	ret
  4084e4:	ret
  4084e8:	stp	x29, x30, [sp, #-48]!
  4084ec:	stp	x22, x21, [sp, #16]
  4084f0:	stp	x20, x19, [sp, #32]
  4084f4:	mov	x29, sp
  4084f8:	ldr	x8, [x1]
  4084fc:	mov	x20, x0
  408500:	mov	x0, x1
  408504:	mov	x21, x1
  408508:	ldr	x8, [x8, #56]
  40850c:	blr	x8
  408510:	cbz	x0, 408578 <printf@plt+0x70d8>
  408514:	ldr	w8, [x0, #40]
  408518:	mov	x19, x0
  40851c:	cmp	w8, #0x1
  408520:	b.lt	408558 <printf@plt+0x70b8>  // b.tstop
  408524:	mov	x21, xzr
  408528:	add	x20, x20, #0x18
  40852c:	ldr	x8, [x19, #32]
  408530:	lsl	x22, x21, #3
  408534:	mov	x0, x20
  408538:	ldr	x1, [x8, x22]
  40853c:	bl	407530 <printf@plt+0x6090>
  408540:	ldr	x8, [x19, #32]
  408544:	add	x21, x21, #0x1
  408548:	str	xzr, [x8, x22]
  40854c:	ldrsw	x8, [x19, #40]
  408550:	cmp	x21, x8
  408554:	b.lt	40852c <printf@plt+0x708c>  // b.tstop
  408558:	ldr	x8, [x19]
  40855c:	str	wzr, [x19, #40]
  408560:	mov	x0, x19
  408564:	ldp	x20, x19, [sp, #32]
  408568:	ldr	x1, [x8, #16]
  40856c:	ldp	x22, x21, [sp, #16]
  408570:	ldp	x29, x30, [sp], #48
  408574:	br	x1
  408578:	add	x0, x20, #0x18
  40857c:	mov	x1, x21
  408580:	ldp	x20, x19, [sp, #32]
  408584:	ldp	x22, x21, [sp, #16]
  408588:	ldp	x29, x30, [sp], #48
  40858c:	b	407530 <printf@plt+0x6090>
  408590:	stp	x29, x30, [sp, #-48]!
  408594:	stp	x22, x21, [sp, #16]
  408598:	stp	x20, x19, [sp, #32]
  40859c:	mov	x29, sp
  4085a0:	mov	x21, x1
  4085a4:	mov	x19, x0
  4085a8:	bl	407064 <printf@plt+0x5bc4>
  4085ac:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  4085b0:	add	x8, x8, #0x140
  4085b4:	mov	x20, x19
  4085b8:	str	x8, [x20], #24
  4085bc:	mov	x0, x20
  4085c0:	mov	x1, x21
  4085c4:	bl	4074d8 <printf@plt+0x6038>
  4085c8:	mov	w8, #0xffffffff            	// #-1
  4085cc:	str	w8, [x19, #48]
  4085d0:	ldr	x8, [x21]
  4085d4:	ldr	x8, [x8, #56]
  4085d8:	mov	x0, x21
  4085dc:	blr	x8
  4085e0:	mov	x21, x0
  4085e4:	cbz	x0, 408650 <printf@plt+0x71b0>
  4085e8:	ldr	x8, [x21, #32]
  4085ec:	ldr	x9, [x19, #32]
  4085f0:	ldr	x8, [x8]
  4085f4:	str	x8, [x9]
  4085f8:	ldr	w8, [x21, #40]
  4085fc:	cmp	w8, #0x2
  408600:	b.lt	408630 <printf@plt+0x7190>  // b.tstop
  408604:	mov	w22, #0x1                   	// #1
  408608:	ldr	x8, [x21, #32]
  40860c:	ldr	x1, [x8, x22, lsl #3]
  408610:	mov	x0, x20
  408614:	bl	407530 <printf@plt+0x6090>
  408618:	ldr	x8, [x21, #32]
  40861c:	str	xzr, [x8, x22, lsl #3]
  408620:	ldrsw	x8, [x21, #40]
  408624:	add	x22, x22, #0x1
  408628:	cmp	x22, x8
  40862c:	b.lt	408608 <printf@plt+0x7168>  // b.tstop
  408630:	ldr	x8, [x21]
  408634:	str	wzr, [x21, #40]
  408638:	mov	x0, x21
  40863c:	ldp	x20, x19, [sp, #32]
  408640:	ldr	x1, [x8, #16]
  408644:	ldp	x22, x21, [sp, #16]
  408648:	ldp	x29, x30, [sp], #48
  40864c:	br	x1
  408650:	ldp	x20, x19, [sp, #32]
  408654:	ldp	x22, x21, [sp, #16]
  408658:	ldp	x29, x30, [sp], #48
  40865c:	ret
  408660:	b	40866c <printf@plt+0x71cc>
  408664:	mov	x21, x0
  408668:	b	408678 <printf@plt+0x71d8>
  40866c:	mov	x21, x0
  408670:	mov	x0, x20
  408674:	bl	4075c0 <printf@plt+0x6120>
  408678:	mov	x0, x19
  40867c:	bl	407bd8 <printf@plt+0x6738>
  408680:	mov	x0, x21
  408684:	bl	401440 <_Unwind_Resume@plt>
  408688:	sub	sp, sp, #0xd0
  40868c:	stp	x29, x30, [sp, #112]
  408690:	stp	x28, x27, [sp, #128]
  408694:	stp	x26, x25, [sp, #144]
  408698:	stp	x24, x23, [sp, #160]
  40869c:	stp	x22, x21, [sp, #176]
  4086a0:	stp	x20, x19, [sp, #192]
  4086a4:	add	x29, sp, #0x70
  4086a8:	ldr	w8, [x0, #40]
  4086ac:	mov	x19, x0
  4086b0:	stur	w1, [x29, #-4]
  4086b4:	str	w1, [x0, #48]
  4086b8:	cmp	w8, #0x1
  4086bc:	b.lt	408834 <printf@plt+0x7394>  // b.tstop
  4086c0:	ldr	x9, [x19, #32]
  4086c4:	ldr	x10, [x9]
  4086c8:	ldr	w11, [x10, #8]
  4086cc:	cmp	w11, #0x2
  4086d0:	b.ne	4086d8 <printf@plt+0x7238>  // b.any
  4086d4:	str	wzr, [x10, #8]
  4086d8:	cmp	w8, #0x2
  4086dc:	b.cc	40875c <printf@plt+0x72bc>  // b.lo, b.ul, b.last
  4086e0:	mov	x10, xzr
  4086e4:	mov	w11, #0x1                   	// #1
  4086e8:	mov	w12, #0x15e                 	// #350
  4086ec:	b	408704 <printf@plt+0x7264>
  4086f0:	str	wzr, [x13, #8]
  4086f4:	add	x13, x10, #0x2
  4086f8:	add	x10, x10, #0x1
  4086fc:	cmp	x13, x8
  408700:	b.cs	40875c <printf@plt+0x72bc>  // b.hs, b.nlast
  408704:	add	x13, x9, x10, lsl #3
  408708:	ldr	x13, [x13, #8]
  40870c:	ldr	w14, [x13, #8]
  408710:	sub	w15, w14, #0x5
  408714:	cmp	w15, #0x2
  408718:	ccmp	w14, #0x3, #0x4, cs  // cs = hs, nlast
  40871c:	b.ne	408734 <printf@plt+0x7294>  // b.any
  408720:	ldr	x13, [x9, x10, lsl #3]
  408724:	ldr	w14, [x13, #8]
  408728:	cmp	w14, #0x2
  40872c:	b.eq	4086f0 <printf@plt+0x7250>  // b.none
  408730:	b	4086f4 <printf@plt+0x7254>
  408734:	cmp	w14, #0x2
  408738:	b.ne	4086f4 <printf@plt+0x7254>  // b.any
  40873c:	ldr	x14, [x9, x10, lsl #3]
  408740:	ldr	w14, [x14, #8]
  408744:	cmp	w14, #0x8
  408748:	b.hi	4086f4 <printf@plt+0x7254>  // b.pmore
  40874c:	lsl	w14, w11, w14
  408750:	tst	w14, w12
  408754:	b.ne	4086f0 <printf@plt+0x7250>  // b.any
  408758:	b	4086f4 <printf@plt+0x7254>
  40875c:	cmp	w8, #0x1
  408760:	b.lt	408834 <printf@plt+0x7394>  // b.tstop
  408764:	cmp	w8, #0x2
  408768:	b.lt	40879c <printf@plt+0x72fc>  // b.tstop
  40876c:	ldr	x8, [x19, #32]
  408770:	ldr	x0, [x8, #8]
  408774:	ldr	x8, [x0]
  408778:	ldr	x8, [x8, #80]
  40877c:	blr	x8
  408780:	cbz	w0, 40879c <printf@plt+0x72fc>
  408784:	ldr	x8, [x19, #32]
  408788:	mov	w1, #0x2                   	// #2
  40878c:	ldr	x0, [x8]
  408790:	ldr	x8, [x0]
  408794:	ldr	x8, [x8, #104]
  408798:	blr	x8
  40879c:	ldr	w12, [x19, #40]
  4087a0:	cmp	w12, #0x2
  4087a4:	b.lt	408a4c <printf@plt+0x75ac>  // b.tstop
  4087a8:	mov	x21, xzr
  4087ac:	b	4087fc <printf@plt+0x735c>
  4087b0:	ldr	x8, [x19, #32]
  4087b4:	add	x8, x8, x21, lsl #3
  4087b8:	ldr	x0, [x8, #16]
  4087bc:	ldr	x8, [x0]
  4087c0:	ldr	x8, [x8, #80]
  4087c4:	blr	x8
  4087c8:	cbz	w0, 408828 <printf@plt+0x7388>
  4087cc:	orr	w1, w22, #0x2
  4087d0:	ldr	x8, [x19, #32]
  4087d4:	add	x8, x8, x21, lsl #3
  4087d8:	ldr	x0, [x8, #8]
  4087dc:	ldr	x8, [x0]
  4087e0:	ldr	x8, [x8, #104]
  4087e4:	blr	x8
  4087e8:	ldrsw	x12, [x19, #40]
  4087ec:	add	x9, x21, #0x2
  4087f0:	add	x21, x21, #0x1
  4087f4:	cmp	x9, x12
  4087f8:	b.ge	408a4c <printf@plt+0x75ac>  // b.tcont
  4087fc:	ldr	x8, [x19, #32]
  408800:	ldr	x0, [x8, x21, lsl #3]
  408804:	ldr	x8, [x0]
  408808:	ldr	x8, [x8, #88]
  40880c:	blr	x8
  408810:	ldrsw	x8, [x19, #40]
  408814:	cmp	w0, #0x0
  408818:	add	x9, x21, #0x2
  40881c:	cset	w22, ne  // ne = any
  408820:	cmp	x9, x8
  408824:	b.lt	4087b0 <printf@plt+0x7310>  // b.tstop
  408828:	cbz	w22, 4087e8 <printf@plt+0x7348>
  40882c:	mov	w1, #0x1                   	// #1
  408830:	b	4087d0 <printf@plt+0x7330>
  408834:	ldur	w8, [x29, #-4]
  408838:	mov	w22, wzr
  40883c:	mov	w21, wzr
  408840:	cmp	w8, #0x2
  408844:	cset	w8, lt  // lt = tstop
  408848:	str	w8, [x19, #16]
  40884c:	ldr	w1, [x19, #12]
  408850:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  408854:	add	x0, x0, #0x1e0
  408858:	mov	w2, w22
  40885c:	bl	4014a0 <printf@plt>
  408860:	ldr	w8, [x19, #40]
  408864:	cmp	w8, #0x1
  408868:	b.lt	4088bc <printf@plt+0x741c>  // b.tstop
  40886c:	adrp	x20, 417000 <_ZdlPvm@@Base+0x42fc>
  408870:	mov	x22, xzr
  408874:	add	x20, x20, #0x1ed
  408878:	b	40888c <printf@plt+0x73ec>
  40887c:	ldrsw	x8, [x19, #40]
  408880:	add	x22, x22, #0x1
  408884:	cmp	x22, x8
  408888:	b.ge	4088bc <printf@plt+0x741c>  // b.tcont
  40888c:	ldr	x8, [x19, #32]
  408890:	ldr	x0, [x8, x22, lsl #3]
  408894:	ldr	x8, [x0]
  408898:	ldr	x8, [x8, #64]
  40889c:	blr	x8
  4088a0:	cbnz	w0, 40887c <printf@plt+0x73dc>
  4088a4:	ldr	x8, [x19, #32]
  4088a8:	mov	x0, x20
  4088ac:	ldr	x8, [x8, x22, lsl #3]
  4088b0:	ldr	w1, [x8, #12]
  4088b4:	bl	4014a0 <printf@plt>
  4088b8:	b	40887c <printf@plt+0x73dc>
  4088bc:	mov	w0, #0xa                   	// #10
  4088c0:	bl	4012f0 <putchar@plt>
  4088c4:	ldr	w1, [x19, #12]
  4088c8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4088cc:	add	x0, x0, #0x1f7
  4088d0:	bl	4014a0 <printf@plt>
  4088d4:	ldr	w8, [x19, #40]
  4088d8:	cmp	w8, #0x1
  4088dc:	b.lt	408930 <printf@plt+0x7490>  // b.tstop
  4088e0:	adrp	x20, 417000 <_ZdlPvm@@Base+0x42fc>
  4088e4:	mov	x22, xzr
  4088e8:	add	x20, x20, #0x202
  4088ec:	b	408900 <printf@plt+0x7460>
  4088f0:	ldrsw	x8, [x19, #40]
  4088f4:	add	x22, x22, #0x1
  4088f8:	cmp	x22, x8
  4088fc:	b.ge	408930 <printf@plt+0x7490>  // b.tcont
  408900:	ldr	x8, [x19, #32]
  408904:	ldr	x0, [x8, x22, lsl #3]
  408908:	ldr	x8, [x0]
  40890c:	ldr	x8, [x8, #64]
  408910:	blr	x8
  408914:	cbnz	w0, 4088f0 <printf@plt+0x7450>
  408918:	ldr	x8, [x19, #32]
  40891c:	mov	x0, x20
  408920:	ldr	x8, [x8, x22, lsl #3]
  408924:	ldr	w1, [x8, #12]
  408928:	bl	4014a0 <printf@plt>
  40892c:	b	4088f0 <printf@plt+0x7450>
  408930:	mov	w0, #0xa                   	// #10
  408934:	bl	4012f0 <putchar@plt>
  408938:	ldr	w1, [x19, #12]
  40893c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  408940:	add	x0, x0, #0x20d
  408944:	bl	4014a0 <printf@plt>
  408948:	ldr	w8, [x19, #40]
  40894c:	cmp	w8, #0x1
  408950:	b.lt	4089a4 <printf@plt+0x7504>  // b.tstop
  408954:	adrp	x20, 417000 <_ZdlPvm@@Base+0x42fc>
  408958:	mov	x22, xzr
  40895c:	add	x20, x20, #0x218
  408960:	b	408974 <printf@plt+0x74d4>
  408964:	ldrsw	x8, [x19, #40]
  408968:	add	x22, x22, #0x1
  40896c:	cmp	x22, x8
  408970:	b.ge	4089a4 <printf@plt+0x7504>  // b.tcont
  408974:	ldr	x8, [x19, #32]
  408978:	ldr	x0, [x8, x22, lsl #3]
  40897c:	ldr	x8, [x0]
  408980:	ldr	x8, [x8, #64]
  408984:	blr	x8
  408988:	cbnz	w0, 408964 <printf@plt+0x74c4>
  40898c:	ldr	x8, [x19, #32]
  408990:	mov	x0, x20
  408994:	ldr	x8, [x8, x22, lsl #3]
  408998:	ldr	w1, [x8, #12]
  40899c:	bl	4014a0 <printf@plt>
  4089a0:	b	408964 <printf@plt+0x74c4>
  4089a4:	mov	w0, #0xa                   	// #10
  4089a8:	bl	4012f0 <putchar@plt>
  4089ac:	ldr	w8, [x19, #40]
  4089b0:	cmp	w8, #0x1
  4089b4:	b.lt	408aec <printf@plt+0x764c>  // b.tstop
  4089b8:	mov	x20, xzr
  4089bc:	ldr	x8, [x19, #32]
  4089c0:	ldr	x0, [x8, x20, lsl #3]
  4089c4:	ldr	x8, [x0]
  4089c8:	ldr	x8, [x8, #64]
  4089cc:	blr	x8
  4089d0:	ldrsw	x8, [x19, #40]
  4089d4:	add	x20, x20, #0x1
  4089d8:	cmp	x20, x8
  4089dc:	b.ge	4089e4 <printf@plt+0x7544>  // b.tcont
  4089e0:	cbz	w0, 4089bc <printf@plt+0x751c>
  4089e4:	cbz	w0, 408aec <printf@plt+0x764c>
  4089e8:	ldr	w1, [x19, #12]
  4089ec:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4089f0:	add	x0, x0, #0x223
  4089f4:	bl	4014a0 <printf@plt>
  4089f8:	ldr	w8, [x19, #40]
  4089fc:	cmp	w8, #0x1
  408a00:	b.lt	408ab8 <printf@plt+0x7618>  // b.tstop
  408a04:	mov	x20, xzr
  408a08:	b	408a1c <printf@plt+0x757c>
  408a0c:	ldrsw	x8, [x19, #40]
  408a10:	add	x20, x20, #0x1
  408a14:	cmp	x20, x8
  408a18:	b.ge	408ab8 <printf@plt+0x7618>  // b.tcont
  408a1c:	ldr	x8, [x19, #32]
  408a20:	ldr	x0, [x8, x20, lsl #3]
  408a24:	ldr	x8, [x0]
  408a28:	ldr	x8, [x8, #64]
  408a2c:	blr	x8
  408a30:	cbz	w0, 408a0c <printf@plt+0x756c>
  408a34:	ldr	x8, [x19, #32]
  408a38:	ldr	x0, [x8, x20, lsl #3]
  408a3c:	ldr	x8, [x0]
  408a40:	ldr	x8, [x8, #48]
  408a44:	blr	x8
  408a48:	b	408a0c <printf@plt+0x756c>
  408a4c:	ldur	w8, [x29, #-4]
  408a50:	cmp	w8, #0x2
  408a54:	cset	w9, lt  // lt = tstop
  408a58:	cmp	w12, #0x1
  408a5c:	str	w9, [x19, #16]
  408a60:	b.le	408b10 <printf@plt+0x7670>
  408a64:	ldr	x15, [x19, #32]
  408a68:	ldur	w8, [x29, #-4]
  408a6c:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  408a70:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  408a74:	ldr	x14, [x15]
  408a78:	adrp	x11, 42f000 <_Znam@GLIBCXX_3.4>
  408a7c:	ldr	w9, [x9, #424]
  408a80:	ldr	w10, [x10, #432]
  408a84:	ldr	w13, [x11, #428]
  408a88:	ldr	w14, [x14, #8]
  408a8c:	cmp	w8, #0x2
  408a90:	mov	w8, w12
  408a94:	sub	x16, x8, #0x1
  408a98:	csel	w11, wzr, w9, lt  // lt = tstop
  408a9c:	csel	w0, wzr, w10, lt  // lt = tstop
  408aa0:	csel	w1, wzr, w13, lt  // lt = tstop
  408aa4:	cmp	x16, #0x1
  408aa8:	b.hi	408bc4 <printf@plt+0x7724>  // b.pmore
  408aac:	mov	w22, wzr
  408ab0:	mov	w16, #0x1                   	// #1
  408ab4:	b	408e7c <printf@plt+0x79dc>
  408ab8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  408abc:	add	x0, x0, #0xee2
  408ac0:	bl	401210 <puts@plt>
  408ac4:	ldr	w1, [x19, #12]
  408ac8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  408acc:	add	x0, x0, #0x234
  408ad0:	mov	w2, w1
  408ad4:	bl	4014a0 <printf@plt>
  408ad8:	ldr	w1, [x19, #12]
  408adc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  408ae0:	add	x0, x0, #0x250
  408ae4:	mov	w2, w1
  408ae8:	bl	4014a0 <printf@plt>
  408aec:	mov	w0, w21
  408af0:	ldp	x20, x19, [sp, #192]
  408af4:	ldp	x22, x21, [sp, #176]
  408af8:	ldp	x24, x23, [sp, #160]
  408afc:	ldp	x26, x25, [sp, #144]
  408b00:	ldp	x28, x27, [sp, #128]
  408b04:	ldp	x29, x30, [sp, #112]
  408b08:	add	sp, sp, #0xd0
  408b0c:	ret
  408b10:	mov	w22, wzr
  408b14:	cmp	w12, #0x1
  408b18:	b.lt	408bbc <printf@plt+0x771c>  // b.tstop
  408b1c:	adrp	x24, 417000 <_ZdlPvm@@Base+0x42fc>
  408b20:	adrp	x25, 416000 <_ZdlPvm@@Base+0x32fc>
  408b24:	adrp	x26, 434000 <stderr@@GLIBC_2.17+0x32a8>
  408b28:	mov	x23, xzr
  408b2c:	mov	w21, wzr
  408b30:	add	x24, x24, #0x283
  408b34:	add	x25, x25, #0xef4
  408b38:	add	x26, x26, #0x198
  408b3c:	b	408b6c <printf@plt+0x76cc>
  408b40:	mov	w27, w0
  408b44:	mov	x0, x19
  408b48:	mov	w1, w23
  408b4c:	bl	408f48 <printf@plt+0x7aa8>
  408b50:	mov	x0, x24
  408b54:	bl	401210 <puts@plt>
  408b58:	mov	w21, w27
  408b5c:	ldrsw	x8, [x19, #40]
  408b60:	add	x23, x23, #0x1
  408b64:	cmp	x23, x8
  408b68:	b.ge	40884c <printf@plt+0x73ac>  // b.tcont
  408b6c:	ldr	x8, [x19, #32]
  408b70:	ldr	x0, [x8, x23, lsl #3]
  408b74:	ldr	x8, [x0]
  408b78:	ldr	x8, [x8, #64]
  408b7c:	blr	x8
  408b80:	cbnz	w0, 408b5c <printf@plt+0x76bc>
  408b84:	ldr	x8, [x19, #32]
  408b88:	ldur	w1, [x29, #-4]
  408b8c:	ldr	x0, [x8, x23, lsl #3]
  408b90:	ldr	x8, [x0]
  408b94:	ldr	x8, [x8, #24]
  408b98:	blr	x8
  408b9c:	cbz	w0, 408b5c <printf@plt+0x76bc>
  408ba0:	cbz	w21, 408b40 <printf@plt+0x76a0>
  408ba4:	mov	x0, x25
  408ba8:	mov	x1, x26
  408bac:	mov	x2, x26
  408bb0:	mov	x3, x26
  408bb4:	bl	411750 <printf@plt+0x102b0>
  408bb8:	b	408b5c <printf@plt+0x76bc>
  408bbc:	mov	w21, wzr
  408bc0:	b	40884c <printf@plt+0x73ac>
  408bc4:	str	x8, [sp, #24]
  408bc8:	str	x12, [sp, #40]
  408bcc:	and	x12, x16, #0xfffffffffffffffe
  408bd0:	orr	x8, x16, #0x1
  408bd4:	add	x6, x15, #0x10
  408bd8:	stur	xzr, [x29, #-12]
  408bdc:	stp	x16, x8, [sp, #8]
  408be0:	stp	w10, w11, [x29, #-52]
  408be4:	str	w0, [sp, #56]
  408be8:	str	x15, [sp, #32]
  408bec:	str	x12, [sp]
  408bf0:	stur	x12, [x29, #-24]
  408bf4:	stp	w9, w1, [sp, #48]
  408bf8:	mov	w5, w14
  408bfc:	ldp	x14, x21, [x6, #-8]
  408c00:	ldur	w8, [x29, #-4]
  408c04:	ldur	w0, [x29, #-52]
  408c08:	add	x6, x6, #0x10
  408c0c:	ldr	w7, [x14, #8]
  408c10:	ldr	w14, [x21, #8]
  408c14:	cmp	w8, #0x2
  408c18:	cset	w10, lt  // lt = tstop
  408c1c:	cmp	w5, #0x8
  408c20:	cset	w21, eq  // eq = none
  408c24:	cmp	w7, #0x8
  408c28:	cset	w22, eq  // eq = none
  408c2c:	cmp	w14, #0x8
  408c30:	cset	w24, eq  // eq = none
  408c34:	cmp	w5, #0x6
  408c38:	orr	w23, w21, w22
  408c3c:	orr	w22, w22, w24
  408c40:	cset	w8, eq  // eq = none
  408c44:	cset	w24, ne  // ne = any
  408c48:	cmp	w7, #0x6
  408c4c:	stur	w8, [x29, #-28]
  408c50:	cset	w8, eq  // eq = none
  408c54:	cset	w27, ne  // ne = any
  408c58:	cmp	w5, #0x4
  408c5c:	cset	w30, eq  // eq = none
  408c60:	cmp	w7, #0x4
  408c64:	cset	w2, eq  // eq = none
  408c68:	cmp	w7, #0x5
  408c6c:	cset	w17, eq  // eq = none
  408c70:	cmp	w14, #0x5
  408c74:	eor	w25, w23, #0x1
  408c78:	cset	w16, eq  // eq = none
  408c7c:	cmp	w7, #0x2
  408c80:	eor	w28, w22, #0x1
  408c84:	and	w24, w24, w25
  408c88:	orr	w17, w30, w17
  408c8c:	orr	w16, w2, w16
  408c90:	cset	w2, eq  // eq = none
  408c94:	cmp	w14, #0x2
  408c98:	and	w27, w27, w28
  408c9c:	and	w30, w17, w24
  408ca0:	cset	w15, eq  // eq = none
  408ca4:	cmp	w5, #0x2
  408ca8:	and	w18, w16, w27
  408cac:	orr	w23, w30, w23
  408cb0:	cset	w30, eq  // eq = none
  408cb4:	cmp	w7, #0x3
  408cb8:	orr	w18, w18, w22
  408cbc:	cset	w22, ne  // ne = any
  408cc0:	cset	w20, eq  // eq = none
  408cc4:	cmp	w14, #0x3
  408cc8:	cset	w12, eq  // eq = none
  408ccc:	cset	w11, ne  // ne = any
  408cd0:	cmp	w5, #0x3
  408cd4:	stur	w8, [x29, #-32]
  408cd8:	cset	w8, ne  // ne = any
  408cdc:	cset	w9, eq  // eq = none
  408ce0:	cmp	w7, #0x1
  408ce4:	stur	w8, [x29, #-40]
  408ce8:	cset	w8, ne  // ne = any
  408cec:	stur	w8, [x29, #-44]
  408cf0:	cset	w8, eq  // eq = none
  408cf4:	cmp	w14, #0x1
  408cf8:	cset	w21, eq  // eq = none
  408cfc:	cset	w13, ne  // ne = any
  408d00:	cmp	w5, #0x7
  408d04:	cset	w26, eq  // eq = none
  408d08:	cmp	w7, #0x7
  408d0c:	stur	w13, [x29, #-36]
  408d10:	cset	w1, eq  // eq = none
  408d14:	cmp	w14, #0x7
  408d18:	ldr	w13, [sp, #48]
  408d1c:	cset	w4, eq  // eq = none
  408d20:	cmp	w14, #0x0
  408d24:	cset	w3, eq  // eq = none
  408d28:	cmp	w7, #0x0
  408d2c:	ccmp	w5, #0x1, #0x0, eq  // eq = none
  408d30:	csel	w5, w13, wzr, eq  // eq = none
  408d34:	tst	w8, w3
  408d38:	orr	w3, w9, w10
  408d3c:	csel	w7, w13, wzr, ne  // ne = any
  408d40:	cmp	w3, #0x0
  408d44:	orr	w3, w20, w10
  408d48:	csel	w10, wzr, w0, ne  // ne = any
  408d4c:	cmp	w3, #0x0
  408d50:	csel	w3, wzr, w0, ne  // ne = any
  408d54:	ldur	w0, [x29, #-28]
  408d58:	cmp	w23, #0x0
  408d5c:	csel	w5, wzr, w5, ne  // ne = any
  408d60:	cmp	w18, #0x0
  408d64:	csel	w18, wzr, w7, ne  // ne = any
  408d68:	tst	w0, w25
  408d6c:	ldur	w7, [x29, #-48]
  408d70:	ldur	w0, [x29, #-32]
  408d74:	eor	w17, w17, #0x1
  408d78:	and	w17, w24, w17
  408d7c:	csel	w5, w7, w5, ne  // ne = any
  408d80:	tst	w0, w28
  408d84:	ldr	w0, [sp, #52]
  408d88:	eor	w16, w16, #0x1
  408d8c:	orr	w15, w2, w15
  408d90:	orr	w2, w30, w2
  408d94:	and	w16, w27, w16
  408d98:	csel	w18, w7, w18, ne  // ne = any
  408d9c:	tst	w2, w17
  408da0:	csel	w5, w0, w5, ne  // ne = any
  408da4:	tst	w15, w16
  408da8:	eor	w15, w15, #0x1
  408dac:	and	w15, w16, w15
  408db0:	eor	w16, w2, #0x1
  408db4:	and	w16, w17, w16
  408db8:	csel	w17, w0, w18, ne  // ne = any
  408dbc:	tst	w20, w16
  408dc0:	csel	w10, w10, w5, ne  // ne = any
  408dc4:	tst	w12, w15
  408dc8:	and	w11, w15, w11
  408dcc:	and	w15, w16, w22
  408dd0:	ldr	w16, [sp, #56]
  408dd4:	csel	w12, w3, w17, ne  // ne = any
  408dd8:	tst	w9, w15
  408ddc:	csel	w9, w16, w10, ne  // ne = any
  408de0:	tst	w20, w11
  408de4:	and	w10, w11, w22
  408de8:	ldur	w11, [x29, #-40]
  408dec:	csel	w12, w16, w12, ne  // ne = any
  408df0:	and	w11, w15, w11
  408df4:	tst	w8, w11
  408df8:	ldur	w8, [x29, #-44]
  408dfc:	csel	w9, w13, w9, ne  // ne = any
  408e00:	tst	w21, w10
  408e04:	csel	w12, w13, w12, ne  // ne = any
  408e08:	and	w8, w11, w8
  408e0c:	orr	w11, w26, w1
  408e10:	tst	w11, w8
  408e14:	ldur	w8, [x29, #-36]
  408e18:	csel	w9, w7, w9, ne  // ne = any
  408e1c:	and	w8, w10, w8
  408e20:	orr	w10, w1, w4
  408e24:	tst	w10, w8
  408e28:	ldur	w8, [x29, #-8]
  408e2c:	add	w8, w9, w8
  408e30:	ldur	w9, [x29, #-12]
  408e34:	stur	w8, [x29, #-8]
  408e38:	csel	w8, w7, w12, ne  // ne = any
  408e3c:	add	w9, w8, w9
  408e40:	ldur	x8, [x29, #-24]
  408e44:	stur	w9, [x29, #-12]
  408e48:	subs	x8, x8, #0x2
  408e4c:	stur	x8, [x29, #-24]
  408e50:	b.ne	408bf8 <printf@plt+0x7758>  // b.any
  408e54:	ldp	x9, x8, [sp]
  408e58:	ldp	x15, x12, [sp, #32]
  408e5c:	ldp	w10, w11, [x29, #-52]
  408e60:	ldr	w0, [sp, #56]
  408e64:	cmp	x8, x9
  408e68:	ldp	w9, w8, [x29, #-12]
  408e6c:	add	w22, w9, w8
  408e70:	ldp	w9, w1, [sp, #48]
  408e74:	ldp	x16, x8, [sp, #16]
  408e78:	b.eq	408b14 <printf@plt+0x7674>  // b.none
  408e7c:	add	x15, x15, x16, lsl #3
  408e80:	sub	x16, x8, x16
  408e84:	b	408eac <printf@plt+0x7a0c>
  408e88:	ldur	w8, [x29, #-4]
  408e8c:	cmp	w8, #0x2
  408e90:	ccmp	w14, #0x3, #0x4, ge  // ge = tcont
  408e94:	csel	w18, wzr, w10, eq  // eq = none
  408e98:	add	w22, w18, w22
  408e9c:	subs	x16, x16, #0x1
  408ea0:	add	x15, x15, #0x8
  408ea4:	mov	w14, w17
  408ea8:	b.eq	408b14 <printf@plt+0x7674>  // b.none
  408eac:	ldr	x8, [x15]
  408eb0:	cmp	w14, #0x8
  408eb4:	mov	w18, wzr
  408eb8:	ldr	w17, [x8, #8]
  408ebc:	b.eq	408e98 <printf@plt+0x79f8>  // b.none
  408ec0:	cmp	w17, #0x8
  408ec4:	b.eq	408e98 <printf@plt+0x79f8>  // b.none
  408ec8:	cmp	w14, #0x6
  408ecc:	mov	w18, w11
  408ed0:	b.eq	408e98 <printf@plt+0x79f8>  // b.none
  408ed4:	cmp	w14, #0x4
  408ed8:	mov	w18, wzr
  408edc:	b.eq	408e98 <printf@plt+0x79f8>  // b.none
  408ee0:	cmp	w17, #0x5
  408ee4:	b.eq	408e98 <printf@plt+0x79f8>  // b.none
  408ee8:	cmp	w14, #0x2
  408eec:	mov	w18, w1
  408ef0:	b.eq	408e98 <printf@plt+0x79f8>  // b.none
  408ef4:	cmp	w17, #0x2
  408ef8:	mov	w18, w1
  408efc:	b.eq	408e98 <printf@plt+0x79f8>  // b.none
  408f00:	cmp	w17, #0x3
  408f04:	b.eq	408e88 <printf@plt+0x79e8>  // b.none
  408f08:	cmp	w14, #0x3
  408f0c:	mov	w18, w0
  408f10:	b.eq	408e98 <printf@plt+0x79f8>  // b.none
  408f14:	cmp	w17, #0x1
  408f18:	mov	w18, w9
  408f1c:	b.eq	408e98 <printf@plt+0x79f8>  // b.none
  408f20:	cmp	w14, #0x7
  408f24:	mov	w18, w11
  408f28:	b.eq	408e98 <printf@plt+0x79f8>  // b.none
  408f2c:	cmp	w17, #0x7
  408f30:	mov	w18, w11
  408f34:	b.eq	408e98 <printf@plt+0x79f8>  // b.none
  408f38:	cmp	w17, #0x0
  408f3c:	ccmp	w14, #0x1, #0x0, eq  // eq = none
  408f40:	csel	w18, w9, wzr, eq  // eq = none
  408f44:	b	408e98 <printf@plt+0x79f8>
  408f48:	stp	x29, x30, [sp, #-64]!
  408f4c:	stp	x24, x23, [sp, #16]
  408f50:	stp	x22, x21, [sp, #32]
  408f54:	stp	x20, x19, [sp, #48]
  408f58:	mov	x29, sp
  408f5c:	cmp	w1, #0x0
  408f60:	b.le	40916c <printf@plt+0x7ccc>
  408f64:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  408f68:	adrp	x11, 42f000 <_Znam@GLIBCXX_3.4>
  408f6c:	adrp	x12, 42f000 <_Znam@GLIBCXX_3.4>
  408f70:	ldrsw	x9, [x0, #40]
  408f74:	ldr	w10, [x10, #424]
  408f78:	ldr	w11, [x11, #432]
  408f7c:	ldr	w12, [x12, #428]
  408f80:	mov	w20, w1
  408f84:	add	w13, w20, #0x1
  408f88:	mov	x19, x0
  408f8c:	mov	x8, xzr
  408f90:	mov	w1, wzr
  408f94:	sub	x13, x13, #0x1
  408f98:	b	408fb4 <printf@plt+0x7b14>
  408f9c:	cmp	w16, #0x0
  408fa0:	csel	w15, w12, wzr, eq  // eq = none
  408fa4:	add	x8, x8, #0x1
  408fa8:	cmp	x13, x8
  408fac:	add	w1, w15, w1
  408fb0:	b.eq	40907c <printf@plt+0x7bdc>  // b.none
  408fb4:	add	x14, x8, #0x1
  408fb8:	cmp	x14, x9
  408fbc:	b.ge	40907c <printf@plt+0x7bdc>  // b.tcont
  408fc0:	ldr	x14, [x19, #32]
  408fc4:	mov	w15, wzr
  408fc8:	add	x16, x14, x8, lsl #3
  408fcc:	ldr	x14, [x16]
  408fd0:	ldr	w14, [x14, #8]
  408fd4:	cmp	w14, #0x8
  408fd8:	b.eq	408fa4 <printf@plt+0x7b04>  // b.none
  408fdc:	ldr	x16, [x16, #8]
  408fe0:	ldr	w17, [x16, #8]
  408fe4:	cmp	w17, #0x8
  408fe8:	b.eq	408fa4 <printf@plt+0x7b04>  // b.none
  408fec:	ldr	w16, [x19, #16]
  408ff0:	cmp	w14, #0x6
  408ff4:	b.ne	409004 <printf@plt+0x7b64>  // b.any
  408ff8:	cmp	w16, #0x0
  408ffc:	csel	w15, w10, wzr, eq  // eq = none
  409000:	b	408fa4 <printf@plt+0x7b04>
  409004:	cmp	w14, #0x4
  409008:	mov	w15, wzr
  40900c:	b.eq	408fa4 <printf@plt+0x7b04>  // b.none
  409010:	cmp	w17, #0x5
  409014:	b.eq	408fa4 <printf@plt+0x7b04>  // b.none
  409018:	cmp	w14, #0x2
  40901c:	b.eq	408f9c <printf@plt+0x7afc>  // b.none
  409020:	cmp	w17, #0x2
  409024:	b.eq	408f9c <printf@plt+0x7afc>  // b.none
  409028:	cmp	w17, #0x3
  40902c:	b.ne	409040 <printf@plt+0x7ba0>  // b.any
  409030:	cmp	w14, #0x3
  409034:	b.ne	409048 <printf@plt+0x7ba8>  // b.any
  409038:	mov	w15, wzr
  40903c:	b	408fa4 <printf@plt+0x7b04>
  409040:	cmp	w14, #0x3
  409044:	b.ne	409054 <printf@plt+0x7bb4>  // b.any
  409048:	cmp	w16, #0x0
  40904c:	csel	w15, w11, wzr, eq  // eq = none
  409050:	b	408fa4 <printf@plt+0x7b04>
  409054:	cmp	w17, #0x1
  409058:	mov	w15, w10
  40905c:	b.eq	408fa4 <printf@plt+0x7b04>  // b.none
  409060:	cmp	w14, #0x7
  409064:	b.eq	408ff8 <printf@plt+0x7b58>  // b.none
  409068:	cmp	w17, #0x7
  40906c:	b.eq	408ff8 <printf@plt+0x7b58>  // b.none
  409070:	cmp	w17, #0x0
  409074:	ccmp	w14, #0x1, #0x0, eq  // eq = none
  409078:	b	408ffc <printf@plt+0x7b5c>
  40907c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  409080:	add	x0, x0, #0x26e
  409084:	bl	4014a0 <printf@plt>
  409088:	cmp	w20, #0x1
  40908c:	b.lt	40918c <printf@plt+0x7cec>  // b.tstop
  409090:	mov	w22, w20
  409094:	adrp	x21, 417000 <_ZdlPvm@@Base+0x42fc>
  409098:	mov	x23, xzr
  40909c:	lsl	x24, x22, #3
  4090a0:	add	x21, x21, #0x1ed
  4090a4:	b	4090b4 <printf@plt+0x7c14>
  4090a8:	add	x23, x23, #0x8
  4090ac:	cmp	x24, x23
  4090b0:	b.eq	4090e4 <printf@plt+0x7c44>  // b.none
  4090b4:	ldr	x8, [x19, #32]
  4090b8:	ldr	x0, [x8, x23]
  4090bc:	ldr	x8, [x0]
  4090c0:	ldr	x8, [x8, #64]
  4090c4:	blr	x8
  4090c8:	cbnz	w0, 4090a8 <printf@plt+0x7c08>
  4090cc:	ldr	x8, [x19, #32]
  4090d0:	mov	x0, x21
  4090d4:	ldr	x8, [x8, x23]
  4090d8:	ldr	w1, [x8, #12]
  4090dc:	bl	4014a0 <printf@plt>
  4090e0:	b	4090a8 <printf@plt+0x7c08>
  4090e4:	cmp	w20, #0x1
  4090e8:	b.lt	40918c <printf@plt+0x7cec>  // b.tstop
  4090ec:	mov	x20, xzr
  4090f0:	ldr	x8, [x19, #32]
  4090f4:	ldr	x0, [x8, x20, lsl #3]
  4090f8:	ldr	x8, [x0]
  4090fc:	ldr	x8, [x8, #64]
  409100:	blr	x8
  409104:	add	x20, x20, #0x1
  409108:	cmp	x20, x22
  40910c:	b.cs	409114 <printf@plt+0x7c74>  // b.hs, b.nlast
  409110:	cbz	w0, 4090f0 <printf@plt+0x7c50>
  409114:	cbz	w0, 40918c <printf@plt+0x7cec>
  409118:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40911c:	add	x0, x0, #0x22c
  409120:	bl	4014a0 <printf@plt>
  409124:	mov	x20, xzr
  409128:	lsl	x21, x22, #3
  40912c:	b	40913c <printf@plt+0x7c9c>
  409130:	add	x20, x20, #0x8
  409134:	cmp	x21, x20
  409138:	b.eq	409180 <printf@plt+0x7ce0>  // b.none
  40913c:	ldr	x8, [x19, #32]
  409140:	ldr	x0, [x8, x20]
  409144:	ldr	x8, [x0]
  409148:	ldr	x8, [x8, #64]
  40914c:	blr	x8
  409150:	cbz	w0, 409130 <printf@plt+0x7c90>
  409154:	ldr	x8, [x19, #32]
  409158:	ldr	x0, [x8, x20]
  40915c:	ldr	x8, [x0]
  409160:	ldr	x8, [x8, #48]
  409164:	blr	x8
  409168:	b	409130 <printf@plt+0x7c90>
  40916c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  409170:	add	x0, x0, #0x26e
  409174:	mov	w1, wzr
  409178:	bl	4014a0 <printf@plt>
  40917c:	b	40918c <printf@plt+0x7cec>
  409180:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  409184:	add	x0, x0, #0xee2
  409188:	bl	4014a0 <printf@plt>
  40918c:	ldp	x20, x19, [sp, #48]
  409190:	ldp	x22, x21, [sp, #32]
  409194:	ldp	x24, x23, [sp, #16]
  409198:	mov	w0, #0xa                   	// #10
  40919c:	ldp	x29, x30, [sp], #64
  4091a0:	b	4012f0 <putchar@plt>
  4091a4:	stp	x29, x30, [sp, #-32]!
  4091a8:	str	x19, [sp, #16]
  4091ac:	mov	x29, sp
  4091b0:	ldr	x8, [x0, #32]
  4091b4:	ldrsw	x9, [x0, #40]
  4091b8:	mov	x19, x0
  4091bc:	add	x8, x8, x9, lsl #3
  4091c0:	ldur	x0, [x8, #-8]
  4091c4:	ldr	x8, [x0]
  4091c8:	ldr	x8, [x8, #64]
  4091cc:	blr	x8
  4091d0:	cbz	w0, 4091f4 <printf@plt+0x7d54>
  4091d4:	ldr	x8, [x19, #32]
  4091d8:	ldrsw	x9, [x19, #40]
  4091dc:	ldr	w1, [x19, #48]
  4091e0:	add	x8, x8, x9, lsl #3
  4091e4:	ldur	x0, [x8, #-8]
  4091e8:	ldr	x8, [x0]
  4091ec:	ldr	x8, [x8, #24]
  4091f0:	blr	x8
  4091f4:	ldr	x8, [x19, #32]
  4091f8:	ldrsw	x9, [x19, #40]
  4091fc:	add	x8, x8, x9, lsl #3
  409200:	ldur	x0, [x8, #-8]
  409204:	ldr	x8, [x0]
  409208:	ldr	x8, [x8, #32]
  40920c:	blr	x8
  409210:	ldr	x8, [x19, #32]
  409214:	ldrsw	x9, [x19, #40]
  409218:	ldr	w1, [x19, #12]
  40921c:	ldr	x19, [sp, #16]
  409220:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  409224:	add	x8, x8, x9, lsl #3
  409228:	ldur	x8, [x8, #-8]
  40922c:	add	x0, x0, #0x6b1
  409230:	ldr	w2, [x8, #12]
  409234:	ldp	x29, x30, [sp], #32
  409238:	b	4014a0 <printf@plt>
  40923c:	stp	x29, x30, [sp, #-80]!
  409240:	str	x25, [sp, #16]
  409244:	stp	x24, x23, [sp, #32]
  409248:	stp	x22, x21, [sp, #48]
  40924c:	stp	x20, x19, [sp, #64]
  409250:	mov	x29, sp
  409254:	adrp	x21, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409258:	ldr	w8, [x21, #3472]
  40925c:	mov	x19, x0
  409260:	cmp	w8, #0x1
  409264:	b.ne	409278 <printf@plt+0x7dd8>  // b.any
  409268:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40926c:	add	x0, x0, #0x27c
  409270:	bl	4014a0 <printf@plt>
  409274:	ldr	w8, [x21, #3472]
  409278:	ldr	w9, [x19, #40]
  40927c:	cmp	w9, #0x1
  409280:	b.lt	4093bc <printf@plt+0x7f1c>  // b.tstop
  409284:	adrp	x23, 42f000 <_Znam@GLIBCXX_3.4>
  409288:	adrp	x20, 416000 <_ZdlPvm@@Base+0x32fc>
  40928c:	adrp	x24, 42f000 <_Znam@GLIBCXX_3.4>
  409290:	adrp	x25, 42f000 <_Znam@GLIBCXX_3.4>
  409294:	mov	x22, xzr
  409298:	add	x23, x23, #0x1a8
  40929c:	add	x20, x20, #0x76f
  4092a0:	add	x24, x24, #0x1ac
  4092a4:	add	x25, x25, #0x1b0
  4092a8:	b	4092d8 <printf@plt+0x7e38>
  4092ac:	cbz	w10, 409350 <printf@plt+0x7eb0>
  4092b0:	ldr	x8, [x19, #32]
  4092b4:	ldr	x0, [x8, x22, lsl #3]
  4092b8:	ldr	x8, [x0]
  4092bc:	ldr	x8, [x8, #48]
  4092c0:	blr	x8
  4092c4:	ldrsw	x9, [x19, #40]
  4092c8:	ldr	w8, [x21, #3472]
  4092cc:	add	x22, x22, #0x1
  4092d0:	cmp	x22, x9
  4092d4:	b.ge	4093bc <printf@plt+0x7f1c>  // b.tcont
  4092d8:	cbz	x22, 4092b0 <printf@plt+0x7e10>
  4092dc:	cbnz	w8, 4092b0 <printf@plt+0x7e10>
  4092e0:	ldr	x8, [x19, #32]
  4092e4:	add	x9, x8, x22, lsl #3
  4092e8:	ldur	x8, [x9, #-8]
  4092ec:	ldr	w8, [x8, #8]
  4092f0:	cmp	w8, #0x8
  4092f4:	b.eq	4092b0 <printf@plt+0x7e10>  // b.none
  4092f8:	ldr	x9, [x9]
  4092fc:	ldr	w9, [x9, #8]
  409300:	cmp	w9, #0x8
  409304:	b.eq	4092b0 <printf@plt+0x7e10>  // b.none
  409308:	ldr	w10, [x19, #16]
  40930c:	cmp	w8, #0x6
  409310:	b.eq	4092ac <printf@plt+0x7e0c>  // b.none
  409314:	cmp	w8, #0x4
  409318:	b.eq	4092b0 <printf@plt+0x7e10>  // b.none
  40931c:	cmp	w9, #0x5
  409320:	b.eq	4092b0 <printf@plt+0x7e10>  // b.none
  409324:	cmp	w8, #0x2
  409328:	b.eq	40936c <printf@plt+0x7ecc>  // b.none
  40932c:	cmp	w9, #0x2
  409330:	b.eq	40936c <printf@plt+0x7ecc>  // b.none
  409334:	cmp	w9, #0x3
  409338:	b.ne	409378 <printf@plt+0x7ed8>  // b.any
  40933c:	cbnz	w10, 4092b0 <printf@plt+0x7e10>
  409340:	cmp	w8, #0x3
  409344:	mov	x11, x25
  409348:	b.ne	409354 <printf@plt+0x7eb4>  // b.any
  40934c:	b	4092b0 <printf@plt+0x7e10>
  409350:	mov	x11, x23
  409354:	ldr	w1, [x11]
  409358:	cmp	w1, #0x1
  40935c:	b.lt	4092b0 <printf@plt+0x7e10>  // b.tstop
  409360:	mov	x0, x20
  409364:	bl	4014a0 <printf@plt>
  409368:	b	4092b0 <printf@plt+0x7e10>
  40936c:	cbnz	w10, 4092b0 <printf@plt+0x7e10>
  409370:	mov	x11, x24
  409374:	b	409354 <printf@plt+0x7eb4>
  409378:	cmp	w8, #0x3
  40937c:	b.ne	40938c <printf@plt+0x7eec>  // b.any
  409380:	cbnz	w10, 4092b0 <printf@plt+0x7e10>
  409384:	mov	x11, x25
  409388:	b	409354 <printf@plt+0x7eb4>
  40938c:	cmp	w9, #0x1
  409390:	mov	x11, x23
  409394:	b.eq	409354 <printf@plt+0x7eb4>  // b.none
  409398:	cmp	w8, #0x7
  40939c:	b.eq	4092ac <printf@plt+0x7e0c>  // b.none
  4093a0:	cmp	w9, #0x7
  4093a4:	b.eq	4092ac <printf@plt+0x7e0c>  // b.none
  4093a8:	cmp	w8, #0x1
  4093ac:	b.ne	4092b0 <printf@plt+0x7e10>  // b.any
  4093b0:	mov	x11, x23
  4093b4:	cbz	w9, 409354 <printf@plt+0x7eb4>
  4093b8:	b	4092b0 <printf@plt+0x7e10>
  4093bc:	cmp	w8, #0x1
  4093c0:	b.ne	4093e4 <printf@plt+0x7f44>  // b.any
  4093c4:	ldp	x20, x19, [sp, #64]
  4093c8:	ldp	x22, x21, [sp, #48]
  4093cc:	ldp	x24, x23, [sp, #32]
  4093d0:	ldr	x25, [sp, #16]
  4093d4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  4093d8:	add	x0, x0, #0x9e8
  4093dc:	ldp	x29, x30, [sp], #80
  4093e0:	b	4014a0 <printf@plt>
  4093e4:	ldp	x20, x19, [sp, #64]
  4093e8:	ldp	x22, x21, [sp, #48]
  4093ec:	ldp	x24, x23, [sp, #32]
  4093f0:	ldr	x25, [sp, #16]
  4093f4:	ldp	x29, x30, [sp], #80
  4093f8:	ret
  4093fc:	stp	x29, x30, [sp, #-48]!
  409400:	stp	x22, x21, [sp, #16]
  409404:	stp	x20, x19, [sp, #32]
  409408:	mov	x29, sp
  40940c:	ldr	w8, [x0, #40]
  409410:	cmp	w8, #0x1
  409414:	b.lt	409454 <printf@plt+0x7fb4>  // b.tstop
  409418:	mov	w19, w2
  40941c:	mov	x20, x0
  409420:	mov	w21, w1
  409424:	mov	x22, xzr
  409428:	ldr	x8, [x20, #32]
  40942c:	mov	w1, w21
  409430:	mov	w2, w19
  409434:	ldr	x0, [x8, x22, lsl #3]
  409438:	ldr	x8, [x0]
  40943c:	ldr	x8, [x8, #96]
  409440:	blr	x8
  409444:	ldrsw	x8, [x20, #40]
  409448:	add	x22, x22, #0x1
  40944c:	cmp	x22, x8
  409450:	b.lt	409428 <printf@plt+0x7f88>  // b.tstop
  409454:	ldp	x20, x19, [sp, #32]
  409458:	ldp	x22, x21, [sp, #16]
  40945c:	ldp	x29, x30, [sp], #48
  409460:	ret
  409464:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  409468:	add	x0, x0, #0x18
  40946c:	add	x1, x1, #0x333
  409470:	b	407af0 <printf@plt+0x6650>
  409474:	add	x0, x0, #0x18
  409478:	b	407634 <printf@plt+0x6194>
  40947c:	stp	x29, x30, [sp, #-32]!
  409480:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  409484:	add	x8, x8, #0x140
  409488:	str	x19, [sp, #16]
  40948c:	mov	x19, x0
  409490:	str	x8, [x0], #24
  409494:	mov	x29, sp
  409498:	bl	4075c0 <printf@plt+0x6120>
  40949c:	mov	x0, x19
  4094a0:	ldr	x19, [sp, #16]
  4094a4:	ldp	x29, x30, [sp], #32
  4094a8:	b	407bd8 <printf@plt+0x6738>
  4094ac:	stp	x29, x30, [sp, #-32]!
  4094b0:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  4094b4:	add	x8, x8, #0x140
  4094b8:	str	x19, [sp, #16]
  4094bc:	mov	x19, x0
  4094c0:	str	x8, [x0], #24
  4094c4:	mov	x29, sp
  4094c8:	bl	4075c0 <printf@plt+0x6120>
  4094cc:	mov	x0, x19
  4094d0:	bl	407bd8 <printf@plt+0x6738>
  4094d4:	mov	x0, x19
  4094d8:	ldr	x19, [sp, #16]
  4094dc:	ldp	x29, x30, [sp], #32
  4094e0:	b	412cf8 <_ZdlPv@@Base>
  4094e4:	stp	x29, x30, [sp, #-48]!
  4094e8:	str	x21, [sp, #16]
  4094ec:	stp	x20, x19, [sp, #32]
  4094f0:	mov	x29, sp
  4094f4:	mov	x21, x0
  4094f8:	mov	w0, #0x28                  	// #40
  4094fc:	mov	x19, x1
  409500:	bl	412c54 <_Znwm@@Base>
  409504:	mov	x20, x0
  409508:	bl	407064 <printf@plt+0x5bc4>
  40950c:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  409510:	add	x8, x8, #0x2a8
  409514:	mov	w9, #0x7                   	// #7
  409518:	str	wzr, [x20, #16]
  40951c:	stp	x21, x19, [x20, #24]
  409520:	str	x8, [x20]
  409524:	str	w9, [x20, #8]
  409528:	mov	x0, x20
  40952c:	ldp	x20, x19, [sp, #32]
  409530:	ldr	x21, [sp, #16]
  409534:	ldp	x29, x30, [sp], #48
  409538:	ret
  40953c:	mov	x19, x0
  409540:	mov	x0, x20
  409544:	bl	412cf8 <_ZdlPv@@Base>
  409548:	mov	x0, x19
  40954c:	bl	401440 <_Unwind_Resume@plt>
  409550:	stp	x29, x30, [sp, #-48]!
  409554:	str	x21, [sp, #16]
  409558:	stp	x20, x19, [sp, #32]
  40955c:	mov	x29, sp
  409560:	mov	x21, x0
  409564:	mov	w0, #0x28                  	// #40
  409568:	mov	x19, x1
  40956c:	bl	412c54 <_Znwm@@Base>
  409570:	mov	x20, x0
  409574:	bl	407064 <printf@plt+0x5bc4>
  409578:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  40957c:	add	x8, x8, #0x2a8
  409580:	mov	w9, #0x1                   	// #1
  409584:	mov	w10, #0x7                   	// #7
  409588:	stp	x21, x19, [x20, #24]
  40958c:	str	x8, [x20]
  409590:	str	w9, [x20, #16]
  409594:	str	w10, [x20, #8]
  409598:	mov	x0, x20
  40959c:	ldp	x20, x19, [sp, #32]
  4095a0:	ldr	x21, [sp, #16]
  4095a4:	ldp	x29, x30, [sp], #48
  4095a8:	ret
  4095ac:	mov	x19, x0
  4095b0:	mov	x0, x20
  4095b4:	bl	412cf8 <_ZdlPv@@Base>
  4095b8:	mov	x0, x19
  4095bc:	bl	401440 <_Unwind_Resume@plt>
  4095c0:	stp	x29, x30, [sp, #-48]!
  4095c4:	stp	x22, x21, [sp, #16]
  4095c8:	stp	x20, x19, [sp, #32]
  4095cc:	mov	x29, sp
  4095d0:	mov	x19, x3
  4095d4:	mov	x20, x2
  4095d8:	mov	w21, w1
  4095dc:	mov	x22, x0
  4095e0:	bl	407064 <printf@plt+0x5bc4>
  4095e4:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  4095e8:	add	x8, x8, #0x2a8
  4095ec:	mov	w9, #0x7                   	// #7
  4095f0:	str	w21, [x22, #16]
  4095f4:	stp	x20, x19, [x22, #24]
  4095f8:	str	x8, [x22]
  4095fc:	str	w9, [x22, #8]
  409600:	ldp	x20, x19, [sp, #32]
  409604:	ldp	x22, x21, [sp, #16]
  409608:	ldp	x29, x30, [sp], #48
  40960c:	ret
  409610:	stp	x29, x30, [sp, #-32]!
  409614:	str	x19, [sp, #16]
  409618:	mov	x19, x0
  40961c:	ldr	x0, [x0, #24]
  409620:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  409624:	add	x8, x8, #0x2a8
  409628:	mov	x29, sp
  40962c:	str	x8, [x19]
  409630:	cbz	x0, 409640 <printf@plt+0x81a0>
  409634:	ldr	x8, [x0]
  409638:	ldr	x8, [x8, #16]
  40963c:	blr	x8
  409640:	ldr	x0, [x19, #32]
  409644:	cbz	x0, 409654 <printf@plt+0x81b4>
  409648:	ldr	x8, [x0]
  40964c:	ldr	x8, [x8, #16]
  409650:	blr	x8
  409654:	mov	x0, x19
  409658:	ldr	x19, [sp, #16]
  40965c:	ldp	x29, x30, [sp], #32
  409660:	b	407bd8 <printf@plt+0x6738>
  409664:	stp	x29, x30, [sp, #-32]!
  409668:	str	x19, [sp, #16]
  40966c:	mov	x19, x0
  409670:	ldr	x0, [x0, #24]
  409674:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  409678:	add	x8, x8, #0x2a8
  40967c:	mov	x29, sp
  409680:	str	x8, [x19]
  409684:	cbz	x0, 409694 <printf@plt+0x81f4>
  409688:	ldr	x8, [x0]
  40968c:	ldr	x8, [x8, #16]
  409690:	blr	x8
  409694:	ldr	x0, [x19, #32]
  409698:	cbz	x0, 4096a8 <printf@plt+0x8208>
  40969c:	ldr	x8, [x0]
  4096a0:	ldr	x8, [x8, #16]
  4096a4:	blr	x8
  4096a8:	mov	x0, x19
  4096ac:	bl	407bd8 <printf@plt+0x6738>
  4096b0:	mov	x0, x19
  4096b4:	ldr	x19, [sp, #16]
  4096b8:	ldp	x29, x30, [sp], #32
  4096bc:	b	412cf8 <_ZdlPv@@Base>
  4096c0:	stp	x29, x30, [sp, #-64]!
  4096c4:	stp	x24, x23, [sp, #16]
  4096c8:	stp	x22, x21, [sp, #32]
  4096cc:	stp	x20, x19, [sp, #48]
  4096d0:	mov	x29, sp
  4096d4:	ldr	w8, [x0, #16]
  4096d8:	mov	x19, x0
  4096dc:	mov	w21, w1
  4096e0:	cbz	w8, 409714 <printf@plt+0x8274>
  4096e4:	mov	w0, w21
  4096e8:	bl	406c9c <printf@plt+0x57fc>
  4096ec:	ldr	w1, [x19, #12]
  4096f0:	mov	w21, w0
  4096f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4096f8:	add	x0, x0, #0xed0
  4096fc:	bl	4014a0 <printf@plt>
  409700:	bl	40701c <printf@plt+0x5b7c>
  409704:	ldr	w1, [x19, #12]
  409708:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40970c:	add	x0, x0, #0xee2
  409710:	bl	4014a0 <printf@plt>
  409714:	ldr	x0, [x19, #24]
  409718:	mov	w1, w21
  40971c:	ldr	x8, [x0]
  409720:	ldr	x8, [x8, #24]
  409724:	blr	x8
  409728:	mov	w22, w0
  40972c:	cbz	w0, 40973c <printf@plt+0x829c>
  409730:	ldr	x8, [x19, #24]
  409734:	ldr	w20, [x8, #12]
  409738:	b	409740 <printf@plt+0x82a0>
  40973c:	mov	w20, wzr
  409740:	ldr	x23, [x19, #32]
  409744:	mov	w0, w21
  409748:	bl	406cac <printf@plt+0x580c>
  40974c:	ldr	x8, [x23]
  409750:	mov	w1, w0
  409754:	mov	x0, x23
  409758:	ldr	x8, [x8, #24]
  40975c:	blr	x8
  409760:	mov	w21, w0
  409764:	cbz	w22, 409798 <printf@plt+0x82f8>
  409768:	cbz	w21, 409798 <printf@plt+0x82f8>
  40976c:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  409770:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  409774:	add	x1, x1, #0x198
  409778:	add	x0, x0, #0xef4
  40977c:	mov	x2, x1
  409780:	mov	x3, x1
  409784:	bl	411750 <printf@plt+0x102b0>
  409788:	mov	w21, w22
  40978c:	ldr	w8, [x19, #16]
  409790:	cbnz	w8, 4097a8 <printf@plt+0x8308>
  409794:	b	4097b8 <printf@plt+0x8318>
  409798:	ldr	x8, [x19, #32]
  40979c:	ldr	w20, [x8, #12]
  4097a0:	ldr	w8, [x19, #16]
  4097a4:	cbz	w8, 4097b8 <printf@plt+0x8318>
  4097a8:	ldr	w1, [x19, #12]
  4097ac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4097b0:	add	x0, x0, #0xf0f
  4097b4:	bl	4014a0 <printf@plt>
  4097b8:	ldp	x8, x9, [x19, #24]
  4097bc:	ldr	w1, [x19, #12]
  4097c0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4097c4:	add	x0, x0, #0x348
  4097c8:	ldr	w2, [x8, #12]
  4097cc:	ldr	w3, [x9, #12]
  4097d0:	bl	4014a0 <printf@plt>
  4097d4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4097d8:	ldr	w8, [x8, #3448]
  4097dc:	cbnz	w8, 4097fc <printf@plt+0x835c>
  4097e0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4097e4:	ldr	x3, [x8, #3408]
  4097e8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4097ec:	add	x0, x0, #0x365
  4097f0:	mov	w1, #0x10                  	// #16
  4097f4:	mov	w2, #0x1                   	// #1
  4097f8:	bl	401430 <fwrite@plt>
  4097fc:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  409800:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  409804:	ldr	w8, [x8, #416]
  409808:	ldr	w9, [x9, #3652]
  40980c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  409810:	add	x0, x0, #0x376
  409814:	add	w8, w9, w8
  409818:	lsl	w1, w8, #1
  40981c:	bl	4014a0 <printf@plt>
  409820:	ldp	w1, w8, [x19, #12]
  409824:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  409828:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  40982c:	add	x9, x9, #0x1b8
  409830:	add	x10, x10, #0x1b4
  409834:	cmp	w8, #0x0
  409838:	csel	x8, x10, x9, eq  // eq = none
  40983c:	ldr	w2, [x8]
  409840:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  409844:	add	x0, x0, #0x37d
  409848:	bl	4014a0 <printf@plt>
  40984c:	ldp	w1, w8, [x19, #12]
  409850:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  409854:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  409858:	add	x9, x9, #0x1c0
  40985c:	add	x10, x10, #0x1bc
  409860:	cmp	w8, #0x0
  409864:	csel	x8, x10, x9, eq  // eq = none
  409868:	ldr	w2, [x8]
  40986c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  409870:	add	x0, x0, #0x38b
  409874:	bl	4014a0 <printf@plt>
  409878:	ldr	x8, [x19, #24]
  40987c:	ldp	w1, w9, [x19, #12]
  409880:	adrp	x23, 42f000 <_Znam@GLIBCXX_3.4>
  409884:	adrp	x22, 42f000 <_Znam@GLIBCXX_3.4>
  409888:	ldr	w5, [x23, #468]
  40988c:	ldr	w4, [x22, #452]
  409890:	ldr	w2, [x8, #12]
  409894:	cmp	w9, #0x0
  409898:	mov	w24, #0x3                   	// #3
  40989c:	csinc	w8, w24, wzr, eq  // eq = none
  4098a0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4098a4:	mul	w6, w8, w5
  4098a8:	add	x0, x0, #0x399
  4098ac:	mov	w3, w1
  4098b0:	bl	4014a0 <printf@plt>
  4098b4:	ldr	x8, [x19, #32]
  4098b8:	ldp	w1, w9, [x19, #12]
  4098bc:	ldr	w5, [x23, #468]
  4098c0:	ldr	w4, [x22, #452]
  4098c4:	ldr	w2, [x8, #12]
  4098c8:	cmp	w9, #0x0
  4098cc:	csinc	w8, w24, wzr, eq  // eq = none
  4098d0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4098d4:	mul	w6, w8, w5
  4098d8:	add	x0, x0, #0x3cb
  4098dc:	mov	w3, w1
  4098e0:	bl	4014a0 <printf@plt>
  4098e4:	ldr	x8, [x19, #24]
  4098e8:	ldr	w1, [x19, #12]
  4098ec:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4098f0:	add	x0, x0, #0x3fd
  4098f4:	ldr	w3, [x8, #12]
  4098f8:	mov	w2, w1
  4098fc:	bl	4014a0 <printf@plt>
  409900:	ldr	x8, [x19, #32]
  409904:	ldr	w1, [x19, #12]
  409908:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40990c:	add	x0, x0, #0x419
  409910:	ldr	w3, [x8, #12]
  409914:	mov	w2, w1
  409918:	bl	4014a0 <printf@plt>
  40991c:	cbz	w21, 409934 <printf@plt+0x8494>
  409920:	ldr	w1, [x19, #12]
  409924:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  409928:	add	x0, x0, #0x435
  40992c:	mov	w2, w20
  409930:	bl	4014a0 <printf@plt>
  409934:	mov	w0, w21
  409938:	ldp	x20, x19, [sp, #48]
  40993c:	ldp	x22, x21, [sp, #32]
  409940:	ldp	x24, x23, [sp, #16]
  409944:	ldp	x29, x30, [sp], #64
  409948:	ret
  40994c:	stp	x29, x30, [sp, #-64]!
  409950:	stp	x24, x23, [sp, #16]
  409954:	stp	x22, x21, [sp, #32]
  409958:	stp	x20, x19, [sp, #48]
  40995c:	mov	x29, sp
  409960:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409964:	ldr	w8, [x8, #3472]
  409968:	mov	x19, x0
  40996c:	cmp	w8, #0x1
  409970:	b.eq	409b08 <printf@plt+0x8668>  // b.none
  409974:	cbnz	w8, 409b50 <printf@plt+0x86b0>
  409978:	ldr	w8, [x19, #16]
  40997c:	cbz	w8, 409990 <printf@plt+0x84f0>
  409980:	ldr	w1, [x19, #12]
  409984:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  409988:	add	x0, x0, #0x2f
  40998c:	bl	4014a0 <printf@plt>
  409990:	adrp	x20, 417000 <_ZdlPvm@@Base+0x42fc>
  409994:	add	x20, x20, #0x3d
  409998:	mov	x0, x20
  40999c:	bl	4014a0 <printf@plt>
  4099a0:	ldr	w1, [x19, #12]
  4099a4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4099a8:	add	x0, x0, #0x44
  4099ac:	bl	4014a0 <printf@plt>
  4099b0:	ldr	x8, [x19, #24]
  4099b4:	ldr	w1, [x19, #12]
  4099b8:	adrp	x21, 417000 <_ZdlPvm@@Base+0x42fc>
  4099bc:	add	x21, x21, #0x457
  4099c0:	ldr	w2, [x8, #12]
  4099c4:	mov	x0, x21
  4099c8:	bl	4014a0 <printf@plt>
  4099cc:	ldr	x0, [x19, #24]
  4099d0:	ldr	x8, [x0]
  4099d4:	ldr	x8, [x8, #48]
  4099d8:	blr	x8
  4099dc:	adrp	x22, 419000 <_ZdlPvm@@Base+0x62fc>
  4099e0:	add	x22, x22, #0xee2
  4099e4:	mov	x0, x22
  4099e8:	bl	4014a0 <printf@plt>
  4099ec:	mov	x0, x20
  4099f0:	bl	4014a0 <printf@plt>
  4099f4:	ldr	w1, [x19, #12]
  4099f8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  4099fc:	add	x0, x0, #0x7c
  409a00:	bl	4014a0 <printf@plt>
  409a04:	ldr	x8, [x19, #32]
  409a08:	ldr	w1, [x19, #12]
  409a0c:	mov	x0, x21
  409a10:	ldr	w2, [x8, #12]
  409a14:	bl	4014a0 <printf@plt>
  409a18:	ldr	x0, [x19, #32]
  409a1c:	ldr	x8, [x0]
  409a20:	ldr	x8, [x8, #48]
  409a24:	blr	x8
  409a28:	mov	x0, x22
  409a2c:	bl	4014a0 <printf@plt>
  409a30:	ldr	w8, [x19, #16]
  409a34:	cbz	w8, 409a48 <printf@plt+0x85a8>
  409a38:	ldr	w1, [x19, #12]
  409a3c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  409a40:	add	x0, x0, #0xb3
  409a44:	bl	4014a0 <printf@plt>
  409a48:	adrp	x21, 42f000 <_Znam@GLIBCXX_3.4>
  409a4c:	ldr	w1, [x21, #416]
  409a50:	adrp	x20, 416000 <_ZdlPvm@@Base+0x32fc>
  409a54:	add	x20, x20, #0x76f
  409a58:	mov	x0, x20
  409a5c:	bl	4014a0 <printf@plt>
  409a60:	adrp	x22, 42f000 <_Znam@GLIBCXX_3.4>
  409a64:	ldr	w1, [x22, #452]
  409a68:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  409a6c:	add	x0, x0, #0x472
  409a70:	bl	4014a0 <printf@plt>
  409a74:	adrp	x23, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409a78:	ldr	w8, [x23, #3448]
  409a7c:	adrp	x24, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409a80:	ldr	x1, [x24, #3408]
  409a84:	adrp	x9, 417000 <_ZdlPvm@@Base+0x42fc>
  409a88:	adrp	x10, 417000 <_ZdlPvm@@Base+0x42fc>
  409a8c:	add	x9, x9, #0x47b
  409a90:	add	x10, x10, #0x480
  409a94:	cmp	w8, #0x0
  409a98:	csel	x0, x10, x9, eq  // eq = none
  409a9c:	bl	4011f0 <fputs@plt>
  409aa0:	ldr	w8, [x21, #416]
  409aa4:	ldr	w1, [x19, #12]
  409aa8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  409aac:	add	x0, x0, #0x484
  409ab0:	lsl	w2, w8, #1
  409ab4:	bl	4014a0 <printf@plt>
  409ab8:	ldr	w8, [x23, #3448]
  409abc:	ldr	x1, [x24, #3408]
  409ac0:	adrp	x9, 419000 <_ZdlPvm@@Base+0x62fc>
  409ac4:	adrp	x10, 419000 <_ZdlPvm@@Base+0x62fc>
  409ac8:	add	x9, x9, #0x227
  409acc:	add	x10, x10, #0x231
  409ad0:	cmp	w8, #0x0
  409ad4:	csel	x0, x10, x9, eq  // eq = none
  409ad8:	bl	4011f0 <fputs@plt>
  409adc:	ldr	w1, [x22, #452]
  409ae0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  409ae4:	add	x0, x0, #0x492
  409ae8:	bl	4014a0 <printf@plt>
  409aec:	ldr	w1, [x21, #416]
  409af0:	mov	x0, x20
  409af4:	ldp	x20, x19, [sp, #48]
  409af8:	ldp	x22, x21, [sp, #32]
  409afc:	ldp	x24, x23, [sp, #16]
  409b00:	ldp	x29, x30, [sp], #64
  409b04:	b	4014a0 <printf@plt>
  409b08:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  409b0c:	add	x0, x0, #0x49a
  409b10:	bl	4014a0 <printf@plt>
  409b14:	ldr	x0, [x19, #24]
  409b18:	ldr	x8, [x0]
  409b1c:	ldr	x8, [x8, #48]
  409b20:	blr	x8
  409b24:	ldr	x0, [x19, #32]
  409b28:	ldr	x8, [x0]
  409b2c:	ldr	x8, [x8, #48]
  409b30:	blr	x8
  409b34:	ldp	x20, x19, [sp, #48]
  409b38:	ldp	x22, x21, [sp, #32]
  409b3c:	ldp	x24, x23, [sp, #16]
  409b40:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  409b44:	add	x0, x0, #0x4a2
  409b48:	ldp	x29, x30, [sp], #64
  409b4c:	b	4014a0 <printf@plt>
  409b50:	ldp	x20, x19, [sp, #48]
  409b54:	ldp	x22, x21, [sp, #32]
  409b58:	ldp	x24, x23, [sp, #16]
  409b5c:	ldp	x29, x30, [sp], #64
  409b60:	ret
  409b64:	stp	x29, x30, [sp, #-32]!
  409b68:	stp	x20, x19, [sp, #16]
  409b6c:	mov	x29, sp
  409b70:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409b74:	ldr	x3, [x20, #3416]
  409b78:	mov	x19, x0
  409b7c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  409b80:	add	x0, x0, #0x9fa
  409b84:	mov	w1, #0x2                   	// #2
  409b88:	mov	w2, #0x1                   	// #1
  409b8c:	bl	401430 <fwrite@plt>
  409b90:	ldr	x0, [x19, #24]
  409b94:	ldr	x8, [x0]
  409b98:	ldr	x8, [x8]
  409b9c:	blr	x8
  409ba0:	ldr	w8, [x19, #16]
  409ba4:	ldr	x3, [x20, #3416]
  409ba8:	cbnz	w8, 409bbc <printf@plt+0x871c>
  409bac:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  409bb0:	add	x0, x0, #0x4bb
  409bb4:	mov	w1, #0xa                   	// #10
  409bb8:	b	409bc8 <printf@plt+0x8728>
  409bbc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  409bc0:	add	x0, x0, #0x4ab
  409bc4:	mov	w1, #0xf                   	// #15
  409bc8:	mov	w2, #0x1                   	// #1
  409bcc:	bl	401430 <fwrite@plt>
  409bd0:	ldr	x0, [x19, #32]
  409bd4:	ldr	x8, [x0]
  409bd8:	ldr	x8, [x8]
  409bdc:	blr	x8
  409be0:	ldr	x3, [x20, #3416]
  409be4:	ldp	x20, x19, [sp, #16]
  409be8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  409bec:	add	x0, x0, #0x244
  409bf0:	mov	w1, #0x2                   	// #2
  409bf4:	mov	w2, #0x1                   	// #1
  409bf8:	ldp	x29, x30, [sp], #32
  409bfc:	b	401430 <fwrite@plt>
  409c00:	stp	x29, x30, [sp, #-32]!
  409c04:	stp	x20, x19, [sp, #16]
  409c08:	mov	x29, sp
  409c0c:	mov	x19, x0
  409c10:	ldr	x0, [x0, #24]
  409c14:	add	w20, w1, #0x1
  409c18:	mov	w1, w20
  409c1c:	ldr	x8, [x0]
  409c20:	ldr	x8, [x8, #112]
  409c24:	blr	x8
  409c28:	ldr	x0, [x19, #32]
  409c2c:	mov	w1, w20
  409c30:	ldp	x20, x19, [sp, #16]
  409c34:	ldr	x8, [x0]
  409c38:	ldr	x2, [x8, #112]
  409c3c:	ldp	x29, x30, [sp], #32
  409c40:	br	x2
  409c44:	stp	x29, x30, [sp, #-48]!
  409c48:	str	x21, [sp, #16]
  409c4c:	stp	x20, x19, [sp, #32]
  409c50:	adrp	x20, 42f000 <_Znam@GLIBCXX_3.4>
  409c54:	adrp	x21, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409c58:	mov	x19, x0
  409c5c:	add	x20, x20, #0x480
  409c60:	add	x21, x21, #0x770
  409c64:	mov	x29, sp
  409c68:	ldr	x0, [x20]
  409c6c:	mov	x1, x19
  409c70:	bl	4013c0 <strcmp@plt>
  409c74:	cbz	w0, 409c98 <printf@plt+0x87f8>
  409c78:	add	x20, x20, #0x10
  409c7c:	cmp	x20, x21
  409c80:	b.cc	409c68 <printf@plt+0x87c8>  // b.lo, b.ul, b.last
  409c84:	mov	x0, xzr
  409c88:	ldp	x20, x19, [sp, #32]
  409c8c:	ldr	x21, [sp, #16]
  409c90:	ldp	x29, x30, [sp], #48
  409c94:	ret
  409c98:	ldr	x0, [x20, #8]
  409c9c:	ldp	x20, x19, [sp, #32]
  409ca0:	ldr	x21, [sp, #16]
  409ca4:	ldp	x29, x30, [sp], #48
  409ca8:	ret
  409cac:	str	xzr, [x0]
  409cb0:	ret
  409cb4:	stp	xzr, xzr, [x0]
  409cb8:	ret
  409cbc:	stp	x29, x30, [sp, #-32]!
  409cc0:	str	x19, [sp, #16]
  409cc4:	mov	x29, sp
  409cc8:	mov	w8, #0x11                  	// #17
  409ccc:	mov	x19, x0
  409cd0:	str	w8, [x0, #8]
  409cd4:	mov	w0, #0x110                 	// #272
  409cd8:	bl	4011e0 <_Znam@plt>
  409cdc:	movi	v0.2d, #0x0
  409ce0:	stp	q0, q0, [x0]
  409ce4:	stp	q0, q0, [x0, #32]
  409ce8:	stp	q0, q0, [x0, #64]
  409cec:	stp	q0, q0, [x0, #96]
  409cf0:	stp	q0, q0, [x0, #128]
  409cf4:	stp	q0, q0, [x0, #160]
  409cf8:	stp	q0, q0, [x0, #192]
  409cfc:	stp	q0, q0, [x0, #224]
  409d00:	str	q0, [x0, #256]
  409d04:	str	x0, [x19]
  409d08:	str	wzr, [x19, #12]
  409d0c:	ldr	x19, [sp, #16]
  409d10:	ldp	x29, x30, [sp], #32
  409d14:	ret
  409d18:	stp	x29, x30, [sp, #-48]!
  409d1c:	stp	x20, x19, [sp, #32]
  409d20:	mov	x19, x0
  409d24:	ldr	w8, [x0, #8]
  409d28:	ldr	x0, [x0]
  409d2c:	str	x21, [sp, #16]
  409d30:	mov	x29, sp
  409d34:	cbz	w8, 409d60 <printf@plt+0x88c0>
  409d38:	mov	x20, xzr
  409d3c:	mov	x21, xzr
  409d40:	ldr	x0, [x0, x20]
  409d44:	bl	401280 <free@plt>
  409d48:	ldr	w8, [x19, #8]
  409d4c:	ldr	x0, [x19]
  409d50:	add	x21, x21, #0x1
  409d54:	add	x20, x20, #0x10
  409d58:	cmp	x21, x8
  409d5c:	b.cc	409d40 <printf@plt+0x88a0>  // b.lo, b.ul, b.last
  409d60:	cbz	x0, 409d74 <printf@plt+0x88d4>
  409d64:	ldp	x20, x19, [sp, #32]
  409d68:	ldr	x21, [sp, #16]
  409d6c:	ldp	x29, x30, [sp], #48
  409d70:	b	401390 <_ZdaPv@plt>
  409d74:	ldp	x20, x19, [sp, #32]
  409d78:	ldr	x21, [sp, #16]
  409d7c:	ldp	x29, x30, [sp], #48
  409d80:	ret
  409d84:	stp	x29, x30, [sp, #-96]!
  409d88:	stp	x28, x27, [sp, #16]
  409d8c:	stp	x26, x25, [sp, #32]
  409d90:	stp	x24, x23, [sp, #48]
  409d94:	stp	x22, x21, [sp, #64]
  409d98:	stp	x20, x19, [sp, #80]
  409d9c:	mov	x29, sp
  409da0:	mov	x19, x2
  409da4:	mov	x21, x1
  409da8:	mov	x20, x0
  409dac:	cbnz	x1, 409dc0 <printf@plt+0x8920>
  409db0:	adrp	x1, 418000 <_ZdlPvm@@Base+0x52fc>
  409db4:	add	x1, x1, #0x253
  409db8:	mov	w0, #0x1df                 	// #479
  409dbc:	bl	4110a4 <printf@plt+0xfc04>
  409dc0:	mov	x0, x21
  409dc4:	bl	412d10 <_ZdlPvm@@Base+0xc>
  409dc8:	ldr	w24, [x20, #8]
  409dcc:	ldr	x22, [x20]
  409dd0:	mov	x23, x0
  409dd4:	udiv	x8, x0, x24
  409dd8:	msub	x27, x8, x24, x0
  409ddc:	lsl	x8, x27, #4
  409de0:	ldr	x25, [x22, x8]
  409de4:	cbz	x25, 409e30 <printf@plt+0x8990>
  409de8:	mov	x0, x25
  409dec:	mov	x1, x21
  409df0:	bl	4013c0 <strcmp@plt>
  409df4:	cbz	w0, 409e24 <printf@plt+0x8984>
  409df8:	cmp	w27, #0x0
  409dfc:	csel	w8, w24, w27, eq  // eq = none
  409e00:	sub	w27, w8, #0x1
  409e04:	lsl	x8, x27, #4
  409e08:	ldr	x25, [x22, x8]
  409e0c:	cbz	x25, 409e30 <printf@plt+0x8990>
  409e10:	mov	x0, x25
  409e14:	mov	x1, x21
  409e18:	bl	4013c0 <strcmp@plt>
  409e1c:	cbnz	w0, 409df8 <printf@plt+0x8958>
  409e20:	mov	w27, w27
  409e24:	add	x8, x22, x27, lsl #4
  409e28:	str	x19, [x8, #8]
  409e2c:	b	409f84 <printf@plt+0x8ae4>
  409e30:	cbz	x19, 409f04 <printf@plt+0x8a64>
  409e34:	ldr	w8, [x20, #12]
  409e38:	cmp	w24, w8, lsl #2
  409e3c:	b.hi	409f50 <printf@plt+0x8ab0>  // b.pmore
  409e40:	mov	w0, w24
  409e44:	bl	412d8c <_ZdlPvm@@Base+0x88>
  409e48:	mov	w28, w0
  409e4c:	lsl	x27, x28, #4
  409e50:	mov	w25, w0
  409e54:	str	w0, [x20, #8]
  409e58:	mov	x0, x27
  409e5c:	bl	4011e0 <_Znam@plt>
  409e60:	mov	x26, x0
  409e64:	cbz	w25, 409e78 <printf@plt+0x89d8>
  409e68:	mov	x0, x26
  409e6c:	mov	w1, wzr
  409e70:	mov	x2, x27
  409e74:	bl	401290 <memset@plt>
  409e78:	str	x26, [x20]
  409e7c:	cbz	w24, 409f18 <printf@plt+0x8a78>
  409e80:	mov	x25, xzr
  409e84:	b	409e98 <printf@plt+0x89f8>
  409e88:	bl	401280 <free@plt>
  409e8c:	add	x25, x25, #0x1
  409e90:	cmp	x25, x24
  409e94:	b.eq	409f0c <printf@plt+0x8a6c>  // b.none
  409e98:	add	x26, x22, x25, lsl #4
  409e9c:	ldr	x0, [x26]
  409ea0:	cbz	x0, 409e8c <printf@plt+0x89ec>
  409ea4:	mov	x27, x26
  409ea8:	ldr	x8, [x27, #8]!
  409eac:	cbz	x8, 409e88 <printf@plt+0x89e8>
  409eb0:	bl	412d10 <_ZdlPvm@@Base+0xc>
  409eb4:	ldr	w10, [x20, #8]
  409eb8:	ldr	x8, [x20]
  409ebc:	udiv	x9, x0, x10
  409ec0:	msub	x9, x9, x10, x0
  409ec4:	add	x11, x8, x9, lsl #4
  409ec8:	ldr	x12, [x11]
  409ecc:	cbz	x12, 409eec <printf@plt+0x8a4c>
  409ed0:	cmp	w9, #0x0
  409ed4:	csel	w9, w10, w9, eq  // eq = none
  409ed8:	sub	w9, w9, #0x1
  409edc:	add	x11, x8, w9, uxtw #4
  409ee0:	ldr	x12, [x11]
  409ee4:	cbnz	x12, 409ed0 <printf@plt+0x8a30>
  409ee8:	mov	w9, w9
  409eec:	ldr	x10, [x26]
  409ef0:	add	x8, x8, x9, lsl #4
  409ef4:	str	x10, [x11]
  409ef8:	ldr	x10, [x27]
  409efc:	str	x10, [x8, #8]
  409f00:	b	409e8c <printf@plt+0x89ec>
  409f04:	mov	x25, xzr
  409f08:	b	409f84 <printf@plt+0x8ae4>
  409f0c:	ldr	w28, [x20, #8]
  409f10:	ldr	x26, [x20]
  409f14:	mov	w25, w28
  409f18:	udiv	x8, x23, x28
  409f1c:	msub	x27, x8, x28, x23
  409f20:	lsl	x8, x27, #4
  409f24:	ldr	x8, [x26, x8]
  409f28:	cbz	x8, 409f44 <printf@plt+0x8aa4>
  409f2c:	cmp	w27, #0x0
  409f30:	csel	w8, w25, w27, eq  // eq = none
  409f34:	sub	w27, w8, #0x1
  409f38:	lsl	x8, x27, #4
  409f3c:	ldr	x8, [x26, x8]
  409f40:	cbnz	x8, 409f2c <printf@plt+0x8a8c>
  409f44:	cbz	x22, 409f50 <printf@plt+0x8ab0>
  409f48:	mov	x0, x22
  409f4c:	bl	401390 <_ZdaPv@plt>
  409f50:	mov	x0, x21
  409f54:	bl	401220 <strlen@plt>
  409f58:	add	x0, x0, #0x1
  409f5c:	bl	4013e0 <malloc@plt>
  409f60:	mov	x1, x21
  409f64:	mov	x25, x0
  409f68:	bl	4012d0 <strcpy@plt>
  409f6c:	ldr	x8, [x20]
  409f70:	add	x8, x8, w27, uxtw #4
  409f74:	stp	x0, x19, [x8]
  409f78:	ldr	w8, [x20, #12]
  409f7c:	add	w8, w8, #0x1
  409f80:	str	w8, [x20, #12]
  409f84:	mov	x0, x25
  409f88:	ldp	x20, x19, [sp, #80]
  409f8c:	ldp	x22, x21, [sp, #64]
  409f90:	ldp	x24, x23, [sp, #48]
  409f94:	ldp	x26, x25, [sp, #32]
  409f98:	ldp	x28, x27, [sp, #16]
  409f9c:	ldp	x29, x30, [sp], #96
  409fa0:	ret
  409fa4:	stp	x29, x30, [sp, #-48]!
  409fa8:	stp	x22, x21, [sp, #16]
  409fac:	stp	x20, x19, [sp, #32]
  409fb0:	mov	x29, sp
  409fb4:	mov	x19, x1
  409fb8:	mov	x20, x0
  409fbc:	cbnz	x1, 409fd0 <printf@plt+0x8b30>
  409fc0:	adrp	x1, 418000 <_ZdlPvm@@Base+0x52fc>
  409fc4:	add	x1, x1, #0x253
  409fc8:	mov	w0, #0x1df                 	// #479
  409fcc:	bl	4110a4 <printf@plt+0xfc04>
  409fd0:	mov	x0, x19
  409fd4:	bl	412d10 <_ZdlPvm@@Base+0xc>
  409fd8:	ldr	w22, [x20, #8]
  409fdc:	ldr	x20, [x20]
  409fe0:	udiv	x8, x0, x22
  409fe4:	msub	x21, x8, x22, x0
  409fe8:	lsl	x8, x21, #4
  409fec:	ldr	x0, [x20, x8]
  409ff0:	cbz	x0, 40a030 <printf@plt+0x8b90>
  409ff4:	mov	x1, x19
  409ff8:	bl	4013c0 <strcmp@plt>
  409ffc:	cbz	w0, 40a028 <printf@plt+0x8b88>
  40a000:	cmp	w21, #0x0
  40a004:	csel	w8, w22, w21, eq  // eq = none
  40a008:	sub	w21, w8, #0x1
  40a00c:	lsl	x8, x21, #4
  40a010:	ldr	x0, [x20, x8]
  40a014:	cbz	x0, 40a030 <printf@plt+0x8b90>
  40a018:	mov	x1, x19
  40a01c:	bl	4013c0 <strcmp@plt>
  40a020:	cbnz	w0, 40a000 <printf@plt+0x8b60>
  40a024:	mov	w21, w21
  40a028:	add	x8, x20, x21, lsl #4
  40a02c:	ldr	x0, [x8, #8]
  40a030:	ldp	x20, x19, [sp, #32]
  40a034:	ldp	x22, x21, [sp, #16]
  40a038:	ldp	x29, x30, [sp], #48
  40a03c:	ret
  40a040:	stp	x29, x30, [sp, #-80]!
  40a044:	str	x25, [sp, #16]
  40a048:	stp	x24, x23, [sp, #32]
  40a04c:	stp	x22, x21, [sp, #48]
  40a050:	stp	x20, x19, [sp, #64]
  40a054:	mov	x29, sp
  40a058:	ldr	x21, [x1]
  40a05c:	mov	x19, x1
  40a060:	mov	x20, x0
  40a064:	cbnz	x21, 40a078 <printf@plt+0x8bd8>
  40a068:	adrp	x1, 418000 <_ZdlPvm@@Base+0x52fc>
  40a06c:	add	x1, x1, #0x253
  40a070:	mov	w0, #0x1df                 	// #479
  40a074:	bl	4110a4 <printf@plt+0xfc04>
  40a078:	mov	x0, x21
  40a07c:	bl	412d10 <_ZdlPvm@@Base+0xc>
  40a080:	ldr	w24, [x20, #8]
  40a084:	ldr	x25, [x20]
  40a088:	udiv	x8, x0, x24
  40a08c:	msub	x23, x8, x24, x0
  40a090:	lsl	x8, x23, #4
  40a094:	ldr	x22, [x25, x8]
  40a098:	cbz	x22, 40a0ec <printf@plt+0x8c4c>
  40a09c:	mov	x0, x22
  40a0a0:	mov	x1, x21
  40a0a4:	bl	4013c0 <strcmp@plt>
  40a0a8:	cbz	w0, 40a0d8 <printf@plt+0x8c38>
  40a0ac:	cmp	w23, #0x0
  40a0b0:	csel	w8, w24, w23, eq  // eq = none
  40a0b4:	sub	w23, w8, #0x1
  40a0b8:	lsl	x8, x23, #4
  40a0bc:	ldr	x22, [x25, x8]
  40a0c0:	cbz	x22, 40a0ec <printf@plt+0x8c4c>
  40a0c4:	mov	x0, x22
  40a0c8:	mov	x1, x21
  40a0cc:	bl	4013c0 <strcmp@plt>
  40a0d0:	cbnz	w0, 40a0ac <printf@plt+0x8c0c>
  40a0d4:	mov	w23, w23
  40a0d8:	str	x22, [x19]
  40a0dc:	ldr	x8, [x20]
  40a0e0:	add	x8, x8, x23, lsl #4
  40a0e4:	ldr	x0, [x8, #8]
  40a0e8:	b	40a0f0 <printf@plt+0x8c50>
  40a0ec:	mov	x0, xzr
  40a0f0:	ldp	x20, x19, [sp, #64]
  40a0f4:	ldp	x22, x21, [sp, #48]
  40a0f8:	ldp	x24, x23, [sp, #32]
  40a0fc:	ldr	x25, [sp, #16]
  40a100:	ldp	x29, x30, [sp], #80
  40a104:	ret
  40a108:	str	x1, [x0]
  40a10c:	str	wzr, [x0, #8]
  40a110:	ret
  40a114:	ldr	x10, [x0]
  40a118:	ldr	w8, [x0, #8]
  40a11c:	ldr	w9, [x10, #8]
  40a120:	cmp	w8, w9
  40a124:	b.cs	40a14c <printf@plt+0x8cac>  // b.hs, b.nlast
  40a128:	ldr	x10, [x10]
  40a12c:	add	x11, x10, x8, lsl #4
  40a130:	ldr	x12, [x11]
  40a134:	cbnz	x12, 40a154 <printf@plt+0x8cb4>
  40a138:	add	x8, x8, #0x1
  40a13c:	cmp	w9, w8
  40a140:	add	x11, x11, #0x10
  40a144:	str	w8, [x0, #8]
  40a148:	b.ne	40a130 <printf@plt+0x8c90>  // b.any
  40a14c:	mov	w0, wzr
  40a150:	ret
  40a154:	str	x12, [x1]
  40a158:	add	x9, x10, w8, uxtw #4
  40a15c:	ldr	x9, [x9, #8]
  40a160:	add	w8, w8, #0x1
  40a164:	str	x9, [x2]
  40a168:	str	w8, [x0, #8]
  40a16c:	mov	w0, #0x1                   	// #1
  40a170:	ret
  40a174:	stp	x29, x30, [sp, #-64]!
  40a178:	str	x23, [sp, #16]
  40a17c:	stp	x22, x21, [sp, #32]
  40a180:	stp	x20, x19, [sp, #48]
  40a184:	mov	x29, sp
  40a188:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40a18c:	add	x0, x0, #0xa43
  40a190:	bl	412d10 <_ZdlPvm@@Base+0xc>
  40a194:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a198:	add	x20, x20, #0xe58
  40a19c:	ldr	w23, [x20, #8]
  40a1a0:	ldr	x21, [x20]
  40a1a4:	udiv	x8, x0, x23
  40a1a8:	msub	x22, x8, x23, x0
  40a1ac:	lsl	x8, x22, #4
  40a1b0:	ldr	x0, [x21, x8]
  40a1b4:	cbz	x0, 40a204 <printf@plt+0x8d64>
  40a1b8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x42fc>
  40a1bc:	add	x1, x1, #0xa43
  40a1c0:	bl	4013c0 <strcmp@plt>
  40a1c4:	cbz	w0, 40a1f8 <printf@plt+0x8d58>
  40a1c8:	adrp	x19, 417000 <_ZdlPvm@@Base+0x42fc>
  40a1cc:	add	x19, x19, #0xa43
  40a1d0:	cmp	w22, #0x0
  40a1d4:	csel	w8, w23, w22, eq  // eq = none
  40a1d8:	sub	w22, w8, #0x1
  40a1dc:	lsl	x8, x22, #4
  40a1e0:	ldr	x0, [x21, x8]
  40a1e4:	cbz	x0, 40a204 <printf@plt+0x8d64>
  40a1e8:	mov	x1, x19
  40a1ec:	bl	4013c0 <strcmp@plt>
  40a1f0:	cbnz	w0, 40a1d0 <printf@plt+0x8d30>
  40a1f4:	mov	w22, w22
  40a1f8:	add	x8, x21, x22, lsl #4
  40a1fc:	ldr	x19, [x8, #8]
  40a200:	cbnz	x19, 40a22c <printf@plt+0x8d8c>
  40a204:	mov	w0, #0x8                   	// #8
  40a208:	bl	4011e0 <_Znam@plt>
  40a20c:	mov	x19, x0
  40a210:	str	xzr, [x0]
  40a214:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a218:	adrp	x1, 417000 <_ZdlPvm@@Base+0x42fc>
  40a21c:	add	x0, x0, #0xe58
  40a220:	add	x1, x1, #0xa43
  40a224:	mov	x2, x19
  40a228:	bl	409d84 <printf@plt+0x88e4>
  40a22c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40a230:	mov	w8, #0x2                   	// #2
  40a234:	add	x0, x0, #0xa1d
  40a238:	str	w8, [x19]
  40a23c:	bl	412d10 <_ZdlPvm@@Base+0xc>
  40a240:	ldr	w23, [x20, #8]
  40a244:	ldr	x21, [x20]
  40a248:	udiv	x8, x0, x23
  40a24c:	msub	x22, x8, x23, x0
  40a250:	lsl	x8, x22, #4
  40a254:	ldr	x0, [x21, x8]
  40a258:	cbz	x0, 40a2a8 <printf@plt+0x8e08>
  40a25c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x42fc>
  40a260:	add	x1, x1, #0xa1d
  40a264:	bl	4013c0 <strcmp@plt>
  40a268:	cbz	w0, 40a29c <printf@plt+0x8dfc>
  40a26c:	adrp	x19, 417000 <_ZdlPvm@@Base+0x42fc>
  40a270:	add	x19, x19, #0xa1d
  40a274:	cmp	w22, #0x0
  40a278:	csel	w8, w23, w22, eq  // eq = none
  40a27c:	sub	w22, w8, #0x1
  40a280:	lsl	x8, x22, #4
  40a284:	ldr	x0, [x21, x8]
  40a288:	cbz	x0, 40a2a8 <printf@plt+0x8e08>
  40a28c:	mov	x1, x19
  40a290:	bl	4013c0 <strcmp@plt>
  40a294:	cbnz	w0, 40a274 <printf@plt+0x8dd4>
  40a298:	mov	w22, w22
  40a29c:	add	x8, x21, x22, lsl #4
  40a2a0:	ldr	x19, [x8, #8]
  40a2a4:	cbnz	x19, 40a2d0 <printf@plt+0x8e30>
  40a2a8:	mov	w0, #0x8                   	// #8
  40a2ac:	bl	4011e0 <_Znam@plt>
  40a2b0:	mov	x19, x0
  40a2b4:	str	xzr, [x0]
  40a2b8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a2bc:	adrp	x1, 417000 <_ZdlPvm@@Base+0x42fc>
  40a2c0:	add	x0, x0, #0xe58
  40a2c4:	add	x1, x1, #0xa1d
  40a2c8:	mov	x2, x19
  40a2cc:	bl	409d84 <printf@plt+0x88e4>
  40a2d0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40a2d4:	mov	w8, #0x2                   	// #2
  40a2d8:	add	x0, x0, #0x99a
  40a2dc:	str	w8, [x19]
  40a2e0:	bl	412d10 <_ZdlPvm@@Base+0xc>
  40a2e4:	ldr	w23, [x20, #8]
  40a2e8:	ldr	x21, [x20]
  40a2ec:	udiv	x8, x0, x23
  40a2f0:	msub	x22, x8, x23, x0
  40a2f4:	lsl	x8, x22, #4
  40a2f8:	ldr	x0, [x21, x8]
  40a2fc:	cbz	x0, 40a34c <printf@plt+0x8eac>
  40a300:	adrp	x1, 417000 <_ZdlPvm@@Base+0x42fc>
  40a304:	add	x1, x1, #0x99a
  40a308:	bl	4013c0 <strcmp@plt>
  40a30c:	cbz	w0, 40a340 <printf@plt+0x8ea0>
  40a310:	adrp	x19, 417000 <_ZdlPvm@@Base+0x42fc>
  40a314:	add	x19, x19, #0x99a
  40a318:	cmp	w22, #0x0
  40a31c:	csel	w8, w23, w22, eq  // eq = none
  40a320:	sub	w22, w8, #0x1
  40a324:	lsl	x8, x22, #4
  40a328:	ldr	x0, [x21, x8]
  40a32c:	cbz	x0, 40a34c <printf@plt+0x8eac>
  40a330:	mov	x1, x19
  40a334:	bl	4013c0 <strcmp@plt>
  40a338:	cbnz	w0, 40a318 <printf@plt+0x8e78>
  40a33c:	mov	w22, w22
  40a340:	add	x8, x21, x22, lsl #4
  40a344:	ldr	x19, [x8, #8]
  40a348:	cbnz	x19, 40a374 <printf@plt+0x8ed4>
  40a34c:	mov	w0, #0x8                   	// #8
  40a350:	bl	4011e0 <_Znam@plt>
  40a354:	mov	x19, x0
  40a358:	str	xzr, [x0]
  40a35c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a360:	adrp	x1, 417000 <_ZdlPvm@@Base+0x42fc>
  40a364:	add	x0, x0, #0xe58
  40a368:	add	x1, x1, #0x99a
  40a36c:	mov	x2, x19
  40a370:	bl	409d84 <printf@plt+0x88e4>
  40a374:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40a378:	mov	w8, #0x3                   	// #3
  40a37c:	add	x0, x0, #0x10f
  40a380:	str	w8, [x19]
  40a384:	bl	412d10 <_ZdlPvm@@Base+0xc>
  40a388:	ldr	w23, [x20, #8]
  40a38c:	ldr	x21, [x20]
  40a390:	udiv	x8, x0, x23
  40a394:	msub	x22, x8, x23, x0
  40a398:	lsl	x8, x22, #4
  40a39c:	ldr	x0, [x21, x8]
  40a3a0:	cbz	x0, 40a3f0 <printf@plt+0x8f50>
  40a3a4:	adrp	x1, 418000 <_ZdlPvm@@Base+0x52fc>
  40a3a8:	add	x1, x1, #0x10f
  40a3ac:	bl	4013c0 <strcmp@plt>
  40a3b0:	cbz	w0, 40a3e4 <printf@plt+0x8f44>
  40a3b4:	adrp	x19, 418000 <_ZdlPvm@@Base+0x52fc>
  40a3b8:	add	x19, x19, #0x10f
  40a3bc:	cmp	w22, #0x0
  40a3c0:	csel	w8, w23, w22, eq  // eq = none
  40a3c4:	sub	w22, w8, #0x1
  40a3c8:	lsl	x8, x22, #4
  40a3cc:	ldr	x0, [x21, x8]
  40a3d0:	cbz	x0, 40a3f0 <printf@plt+0x8f50>
  40a3d4:	mov	x1, x19
  40a3d8:	bl	4013c0 <strcmp@plt>
  40a3dc:	cbnz	w0, 40a3bc <printf@plt+0x8f1c>
  40a3e0:	mov	w22, w22
  40a3e4:	add	x8, x21, x22, lsl #4
  40a3e8:	ldr	x19, [x8, #8]
  40a3ec:	cbnz	x19, 40a418 <printf@plt+0x8f78>
  40a3f0:	mov	w0, #0x8                   	// #8
  40a3f4:	bl	4011e0 <_Znam@plt>
  40a3f8:	mov	x19, x0
  40a3fc:	str	xzr, [x0]
  40a400:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a404:	adrp	x1, 418000 <_ZdlPvm@@Base+0x52fc>
  40a408:	add	x0, x0, #0xe58
  40a40c:	add	x1, x1, #0x10f
  40a410:	mov	x2, x19
  40a414:	bl	409d84 <printf@plt+0x88e4>
  40a418:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40a41c:	mov	w8, #0x3                   	// #3
  40a420:	add	x0, x0, #0x112
  40a424:	str	w8, [x19]
  40a428:	bl	412d10 <_ZdlPvm@@Base+0xc>
  40a42c:	ldr	w22, [x20, #8]
  40a430:	ldr	x20, [x20]
  40a434:	udiv	x8, x0, x22
  40a438:	msub	x21, x8, x22, x0
  40a43c:	lsl	x8, x21, #4
  40a440:	ldr	x0, [x20, x8]
  40a444:	cbz	x0, 40a494 <printf@plt+0x8ff4>
  40a448:	adrp	x1, 418000 <_ZdlPvm@@Base+0x52fc>
  40a44c:	add	x1, x1, #0x112
  40a450:	bl	4013c0 <strcmp@plt>
  40a454:	cbz	w0, 40a488 <printf@plt+0x8fe8>
  40a458:	adrp	x19, 418000 <_ZdlPvm@@Base+0x52fc>
  40a45c:	add	x19, x19, #0x112
  40a460:	cmp	w21, #0x0
  40a464:	csel	w8, w22, w21, eq  // eq = none
  40a468:	sub	w21, w8, #0x1
  40a46c:	lsl	x8, x21, #4
  40a470:	ldr	x0, [x20, x8]
  40a474:	cbz	x0, 40a494 <printf@plt+0x8ff4>
  40a478:	mov	x1, x19
  40a47c:	bl	4013c0 <strcmp@plt>
  40a480:	cbnz	w0, 40a460 <printf@plt+0x8fc0>
  40a484:	mov	w21, w21
  40a488:	add	x8, x20, x21, lsl #4
  40a48c:	ldr	x19, [x8, #8]
  40a490:	cbnz	x19, 40a4bc <printf@plt+0x901c>
  40a494:	mov	w0, #0x8                   	// #8
  40a498:	bl	4011e0 <_Znam@plt>
  40a49c:	mov	x19, x0
  40a4a0:	str	xzr, [x0]
  40a4a4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a4a8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x52fc>
  40a4ac:	add	x0, x0, #0xe58
  40a4b0:	add	x1, x1, #0x112
  40a4b4:	mov	x2, x19
  40a4b8:	bl	409d84 <printf@plt+0x88e4>
  40a4bc:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a4c0:	mov	w10, #0x3                   	// #3
  40a4c4:	add	x9, x9, #0xe78
  40a4c8:	mov	w11, #0x5                   	// #5
  40a4cc:	str	w10, [x19]
  40a4d0:	str	w11, [x9, #988]
  40a4d4:	str	w11, [x9, #316]
  40a4d8:	str	w11, [x9, #732]
  40a4dc:	mov	w11, #0x4                   	// #4
  40a4e0:	str	w11, [x9, #972]
  40a4e4:	str	w11, [x9, #308]
  40a4e8:	str	w11, [x9, #716]
  40a4ec:	mov	w11, #0x6                   	// #6
  40a4f0:	str	w11, [x9, #340]
  40a4f4:	str	w11, [x9, #460]
  40a4f8:	str	w11, [x9, #452]
  40a4fc:	str	w11, [x9, #356]
  40a500:	mov	w11, #0x2                   	// #2
  40a504:	str	w10, [x9, #484]
  40a508:	str	w10, [x9, #468]
  40a50c:	adrp	x10, 433000 <stderr@@GLIBC_2.17+0x22a8>
  40a510:	mov	x8, xzr
  40a514:	add	x10, x10, #0x68c
  40a518:	str	w11, [x9, #324]
  40a51c:	mov	w11, #0x1                   	// #1
  40a520:	b	40a534 <printf@plt+0x9094>
  40a524:	add	x8, x8, #0x2
  40a528:	cmp	x8, #0x100
  40a52c:	add	x9, x9, #0x10
  40a530:	b.eq	40a554 <printf@plt+0x90b4>  // b.none
  40a534:	add	x12, x10, x8
  40a538:	ldrb	w13, [x12]
  40a53c:	ldrb	w12, [x12, #1]
  40a540:	cbz	w13, 40a548 <printf@plt+0x90a8>
  40a544:	stur	w11, [x9, #-8]
  40a548:	cbz	w12, 40a524 <printf@plt+0x9084>
  40a54c:	str	w11, [x9]
  40a550:	b	40a524 <printf@plt+0x9084>
  40a554:	ldp	x20, x19, [sp, #48]
  40a558:	ldp	x22, x21, [sp, #32]
  40a55c:	ldr	x23, [sp, #16]
  40a560:	ldp	x29, x30, [sp], #64
  40a564:	ret
  40a568:	sub	sp, sp, #0x40
  40a56c:	stp	x29, x30, [sp, #16]
  40a570:	stp	x22, x21, [sp, #32]
  40a574:	stp	x20, x19, [sp, #48]
  40a578:	add	x29, sp, #0x10
  40a57c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a580:	ldr	x8, [x8, #1904]
  40a584:	mov	x19, x1
  40a588:	cbz	x8, 40a5cc <printf@plt+0x912c>
  40a58c:	adrp	x22, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a590:	mov	x20, x0
  40a594:	mov	x21, xzr
  40a598:	add	x22, x22, #0x770
  40a59c:	mov	x0, x8
  40a5a0:	mov	x1, x19
  40a5a4:	bl	4013c0 <strcmp@plt>
  40a5a8:	cbz	w0, 40a5c0 <printf@plt+0x9120>
  40a5ac:	add	x8, x22, x21, lsl #3
  40a5b0:	ldr	x8, [x8, #8]
  40a5b4:	add	x21, x21, #0x1
  40a5b8:	cbnz	x8, 40a59c <printf@plt+0x90fc>
  40a5bc:	b	40a5cc <printf@plt+0x912c>
  40a5c0:	tbnz	w21, #31, 40a5cc <printf@plt+0x912c>
  40a5c4:	str	w21, [x20, #8]
  40a5c8:	b	40a5f4 <printf@plt+0x9154>
  40a5cc:	mov	x0, sp
  40a5d0:	mov	x1, x19
  40a5d4:	bl	411500 <printf@plt+0x10060>
  40a5d8:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40a5dc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40a5e0:	add	x2, x2, #0x198
  40a5e4:	add	x0, x0, #0x26c
  40a5e8:	mov	x1, sp
  40a5ec:	mov	x3, x2
  40a5f0:	bl	411750 <printf@plt+0x102b0>
  40a5f4:	mov	x0, x19
  40a5f8:	bl	401280 <free@plt>
  40a5fc:	ldp	x20, x19, [sp, #48]
  40a600:	ldp	x22, x21, [sp, #32]
  40a604:	ldp	x29, x30, [sp, #16]
  40a608:	add	sp, sp, #0x40
  40a60c:	ret
  40a610:	stp	x29, x30, [sp, #-32]!
  40a614:	stp	x20, x19, [sp, #16]
  40a618:	mov	x29, sp
  40a61c:	mov	w19, w1
  40a620:	mov	x20, x0
  40a624:	bl	407064 <printf@plt+0x5bc4>
  40a628:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  40a62c:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a630:	add	x8, x8, #0x568
  40a634:	add	x9, x9, #0xe68
  40a638:	strb	w19, [x20, #16]
  40a63c:	sturh	wzr, [x20, #17]
  40a640:	str	x8, [x20]
  40a644:	add	x8, x9, w19, uxtb #3
  40a648:	ldr	w8, [x8, #4]
  40a64c:	str	w8, [x20, #8]
  40a650:	ldp	x20, x19, [sp, #16]
  40a654:	ldp	x29, x30, [sp], #32
  40a658:	ret
  40a65c:	tbnz	w1, #0, 40a668 <printf@plt+0x91c8>
  40a660:	tbnz	w1, #1, 40a674 <printf@plt+0x91d4>
  40a664:	ret
  40a668:	mov	w8, #0x1                   	// #1
  40a66c:	strb	w8, [x0, #18]
  40a670:	tbz	w1, #1, 40a664 <printf@plt+0x91c4>
  40a674:	mov	w8, #0x1                   	// #1
  40a678:	strb	w8, [x0, #17]
  40a67c:	ret
  40a680:	stp	x29, x30, [sp, #-48]!
  40a684:	stp	x20, x19, [sp, #32]
  40a688:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a68c:	ldr	w8, [x8, #3472]
  40a690:	mov	x19, x0
  40a694:	str	x21, [sp, #16]
  40a698:	mov	x29, sp
  40a69c:	cmp	w8, #0x1
  40a6a0:	b.eq	40a714 <printf@plt+0x9274>  // b.none
  40a6a4:	cbnz	w8, 40a808 <printf@plt+0x9368>
  40a6a8:	ldrb	w8, [x19, #16]
  40a6ac:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a6b0:	add	x9, x9, #0xe68
  40a6b4:	add	x8, x9, x8, lsl #3
  40a6b8:	ldr	w20, [x8, #8]
  40a6bc:	cmp	w20, #0x1
  40a6c0:	b.eq	40a780 <printf@plt+0x92e0>  // b.none
  40a6c4:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a6c8:	ldr	x1, [x8, #3616]
  40a6cc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40a6d0:	add	x0, x0, #0x4eb
  40a6d4:	bl	4014a0 <printf@plt>
  40a6d8:	ldrb	w8, [x19, #18]
  40a6dc:	adrp	x21, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a6e0:	cbnz	w8, 40a78c <printf@plt+0x92ec>
  40a6e4:	ldr	x3, [x21, #3408]
  40a6e8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40a6ec:	add	x0, x0, #0x283
  40a6f0:	mov	w1, #0x2                   	// #2
  40a6f4:	mov	w2, #0x1                   	// #1
  40a6f8:	bl	401430 <fwrite@plt>
  40a6fc:	ldrb	w0, [x19, #16]
  40a700:	cmp	w0, #0x5c
  40a704:	b.eq	40a798 <printf@plt+0x92f8>  // b.none
  40a708:	ldr	x1, [x21, #3408]
  40a70c:	bl	401240 <putc@plt>
  40a710:	b	40a7b0 <printf@plt+0x9310>
  40a714:	ldrb	w21, [x19, #16]
  40a718:	bl	401350 <__ctype_b_loc@plt>
  40a71c:	ldr	x8, [x0]
  40a720:	mov	x20, x0
  40a724:	ldrh	w8, [x8, x21, lsl #1]
  40a728:	tbnz	w8, #11, 40a818 <printf@plt+0x9378>
  40a72c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a730:	add	x8, x8, #0xe68
  40a734:	add	x8, x8, x21, lsl #3
  40a738:	ldr	w8, [x8, #4]
  40a73c:	adrp	x9, 418000 <_ZdlPvm@@Base+0x52fc>
  40a740:	adrp	x10, 418000 <_ZdlPvm@@Base+0x52fc>
  40a744:	add	x9, x9, #0x295
  40a748:	add	x10, x10, #0x29a
  40a74c:	cmp	w8, #0x0
  40a750:	csel	x0, x10, x9, eq  // eq = none
  40a754:	bl	4014a0 <printf@plt>
  40a758:	ldrb	w0, [x19, #16]
  40a75c:	cmp	w0, #0x26
  40a760:	b.eq	40a830 <printf@plt+0x9390>  // b.none
  40a764:	cmp	w0, #0x3e
  40a768:	b.eq	40a83c <printf@plt+0x939c>  // b.none
  40a76c:	cmp	w0, #0x3c
  40a770:	b.ne	40a884 <printf@plt+0x93e4>  // b.any
  40a774:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40a778:	add	x0, x0, #0x29f
  40a77c:	b	40a844 <printf@plt+0x93a4>
  40a780:	ldrb	w8, [x19, #18]
  40a784:	adrp	x21, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a788:	cbz	w8, 40a6e4 <printf@plt+0x9244>
  40a78c:	ldrb	w0, [x19, #16]
  40a790:	cmp	w0, #0x5c
  40a794:	b.ne	40a708 <printf@plt+0x9268>  // b.any
  40a798:	ldr	x3, [x21, #3408]
  40a79c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40a7a0:	add	x0, x0, #0x286
  40a7a4:	mov	w1, #0x2                   	// #2
  40a7a8:	mov	w2, #0x1                   	// #1
  40a7ac:	bl	401430 <fwrite@plt>
  40a7b0:	ldrb	w8, [x19, #17]
  40a7b4:	ldr	x3, [x21, #3408]
  40a7b8:	adrp	x9, 418000 <_ZdlPvm@@Base+0x52fc>
  40a7bc:	adrp	x10, 418000 <_ZdlPvm@@Base+0x52fc>
  40a7c0:	add	x9, x9, #0x289
  40a7c4:	add	x10, x10, #0x2c2
  40a7c8:	cmp	w8, #0x0
  40a7cc:	csel	x0, x10, x9, eq  // eq = none
  40a7d0:	mov	w1, #0x2                   	// #2
  40a7d4:	mov	w2, #0x1                   	// #1
  40a7d8:	bl	401430 <fwrite@plt>
  40a7dc:	cmp	w20, #0x1
  40a7e0:	b.eq	40a808 <printf@plt+0x9368>  // b.none
  40a7e4:	ldr	x3, [x21, #3408]
  40a7e8:	ldp	x20, x19, [sp, #32]
  40a7ec:	ldr	x21, [sp, #16]
  40a7f0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40a7f4:	add	x0, x0, #0x28c
  40a7f8:	mov	w1, #0x3                   	// #3
  40a7fc:	mov	w2, #0x1                   	// #1
  40a800:	ldp	x29, x30, [sp], #48
  40a804:	b	401430 <fwrite@plt>
  40a808:	ldp	x20, x19, [sp, #32]
  40a80c:	ldr	x21, [sp, #16]
  40a810:	ldp	x29, x30, [sp], #48
  40a814:	ret
  40a818:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40a81c:	add	x0, x0, #0x290
  40a820:	bl	4014a0 <printf@plt>
  40a824:	ldrb	w0, [x19, #16]
  40a828:	cmp	w0, #0x26
  40a82c:	b.ne	40a764 <printf@plt+0x92c4>  // b.any
  40a830:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40a834:	add	x0, x0, #0x2a9
  40a838:	b	40a844 <printf@plt+0x93a4>
  40a83c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40a840:	add	x0, x0, #0x2a4
  40a844:	bl	4014a0 <printf@plt>
  40a848:	ldrb	w8, [x19, #16]
  40a84c:	ldr	x9, [x20]
  40a850:	ldrh	w9, [x9, x8, lsl #1]
  40a854:	tbnz	w9, #11, 40a8a0 <printf@plt+0x9400>
  40a858:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a85c:	add	x9, x9, #0xe68
  40a860:	add	x8, x9, x8, lsl #3
  40a864:	ldr	w8, [x8, #4]
  40a868:	cbz	w8, 40a8b8 <printf@plt+0x9418>
  40a86c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40a870:	add	x0, x0, #0x3b7
  40a874:	ldp	x20, x19, [sp, #32]
  40a878:	ldr	x21, [sp, #16]
  40a87c:	ldp	x29, x30, [sp], #48
  40a880:	b	4014a0 <printf@plt>
  40a884:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a888:	ldr	x1, [x8, #3408]
  40a88c:	bl	401240 <putc@plt>
  40a890:	ldrb	w8, [x19, #16]
  40a894:	ldr	x9, [x20]
  40a898:	ldrh	w9, [x9, x8, lsl #1]
  40a89c:	tbz	w9, #11, 40a858 <printf@plt+0x93b8>
  40a8a0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40a8a4:	add	x0, x0, #0x2af
  40a8a8:	ldp	x20, x19, [sp, #32]
  40a8ac:	ldr	x21, [sp, #16]
  40a8b0:	ldp	x29, x30, [sp], #48
  40a8b4:	b	4014a0 <printf@plt>
  40a8b8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40a8bc:	add	x0, x0, #0x2b5
  40a8c0:	ldp	x20, x19, [sp, #32]
  40a8c4:	ldr	x21, [sp, #16]
  40a8c8:	ldp	x29, x30, [sp], #48
  40a8cc:	b	4014a0 <printf@plt>
  40a8d0:	ldrb	w8, [x0, #16]
  40a8d4:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a8d8:	add	x9, x9, #0xe68
  40a8dc:	add	x8, x9, x8, lsl #3
  40a8e0:	ldr	w8, [x8, #8]
  40a8e4:	cmp	w8, #0x1
  40a8e8:	cset	w0, eq  // eq = none
  40a8ec:	ret
  40a8f0:	ldrb	w8, [x0, #16]
  40a8f4:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a8f8:	add	x9, x9, #0xe68
  40a8fc:	add	x8, x9, x8, lsl #3
  40a900:	ldr	w8, [x8, #8]
  40a904:	cmp	w8, #0x1
  40a908:	cset	w0, eq  // eq = none
  40a90c:	ret
  40a910:	mov	w0, #0x1                   	// #1
  40a914:	ret
  40a918:	stp	x29, x30, [sp, #-32]!
  40a91c:	stp	x20, x19, [sp, #16]
  40a920:	ldrb	w19, [x0, #16]
  40a924:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a928:	mov	x29, sp
  40a92c:	cmp	w19, #0x5c
  40a930:	b.ne	40a940 <printf@plt+0x94a0>  // b.any
  40a934:	ldr	x1, [x20, #3416]
  40a938:	mov	w0, #0x5c                  	// #92
  40a93c:	bl	401240 <putc@plt>
  40a940:	ldr	x1, [x20, #3416]
  40a944:	mov	w0, w19
  40a948:	ldp	x20, x19, [sp, #16]
  40a94c:	ldp	x29, x30, [sp], #32
  40a950:	b	401240 <putc@plt>
  40a954:	stp	x29, x30, [sp, #-64]!
  40a958:	str	x23, [sp, #16]
  40a95c:	stp	x22, x21, [sp, #32]
  40a960:	stp	x20, x19, [sp, #48]
  40a964:	mov	x29, sp
  40a968:	mov	x20, x1
  40a96c:	mov	x19, x0
  40a970:	bl	407064 <printf@plt+0x5bc4>
  40a974:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  40a978:	add	x8, x8, #0x5f0
  40a97c:	str	x8, [x19]
  40a980:	mov	x0, x20
  40a984:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  40a988:	mov	x20, x0
  40a98c:	str	x0, [x19, #16]
  40a990:	cbnz	x0, 40a9a4 <printf@plt+0x9504>
  40a994:	adrp	x1, 418000 <_ZdlPvm@@Base+0x52fc>
  40a998:	add	x1, x1, #0x253
  40a99c:	mov	w0, #0x1df                 	// #479
  40a9a0:	bl	4110a4 <printf@plt+0xfc04>
  40a9a4:	mov	x0, x20
  40a9a8:	bl	412d10 <_ZdlPvm@@Base+0xc>
  40a9ac:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a9b0:	add	x8, x8, #0xe58
  40a9b4:	ldr	w23, [x8, #8]
  40a9b8:	ldr	x21, [x8]
  40a9bc:	udiv	x8, x0, x23
  40a9c0:	msub	x22, x8, x23, x0
  40a9c4:	lsl	x8, x22, #4
  40a9c8:	ldr	x0, [x21, x8]
  40a9cc:	cbz	x0, 40aa18 <printf@plt+0x9578>
  40a9d0:	mov	x1, x20
  40a9d4:	bl	4013c0 <strcmp@plt>
  40a9d8:	cbz	w0, 40aa04 <printf@plt+0x9564>
  40a9dc:	cmp	w22, #0x0
  40a9e0:	csel	w8, w23, w22, eq  // eq = none
  40a9e4:	sub	w22, w8, #0x1
  40a9e8:	lsl	x8, x22, #4
  40a9ec:	ldr	x0, [x21, x8]
  40a9f0:	cbz	x0, 40aa18 <printf@plt+0x9578>
  40a9f4:	mov	x1, x20
  40a9f8:	bl	4013c0 <strcmp@plt>
  40a9fc:	cbnz	w0, 40a9dc <printf@plt+0x953c>
  40aa00:	mov	w22, w22
  40aa04:	add	x8, x21, x22, lsl #4
  40aa08:	ldr	x8, [x8, #8]
  40aa0c:	cbz	x8, 40aa1c <printf@plt+0x957c>
  40aa10:	ldr	w8, [x8]
  40aa14:	b	40aa1c <printf@plt+0x957c>
  40aa18:	mov	w8, wzr
  40aa1c:	str	w8, [x19, #8]
  40aa20:	ldp	x20, x19, [sp, #48]
  40aa24:	ldp	x22, x21, [sp, #32]
  40aa28:	ldr	x23, [sp, #16]
  40aa2c:	ldp	x29, x30, [sp], #64
  40aa30:	ret
  40aa34:	mov	x20, x0
  40aa38:	mov	x0, x19
  40aa3c:	bl	407bd8 <printf@plt+0x6738>
  40aa40:	mov	x0, x20
  40aa44:	bl	401440 <_Unwind_Resume@plt>
  40aa48:	stp	x29, x30, [sp, #-32]!
  40aa4c:	str	x19, [sp, #16]
  40aa50:	mov	x19, x0
  40aa54:	ldr	x0, [x0, #16]
  40aa58:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  40aa5c:	add	x8, x8, #0x5f0
  40aa60:	mov	x29, sp
  40aa64:	str	x8, [x19]
  40aa68:	bl	401280 <free@plt>
  40aa6c:	mov	x0, x19
  40aa70:	ldr	x19, [sp, #16]
  40aa74:	ldp	x29, x30, [sp], #32
  40aa78:	b	407bd8 <printf@plt+0x6738>
  40aa7c:	stp	x29, x30, [sp, #-32]!
  40aa80:	str	x19, [sp, #16]
  40aa84:	mov	x19, x0
  40aa88:	ldr	x0, [x0, #16]
  40aa8c:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  40aa90:	add	x8, x8, #0x5f0
  40aa94:	mov	x29, sp
  40aa98:	str	x8, [x19]
  40aa9c:	bl	401280 <free@plt>
  40aaa0:	mov	x0, x19
  40aaa4:	bl	407bd8 <printf@plt+0x6738>
  40aaa8:	mov	x0, x19
  40aaac:	ldr	x19, [sp, #16]
  40aab0:	ldp	x29, x30, [sp], #32
  40aab4:	b	412cf8 <_ZdlPv@@Base>
  40aab8:	stp	x29, x30, [sp, #-64]!
  40aabc:	str	x23, [sp, #16]
  40aac0:	stp	x22, x21, [sp, #32]
  40aac4:	stp	x20, x19, [sp, #48]
  40aac8:	mov	x29, sp
  40aacc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aad0:	ldr	w8, [x8, #3472]
  40aad4:	mov	x19, x0
  40aad8:	cmp	w8, #0x1
  40aadc:	b.eq	40ab84 <printf@plt+0x96e4>  // b.none
  40aae0:	cbnz	w8, 40abb8 <printf@plt+0x9718>
  40aae4:	ldr	x20, [x19, #16]
  40aae8:	cbnz	x20, 40aafc <printf@plt+0x965c>
  40aaec:	adrp	x1, 418000 <_ZdlPvm@@Base+0x52fc>
  40aaf0:	add	x1, x1, #0x253
  40aaf4:	mov	w0, #0x1df                 	// #479
  40aaf8:	bl	4110a4 <printf@plt+0xfc04>
  40aafc:	mov	x0, x20
  40ab00:	bl	412d10 <_ZdlPvm@@Base+0xc>
  40ab04:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40ab08:	add	x8, x8, #0xe58
  40ab0c:	ldr	w23, [x8, #8]
  40ab10:	ldr	x21, [x8]
  40ab14:	udiv	x8, x0, x23
  40ab18:	msub	x22, x8, x23, x0
  40ab1c:	lsl	x8, x22, #4
  40ab20:	ldr	x0, [x21, x8]
  40ab24:	cbz	x0, 40abcc <printf@plt+0x972c>
  40ab28:	mov	x1, x20
  40ab2c:	bl	4013c0 <strcmp@plt>
  40ab30:	cbz	w0, 40ab5c <printf@plt+0x96bc>
  40ab34:	cmp	w22, #0x0
  40ab38:	csel	w8, w23, w22, eq  // eq = none
  40ab3c:	sub	w22, w8, #0x1
  40ab40:	lsl	x8, x22, #4
  40ab44:	ldr	x0, [x21, x8]
  40ab48:	cbz	x0, 40abcc <printf@plt+0x972c>
  40ab4c:	mov	x1, x20
  40ab50:	bl	4013c0 <strcmp@plt>
  40ab54:	cbnz	w0, 40ab34 <printf@plt+0x9694>
  40ab58:	mov	w22, w22
  40ab5c:	add	x8, x21, x22, lsl #4
  40ab60:	ldr	x8, [x8, #8]
  40ab64:	cbz	x8, 40abcc <printf@plt+0x972c>
  40ab68:	ldr	w8, [x8, #4]
  40ab6c:	cmp	w8, #0x1
  40ab70:	b.ne	40abcc <printf@plt+0x972c>  // b.any
  40ab74:	ldr	x1, [x19, #16]
  40ab78:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40ab7c:	add	x0, x0, #0x2bb
  40ab80:	b	40ac2c <printf@plt+0x978c>
  40ab84:	ldr	x19, [x19, #16]
  40ab88:	adrp	x20, 42f000 <_Znam@GLIBCXX_3.4>
  40ab8c:	adrp	x21, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ab90:	add	x20, x20, #0x480
  40ab94:	add	x21, x21, #0x770
  40ab98:	ldr	x0, [x20]
  40ab9c:	mov	x1, x19
  40aba0:	bl	4013c0 <strcmp@plt>
  40aba4:	cbz	w0, 40ac0c <printf@plt+0x976c>
  40aba8:	add	x20, x20, #0x10
  40abac:	cmp	x20, x21
  40abb0:	b.cc	40ab98 <printf@plt+0x96f8>  // b.lo, b.ul, b.last
  40abb4:	b	40ac20 <printf@plt+0x9780>
  40abb8:	ldp	x20, x19, [sp, #48]
  40abbc:	ldp	x22, x21, [sp, #32]
  40abc0:	ldr	x23, [sp, #16]
  40abc4:	ldp	x29, x30, [sp], #64
  40abc8:	ret
  40abcc:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40abd0:	ldr	x1, [x8, #3616]
  40abd4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40abd8:	add	x0, x0, #0x4eb
  40abdc:	bl	4014a0 <printf@plt>
  40abe0:	ldr	x1, [x19, #16]
  40abe4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40abe8:	add	x0, x0, #0x2bb
  40abec:	bl	4014a0 <printf@plt>
  40abf0:	ldp	x20, x19, [sp, #48]
  40abf4:	ldp	x22, x21, [sp, #32]
  40abf8:	ldr	x23, [sp, #16]
  40abfc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40ac00:	add	x0, x0, #0x28c
  40ac04:	ldp	x29, x30, [sp], #64
  40ac08:	b	4014a0 <printf@plt>
  40ac0c:	ldr	x1, [x20, #8]
  40ac10:	cbz	x1, 40ac20 <printf@plt+0x9780>
  40ac14:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ac18:	add	x0, x0, #0x9d1
  40ac1c:	b	40ac2c <printf@plt+0x978c>
  40ac20:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40ac24:	add	x0, x0, #0x2c5
  40ac28:	mov	x1, x19
  40ac2c:	ldp	x20, x19, [sp, #48]
  40ac30:	ldp	x22, x21, [sp, #32]
  40ac34:	ldr	x23, [sp, #16]
  40ac38:	ldp	x29, x30, [sp], #64
  40ac3c:	b	4014a0 <printf@plt>
  40ac40:	mov	w0, #0x1                   	// #1
  40ac44:	ret
  40ac48:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ac4c:	ldr	x8, [x8, #3416]
  40ac50:	ldr	x2, [x0, #16]
  40ac54:	adrp	x1, 418000 <_ZdlPvm@@Base+0x52fc>
  40ac58:	add	x1, x1, #0x2f8
  40ac5c:	mov	x0, x8
  40ac60:	b	401230 <fprintf@plt>
  40ac64:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40ac68:	add	x8, x8, #0xe68
  40ac6c:	tbnz	w1, #31, 40ac7c <printf@plt+0x97dc>
  40ac70:	ldrb	w9, [x0, #16]
  40ac74:	add	x9, x8, x9, lsl #3
  40ac78:	str	w1, [x9, #4]
  40ac7c:	tbnz	w2, #31, 40ac8c <printf@plt+0x97ec>
  40ac80:	ldrb	w9, [x0, #16]
  40ac84:	add	x8, x8, x9, lsl #3
  40ac88:	str	w2, [x8, #8]
  40ac8c:	ret
  40ac90:	stp	x29, x30, [sp, #-64]!
  40ac94:	stp	x24, x23, [sp, #16]
  40ac98:	stp	x22, x21, [sp, #32]
  40ac9c:	stp	x20, x19, [sp, #48]
  40aca0:	mov	x29, sp
  40aca4:	ldr	x21, [x0, #16]
  40aca8:	mov	w19, w2
  40acac:	mov	w20, w1
  40acb0:	cbnz	x21, 40acc4 <printf@plt+0x9824>
  40acb4:	adrp	x1, 418000 <_ZdlPvm@@Base+0x52fc>
  40acb8:	add	x1, x1, #0x253
  40acbc:	mov	w0, #0x1df                 	// #479
  40acc0:	bl	4110a4 <printf@plt+0xfc04>
  40acc4:	mov	x0, x21
  40acc8:	bl	412d10 <_ZdlPvm@@Base+0xc>
  40accc:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40acd0:	add	x8, x8, #0xe58
  40acd4:	ldr	w24, [x8, #8]
  40acd8:	ldr	x22, [x8]
  40acdc:	udiv	x8, x0, x24
  40ace0:	msub	x23, x8, x24, x0
  40ace4:	lsl	x8, x23, #4
  40ace8:	ldr	x0, [x22, x8]
  40acec:	cbz	x0, 40ad30 <printf@plt+0x9890>
  40acf0:	mov	x1, x21
  40acf4:	bl	4013c0 <strcmp@plt>
  40acf8:	cbz	w0, 40ad24 <printf@plt+0x9884>
  40acfc:	cmp	w23, #0x0
  40ad00:	csel	w8, w24, w23, eq  // eq = none
  40ad04:	sub	w23, w8, #0x1
  40ad08:	lsl	x8, x23, #4
  40ad0c:	ldr	x0, [x22, x8]
  40ad10:	cbz	x0, 40ad30 <printf@plt+0x9890>
  40ad14:	mov	x1, x21
  40ad18:	bl	4013c0 <strcmp@plt>
  40ad1c:	cbnz	w0, 40acfc <printf@plt+0x985c>
  40ad20:	mov	w23, w23
  40ad24:	add	x8, x22, x23, lsl #4
  40ad28:	ldr	x22, [x8, #8]
  40ad2c:	cbnz	x22, 40ad54 <printf@plt+0x98b4>
  40ad30:	mov	w0, #0x8                   	// #8
  40ad34:	bl	4011e0 <_Znam@plt>
  40ad38:	mov	x22, x0
  40ad3c:	str	xzr, [x0]
  40ad40:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40ad44:	add	x0, x0, #0xe58
  40ad48:	mov	x1, x21
  40ad4c:	mov	x2, x22
  40ad50:	bl	409d84 <printf@plt+0x88e4>
  40ad54:	tbnz	w20, #31, 40ad5c <printf@plt+0x98bc>
  40ad58:	str	w20, [x22]
  40ad5c:	tbnz	w19, #31, 40ad64 <printf@plt+0x98c4>
  40ad60:	str	w19, [x22, #4]
  40ad64:	ldp	x20, x19, [sp, #48]
  40ad68:	ldp	x22, x21, [sp, #32]
  40ad6c:	ldp	x24, x23, [sp, #16]
  40ad70:	ldp	x29, x30, [sp], #64
  40ad74:	ret
  40ad78:	sub	sp, sp, #0x50
  40ad7c:	stp	x29, x30, [sp, #16]
  40ad80:	str	x23, [sp, #32]
  40ad84:	stp	x22, x21, [sp, #48]
  40ad88:	stp	x20, x19, [sp, #64]
  40ad8c:	add	x29, sp, #0x10
  40ad90:	mov	x19, x1
  40ad94:	mov	x20, x0
  40ad98:	cbz	x1, 40adac <printf@plt+0x990c>
  40ad9c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ada0:	ldr	x0, [x8, #1904]
  40ada4:	cbnz	x0, 40adc8 <printf@plt+0x9928>
  40ada8:	b	40adf0 <printf@plt+0x9950>
  40adac:	adrp	x1, 418000 <_ZdlPvm@@Base+0x52fc>
  40adb0:	add	x1, x1, #0x253
  40adb4:	mov	w0, #0x2bb                 	// #699
  40adb8:	bl	4110a4 <printf@plt+0xfc04>
  40adbc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40adc0:	ldr	x0, [x8, #1904]
  40adc4:	cbz	x0, 40adf0 <printf@plt+0x9950>
  40adc8:	adrp	x22, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40adcc:	mov	x21, xzr
  40add0:	add	x22, x22, #0x770
  40add4:	mov	x1, x20
  40add8:	bl	4013c0 <strcmp@plt>
  40addc:	cbz	w0, 40adf4 <printf@plt+0x9954>
  40ade0:	add	x8, x22, x21, lsl #3
  40ade4:	ldr	x0, [x8, #8]
  40ade8:	add	x21, x21, #0x1
  40adec:	cbnz	x0, 40add4 <printf@plt+0x9934>
  40adf0:	mov	w21, #0xffffffff            	// #-1
  40adf4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40adf8:	ldr	x0, [x8, #1984]
  40adfc:	cbz	x0, 40ae28 <printf@plt+0x9988>
  40ae00:	adrp	x23, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ae04:	mov	x22, xzr
  40ae08:	add	x23, x23, #0x7c0
  40ae0c:	mov	x1, x20
  40ae10:	bl	4013c0 <strcmp@plt>
  40ae14:	cbz	w0, 40ae2c <printf@plt+0x998c>
  40ae18:	add	x8, x23, x22, lsl #3
  40ae1c:	ldr	x0, [x8, #8]
  40ae20:	add	x22, x22, #0x1
  40ae24:	cbnz	x0, 40ae0c <printf@plt+0x996c>
  40ae28:	mov	w22, #0xffffffff            	// #-1
  40ae2c:	tst	w22, w21
  40ae30:	b.lt	40ae7c <printf@plt+0x99dc>  // b.tstop
  40ae34:	mov	x0, x19
  40ae38:	bl	40aec8 <printf@plt+0x9a28>
  40ae3c:	ldr	x8, [x0]
  40ae40:	mov	w1, w21
  40ae44:	mov	w2, w22
  40ae48:	mov	x19, x0
  40ae4c:	ldr	x8, [x8, #96]
  40ae50:	blr	x8
  40ae54:	cbz	x19, 40aeb0 <printf@plt+0x9a10>
  40ae58:	ldr	x8, [x19]
  40ae5c:	mov	x0, x19
  40ae60:	ldp	x20, x19, [sp, #64]
  40ae64:	ldp	x22, x21, [sp, #48]
  40ae68:	ldr	x1, [x8, #16]
  40ae6c:	ldr	x23, [sp, #32]
  40ae70:	ldp	x29, x30, [sp, #16]
  40ae74:	add	sp, sp, #0x50
  40ae78:	br	x1
  40ae7c:	mov	x0, sp
  40ae80:	mov	x1, x20
  40ae84:	bl	411500 <printf@plt+0x10060>
  40ae88:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40ae8c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40ae90:	add	x2, x2, #0x198
  40ae94:	add	x0, x0, #0x2fe
  40ae98:	mov	x1, sp
  40ae9c:	mov	x3, x2
  40aea0:	bl	411750 <printf@plt+0x102b0>
  40aea4:	cbz	x19, 40aeb0 <printf@plt+0x9a10>
  40aea8:	mov	x0, x19
  40aeac:	bl	401390 <_ZdaPv@plt>
  40aeb0:	ldp	x20, x19, [sp, #64]
  40aeb4:	ldp	x22, x21, [sp, #48]
  40aeb8:	ldr	x23, [sp, #32]
  40aebc:	ldp	x29, x30, [sp, #16]
  40aec0:	add	sp, sp, #0x50
  40aec4:	ret
  40aec8:	sub	sp, sp, #0x70
  40aecc:	stp	x29, x30, [sp, #16]
  40aed0:	stp	x28, x27, [sp, #32]
  40aed4:	stp	x26, x25, [sp, #48]
  40aed8:	stp	x24, x23, [sp, #64]
  40aedc:	stp	x22, x21, [sp, #80]
  40aee0:	stp	x20, x19, [sp, #96]
  40aee4:	add	x29, sp, #0x10
  40aee8:	ldrb	w27, [x0]
  40aeec:	mov	x24, x0
  40aef0:	cbz	w27, 40b3a8 <printf@plt+0x9f08>
  40aef4:	adrp	x28, 417000 <_ZdlPvm@@Base+0x42fc>
  40aef8:	adrp	x22, 417000 <_ZdlPvm@@Base+0x42fc>
  40aefc:	adrp	x26, 417000 <_ZdlPvm@@Base+0x42fc>
  40af00:	mov	x21, xzr
  40af04:	mov	x25, xzr
  40af08:	add	x28, x28, #0x678
  40af0c:	add	x22, x22, #0x9cc
  40af10:	add	x26, x26, #0x4c8
  40af14:	mov	x23, x24
  40af18:	b	40af48 <printf@plt+0x9aa8>
  40af1c:	mov	w0, #0x38                  	// #56
  40af20:	bl	412c54 <_Znwm@@Base>
  40af24:	mov	x21, x0
  40af28:	mov	x1, x25
  40af2c:	bl	408590 <printf@plt+0x70f0>
  40af30:	mov	x0, x21
  40af34:	mov	x1, x19
  40af38:	bl	4084e8 <printf@plt+0x7048>
  40af3c:	ldrb	w27, [x20]
  40af40:	mov	x23, x20
  40af44:	cbz	w27, 40b394 <printf@plt+0x9ef4>
  40af48:	and	w8, w27, #0xff
  40af4c:	sub	w8, w8, #0x27
  40af50:	cmp	w8, #0x35
  40af54:	add	x20, x23, #0x1
  40af58:	b.hi	40b010 <printf@plt+0x9b70>  // b.pmore
  40af5c:	adr	x9, 40af6c <printf@plt+0x9acc>
  40af60:	ldrb	w10, [x26, x8]
  40af64:	add	x9, x9, x10, lsl #2
  40af68:	br	x9
  40af6c:	mov	w0, #0x18                  	// #24
  40af70:	bl	412c54 <_Znwm@@Base>
  40af74:	mov	x19, x0
  40af78:	mov	x1, x22
  40af7c:	bl	40a954 <printf@plt+0x94b4>
  40af80:	b	40b298 <printf@plt+0x9df8>
  40af84:	mov	w0, #0x18                  	// #24
  40af88:	bl	412c54 <_Znwm@@Base>
  40af8c:	mov	x19, x0
  40af90:	adrp	x1, 417000 <_ZdlPvm@@Base+0x42fc>
  40af94:	add	x1, x1, #0xa43
  40af98:	bl	40a954 <printf@plt+0x94b4>
  40af9c:	b	40b298 <printf@plt+0x9df8>
  40afa0:	ldrb	w8, [x20]
  40afa4:	cmp	w8, #0x3d
  40afa8:	b.ne	40b010 <printf@plt+0x9b70>  // b.any
  40afac:	mov	w0, #0x18                  	// #24
  40afb0:	bl	412c54 <_Znwm@@Base>
  40afb4:	mov	x19, x0
  40afb8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x52fc>
  40afbc:	add	x1, x1, #0x112
  40afc0:	bl	40a954 <printf@plt+0x94b4>
  40afc4:	b	40b008 <printf@plt+0x9b68>
  40afc8:	mov	w0, #0x18                  	// #24
  40afcc:	bl	412c54 <_Znwm@@Base>
  40afd0:	mov	x19, x0
  40afd4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x42fc>
  40afd8:	add	x1, x1, #0xa1d
  40afdc:	bl	40a954 <printf@plt+0x94b4>
  40afe0:	b	40b298 <printf@plt+0x9df8>
  40afe4:	ldrb	w8, [x20]
  40afe8:	cmp	w8, #0x3d
  40afec:	b.ne	40b010 <printf@plt+0x9b70>  // b.any
  40aff0:	mov	w0, #0x18                  	// #24
  40aff4:	bl	412c54 <_Znwm@@Base>
  40aff8:	mov	x19, x0
  40affc:	adrp	x1, 418000 <_ZdlPvm@@Base+0x52fc>
  40b000:	add	x1, x1, #0x10f
  40b004:	bl	40a954 <printf@plt+0x94b4>
  40b008:	add	x20, x23, #0x2
  40b00c:	b	40b298 <printf@plt+0x9df8>
  40b010:	mov	w0, #0x18                  	// #24
  40b014:	bl	412c54 <_Znwm@@Base>
  40b018:	mov	x19, x0
  40b01c:	bl	407064 <printf@plt+0x5bc4>
  40b020:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40b024:	add	x8, x8, #0xe68
  40b028:	add	x8, x8, w27, uxtb #3
  40b02c:	ldr	w8, [x8, #4]
  40b030:	adrp	x9, 417000 <_ZdlPvm@@Base+0x42fc>
  40b034:	add	x9, x9, #0x568
  40b038:	str	x9, [x19]
  40b03c:	strb	w27, [x19, #16]
  40b040:	sturh	wzr, [x19, #17]
  40b044:	str	w8, [x19, #8]
  40b048:	b	40b298 <printf@plt+0x9df8>
  40b04c:	mov	w0, #0x18                  	// #24
  40b050:	bl	412c54 <_Znwm@@Base>
  40b054:	mov	x19, x0
  40b058:	adrp	x1, 417000 <_ZdlPvm@@Base+0x42fc>
  40b05c:	add	x1, x1, #0x99a
  40b060:	bl	40a954 <printf@plt+0x94b4>
  40b064:	b	40b298 <printf@plt+0x9df8>
  40b068:	ldrb	w8, [x20]
  40b06c:	cbz	w8, 40b258 <printf@plt+0x9db8>
  40b070:	sub	w9, w8, #0x27
  40b074:	cmp	w9, #0x55
  40b078:	add	x27, x23, #0x2
  40b07c:	b.hi	40b328 <printf@plt+0x9e88>  // b.pmore
  40b080:	adrp	x12, 417000 <_ZdlPvm@@Base+0x42fc>
  40b084:	add	x12, x12, #0x4fe
  40b088:	adr	x10, 40b098 <printf@plt+0x9bf8>
  40b08c:	ldrb	w11, [x12, x9]
  40b090:	add	x10, x10, x11, lsl #2
  40b094:	br	x10
  40b098:	ldrb	w8, [x27]
  40b09c:	cmp	w8, #0x5b
  40b0a0:	b.eq	40b160 <printf@plt+0x9cc0>  // b.none
  40b0a4:	cmp	w8, #0x28
  40b0a8:	b.ne	40b17c <printf@plt+0x9cdc>  // b.any
  40b0ac:	mov	x9, x23
  40b0b0:	ldrb	w8, [x9, #3]!
  40b0b4:	add	x10, x23, #0x4
  40b0b8:	cmp	w8, #0x0
  40b0bc:	mov	w8, #0x3                   	// #3
  40b0c0:	cinc	x8, x8, ne  // ne = any
  40b0c4:	ldrb	w8, [x23, x8]
  40b0c8:	csel	x27, x9, x10, eq  // eq = none
  40b0cc:	b	40b17c <printf@plt+0x9cdc>
  40b0d0:	mov	w9, #0x5c                  	// #92
  40b0d4:	mov	w0, #0x18                  	// #24
  40b0d8:	strb	w9, [sp, #4]
  40b0dc:	strb	w8, [sp, #5]
  40b0e0:	strb	wzr, [sp, #6]
  40b0e4:	bl	412c54 <_Znwm@@Base>
  40b0e8:	mov	x19, x0
  40b0ec:	add	x0, sp, #0x4
  40b0f0:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  40b0f4:	mov	x1, x0
  40b0f8:	mov	x0, x19
  40b0fc:	bl	4078a0 <printf@plt+0x6400>
  40b100:	b	40b294 <printf@plt+0x9df4>
  40b104:	mov	w0, #0x18                  	// #24
  40b108:	strb	w8, [sp, #8]
  40b10c:	strb	wzr, [sp, #9]
  40b110:	bl	412c54 <_Znwm@@Base>
  40b114:	mov	x19, x0
  40b118:	add	x1, sp, #0x8
  40b11c:	bl	40a954 <printf@plt+0x94b4>
  40b120:	b	40b294 <printf@plt+0x9df4>
  40b124:	mov	w0, #0x18                  	// #24
  40b128:	bl	412c54 <_Znwm@@Base>
  40b12c:	mov	x19, x0
  40b130:	bl	407064 <printf@plt+0x5bc4>
  40b134:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x22a8>
  40b138:	ldr	w8, [x8, #332]
  40b13c:	adrp	x9, 417000 <_ZdlPvm@@Base+0x42fc>
  40b140:	add	x9, x9, #0x568
  40b144:	str	x9, [x19]
  40b148:	mov	w9, #0x5c                  	// #92
  40b14c:	strh	w9, [x19, #16]
  40b150:	strb	wzr, [x19, #18]
  40b154:	str	w8, [x19, #8]
  40b158:	mov	x20, x27
  40b15c:	b	40b298 <printf@plt+0x9df8>
  40b160:	add	x27, x23, #0x3
  40b164:	ldrb	w8, [x27]
  40b168:	cbz	w8, 40b17c <printf@plt+0x9cdc>
  40b16c:	cmp	w8, #0x5d
  40b170:	b.eq	40b17c <printf@plt+0x9cdc>  // b.none
  40b174:	ldrb	w8, [x27, #1]!
  40b178:	cbnz	w8, 40b16c <printf@plt+0x9ccc>
  40b17c:	cbz	w8, 40b214 <printf@plt+0x9d74>
  40b180:	add	x20, x27, #0x1
  40b184:	sub	x19, x20, x23
  40b188:	add	x0, x19, #0x1
  40b18c:	bl	4011e0 <_Znam@plt>
  40b190:	mov	x1, x23
  40b194:	mov	x2, x19
  40b198:	mov	x27, x0
  40b19c:	bl	401200 <memcpy@plt>
  40b1a0:	mov	w0, #0x18                  	// #24
  40b1a4:	strb	wzr, [x27, x19]
  40b1a8:	bl	412c54 <_Znwm@@Base>
  40b1ac:	mov	x19, x0
  40b1b0:	mov	x1, x27
  40b1b4:	bl	4078a0 <printf@plt+0x6400>
  40b1b8:	b	40b298 <printf@plt+0x9df8>
  40b1bc:	mov	w0, #0x18                  	// #24
  40b1c0:	bl	412c54 <_Znwm@@Base>
  40b1c4:	mov	x19, x0
  40b1c8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x42fc>
  40b1cc:	add	x1, x1, #0x8f1
  40b1d0:	bl	40a954 <printf@plt+0x94b4>
  40b1d4:	b	40b294 <printf@plt+0x9df4>
  40b1d8:	ldrb	w8, [x27]
  40b1dc:	cbz	w8, 40b214 <printf@plt+0x9d74>
  40b1e0:	sturb	w8, [x29, #-4]
  40b1e4:	mov	x20, x23
  40b1e8:	ldrb	w8, [x20, #3]!
  40b1ec:	cbz	w8, 40b258 <printf@plt+0x9db8>
  40b1f0:	mov	w0, #0x18                  	// #24
  40b1f4:	sturb	w8, [x29, #-3]
  40b1f8:	sturb	wzr, [x29, #-2]
  40b1fc:	bl	412c54 <_Znwm@@Base>
  40b200:	mov	x19, x0
  40b204:	sub	x1, x29, #0x4
  40b208:	bl	40a954 <printf@plt+0x94b4>
  40b20c:	add	x20, x23, #0x4
  40b210:	b	40b298 <printf@plt+0x9df8>
  40b214:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40b218:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40b21c:	add	x1, x1, #0x198
  40b220:	add	x0, x0, #0x38d
  40b224:	mov	x2, x1
  40b228:	mov	x3, x1
  40b22c:	bl	403704 <printf@plt+0x2264>
  40b230:	mov	x19, xzr
  40b234:	mov	x20, x27
  40b238:	b	40b298 <printf@plt+0x9df8>
  40b23c:	mov	x20, x27
  40b240:	ldrb	w8, [x20]
  40b244:	cbz	w8, 40b258 <printf@plt+0x9db8>
  40b248:	cmp	w8, #0x5d
  40b24c:	b.eq	40b374 <printf@plt+0x9ed4>  // b.none
  40b250:	ldrb	w8, [x20, #1]!
  40b254:	cbnz	w8, 40b248 <printf@plt+0x9da8>
  40b258:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40b25c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40b260:	add	x1, x1, #0x198
  40b264:	add	x0, x0, #0x38d
  40b268:	mov	x2, x1
  40b26c:	mov	x3, x1
  40b270:	bl	403704 <printf@plt+0x2264>
  40b274:	mov	x19, xzr
  40b278:	b	40b298 <printf@plt+0x9df8>
  40b27c:	mov	w0, #0x18                  	// #24
  40b280:	bl	412c54 <_Znwm@@Base>
  40b284:	mov	x19, x0
  40b288:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  40b28c:	add	x1, x1, #0xa7f
  40b290:	bl	40a954 <printf@plt+0x94b4>
  40b294:	mov	x20, x27
  40b298:	ldrb	w9, [x20]
  40b29c:	cmp	x19, #0x0
  40b2a0:	cset	w8, eq  // eq = none
  40b2a4:	cmp	w9, #0x27
  40b2a8:	b.ne	40b310 <printf@plt+0x9e70>  // b.any
  40b2ac:	tbz	w8, #0, 40b2c4 <printf@plt+0x9e24>
  40b2b0:	mov	w0, #0x18                  	// #24
  40b2b4:	bl	412c54 <_Znwm@@Base>
  40b2b8:	mov	x19, x0
  40b2bc:	mov	x1, xzr
  40b2c0:	bl	4078a0 <printf@plt+0x6400>
  40b2c4:	mov	w0, #0x20                  	// #32
  40b2c8:	bl	412c54 <_Znwm@@Base>
  40b2cc:	mov	x27, x0
  40b2d0:	mov	x1, x19
  40b2d4:	bl	407694 <printf@plt+0x61f4>
  40b2d8:	str	x28, [x27]
  40b2dc:	mov	w0, #0x18                  	// #24
  40b2e0:	bl	412c54 <_Znwm@@Base>
  40b2e4:	mov	x19, x0
  40b2e8:	mov	x1, x22
  40b2ec:	bl	40a954 <printf@plt+0x94b4>
  40b2f0:	str	x19, [x27, #24]
  40b2f4:	ldrb	w9, [x20, #1]!
  40b2f8:	mov	w8, wzr
  40b2fc:	mov	x19, x27
  40b300:	cmp	w9, #0x27
  40b304:	b.eq	40b2ac <printf@plt+0x9e0c>  // b.none
  40b308:	mov	x19, x27
  40b30c:	b	40b314 <printf@plt+0x9e74>
  40b310:	cbz	x19, 40af3c <printf@plt+0x9a9c>
  40b314:	cbnz	x21, 40af30 <printf@plt+0x9a90>
  40b318:	cbnz	x25, 40af1c <printf@plt+0x9a7c>
  40b31c:	mov	x21, xzr
  40b320:	mov	x25, x19
  40b324:	b	40af3c <printf@plt+0x9a9c>
  40b328:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40b32c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40b330:	add	x1, x1, #0x198
  40b334:	add	x0, x0, #0x398
  40b338:	mov	x2, x1
  40b33c:	mov	x3, x1
  40b340:	bl	403704 <printf@plt+0x2264>
  40b344:	mov	w0, #0x18                  	// #24
  40b348:	bl	412c54 <_Znwm@@Base>
  40b34c:	mov	x19, x0
  40b350:	mov	x0, x23
  40b354:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  40b358:	mov	x1, x0
  40b35c:	mov	x0, x19
  40b360:	bl	4078a0 <printf@plt+0x6400>
  40b364:	mov	x0, x27
  40b368:	bl	401220 <strlen@plt>
  40b36c:	add	x20, x27, x0
  40b370:	b	40b298 <printf@plt+0x9df8>
  40b374:	mov	w0, #0x18                  	// #24
  40b378:	strb	wzr, [x20]
  40b37c:	bl	412c54 <_Znwm@@Base>
  40b380:	mov	x19, x0
  40b384:	mov	x1, x27
  40b388:	bl	40a954 <printf@plt+0x94b4>
  40b38c:	add	x20, x20, #0x1
  40b390:	b	40b298 <printf@plt+0x9df8>
  40b394:	mov	x0, x24
  40b398:	bl	401280 <free@plt>
  40b39c:	cbz	x21, 40b3c8 <printf@plt+0x9f28>
  40b3a0:	mov	x25, x21
  40b3a4:	b	40b3cc <printf@plt+0x9f2c>
  40b3a8:	mov	x0, x24
  40b3ac:	bl	401280 <free@plt>
  40b3b0:	mov	w0, #0x18                  	// #24
  40b3b4:	bl	412c54 <_Znwm@@Base>
  40b3b8:	mov	x25, x0
  40b3bc:	mov	x1, xzr
  40b3c0:	bl	4078a0 <printf@plt+0x6400>
  40b3c4:	b	40b3cc <printf@plt+0x9f2c>
  40b3c8:	cbz	x25, 40b3b0 <printf@plt+0x9f10>
  40b3cc:	mov	x0, x25
  40b3d0:	ldp	x20, x19, [sp, #96]
  40b3d4:	ldp	x22, x21, [sp, #80]
  40b3d8:	ldp	x24, x23, [sp, #64]
  40b3dc:	ldp	x26, x25, [sp, #48]
  40b3e0:	ldp	x28, x27, [sp, #32]
  40b3e4:	ldp	x29, x30, [sp, #16]
  40b3e8:	add	sp, sp, #0x70
  40b3ec:	ret
  40b3f0:	b	40b448 <printf@plt+0x9fa8>
  40b3f4:	b	40b448 <printf@plt+0x9fa8>
  40b3f8:	b	40b448 <printf@plt+0x9fa8>
  40b3fc:	b	40b448 <printf@plt+0x9fa8>
  40b400:	b	40b448 <printf@plt+0x9fa8>
  40b404:	b	40b448 <printf@plt+0x9fa8>
  40b408:	b	40b448 <printf@plt+0x9fa8>
  40b40c:	b	40b448 <printf@plt+0x9fa8>
  40b410:	mov	x20, x0
  40b414:	mov	x0, x25
  40b418:	b	40b47c <printf@plt+0x9fdc>
  40b41c:	b	40b448 <printf@plt+0x9fa8>
  40b420:	b	40b448 <printf@plt+0x9fa8>
  40b424:	b	40b448 <printf@plt+0x9fa8>
  40b428:	b	40b448 <printf@plt+0x9fa8>
  40b42c:	b	40b448 <printf@plt+0x9fa8>
  40b430:	b	40b448 <printf@plt+0x9fa8>
  40b434:	b	40b448 <printf@plt+0x9fa8>
  40b438:	mov	x20, x0
  40b43c:	mov	x0, x21
  40b440:	b	40b47c <printf@plt+0x9fdc>
  40b444:	b	40b448 <printf@plt+0x9fa8>
  40b448:	mov	x20, x0
  40b44c:	mov	x0, x19
  40b450:	b	40b47c <printf@plt+0x9fdc>
  40b454:	mov	x20, x0
  40b458:	mov	x0, x19
  40b45c:	bl	412cf8 <_ZdlPv@@Base>
  40b460:	b	40b468 <printf@plt+0x9fc8>
  40b464:	mov	x20, x0
  40b468:	mov	x0, x27
  40b46c:	bl	4076c4 <printf@plt+0x6224>
  40b470:	b	40b478 <printf@plt+0x9fd8>
  40b474:	mov	x20, x0
  40b478:	mov	x0, x27
  40b47c:	bl	412cf8 <_ZdlPv@@Base>
  40b480:	mov	x0, x20
  40b484:	bl	401440 <_Unwind_Resume@plt>
  40b488:	stp	x29, x30, [sp, #-32]!
  40b48c:	stp	x20, x19, [sp, #16]
  40b490:	mov	x29, sp
  40b494:	mov	x20, x0
  40b498:	mov	w0, #0x20                  	// #32
  40b49c:	bl	412c54 <_Znwm@@Base>
  40b4a0:	mov	x19, x0
  40b4a4:	mov	x1, x20
  40b4a8:	bl	407694 <printf@plt+0x61f4>
  40b4ac:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  40b4b0:	add	x8, x8, #0x678
  40b4b4:	str	x8, [x19]
  40b4b8:	mov	w0, #0x18                  	// #24
  40b4bc:	bl	412c54 <_Znwm@@Base>
  40b4c0:	mov	x20, x0
  40b4c4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x42fc>
  40b4c8:	add	x1, x1, #0x9cc
  40b4cc:	bl	40a954 <printf@plt+0x94b4>
  40b4d0:	str	x20, [x19, #24]
  40b4d4:	mov	x0, x19
  40b4d8:	ldp	x20, x19, [sp, #16]
  40b4dc:	ldp	x29, x30, [sp], #32
  40b4e0:	ret
  40b4e4:	mov	x8, x20
  40b4e8:	mov	x20, x0
  40b4ec:	mov	x0, x8
  40b4f0:	bl	412cf8 <_ZdlPv@@Base>
  40b4f4:	b	40b4fc <printf@plt+0xa05c>
  40b4f8:	mov	x20, x0
  40b4fc:	mov	x0, x19
  40b500:	bl	4076c4 <printf@plt+0x6224>
  40b504:	b	40b50c <printf@plt+0xa06c>
  40b508:	mov	x20, x0
  40b50c:	mov	x0, x19
  40b510:	bl	412cf8 <_ZdlPv@@Base>
  40b514:	mov	x0, x20
  40b518:	bl	401440 <_Unwind_Resume@plt>
  40b51c:	stp	x29, x30, [sp, #-48]!
  40b520:	str	x21, [sp, #16]
  40b524:	stp	x20, x19, [sp, #32]
  40b528:	mov	x29, sp
  40b52c:	mov	x19, x0
  40b530:	bl	407694 <printf@plt+0x61f4>
  40b534:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  40b538:	add	x8, x8, #0x678
  40b53c:	str	x8, [x19]
  40b540:	mov	w0, #0x18                  	// #24
  40b544:	bl	412c54 <_Znwm@@Base>
  40b548:	mov	x20, x0
  40b54c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x42fc>
  40b550:	add	x1, x1, #0x9cc
  40b554:	bl	40a954 <printf@plt+0x94b4>
  40b558:	str	x20, [x19, #24]
  40b55c:	ldp	x20, x19, [sp, #32]
  40b560:	ldr	x21, [sp, #16]
  40b564:	ldp	x29, x30, [sp], #48
  40b568:	ret
  40b56c:	mov	x21, x0
  40b570:	mov	x0, x20
  40b574:	bl	412cf8 <_ZdlPv@@Base>
  40b578:	b	40b580 <printf@plt+0xa0e0>
  40b57c:	mov	x21, x0
  40b580:	mov	x0, x19
  40b584:	bl	4076c4 <printf@plt+0x6224>
  40b588:	mov	x0, x21
  40b58c:	bl	401440 <_Unwind_Resume@plt>
  40b590:	stp	x29, x30, [sp, #-32]!
  40b594:	str	x19, [sp, #16]
  40b598:	mov	x19, x0
  40b59c:	ldr	x0, [x0, #24]
  40b5a0:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  40b5a4:	add	x8, x8, #0x678
  40b5a8:	mov	x29, sp
  40b5ac:	str	x8, [x19]
  40b5b0:	cbz	x0, 40b5c0 <printf@plt+0xa120>
  40b5b4:	ldr	x8, [x0]
  40b5b8:	ldr	x8, [x8, #16]
  40b5bc:	blr	x8
  40b5c0:	mov	x0, x19
  40b5c4:	ldr	x19, [sp, #16]
  40b5c8:	ldp	x29, x30, [sp], #32
  40b5cc:	b	4076c4 <printf@plt+0x6224>
  40b5d0:	stp	x29, x30, [sp, #-32]!
  40b5d4:	str	x19, [sp, #16]
  40b5d8:	mov	x19, x0
  40b5dc:	ldr	x0, [x0, #24]
  40b5e0:	adrp	x8, 417000 <_ZdlPvm@@Base+0x42fc>
  40b5e4:	add	x8, x8, #0x678
  40b5e8:	mov	x29, sp
  40b5ec:	str	x8, [x19]
  40b5f0:	cbz	x0, 40b600 <printf@plt+0xa160>
  40b5f4:	ldr	x8, [x0]
  40b5f8:	ldr	x8, [x8, #16]
  40b5fc:	blr	x8
  40b600:	mov	x0, x19
  40b604:	bl	4076c4 <printf@plt+0x6224>
  40b608:	mov	x0, x19
  40b60c:	ldr	x19, [sp, #16]
  40b610:	ldp	x29, x30, [sp], #32
  40b614:	b	412cf8 <_ZdlPv@@Base>
  40b618:	stp	x29, x30, [sp, #-48]!
  40b61c:	str	x21, [sp, #16]
  40b620:	stp	x20, x19, [sp, #32]
  40b624:	mov	x29, sp
  40b628:	mov	x19, x0
  40b62c:	ldr	x0, [x0, #16]
  40b630:	mov	w20, w1
  40b634:	ldr	x8, [x0]
  40b638:	ldr	x8, [x8, #24]
  40b63c:	blr	x8
  40b640:	ldr	x8, [x19, #24]
  40b644:	mov	w21, w0
  40b648:	mov	w1, w20
  40b64c:	ldr	x9, [x8]
  40b650:	mov	x0, x8
  40b654:	ldr	x9, [x9, #24]
  40b658:	blr	x9
  40b65c:	ldp	x8, x9, [x19, #16]
  40b660:	ldr	w1, [x19, #12]
  40b664:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40b668:	add	x0, x0, #0x316
  40b66c:	ldr	w2, [x8, #12]
  40b670:	ldr	w3, [x9, #12]
  40b674:	bl	4014a0 <printf@plt>
  40b678:	ldp	x8, x9, [x19, #16]
  40b67c:	ldr	w1, [x19, #12]
  40b680:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40b684:	add	x0, x0, #0x333
  40b688:	ldr	w2, [x8, #12]
  40b68c:	ldr	w3, [x9, #12]
  40b690:	bl	4014a0 <printf@plt>
  40b694:	ldp	x8, x9, [x19, #16]
  40b698:	ldr	w1, [x19, #12]
  40b69c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40b6a0:	add	x0, x0, #0x350
  40b6a4:	ldr	w2, [x8, #12]
  40b6a8:	ldr	w3, [x9, #12]
  40b6ac:	bl	4014a0 <printf@plt>
  40b6b0:	mov	w0, w21
  40b6b4:	ldp	x20, x19, [sp, #32]
  40b6b8:	ldr	x21, [sp, #16]
  40b6bc:	ldp	x29, x30, [sp], #48
  40b6c0:	ret
  40b6c4:	stp	x29, x30, [sp, #-32]!
  40b6c8:	str	x19, [sp, #16]
  40b6cc:	mov	x29, sp
  40b6d0:	mov	x19, x0
  40b6d4:	ldr	x0, [x0, #16]
  40b6d8:	ldr	x8, [x0]
  40b6dc:	ldr	x8, [x8, #32]
  40b6e0:	blr	x8
  40b6e4:	ldp	x9, x8, [x19, #16]
  40b6e8:	ldr	w1, [x19, #12]
  40b6ec:	ldr	x19, [sp, #16]
  40b6f0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40b6f4:	ldr	w2, [x8, #12]
  40b6f8:	ldr	w3, [x9, #12]
  40b6fc:	add	x0, x0, #0x36d
  40b700:	ldp	x29, x30, [sp], #32
  40b704:	b	4014a0 <printf@plt>
  40b708:	stp	x29, x30, [sp, #-32]!
  40b70c:	str	x19, [sp, #16]
  40b710:	mov	x29, sp
  40b714:	mov	x19, x0
  40b718:	ldr	x0, [x0, #16]
  40b71c:	ldr	x8, [x0]
  40b720:	ldr	x8, [x8, #48]
  40b724:	blr	x8
  40b728:	ldr	x0, [x19, #24]
  40b72c:	ldr	x19, [sp, #16]
  40b730:	ldr	x8, [x0]
  40b734:	ldr	x1, [x8, #48]
  40b738:	ldp	x29, x30, [sp], #32
  40b73c:	br	x1
  40b740:	stp	x29, x30, [sp, #-48]!
  40b744:	str	x21, [sp, #16]
  40b748:	stp	x20, x19, [sp, #32]
  40b74c:	mov	x29, sp
  40b750:	mov	x20, x0
  40b754:	ldr	x0, [x0, #16]
  40b758:	mov	w19, w2
  40b75c:	mov	w21, w1
  40b760:	ldr	x8, [x0]
  40b764:	ldr	x8, [x8, #96]
  40b768:	blr	x8
  40b76c:	ldr	x0, [x20, #24]
  40b770:	mov	w1, w21
  40b774:	mov	w2, w19
  40b778:	ldp	x20, x19, [sp, #32]
  40b77c:	ldr	x8, [x0]
  40b780:	ldr	x21, [sp, #16]
  40b784:	ldr	x3, [x8, #96]
  40b788:	ldp	x29, x30, [sp], #48
  40b78c:	br	x3
  40b790:	stp	x29, x30, [sp, #-16]!
  40b794:	mov	x29, sp
  40b798:	ldr	x0, [x0, #16]
  40b79c:	ldr	x8, [x0]
  40b7a0:	ldr	x8, [x8]
  40b7a4:	blr	x8
  40b7a8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b7ac:	ldr	x1, [x8, #3416]
  40b7b0:	mov	w0, #0x27                  	// #39
  40b7b4:	ldp	x29, x30, [sp], #16
  40b7b8:	b	401240 <putc@plt>
  40b7bc:	stp	x29, x30, [sp, #-32]!
  40b7c0:	str	x19, [sp, #16]
  40b7c4:	mov	x29, sp
  40b7c8:	mov	x19, x0
  40b7cc:	bl	407bd8 <printf@plt+0x6738>
  40b7d0:	mov	x0, x19
  40b7d4:	ldr	x19, [sp, #16]
  40b7d8:	ldp	x29, x30, [sp], #32
  40b7dc:	b	412cf8 <_ZdlPv@@Base>
  40b7e0:	stp	x29, x30, [sp, #-48]!
  40b7e4:	stp	x22, x21, [sp, #16]
  40b7e8:	stp	x20, x19, [sp, #32]
  40b7ec:	mov	x29, sp
  40b7f0:	ldr	x8, [x0]
  40b7f4:	mov	x19, x2
  40b7f8:	mov	x21, x0
  40b7fc:	mov	x20, x1
  40b800:	ldr	x8, [x8, #56]
  40b804:	blr	x8
  40b808:	cbz	x0, 40b840 <printf@plt+0xa3a0>
  40b80c:	ldr	x8, [x0, #32]
  40b810:	ldrsw	x9, [x0, #40]
  40b814:	mov	x22, x0
  40b818:	mov	x1, x20
  40b81c:	mov	x2, x19
  40b820:	add	x8, x8, x9, lsl #3
  40b824:	ldur	x0, [x8, #-8]
  40b828:	bl	40b7e0 <printf@plt+0xa340>
  40b82c:	ldr	x8, [x22, #32]
  40b830:	ldrsw	x9, [x22, #40]
  40b834:	add	x8, x8, x9, lsl #3
  40b838:	stur	x0, [x8, #-8]
  40b83c:	b	40b864 <printf@plt+0xa3c4>
  40b840:	mov	w0, #0x28                  	// #40
  40b844:	bl	412c54 <_Znwm@@Base>
  40b848:	mov	x22, x0
  40b84c:	mov	x1, x21
  40b850:	bl	407694 <printf@plt+0x61f4>
  40b854:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40b858:	add	x8, x8, #0x3b8
  40b85c:	str	x8, [x22]
  40b860:	stp	x20, x19, [x22, #24]
  40b864:	mov	x0, x22
  40b868:	ldp	x20, x19, [sp, #32]
  40b86c:	ldp	x22, x21, [sp, #16]
  40b870:	ldp	x29, x30, [sp], #48
  40b874:	ret
  40b878:	mov	x19, x0
  40b87c:	mov	x0, x22
  40b880:	bl	412cf8 <_ZdlPv@@Base>
  40b884:	mov	x0, x19
  40b888:	bl	401440 <_Unwind_Resume@plt>
  40b88c:	stp	x29, x30, [sp, #-48]!
  40b890:	str	x21, [sp, #16]
  40b894:	stp	x20, x19, [sp, #32]
  40b898:	mov	x29, sp
  40b89c:	mov	x19, x3
  40b8a0:	mov	x20, x2
  40b8a4:	mov	x21, x0
  40b8a8:	bl	407694 <printf@plt+0x61f4>
  40b8ac:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40b8b0:	add	x8, x8, #0x3b8
  40b8b4:	str	x8, [x21]
  40b8b8:	stp	x20, x19, [x21, #24]
  40b8bc:	ldp	x20, x19, [sp, #32]
  40b8c0:	ldr	x21, [sp, #16]
  40b8c4:	ldp	x29, x30, [sp], #48
  40b8c8:	ret
  40b8cc:	stp	x29, x30, [sp, #-32]!
  40b8d0:	str	x19, [sp, #16]
  40b8d4:	mov	x19, x0
  40b8d8:	ldr	x0, [x0, #24]
  40b8dc:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40b8e0:	add	x8, x8, #0x3b8
  40b8e4:	mov	x29, sp
  40b8e8:	str	x8, [x19]
  40b8ec:	cbz	x0, 40b8fc <printf@plt+0xa45c>
  40b8f0:	ldr	x8, [x0]
  40b8f4:	ldr	x8, [x8, #16]
  40b8f8:	blr	x8
  40b8fc:	ldr	x0, [x19, #32]
  40b900:	cbz	x0, 40b910 <printf@plt+0xa470>
  40b904:	ldr	x8, [x0]
  40b908:	ldr	x8, [x8, #16]
  40b90c:	blr	x8
  40b910:	mov	x0, x19
  40b914:	ldr	x19, [sp, #16]
  40b918:	ldp	x29, x30, [sp], #32
  40b91c:	b	4076c4 <printf@plt+0x6224>
  40b920:	stp	x29, x30, [sp, #-32]!
  40b924:	str	x19, [sp, #16]
  40b928:	mov	x19, x0
  40b92c:	ldr	x0, [x0, #24]
  40b930:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40b934:	add	x8, x8, #0x3b8
  40b938:	mov	x29, sp
  40b93c:	str	x8, [x19]
  40b940:	cbz	x0, 40b950 <printf@plt+0xa4b0>
  40b944:	ldr	x8, [x0]
  40b948:	ldr	x8, [x8, #16]
  40b94c:	blr	x8
  40b950:	ldr	x0, [x19, #32]
  40b954:	cbz	x0, 40b964 <printf@plt+0xa4c4>
  40b958:	ldr	x8, [x0]
  40b95c:	ldr	x8, [x8, #16]
  40b960:	blr	x8
  40b964:	mov	x0, x19
  40b968:	bl	4076c4 <printf@plt+0x6224>
  40b96c:	mov	x0, x19
  40b970:	ldr	x19, [sp, #16]
  40b974:	ldp	x29, x30, [sp], #32
  40b978:	b	412cf8 <_ZdlPv@@Base>
  40b97c:	ldr	x0, [x0, #16]
  40b980:	ldr	x8, [x0]
  40b984:	ldr	x1, [x8, #80]
  40b988:	br	x1
  40b98c:	stp	x29, x30, [sp, #-48]!
  40b990:	stp	x22, x21, [sp, #16]
  40b994:	stp	x20, x19, [sp, #32]
  40b998:	mov	x29, sp
  40b99c:	mov	x20, x0
  40b9a0:	ldr	x0, [x0, #16]
  40b9a4:	mov	w21, w1
  40b9a8:	ldr	x8, [x0]
  40b9ac:	ldr	x8, [x8, #24]
  40b9b0:	blr	x8
  40b9b4:	ldr	x8, [x20, #16]
  40b9b8:	mov	w19, w0
  40b9bc:	ldr	x9, [x8]
  40b9c0:	mov	x0, x8
  40b9c4:	ldr	x9, [x9, #32]
  40b9c8:	blr	x9
  40b9cc:	ldr	w1, [x20, #12]
  40b9d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40b9d4:	add	x0, x0, #0xed0
  40b9d8:	bl	4014a0 <printf@plt>
  40b9dc:	cmp	w21, #0x1
  40b9e0:	b.gt	40b9f0 <printf@plt+0xa550>
  40b9e4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b9e8:	ldr	w8, [x8, #3452]
  40b9ec:	cbnz	w8, 40b9f4 <printf@plt+0xa554>
  40b9f0:	bl	40701c <printf@plt+0x5b7c>
  40b9f4:	ldr	w1, [x20, #12]
  40b9f8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40b9fc:	add	x0, x0, #0xee2
  40ba00:	bl	4014a0 <printf@plt>
  40ba04:	ldr	x22, [x20, #24]
  40ba08:	cbz	x22, 40ba2c <printf@plt+0xa58c>
  40ba0c:	mov	w0, w21
  40ba10:	bl	406c9c <printf@plt+0x57fc>
  40ba14:	bl	406cac <printf@plt+0x580c>
  40ba18:	ldr	x8, [x22]
  40ba1c:	mov	w1, w0
  40ba20:	mov	x0, x22
  40ba24:	ldr	x8, [x8, #24]
  40ba28:	blr	x8
  40ba2c:	ldr	x22, [x20, #32]
  40ba30:	cbz	x22, 40ba50 <printf@plt+0xa5b0>
  40ba34:	mov	w0, w21
  40ba38:	bl	406c9c <printf@plt+0x57fc>
  40ba3c:	ldr	x8, [x22]
  40ba40:	mov	w1, w0
  40ba44:	mov	x0, x22
  40ba48:	ldr	x8, [x8, #24]
  40ba4c:	blr	x8
  40ba50:	ldr	x0, [x20, #16]
  40ba54:	ldr	x8, [x0]
  40ba58:	ldr	x8, [x8, #72]
  40ba5c:	blr	x8
  40ba60:	ldr	w1, [x20, #12]
  40ba64:	cbz	w0, 40ba88 <printf@plt+0xa5e8>
  40ba68:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40ba6c:	add	x0, x0, #0x458
  40ba70:	bl	4014a0 <printf@plt>
  40ba74:	ldr	w1, [x20, #12]
  40ba78:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40ba7c:	add	x0, x0, #0x464
  40ba80:	bl	4014a0 <printf@plt>
  40ba84:	b	40bac4 <printf@plt+0xa624>
  40ba88:	ldr	x8, [x20, #16]
  40ba8c:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40ba90:	ldr	w3, [x9, #480]
  40ba94:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40ba98:	ldr	w2, [x8, #12]
  40ba9c:	add	x0, x0, #0x470
  40baa0:	bl	4014a0 <printf@plt>
  40baa4:	ldr	x8, [x20, #16]
  40baa8:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40baac:	ldr	w1, [x20, #12]
  40bab0:	ldr	w3, [x9, #484]
  40bab4:	ldr	w2, [x8, #12]
  40bab8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40babc:	add	x0, x0, #0x48a
  40bac0:	bl	4014a0 <printf@plt>
  40bac4:	ldr	w1, [x20, #12]
  40bac8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40bacc:	add	x0, x0, #0xf0f
  40bad0:	bl	4014a0 <printf@plt>
  40bad4:	ldr	x8, [x20, #32]
  40bad8:	cbz	x8, 40bbdc <printf@plt+0xa73c>
  40badc:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40bae0:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  40bae4:	add	x9, x9, #0x1cc
  40bae8:	add	x10, x10, #0x1d0
  40baec:	tst	w21, #0x1
  40baf0:	adrp	x11, 42f000 <_Znam@GLIBCXX_3.4>
  40baf4:	add	x11, x11, #0x1c8
  40baf8:	ldr	w4, [x8, #12]
  40bafc:	csel	x8, x10, x9, eq  // eq = none
  40bb00:	cmp	w21, #0x3
  40bb04:	ldr	w1, [x20, #12]
  40bb08:	adrp	x22, 42f000 <_Znam@GLIBCXX_3.4>
  40bb0c:	csel	x8, x11, x8, eq  // eq = none
  40bb10:	ldr	w3, [x8]
  40bb14:	ldr	w5, [x22, #488]
  40bb18:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bb1c:	add	x0, x0, #0x4ea
  40bb20:	mov	w2, w1
  40bb24:	bl	4014a0 <printf@plt>
  40bb28:	ldr	x8, [x20, #24]
  40bb2c:	cbz	x8, 40bc20 <printf@plt+0xa780>
  40bb30:	ldr	w1, [x20, #12]
  40bb34:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40bb38:	ldr	w3, [x8, #476]
  40bb3c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bb40:	add	x0, x0, #0x516
  40bb44:	mov	w2, w1
  40bb48:	bl	4014a0 <printf@plt>
  40bb4c:	ldp	x9, x8, [x20, #24]
  40bb50:	ldr	w2, [x20, #12]
  40bb54:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  40bb58:	ldr	w5, [x10, #468]
  40bb5c:	ldr	w1, [x8, #12]
  40bb60:	ldr	w3, [x9, #12]
  40bb64:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bb68:	add	x0, x0, #0x52e
  40bb6c:	mov	w4, w2
  40bb70:	bl	4014a0 <printf@plt>
  40bb74:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bb78:	add	x0, x0, #0x565
  40bb7c:	bl	4014a0 <printf@plt>
  40bb80:	ldr	w1, [x20, #12]
  40bb84:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bb88:	add	x0, x0, #0x576
  40bb8c:	bl	4014a0 <printf@plt>
  40bb90:	ldr	x8, [x20, #32]
  40bb94:	ldr	w1, [x22, #488]
  40bb98:	ldr	w2, [x20, #12]
  40bb9c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bba0:	ldr	w3, [x8, #12]
  40bba4:	add	x0, x0, #0x58b
  40bba8:	bl	4014a0 <printf@plt>
  40bbac:	ldr	w1, [x20, #12]
  40bbb0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bbb4:	add	x0, x0, #0x5b5
  40bbb8:	bl	4014a0 <printf@plt>
  40bbbc:	ldr	w1, [x20, #12]
  40bbc0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bbc4:	add	x0, x0, #0x5ca
  40bbc8:	bl	4014a0 <printf@plt>
  40bbcc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bbd0:	add	x0, x0, #0x721
  40bbd4:	bl	401210 <puts@plt>
  40bbd8:	b	40bc20 <printf@plt+0xa780>
  40bbdc:	ldr	x8, [x20, #24]
  40bbe0:	cbnz	x8, 40bbf8 <printf@plt+0xa758>
  40bbe4:	adrp	x1, 418000 <_ZdlPvm@@Base+0x52fc>
  40bbe8:	add	x1, x1, #0x4a1
  40bbec:	mov	w0, #0x60                  	// #96
  40bbf0:	bl	4110a4 <printf@plt+0xfc04>
  40bbf4:	ldr	x8, [x20, #24]
  40bbf8:	ldr	w1, [x20, #12]
  40bbfc:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40bc00:	ldr	w4, [x8, #12]
  40bc04:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40bc08:	ldr	w3, [x9, #472]
  40bc0c:	ldr	w5, [x8, #488]
  40bc10:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bc14:	add	x0, x0, #0x4bc
  40bc18:	mov	w2, w1
  40bc1c:	bl	4014a0 <printf@plt>
  40bc20:	ldr	x8, [x20, #16]
  40bc24:	ldr	w1, [x20, #12]
  40bc28:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40bc2c:	add	x0, x0, #0xf5f
  40bc30:	ldr	w2, [x8, #12]
  40bc34:	bl	4014a0 <printf@plt>
  40bc38:	ldp	x9, x8, [x20, #24]
  40bc3c:	cbz	x9, 40bc6c <printf@plt+0xa7cc>
  40bc40:	ldr	x10, [x20, #16]
  40bc44:	ldr	w1, [x9, #12]
  40bc48:	ldr	w2, [x10, #12]
  40bc4c:	cbz	x8, 40bc8c <printf@plt+0xa7ec>
  40bc50:	ldr	w3, [x8, #12]
  40bc54:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40bc58:	ldr	w4, [x8, #420]
  40bc5c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bc60:	add	x0, x0, #0x5df
  40bc64:	bl	4014a0 <printf@plt>
  40bc68:	b	40bcac <printf@plt+0xa80c>
  40bc6c:	cbz	x8, 40bca4 <printf@plt+0xa804>
  40bc70:	ldr	w1, [x8, #12]
  40bc74:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40bc78:	ldr	w2, [x8, #420]
  40bc7c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bc80:	add	x0, x0, #0x625
  40bc84:	bl	4014a0 <printf@plt>
  40bc88:	b	40bcac <printf@plt+0xa80c>
  40bc8c:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40bc90:	ldr	w3, [x8, #420]
  40bc94:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bc98:	add	x0, x0, #0x608
  40bc9c:	bl	4014a0 <printf@plt>
  40bca0:	b	40bcac <printf@plt+0xa80c>
  40bca4:	mov	w0, #0xa                   	// #10
  40bca8:	bl	4012f0 <putchar@plt>
  40bcac:	ldr	x8, [x20, #16]
  40bcb0:	ldr	w1, [x20, #12]
  40bcb4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bcb8:	add	x0, x0, #0x639
  40bcbc:	ldr	w2, [x8, #12]
  40bcc0:	bl	4014a0 <printf@plt>
  40bcc4:	ldr	x8, [x20, #32]
  40bcc8:	cbz	x8, 40bce0 <printf@plt+0xa840>
  40bccc:	ldr	w1, [x20, #12]
  40bcd0:	ldr	w2, [x8, #12]
  40bcd4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bcd8:	add	x0, x0, #0x64b
  40bcdc:	bl	4014a0 <printf@plt>
  40bce0:	ldr	x8, [x20, #24]
  40bce4:	cbz	x8, 40bcfc <printf@plt+0xa85c>
  40bce8:	ldr	w1, [x20, #12]
  40bcec:	ldr	w2, [x8, #12]
  40bcf0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bcf4:	add	x0, x0, #0x661
  40bcf8:	bl	4014a0 <printf@plt>
  40bcfc:	mov	w0, #0xa                   	// #10
  40bd00:	bl	4012f0 <putchar@plt>
  40bd04:	ldr	x8, [x20, #16]
  40bd08:	ldr	w1, [x20, #12]
  40bd0c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bd10:	add	x0, x0, #0x678
  40bd14:	ldr	w2, [x8, #12]
  40bd18:	bl	4014a0 <printf@plt>
  40bd1c:	ldr	x8, [x20, #24]
  40bd20:	cbz	x8, 40bd38 <printf@plt+0xa898>
  40bd24:	ldr	w1, [x20, #12]
  40bd28:	ldr	w2, [x8, #12]
  40bd2c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bd30:	add	x0, x0, #0x68a
  40bd34:	bl	4014a0 <printf@plt>
  40bd38:	ldr	x8, [x20, #32]
  40bd3c:	cbz	x8, 40bd54 <printf@plt+0xa8b4>
  40bd40:	ldr	w1, [x20, #12]
  40bd44:	ldr	w2, [x8, #12]
  40bd48:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bd4c:	add	x0, x0, #0x6a0
  40bd50:	bl	4014a0 <printf@plt>
  40bd54:	mov	w0, #0xa                   	// #10
  40bd58:	bl	4012f0 <putchar@plt>
  40bd5c:	mov	w0, w19
  40bd60:	ldp	x20, x19, [sp, #32]
  40bd64:	ldp	x22, x21, [sp, #16]
  40bd68:	ldp	x29, x30, [sp], #48
  40bd6c:	ret
  40bd70:	stp	x29, x30, [sp, #-32]!
  40bd74:	str	x19, [sp, #16]
  40bd78:	mov	x29, sp
  40bd7c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bd80:	ldr	w8, [x8, #3472]
  40bd84:	mov	x19, x0
  40bd88:	cmp	w8, #0x1
  40bd8c:	b.eq	40be98 <printf@plt+0xa9f8>  // b.none
  40bd90:	cbnz	w8, 40bf38 <printf@plt+0xaa98>
  40bd94:	ldr	x0, [x19, #16]
  40bd98:	ldr	x8, [x0]
  40bd9c:	ldr	x8, [x8, #48]
  40bda0:	blr	x8
  40bda4:	ldr	x8, [x19, #32]
  40bda8:	cbz	x8, 40be04 <printf@plt+0xa964>
  40bdac:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40bdb0:	add	x0, x0, #0x3d
  40bdb4:	bl	4014a0 <printf@plt>
  40bdb8:	ldr	w1, [x19, #12]
  40bdbc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40bdc0:	add	x0, x0, #0x44
  40bdc4:	bl	4014a0 <printf@plt>
  40bdc8:	ldr	w1, [x19, #12]
  40bdcc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40bdd0:	add	x0, x0, #0x2f
  40bdd4:	bl	4014a0 <printf@plt>
  40bdd8:	ldr	x0, [x19, #32]
  40bddc:	ldr	x8, [x0]
  40bde0:	ldr	x8, [x8, #48]
  40bde4:	blr	x8
  40bde8:	ldr	w1, [x19, #12]
  40bdec:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40bdf0:	add	x0, x0, #0xb3
  40bdf4:	bl	4014a0 <printf@plt>
  40bdf8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40bdfc:	add	x0, x0, #0xee2
  40be00:	bl	4014a0 <printf@plt>
  40be04:	ldr	x8, [x19, #24]
  40be08:	cbz	x8, 40be78 <printf@plt+0xa9d8>
  40be0c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40be10:	add	x0, x0, #0x3d
  40be14:	bl	4014a0 <printf@plt>
  40be18:	ldr	w1, [x19, #12]
  40be1c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40be20:	add	x0, x0, #0x7c
  40be24:	bl	4014a0 <printf@plt>
  40be28:	ldr	w1, [x19, #12]
  40be2c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40be30:	add	x0, x0, #0x2f
  40be34:	bl	4014a0 <printf@plt>
  40be38:	ldr	x8, [x19, #16]
  40be3c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40be40:	add	x0, x0, #0x6b7
  40be44:	ldr	w1, [x8, #12]
  40be48:	bl	4014a0 <printf@plt>
  40be4c:	ldr	x0, [x19, #24]
  40be50:	ldr	x8, [x0]
  40be54:	ldr	x8, [x8, #48]
  40be58:	blr	x8
  40be5c:	ldr	w1, [x19, #12]
  40be60:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40be64:	add	x0, x0, #0xb3
  40be68:	bl	4014a0 <printf@plt>
  40be6c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40be70:	add	x0, x0, #0xee2
  40be74:	bl	4014a0 <printf@plt>
  40be78:	ldr	x8, [x19, #16]
  40be7c:	ldr	w1, [x19, #12]
  40be80:	ldr	x19, [sp, #16]
  40be84:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40be88:	ldr	w2, [x8, #12]
  40be8c:	add	x0, x0, #0x6c6
  40be90:	ldp	x29, x30, [sp], #32
  40be94:	b	4014a0 <printf@plt>
  40be98:	ldp	x8, x9, [x19, #24]
  40be9c:	cbz	x9, 40bef4 <printf@plt+0xaa54>
  40bea0:	cbz	x8, 40bf44 <printf@plt+0xaaa4>
  40bea4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bea8:	add	x0, x0, #0x6de
  40beac:	bl	4014a0 <printf@plt>
  40beb0:	ldr	x0, [x19, #16]
  40beb4:	ldr	x8, [x0]
  40beb8:	ldr	x8, [x8, #48]
  40bebc:	blr	x8
  40bec0:	ldr	x0, [x19, #24]
  40bec4:	ldr	x8, [x0]
  40bec8:	ldr	x8, [x8, #48]
  40becc:	blr	x8
  40bed0:	ldr	x0, [x19, #32]
  40bed4:	ldr	x8, [x0]
  40bed8:	ldr	x8, [x8, #48]
  40bedc:	blr	x8
  40bee0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bee4:	add	x0, x0, #0x6e8
  40bee8:	ldr	x19, [sp, #16]
  40beec:	ldp	x29, x30, [sp], #32
  40bef0:	b	4014a0 <printf@plt>
  40bef4:	cbz	x8, 40bf38 <printf@plt+0xaa98>
  40bef8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40befc:	add	x0, x0, #0x702
  40bf00:	bl	4014a0 <printf@plt>
  40bf04:	ldr	x0, [x19, #16]
  40bf08:	ldr	x8, [x0]
  40bf0c:	ldr	x8, [x8, #48]
  40bf10:	blr	x8
  40bf14:	ldr	x0, [x19, #24]
  40bf18:	ldr	x8, [x0]
  40bf1c:	ldr	x8, [x8, #48]
  40bf20:	blr	x8
  40bf24:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bf28:	add	x0, x0, #0x709
  40bf2c:	ldr	x19, [sp, #16]
  40bf30:	ldp	x29, x30, [sp], #32
  40bf34:	b	4014a0 <printf@plt>
  40bf38:	ldr	x19, [sp, #16]
  40bf3c:	ldp	x29, x30, [sp], #32
  40bf40:	ret
  40bf44:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bf48:	add	x0, x0, #0x6f3
  40bf4c:	bl	4014a0 <printf@plt>
  40bf50:	ldr	x0, [x19, #16]
  40bf54:	ldr	x8, [x0]
  40bf58:	ldr	x8, [x8, #48]
  40bf5c:	blr	x8
  40bf60:	ldr	x0, [x19, #32]
  40bf64:	ldr	x8, [x0]
  40bf68:	ldr	x8, [x8, #48]
  40bf6c:	blr	x8
  40bf70:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40bf74:	add	x0, x0, #0x6fa
  40bf78:	ldr	x19, [sp, #16]
  40bf7c:	ldp	x29, x30, [sp], #32
  40bf80:	b	4014a0 <printf@plt>
  40bf84:	ldr	x0, [x0, #16]
  40bf88:	and	w1, w1, #0xfffffffd
  40bf8c:	ldr	x8, [x0]
  40bf90:	ldr	x2, [x8, #104]
  40bf94:	br	x2
  40bf98:	stp	x29, x30, [sp, #-32]!
  40bf9c:	stp	x20, x19, [sp, #16]
  40bfa0:	mov	x29, sp
  40bfa4:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bfa8:	ldr	x3, [x20, #3416]
  40bfac:	mov	x19, x0
  40bfb0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40bfb4:	add	x0, x0, #0x9fa
  40bfb8:	mov	w1, #0x2                   	// #2
  40bfbc:	mov	w2, #0x1                   	// #1
  40bfc0:	bl	401430 <fwrite@plt>
  40bfc4:	ldr	x0, [x19, #16]
  40bfc8:	ldr	x8, [x0]
  40bfcc:	ldr	x8, [x8]
  40bfd0:	blr	x8
  40bfd4:	ldr	x3, [x20, #3416]
  40bfd8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40bfdc:	add	x0, x0, #0x244
  40bfe0:	mov	w1, #0x2                   	// #2
  40bfe4:	mov	w2, #0x1                   	// #1
  40bfe8:	bl	401430 <fwrite@plt>
  40bfec:	ldr	x8, [x19, #24]
  40bff0:	cbnz	x8, 40c008 <printf@plt+0xab68>
  40bff4:	ldr	x8, [x19, #32]
  40bff8:	cbnz	x8, 40c050 <printf@plt+0xabb0>
  40bffc:	ldp	x20, x19, [sp, #16]
  40c000:	ldp	x29, x30, [sp], #32
  40c004:	ret
  40c008:	ldr	x3, [x20, #3416]
  40c00c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40c010:	add	x0, x0, #0x711
  40c014:	mov	w1, #0x7                   	// #7
  40c018:	mov	w2, #0x1                   	// #1
  40c01c:	bl	401430 <fwrite@plt>
  40c020:	ldr	x0, [x19, #24]
  40c024:	ldr	x8, [x0]
  40c028:	ldr	x8, [x8]
  40c02c:	blr	x8
  40c030:	ldr	x3, [x20, #3416]
  40c034:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40c038:	add	x0, x0, #0x244
  40c03c:	mov	w1, #0x2                   	// #2
  40c040:	mov	w2, #0x1                   	// #1
  40c044:	bl	401430 <fwrite@plt>
  40c048:	ldr	x8, [x19, #32]
  40c04c:	cbz	x8, 40bffc <printf@plt+0xab5c>
  40c050:	ldr	x3, [x20, #3416]
  40c054:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40c058:	add	x0, x0, #0x719
  40c05c:	mov	w1, #0x7                   	// #7
  40c060:	mov	w2, #0x1                   	// #1
  40c064:	bl	401430 <fwrite@plt>
  40c068:	ldr	x0, [x19, #32]
  40c06c:	ldr	x8, [x0]
  40c070:	ldr	x8, [x8]
  40c074:	blr	x8
  40c078:	ldr	x3, [x20, #3416]
  40c07c:	ldp	x20, x19, [sp, #16]
  40c080:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40c084:	add	x0, x0, #0x244
  40c088:	mov	w1, #0x2                   	// #2
  40c08c:	mov	w2, #0x1                   	// #1
  40c090:	ldp	x29, x30, [sp], #32
  40c094:	b	401430 <fwrite@plt>
  40c098:	stp	x29, x30, [sp, #-32]!
  40c09c:	stp	x20, x19, [sp, #16]
  40c0a0:	mov	x29, sp
  40c0a4:	mov	x20, x0
  40c0a8:	ldr	x0, [x0, #32]
  40c0ac:	mov	w19, w1
  40c0b0:	cbz	x0, 40c0c4 <printf@plt+0xac24>
  40c0b4:	ldr	x8, [x0]
  40c0b8:	add	w1, w19, #0x1
  40c0bc:	ldr	x8, [x8, #112]
  40c0c0:	blr	x8
  40c0c4:	ldr	x0, [x20, #24]
  40c0c8:	cbz	x0, 40c0dc <printf@plt+0xac3c>
  40c0cc:	ldr	x8, [x0]
  40c0d0:	add	w1, w19, #0x1
  40c0d4:	ldr	x8, [x8, #112]
  40c0d8:	blr	x8
  40c0dc:	ldr	x0, [x20, #16]
  40c0e0:	mov	w1, w19
  40c0e4:	ldp	x20, x19, [sp, #16]
  40c0e8:	ldr	x8, [x0]
  40c0ec:	ldr	x2, [x8, #112]
  40c0f0:	ldp	x29, x30, [sp], #32
  40c0f4:	br	x2
  40c0f8:	stp	x29, x30, [sp, #-32]!
  40c0fc:	stp	x20, x19, [sp, #16]
  40c100:	mov	x29, sp
  40c104:	ldr	x8, [x0]
  40c108:	mov	x19, x0
  40c10c:	ldr	x8, [x8, #56]
  40c110:	blr	x8
  40c114:	cbz	x0, 40c140 <printf@plt+0xaca0>
  40c118:	ldr	x8, [x0, #32]
  40c11c:	mov	x20, x0
  40c120:	ldr	x0, [x8]
  40c124:	bl	40c0f8 <printf@plt+0xac58>
  40c128:	ldr	x8, [x20, #32]
  40c12c:	str	x0, [x8]
  40c130:	mov	x0, x20
  40c134:	ldp	x20, x19, [sp, #16]
  40c138:	ldp	x29, x30, [sp], #32
  40c13c:	ret
  40c140:	mov	w0, #0x18                  	// #24
  40c144:	bl	412c54 <_Znwm@@Base>
  40c148:	mov	x20, x0
  40c14c:	mov	x1, x19
  40c150:	bl	407694 <printf@plt+0x61f4>
  40c154:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40c158:	add	x8, x8, #0x738
  40c15c:	str	x8, [x20]
  40c160:	mov	x0, x20
  40c164:	ldp	x20, x19, [sp, #16]
  40c168:	ldp	x29, x30, [sp], #32
  40c16c:	ret
  40c170:	mov	x19, x0
  40c174:	mov	x0, x20
  40c178:	bl	412cf8 <_ZdlPv@@Base>
  40c17c:	mov	x0, x19
  40c180:	bl	401440 <_Unwind_Resume@plt>
  40c184:	stp	x29, x30, [sp, #-32]!
  40c188:	str	x19, [sp, #16]
  40c18c:	mov	x29, sp
  40c190:	mov	x19, x0
  40c194:	bl	407694 <printf@plt+0x61f4>
  40c198:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40c19c:	add	x8, x8, #0x738
  40c1a0:	str	x8, [x19]
  40c1a4:	ldr	x19, [sp, #16]
  40c1a8:	ldp	x29, x30, [sp], #32
  40c1ac:	ret
  40c1b0:	ldr	x0, [x0, #16]
  40c1b4:	ldr	x8, [x0]
  40c1b8:	ldr	x1, [x8, #48]
  40c1bc:	br	x1
  40c1c0:	stp	x29, x30, [sp, #-32]!
  40c1c4:	str	x19, [sp, #16]
  40c1c8:	mov	x29, sp
  40c1cc:	mov	x19, x0
  40c1d0:	ldr	x0, [x0, #16]
  40c1d4:	ldr	x8, [x0]
  40c1d8:	ldr	x8, [x8, #24]
  40c1dc:	blr	x8
  40c1e0:	cbz	w0, 40c200 <printf@plt+0xad60>
  40c1e4:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40c1e8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40c1ec:	add	x1, x1, #0x198
  40c1f0:	add	x0, x0, #0xef4
  40c1f4:	mov	x2, x1
  40c1f8:	mov	x3, x1
  40c1fc:	bl	411750 <printf@plt+0x102b0>
  40c200:	ldr	x8, [x19, #16]
  40c204:	ldr	w1, [x19, #12]
  40c208:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40c20c:	add	x0, x0, #0x677
  40c210:	ldr	w2, [x8, #12]
  40c214:	bl	4014a0 <printf@plt>
  40c218:	ldr	x8, [x19, #16]
  40c21c:	ldr	w1, [x19, #12]
  40c220:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40c224:	add	x0, x0, #0x68b
  40c228:	ldr	w2, [x8, #12]
  40c22c:	bl	4014a0 <printf@plt>
  40c230:	ldr	x8, [x19, #16]
  40c234:	ldr	w1, [x19, #12]
  40c238:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40c23c:	add	x0, x0, #0x69e
  40c240:	ldr	w2, [x8, #12]
  40c244:	bl	4014a0 <printf@plt>
  40c248:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40c24c:	add	x0, x0, #0x89a
  40c250:	bl	401210 <puts@plt>
  40c254:	ldr	x19, [sp, #16]
  40c258:	mov	w0, #0x1                   	// #1
  40c25c:	ldp	x29, x30, [sp], #32
  40c260:	ret
  40c264:	stp	x29, x30, [sp, #-32]!
  40c268:	stp	x20, x19, [sp, #16]
  40c26c:	mov	x29, sp
  40c270:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c274:	ldr	x3, [x20, #3416]
  40c278:	mov	x19, x0
  40c27c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40c280:	add	x0, x0, #0x888
  40c284:	mov	w1, #0x7                   	// #7
  40c288:	mov	w2, #0x1                   	// #1
  40c28c:	bl	401430 <fwrite@plt>
  40c290:	ldr	x0, [x19, #16]
  40c294:	ldr	x8, [x0]
  40c298:	ldr	x8, [x8]
  40c29c:	blr	x8
  40c2a0:	ldr	x3, [x20, #3416]
  40c2a4:	ldp	x20, x19, [sp, #16]
  40c2a8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40c2ac:	add	x0, x0, #0x244
  40c2b0:	mov	w1, #0x2                   	// #2
  40c2b4:	mov	w2, #0x1                   	// #1
  40c2b8:	ldp	x29, x30, [sp], #32
  40c2bc:	b	401430 <fwrite@plt>
  40c2c0:	stp	x29, x30, [sp, #-32]!
  40c2c4:	stp	x20, x19, [sp, #16]
  40c2c8:	mov	x29, sp
  40c2cc:	ldr	x8, [x0]
  40c2d0:	mov	x19, x0
  40c2d4:	ldr	x8, [x8, #56]
  40c2d8:	blr	x8
  40c2dc:	cbz	x0, 40c308 <printf@plt+0xae68>
  40c2e0:	ldr	x8, [x0, #32]
  40c2e4:	mov	x20, x0
  40c2e8:	ldr	x0, [x8]
  40c2ec:	bl	40c2c0 <printf@plt+0xae20>
  40c2f0:	ldr	x8, [x20, #32]
  40c2f4:	str	x0, [x8]
  40c2f8:	mov	x0, x20
  40c2fc:	ldp	x20, x19, [sp, #16]
  40c300:	ldp	x29, x30, [sp], #32
  40c304:	ret
  40c308:	mov	w0, #0x18                  	// #24
  40c30c:	bl	412c54 <_Znwm@@Base>
  40c310:	mov	x20, x0
  40c314:	mov	x1, x19
  40c318:	bl	407694 <printf@plt+0x61f4>
  40c31c:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40c320:	add	x8, x8, #0x7c0
  40c324:	str	x8, [x20]
  40c328:	mov	x0, x20
  40c32c:	ldp	x20, x19, [sp, #16]
  40c330:	ldp	x29, x30, [sp], #32
  40c334:	ret
  40c338:	mov	x19, x0
  40c33c:	mov	x0, x20
  40c340:	bl	412cf8 <_ZdlPv@@Base>
  40c344:	mov	x0, x19
  40c348:	bl	401440 <_Unwind_Resume@plt>
  40c34c:	stp	x29, x30, [sp, #-32]!
  40c350:	str	x19, [sp, #16]
  40c354:	mov	x29, sp
  40c358:	mov	x19, x0
  40c35c:	bl	407694 <printf@plt+0x61f4>
  40c360:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40c364:	add	x8, x8, #0x7c0
  40c368:	str	x8, [x19]
  40c36c:	ldr	x19, [sp, #16]
  40c370:	ldp	x29, x30, [sp], #32
  40c374:	ret
  40c378:	ldr	x0, [x0, #16]
  40c37c:	ldr	x8, [x0]
  40c380:	ldr	x1, [x8, #48]
  40c384:	br	x1
  40c388:	stp	x29, x30, [sp, #-32]!
  40c38c:	str	x19, [sp, #16]
  40c390:	mov	x29, sp
  40c394:	mov	x19, x0
  40c398:	ldr	x0, [x0, #16]
  40c39c:	ldr	x8, [x0]
  40c3a0:	ldr	x8, [x8, #24]
  40c3a4:	blr	x8
  40c3a8:	cbz	w0, 40c3c8 <printf@plt+0xaf28>
  40c3ac:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40c3b0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40c3b4:	add	x1, x1, #0x198
  40c3b8:	add	x0, x0, #0xef4
  40c3bc:	mov	x2, x1
  40c3c0:	mov	x3, x1
  40c3c4:	bl	411750 <printf@plt+0x102b0>
  40c3c8:	ldr	x8, [x19, #16]
  40c3cc:	ldr	w1, [x19, #12]
  40c3d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40c3d4:	add	x0, x0, #0x677
  40c3d8:	ldr	w2, [x8, #12]
  40c3dc:	bl	4014a0 <printf@plt>
  40c3e0:	ldr	x8, [x19, #16]
  40c3e4:	ldr	w1, [x19, #12]
  40c3e8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40c3ec:	add	x0, x0, #0x68b
  40c3f0:	ldr	w2, [x8, #12]
  40c3f4:	bl	4014a0 <printf@plt>
  40c3f8:	ldr	x8, [x19, #16]
  40c3fc:	ldr	w1, [x19, #12]
  40c400:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40c404:	add	x0, x0, #0x69e
  40c408:	ldr	w2, [x8, #12]
  40c40c:	bl	4014a0 <printf@plt>
  40c410:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40c414:	add	x0, x0, #0x89a
  40c418:	bl	401210 <puts@plt>
  40c41c:	ldr	x19, [sp, #16]
  40c420:	mov	w0, #0x2                   	// #2
  40c424:	ldp	x29, x30, [sp], #32
  40c428:	ret
  40c42c:	stp	x29, x30, [sp, #-32]!
  40c430:	stp	x20, x19, [sp, #16]
  40c434:	mov	x29, sp
  40c438:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c43c:	ldr	x3, [x20, #3416]
  40c440:	mov	x19, x0
  40c444:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40c448:	add	x0, x0, #0x890
  40c44c:	mov	w1, #0x9                   	// #9
  40c450:	mov	w2, #0x1                   	// #1
  40c454:	bl	401430 <fwrite@plt>
  40c458:	ldr	x0, [x19, #16]
  40c45c:	ldr	x8, [x0]
  40c460:	ldr	x8, [x8]
  40c464:	blr	x8
  40c468:	ldr	x3, [x20, #3416]
  40c46c:	ldp	x20, x19, [sp, #16]
  40c470:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40c474:	add	x0, x0, #0x244
  40c478:	mov	w1, #0x2                   	// #2
  40c47c:	mov	w2, #0x1                   	// #1
  40c480:	ldp	x29, x30, [sp], #32
  40c484:	b	401430 <fwrite@plt>
  40c488:	stp	x29, x30, [sp, #-32]!
  40c48c:	str	x19, [sp, #16]
  40c490:	mov	x29, sp
  40c494:	mov	x19, x0
  40c498:	bl	4076c4 <printf@plt+0x6224>
  40c49c:	mov	x0, x19
  40c4a0:	ldr	x19, [sp, #16]
  40c4a4:	ldp	x29, x30, [sp], #32
  40c4a8:	b	412cf8 <_ZdlPv@@Base>
  40c4ac:	stp	x29, x30, [sp, #-32]!
  40c4b0:	str	x19, [sp, #16]
  40c4b4:	mov	x29, sp
  40c4b8:	mov	x19, x0
  40c4bc:	bl	4076c4 <printf@plt+0x6224>
  40c4c0:	mov	x0, x19
  40c4c4:	ldr	x19, [sp, #16]
  40c4c8:	ldp	x29, x30, [sp], #32
  40c4cc:	b	412cf8 <_ZdlPv@@Base>
  40c4d0:	stp	x29, x30, [sp, #-48]!
  40c4d4:	str	x21, [sp, #16]
  40c4d8:	stp	x20, x19, [sp, #32]
  40c4dc:	mov	x29, sp
  40c4e0:	mov	x21, x0
  40c4e4:	mov	w0, #0x20                  	// #32
  40c4e8:	mov	x19, x1
  40c4ec:	bl	412c54 <_Znwm@@Base>
  40c4f0:	mov	x20, x0
  40c4f4:	mov	x1, x21
  40c4f8:	bl	407694 <printf@plt+0x61f4>
  40c4fc:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40c500:	add	x8, x8, #0x8e0
  40c504:	str	x8, [x20]
  40c508:	str	x19, [x20, #24]
  40c50c:	mov	x0, x20
  40c510:	ldp	x20, x19, [sp, #32]
  40c514:	ldr	x21, [sp, #16]
  40c518:	ldp	x29, x30, [sp], #48
  40c51c:	ret
  40c520:	mov	x19, x0
  40c524:	mov	x0, x20
  40c528:	bl	412cf8 <_ZdlPv@@Base>
  40c52c:	mov	x0, x19
  40c530:	bl	401440 <_Unwind_Resume@plt>
  40c534:	stp	x29, x30, [sp, #-32]!
  40c538:	stp	x20, x19, [sp, #16]
  40c53c:	mov	x29, sp
  40c540:	mov	x19, x2
  40c544:	mov	x20, x0
  40c548:	bl	407694 <printf@plt+0x61f4>
  40c54c:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40c550:	add	x8, x8, #0x8e0
  40c554:	str	x8, [x20]
  40c558:	str	x19, [x20, #24]
  40c55c:	ldp	x20, x19, [sp, #16]
  40c560:	ldp	x29, x30, [sp], #32
  40c564:	ret
  40c568:	stp	x29, x30, [sp, #-32]!
  40c56c:	str	x19, [sp, #16]
  40c570:	mov	x19, x0
  40c574:	ldr	x0, [x0, #24]
  40c578:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40c57c:	add	x8, x8, #0x8e0
  40c580:	mov	x29, sp
  40c584:	str	x8, [x19]
  40c588:	cbz	x0, 40c598 <printf@plt+0xb0f8>
  40c58c:	ldr	x8, [x0]
  40c590:	ldr	x8, [x8, #16]
  40c594:	blr	x8
  40c598:	mov	x0, x19
  40c59c:	ldr	x19, [sp, #16]
  40c5a0:	ldp	x29, x30, [sp], #32
  40c5a4:	b	4076c4 <printf@plt+0x6224>
  40c5a8:	stp	x29, x30, [sp, #-32]!
  40c5ac:	str	x19, [sp, #16]
  40c5b0:	mov	x19, x0
  40c5b4:	ldr	x0, [x0, #24]
  40c5b8:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40c5bc:	add	x8, x8, #0x8e0
  40c5c0:	mov	x29, sp
  40c5c4:	str	x8, [x19]
  40c5c8:	cbz	x0, 40c5d8 <printf@plt+0xb138>
  40c5cc:	ldr	x8, [x0]
  40c5d0:	ldr	x8, [x8, #16]
  40c5d4:	blr	x8
  40c5d8:	mov	x0, x19
  40c5dc:	bl	4076c4 <printf@plt+0x6224>
  40c5e0:	mov	x0, x19
  40c5e4:	ldr	x19, [sp, #16]
  40c5e8:	ldp	x29, x30, [sp], #32
  40c5ec:	b	412cf8 <_ZdlPv@@Base>
  40c5f0:	stp	x29, x30, [sp, #-48]!
  40c5f4:	str	x21, [sp, #16]
  40c5f8:	stp	x20, x19, [sp, #32]
  40c5fc:	mov	x29, sp
  40c600:	mov	x19, x0
  40c604:	ldr	x0, [x0, #16]
  40c608:	mov	w21, w1
  40c60c:	ldr	x8, [x0]
  40c610:	ldr	x8, [x8, #24]
  40c614:	blr	x8
  40c618:	ldr	x8, [x19, #16]
  40c61c:	mov	w20, w0
  40c620:	ldr	x9, [x8]
  40c624:	mov	x0, x8
  40c628:	ldr	x9, [x9, #40]
  40c62c:	blr	x9
  40c630:	ldr	x0, [x19, #24]
  40c634:	mov	w1, w21
  40c638:	ldr	x8, [x0]
  40c63c:	ldr	x8, [x8, #24]
  40c640:	blr	x8
  40c644:	ldp	x8, x9, [x19, #16]
  40c648:	ldr	w1, [x19, #12]
  40c64c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40c650:	add	x0, x0, #0x120
  40c654:	ldr	w2, [x8, #12]
  40c658:	ldr	w3, [x9, #12]
  40c65c:	mov	w4, w2
  40c660:	bl	4014a0 <printf@plt>
  40c664:	ldp	x8, x9, [x19, #16]
  40c668:	ldr	w1, [x19, #12]
  40c66c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40c670:	add	x0, x0, #0x14e
  40c674:	ldr	w2, [x8, #12]
  40c678:	ldr	w3, [x9, #12]
  40c67c:	mov	w5, w1
  40c680:	mov	w4, w2
  40c684:	bl	4014a0 <printf@plt>
  40c688:	ldr	x8, [x19, #16]
  40c68c:	ldr	w1, [x19, #12]
  40c690:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40c694:	add	x0, x0, #0x69e
  40c698:	ldr	w2, [x8, #12]
  40c69c:	bl	4014a0 <printf@plt>
  40c6a0:	ldr	x8, [x19, #16]
  40c6a4:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40c6a8:	ldr	w1, [x19, #12]
  40c6ac:	ldr	w3, [x9, #488]
  40c6b0:	ldr	w2, [x8, #12]
  40c6b4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40c6b8:	add	x0, x0, #0x470
  40c6bc:	bl	4014a0 <printf@plt>
  40c6c0:	ldr	x8, [x19, #24]
  40c6c4:	ldr	w1, [x19, #12]
  40c6c8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40c6cc:	add	x0, x0, #0x185
  40c6d0:	ldr	w2, [x8, #12]
  40c6d4:	mov	w3, w1
  40c6d8:	bl	4014a0 <printf@plt>
  40c6dc:	cbz	w20, 40c6f8 <printf@plt+0xb258>
  40c6e0:	ldr	x8, [x19, #16]
  40c6e4:	ldr	w1, [x19, #12]
  40c6e8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40c6ec:	add	x0, x0, #0x1a1
  40c6f0:	ldr	w2, [x8, #12]
  40c6f4:	bl	4014a0 <printf@plt>
  40c6f8:	mov	w0, w20
  40c6fc:	ldp	x20, x19, [sp, #32]
  40c700:	ldr	x21, [sp, #16]
  40c704:	ldp	x29, x30, [sp], #48
  40c708:	ret
  40c70c:	stp	x29, x30, [sp, #-48]!
  40c710:	str	x21, [sp, #16]
  40c714:	stp	x20, x19, [sp, #32]
  40c718:	mov	x29, sp
  40c71c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c720:	ldr	w8, [x8, #3472]
  40c724:	mov	x19, x0
  40c728:	cmp	w8, #0x1
  40c72c:	b.eq	40c7e4 <printf@plt+0xb344>  // b.none
  40c730:	cbnz	w8, 40c828 <printf@plt+0xb388>
  40c734:	adrp	x20, 417000 <_ZdlPvm@@Base+0x42fc>
  40c738:	add	x20, x20, #0x3d
  40c73c:	mov	x0, x20
  40c740:	bl	4014a0 <printf@plt>
  40c744:	ldp	x8, x9, [x19, #16]
  40c748:	ldr	w1, [x19, #12]
  40c74c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40c750:	add	x0, x0, #0x1c5
  40c754:	ldr	w2, [x8, #12]
  40c758:	ldr	w3, [x9, #12]
  40c75c:	bl	4014a0 <printf@plt>
  40c760:	ldr	w1, [x19, #12]
  40c764:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40c768:	add	x0, x0, #0x44
  40c76c:	bl	4014a0 <printf@plt>
  40c770:	ldr	x0, [x19, #24]
  40c774:	ldr	x8, [x0]
  40c778:	ldr	x8, [x8, #48]
  40c77c:	blr	x8
  40c780:	adrp	x21, 419000 <_ZdlPvm@@Base+0x62fc>
  40c784:	add	x21, x21, #0xee2
  40c788:	mov	x0, x21
  40c78c:	bl	4014a0 <printf@plt>
  40c790:	mov	x0, x20
  40c794:	bl	4014a0 <printf@plt>
  40c798:	ldr	x8, [x19, #16]
  40c79c:	ldr	w1, [x19, #12]
  40c7a0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40c7a4:	add	x0, x0, #0xc1
  40c7a8:	ldr	w2, [x8, #12]
  40c7ac:	bl	4014a0 <printf@plt>
  40c7b0:	ldr	x0, [x19, #16]
  40c7b4:	ldr	x8, [x0]
  40c7b8:	ldr	x8, [x8, #48]
  40c7bc:	blr	x8
  40c7c0:	mov	x0, x21
  40c7c4:	bl	4014a0 <printf@plt>
  40c7c8:	ldr	w1, [x19, #12]
  40c7cc:	ldp	x20, x19, [sp, #32]
  40c7d0:	ldr	x21, [sp, #16]
  40c7d4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40c7d8:	add	x0, x0, #0xdf
  40c7dc:	ldp	x29, x30, [sp], #48
  40c7e0:	b	4014a0 <printf@plt>
  40c7e4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40c7e8:	add	x0, x0, #0x1ed
  40c7ec:	bl	4014a0 <printf@plt>
  40c7f0:	ldr	x0, [x19, #16]
  40c7f4:	ldr	x8, [x0]
  40c7f8:	ldr	x8, [x8, #48]
  40c7fc:	blr	x8
  40c800:	ldr	x0, [x19, #24]
  40c804:	ldr	x8, [x0]
  40c808:	ldr	x8, [x8, #48]
  40c80c:	blr	x8
  40c810:	ldp	x20, x19, [sp, #32]
  40c814:	ldr	x21, [sp, #16]
  40c818:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40c81c:	add	x0, x0, #0x2e2
  40c820:	ldp	x29, x30, [sp], #48
  40c824:	b	4014a0 <printf@plt>
  40c828:	ldp	x20, x19, [sp, #32]
  40c82c:	ldr	x21, [sp, #16]
  40c830:	ldp	x29, x30, [sp], #48
  40c834:	ret
  40c838:	stp	x29, x30, [sp, #-32]!
  40c83c:	stp	x20, x19, [sp, #16]
  40c840:	mov	x29, sp
  40c844:	mov	x19, x0
  40c848:	ldr	x0, [x0, #24]
  40c84c:	add	w20, w1, #0x1
  40c850:	mov	w1, w20
  40c854:	ldr	x8, [x0]
  40c858:	ldr	x8, [x8, #112]
  40c85c:	blr	x8
  40c860:	ldr	x0, [x19, #16]
  40c864:	mov	w1, w20
  40c868:	ldp	x20, x19, [sp, #16]
  40c86c:	ldr	x8, [x0]
  40c870:	ldr	x2, [x8, #112]
  40c874:	ldp	x29, x30, [sp], #32
  40c878:	br	x2
  40c87c:	stp	x29, x30, [sp, #-32]!
  40c880:	stp	x20, x19, [sp, #16]
  40c884:	mov	x29, sp
  40c888:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c88c:	ldr	x3, [x20, #3416]
  40c890:	mov	x19, x0
  40c894:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40c898:	add	x0, x0, #0x9fa
  40c89c:	mov	w1, #0x2                   	// #2
  40c8a0:	mov	w2, #0x1                   	// #1
  40c8a4:	bl	401430 <fwrite@plt>
  40c8a8:	ldr	x0, [x19, #16]
  40c8ac:	ldr	x8, [x0]
  40c8b0:	ldr	x8, [x8]
  40c8b4:	blr	x8
  40c8b8:	ldr	x3, [x20, #3416]
  40c8bc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40c8c0:	add	x0, x0, #0x203
  40c8c4:	mov	w1, #0xc                   	// #12
  40c8c8:	mov	w2, #0x1                   	// #1
  40c8cc:	bl	401430 <fwrite@plt>
  40c8d0:	ldr	x0, [x19, #24]
  40c8d4:	ldr	x8, [x0]
  40c8d8:	ldr	x8, [x8]
  40c8dc:	blr	x8
  40c8e0:	ldr	x3, [x20, #3416]
  40c8e4:	ldp	x20, x19, [sp, #16]
  40c8e8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40c8ec:	add	x0, x0, #0x244
  40c8f0:	mov	w1, #0x2                   	// #2
  40c8f4:	mov	w2, #0x1                   	// #1
  40c8f8:	ldp	x29, x30, [sp], #32
  40c8fc:	b	401430 <fwrite@plt>
  40c900:	stp	x29, x30, [sp, #-32]!
  40c904:	str	x19, [sp, #16]
  40c908:	mov	x29, sp
  40c90c:	mov	x19, x0
  40c910:	bl	407064 <printf@plt+0x5bc4>
  40c914:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40c918:	add	x8, x8, #0x968
  40c91c:	str	x8, [x19]
  40c920:	ldr	x19, [sp, #16]
  40c924:	ldp	x29, x30, [sp], #32
  40c928:	ret
  40c92c:	stp	x29, x30, [sp, #-32]!
  40c930:	stp	x20, x19, [sp, #16]
  40c934:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c938:	ldr	w8, [x8, #3472]
  40c93c:	mov	x29, sp
  40c940:	cmp	w8, #0x1
  40c944:	b.eq	40c9c0 <printf@plt+0xb520>  // b.none
  40c948:	cbnz	w8, 40c9d4 <printf@plt+0xb534>
  40c94c:	adrp	x19, 42f000 <_Znam@GLIBCXX_3.4>
  40c950:	ldr	w8, [x19, #468]
  40c954:	adrp	x20, 42f000 <_Znam@GLIBCXX_3.4>
  40c958:	ldr	w2, [x20, #488]
  40c95c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40c960:	lsl	w9, w8, #3
  40c964:	sub	w1, w9, w8
  40c968:	add	x0, x0, #0x210
  40c96c:	bl	4014a0 <printf@plt>
  40c970:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c974:	ldr	w8, [x8, #3448]
  40c978:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  40c97c:	ldr	w1, [x10, #404]
  40c980:	adrp	x9, 419000 <_ZdlPvm@@Base+0x62fc>
  40c984:	adrp	x10, 419000 <_ZdlPvm@@Base+0x62fc>
  40c988:	add	x9, x9, #0x220
  40c98c:	add	x10, x10, #0x22b
  40c990:	cmp	w8, #0x0
  40c994:	csel	x0, x10, x9, eq  // eq = none
  40c998:	bl	4014a0 <printf@plt>
  40c99c:	ldr	w8, [x19, #468]
  40c9a0:	ldr	w2, [x20, #488]
  40c9a4:	ldp	x20, x19, [sp, #16]
  40c9a8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40c9ac:	lsl	w9, w8, #3
  40c9b0:	sub	w1, w9, w8
  40c9b4:	add	x0, x0, #0x239
  40c9b8:	ldp	x29, x30, [sp], #32
  40c9bc:	b	4014a0 <printf@plt>
  40c9c0:	ldp	x20, x19, [sp, #16]
  40c9c4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40c9c8:	add	x0, x0, #0x248
  40c9cc:	ldp	x29, x30, [sp], #32
  40c9d0:	b	4014a0 <printf@plt>
  40c9d4:	ldp	x20, x19, [sp, #16]
  40c9d8:	ldp	x29, x30, [sp], #32
  40c9dc:	ret
  40c9e0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c9e4:	ldr	x3, [x8, #3416]
  40c9e8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40c9ec:	add	x0, x0, #0x258
  40c9f0:	mov	w1, #0xf                   	// #15
  40c9f4:	mov	w2, #0x1                   	// #1
  40c9f8:	b	401430 <fwrite@plt>
  40c9fc:	stp	x29, x30, [sp, #-48]!
  40ca00:	str	x21, [sp, #16]
  40ca04:	stp	x20, x19, [sp, #32]
  40ca08:	mov	x29, sp
  40ca0c:	ldr	x8, [x0]
  40ca10:	mov	x20, x0
  40ca14:	ldr	x8, [x8, #72]
  40ca18:	blr	x8
  40ca1c:	cbz	w0, 40ca68 <printf@plt+0xb5c8>
  40ca20:	mov	w0, #0x20                  	// #32
  40ca24:	bl	412c54 <_Znwm@@Base>
  40ca28:	mov	x19, x0
  40ca2c:	mov	w0, #0x10                  	// #16
  40ca30:	bl	412c54 <_Znwm@@Base>
  40ca34:	mov	x21, x0
  40ca38:	bl	407064 <printf@plt+0x5bc4>
  40ca3c:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40ca40:	add	x8, x8, #0x968
  40ca44:	str	x8, [x21]
  40ca48:	mov	x0, x19
  40ca4c:	mov	x1, x20
  40ca50:	bl	407694 <printf@plt+0x61f4>
  40ca54:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40ca58:	add	x8, x8, #0x8e0
  40ca5c:	str	x8, [x19]
  40ca60:	str	x21, [x19, #24]
  40ca64:	b	40ca88 <printf@plt+0xb5e8>
  40ca68:	mov	w0, #0x18                  	// #24
  40ca6c:	bl	412c54 <_Znwm@@Base>
  40ca70:	mov	x19, x0
  40ca74:	mov	x1, x20
  40ca78:	bl	407694 <printf@plt+0x61f4>
  40ca7c:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40ca80:	add	x8, x8, #0x9f0
  40ca84:	str	x8, [x19]
  40ca88:	mov	x0, x19
  40ca8c:	ldp	x20, x19, [sp, #32]
  40ca90:	ldr	x21, [sp, #16]
  40ca94:	ldp	x29, x30, [sp], #48
  40ca98:	ret
  40ca9c:	b	40cab0 <printf@plt+0xb610>
  40caa0:	mov	x20, x0
  40caa4:	mov	x0, x21
  40caa8:	bl	412cf8 <_ZdlPv@@Base>
  40caac:	b	40cab4 <printf@plt+0xb614>
  40cab0:	mov	x20, x0
  40cab4:	mov	x0, x19
  40cab8:	bl	412cf8 <_ZdlPv@@Base>
  40cabc:	mov	x0, x20
  40cac0:	bl	401440 <_Unwind_Resume@plt>
  40cac4:	stp	x29, x30, [sp, #-32]!
  40cac8:	str	x19, [sp, #16]
  40cacc:	mov	x29, sp
  40cad0:	mov	x19, x0
  40cad4:	bl	407694 <printf@plt+0x61f4>
  40cad8:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40cadc:	add	x8, x8, #0x9f0
  40cae0:	str	x8, [x19]
  40cae4:	ldr	x19, [sp, #16]
  40cae8:	ldp	x29, x30, [sp], #32
  40caec:	ret
  40caf0:	stp	x29, x30, [sp, #-32]!
  40caf4:	stp	x20, x19, [sp, #16]
  40caf8:	mov	x29, sp
  40cafc:	ldr	x20, [x0, #16]
  40cb00:	mov	x19, x0
  40cb04:	mov	w0, w1
  40cb08:	bl	406cac <printf@plt+0x580c>
  40cb0c:	ldr	x8, [x20]
  40cb10:	mov	w1, w0
  40cb14:	mov	x0, x20
  40cb18:	ldr	x8, [x8, #24]
  40cb1c:	blr	x8
  40cb20:	ldr	x8, [x19, #16]
  40cb24:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40cb28:	ldr	w9, [x9, #468]
  40cb2c:	ldr	w1, [x19, #12]
  40cb30:	ldr	w2, [x8, #12]
  40cb34:	mov	w20, w0
  40cb38:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40cb3c:	add	w3, w9, w9, lsl #2
  40cb40:	add	x0, x0, #0x268
  40cb44:	bl	4014a0 <printf@plt>
  40cb48:	ldr	x8, [x19, #16]
  40cb4c:	ldr	w1, [x19, #12]
  40cb50:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40cb54:	add	x0, x0, #0x677
  40cb58:	ldr	w2, [x8, #12]
  40cb5c:	bl	4014a0 <printf@plt>
  40cb60:	ldr	x8, [x19, #16]
  40cb64:	ldr	w1, [x19, #12]
  40cb68:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40cb6c:	add	x0, x0, #0x69e
  40cb70:	ldr	w2, [x8, #12]
  40cb74:	bl	4014a0 <printf@plt>
  40cb78:	mov	w0, w20
  40cb7c:	ldp	x20, x19, [sp, #16]
  40cb80:	ldp	x29, x30, [sp], #32
  40cb84:	ret
  40cb88:	stp	x29, x30, [sp, #-32]!
  40cb8c:	str	x19, [sp, #16]
  40cb90:	mov	x29, sp
  40cb94:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cb98:	ldr	w8, [x8, #3472]
  40cb9c:	mov	x19, x0
  40cba0:	cmp	w8, #0x1
  40cba4:	b.eq	40cc2c <printf@plt+0xb78c>  // b.none
  40cba8:	cbnz	w8, 40cc5c <printf@plt+0xb7bc>
  40cbac:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40cbb0:	add	x0, x0, #0x3d
  40cbb4:	bl	4014a0 <printf@plt>
  40cbb8:	ldr	x8, [x19, #16]
  40cbbc:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40cbc0:	ldr	w9, [x9, #468]
  40cbc4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40cbc8:	ldr	w1, [x8, #12]
  40cbcc:	add	x0, x0, #0x27f
  40cbd0:	lsl	w8, w9, #3
  40cbd4:	sub	w2, w8, w9
  40cbd8:	bl	4014a0 <printf@plt>
  40cbdc:	ldr	x8, [x19, #16]
  40cbe0:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cbe4:	ldr	w9, [x9, #3448]
  40cbe8:	adrp	x10, 419000 <_ZdlPvm@@Base+0x62fc>
  40cbec:	ldr	w1, [x8, #12]
  40cbf0:	adrp	x8, 419000 <_ZdlPvm@@Base+0x62fc>
  40cbf4:	add	x8, x8, #0x297
  40cbf8:	add	x10, x10, #0x2a8
  40cbfc:	cmp	w9, #0x0
  40cc00:	csel	x0, x10, x8, eq  // eq = none
  40cc04:	bl	4014a0 <printf@plt>
  40cc08:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40cc0c:	add	x0, x0, #0xee2
  40cc10:	bl	4014a0 <printf@plt>
  40cc14:	ldr	x0, [x19, #16]
  40cc18:	ldr	x19, [sp, #16]
  40cc1c:	ldr	x8, [x0]
  40cc20:	ldr	x1, [x8, #48]
  40cc24:	ldp	x29, x30, [sp], #32
  40cc28:	br	x1
  40cc2c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40cc30:	add	x0, x0, #0x2bc
  40cc34:	bl	4014a0 <printf@plt>
  40cc38:	ldr	x0, [x19, #16]
  40cc3c:	ldr	x8, [x0]
  40cc40:	ldr	x8, [x8, #48]
  40cc44:	blr	x8
  40cc48:	ldr	x19, [sp, #16]
  40cc4c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40cc50:	add	x0, x0, #0x2d3
  40cc54:	ldp	x29, x30, [sp], #32
  40cc58:	b	4014a0 <printf@plt>
  40cc5c:	ldr	x19, [sp, #16]
  40cc60:	ldp	x29, x30, [sp], #32
  40cc64:	ret
  40cc68:	stp	x29, x30, [sp, #-32]!
  40cc6c:	stp	x20, x19, [sp, #16]
  40cc70:	mov	x29, sp
  40cc74:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cc78:	ldr	x3, [x20, #3416]
  40cc7c:	mov	x19, x0
  40cc80:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40cc84:	add	x0, x0, #0x9fa
  40cc88:	mov	w1, #0x2                   	// #2
  40cc8c:	mov	w2, #0x1                   	// #1
  40cc90:	bl	401430 <fwrite@plt>
  40cc94:	ldr	x0, [x19, #16]
  40cc98:	ldr	x8, [x0]
  40cc9c:	ldr	x8, [x8]
  40cca0:	blr	x8
  40cca4:	ldr	x3, [x20, #3416]
  40cca8:	ldp	x20, x19, [sp, #16]
  40ccac:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ccb0:	add	x0, x0, #0x2eb
  40ccb4:	mov	w1, #0x6                   	// #6
  40ccb8:	mov	w2, #0x1                   	// #1
  40ccbc:	ldp	x29, x30, [sp], #32
  40ccc0:	b	401430 <fwrite@plt>
  40ccc4:	stp	x29, x30, [sp, #-48]!
  40ccc8:	str	x21, [sp, #16]
  40cccc:	stp	x20, x19, [sp, #32]
  40ccd0:	mov	x29, sp
  40ccd4:	mov	x21, x0
  40ccd8:	mov	w0, #0x20                  	// #32
  40ccdc:	mov	x19, x1
  40cce0:	bl	412c54 <_Znwm@@Base>
  40cce4:	mov	x20, x0
  40cce8:	mov	x1, x21
  40ccec:	bl	407694 <printf@plt+0x61f4>
  40ccf0:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40ccf4:	add	x8, x8, #0xa78
  40ccf8:	str	x8, [x20]
  40ccfc:	str	x19, [x20, #24]
  40cd00:	mov	x0, x20
  40cd04:	ldp	x20, x19, [sp, #32]
  40cd08:	ldr	x21, [sp, #16]
  40cd0c:	ldp	x29, x30, [sp], #48
  40cd10:	ret
  40cd14:	mov	x19, x0
  40cd18:	mov	x0, x20
  40cd1c:	bl	412cf8 <_ZdlPv@@Base>
  40cd20:	mov	x0, x19
  40cd24:	bl	401440 <_Unwind_Resume@plt>
  40cd28:	stp	x29, x30, [sp, #-32]!
  40cd2c:	stp	x20, x19, [sp, #16]
  40cd30:	mov	x29, sp
  40cd34:	mov	x19, x2
  40cd38:	mov	x20, x0
  40cd3c:	bl	407694 <printf@plt+0x61f4>
  40cd40:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40cd44:	add	x8, x8, #0xa78
  40cd48:	str	x8, [x20]
  40cd4c:	str	x19, [x20, #24]
  40cd50:	ldp	x20, x19, [sp, #16]
  40cd54:	ldp	x29, x30, [sp], #32
  40cd58:	ret
  40cd5c:	stp	x29, x30, [sp, #-32]!
  40cd60:	str	x19, [sp, #16]
  40cd64:	mov	x19, x0
  40cd68:	ldr	x0, [x0, #24]
  40cd6c:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40cd70:	add	x8, x8, #0xa78
  40cd74:	mov	x29, sp
  40cd78:	str	x8, [x19]
  40cd7c:	cbz	x0, 40cd8c <printf@plt+0xb8ec>
  40cd80:	ldr	x8, [x0]
  40cd84:	ldr	x8, [x8, #16]
  40cd88:	blr	x8
  40cd8c:	mov	x0, x19
  40cd90:	ldr	x19, [sp, #16]
  40cd94:	ldp	x29, x30, [sp], #32
  40cd98:	b	4076c4 <printf@plt+0x6224>
  40cd9c:	stp	x29, x30, [sp, #-32]!
  40cda0:	str	x19, [sp, #16]
  40cda4:	mov	x19, x0
  40cda8:	ldr	x0, [x0, #24]
  40cdac:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40cdb0:	add	x8, x8, #0xa78
  40cdb4:	mov	x29, sp
  40cdb8:	str	x8, [x19]
  40cdbc:	cbz	x0, 40cdcc <printf@plt+0xb92c>
  40cdc0:	ldr	x8, [x0]
  40cdc4:	ldr	x8, [x8, #16]
  40cdc8:	blr	x8
  40cdcc:	mov	x0, x19
  40cdd0:	bl	4076c4 <printf@plt+0x6224>
  40cdd4:	mov	x0, x19
  40cdd8:	ldr	x19, [sp, #16]
  40cddc:	ldp	x29, x30, [sp], #32
  40cde0:	b	412cf8 <_ZdlPv@@Base>
  40cde4:	stp	x29, x30, [sp, #-48]!
  40cde8:	str	x21, [sp, #16]
  40cdec:	stp	x20, x19, [sp, #32]
  40cdf0:	mov	x29, sp
  40cdf4:	mov	x19, x0
  40cdf8:	ldr	x0, [x0, #16]
  40cdfc:	mov	w21, w1
  40ce00:	ldr	x8, [x0]
  40ce04:	ldr	x8, [x8, #24]
  40ce08:	blr	x8
  40ce0c:	ldr	x8, [x19, #24]
  40ce10:	mov	w20, w0
  40ce14:	mov	w1, w21
  40ce18:	ldr	x9, [x8]
  40ce1c:	mov	x0, x8
  40ce20:	ldr	x9, [x9, #24]
  40ce24:	blr	x9
  40ce28:	ldp	x8, x9, [x19, #16]
  40ce2c:	ldr	w1, [x19, #12]
  40ce30:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ce34:	add	x0, x0, #0x2f2
  40ce38:	ldr	w2, [x8, #12]
  40ce3c:	ldr	w3, [x9, #12]
  40ce40:	bl	4014a0 <printf@plt>
  40ce44:	ldp	x8, x9, [x19, #16]
  40ce48:	ldr	w1, [x19, #12]
  40ce4c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ce50:	add	x0, x0, #0x317
  40ce54:	ldr	w2, [x8, #12]
  40ce58:	ldr	w3, [x9, #12]
  40ce5c:	mov	w4, w1
  40ce60:	bl	4014a0 <printf@plt>
  40ce64:	ldr	x8, [x19, #16]
  40ce68:	ldr	w1, [x19, #12]
  40ce6c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40ce70:	add	x0, x0, #0x68b
  40ce74:	ldr	w2, [x8, #12]
  40ce78:	bl	4014a0 <printf@plt>
  40ce7c:	ldp	x8, x9, [x19, #16]
  40ce80:	ldr	w1, [x19, #12]
  40ce84:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ce88:	add	x0, x0, #0x345
  40ce8c:	ldr	w2, [x8, #12]
  40ce90:	ldr	w3, [x9, #12]
  40ce94:	bl	4014a0 <printf@plt>
  40ce98:	cbz	w20, 40ceb4 <printf@plt+0xba14>
  40ce9c:	ldr	x8, [x19, #16]
  40cea0:	ldr	w1, [x19, #12]
  40cea4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40cea8:	add	x0, x0, #0x1a1
  40ceac:	ldr	w2, [x8, #12]
  40ceb0:	bl	4014a0 <printf@plt>
  40ceb4:	mov	w0, w20
  40ceb8:	ldp	x20, x19, [sp, #32]
  40cebc:	ldr	x21, [sp, #16]
  40cec0:	ldp	x29, x30, [sp], #48
  40cec4:	ret
  40cec8:	stp	x29, x30, [sp, #-48]!
  40cecc:	stp	x22, x21, [sp, #16]
  40ced0:	stp	x20, x19, [sp, #32]
  40ced4:	mov	x29, sp
  40ced8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cedc:	ldr	w8, [x8, #3472]
  40cee0:	mov	x19, x0
  40cee4:	cmp	w8, #0x1
  40cee8:	b.eq	40cfa0 <printf@plt+0xbb00>  // b.none
  40ceec:	cbnz	w8, 40cfe4 <printf@plt+0xbb44>
  40cef0:	adrp	x20, 417000 <_ZdlPvm@@Base+0x42fc>
  40cef4:	add	x20, x20, #0x3d
  40cef8:	mov	x0, x20
  40cefc:	bl	4014a0 <printf@plt>
  40cf00:	ldr	x8, [x19, #24]
  40cf04:	ldr	w1, [x19, #12]
  40cf08:	adrp	x21, 417000 <_ZdlPvm@@Base+0x42fc>
  40cf0c:	add	x21, x21, #0xc1
  40cf10:	ldr	w2, [x8, #12]
  40cf14:	mov	x0, x21
  40cf18:	bl	4014a0 <printf@plt>
  40cf1c:	ldr	x8, [x19, #16]
  40cf20:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40cf24:	add	x0, x0, #0x361
  40cf28:	ldr	w1, [x8, #12]
  40cf2c:	bl	4014a0 <printf@plt>
  40cf30:	ldr	x0, [x19, #24]
  40cf34:	ldr	x8, [x0]
  40cf38:	ldr	x8, [x8, #48]
  40cf3c:	blr	x8
  40cf40:	adrp	x22, 419000 <_ZdlPvm@@Base+0x62fc>
  40cf44:	add	x22, x22, #0xee2
  40cf48:	mov	x0, x22
  40cf4c:	bl	4014a0 <printf@plt>
  40cf50:	mov	x0, x20
  40cf54:	bl	4014a0 <printf@plt>
  40cf58:	ldr	x8, [x19, #16]
  40cf5c:	ldr	w1, [x19, #12]
  40cf60:	mov	x0, x21
  40cf64:	ldr	w2, [x8, #12]
  40cf68:	bl	4014a0 <printf@plt>
  40cf6c:	ldr	x0, [x19, #16]
  40cf70:	ldr	x8, [x0]
  40cf74:	ldr	x8, [x8, #48]
  40cf78:	blr	x8
  40cf7c:	mov	x0, x22
  40cf80:	bl	4014a0 <printf@plt>
  40cf84:	ldr	w1, [x19, #12]
  40cf88:	ldp	x20, x19, [sp, #32]
  40cf8c:	ldp	x22, x21, [sp, #16]
  40cf90:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40cf94:	add	x0, x0, #0xdf
  40cf98:	ldp	x29, x30, [sp], #48
  40cf9c:	b	4014a0 <printf@plt>
  40cfa0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40cfa4:	add	x0, x0, #0x36f
  40cfa8:	bl	4014a0 <printf@plt>
  40cfac:	ldr	x0, [x19, #16]
  40cfb0:	ldr	x8, [x0]
  40cfb4:	ldr	x8, [x8, #48]
  40cfb8:	blr	x8
  40cfbc:	ldr	x0, [x19, #24]
  40cfc0:	ldr	x8, [x0]
  40cfc4:	ldr	x8, [x8, #48]
  40cfc8:	blr	x8
  40cfcc:	ldp	x20, x19, [sp, #32]
  40cfd0:	ldp	x22, x21, [sp, #16]
  40cfd4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40cfd8:	add	x0, x0, #0x40b
  40cfdc:	ldp	x29, x30, [sp], #48
  40cfe0:	b	4014a0 <printf@plt>
  40cfe4:	ldp	x20, x19, [sp, #32]
  40cfe8:	ldp	x22, x21, [sp, #16]
  40cfec:	ldp	x29, x30, [sp], #48
  40cff0:	ret
  40cff4:	stp	x29, x30, [sp, #-32]!
  40cff8:	stp	x20, x19, [sp, #16]
  40cffc:	mov	x29, sp
  40d000:	mov	x19, x0
  40d004:	ldr	x0, [x0, #24]
  40d008:	add	w20, w1, #0x1
  40d00c:	mov	w1, w20
  40d010:	ldr	x8, [x0]
  40d014:	ldr	x8, [x8, #112]
  40d018:	blr	x8
  40d01c:	ldr	x0, [x19, #16]
  40d020:	mov	w1, w20
  40d024:	ldp	x20, x19, [sp, #16]
  40d028:	ldr	x8, [x0]
  40d02c:	ldr	x2, [x8, #112]
  40d030:	ldp	x29, x30, [sp], #32
  40d034:	br	x2
  40d038:	b	407490 <printf@plt+0x5ff0>
  40d03c:	stp	x29, x30, [sp, #-32]!
  40d040:	stp	x20, x19, [sp, #16]
  40d044:	mov	x29, sp
  40d048:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d04c:	ldr	x3, [x20, #3416]
  40d050:	mov	x19, x0
  40d054:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d058:	add	x0, x0, #0x9fa
  40d05c:	mov	w1, #0x2                   	// #2
  40d060:	mov	w2, #0x1                   	// #1
  40d064:	bl	401430 <fwrite@plt>
  40d068:	ldr	x0, [x19, #16]
  40d06c:	ldr	x8, [x0]
  40d070:	ldr	x8, [x8]
  40d074:	blr	x8
  40d078:	ldr	x3, [x20, #3416]
  40d07c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d080:	add	x0, x0, #0x386
  40d084:	mov	w1, #0xd                   	// #13
  40d088:	mov	w2, #0x1                   	// #1
  40d08c:	bl	401430 <fwrite@plt>
  40d090:	ldr	x0, [x19, #24]
  40d094:	ldr	x8, [x0]
  40d098:	ldr	x8, [x8]
  40d09c:	blr	x8
  40d0a0:	ldr	x3, [x20, #3416]
  40d0a4:	ldp	x20, x19, [sp, #16]
  40d0a8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d0ac:	add	x0, x0, #0x244
  40d0b0:	mov	w1, #0x2                   	// #2
  40d0b4:	mov	w2, #0x1                   	// #1
  40d0b8:	ldp	x29, x30, [sp], #32
  40d0bc:	b	401430 <fwrite@plt>
  40d0c0:	stp	x29, x30, [sp, #-32]!
  40d0c4:	str	x19, [sp, #16]
  40d0c8:	mov	x29, sp
  40d0cc:	mov	x19, x0
  40d0d0:	bl	407064 <printf@plt+0x5bc4>
  40d0d4:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40d0d8:	add	x8, x8, #0xb00
  40d0dc:	str	x8, [x19]
  40d0e0:	ldr	x19, [sp, #16]
  40d0e4:	ldp	x29, x30, [sp], #32
  40d0e8:	ret
  40d0ec:	stp	x29, x30, [sp, #-32]!
  40d0f0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d0f4:	ldr	w8, [x8, #3472]
  40d0f8:	str	x19, [sp, #16]
  40d0fc:	mov	x29, sp
  40d100:	cmp	w8, #0x1
  40d104:	b.eq	40d174 <printf@plt+0xbcd4>  // b.none
  40d108:	cbnz	w8, 40d188 <printf@plt+0xbce8>
  40d10c:	adrp	x19, 42f000 <_Znam@GLIBCXX_3.4>
  40d110:	ldr	w8, [x19, #468]
  40d114:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d118:	add	x0, x0, #0x394
  40d11c:	lsl	w9, w8, #3
  40d120:	sub	w1, w9, w8
  40d124:	bl	4014a0 <printf@plt>
  40d128:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d12c:	ldr	w8, [x8, #3448]
  40d130:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  40d134:	ldr	w1, [x10, #404]
  40d138:	adrp	x9, 419000 <_ZdlPvm@@Base+0x62fc>
  40d13c:	adrp	x10, 419000 <_ZdlPvm@@Base+0x62fc>
  40d140:	add	x9, x9, #0x220
  40d144:	add	x10, x10, #0x22b
  40d148:	cmp	w8, #0x0
  40d14c:	csel	x0, x10, x9, eq  // eq = none
  40d150:	bl	4014a0 <printf@plt>
  40d154:	ldr	w8, [x19, #468]
  40d158:	ldr	x19, [sp, #16]
  40d15c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d160:	add	x0, x0, #0x39f
  40d164:	lsl	w9, w8, #3
  40d168:	sub	w1, w9, w8
  40d16c:	ldp	x29, x30, [sp], #32
  40d170:	b	4014a0 <printf@plt>
  40d174:	ldr	x19, [sp, #16]
  40d178:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d17c:	add	x0, x0, #0x3ab
  40d180:	ldp	x29, x30, [sp], #32
  40d184:	b	4014a0 <printf@plt>
  40d188:	ldr	x19, [sp, #16]
  40d18c:	ldp	x29, x30, [sp], #32
  40d190:	ret
  40d194:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d198:	ldr	x3, [x8, #3416]
  40d19c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d1a0:	add	x0, x0, #0x3bd
  40d1a4:	mov	w1, #0x10                  	// #16
  40d1a8:	mov	w2, #0x1                   	// #1
  40d1ac:	b	401430 <fwrite@plt>
  40d1b0:	stp	x29, x30, [sp, #-48]!
  40d1b4:	str	x21, [sp, #16]
  40d1b8:	stp	x20, x19, [sp, #32]
  40d1bc:	mov	x29, sp
  40d1c0:	ldr	x8, [x0]
  40d1c4:	mov	x20, x0
  40d1c8:	ldr	x8, [x8, #72]
  40d1cc:	blr	x8
  40d1d0:	cbz	w0, 40d21c <printf@plt+0xbd7c>
  40d1d4:	mov	w0, #0x20                  	// #32
  40d1d8:	bl	412c54 <_Znwm@@Base>
  40d1dc:	mov	x19, x0
  40d1e0:	mov	w0, #0x10                  	// #16
  40d1e4:	bl	412c54 <_Znwm@@Base>
  40d1e8:	mov	x21, x0
  40d1ec:	bl	407064 <printf@plt+0x5bc4>
  40d1f0:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40d1f4:	add	x8, x8, #0xb00
  40d1f8:	str	x8, [x21]
  40d1fc:	mov	x0, x19
  40d200:	mov	x1, x20
  40d204:	bl	407694 <printf@plt+0x61f4>
  40d208:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40d20c:	add	x8, x8, #0xa78
  40d210:	str	x8, [x19]
  40d214:	str	x21, [x19, #24]
  40d218:	b	40d23c <printf@plt+0xbd9c>
  40d21c:	mov	w0, #0x18                  	// #24
  40d220:	bl	412c54 <_Znwm@@Base>
  40d224:	mov	x19, x0
  40d228:	mov	x1, x20
  40d22c:	bl	407694 <printf@plt+0x61f4>
  40d230:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40d234:	add	x8, x8, #0xb88
  40d238:	str	x8, [x19]
  40d23c:	mov	x0, x19
  40d240:	ldp	x20, x19, [sp, #32]
  40d244:	ldr	x21, [sp, #16]
  40d248:	ldp	x29, x30, [sp], #48
  40d24c:	ret
  40d250:	b	40d264 <printf@plt+0xbdc4>
  40d254:	mov	x20, x0
  40d258:	mov	x0, x21
  40d25c:	bl	412cf8 <_ZdlPv@@Base>
  40d260:	b	40d268 <printf@plt+0xbdc8>
  40d264:	mov	x20, x0
  40d268:	mov	x0, x19
  40d26c:	bl	412cf8 <_ZdlPv@@Base>
  40d270:	mov	x0, x20
  40d274:	bl	401440 <_Unwind_Resume@plt>
  40d278:	stp	x29, x30, [sp, #-32]!
  40d27c:	str	x19, [sp, #16]
  40d280:	mov	x29, sp
  40d284:	mov	x19, x0
  40d288:	bl	407694 <printf@plt+0x61f4>
  40d28c:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40d290:	add	x8, x8, #0xb88
  40d294:	str	x8, [x19]
  40d298:	ldr	x19, [sp, #16]
  40d29c:	ldp	x29, x30, [sp], #32
  40d2a0:	ret
  40d2a4:	stp	x29, x30, [sp, #-32]!
  40d2a8:	stp	x20, x19, [sp, #16]
  40d2ac:	mov	x29, sp
  40d2b0:	mov	x19, x0
  40d2b4:	ldr	x0, [x0, #16]
  40d2b8:	ldr	x8, [x0]
  40d2bc:	ldr	x8, [x8, #24]
  40d2c0:	blr	x8
  40d2c4:	ldr	x8, [x19, #16]
  40d2c8:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40d2cc:	ldr	w9, [x9, #468]
  40d2d0:	ldr	w1, [x19, #12]
  40d2d4:	ldr	w2, [x8, #12]
  40d2d8:	mov	w20, w0
  40d2dc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d2e0:	add	w3, w9, w9, lsl #2
  40d2e4:	add	x0, x0, #0x3ce
  40d2e8:	bl	4014a0 <printf@plt>
  40d2ec:	ldr	x8, [x19, #16]
  40d2f0:	ldr	w1, [x19, #12]
  40d2f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d2f8:	add	x0, x0, #0x677
  40d2fc:	ldr	w2, [x8, #12]
  40d300:	bl	4014a0 <printf@plt>
  40d304:	ldr	x8, [x19, #16]
  40d308:	ldr	w1, [x19, #12]
  40d30c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d310:	add	x0, x0, #0x68b
  40d314:	ldr	w2, [x8, #12]
  40d318:	bl	4014a0 <printf@plt>
  40d31c:	mov	w0, w20
  40d320:	ldp	x20, x19, [sp, #16]
  40d324:	ldp	x29, x30, [sp], #32
  40d328:	ret
  40d32c:	stp	x29, x30, [sp, #-32]!
  40d330:	str	x19, [sp, #16]
  40d334:	mov	x29, sp
  40d338:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d33c:	ldr	w8, [x8, #3472]
  40d340:	mov	x19, x0
  40d344:	cmp	w8, #0x1
  40d348:	b.eq	40d3d0 <printf@plt+0xbf30>  // b.none
  40d34c:	cbnz	w8, 40d400 <printf@plt+0xbf60>
  40d350:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40d354:	add	x0, x0, #0x3d
  40d358:	bl	4014a0 <printf@plt>
  40d35c:	ldr	x8, [x19, #16]
  40d360:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40d364:	ldr	w9, [x9, #468]
  40d368:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d36c:	ldr	w1, [x8, #12]
  40d370:	add	x0, x0, #0x3e5
  40d374:	lsl	w8, w9, #3
  40d378:	sub	w2, w8, w9
  40d37c:	bl	4014a0 <printf@plt>
  40d380:	ldr	x8, [x19, #16]
  40d384:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d388:	ldr	w9, [x9, #3448]
  40d38c:	adrp	x10, 419000 <_ZdlPvm@@Base+0x62fc>
  40d390:	ldr	w1, [x8, #12]
  40d394:	adrp	x8, 419000 <_ZdlPvm@@Base+0x62fc>
  40d398:	add	x8, x8, #0x297
  40d39c:	add	x10, x10, #0x2a8
  40d3a0:	cmp	w9, #0x0
  40d3a4:	csel	x0, x10, x8, eq  // eq = none
  40d3a8:	bl	4014a0 <printf@plt>
  40d3ac:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d3b0:	add	x0, x0, #0xee2
  40d3b4:	bl	4014a0 <printf@plt>
  40d3b8:	ldr	x0, [x19, #16]
  40d3bc:	ldr	x19, [sp, #16]
  40d3c0:	ldr	x8, [x0]
  40d3c4:	ldr	x1, [x8, #48]
  40d3c8:	ldp	x29, x30, [sp], #32
  40d3cc:	br	x1
  40d3d0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d3d4:	add	x0, x0, #0x36f
  40d3d8:	bl	4014a0 <printf@plt>
  40d3dc:	ldr	x0, [x19, #16]
  40d3e0:	ldr	x8, [x0]
  40d3e4:	ldr	x8, [x8, #48]
  40d3e8:	blr	x8
  40d3ec:	ldr	x19, [sp, #16]
  40d3f0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d3f4:	add	x0, x0, #0x3fc
  40d3f8:	ldp	x29, x30, [sp], #32
  40d3fc:	b	4014a0 <printf@plt>
  40d400:	ldr	x19, [sp, #16]
  40d404:	ldp	x29, x30, [sp], #32
  40d408:	ret
  40d40c:	b	407490 <printf@plt+0x5ff0>
  40d410:	stp	x29, x30, [sp, #-32]!
  40d414:	stp	x20, x19, [sp, #16]
  40d418:	mov	x29, sp
  40d41c:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d420:	ldr	x3, [x20, #3416]
  40d424:	mov	x19, x0
  40d428:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d42c:	add	x0, x0, #0x9fa
  40d430:	mov	w1, #0x2                   	// #2
  40d434:	mov	w2, #0x1                   	// #1
  40d438:	bl	401430 <fwrite@plt>
  40d43c:	ldr	x0, [x19, #16]
  40d440:	ldr	x8, [x0]
  40d444:	ldr	x8, [x8]
  40d448:	blr	x8
  40d44c:	ldr	x3, [x20, #3416]
  40d450:	ldp	x20, x19, [sp, #16]
  40d454:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d458:	add	x0, x0, #0x415
  40d45c:	mov	w1, #0x8                   	// #8
  40d460:	mov	w2, #0x1                   	// #1
  40d464:	ldp	x29, x30, [sp], #32
  40d468:	b	401430 <fwrite@plt>
  40d46c:	stp	x29, x30, [sp, #-32]!
  40d470:	stp	x20, x19, [sp, #16]
  40d474:	mov	x29, sp
  40d478:	mov	x19, x1
  40d47c:	mov	x1, x2
  40d480:	mov	x20, x0
  40d484:	bl	407694 <printf@plt+0x61f4>
  40d488:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40d48c:	add	x8, x8, #0xc10
  40d490:	str	x8, [x20]
  40d494:	str	x19, [x20, #24]
  40d498:	ldp	x20, x19, [sp, #16]
  40d49c:	ldp	x29, x30, [sp], #32
  40d4a0:	ret
  40d4a4:	stp	x29, x30, [sp, #-32]!
  40d4a8:	stp	x20, x19, [sp, #16]
  40d4ac:	mov	x29, sp
  40d4b0:	ldr	w8, [x0, #12]
  40d4b4:	mov	x19, x0
  40d4b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d4bc:	mov	w20, w1
  40d4c0:	add	x0, x0, #0xed0
  40d4c4:	mov	w1, w8
  40d4c8:	bl	4014a0 <printf@plt>
  40d4cc:	ldr	x1, [x19, #24]
  40d4d0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d4d4:	add	x0, x0, #0x41e
  40d4d8:	bl	4014a0 <printf@plt>
  40d4dc:	ldr	w1, [x19, #12]
  40d4e0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d4e4:	add	x0, x0, #0xee2
  40d4e8:	bl	4014a0 <printf@plt>
  40d4ec:	ldr	x0, [x19, #16]
  40d4f0:	mov	w1, w20
  40d4f4:	ldr	x8, [x0]
  40d4f8:	ldr	x8, [x8, #24]
  40d4fc:	blr	x8
  40d500:	ldr	w1, [x19, #12]
  40d504:	mov	w20, w0
  40d508:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d50c:	add	x0, x0, #0xf0f
  40d510:	bl	4014a0 <printf@plt>
  40d514:	ldr	x8, [x19, #16]
  40d518:	ldr	w1, [x19, #12]
  40d51c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d520:	add	x0, x0, #0x677
  40d524:	ldr	w2, [x8, #12]
  40d528:	bl	4014a0 <printf@plt>
  40d52c:	ldr	x8, [x19, #16]
  40d530:	ldr	w1, [x19, #12]
  40d534:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d538:	add	x0, x0, #0x68b
  40d53c:	ldr	w2, [x8, #12]
  40d540:	bl	4014a0 <printf@plt>
  40d544:	ldr	x8, [x19, #16]
  40d548:	ldr	w1, [x19, #12]
  40d54c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d550:	add	x0, x0, #0x69e
  40d554:	ldr	w2, [x8, #12]
  40d558:	bl	4014a0 <printf@plt>
  40d55c:	mov	w0, w20
  40d560:	ldp	x20, x19, [sp, #16]
  40d564:	ldp	x29, x30, [sp], #32
  40d568:	ret
  40d56c:	stp	x29, x30, [sp, #-32]!
  40d570:	str	x19, [sp, #16]
  40d574:	mov	x29, sp
  40d578:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d57c:	ldr	w8, [x8, #3472]
  40d580:	mov	x19, x0
  40d584:	cmp	w8, #0x1
  40d588:	b.eq	40d5c8 <printf@plt+0xc128>  // b.none
  40d58c:	cbnz	w8, 40d5fc <printf@plt+0xc15c>
  40d590:	ldr	w1, [x19, #12]
  40d594:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40d598:	add	x0, x0, #0x2f
  40d59c:	bl	4014a0 <printf@plt>
  40d5a0:	ldr	x0, [x19, #16]
  40d5a4:	ldr	x8, [x0]
  40d5a8:	ldr	x8, [x8, #48]
  40d5ac:	blr	x8
  40d5b0:	ldr	w1, [x19, #12]
  40d5b4:	ldr	x19, [sp, #16]
  40d5b8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40d5bc:	add	x0, x0, #0xb3
  40d5c0:	ldp	x29, x30, [sp], #32
  40d5c4:	b	4014a0 <printf@plt>
  40d5c8:	ldr	x1, [x19, #24]
  40d5cc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d5d0:	add	x0, x0, #0x426
  40d5d4:	bl	4014a0 <printf@plt>
  40d5d8:	ldr	x0, [x19, #16]
  40d5dc:	ldr	x8, [x0]
  40d5e0:	ldr	x8, [x8, #48]
  40d5e4:	blr	x8
  40d5e8:	ldr	x19, [sp, #16]
  40d5ec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d5f0:	add	x0, x0, #0x43d
  40d5f4:	ldp	x29, x30, [sp], #32
  40d5f8:	b	4014a0 <printf@plt>
  40d5fc:	ldr	x19, [sp, #16]
  40d600:	ldp	x29, x30, [sp], #32
  40d604:	ret
  40d608:	stp	x29, x30, [sp, #-32]!
  40d60c:	str	x19, [sp, #16]
  40d610:	mov	x19, x0
  40d614:	ldr	x0, [x0, #24]
  40d618:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40d61c:	add	x8, x8, #0xc10
  40d620:	mov	x29, sp
  40d624:	str	x8, [x19]
  40d628:	bl	401280 <free@plt>
  40d62c:	mov	x0, x19
  40d630:	ldr	x19, [sp, #16]
  40d634:	ldp	x29, x30, [sp], #32
  40d638:	b	4076c4 <printf@plt+0x6224>
  40d63c:	stp	x29, x30, [sp, #-32]!
  40d640:	str	x19, [sp, #16]
  40d644:	mov	x19, x0
  40d648:	ldr	x0, [x0, #24]
  40d64c:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40d650:	add	x8, x8, #0xc10
  40d654:	mov	x29, sp
  40d658:	str	x8, [x19]
  40d65c:	bl	401280 <free@plt>
  40d660:	mov	x0, x19
  40d664:	bl	4076c4 <printf@plt+0x6224>
  40d668:	mov	x0, x19
  40d66c:	ldr	x19, [sp, #16]
  40d670:	ldp	x29, x30, [sp], #32
  40d674:	b	412cf8 <_ZdlPv@@Base>
  40d678:	stp	x29, x30, [sp, #-32]!
  40d67c:	stp	x20, x19, [sp, #16]
  40d680:	mov	x29, sp
  40d684:	mov	x19, x0
  40d688:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d68c:	ldr	x0, [x20, #3416]
  40d690:	ldr	x2, [x19, #24]
  40d694:	adrp	x1, 419000 <_ZdlPvm@@Base+0x62fc>
  40d698:	add	x1, x1, #0x447
  40d69c:	bl	401230 <fprintf@plt>
  40d6a0:	ldr	x0, [x19, #16]
  40d6a4:	ldr	x8, [x0]
  40d6a8:	ldr	x8, [x8]
  40d6ac:	blr	x8
  40d6b0:	ldr	x3, [x20, #3416]
  40d6b4:	ldp	x20, x19, [sp, #16]
  40d6b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d6bc:	add	x0, x0, #0x244
  40d6c0:	mov	w1, #0x2                   	// #2
  40d6c4:	mov	w2, #0x1                   	// #1
  40d6c8:	ldp	x29, x30, [sp], #32
  40d6cc:	b	401430 <fwrite@plt>
  40d6d0:	stp	x29, x30, [sp, #-32]!
  40d6d4:	stp	x20, x19, [sp, #16]
  40d6d8:	mov	x29, sp
  40d6dc:	mov	x19, x1
  40d6e0:	mov	x1, x2
  40d6e4:	mov	x20, x0
  40d6e8:	bl	407694 <printf@plt+0x61f4>
  40d6ec:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40d6f0:	add	x8, x8, #0xc98
  40d6f4:	str	x8, [x20]
  40d6f8:	str	x19, [x20, #24]
  40d6fc:	ldp	x20, x19, [sp, #16]
  40d700:	ldp	x29, x30, [sp], #32
  40d704:	ret
  40d708:	stp	x29, x30, [sp, #-32]!
  40d70c:	str	x19, [sp, #16]
  40d710:	mov	x19, x0
  40d714:	ldr	x0, [x0, #24]
  40d718:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40d71c:	add	x8, x8, #0xc98
  40d720:	mov	x29, sp
  40d724:	str	x8, [x19]
  40d728:	bl	401280 <free@plt>
  40d72c:	mov	x0, x19
  40d730:	ldr	x19, [sp, #16]
  40d734:	ldp	x29, x30, [sp], #32
  40d738:	b	4076c4 <printf@plt+0x6224>
  40d73c:	stp	x29, x30, [sp, #-32]!
  40d740:	str	x19, [sp, #16]
  40d744:	mov	x19, x0
  40d748:	ldr	x0, [x0, #24]
  40d74c:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40d750:	add	x8, x8, #0xc98
  40d754:	mov	x29, sp
  40d758:	str	x8, [x19]
  40d75c:	bl	401280 <free@plt>
  40d760:	mov	x0, x19
  40d764:	bl	4076c4 <printf@plt+0x6224>
  40d768:	mov	x0, x19
  40d76c:	ldr	x19, [sp, #16]
  40d770:	ldp	x29, x30, [sp], #32
  40d774:	b	412cf8 <_ZdlPv@@Base>
  40d778:	stp	x29, x30, [sp, #-48]!
  40d77c:	stp	x22, x21, [sp, #16]
  40d780:	stp	x20, x19, [sp, #32]
  40d784:	mov	x29, sp
  40d788:	ldr	x8, [x0, #24]
  40d78c:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40d790:	ldr	x22, [x21, #3616]
  40d794:	mov	x19, x0
  40d798:	str	x8, [x21, #3616]
  40d79c:	ldr	w8, [x0, #12]
  40d7a0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d7a4:	mov	w20, w1
  40d7a8:	add	x0, x0, #0x452
  40d7ac:	mov	w1, w8
  40d7b0:	bl	4014a0 <printf@plt>
  40d7b4:	ldr	x1, [x19, #24]
  40d7b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d7bc:	add	x0, x0, #0x493
  40d7c0:	bl	4014a0 <printf@plt>
  40d7c4:	ldr	x0, [x19, #16]
  40d7c8:	mov	w1, w20
  40d7cc:	ldr	x8, [x0]
  40d7d0:	ldr	x8, [x8, #24]
  40d7d4:	blr	x8
  40d7d8:	str	x22, [x21, #3616]
  40d7dc:	ldr	w1, [x19, #12]
  40d7e0:	mov	w20, w0
  40d7e4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d7e8:	add	x0, x0, #0x463
  40d7ec:	bl	4014a0 <printf@plt>
  40d7f0:	ldr	x8, [x19, #16]
  40d7f4:	ldr	w1, [x19, #12]
  40d7f8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d7fc:	add	x0, x0, #0x677
  40d800:	ldr	w2, [x8, #12]
  40d804:	bl	4014a0 <printf@plt>
  40d808:	ldr	x8, [x19, #16]
  40d80c:	ldr	w1, [x19, #12]
  40d810:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d814:	add	x0, x0, #0x68b
  40d818:	ldr	w2, [x8, #12]
  40d81c:	bl	4014a0 <printf@plt>
  40d820:	ldr	x8, [x19, #16]
  40d824:	ldr	w1, [x19, #12]
  40d828:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d82c:	add	x0, x0, #0x69e
  40d830:	ldr	w2, [x8, #12]
  40d834:	bl	4014a0 <printf@plt>
  40d838:	mov	w0, w20
  40d83c:	ldp	x20, x19, [sp, #32]
  40d840:	ldp	x22, x21, [sp, #16]
  40d844:	ldp	x29, x30, [sp], #48
  40d848:	ret
  40d84c:	stp	x29, x30, [sp, #-48]!
  40d850:	str	x21, [sp, #16]
  40d854:	stp	x20, x19, [sp, #32]
  40d858:	mov	x29, sp
  40d85c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d860:	ldr	w8, [x8, #3472]
  40d864:	mov	x19, x0
  40d868:	cmp	w8, #0x1
  40d86c:	b.eq	40d8c0 <printf@plt+0xc420>  // b.none
  40d870:	cbnz	w8, 40d900 <printf@plt+0xc460>
  40d874:	ldr	x1, [x19, #24]
  40d878:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d87c:	add	x0, x0, #0x4eb
  40d880:	bl	4014a0 <printf@plt>
  40d884:	ldp	x0, x8, [x19, #16]
  40d888:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40d88c:	ldr	x21, [x20, #3616]
  40d890:	str	x8, [x20, #3616]
  40d894:	ldr	x8, [x0]
  40d898:	ldr	x8, [x8, #48]
  40d89c:	blr	x8
  40d8a0:	str	x21, [x20, #3616]
  40d8a4:	ldr	w1, [x19, #12]
  40d8a8:	ldp	x20, x19, [sp, #32]
  40d8ac:	ldr	x21, [sp, #16]
  40d8b0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d8b4:	add	x0, x0, #0x471
  40d8b8:	ldp	x29, x30, [sp], #48
  40d8bc:	b	4014a0 <printf@plt>
  40d8c0:	ldr	x8, [x19, #24]
  40d8c4:	ldrb	w8, [x8]
  40d8c8:	sub	w8, w8, #0x42
  40d8cc:	cmp	w8, #0x27
  40d8d0:	b.hi	40d910 <printf@plt+0xc470>  // b.pmore
  40d8d4:	adrp	x9, 418000 <_ZdlPvm@@Base+0x52fc>
  40d8d8:	add	x9, x9, #0x8a8
  40d8dc:	adr	x10, 40d8f4 <printf@plt+0xc454>
  40d8e0:	ldrb	w11, [x9, x8]
  40d8e4:	add	x10, x10, x11, lsl #2
  40d8e8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  40d8ec:	add	x1, x1, #0x8ac
  40d8f0:	br	x10
  40d8f4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  40d8f8:	add	x1, x1, #0x8a7
  40d8fc:	b	40d918 <printf@plt+0xc478>
  40d900:	ldp	x20, x19, [sp, #32]
  40d904:	ldr	x21, [sp, #16]
  40d908:	ldp	x29, x30, [sp], #48
  40d90c:	ret
  40d910:	adrp	x1, 419000 <_ZdlPvm@@Base+0x62fc>
  40d914:	add	x1, x1, #0x47e
  40d918:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d91c:	add	x0, x0, #0x485
  40d920:	bl	4014a0 <printf@plt>
  40d924:	ldr	x0, [x19, #16]
  40d928:	ldr	x8, [x0]
  40d92c:	ldr	x8, [x8, #48]
  40d930:	blr	x8
  40d934:	ldp	x20, x19, [sp, #32]
  40d938:	ldr	x21, [sp, #16]
  40d93c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40d940:	add	x0, x0, #0x43d
  40d944:	ldp	x29, x30, [sp], #48
  40d948:	b	4014a0 <printf@plt>
  40d94c:	stp	x29, x30, [sp, #-32]!
  40d950:	stp	x20, x19, [sp, #16]
  40d954:	mov	x29, sp
  40d958:	mov	x19, x0
  40d95c:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d960:	ldr	x0, [x20, #3416]
  40d964:	ldr	x2, [x19, #24]
  40d968:	adrp	x1, 419000 <_ZdlPvm@@Base+0x62fc>
  40d96c:	add	x1, x1, #0x49f
  40d970:	bl	401230 <fprintf@plt>
  40d974:	ldr	x0, [x19, #16]
  40d978:	ldr	x8, [x0]
  40d97c:	ldr	x8, [x8]
  40d980:	blr	x8
  40d984:	ldr	x3, [x20, #3416]
  40d988:	ldp	x20, x19, [sp, #16]
  40d98c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40d990:	add	x0, x0, #0x244
  40d994:	mov	w1, #0x2                   	// #2
  40d998:	mov	w2, #0x1                   	// #1
  40d99c:	ldp	x29, x30, [sp], #32
  40d9a0:	b	401430 <fwrite@plt>
  40d9a4:	stp	x29, x30, [sp, #-32]!
  40d9a8:	str	x19, [sp, #16]
  40d9ac:	mov	x29, sp
  40d9b0:	mov	x19, x0
  40d9b4:	bl	407694 <printf@plt+0x61f4>
  40d9b8:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40d9bc:	add	x8, x8, #0xd20
  40d9c0:	str	x8, [x19]
  40d9c4:	ldr	x19, [sp, #16]
  40d9c8:	ldp	x29, x30, [sp], #32
  40d9cc:	ret
  40d9d0:	stp	x29, x30, [sp, #-32]!
  40d9d4:	stp	x20, x19, [sp, #16]
  40d9d8:	mov	x29, sp
  40d9dc:	mov	x19, x0
  40d9e0:	ldr	x0, [x0, #16]
  40d9e4:	ldr	x8, [x0]
  40d9e8:	ldr	x8, [x8, #24]
  40d9ec:	blr	x8
  40d9f0:	ldr	x8, [x19, #16]
  40d9f4:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40d9f8:	ldr	w1, [x19, #12]
  40d9fc:	ldr	w3, [x9, #392]
  40da00:	ldr	w2, [x8, #12]
  40da04:	mov	w20, w0
  40da08:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40da0c:	add	x0, x0, #0x4aa
  40da10:	bl	4014a0 <printf@plt>
  40da14:	ldr	x8, [x19, #16]
  40da18:	ldr	w1, [x19, #12]
  40da1c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40da20:	add	x0, x0, #0x68b
  40da24:	ldr	w2, [x8, #12]
  40da28:	bl	4014a0 <printf@plt>
  40da2c:	ldr	x8, [x19, #16]
  40da30:	ldr	w1, [x19, #12]
  40da34:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40da38:	add	x0, x0, #0x69e
  40da3c:	ldr	w2, [x8, #12]
  40da40:	bl	4014a0 <printf@plt>
  40da44:	mov	w0, w20
  40da48:	ldp	x20, x19, [sp, #16]
  40da4c:	ldp	x29, x30, [sp], #32
  40da50:	ret
  40da54:	stp	x29, x30, [sp, #-32]!
  40da58:	str	x19, [sp, #16]
  40da5c:	mov	x29, sp
  40da60:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40da64:	ldr	w8, [x8, #3472]
  40da68:	mov	x19, x0
  40da6c:	cmp	w8, #0x1
  40da70:	b.eq	40dac8 <printf@plt+0xc628>  // b.none
  40da74:	cbnz	w8, 40daf8 <printf@plt+0xc658>
  40da78:	ldr	x0, [x19, #16]
  40da7c:	ldr	x8, [x0]
  40da80:	ldr	x8, [x8, #48]
  40da84:	blr	x8
  40da88:	ldr	x8, [x19, #16]
  40da8c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40da90:	add	x0, x0, #0x4c2
  40da94:	ldr	w1, [x8, #12]
  40da98:	bl	4014a0 <printf@plt>
  40da9c:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40daa0:	ldr	w1, [x8, #392]
  40daa4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40daa8:	add	x0, x0, #0x76f
  40daac:	bl	4014a0 <printf@plt>
  40dab0:	ldr	x0, [x19, #16]
  40dab4:	ldr	x19, [sp, #16]
  40dab8:	ldr	x8, [x0]
  40dabc:	ldr	x1, [x8, #48]
  40dac0:	ldp	x29, x30, [sp], #32
  40dac4:	br	x1
  40dac8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40dacc:	add	x0, x0, #0x4d1
  40dad0:	bl	4014a0 <printf@plt>
  40dad4:	ldr	x0, [x19, #16]
  40dad8:	ldr	x8, [x0]
  40dadc:	ldr	x8, [x8, #48]
  40dae0:	blr	x8
  40dae4:	ldr	x19, [sp, #16]
  40dae8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40daec:	add	x0, x0, #0x43d
  40daf0:	ldp	x29, x30, [sp], #32
  40daf4:	b	4014a0 <printf@plt>
  40daf8:	ldr	x19, [sp, #16]
  40dafc:	ldp	x29, x30, [sp], #32
  40db00:	ret
  40db04:	stp	x29, x30, [sp, #-32]!
  40db08:	stp	x20, x19, [sp, #16]
  40db0c:	mov	x29, sp
  40db10:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40db14:	ldr	x3, [x20, #3416]
  40db18:	mov	x19, x0
  40db1c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40db20:	add	x0, x0, #0x4f6
  40db24:	mov	w1, #0x6                   	// #6
  40db28:	mov	w2, #0x1                   	// #1
  40db2c:	bl	401430 <fwrite@plt>
  40db30:	ldr	x0, [x19, #16]
  40db34:	ldr	x8, [x0]
  40db38:	ldr	x8, [x8]
  40db3c:	blr	x8
  40db40:	ldr	x3, [x20, #3416]
  40db44:	ldp	x20, x19, [sp, #16]
  40db48:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40db4c:	add	x0, x0, #0x244
  40db50:	mov	w1, #0x2                   	// #2
  40db54:	mov	w2, #0x1                   	// #1
  40db58:	ldp	x29, x30, [sp], #32
  40db5c:	b	401430 <fwrite@plt>
  40db60:	stp	x29, x30, [sp, #-32]!
  40db64:	stp	x20, x19, [sp, #16]
  40db68:	mov	x29, sp
  40db6c:	mov	w19, w1
  40db70:	mov	x1, x2
  40db74:	mov	x20, x0
  40db78:	bl	407694 <printf@plt+0x61f4>
  40db7c:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40db80:	add	x8, x8, #0xda8
  40db84:	str	x8, [x20]
  40db88:	str	w19, [x20, #24]
  40db8c:	ldp	x20, x19, [sp, #16]
  40db90:	ldp	x29, x30, [sp], #32
  40db94:	ret
  40db98:	stp	x29, x30, [sp, #-32]!
  40db9c:	stp	x20, x19, [sp, #16]
  40dba0:	mov	x29, sp
  40dba4:	mov	x19, x0
  40dba8:	ldr	x0, [x0, #16]
  40dbac:	ldr	x8, [x0]
  40dbb0:	ldr	x8, [x8, #24]
  40dbb4:	blr	x8
  40dbb8:	ldr	x8, [x19, #16]
  40dbbc:	ldr	w1, [x19, #12]
  40dbc0:	mov	w20, w0
  40dbc4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40dbc8:	ldr	w2, [x8, #12]
  40dbcc:	add	x0, x0, #0x677
  40dbd0:	bl	4014a0 <printf@plt>
  40dbd4:	ldr	w2, [x19, #24]
  40dbd8:	ldr	w1, [x19, #12]
  40dbdc:	cmp	w2, #0x1
  40dbe0:	b.lt	40dc04 <printf@plt+0xc764>  // b.tstop
  40dbe4:	ldr	x8, [x19, #16]
  40dbe8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40dbec:	add	x0, x0, #0x4fd
  40dbf0:	ldr	w3, [x8, #12]
  40dbf4:	bl	4014a0 <printf@plt>
  40dbf8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40dbfc:	add	x0, x0, #0x69e
  40dc00:	b	40dc24 <printf@plt+0xc784>
  40dc04:	ldr	x8, [x19, #16]
  40dc08:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40dc0c:	neg	w2, w2
  40dc10:	add	x0, x0, #0x514
  40dc14:	ldr	w3, [x8, #12]
  40dc18:	bl	4014a0 <printf@plt>
  40dc1c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40dc20:	add	x0, x0, #0x68b
  40dc24:	ldr	x8, [x19, #16]
  40dc28:	ldr	w1, [x19, #12]
  40dc2c:	ldr	w2, [x8, #12]
  40dc30:	bl	4014a0 <printf@plt>
  40dc34:	mov	w0, w20
  40dc38:	ldp	x20, x19, [sp, #16]
  40dc3c:	ldp	x29, x30, [sp], #32
  40dc40:	ret
  40dc44:	stp	x29, x30, [sp, #-32]!
  40dc48:	stp	x20, x19, [sp, #16]
  40dc4c:	mov	x29, sp
  40dc50:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40dc54:	ldr	w8, [x8, #3472]
  40dc58:	mov	x19, x0
  40dc5c:	cmp	w8, #0x1
  40dc60:	b.eq	40dca4 <printf@plt+0xc804>  // b.none
  40dc64:	cbnz	w8, 40dcc8 <printf@plt+0xc828>
  40dc68:	ldr	w8, [x19, #24]
  40dc6c:	adrp	x20, 417000 <_ZdlPvm@@Base+0x42fc>
  40dc70:	add	x20, x20, #0x492
  40dc74:	mov	x0, x20
  40dc78:	neg	w1, w8
  40dc7c:	bl	4014a0 <printf@plt>
  40dc80:	ldr	x0, [x19, #16]
  40dc84:	ldr	x8, [x0]
  40dc88:	ldr	x8, [x8, #48]
  40dc8c:	blr	x8
  40dc90:	ldr	w1, [x19, #24]
  40dc94:	mov	x0, x20
  40dc98:	ldp	x20, x19, [sp, #16]
  40dc9c:	ldp	x29, x30, [sp], #32
  40dca0:	b	4014a0 <printf@plt>
  40dca4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40dca8:	add	x0, x0, #0x52e
  40dcac:	bl	4014a0 <printf@plt>
  40dcb0:	ldr	x0, [x19, #16]
  40dcb4:	ldp	x20, x19, [sp, #16]
  40dcb8:	ldr	x8, [x0]
  40dcbc:	ldr	x1, [x8, #48]
  40dcc0:	ldp	x29, x30, [sp], #32
  40dcc4:	br	x1
  40dcc8:	ldp	x20, x19, [sp, #16]
  40dccc:	ldp	x29, x30, [sp], #32
  40dcd0:	ret
  40dcd4:	stp	x29, x30, [sp, #-32]!
  40dcd8:	stp	x20, x19, [sp, #16]
  40dcdc:	mov	x29, sp
  40dce0:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40dce4:	mov	x19, x0
  40dce8:	ldr	w2, [x0, #24]
  40dcec:	ldr	x0, [x20, #3416]
  40dcf0:	tbnz	w2, #31, 40dd00 <printf@plt+0xc860>
  40dcf4:	adrp	x1, 419000 <_ZdlPvm@@Base+0x62fc>
  40dcf8:	add	x1, x1, #0x571
  40dcfc:	b	40dd0c <printf@plt+0xc86c>
  40dd00:	adrp	x1, 419000 <_ZdlPvm@@Base+0x62fc>
  40dd04:	neg	w2, w2
  40dd08:	add	x1, x1, #0x57a
  40dd0c:	bl	401230 <fprintf@plt>
  40dd10:	ldr	x0, [x19, #16]
  40dd14:	ldr	x8, [x0]
  40dd18:	ldr	x8, [x8]
  40dd1c:	blr	x8
  40dd20:	ldr	x3, [x20, #3416]
  40dd24:	ldp	x20, x19, [sp, #16]
  40dd28:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40dd2c:	add	x0, x0, #0x244
  40dd30:	mov	w1, #0x2                   	// #2
  40dd34:	mov	w2, #0x1                   	// #1
  40dd38:	ldp	x29, x30, [sp], #32
  40dd3c:	b	401430 <fwrite@plt>
  40dd40:	stp	x29, x30, [sp, #-32]!
  40dd44:	stp	x20, x19, [sp, #16]
  40dd48:	mov	x29, sp
  40dd4c:	mov	w19, w1
  40dd50:	mov	x1, x2
  40dd54:	mov	x20, x0
  40dd58:	bl	407694 <printf@plt+0x61f4>
  40dd5c:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40dd60:	add	x8, x8, #0xe30
  40dd64:	str	x8, [x20]
  40dd68:	str	w19, [x20, #24]
  40dd6c:	ldp	x20, x19, [sp, #16]
  40dd70:	ldp	x29, x30, [sp], #32
  40dd74:	ret
  40dd78:	stp	x29, x30, [sp, #-32]!
  40dd7c:	stp	x20, x19, [sp, #16]
  40dd80:	mov	x29, sp
  40dd84:	mov	x19, x0
  40dd88:	ldr	x0, [x0, #16]
  40dd8c:	ldr	x8, [x0]
  40dd90:	ldr	x8, [x8, #24]
  40dd94:	blr	x8
  40dd98:	ldr	x8, [x19, #16]
  40dd9c:	ldr	w1, [x19, #12]
  40dda0:	ldr	w3, [x19, #24]
  40dda4:	mov	w20, w0
  40dda8:	ldr	w2, [x8, #12]
  40ddac:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ddb0:	add	x0, x0, #0x4aa
  40ddb4:	bl	4014a0 <printf@plt>
  40ddb8:	ldr	x8, [x19, #16]
  40ddbc:	ldr	w1, [x19, #12]
  40ddc0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40ddc4:	add	x0, x0, #0x68b
  40ddc8:	ldr	w2, [x8, #12]
  40ddcc:	bl	4014a0 <printf@plt>
  40ddd0:	ldr	x8, [x19, #16]
  40ddd4:	ldr	w1, [x19, #12]
  40ddd8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40dddc:	add	x0, x0, #0x69e
  40dde0:	ldr	w2, [x8, #12]
  40dde4:	bl	4014a0 <printf@plt>
  40dde8:	cbz	w20, 40ddfc <printf@plt+0xc95c>
  40ddec:	ldr	w1, [x19, #24]
  40ddf0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ddf4:	add	x0, x0, #0x585
  40ddf8:	bl	4014a0 <printf@plt>
  40ddfc:	mov	w0, w20
  40de00:	ldp	x20, x19, [sp, #16]
  40de04:	ldp	x29, x30, [sp], #32
  40de08:	ret
  40de0c:	stp	x29, x30, [sp, #-32]!
  40de10:	str	x19, [sp, #16]
  40de14:	mov	x29, sp
  40de18:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40de1c:	ldr	w8, [x8, #3472]
  40de20:	mov	x19, x0
  40de24:	cmp	w8, #0x1
  40de28:	b.eq	40de44 <printf@plt+0xc9a4>  // b.none
  40de2c:	cbnz	w8, 40de68 <printf@plt+0xc9c8>
  40de30:	ldr	w1, [x19, #24]
  40de34:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40de38:	add	x0, x0, #0x76f
  40de3c:	bl	4014a0 <printf@plt>
  40de40:	b	40de50 <printf@plt+0xc9b0>
  40de44:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40de48:	add	x0, x0, #0x595
  40de4c:	bl	4014a0 <printf@plt>
  40de50:	ldr	x0, [x19, #16]
  40de54:	ldr	x19, [sp, #16]
  40de58:	ldr	x8, [x0]
  40de5c:	ldr	x1, [x8, #48]
  40de60:	ldp	x29, x30, [sp], #32
  40de64:	br	x1
  40de68:	ldr	x19, [sp, #16]
  40de6c:	ldp	x29, x30, [sp], #32
  40de70:	ret
  40de74:	stp	x29, x30, [sp, #-32]!
  40de78:	stp	x20, x19, [sp, #16]
  40de7c:	mov	x29, sp
  40de80:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40de84:	mov	x19, x0
  40de88:	ldr	w2, [x0, #24]
  40de8c:	ldr	x0, [x20, #3416]
  40de90:	tbnz	w2, #31, 40dea0 <printf@plt+0xca00>
  40de94:	adrp	x1, 419000 <_ZdlPvm@@Base+0x62fc>
  40de98:	add	x1, x1, #0x5d9
  40de9c:	b	40deac <printf@plt+0xca0c>
  40dea0:	adrp	x1, 419000 <_ZdlPvm@@Base+0x62fc>
  40dea4:	neg	w2, w2
  40dea8:	add	x1, x1, #0x5e3
  40deac:	bl	401230 <fprintf@plt>
  40deb0:	ldr	x0, [x19, #16]
  40deb4:	ldr	x8, [x0]
  40deb8:	ldr	x8, [x8]
  40debc:	blr	x8
  40dec0:	ldr	x3, [x20, #3416]
  40dec4:	ldp	x20, x19, [sp, #16]
  40dec8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40decc:	add	x0, x0, #0x244
  40ded0:	mov	w1, #0x2                   	// #2
  40ded4:	mov	w2, #0x1                   	// #1
  40ded8:	ldp	x29, x30, [sp], #32
  40dedc:	b	401430 <fwrite@plt>
  40dee0:	stp	x29, x30, [sp, #-32]!
  40dee4:	str	x19, [sp, #16]
  40dee8:	mov	x29, sp
  40deec:	mov	x19, x0
  40def0:	bl	407694 <printf@plt+0x61f4>
  40def4:	adrp	x8, 418000 <_ZdlPvm@@Base+0x52fc>
  40def8:	add	x8, x8, #0xeb8
  40defc:	str	x8, [x19]
  40df00:	ldr	x19, [sp, #16]
  40df04:	ldp	x29, x30, [sp], #32
  40df08:	ret
  40df0c:	stp	x29, x30, [sp, #-32]!
  40df10:	stp	x20, x19, [sp, #16]
  40df14:	mov	x29, sp
  40df18:	mov	x19, x0
  40df1c:	ldr	x0, [x0, #16]
  40df20:	ldr	x8, [x0]
  40df24:	ldr	x8, [x8, #24]
  40df28:	blr	x8
  40df2c:	ldr	x8, [x19, #16]
  40df30:	ldr	w1, [x19, #12]
  40df34:	mov	w20, w0
  40df38:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40df3c:	ldr	w2, [x8, #12]
  40df40:	add	x0, x0, #0x677
  40df44:	bl	4014a0 <printf@plt>
  40df48:	ldr	x8, [x19, #16]
  40df4c:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40df50:	ldr	w1, [x19, #12]
  40df54:	ldr	w4, [x9, #452]
  40df58:	ldr	w2, [x8, #12]
  40df5c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40df60:	add	x0, x0, #0x5ee
  40df64:	mov	w3, w2
  40df68:	bl	4014a0 <printf@plt>
  40df6c:	ldr	x8, [x19, #16]
  40df70:	ldr	w1, [x19, #12]
  40df74:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40df78:	add	x0, x0, #0x610
  40df7c:	ldr	w2, [x8, #12]
  40df80:	mov	w3, w1
  40df84:	bl	4014a0 <printf@plt>
  40df88:	ldr	x8, [x19, #16]
  40df8c:	ldr	w1, [x19, #12]
  40df90:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40df94:	add	x0, x0, #0x62f
  40df98:	ldr	w2, [x8, #12]
  40df9c:	mov	w3, w1
  40dfa0:	bl	4014a0 <printf@plt>
  40dfa4:	mov	w0, w20
  40dfa8:	ldp	x20, x19, [sp, #16]
  40dfac:	ldp	x29, x30, [sp], #32
  40dfb0:	ret
  40dfb4:	stp	x29, x30, [sp, #-32]!
  40dfb8:	stp	x20, x19, [sp, #16]
  40dfbc:	mov	x29, sp
  40dfc0:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40dfc4:	ldr	w8, [x20, #3472]
  40dfc8:	mov	x19, x0
  40dfcc:	cbnz	w8, 40dfe0 <printf@plt+0xcb40>
  40dfd0:	ldr	w1, [x19, #12]
  40dfd4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40dfd8:	add	x0, x0, #0x44
  40dfdc:	bl	4014a0 <printf@plt>
  40dfe0:	ldr	x0, [x19, #16]
  40dfe4:	ldr	x8, [x0]
  40dfe8:	ldr	x8, [x8, #48]
  40dfec:	blr	x8
  40dff0:	ldr	w8, [x20, #3472]
  40dff4:	cbz	w8, 40e004 <printf@plt+0xcb64>
  40dff8:	ldp	x20, x19, [sp, #16]
  40dffc:	ldp	x29, x30, [sp], #32
  40e000:	ret
  40e004:	ldr	w1, [x19, #12]
  40e008:	ldp	x20, x19, [sp, #16]
  40e00c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e010:	add	x0, x0, #0x64e
  40e014:	ldp	x29, x30, [sp], #32
  40e018:	b	4014a0 <printf@plt>
  40e01c:	stp	x29, x30, [sp, #-32]!
  40e020:	stp	x20, x19, [sp, #16]
  40e024:	mov	x29, sp
  40e028:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e02c:	ldr	x3, [x20, #3416]
  40e030:	mov	x19, x0
  40e034:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e038:	add	x0, x0, #0x65c
  40e03c:	mov	w1, #0xa                   	// #10
  40e040:	mov	w2, #0x1                   	// #1
  40e044:	bl	401430 <fwrite@plt>
  40e048:	ldr	x0, [x19, #16]
  40e04c:	ldr	x8, [x0]
  40e050:	ldr	x8, [x8]
  40e054:	blr	x8
  40e058:	ldr	x3, [x20, #3416]
  40e05c:	ldp	x20, x19, [sp, #16]
  40e060:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40e064:	add	x0, x0, #0x244
  40e068:	mov	w1, #0x2                   	// #2
  40e06c:	mov	w2, #0x1                   	// #1
  40e070:	ldp	x29, x30, [sp], #32
  40e074:	b	401430 <fwrite@plt>
  40e078:	stp	x29, x30, [sp, #-32]!
  40e07c:	str	x19, [sp, #16]
  40e080:	mov	x29, sp
  40e084:	mov	x19, x0
  40e088:	bl	407bd8 <printf@plt+0x6738>
  40e08c:	mov	x0, x19
  40e090:	ldr	x19, [sp, #16]
  40e094:	ldp	x29, x30, [sp], #32
  40e098:	b	412cf8 <_ZdlPv@@Base>
  40e09c:	stp	x29, x30, [sp, #-32]!
  40e0a0:	str	x19, [sp, #16]
  40e0a4:	mov	x29, sp
  40e0a8:	mov	x19, x0
  40e0ac:	bl	4076c4 <printf@plt+0x6224>
  40e0b0:	mov	x0, x19
  40e0b4:	ldr	x19, [sp, #16]
  40e0b8:	ldp	x29, x30, [sp], #32
  40e0bc:	b	412cf8 <_ZdlPv@@Base>
  40e0c0:	stp	x29, x30, [sp, #-32]!
  40e0c4:	str	x19, [sp, #16]
  40e0c8:	mov	x29, sp
  40e0cc:	mov	x19, x0
  40e0d0:	bl	407bd8 <printf@plt+0x6738>
  40e0d4:	mov	x0, x19
  40e0d8:	ldr	x19, [sp, #16]
  40e0dc:	ldp	x29, x30, [sp], #32
  40e0e0:	b	412cf8 <_ZdlPv@@Base>
  40e0e4:	stp	x29, x30, [sp, #-32]!
  40e0e8:	str	x19, [sp, #16]
  40e0ec:	mov	x29, sp
  40e0f0:	mov	x19, x0
  40e0f4:	bl	4076c4 <printf@plt+0x6224>
  40e0f8:	mov	x0, x19
  40e0fc:	ldr	x19, [sp, #16]
  40e100:	ldp	x29, x30, [sp], #32
  40e104:	b	412cf8 <_ZdlPv@@Base>
  40e108:	stp	x29, x30, [sp, #-32]!
  40e10c:	str	x19, [sp, #16]
  40e110:	mov	x29, sp
  40e114:	mov	x19, x0
  40e118:	bl	4076c4 <printf@plt+0x6224>
  40e11c:	mov	x0, x19
  40e120:	ldr	x19, [sp, #16]
  40e124:	ldp	x29, x30, [sp], #32
  40e128:	b	412cf8 <_ZdlPv@@Base>
  40e12c:	stp	x29, x30, [sp, #-32]!
  40e130:	str	x19, [sp, #16]
  40e134:	mov	x29, sp
  40e138:	mov	x19, x0
  40e13c:	bl	4076c4 <printf@plt+0x6224>
  40e140:	mov	x0, x19
  40e144:	ldr	x19, [sp, #16]
  40e148:	ldp	x29, x30, [sp], #32
  40e14c:	b	412cf8 <_ZdlPv@@Base>
  40e150:	stp	x29, x30, [sp, #-32]!
  40e154:	str	x19, [sp, #16]
  40e158:	mov	x29, sp
  40e15c:	mov	x19, x0
  40e160:	bl	4076c4 <printf@plt+0x6224>
  40e164:	mov	x0, x19
  40e168:	ldr	x19, [sp, #16]
  40e16c:	ldp	x29, x30, [sp], #32
  40e170:	b	412cf8 <_ZdlPv@@Base>
  40e174:	stp	x29, x30, [sp, #-32]!
  40e178:	str	x19, [sp, #16]
  40e17c:	mov	x29, sp
  40e180:	mov	x19, x0
  40e184:	bl	4076c4 <printf@plt+0x6224>
  40e188:	mov	x0, x19
  40e18c:	ldr	x19, [sp, #16]
  40e190:	ldp	x29, x30, [sp], #32
  40e194:	b	412cf8 <_ZdlPv@@Base>
  40e198:	stp	x29, x30, [sp, #-48]!
  40e19c:	stp	x22, x21, [sp, #16]
  40e1a0:	stp	x20, x19, [sp, #32]
  40e1a4:	mov	x29, sp
  40e1a8:	mov	x20, x2
  40e1ac:	mov	x19, x1
  40e1b0:	mov	x21, x0
  40e1b4:	cbz	x0, 40e1cc <printf@plt+0xcd2c>
  40e1b8:	ldrb	w8, [x21]
  40e1bc:	cbnz	w8, 40e1cc <printf@plt+0xcd2c>
  40e1c0:	mov	x0, x21
  40e1c4:	bl	401390 <_ZdaPv@plt>
  40e1c8:	mov	x21, xzr
  40e1cc:	cbz	x20, 40e1e4 <printf@plt+0xcd44>
  40e1d0:	ldrb	w8, [x20]
  40e1d4:	cbnz	w8, 40e1e4 <printf@plt+0xcd44>
  40e1d8:	mov	x0, x20
  40e1dc:	bl	401390 <_ZdaPv@plt>
  40e1e0:	mov	x20, xzr
  40e1e4:	mov	w0, #0x28                  	// #40
  40e1e8:	bl	412c54 <_Znwm@@Base>
  40e1ec:	mov	x22, x0
  40e1f0:	bl	407064 <printf@plt+0x5bc4>
  40e1f4:	adrp	x8, 419000 <_ZdlPvm@@Base+0x62fc>
  40e1f8:	add	x8, x8, #0xf60
  40e1fc:	stp	x21, x20, [x22, #16]
  40e200:	str	x8, [x22]
  40e204:	str	x19, [x22, #32]
  40e208:	mov	x0, x22
  40e20c:	ldp	x20, x19, [sp, #32]
  40e210:	ldp	x22, x21, [sp, #16]
  40e214:	ldp	x29, x30, [sp], #48
  40e218:	ret
  40e21c:	mov	x19, x0
  40e220:	mov	x0, x22
  40e224:	bl	412cf8 <_ZdlPv@@Base>
  40e228:	mov	x0, x19
  40e22c:	bl	401440 <_Unwind_Resume@plt>
  40e230:	stp	x29, x30, [sp, #-48]!
  40e234:	stp	x22, x21, [sp, #16]
  40e238:	stp	x20, x19, [sp, #32]
  40e23c:	mov	x29, sp
  40e240:	mov	x19, x3
  40e244:	mov	x20, x2
  40e248:	mov	x21, x1
  40e24c:	mov	x22, x0
  40e250:	bl	407064 <printf@plt+0x5bc4>
  40e254:	adrp	x8, 419000 <_ZdlPvm@@Base+0x62fc>
  40e258:	add	x8, x8, #0xf60
  40e25c:	stp	x21, x19, [x22, #16]
  40e260:	str	x8, [x22]
  40e264:	str	x20, [x22, #32]
  40e268:	ldp	x20, x19, [sp, #32]
  40e26c:	ldp	x22, x21, [sp, #16]
  40e270:	ldp	x29, x30, [sp], #48
  40e274:	ret
  40e278:	stp	x29, x30, [sp, #-32]!
  40e27c:	str	x19, [sp, #16]
  40e280:	mov	x19, x0
  40e284:	ldr	x0, [x0, #16]
  40e288:	adrp	x8, 419000 <_ZdlPvm@@Base+0x62fc>
  40e28c:	add	x8, x8, #0xf60
  40e290:	mov	x29, sp
  40e294:	str	x8, [x19]
  40e298:	cbz	x0, 40e2a0 <printf@plt+0xce00>
  40e29c:	bl	401390 <_ZdaPv@plt>
  40e2a0:	ldr	x0, [x19, #24]
  40e2a4:	cbz	x0, 40e2ac <printf@plt+0xce0c>
  40e2a8:	bl	401390 <_ZdaPv@plt>
  40e2ac:	ldr	x0, [x19, #32]
  40e2b0:	cbz	x0, 40e2c0 <printf@plt+0xce20>
  40e2b4:	ldr	x8, [x0]
  40e2b8:	ldr	x8, [x8, #16]
  40e2bc:	blr	x8
  40e2c0:	mov	x0, x19
  40e2c4:	ldr	x19, [sp, #16]
  40e2c8:	ldp	x29, x30, [sp], #32
  40e2cc:	b	407bd8 <printf@plt+0x6738>
  40e2d0:	stp	x29, x30, [sp, #-32]!
  40e2d4:	str	x19, [sp, #16]
  40e2d8:	mov	x19, x0
  40e2dc:	ldr	x0, [x0, #16]
  40e2e0:	adrp	x8, 419000 <_ZdlPvm@@Base+0x62fc>
  40e2e4:	add	x8, x8, #0xf60
  40e2e8:	mov	x29, sp
  40e2ec:	str	x8, [x19]
  40e2f0:	cbz	x0, 40e2f8 <printf@plt+0xce58>
  40e2f4:	bl	401390 <_ZdaPv@plt>
  40e2f8:	ldr	x0, [x19, #24]
  40e2fc:	cbz	x0, 40e304 <printf@plt+0xce64>
  40e300:	bl	401390 <_ZdaPv@plt>
  40e304:	ldr	x0, [x19, #32]
  40e308:	cbz	x0, 40e318 <printf@plt+0xce78>
  40e30c:	ldr	x8, [x0]
  40e310:	ldr	x8, [x8, #16]
  40e314:	blr	x8
  40e318:	mov	x0, x19
  40e31c:	bl	407bd8 <printf@plt+0x6738>
  40e320:	mov	x0, x19
  40e324:	ldr	x19, [sp, #16]
  40e328:	ldp	x29, x30, [sp], #32
  40e32c:	b	412cf8 <_ZdlPv@@Base>
  40e330:	stp	x29, x30, [sp, #-32]!
  40e334:	stp	x20, x19, [sp, #16]
  40e338:	mov	x29, sp
  40e33c:	mov	x19, x0
  40e340:	ldr	x0, [x0, #32]
  40e344:	ldr	x8, [x0]
  40e348:	ldr	x8, [x8, #24]
  40e34c:	blr	x8
  40e350:	ldr	x8, [x19, #32]
  40e354:	ldr	w1, [x19, #12]
  40e358:	mov	w20, w0
  40e35c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40e360:	ldr	w2, [x8, #12]
  40e364:	add	x0, x0, #0x677
  40e368:	bl	4014a0 <printf@plt>
  40e36c:	ldr	x8, [x19, #32]
  40e370:	ldr	w1, [x19, #12]
  40e374:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40e378:	add	x0, x0, #0x68b
  40e37c:	ldr	w2, [x8, #12]
  40e380:	bl	4014a0 <printf@plt>
  40e384:	ldr	x8, [x19, #32]
  40e388:	ldr	w1, [x19, #12]
  40e38c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40e390:	add	x0, x0, #0x69e
  40e394:	ldr	w2, [x8, #12]
  40e398:	bl	4014a0 <printf@plt>
  40e39c:	ldr	x8, [x19, #32]
  40e3a0:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40e3a4:	ldr	w2, [x9, #452]
  40e3a8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e3ac:	ldr	w1, [x8, #12]
  40e3b0:	add	x0, x0, #0x93b
  40e3b4:	mov	w4, w2
  40e3b8:	mov	w3, w1
  40e3bc:	bl	4014a0 <printf@plt>
  40e3c0:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40e3c4:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40e3c8:	ldr	w1, [x8, #408]
  40e3cc:	ldr	w2, [x9, #412]
  40e3d0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e3d4:	add	x0, x0, #0x964
  40e3d8:	bl	4014a0 <printf@plt>
  40e3dc:	ldr	x0, [x19, #16]
  40e3e0:	cbz	x0, 40e410 <printf@plt+0xcf70>
  40e3e4:	ldr	w1, [x19, #12]
  40e3e8:	mov	w2, #0x1                   	// #1
  40e3ec:	bl	40e444 <printf@plt+0xcfa4>
  40e3f0:	ldr	w1, [x19, #12]
  40e3f4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e3f8:	add	x0, x0, #0x997
  40e3fc:	bl	4014a0 <printf@plt>
  40e400:	cbz	w20, 40e410 <printf@plt+0xcf70>
  40e404:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e408:	add	x0, x0, #0xdf7
  40e40c:	bl	401210 <puts@plt>
  40e410:	ldr	x0, [x19, #24]
  40e414:	cbz	x0, 40e434 <printf@plt+0xcf94>
  40e418:	ldr	w1, [x19, #12]
  40e41c:	mov	w2, #0x2                   	// #2
  40e420:	bl	40e444 <printf@plt+0xcfa4>
  40e424:	ldr	w1, [x19, #12]
  40e428:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e42c:	add	x0, x0, #0x9a8
  40e430:	bl	4014a0 <printf@plt>
  40e434:	mov	w0, w20
  40e438:	ldp	x20, x19, [sp, #16]
  40e43c:	ldp	x29, x30, [sp], #32
  40e440:	ret
  40e444:	sub	sp, sp, #0x150
  40e448:	stp	x29, x30, [sp, #256]
  40e44c:	stp	x28, x25, [sp, #272]
  40e450:	stp	x24, x23, [sp, #288]
  40e454:	stp	x22, x21, [sp, #304]
  40e458:	stp	x20, x19, [sp, #320]
  40e45c:	add	x29, sp, #0x100
  40e460:	mov	x20, x0
  40e464:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e468:	add	x0, x0, #0xe0e
  40e46c:	mov	w21, w2
  40e470:	mov	w19, w1
  40e474:	bl	401210 <puts@plt>
  40e478:	mov	x0, x20
  40e47c:	bl	401220 <strlen@plt>
  40e480:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e484:	ldr	x1, [x8, #2008]
  40e488:	sxtw	x22, w0
  40e48c:	mov	x0, x20
  40e490:	mov	x2, x22
  40e494:	bl	401330 <strncmp@plt>
  40e498:	cbz	w0, 40e668 <printf@plt+0xd1c8>
  40e49c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e4a0:	ldr	x1, [x8, #2072]
  40e4a4:	mov	x0, x20
  40e4a8:	mov	x2, x22
  40e4ac:	bl	401330 <strncmp@plt>
  40e4b0:	cbz	w0, 40e680 <printf@plt+0xd1e0>
  40e4b4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e4b8:	ldr	x1, [x8, #2136]
  40e4bc:	mov	x0, x20
  40e4c0:	mov	x2, x22
  40e4c4:	bl	401330 <strncmp@plt>
  40e4c8:	cbz	w0, 40e698 <printf@plt+0xd1f8>
  40e4cc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e4d0:	ldr	x1, [x8, #2200]
  40e4d4:	mov	x0, x20
  40e4d8:	mov	x2, x22
  40e4dc:	bl	401330 <strncmp@plt>
  40e4e0:	cbz	w0, 40e6b0 <printf@plt+0xd210>
  40e4e4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e4e8:	ldr	x1, [x8, #2264]
  40e4ec:	mov	x0, x20
  40e4f0:	mov	x2, x22
  40e4f4:	bl	401330 <strncmp@plt>
  40e4f8:	cbz	w0, 40e6c8 <printf@plt+0xd228>
  40e4fc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e500:	ldr	x1, [x8, #2328]
  40e504:	mov	x0, x20
  40e508:	mov	x2, x22
  40e50c:	bl	401330 <strncmp@plt>
  40e510:	cbz	w0, 40e6e0 <printf@plt+0xd240>
  40e514:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e518:	ldr	x1, [x8, #2392]
  40e51c:	mov	x0, x20
  40e520:	mov	x2, x22
  40e524:	bl	401330 <strncmp@plt>
  40e528:	cbz	w0, 40e6f8 <printf@plt+0xd258>
  40e52c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e530:	ldr	x1, [x8, #2456]
  40e534:	mov	x0, x20
  40e538:	mov	x2, x22
  40e53c:	bl	401330 <strncmp@plt>
  40e540:	cbz	w0, 40e710 <printf@plt+0xd270>
  40e544:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e548:	ldr	x1, [x8, #2520]
  40e54c:	mov	x0, x20
  40e550:	mov	x2, x22
  40e554:	bl	401330 <strncmp@plt>
  40e558:	cbz	w0, 40e728 <printf@plt+0xd288>
  40e55c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e560:	ldr	x1, [x8, #2584]
  40e564:	mov	x0, x20
  40e568:	mov	x2, x22
  40e56c:	bl	401330 <strncmp@plt>
  40e570:	cbz	w0, 40e740 <printf@plt+0xd2a0>
  40e574:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e578:	ldr	x1, [x8, #2648]
  40e57c:	mov	x0, x20
  40e580:	mov	x2, x22
  40e584:	bl	401330 <strncmp@plt>
  40e588:	cbz	w0, 40e758 <printf@plt+0xd2b8>
  40e58c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e590:	ldr	x1, [x8, #2712]
  40e594:	mov	x0, x20
  40e598:	mov	x2, x22
  40e59c:	bl	401330 <strncmp@plt>
  40e5a0:	cbz	w0, 40e770 <printf@plt+0xd2d0>
  40e5a4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e5a8:	ldr	x1, [x8, #2776]
  40e5ac:	mov	x0, x20
  40e5b0:	mov	x2, x22
  40e5b4:	bl	401330 <strncmp@plt>
  40e5b8:	cbz	w0, 40e788 <printf@plt+0xd2e8>
  40e5bc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e5c0:	ldr	x1, [x8, #2840]
  40e5c4:	mov	x0, x20
  40e5c8:	mov	x2, x22
  40e5cc:	bl	401330 <strncmp@plt>
  40e5d0:	cbz	w0, 40e7a0 <printf@plt+0xd300>
  40e5d4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e5d8:	ldr	x1, [x8, #2904]
  40e5dc:	mov	x0, x20
  40e5e0:	mov	x2, x22
  40e5e4:	bl	401330 <strncmp@plt>
  40e5e8:	cbz	w0, 40e7b8 <printf@plt+0xd318>
  40e5ec:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e5f0:	ldr	x1, [x8, #2968]
  40e5f4:	mov	x0, x20
  40e5f8:	mov	x2, x22
  40e5fc:	bl	401330 <strncmp@plt>
  40e600:	cbz	w0, 40e7d0 <printf@plt+0xd330>
  40e604:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e608:	ldr	x1, [x8, #3032]
  40e60c:	mov	x0, x20
  40e610:	mov	x2, x22
  40e614:	bl	401330 <strncmp@plt>
  40e618:	cbnz	w0, 40e630 <printf@plt+0xd190>
  40e61c:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e620:	add	x25, x25, #0xbd8
  40e624:	ldr	w8, [x25, #8]
  40e628:	tst	w8, w21
  40e62c:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e630:	mov	x0, sp
  40e634:	mov	x1, x20
  40e638:	bl	411500 <printf@plt+0x10060>
  40e63c:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40e640:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e644:	add	x2, x2, #0x198
  40e648:	add	x0, x0, #0xa09
  40e64c:	mov	x1, sp
  40e650:	mov	x3, x2
  40e654:	bl	411750 <printf@plt+0x102b0>
  40e658:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e65c:	add	x0, x0, #0xe3b
  40e660:	bl	401210 <puts@plt>
  40e664:	b	40eaa4 <printf@plt+0xd604>
  40e668:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e66c:	add	x25, x25, #0x7d8
  40e670:	ldr	w8, [x25, #8]
  40e674:	tst	w8, w21
  40e678:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e67c:	b	40e49c <printf@plt+0xcffc>
  40e680:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e684:	add	x25, x25, #0x818
  40e688:	ldr	w8, [x25, #8]
  40e68c:	tst	w8, w21
  40e690:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e694:	b	40e4b4 <printf@plt+0xd014>
  40e698:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e69c:	add	x25, x25, #0x858
  40e6a0:	ldr	w8, [x25, #8]
  40e6a4:	tst	w8, w21
  40e6a8:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e6ac:	b	40e4cc <printf@plt+0xd02c>
  40e6b0:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e6b4:	add	x25, x25, #0x898
  40e6b8:	ldr	w8, [x25, #8]
  40e6bc:	tst	w8, w21
  40e6c0:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e6c4:	b	40e4e4 <printf@plt+0xd044>
  40e6c8:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e6cc:	add	x25, x25, #0x8d8
  40e6d0:	ldr	w8, [x25, #8]
  40e6d4:	tst	w8, w21
  40e6d8:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e6dc:	b	40e4fc <printf@plt+0xd05c>
  40e6e0:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e6e4:	add	x25, x25, #0x918
  40e6e8:	ldr	w8, [x25, #8]
  40e6ec:	tst	w8, w21
  40e6f0:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e6f4:	b	40e514 <printf@plt+0xd074>
  40e6f8:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e6fc:	add	x25, x25, #0x958
  40e700:	ldr	w8, [x25, #8]
  40e704:	tst	w8, w21
  40e708:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e70c:	b	40e52c <printf@plt+0xd08c>
  40e710:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e714:	add	x25, x25, #0x998
  40e718:	ldr	w8, [x25, #8]
  40e71c:	tst	w8, w21
  40e720:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e724:	b	40e544 <printf@plt+0xd0a4>
  40e728:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e72c:	add	x25, x25, #0x9d8
  40e730:	ldr	w8, [x25, #8]
  40e734:	tst	w8, w21
  40e738:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e73c:	b	40e55c <printf@plt+0xd0bc>
  40e740:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e744:	add	x25, x25, #0xa18
  40e748:	ldr	w8, [x25, #8]
  40e74c:	tst	w8, w21
  40e750:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e754:	b	40e574 <printf@plt+0xd0d4>
  40e758:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e75c:	add	x25, x25, #0xa58
  40e760:	ldr	w8, [x25, #8]
  40e764:	tst	w8, w21
  40e768:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e76c:	b	40e58c <printf@plt+0xd0ec>
  40e770:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e774:	add	x25, x25, #0xa98
  40e778:	ldr	w8, [x25, #8]
  40e77c:	tst	w8, w21
  40e780:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e784:	b	40e5a4 <printf@plt+0xd104>
  40e788:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e78c:	add	x25, x25, #0xad8
  40e790:	ldr	w8, [x25, #8]
  40e794:	tst	w8, w21
  40e798:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e79c:	b	40e5bc <printf@plt+0xd11c>
  40e7a0:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e7a4:	add	x25, x25, #0xb18
  40e7a8:	ldr	w8, [x25, #8]
  40e7ac:	tst	w8, w21
  40e7b0:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e7b4:	b	40e5d4 <printf@plt+0xd134>
  40e7b8:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e7bc:	add	x25, x25, #0xb58
  40e7c0:	ldr	w8, [x25, #8]
  40e7c4:	tst	w8, w21
  40e7c8:	b.ne	40e7e4 <printf@plt+0xd344>  // b.any
  40e7cc:	b	40e5ec <printf@plt+0xd14c>
  40e7d0:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e7d4:	add	x25, x25, #0xb98
  40e7d8:	ldr	w8, [x25, #8]
  40e7dc:	tst	w8, w21
  40e7e0:	b.eq	40e604 <printf@plt+0xd164>  // b.none
  40e7e4:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40e7e8:	ldr	x2, [x25, #16]
  40e7ec:	adrp	x24, 42f000 <_Znam@GLIBCXX_3.4>
  40e7f0:	ldr	x1, [x8, #3616]
  40e7f4:	ldr	w3, [x24, #452]
  40e7f8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e7fc:	add	x0, x0, #0xa24
  40e800:	mov	x4, x1
  40e804:	mov	x5, x2
  40e808:	bl	4014a0 <printf@plt>
  40e80c:	ldr	x1, [x25, #24]
  40e810:	adrp	x2, 419000 <_ZdlPvm@@Base+0x62fc>
  40e814:	add	x2, x2, #0xab8
  40e818:	mov	x0, sp
  40e81c:	bl	4012e0 <sprintf@plt>
  40e820:	ldr	w3, [x24, #452]
  40e824:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e828:	add	x0, x0, #0xac0
  40e82c:	mov	x1, sp
  40e830:	mov	x2, sp
  40e834:	mov	x4, sp
  40e838:	bl	4014a0 <printf@plt>
  40e83c:	ldr	x1, [x25, #32]
  40e840:	cbz	x1, 40ea4c <printf@plt+0xd5ac>
  40e844:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e848:	add	x0, x0, #0xb9f
  40e84c:	bl	4014a0 <printf@plt>
  40e850:	ldp	x21, x23, [x25, #32]
  40e854:	ldp	x22, x20, [x25, #48]
  40e858:	cbnz	x21, 40e86c <printf@plt+0xd3cc>
  40e85c:	adrp	x1, 419000 <_ZdlPvm@@Base+0x62fc>
  40e860:	add	x1, x1, #0xc1c
  40e864:	mov	w0, #0xcc                  	// #204
  40e868:	bl	4110a4 <printf@plt+0xfc04>
  40e86c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e870:	add	x0, x0, #0xc36
  40e874:	mov	x1, x21
  40e878:	bl	4014a0 <printf@plt>
  40e87c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e880:	add	x0, x0, #0xe49
  40e884:	bl	401210 <puts@plt>
  40e888:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e88c:	add	x0, x0, #0xe5a
  40e890:	bl	401210 <puts@plt>
  40e894:	cbz	x23, 40e8c0 <printf@plt+0xd420>
  40e898:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e89c:	add	x0, x0, #0xc51
  40e8a0:	mov	x1, x23
  40e8a4:	bl	4014a0 <printf@plt>
  40e8a8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e8ac:	add	x0, x0, #0xf2d
  40e8b0:	bl	401210 <puts@plt>
  40e8b4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e8b8:	add	x0, x0, #0xf3e
  40e8bc:	bl	401210 <puts@plt>
  40e8c0:	cbz	x22, 40e8ec <printf@plt+0xd44c>
  40e8c4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e8c8:	add	x0, x0, #0xc51
  40e8cc:	mov	x1, x22
  40e8d0:	bl	4014a0 <printf@plt>
  40e8d4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e8d8:	add	x0, x0, #0xf0a
  40e8dc:	bl	401210 <puts@plt>
  40e8e0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e8e4:	add	x0, x0, #0xf1b
  40e8e8:	bl	401210 <puts@plt>
  40e8ec:	cbz	x20, 40e918 <printf@plt+0xd478>
  40e8f0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e8f4:	add	x0, x0, #0xc51
  40e8f8:	mov	x1, x20
  40e8fc:	bl	4014a0 <printf@plt>
  40e900:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e904:	add	x0, x0, #0xee7
  40e908:	bl	401210 <puts@plt>
  40e90c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e910:	add	x0, x0, #0xef8
  40e914:	bl	401210 <puts@plt>
  40e918:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e91c:	add	x0, x0, #0xc79
  40e920:	bl	4014a0 <printf@plt>
  40e924:	cbz	x23, 40e934 <printf@plt+0xd494>
  40e928:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e92c:	add	x0, x0, #0xc84
  40e930:	bl	4014a0 <printf@plt>
  40e934:	cbz	x20, 40e944 <printf@plt+0xd4a4>
  40e938:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e93c:	add	x0, x0, #0xc95
  40e940:	bl	4014a0 <printf@plt>
  40e944:	cbz	x22, 40e974 <printf@plt+0xd4d4>
  40e948:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e94c:	add	x0, x0, #0xca6
  40e950:	bl	4014a0 <printf@plt>
  40e954:	mov	w0, #0xa                   	// #10
  40e958:	bl	4012f0 <putchar@plt>
  40e95c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e960:	add	x0, x0, #0xcb7
  40e964:	bl	4014a0 <printf@plt>
  40e968:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40e96c:	add	x0, x0, #0x129
  40e970:	b	40e984 <printf@plt+0xd4e4>
  40e974:	mov	w0, #0xa                   	// #10
  40e978:	bl	4012f0 <putchar@plt>
  40e97c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e980:	add	x0, x0, #0xcb7
  40e984:	bl	4014a0 <printf@plt>
  40e988:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e98c:	add	x0, x0, #0xe6c
  40e990:	bl	401210 <puts@plt>
  40e994:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e998:	add	x0, x0, #0xcd5
  40e99c:	bl	4014a0 <printf@plt>
  40e9a0:	cbz	x22, 40e9b0 <printf@plt+0xd510>
  40e9a4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e9a8:	add	x0, x0, #0xcfa
  40e9ac:	bl	4014a0 <printf@plt>
  40e9b0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40e9b4:	add	x0, x0, #0x4e1
  40e9b8:	bl	401210 <puts@plt>
  40e9bc:	ldr	w1, [x24, #452]
  40e9c0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e9c4:	add	x0, x0, #0xcfd
  40e9c8:	bl	4014a0 <printf@plt>
  40e9cc:	cbz	x23, 40e9e0 <printf@plt+0xd540>
  40e9d0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e9d4:	add	x0, x0, #0xd27
  40e9d8:	mov	x1, x23
  40e9dc:	bl	4014a0 <printf@plt>
  40e9e0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e9e4:	add	x0, x0, #0xe94
  40e9e8:	bl	401210 <puts@plt>
  40e9ec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40e9f0:	add	x0, x0, #0xd58
  40e9f4:	mov	x1, x21
  40e9f8:	bl	4014a0 <printf@plt>
  40e9fc:	cbz	x22, 40ea20 <printf@plt+0xd580>
  40ea00:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ea04:	add	x0, x0, #0xd95
  40ea08:	mov	x1, x22
  40ea0c:	bl	4014a0 <printf@plt>
  40ea10:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ea14:	add	x0, x0, #0xd58
  40ea18:	mov	x1, x21
  40ea1c:	bl	4014a0 <printf@plt>
  40ea20:	cbz	x20, 40ea34 <printf@plt+0xd594>
  40ea24:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ea28:	add	x0, x0, #0xdc6
  40ea2c:	mov	x1, x20
  40ea30:	bl	4014a0 <printf@plt>
  40ea34:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ea38:	add	x0, x0, #0xed7
  40ea3c:	bl	401210 <puts@plt>
  40ea40:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ea44:	add	x0, x0, #0xe35
  40ea48:	bl	401210 <puts@plt>
  40ea4c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x52fc>
  40ea50:	add	x0, x0, #0x721
  40ea54:	bl	401210 <puts@plt>
  40ea58:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ea5c:	add	x0, x0, #0xe19
  40ea60:	bl	401210 <puts@plt>
  40ea64:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ea68:	add	x0, x0, #0xbbb
  40ea6c:	mov	w1, w19
  40ea70:	bl	4014a0 <printf@plt>
  40ea74:	ldr	w3, [x24, #452]
  40ea78:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ea7c:	add	x0, x0, #0xbd2
  40ea80:	mov	w1, w19
  40ea84:	mov	w2, w19
  40ea88:	bl	4014a0 <printf@plt>
  40ea8c:	ldr	w3, [x24, #452]
  40ea90:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40ea94:	add	x0, x0, #0xbf7
  40ea98:	mov	w1, w19
  40ea9c:	mov	w2, w19
  40eaa0:	bl	4014a0 <printf@plt>
  40eaa4:	ldp	x20, x19, [sp, #320]
  40eaa8:	ldp	x22, x21, [sp, #304]
  40eaac:	ldp	x24, x23, [sp, #288]
  40eab0:	ldp	x28, x25, [sp, #272]
  40eab4:	ldp	x29, x30, [sp, #256]
  40eab8:	add	sp, sp, #0x150
  40eabc:	ret
  40eac0:	stp	x29, x30, [sp, #-32]!
  40eac4:	str	x19, [sp, #16]
  40eac8:	mov	x29, sp
  40eacc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ead0:	ldr	w8, [x8, #3472]
  40ead4:	mov	x19, x0
  40ead8:	cmp	w8, #0x1
  40eadc:	b.eq	40eb38 <printf@plt+0xd698>  // b.none
  40eae0:	cbnz	w8, 40eb2c <printf@plt+0xd68c>
  40eae4:	ldr	x8, [x19, #16]
  40eae8:	cbz	x8, 40eafc <printf@plt+0xd65c>
  40eaec:	ldr	w1, [x19, #12]
  40eaf0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40eaf4:	add	x0, x0, #0x9b9
  40eaf8:	bl	4014a0 <printf@plt>
  40eafc:	ldr	x0, [x19, #32]
  40eb00:	ldr	x8, [x0]
  40eb04:	ldr	x8, [x8, #48]
  40eb08:	blr	x8
  40eb0c:	ldr	x8, [x19, #24]
  40eb10:	cbz	x8, 40eb2c <printf@plt+0xd68c>
  40eb14:	ldr	w1, [x19, #12]
  40eb18:	ldr	x19, [sp, #16]
  40eb1c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40eb20:	add	x0, x0, #0x9c2
  40eb24:	ldp	x29, x30, [sp], #32
  40eb28:	b	4014a0 <printf@plt>
  40eb2c:	ldr	x19, [sp, #16]
  40eb30:	ldp	x29, x30, [sp], #32
  40eb34:	ret
  40eb38:	ldr	x1, [x19, #16]
  40eb3c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40eb40:	add	x0, x0, #0x9cb
  40eb44:	bl	4014a0 <printf@plt>
  40eb48:	ldr	x0, [x19, #32]
  40eb4c:	ldr	x8, [x0]
  40eb50:	ldr	x8, [x8, #48]
  40eb54:	blr	x8
  40eb58:	ldr	x1, [x19, #24]
  40eb5c:	ldr	x19, [sp, #16]
  40eb60:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40eb64:	add	x0, x0, #0x9dd
  40eb68:	ldp	x29, x30, [sp], #32
  40eb6c:	b	4014a0 <printf@plt>
  40eb70:	ldr	x0, [x0, #32]
  40eb74:	ldr	x8, [x0]
  40eb78:	ldr	x2, [x8, #112]
  40eb7c:	br	x2
  40eb80:	stp	x29, x30, [sp, #-32]!
  40eb84:	stp	x20, x19, [sp, #16]
  40eb88:	mov	x29, sp
  40eb8c:	ldr	x8, [x0, #16]
  40eb90:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40eb94:	mov	x19, x0
  40eb98:	ldr	x0, [x20, #3416]
  40eb9c:	adrp	x9, 415000 <_ZdlPvm@@Base+0x22fc>
  40eba0:	add	x9, x9, #0x5f5
  40eba4:	cmp	x8, #0x0
  40eba8:	adrp	x1, 419000 <_ZdlPvm@@Base+0x62fc>
  40ebac:	csel	x2, x9, x8, eq  // eq = none
  40ebb0:	add	x1, x1, #0x9f0
  40ebb4:	bl	401230 <fprintf@plt>
  40ebb8:	ldr	x0, [x19, #32]
  40ebbc:	ldr	x8, [x0]
  40ebc0:	ldr	x8, [x8]
  40ebc4:	blr	x8
  40ebc8:	ldr	x3, [x20, #3416]
  40ebcc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40ebd0:	add	x0, x0, #0x244
  40ebd4:	mov	w1, #0x2                   	// #2
  40ebd8:	mov	w2, #0x1                   	// #1
  40ebdc:	bl	401430 <fwrite@plt>
  40ebe0:	ldr	x2, [x19, #24]
  40ebe4:	cbnz	x2, 40ebf4 <printf@plt+0xd754>
  40ebe8:	ldp	x20, x19, [sp, #16]
  40ebec:	ldp	x29, x30, [sp], #32
  40ebf0:	ret
  40ebf4:	ldr	x0, [x20, #3416]
  40ebf8:	ldp	x20, x19, [sp, #16]
  40ebfc:	adrp	x1, 419000 <_ZdlPvm@@Base+0x62fc>
  40ec00:	add	x1, x1, #0x9fd
  40ec04:	ldp	x29, x30, [sp], #32
  40ec08:	b	401230 <fprintf@plt>
  40ec0c:	stp	x29, x30, [sp, #-32]!
  40ec10:	stp	x20, x19, [sp, #16]
  40ec14:	mov	x29, sp
  40ec18:	mov	x20, x0
  40ec1c:	mov	w0, #0x18                  	// #24
  40ec20:	bl	412c54 <_Znwm@@Base>
  40ec24:	mov	x19, x0
  40ec28:	mov	x1, x20
  40ec2c:	bl	407694 <printf@plt+0x61f4>
  40ec30:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ec34:	add	x8, x8, #0x10
  40ec38:	str	x8, [x19]
  40ec3c:	mov	x0, x19
  40ec40:	ldp	x20, x19, [sp, #16]
  40ec44:	ldp	x29, x30, [sp], #32
  40ec48:	ret
  40ec4c:	mov	x20, x0
  40ec50:	mov	x0, x19
  40ec54:	bl	412cf8 <_ZdlPv@@Base>
  40ec58:	mov	x0, x20
  40ec5c:	bl	401440 <_Unwind_Resume@plt>
  40ec60:	stp	x29, x30, [sp, #-32]!
  40ec64:	str	x19, [sp, #16]
  40ec68:	mov	x29, sp
  40ec6c:	mov	x19, x0
  40ec70:	bl	407694 <printf@plt+0x61f4>
  40ec74:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ec78:	add	x8, x8, #0x10
  40ec7c:	str	x8, [x19]
  40ec80:	ldr	x19, [sp, #16]
  40ec84:	ldp	x29, x30, [sp], #32
  40ec88:	ret
  40ec8c:	stp	x29, x30, [sp, #-48]!
  40ec90:	stp	x22, x21, [sp, #16]
  40ec94:	stp	x20, x19, [sp, #32]
  40ec98:	mov	x29, sp
  40ec9c:	ldr	x20, [x0, #16]
  40eca0:	mov	x19, x0
  40eca4:	mov	w0, w1
  40eca8:	mov	w21, w1
  40ecac:	bl	406cac <printf@plt+0x580c>
  40ecb0:	ldr	x8, [x20]
  40ecb4:	mov	w1, w0
  40ecb8:	mov	x0, x20
  40ecbc:	ldr	x8, [x8, #24]
  40ecc0:	blr	x8
  40ecc4:	ldr	x8, [x19, #16]
  40ecc8:	adrp	x22, 42f000 <_Znam@GLIBCXX_3.4>
  40eccc:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40ecd0:	ldr	w3, [x22, #468]
  40ecd4:	ldr	w9, [x9, #488]
  40ecd8:	ldr	w1, [x8, #12]
  40ecdc:	mov	w20, w0
  40ece0:	cmp	w21, #0x1
  40ece4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ece8:	csel	w4, w9, w3, gt
  40ecec:	add	x0, x0, #0xb0
  40ecf0:	mov	w2, w1
  40ecf4:	bl	4014a0 <printf@plt>
  40ecf8:	ldr	w1, [x19, #12]
  40ecfc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40ed00:	add	x0, x0, #0xed0
  40ed04:	bl	4014a0 <printf@plt>
  40ed08:	ldr	w1, [x19, #12]
  40ed0c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ed10:	add	x0, x0, #0xd9
  40ed14:	bl	4014a0 <printf@plt>
  40ed18:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ed1c:	add	x0, x0, #0x46e
  40ed20:	bl	401210 <puts@plt>
  40ed24:	ldr	w1, [x19, #12]
  40ed28:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ed2c:	add	x0, x0, #0xed
  40ed30:	bl	4014a0 <printf@plt>
  40ed34:	ldr	w1, [x22, #468]
  40ed38:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ed3c:	add	x0, x0, #0x10b
  40ed40:	bl	4014a0 <printf@plt>
  40ed44:	ldr	w1, [x19, #12]
  40ed48:	ldr	w3, [x22, #468]
  40ed4c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ed50:	add	x0, x0, #0x130
  40ed54:	mov	w2, w1
  40ed58:	bl	4014a0 <printf@plt>
  40ed5c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ed60:	add	x0, x0, #0x23e
  40ed64:	bl	4014a0 <printf@plt>
  40ed68:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ed6c:	add	x0, x0, #0x481
  40ed70:	bl	401210 <puts@plt>
  40ed74:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ed78:	add	x0, x0, #0x48a
  40ed7c:	bl	401210 <puts@plt>
  40ed80:	ldr	w1, [x19, #12]
  40ed84:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40ed88:	add	x0, x0, #0xf0f
  40ed8c:	bl	4014a0 <printf@plt>
  40ed90:	ldr	w1, [x19, #12]
  40ed94:	ldr	w3, [x22, #468]
  40ed98:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ed9c:	add	x0, x0, #0x24e
  40eda0:	mov	w2, w1
  40eda4:	bl	4014a0 <printf@plt>
  40eda8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40edac:	add	x0, x0, #0xe35
  40edb0:	bl	401210 <puts@plt>
  40edb4:	ldr	w1, [x19, #12]
  40edb8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40edbc:	add	x0, x0, #0xee2
  40edc0:	bl	4014a0 <printf@plt>
  40edc4:	ldr	w1, [x22, #468]
  40edc8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40edcc:	add	x0, x0, #0x2e4
  40edd0:	bl	4014a0 <printf@plt>
  40edd4:	ldr	x8, [x19, #16]
  40edd8:	ldr	w1, [x19, #12]
  40eddc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ede0:	add	x0, x0, #0x30d
  40ede4:	ldr	w2, [x8, #12]
  40ede8:	bl	4014a0 <printf@plt>
  40edec:	ldr	x8, [x19, #16]
  40edf0:	ldr	w1, [x19, #12]
  40edf4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40edf8:	add	x0, x0, #0x345
  40edfc:	ldr	w2, [x8, #12]
  40ee00:	mov	w3, w1
  40ee04:	bl	4014a0 <printf@plt>
  40ee08:	ldr	x8, [x19, #16]
  40ee0c:	ldr	w1, [x19, #12]
  40ee10:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ee14:	add	x0, x0, #0x36c
  40ee18:	ldr	w2, [x8, #12]
  40ee1c:	mov	w3, w1
  40ee20:	bl	4014a0 <printf@plt>
  40ee24:	ldr	x8, [x19, #16]
  40ee28:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ee2c:	add	x0, x0, #0x394
  40ee30:	ldr	w1, [x8, #12]
  40ee34:	bl	4014a0 <printf@plt>
  40ee38:	ldr	w1, [x19, #12]
  40ee3c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ee40:	add	x0, x0, #0x3bc
  40ee44:	bl	4014a0 <printf@plt>
  40ee48:	ldr	w1, [x19, #12]
  40ee4c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ee50:	add	x0, x0, #0x3e1
  40ee54:	mov	w2, w1
  40ee58:	bl	4014a0 <printf@plt>
  40ee5c:	cbz	w20, 40ee70 <printf@plt+0xd9d0>
  40ee60:	ldr	w1, [x19, #12]
  40ee64:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ee68:	add	x0, x0, #0x3ff
  40ee6c:	bl	4014a0 <printf@plt>
  40ee70:	ldr	x8, [x19, #16]
  40ee74:	ldr	w1, [x19, #12]
  40ee78:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ee7c:	add	x0, x0, #0x345
  40ee80:	ldr	w2, [x8, #12]
  40ee84:	mov	w3, w1
  40ee88:	bl	4014a0 <printf@plt>
  40ee8c:	ldr	w1, [x19, #12]
  40ee90:	ldr	w2, [x22, #468]
  40ee94:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ee98:	add	x0, x0, #0x415
  40ee9c:	bl	4014a0 <printf@plt>
  40eea0:	ldr	w1, [x19, #12]
  40eea4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40eea8:	add	x0, x0, #0xf0f
  40eeac:	bl	4014a0 <printf@plt>
  40eeb0:	mov	w0, w20
  40eeb4:	ldp	x20, x19, [sp, #32]
  40eeb8:	ldp	x22, x21, [sp, #16]
  40eebc:	ldp	x29, x30, [sp], #48
  40eec0:	ret
  40eec4:	stp	x29, x30, [sp, #-48]!
  40eec8:	str	x21, [sp, #16]
  40eecc:	stp	x20, x19, [sp, #32]
  40eed0:	mov	x29, sp
  40eed4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40eed8:	ldr	w8, [x8, #3472]
  40eedc:	mov	x19, x0
  40eee0:	cmp	w8, #0x1
  40eee4:	b.eq	40efa4 <printf@plt+0xdb04>  // b.none
  40eee8:	cbnz	w8, 40efd8 <printf@plt+0xdb38>
  40eeec:	adrp	x20, 417000 <_ZdlPvm@@Base+0x42fc>
  40eef0:	add	x20, x20, #0x3d
  40eef4:	mov	x0, x20
  40eef8:	bl	4014a0 <printf@plt>
  40eefc:	ldr	w1, [x19, #12]
  40ef00:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40ef04:	add	x0, x0, #0x2f
  40ef08:	bl	4014a0 <printf@plt>
  40ef0c:	ldr	w1, [x19, #12]
  40ef10:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40ef14:	add	x0, x0, #0x44
  40ef18:	bl	4014a0 <printf@plt>
  40ef1c:	ldr	w1, [x19, #12]
  40ef20:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ef24:	add	x0, x0, #0x424
  40ef28:	bl	4014a0 <printf@plt>
  40ef2c:	ldr	w1, [x19, #12]
  40ef30:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40ef34:	add	x0, x0, #0xb3
  40ef38:	bl	4014a0 <printf@plt>
  40ef3c:	adrp	x21, 419000 <_ZdlPvm@@Base+0x62fc>
  40ef40:	add	x21, x21, #0xee2
  40ef44:	mov	x0, x21
  40ef48:	bl	4014a0 <printf@plt>
  40ef4c:	mov	x0, x20
  40ef50:	bl	4014a0 <printf@plt>
  40ef54:	ldr	x8, [x19, #16]
  40ef58:	ldr	w1, [x19, #12]
  40ef5c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40ef60:	add	x0, x0, #0x42f
  40ef64:	ldr	w2, [x8, #12]
  40ef68:	mov	w3, w1
  40ef6c:	bl	4014a0 <printf@plt>
  40ef70:	ldr	x0, [x19, #16]
  40ef74:	ldr	x8, [x0]
  40ef78:	ldr	x8, [x8, #48]
  40ef7c:	blr	x8
  40ef80:	mov	x0, x21
  40ef84:	bl	4014a0 <printf@plt>
  40ef88:	ldr	w1, [x19, #12]
  40ef8c:	ldp	x20, x19, [sp, #32]
  40ef90:	ldr	x21, [sp, #16]
  40ef94:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40ef98:	add	x0, x0, #0xdf
  40ef9c:	ldp	x29, x30, [sp], #48
  40efa0:	b	4014a0 <printf@plt>
  40efa4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40efa8:	add	x0, x0, #0x455
  40efac:	bl	4014a0 <printf@plt>
  40efb0:	ldr	x0, [x19, #16]
  40efb4:	ldr	x8, [x0]
  40efb8:	ldr	x8, [x8, #48]
  40efbc:	blr	x8
  40efc0:	ldp	x20, x19, [sp, #32]
  40efc4:	ldr	x21, [sp, #16]
  40efc8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40efcc:	add	x0, x0, #0x45d
  40efd0:	ldp	x29, x30, [sp], #48
  40efd4:	b	4014a0 <printf@plt>
  40efd8:	ldp	x20, x19, [sp, #32]
  40efdc:	ldr	x21, [sp, #16]
  40efe0:	ldp	x29, x30, [sp], #48
  40efe4:	ret
  40efe8:	stp	x29, x30, [sp, #-32]!
  40efec:	stp	x20, x19, [sp, #16]
  40eff0:	mov	x29, sp
  40eff4:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40eff8:	ldr	x3, [x20, #3416]
  40effc:	mov	x19, x0
  40f000:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f004:	add	x0, x0, #0x466
  40f008:	mov	w1, #0x7                   	// #7
  40f00c:	mov	w2, #0x1                   	// #1
  40f010:	bl	401430 <fwrite@plt>
  40f014:	ldr	x0, [x19, #16]
  40f018:	ldr	x8, [x0]
  40f01c:	ldr	x8, [x8]
  40f020:	blr	x8
  40f024:	ldr	x3, [x20, #3416]
  40f028:	ldp	x20, x19, [sp, #16]
  40f02c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40f030:	add	x0, x0, #0x244
  40f034:	mov	w1, #0x2                   	// #2
  40f038:	mov	w2, #0x1                   	// #1
  40f03c:	ldp	x29, x30, [sp], #32
  40f040:	b	401430 <fwrite@plt>
  40f044:	ldr	x0, [x0, #16]
  40f048:	add	w1, w1, #0x1
  40f04c:	ldr	x8, [x0]
  40f050:	ldr	x2, [x8, #112]
  40f054:	br	x2
  40f058:	stp	x29, x30, [sp, #-32]!
  40f05c:	str	x19, [sp, #16]
  40f060:	mov	x29, sp
  40f064:	mov	x19, x0
  40f068:	bl	4076c4 <printf@plt+0x6224>
  40f06c:	mov	x0, x19
  40f070:	ldr	x19, [sp, #16]
  40f074:	ldp	x29, x30, [sp], #32
  40f078:	b	412cf8 <_ZdlPv@@Base>
  40f07c:	stp	x29, x30, [sp, #-48]!
  40f080:	stp	x22, x21, [sp, #16]
  40f084:	stp	x20, x19, [sp, #32]
  40f088:	mov	x29, sp
  40f08c:	ldr	w8, [x0, #32]
  40f090:	mov	x19, x0
  40f094:	cmp	w8, #0x1
  40f098:	b.lt	40f0cc <printf@plt+0xdc2c>  // b.tstop
  40f09c:	mov	w20, w1
  40f0a0:	mov	x21, xzr
  40f0a4:	ldr	x8, [x19, #24]
  40f0a8:	mov	w1, w20
  40f0ac:	ldr	x0, [x8, x21, lsl #3]
  40f0b0:	ldr	x8, [x0]
  40f0b4:	ldr	x8, [x8, #24]
  40f0b8:	blr	x8
  40f0bc:	ldrsw	x8, [x19, #32]
  40f0c0:	add	x21, x21, #0x1
  40f0c4:	cmp	x21, x8
  40f0c8:	b.lt	40f0a4 <printf@plt+0xdc04>  // b.tstop
  40f0cc:	ldr	w1, [x19, #12]
  40f0d0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f0d4:	add	x0, x0, #0x4b0
  40f0d8:	bl	4014a0 <printf@plt>
  40f0dc:	ldr	w8, [x19, #32]
  40f0e0:	cmp	w8, #0x1
  40f0e4:	b.lt	40f118 <printf@plt+0xdc78>  // b.tstop
  40f0e8:	adrp	x20, 417000 <_ZdlPvm@@Base+0x42fc>
  40f0ec:	mov	x21, xzr
  40f0f0:	add	x20, x20, #0x35a
  40f0f4:	ldr	x8, [x19, #24]
  40f0f8:	mov	x0, x20
  40f0fc:	ldr	x8, [x8, x21, lsl #3]
  40f100:	ldr	w1, [x8, #12]
  40f104:	bl	4014a0 <printf@plt>
  40f108:	ldrsw	x8, [x19, #32]
  40f10c:	add	x21, x21, #0x1
  40f110:	cmp	x21, x8
  40f114:	b.lt	40f0f4 <printf@plt+0xdc54>  // b.tstop
  40f118:	mov	w0, #0xa                   	// #10
  40f11c:	bl	4012f0 <putchar@plt>
  40f120:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40f124:	ldr	w8, [x8, #512]
  40f128:	ldr	w9, [x19, #40]
  40f12c:	ldr	w1, [x19, #12]
  40f130:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f134:	add	x0, x0, #0x4bb
  40f138:	add	w2, w9, w8
  40f13c:	bl	4014a0 <printf@plt>
  40f140:	ldr	w8, [x19, #32]
  40f144:	cmp	w8, #0x1
  40f148:	b.le	40f194 <printf@plt+0xdcf4>
  40f14c:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f150:	mov	x21, xzr
  40f154:	adrp	x22, 42f000 <_Znam@GLIBCXX_3.4>
  40f158:	add	x20, x20, #0x4c9
  40f15c:	ldr	x8, [x19, #24]
  40f160:	ldr	w10, [x22, #468]
  40f164:	mov	x0, x20
  40f168:	add	x8, x8, x21, lsl #3
  40f16c:	ldp	x9, x8, [x8]
  40f170:	add	w3, w10, w10, lsl #2
  40f174:	ldr	w1, [x9, #12]
  40f178:	ldr	w2, [x8, #12]
  40f17c:	bl	4014a0 <printf@plt>
  40f180:	ldrsw	x8, [x19, #32]
  40f184:	add	x9, x21, #0x2
  40f188:	add	x21, x21, #0x1
  40f18c:	cmp	x9, x8
  40f190:	b.lt	40f15c <printf@plt+0xdcbc>  // b.tstop
  40f194:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f198:	add	x0, x0, #0x6ca
  40f19c:	bl	401210 <puts@plt>
  40f1a0:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40f1a4:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  40f1a8:	ldr	w8, [x19, #32]
  40f1ac:	ldr	w9, [x9, #452]
  40f1b0:	ldr	w10, [x10, #516]
  40f1b4:	ldr	w1, [x19, #12]
  40f1b8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f1bc:	sub	w3, w8, #0x1
  40f1c0:	sub	w4, w9, w10
  40f1c4:	add	x0, x0, #0x4e3
  40f1c8:	mov	w2, w1
  40f1cc:	bl	4014a0 <printf@plt>
  40f1d0:	ldr	x8, [x19, #24]
  40f1d4:	ldr	w1, [x19, #12]
  40f1d8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40f1dc:	add	x0, x0, #0x3fd
  40f1e0:	ldr	x8, [x8]
  40f1e4:	mov	w2, w1
  40f1e8:	ldr	w3, [x8, #12]
  40f1ec:	bl	4014a0 <printf@plt>
  40f1f0:	ldrsw	x8, [x19, #32]
  40f1f4:	ldr	x9, [x19, #24]
  40f1f8:	ldr	w1, [x19, #12]
  40f1fc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f200:	sub	x3, x8, #0x1
  40f204:	ldr	x8, [x9, x3, lsl #3]
  40f208:	add	x0, x0, #0x500
  40f20c:	mov	w2, w1
  40f210:	mov	w5, w1
  40f214:	ldr	w4, [x8, #12]
  40f218:	bl	4014a0 <printf@plt>
  40f21c:	ldp	x20, x19, [sp, #32]
  40f220:	ldp	x22, x21, [sp, #16]
  40f224:	mov	w0, wzr
  40f228:	ldp	x29, x30, [sp], #48
  40f22c:	ret
  40f230:	stp	x29, x30, [sp, #-80]!
  40f234:	stp	x26, x25, [sp, #16]
  40f238:	stp	x24, x23, [sp, #32]
  40f23c:	stp	x22, x21, [sp, #48]
  40f240:	stp	x20, x19, [sp, #64]
  40f244:	mov	x29, sp
  40f248:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f24c:	ldr	w8, [x8, #3472]
  40f250:	mov	x19, x0
  40f254:	cmp	w8, #0x1
  40f258:	b.eq	40f42c <printf@plt+0xdf8c>  // b.none
  40f25c:	cbnz	w8, 40f448 <printf@plt+0xdfa8>
  40f260:	ldr	w1, [x19, #12]
  40f264:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40f268:	add	x0, x0, #0x44
  40f26c:	bl	4014a0 <printf@plt>
  40f270:	ldr	w8, [x19, #32]
  40f274:	cmp	w8, #0x1
  40f278:	b.lt	40f3e0 <printf@plt+0xdf40>  // b.tstop
  40f27c:	adrp	x20, 419000 <_ZdlPvm@@Base+0x62fc>
  40f280:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f284:	adrp	x22, 418000 <_ZdlPvm@@Base+0x52fc>
  40f288:	adrp	x23, 417000 <_ZdlPvm@@Base+0x42fc>
  40f28c:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f290:	mov	x25, xzr
  40f294:	add	x20, x20, #0x4c2
  40f298:	add	x21, x21, #0x542
  40f29c:	add	x22, x22, #0x6c6
  40f2a0:	add	x23, x23, #0x457
  40f2a4:	add	x24, x24, #0x529
  40f2a8:	b	40f2b8 <printf@plt+0xde18>
  40f2ac:	add	x25, x25, #0x1
  40f2b0:	cmp	x25, w8, sxtw
  40f2b4:	b.ge	40f3e0 <printf@plt+0xdf40>  // b.tcont
  40f2b8:	ldr	w8, [x19, #36]
  40f2bc:	cbz	w8, 40f314 <printf@plt+0xde74>
  40f2c0:	cmp	w8, #0x1
  40f2c4:	b.eq	40f2ec <printf@plt+0xde4c>  // b.none
  40f2c8:	cmp	w8, #0x2
  40f2cc:	b.ne	40f308 <printf@plt+0xde68>  // b.any
  40f2d0:	ldr	x8, [x19, #24]
  40f2d4:	ldr	w1, [x19, #12]
  40f2d8:	mov	x0, x23
  40f2dc:	ldr	x8, [x8, x25, lsl #3]
  40f2e0:	ldr	w2, [x8, #12]
  40f2e4:	bl	4014a0 <printf@plt>
  40f2e8:	b	40f314 <printf@plt+0xde74>
  40f2ec:	ldr	x8, [x19, #24]
  40f2f0:	ldr	w1, [x19, #12]
  40f2f4:	mov	x0, x22
  40f2f8:	ldr	x8, [x8, x25, lsl #3]
  40f2fc:	ldr	w2, [x8, #12]
  40f300:	bl	4014a0 <printf@plt>
  40f304:	b	40f314 <printf@plt+0xde74>
  40f308:	mov	w0, #0x4a                  	// #74
  40f30c:	mov	x1, x24
  40f310:	bl	4110a4 <printf@plt+0xfc04>
  40f314:	ldr	x8, [x19, #24]
  40f318:	lsl	x26, x25, #3
  40f31c:	ldr	x0, [x8, x26]
  40f320:	ldr	x8, [x0]
  40f324:	ldr	x8, [x8, #48]
  40f328:	blr	x8
  40f32c:	ldr	x8, [x19, #24]
  40f330:	mov	x0, x20
  40f334:	ldr	x8, [x8, x26]
  40f338:	ldr	w1, [x8, #12]
  40f33c:	bl	4014a0 <printf@plt>
  40f340:	ldr	w8, [x19, #36]
  40f344:	cbz	w8, 40f39c <printf@plt+0xdefc>
  40f348:	cmp	w8, #0x1
  40f34c:	b.eq	40f384 <printf@plt+0xdee4>  // b.none
  40f350:	cmp	w8, #0x2
  40f354:	b.ne	40f3c0 <printf@plt+0xdf20>  // b.any
  40f358:	ldr	x8, [x19, #24]
  40f35c:	ldr	w2, [x19, #12]
  40f360:	mov	x0, x23
  40f364:	ldr	x8, [x8, x25, lsl #3]
  40f368:	ldr	w1, [x8, #12]
  40f36c:	bl	4014a0 <printf@plt>
  40f370:	ldr	w8, [x19, #32]
  40f374:	sub	w9, w8, #0x1
  40f378:	cmp	x25, x9
  40f37c:	b.eq	40f2ac <printf@plt+0xde0c>  // b.none
  40f380:	b	40f3ac <printf@plt+0xdf0c>
  40f384:	ldr	x8, [x19, #24]
  40f388:	ldr	w2, [x19, #12]
  40f38c:	mov	x0, x22
  40f390:	ldr	x8, [x8, x25, lsl #3]
  40f394:	ldr	w1, [x8, #12]
  40f398:	bl	4014a0 <printf@plt>
  40f39c:	ldr	w8, [x19, #32]
  40f3a0:	sub	w9, w8, #0x1
  40f3a4:	cmp	x25, x9
  40f3a8:	b.eq	40f2ac <printf@plt+0xde0c>  // b.none
  40f3ac:	ldr	w1, [x19, #12]
  40f3b0:	mov	x0, x21
  40f3b4:	bl	4014a0 <printf@plt>
  40f3b8:	ldr	w8, [x19, #32]
  40f3bc:	b	40f2ac <printf@plt+0xde0c>
  40f3c0:	mov	w0, #0x5a                  	// #90
  40f3c4:	mov	x1, x24
  40f3c8:	bl	4110a4 <printf@plt+0xfc04>
  40f3cc:	ldr	w8, [x19, #32]
  40f3d0:	sub	w9, w8, #0x1
  40f3d4:	cmp	x25, x9
  40f3d8:	b.eq	40f2ac <printf@plt+0xde0c>  // b.none
  40f3dc:	b	40f3ac <printf@plt+0xdf0c>
  40f3e0:	ldr	w1, [x19, #12]
  40f3e4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40f3e8:	add	x0, x0, #0x64e
  40f3ec:	bl	4014a0 <printf@plt>
  40f3f0:	ldr	w8, [x19, #32]
  40f3f4:	ldr	w2, [x19, #12]
  40f3f8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f3fc:	add	x0, x0, #0x551
  40f400:	sub	w1, w8, #0x1
  40f404:	bl	4014a0 <printf@plt>
  40f408:	ldr	w1, [x19, #12]
  40f40c:	ldp	x20, x19, [sp, #64]
  40f410:	ldp	x22, x21, [sp, #48]
  40f414:	ldp	x24, x23, [sp, #32]
  40f418:	ldp	x26, x25, [sp, #16]
  40f41c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40f420:	add	x0, x0, #0xdf
  40f424:	ldp	x29, x30, [sp], #80
  40f428:	b	4014a0 <printf@plt>
  40f42c:	ldrsw	x8, [x19, #36]
  40f430:	cmp	w8, #0x3
  40f434:	b.cs	40f460 <printf@plt+0xdfc0>  // b.hs, b.nlast
  40f438:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f43c:	add	x9, x9, #0x848
  40f440:	ldr	x1, [x9, x8, lsl #3]
  40f444:	b	40f470 <printf@plt+0xdfd0>
  40f448:	ldp	x20, x19, [sp, #64]
  40f44c:	ldp	x22, x21, [sp, #48]
  40f450:	ldp	x24, x23, [sp, #32]
  40f454:	ldp	x26, x25, [sp, #16]
  40f458:	ldp	x29, x30, [sp], #80
  40f45c:	ret
  40f460:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f464:	add	x1, x1, #0x529
  40f468:	mov	w0, #0x70                  	// #112
  40f46c:	bl	4110a4 <printf@plt+0xfc04>
  40f470:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f474:	add	x0, x0, #0x567
  40f478:	bl	4014a0 <printf@plt>
  40f47c:	ldr	w8, [x19, #32]
  40f480:	cmp	w8, #0x1
  40f484:	b.lt	40f4d0 <printf@plt+0xe030>  // b.tstop
  40f488:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f48c:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f490:	mov	x22, xzr
  40f494:	add	x20, x20, #0x581
  40f498:	add	x21, x21, #0x58c
  40f49c:	mov	x0, x20
  40f4a0:	bl	4014a0 <printf@plt>
  40f4a4:	ldr	x8, [x19, #24]
  40f4a8:	ldr	x0, [x8, x22, lsl #3]
  40f4ac:	ldr	x8, [x0]
  40f4b0:	ldr	x8, [x8, #48]
  40f4b4:	blr	x8
  40f4b8:	mov	x0, x21
  40f4bc:	bl	4014a0 <printf@plt>
  40f4c0:	ldrsw	x8, [x19, #32]
  40f4c4:	add	x22, x22, #0x1
  40f4c8:	cmp	x22, x8
  40f4cc:	b.lt	40f49c <printf@plt+0xdffc>  // b.tstop
  40f4d0:	ldp	x20, x19, [sp, #64]
  40f4d4:	ldp	x22, x21, [sp, #48]
  40f4d8:	ldp	x24, x23, [sp, #32]
  40f4dc:	ldp	x26, x25, [sp, #16]
  40f4e0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f4e4:	add	x0, x0, #0x599
  40f4e8:	ldp	x29, x30, [sp], #80
  40f4ec:	b	4014a0 <printf@plt>
  40f4f0:	stp	x29, x30, [sp, #-32]!
  40f4f4:	stp	x20, x19, [sp, #16]
  40f4f8:	mov	x29, sp
  40f4fc:	mov	x20, x1
  40f500:	mov	x19, x0
  40f504:	bl	407064 <printf@plt+0x5bc4>
  40f508:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f50c:	add	x8, x8, #0x6f8
  40f510:	mov	x0, x19
  40f514:	str	x8, [x0], #16
  40f518:	mov	x1, x20
  40f51c:	bl	4074d8 <printf@plt+0x6038>
  40f520:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f524:	ldr	d0, [x8, #1184]
  40f528:	stur	d0, [x19, #36]
  40f52c:	ldp	x20, x19, [sp, #16]
  40f530:	ldp	x29, x30, [sp], #32
  40f534:	ret
  40f538:	mov	x20, x0
  40f53c:	mov	x0, x19
  40f540:	bl	407bd8 <printf@plt+0x6738>
  40f544:	mov	x0, x20
  40f548:	bl	401440 <_Unwind_Resume@plt>
  40f54c:	add	x0, x0, #0x10
  40f550:	b	407634 <printf@plt+0x6194>
  40f554:	stp	x29, x30, [sp, #-48]!
  40f558:	str	x21, [sp, #16]
  40f55c:	stp	x20, x19, [sp, #32]
  40f560:	mov	x29, sp
  40f564:	ldrsw	x8, [x0, #36]
  40f568:	mov	x20, x0
  40f56c:	add	x19, x0, #0x10
  40f570:	cmp	w8, #0x3
  40f574:	b.cs	40f588 <printf@plt+0xe0e8>  // b.hs, b.nlast
  40f578:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f57c:	add	x9, x9, #0x860
  40f580:	ldr	w2, [x9, x8, lsl #2]
  40f584:	b	40f59c <printf@plt+0xe0fc>
  40f588:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f58c:	add	x1, x1, #0x529
  40f590:	mov	w0, #0x155                 	// #341
  40f594:	bl	4110a4 <printf@plt+0xfc04>
  40f598:	mov	w2, wzr
  40f59c:	adrp	x21, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f5a0:	ldr	x0, [x21, #3416]
  40f5a4:	ldr	w4, [x20, #40]
  40f5a8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f5ac:	adrp	x3, 415000 <_ZdlPvm@@Base+0x22fc>
  40f5b0:	add	x1, x1, #0x6b7
  40f5b4:	add	x3, x3, #0x889
  40f5b8:	bl	401230 <fprintf@plt>
  40f5bc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f5c0:	add	x1, x1, #0x6c2
  40f5c4:	mov	x0, x19
  40f5c8:	bl	407af0 <printf@plt+0x6650>
  40f5cc:	ldr	x3, [x21, #3416]
  40f5d0:	ldp	x20, x19, [sp, #32]
  40f5d4:	ldr	x21, [sp, #16]
  40f5d8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40f5dc:	add	x0, x0, #0x244
  40f5e0:	mov	w1, #0x2                   	// #2
  40f5e4:	mov	w2, #0x1                   	// #1
  40f5e8:	ldp	x29, x30, [sp], #48
  40f5ec:	b	401430 <fwrite@plt>
  40f5f0:	stp	x29, x30, [sp, #-48]!
  40f5f4:	str	x21, [sp, #16]
  40f5f8:	stp	x20, x19, [sp, #32]
  40f5fc:	mov	x29, sp
  40f600:	ldrsw	x8, [x0, #20]
  40f604:	mov	x19, x0
  40f608:	mov	x20, x1
  40f60c:	cmp	w8, #0x3
  40f610:	b.cs	40f624 <printf@plt+0xe184>  // b.hs, b.nlast
  40f614:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f618:	add	x9, x9, #0x860
  40f61c:	ldr	w2, [x9, x8, lsl #2]
  40f620:	b	40f638 <printf@plt+0xe198>
  40f624:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f628:	add	x1, x1, #0x529
  40f62c:	mov	w0, #0x155                 	// #341
  40f630:	bl	4110a4 <printf@plt+0xfc04>
  40f634:	mov	w2, wzr
  40f638:	adrp	x21, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f63c:	ldr	x0, [x21, #3416]
  40f640:	ldr	w4, [x19, #24]
  40f644:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f648:	add	x1, x1, #0x6b7
  40f64c:	mov	x3, x20
  40f650:	bl	401230 <fprintf@plt>
  40f654:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f658:	add	x1, x1, #0x6c2
  40f65c:	mov	x0, x19
  40f660:	bl	407af0 <printf@plt+0x6650>
  40f664:	ldr	x3, [x21, #3416]
  40f668:	ldp	x20, x19, [sp, #32]
  40f66c:	ldr	x21, [sp, #16]
  40f670:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40f674:	add	x0, x0, #0x244
  40f678:	mov	w1, #0x2                   	// #2
  40f67c:	mov	w2, #0x1                   	// #1
  40f680:	ldp	x29, x30, [sp], #48
  40f684:	b	401430 <fwrite@plt>
  40f688:	stp	x29, x30, [sp, #-80]!
  40f68c:	str	x25, [sp, #16]
  40f690:	stp	x24, x23, [sp, #32]
  40f694:	stp	x22, x21, [sp, #48]
  40f698:	stp	x20, x19, [sp, #64]
  40f69c:	mov	x29, sp
  40f6a0:	ldr	w8, [x0, #16]
  40f6a4:	mov	x19, x0
  40f6a8:	cmp	w8, #0x0
  40f6ac:	b.le	40f7c8 <printf@plt+0xe328>
  40f6b0:	ldr	x9, [x19, #24]
  40f6b4:	mov	w20, w1
  40f6b8:	mov	x21, xzr
  40f6bc:	mov	w24, wzr
  40f6c0:	mov	w23, wzr
  40f6c4:	b	40f6e8 <printf@plt+0xe248>
  40f6c8:	ldr	w10, [x10, #24]
  40f6cc:	cmp	w11, w23
  40f6d0:	add	x21, x21, #0x1
  40f6d4:	csel	w23, w11, w23, gt
  40f6d8:	cmp	w10, w24
  40f6dc:	csel	w24, w10, w24, gt
  40f6e0:	cmp	x21, w8, sxtw
  40f6e4:	b.ge	40f734 <printf@plt+0xe294>  // b.tcont
  40f6e8:	ldr	x10, [x9, x21, lsl #3]
  40f6ec:	ldr	w11, [x10, #16]
  40f6f0:	cmp	w11, #0x1
  40f6f4:	b.lt	40f6c8 <printf@plt+0xe228>  // b.tstop
  40f6f8:	mov	x22, xzr
  40f6fc:	ldr	x8, [x10, #8]
  40f700:	mov	w1, w20
  40f704:	ldr	x0, [x8, x22, lsl #3]
  40f708:	ldr	x8, [x0]
  40f70c:	ldr	x8, [x8, #24]
  40f710:	blr	x8
  40f714:	ldr	x9, [x19, #24]
  40f718:	add	x22, x22, #0x1
  40f71c:	ldr	x10, [x9, x21, lsl #3]
  40f720:	ldrsw	x11, [x10, #16]
  40f724:	cmp	x22, x11
  40f728:	b.lt	40f6fc <printf@plt+0xe25c>  // b.tstop
  40f72c:	ldr	w8, [x19, #16]
  40f730:	b	40f6c8 <printf@plt+0xe228>
  40f734:	ldr	w1, [x19, #12]
  40f738:	cmp	w8, #0x1
  40f73c:	b.lt	40f7d4 <printf@plt+0xe334>  // b.tstop
  40f740:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f744:	adrp	x22, 417000 <_ZdlPvm@@Base+0x42fc>
  40f748:	mov	x20, xzr
  40f74c:	add	x21, x21, #0x5a3
  40f750:	add	x22, x22, #0x35a
  40f754:	b	40f774 <printf@plt+0xe2d4>
  40f758:	mov	w0, #0xa                   	// #10
  40f75c:	bl	4012f0 <putchar@plt>
  40f760:	ldp	w1, w8, [x19, #12]
  40f764:	add	x20, x20, #0x1
  40f768:	sxtw	x8, w8
  40f76c:	cmp	x20, x8
  40f770:	b.ge	40f7d4 <printf@plt+0xe334>  // b.tcont
  40f774:	mov	x0, x21
  40f778:	mov	w2, w20
  40f77c:	bl	4014a0 <printf@plt>
  40f780:	ldr	x8, [x19, #24]
  40f784:	ldr	x8, [x8, x20, lsl #3]
  40f788:	ldr	w9, [x8, #16]
  40f78c:	cmp	w9, #0x1
  40f790:	b.lt	40f758 <printf@plt+0xe2b8>  // b.tstop
  40f794:	mov	x25, xzr
  40f798:	ldr	x8, [x8, #8]
  40f79c:	mov	x0, x22
  40f7a0:	ldr	x8, [x8, x25, lsl #3]
  40f7a4:	ldr	w1, [x8, #12]
  40f7a8:	bl	4014a0 <printf@plt>
  40f7ac:	ldr	x8, [x19, #24]
  40f7b0:	add	x25, x25, #0x1
  40f7b4:	ldr	x8, [x8, x20, lsl #3]
  40f7b8:	ldrsw	x9, [x8, #16]
  40f7bc:	cmp	x25, x9
  40f7c0:	b.lt	40f798 <printf@plt+0xe2f8>  // b.tstop
  40f7c4:	b	40f758 <printf@plt+0xe2b8>
  40f7c8:	ldr	w1, [x19, #12]
  40f7cc:	mov	w24, wzr
  40f7d0:	mov	w23, wzr
  40f7d4:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40f7d8:	ldr	w9, [x9, #520]
  40f7dc:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  40f7e0:	ldr	w10, [x10, #524]
  40f7e4:	sub	w8, w8, #0x1
  40f7e8:	mul	w8, w9, w8
  40f7ec:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40f7f0:	add	w2, w8, w10, lsl #1
  40f7f4:	add	x0, x0, #0x1e0
  40f7f8:	bl	4014a0 <printf@plt>
  40f7fc:	ldr	w8, [x19, #16]
  40f800:	cmp	w8, #0x1
  40f804:	b.lt	40f834 <printf@plt+0xe394>  // b.tstop
  40f808:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f80c:	mov	w20, wzr
  40f810:	add	x21, x21, #0x5b2
  40f814:	ldr	w1, [x19, #12]
  40f818:	mov	x0, x21
  40f81c:	mov	w2, w20
  40f820:	bl	4014a0 <printf@plt>
  40f824:	ldr	w8, [x19, #16]
  40f828:	add	w20, w20, #0x1
  40f82c:	cmp	w20, w8
  40f830:	b.lt	40f814 <printf@plt+0xe374>  // b.tstop
  40f834:	mov	w0, #0xa                   	// #10
  40f838:	bl	4012f0 <putchar@plt>
  40f83c:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40f840:	ldr	w8, [x8, #512]
  40f844:	ldr	w1, [x19, #12]
  40f848:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f84c:	add	x0, x0, #0x4bb
  40f850:	add	w2, w8, w24
  40f854:	bl	4014a0 <printf@plt>
  40f858:	ldr	w9, [x19, #16]
  40f85c:	cmp	w9, #0x1
  40f860:	b.lt	40f8e4 <printf@plt+0xe444>  // b.tstop
  40f864:	ldr	x8, [x19, #24]
  40f868:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f86c:	mov	x21, xzr
  40f870:	adrp	x22, 42f000 <_Znam@GLIBCXX_3.4>
  40f874:	add	x20, x20, #0x4c9
  40f878:	b	40f888 <printf@plt+0xe3e8>
  40f87c:	add	x21, x21, #0x1
  40f880:	cmp	x21, w9, sxtw
  40f884:	b.ge	40f8e4 <printf@plt+0xe444>  // b.tcont
  40f888:	ldr	x10, [x8, x21, lsl #3]
  40f88c:	ldr	w11, [x10, #16]
  40f890:	cmp	w11, #0x2
  40f894:	b.lt	40f87c <printf@plt+0xe3dc>  // b.tstop
  40f898:	mov	x24, xzr
  40f89c:	ldr	x8, [x10, #8]
  40f8a0:	ldr	w10, [x22, #468]
  40f8a4:	mov	x0, x20
  40f8a8:	add	x8, x8, x24, lsl #3
  40f8ac:	ldp	x9, x8, [x8]
  40f8b0:	add	w3, w10, w10, lsl #2
  40f8b4:	ldr	w1, [x9, #12]
  40f8b8:	ldr	w2, [x8, #12]
  40f8bc:	bl	4014a0 <printf@plt>
  40f8c0:	ldr	x8, [x19, #24]
  40f8c4:	add	x11, x24, #0x2
  40f8c8:	add	x24, x24, #0x1
  40f8cc:	ldr	x10, [x8, x21, lsl #3]
  40f8d0:	ldrsw	x9, [x10, #16]
  40f8d4:	cmp	x11, x9
  40f8d8:	b.lt	40f89c <printf@plt+0xe3fc>  // b.tstop
  40f8dc:	ldr	w9, [x19, #16]
  40f8e0:	b	40f87c <printf@plt+0xe3dc>
  40f8e4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f8e8:	add	x0, x0, #0x6ca
  40f8ec:	bl	401210 <puts@plt>
  40f8f0:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40f8f4:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40f8f8:	ldr	w8, [x8, #452]
  40f8fc:	ldr	w9, [x9, #516]
  40f900:	ldr	w1, [x19, #12]
  40f904:	sub	w20, w23, #0x1
  40f908:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f90c:	sub	w4, w8, w9
  40f910:	add	x0, x0, #0x4e3
  40f914:	mov	w2, w1
  40f918:	mov	w3, w20
  40f91c:	bl	4014a0 <printf@plt>
  40f920:	ldr	w1, [x19, #12]
  40f924:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f928:	add	x0, x0, #0x5c0
  40f92c:	mov	w2, w1
  40f930:	bl	4014a0 <printf@plt>
  40f934:	ldr	w8, [x19, #16]
  40f938:	cmp	w8, #0x1
  40f93c:	b.lt	40f978 <printf@plt+0xe4d8>  // b.tstop
  40f940:	adrp	x21, 417000 <_ZdlPvm@@Base+0x42fc>
  40f944:	mov	x22, xzr
  40f948:	add	x21, x21, #0x202
  40f94c:	ldr	x8, [x19, #24]
  40f950:	mov	x0, x21
  40f954:	ldr	x8, [x8, x22, lsl #3]
  40f958:	ldr	x8, [x8, #8]
  40f95c:	ldr	x8, [x8]
  40f960:	ldr	w1, [x8, #12]
  40f964:	bl	4014a0 <printf@plt>
  40f968:	ldrsw	x8, [x19, #16]
  40f96c:	add	x22, x22, #0x1
  40f970:	cmp	x22, x8
  40f974:	b.lt	40f94c <printf@plt+0xe4ac>  // b.tstop
  40f978:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f97c:	add	x0, x0, #0x6e1
  40f980:	bl	401210 <puts@plt>
  40f984:	ldr	w1, [x19, #12]
  40f988:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40f98c:	add	x0, x0, #0x5d6
  40f990:	mov	w3, w20
  40f994:	mov	w2, w1
  40f998:	mov	w4, w1
  40f99c:	bl	4014a0 <printf@plt>
  40f9a0:	ldr	w8, [x19, #16]
  40f9a4:	cmp	w8, #0x1
  40f9a8:	b.lt	40f9fc <printf@plt+0xe55c>  // b.tstop
  40f9ac:	sxtw	x22, w20
  40f9b0:	adrp	x20, 417000 <_ZdlPvm@@Base+0x42fc>
  40f9b4:	mov	x21, xzr
  40f9b8:	add	x20, x20, #0x218
  40f9bc:	b	40f9cc <printf@plt+0xe52c>
  40f9c0:	add	x21, x21, #0x1
  40f9c4:	cmp	x21, w8, sxtw
  40f9c8:	b.ge	40f9fc <printf@plt+0xe55c>  // b.tcont
  40f9cc:	ldr	x9, [x19, #24]
  40f9d0:	ldr	x9, [x9, x21, lsl #3]
  40f9d4:	ldr	w10, [x9, #16]
  40f9d8:	cmp	w10, w23
  40f9dc:	b.ne	40f9c0 <printf@plt+0xe520>  // b.any
  40f9e0:	ldr	x8, [x9, #8]
  40f9e4:	mov	x0, x20
  40f9e8:	ldr	x8, [x8, x22, lsl #3]
  40f9ec:	ldr	w1, [x8, #12]
  40f9f0:	bl	4014a0 <printf@plt>
  40f9f4:	ldr	w8, [x19, #16]
  40f9f8:	b	40f9c0 <printf@plt+0xe520>
  40f9fc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fa00:	add	x0, x0, #0x6e1
  40fa04:	bl	401210 <puts@plt>
  40fa08:	ldp	x20, x19, [sp, #64]
  40fa0c:	ldp	x22, x21, [sp, #48]
  40fa10:	ldp	x24, x23, [sp, #32]
  40fa14:	ldr	x25, [sp, #16]
  40fa18:	mov	w0, wzr
  40fa1c:	ldp	x29, x30, [sp], #80
  40fa20:	ret
  40fa24:	stp	x29, x30, [sp, #-96]!
  40fa28:	stp	x28, x27, [sp, #16]
  40fa2c:	stp	x26, x25, [sp, #32]
  40fa30:	stp	x24, x23, [sp, #48]
  40fa34:	stp	x22, x21, [sp, #64]
  40fa38:	stp	x20, x19, [sp, #80]
  40fa3c:	mov	x29, sp
  40fa40:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fa44:	ldr	w8, [x8, #3472]
  40fa48:	mov	x19, x0
  40fa4c:	cmp	w8, #0x1
  40fa50:	b.eq	40fc88 <printf@plt+0xe7e8>  // b.none
  40fa54:	cbnz	w8, 40fd74 <printf@plt+0xe8d4>
  40fa58:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40fa5c:	ldr	w1, [x8, #524]
  40fa60:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40fa64:	add	x0, x0, #0x76f
  40fa68:	bl	4014a0 <printf@plt>
  40fa6c:	ldr	w8, [x19, #16]
  40fa70:	cmp	w8, #0x1
  40fa74:	b.lt	40fd90 <printf@plt+0xe8f0>  // b.tstop
  40fa78:	adrp	x22, 419000 <_ZdlPvm@@Base+0x62fc>
  40fa7c:	adrp	x23, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fa80:	adrp	x26, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fa84:	adrp	x27, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fa88:	adrp	x28, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fa8c:	mov	x20, xzr
  40fa90:	add	x22, x22, #0x4c2
  40fa94:	add	x23, x23, #0x542
  40fa98:	add	x26, x26, #0x529
  40fa9c:	add	x27, x27, #0x617
  40faa0:	add	x28, x28, #0x5f8
  40faa4:	b	40fab4 <printf@plt+0xe614>
  40faa8:	add	x20, x20, #0x1
  40faac:	cmp	x20, w8, sxtw
  40fab0:	b.ge	40fd90 <printf@plt+0xe8f0>  // b.tcont
  40fab4:	ldr	w1, [x19, #12]
  40fab8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x42fc>
  40fabc:	add	x0, x0, #0x44
  40fac0:	bl	4014a0 <printf@plt>
  40fac4:	ldr	x8, [x19, #24]
  40fac8:	ldr	x8, [x8, x20, lsl #3]
  40facc:	ldr	w9, [x8, #16]
  40fad0:	cmp	w9, #0x1
  40fad4:	b.lt	40fc18 <printf@plt+0xe778>  // b.tstop
  40fad8:	mov	x21, xzr
  40fadc:	b	40faf0 <printf@plt+0xe650>
  40fae0:	ldrsw	x9, [x8, #16]
  40fae4:	add	x21, x21, #0x1
  40fae8:	cmp	x21, x9
  40faec:	b.ge	40fc18 <printf@plt+0xe778>  // b.tcont
  40faf0:	ldr	w9, [x8, #20]
  40faf4:	cbz	w9, 40fb44 <printf@plt+0xe6a4>
  40faf8:	cmp	w9, #0x1
  40fafc:	b.eq	40fb18 <printf@plt+0xe678>  // b.none
  40fb00:	cmp	w9, #0x2
  40fb04:	b.ne	40fb38 <printf@plt+0xe698>  // b.any
  40fb08:	ldr	x8, [x8, #8]
  40fb0c:	ldr	w1, [x19, #12]
  40fb10:	mov	x0, x28
  40fb14:	b	40fb24 <printf@plt+0xe684>
  40fb18:	ldr	x8, [x8, #8]
  40fb1c:	ldr	w1, [x19, #12]
  40fb20:	mov	x0, x27
  40fb24:	ldr	x8, [x8, x21, lsl #3]
  40fb28:	ldr	w3, [x8, #12]
  40fb2c:	mov	w2, w20
  40fb30:	bl	4014a0 <printf@plt>
  40fb34:	b	40fb44 <printf@plt+0xe6a4>
  40fb38:	mov	w0, #0xd0                  	// #208
  40fb3c:	mov	x1, x26
  40fb40:	bl	4110a4 <printf@plt+0xfc04>
  40fb44:	ldr	x8, [x19, #24]
  40fb48:	lsl	x24, x20, #3
  40fb4c:	lsl	x25, x21, #3
  40fb50:	ldr	x8, [x8, x24]
  40fb54:	ldr	x8, [x8, #8]
  40fb58:	ldr	x0, [x8, x25]
  40fb5c:	ldr	x8, [x0]
  40fb60:	ldr	x8, [x8, #48]
  40fb64:	blr	x8
  40fb68:	ldr	x8, [x19, #24]
  40fb6c:	mov	x0, x22
  40fb70:	ldr	x8, [x8, x24]
  40fb74:	ldr	x8, [x8, #8]
  40fb78:	ldr	x8, [x8, x25]
  40fb7c:	ldr	w1, [x8, #12]
  40fb80:	bl	4014a0 <printf@plt>
  40fb84:	ldr	x8, [x19, #24]
  40fb88:	ldr	x8, [x8, x24]
  40fb8c:	ldr	w9, [x8, #20]
  40fb90:	cbz	w9, 40fbe8 <printf@plt+0xe748>
  40fb94:	cmp	w9, #0x1
  40fb98:	b.eq	40fbb8 <printf@plt+0xe718>  // b.none
  40fb9c:	cmp	w9, #0x2
  40fba0:	b.ne	40fbdc <printf@plt+0xe73c>  // b.any
  40fba4:	ldr	x8, [x8, #8]
  40fba8:	ldr	w2, [x19, #12]
  40fbac:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fbb0:	add	x0, x0, #0x633
  40fbb4:	b	40fbc8 <printf@plt+0xe728>
  40fbb8:	ldr	x8, [x8, #8]
  40fbbc:	ldr	w2, [x19, #12]
  40fbc0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fbc4:	add	x0, x0, #0x652
  40fbc8:	ldr	x8, [x8, x21, lsl #3]
  40fbcc:	ldr	w1, [x8, #12]
  40fbd0:	mov	w3, w20
  40fbd4:	bl	4014a0 <printf@plt>
  40fbd8:	b	40fbe8 <printf@plt+0xe748>
  40fbdc:	mov	w0, #0xe0                  	// #224
  40fbe0:	mov	x1, x26
  40fbe4:	bl	4110a4 <printf@plt+0xfc04>
  40fbe8:	ldr	x8, [x19, #24]
  40fbec:	ldr	x8, [x8, x20, lsl #3]
  40fbf0:	ldr	w9, [x8, #16]
  40fbf4:	sub	w9, w9, #0x1
  40fbf8:	cmp	x21, x9
  40fbfc:	b.eq	40fae0 <printf@plt+0xe640>  // b.none
  40fc00:	ldr	w1, [x19, #12]
  40fc04:	mov	x0, x23
  40fc08:	bl	4014a0 <printf@plt>
  40fc0c:	ldr	x8, [x19, #24]
  40fc10:	ldr	x8, [x8, x20, lsl #3]
  40fc14:	b	40fae0 <printf@plt+0xe640>
  40fc18:	ldr	w1, [x19, #12]
  40fc1c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x62fc>
  40fc20:	add	x0, x0, #0x64e
  40fc24:	bl	4014a0 <printf@plt>
  40fc28:	ldr	x8, [x19, #24]
  40fc2c:	ldr	w2, [x19, #12]
  40fc30:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fc34:	add	x0, x0, #0x551
  40fc38:	ldr	x8, [x8, x20, lsl #3]
  40fc3c:	ldr	w8, [x8, #16]
  40fc40:	sub	w1, w8, #0x1
  40fc44:	bl	4014a0 <printf@plt>
  40fc48:	ldr	w1, [x19, #12]
  40fc4c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fc50:	add	x0, x0, #0x66e
  40fc54:	mov	w2, w20
  40fc58:	bl	4014a0 <printf@plt>
  40fc5c:	ldr	w8, [x19, #16]
  40fc60:	sub	w9, w8, #0x1
  40fc64:	cmp	x20, x9
  40fc68:	b.eq	40faa8 <printf@plt+0xe608>  // b.none
  40fc6c:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40fc70:	ldr	w1, [x8, #520]
  40fc74:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40fc78:	add	x0, x0, #0x76f
  40fc7c:	bl	4014a0 <printf@plt>
  40fc80:	ldr	w8, [x19, #16]
  40fc84:	b	40faa8 <printf@plt+0xe608>
  40fc88:	ldr	x8, [x19, #24]
  40fc8c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fc90:	add	x0, x0, #0x680
  40fc94:	ldr	x8, [x8]
  40fc98:	ldr	w26, [x8, #16]
  40fc9c:	bl	4014a0 <printf@plt>
  40fca0:	cmp	w26, #0x1
  40fca4:	b.lt	40fdbc <printf@plt+0xe91c>  // b.tstop
  40fca8:	adrp	x28, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fcac:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fcb0:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fcb4:	adrp	x23, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fcb8:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fcbc:	mov	x27, xzr
  40fcc0:	add	x28, x28, #0x848
  40fcc4:	add	x21, x21, #0x68f
  40fcc8:	add	x22, x22, #0x6a6
  40fccc:	add	x23, x23, #0x529
  40fcd0:	add	x24, x24, #0x592
  40fcd4:	b	40fcec <printf@plt+0xe84c>
  40fcd8:	mov	x0, x24
  40fcdc:	bl	4014a0 <printf@plt>
  40fce0:	add	x27, x27, #0x1
  40fce4:	cmp	x27, x26
  40fce8:	b.eq	40fdbc <printf@plt+0xe91c>  // b.none
  40fcec:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fcf0:	add	x0, x0, #0x689
  40fcf4:	bl	4014a0 <printf@plt>
  40fcf8:	ldr	w8, [x19, #16]
  40fcfc:	cmp	w8, #0x1
  40fd00:	b.lt	40fcd8 <printf@plt+0xe838>  // b.tstop
  40fd04:	mov	x20, xzr
  40fd08:	b	40fd50 <printf@plt+0xe8b0>
  40fd0c:	ldr	x25, [x28, x8, lsl #3]
  40fd10:	mov	x0, x21
  40fd14:	mov	x1, x25
  40fd18:	bl	4014a0 <printf@plt>
  40fd1c:	ldr	x8, [x19, #24]
  40fd20:	ldr	x8, [x8, x20, lsl #3]
  40fd24:	ldr	x8, [x8, #8]
  40fd28:	ldr	x0, [x8, x27, lsl #3]
  40fd2c:	ldr	x8, [x0]
  40fd30:	ldr	x8, [x8, #48]
  40fd34:	blr	x8
  40fd38:	mov	x0, x22
  40fd3c:	bl	4014a0 <printf@plt>
  40fd40:	ldrsw	x8, [x19, #16]
  40fd44:	add	x20, x20, #0x1
  40fd48:	cmp	x20, x8
  40fd4c:	b.ge	40fcd8 <printf@plt+0xe838>  // b.tcont
  40fd50:	ldr	x8, [x19, #24]
  40fd54:	ldr	x8, [x8, x20, lsl #3]
  40fd58:	ldrsw	x8, [x8, #20]
  40fd5c:	cmp	w8, #0x3
  40fd60:	b.cc	40fd0c <printf@plt+0xe86c>  // b.lo, b.ul, b.last
  40fd64:	mov	w0, #0xff                  	// #255
  40fd68:	mov	x1, x23
  40fd6c:	bl	4110a4 <printf@plt+0xfc04>
  40fd70:	b	40fd10 <printf@plt+0xe870>
  40fd74:	ldp	x20, x19, [sp, #80]
  40fd78:	ldp	x22, x21, [sp, #64]
  40fd7c:	ldp	x24, x23, [sp, #48]
  40fd80:	ldp	x26, x25, [sp, #32]
  40fd84:	ldp	x28, x27, [sp, #16]
  40fd88:	ldp	x29, x30, [sp], #96
  40fd8c:	ret
  40fd90:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40fd94:	ldr	w1, [x8, #524]
  40fd98:	ldp	x20, x19, [sp, #80]
  40fd9c:	ldp	x22, x21, [sp, #64]
  40fda0:	ldp	x24, x23, [sp, #48]
  40fda4:	ldp	x26, x25, [sp, #32]
  40fda8:	ldp	x28, x27, [sp, #16]
  40fdac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  40fdb0:	add	x0, x0, #0x76f
  40fdb4:	ldp	x29, x30, [sp], #96
  40fdb8:	b	4014a0 <printf@plt>
  40fdbc:	ldp	x20, x19, [sp, #80]
  40fdc0:	ldp	x22, x21, [sp, #64]
  40fdc4:	ldp	x24, x23, [sp, #48]
  40fdc8:	ldp	x26, x25, [sp, #32]
  40fdcc:	ldp	x28, x27, [sp, #16]
  40fdd0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fdd4:	add	x0, x0, #0x599
  40fdd8:	ldp	x29, x30, [sp], #96
  40fddc:	b	4014a0 <printf@plt>
  40fde0:	stp	x29, x30, [sp, #-32]!
  40fde4:	stp	x20, x19, [sp, #16]
  40fde8:	mov	x29, sp
  40fdec:	mov	x20, x1
  40fdf0:	mov	x19, x0
  40fdf4:	bl	407064 <printf@plt+0x5bc4>
  40fdf8:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fdfc:	add	x8, x8, #0x780
  40fe00:	str	x8, [x19]
  40fe04:	mov	w0, #0x50                  	// #80
  40fe08:	bl	4011e0 <_Znam@plt>
  40fe0c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fe10:	ldr	d1, [x8, #1192]
  40fe14:	movi	v0.2d, #0x0
  40fe18:	str	x0, [x19, #24]
  40fe1c:	str	xzr, [x0, #72]
  40fe20:	stur	q0, [x0, #56]
  40fe24:	stur	q0, [x0, #40]
  40fe28:	stur	q0, [x0, #24]
  40fe2c:	stur	q0, [x0, #8]
  40fe30:	str	d1, [x19, #16]
  40fe34:	str	x20, [x0]
  40fe38:	ldp	x20, x19, [sp, #16]
  40fe3c:	ldp	x29, x30, [sp], #32
  40fe40:	ret
  40fe44:	mov	x20, x0
  40fe48:	mov	x0, x19
  40fe4c:	bl	407bd8 <printf@plt+0x6738>
  40fe50:	mov	x0, x20
  40fe54:	bl	401440 <_Unwind_Resume@plt>
  40fe58:	stp	x29, x30, [sp, #-48]!
  40fe5c:	stp	x20, x19, [sp, #32]
  40fe60:	ldr	w8, [x0, #16]
  40fe64:	mov	x19, x0
  40fe68:	ldr	x0, [x0, #24]
  40fe6c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fe70:	add	x9, x9, #0x780
  40fe74:	cmp	w8, #0x1
  40fe78:	str	x21, [sp, #16]
  40fe7c:	mov	x29, sp
  40fe80:	str	x9, [x19]
  40fe84:	b.lt	40fec0 <printf@plt+0xea20>  // b.tstop
  40fe88:	mov	x21, xzr
  40fe8c:	b	40fe9c <printf@plt+0xe9fc>
  40fe90:	add	x21, x21, #0x1
  40fe94:	cmp	x21, w8, sxtw
  40fe98:	b.ge	40fec0 <printf@plt+0xea20>  // b.tcont
  40fe9c:	ldr	x20, [x0, x21, lsl #3]
  40fea0:	cbz	x20, 40fe90 <printf@plt+0xe9f0>
  40fea4:	mov	x0, x20
  40fea8:	bl	4075c0 <printf@plt+0x6120>
  40feac:	mov	x0, x20
  40feb0:	bl	412cf8 <_ZdlPv@@Base>
  40feb4:	ldr	w8, [x19, #16]
  40feb8:	ldr	x0, [x19, #24]
  40febc:	b	40fe90 <printf@plt+0xe9f0>
  40fec0:	cbz	x0, 40fec8 <printf@plt+0xea28>
  40fec4:	bl	401390 <_ZdaPv@plt>
  40fec8:	mov	x0, x19
  40fecc:	ldp	x20, x19, [sp, #32]
  40fed0:	ldr	x21, [sp, #16]
  40fed4:	ldp	x29, x30, [sp], #48
  40fed8:	b	407bd8 <printf@plt+0x6738>
  40fedc:	stp	x29, x30, [sp, #-48]!
  40fee0:	stp	x20, x19, [sp, #32]
  40fee4:	ldr	w8, [x0, #16]
  40fee8:	mov	x19, x0
  40feec:	ldr	x0, [x0, #24]
  40fef0:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x72fc>
  40fef4:	add	x9, x9, #0x780
  40fef8:	cmp	w8, #0x1
  40fefc:	str	x21, [sp, #16]
  40ff00:	mov	x29, sp
  40ff04:	str	x9, [x19]
  40ff08:	b.lt	40ff44 <printf@plt+0xeaa4>  // b.tstop
  40ff0c:	mov	x21, xzr
  40ff10:	b	40ff20 <printf@plt+0xea80>
  40ff14:	add	x21, x21, #0x1
  40ff18:	cmp	x21, w8, sxtw
  40ff1c:	b.ge	40ff44 <printf@plt+0xeaa4>  // b.tcont
  40ff20:	ldr	x20, [x0, x21, lsl #3]
  40ff24:	cbz	x20, 40ff14 <printf@plt+0xea74>
  40ff28:	mov	x0, x20
  40ff2c:	bl	4075c0 <printf@plt+0x6120>
  40ff30:	mov	x0, x20
  40ff34:	bl	412cf8 <_ZdlPv@@Base>
  40ff38:	ldr	w8, [x19, #16]
  40ff3c:	ldr	x0, [x19, #24]
  40ff40:	b	40ff14 <printf@plt+0xea74>
  40ff44:	cbz	x0, 40ff4c <printf@plt+0xeaac>
  40ff48:	bl	401390 <_ZdaPv@plt>
  40ff4c:	mov	x0, x19
  40ff50:	bl	407bd8 <printf@plt+0x6738>
  40ff54:	mov	x0, x19
  40ff58:	ldp	x20, x19, [sp, #32]
  40ff5c:	ldr	x21, [sp, #16]
  40ff60:	ldp	x29, x30, [sp], #48
  40ff64:	b	412cf8 <_ZdlPv@@Base>
  40ff68:	stp	x29, x30, [sp, #-64]!
  40ff6c:	str	x23, [sp, #16]
  40ff70:	stp	x22, x21, [sp, #32]
  40ff74:	stp	x20, x19, [sp, #48]
  40ff78:	mov	x29, sp
  40ff7c:	ldp	w22, w8, [x0, #16]
  40ff80:	mov	x19, x0
  40ff84:	sxtw	x8, w8
  40ff88:	mov	x20, x1
  40ff8c:	cmp	w22, w8
  40ff90:	b.lt	40ffd4 <printf@plt+0xeb34>  // b.tstop
  40ff94:	ldr	x21, [x19, #24]
  40ff98:	lsl	x9, x8, #1
  40ff9c:	lsl	x8, x8, #4
  40ffa0:	cmp	xzr, x9, lsr #61
  40ffa4:	csinv	x0, x8, xzr, eq  // eq = none
  40ffa8:	sxtw	x23, w22
  40ffac:	str	w9, [x19, #20]
  40ffb0:	bl	4011e0 <_Znam@plt>
  40ffb4:	lsl	x2, x23, #3
  40ffb8:	mov	x1, x21
  40ffbc:	str	x0, [x19, #24]
  40ffc0:	bl	401200 <memcpy@plt>
  40ffc4:	cbz	x21, 40ffd4 <printf@plt+0xeb34>
  40ffc8:	mov	x0, x21
  40ffcc:	bl	401390 <_ZdaPv@plt>
  40ffd0:	ldr	w22, [x19, #16]
  40ffd4:	ldr	x8, [x19, #24]
  40ffd8:	add	w9, w22, #0x1
  40ffdc:	str	w9, [x19, #16]
  40ffe0:	ldr	x23, [sp, #16]
  40ffe4:	str	x20, [x8, w22, sxtw #3]
  40ffe8:	ldp	x20, x19, [sp, #48]
  40ffec:	ldp	x22, x21, [sp, #32]
  40fff0:	ldp	x29, x30, [sp], #64
  40fff4:	ret
  40fff8:	stp	x29, x30, [sp, #-48]!
  40fffc:	str	x21, [sp, #16]
  410000:	stp	x20, x19, [sp, #32]
  410004:	mov	x29, sp
  410008:	ldr	w8, [x0, #16]
  41000c:	cmp	w8, #0x1
  410010:	b.lt	410040 <printf@plt+0xeba0>  // b.tstop
  410014:	mov	x19, x0
  410018:	mov	w20, w1
  41001c:	mov	x21, xzr
  410020:	ldr	x8, [x19, #24]
  410024:	mov	w1, w20
  410028:	ldr	x0, [x8, x21, lsl #3]
  41002c:	bl	407634 <printf@plt+0x6194>
  410030:	ldrsw	x8, [x19, #16]
  410034:	add	x21, x21, #0x1
  410038:	cmp	x21, x8
  41003c:	b.lt	410020 <printf@plt+0xeb80>  // b.tstop
  410040:	ldp	x20, x19, [sp, #32]
  410044:	ldr	x21, [sp, #16]
  410048:	ldp	x29, x30, [sp], #48
  41004c:	ret
  410050:	stp	x29, x30, [sp, #-96]!
  410054:	stp	x28, x27, [sp, #16]
  410058:	stp	x26, x25, [sp, #32]
  41005c:	stp	x24, x23, [sp, #48]
  410060:	stp	x22, x21, [sp, #64]
  410064:	stp	x20, x19, [sp, #80]
  410068:	mov	x29, sp
  41006c:	adrp	x26, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410070:	ldr	x3, [x26, #3416]
  410074:	mov	x19, x0
  410078:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  41007c:	add	x0, x0, #0x6ad
  410080:	mov	w1, #0x9                   	// #9
  410084:	mov	w2, #0x1                   	// #1
  410088:	bl	401430 <fwrite@plt>
  41008c:	ldr	x8, [x19, #24]
  410090:	adrp	x27, 41a000 <_ZdlPvm@@Base+0x72fc>
  410094:	add	x27, x27, #0x860
  410098:	ldr	x20, [x8]
  41009c:	ldrsw	x8, [x20, #20]
  4100a0:	cmp	w8, #0x3
  4100a4:	b.cs	4100b0 <printf@plt+0xec10>  // b.hs, b.nlast
  4100a8:	ldr	w2, [x27, x8, lsl #2]
  4100ac:	b	4100c4 <printf@plt+0xec24>
  4100b0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x72fc>
  4100b4:	add	x1, x1, #0x529
  4100b8:	mov	w0, #0x155                 	// #341
  4100bc:	bl	4110a4 <printf@plt+0xfc04>
  4100c0:	mov	w2, wzr
  4100c4:	ldr	x0, [x26, #3416]
  4100c8:	ldr	w4, [x20, #24]
  4100cc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x72fc>
  4100d0:	adrp	x3, 415000 <_ZdlPvm@@Base+0x22fc>
  4100d4:	add	x1, x1, #0x6b7
  4100d8:	add	x3, x3, #0x8e0
  4100dc:	bl	401230 <fprintf@plt>
  4100e0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x72fc>
  4100e4:	add	x1, x1, #0x6c2
  4100e8:	mov	x0, x20
  4100ec:	bl	407af0 <printf@plt+0x6650>
  4100f0:	ldr	x3, [x26, #3416]
  4100f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4100f8:	add	x0, x0, #0x244
  4100fc:	mov	w1, #0x2                   	// #2
  410100:	mov	w2, #0x1                   	// #1
  410104:	bl	401430 <fwrite@plt>
  410108:	ldr	w8, [x19, #16]
  41010c:	ldr	x3, [x26, #3416]
  410110:	cmp	w8, #0x2
  410114:	b.lt	4101c4 <printf@plt+0xed24>  // b.tstop
  410118:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x72fc>
  41011c:	adrp	x21, 415000 <_ZdlPvm@@Base+0x22fc>
  410120:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x72fc>
  410124:	adrp	x23, 416000 <_ZdlPvm@@Base+0x32fc>
  410128:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x72fc>
  41012c:	mov	w28, #0x1                   	// #1
  410130:	add	x20, x20, #0x6b7
  410134:	add	x21, x21, #0x8e0
  410138:	add	x22, x22, #0x6c2
  41013c:	add	x23, x23, #0x244
  410140:	add	x24, x24, #0x529
  410144:	mov	w0, #0x20                  	// #32
  410148:	mov	x1, x3
  41014c:	bl	401340 <fputc@plt>
  410150:	ldr	x8, [x19, #24]
  410154:	ldr	x25, [x8, x28, lsl #3]
  410158:	ldrsw	x8, [x25, #20]
  41015c:	cmp	w8, #0x3
  410160:	b.cs	41016c <printf@plt+0xeccc>  // b.hs, b.nlast
  410164:	ldr	w2, [x27, x8, lsl #2]
  410168:	b	41017c <printf@plt+0xecdc>
  41016c:	mov	w0, #0x155                 	// #341
  410170:	mov	x1, x24
  410174:	bl	4110a4 <printf@plt+0xfc04>
  410178:	mov	w2, wzr
  41017c:	ldr	x0, [x26, #3416]
  410180:	ldr	w4, [x25, #24]
  410184:	mov	x1, x20
  410188:	mov	x3, x21
  41018c:	bl	401230 <fprintf@plt>
  410190:	mov	x0, x25
  410194:	mov	x1, x22
  410198:	bl	407af0 <printf@plt+0x6650>
  41019c:	ldr	x3, [x26, #3416]
  4101a0:	mov	w1, #0x2                   	// #2
  4101a4:	mov	w2, #0x1                   	// #1
  4101a8:	mov	x0, x23
  4101ac:	bl	401430 <fwrite@plt>
  4101b0:	ldrsw	x8, [x19, #16]
  4101b4:	ldr	x3, [x26, #3416]
  4101b8:	add	x28, x28, #0x1
  4101bc:	cmp	x28, x8
  4101c0:	b.lt	410144 <printf@plt+0xeca4>  // b.tstop
  4101c4:	ldp	x20, x19, [sp, #80]
  4101c8:	ldp	x22, x21, [sp, #64]
  4101cc:	ldp	x24, x23, [sp, #48]
  4101d0:	ldp	x26, x25, [sp, #32]
  4101d4:	ldp	x28, x27, [sp, #16]
  4101d8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  4101dc:	add	x0, x0, #0x244
  4101e0:	mov	w1, #0x2                   	// #2
  4101e4:	mov	w2, #0x1                   	// #1
  4101e8:	ldp	x29, x30, [sp], #96
  4101ec:	b	401430 <fwrite@plt>
  4101f0:	stp	x29, x30, [sp, #-32]!
  4101f4:	str	x19, [sp, #16]
  4101f8:	mov	x29, sp
  4101fc:	mov	x19, x0
  410200:	bl	4074d8 <printf@plt+0x6038>
  410204:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x72fc>
  410208:	ldr	d0, [x8, #1184]
  41020c:	stur	d0, [x19, #20]
  410210:	ldr	x19, [sp, #16]
  410214:	ldp	x29, x30, [sp], #32
  410218:	ret
  41021c:	str	w1, [x0, #20]
  410220:	ret
  410224:	str	w1, [x0, #24]
  410228:	ret
  41022c:	stp	x29, x30, [sp, #-32]!
  410230:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x72fc>
  410234:	add	x8, x8, #0x6f8
  410238:	str	x19, [sp, #16]
  41023c:	mov	x19, x0
  410240:	str	x8, [x0], #16
  410244:	mov	x29, sp
  410248:	bl	4075c0 <printf@plt+0x6120>
  41024c:	mov	x0, x19
  410250:	ldr	x19, [sp, #16]
  410254:	ldp	x29, x30, [sp], #32
  410258:	b	407bd8 <printf@plt+0x6738>
  41025c:	stp	x29, x30, [sp, #-32]!
  410260:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x72fc>
  410264:	add	x8, x8, #0x6f8
  410268:	str	x19, [sp, #16]
  41026c:	mov	x19, x0
  410270:	str	x8, [x0], #16
  410274:	mov	x29, sp
  410278:	bl	4075c0 <printf@plt+0x6120>
  41027c:	mov	x0, x19
  410280:	bl	407bd8 <printf@plt+0x6738>
  410284:	mov	x0, x19
  410288:	ldr	x19, [sp, #16]
  41028c:	ldp	x29, x30, [sp], #32
  410290:	b	412cf8 <_ZdlPv@@Base>
  410294:	stp	x29, x30, [sp, #-48]!
  410298:	str	x21, [sp, #16]
  41029c:	stp	x20, x19, [sp, #32]
  4102a0:	mov	x29, sp
  4102a4:	mov	x19, x0
  4102a8:	mov	w0, #0x20                  	// #32
  4102ac:	mov	x21, x1
  4102b0:	bl	412c54 <_Znwm@@Base>
  4102b4:	mov	x20, x0
  4102b8:	mov	x1, x21
  4102bc:	bl	407694 <printf@plt+0x61f4>
  4102c0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x72fc>
  4102c4:	add	x8, x8, #0x880
  4102c8:	str	x8, [x20]
  4102cc:	str	x19, [x20, #24]
  4102d0:	mov	x0, x20
  4102d4:	ldp	x20, x19, [sp, #32]
  4102d8:	ldr	x21, [sp, #16]
  4102dc:	ldp	x29, x30, [sp], #48
  4102e0:	ret
  4102e4:	mov	x19, x0
  4102e8:	mov	x0, x20
  4102ec:	bl	412cf8 <_ZdlPv@@Base>
  4102f0:	mov	x0, x19
  4102f4:	bl	401440 <_Unwind_Resume@plt>
  4102f8:	stp	x29, x30, [sp, #-32]!
  4102fc:	stp	x20, x19, [sp, #16]
  410300:	mov	x29, sp
  410304:	mov	x19, x1
  410308:	mov	x1, x2
  41030c:	mov	x20, x0
  410310:	bl	407694 <printf@plt+0x61f4>
  410314:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x72fc>
  410318:	add	x8, x8, #0x880
  41031c:	str	x8, [x20]
  410320:	str	x19, [x20, #24]
  410324:	ldp	x20, x19, [sp, #16]
  410328:	ldp	x29, x30, [sp], #32
  41032c:	ret
  410330:	stp	x29, x30, [sp, #-32]!
  410334:	str	x19, [sp, #16]
  410338:	mov	x19, x0
  41033c:	ldr	x0, [x0, #24]
  410340:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x72fc>
  410344:	add	x8, x8, #0x880
  410348:	mov	x29, sp
  41034c:	str	x8, [x19]
  410350:	cbz	x0, 410358 <printf@plt+0xeeb8>
  410354:	bl	401390 <_ZdaPv@plt>
  410358:	mov	x0, x19
  41035c:	ldr	x19, [sp, #16]
  410360:	ldp	x29, x30, [sp], #32
  410364:	b	4076c4 <printf@plt+0x6224>
  410368:	stp	x29, x30, [sp, #-32]!
  41036c:	str	x19, [sp, #16]
  410370:	mov	x19, x0
  410374:	ldr	x0, [x0, #24]
  410378:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x72fc>
  41037c:	add	x8, x8, #0x880
  410380:	mov	x29, sp
  410384:	str	x8, [x19]
  410388:	cbz	x0, 410390 <printf@plt+0xeef0>
  41038c:	bl	401390 <_ZdaPv@plt>
  410390:	mov	x0, x19
  410394:	bl	4076c4 <printf@plt+0x6224>
  410398:	mov	x0, x19
  41039c:	ldr	x19, [sp, #16]
  4103a0:	ldp	x29, x30, [sp], #32
  4103a4:	b	412cf8 <_ZdlPv@@Base>
  4103a8:	stp	x29, x30, [sp, #-32]!
  4103ac:	stp	x20, x19, [sp, #16]
  4103b0:	mov	x29, sp
  4103b4:	mov	x19, x0
  4103b8:	ldr	x0, [x0, #16]
  4103bc:	ldr	x8, [x0]
  4103c0:	ldr	x8, [x8, #24]
  4103c4:	blr	x8
  4103c8:	ldr	x8, [x19, #16]
  4103cc:	mov	w20, w0
  4103d0:	ldr	x9, [x8]
  4103d4:	mov	x0, x8
  4103d8:	ldr	x9, [x9, #32]
  4103dc:	blr	x9
  4103e0:	ldr	x0, [x19, #16]
  4103e4:	ldr	x8, [x0]
  4103e8:	ldr	x8, [x8, #40]
  4103ec:	blr	x8
  4103f0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  4103f4:	add	x0, x0, #0x920
  4103f8:	bl	4014a0 <printf@plt>
  4103fc:	ldr	x0, [x19, #16]
  410400:	ldr	x8, [x0]
  410404:	ldr	x8, [x8, #48]
  410408:	blr	x8
  41040c:	mov	w0, #0xa                   	// #10
  410410:	bl	4012f0 <putchar@plt>
  410414:	ldr	x8, [x19, #16]
  410418:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  41041c:	add	x0, x0, #0x929
  410420:	ldr	w1, [x8, #12]
  410424:	bl	4014a0 <printf@plt>
  410428:	ldr	x8, [x19, #16]
  41042c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  410430:	add	x0, x0, #0x93b
  410434:	ldr	w1, [x8, #12]
  410438:	bl	4014a0 <printf@plt>
  41043c:	ldr	x8, [x19, #16]
  410440:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  410444:	add	x0, x0, #0x94c
  410448:	ldr	w1, [x8, #12]
  41044c:	bl	4014a0 <printf@plt>
  410450:	ldr	x8, [x19, #16]
  410454:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  410458:	add	x0, x0, #0x95d
  41045c:	ldr	w1, [x8, #12]
  410460:	bl	4014a0 <printf@plt>
  410464:	ldr	x8, [x19, #16]
  410468:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  41046c:	add	x0, x0, #0x972
  410470:	ldr	w1, [x8, #12]
  410474:	bl	4014a0 <printf@plt>
  410478:	ldr	x1, [x19, #24]
  41047c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  410480:	add	x0, x0, #0x987
  410484:	bl	4014a0 <printf@plt>
  410488:	ldr	w1, [x19, #12]
  41048c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  410490:	add	x0, x0, #0x98c
  410494:	bl	4014a0 <printf@plt>
  410498:	ldr	w1, [x19, #12]
  41049c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  4104a0:	add	x0, x0, #0x99b
  4104a4:	bl	4014a0 <printf@plt>
  4104a8:	ldr	w1, [x19, #12]
  4104ac:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  4104b0:	add	x0, x0, #0x9ad
  4104b4:	bl	4014a0 <printf@plt>
  4104b8:	ldr	w1, [x19, #12]
  4104bc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  4104c0:	add	x0, x0, #0x9c1
  4104c4:	bl	4014a0 <printf@plt>
  4104c8:	ldr	w1, [x19, #12]
  4104cc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  4104d0:	add	x0, x0, #0x9d5
  4104d4:	bl	4014a0 <printf@plt>
  4104d8:	ldr	w1, [x19, #12]
  4104dc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  4104e0:	add	x0, x0, #0x9ed
  4104e4:	bl	4014a0 <printf@plt>
  4104e8:	mov	w0, w20
  4104ec:	ldp	x20, x19, [sp, #16]
  4104f0:	ldp	x29, x30, [sp], #32
  4104f4:	ret
  4104f8:	ret
  4104fc:	ret
  410500:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410504:	ldr	w8, [x8, #3472]
  410508:	cmp	w8, #0x1
  41050c:	b.eq	410524 <printf@plt+0xf084>  // b.none
  410510:	cbnz	w8, 410530 <printf@plt+0xf090>
  410514:	ldr	w1, [x0, #12]
  410518:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  41051c:	add	x0, x0, #0xa02
  410520:	b	4014a0 <printf@plt>
  410524:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  410528:	add	x0, x0, #0xa0d
  41052c:	b	4014a0 <printf@plt>
  410530:	ret
  410534:	stp	x29, x30, [sp, #-32]!
  410538:	stp	x20, x19, [sp, #16]
  41053c:	mov	x29, sp
  410540:	mov	x19, x0
  410544:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410548:	ldr	x0, [x20, #3416]
  41054c:	ldr	x2, [x19, #24]
  410550:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x72fc>
  410554:	add	x1, x1, #0xa49
  410558:	bl	401230 <fprintf@plt>
  41055c:	ldr	x0, [x19, #16]
  410560:	ldr	x8, [x0]
  410564:	ldr	x8, [x8]
  410568:	blr	x8
  41056c:	ldr	x3, [x20, #3416]
  410570:	ldp	x20, x19, [sp, #16]
  410574:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  410578:	add	x0, x0, #0x244
  41057c:	mov	w1, #0x2                   	// #2
  410580:	mov	w2, #0x1                   	// #1
  410584:	ldp	x29, x30, [sp], #32
  410588:	b	401430 <fwrite@plt>
  41058c:	stp	x29, x30, [sp, #-96]!
  410590:	stp	x28, x27, [sp, #16]
  410594:	stp	x26, x25, [sp, #32]
  410598:	stp	x24, x23, [sp, #48]
  41059c:	stp	x22, x21, [sp, #64]
  4105a0:	stp	x20, x19, [sp, #80]
  4105a4:	mov	x29, sp
  4105a8:	sub	sp, sp, #0x7e0
  4105ac:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x22a8>
  4105b0:	adrp	x25, 433000 <stderr@@GLIBC_2.17+0x22a8>
  4105b4:	mov	w9, #0xfffffffe            	// #-2
  4105b8:	adrp	x23, 41a000 <_ZdlPvm@@Base+0x72fc>
  4105bc:	str	wzr, [sp]
  4105c0:	mov	w24, wzr
  4105c4:	add	x26, sp, #0x8
  4105c8:	mov	w28, #0xc8                  	// #200
  4105cc:	add	x23, x23, #0xaea
  4105d0:	add	x20, sp, #0x8
  4105d4:	add	x27, sp, #0x648
  4105d8:	str	wzr, [x8, #1672]
  4105dc:	str	w9, [x25, #1656]
  4105e0:	add	x19, sp, #0x648
  4105e4:	b	4105f8 <printf@plt+0xf158>
  4105e8:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x82fc>
  4105ec:	add	x9, x9, #0x2ee
  4105f0:	ldrsh	w24, [x9, x8, lsl #1]
  4105f4:	add	x27, x27, #0x2
  4105f8:	add	x8, x19, x28, lsl #1
  4105fc:	sub	x8, x8, #0x2
  410600:	cmp	x8, x27
  410604:	strh	w24, [x27]
  410608:	b.hi	4106b0 <printf@plt+0xf210>  // b.pmore
  41060c:	lsr	x8, x28, #4
  410610:	cmp	x8, #0x270
  410614:	b.hi	410f6c <printf@plt+0xfacc>  // b.pmore
  410618:	ubfx	x9, x28, #3, #60
  41061c:	lsl	x8, x28, #1
  410620:	cmp	x9, #0x271
  410624:	mov	w9, #0x2710                	// #10000
  410628:	csel	x28, x8, x9, cc  // cc = lo, ul, last
  41062c:	mov	w8, #0xa                   	// #10
  410630:	orr	x9, xzr, #0x7
  410634:	madd	x0, x28, x8, x9
  410638:	bl	4013e0 <malloc@plt>
  41063c:	cbz	x0, 410f6c <printf@plt+0xfacc>
  410640:	sub	x8, x27, x19
  410644:	asr	x26, x8, #1
  410648:	add	x27, x26, #0x1
  41064c:	lsl	x2, x27, #1
  410650:	mov	x1, x19
  410654:	mov	x21, x0
  410658:	bl	401200 <memcpy@plt>
  41065c:	lsl	x8, x28, #1
  410660:	add	x8, x8, #0x7
  410664:	and	x8, x8, #0xfffffffffffffff8
  410668:	add	x22, x21, x8
  41066c:	lsl	x2, x27, #3
  410670:	mov	x0, x22
  410674:	mov	x1, x20
  410678:	bl	401200 <memcpy@plt>
  41067c:	add	x8, sp, #0x648
  410680:	cmp	x19, x8
  410684:	b.eq	410690 <printf@plt+0xf1f0>  // b.none
  410688:	mov	x0, x19
  41068c:	bl	401280 <free@plt>
  410690:	add	x8, x21, x28, lsl #1
  410694:	add	x27, x21, x26, lsl #1
  410698:	sub	x8, x8, #0x2
  41069c:	cmp	x8, x27
  4106a0:	b.ls	410fd0 <printf@plt+0xfb30>  // b.plast
  4106a4:	add	x26, x22, x26, lsl #3
  4106a8:	mov	x20, x22
  4106ac:	mov	x19, x21
  4106b0:	cmp	w24, #0x48
  4106b4:	b.eq	410f8c <printf@plt+0xfaec>  // b.none
  4106b8:	ldrsh	w21, [x23, w24, sxtw #1]
  4106bc:	cmn	w21, #0x4c
  4106c0:	b.ne	410730 <printf@plt+0xf290>  // b.any
  4106c4:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x82fc>
  4106c8:	sxtw	x8, w24
  4106cc:	add	x9, x9, #0x1b6
  4106d0:	ldrb	w24, [x9, x8]
  4106d4:	cbz	x24, 410fa0 <printf@plt+0xfb00>
  4106d8:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x82fc>
  4106dc:	add	x8, x8, #0x244
  4106e0:	ldrb	w22, [x8, x24]
  4106e4:	mov	w8, #0x1                   	// #1
  4106e8:	sub	x8, x8, x22
  4106ec:	ldr	x21, [x26, x8, lsl #3]
  4106f0:	sub	w8, w24, #0x3
  4106f4:	cmp	w8, #0x48
  4106f8:	b.hi	4107f4 <printf@plt+0xf354>  // b.pmore
  4106fc:	adrp	x11, 41a000 <_ZdlPvm@@Base+0x72fc>
  410700:	add	x11, x11, #0xa58
  410704:	adr	x9, 410714 <printf@plt+0xf274>
  410708:	ldrh	w10, [x11, x8, lsl #1]
  41070c:	add	x9, x9, x10, lsl #2
  410710:	br	x9
  410714:	ldr	x0, [x26]
  410718:	bl	40708c <printf@plt+0x5bec>
  41071c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410720:	mov	w9, #0x1                   	// #1
  410724:	str	w9, [x8, #3440]
  410728:	mov	w24, #0x3                   	// #3
  41072c:	b	4107f4 <printf@plt+0xf354>
  410730:	ldr	w0, [x25, #1656]
  410734:	cmn	w0, #0x2
  410738:	b.ne	410744 <printf@plt+0xf2a4>  // b.any
  41073c:	bl	406970 <printf@plt+0x54d0>
  410740:	str	w0, [x25, #1656]
  410744:	cmp	w0, #0x0
  410748:	b.le	410770 <printf@plt+0xf2d0>
  41074c:	cmp	w0, #0x13b
  410750:	b.hi	410788 <printf@plt+0xf2e8>  // b.pmore
  410754:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x72fc>
  410758:	add	x8, x8, #0xc06
  41075c:	ldrb	w8, [x8, w0, uxtw]
  410760:	add	w9, w8, w21
  410764:	cmp	w9, #0x17b
  410768:	b.ls	410798 <printf@plt+0xf2f8>  // b.plast
  41076c:	b	4106c4 <printf@plt+0xf224>
  410770:	mov	w8, wzr
  410774:	str	wzr, [x25, #1656]
  410778:	add	w9, w8, w21
  41077c:	cmp	w9, #0x17b
  410780:	b.ls	410798 <printf@plt+0xf2f8>  // b.plast
  410784:	b	4106c4 <printf@plt+0xf224>
  410788:	mov	w8, #0x2                   	// #2
  41078c:	add	w9, w8, w21
  410790:	cmp	w9, #0x17b
  410794:	b.hi	4106c4 <printf@plt+0xf224>  // b.pmore
  410798:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x72fc>
  41079c:	add	x10, x10, #0xd42
  4107a0:	ldrsh	w10, [x10, w9, uxtw #1]
  4107a4:	cmp	w8, w10
  4107a8:	b.ne	4106c4 <printf@plt+0xf224>  // b.any
  4107ac:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x82fc>
  4107b0:	add	x8, x8, #0x3a
  4107b4:	ldrb	w24, [x8, x9]
  4107b8:	cbz	w24, 4107e8 <printf@plt+0xf348>
  4107bc:	ldr	w10, [sp]
  4107c0:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x22a8>
  4107c4:	ldr	x9, [x9, #1664]
  4107c8:	sub	w8, w10, #0x1
  4107cc:	cmp	w10, #0x0
  4107d0:	csel	w8, wzr, w8, eq  // eq = none
  4107d4:	str	w8, [sp]
  4107d8:	mov	w8, #0xfffffffe            	// #-2
  4107dc:	str	x9, [x26, #8]!
  4107e0:	str	w8, [x25, #1656]
  4107e4:	b	4105f4 <printf@plt+0xf154>
  4107e8:	ldr	x21, [x26, #8]
  4107ec:	mov	x22, xzr
  4107f0:	mov	x24, xzr
  4107f4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x82fc>
  4107f8:	add	x8, x8, #0x290
  4107fc:	ldrb	w8, [x8, x24]
  410800:	sub	x26, x26, x22, lsl #3
  410804:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x82fc>
  410808:	sub	x27, x27, x22, lsl #1
  41080c:	str	x21, [x26, #8]!
  410810:	sub	x8, x8, #0x42
  410814:	add	x9, x9, #0x2dc
  410818:	ldrsb	w9, [x9, x8]
  41081c:	ldrsh	w10, [x27]
  410820:	add	w9, w10, w9
  410824:	cmp	w9, #0x17b
  410828:	b.hi	4105e8 <printf@plt+0xf148>  // b.pmore
  41082c:	adrp	x11, 41a000 <_ZdlPvm@@Base+0x72fc>
  410830:	add	x11, x11, #0xd42
  410834:	ldrh	w11, [x11, w9, uxtw #1]
  410838:	and	w10, w10, #0xffff
  41083c:	cmp	w11, w10
  410840:	b.ne	4105e8 <printf@plt+0xf148>  // b.any
  410844:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x82fc>
  410848:	add	x8, x8, #0x3a
  41084c:	ldrb	w24, [x8, x9]
  410850:	b	4105f4 <printf@plt+0xf154>
  410854:	ldur	x0, [x26, #-16]
  410858:	ldr	x2, [x26]
  41085c:	mov	x1, xzr
  410860:	bl	40b7e0 <printf@plt+0xa340>
  410864:	mov	x21, x0
  410868:	mov	w24, #0x13                  	// #19
  41086c:	b	4107f4 <printf@plt+0xf354>
  410870:	ldur	x21, [x26, #-8]
  410874:	mov	w24, #0x1e                  	// #30
  410878:	b	4107f4 <printf@plt+0xf354>
  41087c:	ldp	x0, x1, [x26, #-8]
  410880:	mov	x2, xzr
  410884:	bl	40e198 <printf@plt+0xccf8>
  410888:	mov	x21, x0
  41088c:	mov	w24, #0x25                  	// #37
  410890:	b	4107f4 <printf@plt+0xf354>
  410894:	ldur	x0, [x26, #-8]
  410898:	bl	40c9fc <printf@plt+0xb55c>
  41089c:	mov	x21, x0
  4108a0:	mov	w24, #0x26                  	// #38
  4108a4:	b	4107f4 <printf@plt+0xf354>
  4108a8:	ldur	x0, [x26, #-8]
  4108ac:	bl	40d1b0 <printf@plt+0xbd10>
  4108b0:	mov	x21, x0
  4108b4:	mov	w24, #0x27                  	// #39
  4108b8:	b	4107f4 <printf@plt+0xf354>
  4108bc:	ldur	x0, [x26, #-8]
  4108c0:	bl	40b488 <printf@plt+0x9fe8>
  4108c4:	mov	x21, x0
  4108c8:	mov	w24, #0x28                  	// #40
  4108cc:	b	4107f4 <printf@plt+0xf354>
  4108d0:	mov	w0, #0x18                  	// #24
  4108d4:	bl	412c54 <_Znwm@@Base>
  4108d8:	ldr	x1, [x26]
  4108dc:	mov	x21, x0
  4108e0:	bl	40d9a4 <printf@plt+0xc504>
  4108e4:	mov	w24, #0x2e                  	// #46
  4108e8:	b	4107f4 <printf@plt+0xf354>
  4108ec:	mov	w0, #0x20                  	// #32
  4108f0:	bl	412c54 <_Znwm@@Base>
  4108f4:	ldp	x1, x2, [x26, #-8]
  4108f8:	mov	x21, x0
  4108fc:	bl	40d6d0 <printf@plt+0xc230>
  410900:	mov	w24, #0x2f                  	// #47
  410904:	b	4107f4 <printf@plt+0xf354>
  410908:	mov	w0, #0x20                  	// #32
  41090c:	bl	412c54 <_Znwm@@Base>
  410910:	ldur	w8, [x26, #-8]
  410914:	ldr	x2, [x26]
  410918:	mov	x21, x0
  41091c:	neg	w1, w8
  410920:	bl	40dd40 <printf@plt+0xc8a0>
  410924:	mov	w24, #0x32                  	// #50
  410928:	b	4107f4 <printf@plt+0xf354>
  41092c:	ldp	x1, x0, [x26, #-8]
  410930:	bl	40a568 <printf@plt+0x90c8>
  410934:	ldr	x21, [x26]
  410938:	mov	w24, #0x35                  	// #53
  41093c:	b	4107f4 <printf@plt+0xf354>
  410940:	ldr	x0, [x26]
  410944:	adrp	x1, 414000 <_ZdlPvm@@Base+0x12fc>
  410948:	add	x1, x1, #0x564
  41094c:	add	x2, sp, #0x4
  410950:	bl	401360 <__isoc99_sscanf@plt>
  410954:	ldr	w9, [sp, #4]
  410958:	mov	w8, w0
  41095c:	ldr	x0, [x26]
  410960:	and	x10, x21, #0xffffffff00000000
  410964:	orr	x9, x10, x9
  410968:	cmp	w8, #0x1
  41096c:	csel	x21, x9, x21, eq  // eq = none
  410970:	cbz	x0, 410978 <printf@plt+0xf4d8>
  410974:	bl	401390 <_ZdaPv@plt>
  410978:	mov	w24, #0x38                  	// #56
  41097c:	b	4107f4 <printf@plt+0xf354>
  410980:	ldur	x21, [x26, #-8]
  410984:	mov	w24, #0x3b                  	// #59
  410988:	b	4107f4 <printf@plt+0xf354>
  41098c:	ldr	x0, [x26]
  410990:	mov	w1, #0x1                   	// #1
  410994:	bl	41021c <printf@plt+0xed7c>
  410998:	ldr	x21, [x26]
  41099c:	mov	w24, #0x45                  	// #69
  4109a0:	b	4107f4 <printf@plt+0xf354>
  4109a4:	ldr	x0, [x26]
  4109a8:	mov	w1, #0x2                   	// #2
  4109ac:	bl	41021c <printf@plt+0xed7c>
  4109b0:	ldr	x21, [x26]
  4109b4:	mov	w24, #0x46                  	// #70
  4109b8:	b	4107f4 <printf@plt+0xf354>
  4109bc:	ldr	x21, [x26]
  4109c0:	mov	w24, #0x48                  	// #72
  4109c4:	b	4107f4 <printf@plt+0xf354>
  4109c8:	ldr	x21, [x26]
  4109cc:	mov	w24, #0x49                  	// #73
  4109d0:	b	4107f4 <printf@plt+0xf354>
  4109d4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x72fc>
  4109d8:	add	x0, x0, #0x24c
  4109dc:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  4109e0:	mov	x21, x0
  4109e4:	mov	w24, #0x4a                  	// #74
  4109e8:	b	4107f4 <printf@plt+0xf354>
  4109ec:	ldr	x21, [x26]
  4109f0:	mov	w24, #0x4                   	// #4
  4109f4:	b	4107f4 <printf@plt+0xf354>
  4109f8:	ldur	x0, [x26, #-8]
  4109fc:	ldr	x8, [x0]
  410a00:	ldr	x8, [x8, #56]
  410a04:	blr	x8
  410a08:	mov	x21, x0
  410a0c:	cbnz	x0, 410a24 <printf@plt+0xf584>
  410a10:	mov	w0, #0x38                  	// #56
  410a14:	bl	412c54 <_Znwm@@Base>
  410a18:	ldur	x1, [x26, #-8]
  410a1c:	mov	x21, x0
  410a20:	bl	408590 <printf@plt+0x70f0>
  410a24:	ldr	x1, [x26]
  410a28:	mov	x0, x21
  410a2c:	bl	4084e8 <printf@plt+0x7048>
  410a30:	mov	w24, #0x5                   	// #5
  410a34:	b	4107f4 <printf@plt+0xf354>
  410a38:	ldr	x21, [x26]
  410a3c:	mov	w24, #0x6                   	// #6
  410a40:	b	4107f4 <printf@plt+0xf354>
  410a44:	ldr	x0, [x26]
  410a48:	bl	40c0f8 <printf@plt+0xac58>
  410a4c:	mov	x21, x0
  410a50:	mov	w24, #0x7                   	// #7
  410a54:	b	4107f4 <printf@plt+0xf354>
  410a58:	ldr	x0, [x26]
  410a5c:	bl	40c2c0 <printf@plt+0xae20>
  410a60:	mov	x21, x0
  410a64:	mov	w24, #0x8                   	// #8
  410a68:	b	4107f4 <printf@plt+0xf354>
  410a6c:	ldr	x21, [x26]
  410a70:	mov	w24, #0x9                   	// #9
  410a74:	b	4107f4 <printf@plt+0xf354>
  410a78:	ldur	x0, [x26, #-16]
  410a7c:	ldr	x2, [x26]
  410a80:	mov	x1, xzr
  410a84:	bl	407bec <printf@plt+0x674c>
  410a88:	mov	x21, x0
  410a8c:	mov	w24, #0xa                   	// #10
  410a90:	b	4107f4 <printf@plt+0xf354>
  410a94:	ldur	x0, [x26, #-16]
  410a98:	ldr	x1, [x26]
  410a9c:	mov	x2, xzr
  410aa0:	bl	407bec <printf@plt+0x674c>
  410aa4:	mov	x21, x0
  410aa8:	mov	w24, #0xb                   	// #11
  410aac:	b	4107f4 <printf@plt+0xf354>
  410ab0:	ldur	x0, [x26, #-32]
  410ab4:	ldur	x1, [x26, #-16]
  410ab8:	ldr	x2, [x26]
  410abc:	bl	407bec <printf@plt+0x674c>
  410ac0:	mov	x21, x0
  410ac4:	mov	w24, #0xc                   	// #12
  410ac8:	b	4107f4 <printf@plt+0xf354>
  410acc:	ldur	x0, [x26, #-16]
  410ad0:	ldr	x1, [x26]
  410ad4:	ldur	x21, [x26, #-32]
  410ad8:	mov	x2, xzr
  410adc:	bl	407bec <printf@plt+0x674c>
  410ae0:	mov	x1, x0
  410ae4:	mov	x0, x21
  410ae8:	mov	x2, xzr
  410aec:	bl	407bec <printf@plt+0x674c>
  410af0:	mov	x21, x0
  410af4:	mov	w24, #0xd                   	// #13
  410af8:	b	4107f4 <printf@plt+0xf354>
  410afc:	ldr	x21, [x26]
  410b00:	mov	w24, #0xe                   	// #14
  410b04:	b	4107f4 <printf@plt+0xf354>
  410b08:	ldr	x0, [x26]
  410b0c:	bl	40ec0c <printf@plt+0xd76c>
  410b10:	mov	x21, x0
  410b14:	mov	w24, #0xf                   	// #15
  410b18:	b	4107f4 <printf@plt+0xf354>
  410b1c:	ldur	x0, [x26, #-16]
  410b20:	ldr	x1, [x26]
  410b24:	bl	4094e4 <printf@plt+0x8044>
  410b28:	mov	x21, x0
  410b2c:	mov	w24, #0x10                  	// #16
  410b30:	b	4107f4 <printf@plt+0xf354>
  410b34:	ldur	x0, [x26, #-16]
  410b38:	ldr	x1, [x26]
  410b3c:	bl	409550 <printf@plt+0x80b0>
  410b40:	mov	x21, x0
  410b44:	mov	w24, #0x11                  	// #17
  410b48:	b	4107f4 <printf@plt+0xf354>
  410b4c:	ldr	x21, [x26]
  410b50:	mov	w24, #0x12                  	// #18
  410b54:	b	4107f4 <printf@plt+0xf354>
  410b58:	ldr	x21, [x26]
  410b5c:	mov	w24, #0x14                  	// #20
  410b60:	b	4107f4 <printf@plt+0xf354>
  410b64:	ldur	x0, [x26, #-16]
  410b68:	ldr	x1, [x26]
  410b6c:	mov	x2, xzr
  410b70:	bl	40b7e0 <printf@plt+0xa340>
  410b74:	mov	x21, x0
  410b78:	mov	w24, #0x15                  	// #21
  410b7c:	b	4107f4 <printf@plt+0xf354>
  410b80:	ldur	x0, [x26, #-32]
  410b84:	ldur	x1, [x26, #-16]
  410b88:	ldr	x2, [x26]
  410b8c:	bl	40b7e0 <printf@plt+0xa340>
  410b90:	mov	x21, x0
  410b94:	mov	w24, #0x16                  	// #22
  410b98:	b	4107f4 <printf@plt+0xf354>
  410b9c:	ldr	x0, [x26]
  410ba0:	bl	40aec8 <printf@plt+0x9a28>
  410ba4:	mov	x21, x0
  410ba8:	mov	w24, #0x17                  	// #23
  410bac:	b	4107f4 <printf@plt+0xf354>
  410bb0:	mov	w0, #0x18                  	// #24
  410bb4:	mov	w24, #0x18                  	// #24
  410bb8:	bl	412c54 <_Znwm@@Base>
  410bbc:	ldr	x1, [x26]
  410bc0:	mov	x21, x0
  410bc4:	bl	4078a0 <printf@plt+0x6400>
  410bc8:	b	4107f4 <printf@plt+0xf354>
  410bcc:	ldr	x0, [x26]
  410bd0:	bl	40aec8 <printf@plt+0x9a28>
  410bd4:	mov	x21, x0
  410bd8:	mov	w24, #0x19                  	// #25
  410bdc:	b	4107f4 <printf@plt+0xf354>
  410be0:	mov	w0, #0x18                  	// #24
  410be4:	bl	412c54 <_Znwm@@Base>
  410be8:	ldr	x1, [x26]
  410bec:	mov	x21, x0
  410bf0:	bl	4078a0 <printf@plt+0x6400>
  410bf4:	mov	w24, #0x1a                  	// #26
  410bf8:	b	4107f4 <printf@plt+0xf354>
  410bfc:	mov	w0, #0x10                  	// #16
  410c00:	bl	412c54 <_Znwm@@Base>
  410c04:	mov	x21, x0
  410c08:	bl	407a90 <printf@plt+0x65f0>
  410c0c:	mov	w24, #0x1b                  	// #27
  410c10:	b	4107f4 <printf@plt+0xf354>
  410c14:	mov	w0, #0x10                  	// #16
  410c18:	bl	412c54 <_Znwm@@Base>
  410c1c:	mov	x21, x0
  410c20:	bl	407a30 <printf@plt+0x6590>
  410c24:	mov	w24, #0x1c                  	// #28
  410c28:	b	4107f4 <printf@plt+0xf354>
  410c2c:	mov	w0, #0x18                  	// #24
  410c30:	bl	412c54 <_Znwm@@Base>
  410c34:	mov	x21, x0
  410c38:	bl	4079a8 <printf@plt+0x6508>
  410c3c:	mov	w24, #0x1d                  	// #29
  410c40:	b	4107f4 <printf@plt+0xf354>
  410c44:	ldr	x8, [x26]
  410c48:	mov	w1, #0x2                   	// #2
  410c4c:	add	x0, x8, #0x10
  410c50:	bl	41021c <printf@plt+0xed7c>
  410c54:	ldr	x21, [x26]
  410c58:	mov	w24, #0x1f                  	// #31
  410c5c:	b	4107f4 <printf@plt+0xf354>
  410c60:	ldr	x8, [x26]
  410c64:	mov	w1, wzr
  410c68:	add	x0, x8, #0x10
  410c6c:	bl	41021c <printf@plt+0xed7c>
  410c70:	ldr	x21, [x26]
  410c74:	mov	w24, #0x20                  	// #32
  410c78:	b	4107f4 <printf@plt+0xf354>
  410c7c:	ldr	x8, [x26]
  410c80:	mov	w1, #0x1                   	// #1
  410c84:	add	x0, x8, #0x10
  410c88:	bl	41021c <printf@plt+0xed7c>
  410c8c:	ldr	x21, [x26]
  410c90:	mov	w24, #0x21                  	// #33
  410c94:	b	4107f4 <printf@plt+0xf354>
  410c98:	ldr	x8, [x26]
  410c9c:	mov	w1, #0x2                   	// #2
  410ca0:	add	x0, x8, #0x10
  410ca4:	bl	41021c <printf@plt+0xed7c>
  410ca8:	ldr	x21, [x26]
  410cac:	mov	w24, #0x22                  	// #34
  410cb0:	b	4107f4 <printf@plt+0xf354>
  410cb4:	ldur	x21, [x26, #-8]
  410cb8:	mov	w24, #0x23                  	// #35
  410cbc:	b	4107f4 <printf@plt+0xf354>
  410cc0:	ldp	x0, x1, [x26, #-24]
  410cc4:	ldr	x2, [x26]
  410cc8:	bl	40e198 <printf@plt+0xccf8>
  410ccc:	mov	x21, x0
  410cd0:	mov	w24, #0x24                  	// #36
  410cd4:	b	4107f4 <printf@plt+0xf354>
  410cd8:	ldur	x0, [x26, #-16]
  410cdc:	ldr	x1, [x26]
  410ce0:	bl	40c4d0 <printf@plt+0xb030>
  410ce4:	mov	x21, x0
  410ce8:	mov	w24, #0x29                  	// #41
  410cec:	b	4107f4 <printf@plt+0xf354>
  410cf0:	ldur	x0, [x26, #-16]
  410cf4:	ldr	x1, [x26]
  410cf8:	bl	40ccc4 <printf@plt+0xb824>
  410cfc:	mov	x21, x0
  410d00:	mov	w24, #0x2a                  	// #42
  410d04:	b	4107f4 <printf@plt+0xf354>
  410d08:	mov	w0, #0x20                  	// #32
  410d0c:	bl	412c54 <_Znwm@@Base>
  410d10:	mov	x21, x0
  410d14:	bl	406dec <printf@plt+0x594c>
  410d18:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  410d1c:	mov	x1, x0
  410d20:	ldr	x2, [x26]
  410d24:	mov	x0, x21
  410d28:	bl	40d6d0 <printf@plt+0xc230>
  410d2c:	mov	w24, #0x2b                  	// #43
  410d30:	b	4107f4 <printf@plt+0xf354>
  410d34:	mov	w0, #0x20                  	// #32
  410d38:	bl	412c54 <_Znwm@@Base>
  410d3c:	mov	x21, x0
  410d40:	bl	406e08 <printf@plt+0x5968>
  410d44:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  410d48:	mov	x1, x0
  410d4c:	ldr	x2, [x26]
  410d50:	mov	x0, x21
  410d54:	bl	40d6d0 <printf@plt+0xc230>
  410d58:	mov	w24, #0x2c                  	// #44
  410d5c:	b	4107f4 <printf@plt+0xf354>
  410d60:	mov	w0, #0x20                  	// #32
  410d64:	bl	412c54 <_Znwm@@Base>
  410d68:	mov	x21, x0
  410d6c:	bl	406dd0 <printf@plt+0x5930>
  410d70:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  410d74:	mov	x1, x0
  410d78:	ldr	x2, [x26]
  410d7c:	mov	x0, x21
  410d80:	bl	40d6d0 <printf@plt+0xc230>
  410d84:	mov	w24, #0x2d                  	// #45
  410d88:	b	4107f4 <printf@plt+0xf354>
  410d8c:	mov	w0, #0x20                  	// #32
  410d90:	bl	412c54 <_Znwm@@Base>
  410d94:	ldp	x1, x2, [x26, #-8]
  410d98:	mov	x21, x0
  410d9c:	bl	40d46c <printf@plt+0xbfcc>
  410da0:	mov	w24, #0x30                  	// #48
  410da4:	b	4107f4 <printf@plt+0xf354>
  410da8:	mov	w0, #0x20                  	// #32
  410dac:	bl	412c54 <_Znwm@@Base>
  410db0:	ldur	w1, [x26, #-8]
  410db4:	ldr	x2, [x26]
  410db8:	mov	x21, x0
  410dbc:	bl	40dd40 <printf@plt+0xc8a0>
  410dc0:	mov	w24, #0x31                  	// #49
  410dc4:	b	4107f4 <printf@plt+0xf354>
  410dc8:	mov	w0, #0x20                  	// #32
  410dcc:	bl	412c54 <_Znwm@@Base>
  410dd0:	ldur	w1, [x26, #-8]
  410dd4:	ldr	x2, [x26]
  410dd8:	mov	x21, x0
  410ddc:	bl	40db60 <printf@plt+0xc6c0>
  410de0:	mov	w24, #0x33                  	// #51
  410de4:	b	4107f4 <printf@plt+0xf354>
  410de8:	mov	w0, #0x20                  	// #32
  410dec:	bl	412c54 <_Znwm@@Base>
  410df0:	ldur	w8, [x26, #-8]
  410df4:	ldr	x2, [x26]
  410df8:	mov	x21, x0
  410dfc:	neg	w1, w8
  410e00:	bl	40db60 <printf@plt+0xc6c0>
  410e04:	mov	w24, #0x34                  	// #52
  410e08:	b	4107f4 <printf@plt+0xf354>
  410e0c:	mov	w0, #0x18                  	// #24
  410e10:	bl	412c54 <_Znwm@@Base>
  410e14:	ldr	x1, [x26]
  410e18:	mov	x21, x0
  410e1c:	bl	40dee0 <printf@plt+0xca40>
  410e20:	mov	w24, #0x36                  	// #54
  410e24:	b	4107f4 <printf@plt+0xf354>
  410e28:	ldp	x0, x1, [x26, #-8]
  410e2c:	bl	410294 <printf@plt+0xedf4>
  410e30:	mov	x21, x0
  410e34:	mov	w24, #0x37                  	// #55
  410e38:	b	4107f4 <printf@plt+0xf354>
  410e3c:	mov	w0, #0x30                  	// #48
  410e40:	bl	412c54 <_Znwm@@Base>
  410e44:	ldr	x1, [x26]
  410e48:	mov	x21, x0
  410e4c:	bl	40f4f0 <printf@plt+0xe050>
  410e50:	mov	w24, #0x39                  	// #57
  410e54:	b	4107f4 <printf@plt+0xf354>
  410e58:	ldur	x8, [x26, #-16]
  410e5c:	ldr	x1, [x26]
  410e60:	add	x0, x8, #0x10
  410e64:	bl	407530 <printf@plt+0x6090>
  410e68:	ldur	x21, [x26, #-16]
  410e6c:	mov	w24, #0x3a                  	// #58
  410e70:	b	4107f4 <printf@plt+0xf354>
  410e74:	ldur	x8, [x26, #-8]
  410e78:	ldur	w1, [x26, #-24]
  410e7c:	add	x0, x8, #0x10
  410e80:	bl	410224 <printf@plt+0xed84>
  410e84:	ldur	x21, [x26, #-8]
  410e88:	mov	w24, #0x3c                  	// #60
  410e8c:	b	4107f4 <printf@plt+0xf354>
  410e90:	mov	w0, #0x20                  	// #32
  410e94:	bl	412c54 <_Znwm@@Base>
  410e98:	ldr	x1, [x26]
  410e9c:	mov	x21, x0
  410ea0:	bl	40fde0 <printf@plt+0xe940>
  410ea4:	mov	w24, #0x3d                  	// #61
  410ea8:	b	4107f4 <printf@plt+0xf354>
  410eac:	ldp	x0, x1, [x26, #-8]
  410eb0:	bl	40ff68 <printf@plt+0xeac8>
  410eb4:	ldur	x21, [x26, #-8]
  410eb8:	mov	w24, #0x3e                  	// #62
  410ebc:	b	4107f4 <printf@plt+0xf354>
  410ec0:	mov	w0, #0x20                  	// #32
  410ec4:	bl	412c54 <_Znwm@@Base>
  410ec8:	ldr	x1, [x26]
  410ecc:	mov	x21, x0
  410ed0:	bl	4101f0 <printf@plt+0xed50>
  410ed4:	mov	w24, #0x3f                  	// #63
  410ed8:	b	4107f4 <printf@plt+0xf354>
  410edc:	ldur	x0, [x26, #-16]
  410ee0:	ldr	x1, [x26]
  410ee4:	bl	407530 <printf@plt+0x6090>
  410ee8:	ldur	x21, [x26, #-16]
  410eec:	mov	w24, #0x40                  	// #64
  410ef0:	b	4107f4 <printf@plt+0xf354>
  410ef4:	ldur	x21, [x26, #-8]
  410ef8:	mov	w24, #0x41                  	// #65
  410efc:	b	4107f4 <printf@plt+0xf354>
  410f00:	ldur	x0, [x26, #-8]
  410f04:	ldur	w1, [x26, #-24]
  410f08:	bl	410224 <printf@plt+0xed84>
  410f0c:	ldur	x21, [x26, #-8]
  410f10:	mov	w24, #0x42                  	// #66
  410f14:	b	4107f4 <printf@plt+0xf354>
  410f18:	ldr	x0, [x26]
  410f1c:	mov	w1, #0x2                   	// #2
  410f20:	bl	41021c <printf@plt+0xed7c>
  410f24:	ldr	x21, [x26]
  410f28:	mov	w24, #0x43                  	// #67
  410f2c:	b	4107f4 <printf@plt+0xf354>
  410f30:	ldr	x0, [x26]
  410f34:	mov	w1, wzr
  410f38:	bl	41021c <printf@plt+0xed7c>
  410f3c:	ldr	x21, [x26]
  410f40:	mov	w24, #0x44                  	// #68
  410f44:	b	4107f4 <printf@plt+0xf354>
  410f48:	ldr	x21, [x26]
  410f4c:	mov	w24, #0x47                  	// #71
  410f50:	b	4107f4 <printf@plt+0xf354>
  410f54:	adrp	x0, 416000 <_ZdlPvm@@Base+0x32fc>
  410f58:	add	x0, x0, #0x245
  410f5c:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  410f60:	mov	x21, x0
  410f64:	mov	w24, #0x4b                  	// #75
  410f68:	b	4107f4 <printf@plt+0xf354>
  410f6c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x82fc>
  410f70:	add	x0, x0, #0x31f
  410f74:	bl	406b78 <printf@plt+0x56d8>
  410f78:	mov	w20, #0x2                   	// #2
  410f7c:	add	x8, sp, #0x648
  410f80:	cmp	x19, x8
  410f84:	b.ne	411018 <printf@plt+0xfb78>  // b.any
  410f88:	b	411020 <printf@plt+0xfb80>
  410f8c:	mov	w20, wzr
  410f90:	add	x8, sp, #0x648
  410f94:	cmp	x19, x8
  410f98:	b.ne	411018 <printf@plt+0xfb78>  // b.any
  410f9c:	b	411020 <printf@plt+0xfb80>
  410fa0:	ldr	w8, [sp]
  410fa4:	cmp	w8, #0x3
  410fa8:	b.eq	410fdc <printf@plt+0xfb3c>  // b.none
  410fac:	cbnz	w8, 411000 <printf@plt+0xfb60>
  410fb0:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x22a8>
  410fb4:	ldr	w8, [x9, #1672]
  410fb8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x82fc>
  410fbc:	add	x0, x0, #0x312
  410fc0:	add	w8, w8, #0x1
  410fc4:	str	w8, [x9, #1672]
  410fc8:	bl	406b78 <printf@plt+0x56d8>
  410fcc:	b	411000 <printf@plt+0xfb60>
  410fd0:	mov	w20, #0x1                   	// #1
  410fd4:	mov	x19, x21
  410fd8:	b	411018 <printf@plt+0xfb78>
  410fdc:	ldr	w8, [x25, #1656]
  410fe0:	cmp	w8, #0x0
  410fe4:	b.le	410ff4 <printf@plt+0xfb54>
  410fe8:	mov	w8, #0xfffffffe            	// #-2
  410fec:	str	w8, [x25, #1656]
  410ff0:	b	411000 <printf@plt+0xfb60>
  410ff4:	cbnz	w8, 411000 <printf@plt+0xfb60>
  410ff8:	b	411008 <printf@plt+0xfb68>
  410ffc:	sub	x27, x27, #0x2
  411000:	cmp	x19, x27
  411004:	b.ne	410ffc <printf@plt+0xfb5c>  // b.any
  411008:	mov	w20, #0x1                   	// #1
  41100c:	add	x8, sp, #0x648
  411010:	cmp	x19, x8
  411014:	b.eq	411020 <printf@plt+0xfb80>  // b.none
  411018:	mov	x0, x19
  41101c:	bl	401280 <free@plt>
  411020:	mov	w0, w20
  411024:	add	sp, sp, #0x7e0
  411028:	ldp	x20, x19, [sp, #80]
  41102c:	ldp	x22, x21, [sp, #64]
  411030:	ldp	x24, x23, [sp, #48]
  411034:	ldp	x26, x25, [sp, #32]
  411038:	ldp	x28, x27, [sp, #16]
  41103c:	ldp	x29, x30, [sp], #96
  411040:	ret
  411044:	b	411090 <printf@plt+0xfbf0>
  411048:	b	411090 <printf@plt+0xfbf0>
  41104c:	b	411090 <printf@plt+0xfbf0>
  411050:	b	411090 <printf@plt+0xfbf0>
  411054:	b	411090 <printf@plt+0xfbf0>
  411058:	b	411090 <printf@plt+0xfbf0>
  41105c:	b	411090 <printf@plt+0xfbf0>
  411060:	b	411090 <printf@plt+0xfbf0>
  411064:	b	411090 <printf@plt+0xfbf0>
  411068:	b	411090 <printf@plt+0xfbf0>
  41106c:	b	411090 <printf@plt+0xfbf0>
  411070:	b	411090 <printf@plt+0xfbf0>
  411074:	b	411090 <printf@plt+0xfbf0>
  411078:	b	411090 <printf@plt+0xfbf0>
  41107c:	b	411090 <printf@plt+0xfbf0>
  411080:	b	411090 <printf@plt+0xfbf0>
  411084:	b	411090 <printf@plt+0xfbf0>
  411088:	b	411090 <printf@plt+0xfbf0>
  41108c:	b	411090 <printf@plt+0xfbf0>
  411090:	mov	x19, x0
  411094:	mov	x0, x21
  411098:	bl	412cf8 <_ZdlPv@@Base>
  41109c:	mov	x0, x19
  4110a0:	bl	401440 <_Unwind_Resume@plt>
  4110a4:	stp	x29, x30, [sp, #-48]!
  4110a8:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4110ac:	ldr	x2, [x8, #592]
  4110b0:	str	x21, [sp, #16]
  4110b4:	stp	x20, x19, [sp, #32]
  4110b8:	mov	x19, x1
  4110bc:	mov	w20, w0
  4110c0:	adrp	x21, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4110c4:	mov	x29, sp
  4110c8:	cbz	x2, 4110dc <printf@plt+0xfc3c>
  4110cc:	ldr	x0, [x21, #3416]
  4110d0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  4110d4:	add	x1, x1, #0x330
  4110d8:	bl	401230 <fprintf@plt>
  4110dc:	ldr	x0, [x21, #3416]
  4110e0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  4110e4:	add	x1, x1, #0x335
  4110e8:	mov	w2, w20
  4110ec:	mov	x3, x19
  4110f0:	bl	401230 <fprintf@plt>
  4110f4:	ldr	x0, [x21, #3416]
  4110f8:	bl	401380 <fflush@plt>
  4110fc:	bl	4013f0 <abort@plt>
  411100:	movi	v0.2d, #0x0
  411104:	stp	q0, q0, [x0, #224]
  411108:	stp	q0, q0, [x0, #192]
  41110c:	stp	q0, q0, [x0, #160]
  411110:	stp	q0, q0, [x0, #128]
  411114:	stp	q0, q0, [x0, #96]
  411118:	stp	q0, q0, [x0, #64]
  41111c:	stp	q0, q0, [x0, #32]
  411120:	stp	q0, q0, [x0]
  411124:	ret
  411128:	movi	v0.2d, #0x0
  41112c:	stp	q0, q0, [x0, #224]
  411130:	stp	q0, q0, [x0, #192]
  411134:	stp	q0, q0, [x0, #160]
  411138:	stp	q0, q0, [x0, #128]
  41113c:	stp	q0, q0, [x0, #96]
  411140:	stp	q0, q0, [x0, #64]
  411144:	stp	q0, q0, [x0, #32]
  411148:	stp	q0, q0, [x0]
  41114c:	ret
  411150:	movi	v0.2d, #0x0
  411154:	stp	q0, q0, [x0, #224]
  411158:	stp	q0, q0, [x0, #192]
  41115c:	stp	q0, q0, [x0, #160]
  411160:	stp	q0, q0, [x0, #128]
  411164:	stp	q0, q0, [x0, #96]
  411168:	stp	q0, q0, [x0, #64]
  41116c:	stp	q0, q0, [x0, #32]
  411170:	stp	q0, q0, [x0]
  411174:	ldrb	w8, [x1]
  411178:	cbz	w8, 411194 <printf@plt+0xfcf4>
  41117c:	add	x9, x1, #0x1
  411180:	mov	w10, #0x1                   	// #1
  411184:	and	x8, x8, #0xff
  411188:	strb	w10, [x0, x8]
  41118c:	ldrb	w8, [x9], #1
  411190:	cbnz	w8, 411184 <printf@plt+0xfce4>
  411194:	ret
  411198:	movi	v0.2d, #0x0
  41119c:	stp	q0, q0, [x0, #224]
  4111a0:	stp	q0, q0, [x0, #192]
  4111a4:	stp	q0, q0, [x0, #160]
  4111a8:	stp	q0, q0, [x0, #128]
  4111ac:	stp	q0, q0, [x0, #96]
  4111b0:	stp	q0, q0, [x0, #64]
  4111b4:	stp	q0, q0, [x0, #32]
  4111b8:	stp	q0, q0, [x0]
  4111bc:	ldrb	w8, [x1]
  4111c0:	cbz	w8, 4111dc <printf@plt+0xfd3c>
  4111c4:	add	x9, x1, #0x1
  4111c8:	mov	w10, #0x1                   	// #1
  4111cc:	and	x8, x8, #0xff
  4111d0:	strb	w10, [x0, x8]
  4111d4:	ldrb	w8, [x9], #1
  4111d8:	cbnz	w8, 4111cc <printf@plt+0xfd2c>
  4111dc:	ret
  4111e0:	ret
  4111e4:	add	x8, x1, #0x100
  4111e8:	cmp	x0, x8
  4111ec:	b.cs	411224 <printf@plt+0xfd84>  // b.hs, b.nlast
  4111f0:	add	x8, x0, #0x100
  4111f4:	cmp	x1, x8
  4111f8:	b.cs	411224 <printf@plt+0xfd84>  // b.hs, b.nlast
  4111fc:	mov	x8, xzr
  411200:	mov	w9, #0x1                   	// #1
  411204:	b	411214 <printf@plt+0xfd74>
  411208:	add	x8, x8, #0x1
  41120c:	cmp	x8, #0x100
  411210:	b.eq	411308 <printf@plt+0xfe68>  // b.none
  411214:	ldrb	w10, [x1, x8]
  411218:	cbz	w10, 411208 <printf@plt+0xfd68>
  41121c:	strb	w9, [x0, x8]
  411220:	b	411208 <printf@plt+0xfd68>
  411224:	mov	x8, xzr
  411228:	add	x9, x0, #0x7
  41122c:	mov	w10, #0x1                   	// #1
  411230:	b	411240 <printf@plt+0xfda0>
  411234:	add	x8, x8, #0x8
  411238:	cmp	x8, #0x100
  41123c:	b.eq	411308 <printf@plt+0xfe68>  // b.none
  411240:	ldr	d0, [x1, x8]
  411244:	cmeq	v0.8b, v0.8b, #0
  411248:	mvn	v0.8b, v0.8b
  41124c:	umov	w11, v0.b[0]
  411250:	tbnz	w11, #0, 411290 <printf@plt+0xfdf0>
  411254:	umov	w11, v0.b[1]
  411258:	tbnz	w11, #0, 4112a0 <printf@plt+0xfe00>
  41125c:	umov	w11, v0.b[2]
  411260:	tbnz	w11, #0, 4112b0 <printf@plt+0xfe10>
  411264:	umov	w11, v0.b[3]
  411268:	tbnz	w11, #0, 4112c0 <printf@plt+0xfe20>
  41126c:	umov	w11, v0.b[4]
  411270:	tbnz	w11, #0, 4112d0 <printf@plt+0xfe30>
  411274:	umov	w11, v0.b[5]
  411278:	tbnz	w11, #0, 4112e0 <printf@plt+0xfe40>
  41127c:	umov	w11, v0.b[6]
  411280:	tbnz	w11, #0, 4112f0 <printf@plt+0xfe50>
  411284:	umov	w11, v0.b[7]
  411288:	tbz	w11, #0, 411234 <printf@plt+0xfd94>
  41128c:	b	411300 <printf@plt+0xfe60>
  411290:	add	x11, x9, x8
  411294:	sturb	w10, [x11, #-7]
  411298:	umov	w11, v0.b[1]
  41129c:	tbz	w11, #0, 41125c <printf@plt+0xfdbc>
  4112a0:	add	x11, x9, x8
  4112a4:	sturb	w10, [x11, #-6]
  4112a8:	umov	w11, v0.b[2]
  4112ac:	tbz	w11, #0, 411264 <printf@plt+0xfdc4>
  4112b0:	add	x11, x9, x8
  4112b4:	sturb	w10, [x11, #-5]
  4112b8:	umov	w11, v0.b[3]
  4112bc:	tbz	w11, #0, 41126c <printf@plt+0xfdcc>
  4112c0:	add	x11, x9, x8
  4112c4:	sturb	w10, [x11, #-4]
  4112c8:	umov	w11, v0.b[4]
  4112cc:	tbz	w11, #0, 411274 <printf@plt+0xfdd4>
  4112d0:	add	x11, x9, x8
  4112d4:	sturb	w10, [x11, #-3]
  4112d8:	umov	w11, v0.b[5]
  4112dc:	tbz	w11, #0, 41127c <printf@plt+0xfddc>
  4112e0:	add	x11, x9, x8
  4112e4:	sturb	w10, [x11, #-2]
  4112e8:	umov	w11, v0.b[6]
  4112ec:	tbz	w11, #0, 411284 <printf@plt+0xfde4>
  4112f0:	add	x11, x9, x8
  4112f4:	sturb	w10, [x11, #-1]
  4112f8:	umov	w11, v0.b[7]
  4112fc:	tbz	w11, #0, 411234 <printf@plt+0xfd94>
  411300:	strb	w10, [x9, x8]
  411304:	b	411234 <printf@plt+0xfd94>
  411308:	ret
  41130c:	stp	x29, x30, [sp, #-96]!
  411310:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  411314:	ldr	w9, [x8, #396]
  411318:	stp	x28, x27, [sp, #16]
  41131c:	stp	x26, x25, [sp, #32]
  411320:	stp	x24, x23, [sp, #48]
  411324:	stp	x22, x21, [sp, #64]
  411328:	stp	x20, x19, [sp, #80]
  41132c:	mov	x29, sp
  411330:	cbz	w9, 411350 <printf@plt+0xfeb0>
  411334:	ldp	x20, x19, [sp, #80]
  411338:	ldp	x22, x21, [sp, #64]
  41133c:	ldp	x24, x23, [sp, #48]
  411340:	ldp	x26, x25, [sp, #32]
  411344:	ldp	x28, x27, [sp, #16]
  411348:	ldp	x29, x30, [sp], #96
  41134c:	ret
  411350:	mov	w9, #0x1                   	// #1
  411354:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x22a8>
  411358:	adrp	x23, 433000 <stderr@@GLIBC_2.17+0x22a8>
  41135c:	adrp	x24, 433000 <stderr@@GLIBC_2.17+0x22a8>
  411360:	adrp	x25, 433000 <stderr@@GLIBC_2.17+0x22a8>
  411364:	adrp	x26, 433000 <stderr@@GLIBC_2.17+0x22a8>
  411368:	adrp	x27, 433000 <stderr@@GLIBC_2.17+0x22a8>
  41136c:	adrp	x28, 433000 <stderr@@GLIBC_2.17+0x22a8>
  411370:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x22a8>
  411374:	adrp	x18, 433000 <stderr@@GLIBC_2.17+0x22a8>
  411378:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x22a8>
  41137c:	str	w9, [x8, #396]
  411380:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  411384:	mov	x19, xzr
  411388:	add	x22, x22, #0x68c
  41138c:	add	x23, x23, #0x78c
  411390:	add	x24, x24, #0x88c
  411394:	add	x25, x25, #0x98c
  411398:	add	x26, x26, #0xa8c
  41139c:	add	x27, x27, #0xb8c
  4113a0:	add	x28, x28, #0xc8c
  4113a4:	add	x20, x20, #0xd8c
  4113a8:	add	x18, x18, #0xe8c
  4113ac:	add	x21, x21, #0xf8c
  4113b0:	add	x9, x9, #0x8c
  4113b4:	b	4113f4 <printf@plt+0xff54>
  4113b8:	mov	w8, wzr
  4113bc:	strb	wzr, [x22, x19]
  4113c0:	strb	wzr, [x23, x19]
  4113c4:	strb	wzr, [x24, x19]
  4113c8:	strb	wzr, [x25, x19]
  4113cc:	strb	wzr, [x26, x19]
  4113d0:	strb	wzr, [x27, x19]
  4113d4:	strb	wzr, [x28, x19]
  4113d8:	strb	wzr, [x20, x19]
  4113dc:	strb	wzr, [x18, x19]
  4113e0:	strb	wzr, [x21, x19]
  4113e4:	strb	w8, [x9, x19]
  4113e8:	add	x19, x19, #0x1
  4113ec:	cmp	x19, #0x100
  4113f0:	b.eq	411334 <printf@plt+0xfe94>  // b.none
  4113f4:	tst	x19, #0x7fffff80
  4113f8:	b.ne	4113b8 <printf@plt+0xff18>  // b.any
  4113fc:	bl	401350 <__ctype_b_loc@plt>
  411400:	ldr	x8, [x0]
  411404:	lsl	x9, x19, #1
  411408:	adrp	x18, 433000 <stderr@@GLIBC_2.17+0x22a8>
  41140c:	add	x18, x18, #0xe8c
  411410:	ldrh	w8, [x8, x9]
  411414:	ubfx	w8, w8, #10, #1
  411418:	strb	w8, [x22, x19]
  41141c:	ldr	x8, [x0]
  411420:	add	x8, x8, x9
  411424:	ldrb	w8, [x8, #1]
  411428:	and	w8, w8, #0x1
  41142c:	strb	w8, [x23, x19]
  411430:	ldr	x8, [x0]
  411434:	ldrh	w8, [x8, x9]
  411438:	ubfx	w8, w8, #9, #1
  41143c:	strb	w8, [x24, x19]
  411440:	ldr	x8, [x0]
  411444:	ldrh	w8, [x8, x9]
  411448:	ubfx	w8, w8, #11, #1
  41144c:	strb	w8, [x25, x19]
  411450:	ldr	x8, [x0]
  411454:	ldrh	w8, [x8, x9]
  411458:	ubfx	w8, w8, #12, #1
  41145c:	strb	w8, [x26, x19]
  411460:	ldr	x8, [x0]
  411464:	ldrh	w8, [x8, x9]
  411468:	ubfx	w8, w8, #13, #1
  41146c:	strb	w8, [x27, x19]
  411470:	ldr	x8, [x0]
  411474:	ldrb	w8, [x8, x9]
  411478:	ubfx	w8, w8, #2, #1
  41147c:	strb	w8, [x28, x19]
  411480:	ldr	x8, [x0]
  411484:	ldrb	w8, [x8, x9]
  411488:	ubfx	w8, w8, #3, #1
  41148c:	strb	w8, [x20, x19]
  411490:	ldr	x8, [x0]
  411494:	ldrh	w8, [x8, x9]
  411498:	ubfx	w8, w8, #14, #1
  41149c:	strb	w8, [x18, x19]
  4114a0:	ldr	x8, [x0]
  4114a4:	ldrh	w8, [x8, x9]
  4114a8:	lsr	w8, w8, #15
  4114ac:	strb	w8, [x21, x19]
  4114b0:	ldr	x8, [x0]
  4114b4:	ldrb	w8, [x8, x9]
  4114b8:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4114bc:	add	x9, x9, #0x8c
  4114c0:	ubfx	w8, w8, #1, #1
  4114c4:	strb	w8, [x9, x19]
  4114c8:	add	x19, x19, #0x1
  4114cc:	cmp	x19, #0x100
  4114d0:	b.ne	4113f4 <printf@plt+0xff54>  // b.any
  4114d4:	b	411334 <printf@plt+0xfe94>
  4114d8:	stp	x29, x30, [sp, #-16]!
  4114dc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x82fc>
  4114e0:	add	x0, x0, #0x35e
  4114e4:	mov	x29, sp
  4114e8:	bl	401400 <getenv@plt>
  4114ec:	cbz	x0, 4114f8 <printf@plt+0x10058>
  4114f0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4114f4:	str	x0, [x8, #3096]
  4114f8:	ldp	x29, x30, [sp], #16
  4114fc:	ret
  411500:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x82fc>
  411504:	mov	w8, #0x1                   	// #1
  411508:	add	x9, x9, #0x383
  41150c:	cmp	x1, #0x0
  411510:	str	w8, [x0]
  411514:	csel	x8, x9, x1, eq  // eq = none
  411518:	str	x8, [x0, #8]
  41151c:	ret
  411520:	str	wzr, [x0]
  411524:	ret
  411528:	mov	w8, #0x3                   	// #3
  41152c:	str	w8, [x0]
  411530:	str	w1, [x0, #8]
  411534:	ret
  411538:	mov	w8, #0x4                   	// #4
  41153c:	str	w8, [x0]
  411540:	str	w1, [x0, #8]
  411544:	ret
  411548:	mov	w8, #0x2                   	// #2
  41154c:	str	w8, [x0]
  411550:	strb	w1, [x0, #8]
  411554:	ret
  411558:	mov	w8, #0x2                   	// #2
  41155c:	str	w8, [x0]
  411560:	strb	w1, [x0, #8]
  411564:	ret
  411568:	mov	w8, #0x5                   	// #5
  41156c:	str	w8, [x0]
  411570:	str	d0, [x0, #8]
  411574:	ret
  411578:	ldr	w8, [x0]
  41157c:	cmp	w8, #0x0
  411580:	cset	w0, eq  // eq = none
  411584:	ret
  411588:	stp	x29, x30, [sp, #-16]!
  41158c:	mov	x29, sp
  411590:	ldr	w8, [x0]
  411594:	sub	w8, w8, #0x1
  411598:	cmp	w8, #0x4
  41159c:	b.hi	4115cc <printf@plt+0x1012c>  // b.pmore
  4115a0:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x82fc>
  4115a4:	add	x9, x9, #0x36f
  4115a8:	adr	x10, 4115b8 <printf@plt+0x10118>
  4115ac:	ldrb	w11, [x9, x8]
  4115b0:	add	x10, x10, x11, lsl #2
  4115b4:	br	x10
  4115b8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4115bc:	ldrb	w0, [x0, #8]
  4115c0:	ldr	x1, [x8, #3416]
  4115c4:	ldp	x29, x30, [sp], #16
  4115c8:	b	401240 <putc@plt>
  4115cc:	ldp	x29, x30, [sp], #16
  4115d0:	ret
  4115d4:	ldr	x0, [x0, #8]
  4115d8:	b	4115f0 <printf@plt+0x10150>
  4115dc:	ldr	w0, [x0, #8]
  4115e0:	bl	4129d4 <printf@plt+0x11534>
  4115e4:	b	4115f0 <printf@plt+0x10150>
  4115e8:	ldr	w0, [x0, #8]
  4115ec:	bl	412a70 <printf@plt+0x115d0>
  4115f0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4115f4:	ldr	x1, [x8, #3416]
  4115f8:	ldp	x29, x30, [sp], #16
  4115fc:	b	4011f0 <fputs@plt>
  411600:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411604:	ldr	x8, [x8, #3416]
  411608:	ldr	d0, [x0, #8]
  41160c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  411610:	add	x1, x1, #0x38a
  411614:	mov	x0, x8
  411618:	ldp	x29, x30, [sp], #16
  41161c:	b	401230 <fprintf@plt>
  411620:	stp	x29, x30, [sp, #-80]!
  411624:	stp	x26, x25, [sp, #16]
  411628:	stp	x24, x23, [sp, #32]
  41162c:	stp	x22, x21, [sp, #48]
  411630:	stp	x20, x19, [sp, #64]
  411634:	mov	x29, sp
  411638:	mov	x19, x3
  41163c:	mov	x20, x2
  411640:	mov	x21, x1
  411644:	mov	x23, x0
  411648:	cbnz	x0, 41165c <printf@plt+0x101bc>
  41164c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  411650:	add	x1, x1, #0x38d
  411654:	mov	w0, #0x62                  	// #98
  411658:	bl	4110a4 <printf@plt+0xfc04>
  41165c:	adrp	x22, 41b000 <_ZdlPvm@@Base+0x82fc>
  411660:	adrp	x24, 41b000 <_ZdlPvm@@Base+0x82fc>
  411664:	add	x22, x22, #0x38d
  411668:	add	x24, x24, #0x374
  41166c:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411670:	b	411680 <printf@plt+0x101e0>
  411674:	mov	w0, #0x78                  	// #120
  411678:	mov	x1, x22
  41167c:	bl	4110a4 <printf@plt+0xfc04>
  411680:	mov	x26, x23
  411684:	ldrb	w0, [x26], #1
  411688:	cmp	w0, #0x25
  41168c:	b.eq	4116a4 <printf@plt+0x10204>  // b.none
  411690:	cbz	w0, 411738 <printf@plt+0x10298>
  411694:	ldr	x1, [x25, #3416]
  411698:	bl	401240 <putc@plt>
  41169c:	mov	x23, x26
  4116a0:	b	411680 <printf@plt+0x101e0>
  4116a4:	ldrb	w8, [x23, #1]
  4116a8:	add	x23, x23, #0x2
  4116ac:	sub	w8, w8, #0x25
  4116b0:	cmp	w8, #0xe
  4116b4:	b.hi	411674 <printf@plt+0x101d4>  // b.pmore
  4116b8:	adr	x9, 411674 <printf@plt+0x101d4>
  4116bc:	ldrb	w10, [x24, x8]
  4116c0:	add	x9, x9, x10, lsl #2
  4116c4:	br	x9
  4116c8:	ldr	w8, [x21]
  4116cc:	cbnz	w8, 4116dc <printf@plt+0x1023c>
  4116d0:	mov	w0, #0x6c                  	// #108
  4116d4:	mov	x1, x22
  4116d8:	bl	4110a4 <printf@plt+0xfc04>
  4116dc:	mov	x0, x21
  4116e0:	bl	411588 <printf@plt+0x100e8>
  4116e4:	b	411680 <printf@plt+0x101e0>
  4116e8:	ldr	w8, [x20]
  4116ec:	cbnz	w8, 4116fc <printf@plt+0x1025c>
  4116f0:	mov	w0, #0x70                  	// #112
  4116f4:	mov	x1, x22
  4116f8:	bl	4110a4 <printf@plt+0xfc04>
  4116fc:	mov	x0, x20
  411700:	bl	411588 <printf@plt+0x100e8>
  411704:	b	411680 <printf@plt+0x101e0>
  411708:	ldr	w8, [x19]
  41170c:	cbnz	w8, 41171c <printf@plt+0x1027c>
  411710:	mov	w0, #0x74                  	// #116
  411714:	mov	x1, x22
  411718:	bl	4110a4 <printf@plt+0xfc04>
  41171c:	mov	x0, x19
  411720:	bl	411588 <printf@plt+0x100e8>
  411724:	b	411680 <printf@plt+0x101e0>
  411728:	ldr	x1, [x25, #3416]
  41172c:	mov	w0, #0x25                  	// #37
  411730:	bl	401340 <fputc@plt>
  411734:	b	411680 <printf@plt+0x101e0>
  411738:	ldp	x20, x19, [sp, #64]
  41173c:	ldp	x22, x21, [sp, #48]
  411740:	ldp	x24, x23, [sp, #32]
  411744:	ldp	x26, x25, [sp, #16]
  411748:	ldp	x29, x30, [sp], #80
  41174c:	ret
  411750:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  411754:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  411758:	adrp	x10, 434000 <stderr@@GLIBC_2.17+0x32a8>
  41175c:	ldr	x8, [x8, #424]
  411760:	mov	x6, x2
  411764:	mov	x5, x1
  411768:	ldr	x1, [x9, #432]
  41176c:	ldr	w2, [x10, #540]
  411770:	mov	x7, x3
  411774:	mov	w3, #0x1                   	// #1
  411778:	mov	x4, x0
  41177c:	mov	x0, x8
  411780:	b	41180c <printf@plt+0x1036c>
  411784:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  411788:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  41178c:	adrp	x10, 434000 <stderr@@GLIBC_2.17+0x32a8>
  411790:	ldr	x8, [x8, #424]
  411794:	mov	x6, x2
  411798:	mov	x5, x1
  41179c:	ldr	x1, [x9, #432]
  4117a0:	ldr	w2, [x10, #540]
  4117a4:	mov	x7, x3
  4117a8:	mov	x4, x0
  4117ac:	mov	x0, x8
  4117b0:	mov	w3, wzr
  4117b4:	b	41180c <printf@plt+0x1036c>
  4117b8:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4117bc:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4117c0:	adrp	x10, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4117c4:	ldr	x8, [x8, #424]
  4117c8:	mov	x6, x2
  4117cc:	mov	x5, x1
  4117d0:	ldr	x1, [x9, #432]
  4117d4:	ldr	w2, [x10, #540]
  4117d8:	mov	x7, x3
  4117dc:	mov	w3, #0x2                   	// #2
  4117e0:	mov	x4, x0
  4117e4:	mov	x0, x8
  4117e8:	b	41180c <printf@plt+0x1036c>
  4117ec:	mov	x7, x5
  4117f0:	mov	x6, x4
  4117f4:	mov	x5, x3
  4117f8:	mov	x4, x2
  4117fc:	mov	w2, w1
  411800:	mov	w3, #0x1                   	// #1
  411804:	mov	x1, xzr
  411808:	b	41180c <printf@plt+0x1036c>
  41180c:	stp	x29, x30, [sp, #-96]!
  411810:	str	x27, [sp, #16]
  411814:	stp	x26, x25, [sp, #32]
  411818:	stp	x24, x23, [sp, #48]
  41181c:	stp	x22, x21, [sp, #64]
  411820:	stp	x20, x19, [sp, #80]
  411824:	mov	x29, sp
  411828:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  41182c:	mov	w24, w2
  411830:	ldr	x2, [x8, #592]
  411834:	mov	x20, x7
  411838:	mov	x21, x6
  41183c:	mov	x22, x5
  411840:	mov	x23, x4
  411844:	mov	w19, w3
  411848:	mov	x25, x1
  41184c:	mov	x26, x0
  411850:	adrp	x27, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411854:	cbnz	x2, 411864 <printf@plt+0x103c4>
  411858:	mov	w8, wzr
  41185c:	cbnz	x26, 41187c <printf@plt+0x103dc>
  411860:	b	4118c0 <printf@plt+0x10420>
  411864:	ldr	x0, [x27, #3416]
  411868:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  41186c:	add	x1, x1, #0x3aa
  411870:	bl	401230 <fprintf@plt>
  411874:	mov	w8, #0x1                   	// #1
  411878:	cbz	x26, 4118c0 <printf@plt+0x10420>
  41187c:	tbnz	w24, #31, 4118c0 <printf@plt+0x10420>
  411880:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  411884:	add	x1, x1, #0xed0
  411888:	mov	x0, x26
  41188c:	bl	4013c0 <strcmp@plt>
  411890:	mov	w8, w0
  411894:	ldr	x0, [x27, #3416]
  411898:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x82fc>
  41189c:	add	x9, x9, #0x3ae
  4118a0:	cmp	w8, #0x0
  4118a4:	csel	x2, x9, x26, eq  // eq = none
  4118a8:	cbnz	x25, 4118e4 <printf@plt+0x10444>
  4118ac:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  4118b0:	add	x1, x1, #0x3cb
  4118b4:	mov	w3, w24
  4118b8:	bl	401230 <fprintf@plt>
  4118bc:	b	4118f8 <printf@plt+0x10458>
  4118c0:	cbnz	w8, 4118f8 <printf@plt+0x10458>
  4118c4:	cbz	w19, 411908 <printf@plt+0x10468>
  4118c8:	cmp	w19, #0x2
  4118cc:	b.ne	41192c <printf@plt+0x1048c>  // b.any
  4118d0:	ldr	x3, [x27, #3416]
  4118d4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x82fc>
  4118d8:	add	x0, x0, #0x3d2
  4118dc:	mov	w1, #0xc                   	// #12
  4118e0:	b	411918 <printf@plt+0x10478>
  4118e4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  4118e8:	add	x1, x1, #0x3bf
  4118ec:	mov	x3, x25
  4118f0:	mov	w4, w24
  4118f4:	bl	401230 <fprintf@plt>
  4118f8:	ldr	x1, [x27, #3416]
  4118fc:	mov	w0, #0x20                  	// #32
  411900:	bl	401340 <fputc@plt>
  411904:	cbnz	w19, 4118c8 <printf@plt+0x10428>
  411908:	ldr	x3, [x27, #3416]
  41190c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x82fc>
  411910:	add	x0, x0, #0x3df
  411914:	mov	w1, #0x8                   	// #8
  411918:	mov	w2, #0x1                   	// #1
  41191c:	bl	401430 <fwrite@plt>
  411920:	ldr	x1, [x27, #3416]
  411924:	mov	w0, #0x20                  	// #32
  411928:	bl	401340 <fputc@plt>
  41192c:	mov	x0, x23
  411930:	mov	x1, x22
  411934:	mov	x2, x21
  411938:	mov	x3, x20
  41193c:	bl	411620 <printf@plt+0x10180>
  411940:	ldr	x1, [x27, #3416]
  411944:	mov	w0, #0xa                   	// #10
  411948:	bl	401340 <fputc@plt>
  41194c:	ldr	x0, [x27, #3416]
  411950:	bl	401380 <fflush@plt>
  411954:	cmp	w19, #0x2
  411958:	b.ne	411978 <printf@plt+0x104d8>  // b.any
  41195c:	ldp	x20, x19, [sp, #80]
  411960:	ldp	x22, x21, [sp, #64]
  411964:	ldp	x24, x23, [sp, #48]
  411968:	ldp	x26, x25, [sp, #32]
  41196c:	ldr	x27, [sp, #16]
  411970:	ldp	x29, x30, [sp], #96
  411974:	b	4119d4 <printf@plt+0x10534>
  411978:	ldp	x20, x19, [sp, #80]
  41197c:	ldp	x22, x21, [sp, #64]
  411980:	ldp	x24, x23, [sp, #48]
  411984:	ldp	x26, x25, [sp, #32]
  411988:	ldr	x27, [sp, #16]
  41198c:	ldp	x29, x30, [sp], #96
  411990:	ret
  411994:	mov	x7, x5
  411998:	mov	x6, x4
  41199c:	mov	x5, x3
  4119a0:	mov	x4, x2
  4119a4:	mov	w2, w1
  4119a8:	mov	x1, xzr
  4119ac:	mov	w3, wzr
  4119b0:	b	41180c <printf@plt+0x1036c>
  4119b4:	mov	x7, x5
  4119b8:	mov	x6, x4
  4119bc:	mov	x5, x3
  4119c0:	mov	x4, x2
  4119c4:	mov	w2, w1
  4119c8:	mov	w3, #0x2                   	// #2
  4119cc:	mov	x1, xzr
  4119d0:	b	41180c <printf@plt+0x1036c>
  4119d4:	stp	x29, x30, [sp, #-16]!
  4119d8:	mov	w0, #0x3                   	// #3
  4119dc:	mov	x29, sp
  4119e0:	bl	401420 <exit@plt>
  4119e4:	sub	sp, sp, #0xc0
  4119e8:	stp	x29, x30, [sp, #96]
  4119ec:	stp	x28, x27, [sp, #112]
  4119f0:	stp	x26, x25, [sp, #128]
  4119f4:	stp	x24, x23, [sp, #144]
  4119f8:	stp	x22, x21, [sp, #160]
  4119fc:	stp	x20, x19, [sp, #176]
  411a00:	ldrb	w8, [x2]
  411a04:	ldr	w9, [x7, #4]
  411a08:	add	x29, sp, #0x60
  411a0c:	cmp	w8, #0x3a
  411a10:	csel	w26, wzr, w9, eq  // eq = none
  411a14:	cmp	w0, #0x1
  411a18:	b.lt	412110 <printf@plt+0x10c70>  // b.tstop
  411a1c:	ldr	w23, [x7]
  411a20:	mov	x19, x7
  411a24:	mov	x27, x3
  411a28:	mov	x24, x2
  411a2c:	mov	w21, w0
  411a30:	mov	x20, x1
  411a34:	mov	x22, x4
  411a38:	str	xzr, [x7, #16]
  411a3c:	stur	x3, [x29, #-8]
  411a40:	stur	x4, [x29, #-24]
  411a44:	stur	w26, [x29, #-12]
  411a48:	cbz	w23, 411ae8 <printf@plt+0x10648>
  411a4c:	ldr	w8, [x19, #24]
  411a50:	cbz	w8, 411af0 <printf@plt+0x10650>
  411a54:	mov	x25, x19
  411a58:	ldr	x22, [x25, #32]!
  411a5c:	cbz	x22, 411bec <printf@plt+0x1074c>
  411a60:	ldrb	w8, [x22]
  411a64:	cbz	w8, 411bec <printf@plt+0x1074c>
  411a68:	cbz	x27, 4122b8 <printf@plt+0x10e18>
  411a6c:	ldr	x9, [x20, w23, sxtw #3]
  411a70:	ldrb	w10, [x9, #1]
  411a74:	cmp	w10, #0x2d
  411a78:	b.eq	411a88 <printf@plt+0x105e8>  // b.none
  411a7c:	cbz	w5, 4122b8 <printf@plt+0x10e18>
  411a80:	ldrb	w8, [x9, #2]
  411a84:	cbz	w8, 412290 <printf@plt+0x10df0>
  411a88:	sxtw	x8, w23
  411a8c:	mov	x26, x22
  411a90:	str	x8, [sp, #16]
  411a94:	ldrb	w8, [x26]
  411a98:	cbz	w8, 411aac <printf@plt+0x1060c>
  411a9c:	cmp	w8, #0x3d
  411aa0:	b.eq	411aac <printf@plt+0x1060c>  // b.none
  411aa4:	ldrb	w8, [x26, #1]!
  411aa8:	cbnz	w8, 411a9c <printf@plt+0x105fc>
  411aac:	ldr	x28, [x27]
  411ab0:	str	x9, [sp, #32]
  411ab4:	cbz	x28, 41223c <printf@plt+0x10d9c>
  411ab8:	str	x24, [sp, #24]
  411abc:	sub	x27, x26, x22
  411ac0:	mov	w24, wzr
  411ac4:	stp	w10, w5, [sp, #8]
  411ac8:	str	x25, [sp, #40]
  411acc:	cbz	w5, 412138 <printf@plt+0x10c98>
  411ad0:	ldur	x25, [x29, #-8]
  411ad4:	mov	w8, #0xffffffff            	// #-1
  411ad8:	stur	wzr, [x29, #-36]
  411adc:	stur	xzr, [x29, #-32]
  411ae0:	str	w8, [sp, #48]
  411ae4:	b	411b5c <printf@plt+0x106bc>
  411ae8:	mov	w23, #0x1                   	// #1
  411aec:	str	w23, [x19]
  411af0:	stp	w23, w23, [x19, #48]
  411af4:	str	xzr, [x19, #32]
  411af8:	cbz	w6, 411b94 <printf@plt+0x106f4>
  411afc:	mov	w8, #0x1                   	// #1
  411b00:	str	w8, [x19, #44]
  411b04:	ldrb	w9, [x24]
  411b08:	cmp	w9, #0x2b
  411b0c:	b.eq	411bc0 <printf@plt+0x10720>  // b.none
  411b10:	cmp	w9, #0x2d
  411b14:	b.ne	411bcc <printf@plt+0x1072c>  // b.any
  411b18:	mov	w8, #0x2                   	// #2
  411b1c:	str	w8, [x19, #40]
  411b20:	add	x24, x24, #0x1
  411b24:	b	411be0 <printf@plt+0x10740>
  411b28:	ldur	x8, [x29, #-32]
  411b2c:	cmp	x8, #0x0
  411b30:	csel	x8, x25, x8, eq  // eq = none
  411b34:	stur	x8, [x29, #-32]
  411b38:	ldur	w8, [x29, #-36]
  411b3c:	csinc	w8, w8, wzr, eq  // eq = none
  411b40:	stur	w8, [x29, #-36]
  411b44:	ldr	w8, [sp, #48]
  411b48:	csel	w8, w24, w8, eq  // eq = none
  411b4c:	str	w8, [sp, #48]
  411b50:	ldr	x28, [x25, #32]!
  411b54:	add	w24, w24, #0x1
  411b58:	cbz	x28, 4121d0 <printf@plt+0x10d30>
  411b5c:	mov	x0, x28
  411b60:	mov	x1, x22
  411b64:	mov	x2, x27
  411b68:	bl	401330 <strncmp@plt>
  411b6c:	cbnz	w0, 411b50 <printf@plt+0x106b0>
  411b70:	mov	x0, x28
  411b74:	bl	401220 <strlen@plt>
  411b78:	cmp	w27, w0
  411b7c:	b.ne	411b28 <printf@plt+0x10688>  // b.any
  411b80:	mov	x27, x25
  411b84:	mov	w28, w24
  411b88:	ldr	x24, [sp, #24]
  411b8c:	ldr	x25, [sp, #40]
  411b90:	b	412210 <printf@plt+0x10d70>
  411b94:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x82fc>
  411b98:	add	x0, x0, #0x573
  411b9c:	mov	w25, w5
  411ba0:	bl	401400 <getenv@plt>
  411ba4:	cmp	x0, #0x0
  411ba8:	mov	w5, w25
  411bac:	cset	w8, ne  // ne = any
  411bb0:	str	w8, [x19, #44]
  411bb4:	ldrb	w9, [x24]
  411bb8:	cmp	w9, #0x2b
  411bbc:	b.ne	411b10 <printf@plt+0x10670>  // b.any
  411bc0:	str	wzr, [x19, #40]
  411bc4:	add	x24, x24, #0x1
  411bc8:	b	411be0 <printf@plt+0x10740>
  411bcc:	cbz	w8, 411bd8 <printf@plt+0x10738>
  411bd0:	str	wzr, [x19, #40]
  411bd4:	b	411be0 <printf@plt+0x10740>
  411bd8:	mov	w8, #0x1                   	// #1
  411bdc:	str	w8, [x19, #40]
  411be0:	mov	w8, #0x1                   	// #1
  411be4:	add	x25, x19, #0x20
  411be8:	str	w8, [x19, #24]
  411bec:	ldr	w27, [x19, #52]
  411bf0:	cmp	w27, w23
  411bf4:	b.le	411dd4 <printf@plt+0x10934>
  411bf8:	mov	w27, w23
  411bfc:	str	w23, [x19, #52]
  411c00:	ldr	w26, [x19, #48]
  411c04:	cmp	w26, w23
  411c08:	b.gt	411de0 <printf@plt+0x10940>
  411c0c:	ldr	w22, [x19, #40]
  411c10:	cmp	w22, #0x1
  411c14:	b.ne	411df4 <printf@plt+0x10954>  // b.any
  411c18:	cmp	w26, w27
  411c1c:	b.eq	411e00 <printf@plt+0x10960>  // b.none
  411c20:	cmp	w27, w23
  411c24:	b.eq	411e00 <printf@plt+0x10960>  // b.none
  411c28:	cmp	w23, w27
  411c2c:	b.le	411e1c <printf@plt+0x1097c>
  411c30:	cmp	w26, w27
  411c34:	b.ge	411e1c <printf@plt+0x1097c>  // b.tcont
  411c38:	add	x9, x20, w27, sxtw #3
  411c3c:	sxtw	x8, w27
  411c40:	add	x10, x20, #0x10
  411c44:	add	x11, x9, #0x10
  411c48:	mov	w12, w26
  411c4c:	mov	w13, w23
  411c50:	sub	w14, w13, w27
  411c54:	sub	w15, w27, w12
  411c58:	cmp	w14, w15
  411c5c:	b.le	411cdc <printf@plt+0x1083c>
  411c60:	cmp	w15, #0x1
  411c64:	sub	w13, w13, w15
  411c68:	b.lt	411d48 <printf@plt+0x108a8>  // b.tstop
  411c6c:	sxtw	x14, w12
  411c70:	sxtw	x16, w13
  411c74:	cmp	w15, #0x4
  411c78:	mov	w15, w15
  411c7c:	b.cc	411ca8 <printf@plt+0x10808>  // b.lo, b.ul, b.last
  411c80:	add	x18, x16, x15
  411c84:	add	x17, x20, x14, lsl #3
  411c88:	add	x18, x20, x18, lsl #3
  411c8c:	cmp	x17, x18
  411c90:	b.cs	411d5c <printf@plt+0x108bc>  // b.hs, b.nlast
  411c94:	add	x17, x14, x15
  411c98:	add	x17, x20, x17, lsl #3
  411c9c:	add	x18, x20, x16, lsl #3
  411ca0:	cmp	x18, x17
  411ca4:	b.cs	411d5c <printf@plt+0x108bc>  // b.hs, b.nlast
  411ca8:	mov	x17, xzr
  411cac:	add	x16, x17, x16
  411cb0:	add	x18, x17, x14
  411cb4:	add	x14, x20, x16, lsl #3
  411cb8:	add	x16, x20, x18, lsl #3
  411cbc:	sub	x15, x15, x17
  411cc0:	ldr	x17, [x14]
  411cc4:	ldr	x18, [x16]
  411cc8:	subs	x15, x15, #0x1
  411ccc:	str	x17, [x16], #8
  411cd0:	str	x18, [x14], #8
  411cd4:	b.ne	411cc0 <printf@plt+0x10820>  // b.any
  411cd8:	b	411d48 <printf@plt+0x108a8>
  411cdc:	cmp	w14, #0x1
  411ce0:	b.lt	411d44 <printf@plt+0x108a4>  // b.tstop
  411ce4:	sxtw	x15, w12
  411ce8:	cmp	w14, #0x3
  411cec:	mov	w16, w14
  411cf0:	b.ls	411d14 <printf@plt+0x10874>  // b.plast
  411cf4:	add	x17, x20, x15, lsl #3
  411cf8:	add	x18, x9, x16, lsl #3
  411cfc:	cmp	x17, x18
  411d00:	b.cs	411d98 <printf@plt+0x108f8>  // b.hs, b.nlast
  411d04:	add	x17, x15, x16
  411d08:	add	x17, x20, x17, lsl #3
  411d0c:	cmp	x9, x17
  411d10:	b.cs	411d98 <printf@plt+0x108f8>  // b.hs, b.nlast
  411d14:	mov	x17, xzr
  411d18:	add	x18, x8, x17
  411d1c:	add	x0, x17, x15
  411d20:	add	x15, x20, x18, lsl #3
  411d24:	add	x18, x20, x0, lsl #3
  411d28:	sub	x16, x16, x17
  411d2c:	ldr	x17, [x15]
  411d30:	ldr	x0, [x18]
  411d34:	subs	x16, x16, #0x1
  411d38:	str	x17, [x18], #8
  411d3c:	str	x0, [x15], #8
  411d40:	b.ne	411d2c <printf@plt+0x1088c>  // b.any
  411d44:	add	w12, w14, w12
  411d48:	cmp	w13, w27
  411d4c:	b.le	411e1c <printf@plt+0x1097c>
  411d50:	cmp	w27, w12
  411d54:	b.gt	411c50 <printf@plt+0x107b0>
  411d58:	b	411e1c <printf@plt+0x1097c>
  411d5c:	and	x17, x15, #0xfffffffc
  411d60:	add	x18, x10, x14, lsl #3
  411d64:	add	x0, x10, x16, lsl #3
  411d68:	mov	x1, x17
  411d6c:	ldp	q0, q3, [x18, #-16]
  411d70:	ldp	q1, q2, [x0, #-16]
  411d74:	subs	x1, x1, #0x4
  411d78:	stp	q1, q2, [x18, #-16]
  411d7c:	stp	q0, q3, [x0, #-16]
  411d80:	add	x18, x18, #0x20
  411d84:	add	x0, x0, #0x20
  411d88:	b.ne	411d6c <printf@plt+0x108cc>  // b.any
  411d8c:	cmp	x17, x15
  411d90:	b.eq	411d48 <printf@plt+0x108a8>  // b.none
  411d94:	b	411cac <printf@plt+0x1080c>
  411d98:	and	x17, x16, #0xfffffffc
  411d9c:	add	x18, x10, x15, lsl #3
  411da0:	mov	x0, x17
  411da4:	mov	x1, x11
  411da8:	ldp	q0, q3, [x18, #-16]
  411dac:	ldp	q1, q2, [x1, #-16]
  411db0:	subs	x0, x0, #0x4
  411db4:	stp	q1, q2, [x18, #-16]
  411db8:	stp	q0, q3, [x1, #-16]
  411dbc:	add	x18, x18, #0x20
  411dc0:	add	x1, x1, #0x20
  411dc4:	b.ne	411da8 <printf@plt+0x10908>  // b.any
  411dc8:	cmp	x17, x16
  411dcc:	b.ne	411d18 <printf@plt+0x10878>  // b.any
  411dd0:	b	411d44 <printf@plt+0x108a4>
  411dd4:	ldr	w26, [x19, #48]
  411dd8:	cmp	w26, w23
  411ddc:	b.le	411c0c <printf@plt+0x1076c>
  411de0:	mov	w26, w23
  411de4:	str	w23, [x19, #48]
  411de8:	ldr	w22, [x19, #40]
  411dec:	cmp	w22, #0x1
  411df0:	b.eq	411c18 <printf@plt+0x10778>  // b.none
  411df4:	cmp	w23, w21
  411df8:	b.ne	411e8c <printf@plt+0x109ec>  // b.any
  411dfc:	b	412104 <printf@plt+0x10c64>
  411e00:	cmp	w27, w23
  411e04:	b.eq	411e10 <printf@plt+0x10970>  // b.none
  411e08:	mov	w26, w23
  411e0c:	str	w23, [x19, #48]
  411e10:	cmp	w23, w21
  411e14:	b.ge	411e64 <printf@plt+0x109c4>  // b.tcont
  411e18:	b	411e30 <printf@plt+0x10990>
  411e1c:	add	w8, w26, w23
  411e20:	sub	w26, w8, w27
  411e24:	stp	w26, w23, [x19, #48]
  411e28:	cmp	w23, w21
  411e2c:	b.ge	411e64 <printf@plt+0x109c4>  // b.tcont
  411e30:	add	x8, x20, w23, sxtw #3
  411e34:	b	411e4c <printf@plt+0x109ac>
  411e38:	add	w23, w23, #0x1
  411e3c:	cmp	w21, w23
  411e40:	add	x8, x8, #0x8
  411e44:	str	w23, [x19]
  411e48:	b.eq	411e78 <printf@plt+0x109d8>  // b.none
  411e4c:	ldr	x9, [x8]
  411e50:	ldrb	w10, [x9]
  411e54:	cmp	w10, #0x2d
  411e58:	b.ne	411e38 <printf@plt+0x10998>  // b.any
  411e5c:	ldrb	w9, [x9, #1]
  411e60:	cbz	w9, 411e38 <printf@plt+0x10998>
  411e64:	mov	w27, w23
  411e68:	str	w23, [x19, #52]
  411e6c:	cmp	w23, w21
  411e70:	b.ne	411e8c <printf@plt+0x109ec>  // b.any
  411e74:	b	412104 <printf@plt+0x10c64>
  411e78:	mov	w23, w21
  411e7c:	mov	w27, w23
  411e80:	str	w23, [x19, #52]
  411e84:	cmp	w23, w21
  411e88:	b.eq	412104 <printf@plt+0x10c64>  // b.none
  411e8c:	ldr	x0, [x20, w23, sxtw #3]
  411e90:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  411e94:	add	x1, x1, #0x3e8
  411e98:	mov	w28, w5
  411e9c:	bl	4013c0 <strcmp@plt>
  411ea0:	cbz	w0, 411efc <printf@plt+0x10a5c>
  411ea4:	cmp	w23, w21
  411ea8:	b.eq	412104 <printf@plt+0x10c64>  // b.none
  411eac:	sxtw	x8, w23
  411eb0:	ldr	x8, [x20, x8, lsl #3]
  411eb4:	ldrb	w9, [x8]
  411eb8:	cmp	w9, #0x2d
  411ebc:	b.ne	4120c0 <printf@plt+0x10c20>  // b.any
  411ec0:	mov	x9, x8
  411ec4:	ldrb	w10, [x9, #1]!
  411ec8:	cbz	w10, 4120c0 <printf@plt+0x10c20>
  411ecc:	ldur	x27, [x29, #-8]
  411ed0:	ldur	w26, [x29, #-12]
  411ed4:	mov	w5, w28
  411ed8:	cmp	x27, #0x0
  411edc:	cset	w8, ne  // ne = any
  411ee0:	cmp	w10, #0x2d
  411ee4:	cset	w10, eq  // eq = none
  411ee8:	and	w8, w8, w10
  411eec:	add	x22, x9, x8
  411ef0:	str	x22, [x25]
  411ef4:	cbnz	x27, 411a6c <printf@plt+0x105cc>
  411ef8:	b	4122b8 <printf@plt+0x10e18>
  411efc:	add	w8, w23, #0x1
  411f00:	cmp	w26, w27
  411f04:	str	w8, [x19]
  411f08:	b.eq	4120d8 <printf@plt+0x10c38>  // b.none
  411f0c:	cmp	w27, w8
  411f10:	b.eq	4120d8 <printf@plt+0x10c38>  // b.none
  411f14:	cmp	w23, w27
  411f18:	b.lt	4120ec <printf@plt+0x10c4c>  // b.tstop
  411f1c:	cmp	w26, w27
  411f20:	b.ge	4120ec <printf@plt+0x10c4c>  // b.tcont
  411f24:	add	x10, x20, w27, sxtw #3
  411f28:	sxtw	x9, w27
  411f2c:	add	x11, x20, #0x10
  411f30:	add	x12, x10, #0x10
  411f34:	mov	w13, w26
  411f38:	mov	w14, w8
  411f3c:	sub	w15, w14, w27
  411f40:	sub	w16, w27, w13
  411f44:	cmp	w15, w16
  411f48:	b.le	411fc8 <printf@plt+0x10b28>
  411f4c:	cmp	w16, #0x1
  411f50:	sub	w14, w14, w16
  411f54:	b.lt	412034 <printf@plt+0x10b94>  // b.tstop
  411f58:	sxtw	x15, w13
  411f5c:	sxtw	x17, w14
  411f60:	cmp	w16, #0x4
  411f64:	mov	w16, w16
  411f68:	b.cc	411f94 <printf@plt+0x10af4>  // b.lo, b.ul, b.last
  411f6c:	add	x0, x17, x16
  411f70:	add	x18, x20, x15, lsl #3
  411f74:	add	x0, x20, x0, lsl #3
  411f78:	cmp	x18, x0
  411f7c:	b.cs	412048 <printf@plt+0x10ba8>  // b.hs, b.nlast
  411f80:	add	x18, x15, x16
  411f84:	add	x18, x20, x18, lsl #3
  411f88:	add	x0, x20, x17, lsl #3
  411f8c:	cmp	x0, x18
  411f90:	b.cs	412048 <printf@plt+0x10ba8>  // b.hs, b.nlast
  411f94:	mov	x18, xzr
  411f98:	add	x17, x18, x17
  411f9c:	add	x0, x18, x15
  411fa0:	add	x15, x20, x17, lsl #3
  411fa4:	add	x17, x20, x0, lsl #3
  411fa8:	sub	x16, x16, x18
  411fac:	ldr	x18, [x15]
  411fb0:	ldr	x0, [x17]
  411fb4:	subs	x16, x16, #0x1
  411fb8:	str	x18, [x17], #8
  411fbc:	str	x0, [x15], #8
  411fc0:	b.ne	411fac <printf@plt+0x10b0c>  // b.any
  411fc4:	b	412034 <printf@plt+0x10b94>
  411fc8:	cmp	w15, #0x1
  411fcc:	b.lt	412030 <printf@plt+0x10b90>  // b.tstop
  411fd0:	sxtw	x16, w13
  411fd4:	cmp	w15, #0x3
  411fd8:	mov	w17, w15
  411fdc:	b.ls	412000 <printf@plt+0x10b60>  // b.plast
  411fe0:	add	x18, x20, x16, lsl #3
  411fe4:	add	x0, x10, x17, lsl #3
  411fe8:	cmp	x18, x0
  411fec:	b.cs	412084 <printf@plt+0x10be4>  // b.hs, b.nlast
  411ff0:	add	x18, x16, x17
  411ff4:	add	x18, x20, x18, lsl #3
  411ff8:	cmp	x10, x18
  411ffc:	b.cs	412084 <printf@plt+0x10be4>  // b.hs, b.nlast
  412000:	mov	x18, xzr
  412004:	add	x0, x9, x18
  412008:	add	x1, x18, x16
  41200c:	add	x16, x20, x0, lsl #3
  412010:	add	x0, x20, x1, lsl #3
  412014:	sub	x17, x17, x18
  412018:	ldr	x18, [x16]
  41201c:	ldr	x1, [x0]
  412020:	subs	x17, x17, #0x1
  412024:	str	x18, [x0], #8
  412028:	str	x1, [x16], #8
  41202c:	b.ne	412018 <printf@plt+0x10b78>  // b.any
  412030:	add	w13, w15, w13
  412034:	cmp	w14, w27
  412038:	b.le	4120ec <printf@plt+0x10c4c>
  41203c:	cmp	w27, w13
  412040:	b.gt	411f3c <printf@plt+0x10a9c>
  412044:	b	4120ec <printf@plt+0x10c4c>
  412048:	and	x18, x16, #0xfffffffc
  41204c:	add	x0, x11, x15, lsl #3
  412050:	add	x1, x11, x17, lsl #3
  412054:	mov	x2, x18
  412058:	ldp	q0, q3, [x0, #-16]
  41205c:	ldp	q1, q2, [x1, #-16]
  412060:	subs	x2, x2, #0x4
  412064:	stp	q1, q2, [x0, #-16]
  412068:	stp	q0, q3, [x1, #-16]
  41206c:	add	x0, x0, #0x20
  412070:	add	x1, x1, #0x20
  412074:	b.ne	412058 <printf@plt+0x10bb8>  // b.any
  412078:	cmp	x18, x16
  41207c:	b.eq	412034 <printf@plt+0x10b94>  // b.none
  412080:	b	411f98 <printf@plt+0x10af8>
  412084:	and	x18, x17, #0xfffffffc
  412088:	add	x0, x11, x16, lsl #3
  41208c:	mov	x1, x18
  412090:	mov	x2, x12
  412094:	ldp	q0, q3, [x0, #-16]
  412098:	ldp	q1, q2, [x2, #-16]
  41209c:	subs	x1, x1, #0x4
  4120a0:	stp	q1, q2, [x0, #-16]
  4120a4:	stp	q0, q3, [x2, #-16]
  4120a8:	add	x0, x0, #0x20
  4120ac:	add	x2, x2, #0x20
  4120b0:	b.ne	412094 <printf@plt+0x10bf4>  // b.any
  4120b4:	cmp	x18, x17
  4120b8:	b.ne	412004 <printf@plt+0x10b64>  // b.any
  4120bc:	b	412030 <printf@plt+0x10b90>
  4120c0:	cbz	w22, 412110 <printf@plt+0x10c70>
  4120c4:	add	w9, w23, #0x1
  4120c8:	str	x8, [x19, #16]
  4120cc:	str	w9, [x19]
  4120d0:	mov	w27, #0x1                   	// #1
  4120d4:	b	412114 <printf@plt+0x10c74>
  4120d8:	cmp	w26, w27
  4120dc:	b.ne	4120f8 <printf@plt+0x10c58>  // b.any
  4120e0:	mov	w26, w8
  4120e4:	str	w8, [x19, #48]
  4120e8:	b	4120f8 <printf@plt+0x10c58>
  4120ec:	add	w9, w26, w8
  4120f0:	sub	w26, w9, w27
  4120f4:	stp	w26, w8, [x19, #48]
  4120f8:	str	w21, [x19, #52]
  4120fc:	str	w21, [x19]
  412100:	mov	w27, w21
  412104:	cmp	w26, w27
  412108:	b.eq	412110 <printf@plt+0x10c70>  // b.none
  41210c:	str	w26, [x19]
  412110:	mov	w27, #0xffffffff            	// #-1
  412114:	mov	w0, w27
  412118:	ldp	x20, x19, [sp, #176]
  41211c:	ldp	x22, x21, [sp, #160]
  412120:	ldp	x24, x23, [sp, #144]
  412124:	ldp	x26, x25, [sp, #128]
  412128:	ldp	x28, x27, [sp, #112]
  41212c:	ldp	x29, x30, [sp, #96]
  412130:	add	sp, sp, #0xc0
  412134:	ret
  412138:	ldur	x25, [x29, #-8]
  41213c:	mov	w8, #0xffffffff            	// #-1
  412140:	stur	wzr, [x29, #-36]
  412144:	stur	xzr, [x29, #-32]
  412148:	str	w8, [sp, #48]
  41214c:	b	412164 <printf@plt+0x10cc4>
  412150:	mov	w8, #0x1                   	// #1
  412154:	stur	w8, [x29, #-36]
  412158:	ldr	x28, [x25, #32]!
  41215c:	add	w24, w24, #0x1
  412160:	cbz	x28, 4121d0 <printf@plt+0x10d30>
  412164:	mov	x0, x28
  412168:	mov	x1, x22
  41216c:	mov	x2, x27
  412170:	bl	401330 <strncmp@plt>
  412174:	cbnz	w0, 412158 <printf@plt+0x10cb8>
  412178:	mov	x0, x28
  41217c:	bl	401220 <strlen@plt>
  412180:	cmp	w27, w0
  412184:	b.eq	411b80 <printf@plt+0x106e0>  // b.none
  412188:	ldur	x10, [x29, #-32]
  41218c:	cbz	x10, 4121c4 <printf@plt+0x10d24>
  412190:	ldr	w8, [x10, #8]
  412194:	ldr	w9, [x25, #8]
  412198:	cmp	w8, w9
  41219c:	b.ne	412150 <printf@plt+0x10cb0>  // b.any
  4121a0:	ldr	x8, [x10, #16]
  4121a4:	ldr	x9, [x25, #16]
  4121a8:	cmp	x8, x9
  4121ac:	b.ne	412150 <printf@plt+0x10cb0>  // b.any
  4121b0:	ldr	w8, [x10, #24]
  4121b4:	ldr	w9, [x25, #24]
  4121b8:	cmp	w8, w9
  4121bc:	b.ne	412150 <printf@plt+0x10cb0>  // b.any
  4121c0:	b	412158 <printf@plt+0x10cb8>
  4121c4:	stur	x25, [x29, #-32]
  4121c8:	str	w24, [sp, #48]
  4121cc:	b	412158 <printf@plt+0x10cb8>
  4121d0:	ldr	x24, [sp, #24]
  4121d4:	ldr	x25, [sp, #40]
  4121d8:	ldur	w8, [x29, #-36]
  4121dc:	cbz	w8, 412200 <printf@plt+0x10d60>
  4121e0:	ldur	w8, [x29, #-12]
  4121e4:	cbnz	w8, 41267c <printf@plt+0x111dc>
  4121e8:	mov	x0, x22
  4121ec:	bl	401220 <strlen@plt>
  4121f0:	add	x8, x22, x0
  4121f4:	add	w9, w23, #0x1
  4121f8:	str	wzr, [x19, #8]
  4121fc:	b	4124f8 <printf@plt+0x11058>
  412200:	ldp	w10, w5, [sp, #8]
  412204:	ldur	x27, [x29, #-32]
  412208:	ldr	w28, [sp, #48]
  41220c:	cbz	x27, 41223c <printf@plt+0x10d9c>
  412210:	ldr	x8, [sp, #16]
  412214:	add	x8, x8, #0x1
  412218:	str	w8, [x19]
  41221c:	ldrb	w10, [x26]
  412220:	ldr	w9, [x27, #8]
  412224:	cbz	w10, 412368 <printf@plt+0x10ec8>
  412228:	ldr	x10, [sp, #32]
  41222c:	cbz	w9, 4123cc <printf@plt+0x10f2c>
  412230:	add	x8, x26, #0x1
  412234:	str	x8, [x19, #16]
  412238:	b	412388 <printf@plt+0x10ee8>
  41223c:	ldur	w26, [x29, #-12]
  412240:	ldr	x27, [sp, #32]
  412244:	cbz	w5, 412268 <printf@plt+0x10dc8>
  412248:	cmp	w10, #0x2d
  41224c:	b.eq	412268 <printf@plt+0x10dc8>  // b.none
  412250:	ldrb	w1, [x22]
  412254:	mov	x0, x24
  412258:	mov	w28, w10
  41225c:	bl	4012a0 <strchr@plt>
  412260:	mov	w10, w28
  412264:	cbnz	x0, 4122b8 <printf@plt+0x10e18>
  412268:	cbnz	w26, 412634 <printf@plt+0x11194>
  41226c:	ldr	w8, [x19]
  412270:	adrp	x9, 415000 <_ZdlPvm@@Base+0x22fc>
  412274:	add	x9, x9, #0x5f5
  412278:	str	wzr, [x19, #8]
  41227c:	add	w8, w8, #0x1
  412280:	str	x9, [x19, #32]
  412284:	str	w8, [x19]
  412288:	mov	w27, #0x3f                  	// #63
  41228c:	b	412114 <printf@plt+0x10c74>
  412290:	mov	x0, x24
  412294:	mov	w1, w10
  412298:	mov	w28, w10
  41229c:	stp	x9, x25, [sp, #32]
  4122a0:	mov	w25, w5
  4122a4:	bl	4012a0 <strchr@plt>
  4122a8:	mov	w5, w25
  4122ac:	ldp	x9, x25, [sp, #32]
  4122b0:	mov	w10, w28
  4122b4:	cbz	x0, 411a88 <printf@plt+0x105e8>
  4122b8:	add	x28, x22, #0x1
  4122bc:	str	x28, [x25]
  4122c0:	ldrb	w27, [x22]
  4122c4:	mov	x0, x24
  4122c8:	mov	w1, w27
  4122cc:	bl	4012a0 <strchr@plt>
  4122d0:	ldrb	w8, [x22, #1]
  4122d4:	cbnz	w8, 4122e0 <printf@plt+0x10e40>
  4122d8:	add	w23, w23, #0x1
  4122dc:	str	w23, [x19]
  4122e0:	cmp	w27, #0x3a
  4122e4:	b.eq	412320 <printf@plt+0x10e80>  // b.none
  4122e8:	cbz	x0, 412320 <printf@plt+0x10e80>
  4122ec:	ldrb	w9, [x0]
  4122f0:	ldrb	w8, [x0, #1]
  4122f4:	cmp	w9, #0x57
  4122f8:	b.ne	412330 <printf@plt+0x10e90>  // b.any
  4122fc:	cmp	w8, #0x3b
  412300:	b.ne	412330 <printf@plt+0x10e90>  // b.any
  412304:	ldrb	w8, [x28]
  412308:	cbz	w8, 412354 <printf@plt+0x10eb4>
  41230c:	add	w8, w23, #0x1
  412310:	str	x28, [x19, #16]
  412314:	str	w8, [sp, #32]
  412318:	str	w8, [x19]
  41231c:	b	41240c <printf@plt+0x10f6c>
  412320:	cbnz	w26, 41255c <printf@plt+0x110bc>
  412324:	str	w27, [x19, #8]
  412328:	mov	w27, #0x3f                  	// #63
  41232c:	b	412114 <printf@plt+0x10c74>
  412330:	cmp	w8, #0x3a
  412334:	b.ne	412114 <printf@plt+0x10c74>  // b.any
  412338:	ldrb	w9, [x0, #2]
  41233c:	ldrb	w8, [x28]
  412340:	cmp	w9, #0x3a
  412344:	b.ne	4123b4 <printf@plt+0x10f14>  // b.any
  412348:	cbnz	w8, 4123b8 <printf@plt+0x10f18>
  41234c:	str	xzr, [x19, #16]
  412350:	b	4123c4 <printf@plt+0x10f24>
  412354:	cmp	w23, w21
  412358:	b.ne	4123f8 <printf@plt+0x10f58>  // b.any
  41235c:	cbnz	w26, 412750 <printf@plt+0x112b0>
  412360:	str	w27, [x19, #8]
  412364:	b	4126e4 <printf@plt+0x11244>
  412368:	cmp	w9, #0x1
  41236c:	b.ne	412388 <printf@plt+0x10ee8>  // b.any
  412370:	cmp	w8, w21
  412374:	b.ge	412610 <printf@plt+0x11170>  // b.tcont
  412378:	add	w9, w23, #0x2
  41237c:	str	w9, [x19]
  412380:	ldr	x8, [x20, x8, lsl #3]
  412384:	b	412234 <printf@plt+0x10d94>
  412388:	mov	x0, x22
  41238c:	bl	401220 <strlen@plt>
  412390:	add	x8, x22, x0
  412394:	str	x8, [x25]
  412398:	ldur	x8, [x29, #-24]
  41239c:	cbz	x8, 4123a4 <printf@plt+0x10f04>
  4123a0:	str	w28, [x8]
  4123a4:	ldr	x8, [x27, #16]
  4123a8:	ldr	w27, [x27, #24]
  4123ac:	cbnz	x8, 412604 <printf@plt+0x11164>
  4123b0:	b	412114 <printf@plt+0x10c74>
  4123b4:	cbz	w8, 412590 <printf@plt+0x110f0>
  4123b8:	add	w8, w23, #0x1
  4123bc:	str	x28, [x19, #16]
  4123c0:	str	w8, [x19]
  4123c4:	str	xzr, [x25]
  4123c8:	b	412114 <printf@plt+0x10c74>
  4123cc:	ldur	w8, [x29, #-12]
  4123d0:	cbnz	w8, 412724 <printf@plt+0x11284>
  4123d4:	ldr	x20, [x19, #32]
  4123d8:	mov	x0, x20
  4123dc:	bl	401220 <strlen@plt>
  4123e0:	add	x8, x20, x0
  4123e4:	str	x8, [x19, #32]
  4123e8:	ldr	w8, [x27, #24]
  4123ec:	mov	w27, #0x3f                  	// #63
  4123f0:	str	w8, [x19, #8]
  4123f4:	b	412114 <printf@plt+0x10c74>
  4123f8:	add	w8, w23, #0x1
  4123fc:	str	w8, [x19]
  412400:	ldr	x28, [x20, w23, sxtw #3]
  412404:	str	w8, [sp, #32]
  412408:	str	x28, [x19, #16]
  41240c:	ldur	x8, [x29, #-8]
  412410:	str	x25, [sp, #40]
  412414:	str	x28, [x25]
  412418:	mov	x25, x28
  41241c:	ldrb	w22, [x25]
  412420:	cbz	w22, 412434 <printf@plt+0x10f94>
  412424:	cmp	w22, #0x3d
  412428:	b.eq	412434 <printf@plt+0x10f94>  // b.none
  41242c:	ldrb	w22, [x25, #1]!
  412430:	cbnz	w22, 412424 <printf@plt+0x10f84>
  412434:	ldr	x27, [x8]
  412438:	cbz	x27, 41254c <printf@plt+0x110ac>
  41243c:	mov	x8, x28
  412440:	sub	x26, x25, x8
  412444:	str	x24, [sp, #24]
  412448:	mov	w24, wzr
  41244c:	mov	w28, wzr
  412450:	mov	x23, x8
  412454:	and	x8, x26, #0xffffffff
  412458:	stur	wzr, [x29, #-36]
  41245c:	stur	xzr, [x29, #-32]
  412460:	str	x8, [sp, #48]
  412464:	b	41247c <printf@plt+0x10fdc>
  412468:	ldur	x8, [x29, #-8]
  41246c:	ldr	x27, [x8, #32]!
  412470:	add	w24, w24, #0x1
  412474:	stur	x8, [x29, #-8]
  412478:	cbz	x27, 4124d8 <printf@plt+0x11038>
  41247c:	mov	x0, x27
  412480:	mov	x1, x23
  412484:	mov	x2, x26
  412488:	bl	401330 <strncmp@plt>
  41248c:	cbnz	w0, 412468 <printf@plt+0x10fc8>
  412490:	mov	x0, x27
  412494:	bl	401220 <strlen@plt>
  412498:	ldr	x8, [sp, #48]
  41249c:	cmp	x8, x0
  4124a0:	b.eq	412508 <printf@plt+0x11068>  // b.none
  4124a4:	ldur	x9, [x29, #-32]
  4124a8:	ldur	x8, [x29, #-8]
  4124ac:	cmp	x9, #0x0
  4124b0:	csel	x9, x8, x9, eq  // eq = none
  4124b4:	stur	x9, [x29, #-32]
  4124b8:	ldur	w9, [x29, #-36]
  4124bc:	csinc	w28, w28, wzr, eq  // eq = none
  4124c0:	csel	w9, w24, w9, eq  // eq = none
  4124c4:	stur	w9, [x29, #-36]
  4124c8:	ldr	x27, [x8, #32]!
  4124cc:	add	w24, w24, #0x1
  4124d0:	stur	x8, [x29, #-8]
  4124d4:	cbnz	x27, 41247c <printf@plt+0x10fdc>
  4124d8:	cbz	w28, 41251c <printf@plt+0x1107c>
  4124dc:	ldur	w8, [x29, #-12]
  4124e0:	cbnz	w8, 4126f8 <printf@plt+0x11258>
  4124e4:	ldr	w20, [sp, #32]
  4124e8:	mov	x0, x23
  4124ec:	bl	401220 <strlen@plt>
  4124f0:	add	x8, x23, x0
  4124f4:	add	w9, w20, #0x1
  4124f8:	str	x8, [x19, #32]
  4124fc:	str	w9, [x19]
  412500:	mov	w27, #0x3f                  	// #63
  412504:	b	412114 <printf@plt+0x10c74>
  412508:	ldur	x26, [x29, #-8]
  41250c:	mov	w27, w24
  412510:	ldr	x24, [sp, #24]
  412514:	ldur	w9, [x29, #-12]
  412518:	b	412530 <printf@plt+0x11090>
  41251c:	ldr	x24, [sp, #24]
  412520:	ldur	w9, [x29, #-12]
  412524:	ldur	x26, [x29, #-32]
  412528:	ldur	w27, [x29, #-36]
  41252c:	cbz	x26, 41254c <printf@plt+0x110ac>
  412530:	ldr	w8, [x26, #8]
  412534:	cbz	w22, 4125b4 <printf@plt+0x11114>
  412538:	cbz	w8, 41265c <printf@plt+0x111bc>
  41253c:	ldr	x22, [sp, #40]
  412540:	add	x8, x25, #0x1
  412544:	str	x8, [x19, #16]
  412548:	b	4125dc <printf@plt+0x1113c>
  41254c:	ldr	x8, [sp, #40]
  412550:	mov	w27, #0x57                  	// #87
  412554:	str	xzr, [x8]
  412558:	b	412114 <printf@plt+0x10c74>
  41255c:	ldr	w8, [x19, #44]
  412560:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412564:	ldr	x0, [x9, #3416]
  412568:	ldr	x2, [x20]
  41256c:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x82fc>
  412570:	adrp	x10, 41b000 <_ZdlPvm@@Base+0x82fc>
  412574:	add	x9, x9, #0x4c9
  412578:	add	x10, x10, #0x4e3
  41257c:	cmp	w8, #0x0
  412580:	csel	x1, x10, x9, eq  // eq = none
  412584:	mov	w3, w27
  412588:	bl	401230 <fprintf@plt>
  41258c:	b	412324 <printf@plt+0x10e84>
  412590:	cmp	w23, w21
  412594:	b.ne	4126a4 <printf@plt+0x11204>  // b.any
  412598:	cbnz	w26, 4127d4 <printf@plt+0x11334>
  41259c:	str	w27, [x19, #8]
  4125a0:	ldrb	w8, [x24]
  4125a4:	mov	w9, #0x3f                  	// #63
  4125a8:	cmp	w8, #0x3a
  4125ac:	csel	w27, w8, w9, eq  // eq = none
  4125b0:	b	4123c4 <printf@plt+0x10f24>
  4125b4:	ldr	x22, [sp, #40]
  4125b8:	cmp	w8, #0x1
  4125bc:	b.ne	4125dc <printf@plt+0x1113c>  // b.any
  4125c0:	ldr	w10, [sp, #32]
  4125c4:	cmp	w10, w21
  4125c8:	b.ge	4126d0 <printf@plt+0x11230>  // b.tcont
  4125cc:	add	w8, w10, #0x1
  4125d0:	str	w8, [x19]
  4125d4:	ldr	x8, [x20, w10, sxtw #3]
  4125d8:	b	412544 <printf@plt+0x110a4>
  4125dc:	mov	x0, x23
  4125e0:	bl	401220 <strlen@plt>
  4125e4:	add	x8, x23, x0
  4125e8:	str	x8, [x22]
  4125ec:	ldur	x8, [x29, #-24]
  4125f0:	cbz	x8, 4125f8 <printf@plt+0x11158>
  4125f4:	str	w27, [x8]
  4125f8:	ldr	x8, [x26, #16]
  4125fc:	ldr	w27, [x26, #24]
  412600:	cbz	x8, 412114 <printf@plt+0x10c74>
  412604:	str	w27, [x8]
  412608:	mov	w27, wzr
  41260c:	b	412114 <printf@plt+0x10c74>
  412610:	ldur	w8, [x29, #-12]
  412614:	cbnz	w8, 412788 <printf@plt+0x112e8>
  412618:	mov	x0, x22
  41261c:	bl	401220 <strlen@plt>
  412620:	add	x8, x22, x0
  412624:	str	x8, [x19, #32]
  412628:	ldr	w8, [x27, #24]
  41262c:	str	w8, [x19, #8]
  412630:	b	4126e4 <printf@plt+0x11244>
  412634:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412638:	ldr	x0, [x8, #3416]
  41263c:	ldr	x2, [x20]
  412640:	cmp	w10, #0x2d
  412644:	b.ne	4126b8 <printf@plt+0x11218>  // b.any
  412648:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  41264c:	add	x1, x1, #0x489
  412650:	mov	x3, x22
  412654:	bl	401230 <fprintf@plt>
  412658:	b	41226c <printf@plt+0x10dcc>
  41265c:	cbnz	w9, 4127ac <printf@plt+0x1130c>
  412660:	mov	x0, x23
  412664:	bl	401220 <strlen@plt>
  412668:	ldr	x9, [sp, #40]
  41266c:	add	x8, x23, x0
  412670:	mov	w27, #0x3f                  	// #63
  412674:	str	x8, [x9]
  412678:	b	412114 <printf@plt+0x10c74>
  41267c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412680:	ldr	x0, [x8, #3416]
  412684:	ldr	x2, [x20]
  412688:	ldr	x3, [sp, #32]
  41268c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  412690:	add	x1, x1, #0x3eb
  412694:	bl	401230 <fprintf@plt>
  412698:	ldr	x22, [x19, #32]
  41269c:	ldr	w23, [x19]
  4126a0:	b	4121e8 <printf@plt+0x10d48>
  4126a4:	add	w8, w23, #0x1
  4126a8:	str	w8, [x19]
  4126ac:	ldr	x8, [x20, w23, sxtw #3]
  4126b0:	str	x8, [x19, #16]
  4126b4:	b	4123c4 <printf@plt+0x10f24>
  4126b8:	ldrb	w3, [x27]
  4126bc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  4126c0:	add	x1, x1, #0x4a9
  4126c4:	mov	x4, x22
  4126c8:	bl	401230 <fprintf@plt>
  4126cc:	b	41226c <printf@plt+0x10dcc>
  4126d0:	cbnz	w9, 4127f4 <printf@plt+0x11354>
  4126d4:	mov	x0, x23
  4126d8:	bl	401220 <strlen@plt>
  4126dc:	add	x8, x23, x0
  4126e0:	str	x8, [x22]
  4126e4:	ldrb	w8, [x24]
  4126e8:	mov	w9, #0x3f                  	// #63
  4126ec:	cmp	w8, #0x3a
  4126f0:	csel	w27, w8, w9, eq  // eq = none
  4126f4:	b	412114 <printf@plt+0x10c74>
  4126f8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4126fc:	ldr	x0, [x8, #3416]
  412700:	ldr	w8, [sp, #32]
  412704:	ldr	x2, [x20]
  412708:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  41270c:	add	x1, x1, #0x524
  412710:	ldr	x3, [x20, w8, sxtw #3]
  412714:	bl	401230 <fprintf@plt>
  412718:	ldr	x23, [x19, #32]
  41271c:	ldr	w20, [x19]
  412720:	b	4124e8 <printf@plt+0x11048>
  412724:	ldrb	w8, [x10, #1]
  412728:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41272c:	ldr	x0, [x9, #3416]
  412730:	ldr	x2, [x20]
  412734:	cmp	w8, #0x2d
  412738:	b.ne	412770 <printf@plt+0x112d0>  // b.any
  41273c:	ldr	x3, [x27]
  412740:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  412744:	add	x1, x1, #0x409
  412748:	bl	401230 <fprintf@plt>
  41274c:	b	4123d4 <printf@plt+0x10f34>
  412750:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412754:	ldr	x0, [x8, #3416]
  412758:	ldr	x2, [x20]
  41275c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  412760:	add	x1, x1, #0x4fd
  412764:	mov	w3, w27
  412768:	bl	401230 <fprintf@plt>
  41276c:	b	412360 <printf@plt+0x10ec0>
  412770:	ldrb	w3, [x10]
  412774:	ldr	x4, [x27]
  412778:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  41277c:	add	x1, x1, #0x436
  412780:	bl	401230 <fprintf@plt>
  412784:	b	4123d4 <printf@plt+0x10f34>
  412788:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41278c:	ldr	x0, [x8, #3416]
  412790:	ldr	x2, [x20]
  412794:	ldr	x3, [sp, #32]
  412798:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  41279c:	add	x1, x1, #0x463
  4127a0:	bl	401230 <fprintf@plt>
  4127a4:	ldr	x22, [x25]
  4127a8:	b	412618 <printf@plt+0x11178>
  4127ac:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4127b0:	ldr	x2, [x20]
  4127b4:	ldr	x0, [x8, #3416]
  4127b8:	ldr	x3, [x26]
  4127bc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  4127c0:	add	x1, x1, #0x545
  4127c4:	bl	401230 <fprintf@plt>
  4127c8:	ldr	x8, [sp, #40]
  4127cc:	ldr	x23, [x8]
  4127d0:	b	412660 <printf@plt+0x111c0>
  4127d4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4127d8:	ldr	x0, [x8, #3416]
  4127dc:	ldr	x2, [x20]
  4127e0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  4127e4:	add	x1, x1, #0x4fd
  4127e8:	mov	w3, w27
  4127ec:	bl	401230 <fprintf@plt>
  4127f0:	b	41259c <printf@plt+0x110fc>
  4127f4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4127f8:	add	x9, x20, w10, sxtw #3
  4127fc:	ldr	x2, [x20]
  412800:	ldr	x0, [x8, #3416]
  412804:	ldur	x3, [x9, #-8]
  412808:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  41280c:	add	x1, x1, #0x463
  412810:	bl	401230 <fprintf@plt>
  412814:	ldr	x23, [x22]
  412818:	b	4126d4 <printf@plt+0x11234>
  41281c:	stp	x29, x30, [sp, #-32]!
  412820:	stp	x20, x19, [sp, #16]
  412824:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412828:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41282c:	ldr	w9, [x20, #3104]
  412830:	ldr	w8, [x8, #3108]
  412834:	adrp	x19, 434000 <stderr@@GLIBC_2.17+0x32a8>
  412838:	add	x19, x19, #0x1b8
  41283c:	mov	x7, x19
  412840:	mov	x29, sp
  412844:	stp	w9, w8, [x19]
  412848:	bl	4119e4 <printf@plt+0x10544>
  41284c:	ldr	w8, [x19]
  412850:	ldr	x9, [x19, #16]
  412854:	ldr	w11, [x19, #8]
  412858:	adrp	x10, 434000 <stderr@@GLIBC_2.17+0x32a8>
  41285c:	str	w8, [x20, #3104]
  412860:	ldp	x20, x19, [sp, #16]
  412864:	adrp	x12, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412868:	str	x9, [x10, #616]
  41286c:	str	w11, [x12, #3112]
  412870:	ldp	x29, x30, [sp], #32
  412874:	ret
  412878:	stp	x29, x30, [sp, #-32]!
  41287c:	stp	x20, x19, [sp, #16]
  412880:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412884:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412888:	ldr	w9, [x20, #3104]
  41288c:	ldr	w8, [x8, #3108]
  412890:	adrp	x19, 434000 <stderr@@GLIBC_2.17+0x32a8>
  412894:	add	x19, x19, #0x1b8
  412898:	mov	w6, #0x1                   	// #1
  41289c:	mov	x3, xzr
  4128a0:	mov	x4, xzr
  4128a4:	mov	w5, wzr
  4128a8:	mov	x7, x19
  4128ac:	mov	x29, sp
  4128b0:	stp	w9, w8, [x19]
  4128b4:	bl	4119e4 <printf@plt+0x10544>
  4128b8:	ldr	w8, [x19]
  4128bc:	ldr	x9, [x19, #16]
  4128c0:	ldr	w11, [x19, #8]
  4128c4:	adrp	x10, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4128c8:	str	w8, [x20, #3104]
  4128cc:	ldp	x20, x19, [sp, #16]
  4128d0:	adrp	x12, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4128d4:	str	x9, [x10, #616]
  4128d8:	str	w11, [x12, #3112]
  4128dc:	ldp	x29, x30, [sp], #32
  4128e0:	ret
  4128e4:	mov	w5, wzr
  4128e8:	mov	w6, wzr
  4128ec:	b	41281c <printf@plt+0x1137c>
  4128f0:	mov	x7, x5
  4128f4:	mov	w5, wzr
  4128f8:	mov	w6, wzr
  4128fc:	b	4119e4 <printf@plt+0x10544>
  412900:	mov	w5, #0x1                   	// #1
  412904:	mov	w6, wzr
  412908:	b	41281c <printf@plt+0x1137c>
  41290c:	mov	x7, x5
  412910:	mov	w5, #0x1                   	// #1
  412914:	mov	w6, wzr
  412918:	b	4119e4 <printf@plt+0x10544>
  41291c:	sub	sp, sp, #0x30
  412920:	stp	x29, x30, [sp, #16]
  412924:	str	x19, [sp, #32]
  412928:	add	x29, sp, #0x10
  41292c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  412930:	add	x1, x1, #0x583
  412934:	mov	x0, sp
  412938:	bl	413548 <_ZdlPvm@@Base+0x844>
  41293c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412940:	ldr	x1, [x8, #3408]
  412944:	mov	x0, sp
  412948:	bl	4140d4 <_ZdlPvm@@Base+0x13d0>
  41294c:	mov	x0, sp
  412950:	bl	413664 <_ZdlPvm@@Base+0x960>
  412954:	ldr	x19, [sp, #32]
  412958:	ldp	x29, x30, [sp, #16]
  41295c:	add	sp, sp, #0x30
  412960:	ret
  412964:	mov	x19, x0
  412968:	mov	x0, sp
  41296c:	bl	413664 <_ZdlPvm@@Base+0x960>
  412970:	mov	x0, x19
  412974:	bl	401440 <_Unwind_Resume@plt>
  412978:	sub	sp, sp, #0x30
  41297c:	stp	x29, x30, [sp, #16]
  412980:	str	x19, [sp, #32]
  412984:	add	x29, sp, #0x10
  412988:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  41298c:	add	x1, x1, #0x59f
  412990:	mov	x0, sp
  412994:	bl	413548 <_ZdlPvm@@Base+0x844>
  412998:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41299c:	ldr	x1, [x8, #3408]
  4129a0:	mov	x0, sp
  4129a4:	bl	4140d4 <_ZdlPvm@@Base+0x13d0>
  4129a8:	mov	x0, sp
  4129ac:	bl	413664 <_ZdlPvm@@Base+0x960>
  4129b0:	ldr	x19, [sp, #32]
  4129b4:	ldp	x29, x30, [sp, #16]
  4129b8:	add	sp, sp, #0x30
  4129bc:	ret
  4129c0:	mov	x19, x0
  4129c4:	mov	x0, sp
  4129c8:	bl	413664 <_ZdlPvm@@Base+0x960>
  4129cc:	mov	x0, x19
  4129d0:	bl	401440 <_Unwind_Resume@plt>
  4129d4:	mov	w8, w0
  4129d8:	tbnz	w0, #31, 412a20 <printf@plt+0x11580>
  4129dc:	adrp	x0, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4129e0:	mov	w9, #0x6667                	// #26215
  4129e4:	add	x0, x0, #0x204
  4129e8:	movk	w9, #0x6666, lsl #16
  4129ec:	mov	w10, #0xa                   	// #10
  4129f0:	smull	x11, w8, w9
  4129f4:	lsr	x13, x11, #63
  4129f8:	asr	x11, x11, #34
  4129fc:	add	w11, w11, w13
  412a00:	add	w12, w8, #0x9
  412a04:	msub	w8, w11, w10, w8
  412a08:	add	w8, w8, #0x30
  412a0c:	cmp	w12, #0x12
  412a10:	strb	w8, [x0, #-1]!
  412a14:	mov	w8, w11
  412a18:	b.hi	4129f0 <printf@plt+0x11550>  // b.pmore
  412a1c:	ret
  412a20:	adrp	x0, 434000 <stderr@@GLIBC_2.17+0x32a8>
  412a24:	mov	w9, #0x6667                	// #26215
  412a28:	add	x0, x0, #0x203
  412a2c:	movk	w9, #0x6666, lsl #16
  412a30:	mov	w10, #0xa                   	// #10
  412a34:	smull	x11, w8, w9
  412a38:	lsr	x13, x11, #63
  412a3c:	asr	x11, x11, #34
  412a40:	neg	w12, w8
  412a44:	add	w11, w11, w13
  412a48:	madd	w12, w11, w10, w12
  412a4c:	add	w8, w8, #0x9
  412a50:	add	w12, w12, #0x30
  412a54:	cmp	w8, #0x12
  412a58:	strb	w12, [x0], #-1
  412a5c:	mov	w8, w11
  412a60:	b.hi	412a34 <printf@plt+0x11594>  // b.pmore
  412a64:	mov	w8, #0x2d                  	// #45
  412a68:	strb	w8, [x0]
  412a6c:	ret
  412a70:	mov	w8, w0
  412a74:	adrp	x0, 434000 <stderr@@GLIBC_2.17+0x32a8>
  412a78:	mov	w9, #0xcccd                	// #52429
  412a7c:	add	x0, x0, #0x219
  412a80:	movk	w9, #0xcccc, lsl #16
  412a84:	mov	w10, #0xa                   	// #10
  412a88:	umull	x11, w8, w9
  412a8c:	lsr	x11, x11, #35
  412a90:	msub	w12, w11, w10, w8
  412a94:	orr	w12, w12, #0x30
  412a98:	cmp	w8, #0x9
  412a9c:	strb	w12, [x0, #-1]!
  412aa0:	mov	w8, w11
  412aa4:	b.hi	412a88 <printf@plt+0x115e8>  // b.pmore
  412aa8:	ret
  412aac:	sub	sp, sp, #0x30
  412ab0:	stp	x29, x30, [sp, #16]
  412ab4:	stp	x20, x19, [sp, #32]
  412ab8:	add	x29, sp, #0x10
  412abc:	sub	x1, x0, #0x1
  412ac0:	ldrb	w8, [x1, #1]!
  412ac4:	cmp	x8, #0x20
  412ac8:	b.eq	412ac0 <printf@plt+0x11620>  // b.none
  412acc:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x22a8>
  412ad0:	add	x9, x9, #0x98c
  412ad4:	ldrb	w10, [x9, x8]
  412ad8:	cbz	w10, 412b5c <printf@plt+0x116bc>
  412adc:	mov	w19, wzr
  412ae0:	mov	w10, #0xa                   	// #10
  412ae4:	ldrb	w11, [x1, #1]!
  412ae8:	mul	w13, w19, w10
  412aec:	add	w8, w13, w8, uxtb
  412af0:	sub	w19, w8, #0x30
  412af4:	ldrb	w12, [x9, x11]
  412af8:	mov	w8, w11
  412afc:	cbnz	w12, 412ae4 <printf@plt+0x11644>
  412b00:	cmp	w8, #0x20
  412b04:	mov	w20, wzr
  412b08:	b.hi	412c28 <printf@plt+0x11788>  // b.pmore
  412b0c:	mov	w9, #0x1                   	// #1
  412b10:	mov	x10, #0x401                 	// #1025
  412b14:	lsl	x9, x9, x8
  412b18:	movk	x10, #0x1, lsl #32
  412b1c:	tst	x9, x10
  412b20:	b.eq	412c28 <printf@plt+0x11788>  // b.none
  412b24:	and	w9, w8, #0xff
  412b28:	cmp	w9, #0x20
  412b2c:	b.ne	412b40 <printf@plt+0x116a0>  // b.any
  412b30:	ldrb	w8, [x1, #1]!
  412b34:	and	w9, w8, #0xff
  412b38:	cmp	w9, #0x20
  412b3c:	b.eq	412b30 <printf@plt+0x11690>  // b.none
  412b40:	cbz	w9, 412b4c <printf@plt+0x116ac>
  412b44:	cmp	w9, #0xa
  412b48:	b.ne	412b64 <printf@plt+0x116c4>  // b.any
  412b4c:	mov	w0, w19
  412b50:	bl	41421c <_ZdlPvm@@Base+0x1518>
  412b54:	mov	w20, #0x1                   	// #1
  412b58:	b	412c28 <printf@plt+0x11788>
  412b5c:	mov	w20, wzr
  412b60:	b	412c28 <printf@plt+0x11788>
  412b64:	mov	x10, #0x401                 	// #1025
  412b68:	mov	w9, #0x1                   	// #1
  412b6c:	movk	x10, #0x1, lsl #32
  412b70:	mov	x20, x1
  412b74:	and	w11, w8, #0xff
  412b78:	cmp	w11, #0x20
  412b7c:	b.hi	412b90 <printf@plt+0x116f0>  // b.pmore
  412b80:	and	x8, x8, #0xff
  412b84:	lsl	x8, x9, x8
  412b88:	tst	x8, x10
  412b8c:	b.ne	412bac <printf@plt+0x1170c>  // b.any
  412b90:	cmp	w11, #0x5c
  412b94:	b.eq	412bac <printf@plt+0x1170c>  // b.none
  412b98:	ldrb	w8, [x20, #1]!
  412b9c:	and	w11, w8, #0xff
  412ba0:	cmp	w11, #0x20
  412ba4:	b.ls	412b80 <printf@plt+0x116e0>  // b.plast
  412ba8:	b	412b90 <printf@plt+0x116f0>
  412bac:	sub	w2, w20, w1
  412bb0:	mov	x0, sp
  412bb4:	bl	4134cc <_ZdlPvm@@Base+0x7c8>
  412bb8:	ldrb	w8, [x20]
  412bbc:	cmp	w8, #0x20
  412bc0:	b.ne	412bd0 <printf@plt+0x11730>  // b.any
  412bc4:	ldrb	w8, [x20, #1]!
  412bc8:	cmp	w8, #0x20
  412bcc:	b.eq	412bc4 <printf@plt+0x11724>  // b.none
  412bd0:	cbz	w8, 412bdc <printf@plt+0x1173c>
  412bd4:	cmp	w8, #0xa
  412bd8:	b.ne	412c1c <printf@plt+0x1177c>  // b.any
  412bdc:	ldp	w8, w9, [sp, #8]
  412be0:	cmp	w8, w9
  412be4:	b.lt	412bf4 <printf@plt+0x11754>  // b.tstop
  412be8:	mov	x0, sp
  412bec:	bl	41383c <_ZdlPvm@@Base+0xb38>
  412bf0:	ldr	w8, [sp, #8]
  412bf4:	ldr	x9, [sp]
  412bf8:	add	w10, w8, #0x1
  412bfc:	str	w10, [sp, #8]
  412c00:	strb	wzr, [x9, w8, sxtw]
  412c04:	ldr	x0, [sp]
  412c08:	bl	4141d8 <_ZdlPvm@@Base+0x14d4>
  412c0c:	mov	w0, w19
  412c10:	bl	41421c <_ZdlPvm@@Base+0x1518>
  412c14:	mov	w20, #0x1                   	// #1
  412c18:	b	412c20 <printf@plt+0x11780>
  412c1c:	mov	w20, wzr
  412c20:	mov	x0, sp
  412c24:	bl	413664 <_ZdlPvm@@Base+0x960>
  412c28:	mov	w0, w20
  412c2c:	ldp	x20, x19, [sp, #32]
  412c30:	ldp	x29, x30, [sp, #16]
  412c34:	add	sp, sp, #0x30
  412c38:	ret
  412c3c:	mov	x19, x0
  412c40:	mov	x0, sp
  412c44:	bl	413664 <_ZdlPvm@@Base+0x960>
  412c48:	mov	x0, x19
  412c4c:	bl	401440 <_Unwind_Resume@plt>
  412c50:	ret

0000000000412c54 <_Znwm@@Base>:
  412c54:	stp	x29, x30, [sp, #-32]!
  412c58:	str	x19, [sp, #16]
  412c5c:	mov	x29, sp
  412c60:	and	x8, x0, #0xffffffff
  412c64:	cmp	x0, #0x0
  412c68:	csinc	x0, x8, xzr, ne  // ne = any
  412c6c:	bl	4013e0 <malloc@plt>
  412c70:	cbz	x0, 412c80 <_Znwm@@Base+0x2c>
  412c74:	ldr	x19, [sp, #16]
  412c78:	ldp	x29, x30, [sp], #32
  412c7c:	ret
  412c80:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  412c84:	ldr	x19, [x8, #592]
  412c88:	cbz	x19, 412cb8 <_Znwm@@Base+0x64>
  412c8c:	mov	x0, x19
  412c90:	bl	401220 <strlen@plt>
  412c94:	mov	x2, x0
  412c98:	mov	w0, #0x2                   	// #2
  412c9c:	mov	x1, x19
  412ca0:	bl	4013d0 <write@plt>
  412ca4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  412ca8:	add	x1, x1, #0x332
  412cac:	mov	w0, #0x2                   	// #2
  412cb0:	mov	w2, #0x2                   	// #2
  412cb4:	bl	4013d0 <write@plt>
  412cb8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x82fc>
  412cbc:	add	x0, x0, #0x61a
  412cc0:	bl	412ccc <_Znwm@@Base+0x78>
  412cc4:	mov	w0, #0xffffffff            	// #-1
  412cc8:	bl	4012b0 <_exit@plt>
  412ccc:	stp	x29, x30, [sp, #-32]!
  412cd0:	str	x19, [sp, #16]
  412cd4:	mov	x29, sp
  412cd8:	mov	x19, x0
  412cdc:	bl	401220 <strlen@plt>
  412ce0:	mov	x1, x19
  412ce4:	ldr	x19, [sp, #16]
  412ce8:	mov	x2, x0
  412cec:	mov	w0, #0x2                   	// #2
  412cf0:	ldp	x29, x30, [sp], #32
  412cf4:	b	4013d0 <write@plt>

0000000000412cf8 <_ZdlPv@@Base>:
  412cf8:	cbz	x0, 412d00 <_ZdlPv@@Base+0x8>
  412cfc:	b	401280 <free@plt>
  412d00:	ret

0000000000412d04 <_ZdlPvm@@Base>:
  412d04:	cbz	x0, 412d0c <_ZdlPvm@@Base+0x8>
  412d08:	b	401280 <free@plt>
  412d0c:	ret
  412d10:	stp	x29, x30, [sp, #-32]!
  412d14:	str	x19, [sp, #16]
  412d18:	mov	x29, sp
  412d1c:	mov	x19, x0
  412d20:	cbz	x0, 412d64 <_ZdlPvm@@Base+0x60>
  412d24:	ldrb	w9, [x19]
  412d28:	cbz	w9, 412d7c <_ZdlPvm@@Base+0x78>
  412d2c:	mov	x0, xzr
  412d30:	add	x8, x19, #0x1
  412d34:	lsl	x10, x0, #4
  412d38:	add	x10, x10, w9, uxtb
  412d3c:	ldrb	w9, [x8], #1
  412d40:	and	x11, x10, #0xf0000000
  412d44:	and	x12, x10, #0xffffffff0fffffff
  412d48:	eor	x11, x12, x11, lsr #24
  412d4c:	tst	x10, #0xf0000000
  412d50:	csel	x0, x10, x11, eq  // eq = none
  412d54:	cbnz	w9, 412d34 <_ZdlPvm@@Base+0x30>
  412d58:	ldr	x19, [sp, #16]
  412d5c:	ldp	x29, x30, [sp], #32
  412d60:	ret
  412d64:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  412d68:	add	x1, x1, #0x629
  412d6c:	mov	w0, #0x1b                  	// #27
  412d70:	bl	4110a4 <printf@plt+0xfc04>
  412d74:	ldrb	w9, [x19]
  412d78:	cbnz	w9, 412d2c <_ZdlPvm@@Base+0x28>
  412d7c:	mov	x0, xzr
  412d80:	ldr	x19, [sp, #16]
  412d84:	ldp	x29, x30, [sp], #32
  412d88:	ret
  412d8c:	stp	x29, x30, [sp, #-48]!
  412d90:	stp	x22, x21, [sp, #16]
  412d94:	stp	x20, x19, [sp, #32]
  412d98:	mov	x29, sp
  412d9c:	cmp	w0, #0x65
  412da0:	b.cs	412db8 <_ZdlPvm@@Base+0xb4>  // b.hs, b.nlast
  412da4:	mov	w0, #0x65                  	// #101
  412da8:	ldp	x20, x19, [sp, #32]
  412dac:	ldp	x22, x21, [sp, #16]
  412db0:	ldp	x29, x30, [sp], #48
  412db4:	ret
  412db8:	adrp	x22, 41b000 <_ZdlPvm@@Base+0x82fc>
  412dbc:	adrp	x20, 41b000 <_ZdlPvm@@Base+0x82fc>
  412dc0:	adrp	x21, 434000 <stderr@@GLIBC_2.17+0x32a8>
  412dc4:	mov	w19, w0
  412dc8:	mov	w0, #0x65                  	// #101
  412dcc:	add	x22, x22, #0x660
  412dd0:	add	x20, x20, #0x646
  412dd4:	add	x21, x21, #0x198
  412dd8:	b	412de8 <_ZdlPvm@@Base+0xe4>
  412ddc:	ldr	w0, [x22], #4
  412de0:	cmp	w0, w19
  412de4:	b.hi	412da8 <_ZdlPvm@@Base+0xa4>  // b.pmore
  412de8:	cbnz	w0, 412ddc <_ZdlPvm@@Base+0xd8>
  412dec:	mov	x0, x20
  412df0:	mov	x1, x21
  412df4:	mov	x2, x21
  412df8:	mov	x3, x21
  412dfc:	bl	4117b8 <printf@plt+0x10318>
  412e00:	b	412ddc <_ZdlPvm@@Base+0xd8>
  412e04:	stp	x29, x30, [sp, #-80]!
  412e08:	stp	x26, x25, [sp, #16]
  412e0c:	stp	x24, x23, [sp, #32]
  412e10:	stp	x22, x21, [sp, #48]
  412e14:	stp	x20, x19, [sp, #64]
  412e18:	mov	x29, sp
  412e1c:	mov	w22, w4
  412e20:	mov	x20, x2
  412e24:	mov	x23, x1
  412e28:	mov	x19, x0
  412e2c:	cbz	w3, 412e48 <_ZdlPvm@@Base+0x144>
  412e30:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x82fc>
  412e34:	add	x0, x0, #0x6b4
  412e38:	bl	401400 <getenv@plt>
  412e3c:	mov	x21, x0
  412e40:	cbnz	x23, 412e50 <_ZdlPvm@@Base+0x14c>
  412e44:	b	412e80 <_ZdlPvm@@Base+0x17c>
  412e48:	mov	x21, xzr
  412e4c:	cbz	x23, 412e80 <_ZdlPvm@@Base+0x17c>
  412e50:	mov	x0, x23
  412e54:	bl	401400 <getenv@plt>
  412e58:	mov	x23, x0
  412e5c:	cbz	x0, 412e80 <_ZdlPvm@@Base+0x17c>
  412e60:	ldrb	w8, [x23]
  412e64:	cbz	w8, 412ea8 <_ZdlPvm@@Base+0x1a4>
  412e68:	mov	x0, x23
  412e6c:	bl	401220 <strlen@plt>
  412e70:	add	x25, x0, #0x1
  412e74:	mov	w24, #0x1                   	// #1
  412e78:	cbnz	x21, 412e8c <_ZdlPvm@@Base+0x188>
  412e7c:	b	412eb4 <_ZdlPvm@@Base+0x1b0>
  412e80:	mov	w24, wzr
  412e84:	mov	x25, xzr
  412e88:	cbz	x21, 412eb4 <_ZdlPvm@@Base+0x1b0>
  412e8c:	ldrb	w8, [x21]
  412e90:	cbz	w8, 412eb4 <_ZdlPvm@@Base+0x1b0>
  412e94:	mov	x0, x21
  412e98:	bl	401220 <strlen@plt>
  412e9c:	add	x26, x0, #0x1
  412ea0:	cbnz	x20, 412ebc <_ZdlPvm@@Base+0x1b8>
  412ea4:	b	412ed0 <_ZdlPvm@@Base+0x1cc>
  412ea8:	mov	x25, xzr
  412eac:	mov	w24, #0x1                   	// #1
  412eb0:	cbnz	x21, 412e8c <_ZdlPvm@@Base+0x188>
  412eb4:	mov	x26, xzr
  412eb8:	cbz	x20, 412ed0 <_ZdlPvm@@Base+0x1cc>
  412ebc:	ldrb	w8, [x20]
  412ec0:	cbz	w8, 412ed0 <_ZdlPvm@@Base+0x1cc>
  412ec4:	mov	x0, x20
  412ec8:	bl	401220 <strlen@plt>
  412ecc:	b	412ed4 <_ZdlPvm@@Base+0x1d0>
  412ed0:	mov	x0, xzr
  412ed4:	cmp	w22, #0x0
  412ed8:	mov	w8, #0x3                   	// #3
  412edc:	csinc	x8, x8, xzr, ne  // ne = any
  412ee0:	add	x8, x8, x25
  412ee4:	add	x8, x8, x26
  412ee8:	add	x0, x8, x0
  412eec:	bl	4011e0 <_Znam@plt>
  412ef0:	str	x0, [x19]
  412ef4:	strb	wzr, [x0]
  412ef8:	cbz	w24, 412f20 <_ZdlPvm@@Base+0x21c>
  412efc:	ldrb	w8, [x23]
  412f00:	cbz	w8, 412f20 <_ZdlPvm@@Base+0x21c>
  412f04:	mov	x1, x23
  412f08:	bl	401490 <strcat@plt>
  412f0c:	ldr	x23, [x19]
  412f10:	mov	x0, x23
  412f14:	bl	401220 <strlen@plt>
  412f18:	mov	w8, #0x3a                  	// #58
  412f1c:	strh	w8, [x23, x0]
  412f20:	cbz	w22, 412f4c <_ZdlPvm@@Base+0x248>
  412f24:	ldr	x22, [x19]
  412f28:	mov	x0, x22
  412f2c:	bl	401220 <strlen@plt>
  412f30:	mov	w8, #0x2e                  	// #46
  412f34:	strh	w8, [x22, x0]
  412f38:	ldr	x22, [x19]
  412f3c:	mov	x0, x22
  412f40:	bl	401220 <strlen@plt>
  412f44:	mov	w8, #0x3a                  	// #58
  412f48:	strh	w8, [x22, x0]
  412f4c:	cbz	x21, 412f78 <_ZdlPvm@@Base+0x274>
  412f50:	ldrb	w8, [x21]
  412f54:	cbz	w8, 412f78 <_ZdlPvm@@Base+0x274>
  412f58:	ldr	x0, [x19]
  412f5c:	mov	x1, x21
  412f60:	bl	401490 <strcat@plt>
  412f64:	ldr	x21, [x19]
  412f68:	mov	x0, x21
  412f6c:	bl	401220 <strlen@plt>
  412f70:	mov	w8, #0x3a                  	// #58
  412f74:	strh	w8, [x21, x0]
  412f78:	cbz	x20, 412f90 <_ZdlPvm@@Base+0x28c>
  412f7c:	ldrb	w8, [x20]
  412f80:	cbz	w8, 412f90 <_ZdlPvm@@Base+0x28c>
  412f84:	ldr	x0, [x19]
  412f88:	mov	x1, x20
  412f8c:	bl	401490 <strcat@plt>
  412f90:	ldr	x0, [x19]
  412f94:	bl	401220 <strlen@plt>
  412f98:	str	w0, [x19, #8]
  412f9c:	ldp	x20, x19, [sp, #64]
  412fa0:	ldp	x22, x21, [sp, #48]
  412fa4:	ldp	x24, x23, [sp, #32]
  412fa8:	ldp	x26, x25, [sp, #16]
  412fac:	ldp	x29, x30, [sp], #80
  412fb0:	ret
  412fb4:	ldr	x0, [x0]
  412fb8:	cbz	x0, 412fc0 <_ZdlPvm@@Base+0x2bc>
  412fbc:	b	401390 <_ZdaPv@plt>
  412fc0:	ret
  412fc4:	stp	x29, x30, [sp, #-80]!
  412fc8:	str	x25, [sp, #16]
  412fcc:	stp	x24, x23, [sp, #32]
  412fd0:	stp	x22, x21, [sp, #48]
  412fd4:	stp	x20, x19, [sp, #64]
  412fd8:	mov	x29, sp
  412fdc:	ldr	x19, [x0]
  412fe0:	mov	x24, x0
  412fe4:	mov	x20, x1
  412fe8:	mov	x0, x19
  412fec:	bl	401220 <strlen@plt>
  412ff0:	mov	x21, x0
  412ff4:	mov	x0, x20
  412ff8:	bl	401220 <strlen@plt>
  412ffc:	mov	x23, x0
  413000:	add	w8, w21, w23
  413004:	add	w0, w8, #0x2
  413008:	bl	4011e0 <_Znam@plt>
  41300c:	ldr	w22, [x24, #8]
  413010:	str	x0, [x24]
  413014:	mov	x1, x19
  413018:	mov	x25, x0
  41301c:	sub	w24, w21, w22
  413020:	mov	x2, x24
  413024:	bl	401200 <memcpy@plt>
  413028:	add	x24, x25, x24
  41302c:	cbz	w22, 41308c <_ZdlPvm@@Base+0x388>
  413030:	and	x23, x23, #0xffffffff
  413034:	mov	x0, x24
  413038:	mov	x1, x20
  41303c:	mov	x2, x23
  413040:	bl	401200 <memcpy@plt>
  413044:	add	x20, x24, x23
  413048:	mov	w8, #0x3a                  	// #58
  41304c:	add	x9, x19, w21, uxtw
  413050:	strb	w8, [x20], #1
  413054:	sub	x1, x9, x22
  413058:	mov	x0, x20
  41305c:	mov	x2, x22
  413060:	bl	401200 <memcpy@plt>
  413064:	add	x8, x20, x22
  413068:	strb	wzr, [x8]
  41306c:	cbz	x19, 4130b4 <_ZdlPvm@@Base+0x3b0>
  413070:	mov	x0, x19
  413074:	ldp	x20, x19, [sp, #64]
  413078:	ldp	x22, x21, [sp, #48]
  41307c:	ldp	x24, x23, [sp, #32]
  413080:	ldr	x25, [sp, #16]
  413084:	ldp	x29, x30, [sp], #80
  413088:	b	401390 <_ZdaPv@plt>
  41308c:	mov	w8, #0x3a                  	// #58
  413090:	strb	w8, [x24], #1
  413094:	and	x21, x23, #0xffffffff
  413098:	mov	x0, x24
  41309c:	mov	x1, x20
  4130a0:	mov	x2, x21
  4130a4:	bl	401200 <memcpy@plt>
  4130a8:	add	x8, x24, x21
  4130ac:	strb	wzr, [x8]
  4130b0:	cbnz	x19, 413070 <_ZdlPvm@@Base+0x36c>
  4130b4:	ldp	x20, x19, [sp, #64]
  4130b8:	ldp	x22, x21, [sp, #48]
  4130bc:	ldp	x24, x23, [sp, #32]
  4130c0:	ldr	x25, [sp, #16]
  4130c4:	ldp	x29, x30, [sp], #80
  4130c8:	ret
  4130cc:	sub	sp, sp, #0x70
  4130d0:	stp	x29, x30, [sp, #16]
  4130d4:	stp	x28, x27, [sp, #32]
  4130d8:	stp	x26, x25, [sp, #48]
  4130dc:	stp	x24, x23, [sp, #64]
  4130e0:	stp	x22, x21, [sp, #80]
  4130e4:	stp	x20, x19, [sp, #96]
  4130e8:	add	x29, sp, #0x10
  4130ec:	mov	x19, x2
  4130f0:	mov	x20, x1
  4130f4:	mov	x21, x0
  4130f8:	cbz	x1, 41310c <_ZdlPvm@@Base+0x408>
  4130fc:	ldrb	w8, [x20]
  413100:	cmp	w8, #0x2f
  413104:	b.ne	413128 <_ZdlPvm@@Base+0x424>  // b.any
  413108:	b	413228 <_ZdlPvm@@Base+0x524>
  41310c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  413110:	add	x1, x1, #0x6b9
  413114:	mov	w0, #0x61                  	// #97
  413118:	bl	4110a4 <printf@plt+0xfc04>
  41311c:	ldrb	w8, [x20]
  413120:	cmp	w8, #0x2f
  413124:	b.eq	413228 <_ZdlPvm@@Base+0x524>  // b.none
  413128:	ldr	x23, [x21]
  41312c:	ldrb	w8, [x23]
  413130:	cbz	w8, 413228 <_ZdlPvm@@Base+0x524>
  413134:	mov	x0, x20
  413138:	str	x19, [sp, #8]
  41313c:	bl	401220 <strlen@plt>
  413140:	and	x8, x0, #0xffffffff
  413144:	mov	x27, #0x1                   	// #1
  413148:	adrp	x21, 415000 <_ZdlPvm@@Base+0x22fc>
  41314c:	movk	x27, #0x8000, lsl #32
  413150:	mov	w28, #0x2f                  	// #47
  413154:	add	x19, x8, #0x1
  413158:	add	x21, x21, #0xb62
  41315c:	mov	w1, #0x3a                  	// #58
  413160:	mov	x0, x23
  413164:	bl	4012a0 <strchr@plt>
  413168:	mov	x22, x0
  41316c:	cbz	x0, 41319c <_ZdlPvm@@Base+0x498>
  413170:	subs	x24, x22, x23
  413174:	b.ls	4131b0 <_ZdlPvm@@Base+0x4ac>  // b.plast
  413178:	ldurb	w8, [x22, #-1]
  41317c:	mov	w9, #0x1                   	// #1
  413180:	cmp	x8, #0x3f
  413184:	lsl	x8, x9, x8
  413188:	cset	w9, hi  // hi = pmore
  41318c:	tst	x8, x27
  413190:	cset	w8, eq  // eq = none
  413194:	orr	w26, w9, w8
  413198:	b	4131b4 <_ZdlPvm@@Base+0x4b0>
  41319c:	mov	x0, x23
  4131a0:	bl	401220 <strlen@plt>
  4131a4:	add	x22, x23, x0
  4131a8:	subs	x24, x22, x23
  4131ac:	b.hi	413178 <_ZdlPvm@@Base+0x474>  // b.pmore
  4131b0:	mov	w26, wzr
  4131b4:	add	x8, x19, x24
  4131b8:	add	x0, x8, x26
  4131bc:	bl	4011e0 <_Znam@plt>
  4131c0:	mov	x1, x23
  4131c4:	mov	x2, x24
  4131c8:	mov	x25, x0
  4131cc:	bl	401200 <memcpy@plt>
  4131d0:	cbz	w26, 4131d8 <_ZdlPvm@@Base+0x4d4>
  4131d4:	strb	w28, [x25, x24]
  4131d8:	add	x8, x25, x24
  4131dc:	add	x0, x8, x26
  4131e0:	mov	x1, x20
  4131e4:	bl	4012d0 <strcpy@plt>
  4131e8:	mov	x0, x25
  4131ec:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  4131f0:	mov	x24, x0
  4131f4:	mov	x0, x25
  4131f8:	bl	401390 <_ZdaPv@plt>
  4131fc:	mov	x0, x24
  413200:	mov	x1, x21
  413204:	bl	4013b0 <fopen@plt>
  413208:	cbnz	x0, 413254 <_ZdlPvm@@Base+0x550>
  41320c:	mov	x0, x24
  413210:	bl	401280 <free@plt>
  413214:	ldrb	w8, [x22], #1
  413218:	mov	x23, x22
  41321c:	cbnz	w8, 41315c <_ZdlPvm@@Base+0x458>
  413220:	mov	x23, xzr
  413224:	b	413270 <_ZdlPvm@@Base+0x56c>
  413228:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  41322c:	add	x1, x1, #0xb62
  413230:	mov	x0, x20
  413234:	bl	4013b0 <fopen@plt>
  413238:	mov	x23, x0
  41323c:	cbz	x0, 413270 <_ZdlPvm@@Base+0x56c>
  413240:	cbz	x19, 413270 <_ZdlPvm@@Base+0x56c>
  413244:	mov	x0, x20
  413248:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  41324c:	str	x0, [x19]
  413250:	b	413270 <_ZdlPvm@@Base+0x56c>
  413254:	ldr	x8, [sp, #8]
  413258:	mov	x23, x0
  41325c:	cbz	x8, 413268 <_ZdlPvm@@Base+0x564>
  413260:	str	x24, [x8]
  413264:	b	413270 <_ZdlPvm@@Base+0x56c>
  413268:	mov	x0, x24
  41326c:	bl	401280 <free@plt>
  413270:	mov	x0, x23
  413274:	ldp	x20, x19, [sp, #96]
  413278:	ldp	x22, x21, [sp, #80]
  41327c:	ldp	x24, x23, [sp, #64]
  413280:	ldp	x26, x25, [sp, #48]
  413284:	ldp	x28, x27, [sp, #32]
  413288:	ldp	x29, x30, [sp, #16]
  41328c:	add	sp, sp, #0x70
  413290:	ret
  413294:	stp	x29, x30, [sp, #-96]!
  413298:	stp	x28, x27, [sp, #16]
  41329c:	stp	x26, x25, [sp, #32]
  4132a0:	stp	x24, x23, [sp, #48]
  4132a4:	stp	x22, x21, [sp, #64]
  4132a8:	stp	x20, x19, [sp, #80]
  4132ac:	mov	x29, sp
  4132b0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x22fc>
  4132b4:	add	x8, x8, #0xb62
  4132b8:	cmp	x3, #0x0
  4132bc:	csel	x21, x8, x3, eq  // eq = none
  4132c0:	mov	x20, x1
  4132c4:	mov	x22, x0
  4132c8:	mov	w1, #0x72                  	// #114
  4132cc:	mov	x0, x21
  4132d0:	mov	x19, x2
  4132d4:	bl	4012a0 <strchr@plt>
  4132d8:	mov	x23, x0
  4132dc:	cbz	x20, 413414 <_ZdlPvm@@Base+0x710>
  4132e0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x22fc>
  4132e4:	add	x1, x1, #0xed0
  4132e8:	mov	x0, x20
  4132ec:	bl	4013c0 <strcmp@plt>
  4132f0:	cbz	w0, 413414 <_ZdlPvm@@Base+0x710>
  4132f4:	cbz	x23, 413474 <_ZdlPvm@@Base+0x770>
  4132f8:	ldrb	w8, [x20]
  4132fc:	cmp	w8, #0x2f
  413300:	b.eq	413474 <_ZdlPvm@@Base+0x770>  // b.none
  413304:	ldr	x23, [x22]
  413308:	ldrb	w8, [x23]
  41330c:	cbz	w8, 413474 <_ZdlPvm@@Base+0x770>
  413310:	mov	x0, x20
  413314:	bl	401220 <strlen@plt>
  413318:	and	x8, x0, #0xffffffff
  41331c:	add	x28, x8, #0x1
  413320:	mov	w26, #0x2f                  	// #47
  413324:	mov	w1, #0x3a                  	// #58
  413328:	mov	x0, x23
  41332c:	bl	4012a0 <strchr@plt>
  413330:	mov	x22, x0
  413334:	cbz	x0, 41336c <_ZdlPvm@@Base+0x668>
  413338:	subs	x24, x22, x23
  41333c:	b.ls	413380 <_ZdlPvm@@Base+0x67c>  // b.plast
  413340:	ldurb	w8, [x22, #-1]
  413344:	mov	w9, #0x1                   	// #1
  413348:	mov	x10, #0x1                   	// #1
  41334c:	movk	x10, #0x8000, lsl #32
  413350:	cmp	x8, #0x3f
  413354:	lsl	x8, x9, x8
  413358:	cset	w9, hi  // hi = pmore
  41335c:	tst	x8, x10
  413360:	cset	w8, eq  // eq = none
  413364:	orr	w27, w9, w8
  413368:	b	413384 <_ZdlPvm@@Base+0x680>
  41336c:	mov	x0, x23
  413370:	bl	401220 <strlen@plt>
  413374:	add	x22, x23, x0
  413378:	subs	x24, x22, x23
  41337c:	b.hi	413340 <_ZdlPvm@@Base+0x63c>  // b.pmore
  413380:	mov	w27, wzr
  413384:	add	x8, x28, x24
  413388:	add	x0, x8, x27
  41338c:	bl	4011e0 <_Znam@plt>
  413390:	mov	x1, x23
  413394:	mov	x2, x24
  413398:	mov	x25, x0
  41339c:	bl	401200 <memcpy@plt>
  4133a0:	cbz	w27, 4133a8 <_ZdlPvm@@Base+0x6a4>
  4133a4:	strb	w26, [x25, x24]
  4133a8:	add	x8, x25, x24
  4133ac:	add	x0, x8, x27
  4133b0:	mov	x1, x20
  4133b4:	bl	4012d0 <strcpy@plt>
  4133b8:	mov	x0, x25
  4133bc:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  4133c0:	mov	x24, x0
  4133c4:	mov	x0, x25
  4133c8:	bl	401390 <_ZdaPv@plt>
  4133cc:	mov	x0, x24
  4133d0:	mov	x1, x21
  4133d4:	bl	4013b0 <fopen@plt>
  4133d8:	cbnz	x0, 41349c <_ZdlPvm@@Base+0x798>
  4133dc:	bl	4013a0 <__errno_location@plt>
  4133e0:	ldr	w27, [x0]
  4133e4:	mov	x25, x0
  4133e8:	mov	x0, x24
  4133ec:	bl	401280 <free@plt>
  4133f0:	cmp	w27, #0x2
  4133f4:	b.ne	4134ac <_ZdlPvm@@Base+0x7a8>  // b.any
  4133f8:	ldrb	w8, [x22], #1
  4133fc:	mov	x23, x22
  413400:	cbnz	w8, 413324 <_ZdlPvm@@Base+0x620>
  413404:	mov	x23, xzr
  413408:	mov	w8, #0x2                   	// #2
  41340c:	str	w8, [x25]
  413410:	b	413454 <_ZdlPvm@@Base+0x750>
  413414:	cbz	x19, 413438 <_ZdlPvm@@Base+0x734>
  413418:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x82fc>
  41341c:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x82fc>
  413420:	add	x8, x8, #0x6e0
  413424:	add	x9, x9, #0x6da
  413428:	cmp	x23, #0x0
  41342c:	csel	x0, x9, x8, ne  // ne = any
  413430:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  413434:	str	x0, [x19]
  413438:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41343c:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  413440:	add	x8, x8, #0xd48
  413444:	add	x9, x9, #0xd50
  413448:	cmp	x23, #0x0
  41344c:	csel	x8, x8, x9, ne  // ne = any
  413450:	ldr	x23, [x8]
  413454:	mov	x0, x23
  413458:	ldp	x20, x19, [sp, #80]
  41345c:	ldp	x22, x21, [sp, #64]
  413460:	ldp	x24, x23, [sp, #48]
  413464:	ldp	x26, x25, [sp, #32]
  413468:	ldp	x28, x27, [sp, #16]
  41346c:	ldp	x29, x30, [sp], #96
  413470:	ret
  413474:	mov	x0, x20
  413478:	mov	x1, x21
  41347c:	bl	4013b0 <fopen@plt>
  413480:	mov	x23, x0
  413484:	cbz	x0, 413454 <_ZdlPvm@@Base+0x750>
  413488:	cbz	x19, 413454 <_ZdlPvm@@Base+0x750>
  41348c:	mov	x0, x20
  413490:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  413494:	str	x0, [x19]
  413498:	b	413454 <_ZdlPvm@@Base+0x750>
  41349c:	mov	x23, x0
  4134a0:	cbz	x19, 4134b8 <_ZdlPvm@@Base+0x7b4>
  4134a4:	str	x24, [x19]
  4134a8:	b	413454 <_ZdlPvm@@Base+0x750>
  4134ac:	mov	x23, xzr
  4134b0:	str	w27, [x25]
  4134b4:	b	413454 <_ZdlPvm@@Base+0x750>
  4134b8:	mov	x0, x24
  4134bc:	bl	401280 <free@plt>
  4134c0:	b	413454 <_ZdlPvm@@Base+0x750>
  4134c4:	stp	xzr, xzr, [x0]
  4134c8:	ret
  4134cc:	stp	x29, x30, [sp, #-48]!
  4134d0:	str	x21, [sp, #16]
  4134d4:	stp	x20, x19, [sp, #32]
  4134d8:	mov	x29, sp
  4134dc:	mov	w21, w2
  4134e0:	mov	x20, x1
  4134e4:	mov	x19, x0
  4134e8:	str	w2, [x0, #8]
  4134ec:	tbnz	w2, #31, 41350c <_ZdlPvm@@Base+0x808>
  4134f0:	cbnz	w21, 41351c <_ZdlPvm@@Base+0x818>
  4134f4:	str	wzr, [x19, #12]
  4134f8:	str	xzr, [x19]
  4134fc:	ldp	x20, x19, [sp, #32]
  413500:	ldr	x21, [sp, #16]
  413504:	ldp	x29, x30, [sp], #48
  413508:	ret
  41350c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  413510:	add	x1, x1, #0x6f0
  413514:	mov	w0, #0x57                  	// #87
  413518:	bl	4110a4 <printf@plt+0xfc04>
  41351c:	lsl	w8, w21, #1
  413520:	sxtw	x0, w8
  413524:	str	w8, [x19, #12]
  413528:	bl	4011e0 <_Znam@plt>
  41352c:	str	x0, [x19]
  413530:	sxtw	x2, w21
  413534:	mov	x1, x20
  413538:	ldp	x20, x19, [sp, #32]
  41353c:	ldr	x21, [sp, #16]
  413540:	ldp	x29, x30, [sp], #48
  413544:	b	401200 <memcpy@plt>
  413548:	stp	x29, x30, [sp, #-48]!
  41354c:	str	x21, [sp, #16]
  413550:	stp	x20, x19, [sp, #32]
  413554:	mov	x29, sp
  413558:	mov	x19, x0
  41355c:	cbz	x1, 4135a4 <_ZdlPvm@@Base+0x8a0>
  413560:	mov	x0, x1
  413564:	mov	x20, x1
  413568:	bl	401220 <strlen@plt>
  41356c:	mov	x21, x0
  413570:	str	w21, [x19, #8]
  413574:	cbz	w21, 4135ac <_ZdlPvm@@Base+0x8a8>
  413578:	lsl	w8, w21, #1
  41357c:	sxtw	x0, w8
  413580:	str	w8, [x19, #12]
  413584:	bl	4011e0 <_Znam@plt>
  413588:	str	x0, [x19]
  41358c:	sxtw	x2, w21
  413590:	mov	x1, x20
  413594:	ldp	x20, x19, [sp, #32]
  413598:	ldr	x21, [sp, #16]
  41359c:	ldp	x29, x30, [sp], #48
  4135a0:	b	401200 <memcpy@plt>
  4135a4:	str	xzr, [x19, #8]
  4135a8:	b	4135b0 <_ZdlPvm@@Base+0x8ac>
  4135ac:	str	wzr, [x19, #12]
  4135b0:	str	xzr, [x19]
  4135b4:	ldp	x20, x19, [sp, #32]
  4135b8:	ldr	x21, [sp, #16]
  4135bc:	ldp	x29, x30, [sp], #48
  4135c0:	ret
  4135c4:	stp	x29, x30, [sp, #-32]!
  4135c8:	stp	x20, x19, [sp, #16]
  4135cc:	mov	x29, sp
  4135d0:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x82fc>
  4135d4:	ldr	d0, [x8, #1768]
  4135d8:	mov	x20, x0
  4135dc:	mov	w19, w1
  4135e0:	str	d0, [x0, #8]
  4135e4:	mov	w0, #0x2                   	// #2
  4135e8:	bl	4011e0 <_Znam@plt>
  4135ec:	str	x0, [x20]
  4135f0:	strb	w19, [x0]
  4135f4:	ldp	x20, x19, [sp, #16]
  4135f8:	ldp	x29, x30, [sp], #32
  4135fc:	ret
  413600:	stp	x29, x30, [sp, #-48]!
  413604:	str	x21, [sp, #16]
  413608:	stp	x20, x19, [sp, #32]
  41360c:	mov	x29, sp
  413610:	ldrsw	x19, [x1, #8]
  413614:	mov	x20, x0
  413618:	str	w19, [x0, #8]
  41361c:	cbz	w19, 41364c <_ZdlPvm@@Base+0x948>
  413620:	lsl	x0, x19, #1
  413624:	mov	x21, x1
  413628:	str	w0, [x20, #12]
  41362c:	bl	4011e0 <_Znam@plt>
  413630:	str	x0, [x20]
  413634:	ldr	x1, [x21]
  413638:	mov	x2, x19
  41363c:	ldp	x20, x19, [sp, #32]
  413640:	ldr	x21, [sp, #16]
  413644:	ldp	x29, x30, [sp], #48
  413648:	b	401200 <memcpy@plt>
  41364c:	str	wzr, [x20, #12]
  413650:	str	xzr, [x20]
  413654:	ldp	x20, x19, [sp, #32]
  413658:	ldr	x21, [sp, #16]
  41365c:	ldp	x29, x30, [sp], #48
  413660:	ret
  413664:	ldr	x0, [x0]
  413668:	cbz	x0, 413670 <_ZdlPvm@@Base+0x96c>
  41366c:	b	401390 <_ZdaPv@plt>
  413670:	ret
  413674:	stp	x29, x30, [sp, #-48]!
  413678:	str	x21, [sp, #16]
  41367c:	stp	x20, x19, [sp, #32]
  413680:	mov	x29, sp
  413684:	ldr	w8, [x0, #12]
  413688:	ldrsw	x21, [x1, #8]
  41368c:	mov	x19, x0
  413690:	ldr	x0, [x0]
  413694:	mov	x20, x1
  413698:	cmp	w8, w21
  41369c:	b.ge	4136b8 <_ZdlPvm@@Base+0x9b4>  // b.tcont
  4136a0:	cbz	x0, 4136a8 <_ZdlPvm@@Base+0x9a4>
  4136a4:	bl	401390 <_ZdaPv@plt>
  4136a8:	cbz	w21, 4136e4 <_ZdlPvm@@Base+0x9e0>
  4136ac:	lsl	x0, x21, #1
  4136b0:	str	w0, [x19, #12]
  4136b4:	bl	4011e0 <_Znam@plt>
  4136b8:	str	x0, [x19]
  4136bc:	ldrsw	x2, [x20, #8]
  4136c0:	str	w2, [x19, #8]
  4136c4:	cbz	w2, 4136d0 <_ZdlPvm@@Base+0x9cc>
  4136c8:	ldr	x1, [x20]
  4136cc:	bl	401200 <memcpy@plt>
  4136d0:	mov	x0, x19
  4136d4:	ldp	x20, x19, [sp, #32]
  4136d8:	ldr	x21, [sp, #16]
  4136dc:	ldp	x29, x30, [sp], #48
  4136e0:	ret
  4136e4:	mov	x0, xzr
  4136e8:	str	wzr, [x19, #12]
  4136ec:	str	x0, [x19]
  4136f0:	ldrsw	x2, [x20, #8]
  4136f4:	str	w2, [x19, #8]
  4136f8:	cbnz	w2, 4136c8 <_ZdlPvm@@Base+0x9c4>
  4136fc:	b	4136d0 <_ZdlPvm@@Base+0x9cc>
  413700:	stp	x29, x30, [sp, #-48]!
  413704:	str	x21, [sp, #16]
  413708:	stp	x20, x19, [sp, #32]
  41370c:	mov	x29, sp
  413710:	mov	x19, x0
  413714:	cbz	x1, 41377c <_ZdlPvm@@Base+0xa78>
  413718:	mov	x0, x1
  41371c:	mov	x20, x1
  413720:	bl	401220 <strlen@plt>
  413724:	ldr	w9, [x19, #12]
  413728:	ldr	x8, [x19]
  41372c:	mov	x21, x0
  413730:	cmp	w9, w21
  413734:	b.ge	41375c <_ZdlPvm@@Base+0xa58>  // b.tcont
  413738:	cbz	x8, 413744 <_ZdlPvm@@Base+0xa40>
  41373c:	mov	x0, x8
  413740:	bl	401390 <_ZdaPv@plt>
  413744:	cbz	w21, 413788 <_ZdlPvm@@Base+0xa84>
  413748:	lsl	w8, w21, #1
  41374c:	sxtw	x0, w8
  413750:	str	w8, [x19, #12]
  413754:	bl	4011e0 <_Znam@plt>
  413758:	mov	x8, x0
  41375c:	str	x8, [x19]
  413760:	str	w21, [x19, #8]
  413764:	cbz	w21, 41378c <_ZdlPvm@@Base+0xa88>
  413768:	sxtw	x2, w21
  41376c:	mov	x0, x8
  413770:	mov	x1, x20
  413774:	bl	401200 <memcpy@plt>
  413778:	b	41378c <_ZdlPvm@@Base+0xa88>
  41377c:	ldr	x0, [x19]
  413780:	cbz	x0, 413788 <_ZdlPvm@@Base+0xa84>
  413784:	bl	401390 <_ZdaPv@plt>
  413788:	stp	xzr, xzr, [x19]
  41378c:	mov	x0, x19
  413790:	ldp	x20, x19, [sp, #32]
  413794:	ldr	x21, [sp, #16]
  413798:	ldp	x29, x30, [sp], #48
  41379c:	ret
  4137a0:	stp	x29, x30, [sp, #-32]!
  4137a4:	stp	x20, x19, [sp, #16]
  4137a8:	mov	x29, sp
  4137ac:	ldr	w8, [x0, #12]
  4137b0:	mov	x19, x0
  4137b4:	ldr	x0, [x0]
  4137b8:	mov	w20, w1
  4137bc:	cmp	w8, #0x0
  4137c0:	b.gt	4137dc <_ZdlPvm@@Base+0xad8>
  4137c4:	cbz	x0, 4137cc <_ZdlPvm@@Base+0xac8>
  4137c8:	bl	401390 <_ZdaPv@plt>
  4137cc:	mov	w8, #0x2                   	// #2
  4137d0:	mov	w0, #0x2                   	// #2
  4137d4:	str	w8, [x19, #12]
  4137d8:	bl	4011e0 <_Znam@plt>
  4137dc:	mov	w8, #0x1                   	// #1
  4137e0:	str	x0, [x19]
  4137e4:	str	w8, [x19, #8]
  4137e8:	strb	w20, [x0]
  4137ec:	mov	x0, x19
  4137f0:	ldp	x20, x19, [sp, #16]
  4137f4:	ldp	x29, x30, [sp], #32
  4137f8:	ret
  4137fc:	stp	x29, x30, [sp, #-32]!
  413800:	stp	x20, x19, [sp, #16]
  413804:	mov	x20, x0
  413808:	ldr	x0, [x0]
  41380c:	mov	x19, x1
  413810:	mov	x29, sp
  413814:	cbz	x0, 41381c <_ZdlPvm@@Base+0xb18>
  413818:	bl	401390 <_ZdaPv@plt>
  41381c:	ldr	x8, [x19]
  413820:	str	x8, [x20]
  413824:	ldr	x8, [x19, #8]
  413828:	str	x8, [x20, #8]
  41382c:	stp	xzr, xzr, [x19]
  413830:	ldp	x20, x19, [sp, #16]
  413834:	ldp	x29, x30, [sp], #32
  413838:	ret
  41383c:	stp	x29, x30, [sp, #-48]!
  413840:	stp	x22, x21, [sp, #16]
  413844:	stp	x20, x19, [sp, #32]
  413848:	mov	x29, sp
  41384c:	ldp	w22, w8, [x0, #8]
  413850:	ldr	x20, [x0]
  413854:	mov	x19, x0
  413858:	sxtw	x22, w22
  41385c:	cmp	w8, w22
  413860:	b.le	41386c <_ZdlPvm@@Base+0xb68>
  413864:	mov	x21, x20
  413868:	b	4138c0 <_ZdlPvm@@Base+0xbbc>
  41386c:	add	w8, w22, #0x1
  413870:	cbz	w8, 4138ac <_ZdlPvm@@Base+0xba8>
  413874:	lsl	w8, w8, #1
  413878:	sxtw	x0, w8
  41387c:	str	w8, [x19, #12]
  413880:	bl	4011e0 <_Znam@plt>
  413884:	mov	x21, x0
  413888:	cbz	w22, 41389c <_ZdlPvm@@Base+0xb98>
  41388c:	mov	x0, x21
  413890:	mov	x1, x20
  413894:	mov	x2, x22
  413898:	bl	401200 <memcpy@plt>
  41389c:	cbz	x20, 4138c0 <_ZdlPvm@@Base+0xbbc>
  4138a0:	mov	x0, x20
  4138a4:	bl	401390 <_ZdaPv@plt>
  4138a8:	b	4138c0 <_ZdlPvm@@Base+0xbbc>
  4138ac:	cbz	x20, 4138b8 <_ZdlPvm@@Base+0xbb4>
  4138b0:	mov	x0, x20
  4138b4:	bl	401390 <_ZdaPv@plt>
  4138b8:	mov	x21, xzr
  4138bc:	str	wzr, [x19, #12]
  4138c0:	str	x21, [x19]
  4138c4:	ldp	x20, x19, [sp, #32]
  4138c8:	ldp	x22, x21, [sp, #16]
  4138cc:	ldp	x29, x30, [sp], #48
  4138d0:	ret
  4138d4:	stp	x29, x30, [sp, #-80]!
  4138d8:	str	x25, [sp, #16]
  4138dc:	stp	x24, x23, [sp, #32]
  4138e0:	stp	x22, x21, [sp, #48]
  4138e4:	stp	x20, x19, [sp, #64]
  4138e8:	mov	x29, sp
  4138ec:	mov	x19, x0
  4138f0:	cbz	x1, 413990 <_ZdlPvm@@Base+0xc8c>
  4138f4:	mov	x0, x1
  4138f8:	mov	x20, x1
  4138fc:	bl	401220 <strlen@plt>
  413900:	ldp	w25, w8, [x19, #8]
  413904:	ldr	x22, [x19]
  413908:	mov	x21, x0
  41390c:	add	w24, w25, w21
  413910:	cmp	w24, w8
  413914:	b.le	41397c <_ZdlPvm@@Base+0xc78>
  413918:	cbz	w24, 41395c <_ZdlPvm@@Base+0xc58>
  41391c:	lsl	w8, w24, #1
  413920:	sxtw	x0, w8
  413924:	str	w8, [x19, #12]
  413928:	bl	4011e0 <_Znam@plt>
  41392c:	mov	x23, x0
  413930:	cbz	w25, 41394c <_ZdlPvm@@Base+0xc48>
  413934:	cmp	w21, #0x1
  413938:	b.lt	41394c <_ZdlPvm@@Base+0xc48>  // b.tstop
  41393c:	sxtw	x2, w25
  413940:	mov	x0, x23
  413944:	mov	x1, x22
  413948:	bl	401200 <memcpy@plt>
  41394c:	cbz	x22, 413970 <_ZdlPvm@@Base+0xc6c>
  413950:	mov	x0, x22
  413954:	bl	401390 <_ZdaPv@plt>
  413958:	b	413970 <_ZdlPvm@@Base+0xc6c>
  41395c:	cbz	x22, 413968 <_ZdlPvm@@Base+0xc64>
  413960:	mov	x0, x22
  413964:	bl	401390 <_ZdaPv@plt>
  413968:	mov	x23, xzr
  41396c:	str	wzr, [x19, #12]
  413970:	ldr	w25, [x19, #8]
  413974:	mov	x22, x23
  413978:	str	x23, [x19]
  41397c:	add	x0, x22, w25, sxtw
  413980:	sxtw	x2, w21
  413984:	mov	x1, x20
  413988:	bl	401200 <memcpy@plt>
  41398c:	str	w24, [x19, #8]
  413990:	mov	x0, x19
  413994:	ldp	x20, x19, [sp, #64]
  413998:	ldp	x22, x21, [sp, #48]
  41399c:	ldp	x24, x23, [sp, #32]
  4139a0:	ldr	x25, [sp, #16]
  4139a4:	ldp	x29, x30, [sp], #80
  4139a8:	ret
  4139ac:	stp	x29, x30, [sp, #-80]!
  4139b0:	str	x25, [sp, #16]
  4139b4:	stp	x24, x23, [sp, #32]
  4139b8:	stp	x22, x21, [sp, #48]
  4139bc:	stp	x20, x19, [sp, #64]
  4139c0:	mov	x29, sp
  4139c4:	ldr	w25, [x1, #8]
  4139c8:	mov	x19, x0
  4139cc:	cbz	w25, 413a64 <_ZdlPvm@@Base+0xd60>
  4139d0:	ldp	w24, w8, [x19, #8]
  4139d4:	ldr	x21, [x19]
  4139d8:	mov	x20, x1
  4139dc:	add	w23, w24, w25
  4139e0:	cmp	w23, w8
  4139e4:	b.le	413a50 <_ZdlPvm@@Base+0xd4c>
  4139e8:	cbz	w23, 413a2c <_ZdlPvm@@Base+0xd28>
  4139ec:	lsl	w8, w23, #1
  4139f0:	sxtw	x0, w8
  4139f4:	str	w8, [x19, #12]
  4139f8:	bl	4011e0 <_Znam@plt>
  4139fc:	cmp	w25, #0x1
  413a00:	mov	x22, x0
  413a04:	b.lt	413a1c <_ZdlPvm@@Base+0xd18>  // b.tstop
  413a08:	cbz	w24, 413a1c <_ZdlPvm@@Base+0xd18>
  413a0c:	sxtw	x2, w24
  413a10:	mov	x0, x22
  413a14:	mov	x1, x21
  413a18:	bl	401200 <memcpy@plt>
  413a1c:	cbz	x21, 413a40 <_ZdlPvm@@Base+0xd3c>
  413a20:	mov	x0, x21
  413a24:	bl	401390 <_ZdaPv@plt>
  413a28:	b	413a40 <_ZdlPvm@@Base+0xd3c>
  413a2c:	cbz	x21, 413a38 <_ZdlPvm@@Base+0xd34>
  413a30:	mov	x0, x21
  413a34:	bl	401390 <_ZdaPv@plt>
  413a38:	mov	x22, xzr
  413a3c:	str	wzr, [x19, #12]
  413a40:	str	x22, [x19]
  413a44:	ldr	w24, [x19, #8]
  413a48:	ldr	w25, [x20, #8]
  413a4c:	mov	x21, x22
  413a50:	ldr	x1, [x20]
  413a54:	add	x0, x21, w24, sxtw
  413a58:	sxtw	x2, w25
  413a5c:	bl	401200 <memcpy@plt>
  413a60:	str	w23, [x19, #8]
  413a64:	mov	x0, x19
  413a68:	ldp	x20, x19, [sp, #64]
  413a6c:	ldp	x22, x21, [sp, #48]
  413a70:	ldp	x24, x23, [sp, #32]
  413a74:	ldr	x25, [sp, #16]
  413a78:	ldp	x29, x30, [sp], #80
  413a7c:	ret
  413a80:	cmp	w2, #0x1
  413a84:	b.lt	413b44 <_ZdlPvm@@Base+0xe40>  // b.tstop
  413a88:	stp	x29, x30, [sp, #-80]!
  413a8c:	str	x25, [sp, #16]
  413a90:	stp	x24, x23, [sp, #32]
  413a94:	stp	x22, x21, [sp, #48]
  413a98:	stp	x20, x19, [sp, #64]
  413a9c:	mov	x29, sp
  413aa0:	ldp	w25, w8, [x0, #8]
  413aa4:	ldr	x22, [x0]
  413aa8:	mov	w21, w2
  413aac:	mov	x20, x1
  413ab0:	add	w24, w25, w2
  413ab4:	mov	x19, x0
  413ab8:	cmp	w24, w8
  413abc:	b.le	413b1c <_ZdlPvm@@Base+0xe18>
  413ac0:	cbz	w24, 413afc <_ZdlPvm@@Base+0xdf8>
  413ac4:	lsl	w8, w24, #1
  413ac8:	sxtw	x0, w8
  413acc:	str	w8, [x19, #12]
  413ad0:	bl	4011e0 <_Znam@plt>
  413ad4:	mov	x23, x0
  413ad8:	cbz	w25, 413aec <_ZdlPvm@@Base+0xde8>
  413adc:	sxtw	x2, w25
  413ae0:	mov	x0, x23
  413ae4:	mov	x1, x22
  413ae8:	bl	401200 <memcpy@plt>
  413aec:	cbz	x22, 413b10 <_ZdlPvm@@Base+0xe0c>
  413af0:	mov	x0, x22
  413af4:	bl	401390 <_ZdaPv@plt>
  413af8:	b	413b10 <_ZdlPvm@@Base+0xe0c>
  413afc:	cbz	x22, 413b08 <_ZdlPvm@@Base+0xe04>
  413b00:	mov	x0, x22
  413b04:	bl	401390 <_ZdaPv@plt>
  413b08:	mov	x23, xzr
  413b0c:	str	wzr, [x19, #12]
  413b10:	ldr	w25, [x19, #8]
  413b14:	mov	x22, x23
  413b18:	str	x23, [x19]
  413b1c:	add	x0, x22, w25, sxtw
  413b20:	mov	w2, w21
  413b24:	mov	x1, x20
  413b28:	bl	401200 <memcpy@plt>
  413b2c:	str	w24, [x19, #8]
  413b30:	ldp	x20, x19, [sp, #64]
  413b34:	ldp	x22, x21, [sp, #48]
  413b38:	ldp	x24, x23, [sp, #32]
  413b3c:	ldr	x25, [sp, #16]
  413b40:	ldp	x29, x30, [sp], #80
  413b44:	ret
  413b48:	stp	x29, x30, [sp, #-64]!
  413b4c:	stp	x24, x23, [sp, #16]
  413b50:	stp	x22, x21, [sp, #32]
  413b54:	stp	x20, x19, [sp, #48]
  413b58:	mov	x29, sp
  413b5c:	mov	w20, w4
  413b60:	mov	x19, x3
  413b64:	mov	w22, w2
  413b68:	mov	x21, x1
  413b6c:	orr	w8, w4, w2
  413b70:	mov	x23, x0
  413b74:	tbnz	w8, #31, 413bc4 <_ZdlPvm@@Base+0xec0>
  413b78:	adds	w8, w20, w22
  413b7c:	str	w8, [x23, #8]
  413b80:	b.eq	413be0 <_ZdlPvm@@Base+0xedc>  // b.none
  413b84:	lsl	w8, w8, #1
  413b88:	sxtw	x0, w8
  413b8c:	str	w8, [x23, #12]
  413b90:	bl	4011e0 <_Znam@plt>
  413b94:	mov	x24, x0
  413b98:	str	x0, [x23]
  413b9c:	cbz	w22, 413bfc <_ZdlPvm@@Base+0xef8>
  413ba0:	sxtw	x22, w22
  413ba4:	mov	x0, x24
  413ba8:	mov	x1, x21
  413bac:	mov	x2, x22
  413bb0:	bl	401200 <memcpy@plt>
  413bb4:	cbz	w20, 413be8 <_ZdlPvm@@Base+0xee4>
  413bb8:	add	x0, x24, x22
  413bbc:	sxtw	x2, w20
  413bc0:	b	413c04 <_ZdlPvm@@Base+0xf00>
  413bc4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  413bc8:	add	x1, x1, #0x6f0
  413bcc:	mov	w0, #0xd7                  	// #215
  413bd0:	bl	4110a4 <printf@plt+0xfc04>
  413bd4:	adds	w8, w20, w22
  413bd8:	str	w8, [x23, #8]
  413bdc:	b.ne	413b84 <_ZdlPvm@@Base+0xe80>  // b.any
  413be0:	str	wzr, [x23, #12]
  413be4:	str	xzr, [x23]
  413be8:	ldp	x20, x19, [sp, #48]
  413bec:	ldp	x22, x21, [sp, #32]
  413bf0:	ldp	x24, x23, [sp, #16]
  413bf4:	ldp	x29, x30, [sp], #64
  413bf8:	ret
  413bfc:	sxtw	x2, w20
  413c00:	mov	x0, x24
  413c04:	mov	x1, x19
  413c08:	ldp	x20, x19, [sp, #48]
  413c0c:	ldp	x22, x21, [sp, #32]
  413c10:	ldp	x24, x23, [sp, #16]
  413c14:	ldp	x29, x30, [sp], #64
  413c18:	b	401200 <memcpy@plt>
  413c1c:	stp	x29, x30, [sp, #-16]!
  413c20:	ldrsw	x2, [x0, #8]
  413c24:	ldrsw	x8, [x1, #8]
  413c28:	mov	x29, sp
  413c2c:	cmp	w2, w8
  413c30:	b.le	413c54 <_ZdlPvm@@Base+0xf50>
  413c34:	cbz	w8, 413c74 <_ZdlPvm@@Base+0xf70>
  413c38:	ldr	x0, [x0]
  413c3c:	ldr	x1, [x1]
  413c40:	mov	x2, x8
  413c44:	bl	401260 <memcmp@plt>
  413c48:	lsr	w0, w0, #31
  413c4c:	ldp	x29, x30, [sp], #16
  413c50:	ret
  413c54:	cbz	w2, 413c80 <_ZdlPvm@@Base+0xf7c>
  413c58:	ldr	x0, [x0]
  413c5c:	ldr	x1, [x1]
  413c60:	bl	401260 <memcmp@plt>
  413c64:	cmp	w0, #0x1
  413c68:	cset	w0, lt  // lt = tstop
  413c6c:	ldp	x29, x30, [sp], #16
  413c70:	ret
  413c74:	mov	w0, wzr
  413c78:	ldp	x29, x30, [sp], #16
  413c7c:	ret
  413c80:	mov	w0, #0x1                   	// #1
  413c84:	ldp	x29, x30, [sp], #16
  413c88:	ret
  413c8c:	stp	x29, x30, [sp, #-16]!
  413c90:	ldrsw	x2, [x0, #8]
  413c94:	ldrsw	x8, [x1, #8]
  413c98:	mov	x29, sp
  413c9c:	cmp	w2, w8
  413ca0:	b.ge	413cc4 <_ZdlPvm@@Base+0xfc0>  // b.tcont
  413ca4:	cbz	w2, 413ce4 <_ZdlPvm@@Base+0xfe0>
  413ca8:	ldr	x0, [x0]
  413cac:	ldr	x1, [x1]
  413cb0:	bl	401260 <memcmp@plt>
  413cb4:	cmp	w0, #0x1
  413cb8:	cset	w0, lt  // lt = tstop
  413cbc:	ldp	x29, x30, [sp], #16
  413cc0:	ret
  413cc4:	cbz	w8, 413cf0 <_ZdlPvm@@Base+0xfec>
  413cc8:	ldr	x0, [x0]
  413ccc:	ldr	x1, [x1]
  413cd0:	mov	x2, x8
  413cd4:	bl	401260 <memcmp@plt>
  413cd8:	lsr	w0, w0, #31
  413cdc:	ldp	x29, x30, [sp], #16
  413ce0:	ret
  413ce4:	mov	w0, #0x1                   	// #1
  413ce8:	ldp	x29, x30, [sp], #16
  413cec:	ret
  413cf0:	mov	w0, wzr
  413cf4:	ldp	x29, x30, [sp], #16
  413cf8:	ret
  413cfc:	stp	x29, x30, [sp, #-16]!
  413d00:	ldrsw	x2, [x0, #8]
  413d04:	ldrsw	x8, [x1, #8]
  413d08:	mov	x29, sp
  413d0c:	cmp	w2, w8
  413d10:	b.ge	413d34 <_ZdlPvm@@Base+0x1030>  // b.tcont
  413d14:	cbz	w2, 413d58 <_ZdlPvm@@Base+0x1054>
  413d18:	ldr	x0, [x0]
  413d1c:	ldr	x1, [x1]
  413d20:	bl	401260 <memcmp@plt>
  413d24:	cmp	w0, #0x0
  413d28:	cset	w0, gt
  413d2c:	ldp	x29, x30, [sp], #16
  413d30:	ret
  413d34:	cbz	w8, 413d64 <_ZdlPvm@@Base+0x1060>
  413d38:	ldr	x0, [x0]
  413d3c:	ldr	x1, [x1]
  413d40:	mov	x2, x8
  413d44:	bl	401260 <memcmp@plt>
  413d48:	mvn	w8, w0
  413d4c:	lsr	w0, w8, #31
  413d50:	ldp	x29, x30, [sp], #16
  413d54:	ret
  413d58:	mov	w0, wzr
  413d5c:	ldp	x29, x30, [sp], #16
  413d60:	ret
  413d64:	mov	w0, #0x1                   	// #1
  413d68:	ldp	x29, x30, [sp], #16
  413d6c:	ret
  413d70:	stp	x29, x30, [sp, #-16]!
  413d74:	ldrsw	x2, [x0, #8]
  413d78:	ldrsw	x8, [x1, #8]
  413d7c:	mov	x29, sp
  413d80:	cmp	w2, w8
  413d84:	b.le	413dac <_ZdlPvm@@Base+0x10a8>
  413d88:	cbz	w8, 413dcc <_ZdlPvm@@Base+0x10c8>
  413d8c:	ldr	x0, [x0]
  413d90:	ldr	x1, [x1]
  413d94:	mov	x2, x8
  413d98:	bl	401260 <memcmp@plt>
  413d9c:	mvn	w8, w0
  413da0:	lsr	w0, w8, #31
  413da4:	ldp	x29, x30, [sp], #16
  413da8:	ret
  413dac:	cbz	w2, 413dd8 <_ZdlPvm@@Base+0x10d4>
  413db0:	ldr	x0, [x0]
  413db4:	ldr	x1, [x1]
  413db8:	bl	401260 <memcmp@plt>
  413dbc:	cmp	w0, #0x0
  413dc0:	cset	w0, gt
  413dc4:	ldp	x29, x30, [sp], #16
  413dc8:	ret
  413dcc:	mov	w0, #0x1                   	// #1
  413dd0:	ldp	x29, x30, [sp], #16
  413dd4:	ret
  413dd8:	mov	w0, wzr
  413ddc:	ldp	x29, x30, [sp], #16
  413de0:	ret
  413de4:	stp	x29, x30, [sp, #-64]!
  413de8:	str	x23, [sp, #16]
  413dec:	stp	x22, x21, [sp, #32]
  413df0:	stp	x20, x19, [sp, #48]
  413df4:	mov	x29, sp
  413df8:	mov	w19, w1
  413dfc:	mov	x20, x0
  413e00:	tbnz	w1, #31, 413e14 <_ZdlPvm@@Base+0x1110>
  413e04:	ldr	w8, [x20, #12]
  413e08:	cmp	w8, w19
  413e0c:	b.lt	413e30 <_ZdlPvm@@Base+0x112c>  // b.tstop
  413e10:	b	413e94 <_ZdlPvm@@Base+0x1190>
  413e14:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x82fc>
  413e18:	add	x1, x1, #0x6f0
  413e1c:	mov	w0, #0x107                 	// #263
  413e20:	bl	4110a4 <printf@plt+0xfc04>
  413e24:	ldr	w8, [x20, #12]
  413e28:	cmp	w8, w19
  413e2c:	b.ge	413e94 <_ZdlPvm@@Base+0x1190>  // b.tcont
  413e30:	ldr	x21, [x20]
  413e34:	cbz	w19, 413e7c <_ZdlPvm@@Base+0x1178>
  413e38:	ldrsw	x23, [x20, #8]
  413e3c:	lsl	w8, w19, #1
  413e40:	sxtw	x0, w8
  413e44:	str	w8, [x20, #12]
  413e48:	bl	4011e0 <_Znam@plt>
  413e4c:	mov	x22, x0
  413e50:	cbz	w23, 413e6c <_ZdlPvm@@Base+0x1168>
  413e54:	cmp	w23, w19
  413e58:	b.ge	413e6c <_ZdlPvm@@Base+0x1168>  // b.tcont
  413e5c:	mov	x0, x22
  413e60:	mov	x1, x21
  413e64:	mov	x2, x23
  413e68:	bl	401200 <memcpy@plt>
  413e6c:	cbz	x21, 413e90 <_ZdlPvm@@Base+0x118c>
  413e70:	mov	x0, x21
  413e74:	bl	401390 <_ZdaPv@plt>
  413e78:	b	413e90 <_ZdlPvm@@Base+0x118c>
  413e7c:	cbz	x21, 413e88 <_ZdlPvm@@Base+0x1184>
  413e80:	mov	x0, x21
  413e84:	bl	401390 <_ZdaPv@plt>
  413e88:	mov	x22, xzr
  413e8c:	str	wzr, [x20, #12]
  413e90:	str	x22, [x20]
  413e94:	str	w19, [x20, #8]
  413e98:	ldp	x20, x19, [sp, #48]
  413e9c:	ldp	x22, x21, [sp, #32]
  413ea0:	ldr	x23, [sp, #16]
  413ea4:	ldp	x29, x30, [sp], #64
  413ea8:	ret
  413eac:	str	wzr, [x0, #8]
  413eb0:	ret
  413eb4:	stp	x29, x30, [sp, #-32]!
  413eb8:	str	x19, [sp, #16]
  413ebc:	ldr	x19, [x0]
  413ec0:	mov	x29, sp
  413ec4:	cbz	x19, 413eec <_ZdlPvm@@Base+0x11e8>
  413ec8:	ldrsw	x2, [x0, #8]
  413ecc:	and	w1, w1, #0xff
  413ed0:	mov	x0, x19
  413ed4:	bl	401310 <memchr@plt>
  413ed8:	cbz	x0, 413eec <_ZdlPvm@@Base+0x11e8>
  413edc:	sub	w0, w0, w19
  413ee0:	ldr	x19, [sp, #16]
  413ee4:	ldp	x29, x30, [sp], #32
  413ee8:	ret
  413eec:	mov	w0, #0xffffffff            	// #-1
  413ef0:	ldr	x19, [sp, #16]
  413ef4:	ldp	x29, x30, [sp], #32
  413ef8:	ret
  413efc:	stp	x29, x30, [sp, #-32]!
  413f00:	stp	x20, x19, [sp, #16]
  413f04:	ldr	w19, [x0, #8]
  413f08:	ldr	x20, [x0]
  413f0c:	mov	x29, sp
  413f10:	cmp	w19, #0x1
  413f14:	b.lt	413f2c <_ZdlPvm@@Base+0x1228>  // b.tstop
  413f18:	cmp	w19, #0x1
  413f1c:	b.ne	413f34 <_ZdlPvm@@Base+0x1230>  // b.any
  413f20:	mov	x8, xzr
  413f24:	mov	w9, wzr
  413f28:	b	413f74 <_ZdlPvm@@Base+0x1270>
  413f2c:	mov	w9, wzr
  413f30:	b	413f90 <_ZdlPvm@@Base+0x128c>
  413f34:	and	x8, x19, #0xfffffffe
  413f38:	mov	w9, wzr
  413f3c:	mov	w10, wzr
  413f40:	add	x11, x20, #0x1
  413f44:	mov	x12, x8
  413f48:	ldurb	w13, [x11, #-1]
  413f4c:	ldrb	w14, [x11], #2
  413f50:	cmp	w13, #0x0
  413f54:	cinc	w9, w9, eq  // eq = none
  413f58:	cmp	w14, #0x0
  413f5c:	cinc	w10, w10, eq  // eq = none
  413f60:	subs	x12, x12, #0x2
  413f64:	b.ne	413f48 <_ZdlPvm@@Base+0x1244>  // b.any
  413f68:	cmp	x8, x19
  413f6c:	add	w9, w10, w9
  413f70:	b.eq	413f90 <_ZdlPvm@@Base+0x128c>  // b.none
  413f74:	add	x10, x20, x8
  413f78:	sub	x8, x19, x8
  413f7c:	ldrb	w11, [x10], #1
  413f80:	cmp	w11, #0x0
  413f84:	cinc	w9, w9, eq  // eq = none
  413f88:	subs	x8, x8, #0x1
  413f8c:	b.ne	413f7c <_ZdlPvm@@Base+0x1278>  // b.any
  413f90:	sub	w8, w19, w9
  413f94:	add	w8, w8, #0x1
  413f98:	sxtw	x0, w8
  413f9c:	bl	4013e0 <malloc@plt>
  413fa0:	cmp	w19, #0x1
  413fa4:	mov	x8, x0
  413fa8:	b.lt	413fd0 <_ZdlPvm@@Base+0x12cc>  // b.tstop
  413fac:	mov	x8, x0
  413fb0:	b	413fc0 <_ZdlPvm@@Base+0x12bc>
  413fb4:	subs	x19, x19, #0x1
  413fb8:	add	x20, x20, #0x1
  413fbc:	b.eq	413fd0 <_ZdlPvm@@Base+0x12cc>  // b.none
  413fc0:	ldrb	w9, [x20]
  413fc4:	cbz	w9, 413fb4 <_ZdlPvm@@Base+0x12b0>
  413fc8:	strb	w9, [x8], #1
  413fcc:	b	413fb4 <_ZdlPvm@@Base+0x12b0>
  413fd0:	ldp	x20, x19, [sp, #16]
  413fd4:	strb	wzr, [x8]
  413fd8:	ldp	x29, x30, [sp], #32
  413fdc:	ret
  413fe0:	stp	x29, x30, [sp, #-64]!
  413fe4:	str	x23, [sp, #16]
  413fe8:	stp	x22, x21, [sp, #32]
  413fec:	stp	x20, x19, [sp, #48]
  413ff0:	mov	x29, sp
  413ff4:	ldrsw	x9, [x0, #8]
  413ff8:	ldr	x20, [x0]
  413ffc:	mov	x19, x0
  414000:	mov	x10, x9
  414004:	subs	x8, x10, #0x1
  414008:	b.lt	41405c <_ZdlPvm@@Base+0x1358>  // b.tstop
  41400c:	add	x10, x20, x10
  414010:	ldurb	w10, [x10, #-1]
  414014:	cmp	w10, #0x20
  414018:	mov	x10, x8
  41401c:	b.eq	414004 <_ZdlPvm@@Base+0x1300>  // b.none
  414020:	add	w10, w8, #0x1
  414024:	cmp	w10, #0x2
  414028:	b.lt	414060 <_ZdlPvm@@Base+0x135c>  // b.tstop
  41402c:	ldrb	w10, [x20]
  414030:	cmp	w10, #0x20
  414034:	b.ne	414060 <_ZdlPvm@@Base+0x135c>  // b.any
  414038:	mov	x21, x20
  41403c:	ldrb	w10, [x21, #1]!
  414040:	sub	w8, w8, #0x1
  414044:	cmp	w10, #0x20
  414048:	b.eq	41403c <_ZdlPvm@@Base+0x1338>  // b.none
  41404c:	sub	w9, w9, #0x1
  414050:	cmp	w9, w8
  414054:	b.ne	414070 <_ZdlPvm@@Base+0x136c>  // b.any
  414058:	b	4140c0 <_ZdlPvm@@Base+0x13bc>
  41405c:	sub	w8, w10, #0x1
  414060:	mov	x21, x20
  414064:	sub	w9, w9, #0x1
  414068:	cmp	w9, w8
  41406c:	b.eq	4140c0 <_ZdlPvm@@Base+0x13bc>  // b.none
  414070:	tbnz	w8, #31, 4140a8 <_ZdlPvm@@Base+0x13a4>
  414074:	ldrsw	x0, [x19, #12]
  414078:	add	w23, w8, #0x1
  41407c:	str	w23, [x19, #8]
  414080:	bl	4011e0 <_Znam@plt>
  414084:	sxtw	x2, w23
  414088:	mov	x1, x21
  41408c:	mov	x22, x0
  414090:	bl	401200 <memcpy@plt>
  414094:	cbz	x20, 4140a0 <_ZdlPvm@@Base+0x139c>
  414098:	mov	x0, x20
  41409c:	bl	401390 <_ZdaPv@plt>
  4140a0:	str	x22, [x19]
  4140a4:	b	4140c0 <_ZdlPvm@@Base+0x13bc>
  4140a8:	str	wzr, [x19, #8]
  4140ac:	cbz	x20, 4140c0 <_ZdlPvm@@Base+0x13bc>
  4140b0:	mov	x0, x20
  4140b4:	bl	401390 <_ZdaPv@plt>
  4140b8:	str	xzr, [x19]
  4140bc:	str	wzr, [x19, #12]
  4140c0:	ldp	x20, x19, [sp, #48]
  4140c4:	ldp	x22, x21, [sp, #32]
  4140c8:	ldr	x23, [sp, #16]
  4140cc:	ldp	x29, x30, [sp], #64
  4140d0:	ret
  4140d4:	stp	x29, x30, [sp, #-48]!
  4140d8:	stp	x20, x19, [sp, #32]
  4140dc:	ldr	w20, [x0, #8]
  4140e0:	str	x21, [sp, #16]
  4140e4:	mov	x29, sp
  4140e8:	cmp	w20, #0x1
  4140ec:	b.lt	41410c <_ZdlPvm@@Base+0x1408>  // b.tstop
  4140f0:	ldr	x21, [x0]
  4140f4:	mov	x19, x1
  4140f8:	ldrb	w0, [x21], #1
  4140fc:	mov	x1, x19
  414100:	bl	401240 <putc@plt>
  414104:	subs	x20, x20, #0x1
  414108:	b.ne	4140f8 <_ZdlPvm@@Base+0x13f4>  // b.any
  41410c:	ldp	x20, x19, [sp, #32]
  414110:	ldr	x21, [sp, #16]
  414114:	ldp	x29, x30, [sp], #48
  414118:	ret
  41411c:	stp	x29, x30, [sp, #-48]!
  414120:	str	x21, [sp, #16]
  414124:	stp	x20, x19, [sp, #32]
  414128:	mov	x29, sp
  41412c:	adrp	x20, 434000 <stderr@@GLIBC_2.17+0x32a8>
  414130:	add	x20, x20, #0x258
  414134:	adrp	x1, 414000 <_ZdlPvm@@Base+0x12fc>
  414138:	mov	w2, w0
  41413c:	add	x1, x1, #0x564
  414140:	mov	x0, x20
  414144:	mov	x19, x8
  414148:	bl	4012e0 <sprintf@plt>
  41414c:	mov	x0, x20
  414150:	bl	401220 <strlen@plt>
  414154:	mov	x21, x0
  414158:	str	w21, [x19, #8]
  41415c:	cbz	w21, 414188 <_ZdlPvm@@Base+0x1484>
  414160:	lsl	w8, w21, #1
  414164:	sxtw	x0, w8
  414168:	str	w8, [x19, #12]
  41416c:	bl	4011e0 <_Znam@plt>
  414170:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  414174:	sxtw	x2, w21
  414178:	add	x1, x1, #0x258
  41417c:	mov	x20, x0
  414180:	bl	401200 <memcpy@plt>
  414184:	b	414190 <_ZdlPvm@@Base+0x148c>
  414188:	mov	x20, xzr
  41418c:	str	wzr, [x19, #12]
  414190:	str	x20, [x19]
  414194:	ldp	x20, x19, [sp, #32]
  414198:	ldr	x21, [sp, #16]
  41419c:	ldp	x29, x30, [sp], #48
  4141a0:	ret
  4141a4:	cbz	x0, 4141d4 <_ZdlPvm@@Base+0x14d0>
  4141a8:	stp	x29, x30, [sp, #-32]!
  4141ac:	str	x19, [sp, #16]
  4141b0:	mov	x29, sp
  4141b4:	mov	x19, x0
  4141b8:	bl	401220 <strlen@plt>
  4141bc:	add	x0, x0, #0x1
  4141c0:	bl	4013e0 <malloc@plt>
  4141c4:	mov	x1, x19
  4141c8:	bl	4012d0 <strcpy@plt>
  4141cc:	ldr	x19, [sp, #16]
  4141d0:	ldp	x29, x30, [sp], #32
  4141d4:	ret
  4141d8:	stp	x29, x30, [sp, #-32]!
  4141dc:	stp	x20, x19, [sp, #16]
  4141e0:	mov	x29, sp
  4141e4:	adrp	x20, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4141e8:	ldr	x8, [x20, #424]
  4141ec:	mov	x19, x0
  4141f0:	cbz	x8, 414204 <_ZdlPvm@@Base+0x1500>
  4141f4:	mov	x0, x8
  4141f8:	mov	x1, x19
  4141fc:	bl	4013c0 <strcmp@plt>
  414200:	cbz	w0, 414210 <_ZdlPvm@@Base+0x150c>
  414204:	mov	x0, x19
  414208:	bl	4141a4 <_ZdlPvm@@Base+0x14a0>
  41420c:	str	x0, [x20, #424]
  414210:	ldp	x20, x19, [sp, #16]
  414214:	ldp	x29, x30, [sp], #32
  414218:	ret
  41421c:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  414220:	str	w0, [x8, #540]
  414224:	ret
  414228:	stp	x29, x30, [sp, #-64]!
  41422c:	mov	x29, sp
  414230:	stp	x19, x20, [sp, #16]
  414234:	adrp	x20, 42e000 <_ZdlPvm@@Base+0x1b2fc>
  414238:	add	x20, x20, #0xd10
  41423c:	stp	x21, x22, [sp, #32]
  414240:	adrp	x21, 42e000 <_ZdlPvm@@Base+0x1b2fc>
  414244:	add	x21, x21, #0xc78
  414248:	sub	x20, x20, x21
  41424c:	mov	w22, w0
  414250:	stp	x23, x24, [sp, #48]
  414254:	mov	x23, x1
  414258:	mov	x24, x2
  41425c:	bl	4011a8 <_Znam@plt-0x38>
  414260:	cmp	xzr, x20, asr #3
  414264:	b.eq	414290 <_ZdlPvm@@Base+0x158c>  // b.none
  414268:	asr	x20, x20, #3
  41426c:	mov	x19, #0x0                   	// #0
  414270:	ldr	x3, [x21, x19, lsl #3]
  414274:	mov	x2, x24
  414278:	add	x19, x19, #0x1
  41427c:	mov	x1, x23
  414280:	mov	w0, w22
  414284:	blr	x3
  414288:	cmp	x20, x19
  41428c:	b.ne	414270 <_ZdlPvm@@Base+0x156c>  // b.any
  414290:	ldp	x19, x20, [sp, #16]
  414294:	ldp	x21, x22, [sp, #32]
  414298:	ldp	x23, x24, [sp, #48]
  41429c:	ldp	x29, x30, [sp], #64
  4142a0:	ret
  4142a4:	nop
  4142a8:	ret

Disassembly of section .fini:

00000000004142ac <.fini>:
  4142ac:	stp	x29, x30, [sp, #-16]!
  4142b0:	mov	x29, sp
  4142b4:	ldp	x29, x30, [sp], #16
  4142b8:	ret
