Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Oct  6 23:44:31 2025
| Host         : HARISH running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file utilization_hierarchial.txt
| Design       : MUL_top
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------+--------------+------------+------------+---------+------+-----+--------+--------+------------+
|   Instance  |    Module    | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-------------+--------------+------------+------------+---------+------+-----+--------+--------+------------+
| MUL_top     |        (top) |         24 |         24 |       0 |    0 |  19 |      0 |      0 |          0 |
|   (MUL_top) |        (top) |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|   CU        |   controller |         19 |         19 |       0 |    0 |   3 |      0 |      0 |          0 |
|   DP        | MUL_datapath |          5 |          5 |       0 |    0 |  16 |      0 |      0 |          0 |
|     B       |         CNTR |          5 |          5 |       0 |    0 |  16 |      0 |      0 |          0 |
+-------------+--------------+------------+------------+---------+------+-----+--------+--------+------------+


