$date
	Sat Oct 22 23:35:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#550381
b10001 !
1"
#550382
b10001 &
b10001 %
1$
#550383
0"
#550386
b110100 &
b110100 %
#550390
b11010 &
b11010 %
#550394
b1101 &
b1101 %
#550398
b101000 &
b101000 %
#550402
b10100 &
b10100 %
#550406
b1010 &
b1010 %
#550410
b101 &
b101 %
#550414
b10000 &
b10000 %
#550418
b1000 &
b1000 %
#550422
b100 &
b100 %
#550426
b10 &
b10 %
#550430
b1 &
1#
b1 %
#550434
b0 &
b0 %
0#
0$
#1624928
b1 !
1"
#1624930
b1 &
b1 %
1$
#1624931
0"
#1624934
1#
#1624938
b0 &
b0 %
0#
0$
#2531776
b10110 !
1"
#2531778
b10110 &
b10110 %
1$
#2531779
0"
#2531782
b1011 &
b1011 %
#2531786
b100010 &
b100010 %
#2531790
b10001 &
b10001 %
#2531794
b110100 &
b110100 %
#2531798
b11010 &
b11010 %
#2531802
b1101 &
b1101 %
#2531806
b101000 &
b101000 %
#2531810
b10100 &
b10100 %
#2531814
b1010 &
b1010 %
#2531818
b101 &
b101 %
#2531822
b10000 &
b10000 %
#2531826
b1000 &
b1000 %
#2531830
b100 &
b100 %
#2531834
b10 &
b10 %
#2531838
b1 &
1#
b1 %
#2531842
b0 &
b0 %
0#
0$
#4500012
