+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_PG_OV_clk_wiz_0_0 |                        PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/FSM_sequential_RSTd_reg/D|
|               clk_fpga_0 |clk_out1_PG_OV_clk_wiz_0_0 |                                       PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/RSTi_reg/D|
|               clk_fpga_0 |clk_out1_PG_OV_clk_wiz_0_0 |                        PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/FSM_sequential_RSTd_reg/D|
|               clk_fpga_0 |clk_out1_PG_OV_clk_wiz_0_0 |                                       PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_3/U0/RSTi_reg/D|
|               clk_fpga_0 |clk_out1_PG_OV_clk_wiz_0_0 |                            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/C_RST_reg/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |                        PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN_tristate_oe_reg/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |                        PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/tempGEN_tristate_oe_reg/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |                        PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_3/U0/tempGEN_tristate_oe_reg/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |                        PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/tempGEN_tristate_oe_reg/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |                     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/RSTO_TEMP_reg[3]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |                     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/RSTO_TEMP_reg[1]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |                     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/RSTO_TEMP_reg[2]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |                     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/RSTO_TEMP_reg[0]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |                                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/DATA1_O_reg[3]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
