# Task 3 - 4-Stage Pipelined Processor (CodTech Internship)

## 🛠 Objective
Design a 4-stage pipelined processor supporting basic instructions:
- ADD
- SUB
- LOAD

## 📁 Files Included
- `src/pipeline_processor.v` – Verilog code
- `testbench/pipeline_tb.v` – Testbench
- `reports/simulation_output.pdf` – Simulation output showing each stage

## 🔧 Tools Used
- Verilog HDL
- ModelSim / Vivado / Icarus Verilog

## 👨‍💻 Author
PRAJWAL
