<stg><name>CNN_Pipeline_loop_for_channel_pad_0</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %InModel, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %store_ln5 = store i9 0, i9 %n

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.body4.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body4.i:0 %n_1 = load i9 %n

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4.i:1 %icmp_ln5 = icmp_eq  i9 %n_1, i9 324

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4.i:2 %add_ln5 = add i9 %n_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i:3 %br_ln5 = br i1 %icmp_ln5, void %for.body4.i.split_ifconv, void %loop_for_fc_0.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4.i.split_ifconv:9 %add_ln6 = add i9 %n_1, i9 510

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="9">
<![CDATA[
for.body4.i.split_ifconv:10 %zext_ln6 = zext i9 %add_ln6

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.i.split_ifconv:11 %InModel_addr = getelementptr i32 %InModel, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="InModel_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="9">
<![CDATA[
for.body4.i.split_ifconv:12 %InModel_load = load i9 %InModel_addr

]]></Node>
<StgValue><ssdm name="InModel_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body4.i.split_ifconv:16 %store_ln5 = store i9 %add_ln5, i9 %n

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
loop_for_fc_0.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="9">
<![CDATA[
for.body4.i.split_ifconv:0 %zext_ln5 = zext i9 %n_1

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body4.i.split_ifconv:1 %specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln5"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body4.i.split_ifconv:2 %speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 324, i64 324, i64 324

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln5"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body4.i.split_ifconv:3 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.i.split_ifconv:4 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %n_1, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.i.split_ifconv:5 %icmp_ln6 = icmp_eq  i8 %tmp, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4.i.split_ifconv:6 %icmp_ln6_1 = icmp_ugt  i9 %n_1, i9 321

]]></Node>
<StgValue><ssdm name="icmp_ln6_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.i.split_ifconv:7 %or_ln6 = or i1 %icmp_ln6, i1 %icmp_ln6_1

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.i.split_ifconv:8 %OutPadConv0_addr = getelementptr i32 %OutPadConv0, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="OutPadConv0_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="9">
<![CDATA[
for.body4.i.split_ifconv:12 %InModel_load = load i9 %InModel_addr

]]></Node>
<StgValue><ssdm name="InModel_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
for.body4.i.split_ifconv:13 %bitcast_ln6 = bitcast i32 %InModel_load

]]></Node>
<StgValue><ssdm name="bitcast_ln6"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.i.split_ifconv:14 %select_ln6 = select i1 %or_ln6, i32 0, i32 %bitcast_ln6

]]></Node>
<StgValue><ssdm name="select_ln6"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body4.i.split_ifconv:15 %store_ln6 = store i32 %select_ln6, i9 %OutPadConv0_addr

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.body4.i.split_ifconv:17 %br_ln5 = br void %for.body4.i

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="OutPadConv0" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="OutPadConv0"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="InModel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="InModel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="n" fromId="44" toId="5">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="InModel" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="50" from="empty_5" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="55" from="empty_7" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="59" from="empty_7" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="60" from="empty_7" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="61" from="empty_7" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="66" from="empty_7" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="67" from="empty_7" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="71" from="StgValue_70" to="store_ln5" fromId="70" toId="7">
</dataflow>
<dataflow id="72" from="n" to="store_ln5" fromId="5" toId="7">
</dataflow>
<dataflow id="73" from="n" to="n_1" fromId="5" toId="9">
</dataflow>
<dataflow id="74" from="n_1" to="icmp_ln5" fromId="9" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_75" to="icmp_ln5" fromId="75" toId="10">
</dataflow>
<dataflow id="77" from="n_1" to="add_ln5" fromId="9" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_78" to="add_ln5" fromId="78" toId="11">
</dataflow>
<dataflow id="80" from="icmp_ln5" to="br_ln5" fromId="10" toId="12">
</dataflow>
<dataflow id="81" from="n_1" to="add_ln6" fromId="9" toId="13">
</dataflow>
<dataflow id="83" from="StgValue_82" to="add_ln6" fromId="82" toId="13">
</dataflow>
<dataflow id="84" from="add_ln6" to="zext_ln6" fromId="13" toId="14">
</dataflow>
<dataflow id="85" from="InModel" to="InModel_addr" fromId="43" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_86" to="InModel_addr" fromId="86" toId="15">
</dataflow>
<dataflow id="88" from="zext_ln6" to="InModel_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="89" from="InModel_addr" to="InModel_load" fromId="15" toId="16">
</dataflow>
<dataflow id="90" from="add_ln5" to="store_ln5" fromId="11" toId="17">
</dataflow>
<dataflow id="91" from="n" to="store_ln5" fromId="5" toId="17">
</dataflow>
<dataflow id="92" from="n_1" to="zext_ln5" fromId="9" toId="18">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecPipeline" to="specpipeline_ln5" fromId="93" toId="19">
</dataflow>
<dataflow id="95" from="StgValue_56" to="specpipeline_ln5" fromId="56" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_51" to="specpipeline_ln5" fromId="51" toId="19">
</dataflow>
<dataflow id="97" from="StgValue_51" to="specpipeline_ln5" fromId="51" toId="19">
</dataflow>
<dataflow id="98" from="StgValue_51" to="specpipeline_ln5" fromId="51" toId="19">
</dataflow>
<dataflow id="99" from="empty_7" to="specpipeline_ln5" fromId="54" toId="19">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln5" fromId="100" toId="20">
</dataflow>
<dataflow id="103" from="StgValue_102" to="speclooptripcount_ln5" fromId="102" toId="20">
</dataflow>
<dataflow id="104" from="StgValue_102" to="speclooptripcount_ln5" fromId="102" toId="20">
</dataflow>
<dataflow id="105" from="StgValue_102" to="speclooptripcount_ln5" fromId="102" toId="20">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="106" toId="21">
</dataflow>
<dataflow id="109" from="empty_6" to="specloopname_ln5" fromId="108" toId="21">
</dataflow>
<dataflow id="111" from="_ssdm_op_PartSelect.i8.i9.i32.i32" to="tmp" fromId="110" toId="22">
</dataflow>
<dataflow id="112" from="n_1" to="tmp" fromId="9" toId="22">
</dataflow>
<dataflow id="113" from="StgValue_44" to="tmp" fromId="44" toId="22">
</dataflow>
<dataflow id="115" from="StgValue_114" to="tmp" fromId="114" toId="22">
</dataflow>
<dataflow id="116" from="tmp" to="icmp_ln6" fromId="22" toId="23">
</dataflow>
<dataflow id="118" from="StgValue_117" to="icmp_ln6" fromId="117" toId="23">
</dataflow>
<dataflow id="119" from="n_1" to="icmp_ln6_1" fromId="9" toId="24">
</dataflow>
<dataflow id="121" from="StgValue_120" to="icmp_ln6_1" fromId="120" toId="24">
</dataflow>
<dataflow id="122" from="icmp_ln6" to="or_ln6" fromId="23" toId="25">
</dataflow>
<dataflow id="123" from="icmp_ln6_1" to="or_ln6" fromId="24" toId="25">
</dataflow>
<dataflow id="124" from="OutPadConv0" to="OutPadConv0_addr" fromId="42" toId="26">
</dataflow>
<dataflow id="125" from="StgValue_86" to="OutPadConv0_addr" fromId="86" toId="26">
</dataflow>
<dataflow id="126" from="zext_ln5" to="OutPadConv0_addr" fromId="18" toId="26">
</dataflow>
<dataflow id="127" from="InModel_addr" to="InModel_load" fromId="15" toId="27">
</dataflow>
<dataflow id="128" from="InModel_load" to="bitcast_ln6" fromId="27" toId="28">
</dataflow>
<dataflow id="129" from="or_ln6" to="select_ln6" fromId="25" toId="29">
</dataflow>
<dataflow id="131" from="StgValue_130" to="select_ln6" fromId="130" toId="29">
</dataflow>
<dataflow id="132" from="bitcast_ln6" to="select_ln6" fromId="28" toId="29">
</dataflow>
<dataflow id="133" from="select_ln6" to="store_ln6" fromId="29" toId="30">
</dataflow>
<dataflow id="134" from="OutPadConv0_addr" to="store_ln6" fromId="26" toId="30">
</dataflow>
<dataflow id="135" from="icmp_ln5" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
