
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher Initialized
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2596975 heartbeat IPC: 3.85063 cumulative IPC: 3.85063 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5189419 heartbeat IPC: 3.85736 cumulative IPC: 3.854 (Simulation time: 0 hr 1 min 9 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6485691 (Simulation time: 0 hr 1 min 26 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 29633499 heartbeat IPC: 0.409097 cumulative IPC: 0.216003 (Simulation time: 0 hr 3 min 25 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 75967555 heartbeat IPC: 0.215824 cumulative IPC: 0.215884 (Simulation time: 0 hr 7 min 25 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 123225587 heartbeat IPC: 0.211604 cumulative IPC: 0.214151 (Simulation time: 0 hr 11 min 19 sec) 
Finished CPU 0 instructions: 25000003 cycles: 116739896 cumulative IPC: 0.214151 (Simulation time: 0 hr 11 min 19 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.214151 instructions: 25000003 cycles: 116739896
cpu0_DTLB TOTAL     ACCESS:    4491269  HIT:    4457222  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1991503  HIT:    1986882  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2499766  HIT:    2470340  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 526.785 cycles
cpu0_ITLB TOTAL     ACCESS:     468228  HIT:     468228  MISS:          0
cpu0_ITLB LOAD      ACCESS:     468228  HIT:     468228  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     549125  HIT:     549125  MISS:          0
cpu0_L1I LOAD      ACCESS:     549125  HIT:     549125  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 954.011 cycles
cpu0_L1D TOTAL     ACCESS:    5895338  HIT:    3943700  MISS:    1951638
cpu0_L1D LOAD      ACCESS:    1400343  HIT:    1104793  MISS:     295550
cpu0_L1D RFO       ACCESS:    4462780  HIT:    2807769  MISS:    1655011
cpu0_L1D PREFETCH  ACCESS:      14491  HIT:      13423  MISS:       1068
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17724  HIT:      17715  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:      38661  ISSUED:      15246  USEFUL:        321  USELESS:        747
cpu0_L1D AVERAGE MISS LATENCY: 735.156 cycles
cpu0_L2C TOTAL     ACCESS:    3871800  HIT:    2659693  MISS:    1212107
cpu0_L2C LOAD      ACCESS:     295550  HIT:      92300  MISS:     203250
cpu0_L2C RFO       ACCESS:    1655011  HIT:     739322  MISS:     915689
cpu0_L2C PREFETCH  ACCESS:     266191  HIT:     173090  MISS:      93101
cpu0_L2C WRITEBACK ACCESS:    1655039  HIT:    1654981  MISS:         58
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     400933  ISSUED:     400867  USEFUL:      96831  USELESS:        323
cpu0_L2C AVERAGE MISS LATENCY: 1251.5 cycles
LLC TOTAL     ACCESS:    2201966  HIT:    1019480  MISS:    1182486
LLC LOAD      ACCESS:     198845  HIT:      18262  MISS:     180583
LLC RFO       ACCESS:     915632  HIT:      29057  MISS:     886575
LLC PREFETCH  ACCESS:     171733  HIT:      56457  MISS:     115276
LLC WRITEBACK ACCESS:     915747  HIT:     915704  MISS:         43
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1368.32 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      70801  ROW_BUFFER_MISS:    1111642
 DBUS AVG_CONGESTED_CYCLE:    3.99563
 WQ ROW_BUFFER_HIT:      25140  ROW_BUFFER_MISS:     861572  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 255.469
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

