SynaptiCAD VHDL/Verilog simulator rev. 45087.18563.
hdb: Note: Loaded unit `printtest' from library `work'.
elab: Note: Rebuilding simulation snapshot "printtest" because one of contained units: "printtest" is not up to date.
vpi_r: Note: PLI veriusertfs array loaded from library: `syncadverilogx.dll' using bootstrap: `register_syncad_tasks'
elab: Note: Elaborating...
elab: Note: Top-level "printtest".
elab: Note: Elaborate success. 0 error(s), 0 warning(s)
codegen: Note: Generating code...
elab: Note: Overwrote previous simulation snapshot named "printtest".
simgen: Note: Code generation success. 0 error(s), 0 warning(s)
simgen: Note: Loaded recent snapshot `printtest' from library `work'.
cpp_c: Note: C/C++ compilation started using: `MS Visual C++' compiler.
cpp_c: Note: C/C++ compilation success.
simx: Note: Simulator generation success.
