Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue May  9 02:38:07 2023
| Host         : 9S716V512033ZM6000009 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digilent_arty_timing_summary_routed.rpt -pb digilent_arty_timing_summary_routed.pb -rpx digilent_arty_timing_summary_routed.rpx -warn_on_violation
| Design       : digilent_arty
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           1           
SYNTH-10   Warning           Wide multiplier                                                                                        20          
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-18  Warning           Missing input or output delay                                                                          1           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           
XDCB-3     Warning           Same clock mentioned in multiple groups in the same set_clock_groups command                           1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                                                                      16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.212        0.000                      0                30992        0.021        0.000                      0                30992        0.264        0.000                       0                  7218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 16.667}       33.333          30.000          
  soc_crg_clkout1             {0.000 20.000}       40.000          25.000          
  soc_crg_clkout2             {0.000 4.167}        8.333           120.000         
  soc_crg_clkout3             {2.083 6.250}        8.333           120.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              7.792        0.000                      0                    7        0.216        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.212        0.000                      0                30971        0.021        0.000                      0                30971       15.417        0.000                       0                  7113  
  soc_crg_clkout1                                                                                                                                                              37.845        0.000                       0                     2  
  soc_crg_clkout2                                                                                                                                                               6.178        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               6.178        0.000                       0                     4  
  soc_crg_clkout4                   1.215        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           soc_crg_clkout0  clk100           
(none)                            soc_crg_clkout0  
(none)           soc_crg_clkout0  soc_crg_clkout0  
(none)                            soc_crg_clkout4  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                      soc_builder_basesoc_pll_fb                              
(none)                      soc_crg_clkout0                                         
(none)                      soc_crg_clkout1                                         
(none)                      soc_crg_clkout2                                         
(none)                      soc_crg_clkout3                                         
(none)                      soc_crg_clkout4                                         
(none)                                                  clk100                      
(none)                                                  soc_crg_clkout0             
(none)                                                  soc_crg_clkout2             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        7.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.518ns (34.466%)  route 0.985ns (65.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.239 - 10.000 ) 
    Source Clock Delay      (SCD):    8.408ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           2.221     8.408    soc_crg_clkin
    SLICE_X84Y71         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDCE (Prop_fdce_C_Q)         0.518     8.926 r  FDCE/Q
                         net (fo=1, routed)           0.985     9.911    soc_builder_basesoc_reset0
    SLICE_X76Y65         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    15.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    15.724 r  clk100_inst/O
                         net (fo=9, routed)           1.515    17.239    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.546    17.786    
                         clock uncertainty           -0.035    17.750    
    SLICE_X76Y65         FDCE (Setup_fdce_C_D)       -0.047    17.703    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.703    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  7.792    

Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.478ns (41.764%)  route 0.667ns (58.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.239 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.789     7.977    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDCE (Prop_fdce_C_Q)         0.478     8.455 r  FDCE_6/Q
                         net (fo=1, routed)           0.667     9.121    soc_builder_basesoc_reset6
    SLICE_X76Y65         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    15.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    15.724 r  clk100_inst/O
                         net (fo=9, routed)           1.515    17.239    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.737    17.977    
                         clock uncertainty           -0.035    17.941    
    SLICE_X76Y65         FDCE (Setup_fdce_C_D)       -0.190    17.751    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.751    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  8.630    

Slack (MET) :             8.770ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.518ns (45.044%)  route 0.632ns (54.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.239 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.789     7.977    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDCE (Prop_fdce_C_Q)         0.518     8.495 r  FDCE_2/Q
                         net (fo=1, routed)           0.632     9.127    soc_builder_basesoc_reset2
    SLICE_X76Y65         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    15.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    15.724 r  clk100_inst/O
                         net (fo=9, routed)           1.515    17.239    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.737    17.977    
                         clock uncertainty           -0.035    17.941    
    SLICE_X76Y65         FDCE (Setup_fdce_C_D)       -0.045    17.896    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.896    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  8.770    

Slack (MET) :             8.834ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.518ns (47.614%)  route 0.570ns (52.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.239 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.789     7.977    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDCE (Prop_fdce_C_Q)         0.518     8.495 r  FDCE_1/Q
                         net (fo=1, routed)           0.570     9.064    soc_builder_basesoc_reset1
    SLICE_X76Y65         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    15.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    15.724 r  clk100_inst/O
                         net (fo=9, routed)           1.515    17.239    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.737    17.977    
                         clock uncertainty           -0.035    17.941    
    SLICE_X76Y65         FDCE (Setup_fdce_C_D)       -0.043    17.898    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.898    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  8.834    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.239 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.789     7.977    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDCE (Prop_fdce_C_Q)         0.518     8.495 r  FDCE_3/Q
                         net (fo=1, routed)           0.519     9.014    soc_builder_basesoc_reset3
    SLICE_X76Y65         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    15.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    15.724 r  clk100_inst/O
                         net (fo=9, routed)           1.515    17.239    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.737    17.977    
                         clock uncertainty           -0.035    17.941    
    SLICE_X76Y65         FDCE (Setup_fdce_C_D)       -0.028    17.913    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.913    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.903ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.239 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.789     7.977    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDCE (Prop_fdce_C_Q)         0.478     8.455 r  FDCE_5/Q
                         net (fo=1, routed)           0.382     8.837    soc_builder_basesoc_reset5
    SLICE_X76Y65         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    15.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    15.724 r  clk100_inst/O
                         net (fo=9, routed)           1.515    17.239    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.737    17.977    
                         clock uncertainty           -0.035    17.941    
    SLICE_X76Y65         FDCE (Setup_fdce_C_D)       -0.201    17.740    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.740    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  8.903    

Slack (MET) :             9.099ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.518ns (60.941%)  route 0.332ns (39.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.239 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.789     7.977    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDCE (Prop_fdce_C_Q)         0.518     8.495 r  FDCE_4/Q
                         net (fo=1, routed)           0.332     8.827    soc_builder_basesoc_reset4
    SLICE_X76Y65         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    15.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    15.724 r  clk100_inst/O
                         net (fo=9, routed)           1.515    17.239    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.737    17.977    
                         clock uncertainty           -0.035    17.941    
    SLICE_X76Y65         FDCE (Setup_fdce_C_D)       -0.016    17.925    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.925    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                  9.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.721     2.540    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDCE (Prop_fdce_C_Q)         0.164     2.704 r  FDCE_4/Q
                         net (fo=1, routed)           0.112     2.816    soc_builder_basesoc_reset4
    SLICE_X76Y65         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.842     3.243    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.703     2.540    
    SLICE_X76Y65         FDCE (Hold_fdce_C_D)         0.060     2.600    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.721     2.540    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDCE (Prop_fdce_C_Q)         0.148     2.688 r  FDCE_5/Q
                         net (fo=1, routed)           0.119     2.807    soc_builder_basesoc_reset5
    SLICE_X76Y65         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.842     3.243    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.703     2.540    
    SLICE_X76Y65         FDCE (Hold_fdce_C_D)         0.000     2.540    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.721     2.540    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDCE (Prop_fdce_C_Q)         0.164     2.704 r  FDCE_3/Q
                         net (fo=1, routed)           0.170     2.874    soc_builder_basesoc_reset3
    SLICE_X76Y65         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.842     3.243    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.703     2.540    
    SLICE_X76Y65         FDCE (Hold_fdce_C_D)         0.063     2.603    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.439%)  route 0.197ns (54.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.721     2.540    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDCE (Prop_fdce_C_Q)         0.164     2.704 r  FDCE_1/Q
                         net (fo=1, routed)           0.197     2.901    soc_builder_basesoc_reset1
    SLICE_X76Y65         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.842     3.243    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.703     2.540    
    SLICE_X76Y65         FDCE (Hold_fdce_C_D)         0.076     2.616    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.002%)  route 0.246ns (59.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.721     2.540    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDCE (Prop_fdce_C_Q)         0.164     2.704 r  FDCE_2/Q
                         net (fo=1, routed)           0.246     2.950    soc_builder_basesoc_reset2
    SLICE_X76Y65         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.842     3.243    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.703     2.540    
    SLICE_X76Y65         FDCE (Hold_fdce_C_D)         0.076     2.616    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.137%)  route 0.251ns (62.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.721     2.540    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDCE (Prop_fdce_C_Q)         0.148     2.688 r  FDCE_6/Q
                         net (fo=1, routed)           0.251     2.938    soc_builder_basesoc_reset6
    SLICE_X76Y65         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.842     3.243    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.703     2.540    
    SLICE_X76Y65         FDCE (Hold_fdce_C_D)         0.010     2.550    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.164ns (26.887%)  route 0.446ns (73.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.925     2.744    soc_crg_clkin
    SLICE_X84Y71         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDCE (Prop_fdce_C_Q)         0.164     2.908 r  FDCE/Q
                         net (fo=1, routed)           0.446     3.354    soc_builder_basesoc_reset0
    SLICE_X76Y65         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.842     3.243    soc_crg_clkin
    SLICE_X76Y65         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.620     2.623    
    SLICE_X76Y65         FDCE (Hold_fdce_C_D)         0.075     2.698    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           3.354    
  -------------------------------------------------------------------
                         slack                                  0.656    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X84Y71    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y65    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y65    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y65    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y65    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y65    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y65    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y65    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X84Y71    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X84Y71    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y65    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y65    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y65    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y65    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y65    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y65    FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X84Y71    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X84Y71    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y65    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y65    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y65    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y65    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y65    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y65    FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.951ns  (logic 19.002ns (57.668%)  route 13.949ns (42.332%))
  Logic Levels:           50  (CARRY4=32 DSP48E1=3 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.697ns = ( 44.031 - 33.333 ) 
    Source Clock Delay      (SCD):    11.620ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.630    11.620    Cfu/CONV_1D/out
    SLICE_X50Y93         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.478    12.098 f  Cfu/CONV_1D/output_shift_reg[6]/Q
                         net (fo=4, routed)           0.692    12.790    Cfu/CONV_1D/QUANT/RDBP/Q[6]
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.295    13.085 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_85/O
                         net (fo=1, routed)           0.000    13.085    Cfu/CONV_1D/QUANT/RDBP/op1_i_85_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.486 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.486    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.600 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.600    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.714    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.889    14.717    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.124    14.841 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.407    15.248    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.372 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.433    15.805    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.929 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.971    16.900    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I4_O)        0.124    17.024 r  Cfu/CONV_1D/QUANT/op1_i_21/O
                         net (fo=2, routed)           0.694    17.718    Cfu/CONV_1D/QUANT/op1_i_21_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    21.569 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.571    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.284 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.286    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    24.804 r  Cfu/CONV_1D/QUANT/op1__2/P[10]
                         net (fo=2, routed)           1.557    26.361    Cfu/CONV_1D/QUANT/op1__2_n_95
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.148    26.509 r  Cfu/CONV_1D/QUANT/ad_r0_i_7/O
                         net (fo=2, routed)           0.857    27.366    Cfu/CONV_1D/QUANT/ad_r0_i_7_n_0
    SLICE_X58Y103        LUT4 (Prop_lut4_I0_O)        0.328    27.694 r  Cfu/CONV_1D/QUANT/ad_r0_i_10/O
                         net (fo=1, routed)           0.000    27.694    Cfu/CONV_1D/QUANT/ad_r0_i_10_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.272 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[2]
                         net (fo=3, routed)           0.826    29.098    Cfu/CONV_1D/QUANT/O[0]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.793    29.891 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          0.837    30.728    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X57Y96         LUT3 (Prop_lut3_I0_O)        0.332    31.060 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.060    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.610 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.610    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.724 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.724    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.838 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.838    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.952 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.953    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.067    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.181 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.181    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.295 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.295    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.608 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.980    33.588    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    33.894 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.894    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.426 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.426    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.540 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.540    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.654 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.654    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.768 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.001    34.768    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.990 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/O[0]
                         net (fo=2, routed)           0.656    35.646    Cfu/CONV_1D/QUANT/RDBP/threshold[16]
    SLICE_X60Y100        LUT3 (Prop_lut3_I0_O)        0.299    35.945 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5/O
                         net (fo=1, routed)           0.000    35.945    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.458 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.458    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.575 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.575    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.692 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.692    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.809 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.838    37.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    37.771 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.771    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.284 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.001    38.285    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.402    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.519 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.519    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.842 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.757    39.599    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.306    39.905 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.905    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.455 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.455    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.569 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.569    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.683 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.683    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.922 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[2]
                         net (fo=5, routed)           0.814    41.736    Cfu/CONV_1D/RDBP_ret_offseted[26]
    SLICE_X52Y104        LUT4 (Prop_lut4_I1_O)        0.302    42.038 r  Cfu/CONV_1D/ret[31]_i_27/O
                         net (fo=1, routed)           0.000    42.038    Cfu/CONV_1D/ret[31]_i_27_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.588 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.317    43.905    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X52Y100        LUT6 (Prop_lut6_I2_O)        0.124    44.029 r  Cfu/CONV_1D/ret[3]_i_2/O
                         net (fo=1, routed)           0.418    44.447    VexRiscv/ret_reg[4][1]
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.124    44.571 r  VexRiscv/ret[3]_i_1/O
                         net (fo=1, routed)           0.000    44.571    Cfu/CONV_1D/ret_reg[3]_0
    SLICE_X52Y99         FDRE                                         r  Cfu/CONV_1D/ret_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    38.957    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    39.057 r  clk100_inst/O
                         net (fo=9, routed)           1.379    40.436    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.519 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.437    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.528 r  BUFG/O
                         net (fo=7118, routed)        1.502    44.031    Cfu/CONV_1D/out
    SLICE_X52Y99         FDRE                                         r  Cfu/CONV_1D/ret_reg[3]/C
                         clock pessimism              0.803    44.833    
                         clock uncertainty           -0.080    44.753    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)        0.029    44.782    Cfu/CONV_1D/ret_reg[3]
  -------------------------------------------------------------------
                         required time                         44.782    
                         arrival time                         -44.571    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.939ns  (logic 19.002ns (57.688%)  route 13.937ns (42.312%))
  Logic Levels:           50  (CARRY4=32 DSP48E1=3 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.695ns = ( 44.028 - 33.333 ) 
    Source Clock Delay      (SCD):    11.620ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.630    11.620    Cfu/CONV_1D/out
    SLICE_X50Y93         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.478    12.098 f  Cfu/CONV_1D/output_shift_reg[6]/Q
                         net (fo=4, routed)           0.692    12.790    Cfu/CONV_1D/QUANT/RDBP/Q[6]
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.295    13.085 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_85/O
                         net (fo=1, routed)           0.000    13.085    Cfu/CONV_1D/QUANT/RDBP/op1_i_85_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.486 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.486    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.600 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.600    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.714    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.889    14.717    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.124    14.841 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.407    15.248    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.372 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.433    15.805    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.929 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.971    16.900    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I4_O)        0.124    17.024 r  Cfu/CONV_1D/QUANT/op1_i_21/O
                         net (fo=2, routed)           0.694    17.718    Cfu/CONV_1D/QUANT/op1_i_21_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    21.569 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.571    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.284 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.286    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    24.804 r  Cfu/CONV_1D/QUANT/op1__2/P[10]
                         net (fo=2, routed)           1.557    26.361    Cfu/CONV_1D/QUANT/op1__2_n_95
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.148    26.509 r  Cfu/CONV_1D/QUANT/ad_r0_i_7/O
                         net (fo=2, routed)           0.857    27.366    Cfu/CONV_1D/QUANT/ad_r0_i_7_n_0
    SLICE_X58Y103        LUT4 (Prop_lut4_I0_O)        0.328    27.694 r  Cfu/CONV_1D/QUANT/ad_r0_i_10/O
                         net (fo=1, routed)           0.000    27.694    Cfu/CONV_1D/QUANT/ad_r0_i_10_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.272 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[2]
                         net (fo=3, routed)           0.826    29.098    Cfu/CONV_1D/QUANT/O[0]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.793    29.891 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          0.837    30.728    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X57Y96         LUT3 (Prop_lut3_I0_O)        0.332    31.060 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.060    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.610 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.610    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.724 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.724    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.838 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.838    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.952 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.953    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.067    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.181 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.181    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.295 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.295    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.608 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.980    33.588    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    33.894 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.894    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.426 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.426    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.540 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.540    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.654 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.654    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.768 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.001    34.768    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.990 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/O[0]
                         net (fo=2, routed)           0.656    35.646    Cfu/CONV_1D/QUANT/RDBP/threshold[16]
    SLICE_X60Y100        LUT3 (Prop_lut3_I0_O)        0.299    35.945 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5/O
                         net (fo=1, routed)           0.000    35.945    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.458 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.458    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.575 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.575    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.692 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.692    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.809 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.838    37.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    37.771 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.771    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.284 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.001    38.285    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.402    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.519 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.519    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.842 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.757    39.599    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.306    39.905 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.905    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.455 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.455    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.569 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.569    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.683 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.683    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.922 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[2]
                         net (fo=5, routed)           0.814    41.736    Cfu/CONV_1D/RDBP_ret_offseted[26]
    SLICE_X52Y104        LUT4 (Prop_lut4_I1_O)        0.302    42.038 r  Cfu/CONV_1D/ret[31]_i_27/O
                         net (fo=1, routed)           0.000    42.038    Cfu/CONV_1D/ret[31]_i_27_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.588 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.224    43.812    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X50Y103        LUT6 (Prop_lut6_I2_O)        0.124    43.936 r  Cfu/CONV_1D/ret[4]_i_2/O
                         net (fo=1, routed)           0.499    44.435    VexRiscv/ret_reg[4][2]
    SLICE_X48Y103        LUT6 (Prop_lut6_I3_O)        0.124    44.559 r  VexRiscv/ret[4]_i_1/O
                         net (fo=1, routed)           0.000    44.559    Cfu/CONV_1D/ret_reg[4]_0
    SLICE_X48Y103        FDRE                                         r  Cfu/CONV_1D/ret_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    38.957    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    39.057 r  clk100_inst/O
                         net (fo=9, routed)           1.379    40.436    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.519 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.437    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.528 r  BUFG/O
                         net (fo=7118, routed)        1.500    44.028    Cfu/CONV_1D/out
    SLICE_X48Y103        FDRE                                         r  Cfu/CONV_1D/ret_reg[4]/C
                         clock pessimism              0.795    44.823    
                         clock uncertainty           -0.080    44.743    
    SLICE_X48Y103        FDRE (Setup_fdre_C_D)        0.031    44.774    Cfu/CONV_1D/ret_reg[4]
  -------------------------------------------------------------------
                         required time                         44.774    
                         arrival time                         -44.559    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.857ns  (logic 19.045ns (57.964%)  route 13.812ns (42.036%))
  Logic Levels:           51  (CARRY4=33 DSP48E1=3 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.695ns = ( 44.028 - 33.333 ) 
    Source Clock Delay      (SCD):    11.620ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.630    11.620    Cfu/CONV_1D/out
    SLICE_X50Y93         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.478    12.098 f  Cfu/CONV_1D/output_shift_reg[6]/Q
                         net (fo=4, routed)           0.692    12.790    Cfu/CONV_1D/QUANT/RDBP/Q[6]
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.295    13.085 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_85/O
                         net (fo=1, routed)           0.000    13.085    Cfu/CONV_1D/QUANT/RDBP/op1_i_85_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.486 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.486    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.600 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.600    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.714    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.889    14.717    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.124    14.841 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.407    15.248    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.372 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.433    15.805    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.929 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.971    16.900    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I4_O)        0.124    17.024 r  Cfu/CONV_1D/QUANT/op1_i_21/O
                         net (fo=2, routed)           0.694    17.718    Cfu/CONV_1D/QUANT/op1_i_21_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    21.569 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.571    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.284 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.286    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    24.804 r  Cfu/CONV_1D/QUANT/op1__2/P[10]
                         net (fo=2, routed)           1.557    26.361    Cfu/CONV_1D/QUANT/op1__2_n_95
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.148    26.509 r  Cfu/CONV_1D/QUANT/ad_r0_i_7/O
                         net (fo=2, routed)           0.857    27.366    Cfu/CONV_1D/QUANT/ad_r0_i_7_n_0
    SLICE_X58Y103        LUT4 (Prop_lut4_I0_O)        0.328    27.694 r  Cfu/CONV_1D/QUANT/ad_r0_i_10/O
                         net (fo=1, routed)           0.000    27.694    Cfu/CONV_1D/QUANT/ad_r0_i_10_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.272 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[2]
                         net (fo=3, routed)           0.826    29.098    Cfu/CONV_1D/QUANT/O[0]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.793    29.891 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          0.837    30.728    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X57Y96         LUT3 (Prop_lut3_I0_O)        0.332    31.060 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.060    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.610 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.610    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.724 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.724    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.838 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.838    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.952 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.953    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.067    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.181 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.181    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.295 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.295    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.608 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.980    33.588    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    33.894 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.894    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.426 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.426    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.540 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.540    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.654 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.654    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.768 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.001    34.768    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.990 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/O[0]
                         net (fo=2, routed)           0.656    35.646    Cfu/CONV_1D/QUANT/RDBP/threshold[16]
    SLICE_X60Y100        LUT3 (Prop_lut3_I0_O)        0.299    35.945 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5/O
                         net (fo=1, routed)           0.000    35.945    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.458 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.458    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.575 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.575    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.692 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.692    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.809 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.838    37.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    37.771 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.771    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.284 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.001    38.285    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.402    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.519 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.519    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.842 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.757    39.599    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.306    39.905 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.905    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.455 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.455    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.569 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.569    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.683 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.683    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.797 r  Cfu/CONV_1D/ret_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.797    Cfu/CONV_1D/QUANT/RDBP/ret_reg[31][0]
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.110 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[31]_i_10/O[3]
                         net (fo=5, routed)           0.871    41.980    Cfu/CONV_1D/RDBP_ret_offseted[31]
    SLICE_X53Y103        LUT4 (Prop_lut4_I3_O)        0.306    42.286 r  Cfu/CONV_1D/ret[31]_i_34/O
                         net (fo=1, routed)           0.000    42.286    Cfu/CONV_1D/ret[31]_i_34_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.687 r  Cfu/CONV_1D/ret_reg[31]_i_9/CO[3]
                         net (fo=32, routed)          1.036    43.723    Cfu/CONV_1D/p_0_in_0
    SLICE_X49Y103        LUT6 (Prop_lut6_I4_O)        0.124    43.847 r  Cfu/CONV_1D/ret[0]_i_2/O
                         net (fo=1, routed)           0.505    44.353    VexRiscv/ret_reg[4][0]
    SLICE_X48Y103        LUT6 (Prop_lut6_I1_O)        0.124    44.477 r  VexRiscv/ret[0]_i_1/O
                         net (fo=1, routed)           0.000    44.477    Cfu/CONV_1D/ret_reg[0]_0
    SLICE_X48Y103        FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    38.957    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    39.057 r  clk100_inst/O
                         net (fo=9, routed)           1.379    40.436    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.519 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.437    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.528 r  BUFG/O
                         net (fo=7118, routed)        1.500    44.028    Cfu/CONV_1D/out
    SLICE_X48Y103        FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/C
                         clock pessimism              0.795    44.823    
                         clock uncertainty           -0.080    44.743    
    SLICE_X48Y103        FDRE (Setup_fdre_C_D)        0.029    44.772    Cfu/CONV_1D/ret_reg[0]
  -------------------------------------------------------------------
                         required time                         44.772    
                         arrival time                         -44.477    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.613ns  (logic 18.878ns (57.884%)  route 13.735ns (42.116%))
  Logic Levels:           49  (CARRY4=32 DSP48E1=3 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.687ns = ( 44.020 - 33.333 ) 
    Source Clock Delay      (SCD):    11.620ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.630    11.620    Cfu/CONV_1D/out
    SLICE_X50Y93         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.478    12.098 f  Cfu/CONV_1D/output_shift_reg[6]/Q
                         net (fo=4, routed)           0.692    12.790    Cfu/CONV_1D/QUANT/RDBP/Q[6]
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.295    13.085 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_85/O
                         net (fo=1, routed)           0.000    13.085    Cfu/CONV_1D/QUANT/RDBP/op1_i_85_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.486 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.486    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.600 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.600    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.714    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.889    14.717    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.124    14.841 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.407    15.248    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.372 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.433    15.805    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.929 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.971    16.900    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I4_O)        0.124    17.024 r  Cfu/CONV_1D/QUANT/op1_i_21/O
                         net (fo=2, routed)           0.694    17.718    Cfu/CONV_1D/QUANT/op1_i_21_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    21.569 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.571    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.284 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.286    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    24.804 r  Cfu/CONV_1D/QUANT/op1__2/P[10]
                         net (fo=2, routed)           1.557    26.361    Cfu/CONV_1D/QUANT/op1__2_n_95
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.148    26.509 r  Cfu/CONV_1D/QUANT/ad_r0_i_7/O
                         net (fo=2, routed)           0.857    27.366    Cfu/CONV_1D/QUANT/ad_r0_i_7_n_0
    SLICE_X58Y103        LUT4 (Prop_lut4_I0_O)        0.328    27.694 r  Cfu/CONV_1D/QUANT/ad_r0_i_10/O
                         net (fo=1, routed)           0.000    27.694    Cfu/CONV_1D/QUANT/ad_r0_i_10_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.272 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[2]
                         net (fo=3, routed)           0.826    29.098    Cfu/CONV_1D/QUANT/O[0]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.793    29.891 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          0.837    30.728    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X57Y96         LUT3 (Prop_lut3_I0_O)        0.332    31.060 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.060    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.610 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.610    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.724 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.724    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.838 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.838    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.952 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.953    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.067    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.181 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.181    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.295 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.295    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.608 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.980    33.588    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    33.894 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.894    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.426 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.426    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.540 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.540    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.654 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.654    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.768 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.001    34.768    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.990 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/O[0]
                         net (fo=2, routed)           0.656    35.646    Cfu/CONV_1D/QUANT/RDBP/threshold[16]
    SLICE_X60Y100        LUT3 (Prop_lut3_I0_O)        0.299    35.945 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5/O
                         net (fo=1, routed)           0.000    35.945    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.458 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.458    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.575 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.575    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.692 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.692    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.809 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.838    37.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    37.771 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.771    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.284 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.001    38.285    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.402    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.519 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.519    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.842 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.757    39.599    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.306    39.905 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.905    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.455 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.455    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.569 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.569    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.683 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.683    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.922 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[2]
                         net (fo=5, routed)           0.814    41.736    Cfu/CONV_1D/RDBP_ret_offseted[26]
    SLICE_X52Y104        LUT4 (Prop_lut4_I1_O)        0.302    42.038 r  Cfu/CONV_1D/ret[31]_i_27/O
                         net (fo=1, routed)           0.000    42.038    Cfu/CONV_1D/ret[31]_i_27_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.588 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.522    44.109    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X52Y100        LUT6 (Prop_lut6_I2_O)        0.124    44.233 r  Cfu/CONV_1D/ret[2]_i_1/O
                         net (fo=1, routed)           0.000    44.233    Cfu/CONV_1D/quanted_acc[2]
    SLICE_X52Y100        FDRE                                         r  Cfu/CONV_1D/ret_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    38.957    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    39.057 r  clk100_inst/O
                         net (fo=9, routed)           1.379    40.436    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.519 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.437    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.528 r  BUFG/O
                         net (fo=7118, routed)        1.492    44.020    Cfu/CONV_1D/out
    SLICE_X52Y100        FDRE                                         r  Cfu/CONV_1D/ret_reg[2]/C
                         clock pessimism              0.795    44.815    
                         clock uncertainty           -0.080    44.735    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)        0.029    44.764    Cfu/CONV_1D/ret_reg[2]
  -------------------------------------------------------------------
                         required time                         44.764    
                         arrival time                         -44.233    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.429ns  (logic 18.878ns (58.214%)  route 13.551ns (41.786%))
  Logic Levels:           49  (CARRY4=32 DSP48E1=3 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.687ns = ( 44.020 - 33.333 ) 
    Source Clock Delay      (SCD):    11.620ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.630    11.620    Cfu/CONV_1D/out
    SLICE_X50Y93         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.478    12.098 f  Cfu/CONV_1D/output_shift_reg[6]/Q
                         net (fo=4, routed)           0.692    12.790    Cfu/CONV_1D/QUANT/RDBP/Q[6]
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.295    13.085 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_85/O
                         net (fo=1, routed)           0.000    13.085    Cfu/CONV_1D/QUANT/RDBP/op1_i_85_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.486 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.486    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.600 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.600    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.714    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.889    14.717    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.124    14.841 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.407    15.248    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.372 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.433    15.805    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.929 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.971    16.900    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I4_O)        0.124    17.024 r  Cfu/CONV_1D/QUANT/op1_i_21/O
                         net (fo=2, routed)           0.694    17.718    Cfu/CONV_1D/QUANT/op1_i_21_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    21.569 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.571    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.284 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.286    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    24.804 r  Cfu/CONV_1D/QUANT/op1__2/P[10]
                         net (fo=2, routed)           1.557    26.361    Cfu/CONV_1D/QUANT/op1__2_n_95
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.148    26.509 r  Cfu/CONV_1D/QUANT/ad_r0_i_7/O
                         net (fo=2, routed)           0.857    27.366    Cfu/CONV_1D/QUANT/ad_r0_i_7_n_0
    SLICE_X58Y103        LUT4 (Prop_lut4_I0_O)        0.328    27.694 r  Cfu/CONV_1D/QUANT/ad_r0_i_10/O
                         net (fo=1, routed)           0.000    27.694    Cfu/CONV_1D/QUANT/ad_r0_i_10_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.272 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[2]
                         net (fo=3, routed)           0.826    29.098    Cfu/CONV_1D/QUANT/O[0]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.793    29.891 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          0.837    30.728    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X57Y96         LUT3 (Prop_lut3_I0_O)        0.332    31.060 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.060    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.610 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.610    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.724 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.724    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.838 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.838    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.952 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.953    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.067    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.181 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.181    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.295 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.295    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.608 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.980    33.588    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    33.894 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.894    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.426 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.426    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.540 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.540    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.654 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.654    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.768 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.001    34.768    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.990 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/O[0]
                         net (fo=2, routed)           0.656    35.646    Cfu/CONV_1D/QUANT/RDBP/threshold[16]
    SLICE_X60Y100        LUT3 (Prop_lut3_I0_O)        0.299    35.945 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5/O
                         net (fo=1, routed)           0.000    35.945    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.458 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.458    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.575 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.575    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.692 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.692    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.809 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.838    37.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    37.771 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.771    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.284 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.001    38.285    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.402    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.519 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.519    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.842 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.757    39.599    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.306    39.905 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.905    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.455 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.455    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.569 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.569    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.683 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.683    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.922 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[2]
                         net (fo=5, routed)           0.814    41.736    Cfu/CONV_1D/RDBP_ret_offseted[26]
    SLICE_X52Y104        LUT4 (Prop_lut4_I1_O)        0.302    42.038 r  Cfu/CONV_1D/ret[31]_i_27/O
                         net (fo=1, routed)           0.000    42.038    Cfu/CONV_1D/ret[31]_i_27_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.588 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.337    43.925    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X52Y100        LUT6 (Prop_lut6_I2_O)        0.124    44.049 r  Cfu/CONV_1D/ret[6]_i_1/O
                         net (fo=1, routed)           0.000    44.049    Cfu/CONV_1D/quanted_acc[6]
    SLICE_X52Y100        FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    38.957    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    39.057 r  clk100_inst/O
                         net (fo=9, routed)           1.379    40.436    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.519 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.437    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.528 r  BUFG/O
                         net (fo=7118, routed)        1.492    44.020    Cfu/CONV_1D/out
    SLICE_X52Y100        FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/C
                         clock pessimism              0.795    44.815    
                         clock uncertainty           -0.080    44.735    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)        0.031    44.766    Cfu/CONV_1D/ret_reg[6]
  -------------------------------------------------------------------
                         required time                         44.766    
                         arrival time                         -44.049    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.422ns  (logic 18.878ns (58.225%)  route 13.544ns (41.775%))
  Logic Levels:           49  (CARRY4=32 DSP48E1=3 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.687ns = ( 44.020 - 33.333 ) 
    Source Clock Delay      (SCD):    11.620ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.630    11.620    Cfu/CONV_1D/out
    SLICE_X50Y93         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.478    12.098 f  Cfu/CONV_1D/output_shift_reg[6]/Q
                         net (fo=4, routed)           0.692    12.790    Cfu/CONV_1D/QUANT/RDBP/Q[6]
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.295    13.085 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_85/O
                         net (fo=1, routed)           0.000    13.085    Cfu/CONV_1D/QUANT/RDBP/op1_i_85_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.486 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.486    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.600 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.600    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.714    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.889    14.717    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.124    14.841 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.407    15.248    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.372 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.433    15.805    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.929 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.971    16.900    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I4_O)        0.124    17.024 r  Cfu/CONV_1D/QUANT/op1_i_21/O
                         net (fo=2, routed)           0.694    17.718    Cfu/CONV_1D/QUANT/op1_i_21_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    21.569 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.571    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.284 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.286    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    24.804 r  Cfu/CONV_1D/QUANT/op1__2/P[10]
                         net (fo=2, routed)           1.557    26.361    Cfu/CONV_1D/QUANT/op1__2_n_95
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.148    26.509 r  Cfu/CONV_1D/QUANT/ad_r0_i_7/O
                         net (fo=2, routed)           0.857    27.366    Cfu/CONV_1D/QUANT/ad_r0_i_7_n_0
    SLICE_X58Y103        LUT4 (Prop_lut4_I0_O)        0.328    27.694 r  Cfu/CONV_1D/QUANT/ad_r0_i_10/O
                         net (fo=1, routed)           0.000    27.694    Cfu/CONV_1D/QUANT/ad_r0_i_10_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.272 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[2]
                         net (fo=3, routed)           0.826    29.098    Cfu/CONV_1D/QUANT/O[0]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.793    29.891 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          0.837    30.728    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X57Y96         LUT3 (Prop_lut3_I0_O)        0.332    31.060 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.060    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.610 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.610    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.724 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.724    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.838 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.838    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.952 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.953    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.067    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.181 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.181    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.295 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.295    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.608 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.980    33.588    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    33.894 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.894    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.426 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.426    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.540 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.540    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.654 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.654    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.768 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.001    34.768    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.990 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/O[0]
                         net (fo=2, routed)           0.656    35.646    Cfu/CONV_1D/QUANT/RDBP/threshold[16]
    SLICE_X60Y100        LUT3 (Prop_lut3_I0_O)        0.299    35.945 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5/O
                         net (fo=1, routed)           0.000    35.945    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.458 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.458    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.575 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.575    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.692 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.692    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.809 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.838    37.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    37.771 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.771    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.284 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.001    38.285    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.402    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.519 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.519    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.842 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.757    39.599    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.306    39.905 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.905    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.455 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.455    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.569 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.569    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.683 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.683    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.922 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[2]
                         net (fo=5, routed)           0.814    41.736    Cfu/CONV_1D/RDBP_ret_offseted[26]
    SLICE_X52Y104        LUT4 (Prop_lut4_I1_O)        0.302    42.038 r  Cfu/CONV_1D/ret[31]_i_27/O
                         net (fo=1, routed)           0.000    42.038    Cfu/CONV_1D/ret[31]_i_27_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.588 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.331    43.918    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X52Y100        LUT6 (Prop_lut6_I2_O)        0.124    44.042 r  Cfu/CONV_1D/ret[7]_i_1/O
                         net (fo=1, routed)           0.000    44.042    Cfu/CONV_1D/quanted_acc[7]
    SLICE_X52Y100        FDRE                                         r  Cfu/CONV_1D/ret_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    38.957    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    39.057 r  clk100_inst/O
                         net (fo=9, routed)           1.379    40.436    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.519 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.437    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.528 r  BUFG/O
                         net (fo=7118, routed)        1.492    44.020    Cfu/CONV_1D/out
    SLICE_X52Y100        FDRE                                         r  Cfu/CONV_1D/ret_reg[7]/C
                         clock pessimism              0.795    44.815    
                         clock uncertainty           -0.080    44.735    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)        0.031    44.766    Cfu/CONV_1D/ret_reg[7]
  -------------------------------------------------------------------
                         required time                         44.766    
                         arrival time                         -44.042    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.462ns  (logic 18.878ns (58.154%)  route 13.584ns (41.846%))
  Logic Levels:           49  (CARRY4=32 DSP48E1=3 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.694ns = ( 44.027 - 33.333 ) 
    Source Clock Delay      (SCD):    11.620ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.630    11.620    Cfu/CONV_1D/out
    SLICE_X50Y93         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.478    12.098 f  Cfu/CONV_1D/output_shift_reg[6]/Q
                         net (fo=4, routed)           0.692    12.790    Cfu/CONV_1D/QUANT/RDBP/Q[6]
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.295    13.085 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_85/O
                         net (fo=1, routed)           0.000    13.085    Cfu/CONV_1D/QUANT/RDBP/op1_i_85_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.486 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.486    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.600 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.600    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.714    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.889    14.717    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.124    14.841 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.407    15.248    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.372 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.433    15.805    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.929 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.971    16.900    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I4_O)        0.124    17.024 r  Cfu/CONV_1D/QUANT/op1_i_21/O
                         net (fo=2, routed)           0.694    17.718    Cfu/CONV_1D/QUANT/op1_i_21_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    21.569 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.571    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.284 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.286    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    24.804 r  Cfu/CONV_1D/QUANT/op1__2/P[10]
                         net (fo=2, routed)           1.557    26.361    Cfu/CONV_1D/QUANT/op1__2_n_95
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.148    26.509 r  Cfu/CONV_1D/QUANT/ad_r0_i_7/O
                         net (fo=2, routed)           0.857    27.366    Cfu/CONV_1D/QUANT/ad_r0_i_7_n_0
    SLICE_X58Y103        LUT4 (Prop_lut4_I0_O)        0.328    27.694 r  Cfu/CONV_1D/QUANT/ad_r0_i_10/O
                         net (fo=1, routed)           0.000    27.694    Cfu/CONV_1D/QUANT/ad_r0_i_10_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.272 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[2]
                         net (fo=3, routed)           0.826    29.098    Cfu/CONV_1D/QUANT/O[0]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.793    29.891 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          0.837    30.728    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X57Y96         LUT3 (Prop_lut3_I0_O)        0.332    31.060 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.060    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.610 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.610    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.724 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.724    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.838 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.838    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.952 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.953    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.067    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.181 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.181    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.295 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.295    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.608 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.980    33.588    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    33.894 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.894    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.426 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.426    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.540 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.540    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.654 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.654    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.768 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.001    34.768    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.990 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/O[0]
                         net (fo=2, routed)           0.656    35.646    Cfu/CONV_1D/QUANT/RDBP/threshold[16]
    SLICE_X60Y100        LUT3 (Prop_lut3_I0_O)        0.299    35.945 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5/O
                         net (fo=1, routed)           0.000    35.945    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.458 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.458    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.575 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.575    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.692 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.692    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.809 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.838    37.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    37.771 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.771    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.284 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.001    38.285    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.402    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.519 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.519    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.842 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.757    39.599    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.306    39.905 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.905    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.455 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.455    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.569 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.569    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.683 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.683    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.922 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[2]
                         net (fo=5, routed)           0.814    41.736    Cfu/CONV_1D/RDBP_ret_offseted[26]
    SLICE_X52Y104        LUT4 (Prop_lut4_I1_O)        0.302    42.038 r  Cfu/CONV_1D/ret[31]_i_27/O
                         net (fo=1, routed)           0.000    42.038    Cfu/CONV_1D/ret[31]_i_27_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.588 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.370    43.958    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X50Y101        LUT6 (Prop_lut6_I2_O)        0.124    44.082 r  Cfu/CONV_1D/ret[14]_i_1/O
                         net (fo=1, routed)           0.000    44.082    Cfu/CONV_1D/quanted_acc[14]
    SLICE_X50Y101        FDRE                                         r  Cfu/CONV_1D/ret_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    38.957    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    39.057 r  clk100_inst/O
                         net (fo=9, routed)           1.379    40.436    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.519 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.437    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.528 r  BUFG/O
                         net (fo=7118, routed)        1.499    44.027    Cfu/CONV_1D/out
    SLICE_X50Y101        FDRE                                         r  Cfu/CONV_1D/ret_reg[14]/C
                         clock pessimism              0.795    44.822    
                         clock uncertainty           -0.080    44.742    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.077    44.819    Cfu/CONV_1D/ret_reg[14]
  -------------------------------------------------------------------
                         required time                         44.819    
                         arrival time                         -44.082    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.432ns  (logic 18.878ns (58.207%)  route 13.554ns (41.793%))
  Logic Levels:           49  (CARRY4=32 DSP48E1=3 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.694ns = ( 44.027 - 33.333 ) 
    Source Clock Delay      (SCD):    11.620ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.630    11.620    Cfu/CONV_1D/out
    SLICE_X50Y93         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.478    12.098 f  Cfu/CONV_1D/output_shift_reg[6]/Q
                         net (fo=4, routed)           0.692    12.790    Cfu/CONV_1D/QUANT/RDBP/Q[6]
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.295    13.085 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_85/O
                         net (fo=1, routed)           0.000    13.085    Cfu/CONV_1D/QUANT/RDBP/op1_i_85_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.486 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.486    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.600 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.600    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.714    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.889    14.717    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.124    14.841 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.407    15.248    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.372 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.433    15.805    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.929 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.971    16.900    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I4_O)        0.124    17.024 r  Cfu/CONV_1D/QUANT/op1_i_21/O
                         net (fo=2, routed)           0.694    17.718    Cfu/CONV_1D/QUANT/op1_i_21_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    21.569 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.571    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.284 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.286    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    24.804 r  Cfu/CONV_1D/QUANT/op1__2/P[10]
                         net (fo=2, routed)           1.557    26.361    Cfu/CONV_1D/QUANT/op1__2_n_95
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.148    26.509 r  Cfu/CONV_1D/QUANT/ad_r0_i_7/O
                         net (fo=2, routed)           0.857    27.366    Cfu/CONV_1D/QUANT/ad_r0_i_7_n_0
    SLICE_X58Y103        LUT4 (Prop_lut4_I0_O)        0.328    27.694 r  Cfu/CONV_1D/QUANT/ad_r0_i_10/O
                         net (fo=1, routed)           0.000    27.694    Cfu/CONV_1D/QUANT/ad_r0_i_10_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.272 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[2]
                         net (fo=3, routed)           0.826    29.098    Cfu/CONV_1D/QUANT/O[0]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.793    29.891 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          0.837    30.728    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X57Y96         LUT3 (Prop_lut3_I0_O)        0.332    31.060 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.060    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.610 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.610    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.724 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.724    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.838 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.838    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.952 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.953    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.067    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.181 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.181    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.295 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.295    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.608 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.980    33.588    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    33.894 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.894    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.426 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.426    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.540 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.540    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.654 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.654    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.768 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.001    34.768    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.990 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/O[0]
                         net (fo=2, routed)           0.656    35.646    Cfu/CONV_1D/QUANT/RDBP/threshold[16]
    SLICE_X60Y100        LUT3 (Prop_lut3_I0_O)        0.299    35.945 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5/O
                         net (fo=1, routed)           0.000    35.945    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.458 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.458    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.575 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.575    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.692 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.692    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.809 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.838    37.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    37.771 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.771    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.284 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.001    38.285    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.402    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.519 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.519    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.842 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.757    39.599    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.306    39.905 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.905    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.455 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.455    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.569 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.569    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.683 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.683    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.922 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[2]
                         net (fo=5, routed)           0.814    41.736    Cfu/CONV_1D/RDBP_ret_offseted[26]
    SLICE_X52Y104        LUT4 (Prop_lut4_I1_O)        0.302    42.038 r  Cfu/CONV_1D/ret[31]_i_27/O
                         net (fo=1, routed)           0.000    42.038    Cfu/CONV_1D/ret[31]_i_27_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.588 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.341    43.928    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X50Y101        LUT6 (Prop_lut6_I2_O)        0.124    44.052 r  Cfu/CONV_1D/ret[8]_i_1/O
                         net (fo=1, routed)           0.000    44.052    Cfu/CONV_1D/quanted_acc[8]
    SLICE_X50Y101        FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    38.957    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    39.057 r  clk100_inst/O
                         net (fo=9, routed)           1.379    40.436    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.519 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.437    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.528 r  BUFG/O
                         net (fo=7118, routed)        1.499    44.027    Cfu/CONV_1D/out
    SLICE_X50Y101        FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/C
                         clock pessimism              0.795    44.822    
                         clock uncertainty           -0.080    44.742    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.079    44.821    Cfu/CONV_1D/ret_reg[8]
  -------------------------------------------------------------------
                         required time                         44.821    
                         arrival time                         -44.052    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.428ns  (logic 18.878ns (58.215%)  route 13.550ns (41.785%))
  Logic Levels:           49  (CARRY4=32 DSP48E1=3 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.694ns = ( 44.027 - 33.333 ) 
    Source Clock Delay      (SCD):    11.620ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.630    11.620    Cfu/CONV_1D/out
    SLICE_X50Y93         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.478    12.098 f  Cfu/CONV_1D/output_shift_reg[6]/Q
                         net (fo=4, routed)           0.692    12.790    Cfu/CONV_1D/QUANT/RDBP/Q[6]
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.295    13.085 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_85/O
                         net (fo=1, routed)           0.000    13.085    Cfu/CONV_1D/QUANT/RDBP/op1_i_85_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.486 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.486    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.600 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.600    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.714    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.889    14.717    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.124    14.841 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.407    15.248    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.372 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.433    15.805    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.929 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.971    16.900    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I4_O)        0.124    17.024 r  Cfu/CONV_1D/QUANT/op1_i_21/O
                         net (fo=2, routed)           0.694    17.718    Cfu/CONV_1D/QUANT/op1_i_21_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    21.569 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.571    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.284 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.286    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    24.804 r  Cfu/CONV_1D/QUANT/op1__2/P[10]
                         net (fo=2, routed)           1.557    26.361    Cfu/CONV_1D/QUANT/op1__2_n_95
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.148    26.509 r  Cfu/CONV_1D/QUANT/ad_r0_i_7/O
                         net (fo=2, routed)           0.857    27.366    Cfu/CONV_1D/QUANT/ad_r0_i_7_n_0
    SLICE_X58Y103        LUT4 (Prop_lut4_I0_O)        0.328    27.694 r  Cfu/CONV_1D/QUANT/ad_r0_i_10/O
                         net (fo=1, routed)           0.000    27.694    Cfu/CONV_1D/QUANT/ad_r0_i_10_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.272 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[2]
                         net (fo=3, routed)           0.826    29.098    Cfu/CONV_1D/QUANT/O[0]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.793    29.891 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          0.837    30.728    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X57Y96         LUT3 (Prop_lut3_I0_O)        0.332    31.060 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.060    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.610 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.610    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.724 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.724    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.838 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.838    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.952 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.953    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.067    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.181 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.181    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.295 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.295    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.608 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.980    33.588    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    33.894 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.894    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.426 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.426    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.540 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.540    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.654 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.654    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.768 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.001    34.768    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.990 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/O[0]
                         net (fo=2, routed)           0.656    35.646    Cfu/CONV_1D/QUANT/RDBP/threshold[16]
    SLICE_X60Y100        LUT3 (Prop_lut3_I0_O)        0.299    35.945 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5/O
                         net (fo=1, routed)           0.000    35.945    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.458 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.458    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.575 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.575    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.692 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.692    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.809 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.838    37.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    37.771 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.771    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.284 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.001    38.285    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.402    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.519 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.519    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.842 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.757    39.599    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.306    39.905 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.905    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.455 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.455    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.569 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.569    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.683 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.683    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.922 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[2]
                         net (fo=5, routed)           0.814    41.736    Cfu/CONV_1D/RDBP_ret_offseted[26]
    SLICE_X52Y104        LUT4 (Prop_lut4_I1_O)        0.302    42.038 r  Cfu/CONV_1D/ret[31]_i_27/O
                         net (fo=1, routed)           0.000    42.038    Cfu/CONV_1D/ret[31]_i_27_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.588 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.337    43.924    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X50Y101        LUT6 (Prop_lut6_I2_O)        0.124    44.048 r  Cfu/CONV_1D/ret[5]_i_1/O
                         net (fo=1, routed)           0.000    44.048    Cfu/CONV_1D/quanted_acc[5]
    SLICE_X50Y101        FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    38.957    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    39.057 r  clk100_inst/O
                         net (fo=9, routed)           1.379    40.436    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.519 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.437    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.528 r  BUFG/O
                         net (fo=7118, routed)        1.499    44.027    Cfu/CONV_1D/out
    SLICE_X50Y101        FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/C
                         clock pessimism              0.795    44.822    
                         clock uncertainty           -0.080    44.742    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.079    44.821    Cfu/CONV_1D/ret_reg[5]
  -------------------------------------------------------------------
                         required time                         44.821    
                         arrival time                         -44.048    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.337ns  (logic 18.921ns (58.513%)  route 13.416ns (41.487%))
  Logic Levels:           50  (CARRY4=33 DSP48E1=3 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.693ns = ( 44.026 - 33.333 ) 
    Source Clock Delay      (SCD):    11.620ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.630    11.620    Cfu/CONV_1D/out
    SLICE_X50Y93         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.478    12.098 f  Cfu/CONV_1D/output_shift_reg[6]/Q
                         net (fo=4, routed)           0.692    12.790    Cfu/CONV_1D/QUANT/RDBP/Q[6]
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.295    13.085 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_85/O
                         net (fo=1, routed)           0.000    13.085    Cfu/CONV_1D/QUANT/RDBP/op1_i_85_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.486 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.486    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.600 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.600    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.714    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         0.889    14.717    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.124    14.841 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.407    15.248    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.372 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.433    15.805    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.929 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.971    16.900    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I4_O)        0.124    17.024 r  Cfu/CONV_1D/QUANT/op1_i_21/O
                         net (fo=2, routed)           0.694    17.718    Cfu/CONV_1D/QUANT/op1_i_21_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    21.569 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.571    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.284 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.286    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    24.804 r  Cfu/CONV_1D/QUANT/op1__2/P[10]
                         net (fo=2, routed)           1.557    26.361    Cfu/CONV_1D/QUANT/op1__2_n_95
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.148    26.509 r  Cfu/CONV_1D/QUANT/ad_r0_i_7/O
                         net (fo=2, routed)           0.857    27.366    Cfu/CONV_1D/QUANT/ad_r0_i_7_n_0
    SLICE_X58Y103        LUT4 (Prop_lut4_I0_O)        0.328    27.694 r  Cfu/CONV_1D/QUANT/ad_r0_i_10/O
                         net (fo=1, routed)           0.000    27.694    Cfu/CONV_1D/QUANT/ad_r0_i_10_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.272 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[2]
                         net (fo=3, routed)           0.826    29.098    Cfu/CONV_1D/QUANT/O[0]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.793    29.891 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_12/CO[1]
                         net (fo=32, routed)          0.837    30.728    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X57Y96         LUT3 (Prop_lut3_I0_O)        0.332    31.060 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.060    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.610 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.610    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.724 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.724    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.838 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.838    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.952 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.953    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.067    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.181 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.181    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.295 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.295    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.608 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.980    33.588    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    33.894 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.894    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.426 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.426    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.540 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.540    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.654 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.654    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.768 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.001    34.768    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.990 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/O[0]
                         net (fo=2, routed)           0.656    35.646    Cfu/CONV_1D/QUANT/RDBP/threshold[16]
    SLICE_X60Y100        LUT3 (Prop_lut3_I0_O)        0.299    35.945 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5/O
                         net (fo=1, routed)           0.000    35.945    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_5_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.458 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.458    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.575 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.575    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.692 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.692    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.809 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.838    37.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    37.771 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.771    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.284 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.001    38.285    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.402 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.402    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.519 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.519    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.842 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.757    39.599    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.306    39.905 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.905    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.455 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.455    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.569 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.569    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.683 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.683    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.797 r  Cfu/CONV_1D/ret_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.797    Cfu/CONV_1D/QUANT/RDBP/ret_reg[31][0]
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.110 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[31]_i_10/O[3]
                         net (fo=5, routed)           0.871    41.980    Cfu/CONV_1D/RDBP_ret_offseted[31]
    SLICE_X53Y103        LUT4 (Prop_lut4_I3_O)        0.306    42.286 r  Cfu/CONV_1D/ret[31]_i_34/O
                         net (fo=1, routed)           0.000    42.286    Cfu/CONV_1D/ret[31]_i_34_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.687 r  Cfu/CONV_1D/ret_reg[31]_i_9/CO[3]
                         net (fo=32, routed)          1.145    43.833    Cfu/CONV_1D/p_0_in_0
    SLICE_X50Y104        LUT6 (Prop_lut6_I4_O)        0.124    43.957 r  Cfu/CONV_1D/ret[31]_i_3/O
                         net (fo=1, routed)           0.000    43.957    Cfu/CONV_1D/quanted_acc[31]
    SLICE_X50Y104        FDRE                                         r  Cfu/CONV_1D/ret_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    38.957    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    39.057 r  clk100_inst/O
                         net (fo=9, routed)           1.379    40.436    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.519 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.437    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.528 r  BUFG/O
                         net (fo=7118, routed)        1.498    44.026    Cfu/CONV_1D/out
    SLICE_X50Y104        FDRE                                         r  Cfu/CONV_1D/ret_reg[31]/C
                         clock pessimism              0.795    44.821    
                         clock uncertainty           -0.080    44.741    
    SLICE_X50Y104        FDRE (Setup_fdre_C_D)        0.079    44.820    Cfu/CONV_1D/ret_reg[31]
  -------------------------------------------------------------------
                         required time                         44.820    
                         arrival time                         -43.957    
  -------------------------------------------------------------------
                         slack                                  0.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.488%)  route 0.216ns (60.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.557     3.826    VexRiscv/out
    SLICE_X53Y66         FDRE                                         r  VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141     3.967 r  VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_reg/Q
                         net (fo=1, routed)           0.216     4.183    VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE
    SLICE_X49Y66         FDRE                                         r  VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG/O
                         net (fo=7118, routed)        0.828     4.839    VexRiscv/out
    SLICE_X49Y66         FDRE                                         r  VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_reg/C
                         clock pessimism             -0.747     4.092    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.070     4.162    VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_reg
  -------------------------------------------------------------------
                         required time                         -4.162    
                         arrival time                           4.183    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine2_trascon_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_basesoc_sdram_bankmachine2_trascon_count_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.464%)  route 0.175ns (48.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    3.902ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.633     3.902    sys_clk
    SLICE_X65Y49         FDRE                                         r  soc_basesoc_sdram_bankmachine2_trascon_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     4.043 r  soc_basesoc_sdram_bankmachine2_trascon_ready_reg/Q
                         net (fo=7, routed)           0.175     4.219    soc_basesoc_sdram_bankmachine2_trascon_ready
    SLICE_X66Y50         LUT4 (Prop_lut4_I2_O)        0.045     4.264 r  soc_basesoc_sdram_bankmachine2_trascon_count_i_1/O
                         net (fo=1, routed)           0.000     4.264    soc_basesoc_sdram_bankmachine2_trascon_count_i_1_n_0
    SLICE_X66Y50         FDRE                                         r  soc_basesoc_sdram_bankmachine2_trascon_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG/O
                         net (fo=7118, routed)        0.839     4.850    sys_clk
    SLICE_X66Y50         FDRE                                         r  soc_basesoc_sdram_bankmachine2_trascon_count_reg/C
                         clock pessimism             -0.747     4.103    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.120     4.223    soc_basesoc_sdram_bankmachine2_trascon_count_reg
  -------------------------------------------------------------------
                         required time                         -4.223    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Cfu/CONV_1D/QUANT/bc_plus_ad_r_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/QUANT/ab64_r_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.252ns (55.471%)  route 0.202ns (44.529%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.591     3.860    Cfu/CONV_1D/QUANT/out
    SLICE_X73Y106        FDRE                                         r  Cfu/CONV_1D/QUANT/bc_plus_ad_r_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDRE (Prop_fdre_C_Q)         0.141     4.001 r  Cfu/CONV_1D/QUANT/bc_plus_ad_r_reg[41]/Q
                         net (fo=1, routed)           0.202     4.203    Cfu/CONV_1D/QUANT/bc_plus_ad_r[41]
    SLICE_X74Y99         LUT2 (Prop_lut2_I1_O)        0.045     4.248 r  Cfu/CONV_1D/QUANT/ab64_r[43]_i_4/O
                         net (fo=1, routed)           0.000     4.248    Cfu/CONV_1D/QUANT/ab64_r[43]_i_4_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     4.314 r  Cfu/CONV_1D/QUANT/ab64_r_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.314    Cfu/CONV_1D/QUANT/ab64_r0[41]
    SLICE_X74Y99         FDRE                                         r  Cfu/CONV_1D/QUANT/ab64_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG/O
                         net (fo=7118, routed)        0.869     4.880    Cfu/CONV_1D/QUANT/out
    SLICE_X74Y99         FDRE                                         r  Cfu/CONV_1D/QUANT/ab64_r_reg[41]/C
                         clock pessimism             -0.742     4.138    
    SLICE_X74Y99         FDRE (Hold_fdre_C_D)         0.134     4.272    Cfu/CONV_1D/QUANT/ab64_r_reg[41]
  -------------------------------------------------------------------
                         required time                         -4.272    
                         arrival time                           4.314    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Cfu/CONV_1D/QUANT/bc_plus_ad_r_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/QUANT/ab64_r_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.252ns (55.430%)  route 0.203ns (44.570%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.591     3.860    Cfu/CONV_1D/QUANT/out
    SLICE_X73Y104        FDRE                                         r  Cfu/CONV_1D/QUANT/bc_plus_ad_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y104        FDRE (Prop_fdre_C_Q)         0.141     4.001 r  Cfu/CONV_1D/QUANT/bc_plus_ad_r_reg[33]/Q
                         net (fo=1, routed)           0.203     4.204    Cfu/CONV_1D/QUANT/bc_plus_ad_r[33]
    SLICE_X74Y97         LUT2 (Prop_lut2_I1_O)        0.045     4.249 r  Cfu/CONV_1D/QUANT/ab64_r[35]_i_4/O
                         net (fo=1, routed)           0.000     4.249    Cfu/CONV_1D/QUANT/ab64_r[35]_i_4_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     4.315 r  Cfu/CONV_1D/QUANT/ab64_r_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.315    Cfu/CONV_1D/QUANT/ab64_r0[33]
    SLICE_X74Y97         FDRE                                         r  Cfu/CONV_1D/QUANT/ab64_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG/O
                         net (fo=7118, routed)        0.869     4.880    Cfu/CONV_1D/QUANT/out
    SLICE_X74Y97         FDRE                                         r  Cfu/CONV_1D/QUANT/ab64_r_reg[33]/C
                         clock pessimism             -0.742     4.138    
    SLICE_X74Y97         FDRE (Hold_fdre_C_D)         0.134     4.272    Cfu/CONV_1D/QUANT/ab64_r_reg[33]
  -------------------------------------------------------------------
                         required time                         -4.272    
                         arrival time                           4.315    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Cfu/CONV_1D/QUANT/bc_plus_ad_r_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/QUANT/ab64_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.252ns (55.430%)  route 0.203ns (44.570%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.591     3.860    Cfu/CONV_1D/QUANT/out
    SLICE_X73Y105        FDRE                                         r  Cfu/CONV_1D/QUANT/bc_plus_ad_r_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDRE (Prop_fdre_C_Q)         0.141     4.001 r  Cfu/CONV_1D/QUANT/bc_plus_ad_r_reg[37]/Q
                         net (fo=1, routed)           0.203     4.204    Cfu/CONV_1D/QUANT/bc_plus_ad_r[37]
    SLICE_X74Y98         LUT2 (Prop_lut2_I1_O)        0.045     4.249 r  Cfu/CONV_1D/QUANT/ab64_r[39]_i_4/O
                         net (fo=1, routed)           0.000     4.249    Cfu/CONV_1D/QUANT/ab64_r[39]_i_4_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     4.315 r  Cfu/CONV_1D/QUANT/ab64_r_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.315    Cfu/CONV_1D/QUANT/ab64_r0[37]
    SLICE_X74Y98         FDRE                                         r  Cfu/CONV_1D/QUANT/ab64_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG/O
                         net (fo=7118, routed)        0.869     4.880    Cfu/CONV_1D/QUANT/out
    SLICE_X74Y98         FDRE                                         r  Cfu/CONV_1D/QUANT/ab64_r_reg[37]/C
                         clock pessimism             -0.742     4.138    
    SLICE_X74Y98         FDRE (Hold_fdre_C_D)         0.134     4.272    Cfu/CONV_1D/QUANT/ab64_r_reg[37]
  -------------------------------------------------------------------
                         required time                         -4.272    
                         arrival time                           4.315    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.801%)  route 0.242ns (63.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.554     3.823    VexRiscv/out
    SLICE_X49Y72         FDRE                                         r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     3.964 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]/Q
                         net (fo=3, routed)           0.242     4.206    VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess_reg_0[15]
    SLICE_X54Y71         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG/O
                         net (fo=7118, routed)        0.820     4.831    VexRiscv/dataCache_1/out
    SLICE_X54Y71         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[15]/C
                         clock pessimism             -0.747     4.084    
    SLICE_X54Y71         FDRE (Hold_fdre_C_D)         0.063     4.147    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.147    
                         arrival time                           4.206    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.757%)  route 0.265ns (65.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.553     3.822    VexRiscv/out
    SLICE_X51Y72         FDRE                                         r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     3.963 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]/Q
                         net (fo=3, routed)           0.265     4.227    VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess_reg_0[19]
    SLICE_X58Y71         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG/O
                         net (fo=7118, routed)        0.823     4.834    VexRiscv/dataCache_1/out
    SLICE_X58Y71         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[19]/C
                         clock pessimism             -0.747     4.087    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.075     4.162    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.162    
                         arrival time                           4.227    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_basesoc_sdram_bankmachine4_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.657%)  route 0.206ns (59.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    3.923ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.654     3.923    sys_clk
    SLICE_X79Y48         FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDRE (Prop_fdre_C_Q)         0.141     4.064 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[15]/Q
                         net (fo=4, routed)           0.206     4.270    p_0_in4_in[8]
    SLICE_X79Y51         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG/O
                         net (fo=7118, routed)        0.871     4.882    sys_clk
    SLICE_X79Y51         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[8]/C
                         clock pessimism             -0.747     4.135    
    SLICE_X79Y51         FDRE (Hold_fdre_C_D)         0.066     4.201    soc_basesoc_sdram_bankmachine4_row_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.201    
                         arrival time                           4.270    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_6_reg_0_7_18_21/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.746%)  route 0.259ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.599     3.868    sys_clk
    SLICE_X78Y51         FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y51         FDRE (Prop_fdre_C_Q)         0.164     4.032 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.259     4.291    storage_6_reg_0_7_18_21/ADDRD1
    SLICE_X80Y50         RAMD32                                       r  storage_6_reg_0_7_18_21/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG/O
                         net (fo=7118, routed)        0.873     4.884    storage_6_reg_0_7_18_21/WCLK
    SLICE_X80Y50         RAMD32                                       r  storage_6_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.976     3.908    
    SLICE_X80Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.217    storage_6_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -4.217    
                         arrival time                           4.291    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_6_reg_0_7_18_21/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.746%)  route 0.259ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.599     3.868    sys_clk
    SLICE_X78Y51         FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y51         FDRE (Prop_fdre_C_Q)         0.164     4.032 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.259     4.291    storage_6_reg_0_7_18_21/ADDRD1
    SLICE_X80Y50         RAMD32                                       r  storage_6_reg_0_7_18_21/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG/O
                         net (fo=7118, routed)        0.873     4.884    storage_6_reg_0_7_18_21/WCLK
    SLICE_X80Y50         RAMD32                                       r  storage_6_reg_0_7_18_21/RAMA_D1/CLK
                         clock pessimism             -0.976     3.908    
    SLICE_X80Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.217    storage_6_reg_0_7_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.217    
                         arrival time                           4.291    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X1Y43     Cfu/CONV_1D/QUANT/ad_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X2Y40     Cfu/CONV_1D/QUANT/bc_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X1Y42     Cfu/CONV_1D/QUANT/ad_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y37     Cfu/CONV_1D/QUANT/bc_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y42     Cfu/CONV_1D/QUANT/bd_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y39     Cfu/CONV_1D/QUANT/bd_r_reg__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y26    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y26    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y27    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y27    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       33.333      126.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X12Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X12Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X12Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X12Y34    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y85    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 2.083 6.250 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y94    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y82    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.787ns
    Source Clock Delay      (SCD):    11.700ns
    Clock Pessimism Removal (CPR):    0.913ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.700    idelay_clk
    SLICE_X88Y74         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.518    12.218 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    12.408    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X88Y74         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     7.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     7.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379     9.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.186 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    11.104    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.195 r  BUFG_4/O
                         net (fo=8, routed)           1.592    12.787    idelay_clk
    SLICE_X88Y74         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.913    13.700    
                         clock uncertainty           -0.061    13.639    
    SLICE_X88Y74         FDPE (Setup_fdpe_C_D)       -0.016    13.623    FDPE_9
  -------------------------------------------------------------------
                         required time                         13.623    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.766ns (33.266%)  route 1.537ns (66.733%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.787ns = ( 15.787 - 5.000 ) 
    Source Clock Delay      (SCD):    11.700ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.700    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518    12.218 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.914    13.132    soc_crg_reset_counter[2]
    SLICE_X88Y75         LUT4 (Prop_lut4_I2_O)        0.124    13.256 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.622    13.879    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y75         LUT3 (Prop_lut3_I0_O)        0.124    14.003 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    14.003    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    10.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    10.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379    12.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.186 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.104    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.195 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.787    idelay_clk
    SLICE_X89Y75         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.891    16.678    
                         clock uncertainty           -0.061    16.617    
    SLICE_X89Y75         FDRE (Setup_fdre_C_D)        0.029    16.646    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         16.646    
                         arrival time                         -14.003    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.642ns (31.334%)  route 1.407ns (68.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.787ns = ( 15.787 - 5.000 ) 
    Source Clock Delay      (SCD):    11.700ns
    Clock Pessimism Removal (CPR):    0.913ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.700    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518    12.218 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.407    13.625    soc_crg_reset_counter[0]
    SLICE_X88Y75         LUT1 (Prop_lut1_I0_O)        0.124    13.749 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    13.749    soc_crg_reset_counter0[0]
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    10.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    10.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379    12.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.186 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.104    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.195 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.787    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.913    16.700    
                         clock uncertainty           -0.061    16.639    
    SLICE_X88Y75         FDSE (Setup_fdse_C_D)        0.077    16.716    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.716    
                         arrival time                         -13.749    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.642ns (31.364%)  route 1.405ns (68.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.787ns = ( 15.787 - 5.000 ) 
    Source Clock Delay      (SCD):    11.700ns
    Clock Pessimism Removal (CPR):    0.913ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.700    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518    12.218 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.405    13.623    soc_crg_reset_counter[0]
    SLICE_X88Y75         LUT3 (Prop_lut3_I1_O)        0.124    13.747 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    13.747    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    10.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    10.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379    12.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.186 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.104    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.195 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.787    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.913    16.700    
                         clock uncertainty           -0.061    16.639    
    SLICE_X88Y75         FDSE (Setup_fdse_C_D)        0.081    16.720    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.720    
                         arrival time                         -13.747    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.666ns (32.129%)  route 1.407ns (67.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.787ns = ( 15.787 - 5.000 ) 
    Source Clock Delay      (SCD):    11.700ns
    Clock Pessimism Removal (CPR):    0.913ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.700    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518    12.218 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.407    13.625    soc_crg_reset_counter[0]
    SLICE_X88Y75         LUT2 (Prop_lut2_I0_O)        0.148    13.773 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.773    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    10.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    10.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379    12.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.186 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.104    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.195 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.787    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.913    16.700    
                         clock uncertainty           -0.061    16.639    
    SLICE_X88Y75         FDSE (Setup_fdse_C_D)        0.118    16.757    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.757    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.668ns (32.225%)  route 1.405ns (67.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.787ns = ( 15.787 - 5.000 ) 
    Source Clock Delay      (SCD):    11.700ns
    Clock Pessimism Removal (CPR):    0.913ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.700    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518    12.218 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.405    13.623    soc_crg_reset_counter[0]
    SLICE_X88Y75         LUT4 (Prop_lut4_I1_O)        0.150    13.773 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    13.773    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    10.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    10.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379    12.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.186 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.104    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.195 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.787    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.913    16.700    
                         clock uncertainty           -0.061    16.639    
    SLICE_X88Y75         FDSE (Setup_fdse_C_D)        0.118    16.757    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.757    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.642ns (36.767%)  route 1.104ns (63.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.787ns = ( 15.787 - 5.000 ) 
    Source Clock Delay      (SCD):    11.700ns
    Clock Pessimism Removal (CPR):    0.913ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.700    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518    12.218 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.914    13.132    soc_crg_reset_counter[2]
    SLICE_X88Y75         LUT4 (Prop_lut4_I2_O)        0.124    13.256 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.190    13.446    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    10.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    10.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379    12.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.186 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.104    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.195 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.787    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.913    16.700    
                         clock uncertainty           -0.061    16.639    
    SLICE_X88Y75         FDSE (Setup_fdse_C_CE)      -0.169    16.470    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.470    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.642ns (36.767%)  route 1.104ns (63.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.787ns = ( 15.787 - 5.000 ) 
    Source Clock Delay      (SCD):    11.700ns
    Clock Pessimism Removal (CPR):    0.913ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.700    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518    12.218 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.914    13.132    soc_crg_reset_counter[2]
    SLICE_X88Y75         LUT4 (Prop_lut4_I2_O)        0.124    13.256 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.190    13.446    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    10.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    10.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379    12.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.186 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.104    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.195 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.787    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.913    16.700    
                         clock uncertainty           -0.061    16.639    
    SLICE_X88Y75         FDSE (Setup_fdse_C_CE)      -0.169    16.470    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.470    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.642ns (36.767%)  route 1.104ns (63.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.787ns = ( 15.787 - 5.000 ) 
    Source Clock Delay      (SCD):    11.700ns
    Clock Pessimism Removal (CPR):    0.913ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.700    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518    12.218 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.914    13.132    soc_crg_reset_counter[2]
    SLICE_X88Y75         LUT4 (Prop_lut4_I2_O)        0.124    13.256 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.190    13.446    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    10.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    10.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379    12.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.186 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.104    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.195 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.787    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.913    16.700    
                         clock uncertainty           -0.061    16.639    
    SLICE_X88Y75         FDSE (Setup_fdse_C_CE)      -0.169    16.470    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.470    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.642ns (36.767%)  route 1.104ns (63.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.787ns = ( 15.787 - 5.000 ) 
    Source Clock Delay      (SCD):    11.700ns
    Clock Pessimism Removal (CPR):    0.913ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.700    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518    12.218 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.914    13.132    soc_crg_reset_counter[2]
    SLICE_X88Y75         LUT4 (Prop_lut4_I2_O)        0.124    13.256 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.190    13.446    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202    10.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100    10.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379    12.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.186 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.104    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.195 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.787    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.913    16.700    
                         clock uncertainty           -0.061    16.639    
    SLICE_X88Y75         FDSE (Setup_fdse_C_CE)      -0.169    16.470    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.470    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                  3.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    1.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.861    idelay_clk
    SLICE_X88Y74         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.164     4.025 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     4.081    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X88Y74         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.872    idelay_clk
    SLICE_X88Y74         FDPE                                         r  FDPE_9/C
                         clock pessimism             -1.011     3.861    
    SLICE_X88Y74         FDPE (Hold_fdpe_C_D)         0.060     3.921    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.921    
                         arrival time                           4.081    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 soc_crg_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    1.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.861    idelay_clk
    SLICE_X89Y75         FDRE                                         r  soc_crg_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDRE (Prop_fdre_C_Q)         0.141     4.002 r  soc_crg_ic_reset_reg/Q
                         net (fo=2, routed)           0.168     4.170    soc_crg_ic_reset
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.045     4.215 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     4.215    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.872    idelay_clk
    SLICE_X89Y75         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -1.011     3.861    
    SLICE_X89Y75         FDRE (Hold_fdre_C_D)         0.091     3.952    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.952    
                         arrival time                           4.215    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.208ns (47.273%)  route 0.232ns (52.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    1.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.861    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.164     4.025 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.232     4.257    soc_crg_reset_counter[2]
    SLICE_X88Y75         LUT4 (Prop_lut4_I0_O)        0.044     4.301 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.301    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.872    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -1.011     3.861    
    SLICE_X88Y75         FDSE (Hold_fdse_C_D)         0.131     3.992    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.992    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.668%)  route 0.156ns (51.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.861    idelay_clk
    SLICE_X88Y74         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     4.009 r  FDPE_9/Q
                         net (fo=5, routed)           0.156     4.165    idelay_rst
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.872    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.976     3.896    
    SLICE_X88Y75         FDSE (Hold_fdse_C_S)        -0.044     3.852    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.852    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.668%)  route 0.156ns (51.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.861    idelay_clk
    SLICE_X88Y74         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     4.009 r  FDPE_9/Q
                         net (fo=5, routed)           0.156     4.165    idelay_rst
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.872    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.976     3.896    
    SLICE_X88Y75         FDSE (Hold_fdse_C_S)        -0.044     3.852    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.852    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.668%)  route 0.156ns (51.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.861    idelay_clk
    SLICE_X88Y74         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     4.009 r  FDPE_9/Q
                         net (fo=5, routed)           0.156     4.165    idelay_rst
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.872    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.976     3.896    
    SLICE_X88Y75         FDSE (Hold_fdse_C_S)        -0.044     3.852    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.852    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.668%)  route 0.156ns (51.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.861    idelay_clk
    SLICE_X88Y74         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     4.009 r  FDPE_9/Q
                         net (fo=5, routed)           0.156     4.165    idelay_rst
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.872    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.976     3.896    
    SLICE_X88Y75         FDSE (Hold_fdse_C_S)        -0.044     3.852    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.852    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    1.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.861    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.164     4.025 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.232     4.257    soc_crg_reset_counter[2]
    SLICE_X88Y75         LUT3 (Prop_lut3_I2_O)        0.045     4.302 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.302    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.872    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -1.011     3.861    
    SLICE_X88Y75         FDSE (Hold_fdse_C_D)         0.121     3.982    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.982    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.249ns (51.973%)  route 0.230ns (48.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    1.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.861    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.148     4.009 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.230     4.239    soc_crg_reset_counter[1]
    SLICE_X88Y75         LUT2 (Prop_lut2_I1_O)        0.101     4.340 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.340    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.872    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -1.011     3.861    
    SLICE_X88Y75         FDSE (Hold_fdse_C_D)         0.131     3.992    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.992    
                         arrival time                           4.340    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.211%)  route 0.163ns (39.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    1.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.861    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.148     4.009 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.108     4.116    soc_crg_reset_counter[3]
    SLICE_X88Y75         LUT4 (Prop_lut4_I3_O)        0.099     4.215 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.056     4.271    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.872    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -1.011     3.861    
    SLICE_X88Y75         FDSE (Hold_fdse_C_CE)       -0.016     3.845    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           4.271    
  -------------------------------------------------------------------
                         slack                                  0.426    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y75     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.409ns  (logic 0.580ns (41.167%)  route 0.829ns (58.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.613ns
    Source Clock Delay      (SCD):    11.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.711    11.701    sys_clk
    SLICE_X82Y72         FDRE                                         r  soc_basesoc_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y72         FDRE (Prop_fdre_C_Q)         0.456    12.157 r  soc_basesoc_reset_re_reg/Q
                         net (fo=2, routed)           0.829    12.986    soc_basesoc_reset_re
    SLICE_X84Y71         LUT3 (Prop_lut3_I1_O)        0.124    13.110 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000    13.110    soc_crg_reset
    SLICE_X84Y71         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     5.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     5.724 r  clk100_inst/O
                         net (fo=9, routed)           1.889     7.613    soc_crg_clkin
    SLICE_X84Y71         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.151%)  route 0.208ns (52.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.594     3.863    sys_clk
    SLICE_X82Y72         FDRE                                         r  soc_basesoc_reset_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y72         FDRE (Prop_fdre_C_Q)         0.141     4.004 r  soc_basesoc_reset_storage_reg[0]/Q
                         net (fo=4, routed)           0.208     4.212    soc_basesoc_reset_storage_reg_n_0_[0]
    SLICE_X84Y71         LUT3 (Prop_lut3_I0_O)        0.045     4.257 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.257    soc_crg_reset
    SLICE_X84Y71         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           1.067     3.468    soc_crg_clkin
    SLICE_X84Y71         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 0.124ns (3.111%)  route 3.861ns (96.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.104     3.104    PLLE2_ADV_n_8
    SLICE_X86Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.228 f  FDPE_i_1/O
                         net (fo=4, routed)           0.757     3.985    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y74         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     5.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     5.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379     7.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.186 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.104    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.195 r  BUFG/O
                         net (fo=7118, routed)        1.592    10.787    sys_clk
    SLICE_X86Y74         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 0.124ns (3.111%)  route 3.861ns (96.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.104     3.104    PLLE2_ADV_n_8
    SLICE_X86Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.228 f  FDPE_i_1/O
                         net (fo=4, routed)           0.757     3.985    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y74         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     5.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     5.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379     7.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.186 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.104    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.195 r  BUFG/O
                         net (fo=7118, routed)        1.592    10.787    sys_clk
    SLICE_X86Y74         FDPE                                         r  FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.045ns (2.520%)  route 1.740ns (97.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.414     1.414    PLLE2_ADV_n_8
    SLICE_X86Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.459 f  FDPE_i_1/O
                         net (fo=4, routed)           0.326     1.785    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y74         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG/O
                         net (fo=7118, routed)        0.861     4.872    sys_clk
    SLICE_X86Y74         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.045ns (2.520%)  route 1.740ns (97.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.414     1.414    PLLE2_ADV_n_8
    SLICE_X86Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.459 f  FDPE_i_1/O
                         net (fo=4, routed)           0.326     1.785    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y74         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG/O
                         net (fo=7118, routed)        0.861     4.872    sys_clk
    SLICE_X86Y74         FDPE                                         r  FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.788ns
    Source Clock Delay      (SCD):    11.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.714    11.704    sys_clk
    SLICE_X76Y91         FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDRE (Prop_fdre_C_Q)         0.518    12.222 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.190    12.412    soc_builder_regs0
    SLICE_X76Y91         FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     5.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     5.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379     7.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.186 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.104    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.195 r  BUFG/O
                         net (fo=7118, routed)        1.593    10.788    sys_clk
    SLICE_X76Y91         FDRE                                         r  soc_builder_regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        1.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.594     3.863    sys_clk
    SLICE_X76Y91         FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDRE (Prop_fdre_C_Q)         0.164     4.027 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.056     4.083    soc_builder_regs0
    SLICE_X76Y91         FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG/O
                         net (fo=7118, routed)        0.867     4.878    sys_clk
    SLICE_X76Y91         FDRE                                         r  soc_builder_regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout4

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.268ns  (logic 0.124ns (2.906%)  route 4.144ns (97.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.104     3.104    PLLE2_ADV_n_8
    SLICE_X86Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.228 f  FDPE_i_1/O
                         net (fo=4, routed)           1.039     4.268    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y74         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     5.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     5.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379     7.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.186 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     9.104    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.195 r  BUFG_4/O
                         net (fo=8, routed)           1.592    10.787    idelay_clk
    SLICE_X88Y74         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.268ns  (logic 0.124ns (2.906%)  route 4.144ns (97.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.104     3.104    PLLE2_ADV_n_8
    SLICE_X86Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.228 f  FDPE_i_1/O
                         net (fo=4, routed)           1.039     4.268    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y74         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     5.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     5.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379     7.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.186 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     9.104    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.195 r  BUFG_4/O
                         net (fo=8, routed)           1.592    10.787    idelay_clk
    SLICE_X88Y74         FDPE                                         r  FDPE_9/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.879ns  (logic 0.045ns (2.395%)  route 1.834ns (97.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.414     1.414    PLLE2_ADV_n_8
    SLICE_X86Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.459 f  FDPE_i_1/O
                         net (fo=4, routed)           0.419     1.879    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y74         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.872    idelay_clk
    SLICE_X88Y74         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.879ns  (logic 0.045ns (2.395%)  route 1.834ns (97.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.414     1.414    PLLE2_ADV_n_8
    SLICE_X86Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.459 f  FDPE_i_1/O
                         net (fo=4, routed)           0.419     1.879    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y74         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.872    idelay_clk
    SLICE_X88Y74         FDPE                                         r  FDPE_9/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461    11.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124    11.187 f  clk100_inst/O
                         net (fo=9, routed)           1.606    12.793    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    12.881 f  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014    12.895    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.580 r  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     2.585    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_chaser_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.255ns  (logic 4.390ns (42.812%)  route 5.865ns (57.188%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.716    11.706    sys_clk
    SLICE_X87Y71         FDRE                                         r  soc_chaser_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y71         FDRE (Prop_fdre_C_Q)         0.456    12.162 r  soc_chaser_reg[2]/Q
                         net (fo=2, routed)           1.103    13.265    soc_chaser[2]
    SLICE_X88Y71         LUT3 (Prop_lut3_I1_O)        0.153    13.418 r  user_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.761    18.180    user_led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.781    21.961 r  user_led2_OBUF_inst/O
                         net (fo=0)                   0.000    21.961    user_led2
    T9                                                                r  user_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.920ns  (logic 4.350ns (43.853%)  route 5.569ns (56.147%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.716    11.706    sys_clk
    SLICE_X88Y71         FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.478    12.184 r  soc_mode_reg/Q
                         net (fo=5, routed)           0.824    13.008    soc_mode
    SLICE_X87Y71         LUT3 (Prop_lut3_I2_O)        0.295    13.303 r  user_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.745    18.048    user_led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    21.625 r  user_led3_OBUF_inst/O
                         net (fo=0)                   0.000    21.625    user_led3
    T10                                                               r  user_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            serial_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.206ns  (logic 3.979ns (43.217%)  route 5.227ns (56.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.702    11.692    sys_clk
    SLICE_X79Y77         FDSE                                         r  serial_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y77         FDSE (Prop_fdse_C_Q)         0.456    12.148 r  serial_tx_reg/Q
                         net (fo=1, routed)           5.227    17.375    serial_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    20.898 r  serial_tx_OBUF_inst/O
                         net (fo=0)                   0.000    20.898    serial_tx
    D10                                                               r  serial_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.273ns  (logic 4.553ns (55.029%)  route 3.721ns (44.971%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.716    11.706    sys_clk
    SLICE_X88Y71         FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.478    12.184 r  soc_mode_reg/Q
                         net (fo=5, routed)           1.022    13.206    soc_mode
    SLICE_X88Y71         LUT3 (Prop_lut3_I2_O)        0.321    13.527 r  user_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.699    16.225    user_led0_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.754    19.979 r  user_led0_OBUF_inst/O
                         net (fo=0)                   0.000    19.979    user_led0
    H5                                                                r  user_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 3.983ns (53.181%)  route 3.506ns (46.819%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.729    11.719    sys_clk
    SLICE_X88Y57         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.518    12.237 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          3.505    15.742    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    16.844 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    16.845    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    19.208 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    19.208    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.478ns  (logic 4.284ns (57.281%)  route 3.195ns (42.719%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.716    11.706    sys_clk
    SLICE_X88Y71         FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.478    12.184 r  soc_mode_reg/Q
                         net (fo=5, routed)           0.485    12.669    soc_mode
    SLICE_X88Y71         LUT3 (Prop_lut3_I2_O)        0.295    12.964 r  user_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.709    15.674    user_led1_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    19.184 r  user_led1_OBUF_inst/O
                         net (fo=0)                   0.000    19.184    user_led1
    J5                                                                r  user_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.340ns  (logic 3.983ns (54.261%)  route 3.357ns (45.739%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.729    11.719    sys_clk
    SLICE_X88Y57         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.518    12.237 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          3.356    15.593    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    16.695 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    16.696    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    19.059 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    19.059    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.188ns  (logic 3.983ns (55.411%)  route 3.205ns (44.589%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.729    11.719    sys_clk
    SLICE_X88Y57         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.518    12.237 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          3.204    15.441    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    16.543 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    16.544    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.907 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    18.907    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.895ns  (logic 3.983ns (57.767%)  route 2.912ns (42.233%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.729    11.719    sys_clk
    SLICE_X88Y57         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.518    12.237 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.911    15.148    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    16.250 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    16.251    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.614 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    18.614    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 3.983ns (59.072%)  route 2.760ns (40.928%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG/O
                         net (fo=7118, routed)        1.729    11.719    sys_clk
    SLICE_X88Y57         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.518    12.237 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.759    14.996    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    16.098 r  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    16.099    IOBUF/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.462 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    18.462    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.403ns  (logic 0.744ns (53.015%)  route 0.659ns (46.985%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.604     3.873    sys_clk
    SLICE_X88Y57         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.164     4.037 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.658     4.695    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     5.045 f  OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001     5.046    IOBUF_9/T
    T5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.230     5.276 r  IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000     5.276    ddram_dq[9]
    T5                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.442ns  (logic 0.792ns (54.888%)  route 0.651ns (45.112%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.605     3.874    sys_clk
    SLICE_X88Y55         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.148     4.022 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.650     4.671    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.404     5.075 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     5.076    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.316 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.316    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.442ns  (logic 0.792ns (54.897%)  route 0.651ns (45.103%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.605     3.874    sys_clk
    SLICE_X88Y55         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.148     4.022 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.650     4.671    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.404     5.075 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     5.076    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.316 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.316    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.477ns  (logic 0.738ns (49.981%)  route 0.739ns (50.019%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.604     3.873    sys_clk
    SLICE_X88Y57         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.164     4.037 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.738     4.774    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     5.124 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     5.125    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     5.349 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     5.349    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.534ns  (logic 0.739ns (48.189%)  route 0.795ns (51.811%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.604     3.873    sys_clk
    SLICE_X88Y57         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.164     4.037 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.794     4.830    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     5.180 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     5.181    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     5.407 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     5.407    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.571ns  (logic 0.753ns (47.920%)  route 0.818ns (52.080%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.604     3.873    sys_clk
    SLICE_X88Y57         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.164     4.037 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.817     4.854    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     5.204 f  OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001     5.205    IOBUF_11/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.239     5.443 r  IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000     5.443    ddram_dq[11]
    V5                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.575ns  (logic 0.757ns (48.052%)  route 0.818ns (51.948%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.605     3.874    sys_clk
    SLICE_X88Y55         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.148     4.022 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.817     4.839    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.404     5.243 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     5.244    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     5.448 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.448    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.586ns  (logic 0.769ns (48.442%)  route 0.818ns (51.558%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.605     3.874    sys_clk
    SLICE_X88Y55         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.148     4.022 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.817     4.839    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.404     5.243 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     5.244    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     5.460 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.460    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 0.764ns (46.648%)  route 0.874ns (53.352%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.604     3.873    sys_clk
    SLICE_X88Y57         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.164     4.037 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.873     4.910    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     5.260 f  OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001     5.261    IOBUF_8/T
    V4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.250     5.511 r  IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000     5.511    ddram_dq[8]
    V4                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 0.758ns (44.558%)  route 0.943ns (55.442%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG/O
                         net (fo=7118, routed)        0.604     3.873    sys_clk
    SLICE_X88Y57         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.164     4.037 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.942     4.979    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y83         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     5.329 f  OSERDESE2_43/TQ
                         net (fo=1, routed)           0.001     5.330    IOBUF_14/T
    U3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.244     5.574 r  IOBUF_14/OBUFT/O
                         net (fo=1, unset)            0.000     5.574    ddram_dq[14]
    U3                                                                r  ddram_dq[14] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 3.640ns (41.994%)  route 5.027ns (58.006%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461    26.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.187 f  clk100_inst/O
                         net (fo=9, routed)           1.606    27.793    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    27.881 f  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    29.894    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    29.990 f  BUFG_1/O
                         net (fo=1, routed)           3.015    33.004    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544    36.548 f  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000    36.548    eth_ref_clk
    G18                                                               f  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.270ns (47.265%)  route 1.417ns (52.735%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_1/O
                         net (fo=1, routed)           0.754     4.024    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.244     5.268 r  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.268    eth_ref_clk
    G18                                                               r  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout2
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_2/O
                         net (fo=75, routed)          1.736    11.725    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.277 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    12.278    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.641 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    14.641    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.724    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.276 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    12.277    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.640 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    14.640    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.724    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.276 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    12.277    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.640 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    14.640    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.723    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.275 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    12.276    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.639 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    14.639    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.723    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.275 r  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001    12.276    IOBUF_7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.639 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    14.639    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.722    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.274 r  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    12.275    IOBUF/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.638 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    14.638    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.722    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.274 r  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001    12.275    IOBUF_3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.638 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    14.638    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.722    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.274 r  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001    12.275    IOBUF_6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.638 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    14.638    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_2/O
                         net (fo=75, routed)          1.730    11.719    sys4x_clk
    OLOGIC_X1Y85         OSERDESE2                                    r  OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.271 r  OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001    12.272    IOBUF_12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.635 r  IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000    14.635    ddram_dq[12]
    V1                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     6.063    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.793    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.881 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.894    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.990 r  BUFG_2/O
                         net (fo=75, routed)          1.729    11.718    sys4x_clk
    OLOGIC_X1Y84         OSERDESE2                                    r  OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.270 r  OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001    12.271    IOBUF_10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.634 r  IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000    14.634    ddram_dq[10]
    U4                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.377ns (99.736%)  route 0.001ns (0.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.865    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.057 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     4.058    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     4.243 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.243    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.865    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.057 f  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     4.058    IOBUF_3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.254 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.254    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.388ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.866    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.058 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     4.059    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.255 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.255    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.866    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.058 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     4.059    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.255 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.255    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.390ns (99.744%)  route 0.001ns (0.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.865    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.057 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     4.058    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     4.255 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.255    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.393ns (99.746%)  route 0.001ns (0.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.865    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.057 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     4.058    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     4.258 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.258    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.865    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.057 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     4.058    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     4.263 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.263    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.398ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_2/O
                         net (fo=75, routed)          0.598     3.867    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.059 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     4.060    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     4.266 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.266    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_44/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.416ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.859    sys4x_clk
    OLOGIC_X1Y78         OSERDESE2                                    r  OSERDESE2_44/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.051 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     4.052    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     4.276 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     4.276    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.859    sys4x_clk
    OLOGIC_X1Y77         OSERDESE2                                    r  OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.051 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     4.052    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.277 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.277    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     8.147    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.271 r  clk100_inst/O
                         net (fo=9, routed)           1.606     9.877    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.965 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.977    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    12.073 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.807    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.359 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    14.360    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.723 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.723    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     8.147    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.271 r  clk100_inst/O
                         net (fo=9, routed)           1.606     9.877    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.965 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.977    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    12.073 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.807    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.359 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    14.360    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.722 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.722    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     8.147    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.271 r  clk100_inst/O
                         net (fo=9, routed)           1.606     9.877    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.965 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.977    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    12.073 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.800    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.352 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    14.353    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.716 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.716    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     8.147    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.271 r  clk100_inst/O
                         net (fo=9, routed)           1.606     9.877    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.965 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.977    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    12.073 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.800    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.352 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    14.353    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.715 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.715    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.748%)  route 0.001ns (0.252%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     3.857    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     3.902 r  clk100_inst/O
                         net (fo=9, routed)           0.712     4.614    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.664 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.327    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.353 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.948    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.140 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.141    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     6.346 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.346    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     3.857    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     3.902 r  clk100_inst/O
                         net (fo=9, routed)           0.712     4.614    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.664 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.327    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.353 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.948    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.140 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.141    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     6.358 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.358    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     3.857    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     3.902 r  clk100_inst/O
                         net (fo=9, routed)           0.712     4.614    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.664 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.327    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.353 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.945    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.137 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.138    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.378 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.378    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     3.857    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     3.902 r  clk100_inst/O
                         net (fo=9, routed)           0.712     4.614    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.664 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.327    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.353 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.945    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.137 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.138    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.378 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.378    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout4
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 0.096ns (2.730%)  route 3.421ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100 (IN)
                         net (fo=0)                   0.000     2.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.461     8.563    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.687 f  clk100_inst/O
                         net (fo=9, routed)           1.606    10.293    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088    10.381 f  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    12.394    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    12.490 f  BUFG_4/O
                         net (fo=8, routed)           1.408    13.898    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.026ns (2.179%)  route 1.167ns (97.821%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.774    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  clk100_inst/O
                         net (fo=9, routed)           0.712     2.530    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.580 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.243    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.269 r  BUFG_4/O
                         net (fo=8, routed)           0.505     3.774    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.286ns  (logic 1.631ns (38.058%)  route 2.655ns (61.942%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           2.655     4.162    cpu_reset_IBUF
    SLICE_X84Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.286 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.286    soc_crg_reset
    SLICE_X84Y71         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     5.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     5.724 r  clk100_inst/O
                         net (fo=9, routed)           1.889     7.613    soc_crg_clkin
    SLICE_X84Y71         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.320ns (22.686%)  route 1.090ns (77.314%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           1.090     1.365    cpu_reset_IBUF
    SLICE_X84Y71         LUT3 (Prop_lut3_I2_O)        0.045     1.410 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     1.410    soc_crg_reset
    SLICE_X84Y71         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           1.067     3.468    soc_crg_clkin
    SLICE_X84Y71         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 1.526ns (23.493%)  route 4.971ns (76.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           4.971     6.497    serial_rx_IBUF
    SLICE_X76Y91         FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     5.624    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     5.724 r  clk100_inst/O
                         net (fo=9, routed)           1.379     7.103    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.186 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.104    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.195 r  BUFG/O
                         net (fo=7118, routed)        1.593    10.788    sys_clk
    SLICE_X76Y91         FDRE                                         r  soc_builder_regs0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.551ns  (logic 0.294ns (11.518%)  route 2.257ns (88.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           2.257     2.551    serial_rx_IBUF
    SLICE_X76Y91         FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     2.345    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     2.401 r  clk100_inst/O
                         net (fo=9, routed)           0.813     3.213    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.266 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.983    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.012 r  BUFG/O
                         net (fo=7118, routed)        0.867     4.878    sys_clk
    SLICE_X76Y91         FDRE                                         r  soc_builder_regs0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.772ns = ( 14.938 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    soc_a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     1.744    soc_a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     9.791    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     9.891 f  clk100_inst/O
                         net (fo=9, routed)           1.379    11.269    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.352 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.270    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.361 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.938    sys4x_clk
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.778ns = ( 14.944 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    soc_a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.743    soc_a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     9.791    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     9.891 f  clk100_inst/O
                         net (fo=9, routed)           1.379    11.269    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.352 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.270    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.361 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.944    sys4x_clk
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.778ns = ( 14.944 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    soc_a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.738    soc_a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     9.791    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     9.891 f  clk100_inst/O
                         net (fo=9, routed)           1.379    11.269    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.352 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.270    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.361 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.944    sys4x_clk
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.779ns = ( 14.945 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    soc_a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.736    soc_a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     9.791    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     9.891 f  clk100_inst/O
                         net (fo=9, routed)           1.379    11.269    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.352 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.270    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.361 f  BUFG_2/O
                         net (fo=75, routed)          1.584    14.945    sys4x_clk
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.772ns = ( 14.938 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    soc_a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.733    soc_a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     9.791    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     9.891 f  clk100_inst/O
                         net (fo=9, routed)           1.379    11.269    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.352 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.270    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.361 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.938    sys4x_clk
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.769ns = ( 14.935 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    soc_a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.724 r  IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.724    soc_a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     9.791    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     9.891 f  clk100_inst/O
                         net (fo=9, routed)           1.379    11.269    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.352 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.270    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.361 f  BUFG_2/O
                         net (fo=75, routed)          1.574    14.935    sys4x_clk
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 1.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.771ns = ( 14.937 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.719 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     1.719    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     9.791    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     9.891 f  clk100_inst/O
                         net (fo=9, routed)           1.379    11.269    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.352 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.270    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.361 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.937    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 1.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.771ns = ( 14.937 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.718 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     1.718    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     9.791    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     9.891 f  clk100_inst/O
                         net (fo=9, routed)           1.379    11.269    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.352 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.270    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.361 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.937    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.784ns = ( 14.950 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     9.791    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     9.891 f  clk100_inst/O
                         net (fo=9, routed)           1.379    11.269    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.352 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.270    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.361 f  BUFG_2/O
                         net (fo=75, routed)          1.589    14.950    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.782ns = ( 14.948 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.202     9.791    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.100     9.891 f  clk100_inst/O
                         net (fo=9, routed)           1.379    11.269    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.352 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.270    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.361 f  BUFG_2/O
                         net (fo=75, routed)          1.587    14.948    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.572ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 9.049 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.329    soc_a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.572 r  IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.572    soc_a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     6.511    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     6.567 f  clk100_inst/O
                         net (fo=9, routed)           0.813     7.380    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.433 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.149    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.178 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.049    sys4x_clk
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.582ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 9.050 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    soc_a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.582 r  IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.582    soc_a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     6.511    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     6.567 f  clk100_inst/O
                         net (fo=9, routed)           0.813     7.380    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.433 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.149    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.178 f  BUFG_2/O
                         net (fo=75, routed)          0.872     9.050    sys4x_clk
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 9.050 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     6.511    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     6.567 f  clk100_inst/O
                         net (fo=9, routed)           0.813     7.380    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.433 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.149    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.178 f  BUFG_2/O
                         net (fo=75, routed)          0.872     9.050    sys4x_clk
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 9.049 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     6.511    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     6.567 f  clk100_inst/O
                         net (fo=9, routed)           0.813     7.380    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.433 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.149    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.178 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.049    sys4x_clk
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.584ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 9.049 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    soc_a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.584 r  IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.584    soc_a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     6.511    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     6.567 f  clk100_inst/O
                         net (fo=9, routed)           0.813     7.380    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.433 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.149    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.178 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.049    sys4x_clk
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 9.049 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    soc_a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.587 r  IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     0.587    soc_a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     6.511    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     6.567 f  clk100_inst/O
                         net (fo=9, routed)           0.813     7.380    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.433 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.149    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.178 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.049    sys4x_clk
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 9.049 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     6.511    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     6.567 f  clk100_inst/O
                         net (fo=9, routed)           0.813     7.380    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.433 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.149    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.178 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.049    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 9.051 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     6.511    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     6.567 f  clk100_inst/O
                         net (fo=9, routed)           0.813     7.380    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.433 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.149    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.178 f  BUFG_2/O
                         net (fo=75, routed)          0.873     9.051    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 9.041 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.611    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     6.511    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     6.567 f  clk100_inst/O
                         net (fo=9, routed)           0.813     7.380    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.433 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.149    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.178 f  BUFG_2/O
                         net (fo=75, routed)          0.863     9.041    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 9.041 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.612    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.179     6.511    clk100_IBUF_BUFG
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.056     6.567 f  clk100_inst/O
                         net (fo=9, routed)           0.813     7.380    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.433 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.149    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.178 f  BUFG_2/O
                         net (fo=75, routed)          0.863     9.041    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)





