<def f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='33' macro='1' type='const MCPhysReg [64]'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='469' u='r' c='_ZNK12_GLOBAL__N_110PPCOperand18addRegVSRCOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='1193' u='r' c='_ZN12_GLOBAL__N_112PPCAsmParser17MatchRegisterNameERjRl'/>
<def f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='20' macro='1' type='const MCPhysReg [64]'/>
<use f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='128' u='r' c='_ZL23DecodeVSRCRegisterClassRN4llvm6MCInstEmmPKv'/>
