// Seed: 1685563000
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wor id_3;
  assign id_3 = 1 ==? id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_14;
  module_0(
      id_8, id_13
  );
endmodule
