puts "Reading layout /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/09_APR_2024___18_43_22/tmp/ext/user_project_wrapper.gds.spice..."
set layout [readnet spice /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/09_APR_2024___18_43_22/tmp/ext/user_project_wrapper.gds.spice]
set source [readnet spice /dev/null]
puts "Reading source /home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice..."
readnet spice /home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice $source
puts "Reading source /home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice..."
readnet spice /home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice $source
puts "Reading source /home/engtech/Desktop/Openlane_v2/memristor/xschem/simulation/core_xschem.spice..."
readnet spice /home/engtech/Desktop/Openlane_v2/memristor/xschem/simulation/core_xschem.spice $source
puts "Reading source /home/engtech/Desktop/Openlane_v2/memristor/verilog/gl/user_proj_example.v..."
readnet verilog /home/engtech/Desktop/Openlane_v2/memristor/verilog/gl/user_proj_example.v $source
puts "Reading source /home/engtech/Desktop/Openlane_v2/memristor/verilog/gl/user_project_wrapper.v..."
readnet verilog /home/engtech/Desktop/Openlane_v2/memristor/verilog/gl/user_project_wrapper.v $source
lvs "$layout user_project_wrapper" "$source user_project_wrapper" /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/09_APR_2024___18_43_22/tmp/sky130B_setup.tcl /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/09_APR_2024___18_43_22/tmp/lvs.report -blackbox -json -noflatten=/home/engtech/Desktop/Openlane_v2/memristor/precheck_results/09_APR_2024___18_43_22/tmp/noflatten.glob
