Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec  9 16:17:10 2025
| Host         : LAPTOP-61978DQ3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   657 |
|    Minimum number of control sets                        |   622 |
|    Addition due to synthesis replication                 |    35 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2117 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   657 |
| >= 0 to < 4        |   103 |
| >= 4 to < 6        |   132 |
| >= 6 to < 8        |    77 |
| >= 8 to < 10       |    57 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |    44 |
| >= 14 to < 16      |    14 |
| >= 16              |   213 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3260 |         1052 |
| No           | No                    | Yes                    |             825 |          299 |
| No           | Yes                   | No                     |             943 |          452 |
| Yes          | No                    | No                     |            3722 |          891 |
| Yes          | No                    | Yes                    |            1187 |          390 |
| Yes          | Yes                   | No                     |            3882 |         1084 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                         Clock Signal                                        |                                                                                                                             Enable Signal                                                                                                                             |                                                                                               Set/Reset Signal                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                       |                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/mi_handler_m_sc_areset                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/VGA_CLK                                                            | system_i/vga_display_0/U0/v_count_1                                                                                                                                                                                                                                   | system_i/vga_display_0/U0/v_count[5]_i_1_n_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_onehot_state_reg[1][0]                                                                                                                       |                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][3]_2[0]                                                                                                         | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                       |                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                       |                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                   | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                                          |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                       |                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                                          |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg_0_sn_1                                                                                            | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                                          |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                             |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                      |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                  |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                         |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                       |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_clock_inst/uart_clk                                                                                                                                                                       | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                2 |              3 |         1.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                  |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                       |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                       |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                       |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                  |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0                                                               | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_3[0]                                                                                                                    |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                    | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                       | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                  | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                    | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                   |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                     |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[7]_i_1_n_0                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                      |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                         |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                      |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                    | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_spi_enabled.neorv32_spi_inst/rtx_engine[bitcnt][3]_i_1_n_0                                                                                                                                         | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                       |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                          | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                         | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                   |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_spi_enabled.neorv32_spi_inst/tx_fifo_inst/E[0]                                                                                                                                                     | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              4 |         1.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                               |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sel                                                                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_exe_engine[state][3]_i_1_n_0                                                                                                            | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                4 |              4 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                    | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                   |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                        | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                3 |              4 |         1.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/FSM_sequential_cal2_state_r[3]_i_1_n_0                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                               | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                  | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                    | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                   |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                        |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                               | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                  | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                        | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                3 |              4 |         1.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                               | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                  | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                  | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                               | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                        | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                3 |              4 |         1.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][2]_3[0]                                                                                                         | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst/ctrl[ofs_int][3]_i_1_n_0                                                                                                                              | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst/ctrl[ofs_int][3]_i_1__0_n_0                                                                                                                           | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                      |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                4 |              4 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                3 |              4 |         1.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                4 |              4 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/E[0]                                                                                                                      | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/E[0]                                                                                                                      | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_clock_inst/ctrl_reg[enable][0]                                                                                                                                                            | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                3 |              4 |         1.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                 |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                            |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                   | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                   | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                 |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine[bitcnt][3]_i_1_n_0                                                                                                                                      | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                       |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                        |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/ctrl[enable]                                                                                                                                               | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                             | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                         |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst/ctrl[ofs_ext][4]_i_1_n_0                                                                                                                              | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                             | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                       |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                               | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                      |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                           | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[7]_i_1_n_0                                                                                                                |                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                    |                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                      |                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                3 |              5 |         1.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                3 |              5 |         1.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                             |                3 |              5 |         1.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                       |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                           |                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/prbs_rdlvl_done_pulse_reg[0]                                                                                                      |                3 |              5 |         1.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                3 |              5 |         1.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                              | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst/ctrl[ofs_ext][4]_i_1__0_n_0                                                                                                                           | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                          | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                         | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                            |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                5 |              5 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                         | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                            |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                           |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              6 |         6.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                         |                3 |              6 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                         |                4 |              6 |         1.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                3 |              6 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[5]_i_1_n_0                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                      |                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              6 |         1.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                         |                4 |              6 |         1.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]_2[0]  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                3 |              6 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                        |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_1_n_0                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                5 |              6 |         1.20 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                          |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                         |                3 |              6 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                3 |              6 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |         6.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                                      |                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              6 |         6.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                  | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                4 |              6 |         1.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                  | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                       |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | system_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                          |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                      | system_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                3 |              6 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                             |                5 |              6 |         1.20 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/VGA_CLK                                                            |                                                                                                                                                                                                                                                                       | system_i/vga_display_0/U0/h_count[6]_i_1_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                3 |              6 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                               | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                      |                3 |              6 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                3 |              6 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                3 |              6 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                             |                4 |              6 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              6 |         6.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                4 |              7 |         1.75 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                4 |              7 |         1.75 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                3 |              7 |         2.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_fifo_inst/w_pnt[6]_i_1_n_0                                                                                                                              | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/VGA_CLK                                                            | system_i/vga_display_0/U0/enPalette0                                                                                                                                                                                                                                  |                                                                                                                                                                                                             |                6 |              7 |         1.17 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                4 |              7 |         1.75 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                            |                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                            |                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_fifo_inst/r_pnt[6]_i_1__0_n_0                                                                                                                           | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                3 |              7 |         2.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                4 |              7 |         1.75 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |                2 |              7 |         3.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[rw]_1                                                                                                                 | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                2 |              7 |         3.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                3 |              7 |         2.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                            |                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][2]_2[0]                                                                                                         | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                1 |              7 |         7.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt[6]_i_1__0_n_0                                                                                                                           | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                3 |              7 |         2.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                            |                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                5 |              7 |         1.40 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                4 |              7 |         1.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          |                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                4 |              8 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                5 |              8 |         1.60 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                            | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                4 |              8 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_spi_enabled.neorv32_spi_inst/rx_fifo_inst/we                                                                                                                                                       | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                1 |              8 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_spi_enabled.neorv32_spi_inst/tx_fifo_inst/rtx_engine_reg[state][2][0]                                                                                                                              | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                2 |              8 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst/neorv32_cache_memory_inst/tag_memory/E[0]                                                                                                             |                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst/neorv32_cache_memory_inst/tag_memory/cache_o[we][1]                                                                                                   |                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst/neorv32_cache_memory_inst/tag_memory/cache_o[we][0]                                                                                                   |                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst/neorv32_cache_memory_inst/tag_memory/FSM_sequential_ctrl_reg[state][2]_0[0]                                                                           |                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst/neorv32_cache_memory_inst/tag_memory/cache_o[we][2]                                                                                                   |                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst/neorv32_cache_memory_inst/tag_memory/FSM_sequential_ctrl_reg[state][2][0]                                                                             |                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                      | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                         |                4 |              8 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                            | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                4 |              8 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                    | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/VGA_CLK                                                            | system_i/vga_display_0/U0/v_count_1                                                                                                                                                                                                                                   |                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                2 |              8 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                5 |              9 |         1.80 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                3 |              9 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst/neorv32_cache_memory_inst/tag_memory/FSM_sequential_ctrl_reg[state][2]_1[0]                                                                           |                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[1]                                                                                                                    |                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                         | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[rw]_4[0]                                                                                                              | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                2 |              9 |         4.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                3 |              9 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                6 |              9 |         1.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                            | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine[sreg][8]_i_1_n_0                                                                                                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                2 |              9 |         4.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[2]                                                                                                                    |                                                                                                                                                                                                             |                7 |              9 |         1.29 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              9 |         4.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[0]                                                                                                                    |                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_cmd_hold_reg_0[0]                                                                         |                2 |              9 |         4.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst/neorv32_cache_memory_inst/tag_memory/cache_o[we][3]                                                                                                   |                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2                                                                                                                       | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                      |                2 |              9 |         4.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                4 |             10 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/neorv32_vivado_ip_0/U0/awvalid_i_2_n_0                                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                     | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                4 |             10 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine[baudcnt][9]_i_1_n_0                                                                                                                                     | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                4 |             10 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                5 |             10 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                3 |             10 |         3.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine[baudcnt][9]_i_1_n_0                                                                                                                                     | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                4 |             10 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |                4 |             10 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                3 |             10 |         3.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                5 |             10 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                               | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                      |                5 |             10 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                4 |             10 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                               | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                      |                4 |             10 |         2.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                               | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                      |                5 |             10 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |                3 |             10 |         3.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                6 |             11 |         1.83 |
|  system_i/clk_wiz_0/inst/clk_out1                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                3 |             11 |         3.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                    | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                3 |             12 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                      |                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/we_0                                                                                                                                          |                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                            |                5 |             12 |         2.40 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                             |               12 |             12 |         1.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                           |                4 |             12 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                            |                5 |             12 |         2.40 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper[cnt][11]_i_1_n_0                                                                                                                                                                     | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                3 |             12 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                     | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                             |                4 |             12 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                     | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                5 |             12 |         2.40 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                             |                4 |             12 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                            |                5 |             12 |         2.40 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                            |                5 |             12 |         2.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |             12 |         3.00 |
|  system_i/clk_wiz_0/inst/VGA_CLK                                                            |                                                                                                                                                                                                                                                                       | system_i/vga_display_0/U0/VGA_R[3]_i_1_n_0                                                                                                                                                                  |                4 |             12 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                             |                4 |             12 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                     | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                             |                4 |             12 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/we                                                                                                                                                         |                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                             |                4 |             12 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             12 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr[addr]                                                                                                                                              | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                             |                6 |             12 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                            |                5 |             12 |         2.40 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                            |                5 |             12 |         2.40 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                5 |             12 |         2.40 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                               |                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             13 |         3.25 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine[bitcnt][3]_i_1_n_0                                                                                                                                      | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                5 |             13 |         2.60 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                             |                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                      |                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                               |                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                               |                                                                                                                                                                                                             |                6 |             15 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                               |                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               10 |             15 |         1.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                               |                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                2 |             15 |         7.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                           |                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                4 |             16 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                    | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                4 |             17 |         4.25 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                    | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                5 |             18 |         3.60 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                                    | system_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |                5 |             18 |         3.60 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                8 |             18 |         2.25 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/E[0]                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                             |                6 |             18 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                             |                7 |             18 |         2.57 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                        | system_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |                4 |             18 |         4.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                             |                4 |             19 |         4.75 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                             |                3 |             19 |         6.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                         |               10 |             19 |         1.90 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mie_firq]                                                                                                                                          | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                6 |             19 |         3.17 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][2]_0                                                                                                            | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                3 |             20 |         6.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                7 |             21 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                             |                4 |             23 |         5.75 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                             |                4 |             23 |         5.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               12 |             23 |         1.92 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                7 |             24 |         3.43 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                     | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                             |                9 |             24 |         2.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst/neorv32_cache_memory_inst/tag_memory/cache_o[cmd_new]                                                                                                 |                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst/neorv32_cache_memory_inst/tag_memory/rdata1__0                                                                                                        |                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst/neorv32_cache_memory_inst/tag_memory/rdata1__0                                                                                                        |                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst/neorv32_cache_memory_inst/tag_memory/cache_o[cmd_new]                                                                                                 |                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                         | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                             |                8 |             24 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                            |                8 |             24 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                         | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                             |                9 |             24 |         2.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                         | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                             |                8 |             24 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                     | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                             |                8 |             24 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                7 |             24 |         3.43 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                            |                9 |             24 |         2.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                         | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                             |                8 |             24 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                     | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                             |               10 |             24 |         2.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                9 |             25 |         2.78 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               14 |             25 |         1.79 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               13 |             25 |         1.92 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                4 |             26 |         6.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |               15 |             26 |         1.73 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst/ctrl_nxt[tag]                                                                                                                                         | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               13 |             26 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst/ctrl_nxt[tag]                                                                                                                                         | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                8 |             26 |         3.25 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                7 |             26 |         3.71 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                             |               10 |             26 |         2.60 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                9 |             27 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_shelve_d                                                                                                                                         |                                                                                                                                                                                                             |                5 |             27 |         5.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               14 |             28 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |                7 |             29 |         4.14 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc]0                                                                                                                                         | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               21 |             31 |         1.48 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |               17 |             31 |         1.82 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |               15 |             31 |         2.07 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtvec][31]_i_1_n_0                                                                                                                                 | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                8 |             31 |         3.88 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine[pc2][31]_i_1_n_0                                                                                                                            | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               14 |             31 |         2.21 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch[pc][31]_i_1_n_0                                                                                                                                 | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               10 |             31 |         3.10 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |               15 |             31 |         2.07 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                   | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                6 |             32 |         5.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                    |                                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                     | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                      |                6 |             32 |         5.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                   | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                5 |             32 |         6.40 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                     | system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                      |                5 |             32 |         6.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               11 |             32 |         2.91 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                    |                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               12 |             32 |         2.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][3]_1[0]                                                                                                         | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               11 |             32 |         2.91 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][3]_0[0]                                                                                                         | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               16 |             32 |         2.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][4]_0[0]                                                                                                         | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               12 |             32 |         2.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][2]_1[0]                                                                                                         | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               11 |             32 |         2.91 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               11 |             32 |         2.91 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/E[0]                                                                                                                                                       | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                8 |             32 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mscratch][31]_i_1_n_0                                                                                                                              | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                8 |             32 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                    |                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                7 |             32 |         4.57 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                     | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                      |                5 |             32 |         6.40 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                |               20 |             33 |         1.65 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/E[0]                                                                                                                                                   | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                9 |             33 |         3.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst/neorv32_cache_memory_inst/data_stat_mem/E[0]                                                                                                          |                                                                                                                                                                                                             |                9 |             33 |         3.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_slink_enabled.neorv32_slink_inst/rx_fifo_inst/we                                                                                                                                                   | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |                7 |             33 |         4.71 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                             |                6 |             33 |         5.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                             |                7 |             33 |         4.71 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                             |                7 |             33 |         4.71 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                             |                5 |             33 |         6.60 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                             |                5 |             33 |         6.60 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                             |                6 |             33 |         5.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst/neorv32_cache_memory_inst/data_stat_mem/cache_o[we][0]                                                                                                |                                                                                                                                                                                                             |                9 |             33 |         3.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/r_shelf                                                                                                                                            |                                                                                                                                                                                                             |                8 |             34 |         4.25 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                             |                9 |             34 |         3.78 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                          |                                                                                                                                                                                                             |                9 |             34 |         3.78 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                9 |             34 |         3.78 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                             |               11 |             35 |         3.18 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                             |                6 |             36 |         6.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum52_out                                                                                                                                  |                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                                                                               |                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                             |                6 |             36 |         6.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                        |                                                                                                                                                                                                             |                6 |             36 |         6.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                             |                6 |             36 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                             |               11 |             37 |         3.36 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[rw]_6[0]                                                                                                              | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               10 |             37 |         3.70 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                             |                7 |             37 |         5.29 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter[sreg]                                                                                                                  | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               17 |             37 |         2.18 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                             |                8 |             37 |         4.62 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                             |                8 |             37 |         4.62 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                             |               10 |             37 |         3.70 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               18 |             38 |         2.11 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                             |                9 |             39 |         4.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                             |                9 |             39 |         4.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |               10 |             39 |         3.90 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                             |                                                                                                                                                                                                             |                8 |             39 |         4.88 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                            |                                                                                                                                                                                                             |                8 |             39 |         4.88 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                            |                                                                                                                                                                                                             |               11 |             40 |         3.64 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                             |                5 |             40 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                             |                5 |             40 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                             |                7 |             40 |         5.71 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |               10 |             40 |         4.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                             |                7 |             40 |         5.71 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                 |                                                                                                                                                                                                             |               12 |             41 |         3.42 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                            |                                                                                                                                                                                                             |               11 |             42 |         3.82 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                             |                                                                                                                                                                                                             |                9 |             42 |         4.67 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                             |                                                                                                                                                                                                             |                7 |             43 |         6.14 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                             |                9 |             43 |         4.78 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                             |                8 |             43 |         5.38 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                8 |             43 |         5.38 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                            |                                                                                                                                                                                                             |                8 |             43 |         5.38 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst/neorv32_cache_memory_inst/tag_memory/we_i                                                                                                             |                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               19 |             48 |         2.53 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               15 |             48 |         3.20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               19 |             48 |         2.53 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/E[0]                                                                                                                                                                | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               16 |             48 |         3.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                             |                                                                                                                                                                                                             |                9 |             49 |         5.44 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                            |                                                                                                                                                                                                             |               12 |             49 |         4.08 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |               13 |             53 |         4.08 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |                9 |             53 |         5.89 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                             |                7 |             56 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                             |                7 |             56 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                             |                7 |             56 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                             |                8 |             64 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                             |               16 |             64 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                             |                8 |             64 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][14]_rep_2[0]                                                                                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               26 |             64 |         2.46 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                             |               14 |             64 |         4.57 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                             |                8 |             64 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                             |                8 |             64 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][14]_1[0]                                                                                                                            | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               21 |             64 |         3.05 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                             |               17 |             64 |         3.76 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                       |               13 |             65 |         5.00 |
|  system_i/clk_wiz_0/inst/VGA_CLK                                                            |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                             |               32 |             66 |         2.06 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt[ir]                                                                                                                                     | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               20 |             69 |         3.45 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_exe_engine_reg[state][2]_3[0]                                                                                                           | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               16 |             70 |         4.38 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mcause]                                                                                                                                            | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               16 |             70 |         4.38 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst/E[0]                                                                                                                                                  | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |               21 |             70 |         3.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                             |               10 |             80 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                             |               10 |             80 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                |                                                                                                                                                                                                             |               11 |             88 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                             |               12 |             92 |         7.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                           |                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_data_en            |                                                                                                                                                                                                             |               33 |            128 |         3.88 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                             |               24 |            129 |         5.38 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                             |               25 |            129 |         5.16 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |               26 |            140 |         5.38 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                             |               31 |            144 |         4.65 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                             |               42 |            144 |         3.43 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                             |               30 |            144 |         4.80 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |               27 |            145 |         5.37 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |               40 |            145 |         3.62 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |               28 |            145 |         5.18 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |               28 |            145 |         5.18 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |               45 |            150 |         3.33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |               28 |            155 |         5.54 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |               28 |            155 |         5.54 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |               28 |            155 |         5.54 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                        |               31 |            157 |         5.06 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                             |               24 |            192 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                             |               24 |            192 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                             |               25 |            200 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                             |               25 |            200 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                             |               25 |            200 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                             |               25 |            200 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                             |               25 |            200 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                             |               26 |            208 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                             |               26 |            208 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                             |               26 |            208 |         8.00 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                             |               28 |            218 |         7.79 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       | system_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys                                                                                                             |              249 |            659 |         2.65 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]                                                        |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                             |              376 |           1050 |         2.79 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                             |              645 |           2172 |         3.37 |
+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


