Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 23 19:16:21 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    24          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: CLK_divider_To_1Hz/clkout_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_divider_to_20hz/clkout_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: frec_div_10kHz/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.283        0.000                      0                  630        0.140        0.000                      0                  630        4.500        0.000                       0                   373  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.283        0.000                      0                  630        0.140        0.000                      0                  630        4.500        0.000                       0                   373  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.332ns (22.140%)  route 4.684ns (77.860%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.720     5.323    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X5Y62          FDRE                                         r  FSM_PB_R/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  FSM_PB_R/t_reg[0]/Q
                         net (fo=3, routed)           1.035     6.813    FSM_PB_R/t_reg_n_0_[0]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.152     6.965 f  FSM_PB_R/FSM_sequential_CurrentState[1]_i_5/O
                         net (fo=2, routed)           0.950     7.915    FSM_PB_R/FSM_sequential_CurrentState[1]_i_5_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.326     8.241 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_4/O
                         net (fo=1, routed)           0.431     8.673    FSM_PB_R/FSM_sequential_CurrentState[0]_i_4_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.797 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=2, routed)           0.567     9.363    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.124     9.487 r  FSM_PB_R/t[26]_i_2/O
                         net (fo=2, routed)           0.715    10.202    FSM_PB_R/p_0_in
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.150    10.352 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.987    11.339    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y66          FDRE                                         r  FSM_PB_R/t_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.596    15.019    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X4Y66          FDRE                                         r  FSM_PB_R/t_reg[17]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X4Y66          FDRE (Setup_fdre_C_R)       -0.637    14.622    FSM_PB_R/t_reg[17]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.332ns (22.140%)  route 4.684ns (77.860%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.720     5.323    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X5Y62          FDRE                                         r  FSM_PB_R/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  FSM_PB_R/t_reg[0]/Q
                         net (fo=3, routed)           1.035     6.813    FSM_PB_R/t_reg_n_0_[0]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.152     6.965 f  FSM_PB_R/FSM_sequential_CurrentState[1]_i_5/O
                         net (fo=2, routed)           0.950     7.915    FSM_PB_R/FSM_sequential_CurrentState[1]_i_5_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.326     8.241 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_4/O
                         net (fo=1, routed)           0.431     8.673    FSM_PB_R/FSM_sequential_CurrentState[0]_i_4_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.797 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=2, routed)           0.567     9.363    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.124     9.487 r  FSM_PB_R/t[26]_i_2/O
                         net (fo=2, routed)           0.715    10.202    FSM_PB_R/p_0_in
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.150    10.352 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.987    11.339    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y66          FDRE                                         r  FSM_PB_R/t_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.596    15.019    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X4Y66          FDRE                                         r  FSM_PB_R/t_reg[18]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X4Y66          FDRE (Setup_fdre_C_R)       -0.637    14.622    FSM_PB_R/t_reg[18]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.332ns (22.140%)  route 4.684ns (77.860%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.720     5.323    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X5Y62          FDRE                                         r  FSM_PB_R/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  FSM_PB_R/t_reg[0]/Q
                         net (fo=3, routed)           1.035     6.813    FSM_PB_R/t_reg_n_0_[0]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.152     6.965 f  FSM_PB_R/FSM_sequential_CurrentState[1]_i_5/O
                         net (fo=2, routed)           0.950     7.915    FSM_PB_R/FSM_sequential_CurrentState[1]_i_5_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.326     8.241 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_4/O
                         net (fo=1, routed)           0.431     8.673    FSM_PB_R/FSM_sequential_CurrentState[0]_i_4_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.797 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=2, routed)           0.567     9.363    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.124     9.487 r  FSM_PB_R/t[26]_i_2/O
                         net (fo=2, routed)           0.715    10.202    FSM_PB_R/p_0_in
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.150    10.352 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.987    11.339    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y66          FDRE                                         r  FSM_PB_R/t_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.596    15.019    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X4Y66          FDRE                                         r  FSM_PB_R/t_reg[19]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X4Y66          FDRE (Setup_fdre_C_R)       -0.637    14.622    FSM_PB_R/t_reg[19]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.332ns (22.140%)  route 4.684ns (77.860%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.720     5.323    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X5Y62          FDRE                                         r  FSM_PB_R/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  FSM_PB_R/t_reg[0]/Q
                         net (fo=3, routed)           1.035     6.813    FSM_PB_R/t_reg_n_0_[0]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.152     6.965 f  FSM_PB_R/FSM_sequential_CurrentState[1]_i_5/O
                         net (fo=2, routed)           0.950     7.915    FSM_PB_R/FSM_sequential_CurrentState[1]_i_5_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.326     8.241 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_4/O
                         net (fo=1, routed)           0.431     8.673    FSM_PB_R/FSM_sequential_CurrentState[0]_i_4_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.797 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=2, routed)           0.567     9.363    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.124     9.487 r  FSM_PB_R/t[26]_i_2/O
                         net (fo=2, routed)           0.715    10.202    FSM_PB_R/p_0_in
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.150    10.352 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.987    11.339    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y66          FDRE                                         r  FSM_PB_R/t_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.596    15.019    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X4Y66          FDRE                                         r  FSM_PB_R/t_reg[20]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X4Y66          FDRE (Setup_fdre_C_R)       -0.637    14.622    FSM_PB_R/t_reg[20]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.332ns (22.734%)  route 4.527ns (77.266%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.720     5.323    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X5Y62          FDRE                                         r  FSM_PB_R/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  FSM_PB_R/t_reg[0]/Q
                         net (fo=3, routed)           1.035     6.813    FSM_PB_R/t_reg_n_0_[0]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.152     6.965 f  FSM_PB_R/FSM_sequential_CurrentState[1]_i_5/O
                         net (fo=2, routed)           0.950     7.915    FSM_PB_R/FSM_sequential_CurrentState[1]_i_5_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.326     8.241 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_4/O
                         net (fo=1, routed)           0.431     8.673    FSM_PB_R/FSM_sequential_CurrentState[0]_i_4_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.797 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=2, routed)           0.567     9.363    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.124     9.487 r  FSM_PB_R/t[26]_i_2/O
                         net (fo=2, routed)           0.715    10.202    FSM_PB_R/p_0_in
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.150    10.352 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.829    11.182    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.595    15.018    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[21]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y67          FDRE (Setup_fdre_C_R)       -0.637    14.621    FSM_PB_R/t_reg[21]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.332ns (22.734%)  route 4.527ns (77.266%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.720     5.323    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X5Y62          FDRE                                         r  FSM_PB_R/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  FSM_PB_R/t_reg[0]/Q
                         net (fo=3, routed)           1.035     6.813    FSM_PB_R/t_reg_n_0_[0]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.152     6.965 f  FSM_PB_R/FSM_sequential_CurrentState[1]_i_5/O
                         net (fo=2, routed)           0.950     7.915    FSM_PB_R/FSM_sequential_CurrentState[1]_i_5_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.326     8.241 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_4/O
                         net (fo=1, routed)           0.431     8.673    FSM_PB_R/FSM_sequential_CurrentState[0]_i_4_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.797 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=2, routed)           0.567     9.363    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.124     9.487 r  FSM_PB_R/t[26]_i_2/O
                         net (fo=2, routed)           0.715    10.202    FSM_PB_R/p_0_in
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.150    10.352 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.829    11.182    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.595    15.018    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[22]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y67          FDRE (Setup_fdre_C_R)       -0.637    14.621    FSM_PB_R/t_reg[22]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.332ns (22.734%)  route 4.527ns (77.266%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.720     5.323    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X5Y62          FDRE                                         r  FSM_PB_R/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  FSM_PB_R/t_reg[0]/Q
                         net (fo=3, routed)           1.035     6.813    FSM_PB_R/t_reg_n_0_[0]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.152     6.965 f  FSM_PB_R/FSM_sequential_CurrentState[1]_i_5/O
                         net (fo=2, routed)           0.950     7.915    FSM_PB_R/FSM_sequential_CurrentState[1]_i_5_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.326     8.241 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_4/O
                         net (fo=1, routed)           0.431     8.673    FSM_PB_R/FSM_sequential_CurrentState[0]_i_4_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.797 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=2, routed)           0.567     9.363    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.124     9.487 r  FSM_PB_R/t[26]_i_2/O
                         net (fo=2, routed)           0.715    10.202    FSM_PB_R/p_0_in
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.150    10.352 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.829    11.182    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.595    15.018    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[23]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y67          FDRE (Setup_fdre_C_R)       -0.637    14.621    FSM_PB_R/t_reg[23]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.332ns (22.734%)  route 4.527ns (77.266%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.720     5.323    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X5Y62          FDRE                                         r  FSM_PB_R/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  FSM_PB_R/t_reg[0]/Q
                         net (fo=3, routed)           1.035     6.813    FSM_PB_R/t_reg_n_0_[0]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.152     6.965 f  FSM_PB_R/FSM_sequential_CurrentState[1]_i_5/O
                         net (fo=2, routed)           0.950     7.915    FSM_PB_R/FSM_sequential_CurrentState[1]_i_5_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.326     8.241 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_4/O
                         net (fo=1, routed)           0.431     8.673    FSM_PB_R/FSM_sequential_CurrentState[0]_i_4_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.797 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=2, routed)           0.567     9.363    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.124     9.487 r  FSM_PB_R/t[26]_i_2/O
                         net (fo=2, routed)           0.715    10.202    FSM_PB_R/p_0_in
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.150    10.352 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.829    11.182    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.595    15.018    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[24]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y67          FDRE (Setup_fdre_C_R)       -0.637    14.621    FSM_PB_R/t_reg[24]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 1.332ns (22.969%)  route 4.467ns (77.031%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.720     5.323    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X5Y62          FDRE                                         r  FSM_PB_R/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  FSM_PB_R/t_reg[0]/Q
                         net (fo=3, routed)           1.035     6.813    FSM_PB_R/t_reg_n_0_[0]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.152     6.965 f  FSM_PB_R/FSM_sequential_CurrentState[1]_i_5/O
                         net (fo=2, routed)           0.950     7.915    FSM_PB_R/FSM_sequential_CurrentState[1]_i_5_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.326     8.241 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_4/O
                         net (fo=1, routed)           0.431     8.673    FSM_PB_R/FSM_sequential_CurrentState[0]_i_4_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.797 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=2, routed)           0.567     9.363    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.124     9.487 r  FSM_PB_R/t[26]_i_2/O
                         net (fo=2, routed)           0.715    10.202    FSM_PB_R/p_0_in
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.150    10.352 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.770    11.122    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.593    15.016    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[25]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X4Y68          FDRE (Setup_fdre_C_R)       -0.637    14.619    FSM_PB_R/t_reg[25]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 1.332ns (22.969%)  route 4.467ns (77.031%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.720     5.323    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X5Y62          FDRE                                         r  FSM_PB_R/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  FSM_PB_R/t_reg[0]/Q
                         net (fo=3, routed)           1.035     6.813    FSM_PB_R/t_reg_n_0_[0]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.152     6.965 f  FSM_PB_R/FSM_sequential_CurrentState[1]_i_5/O
                         net (fo=2, routed)           0.950     7.915    FSM_PB_R/FSM_sequential_CurrentState[1]_i_5_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.326     8.241 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_4/O
                         net (fo=1, routed)           0.431     8.673    FSM_PB_R/FSM_sequential_CurrentState[0]_i_4_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.797 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=2, routed)           0.567     9.363    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.124     9.487 r  FSM_PB_R/t[26]_i_2/O
                         net (fo=2, routed)           0.715    10.202    FSM_PB_R/p_0_in
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.150    10.352 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.770    11.122    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.593    15.016    FSM_PB_R/FSM_sequential_CurrentState_reg[2]_0
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[26]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X4Y68          FDRE (Setup_fdre_C_R)       -0.637    14.619    FSM_PB_R/t_reg[26]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  3.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_minutos/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_minutos/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.603     1.522    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X3Y58          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Formato_Hora/Double_Dabble_minutos/shift_reg[3]/Q
                         net (fo=4, routed)           0.088     1.752    Formato_Hora/Double_Dabble_minutos/shift_reg_n_0_[3]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.045     1.797 r  Formato_Hora/Double_Dabble_minutos/shift[4]_i_1/O
                         net (fo=1, routed)           0.000     1.797    Formato_Hora/Double_Dabble_minutos/shift[4]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.876     2.041    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X2Y58          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/shift_reg[4]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.121     1.656    Formato_Hora/Double_Dabble_minutos/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 PB_Debouncer_R/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PB_Debouncer_R/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.567     1.486    PB_Debouncer_R/delay_timer_reg[0]_0
    SLICE_X13Y69         FDSE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  PB_Debouncer_R/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.110     1.738    PB_Debouncer_R/state[0]
    SLICE_X12Y69         LUT4 (Prop_lut4_I3_O)        0.045     1.783 r  PB_Debouncer_R/FSM_onehot_state[1]_i_1__6/O
                         net (fo=1, routed)           0.000     1.783    PB_Debouncer_R/next_state__0[1]
    SLICE_X12Y69         FDRE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.836     2.001    PB_Debouncer_R/delay_timer_reg[0]_0
    SLICE_X12Y69         FDRE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X12Y69         FDRE (Hold_fdre_C_D)         0.120     1.619    PB_Debouncer_R/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_horas/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_horas/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.575     1.494    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X9Y56          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Formato_Alarma/Double_Dabble_horas/counter_reg[2]/Q
                         net (fo=6, routed)           0.114     1.750    Formato_Alarma/Double_Dabble_horas/sel0__1[2]
    SLICE_X8Y56          LUT6 (Prop_lut6_I2_O)        0.045     1.795 r  Formato_Alarma/Double_Dabble_horas/counter[5]_i_2__4/O
                         net (fo=1, routed)           0.000     1.795    Formato_Alarma/Double_Dabble_horas/counter[5]_i_2__4_n_0
    SLICE_X8Y56          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.846     2.011    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X8Y56          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/counter_reg[5]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.121     1.628    Formato_Alarma/Double_Dabble_horas/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_horas/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_horas/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.058%)  route 0.087ns (31.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.603     1.522    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X4Y56          FDRE                                         r  Formato_Hora/Double_Dabble_horas/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Formato_Hora/Double_Dabble_horas/shift_reg[3]/Q
                         net (fo=4, routed)           0.087     1.751    Formato_Hora/Double_Dabble_horas/shift_reg_n_0_[3]
    SLICE_X5Y56          LUT4 (Prop_lut4_I2_O)        0.045     1.796 r  Formato_Hora/Double_Dabble_horas/shift[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.796    Formato_Hora/Double_Dabble_horas/shift[4]_i_1__2_n_0
    SLICE_X5Y56          FDRE                                         r  Formato_Hora/Double_Dabble_horas/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.874     2.039    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X5Y56          FDRE                                         r  Formato_Hora/Double_Dabble_horas/shift_reg[4]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.092     1.627    Formato_Hora/Double_Dabble_horas/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_horas/shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_horas/bcd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.309%)  route 0.139ns (49.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.603     1.522    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X4Y56          FDRE                                         r  Formato_Hora/Double_Dabble_horas/shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Formato_Hora/Double_Dabble_horas/shift_reg[0]/Q
                         net (fo=6, routed)           0.139     1.803    Formato_Hora/Double_Dabble_horas/shift_reg_n_0_[0]
    SLICE_X3Y56          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.877     2.042    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X3Y56          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[1]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.070     1.632    Formato_Hora/Double_Dabble_horas/bcd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_minutos/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_minutos/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.574     1.493    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X8Y59          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  Formato_Alarma/Double_Dabble_minutos/counter_reg[4]/Q
                         net (fo=4, routed)           0.071     1.728    Formato_Alarma/Double_Dabble_minutos/sel0__0[4]
    SLICE_X9Y59          LUT5 (Prop_lut5_I3_O)        0.045     1.773 r  Formato_Alarma/Double_Dabble_minutos/counter[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.773    Formato_Alarma/Double_Dabble_minutos/counter[5]_i_2__0_n_0
    SLICE_X9Y59          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.845     2.010    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X9Y59          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/counter_reg[5]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X9Y59          FDRE (Hold_fdre_C_D)         0.092     1.598    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_minutos/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_minutos/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.602     1.521    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X5Y58          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Formato_Alarma/Double_Dabble_minutos/shift_reg[1]/Q
                         net (fo=5, routed)           0.122     1.785    Formato_Alarma/Double_Dabble_minutos/shift_reg_n_0_[1]
    SLICE_X5Y57          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.873     2.038    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X5Y57          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/bcd_reg[2]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y57          FDRE (Hold_fdre_C_D)         0.070     1.607    Formato_Alarma/Double_Dabble_minutos/bcd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_segundos/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_segundos/shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.726%)  route 0.097ns (34.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.602     1.521    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X0Y60          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Formato_Hora/Double_Dabble_segundos/FSM_onehot_state_reg[1]/Q
                         net (fo=18, routed)          0.097     1.759    Formato_Hora/Double_Dabble_segundos/state[1]
    SLICE_X1Y60          LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Formato_Hora/Double_Dabble_segundos/shift[3]_i_2__1/O
                         net (fo=1, routed)           0.000     1.804    Formato_Hora/Double_Dabble_segundos/shift[3]_i_2__1_n_0
    SLICE_X1Y60          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.875     2.040    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X1Y60          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/shift_reg[3]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.092     1.626    Formato_Hora/Double_Dabble_segundos/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_horas/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_horas/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.587%)  route 0.131ns (41.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.603     1.522    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X7Y55          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Formato_Alarma/Double_Dabble_horas/shift_reg[3]/Q
                         net (fo=4, routed)           0.131     1.795    Formato_Alarma/Double_Dabble_horas/shift_reg_n_0_[3]
    SLICE_X6Y54          LUT4 (Prop_lut4_I2_O)        0.045     1.840 r  Formato_Alarma/Double_Dabble_horas/shift[4]_i_1__4/O
                         net (fo=1, routed)           0.000     1.840    Formato_Alarma/Double_Dabble_horas/shift[4]_i_1__4_n_0
    SLICE_X6Y54          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.874     2.039    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X6Y54          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/shift_reg[4]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y54          FDRE (Hold_fdre_C_D)         0.121     1.659    Formato_Alarma/Double_Dabble_horas/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_horas/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_horas/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.965%)  route 0.130ns (48.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.603     1.522    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X4Y56          FDRE                                         r  Formato_Hora/Double_Dabble_horas/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Formato_Hora/Double_Dabble_horas/shift_reg[1]/Q
                         net (fo=5, routed)           0.130     1.794    Formato_Hora/Double_Dabble_horas/shift_reg_n_0_[1]
    SLICE_X4Y55          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.874     2.039    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X4Y55          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[2]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y55          FDRE (Hold_fdre_C_D)         0.070     1.608    Formato_Hora/Double_Dabble_horas/bcd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66     CLK_divider_To_1Hz/clkout_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     CLK_divider_To_1Hz/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69     CLK_divider_To_1Hz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y69     CLK_divider_To_1Hz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y69     CLK_divider_To_1Hz/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     CLK_divider_To_1Hz/clkout_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     CLK_divider_To_1Hz/clkout_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71     CLK_divider_To_1Hz/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71     CLK_divider_To_1Hz/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     CLK_divider_To_1Hz/clkout_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     CLK_divider_To_1Hz/clkout_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71     CLK_divider_To_1Hz/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71     CLK_divider_To_1Hz/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     CLK_divider_To_1Hz/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.548ns  (logic 5.902ns (37.959%)  route 9.646ns (62.041%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=30, routed)          3.039     4.519    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     4.643 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.433     5.076    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     5.200 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.815     6.015    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.124     6.139 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.867     7.006    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.800     7.930    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y57          LUT4 (Prop_lut4_I3_O)        0.152     8.082 r  BCD_to_display/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.692    11.773    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.774    15.548 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.548    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.848ns  (logic 5.763ns (38.814%)  route 9.085ns (61.186%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=30, routed)          3.372     4.852    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X5Y57          LUT6 (Prop_lut6_I3_O)        0.124     4.976 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.877     5.852    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124     5.976 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.030     7.007    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.131 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.762     7.893    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I3_O)        0.150     8.043 r  BCD_to_display/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.044    11.086    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.761    14.848 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.848    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.812ns  (logic 5.593ns (37.757%)  route 9.219ns (62.243%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=30, routed)          3.039     4.519    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     4.643 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.433     5.076    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     5.200 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.815     6.015    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.124     6.139 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.867     7.006    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.825     7.955    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I1_O)        0.124     8.079 r  BCD_to_display/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.240    11.319    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.812 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.812    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.907ns  (logic 5.891ns (42.359%)  route 8.016ns (57.641%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=30, routed)          3.039     4.519    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     4.643 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.433     5.076    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     5.200 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.815     6.015    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.124     6.139 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.867     7.006    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.825     7.955    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I3_O)        0.153     8.108 r  BCD_to_display/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.037    10.145    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.762    13.907 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.907    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.756ns  (logic 5.677ns (41.267%)  route 8.079ns (58.733%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=30, routed)          3.039     4.519    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     4.643 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.433     5.076    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     5.200 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.815     6.015    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.124     6.139 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.867     7.006    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.060     8.190    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I3_O)        0.124     8.314 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.865    10.179    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.756 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.756    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.698ns  (logic 5.633ns (41.124%)  route 8.065ns (58.876%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=30, routed)          3.039     4.519    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     4.643 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.433     5.076    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     5.200 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.815     6.015    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.124     6.139 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.867     7.006    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.130 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.800     7.930    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y57          LUT4 (Prop_lut4_I3_O)        0.124     8.054 r  BCD_to_display/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.110    10.164    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.698 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.698    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.448ns  (logic 5.536ns (41.169%)  route 7.912ns (58.831%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=30, routed)          3.372     4.852    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X5Y57          LUT6 (Prop_lut6_I3_O)        0.124     4.976 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.877     5.852    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124     5.976 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.030     7.007    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.131 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.762     7.893    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I2_O)        0.124     8.017 r  BCD_to_display/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.870     9.887    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.448 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.448    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_to_display/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.457ns  (logic 4.160ns (39.777%)  route 6.298ns (60.223%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE                         0.000     0.000 r  BCD_to_display/contador_anodos/count_reg[1]/C
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  BCD_to_display/contador_anodos/count_reg[1]/Q
                         net (fo=28, routed)          0.723     1.241    BCD_to_display/contador_anodos/count[1]
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.124     1.365 r  BCD_to_display/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           5.575     6.940    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.457 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.457    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.657ns  (logic 4.456ns (46.140%)  route 5.201ns (53.860%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  contador_segundos/count_reg[1]/Q
                         net (fo=7, routed)           0.744     1.222    contador_segundos/Q[1]
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.301     1.523 f  contador_segundos/LED_OBUF[15]_inst_i_2/O
                         net (fo=15, routed)          1.097     2.620    contador_segundos/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I0_O)        0.124     2.744 r  contador_segundos/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.360     6.104    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.657 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.657    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ALARMA_LEDs/LEDsf_reg[10]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.541ns  (logic 1.631ns (17.095%)  route 7.910ns (82.905%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.691     6.198    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     6.322 r  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         3.219     9.541    ALARMA_LEDs/SR[0]
    SLICE_X0Y65          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[10]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[14]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[14]/C
    SLICE_X1Y62          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[14]/Q
                         net (fo=2, routed)           0.167     0.308    ALARMA_LEDs/Q[14]
    SLICE_X1Y62          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  ALARMA_LEDs/LEDsf[14]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ALARMA_LEDs/LEDsf[14]_i_1_n_0
    SLICE_X1Y62          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[2]/C
    SLICE_X1Y63          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[2]/Q
                         net (fo=2, routed)           0.168     0.309    ALARMA_LEDs/Q[2]
    SLICE_X1Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  ALARMA_LEDs/LEDsf[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    ALARMA_LEDs/LEDsf[2]_i_1_n_0
    SLICE_X1Y63          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[7]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[7]/Q
                         net (fo=2, routed)           0.168     0.309    ALARMA_LEDs/Q[7]
    SLICE_X1Y64          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  ALARMA_LEDs/LEDsf[7]_i_1/O
                         net (fo=1, routed)           0.000     0.354    ALARMA_LEDs/LEDsf[7]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[12]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[12]/C
    SLICE_X0Y62          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[12]/Q
                         net (fo=2, routed)           0.183     0.324    ALARMA_LEDs/Q[12]
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  ALARMA_LEDs/LEDsf[12]_i_1/O
                         net (fo=1, routed)           0.000     0.369    ALARMA_LEDs/LEDsf[12]_i_1_n_0
    SLICE_X0Y62          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[5]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[5]/Q
                         net (fo=2, routed)           0.183     0.324    ALARMA_LEDs/Q[5]
    SLICE_X0Y64          LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  ALARMA_LEDs/LEDsf[5]_i_1/O
                         net (fo=1, routed)           0.000     0.369    ALARMA_LEDs/LEDsf[5]_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[3]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[3]/Q
                         net (fo=2, routed)           0.184     0.325    ALARMA_LEDs/Q[3]
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.370 r  ALARMA_LEDs/LEDsf[3]_i_1/O
                         net (fo=1, routed)           0.000     0.370    ALARMA_LEDs/LEDsf[3]_i_1_n_0
    SLICE_X0Y63          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[10]/C
    SLICE_X0Y65          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[10]/Q
                         net (fo=2, routed)           0.185     0.326    ALARMA_LEDs/Q[10]
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  ALARMA_LEDs/LEDsf[10]_i_1/O
                         net (fo=1, routed)           0.000     0.371    ALARMA_LEDs/LEDsf[10]_i_1_n_0
    SLICE_X0Y65          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.209ns (54.843%)  route 0.172ns (45.157%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[3]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[3]/Q
                         net (fo=21, routed)          0.172     0.336    contador_segundos/Q[3]
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.045     0.381 r  contador_segundos/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.381    contador_segundos/p_0_in[5]
    SLICE_X2Y62          FDCE                                         r  contador_segundos/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[11]/C
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  ALARMA_LEDs/LEDsf_reg[11]/Q
                         net (fo=2, routed)           0.174     0.338    ALARMA_LEDs/Q[11]
    SLICE_X2Y64          LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  ALARMA_LEDs/LEDsf[11]_i_1/O
                         net (fo=1, routed)           0.000     0.383    ALARMA_LEDs/LEDsf[11]_i_1_n_0
    SLICE_X2Y64          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[4]/C
    SLICE_X2Y63          FDSE (Prop_fdse_C_Q)         0.164     0.164 f  ALARMA_LEDs/LEDsf_reg[4]/Q
                         net (fo=2, routed)           0.175     0.339    ALARMA_LEDs/Q[4]
    SLICE_X2Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  ALARMA_LEDs/LEDsf[4]_i_1/O
                         net (fo=1, routed)           0.000     0.384    ALARMA_LEDs/LEDsf[4]_i_1_n_0
    SLICE_X2Y63          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.300ns  (logic 4.878ns (39.662%)  route 7.421ns (60.338%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.722     5.325    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X4Y59          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/Q
                         net (fo=1, routed)           0.814     6.595    BCD_to_display/contador_anodos/hora_display[14]
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124     6.719 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.433     7.152    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     7.276 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.815     8.092    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.216 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.867     9.083    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.207 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.800    10.006    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y57          LUT4 (Prop_lut4_I3_O)        0.152    10.158 r  BCD_to_display/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.692    13.850    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.774    17.624 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.624    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.564ns  (logic 4.569ns (39.511%)  route 6.995ns (60.489%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.722     5.325    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X4Y59          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/Q
                         net (fo=1, routed)           0.814     6.595    BCD_to_display/contador_anodos/hora_display[14]
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124     6.719 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.433     7.152    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     7.276 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.815     8.092    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.216 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.867     9.083    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.207 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.825    10.032    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I1_O)        0.124    10.156 r  BCD_to_display/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.240    13.396    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.889 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.889    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.461ns  (logic 4.830ns (42.147%)  route 6.630ns (57.853%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.722     5.325    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X4Y59          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/Q
                         net (fo=1, routed)           0.814     6.595    BCD_to_display/contador_anodos/hora_display[14]
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124     6.719 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.433     7.152    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     7.276 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.815     8.092    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.216 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.867     9.083    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.207 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.657     9.864    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I2_O)        0.117     9.981 r  BCD_to_display/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.044    13.024    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.761    16.785 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.785    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.368ns  (logic 4.770ns (41.955%)  route 6.599ns (58.045%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.722     5.325    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X7Y60          FDRE                                         r  Memoria_HORA/T3_rom_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  Memoria_HORA/T3_rom_reg[2]/Q
                         net (fo=10, routed)          1.655     7.436    Memoria_ALARMA/LEDs2_carry_0[2]
    SLICE_X10Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.560 r  Memoria_ALARMA/LEDs2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.560    ALARMA_LEDs/S[0]
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.073 r  ALARMA_LEDs/LEDs2_carry/CO[3]
                         net (fo=15, routed)          1.584     9.657    contador_segundos/CO[0]
    SLICE_X0Y64          LUT6 (Prop_lut6_I2_O)        0.124     9.781 r  contador_segundos/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.360    13.141    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    16.693 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.693    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.786ns  (logic 4.752ns (44.060%)  route 6.034ns (55.940%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.722     5.325    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X7Y60          FDRE                                         r  Memoria_HORA/T3_rom_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  Memoria_HORA/T3_rom_reg[2]/Q
                         net (fo=10, routed)          1.655     7.436    Memoria_ALARMA/LEDs2_carry_0[2]
    SLICE_X10Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.560 r  Memoria_ALARMA/LEDs2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.560    ALARMA_LEDs/S[0]
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.073 r  ALARMA_LEDs/LEDs2_carry/CO[3]
                         net (fo=15, routed)          1.345     9.418    contador_segundos/CO[0]
    SLICE_X1Y64          LUT6 (Prop_lut6_I2_O)        0.124     9.542 r  contador_segundos/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.033    12.575    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    16.111 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.111    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.659ns  (logic 4.867ns (45.664%)  route 5.792ns (54.336%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.722     5.325    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X4Y59          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/Q
                         net (fo=1, routed)           0.814     6.595    BCD_to_display/contador_anodos/hora_display[14]
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124     6.719 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.433     7.152    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     7.276 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.815     8.092    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.216 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.867     9.083    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.207 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.825    10.032    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I3_O)        0.153    10.185 r  BCD_to_display/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.037    12.221    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.762    15.984 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.984    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.508ns  (logic 4.653ns (44.283%)  route 5.855ns (55.717%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.722     5.325    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X4Y59          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/Q
                         net (fo=1, routed)           0.814     6.595    BCD_to_display/contador_anodos/hora_display[14]
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124     6.719 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.433     7.152    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     7.276 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.815     8.092    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.216 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.867     9.083    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.207 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.060    10.267    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.391 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.865    12.255    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.832 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.832    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.449ns  (logic 4.610ns (44.113%)  route 5.840ns (55.887%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.722     5.325    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X4Y59          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/Q
                         net (fo=1, routed)           0.814     6.595    BCD_to_display/contador_anodos/hora_display[14]
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124     6.719 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.433     7.152    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     7.276 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.815     8.092    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.216 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.867     9.083    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.207 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.800    10.006    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y57          LUT4 (Prop_lut4_I3_O)        0.124    10.130 r  BCD_to_display/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.110    12.241    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.774 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.774    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.262ns  (logic 4.768ns (46.458%)  route 5.494ns (53.542%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.722     5.325    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X7Y60          FDRE                                         r  Memoria_HORA/T3_rom_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  Memoria_HORA/T3_rom_reg[2]/Q
                         net (fo=10, routed)          1.655     7.436    Memoria_ALARMA/LEDs2_carry_0[2]
    SLICE_X10Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.560 r  Memoria_ALARMA/LEDs2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.560    ALARMA_LEDs/S[0]
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.073 r  ALARMA_LEDs/LEDs2_carry/CO[3]
                         net (fo=15, routed)          1.486     9.559    contador_segundos/CO[0]
    SLICE_X1Y63          LUT6 (Prop_lut6_I2_O)        0.124     9.683 r  contador_segundos/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.353    12.036    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    15.587 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.587    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.251ns  (logic 4.769ns (46.520%)  route 5.482ns (53.480%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.722     5.325    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X7Y60          FDRE                                         r  Memoria_HORA/T3_rom_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  Memoria_HORA/T3_rom_reg[2]/Q
                         net (fo=10, routed)          1.655     7.436    Memoria_ALARMA/LEDs2_carry_0[2]
    SLICE_X10Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.560 r  Memoria_ALARMA/LEDs2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.560    ALARMA_LEDs/S[0]
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.073 r  ALARMA_LEDs/LEDs2_carry/CO[3]
                         net (fo=15, routed)          1.487     9.560    contador_segundos/CO[0]
    SLICE_X0Y63          LUT6 (Prop_lut6_I2_O)        0.124     9.684 r  contador_segundos/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.340    12.024    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    15.576 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.576    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.787ns  (logic 0.185ns (23.499%)  route 0.602ns (76.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.600     1.519    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.302     1.962    FSM_tiempo/Q[3]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.044     2.006 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.301     2.307    contador_segundos/AR[0]
    SLICE_X2Y62          FDCE                                         f  contador_segundos/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.787ns  (logic 0.185ns (23.499%)  route 0.602ns (76.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.600     1.519    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.302     1.962    FSM_tiempo/Q[3]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.044     2.006 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.301     2.307    contador_segundos/AR[0]
    SLICE_X2Y62          FDCE                                         f  contador_segundos/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.787ns  (logic 0.185ns (23.499%)  route 0.602ns (76.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.600     1.519    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.302     1.962    FSM_tiempo/Q[3]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.044     2.006 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.301     2.307    contador_segundos/AR[0]
    SLICE_X3Y62          FDCE                                         f  contador_segundos/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.787ns  (logic 0.185ns (23.499%)  route 0.602ns (76.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.600     1.519    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.302     1.962    FSM_tiempo/Q[3]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.044     2.006 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.301     2.307    contador_segundos/AR[0]
    SLICE_X2Y62          FDCE                                         f  contador_segundos/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.787ns  (logic 0.185ns (23.499%)  route 0.602ns (76.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.600     1.519    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.302     1.962    FSM_tiempo/Q[3]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.044     2.006 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.301     2.307    contador_segundos/AR[0]
    SLICE_X2Y62          FDCE                                         f  contador_segundos/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.787ns  (logic 0.185ns (23.499%)  route 0.602ns (76.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.600     1.519    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.302     1.962    FSM_tiempo/Q[3]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.044     2.006 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.301     2.307    contador_segundos/AR[0]
    SLICE_X2Y62          FDCE                                         f  contador_segundos/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_segundos/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.492ns (65.660%)  route 0.780ns (34.340%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.603     1.522    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X1Y59          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Formato_Hora/Double_Dabble_segundos/bcd_reg[4]/Q
                         net (fo=1, routed)           0.158     1.821    BCD_to_display/contador_anodos/hora_display[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I2_O)        0.045     1.866 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.229     2.095    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I3_O)        0.045     2.140 r  BCD_to_display/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.534    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.795 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.795    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Alarma/Double_Dabble_segundos/bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.508ns (66.039%)  route 0.776ns (33.961%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.603     1.522    Formato_Alarma/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X0Y57          FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  Formato_Alarma/Double_Dabble_segundos/bcd_reg[7]/Q
                         net (fo=1, routed)           0.217     1.880    BCD_to_display/contador_anodos/alarma_display[7]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.045     1.925 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.155     2.080    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I0_O)        0.045     2.125 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.529    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.807 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.807    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/LED_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.385ns (60.554%)  route 0.902ns (39.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.602     1.521    Formato_Hora/shift_reg[7]
    SLICE_X6Y59          FDRE                                         r  Formato_Hora/LED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  Formato_Hora/LED_reg/Q
                         net (fo=1, routed)           0.902     2.588    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.809 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.809    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_segundos/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.413ns  (logic 1.465ns (60.717%)  route 0.948ns (39.283%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.603     1.522    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X1Y59          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Formato_Hora/Double_Dabble_segundos/bcd_reg[4]/Q
                         net (fo=1, routed)           0.158     1.821    BCD_to_display/contador_anodos/hora_display[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I2_O)        0.045     1.866 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.279     2.145    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y57          LUT4 (Prop_lut4_I3_O)        0.045     2.190 r  BCD_to_display/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.511     2.701    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.936 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.936    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           383 Endpoints
Min Delay           383 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_R/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.858ns  (logic 1.631ns (13.755%)  route 10.227ns (86.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.691     6.198    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     6.322 r  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         5.535    11.858    PB_Debouncer_R/PB_sync_aux_reg_0[0]
    SLICE_X13Y69         FDSE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.513     4.936    PB_Debouncer_R/delay_timer_reg[0]_0
    SLICE_X13Y69         FDSE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_R/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.858ns  (logic 1.631ns (13.755%)  route 10.227ns (86.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.691     6.198    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     6.322 r  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         5.535    11.858    PB_Debouncer_R/PB_sync_aux_reg_0[0]
    SLICE_X12Y69         FDRE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.513     4.936    PB_Debouncer_R/delay_timer_reg[0]_0
    SLICE_X12Y69         FDRE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_R/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.858ns  (logic 1.631ns (13.755%)  route 10.227ns (86.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.691     6.198    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     6.322 r  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         5.535    11.858    PB_Debouncer_R/PB_sync_aux_reg_0[0]
    SLICE_X12Y69         FDRE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.513     4.936    PB_Debouncer_R/delay_timer_reg[0]_0
    SLICE_X12Y69         FDRE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_R/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.858ns  (logic 1.631ns (13.755%)  route 10.227ns (86.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.691     6.198    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     6.322 r  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         5.535    11.858    PB_Debouncer_R/PB_sync_aux_reg_0[0]
    SLICE_X13Y69         FDRE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.513     4.936    PB_Debouncer_R/delay_timer_reg[0]_0
    SLICE_X13Y69         FDRE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_R/FSM_onehot_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.562ns  (logic 1.631ns (14.106%)  route 9.931ns (85.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.691     6.198    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     6.322 r  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         5.240    11.562    PB_Debouncer_R/PB_sync_aux_reg_0[0]
    SLICE_X10Y69         FDRE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.516     4.939    PB_Debouncer_R/delay_timer_reg[0]_0
    SLICE_X10Y69         FDRE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_R/PB_sync_aux_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.270ns  (logic 1.631ns (14.473%)  route 9.639ns (85.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.691     6.198    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     6.322 r  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         4.947    11.270    PB_Debouncer_R/PB_sync_aux_reg_0[0]
    SLICE_X10Y71         FDRE                                         r  PB_Debouncer_R/PB_sync_aux_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.515     4.938    PB_Debouncer_R/delay_timer_reg[0]_0
    SLICE_X10Y71         FDRE                                         r  PB_Debouncer_R/PB_sync_aux_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_R/PB_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.270ns  (logic 1.631ns (14.473%)  route 9.639ns (85.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.691     6.198    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     6.322 r  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         4.947    11.270    PB_Debouncer_R/PB_sync_aux_reg_0[0]
    SLICE_X10Y71         FDRE                                         r  PB_Debouncer_R/PB_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.515     4.938    PB_Debouncer_R/delay_timer_reg[0]_0
    SLICE_X10Y71         FDRE                                         r  PB_Debouncer_R/PB_sync_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_To_1Hz/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.195ns  (logic 1.631ns (14.569%)  route 9.564ns (85.431%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.691     6.198    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     6.322 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         4.873    11.195    CLK_divider_To_1Hz/AR[0]
    SLICE_X2Y71          FDCE                                         f  CLK_divider_To_1Hz/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.593     5.016    CLK_divider_To_1Hz/clkout_reg_0
    SLICE_X2Y71          FDCE                                         r  CLK_divider_To_1Hz/counter_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_To_1Hz/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.195ns  (logic 1.631ns (14.569%)  route 9.564ns (85.431%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.691     6.198    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     6.322 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         4.873    11.195    CLK_divider_To_1Hz/AR[0]
    SLICE_X2Y71          FDCE                                         f  CLK_divider_To_1Hz/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.593     5.016    CLK_divider_To_1Hz/clkout_reg_0
    SLICE_X2Y71          FDCE                                         r  CLK_divider_To_1Hz/counter_reg[22]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_To_1Hz/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.195ns  (logic 1.631ns (14.569%)  route 9.564ns (85.431%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.691     6.198    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     6.322 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         4.873    11.195    CLK_divider_To_1Hz/AR[0]
    SLICE_X2Y71          FDCE                                         f  CLK_divider_To_1Hz/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.593     5.016    CLK_divider_To_1Hz/clkout_reg_0
    SLICE_X2Y71          FDCE                                         r  CLK_divider_To_1Hz/counter_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_segundos/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.010%)  route 0.160ns (51.990%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[4]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  contador_segundos/count_reg[4]/Q
                         net (fo=20, routed)          0.160     0.308    Memoria_HORA/T1_rom_reg[5]_1[4]
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.875     2.040    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[4]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.253%)  route 0.207ns (55.747%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[0]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[0]/Q
                         net (fo=8, routed)           0.207     0.371    Memoria_HORA/T1_rom_reg[5]_1[0]
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.875     2.040    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[0]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.246%)  route 0.229ns (60.754%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  contador_segundos/count_reg[1]/Q
                         net (fo=7, routed)           0.229     0.377    Memoria_HORA/T1_rom_reg[5]_1[1]
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.875     2.040    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[1]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.456%)  route 0.213ns (56.544%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[5]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[5]/Q
                         net (fo=19, routed)          0.213     0.377    Memoria_HORA/T1_rom_reg[5]_1[5]
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.875     2.040    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[5]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.801%)  route 0.307ns (65.199%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[3]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[3]/Q
                         net (fo=21, routed)          0.307     0.471    Memoria_HORA/T1_rom_reg[5]_1[3]
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.875     2.040    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[3]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.803%)  route 0.332ns (70.197%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[2]/C
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[2]/Q
                         net (fo=8, routed)           0.332     0.473    Memoria_HORA/T1_rom_reg[5]_1[2]
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.875     2.040    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[2]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.209ns (42.023%)  route 0.288ns (57.977%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[3]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[3]/Q
                         net (fo=21, routed)          0.288     0.452    contador_segundos/Q[3]
    SLICE_X5Y62          LUT6 (Prop_lut6_I4_O)        0.045     0.497 r  contador_segundos/FSM_onehot_CurrentState[3]_i_1/O
                         net (fo=1, routed)           0.000     0.497    FSM_tiempo/D[2]
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.870     2.035    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            PB_Debouncer_L/PB_sync_aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.256ns (36.496%)  route 0.445ns (63.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.445     0.701    PB_Debouncer_L/BTNL_IBUF
    SLICE_X6Y71          FDRE                                         r  PB_Debouncer_L/PB_sync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.862     2.027    PB_Debouncer_L/delay_timer_reg[16]_0
    SLICE_X6Y71          FDRE                                         r  PB_Debouncer_L/PB_sync_aux_reg/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.254ns (35.350%)  route 0.465ns (64.650%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[5]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  contador_segundos/count_reg[5]/Q
                         net (fo=19, routed)          0.256     0.420    contador_segundos/Q[5]
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.045     0.465 f  contador_segundos/FSM_onehot_CurrentState[4]_i_2/O
                         net (fo=2, routed)           0.208     0.674    Memoria_HORA/FSM_onehot_CurrentState_reg[4]
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.045     0.719 r  Memoria_HORA/FSM_onehot_CurrentState[4]_i_1/O
                         net (fo=1, routed)           0.000     0.719    FSM_tiempo/D[3]
    SLICE_X5Y60          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.872     2.037    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X5Y60          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[4]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.254ns (34.212%)  route 0.488ns (65.788%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[5]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  contador_segundos/count_reg[5]/Q
                         net (fo=19, routed)          0.256     0.420    contador_segundos/Q[5]
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.045     0.465 f  contador_segundos/FSM_onehot_CurrentState[4]_i_2/O
                         net (fo=2, routed)           0.232     0.697    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I3_O)        0.045     0.742 r  FSM_tiempo/FSM_onehot_CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.742    FSM_tiempo/FSM_onehot_CurrentState[0]_i_1_n_0
    SLICE_X5Y62          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.870     2.035    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X5Y62          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[0]/C





