;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 0
	DJN -1, @-20
	MOV -7, <-420
	SUB 7, <-440
	SUB @121, 103
	MOV 12, @10
	CMP -7, <-540
	CMP 12, @10
	SUB @121, 103
	MOV 0, <-20
	ADD 7, <-440
	SUB @127, 100
	ADD 7, <-440
	CMP @127, 106
	CMP @117, 105
	SPL @-127, 900
	JMP -7, @-20
	CMP 7, <-440
	SUB @121, 103
	ADD 210, 31
	CMP @121, 103
	CMP @121, 103
	ADD #300, 190
	SUB 127, 600
	SUB @121, 103
	JMP 0, @-20
	ADD #300, 196
	MOV 0, <-20
	MOV -7, <-20
	ADD #300, 196
	SPL @-0, <-122
	ADD #721, 190
	ADD @-130, 319
	SUB @120, 6
	SUB @-70, -2
	SPL @-0, <-122
	SUB @72, @406
	SUB #-0, -12
	SLT 12, @10
	CMP -7, @-420
	JMN -7, @-20
	MOV 12, @60
	CMP -7, <-420
	MOV 0, <-20
	SPL 0, <-2
	CMP -7, <-420
