{'out': {'CDeps': [[[], [], ['reset'], ['load']],
                   [[], [], ['reset'], ['load']],
                   [[], [], ['reset']]],
         'CLines': [[None, None, '12:C', '16:C'],
                    [None, None, '12:C', '16:C'],
                    [None, None, '12:C']],
         'Clocked': True,
         'DDeps': [['data'], ['out', 'out'], []],
         'DLines': ['18:D', '22:D', '14:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fad97f3d4d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fad97f26f50>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fad97ecebd0>]}}
