{"vcs1":{"timestamp_begin":1739189165.052591317, "rt":0.27, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739189165.397651284, "rt":0.25, "ut":0.14, "st":0.10}}
{"link":{"timestamp_begin":1739189165.706611210, "rt":0.15, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739189164.824333989}
{"VCS_COMP_START_TIME": 1739189164.824333989}
{"VCS_COMP_END_TIME": 1739189165.929100400}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150348}}
