
lb3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007718  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000988  08007828  08007828  00008828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081b0  080081b0  0000a068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080081b0  080081b0  0000a068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080081b0  080081b0  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081b0  080081b0  000091b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080081b4  080081b4  000091b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080081b8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002128  20000068  08008220  0000a068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002190  08008220  0000a190  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a351  00000000  00000000  0000a091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000043e9  00000000  00000000  000243e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018a0  00000000  00000000  000287d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012f8  00000000  00000000  0002a070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001df02  00000000  00000000  0002b368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fef5  00000000  00000000  0004926a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009945e  00000000  00000000  0006915f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001025bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a50  00000000  00000000  00102600  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00109050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08007810 	.word	0x08007810

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08007810 	.word	0x08007810

08000150 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>:
static SemaphoreHandle_t g_i2c_tx_done_sem; // Наш семафор

// --- Реалізація C++ класу MyDisplay ---

// Конструктор: просто зберігаємо вказівник на I2C
MyDisplay::MyDisplay(I2C_HandleTypeDef* hi2c)
 8000150:	b480      	push	{r7}
 8000152:	b083      	sub	sp, #12
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
 8000158:	6039      	str	r1, [r7, #0]
{
    this->hi2c = hi2c;
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	683a      	ldr	r2, [r7, #0]
 800015e:	601a      	str	r2, [r3, #0]
}
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	4618      	mov	r0, r3
 8000164:	370c      	adds	r7, #12
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr

0800016c <_ZN9MyDisplay4initEv>:

// Метод ініціалізації
bool MyDisplay::init(void)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
    // 1. "Пінг" пристрою з коротким таймаутом
    if (HAL_I2C_IsDeviceReady(this->hi2c, (SSD1306_I2C_ADDR << 1), 1, 100) != HAL_OK)
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	6818      	ldr	r0, [r3, #0]
 8000178:	2364      	movs	r3, #100	@ 0x64
 800017a:	2201      	movs	r2, #1
 800017c:	2178      	movs	r1, #120	@ 0x78
 800017e:	f002 f9d5 	bl	800252c <HAL_I2C_IsDeviceReady>
 8000182:	4603      	mov	r3, r0
 8000184:	2b00      	cmp	r3, #0
 8000186:	bf14      	ite	ne
 8000188:	2301      	movne	r3, #1
 800018a:	2300      	moveq	r3, #0
 800018c:	b2db      	uxtb	r3, r3
 800018e:	2b00      	cmp	r3, #0
 8000190:	d001      	beq.n	8000196 <_ZN9MyDisplay4initEv+0x2a>
    {
        return false; // Дисплея немає на шині
 8000192:	2300      	movs	r3, #0
 8000194:	e007      	b.n	80001a6 <_ZN9MyDisplay4initEv+0x3a>
    }

    // 2. Ініціалізація (поки що блокуюча)
    // ssd1306_Init() поверне 1 (true) при успіху
    return ssd1306_Init();
 8000196:	f000 fb5b 	bl	8000850 <ssd1306_Init>
 800019a:	4603      	mov	r3, r0
 800019c:	2b00      	cmp	r3, #0
 800019e:	bf14      	ite	ne
 80001a0:	2301      	movne	r3, #1
 80001a2:	2300      	moveq	r3, #0
 80001a4:	b2db      	uxtb	r3, r3
}
 80001a6:	4618      	mov	r0, r3
 80001a8:	3708      	adds	r7, #8
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bd80      	pop	{r7, pc}
	...

080001b0 <_ZN9MyDisplay17update_screen_DMAEv>:

// Метод неблокуючого оновлення
void MyDisplay::update_screen_DMA(void)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b082      	sub	sp, #8
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
    // Запускаємо передачу буфера через DMA
    // Ми будемо використовувати готову функцію з бібліотеки ssd1306
    ssd1306_UpdateScreenDMA(g_i2c_tx_done_sem);
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <_ZN9MyDisplay17update_screen_DMAEv+0x1c>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	4618      	mov	r0, r3
 80001be:	f000 fd8f 	bl	8000ce0 <ssd1306_UpdateScreenDMA>
}
 80001c2:	bf00      	nop
 80001c4:	3708      	adds	r7, #8
 80001c6:	46bd      	mov	sp, r7
 80001c8:	bd80      	pop	{r7, pc}
 80001ca:	bf00      	nop
 80001cc:	20000088 	.word	0x20000088

080001d0 <display_init>:

// --- C-обгортки (міст до main.c) ---
extern "C" {
// Цю функцію викличе main.c ОДИН РАЗ при старті
void display_init(void)
{
 80001d0:	b598      	push	{r3, r4, r7, lr}
 80001d2:	af00      	add	r7, sp, #0
    // 1. Створюємо семафор
    g_i2c_tx_done_sem = xSemaphoreCreateBinary();
 80001d4:	2203      	movs	r2, #3
 80001d6:	2100      	movs	r1, #0
 80001d8:	2001      	movs	r0, #1
 80001da:	f004 fbae 	bl	800493a <xQueueGenericCreate>
 80001de:	4603      	mov	r3, r0
 80001e0:	4a07      	ldr	r2, [pc, #28]	@ (8000200 <display_init+0x30>)
 80001e2:	6013      	str	r3, [r2, #0]
    // 2. Створюємо C++ об'єкт
    g_display = new MyDisplay(&g_hi2c1);
 80001e4:	2004      	movs	r0, #4
 80001e6:	f007 f8ff 	bl	80073e8 <_Znwj>
 80001ea:	4603      	mov	r3, r0
 80001ec:	461c      	mov	r4, r3
 80001ee:	4905      	ldr	r1, [pc, #20]	@ (8000204 <display_init+0x34>)
 80001f0:	4620      	mov	r0, r4
 80001f2:	f7ff ffad 	bl	8000150 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>
 80001f6:	4b04      	ldr	r3, [pc, #16]	@ (8000208 <display_init+0x38>)
 80001f8:	601c      	str	r4, [r3, #0]
}
 80001fa:	bf00      	nop
 80001fc:	bd98      	pop	{r3, r4, r7, pc}
 80001fe:	bf00      	nop
 8000200:	20000088 	.word	0x20000088
 8000204:	20000090 	.word	0x20000090
 8000208:	20000084 	.word	0x20000084

0800020c <display_task>:

// Це тіло нашої RTOS-задачі
void display_task(void* argument)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b082      	sub	sp, #8
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
    // Ініціалізуємо дисплей
    if (!g_display->init())
 8000214:	4b14      	ldr	r3, [pc, #80]	@ (8000268 <display_task+0x5c>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4618      	mov	r0, r3
 800021a:	f7ff ffa7 	bl	800016c <_ZN9MyDisplay4initEv>
 800021e:	4603      	mov	r3, r0
 8000220:	f083 0301 	eor.w	r3, r3, #1
 8000224:	b2db      	uxtb	r3, r3
 8000226:	2b00      	cmp	r3, #0
 8000228:	d002      	beq.n	8000230 <display_task+0x24>
    {
        // Якщо дисплей не знайдено, задача просто вбиває себе
        vTaskDelete(NULL);
 800022a:	2000      	movs	r0, #0
 800022c:	f005 fab8 	bl	80057a0 <vTaskDelete>

    // Якщо все добре, починаємо нескінченний цикл оновлення
    while (1)
    {
        // --- Тут буде логіка малювання ---
        ssd1306_Fill(Black);
 8000230:	2000      	movs	r0, #0
 8000232:	f000 fbf7 	bl	8000a24 <ssd1306_Fill>
        ssd1306_SetCursor(0, 0);
 8000236:	2100      	movs	r1, #0
 8000238:	2000      	movs	r0, #0
 800023a:	f000 fc69 	bl	8000b10 <ssd1306_SetCursor>
        ssd1306_WriteString("Hello RTOS!", &Font_7x10, White);
 800023e:	2201      	movs	r2, #1
 8000240:	490a      	ldr	r1, [pc, #40]	@ (800026c <display_task+0x60>)
 8000242:	480b      	ldr	r0, [pc, #44]	@ (8000270 <display_task+0x64>)
 8000244:	f000 fcfc 	bl	8000c40 <ssd1306_WriteString>

        // --- Логіка оновлення ---
        g_display->update_screen_DMA(); // Запускаємо DMA
 8000248:	4b07      	ldr	r3, [pc, #28]	@ (8000268 <display_task+0x5c>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4618      	mov	r0, r3
 800024e:	f7ff ffaf 	bl	80001b0 <_ZN9MyDisplay17update_screen_DMAEv>

        // Чекаємо на семафор (який "віддасть" переривання DMA)
        // з таймаутом 100 мс
        xSemaphoreTake(g_i2c_tx_done_sem, pdMS_TO_TICKS(100));
 8000252:	4b08      	ldr	r3, [pc, #32]	@ (8000274 <display_task+0x68>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	2164      	movs	r1, #100	@ 0x64
 8000258:	4618      	mov	r0, r3
 800025a:	f004 fe4f 	bl	8004efc <xQueueSemaphoreTake>

        // Чекаємо 200 мс перед наступним кадром
        vTaskDelay(pdMS_TO_TICKS(200));
 800025e:	20c8      	movs	r0, #200	@ 0xc8
 8000260:	f005 fb12 	bl	8005888 <vTaskDelay>
        ssd1306_Fill(Black);
 8000264:	bf00      	nop
 8000266:	e7e3      	b.n	8000230 <display_task+0x24>
 8000268:	20000084 	.word	0x20000084
 800026c:	20000000 	.word	0x20000000
 8000270:	08007828 	.word	0x08007828
 8000274:	20000088 	.word	0x20000088

08000278 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b082      	sub	sp, #8
 800027c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800027e:	4b14      	ldr	r3, [pc, #80]	@ (80002d0 <MX_DMA_Init+0x58>)
 8000280:	695b      	ldr	r3, [r3, #20]
 8000282:	4a13      	ldr	r2, [pc, #76]	@ (80002d0 <MX_DMA_Init+0x58>)
 8000284:	f043 0301 	orr.w	r3, r3, #1
 8000288:	6153      	str	r3, [r2, #20]
 800028a:	4b11      	ldr	r3, [pc, #68]	@ (80002d0 <MX_DMA_Init+0x58>)
 800028c:	695b      	ldr	r3, [r3, #20]
 800028e:	f003 0301 	and.w	r3, r3, #1
 8000292:	607b      	str	r3, [r7, #4]
 8000294:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000296:	2200      	movs	r2, #0
 8000298:	2105      	movs	r1, #5
 800029a:	200c      	movs	r0, #12
 800029c:	f000 ffda 	bl	8001254 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80002a0:	200c      	movs	r0, #12
 80002a2:	f001 f803 	bl	80012ac <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80002a6:	2200      	movs	r2, #0
 80002a8:	2105      	movs	r1, #5
 80002aa:	200d      	movs	r0, #13
 80002ac:	f000 ffd2 	bl	8001254 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80002b0:	200d      	movs	r0, #13
 80002b2:	f000 fffb 	bl	80012ac <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80002b6:	2200      	movs	r2, #0
 80002b8:	2105      	movs	r1, #5
 80002ba:	2010      	movs	r0, #16
 80002bc:	f000 ffca 	bl	8001254 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80002c0:	2010      	movs	r0, #16
 80002c2:	f000 fff3 	bl	80012ac <HAL_NVIC_EnableIRQ>

}
 80002c6:	bf00      	nop
 80002c8:	3708      	adds	r7, #8
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	40021000 	.word	0x40021000

080002d4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b082      	sub	sp, #8
 80002d8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	// Створюємо нашу задачу дисплея
	  xTaskCreate(display_task,        // Функція задачі
 80002da:	2300      	movs	r3, #0
 80002dc:	9301      	str	r3, [sp, #4]
 80002de:	2318      	movs	r3, #24
 80002e0:	9300      	str	r3, [sp, #0]
 80002e2:	2300      	movs	r3, #0
 80002e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80002e8:	4907      	ldr	r1, [pc, #28]	@ (8000308 <MX_FREERTOS_Init+0x34>)
 80002ea:	4808      	ldr	r0, [pc, #32]	@ (800030c <MX_FREERTOS_Init+0x38>)
 80002ec:	f005 f8fa 	bl	80054e4 <xTaskCreate>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80002f0:	4a07      	ldr	r2, [pc, #28]	@ (8000310 <MX_FREERTOS_Init+0x3c>)
 80002f2:	2100      	movs	r1, #0
 80002f4:	4807      	ldr	r0, [pc, #28]	@ (8000314 <MX_FREERTOS_Init+0x40>)
 80002f6:	f004 f8a9 	bl	800444c <osThreadNew>
 80002fa:	4603      	mov	r3, r0
 80002fc:	4a06      	ldr	r2, [pc, #24]	@ (8000318 <MX_FREERTOS_Init+0x44>)
 80002fe:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000300:	bf00      	nop
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	08007840 	.word	0x08007840
 800030c:	0800020d 	.word	0x0800020d
 8000310:	08008160 	.word	0x08008160
 8000314:	0800031d 	.word	0x0800031d
 8000318:	2000008c 	.word	0x2000008c

0800031c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b082      	sub	sp, #8
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000324:	2001      	movs	r0, #1
 8000326:	f004 f923 	bl	8004570 <osDelay>
 800032a:	e7fb      	b.n	8000324 <StartDefaultTask+0x8>

0800032c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b088      	sub	sp, #32
 8000330:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000332:	f107 0310 	add.w	r3, r7, #16
 8000336:	2200      	movs	r2, #0
 8000338:	601a      	str	r2, [r3, #0]
 800033a:	605a      	str	r2, [r3, #4]
 800033c:	609a      	str	r2, [r3, #8]
 800033e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000340:	4b3e      	ldr	r3, [pc, #248]	@ (800043c <MX_GPIO_Init+0x110>)
 8000342:	699b      	ldr	r3, [r3, #24]
 8000344:	4a3d      	ldr	r2, [pc, #244]	@ (800043c <MX_GPIO_Init+0x110>)
 8000346:	f043 0310 	orr.w	r3, r3, #16
 800034a:	6193      	str	r3, [r2, #24]
 800034c:	4b3b      	ldr	r3, [pc, #236]	@ (800043c <MX_GPIO_Init+0x110>)
 800034e:	699b      	ldr	r3, [r3, #24]
 8000350:	f003 0310 	and.w	r3, r3, #16
 8000354:	60fb      	str	r3, [r7, #12]
 8000356:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000358:	4b38      	ldr	r3, [pc, #224]	@ (800043c <MX_GPIO_Init+0x110>)
 800035a:	699b      	ldr	r3, [r3, #24]
 800035c:	4a37      	ldr	r2, [pc, #220]	@ (800043c <MX_GPIO_Init+0x110>)
 800035e:	f043 0320 	orr.w	r3, r3, #32
 8000362:	6193      	str	r3, [r2, #24]
 8000364:	4b35      	ldr	r3, [pc, #212]	@ (800043c <MX_GPIO_Init+0x110>)
 8000366:	699b      	ldr	r3, [r3, #24]
 8000368:	f003 0320 	and.w	r3, r3, #32
 800036c:	60bb      	str	r3, [r7, #8]
 800036e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000370:	4b32      	ldr	r3, [pc, #200]	@ (800043c <MX_GPIO_Init+0x110>)
 8000372:	699b      	ldr	r3, [r3, #24]
 8000374:	4a31      	ldr	r2, [pc, #196]	@ (800043c <MX_GPIO_Init+0x110>)
 8000376:	f043 0304 	orr.w	r3, r3, #4
 800037a:	6193      	str	r3, [r2, #24]
 800037c:	4b2f      	ldr	r3, [pc, #188]	@ (800043c <MX_GPIO_Init+0x110>)
 800037e:	699b      	ldr	r3, [r3, #24]
 8000380:	f003 0304 	and.w	r3, r3, #4
 8000384:	607b      	str	r3, [r7, #4]
 8000386:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000388:	4b2c      	ldr	r3, [pc, #176]	@ (800043c <MX_GPIO_Init+0x110>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	4a2b      	ldr	r2, [pc, #172]	@ (800043c <MX_GPIO_Init+0x110>)
 800038e:	f043 0308 	orr.w	r3, r3, #8
 8000392:	6193      	str	r3, [r2, #24]
 8000394:	4b29      	ldr	r3, [pc, #164]	@ (800043c <MX_GPIO_Init+0x110>)
 8000396:	699b      	ldr	r3, [r3, #24]
 8000398:	f003 0308 	and.w	r3, r3, #8
 800039c:	603b      	str	r3, [r7, #0]
 800039e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 80003a0:	2200      	movs	r2, #0
 80003a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80003a6:	4826      	ldr	r0, [pc, #152]	@ (8000440 <MX_GPIO_Init+0x114>)
 80003a8:	f001 fca8 	bl	8001cfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80003ac:	2200      	movs	r2, #0
 80003ae:	2110      	movs	r1, #16
 80003b0:	4824      	ldr	r0, [pc, #144]	@ (8000444 <MX_GPIO_Init+0x118>)
 80003b2:	f001 fca3 	bl	8001cfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80003b6:	2200      	movs	r2, #0
 80003b8:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80003bc:	4822      	ldr	r0, [pc, #136]	@ (8000448 <MX_GPIO_Init+0x11c>)
 80003be:	f001 fc9d 	bl	8001cfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80003c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80003c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003c8:	2301      	movs	r3, #1
 80003ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003cc:	2300      	movs	r3, #0
 80003ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003d0:	2302      	movs	r3, #2
 80003d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003d4:	f107 0310 	add.w	r3, r7, #16
 80003d8:	4619      	mov	r1, r3
 80003da:	4819      	ldr	r0, [pc, #100]	@ (8000440 <MX_GPIO_Init+0x114>)
 80003dc:	f001 fa20 	bl	8001820 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80003e0:	2310      	movs	r3, #16
 80003e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003e4:	2301      	movs	r3, #1
 80003e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e8:	2300      	movs	r3, #0
 80003ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ec:	2302      	movs	r3, #2
 80003ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003f0:	f107 0310 	add.w	r3, r7, #16
 80003f4:	4619      	mov	r1, r3
 80003f6:	4813      	ldr	r0, [pc, #76]	@ (8000444 <MX_GPIO_Init+0x118>)
 80003f8:	f001 fa12 	bl	8001820 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80003fc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000400:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000402:	2301      	movs	r3, #1
 8000404:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000406:	2300      	movs	r3, #0
 8000408:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800040a:	2302      	movs	r3, #2
 800040c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800040e:	f107 0310 	add.w	r3, r7, #16
 8000412:	4619      	mov	r1, r3
 8000414:	480c      	ldr	r0, [pc, #48]	@ (8000448 <MX_GPIO_Init+0x11c>)
 8000416:	f001 fa03 	bl	8001820 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800041a:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800041e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000420:	2300      	movs	r3, #0
 8000422:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000424:	2300      	movs	r3, #0
 8000426:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000428:	f107 0310 	add.w	r3, r7, #16
 800042c:	4619      	mov	r1, r3
 800042e:	4805      	ldr	r0, [pc, #20]	@ (8000444 <MX_GPIO_Init+0x118>)
 8000430:	f001 f9f6 	bl	8001820 <HAL_GPIO_Init>

}
 8000434:	bf00      	nop
 8000436:	3720      	adds	r7, #32
 8000438:	46bd      	mov	sp, r7
 800043a:	bd80      	pop	{r7, pc}
 800043c:	40021000 	.word	0x40021000
 8000440:	40011000 	.word	0x40011000
 8000444:	40010800 	.word	0x40010800
 8000448:	40010c00 	.word	0x40010c00

0800044c <MX_I2C1_Init>:
I2C_HandleTypeDef g_hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
	g_hi2c1.Instance = I2C1;
 8000450:	4b12      	ldr	r3, [pc, #72]	@ (800049c <MX_I2C1_Init+0x50>)
 8000452:	4a13      	ldr	r2, [pc, #76]	@ (80004a0 <MX_I2C1_Init+0x54>)
 8000454:	601a      	str	r2, [r3, #0]
	g_hi2c1.Init.ClockSpeed = 100000;
 8000456:	4b11      	ldr	r3, [pc, #68]	@ (800049c <MX_I2C1_Init+0x50>)
 8000458:	4a12      	ldr	r2, [pc, #72]	@ (80004a4 <MX_I2C1_Init+0x58>)
 800045a:	605a      	str	r2, [r3, #4]
	g_hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800045c:	4b0f      	ldr	r3, [pc, #60]	@ (800049c <MX_I2C1_Init+0x50>)
 800045e:	2200      	movs	r2, #0
 8000460:	609a      	str	r2, [r3, #8]
	g_hi2c1.Init.OwnAddress1 = 0;
 8000462:	4b0e      	ldr	r3, [pc, #56]	@ (800049c <MX_I2C1_Init+0x50>)
 8000464:	2200      	movs	r2, #0
 8000466:	60da      	str	r2, [r3, #12]
	g_hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000468:	4b0c      	ldr	r3, [pc, #48]	@ (800049c <MX_I2C1_Init+0x50>)
 800046a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800046e:	611a      	str	r2, [r3, #16]
	g_hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000470:	4b0a      	ldr	r3, [pc, #40]	@ (800049c <MX_I2C1_Init+0x50>)
 8000472:	2200      	movs	r2, #0
 8000474:	615a      	str	r2, [r3, #20]
	g_hi2c1.Init.OwnAddress2 = 0;
 8000476:	4b09      	ldr	r3, [pc, #36]	@ (800049c <MX_I2C1_Init+0x50>)
 8000478:	2200      	movs	r2, #0
 800047a:	619a      	str	r2, [r3, #24]
	g_hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800047c:	4b07      	ldr	r3, [pc, #28]	@ (800049c <MX_I2C1_Init+0x50>)
 800047e:	2200      	movs	r2, #0
 8000480:	61da      	str	r2, [r3, #28]
	g_hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000482:	4b06      	ldr	r3, [pc, #24]	@ (800049c <MX_I2C1_Init+0x50>)
 8000484:	2200      	movs	r2, #0
 8000486:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&g_hi2c1) != HAL_OK)
 8000488:	4804      	ldr	r0, [pc, #16]	@ (800049c <MX_I2C1_Init+0x50>)
 800048a:	f001 fc63 	bl	8001d54 <HAL_I2C_Init>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000494:	f000 f8e0 	bl	8000658 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000498:	bf00      	nop
 800049a:	bd80      	pop	{r7, pc}
 800049c:	20000090 	.word	0x20000090
 80004a0:	40005400 	.word	0x40005400
 80004a4:	000186a0 	.word	0x000186a0

080004a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b088      	sub	sp, #32
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b0:	f107 0310 	add.w	r3, r7, #16
 80004b4:	2200      	movs	r2, #0
 80004b6:	601a      	str	r2, [r3, #0]
 80004b8:	605a      	str	r2, [r3, #4]
 80004ba:	609a      	str	r2, [r3, #8]
 80004bc:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	4a28      	ldr	r2, [pc, #160]	@ (8000564 <HAL_I2C_MspInit+0xbc>)
 80004c4:	4293      	cmp	r3, r2
 80004c6:	d149      	bne.n	800055c <HAL_I2C_MspInit+0xb4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004c8:	4b27      	ldr	r3, [pc, #156]	@ (8000568 <HAL_I2C_MspInit+0xc0>)
 80004ca:	699b      	ldr	r3, [r3, #24]
 80004cc:	4a26      	ldr	r2, [pc, #152]	@ (8000568 <HAL_I2C_MspInit+0xc0>)
 80004ce:	f043 0308 	orr.w	r3, r3, #8
 80004d2:	6193      	str	r3, [r2, #24]
 80004d4:	4b24      	ldr	r3, [pc, #144]	@ (8000568 <HAL_I2C_MspInit+0xc0>)
 80004d6:	699b      	ldr	r3, [r3, #24]
 80004d8:	f003 0308 	and.w	r3, r3, #8
 80004dc:	60fb      	str	r3, [r7, #12]
 80004de:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80004e0:	23c0      	movs	r3, #192	@ 0xc0
 80004e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80004e4:	2312      	movs	r3, #18
 80004e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004e8:	2303      	movs	r3, #3
 80004ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004ec:	f107 0310 	add.w	r3, r7, #16
 80004f0:	4619      	mov	r1, r3
 80004f2:	481e      	ldr	r0, [pc, #120]	@ (800056c <HAL_I2C_MspInit+0xc4>)
 80004f4:	f001 f994 	bl	8001820 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80004f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000568 <HAL_I2C_MspInit+0xc0>)
 80004fa:	69db      	ldr	r3, [r3, #28]
 80004fc:	4a1a      	ldr	r2, [pc, #104]	@ (8000568 <HAL_I2C_MspInit+0xc0>)
 80004fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000502:	61d3      	str	r3, [r2, #28]
 8000504:	4b18      	ldr	r3, [pc, #96]	@ (8000568 <HAL_I2C_MspInit+0xc0>)
 8000506:	69db      	ldr	r3, [r3, #28]
 8000508:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800050c:	60bb      	str	r3, [r7, #8]
 800050e:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8000510:	4b17      	ldr	r3, [pc, #92]	@ (8000570 <HAL_I2C_MspInit+0xc8>)
 8000512:	4a18      	ldr	r2, [pc, #96]	@ (8000574 <HAL_I2C_MspInit+0xcc>)
 8000514:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000516:	4b16      	ldr	r3, [pc, #88]	@ (8000570 <HAL_I2C_MspInit+0xc8>)
 8000518:	2210      	movs	r2, #16
 800051a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800051c:	4b14      	ldr	r3, [pc, #80]	@ (8000570 <HAL_I2C_MspInit+0xc8>)
 800051e:	2200      	movs	r2, #0
 8000520:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000522:	4b13      	ldr	r3, [pc, #76]	@ (8000570 <HAL_I2C_MspInit+0xc8>)
 8000524:	2280      	movs	r2, #128	@ 0x80
 8000526:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000528:	4b11      	ldr	r3, [pc, #68]	@ (8000570 <HAL_I2C_MspInit+0xc8>)
 800052a:	2200      	movs	r2, #0
 800052c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800052e:	4b10      	ldr	r3, [pc, #64]	@ (8000570 <HAL_I2C_MspInit+0xc8>)
 8000530:	2200      	movs	r2, #0
 8000532:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000534:	4b0e      	ldr	r3, [pc, #56]	@ (8000570 <HAL_I2C_MspInit+0xc8>)
 8000536:	2200      	movs	r2, #0
 8000538:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800053a:	4b0d      	ldr	r3, [pc, #52]	@ (8000570 <HAL_I2C_MspInit+0xc8>)
 800053c:	2200      	movs	r2, #0
 800053e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000540:	480b      	ldr	r0, [pc, #44]	@ (8000570 <HAL_I2C_MspInit+0xc8>)
 8000542:	f000 fecb 	bl	80012dc <HAL_DMA_Init>
 8000546:	4603      	mov	r3, r0
 8000548:	2b00      	cmp	r3, #0
 800054a:	d001      	beq.n	8000550 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 800054c:	f000 f884 	bl	8000658 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	4a07      	ldr	r2, [pc, #28]	@ (8000570 <HAL_I2C_MspInit+0xc8>)
 8000554:	635a      	str	r2, [r3, #52]	@ 0x34
 8000556:	4a06      	ldr	r2, [pc, #24]	@ (8000570 <HAL_I2C_MspInit+0xc8>)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800055c:	bf00      	nop
 800055e:	3720      	adds	r7, #32
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	40005400 	.word	0x40005400
 8000568:	40021000 	.word	0x40021000
 800056c:	40010c00 	.word	0x40010c00
 8000570:	200000e4 	.word	0x200000e4
 8000574:	4002006c 	.word	0x4002006c

08000578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057c:	f000 fd4a 	bl	8001014 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000580:	f000 f812 	bl	80005a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000584:	f7ff fed2 	bl	800032c <MX_GPIO_Init>
  MX_DMA_Init();
 8000588:	f7ff fe76 	bl	8000278 <MX_DMA_Init>
  MX_I2C1_Init();
 800058c:	f7ff ff5e 	bl	800044c <MX_I2C1_Init>
  MX_SPI1_Init();
 8000590:	f000 f872 	bl	8000678 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  display_init();
 8000594:	f7ff fe1c 	bl	80001d0 <display_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000598:	f003 ff10 	bl	80043bc <osKernelInitialize>
  MX_FREERTOS_Init();
 800059c:	f7ff fe9a 	bl	80002d4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80005a0:	f003 ff2e 	bl	8004400 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005a4:	bf00      	nop
 80005a6:	e7fd      	b.n	80005a4 <main+0x2c>

080005a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b090      	sub	sp, #64	@ 0x40
 80005ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ae:	f107 0318 	add.w	r3, r7, #24
 80005b2:	2228      	movs	r2, #40	@ 0x28
 80005b4:	2100      	movs	r1, #0
 80005b6:	4618      	mov	r0, r3
 80005b8:	f006 ffee 	bl	8007598 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005bc:	1d3b      	adds	r3, r7, #4
 80005be:	2200      	movs	r2, #0
 80005c0:	601a      	str	r2, [r3, #0]
 80005c2:	605a      	str	r2, [r3, #4]
 80005c4:	609a      	str	r2, [r3, #8]
 80005c6:	60da      	str	r2, [r3, #12]
 80005c8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005ca:	2301      	movs	r3, #1
 80005cc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005ce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80005d4:	2300      	movs	r3, #0
 80005d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d8:	2301      	movs	r3, #1
 80005da:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005dc:	2302      	movs	r3, #2
 80005de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80005e6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80005ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ec:	f107 0318 	add.w	r3, r7, #24
 80005f0:	4618      	mov	r0, r3
 80005f2:	f002 fc7b 	bl	8002eec <HAL_RCC_OscConfig>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80005fc:	f000 f82c 	bl	8000658 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000600:	230f      	movs	r3, #15
 8000602:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000604:	2302      	movs	r3, #2
 8000606:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000608:	2300      	movs	r3, #0
 800060a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800060c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000610:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000612:	2300      	movs	r3, #0
 8000614:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	2102      	movs	r1, #2
 800061a:	4618      	mov	r0, r3
 800061c:	f002 ffd4 	bl	80035c8 <HAL_RCC_ClockConfig>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000626:	f000 f817 	bl	8000658 <Error_Handler>
  }
}
 800062a:	bf00      	nop
 800062c:	3740      	adds	r7, #64	@ 0x40
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
	...

08000634 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a04      	ldr	r2, [pc, #16]	@ (8000654 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d101      	bne.n	800064a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000646:	f000 fcfb 	bl	8001040 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800064a:	bf00      	nop
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	40012c00 	.word	0x40012c00

08000658 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800065c:	b672      	cpsid	i
}
 800065e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000660:	bf00      	nop
 8000662:	e7fd      	b.n	8000660 <Error_Handler+0x8>

08000664 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800066e:	bf00      	nop
 8000670:	370c      	adds	r7, #12
 8000672:	46bd      	mov	sp, r7
 8000674:	bc80      	pop	{r7}
 8000676:	4770      	bx	lr

08000678 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800067c:	4b17      	ldr	r3, [pc, #92]	@ (80006dc <MX_SPI1_Init+0x64>)
 800067e:	4a18      	ldr	r2, [pc, #96]	@ (80006e0 <MX_SPI1_Init+0x68>)
 8000680:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000682:	4b16      	ldr	r3, [pc, #88]	@ (80006dc <MX_SPI1_Init+0x64>)
 8000684:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000688:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800068a:	4b14      	ldr	r3, [pc, #80]	@ (80006dc <MX_SPI1_Init+0x64>)
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000690:	4b12      	ldr	r3, [pc, #72]	@ (80006dc <MX_SPI1_Init+0x64>)
 8000692:	2200      	movs	r2, #0
 8000694:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000696:	4b11      	ldr	r3, [pc, #68]	@ (80006dc <MX_SPI1_Init+0x64>)
 8000698:	2200      	movs	r2, #0
 800069a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800069c:	4b0f      	ldr	r3, [pc, #60]	@ (80006dc <MX_SPI1_Init+0x64>)
 800069e:	2200      	movs	r2, #0
 80006a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006a2:	4b0e      	ldr	r3, [pc, #56]	@ (80006dc <MX_SPI1_Init+0x64>)
 80006a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80006aa:	4b0c      	ldr	r3, [pc, #48]	@ (80006dc <MX_SPI1_Init+0x64>)
 80006ac:	2210      	movs	r2, #16
 80006ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006b0:	4b0a      	ldr	r3, [pc, #40]	@ (80006dc <MX_SPI1_Init+0x64>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006b6:	4b09      	ldr	r3, [pc, #36]	@ (80006dc <MX_SPI1_Init+0x64>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006bc:	4b07      	ldr	r3, [pc, #28]	@ (80006dc <MX_SPI1_Init+0x64>)
 80006be:	2200      	movs	r2, #0
 80006c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80006c2:	4b06      	ldr	r3, [pc, #24]	@ (80006dc <MX_SPI1_Init+0x64>)
 80006c4:	220a      	movs	r2, #10
 80006c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006c8:	4804      	ldr	r0, [pc, #16]	@ (80006dc <MX_SPI1_Init+0x64>)
 80006ca:	f003 f9f3 	bl	8003ab4 <HAL_SPI_Init>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80006d4:	f7ff ffc0 	bl	8000658 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006d8:	bf00      	nop
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	20000128 	.word	0x20000128
 80006e0:	40013000 	.word	0x40013000

080006e4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b088      	sub	sp, #32
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ec:	f107 0310 	add.w	r3, r7, #16
 80006f0:	2200      	movs	r2, #0
 80006f2:	601a      	str	r2, [r3, #0]
 80006f4:	605a      	str	r2, [r3, #4]
 80006f6:	609a      	str	r2, [r3, #8]
 80006f8:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4a41      	ldr	r2, [pc, #260]	@ (8000804 <HAL_SPI_MspInit+0x120>)
 8000700:	4293      	cmp	r3, r2
 8000702:	d17b      	bne.n	80007fc <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000704:	4b40      	ldr	r3, [pc, #256]	@ (8000808 <HAL_SPI_MspInit+0x124>)
 8000706:	699b      	ldr	r3, [r3, #24]
 8000708:	4a3f      	ldr	r2, [pc, #252]	@ (8000808 <HAL_SPI_MspInit+0x124>)
 800070a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800070e:	6193      	str	r3, [r2, #24]
 8000710:	4b3d      	ldr	r3, [pc, #244]	@ (8000808 <HAL_SPI_MspInit+0x124>)
 8000712:	699b      	ldr	r3, [r3, #24]
 8000714:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000718:	60fb      	str	r3, [r7, #12]
 800071a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800071c:	4b3a      	ldr	r3, [pc, #232]	@ (8000808 <HAL_SPI_MspInit+0x124>)
 800071e:	699b      	ldr	r3, [r3, #24]
 8000720:	4a39      	ldr	r2, [pc, #228]	@ (8000808 <HAL_SPI_MspInit+0x124>)
 8000722:	f043 0304 	orr.w	r3, r3, #4
 8000726:	6193      	str	r3, [r2, #24]
 8000728:	4b37      	ldr	r3, [pc, #220]	@ (8000808 <HAL_SPI_MspInit+0x124>)
 800072a:	699b      	ldr	r3, [r3, #24]
 800072c:	f003 0304 	and.w	r3, r3, #4
 8000730:	60bb      	str	r3, [r7, #8]
 8000732:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000734:	23a0      	movs	r3, #160	@ 0xa0
 8000736:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000738:	2302      	movs	r3, #2
 800073a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800073c:	2303      	movs	r3, #3
 800073e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000740:	f107 0310 	add.w	r3, r7, #16
 8000744:	4619      	mov	r1, r3
 8000746:	4831      	ldr	r0, [pc, #196]	@ (800080c <HAL_SPI_MspInit+0x128>)
 8000748:	f001 f86a 	bl	8001820 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800074c:	2340      	movs	r3, #64	@ 0x40
 800074e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000754:	2300      	movs	r3, #0
 8000756:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000758:	f107 0310 	add.w	r3, r7, #16
 800075c:	4619      	mov	r1, r3
 800075e:	482b      	ldr	r0, [pc, #172]	@ (800080c <HAL_SPI_MspInit+0x128>)
 8000760:	f001 f85e 	bl	8001820 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000764:	4b2a      	ldr	r3, [pc, #168]	@ (8000810 <HAL_SPI_MspInit+0x12c>)
 8000766:	4a2b      	ldr	r2, [pc, #172]	@ (8000814 <HAL_SPI_MspInit+0x130>)
 8000768:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800076a:	4b29      	ldr	r3, [pc, #164]	@ (8000810 <HAL_SPI_MspInit+0x12c>)
 800076c:	2210      	movs	r2, #16
 800076e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000770:	4b27      	ldr	r3, [pc, #156]	@ (8000810 <HAL_SPI_MspInit+0x12c>)
 8000772:	2200      	movs	r2, #0
 8000774:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000776:	4b26      	ldr	r3, [pc, #152]	@ (8000810 <HAL_SPI_MspInit+0x12c>)
 8000778:	2280      	movs	r2, #128	@ 0x80
 800077a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800077c:	4b24      	ldr	r3, [pc, #144]	@ (8000810 <HAL_SPI_MspInit+0x12c>)
 800077e:	2200      	movs	r2, #0
 8000780:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000782:	4b23      	ldr	r3, [pc, #140]	@ (8000810 <HAL_SPI_MspInit+0x12c>)
 8000784:	2200      	movs	r2, #0
 8000786:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000788:	4b21      	ldr	r3, [pc, #132]	@ (8000810 <HAL_SPI_MspInit+0x12c>)
 800078a:	2200      	movs	r2, #0
 800078c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800078e:	4b20      	ldr	r3, [pc, #128]	@ (8000810 <HAL_SPI_MspInit+0x12c>)
 8000790:	2200      	movs	r2, #0
 8000792:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000794:	481e      	ldr	r0, [pc, #120]	@ (8000810 <HAL_SPI_MspInit+0x12c>)
 8000796:	f000 fda1 	bl	80012dc <HAL_DMA_Init>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 80007a0:	f7ff ff5a 	bl	8000658 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	4a1a      	ldr	r2, [pc, #104]	@ (8000810 <HAL_SPI_MspInit+0x12c>)
 80007a8:	649a      	str	r2, [r3, #72]	@ 0x48
 80007aa:	4a19      	ldr	r2, [pc, #100]	@ (8000810 <HAL_SPI_MspInit+0x12c>)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80007b0:	4b19      	ldr	r3, [pc, #100]	@ (8000818 <HAL_SPI_MspInit+0x134>)
 80007b2:	4a1a      	ldr	r2, [pc, #104]	@ (800081c <HAL_SPI_MspInit+0x138>)
 80007b4:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007b6:	4b18      	ldr	r3, [pc, #96]	@ (8000818 <HAL_SPI_MspInit+0x134>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80007bc:	4b16      	ldr	r3, [pc, #88]	@ (8000818 <HAL_SPI_MspInit+0x134>)
 80007be:	2200      	movs	r2, #0
 80007c0:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80007c2:	4b15      	ldr	r3, [pc, #84]	@ (8000818 <HAL_SPI_MspInit+0x134>)
 80007c4:	2280      	movs	r2, #128	@ 0x80
 80007c6:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80007c8:	4b13      	ldr	r3, [pc, #76]	@ (8000818 <HAL_SPI_MspInit+0x134>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80007ce:	4b12      	ldr	r3, [pc, #72]	@ (8000818 <HAL_SPI_MspInit+0x134>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80007d4:	4b10      	ldr	r3, [pc, #64]	@ (8000818 <HAL_SPI_MspInit+0x134>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80007da:	4b0f      	ldr	r3, [pc, #60]	@ (8000818 <HAL_SPI_MspInit+0x134>)
 80007dc:	2200      	movs	r2, #0
 80007de:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80007e0:	480d      	ldr	r0, [pc, #52]	@ (8000818 <HAL_SPI_MspInit+0x134>)
 80007e2:	f000 fd7b 	bl	80012dc <HAL_DMA_Init>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 80007ec:	f7ff ff34 	bl	8000658 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	4a09      	ldr	r2, [pc, #36]	@ (8000818 <HAL_SPI_MspInit+0x134>)
 80007f4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80007f6:	4a08      	ldr	r2, [pc, #32]	@ (8000818 <HAL_SPI_MspInit+0x134>)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80007fc:	bf00      	nop
 80007fe:	3720      	adds	r7, #32
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	40013000 	.word	0x40013000
 8000808:	40021000 	.word	0x40021000
 800080c:	40010800 	.word	0x40010800
 8000810:	20000180 	.word	0x20000180
 8000814:	40020030 	.word	0x40020030
 8000818:	200001c4 	.word	0x200001c4
 800081c:	4002001c 	.word	0x4002001c

08000820 <ssd1306_WriteCommand>:
// [1..512] = наш буфер
static uint8_t SSD1306_DMATransmitBuffer[sizeof(SSD1306_Buffer) + 1];

// Приватна функція для відправки команд (блокуюча)
static HAL_StatusTypeDef ssd1306_WriteCommand(uint8_t cmd)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b086      	sub	sp, #24
 8000824:	af04      	add	r7, sp, #16
 8000826:	4603      	mov	r3, r0
 8000828:	71fb      	strb	r3, [r7, #7]
    // Використовуємо короткий таймаут, а не HAL_MAX_DELAY
    return HAL_I2C_Mem_Write(&g_hi2c1, (SSD1306_I2C_ADDR << 1), 0x00, 1, &cmd, 1, 100);
 800082a:	2364      	movs	r3, #100	@ 0x64
 800082c:	9302      	str	r3, [sp, #8]
 800082e:	2301      	movs	r3, #1
 8000830:	9301      	str	r3, [sp, #4]
 8000832:	1dfb      	adds	r3, r7, #7
 8000834:	9300      	str	r3, [sp, #0]
 8000836:	2301      	movs	r3, #1
 8000838:	2200      	movs	r2, #0
 800083a:	2178      	movs	r1, #120	@ 0x78
 800083c:	4803      	ldr	r0, [pc, #12]	@ (800084c <ssd1306_WriteCommand+0x2c>)
 800083e:	f001 fd6f 	bl	8002320 <HAL_I2C_Mem_Write>
 8000842:	4603      	mov	r3, r0
}
 8000844:	4618      	mov	r0, r3
 8000846:	3708      	adds	r7, #8
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	20000090 	.word	0x20000090

08000850 <ssd1306_Init>:

// Ініціалізація
uint8_t ssd1306_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
    // Затримка на ввімкнення
    HAL_Delay(100);
 8000854:	2064      	movs	r0, #100	@ 0x64
 8000856:	f000 fc0f 	bl	8001078 <HAL_Delay>

    // Послідовність ініціалізації для 128x32
    if (ssd1306_WriteCommand(0xAE) != HAL_OK) return 0; // Display OFF
 800085a:	20ae      	movs	r0, #174	@ 0xae
 800085c:	f7ff ffe0 	bl	8000820 <ssd1306_WriteCommand>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <ssd1306_Init+0x1a>
 8000866:	2300      	movs	r3, #0
 8000868:	e0d8      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x20) != HAL_OK) return 0; // Set Memory Addressing Mode
 800086a:	2020      	movs	r0, #32
 800086c:	f7ff ffd8 	bl	8000820 <ssd1306_WriteCommand>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <ssd1306_Init+0x2a>
 8000876:	2300      	movs	r3, #0
 8000878:	e0d0      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // 00 = Horizontal
 800087a:	2000      	movs	r0, #0
 800087c:	f7ff ffd0 	bl	8000820 <ssd1306_WriteCommand>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <ssd1306_Init+0x3a>
 8000886:	2300      	movs	r3, #0
 8000888:	e0c8      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xB0) != HAL_OK) return 0; // Set Page Start Address (0xB0-B7)
 800088a:	20b0      	movs	r0, #176	@ 0xb0
 800088c:	f7ff ffc8 	bl	8000820 <ssd1306_WriteCommand>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <ssd1306_Init+0x4a>
 8000896:	2300      	movs	r3, #0
 8000898:	e0c0      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xC8) != HAL_OK) return 0; // Set COM Output Scan Direction
 800089a:	20c8      	movs	r0, #200	@ 0xc8
 800089c:	f7ff ffc0 	bl	8000820 <ssd1306_WriteCommand>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <ssd1306_Init+0x5a>
 80008a6:	2300      	movs	r3, #0
 80008a8:	e0b8      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // ---set low column address
 80008aa:	2000      	movs	r0, #0
 80008ac:	f7ff ffb8 	bl	8000820 <ssd1306_WriteCommand>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <ssd1306_Init+0x6a>
 80008b6:	2300      	movs	r3, #0
 80008b8:	e0b0      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x10) != HAL_OK) return 0; // ---set high column address
 80008ba:	2010      	movs	r0, #16
 80008bc:	f7ff ffb0 	bl	8000820 <ssd1306_WriteCommand>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <ssd1306_Init+0x7a>
 80008c6:	2300      	movs	r3, #0
 80008c8:	e0a8      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0; // --set start line address
 80008ca:	2040      	movs	r0, #64	@ 0x40
 80008cc:	f7ff ffa8 	bl	8000820 <ssd1306_WriteCommand>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <ssd1306_Init+0x8a>
 80008d6:	2300      	movs	r3, #0
 80008d8:	e0a0      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x81) != HAL_OK) return 0; // Set contrast
 80008da:	2081      	movs	r0, #129	@ 0x81
 80008dc:	f7ff ffa0 	bl	8000820 <ssd1306_WriteCommand>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <ssd1306_Init+0x9a>
 80008e6:	2300      	movs	r3, #0
 80008e8:	e098      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xFF) != HAL_OK) return 0;
 80008ea:	20ff      	movs	r0, #255	@ 0xff
 80008ec:	f7ff ff98 	bl	8000820 <ssd1306_WriteCommand>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <ssd1306_Init+0xaa>
 80008f6:	2300      	movs	r3, #0
 80008f8:	e090      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xA1) != HAL_OK) return 0; // Set segment re-map 0 to 127
 80008fa:	20a1      	movs	r0, #161	@ 0xa1
 80008fc:	f7ff ff90 	bl	8000820 <ssd1306_WriteCommand>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <ssd1306_Init+0xba>
 8000906:	2300      	movs	r3, #0
 8000908:	e088      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xA6) != HAL_OK) return 0; // Set normal display
 800090a:	20a6      	movs	r0, #166	@ 0xa6
 800090c:	f7ff ff88 	bl	8000820 <ssd1306_WriteCommand>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <ssd1306_Init+0xca>
 8000916:	2300      	movs	r3, #0
 8000918:	e080      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xA8) != HAL_OK) return 0; // Set multiplex ratio
 800091a:	20a8      	movs	r0, #168	@ 0xa8
 800091c:	f7ff ff80 	bl	8000820 <ssd1306_WriteCommand>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <ssd1306_Init+0xda>
 8000926:	2300      	movs	r3, #0
 8000928:	e078      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x1F) != HAL_OK) return 0; // 1/32 duty (for 128x32)
 800092a:	201f      	movs	r0, #31
 800092c:	f7ff ff78 	bl	8000820 <ssd1306_WriteCommand>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <ssd1306_Init+0xea>
 8000936:	2300      	movs	r3, #0
 8000938:	e070      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xD3) != HAL_OK) return 0; // Set display offset
 800093a:	20d3      	movs	r0, #211	@ 0xd3
 800093c:	f7ff ff70 	bl	8000820 <ssd1306_WriteCommand>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <ssd1306_Init+0xfa>
 8000946:	2300      	movs	r3, #0
 8000948:	e068      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // no offset
 800094a:	2000      	movs	r0, #0
 800094c:	f7ff ff68 	bl	8000820 <ssd1306_WriteCommand>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <ssd1306_Init+0x10a>
 8000956:	2300      	movs	r3, #0
 8000958:	e060      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xD5) != HAL_OK) return 0; // Set display clock divide ratio
 800095a:	20d5      	movs	r0, #213	@ 0xd5
 800095c:	f7ff ff60 	bl	8000820 <ssd1306_WriteCommand>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <ssd1306_Init+0x11a>
 8000966:	2300      	movs	r3, #0
 8000968:	e058      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x80) != HAL_OK) return 0; //
 800096a:	2080      	movs	r0, #128	@ 0x80
 800096c:	f7ff ff58 	bl	8000820 <ssd1306_WriteCommand>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <ssd1306_Init+0x12a>
 8000976:	2300      	movs	r3, #0
 8000978:	e050      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xD9) != HAL_OK) return 0; // Set pre-charge period
 800097a:	20d9      	movs	r0, #217	@ 0xd9
 800097c:	f7ff ff50 	bl	8000820 <ssd1306_WriteCommand>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <ssd1306_Init+0x13a>
 8000986:	2300      	movs	r3, #0
 8000988:	e048      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xF1) != HAL_OK) return 0;
 800098a:	20f1      	movs	r0, #241	@ 0xf1
 800098c:	f7ff ff48 	bl	8000820 <ssd1306_WriteCommand>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <ssd1306_Init+0x14a>
 8000996:	2300      	movs	r3, #0
 8000998:	e040      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xDA) != HAL_OK) return 0; // Set com pins hardware config
 800099a:	20da      	movs	r0, #218	@ 0xda
 800099c:	f7ff ff40 	bl	8000820 <ssd1306_WriteCommand>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <ssd1306_Init+0x15a>
 80009a6:	2300      	movs	r3, #0
 80009a8:	e038      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x02) != HAL_OK) return 0; // (for 128x32)
 80009aa:	2002      	movs	r0, #2
 80009ac:	f7ff ff38 	bl	8000820 <ssd1306_WriteCommand>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <ssd1306_Init+0x16a>
 80009b6:	2300      	movs	r3, #0
 80009b8:	e030      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xDB) != HAL_OK) return 0; // Set vcomh
 80009ba:	20db      	movs	r0, #219	@ 0xdb
 80009bc:	f7ff ff30 	bl	8000820 <ssd1306_WriteCommand>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <ssd1306_Init+0x17a>
 80009c6:	2300      	movs	r3, #0
 80009c8:	e028      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0;
 80009ca:	2040      	movs	r0, #64	@ 0x40
 80009cc:	f7ff ff28 	bl	8000820 <ssd1306_WriteCommand>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <ssd1306_Init+0x18a>
 80009d6:	2300      	movs	r3, #0
 80009d8:	e020      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x8D) != HAL_OK) return 0; // Set Charge Pump
 80009da:	208d      	movs	r0, #141	@ 0x8d
 80009dc:	f7ff ff20 	bl	8000820 <ssd1306_WriteCommand>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <ssd1306_Init+0x19a>
 80009e6:	2300      	movs	r3, #0
 80009e8:	e018      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x14) != HAL_OK) return 0; // Enabled
 80009ea:	2014      	movs	r0, #20
 80009ec:	f7ff ff18 	bl	8000820 <ssd1306_WriteCommand>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <ssd1306_Init+0x1aa>
 80009f6:	2300      	movs	r3, #0
 80009f8:	e010      	b.n	8000a1c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xAF) != HAL_OK) return 0; // Display ON
 80009fa:	20af      	movs	r0, #175	@ 0xaf
 80009fc:	f7ff ff10 	bl	8000820 <ssd1306_WriteCommand>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <ssd1306_Init+0x1ba>
 8000a06:	2300      	movs	r3, #0
 8000a08:	e008      	b.n	8000a1c <ssd1306_Init+0x1cc>

    // Очищуємо буфер
    ssd1306_Fill(Black);
 8000a0a:	2000      	movs	r0, #0
 8000a0c:	f000 f80a 	bl	8000a24 <ssd1306_Fill>
    // Оновлюємо екран (блокуючим методом, 1 раз)
    ssd1306_UpdateScreen();
 8000a10:	f000 f93c 	bl	8000c8c <ssd1306_UpdateScreen>

    // Перший байт DMA-буфера - це завжди "Control Byte"
    // 0x40 = "я зараз буду надсилати дані"
    SSD1306_DMATransmitBuffer[0] = 0x40;
 8000a14:	4b02      	ldr	r3, [pc, #8]	@ (8000a20 <ssd1306_Init+0x1d0>)
 8000a16:	2240      	movs	r2, #64	@ 0x40
 8000a18:	701a      	strb	r2, [r3, #0]

    return 1; // Успіх
 8000a1a:	2301      	movs	r3, #1
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000408 	.word	0x20000408

08000a24 <ssd1306_Fill>:

// Заповнення буфера
void ssd1306_Fill(uint8_t color)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b085      	sub	sp, #20
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
    uint8_t fill_val = (color == Black) ? 0x00 : 0xFF;
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d101      	bne.n	8000a38 <ssd1306_Fill+0x14>
 8000a34:	2300      	movs	r3, #0
 8000a36:	e000      	b.n	8000a3a <ssd1306_Fill+0x16>
 8000a38:	23ff      	movs	r3, #255	@ 0xff
 8000a3a:	72fb      	strb	r3, [r7, #11]
    for (uint32_t i = 0; i < sizeof(SSD1306_Buffer); i++)
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	60fb      	str	r3, [r7, #12]
 8000a40:	e007      	b.n	8000a52 <ssd1306_Fill+0x2e>
    {
        SSD1306_Buffer[i] = fill_val;
 8000a42:	4a09      	ldr	r2, [pc, #36]	@ (8000a68 <ssd1306_Fill+0x44>)
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	4413      	add	r3, r2
 8000a48:	7afa      	ldrb	r2, [r7, #11]
 8000a4a:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < sizeof(SSD1306_Buffer); i++)
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	3301      	adds	r3, #1
 8000a50:	60fb      	str	r3, [r7, #12]
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000a58:	d3f3      	bcc.n	8000a42 <ssd1306_Fill+0x1e>
    }
}
 8000a5a:	bf00      	nop
 8000a5c:	bf00      	nop
 8000a5e:	3714      	adds	r7, #20
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bc80      	pop	{r7}
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	20000208 	.word	0x20000208

08000a6c <ssd1306_DrawPixel>:

// Малювання пікселя у буфер
void ssd1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b083      	sub	sp, #12
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	4603      	mov	r3, r0
 8000a74:	71fb      	strb	r3, [r7, #7]
 8000a76:	460b      	mov	r3, r1
 8000a78:	71bb      	strb	r3, [r7, #6]
 8000a7a:	4613      	mov	r3, r2
 8000a7c:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	db3d      	blt.n	8000b02 <ssd1306_DrawPixel+0x96>
 8000a86:	79bb      	ldrb	r3, [r7, #6]
 8000a88:	2b1f      	cmp	r3, #31
 8000a8a:	d83a      	bhi.n	8000b02 <ssd1306_DrawPixel+0x96>
        return;
    }

    if (color == White) {
 8000a8c:	797b      	ldrb	r3, [r7, #5]
 8000a8e:	2b01      	cmp	r3, #1
 8000a90:	d11a      	bne.n	8000ac8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 8000a92:	79fa      	ldrb	r2, [r7, #7]
 8000a94:	79bb      	ldrb	r3, [r7, #6]
 8000a96:	08db      	lsrs	r3, r3, #3
 8000a98:	b2d8      	uxtb	r0, r3
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	01db      	lsls	r3, r3, #7
 8000a9e:	4413      	add	r3, r2
 8000aa0:	4a1a      	ldr	r2, [pc, #104]	@ (8000b0c <ssd1306_DrawPixel+0xa0>)
 8000aa2:	5cd3      	ldrb	r3, [r2, r3]
 8000aa4:	b25a      	sxtb	r2, r3
 8000aa6:	79bb      	ldrb	r3, [r7, #6]
 8000aa8:	f003 0307 	and.w	r3, r3, #7
 8000aac:	2101      	movs	r1, #1
 8000aae:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab2:	b25b      	sxtb	r3, r3
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	b259      	sxtb	r1, r3
 8000ab8:	79fa      	ldrb	r2, [r7, #7]
 8000aba:	4603      	mov	r3, r0
 8000abc:	01db      	lsls	r3, r3, #7
 8000abe:	4413      	add	r3, r2
 8000ac0:	b2c9      	uxtb	r1, r1
 8000ac2:	4a12      	ldr	r2, [pc, #72]	@ (8000b0c <ssd1306_DrawPixel+0xa0>)
 8000ac4:	54d1      	strb	r1, [r2, r3]
 8000ac6:	e01d      	b.n	8000b04 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000ac8:	79fa      	ldrb	r2, [r7, #7]
 8000aca:	79bb      	ldrb	r3, [r7, #6]
 8000acc:	08db      	lsrs	r3, r3, #3
 8000ace:	b2d8      	uxtb	r0, r3
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	01db      	lsls	r3, r3, #7
 8000ad4:	4413      	add	r3, r2
 8000ad6:	4a0d      	ldr	r2, [pc, #52]	@ (8000b0c <ssd1306_DrawPixel+0xa0>)
 8000ad8:	5cd3      	ldrb	r3, [r2, r3]
 8000ada:	b25a      	sxtb	r2, r3
 8000adc:	79bb      	ldrb	r3, [r7, #6]
 8000ade:	f003 0307 	and.w	r3, r3, #7
 8000ae2:	2101      	movs	r1, #1
 8000ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae8:	b25b      	sxtb	r3, r3
 8000aea:	43db      	mvns	r3, r3
 8000aec:	b25b      	sxtb	r3, r3
 8000aee:	4013      	ands	r3, r2
 8000af0:	b259      	sxtb	r1, r3
 8000af2:	79fa      	ldrb	r2, [r7, #7]
 8000af4:	4603      	mov	r3, r0
 8000af6:	01db      	lsls	r3, r3, #7
 8000af8:	4413      	add	r3, r2
 8000afa:	b2c9      	uxtb	r1, r1
 8000afc:	4a03      	ldr	r2, [pc, #12]	@ (8000b0c <ssd1306_DrawPixel+0xa0>)
 8000afe:	54d1      	strb	r1, [r2, r3]
 8000b00:	e000      	b.n	8000b04 <ssd1306_DrawPixel+0x98>
        return;
 8000b02:	bf00      	nop
    }
}
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bc80      	pop	{r7}
 8000b0a:	4770      	bx	lr
 8000b0c:	20000208 	.word	0x20000208

08000b10 <ssd1306_SetCursor>:
// Встановлення курсора (потрібно для виводу тексту)
static uint8_t current_x = 0;
static uint8_t current_y = 0;

void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	460a      	mov	r2, r1
 8000b1a:	71fb      	strb	r3, [r7, #7]
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	71bb      	strb	r3, [r7, #6]
    current_x = x;
 8000b20:	4a05      	ldr	r2, [pc, #20]	@ (8000b38 <ssd1306_SetCursor+0x28>)
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	7013      	strb	r3, [r2, #0]
    current_y = y;
 8000b26:	4a05      	ldr	r2, [pc, #20]	@ (8000b3c <ssd1306_SetCursor+0x2c>)
 8000b28:	79bb      	ldrb	r3, [r7, #6]
 8000b2a:	7013      	strb	r3, [r2, #0]
}
 8000b2c:	bf00      	nop
 8000b2e:	370c      	adds	r7, #12
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bc80      	pop	{r7}
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	20000609 	.word	0x20000609
 8000b3c:	2000060a 	.word	0x2000060a

08000b40 <ssd1306_WriteChar>:

// Вивід символу у буфер
static char ssd1306_WriteChar(char ch, FontDef_t* Font, uint8_t color)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b086      	sub	sp, #24
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	6039      	str	r1, [r7, #0]
 8000b4a:	71fb      	strb	r3, [r7, #7]
 8000b4c:	4613      	mov	r3, r2
 8000b4e:	71bb      	strb	r3, [r7, #6]
    uint32_t i, b, j;

    // Перевірка чи символ не виходить за рамки
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000b50:	4b39      	ldr	r3, [pc, #228]	@ (8000c38 <ssd1306_WriteChar+0xf8>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	461a      	mov	r2, r3
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	4413      	add	r3, r2
 8000b5c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b5e:	dc07      	bgt.n	8000b70 <ssd1306_WriteChar+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 8000b60:	4b36      	ldr	r3, [pc, #216]	@ (8000c3c <ssd1306_WriteChar+0xfc>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	461a      	mov	r2, r3
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	785b      	ldrb	r3, [r3, #1]
 8000b6a:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000b6c:	2b1f      	cmp	r3, #31
 8000b6e:	dd01      	ble.n	8000b74 <ssd1306_WriteChar+0x34>
    {
        return 0; // Виходимо
 8000b70:	2300      	movs	r3, #0
 8000b72:	e05d      	b.n	8000c30 <ssd1306_WriteChar+0xf0>
    }

    for (i = 0; i < Font->FontHeight; i++) {
 8000b74:	2300      	movs	r3, #0
 8000b76:	617b      	str	r3, [r7, #20]
 8000b78:	e04b      	b.n	8000c12 <ssd1306_WriteChar+0xd2>
        b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	685a      	ldr	r2, [r3, #4]
 8000b7e:	79fb      	ldrb	r3, [r7, #7]
 8000b80:	3b20      	subs	r3, #32
 8000b82:	6839      	ldr	r1, [r7, #0]
 8000b84:	7849      	ldrb	r1, [r1, #1]
 8000b86:	fb01 f303 	mul.w	r3, r1, r3
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	440b      	add	r3, r1
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	4413      	add	r3, r2
 8000b94:	881b      	ldrh	r3, [r3, #0]
 8000b96:	60fb      	str	r3, [r7, #12]
        for (j = 0; j < Font->FontWidth; j++) {
 8000b98:	2300      	movs	r3, #0
 8000b9a:	613b      	str	r3, [r7, #16]
 8000b9c:	e030      	b.n	8000c00 <ssd1306_WriteChar+0xc0>
            if ((b << j) & 0x8000) {
 8000b9e:	68fa      	ldr	r2, [r7, #12]
 8000ba0:	693b      	ldr	r3, [r7, #16]
 8000ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d010      	beq.n	8000bd0 <ssd1306_WriteChar+0x90>
                ssd1306_DrawPixel(current_x + j, (current_y + i), (uint8_t) color);
 8000bae:	693b      	ldr	r3, [r7, #16]
 8000bb0:	b2da      	uxtb	r2, r3
 8000bb2:	4b21      	ldr	r3, [pc, #132]	@ (8000c38 <ssd1306_WriteChar+0xf8>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	b2d8      	uxtb	r0, r3
 8000bba:	697b      	ldr	r3, [r7, #20]
 8000bbc:	b2da      	uxtb	r2, r3
 8000bbe:	4b1f      	ldr	r3, [pc, #124]	@ (8000c3c <ssd1306_WriteChar+0xfc>)
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	79ba      	ldrb	r2, [r7, #6]
 8000bc8:	4619      	mov	r1, r3
 8000bca:	f7ff ff4f 	bl	8000a6c <ssd1306_DrawPixel>
 8000bce:	e014      	b.n	8000bfa <ssd1306_WriteChar+0xba>
            } else {
                ssd1306_DrawPixel(current_x + j, (current_y + i), (uint8_t)!color);
 8000bd0:	693b      	ldr	r3, [r7, #16]
 8000bd2:	b2da      	uxtb	r2, r3
 8000bd4:	4b18      	ldr	r3, [pc, #96]	@ (8000c38 <ssd1306_WriteChar+0xf8>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	4413      	add	r3, r2
 8000bda:	b2d8      	uxtb	r0, r3
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	b2da      	uxtb	r2, r3
 8000be0:	4b16      	ldr	r3, [pc, #88]	@ (8000c3c <ssd1306_WriteChar+0xfc>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	4413      	add	r3, r2
 8000be6:	b2d9      	uxtb	r1, r3
 8000be8:	79bb      	ldrb	r3, [r7, #6]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	bf0c      	ite	eq
 8000bee:	2301      	moveq	r3, #1
 8000bf0:	2300      	movne	r3, #0
 8000bf2:	b2db      	uxtb	r3, r3
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	f7ff ff39 	bl	8000a6c <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontWidth; j++) {
 8000bfa:	693b      	ldr	r3, [r7, #16]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	613b      	str	r3, [r7, #16]
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	461a      	mov	r2, r3
 8000c06:	693b      	ldr	r3, [r7, #16]
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d3c8      	bcc.n	8000b9e <ssd1306_WriteChar+0x5e>
    for (i = 0; i < Font->FontHeight; i++) {
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	617b      	str	r3, [r7, #20]
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	785b      	ldrb	r3, [r3, #1]
 8000c16:	461a      	mov	r2, r3
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d3ad      	bcc.n	8000b7a <ssd1306_WriteChar+0x3a>
            }
        }
    }

    current_x += Font->FontWidth; // Зсуваємо курсор
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	781a      	ldrb	r2, [r3, #0]
 8000c22:	4b05      	ldr	r3, [pc, #20]	@ (8000c38 <ssd1306_WriteChar+0xf8>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	4413      	add	r3, r2
 8000c28:	b2da      	uxtb	r2, r3
 8000c2a:	4b03      	ldr	r3, [pc, #12]	@ (8000c38 <ssd1306_WriteChar+0xf8>)
 8000c2c:	701a      	strb	r2, [r3, #0]
    return ch;
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	3718      	adds	r7, #24
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	20000609 	.word	0x20000609
 8000c3c:	2000060a 	.word	0x2000060a

08000c40 <ssd1306_WriteString>:

// Вивід рядка у буфер
char ssd1306_WriteString(const char* str, FontDef_t* Font, uint8_t color)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60f8      	str	r0, [r7, #12]
 8000c48:	60b9      	str	r1, [r7, #8]
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 8000c4e:	e012      	b.n	8000c76 <ssd1306_WriteString+0x36>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	79fa      	ldrb	r2, [r7, #7]
 8000c56:	68b9      	ldr	r1, [r7, #8]
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff ff71 	bl	8000b40 <ssd1306_WriteChar>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	461a      	mov	r2, r3
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	429a      	cmp	r2, r3
 8000c68:	d002      	beq.n	8000c70 <ssd1306_WriteString+0x30>
            return *str; // Помилка
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	e008      	b.n	8000c82 <ssd1306_WriteString+0x42>
        }
        str++;
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	3301      	adds	r3, #1
 8000c74:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d1e8      	bne.n	8000c50 <ssd1306_WriteString+0x10>
    }
    return *str;
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	781b      	ldrb	r3, [r3, #0]
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
	...

08000c8c <ssd1306_UpdateScreen>:

// Блокуюча функція оновлення екрану (використовується в Init)
void ssd1306_UpdateScreen(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af04      	add	r7, sp, #16
    ssd1306_WriteCommand(0x21); // Set column address
 8000c92:	2021      	movs	r0, #33	@ 0x21
 8000c94:	f7ff fdc4 	bl	8000820 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 8000c98:	2000      	movs	r0, #0
 8000c9a:	f7ff fdc1 	bl	8000820 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 8000c9e:	207f      	movs	r0, #127	@ 0x7f
 8000ca0:	f7ff fdbe 	bl	8000820 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x22); // Set page address
 8000ca4:	2022      	movs	r0, #34	@ 0x22
 8000ca6:	f7ff fdbb 	bl	8000820 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 8000caa:	2000      	movs	r0, #0
 8000cac:	f7ff fdb8 	bl	8000820 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End (4 сторінки для 32px)
 8000cb0:	2003      	movs	r0, #3
 8000cb2:	f7ff fdb5 	bl	8000820 <ssd1306_WriteCommand>

    // Відправляємо буфер (блокуючим методом)
    HAL_I2C_Mem_Write(&g_hi2c1, (SSD1306_I2C_ADDR << 1), 0x40, 1,
 8000cb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cba:	9302      	str	r3, [sp, #8]
 8000cbc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000cc0:	9301      	str	r3, [sp, #4]
 8000cc2:	4b05      	ldr	r3, [pc, #20]	@ (8000cd8 <ssd1306_UpdateScreen+0x4c>)
 8000cc4:	9300      	str	r3, [sp, #0]
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	2240      	movs	r2, #64	@ 0x40
 8000cca:	2178      	movs	r1, #120	@ 0x78
 8000ccc:	4803      	ldr	r0, [pc, #12]	@ (8000cdc <ssd1306_UpdateScreen+0x50>)
 8000cce:	f001 fb27 	bl	8002320 <HAL_I2C_Mem_Write>
                      SSD1306_Buffer, sizeof(SSD1306_Buffer), 1000);
}
 8000cd2:	bf00      	nop
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	20000208 	.word	0x20000208
 8000cdc:	20000090 	.word	0x20000090

08000ce0 <ssd1306_UpdateScreenDMA>:

// *** НАША ГОЛОВНА ФУНКЦІЯ ***
// Неблокуюча функція оновлення через DMA
void ssd1306_UpdateScreenDMA(SemaphoreHandle_t sem)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
    // 1. Копіюємо дані з робочого буфера у DMA-буфер
    // (починаючи з індексу 1, бо [0] - це Control Byte 0x40)
    memcpy(&SSD1306_DMATransmitBuffer[1], SSD1306_Buffer, sizeof(SSD1306_Buffer));
 8000ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8000d28 <ssd1306_UpdateScreenDMA+0x48>)
 8000cea:	4a10      	ldr	r2, [pc, #64]	@ (8000d2c <ssd1306_UpdateScreenDMA+0x4c>)
 8000cec:	3301      	adds	r3, #1
 8000cee:	4611      	mov	r1, r2
 8000cf0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f006 fd35 	bl	8007764 <memcpy>
    // (Ми можемо пропустити це, якщо буфер завжди оновлюється повністю)
    // ssd1306_WriteCommand(0x21); ...

    // 3. Запускаємо DMA передачу
    // Ми передаємо ВЕСЬ DMA-буфер (1 байт команди + 512 байт даних)
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit_DMA(&g_hi2c1, (SSD1306_I2C_ADDR << 1),
 8000cfa:	f240 2301 	movw	r3, #513	@ 0x201
 8000cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8000d28 <ssd1306_UpdateScreenDMA+0x48>)
 8000d00:	2178      	movs	r1, #120	@ 0x78
 8000d02:	480b      	ldr	r0, [pc, #44]	@ (8000d30 <ssd1306_UpdateScreenDMA+0x50>)
 8000d04:	f001 f9e8 	bl	80020d8 <HAL_I2C_Master_Transmit_DMA>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	73fb      	strb	r3, [r7, #15]
                                        SSD1306_DMATransmitBuffer,
                                        sizeof(SSD1306_DMATransmitBuffer));

    if (status != HAL_OK)
 8000d0c:	7bfb      	ldrb	r3, [r7, #15]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d005      	beq.n	8000d1e <ssd1306_UpdateScreenDMA+0x3e>
    {
        // Якщо DMA не зміг стартувати (напр. шина зайнята),
        // ми маємо "віддати" семафор, щоб задача не "зависла"
        xSemaphoreGive(sem);
 8000d12:	2300      	movs	r3, #0
 8000d14:	2200      	movs	r2, #0
 8000d16:	2100      	movs	r1, #0
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f003 fe6d 	bl	80049f8 <xQueueGenericSend>
    }
    // Якщо HAL_OK, то переривання HAL_I2C_MasterTxCpltCallback
    // має "віддати" семафор, коли все завершиться
}
 8000d1e:	bf00      	nop
 8000d20:	3710      	adds	r7, #16
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	20000408 	.word	0x20000408
 8000d2c:	20000208 	.word	0x20000208
 8000d30:	20000090 	.word	0x20000090

08000d34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b084      	sub	sp, #16
 8000d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d3a:	4b18      	ldr	r3, [pc, #96]	@ (8000d9c <HAL_MspInit+0x68>)
 8000d3c:	699b      	ldr	r3, [r3, #24]
 8000d3e:	4a17      	ldr	r2, [pc, #92]	@ (8000d9c <HAL_MspInit+0x68>)
 8000d40:	f043 0301 	orr.w	r3, r3, #1
 8000d44:	6193      	str	r3, [r2, #24]
 8000d46:	4b15      	ldr	r3, [pc, #84]	@ (8000d9c <HAL_MspInit+0x68>)
 8000d48:	699b      	ldr	r3, [r3, #24]
 8000d4a:	f003 0301 	and.w	r3, r3, #1
 8000d4e:	60bb      	str	r3, [r7, #8]
 8000d50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d52:	4b12      	ldr	r3, [pc, #72]	@ (8000d9c <HAL_MspInit+0x68>)
 8000d54:	69db      	ldr	r3, [r3, #28]
 8000d56:	4a11      	ldr	r2, [pc, #68]	@ (8000d9c <HAL_MspInit+0x68>)
 8000d58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d5c:	61d3      	str	r3, [r2, #28]
 8000d5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d9c <HAL_MspInit+0x68>)
 8000d60:	69db      	ldr	r3, [r3, #28]
 8000d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d66:	607b      	str	r3, [r7, #4]
 8000d68:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	210f      	movs	r1, #15
 8000d6e:	f06f 0001 	mvn.w	r0, #1
 8000d72:	f000 fa6f 	bl	8001254 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d76:	4b0a      	ldr	r3, [pc, #40]	@ (8000da0 <HAL_MspInit+0x6c>)
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	4a04      	ldr	r2, [pc, #16]	@ (8000da0 <HAL_MspInit+0x6c>)
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d92:	bf00      	nop
 8000d94:	3710      	adds	r7, #16
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	40021000 	.word	0x40021000
 8000da0:	40010000 	.word	0x40010000

08000da4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b08c      	sub	sp, #48	@ 0x30
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000dac:	2300      	movs	r3, #0
 8000dae:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000db0:	2300      	movs	r3, #0
 8000db2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000db4:	2300      	movs	r3, #0
 8000db6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000dba:	4b2e      	ldr	r3, [pc, #184]	@ (8000e74 <HAL_InitTick+0xd0>)
 8000dbc:	699b      	ldr	r3, [r3, #24]
 8000dbe:	4a2d      	ldr	r2, [pc, #180]	@ (8000e74 <HAL_InitTick+0xd0>)
 8000dc0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000dc4:	6193      	str	r3, [r2, #24]
 8000dc6:	4b2b      	ldr	r3, [pc, #172]	@ (8000e74 <HAL_InitTick+0xd0>)
 8000dc8:	699b      	ldr	r3, [r3, #24]
 8000dca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000dce:	60bb      	str	r3, [r7, #8]
 8000dd0:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000dd2:	f107 020c 	add.w	r2, r7, #12
 8000dd6:	f107 0310 	add.w	r3, r7, #16
 8000dda:	4611      	mov	r1, r2
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f002 fe09 	bl	80039f4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000de2:	f002 fdf3 	bl	80039cc <HAL_RCC_GetPCLK2Freq>
 8000de6:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dea:	4a23      	ldr	r2, [pc, #140]	@ (8000e78 <HAL_InitTick+0xd4>)
 8000dec:	fba2 2303 	umull	r2, r3, r2, r3
 8000df0:	0c9b      	lsrs	r3, r3, #18
 8000df2:	3b01      	subs	r3, #1
 8000df4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000df6:	4b21      	ldr	r3, [pc, #132]	@ (8000e7c <HAL_InitTick+0xd8>)
 8000df8:	4a21      	ldr	r2, [pc, #132]	@ (8000e80 <HAL_InitTick+0xdc>)
 8000dfa:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000dfc:	4b1f      	ldr	r3, [pc, #124]	@ (8000e7c <HAL_InitTick+0xd8>)
 8000dfe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e02:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e04:	4a1d      	ldr	r2, [pc, #116]	@ (8000e7c <HAL_InitTick+0xd8>)
 8000e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e08:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000e0a:	4b1c      	ldr	r3, [pc, #112]	@ (8000e7c <HAL_InitTick+0xd8>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e10:	4b1a      	ldr	r3, [pc, #104]	@ (8000e7c <HAL_InitTick+0xd8>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e16:	4b19      	ldr	r3, [pc, #100]	@ (8000e7c <HAL_InitTick+0xd8>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000e1c:	4817      	ldr	r0, [pc, #92]	@ (8000e7c <HAL_InitTick+0xd8>)
 8000e1e:	f002 ffc7 	bl	8003db0 <HAL_TIM_Base_Init>
 8000e22:	4603      	mov	r3, r0
 8000e24:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000e28:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d11b      	bne.n	8000e68 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000e30:	4812      	ldr	r0, [pc, #72]	@ (8000e7c <HAL_InitTick+0xd8>)
 8000e32:	f003 f87f 	bl	8003f34 <HAL_TIM_Base_Start_IT>
 8000e36:	4603      	mov	r3, r0
 8000e38:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000e3c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d111      	bne.n	8000e68 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000e44:	2019      	movs	r0, #25
 8000e46:	f000 fa31 	bl	80012ac <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2b0f      	cmp	r3, #15
 8000e4e:	d808      	bhi.n	8000e62 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8000e50:	2200      	movs	r2, #0
 8000e52:	6879      	ldr	r1, [r7, #4]
 8000e54:	2019      	movs	r0, #25
 8000e56:	f000 f9fd 	bl	8001254 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e84 <HAL_InitTick+0xe0>)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6013      	str	r3, [r2, #0]
 8000e60:	e002      	b.n	8000e68 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000e68:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	3730      	adds	r7, #48	@ 0x30
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	40021000 	.word	0x40021000
 8000e78:	431bde83 	.word	0x431bde83
 8000e7c:	2000060c 	.word	0x2000060c
 8000e80:	40012c00 	.word	0x40012c00
 8000e84:	2000000c 	.word	0x2000000c

08000e88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e8c:	bf00      	nop
 8000e8e:	e7fd      	b.n	8000e8c <NMI_Handler+0x4>

08000e90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e94:	bf00      	nop
 8000e96:	e7fd      	b.n	8000e94 <HardFault_Handler+0x4>

08000e98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e9c:	bf00      	nop
 8000e9e:	e7fd      	b.n	8000e9c <MemManage_Handler+0x4>

08000ea0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ea4:	bf00      	nop
 8000ea6:	e7fd      	b.n	8000ea4 <BusFault_Handler+0x4>

08000ea8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <UsageFault_Handler+0x4>

08000eb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eb4:	bf00      	nop
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bc80      	pop	{r7}
 8000eba:	4770      	bx	lr

08000ebc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000ec0:	4802      	ldr	r0, [pc, #8]	@ (8000ecc <DMA1_Channel2_IRQHandler+0x10>)
 8000ec2:	f000 fb79 	bl	80015b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	200001c4 	.word	0x200001c4

08000ed0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000ed4:	4802      	ldr	r0, [pc, #8]	@ (8000ee0 <DMA1_Channel3_IRQHandler+0x10>)
 8000ed6:	f000 fb6f 	bl	80015b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000180 	.word	0x20000180

08000ee4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8000ee8:	4802      	ldr	r0, [pc, #8]	@ (8000ef4 <DMA1_Channel6_IRQHandler+0x10>)
 8000eea:	f000 fb65 	bl	80015b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	200000e4 	.word	0x200000e4

08000ef8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000efc:	4802      	ldr	r0, [pc, #8]	@ (8000f08 <TIM1_UP_IRQHandler+0x10>)
 8000efe:	f003 f885 	bl	800400c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	2000060c 	.word	0x2000060c

08000f0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  return 1;
 8000f10:	2301      	movs	r3, #1
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bc80      	pop	{r7}
 8000f18:	4770      	bx	lr

08000f1a <_kill>:

int _kill(int pid, int sig)
{
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	b082      	sub	sp, #8
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
 8000f22:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f24:	f006 fbf2 	bl	800770c <__errno>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2216      	movs	r2, #22
 8000f2c:	601a      	str	r2, [r3, #0]
  return -1;
 8000f2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <_exit>:

void _exit (int status)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b082      	sub	sp, #8
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f42:	f04f 31ff 	mov.w	r1, #4294967295
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f7ff ffe7 	bl	8000f1a <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f4c:	bf00      	nop
 8000f4e:	e7fd      	b.n	8000f4c <_exit+0x12>

08000f50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f58:	4a14      	ldr	r2, [pc, #80]	@ (8000fac <_sbrk+0x5c>)
 8000f5a:	4b15      	ldr	r3, [pc, #84]	@ (8000fb0 <_sbrk+0x60>)
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f64:	4b13      	ldr	r3, [pc, #76]	@ (8000fb4 <_sbrk+0x64>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d102      	bne.n	8000f72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f6c:	4b11      	ldr	r3, [pc, #68]	@ (8000fb4 <_sbrk+0x64>)
 8000f6e:	4a12      	ldr	r2, [pc, #72]	@ (8000fb8 <_sbrk+0x68>)
 8000f70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f72:	4b10      	ldr	r3, [pc, #64]	@ (8000fb4 <_sbrk+0x64>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4413      	add	r3, r2
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	d207      	bcs.n	8000f90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f80:	f006 fbc4 	bl	800770c <__errno>
 8000f84:	4603      	mov	r3, r0
 8000f86:	220c      	movs	r2, #12
 8000f88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8e:	e009      	b.n	8000fa4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f90:	4b08      	ldr	r3, [pc, #32]	@ (8000fb4 <_sbrk+0x64>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f96:	4b07      	ldr	r3, [pc, #28]	@ (8000fb4 <_sbrk+0x64>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	4a05      	ldr	r2, [pc, #20]	@ (8000fb4 <_sbrk+0x64>)
 8000fa0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3718      	adds	r7, #24
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20005000 	.word	0x20005000
 8000fb0:	00000400 	.word	0x00000400
 8000fb4:	20000654 	.word	0x20000654
 8000fb8:	20002190 	.word	0x20002190

08000fbc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fc0:	bf00      	nop
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bc80      	pop	{r7}
 8000fc6:	4770      	bx	lr

08000fc8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fc8:	f7ff fff8 	bl	8000fbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fcc:	480b      	ldr	r0, [pc, #44]	@ (8000ffc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000fce:	490c      	ldr	r1, [pc, #48]	@ (8001000 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000fd0:	4a0c      	ldr	r2, [pc, #48]	@ (8001004 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000fd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fd4:	e002      	b.n	8000fdc <LoopCopyDataInit>

08000fd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fda:	3304      	adds	r3, #4

08000fdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fe0:	d3f9      	bcc.n	8000fd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fe2:	4a09      	ldr	r2, [pc, #36]	@ (8001008 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000fe4:	4c09      	ldr	r4, [pc, #36]	@ (800100c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fe6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fe8:	e001      	b.n	8000fee <LoopFillZerobss>

08000fea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fec:	3204      	adds	r2, #4

08000fee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ff0:	d3fb      	bcc.n	8000fea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ff2:	f006 fb91 	bl	8007718 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ff6:	f7ff fabf 	bl	8000578 <main>
  bx lr
 8000ffa:	4770      	bx	lr
  ldr r0, =_sdata
 8000ffc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001000:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001004:	080081b8 	.word	0x080081b8
  ldr r2, =_sbss
 8001008:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800100c:	20002190 	.word	0x20002190

08001010 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001010:	e7fe      	b.n	8001010 <ADC1_2_IRQHandler>
	...

08001014 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001018:	4b08      	ldr	r3, [pc, #32]	@ (800103c <HAL_Init+0x28>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a07      	ldr	r2, [pc, #28]	@ (800103c <HAL_Init+0x28>)
 800101e:	f043 0310 	orr.w	r3, r3, #16
 8001022:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001024:	2003      	movs	r0, #3
 8001026:	f000 f8f5 	bl	8001214 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800102a:	200f      	movs	r0, #15
 800102c:	f7ff feba 	bl	8000da4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001030:	f7ff fe80 	bl	8000d34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40022000 	.word	0x40022000

08001040 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001044:	4b05      	ldr	r3, [pc, #20]	@ (800105c <HAL_IncTick+0x1c>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	461a      	mov	r2, r3
 800104a:	4b05      	ldr	r3, [pc, #20]	@ (8001060 <HAL_IncTick+0x20>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4413      	add	r3, r2
 8001050:	4a03      	ldr	r2, [pc, #12]	@ (8001060 <HAL_IncTick+0x20>)
 8001052:	6013      	str	r3, [r2, #0]
}
 8001054:	bf00      	nop
 8001056:	46bd      	mov	sp, r7
 8001058:	bc80      	pop	{r7}
 800105a:	4770      	bx	lr
 800105c:	20000010 	.word	0x20000010
 8001060:	20000658 	.word	0x20000658

08001064 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return uwTick;
 8001068:	4b02      	ldr	r3, [pc, #8]	@ (8001074 <HAL_GetTick+0x10>)
 800106a:	681b      	ldr	r3, [r3, #0]
}
 800106c:	4618      	mov	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	bc80      	pop	{r7}
 8001072:	4770      	bx	lr
 8001074:	20000658 	.word	0x20000658

08001078 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001080:	f7ff fff0 	bl	8001064 <HAL_GetTick>
 8001084:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001090:	d005      	beq.n	800109e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001092:	4b0a      	ldr	r3, [pc, #40]	@ (80010bc <HAL_Delay+0x44>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	461a      	mov	r2, r3
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	4413      	add	r3, r2
 800109c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800109e:	bf00      	nop
 80010a0:	f7ff ffe0 	bl	8001064 <HAL_GetTick>
 80010a4:	4602      	mov	r2, r0
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	68fa      	ldr	r2, [r7, #12]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	d8f7      	bhi.n	80010a0 <HAL_Delay+0x28>
  {
  }
}
 80010b0:	bf00      	nop
 80010b2:	bf00      	nop
 80010b4:	3710      	adds	r7, #16
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000010 	.word	0x20000010

080010c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f003 0307 	and.w	r3, r3, #7
 80010ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001104 <__NVIC_SetPriorityGrouping+0x44>)
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010d6:	68ba      	ldr	r2, [r7, #8]
 80010d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010dc:	4013      	ands	r3, r2
 80010de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010f2:	4a04      	ldr	r2, [pc, #16]	@ (8001104 <__NVIC_SetPriorityGrouping+0x44>)
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	60d3      	str	r3, [r2, #12]
}
 80010f8:	bf00      	nop
 80010fa:	3714      	adds	r7, #20
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bc80      	pop	{r7}
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	e000ed00 	.word	0xe000ed00

08001108 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800110c:	4b04      	ldr	r3, [pc, #16]	@ (8001120 <__NVIC_GetPriorityGrouping+0x18>)
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	0a1b      	lsrs	r3, r3, #8
 8001112:	f003 0307 	and.w	r3, r3, #7
}
 8001116:	4618      	mov	r0, r3
 8001118:	46bd      	mov	sp, r7
 800111a:	bc80      	pop	{r7}
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	e000ed00 	.word	0xe000ed00

08001124 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	2b00      	cmp	r3, #0
 8001134:	db0b      	blt.n	800114e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001136:	79fb      	ldrb	r3, [r7, #7]
 8001138:	f003 021f 	and.w	r2, r3, #31
 800113c:	4906      	ldr	r1, [pc, #24]	@ (8001158 <__NVIC_EnableIRQ+0x34>)
 800113e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001142:	095b      	lsrs	r3, r3, #5
 8001144:	2001      	movs	r0, #1
 8001146:	fa00 f202 	lsl.w	r2, r0, r2
 800114a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800114e:	bf00      	nop
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr
 8001158:	e000e100 	.word	0xe000e100

0800115c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	6039      	str	r1, [r7, #0]
 8001166:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116c:	2b00      	cmp	r3, #0
 800116e:	db0a      	blt.n	8001186 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	b2da      	uxtb	r2, r3
 8001174:	490c      	ldr	r1, [pc, #48]	@ (80011a8 <__NVIC_SetPriority+0x4c>)
 8001176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117a:	0112      	lsls	r2, r2, #4
 800117c:	b2d2      	uxtb	r2, r2
 800117e:	440b      	add	r3, r1
 8001180:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001184:	e00a      	b.n	800119c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	b2da      	uxtb	r2, r3
 800118a:	4908      	ldr	r1, [pc, #32]	@ (80011ac <__NVIC_SetPriority+0x50>)
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	f003 030f 	and.w	r3, r3, #15
 8001192:	3b04      	subs	r3, #4
 8001194:	0112      	lsls	r2, r2, #4
 8001196:	b2d2      	uxtb	r2, r2
 8001198:	440b      	add	r3, r1
 800119a:	761a      	strb	r2, [r3, #24]
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bc80      	pop	{r7}
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	e000e100 	.word	0xe000e100
 80011ac:	e000ed00 	.word	0xe000ed00

080011b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b089      	sub	sp, #36	@ 0x24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	f003 0307 	and.w	r3, r3, #7
 80011c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	f1c3 0307 	rsb	r3, r3, #7
 80011ca:	2b04      	cmp	r3, #4
 80011cc:	bf28      	it	cs
 80011ce:	2304      	movcs	r3, #4
 80011d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	3304      	adds	r3, #4
 80011d6:	2b06      	cmp	r3, #6
 80011d8:	d902      	bls.n	80011e0 <NVIC_EncodePriority+0x30>
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	3b03      	subs	r3, #3
 80011de:	e000      	b.n	80011e2 <NVIC_EncodePriority+0x32>
 80011e0:	2300      	movs	r3, #0
 80011e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e4:	f04f 32ff 	mov.w	r2, #4294967295
 80011e8:	69bb      	ldr	r3, [r7, #24]
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	43da      	mvns	r2, r3
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	401a      	ands	r2, r3
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011f8:	f04f 31ff 	mov.w	r1, #4294967295
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001202:	43d9      	mvns	r1, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001208:	4313      	orrs	r3, r2
         );
}
 800120a:	4618      	mov	r0, r3
 800120c:	3724      	adds	r7, #36	@ 0x24
 800120e:	46bd      	mov	sp, r7
 8001210:	bc80      	pop	{r7}
 8001212:	4770      	bx	lr

08001214 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2b07      	cmp	r3, #7
 8001220:	d00f      	beq.n	8001242 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2b06      	cmp	r3, #6
 8001226:	d00c      	beq.n	8001242 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2b05      	cmp	r3, #5
 800122c:	d009      	beq.n	8001242 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2b04      	cmp	r3, #4
 8001232:	d006      	beq.n	8001242 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2b03      	cmp	r3, #3
 8001238:	d003      	beq.n	8001242 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800123a:	2191      	movs	r1, #145	@ 0x91
 800123c:	4804      	ldr	r0, [pc, #16]	@ (8001250 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800123e:	f7ff fa11 	bl	8000664 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff ff3c 	bl	80010c0 <__NVIC_SetPriorityGrouping>
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	0800784c 	.word	0x0800784c

08001254 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	60b9      	str	r1, [r7, #8]
 800125e:	607a      	str	r2, [r7, #4]
 8001260:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001262:	2300      	movs	r3, #0
 8001264:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2b0f      	cmp	r3, #15
 800126a:	d903      	bls.n	8001274 <HAL_NVIC_SetPriority+0x20>
 800126c:	21a9      	movs	r1, #169	@ 0xa9
 800126e:	480e      	ldr	r0, [pc, #56]	@ (80012a8 <HAL_NVIC_SetPriority+0x54>)
 8001270:	f7ff f9f8 	bl	8000664 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	2b0f      	cmp	r3, #15
 8001278:	d903      	bls.n	8001282 <HAL_NVIC_SetPriority+0x2e>
 800127a:	21aa      	movs	r1, #170	@ 0xaa
 800127c:	480a      	ldr	r0, [pc, #40]	@ (80012a8 <HAL_NVIC_SetPriority+0x54>)
 800127e:	f7ff f9f1 	bl	8000664 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001282:	f7ff ff41 	bl	8001108 <__NVIC_GetPriorityGrouping>
 8001286:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	68b9      	ldr	r1, [r7, #8]
 800128c:	6978      	ldr	r0, [r7, #20]
 800128e:	f7ff ff8f 	bl	80011b0 <NVIC_EncodePriority>
 8001292:	4602      	mov	r2, r0
 8001294:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001298:	4611      	mov	r1, r2
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff ff5e 	bl	800115c <__NVIC_SetPriority>
}
 80012a0:	bf00      	nop
 80012a2:	3718      	adds	r7, #24
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	0800784c 	.word	0x0800784c

080012ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80012b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	da03      	bge.n	80012c6 <HAL_NVIC_EnableIRQ+0x1a>
 80012be:	21bd      	movs	r1, #189	@ 0xbd
 80012c0:	4805      	ldr	r0, [pc, #20]	@ (80012d8 <HAL_NVIC_EnableIRQ+0x2c>)
 80012c2:	f7ff f9cf 	bl	8000664 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff ff2a 	bl	8001124 <__NVIC_EnableIRQ>
}
 80012d0:	bf00      	nop
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	0800784c 	.word	0x0800784c

080012dc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80012e4:	2300      	movs	r3, #0
 80012e6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d101      	bne.n	80012f2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e0da      	b.n	80014a8 <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a6e      	ldr	r2, [pc, #440]	@ (80014b0 <HAL_DMA_Init+0x1d4>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d021      	beq.n	8001340 <HAL_DMA_Init+0x64>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a6c      	ldr	r2, [pc, #432]	@ (80014b4 <HAL_DMA_Init+0x1d8>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d01c      	beq.n	8001340 <HAL_DMA_Init+0x64>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a6b      	ldr	r2, [pc, #428]	@ (80014b8 <HAL_DMA_Init+0x1dc>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d017      	beq.n	8001340 <HAL_DMA_Init+0x64>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a69      	ldr	r2, [pc, #420]	@ (80014bc <HAL_DMA_Init+0x1e0>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d012      	beq.n	8001340 <HAL_DMA_Init+0x64>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a68      	ldr	r2, [pc, #416]	@ (80014c0 <HAL_DMA_Init+0x1e4>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d00d      	beq.n	8001340 <HAL_DMA_Init+0x64>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a66      	ldr	r2, [pc, #408]	@ (80014c4 <HAL_DMA_Init+0x1e8>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d008      	beq.n	8001340 <HAL_DMA_Init+0x64>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a65      	ldr	r2, [pc, #404]	@ (80014c8 <HAL_DMA_Init+0x1ec>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d003      	beq.n	8001340 <HAL_DMA_Init+0x64>
 8001338:	2199      	movs	r1, #153	@ 0x99
 800133a:	4864      	ldr	r0, [pc, #400]	@ (80014cc <HAL_DMA_Init+0x1f0>)
 800133c:	f7ff f992 	bl	8000664 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d00c      	beq.n	8001362 <HAL_DMA_Init+0x86>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	2b10      	cmp	r3, #16
 800134e:	d008      	beq.n	8001362 <HAL_DMA_Init+0x86>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001358:	d003      	beq.n	8001362 <HAL_DMA_Init+0x86>
 800135a:	219a      	movs	r1, #154	@ 0x9a
 800135c:	485b      	ldr	r0, [pc, #364]	@ (80014cc <HAL_DMA_Init+0x1f0>)
 800135e:	f7ff f981 	bl	8000664 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	2b40      	cmp	r3, #64	@ 0x40
 8001368:	d007      	beq.n	800137a <HAL_DMA_Init+0x9e>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d003      	beq.n	800137a <HAL_DMA_Init+0x9e>
 8001372:	219b      	movs	r1, #155	@ 0x9b
 8001374:	4855      	ldr	r0, [pc, #340]	@ (80014cc <HAL_DMA_Init+0x1f0>)
 8001376:	f7ff f975 	bl	8000664 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	68db      	ldr	r3, [r3, #12]
 800137e:	2b80      	cmp	r3, #128	@ 0x80
 8001380:	d007      	beq.n	8001392 <HAL_DMA_Init+0xb6>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <HAL_DMA_Init+0xb6>
 800138a:	219c      	movs	r1, #156	@ 0x9c
 800138c:	484f      	ldr	r0, [pc, #316]	@ (80014cc <HAL_DMA_Init+0x1f0>)
 800138e:	f7ff f969 	bl	8000664 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	691b      	ldr	r3, [r3, #16]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d00d      	beq.n	80013b6 <HAL_DMA_Init+0xda>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	691b      	ldr	r3, [r3, #16]
 800139e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80013a2:	d008      	beq.n	80013b6 <HAL_DMA_Init+0xda>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	691b      	ldr	r3, [r3, #16]
 80013a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80013ac:	d003      	beq.n	80013b6 <HAL_DMA_Init+0xda>
 80013ae:	219d      	movs	r1, #157	@ 0x9d
 80013b0:	4846      	ldr	r0, [pc, #280]	@ (80014cc <HAL_DMA_Init+0x1f0>)
 80013b2:	f7ff f957 	bl	8000664 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	695b      	ldr	r3, [r3, #20]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d00d      	beq.n	80013da <HAL_DMA_Init+0xfe>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	695b      	ldr	r3, [r3, #20]
 80013c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013c6:	d008      	beq.n	80013da <HAL_DMA_Init+0xfe>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	695b      	ldr	r3, [r3, #20]
 80013cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80013d0:	d003      	beq.n	80013da <HAL_DMA_Init+0xfe>
 80013d2:	219e      	movs	r1, #158	@ 0x9e
 80013d4:	483d      	ldr	r0, [pc, #244]	@ (80014cc <HAL_DMA_Init+0x1f0>)
 80013d6:	f7ff f945 	bl	8000664 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	699b      	ldr	r3, [r3, #24]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d007      	beq.n	80013f2 <HAL_DMA_Init+0x116>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	699b      	ldr	r3, [r3, #24]
 80013e6:	2b20      	cmp	r3, #32
 80013e8:	d003      	beq.n	80013f2 <HAL_DMA_Init+0x116>
 80013ea:	219f      	movs	r1, #159	@ 0x9f
 80013ec:	4837      	ldr	r0, [pc, #220]	@ (80014cc <HAL_DMA_Init+0x1f0>)
 80013ee:	f7ff f939 	bl	8000664 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	69db      	ldr	r3, [r3, #28]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d012      	beq.n	8001420 <HAL_DMA_Init+0x144>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	69db      	ldr	r3, [r3, #28]
 80013fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001402:	d00d      	beq.n	8001420 <HAL_DMA_Init+0x144>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	69db      	ldr	r3, [r3, #28]
 8001408:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800140c:	d008      	beq.n	8001420 <HAL_DMA_Init+0x144>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	69db      	ldr	r3, [r3, #28]
 8001412:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001416:	d003      	beq.n	8001420 <HAL_DMA_Init+0x144>
 8001418:	21a0      	movs	r1, #160	@ 0xa0
 800141a:	482c      	ldr	r0, [pc, #176]	@ (80014cc <HAL_DMA_Init+0x1f0>)
 800141c:	f7ff f922 	bl	8000664 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	461a      	mov	r2, r3
 8001426:	4b2a      	ldr	r3, [pc, #168]	@ (80014d0 <HAL_DMA_Init+0x1f4>)
 8001428:	4413      	add	r3, r2
 800142a:	4a2a      	ldr	r2, [pc, #168]	@ (80014d4 <HAL_DMA_Init+0x1f8>)
 800142c:	fba2 2303 	umull	r2, r3, r2, r3
 8001430:	091b      	lsrs	r3, r3, #4
 8001432:	009a      	lsls	r2, r3, #2
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	4a27      	ldr	r2, [pc, #156]	@ (80014d8 <HAL_DMA_Init+0x1fc>)
 800143c:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2202      	movs	r2, #2
 8001442:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001454:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001458:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001462:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800146e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	695b      	ldr	r3, [r3, #20]
 8001474:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800147a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	69db      	ldr	r3, [r3, #28]
 8001480:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001482:	68fa      	ldr	r2, [r7, #12]
 8001484:	4313      	orrs	r3, r2
 8001486:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	68fa      	ldr	r2, [r7, #12]
 800148e:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2200      	movs	r2, #0
 8001494:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2201      	movs	r2, #1
 800149a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2200      	movs	r2, #0
 80014a2:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3710      	adds	r7, #16
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40020008 	.word	0x40020008
 80014b4:	4002001c 	.word	0x4002001c
 80014b8:	40020030 	.word	0x40020030
 80014bc:	40020044 	.word	0x40020044
 80014c0:	40020058 	.word	0x40020058
 80014c4:	4002006c 	.word	0x4002006c
 80014c8:	40020080 	.word	0x40020080
 80014cc:	08007888 	.word	0x08007888
 80014d0:	bffdfff8 	.word	0xbffdfff8
 80014d4:	cccccccd 	.word	0xcccccccd
 80014d8:	40020000 	.word	0x40020000

080014dc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
 80014e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80014ea:	2300      	movs	r3, #0
 80014ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d003      	beq.n	80014fc <HAL_DMA_Start_IT+0x20>
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014fa:	d304      	bcc.n	8001506 <HAL_DMA_Start_IT+0x2a>
 80014fc:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 8001500:	482c      	ldr	r0, [pc, #176]	@ (80015b4 <HAL_DMA_Start_IT+0xd8>)
 8001502:	f7ff f8af 	bl	8000664 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	f893 3020 	ldrb.w	r3, [r3, #32]
 800150c:	2b01      	cmp	r3, #1
 800150e:	d101      	bne.n	8001514 <HAL_DMA_Start_IT+0x38>
 8001510:	2302      	movs	r3, #2
 8001512:	e04b      	b.n	80015ac <HAL_DMA_Start_IT+0xd0>
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	2201      	movs	r2, #1
 8001518:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001522:	b2db      	uxtb	r3, r3
 8001524:	2b01      	cmp	r3, #1
 8001526:	d13a      	bne.n	800159e <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	2202      	movs	r2, #2
 800152c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	2200      	movs	r2, #0
 8001534:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f022 0201 	bic.w	r2, r2, #1
 8001544:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	68b9      	ldr	r1, [r7, #8]
 800154c:	68f8      	ldr	r0, [r7, #12]
 800154e:	f000 f939 	bl	80017c4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001556:	2b00      	cmp	r3, #0
 8001558:	d008      	beq.n	800156c <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f042 020e 	orr.w	r2, r2, #14
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	e00f      	b.n	800158c <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f022 0204 	bic.w	r2, r2, #4
 800157a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f042 020a 	orr.w	r2, r2, #10
 800158a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f042 0201 	orr.w	r2, r2, #1
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	e005      	b.n	80015aa <HAL_DMA_Start_IT+0xce>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	2200      	movs	r2, #0
 80015a2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80015a6:	2302      	movs	r3, #2
 80015a8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80015aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3718      	adds	r7, #24
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	08007888 	.word	0x08007888

080015b8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d4:	2204      	movs	r2, #4
 80015d6:	409a      	lsls	r2, r3
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	4013      	ands	r3, r2
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d04f      	beq.n	8001680 <HAL_DMA_IRQHandler+0xc8>
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	f003 0304 	and.w	r3, r3, #4
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d04a      	beq.n	8001680 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f003 0320 	and.w	r3, r3, #32
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d107      	bne.n	8001608 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f022 0204 	bic.w	r2, r2, #4
 8001606:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a66      	ldr	r2, [pc, #408]	@ (80017a8 <HAL_DMA_IRQHandler+0x1f0>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d029      	beq.n	8001666 <HAL_DMA_IRQHandler+0xae>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a65      	ldr	r2, [pc, #404]	@ (80017ac <HAL_DMA_IRQHandler+0x1f4>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d022      	beq.n	8001662 <HAL_DMA_IRQHandler+0xaa>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a63      	ldr	r2, [pc, #396]	@ (80017b0 <HAL_DMA_IRQHandler+0x1f8>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d01a      	beq.n	800165c <HAL_DMA_IRQHandler+0xa4>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a62      	ldr	r2, [pc, #392]	@ (80017b4 <HAL_DMA_IRQHandler+0x1fc>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d012      	beq.n	8001656 <HAL_DMA_IRQHandler+0x9e>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a60      	ldr	r2, [pc, #384]	@ (80017b8 <HAL_DMA_IRQHandler+0x200>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d00a      	beq.n	8001650 <HAL_DMA_IRQHandler+0x98>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a5f      	ldr	r2, [pc, #380]	@ (80017bc <HAL_DMA_IRQHandler+0x204>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d102      	bne.n	800164a <HAL_DMA_IRQHandler+0x92>
 8001644:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001648:	e00e      	b.n	8001668 <HAL_DMA_IRQHandler+0xb0>
 800164a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800164e:	e00b      	b.n	8001668 <HAL_DMA_IRQHandler+0xb0>
 8001650:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001654:	e008      	b.n	8001668 <HAL_DMA_IRQHandler+0xb0>
 8001656:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800165a:	e005      	b.n	8001668 <HAL_DMA_IRQHandler+0xb0>
 800165c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001660:	e002      	b.n	8001668 <HAL_DMA_IRQHandler+0xb0>
 8001662:	2340      	movs	r3, #64	@ 0x40
 8001664:	e000      	b.n	8001668 <HAL_DMA_IRQHandler+0xb0>
 8001666:	2304      	movs	r3, #4
 8001668:	4a55      	ldr	r2, [pc, #340]	@ (80017c0 <HAL_DMA_IRQHandler+0x208>)
 800166a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001670:	2b00      	cmp	r3, #0
 8001672:	f000 8094 	beq.w	800179e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800167e:	e08e      	b.n	800179e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001684:	2202      	movs	r2, #2
 8001686:	409a      	lsls	r2, r3
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	4013      	ands	r3, r2
 800168c:	2b00      	cmp	r3, #0
 800168e:	d056      	beq.n	800173e <HAL_DMA_IRQHandler+0x186>
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	f003 0302 	and.w	r3, r3, #2
 8001696:	2b00      	cmp	r3, #0
 8001698:	d051      	beq.n	800173e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0320 	and.w	r3, r3, #32
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d10b      	bne.n	80016c0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f022 020a 	bic.w	r2, r2, #10
 80016b6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2201      	movs	r2, #1
 80016bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a38      	ldr	r2, [pc, #224]	@ (80017a8 <HAL_DMA_IRQHandler+0x1f0>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d029      	beq.n	800171e <HAL_DMA_IRQHandler+0x166>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a37      	ldr	r2, [pc, #220]	@ (80017ac <HAL_DMA_IRQHandler+0x1f4>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d022      	beq.n	800171a <HAL_DMA_IRQHandler+0x162>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a35      	ldr	r2, [pc, #212]	@ (80017b0 <HAL_DMA_IRQHandler+0x1f8>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d01a      	beq.n	8001714 <HAL_DMA_IRQHandler+0x15c>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a34      	ldr	r2, [pc, #208]	@ (80017b4 <HAL_DMA_IRQHandler+0x1fc>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d012      	beq.n	800170e <HAL_DMA_IRQHandler+0x156>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a32      	ldr	r2, [pc, #200]	@ (80017b8 <HAL_DMA_IRQHandler+0x200>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d00a      	beq.n	8001708 <HAL_DMA_IRQHandler+0x150>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a31      	ldr	r2, [pc, #196]	@ (80017bc <HAL_DMA_IRQHandler+0x204>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d102      	bne.n	8001702 <HAL_DMA_IRQHandler+0x14a>
 80016fc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001700:	e00e      	b.n	8001720 <HAL_DMA_IRQHandler+0x168>
 8001702:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001706:	e00b      	b.n	8001720 <HAL_DMA_IRQHandler+0x168>
 8001708:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800170c:	e008      	b.n	8001720 <HAL_DMA_IRQHandler+0x168>
 800170e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001712:	e005      	b.n	8001720 <HAL_DMA_IRQHandler+0x168>
 8001714:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001718:	e002      	b.n	8001720 <HAL_DMA_IRQHandler+0x168>
 800171a:	2320      	movs	r3, #32
 800171c:	e000      	b.n	8001720 <HAL_DMA_IRQHandler+0x168>
 800171e:	2302      	movs	r3, #2
 8001720:	4a27      	ldr	r2, [pc, #156]	@ (80017c0 <HAL_DMA_IRQHandler+0x208>)
 8001722:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2200      	movs	r2, #0
 8001728:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001730:	2b00      	cmp	r3, #0
 8001732:	d034      	beq.n	800179e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800173c:	e02f      	b.n	800179e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001742:	2208      	movs	r2, #8
 8001744:	409a      	lsls	r2, r3
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	4013      	ands	r3, r2
 800174a:	2b00      	cmp	r3, #0
 800174c:	d028      	beq.n	80017a0 <HAL_DMA_IRQHandler+0x1e8>
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	f003 0308 	and.w	r3, r3, #8
 8001754:	2b00      	cmp	r3, #0
 8001756:	d023      	beq.n	80017a0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f022 020e 	bic.w	r2, r2, #14
 8001766:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001770:	2101      	movs	r1, #1
 8001772:	fa01 f202 	lsl.w	r2, r1, r2
 8001776:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2201      	movs	r2, #1
 800177c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2201      	movs	r2, #1
 8001782:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2200      	movs	r2, #0
 800178a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001792:	2b00      	cmp	r3, #0
 8001794:	d004      	beq.n	80017a0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	4798      	blx	r3
    }
  }
  return;
 800179e:	bf00      	nop
 80017a0:	bf00      	nop
}
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40020008 	.word	0x40020008
 80017ac:	4002001c 	.word	0x4002001c
 80017b0:	40020030 	.word	0x40020030
 80017b4:	40020044 	.word	0x40020044
 80017b8:	40020058 	.word	0x40020058
 80017bc:	4002006c 	.word	0x4002006c
 80017c0:	40020000 	.word	0x40020000

080017c4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	60b9      	str	r1, [r7, #8]
 80017ce:	607a      	str	r2, [r7, #4]
 80017d0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017da:	2101      	movs	r1, #1
 80017dc:	fa01 f202 	lsl.w	r2, r1, r2
 80017e0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	683a      	ldr	r2, [r7, #0]
 80017e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	2b10      	cmp	r3, #16
 80017f0:	d108      	bne.n	8001804 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	68ba      	ldr	r2, [r7, #8]
 8001800:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001802:	e007      	b.n	8001814 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	68ba      	ldr	r2, [r7, #8]
 800180a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	60da      	str	r2, [r3, #12]
}
 8001814:	bf00      	nop
 8001816:	3714      	adds	r7, #20
 8001818:	46bd      	mov	sp, r7
 800181a:	bc80      	pop	{r7}
 800181c:	4770      	bx	lr
	...

08001820 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b08a      	sub	sp, #40	@ 0x28
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800182a:	2300      	movs	r3, #0
 800182c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800182e:	2300      	movs	r3, #0
 8001830:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a96      	ldr	r2, [pc, #600]	@ (8001a90 <HAL_GPIO_Init+0x270>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d013      	beq.n	8001862 <HAL_GPIO_Init+0x42>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a95      	ldr	r2, [pc, #596]	@ (8001a94 <HAL_GPIO_Init+0x274>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d00f      	beq.n	8001862 <HAL_GPIO_Init+0x42>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a94      	ldr	r2, [pc, #592]	@ (8001a98 <HAL_GPIO_Init+0x278>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d00b      	beq.n	8001862 <HAL_GPIO_Init+0x42>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a93      	ldr	r2, [pc, #588]	@ (8001a9c <HAL_GPIO_Init+0x27c>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d007      	beq.n	8001862 <HAL_GPIO_Init+0x42>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a92      	ldr	r2, [pc, #584]	@ (8001aa0 <HAL_GPIO_Init+0x280>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d003      	beq.n	8001862 <HAL_GPIO_Init+0x42>
 800185a:	21bd      	movs	r1, #189	@ 0xbd
 800185c:	4891      	ldr	r0, [pc, #580]	@ (8001aa4 <HAL_GPIO_Init+0x284>)
 800185e:	f7fe ff01 	bl	8000664 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	b29b      	uxth	r3, r3
 8001868:	2b00      	cmp	r3, #0
 800186a:	d004      	beq.n	8001876 <HAL_GPIO_Init+0x56>
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001874:	d303      	bcc.n	800187e <HAL_GPIO_Init+0x5e>
 8001876:	21be      	movs	r1, #190	@ 0xbe
 8001878:	488a      	ldr	r0, [pc, #552]	@ (8001aa4 <HAL_GPIO_Init+0x284>)
 800187a:	f7fe fef3 	bl	8000664 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	f000 821d 	beq.w	8001cc2 <HAL_GPIO_Init+0x4a2>
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	2b01      	cmp	r3, #1
 800188e:	f000 8218 	beq.w	8001cc2 <HAL_GPIO_Init+0x4a2>
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	2b11      	cmp	r3, #17
 8001898:	f000 8213 	beq.w	8001cc2 <HAL_GPIO_Init+0x4a2>
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	f000 820e 	beq.w	8001cc2 <HAL_GPIO_Init+0x4a2>
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b12      	cmp	r3, #18
 80018ac:	f000 8209 	beq.w	8001cc2 <HAL_GPIO_Init+0x4a2>
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	4a7c      	ldr	r2, [pc, #496]	@ (8001aa8 <HAL_GPIO_Init+0x288>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	f000 8203 	beq.w	8001cc2 <HAL_GPIO_Init+0x4a2>
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	4a7a      	ldr	r2, [pc, #488]	@ (8001aac <HAL_GPIO_Init+0x28c>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	f000 81fd 	beq.w	8001cc2 <HAL_GPIO_Init+0x4a2>
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	4a78      	ldr	r2, [pc, #480]	@ (8001ab0 <HAL_GPIO_Init+0x290>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	f000 81f7 	beq.w	8001cc2 <HAL_GPIO_Init+0x4a2>
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	4a76      	ldr	r2, [pc, #472]	@ (8001ab4 <HAL_GPIO_Init+0x294>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	f000 81f1 	beq.w	8001cc2 <HAL_GPIO_Init+0x4a2>
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	4a74      	ldr	r2, [pc, #464]	@ (8001ab8 <HAL_GPIO_Init+0x298>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	f000 81eb 	beq.w	8001cc2 <HAL_GPIO_Init+0x4a2>
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	4a72      	ldr	r2, [pc, #456]	@ (8001abc <HAL_GPIO_Init+0x29c>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	f000 81e5 	beq.w	8001cc2 <HAL_GPIO_Init+0x4a2>
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	2b03      	cmp	r3, #3
 80018fe:	f000 81e0 	beq.w	8001cc2 <HAL_GPIO_Init+0x4a2>
 8001902:	21bf      	movs	r1, #191	@ 0xbf
 8001904:	4867      	ldr	r0, [pc, #412]	@ (8001aa4 <HAL_GPIO_Init+0x284>)
 8001906:	f7fe fead 	bl	8000664 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800190a:	e1da      	b.n	8001cc2 <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800190c:	2201      	movs	r2, #1
 800190e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	69fa      	ldr	r2, [r7, #28]
 800191c:	4013      	ands	r3, r2
 800191e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	429a      	cmp	r2, r3
 8001926:	f040 81c9 	bne.w	8001cbc <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a58      	ldr	r2, [pc, #352]	@ (8001a90 <HAL_GPIO_Init+0x270>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d013      	beq.n	800195a <HAL_GPIO_Init+0x13a>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a57      	ldr	r2, [pc, #348]	@ (8001a94 <HAL_GPIO_Init+0x274>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d00f      	beq.n	800195a <HAL_GPIO_Init+0x13a>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a56      	ldr	r2, [pc, #344]	@ (8001a98 <HAL_GPIO_Init+0x278>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d00b      	beq.n	800195a <HAL_GPIO_Init+0x13a>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a55      	ldr	r2, [pc, #340]	@ (8001a9c <HAL_GPIO_Init+0x27c>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d007      	beq.n	800195a <HAL_GPIO_Init+0x13a>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4a54      	ldr	r2, [pc, #336]	@ (8001aa0 <HAL_GPIO_Init+0x280>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d003      	beq.n	800195a <HAL_GPIO_Init+0x13a>
 8001952:	21cd      	movs	r1, #205	@ 0xcd
 8001954:	4853      	ldr	r0, [pc, #332]	@ (8001aa4 <HAL_GPIO_Init+0x284>)
 8001956:	f7fe fe85 	bl	8000664 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	4a57      	ldr	r2, [pc, #348]	@ (8001abc <HAL_GPIO_Init+0x29c>)
 8001960:	4293      	cmp	r3, r2
 8001962:	f000 80c2 	beq.w	8001aea <HAL_GPIO_Init+0x2ca>
 8001966:	4a55      	ldr	r2, [pc, #340]	@ (8001abc <HAL_GPIO_Init+0x29c>)
 8001968:	4293      	cmp	r3, r2
 800196a:	f200 80e8 	bhi.w	8001b3e <HAL_GPIO_Init+0x31e>
 800196e:	4a50      	ldr	r2, [pc, #320]	@ (8001ab0 <HAL_GPIO_Init+0x290>)
 8001970:	4293      	cmp	r3, r2
 8001972:	f000 80ba 	beq.w	8001aea <HAL_GPIO_Init+0x2ca>
 8001976:	4a4e      	ldr	r2, [pc, #312]	@ (8001ab0 <HAL_GPIO_Init+0x290>)
 8001978:	4293      	cmp	r3, r2
 800197a:	f200 80e0 	bhi.w	8001b3e <HAL_GPIO_Init+0x31e>
 800197e:	4a4e      	ldr	r2, [pc, #312]	@ (8001ab8 <HAL_GPIO_Init+0x298>)
 8001980:	4293      	cmp	r3, r2
 8001982:	f000 80b2 	beq.w	8001aea <HAL_GPIO_Init+0x2ca>
 8001986:	4a4c      	ldr	r2, [pc, #304]	@ (8001ab8 <HAL_GPIO_Init+0x298>)
 8001988:	4293      	cmp	r3, r2
 800198a:	f200 80d8 	bhi.w	8001b3e <HAL_GPIO_Init+0x31e>
 800198e:	4a47      	ldr	r2, [pc, #284]	@ (8001aac <HAL_GPIO_Init+0x28c>)
 8001990:	4293      	cmp	r3, r2
 8001992:	f000 80aa 	beq.w	8001aea <HAL_GPIO_Init+0x2ca>
 8001996:	4a45      	ldr	r2, [pc, #276]	@ (8001aac <HAL_GPIO_Init+0x28c>)
 8001998:	4293      	cmp	r3, r2
 800199a:	f200 80d0 	bhi.w	8001b3e <HAL_GPIO_Init+0x31e>
 800199e:	4a45      	ldr	r2, [pc, #276]	@ (8001ab4 <HAL_GPIO_Init+0x294>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	f000 80a2 	beq.w	8001aea <HAL_GPIO_Init+0x2ca>
 80019a6:	4a43      	ldr	r2, [pc, #268]	@ (8001ab4 <HAL_GPIO_Init+0x294>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	f200 80c8 	bhi.w	8001b3e <HAL_GPIO_Init+0x31e>
 80019ae:	2b12      	cmp	r3, #18
 80019b0:	d82c      	bhi.n	8001a0c <HAL_GPIO_Init+0x1ec>
 80019b2:	2b12      	cmp	r3, #18
 80019b4:	f200 80c3 	bhi.w	8001b3e <HAL_GPIO_Init+0x31e>
 80019b8:	a201      	add	r2, pc, #4	@ (adr r2, 80019c0 <HAL_GPIO_Init+0x1a0>)
 80019ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019be:	bf00      	nop
 80019c0:	08001aeb 	.word	0x08001aeb
 80019c4:	08001a15 	.word	0x08001a15
 80019c8:	08001a67 	.word	0x08001a67
 80019cc:	08001b39 	.word	0x08001b39
 80019d0:	08001b3f 	.word	0x08001b3f
 80019d4:	08001b3f 	.word	0x08001b3f
 80019d8:	08001b3f 	.word	0x08001b3f
 80019dc:	08001b3f 	.word	0x08001b3f
 80019e0:	08001b3f 	.word	0x08001b3f
 80019e4:	08001b3f 	.word	0x08001b3f
 80019e8:	08001b3f 	.word	0x08001b3f
 80019ec:	08001b3f 	.word	0x08001b3f
 80019f0:	08001b3f 	.word	0x08001b3f
 80019f4:	08001b3f 	.word	0x08001b3f
 80019f8:	08001b3f 	.word	0x08001b3f
 80019fc:	08001b3f 	.word	0x08001b3f
 8001a00:	08001b3f 	.word	0x08001b3f
 8001a04:	08001a3d 	.word	0x08001a3d
 8001a08:	08001ac1 	.word	0x08001ac1
 8001a0c:	4a26      	ldr	r2, [pc, #152]	@ (8001aa8 <HAL_GPIO_Init+0x288>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d06b      	beq.n	8001aea <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a12:	e094      	b.n	8001b3e <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d00b      	beq.n	8001a34 <HAL_GPIO_Init+0x214>
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d007      	beq.n	8001a34 <HAL_GPIO_Init+0x214>
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	2b03      	cmp	r3, #3
 8001a2a:	d003      	beq.n	8001a34 <HAL_GPIO_Init+0x214>
 8001a2c:	21d5      	movs	r1, #213	@ 0xd5
 8001a2e:	481d      	ldr	r0, [pc, #116]	@ (8001aa4 <HAL_GPIO_Init+0x284>)
 8001a30:	f7fe fe18 	bl	8000664 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	623b      	str	r3, [r7, #32]
          break;
 8001a3a:	e081      	b.n	8001b40 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d00b      	beq.n	8001a5c <HAL_GPIO_Init+0x23c>
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d007      	beq.n	8001a5c <HAL_GPIO_Init+0x23c>
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	2b03      	cmp	r3, #3
 8001a52:	d003      	beq.n	8001a5c <HAL_GPIO_Init+0x23c>
 8001a54:	21dc      	movs	r1, #220	@ 0xdc
 8001a56:	4813      	ldr	r0, [pc, #76]	@ (8001aa4 <HAL_GPIO_Init+0x284>)
 8001a58:	f7fe fe04 	bl	8000664 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	3304      	adds	r3, #4
 8001a62:	623b      	str	r3, [r7, #32]
          break;
 8001a64:	e06c      	b.n	8001b40 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	68db      	ldr	r3, [r3, #12]
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	d00b      	beq.n	8001a86 <HAL_GPIO_Init+0x266>
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	68db      	ldr	r3, [r3, #12]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d007      	beq.n	8001a86 <HAL_GPIO_Init+0x266>
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	2b03      	cmp	r3, #3
 8001a7c:	d003      	beq.n	8001a86 <HAL_GPIO_Init+0x266>
 8001a7e:	21e3      	movs	r1, #227	@ 0xe3
 8001a80:	4808      	ldr	r0, [pc, #32]	@ (8001aa4 <HAL_GPIO_Init+0x284>)
 8001a82:	f7fe fdef 	bl	8000664 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	68db      	ldr	r3, [r3, #12]
 8001a8a:	3308      	adds	r3, #8
 8001a8c:	623b      	str	r3, [r7, #32]
          break;
 8001a8e:	e057      	b.n	8001b40 <HAL_GPIO_Init+0x320>
 8001a90:	40010800 	.word	0x40010800
 8001a94:	40010c00 	.word	0x40010c00
 8001a98:	40011000 	.word	0x40011000
 8001a9c:	40011400 	.word	0x40011400
 8001aa0:	40011800 	.word	0x40011800
 8001aa4:	080078c0 	.word	0x080078c0
 8001aa8:	10110000 	.word	0x10110000
 8001aac:	10210000 	.word	0x10210000
 8001ab0:	10310000 	.word	0x10310000
 8001ab4:	10120000 	.word	0x10120000
 8001ab8:	10220000 	.word	0x10220000
 8001abc:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d00b      	beq.n	8001ae0 <HAL_GPIO_Init+0x2c0>
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d007      	beq.n	8001ae0 <HAL_GPIO_Init+0x2c0>
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	2b03      	cmp	r3, #3
 8001ad6:	d003      	beq.n	8001ae0 <HAL_GPIO_Init+0x2c0>
 8001ad8:	21ea      	movs	r1, #234	@ 0xea
 8001ada:	4880      	ldr	r0, [pc, #512]	@ (8001cdc <HAL_GPIO_Init+0x4bc>)
 8001adc:	f7fe fdc2 	bl	8000664 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	330c      	adds	r3, #12
 8001ae6:	623b      	str	r3, [r7, #32]
          break;
 8001ae8:	e02a      	b.n	8001b40 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d00b      	beq.n	8001b0a <HAL_GPIO_Init+0x2ea>
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d007      	beq.n	8001b0a <HAL_GPIO_Init+0x2ea>
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d003      	beq.n	8001b0a <HAL_GPIO_Init+0x2ea>
 8001b02:	21f7      	movs	r1, #247	@ 0xf7
 8001b04:	4875      	ldr	r0, [pc, #468]	@ (8001cdc <HAL_GPIO_Init+0x4bc>)
 8001b06:	f7fe fdad 	bl	8000664 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d102      	bne.n	8001b18 <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b12:	2304      	movs	r3, #4
 8001b14:	623b      	str	r3, [r7, #32]
          break;
 8001b16:	e013      	b.n	8001b40 <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d105      	bne.n	8001b2c <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b20:	2308      	movs	r3, #8
 8001b22:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	69fa      	ldr	r2, [r7, #28]
 8001b28:	611a      	str	r2, [r3, #16]
          break;
 8001b2a:	e009      	b.n	8001b40 <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b2c:	2308      	movs	r3, #8
 8001b2e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	69fa      	ldr	r2, [r7, #28]
 8001b34:	615a      	str	r2, [r3, #20]
          break;
 8001b36:	e003      	b.n	8001b40 <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	623b      	str	r3, [r7, #32]
          break;
 8001b3c:	e000      	b.n	8001b40 <HAL_GPIO_Init+0x320>
          break;
 8001b3e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	2bff      	cmp	r3, #255	@ 0xff
 8001b44:	d801      	bhi.n	8001b4a <HAL_GPIO_Init+0x32a>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	e001      	b.n	8001b4e <HAL_GPIO_Init+0x32e>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	3304      	adds	r3, #4
 8001b4e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b50:	69bb      	ldr	r3, [r7, #24]
 8001b52:	2bff      	cmp	r3, #255	@ 0xff
 8001b54:	d802      	bhi.n	8001b5c <HAL_GPIO_Init+0x33c>
 8001b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	e002      	b.n	8001b62 <HAL_GPIO_Init+0x342>
 8001b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b5e:	3b08      	subs	r3, #8
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	210f      	movs	r1, #15
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b70:	43db      	mvns	r3, r3
 8001b72:	401a      	ands	r2, r3
 8001b74:	6a39      	ldr	r1, [r7, #32]
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	fa01 f303 	lsl.w	r3, r1, r3
 8001b7c:	431a      	orrs	r2, r3
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	f000 8096 	beq.w	8001cbc <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b90:	4b53      	ldr	r3, [pc, #332]	@ (8001ce0 <HAL_GPIO_Init+0x4c0>)
 8001b92:	699b      	ldr	r3, [r3, #24]
 8001b94:	4a52      	ldr	r2, [pc, #328]	@ (8001ce0 <HAL_GPIO_Init+0x4c0>)
 8001b96:	f043 0301 	orr.w	r3, r3, #1
 8001b9a:	6193      	str	r3, [r2, #24]
 8001b9c:	4b50      	ldr	r3, [pc, #320]	@ (8001ce0 <HAL_GPIO_Init+0x4c0>)
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	60bb      	str	r3, [r7, #8]
 8001ba6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ba8:	4a4e      	ldr	r2, [pc, #312]	@ (8001ce4 <HAL_GPIO_Init+0x4c4>)
 8001baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bac:	089b      	lsrs	r3, r3, #2
 8001bae:	3302      	adds	r3, #2
 8001bb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bb4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb8:	f003 0303 	and.w	r3, r3, #3
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	220f      	movs	r2, #15
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	68fa      	ldr	r2, [r7, #12]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4a46      	ldr	r2, [pc, #280]	@ (8001ce8 <HAL_GPIO_Init+0x4c8>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d013      	beq.n	8001bfc <HAL_GPIO_Init+0x3dc>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	4a45      	ldr	r2, [pc, #276]	@ (8001cec <HAL_GPIO_Init+0x4cc>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d00d      	beq.n	8001bf8 <HAL_GPIO_Init+0x3d8>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	4a44      	ldr	r2, [pc, #272]	@ (8001cf0 <HAL_GPIO_Init+0x4d0>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d007      	beq.n	8001bf4 <HAL_GPIO_Init+0x3d4>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	4a43      	ldr	r2, [pc, #268]	@ (8001cf4 <HAL_GPIO_Init+0x4d4>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d101      	bne.n	8001bf0 <HAL_GPIO_Init+0x3d0>
 8001bec:	2303      	movs	r3, #3
 8001bee:	e006      	b.n	8001bfe <HAL_GPIO_Init+0x3de>
 8001bf0:	2304      	movs	r3, #4
 8001bf2:	e004      	b.n	8001bfe <HAL_GPIO_Init+0x3de>
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	e002      	b.n	8001bfe <HAL_GPIO_Init+0x3de>
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e000      	b.n	8001bfe <HAL_GPIO_Init+0x3de>
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c00:	f002 0203 	and.w	r2, r2, #3
 8001c04:	0092      	lsls	r2, r2, #2
 8001c06:	4093      	lsls	r3, r2
 8001c08:	68fa      	ldr	r2, [r7, #12]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c0e:	4935      	ldr	r1, [pc, #212]	@ (8001ce4 <HAL_GPIO_Init+0x4c4>)
 8001c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c12:	089b      	lsrs	r3, r3, #2
 8001c14:	3302      	adds	r3, #2
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d006      	beq.n	8001c36 <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c28:	4b33      	ldr	r3, [pc, #204]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	4932      	ldr	r1, [pc, #200]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	608b      	str	r3, [r1, #8]
 8001c34:	e006      	b.n	8001c44 <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c36:	4b30      	ldr	r3, [pc, #192]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001c38:	689a      	ldr	r2, [r3, #8]
 8001c3a:	69bb      	ldr	r3, [r7, #24]
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	492e      	ldr	r1, [pc, #184]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001c40:	4013      	ands	r3, r2
 8001c42:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d006      	beq.n	8001c5e <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c50:	4b29      	ldr	r3, [pc, #164]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001c52:	68da      	ldr	r2, [r3, #12]
 8001c54:	4928      	ldr	r1, [pc, #160]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	60cb      	str	r3, [r1, #12]
 8001c5c:	e006      	b.n	8001c6c <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c5e:	4b26      	ldr	r3, [pc, #152]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001c60:	68da      	ldr	r2, [r3, #12]
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	43db      	mvns	r3, r3
 8001c66:	4924      	ldr	r1, [pc, #144]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001c68:	4013      	ands	r3, r2
 8001c6a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d006      	beq.n	8001c86 <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c78:	4b1f      	ldr	r3, [pc, #124]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001c7a:	685a      	ldr	r2, [r3, #4]
 8001c7c:	491e      	ldr	r1, [pc, #120]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	604b      	str	r3, [r1, #4]
 8001c84:	e006      	b.n	8001c94 <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c86:	4b1c      	ldr	r3, [pc, #112]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001c88:	685a      	ldr	r2, [r3, #4]
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	43db      	mvns	r3, r3
 8001c8e:	491a      	ldr	r1, [pc, #104]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001c90:	4013      	ands	r3, r2
 8001c92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d006      	beq.n	8001cae <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ca0:	4b15      	ldr	r3, [pc, #84]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	4914      	ldr	r1, [pc, #80]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	600b      	str	r3, [r1, #0]
 8001cac:	e006      	b.n	8001cbc <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cae:	4b12      	ldr	r3, [pc, #72]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	43db      	mvns	r3, r3
 8001cb6:	4910      	ldr	r1, [pc, #64]	@ (8001cf8 <HAL_GPIO_Init+0x4d8>)
 8001cb8:	4013      	ands	r3, r2
 8001cba:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	f47f ae1d 	bne.w	800190c <HAL_GPIO_Init+0xec>
  }
}
 8001cd2:	bf00      	nop
 8001cd4:	bf00      	nop
 8001cd6:	3728      	adds	r7, #40	@ 0x28
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	080078c0 	.word	0x080078c0
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	40010000 	.word	0x40010000
 8001ce8:	40010800 	.word	0x40010800
 8001cec:	40010c00 	.word	0x40010c00
 8001cf0:	40011000 	.word	0x40011000
 8001cf4:	40011400 	.word	0x40011400
 8001cf8:	40010400 	.word	0x40010400

08001cfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	460b      	mov	r3, r1
 8001d06:	807b      	strh	r3, [r7, #2]
 8001d08:	4613      	mov	r3, r2
 8001d0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8001d0c:	887b      	ldrh	r3, [r7, #2]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d104      	bne.n	8001d1c <HAL_GPIO_WritePin+0x20>
 8001d12:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 8001d16:	480e      	ldr	r0, [pc, #56]	@ (8001d50 <HAL_GPIO_WritePin+0x54>)
 8001d18:	f7fe fca4 	bl	8000664 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8001d1c:	787b      	ldrb	r3, [r7, #1]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d007      	beq.n	8001d32 <HAL_GPIO_WritePin+0x36>
 8001d22:	787b      	ldrb	r3, [r7, #1]
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d004      	beq.n	8001d32 <HAL_GPIO_WritePin+0x36>
 8001d28:	f240 11d5 	movw	r1, #469	@ 0x1d5
 8001d2c:	4808      	ldr	r0, [pc, #32]	@ (8001d50 <HAL_GPIO_WritePin+0x54>)
 8001d2e:	f7fe fc99 	bl	8000664 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8001d32:	787b      	ldrb	r3, [r7, #1]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d003      	beq.n	8001d40 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d38:	887a      	ldrh	r2, [r7, #2]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d3e:	e003      	b.n	8001d48 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d40:	887b      	ldrh	r3, [r7, #2]
 8001d42:	041a      	lsls	r2, r3, #16
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	611a      	str	r2, [r3, #16]
}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	080078c0 	.word	0x080078c0

08001d54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e1b4      	b.n	80020d0 <HAL_I2C_Init+0x37c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a9b      	ldr	r2, [pc, #620]	@ (8001fd8 <HAL_I2C_Init+0x284>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d009      	beq.n	8001d84 <HAL_I2C_Init+0x30>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a99      	ldr	r2, [pc, #612]	@ (8001fdc <HAL_I2C_Init+0x288>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d004      	beq.n	8001d84 <HAL_I2C_Init+0x30>
 8001d7a:	f240 11db 	movw	r1, #475	@ 0x1db
 8001d7e:	4898      	ldr	r0, [pc, #608]	@ (8001fe0 <HAL_I2C_Init+0x28c>)
 8001d80:	f7fe fc70 	bl	8000664 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d004      	beq.n	8001d96 <HAL_I2C_Init+0x42>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	4a94      	ldr	r2, [pc, #592]	@ (8001fe4 <HAL_I2C_Init+0x290>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d904      	bls.n	8001da0 <HAL_I2C_Init+0x4c>
 8001d96:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 8001d9a:	4891      	ldr	r0, [pc, #580]	@ (8001fe0 <HAL_I2C_Init+0x28c>)
 8001d9c:	f7fe fc62 	bl	8000664 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d009      	beq.n	8001dbc <HAL_I2C_Init+0x68>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001db0:	d004      	beq.n	8001dbc <HAL_I2C_Init+0x68>
 8001db2:	f240 11dd 	movw	r1, #477	@ 0x1dd
 8001db6:	488a      	ldr	r0, [pc, #552]	@ (8001fe0 <HAL_I2C_Init+0x28c>)
 8001db8:	f7fe fc54 	bl	8000664 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dc4:	d304      	bcc.n	8001dd0 <HAL_I2C_Init+0x7c>
 8001dc6:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8001dca:	4885      	ldr	r0, [pc, #532]	@ (8001fe0 <HAL_I2C_Init+0x28c>)
 8001dcc:	f7fe fc4a 	bl	8000664 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	691b      	ldr	r3, [r3, #16]
 8001dd4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001dd8:	d009      	beq.n	8001dee <HAL_I2C_Init+0x9a>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	691b      	ldr	r3, [r3, #16]
 8001dde:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8001de2:	d004      	beq.n	8001dee <HAL_I2C_Init+0x9a>
 8001de4:	f240 11df 	movw	r1, #479	@ 0x1df
 8001de8:	487d      	ldr	r0, [pc, #500]	@ (8001fe0 <HAL_I2C_Init+0x28c>)
 8001dea:	f7fe fc3b 	bl	8000664 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	695b      	ldr	r3, [r3, #20]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d008      	beq.n	8001e08 <HAL_I2C_Init+0xb4>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	695b      	ldr	r3, [r3, #20]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d004      	beq.n	8001e08 <HAL_I2C_Init+0xb4>
 8001dfe:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8001e02:	4877      	ldr	r0, [pc, #476]	@ (8001fe0 <HAL_I2C_Init+0x28c>)
 8001e04:	f7fe fc2e 	bl	8000664 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d004      	beq.n	8001e1e <HAL_I2C_Init+0xca>
 8001e14:	f240 11e1 	movw	r1, #481	@ 0x1e1
 8001e18:	4871      	ldr	r0, [pc, #452]	@ (8001fe0 <HAL_I2C_Init+0x28c>)
 8001e1a:	f7fe fc23 	bl	8000664 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	69db      	ldr	r3, [r3, #28]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d008      	beq.n	8001e38 <HAL_I2C_Init+0xe4>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	69db      	ldr	r3, [r3, #28]
 8001e2a:	2b40      	cmp	r3, #64	@ 0x40
 8001e2c:	d004      	beq.n	8001e38 <HAL_I2C_Init+0xe4>
 8001e2e:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 8001e32:	486b      	ldr	r0, [pc, #428]	@ (8001fe0 <HAL_I2C_Init+0x28c>)
 8001e34:	f7fe fc16 	bl	8000664 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d008      	beq.n	8001e52 <HAL_I2C_Init+0xfe>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a1b      	ldr	r3, [r3, #32]
 8001e44:	2b80      	cmp	r3, #128	@ 0x80
 8001e46:	d004      	beq.n	8001e52 <HAL_I2C_Init+0xfe>
 8001e48:	f240 11e3 	movw	r1, #483	@ 0x1e3
 8001e4c:	4864      	ldr	r0, [pc, #400]	@ (8001fe0 <HAL_I2C_Init+0x28c>)
 8001e4e:	f7fe fc09 	bl	8000664 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d106      	bne.n	8001e6c <HAL_I2C_Init+0x118>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2200      	movs	r2, #0
 8001e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f7fe fb1e 	bl	80004a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2224      	movs	r2, #36	@ 0x24
 8001e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f022 0201 	bic.w	r2, r2, #1
 8001e82:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e92:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ea2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ea4:	f001 fd7e 	bl	80039a4 <HAL_RCC_GetPCLK1Freq>
 8001ea8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	4a4e      	ldr	r2, [pc, #312]	@ (8001fe8 <HAL_I2C_Init+0x294>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d807      	bhi.n	8001ec4 <HAL_I2C_Init+0x170>
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	4a4d      	ldr	r2, [pc, #308]	@ (8001fec <HAL_I2C_Init+0x298>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	bf94      	ite	ls
 8001ebc:	2301      	movls	r3, #1
 8001ebe:	2300      	movhi	r3, #0
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	e006      	b.n	8001ed2 <HAL_I2C_Init+0x17e>
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	4a4a      	ldr	r2, [pc, #296]	@ (8001ff0 <HAL_I2C_Init+0x29c>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	bf94      	ite	ls
 8001ecc:	2301      	movls	r3, #1
 8001ece:	2300      	movhi	r3, #0
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <HAL_I2C_Init+0x186>
  {
    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e0fa      	b.n	80020d0 <HAL_I2C_Init+0x37c>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	4a45      	ldr	r2, [pc, #276]	@ (8001ff4 <HAL_I2C_Init+0x2a0>)
 8001ede:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee2:	0c9b      	lsrs	r3, r3, #18
 8001ee4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	68ba      	ldr	r2, [r7, #8]
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	6a1b      	ldr	r3, [r3, #32]
 8001f00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	4a37      	ldr	r2, [pc, #220]	@ (8001fe8 <HAL_I2C_Init+0x294>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d802      	bhi.n	8001f14 <HAL_I2C_Init+0x1c0>
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	3301      	adds	r3, #1
 8001f12:	e009      	b.n	8001f28 <HAL_I2C_Init+0x1d4>
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001f1a:	fb02 f303 	mul.w	r3, r2, r3
 8001f1e:	4a36      	ldr	r2, [pc, #216]	@ (8001ff8 <HAL_I2C_Init+0x2a4>)
 8001f20:	fba2 2303 	umull	r2, r3, r2, r3
 8001f24:	099b      	lsrs	r3, r3, #6
 8001f26:	3301      	adds	r3, #1
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	6812      	ldr	r2, [r2, #0]
 8001f2c:	430b      	orrs	r3, r1
 8001f2e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	69db      	ldr	r3, [r3, #28]
 8001f36:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001f3a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	4929      	ldr	r1, [pc, #164]	@ (8001fe8 <HAL_I2C_Init+0x294>)
 8001f44:	428b      	cmp	r3, r1
 8001f46:	d819      	bhi.n	8001f7c <HAL_I2C_Init+0x228>
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	1e59      	subs	r1, r3, #1
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f56:	1c59      	adds	r1, r3, #1
 8001f58:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001f5c:	400b      	ands	r3, r1
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d00a      	beq.n	8001f78 <HAL_I2C_Init+0x224>
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	1e59      	subs	r1, r3, #1
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f70:	3301      	adds	r3, #1
 8001f72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f76:	e064      	b.n	8002042 <HAL_I2C_Init+0x2ee>
 8001f78:	2304      	movs	r3, #4
 8001f7a:	e062      	b.n	8002042 <HAL_I2C_Init+0x2ee>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d111      	bne.n	8001fa8 <HAL_I2C_Init+0x254>
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	1e58      	subs	r0, r3, #1
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6859      	ldr	r1, [r3, #4]
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	440b      	add	r3, r1
 8001f92:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f96:	3301      	adds	r3, #1
 8001f98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	bf0c      	ite	eq
 8001fa0:	2301      	moveq	r3, #1
 8001fa2:	2300      	movne	r3, #0
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	e012      	b.n	8001fce <HAL_I2C_Init+0x27a>
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	1e58      	subs	r0, r3, #1
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6859      	ldr	r1, [r3, #4]
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	440b      	add	r3, r1
 8001fb6:	0099      	lsls	r1, r3, #2
 8001fb8:	440b      	add	r3, r1
 8001fba:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	bf0c      	ite	eq
 8001fc8:	2301      	moveq	r3, #1
 8001fca:	2300      	movne	r3, #0
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d014      	beq.n	8001ffc <HAL_I2C_Init+0x2a8>
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e035      	b.n	8002042 <HAL_I2C_Init+0x2ee>
 8001fd6:	bf00      	nop
 8001fd8:	40005400 	.word	0x40005400
 8001fdc:	40005800 	.word	0x40005800
 8001fe0:	080078fc 	.word	0x080078fc
 8001fe4:	00061a80 	.word	0x00061a80
 8001fe8:	000186a0 	.word	0x000186a0
 8001fec:	001e847f 	.word	0x001e847f
 8001ff0:	003d08ff 	.word	0x003d08ff
 8001ff4:	431bde83 	.word	0x431bde83
 8001ff8:	10624dd3 	.word	0x10624dd3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d10e      	bne.n	8002022 <HAL_I2C_Init+0x2ce>
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	1e58      	subs	r0, r3, #1
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6859      	ldr	r1, [r3, #4]
 800200c:	460b      	mov	r3, r1
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	440b      	add	r3, r1
 8002012:	fbb0 f3f3 	udiv	r3, r0, r3
 8002016:	3301      	adds	r3, #1
 8002018:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800201c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002020:	e00f      	b.n	8002042 <HAL_I2C_Init+0x2ee>
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	1e58      	subs	r0, r3, #1
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6859      	ldr	r1, [r3, #4]
 800202a:	460b      	mov	r3, r1
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	440b      	add	r3, r1
 8002030:	0099      	lsls	r1, r3, #2
 8002032:	440b      	add	r3, r1
 8002034:	fbb0 f3f3 	udiv	r3, r0, r3
 8002038:	3301      	adds	r3, #1
 800203a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800203e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	6809      	ldr	r1, [r1, #0]
 8002046:	4313      	orrs	r3, r2
 8002048:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	69da      	ldr	r2, [r3, #28]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6a1b      	ldr	r3, [r3, #32]
 800205c:	431a      	orrs	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	430a      	orrs	r2, r1
 8002064:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002070:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	6911      	ldr	r1, [r2, #16]
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	68d2      	ldr	r2, [r2, #12]
 800207c:	4311      	orrs	r1, r2
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	6812      	ldr	r2, [r2, #0]
 8002082:	430b      	orrs	r3, r1
 8002084:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	695a      	ldr	r2, [r3, #20]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	431a      	orrs	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	430a      	orrs	r2, r1
 80020a0:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f042 0201 	orr.w	r2, r2, #1
 80020b0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2220      	movs	r2, #32
 80020bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2200      	movs	r2, #0
 80020c4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	607a      	str	r2, [r7, #4]
 80020e2:	461a      	mov	r2, r3
 80020e4:	460b      	mov	r3, r1
 80020e6:	817b      	strh	r3, [r7, #10]
 80020e8:	4613      	mov	r3, r2
 80020ea:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80020ec:	2300      	movs	r3, #0
 80020ee:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	2b20      	cmp	r3, #32
 80020fa:	f040 8101 	bne.w	8002300 <HAL_I2C_Master_Transmit_DMA+0x228>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80020fe:	4b83      	ldr	r3, [pc, #524]	@ (800230c <HAL_I2C_Master_Transmit_DMA+0x234>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	08db      	lsrs	r3, r3, #3
 8002104:	4a82      	ldr	r2, [pc, #520]	@ (8002310 <HAL_I2C_Master_Transmit_DMA+0x238>)
 8002106:	fba2 2303 	umull	r2, r3, r2, r3
 800210a:	0a1a      	lsrs	r2, r3, #8
 800210c:	4613      	mov	r3, r2
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	4413      	add	r3, r2
 8002112:	009a      	lsls	r2, r3, #2
 8002114:	4413      	add	r3, r2
 8002116:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	3b01      	subs	r3, #1
 800211c:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d112      	bne.n	800214a <HAL_I2C_Master_Transmit_DMA+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2200      	movs	r2, #0
 8002128:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2220      	movs	r2, #32
 800212e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2200      	movs	r2, #0
 8002136:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213e:	f043 0220 	orr.w	r2, r3, #32
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8002146:	2302      	movs	r3, #2
 8002148:	e0db      	b.n	8002302 <HAL_I2C_Master_Transmit_DMA+0x22a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	699b      	ldr	r3, [r3, #24]
 8002150:	f003 0302 	and.w	r3, r3, #2
 8002154:	2b02      	cmp	r3, #2
 8002156:	d0df      	beq.n	8002118 <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800215e:	2b01      	cmp	r3, #1
 8002160:	d101      	bne.n	8002166 <HAL_I2C_Master_Transmit_DMA+0x8e>
 8002162:	2302      	movs	r3, #2
 8002164:	e0cd      	b.n	8002302 <HAL_I2C_Master_Transmit_DMA+0x22a>
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2201      	movs	r2, #1
 800216a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 0301 	and.w	r3, r3, #1
 8002178:	2b01      	cmp	r3, #1
 800217a:	d007      	beq.n	800218c <HAL_I2C_Master_Transmit_DMA+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f042 0201 	orr.w	r2, r2, #1
 800218a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800219a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2221      	movs	r2, #33	@ 0x21
 80021a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2210      	movs	r2, #16
 80021a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2200      	movs	r2, #0
 80021b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	893a      	ldrh	r2, [r7, #8]
 80021bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	4a52      	ldr	r2, [pc, #328]	@ (8002314 <HAL_I2C_Master_Transmit_DMA+0x23c>)
 80021cc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80021ce:	897a      	ldrh	r2, [r7, #10]
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	645a      	str	r2, [r3, #68]	@ 0x44

    if (hi2c->XferSize > 0U)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d073      	beq.n	80022c4 <HAL_I2C_Master_Transmit_DMA+0x1ec>
    {
      if (hi2c->hdmatx != NULL)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d022      	beq.n	800222a <HAL_I2C_Master_Transmit_DMA+0x152>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021e8:	4a4b      	ldr	r2, [pc, #300]	@ (8002318 <HAL_I2C_Master_Transmit_DMA+0x240>)
 80021ea:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021f0:	4a4a      	ldr	r2, [pc, #296]	@ (800231c <HAL_I2C_Master_Transmit_DMA+0x244>)
 80021f2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021f8:	2200      	movs	r2, #0
 80021fa:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002200:	2200      	movs	r2, #0
 8002202:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800220c:	4619      	mov	r1, r3
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	3310      	adds	r3, #16
 8002214:	461a      	mov	r2, r3
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800221a:	f7ff f95f 	bl	80014dc <HAL_DMA_Start_IT>
 800221e:	4603      	mov	r3, r0
 8002220:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002222:	7dfb      	ldrb	r3, [r7, #23]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d139      	bne.n	800229c <HAL_I2C_Master_Transmit_DMA+0x1c4>
 8002228:	e013      	b.n	8002252 <HAL_I2C_Master_Transmit_DMA+0x17a>
        hi2c->State     = HAL_I2C_STATE_READY;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2220      	movs	r2, #32
 800222e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	e057      	b.n	8002302 <HAL_I2C_Master_Transmit_DMA+0x22a>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2200      	movs	r2, #0
 8002256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	685a      	ldr	r2, [r3, #4]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002268:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	685a      	ldr	r2, [r3, #4]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002278:	605a      	str	r2, [r3, #4]

        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002288:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002298:	601a      	str	r2, [r3, #0]
 800229a:	e02f      	b.n	80022fc <HAL_I2C_Master_Transmit_DMA+0x224>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2220      	movs	r2, #32
 80022a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2200      	movs	r2, #0
 80022a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b0:	f043 0210 	orr.w	r2, r3, #16
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2200      	movs	r2, #0
 80022bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e01e      	b.n	8002302 <HAL_I2C_Master_Transmit_DMA+0x22a>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80022d2:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022e2:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	685a      	ldr	r2, [r3, #4]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80022fa:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 80022fc:	2300      	movs	r3, #0
 80022fe:	e000      	b.n	8002302 <HAL_I2C_Master_Transmit_DMA+0x22a>
  }
  else
  {
    return HAL_BUSY;
 8002300:	2302      	movs	r3, #2
  }
}
 8002302:	4618      	mov	r0, r3
 8002304:	3718      	adds	r7, #24
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	20000008 	.word	0x20000008
 8002310:	14f8b589 	.word	0x14f8b589
 8002314:	ffff0000 	.word	0xffff0000
 8002318:	08002911 	.word	0x08002911
 800231c:	08002acf 	.word	0x08002acf

08002320 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b088      	sub	sp, #32
 8002324:	af02      	add	r7, sp, #8
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	4608      	mov	r0, r1
 800232a:	4611      	mov	r1, r2
 800232c:	461a      	mov	r2, r3
 800232e:	4603      	mov	r3, r0
 8002330:	817b      	strh	r3, [r7, #10]
 8002332:	460b      	mov	r3, r1
 8002334:	813b      	strh	r3, [r7, #8]
 8002336:	4613      	mov	r3, r2
 8002338:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800233a:	f7fe fe93 	bl	8001064 <HAL_GetTick>
 800233e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8002340:	88fb      	ldrh	r3, [r7, #6]
 8002342:	2b01      	cmp	r3, #1
 8002344:	d007      	beq.n	8002356 <HAL_I2C_Mem_Write+0x36>
 8002346:	88fb      	ldrh	r3, [r7, #6]
 8002348:	2b10      	cmp	r3, #16
 800234a:	d004      	beq.n	8002356 <HAL_I2C_Mem_Write+0x36>
 800234c:	f640 2106 	movw	r1, #2566	@ 0xa06
 8002350:	4873      	ldr	r0, [pc, #460]	@ (8002520 <HAL_I2C_Mem_Write+0x200>)
 8002352:	f7fe f987 	bl	8000664 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b20      	cmp	r3, #32
 8002360:	f040 80d9 	bne.w	8002516 <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	9300      	str	r3, [sp, #0]
 8002368:	2319      	movs	r3, #25
 800236a:	2201      	movs	r2, #1
 800236c:	496d      	ldr	r1, [pc, #436]	@ (8002524 <HAL_I2C_Mem_Write+0x204>)
 800236e:	68f8      	ldr	r0, [r7, #12]
 8002370:	f000 fbe4 	bl	8002b3c <I2C_WaitOnFlagUntilTimeout>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 800237a:	2302      	movs	r3, #2
 800237c:	e0cc      	b.n	8002518 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002384:	2b01      	cmp	r3, #1
 8002386:	d101      	bne.n	800238c <HAL_I2C_Mem_Write+0x6c>
 8002388:	2302      	movs	r3, #2
 800238a:	e0c5      	b.n	8002518 <HAL_I2C_Mem_Write+0x1f8>
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2201      	movs	r2, #1
 8002390:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d007      	beq.n	80023b2 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f042 0201 	orr.w	r2, r2, #1
 80023b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023c0:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2221      	movs	r2, #33	@ 0x21
 80023c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2240      	movs	r2, #64	@ 0x40
 80023ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2200      	movs	r2, #0
 80023d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6a3a      	ldr	r2, [r7, #32]
 80023dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80023e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	4a4d      	ldr	r2, [pc, #308]	@ (8002528 <HAL_I2C_Mem_Write+0x208>)
 80023f2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80023f4:	88f8      	ldrh	r0, [r7, #6]
 80023f6:	893a      	ldrh	r2, [r7, #8]
 80023f8:	8979      	ldrh	r1, [r7, #10]
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	9301      	str	r3, [sp, #4]
 80023fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	4603      	mov	r3, r0
 8002404:	68f8      	ldr	r0, [r7, #12]
 8002406:	f000 f9ed 	bl	80027e4 <I2C_RequestMemoryWrite>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d052      	beq.n	80024b6 <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e081      	b.n	8002518 <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002414:	697a      	ldr	r2, [r7, #20]
 8002416:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002418:	68f8      	ldr	r0, [r7, #12]
 800241a:	f000 fca9 	bl	8002d70 <I2C_WaitOnTXEFlagUntilTimeout>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d00d      	beq.n	8002440 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002428:	2b04      	cmp	r3, #4
 800242a:	d107      	bne.n	800243c <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800243a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e06b      	b.n	8002518 <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002444:	781a      	ldrb	r2, [r3, #0]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002450:	1c5a      	adds	r2, r3, #1
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800245a:	3b01      	subs	r3, #1
 800245c:	b29a      	uxth	r2, r3
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002466:	b29b      	uxth	r3, r3
 8002468:	3b01      	subs	r3, #1
 800246a:	b29a      	uxth	r2, r3
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	695b      	ldr	r3, [r3, #20]
 8002476:	f003 0304 	and.w	r3, r3, #4
 800247a:	2b04      	cmp	r3, #4
 800247c:	d11b      	bne.n	80024b6 <HAL_I2C_Mem_Write+0x196>
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002482:	2b00      	cmp	r3, #0
 8002484:	d017      	beq.n	80024b6 <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248a:	781a      	ldrb	r2, [r3, #0]
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002496:	1c5a      	adds	r2, r3, #1
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a0:	3b01      	subs	r3, #1
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	3b01      	subs	r3, #1
 80024b0:	b29a      	uxth	r2, r3
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d1aa      	bne.n	8002414 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024be:	697a      	ldr	r2, [r7, #20]
 80024c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024c2:	68f8      	ldr	r0, [r7, #12]
 80024c4:	f000 fc9c 	bl	8002e00 <I2C_WaitOnBTFFlagUntilTimeout>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d00d      	beq.n	80024ea <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d2:	2b04      	cmp	r3, #4
 80024d4:	d107      	bne.n	80024e6 <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024e4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e016      	b.n	8002518 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024f8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2220      	movs	r2, #32
 80024fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2200      	movs	r2, #0
 800250e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002512:	2300      	movs	r3, #0
 8002514:	e000      	b.n	8002518 <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 8002516:	2302      	movs	r3, #2
  }
}
 8002518:	4618      	mov	r0, r3
 800251a:	3718      	adds	r7, #24
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	080078fc 	.word	0x080078fc
 8002524:	00100002 	.word	0x00100002
 8002528:	ffff0000 	.word	0xffff0000

0800252c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b08a      	sub	sp, #40	@ 0x28
 8002530:	af02      	add	r7, sp, #8
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	607a      	str	r2, [r7, #4]
 8002536:	603b      	str	r3, [r7, #0]
 8002538:	460b      	mov	r3, r1
 800253a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800253c:	f7fe fd92 	bl	8001064 <HAL_GetTick>
 8002540:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002542:	2300      	movs	r3, #0
 8002544:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800254c:	b2db      	uxtb	r3, r3
 800254e:	2b20      	cmp	r3, #32
 8002550:	f040 8111 	bne.w	8002776 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	9300      	str	r3, [sp, #0]
 8002558:	2319      	movs	r3, #25
 800255a:	2201      	movs	r2, #1
 800255c:	4988      	ldr	r1, [pc, #544]	@ (8002780 <HAL_I2C_IsDeviceReady+0x254>)
 800255e:	68f8      	ldr	r0, [r7, #12]
 8002560:	f000 faec 	bl	8002b3c <I2C_WaitOnFlagUntilTimeout>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800256a:	2302      	movs	r3, #2
 800256c:	e104      	b.n	8002778 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002574:	2b01      	cmp	r3, #1
 8002576:	d101      	bne.n	800257c <HAL_I2C_IsDeviceReady+0x50>
 8002578:	2302      	movs	r3, #2
 800257a:	e0fd      	b.n	8002778 <HAL_I2C_IsDeviceReady+0x24c>
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0301 	and.w	r3, r3, #1
 800258e:	2b01      	cmp	r3, #1
 8002590:	d007      	beq.n	80025a2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f042 0201 	orr.w	r2, r2, #1
 80025a0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2224      	movs	r2, #36	@ 0x24
 80025b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2200      	movs	r2, #0
 80025be:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	4a70      	ldr	r2, [pc, #448]	@ (8002784 <HAL_I2C_IsDeviceReady+0x258>)
 80025c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80025d4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	9300      	str	r3, [sp, #0]
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	2200      	movs	r2, #0
 80025de:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80025e2:	68f8      	ldr	r0, [r7, #12]
 80025e4:	f000 faaa 	bl	8002b3c <I2C_WaitOnFlagUntilTimeout>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d00d      	beq.n	800260a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025fc:	d103      	bne.n	8002606 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002604:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e0b6      	b.n	8002778 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800260a:	897b      	ldrh	r3, [r7, #10]
 800260c:	b2db      	uxtb	r3, r3
 800260e:	461a      	mov	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002618:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800261a:	f7fe fd23 	bl	8001064 <HAL_GetTick>
 800261e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	f003 0302 	and.w	r3, r3, #2
 800262a:	2b02      	cmp	r3, #2
 800262c:	bf0c      	ite	eq
 800262e:	2301      	moveq	r3, #1
 8002630:	2300      	movne	r3, #0
 8002632:	b2db      	uxtb	r3, r3
 8002634:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	695b      	ldr	r3, [r3, #20]
 800263c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002640:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002644:	bf0c      	ite	eq
 8002646:	2301      	moveq	r3, #1
 8002648:	2300      	movne	r3, #0
 800264a:	b2db      	uxtb	r3, r3
 800264c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800264e:	e025      	b.n	800269c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002650:	f7fe fd08 	bl	8001064 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	683a      	ldr	r2, [r7, #0]
 800265c:	429a      	cmp	r2, r3
 800265e:	d302      	bcc.n	8002666 <HAL_I2C_IsDeviceReady+0x13a>
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d103      	bne.n	800266e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	22a0      	movs	r2, #160	@ 0xa0
 800266a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	695b      	ldr	r3, [r3, #20]
 8002674:	f003 0302 	and.w	r3, r3, #2
 8002678:	2b02      	cmp	r3, #2
 800267a:	bf0c      	ite	eq
 800267c:	2301      	moveq	r3, #1
 800267e:	2300      	movne	r3, #0
 8002680:	b2db      	uxtb	r3, r3
 8002682:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	695b      	ldr	r3, [r3, #20]
 800268a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800268e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002692:	bf0c      	ite	eq
 8002694:	2301      	moveq	r3, #1
 8002696:	2300      	movne	r3, #0
 8002698:	b2db      	uxtb	r3, r3
 800269a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2ba0      	cmp	r3, #160	@ 0xa0
 80026a6:	d005      	beq.n	80026b4 <HAL_I2C_IsDeviceReady+0x188>
 80026a8:	7dfb      	ldrb	r3, [r7, #23]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d102      	bne.n	80026b4 <HAL_I2C_IsDeviceReady+0x188>
 80026ae:	7dbb      	ldrb	r3, [r7, #22]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d0cd      	beq.n	8002650 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2220      	movs	r2, #32
 80026b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	695b      	ldr	r3, [r3, #20]
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d129      	bne.n	800271e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026d8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026da:	2300      	movs	r3, #0
 80026dc:	613b      	str	r3, [r7, #16]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	695b      	ldr	r3, [r3, #20]
 80026e4:	613b      	str	r3, [r7, #16]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	613b      	str	r3, [r7, #16]
 80026ee:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	9300      	str	r3, [sp, #0]
 80026f4:	2319      	movs	r3, #25
 80026f6:	2201      	movs	r2, #1
 80026f8:	4921      	ldr	r1, [pc, #132]	@ (8002780 <HAL_I2C_IsDeviceReady+0x254>)
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f000 fa1e 	bl	8002b3c <I2C_WaitOnFlagUntilTimeout>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e036      	b.n	8002778 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2220      	movs	r2, #32
 800270e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800271a:	2300      	movs	r3, #0
 800271c:	e02c      	b.n	8002778 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800272c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002736:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	9300      	str	r3, [sp, #0]
 800273c:	2319      	movs	r3, #25
 800273e:	2201      	movs	r2, #1
 8002740:	490f      	ldr	r1, [pc, #60]	@ (8002780 <HAL_I2C_IsDeviceReady+0x254>)
 8002742:	68f8      	ldr	r0, [r7, #12]
 8002744:	f000 f9fa 	bl	8002b3c <I2C_WaitOnFlagUntilTimeout>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e012      	b.n	8002778 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	3301      	adds	r3, #1
 8002756:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	429a      	cmp	r2, r3
 800275e:	f4ff af32 	bcc.w	80025c6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2220      	movs	r2, #32
 8002766:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e000      	b.n	8002778 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002776:	2302      	movs	r3, #2
  }
}
 8002778:	4618      	mov	r0, r3
 800277a:	3720      	adds	r7, #32
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	00100002 	.word	0x00100002
 8002784:	ffff0000 	.word	0xffff0000

08002788 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002790:	bf00      	nop
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr

0800279a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800279a:	b480      	push	{r7}
 800279c:	b083      	sub	sp, #12
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr

080027ac <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80027b4:	bf00      	nop
 80027b6:	370c      	adds	r7, #12
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bc80      	pop	{r7}
 80027bc:	4770      	bx	lr

080027be <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80027be:	b480      	push	{r7}
 80027c0:	b083      	sub	sp, #12
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr

080027d0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	bc80      	pop	{r7}
 80027e0:	4770      	bx	lr
	...

080027e4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b088      	sub	sp, #32
 80027e8:	af02      	add	r7, sp, #8
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	4608      	mov	r0, r1
 80027ee:	4611      	mov	r1, r2
 80027f0:	461a      	mov	r2, r3
 80027f2:	4603      	mov	r3, r0
 80027f4:	817b      	strh	r3, [r7, #10]
 80027f6:	460b      	mov	r3, r1
 80027f8:	813b      	strh	r3, [r7, #8]
 80027fa:	4613      	mov	r3, r2
 80027fc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800280c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800280e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002810:	9300      	str	r3, [sp, #0]
 8002812:	6a3b      	ldr	r3, [r7, #32]
 8002814:	2200      	movs	r2, #0
 8002816:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800281a:	68f8      	ldr	r0, [r7, #12]
 800281c:	f000 f98e 	bl	8002b3c <I2C_WaitOnFlagUntilTimeout>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d00d      	beq.n	8002842 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002830:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002834:	d103      	bne.n	800283e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800283c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e05f      	b.n	8002902 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002842:	897b      	ldrh	r3, [r7, #10]
 8002844:	b2db      	uxtb	r3, r3
 8002846:	461a      	mov	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002850:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002854:	6a3a      	ldr	r2, [r7, #32]
 8002856:	492d      	ldr	r1, [pc, #180]	@ (800290c <I2C_RequestMemoryWrite+0x128>)
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f000 f9e9 	bl	8002c30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e04c      	b.n	8002902 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002868:	2300      	movs	r3, #0
 800286a:	617b      	str	r3, [r7, #20]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	617b      	str	r3, [r7, #20]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	617b      	str	r3, [r7, #20]
 800287c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800287e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002880:	6a39      	ldr	r1, [r7, #32]
 8002882:	68f8      	ldr	r0, [r7, #12]
 8002884:	f000 fa74 	bl	8002d70 <I2C_WaitOnTXEFlagUntilTimeout>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d00d      	beq.n	80028aa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002892:	2b04      	cmp	r3, #4
 8002894:	d107      	bne.n	80028a6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028a4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e02b      	b.n	8002902 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80028aa:	88fb      	ldrh	r3, [r7, #6]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d105      	bne.n	80028bc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80028b0:	893b      	ldrh	r3, [r7, #8]
 80028b2:	b2da      	uxtb	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	611a      	str	r2, [r3, #16]
 80028ba:	e021      	b.n	8002900 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80028bc:	893b      	ldrh	r3, [r7, #8]
 80028be:	0a1b      	lsrs	r3, r3, #8
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	b2da      	uxtb	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028cc:	6a39      	ldr	r1, [r7, #32]
 80028ce:	68f8      	ldr	r0, [r7, #12]
 80028d0:	f000 fa4e 	bl	8002d70 <I2C_WaitOnTXEFlagUntilTimeout>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00d      	beq.n	80028f6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028de:	2b04      	cmp	r3, #4
 80028e0:	d107      	bne.n	80028f2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028f0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e005      	b.n	8002902 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80028f6:	893b      	ldrh	r3, [r7, #8]
 80028f8:	b2da      	uxtb	r2, r3
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3718      	adds	r7, #24
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	00010002 	.word	0x00010002

08002910 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002924:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800292c:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002932:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	685a      	ldr	r2, [r3, #4]
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002942:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002948:	2b00      	cmp	r3, #0
 800294a:	d003      	beq.n	8002954 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002950:	2200      	movs	r2, #0
 8002952:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002958:	2b00      	cmp	r3, #0
 800295a:	d003      	beq.n	8002964 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002960:	2200      	movs	r2, #0
 8002962:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8002964:	7cfb      	ldrb	r3, [r7, #19]
 8002966:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800296a:	2b21      	cmp	r3, #33	@ 0x21
 800296c:	d007      	beq.n	800297e <I2C_DMAXferCplt+0x6e>
 800296e:	7cfb      	ldrb	r3, [r7, #19]
 8002970:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8002974:	2b22      	cmp	r3, #34	@ 0x22
 8002976:	d131      	bne.n	80029dc <I2C_DMAXferCplt+0xcc>
 8002978:	7cbb      	ldrb	r3, [r7, #18]
 800297a:	2b20      	cmp	r3, #32
 800297c:	d12e      	bne.n	80029dc <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	685a      	ldr	r2, [r3, #4]
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800298c:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	2200      	movs	r2, #0
 8002992:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002994:	7cfb      	ldrb	r3, [r7, #19]
 8002996:	2b29      	cmp	r3, #41	@ 0x29
 8002998:	d10a      	bne.n	80029b0 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	2221      	movs	r2, #33	@ 0x21
 800299e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	2228      	movs	r2, #40	@ 0x28
 80029a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80029a8:	6978      	ldr	r0, [r7, #20]
 80029aa:	f7ff fef6 	bl	800279a <HAL_I2C_SlaveTxCpltCallback>
 80029ae:	e00c      	b.n	80029ca <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80029b0:	7cfb      	ldrb	r3, [r7, #19]
 80029b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80029b4:	d109      	bne.n	80029ca <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	2222      	movs	r2, #34	@ 0x22
 80029ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	2228      	movs	r2, #40	@ 0x28
 80029c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80029c4:	6978      	ldr	r0, [r7, #20]
 80029c6:	f7ff fef1 	bl	80027ac <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	685a      	ldr	r2, [r3, #4]
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80029d8:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80029da:	e074      	b.n	8002ac6 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d06e      	beq.n	8002ac6 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d107      	bne.n	8002a02 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a00:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	685a      	ldr	r2, [r3, #4]
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002a10:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002a18:	d009      	beq.n	8002a2e <I2C_DMAXferCplt+0x11e>
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2b08      	cmp	r3, #8
 8002a1e:	d006      	beq.n	8002a2e <I2C_DMAXferCplt+0x11e>
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002a26:	d002      	beq.n	8002a2e <I2C_DMAXferCplt+0x11e>
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2b20      	cmp	r3, #32
 8002a2c:	d107      	bne.n	8002a3e <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a3c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	685a      	ldr	r2, [r3, #4]
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002a4c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	685a      	ldr	r2, [r3, #4]
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a5c:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	2200      	movs	r2, #0
 8002a62:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d003      	beq.n	8002a74 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8002a6c:	6978      	ldr	r0, [r7, #20]
 8002a6e:	f7ff feaf 	bl	80027d0 <HAL_I2C_ErrorCallback>
}
 8002a72:	e028      	b.n	8002ac6 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	2220      	movs	r2, #32
 8002a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	2b40      	cmp	r3, #64	@ 0x40
 8002a86:	d10a      	bne.n	8002a9e <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	2200      	movs	r2, #0
 8002a94:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8002a96:	6978      	ldr	r0, [r7, #20]
 8002a98:	f7ff fe91 	bl	80027be <HAL_I2C_MemRxCpltCallback>
}
 8002a9c:	e013      	b.n	8002ac6 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2b08      	cmp	r3, #8
 8002aaa:	d002      	beq.n	8002ab2 <I2C_DMAXferCplt+0x1a2>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2b20      	cmp	r3, #32
 8002ab0:	d103      	bne.n	8002aba <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ab8:	e002      	b.n	8002ac0 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	2212      	movs	r2, #18
 8002abe:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8002ac0:	6978      	ldr	r0, [r7, #20]
 8002ac2:	f7ff fe61 	bl	8002788 <HAL_I2C_MasterRxCpltCallback>
}
 8002ac6:	bf00      	nop
 8002ac8:	3718      	adds	r7, #24
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b084      	sub	sp, #16
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ada:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d003      	beq.n	8002aec <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ae8:	2200      	movs	r2, #0
 8002aea:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d003      	beq.n	8002afc <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002af8:	2200      	movs	r2, #0
 8002afa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b0a:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2220      	movs	r2, #32
 8002b16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b26:	f043 0210 	orr.w	r2, r3, #16
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 8002b2e:	68f8      	ldr	r0, [r7, #12]
 8002b30:	f7ff fe4e 	bl	80027d0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002b34:	bf00      	nop
 8002b36:	3710      	adds	r7, #16
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	603b      	str	r3, [r7, #0]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b4c:	e048      	b.n	8002be0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b54:	d044      	beq.n	8002be0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b56:	f7fe fa85 	bl	8001064 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	683a      	ldr	r2, [r7, #0]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d302      	bcc.n	8002b6c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d139      	bne.n	8002be0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	0c1b      	lsrs	r3, r3, #16
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d10d      	bne.n	8002b92 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	695b      	ldr	r3, [r3, #20]
 8002b7c:	43da      	mvns	r2, r3
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	4013      	ands	r3, r2
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	bf0c      	ite	eq
 8002b88:	2301      	moveq	r3, #1
 8002b8a:	2300      	movne	r3, #0
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	461a      	mov	r2, r3
 8002b90:	e00c      	b.n	8002bac <I2C_WaitOnFlagUntilTimeout+0x70>
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	43da      	mvns	r2, r3
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	bf0c      	ite	eq
 8002ba4:	2301      	moveq	r3, #1
 8002ba6:	2300      	movne	r3, #0
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	461a      	mov	r2, r3
 8002bac:	79fb      	ldrb	r3, [r7, #7]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d116      	bne.n	8002be0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2220      	movs	r2, #32
 8002bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bcc:	f043 0220 	orr.w	r2, r3, #32
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e023      	b.n	8002c28 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	0c1b      	lsrs	r3, r3, #16
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d10d      	bne.n	8002c06 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	43da      	mvns	r2, r3
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	bf0c      	ite	eq
 8002bfc:	2301      	moveq	r3, #1
 8002bfe:	2300      	movne	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	461a      	mov	r2, r3
 8002c04:	e00c      	b.n	8002c20 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	699b      	ldr	r3, [r3, #24]
 8002c0c:	43da      	mvns	r2, r3
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	4013      	ands	r3, r2
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	bf0c      	ite	eq
 8002c18:	2301      	moveq	r3, #1
 8002c1a:	2300      	movne	r3, #0
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	461a      	mov	r2, r3
 8002c20:	79fb      	ldrb	r3, [r7, #7]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d093      	beq.n	8002b4e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c26:	2300      	movs	r3, #0
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3710      	adds	r7, #16
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	607a      	str	r2, [r7, #4]
 8002c3c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c3e:	e071      	b.n	8002d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	695b      	ldr	r3, [r3, #20]
 8002c46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c4e:	d123      	bne.n	8002c98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c5e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c68:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2220      	movs	r2, #32
 8002c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c84:	f043 0204 	orr.w	r2, r3, #4
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e067      	b.n	8002d68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c9e:	d041      	beq.n	8002d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ca0:	f7fe f9e0 	bl	8001064 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d302      	bcc.n	8002cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d136      	bne.n	8002d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	0c1b      	lsrs	r3, r3, #16
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d10c      	bne.n	8002cda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	695b      	ldr	r3, [r3, #20]
 8002cc6:	43da      	mvns	r2, r3
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	4013      	ands	r3, r2
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	bf14      	ite	ne
 8002cd2:	2301      	movne	r3, #1
 8002cd4:	2300      	moveq	r3, #0
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	e00b      	b.n	8002cf2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	43da      	mvns	r2, r3
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	b29b      	uxth	r3, r3
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	bf14      	ite	ne
 8002cec:	2301      	movne	r3, #1
 8002cee:	2300      	moveq	r3, #0
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d016      	beq.n	8002d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2220      	movs	r2, #32
 8002d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d10:	f043 0220 	orr.w	r2, r3, #32
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e021      	b.n	8002d68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	0c1b      	lsrs	r3, r3, #16
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d10c      	bne.n	8002d48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	695b      	ldr	r3, [r3, #20]
 8002d34:	43da      	mvns	r2, r3
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	bf14      	ite	ne
 8002d40:	2301      	movne	r3, #1
 8002d42:	2300      	moveq	r3, #0
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	e00b      	b.n	8002d60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	43da      	mvns	r2, r3
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	4013      	ands	r3, r2
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	bf14      	ite	ne
 8002d5a:	2301      	movne	r3, #1
 8002d5c:	2300      	moveq	r3, #0
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f47f af6d 	bne.w	8002c40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002d66:	2300      	movs	r3, #0
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3710      	adds	r7, #16
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d7c:	e034      	b.n	8002de8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f000 f886 	bl	8002e90 <I2C_IsAcknowledgeFailed>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d001      	beq.n	8002d8e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e034      	b.n	8002df8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d94:	d028      	beq.n	8002de8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d96:	f7fe f965 	bl	8001064 <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	68ba      	ldr	r2, [r7, #8]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d302      	bcc.n	8002dac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d11d      	bne.n	8002de8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	695b      	ldr	r3, [r3, #20]
 8002db2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002db6:	2b80      	cmp	r3, #128	@ 0x80
 8002db8:	d016      	beq.n	8002de8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd4:	f043 0220 	orr.w	r2, r3, #32
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e007      	b.n	8002df8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002df2:	2b80      	cmp	r3, #128	@ 0x80
 8002df4:	d1c3      	bne.n	8002d7e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002df6:	2300      	movs	r3, #0
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e0c:	e034      	b.n	8002e78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e0e:	68f8      	ldr	r0, [r7, #12]
 8002e10:	f000 f83e 	bl	8002e90 <I2C_IsAcknowledgeFailed>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e034      	b.n	8002e88 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e24:	d028      	beq.n	8002e78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e26:	f7fe f91d 	bl	8001064 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	68ba      	ldr	r2, [r7, #8]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d302      	bcc.n	8002e3c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d11d      	bne.n	8002e78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	695b      	ldr	r3, [r3, #20]
 8002e42:	f003 0304 	and.w	r3, r3, #4
 8002e46:	2b04      	cmp	r3, #4
 8002e48:	d016      	beq.n	8002e78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2220      	movs	r2, #32
 8002e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e64:	f043 0220 	orr.w	r2, r3, #32
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e007      	b.n	8002e88 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	695b      	ldr	r3, [r3, #20]
 8002e7e:	f003 0304 	and.w	r3, r3, #4
 8002e82:	2b04      	cmp	r3, #4
 8002e84:	d1c3      	bne.n	8002e0e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3710      	adds	r7, #16
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ea2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ea6:	d11b      	bne.n	8002ee0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002eb0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ecc:	f043 0204 	orr.w	r2, r3, #4
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e000      	b.n	8002ee2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bc80      	pop	{r7}
 8002eea:	4770      	bx	lr

08002eec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d101      	bne.n	8002efe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e35a      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d01c      	beq.n	8002f40 <HAL_RCC_OscConfig+0x54>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d116      	bne.n	8002f40 <HAL_RCC_OscConfig+0x54>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0302 	and.w	r3, r3, #2
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d110      	bne.n	8002f40 <HAL_RCC_OscConfig+0x54>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 0308 	and.w	r3, r3, #8
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10a      	bne.n	8002f40 <HAL_RCC_OscConfig+0x54>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0304 	and.w	r3, r3, #4
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d104      	bne.n	8002f40 <HAL_RCC_OscConfig+0x54>
 8002f36:	f240 1165 	movw	r1, #357	@ 0x165
 8002f3a:	488f      	ldr	r0, [pc, #572]	@ (8003178 <HAL_RCC_OscConfig+0x28c>)
 8002f3c:	f7fd fb92 	bl	8000664 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0301 	and.w	r3, r3, #1
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	f000 809a 	beq.w	8003082 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00e      	beq.n	8002f74 <HAL_RCC_OscConfig+0x88>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f5e:	d009      	beq.n	8002f74 <HAL_RCC_OscConfig+0x88>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f68:	d004      	beq.n	8002f74 <HAL_RCC_OscConfig+0x88>
 8002f6a:	f240 116b 	movw	r1, #363	@ 0x16b
 8002f6e:	4882      	ldr	r0, [pc, #520]	@ (8003178 <HAL_RCC_OscConfig+0x28c>)
 8002f70:	f7fd fb78 	bl	8000664 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f74:	4b81      	ldr	r3, [pc, #516]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f003 030c 	and.w	r3, r3, #12
 8002f7c:	2b04      	cmp	r3, #4
 8002f7e:	d00c      	beq.n	8002f9a <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f80:	4b7e      	ldr	r3, [pc, #504]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f003 030c 	and.w	r3, r3, #12
 8002f88:	2b08      	cmp	r3, #8
 8002f8a:	d112      	bne.n	8002fb2 <HAL_RCC_OscConfig+0xc6>
 8002f8c:	4b7b      	ldr	r3, [pc, #492]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f98:	d10b      	bne.n	8002fb2 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f9a:	4b78      	ldr	r3, [pc, #480]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d06c      	beq.n	8003080 <HAL_RCC_OscConfig+0x194>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d168      	bne.n	8003080 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e300      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fba:	d106      	bne.n	8002fca <HAL_RCC_OscConfig+0xde>
 8002fbc:	4b6f      	ldr	r3, [pc, #444]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a6e      	ldr	r2, [pc, #440]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8002fc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fc6:	6013      	str	r3, [r2, #0]
 8002fc8:	e02e      	b.n	8003028 <HAL_RCC_OscConfig+0x13c>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d10c      	bne.n	8002fec <HAL_RCC_OscConfig+0x100>
 8002fd2:	4b6a      	ldr	r3, [pc, #424]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a69      	ldr	r2, [pc, #420]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8002fd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fdc:	6013      	str	r3, [r2, #0]
 8002fde:	4b67      	ldr	r3, [pc, #412]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a66      	ldr	r2, [pc, #408]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8002fe4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fe8:	6013      	str	r3, [r2, #0]
 8002fea:	e01d      	b.n	8003028 <HAL_RCC_OscConfig+0x13c>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ff4:	d10c      	bne.n	8003010 <HAL_RCC_OscConfig+0x124>
 8002ff6:	4b61      	ldr	r3, [pc, #388]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a60      	ldr	r2, [pc, #384]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8002ffc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003000:	6013      	str	r3, [r2, #0]
 8003002:	4b5e      	ldr	r3, [pc, #376]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a5d      	ldr	r2, [pc, #372]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8003008:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800300c:	6013      	str	r3, [r2, #0]
 800300e:	e00b      	b.n	8003028 <HAL_RCC_OscConfig+0x13c>
 8003010:	4b5a      	ldr	r3, [pc, #360]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a59      	ldr	r2, [pc, #356]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8003016:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800301a:	6013      	str	r3, [r2, #0]
 800301c:	4b57      	ldr	r3, [pc, #348]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a56      	ldr	r2, [pc, #344]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8003022:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003026:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d013      	beq.n	8003058 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003030:	f7fe f818 	bl	8001064 <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003036:	e008      	b.n	800304a <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003038:	f7fe f814 	bl	8001064 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b64      	cmp	r3, #100	@ 0x64
 8003044:	d901      	bls.n	800304a <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e2b4      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800304a:	4b4c      	ldr	r3, [pc, #304]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d0f0      	beq.n	8003038 <HAL_RCC_OscConfig+0x14c>
 8003056:	e014      	b.n	8003082 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003058:	f7fe f804 	bl	8001064 <HAL_GetTick>
 800305c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800305e:	e008      	b.n	8003072 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003060:	f7fe f800 	bl	8001064 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	2b64      	cmp	r3, #100	@ 0x64
 800306c:	d901      	bls.n	8003072 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e2a0      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003072:	4b42      	ldr	r3, [pc, #264]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1f0      	bne.n	8003060 <HAL_RCC_OscConfig+0x174>
 800307e:	e000      	b.n	8003082 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003080:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b00      	cmp	r3, #0
 800308c:	f000 8080 	beq.w	8003190 <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d008      	beq.n	80030aa <HAL_RCC_OscConfig+0x1be>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	691b      	ldr	r3, [r3, #16]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d004      	beq.n	80030aa <HAL_RCC_OscConfig+0x1be>
 80030a0:	f240 119f 	movw	r1, #415	@ 0x19f
 80030a4:	4834      	ldr	r0, [pc, #208]	@ (8003178 <HAL_RCC_OscConfig+0x28c>)
 80030a6:	f7fd fadd 	bl	8000664 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	2b1f      	cmp	r3, #31
 80030b0:	d904      	bls.n	80030bc <HAL_RCC_OscConfig+0x1d0>
 80030b2:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 80030b6:	4830      	ldr	r0, [pc, #192]	@ (8003178 <HAL_RCC_OscConfig+0x28c>)
 80030b8:	f7fd fad4 	bl	8000664 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030bc:	4b2f      	ldr	r3, [pc, #188]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f003 030c 	and.w	r3, r3, #12
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00b      	beq.n	80030e0 <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80030c8:	4b2c      	ldr	r3, [pc, #176]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f003 030c 	and.w	r3, r3, #12
 80030d0:	2b08      	cmp	r3, #8
 80030d2:	d11c      	bne.n	800310e <HAL_RCC_OscConfig+0x222>
 80030d4:	4b29      	ldr	r3, [pc, #164]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d116      	bne.n	800310e <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030e0:	4b26      	ldr	r3, [pc, #152]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0302 	and.w	r3, r3, #2
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d005      	beq.n	80030f8 <HAL_RCC_OscConfig+0x20c>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d001      	beq.n	80030f8 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e25d      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030f8:	4b20      	ldr	r3, [pc, #128]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	695b      	ldr	r3, [r3, #20]
 8003104:	00db      	lsls	r3, r3, #3
 8003106:	491d      	ldr	r1, [pc, #116]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8003108:	4313      	orrs	r3, r2
 800310a:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800310c:	e040      	b.n	8003190 <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d020      	beq.n	8003158 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003116:	4b1a      	ldr	r3, [pc, #104]	@ (8003180 <HAL_RCC_OscConfig+0x294>)
 8003118:	2201      	movs	r2, #1
 800311a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800311c:	f7fd ffa2 	bl	8001064 <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003124:	f7fd ff9e 	bl	8001064 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b02      	cmp	r3, #2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e23e      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003136:	4b11      	ldr	r3, [pc, #68]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0302 	and.w	r3, r3, #2
 800313e:	2b00      	cmp	r3, #0
 8003140:	d0f0      	beq.n	8003124 <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003142:	4b0e      	ldr	r3, [pc, #56]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	490a      	ldr	r1, [pc, #40]	@ (800317c <HAL_RCC_OscConfig+0x290>)
 8003152:	4313      	orrs	r3, r2
 8003154:	600b      	str	r3, [r1, #0]
 8003156:	e01b      	b.n	8003190 <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003158:	4b09      	ldr	r3, [pc, #36]	@ (8003180 <HAL_RCC_OscConfig+0x294>)
 800315a:	2200      	movs	r2, #0
 800315c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800315e:	f7fd ff81 	bl	8001064 <HAL_GetTick>
 8003162:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003164:	e00e      	b.n	8003184 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003166:	f7fd ff7d 	bl	8001064 <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	2b02      	cmp	r3, #2
 8003172:	d907      	bls.n	8003184 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	e21d      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
 8003178:	08007934 	.word	0x08007934
 800317c:	40021000 	.word	0x40021000
 8003180:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003184:	4b7d      	ldr	r3, [pc, #500]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0302 	and.w	r3, r3, #2
 800318c:	2b00      	cmp	r3, #0
 800318e:	d1ea      	bne.n	8003166 <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0308 	and.w	r3, r3, #8
 8003198:	2b00      	cmp	r3, #0
 800319a:	d040      	beq.n	800321e <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d008      	beq.n	80031b6 <HAL_RCC_OscConfig+0x2ca>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d004      	beq.n	80031b6 <HAL_RCC_OscConfig+0x2ca>
 80031ac:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80031b0:	4873      	ldr	r0, [pc, #460]	@ (8003380 <HAL_RCC_OscConfig+0x494>)
 80031b2:	f7fd fa57 	bl	8000664 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	699b      	ldr	r3, [r3, #24]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d019      	beq.n	80031f2 <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031be:	4b71      	ldr	r3, [pc, #452]	@ (8003384 <HAL_RCC_OscConfig+0x498>)
 80031c0:	2201      	movs	r2, #1
 80031c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031c4:	f7fd ff4e 	bl	8001064 <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ca:	e008      	b.n	80031de <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031cc:	f7fd ff4a 	bl	8001064 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e1ea      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031de:	4b67      	ldr	r3, [pc, #412]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 80031e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d0f0      	beq.n	80031cc <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80031ea:	2001      	movs	r0, #1
 80031ec:	f000 fc44 	bl	8003a78 <RCC_Delay>
 80031f0:	e015      	b.n	800321e <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031f2:	4b64      	ldr	r3, [pc, #400]	@ (8003384 <HAL_RCC_OscConfig+0x498>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f8:	f7fd ff34 	bl	8001064 <HAL_GetTick>
 80031fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031fe:	e008      	b.n	8003212 <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003200:	f7fd ff30 	bl	8001064 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	2b02      	cmp	r3, #2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e1d0      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003212:	4b5a      	ldr	r3, [pc, #360]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 8003214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d1f0      	bne.n	8003200 <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0304 	and.w	r3, r3, #4
 8003226:	2b00      	cmp	r3, #0
 8003228:	f000 80bf 	beq.w	80033aa <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 800322c:	2300      	movs	r3, #0
 800322e:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00c      	beq.n	8003252 <HAL_RCC_OscConfig+0x366>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	2b01      	cmp	r3, #1
 800323e:	d008      	beq.n	8003252 <HAL_RCC_OscConfig+0x366>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	2b05      	cmp	r3, #5
 8003246:	d004      	beq.n	8003252 <HAL_RCC_OscConfig+0x366>
 8003248:	f240 210f 	movw	r1, #527	@ 0x20f
 800324c:	484c      	ldr	r0, [pc, #304]	@ (8003380 <HAL_RCC_OscConfig+0x494>)
 800324e:	f7fd fa09 	bl	8000664 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003252:	4b4a      	ldr	r3, [pc, #296]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 8003254:	69db      	ldr	r3, [r3, #28]
 8003256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d10d      	bne.n	800327a <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800325e:	4b47      	ldr	r3, [pc, #284]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 8003260:	69db      	ldr	r3, [r3, #28]
 8003262:	4a46      	ldr	r2, [pc, #280]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 8003264:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003268:	61d3      	str	r3, [r2, #28]
 800326a:	4b44      	ldr	r3, [pc, #272]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 800326c:	69db      	ldr	r3, [r3, #28]
 800326e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003272:	60bb      	str	r3, [r7, #8]
 8003274:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003276:	2301      	movs	r3, #1
 8003278:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800327a:	4b43      	ldr	r3, [pc, #268]	@ (8003388 <HAL_RCC_OscConfig+0x49c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003282:	2b00      	cmp	r3, #0
 8003284:	d118      	bne.n	80032b8 <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003286:	4b40      	ldr	r3, [pc, #256]	@ (8003388 <HAL_RCC_OscConfig+0x49c>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a3f      	ldr	r2, [pc, #252]	@ (8003388 <HAL_RCC_OscConfig+0x49c>)
 800328c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003290:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003292:	f7fd fee7 	bl	8001064 <HAL_GetTick>
 8003296:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003298:	e008      	b.n	80032ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800329a:	f7fd fee3 	bl	8001064 <HAL_GetTick>
 800329e:	4602      	mov	r2, r0
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	1ad3      	subs	r3, r2, r3
 80032a4:	2b64      	cmp	r3, #100	@ 0x64
 80032a6:	d901      	bls.n	80032ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e183      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ac:	4b36      	ldr	r3, [pc, #216]	@ (8003388 <HAL_RCC_OscConfig+0x49c>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d0f0      	beq.n	800329a <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d106      	bne.n	80032ce <HAL_RCC_OscConfig+0x3e2>
 80032c0:	4b2e      	ldr	r3, [pc, #184]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 80032c2:	6a1b      	ldr	r3, [r3, #32]
 80032c4:	4a2d      	ldr	r2, [pc, #180]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 80032c6:	f043 0301 	orr.w	r3, r3, #1
 80032ca:	6213      	str	r3, [r2, #32]
 80032cc:	e02d      	b.n	800332a <HAL_RCC_OscConfig+0x43e>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d10c      	bne.n	80032f0 <HAL_RCC_OscConfig+0x404>
 80032d6:	4b29      	ldr	r3, [pc, #164]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 80032d8:	6a1b      	ldr	r3, [r3, #32]
 80032da:	4a28      	ldr	r2, [pc, #160]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 80032dc:	f023 0301 	bic.w	r3, r3, #1
 80032e0:	6213      	str	r3, [r2, #32]
 80032e2:	4b26      	ldr	r3, [pc, #152]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	4a25      	ldr	r2, [pc, #148]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 80032e8:	f023 0304 	bic.w	r3, r3, #4
 80032ec:	6213      	str	r3, [r2, #32]
 80032ee:	e01c      	b.n	800332a <HAL_RCC_OscConfig+0x43e>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	2b05      	cmp	r3, #5
 80032f6:	d10c      	bne.n	8003312 <HAL_RCC_OscConfig+0x426>
 80032f8:	4b20      	ldr	r3, [pc, #128]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 80032fa:	6a1b      	ldr	r3, [r3, #32]
 80032fc:	4a1f      	ldr	r2, [pc, #124]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 80032fe:	f043 0304 	orr.w	r3, r3, #4
 8003302:	6213      	str	r3, [r2, #32]
 8003304:	4b1d      	ldr	r3, [pc, #116]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 8003306:	6a1b      	ldr	r3, [r3, #32]
 8003308:	4a1c      	ldr	r2, [pc, #112]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 800330a:	f043 0301 	orr.w	r3, r3, #1
 800330e:	6213      	str	r3, [r2, #32]
 8003310:	e00b      	b.n	800332a <HAL_RCC_OscConfig+0x43e>
 8003312:	4b1a      	ldr	r3, [pc, #104]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 8003314:	6a1b      	ldr	r3, [r3, #32]
 8003316:	4a19      	ldr	r2, [pc, #100]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 8003318:	f023 0301 	bic.w	r3, r3, #1
 800331c:	6213      	str	r3, [r2, #32]
 800331e:	4b17      	ldr	r3, [pc, #92]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 8003320:	6a1b      	ldr	r3, [r3, #32]
 8003322:	4a16      	ldr	r2, [pc, #88]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 8003324:	f023 0304 	bic.w	r3, r3, #4
 8003328:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d015      	beq.n	800335e <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003332:	f7fd fe97 	bl	8001064 <HAL_GetTick>
 8003336:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003338:	e00a      	b.n	8003350 <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800333a:	f7fd fe93 	bl	8001064 <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003348:	4293      	cmp	r3, r2
 800334a:	d901      	bls.n	8003350 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	e131      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003350:	4b0a      	ldr	r3, [pc, #40]	@ (800337c <HAL_RCC_OscConfig+0x490>)
 8003352:	6a1b      	ldr	r3, [r3, #32]
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b00      	cmp	r3, #0
 800335a:	d0ee      	beq.n	800333a <HAL_RCC_OscConfig+0x44e>
 800335c:	e01c      	b.n	8003398 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800335e:	f7fd fe81 	bl	8001064 <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003364:	e012      	b.n	800338c <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003366:	f7fd fe7d 	bl	8001064 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003374:	4293      	cmp	r3, r2
 8003376:	d909      	bls.n	800338c <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e11b      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
 800337c:	40021000 	.word	0x40021000
 8003380:	08007934 	.word	0x08007934
 8003384:	42420480 	.word	0x42420480
 8003388:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800338c:	4b8b      	ldr	r3, [pc, #556]	@ (80035bc <HAL_RCC_OscConfig+0x6d0>)
 800338e:	6a1b      	ldr	r3, [r3, #32]
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	2b00      	cmp	r3, #0
 8003396:	d1e6      	bne.n	8003366 <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003398:	7dfb      	ldrb	r3, [r7, #23]
 800339a:	2b01      	cmp	r3, #1
 800339c:	d105      	bne.n	80033aa <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800339e:	4b87      	ldr	r3, [pc, #540]	@ (80035bc <HAL_RCC_OscConfig+0x6d0>)
 80033a0:	69db      	ldr	r3, [r3, #28]
 80033a2:	4a86      	ldr	r2, [pc, #536]	@ (80035bc <HAL_RCC_OscConfig+0x6d0>)
 80033a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033a8:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	69db      	ldr	r3, [r3, #28]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00c      	beq.n	80033cc <HAL_RCC_OscConfig+0x4e0>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	69db      	ldr	r3, [r3, #28]
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d008      	beq.n	80033cc <HAL_RCC_OscConfig+0x4e0>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	69db      	ldr	r3, [r3, #28]
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d004      	beq.n	80033cc <HAL_RCC_OscConfig+0x4e0>
 80033c2:	f240 21ad 	movw	r1, #685	@ 0x2ad
 80033c6:	487e      	ldr	r0, [pc, #504]	@ (80035c0 <HAL_RCC_OscConfig+0x6d4>)
 80033c8:	f7fd f94c 	bl	8000664 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	69db      	ldr	r3, [r3, #28]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f000 80ee 	beq.w	80035b2 <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033d6:	4b79      	ldr	r3, [pc, #484]	@ (80035bc <HAL_RCC_OscConfig+0x6d0>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f003 030c 	and.w	r3, r3, #12
 80033de:	2b08      	cmp	r3, #8
 80033e0:	f000 80ce 	beq.w	8003580 <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	69db      	ldr	r3, [r3, #28]
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	f040 80b2 	bne.w	8003552 <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d009      	beq.n	800340a <HAL_RCC_OscConfig+0x51e>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a1b      	ldr	r3, [r3, #32]
 80033fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033fe:	d004      	beq.n	800340a <HAL_RCC_OscConfig+0x51e>
 8003400:	f240 21b6 	movw	r1, #694	@ 0x2b6
 8003404:	486e      	ldr	r0, [pc, #440]	@ (80035c0 <HAL_RCC_OscConfig+0x6d4>)
 8003406:	f7fd f92d 	bl	8000664 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340e:	2b00      	cmp	r3, #0
 8003410:	d04a      	beq.n	80034a8 <HAL_RCC_OscConfig+0x5bc>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003416:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800341a:	d045      	beq.n	80034a8 <HAL_RCC_OscConfig+0x5bc>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003420:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003424:	d040      	beq.n	80034a8 <HAL_RCC_OscConfig+0x5bc>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800342e:	d03b      	beq.n	80034a8 <HAL_RCC_OscConfig+0x5bc>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003434:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003438:	d036      	beq.n	80034a8 <HAL_RCC_OscConfig+0x5bc>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003442:	d031      	beq.n	80034a8 <HAL_RCC_OscConfig+0x5bc>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003448:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800344c:	d02c      	beq.n	80034a8 <HAL_RCC_OscConfig+0x5bc>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003452:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003456:	d027      	beq.n	80034a8 <HAL_RCC_OscConfig+0x5bc>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003460:	d022      	beq.n	80034a8 <HAL_RCC_OscConfig+0x5bc>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003466:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800346a:	d01d      	beq.n	80034a8 <HAL_RCC_OscConfig+0x5bc>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003470:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003474:	d018      	beq.n	80034a8 <HAL_RCC_OscConfig+0x5bc>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800347a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800347e:	d013      	beq.n	80034a8 <HAL_RCC_OscConfig+0x5bc>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003484:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003488:	d00e      	beq.n	80034a8 <HAL_RCC_OscConfig+0x5bc>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348e:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 8003492:	d009      	beq.n	80034a8 <HAL_RCC_OscConfig+0x5bc>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003498:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 800349c:	d004      	beq.n	80034a8 <HAL_RCC_OscConfig+0x5bc>
 800349e:	f240 21b7 	movw	r1, #695	@ 0x2b7
 80034a2:	4847      	ldr	r0, [pc, #284]	@ (80035c0 <HAL_RCC_OscConfig+0x6d4>)
 80034a4:	f7fd f8de 	bl	8000664 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034a8:	4b46      	ldr	r3, [pc, #280]	@ (80035c4 <HAL_RCC_OscConfig+0x6d8>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ae:	f7fd fdd9 	bl	8001064 <HAL_GetTick>
 80034b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034b4:	e008      	b.n	80034c8 <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034b6:	f7fd fdd5 	bl	8001064 <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	d901      	bls.n	80034c8 <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 80034c4:	2303      	movs	r3, #3
 80034c6:	e075      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034c8:	4b3c      	ldr	r3, [pc, #240]	@ (80035bc <HAL_RCC_OscConfig+0x6d0>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d1f0      	bne.n	80034b6 <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a1b      	ldr	r3, [r3, #32]
 80034d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034dc:	d116      	bne.n	800350c <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d009      	beq.n	80034fa <HAL_RCC_OscConfig+0x60e>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80034ee:	d004      	beq.n	80034fa <HAL_RCC_OscConfig+0x60e>
 80034f0:	f240 21cd 	movw	r1, #717	@ 0x2cd
 80034f4:	4832      	ldr	r0, [pc, #200]	@ (80035c0 <HAL_RCC_OscConfig+0x6d4>)
 80034f6:	f7fd f8b5 	bl	8000664 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034fa:	4b30      	ldr	r3, [pc, #192]	@ (80035bc <HAL_RCC_OscConfig+0x6d0>)
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	492d      	ldr	r1, [pc, #180]	@ (80035bc <HAL_RCC_OscConfig+0x6d0>)
 8003508:	4313      	orrs	r3, r2
 800350a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800350c:	4b2b      	ldr	r3, [pc, #172]	@ (80035bc <HAL_RCC_OscConfig+0x6d0>)
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6a19      	ldr	r1, [r3, #32]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800351c:	430b      	orrs	r3, r1
 800351e:	4927      	ldr	r1, [pc, #156]	@ (80035bc <HAL_RCC_OscConfig+0x6d0>)
 8003520:	4313      	orrs	r3, r2
 8003522:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003524:	4b27      	ldr	r3, [pc, #156]	@ (80035c4 <HAL_RCC_OscConfig+0x6d8>)
 8003526:	2201      	movs	r2, #1
 8003528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800352a:	f7fd fd9b 	bl	8001064 <HAL_GetTick>
 800352e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003530:	e008      	b.n	8003544 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003532:	f7fd fd97 	bl	8001064 <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d901      	bls.n	8003544 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8003540:	2303      	movs	r3, #3
 8003542:	e037      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003544:	4b1d      	ldr	r3, [pc, #116]	@ (80035bc <HAL_RCC_OscConfig+0x6d0>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d0f0      	beq.n	8003532 <HAL_RCC_OscConfig+0x646>
 8003550:	e02f      	b.n	80035b2 <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003552:	4b1c      	ldr	r3, [pc, #112]	@ (80035c4 <HAL_RCC_OscConfig+0x6d8>)
 8003554:	2200      	movs	r2, #0
 8003556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003558:	f7fd fd84 	bl	8001064 <HAL_GetTick>
 800355c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003560:	f7fd fd80 	bl	8001064 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e020      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003572:	4b12      	ldr	r3, [pc, #72]	@ (80035bc <HAL_RCC_OscConfig+0x6d0>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1f0      	bne.n	8003560 <HAL_RCC_OscConfig+0x674>
 800357e:	e018      	b.n	80035b2 <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	69db      	ldr	r3, [r3, #28]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d101      	bne.n	800358c <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e013      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800358c:	4b0b      	ldr	r3, [pc, #44]	@ (80035bc <HAL_RCC_OscConfig+0x6d0>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	429a      	cmp	r2, r3
 800359e:	d106      	bne.n	80035ae <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d001      	beq.n	80035b2 <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e000      	b.n	80035b4 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3718      	adds	r7, #24
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	40021000 	.word	0x40021000
 80035c0:	08007934 	.word	0x08007934
 80035c4:	42420060 	.word	0x42420060

080035c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d101      	bne.n	80035dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e176      	b.n	80038ca <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d116      	bne.n	8003616 <HAL_RCC_ClockConfig+0x4e>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0302 	and.w	r3, r3, #2
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d110      	bne.n	8003616 <HAL_RCC_ClockConfig+0x4e>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0304 	and.w	r3, r3, #4
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d10a      	bne.n	8003616 <HAL_RCC_ClockConfig+0x4e>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0308 	and.w	r3, r3, #8
 8003608:	2b00      	cmp	r3, #0
 800360a:	d104      	bne.n	8003616 <HAL_RCC_ClockConfig+0x4e>
 800360c:	f240 3136 	movw	r1, #822	@ 0x336
 8003610:	4874      	ldr	r0, [pc, #464]	@ (80037e4 <HAL_RCC_ClockConfig+0x21c>)
 8003612:	f7fd f827 	bl	8000664 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00a      	beq.n	8003632 <HAL_RCC_ClockConfig+0x6a>
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d007      	beq.n	8003632 <HAL_RCC_ClockConfig+0x6a>
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	2b02      	cmp	r3, #2
 8003626:	d004      	beq.n	8003632 <HAL_RCC_ClockConfig+0x6a>
 8003628:	f240 3137 	movw	r1, #823	@ 0x337
 800362c:	486d      	ldr	r0, [pc, #436]	@ (80037e4 <HAL_RCC_ClockConfig+0x21c>)
 800362e:	f7fd f819 	bl	8000664 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003632:	4b6d      	ldr	r3, [pc, #436]	@ (80037e8 <HAL_RCC_ClockConfig+0x220>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0307 	and.w	r3, r3, #7
 800363a:	683a      	ldr	r2, [r7, #0]
 800363c:	429a      	cmp	r2, r3
 800363e:	d910      	bls.n	8003662 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003640:	4b69      	ldr	r3, [pc, #420]	@ (80037e8 <HAL_RCC_ClockConfig+0x220>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f023 0207 	bic.w	r2, r3, #7
 8003648:	4967      	ldr	r1, [pc, #412]	@ (80037e8 <HAL_RCC_ClockConfig+0x220>)
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	4313      	orrs	r3, r2
 800364e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003650:	4b65      	ldr	r3, [pc, #404]	@ (80037e8 <HAL_RCC_ClockConfig+0x220>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0307 	and.w	r3, r3, #7
 8003658:	683a      	ldr	r2, [r7, #0]
 800365a:	429a      	cmp	r2, r3
 800365c:	d001      	beq.n	8003662 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e133      	b.n	80038ca <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0302 	and.w	r3, r3, #2
 800366a:	2b00      	cmp	r3, #0
 800366c:	d049      	beq.n	8003702 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0304 	and.w	r3, r3, #4
 8003676:	2b00      	cmp	r3, #0
 8003678:	d005      	beq.n	8003686 <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800367a:	4b5c      	ldr	r3, [pc, #368]	@ (80037ec <HAL_RCC_ClockConfig+0x224>)
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	4a5b      	ldr	r2, [pc, #364]	@ (80037ec <HAL_RCC_ClockConfig+0x224>)
 8003680:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003684:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0308 	and.w	r3, r3, #8
 800368e:	2b00      	cmp	r3, #0
 8003690:	d005      	beq.n	800369e <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003692:	4b56      	ldr	r3, [pc, #344]	@ (80037ec <HAL_RCC_ClockConfig+0x224>)
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	4a55      	ldr	r2, [pc, #340]	@ (80037ec <HAL_RCC_ClockConfig+0x224>)
 8003698:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800369c:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d024      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x128>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	2b80      	cmp	r3, #128	@ 0x80
 80036ac:	d020      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x128>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	2b90      	cmp	r3, #144	@ 0x90
 80036b4:	d01c      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x128>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2ba0      	cmp	r3, #160	@ 0xa0
 80036bc:	d018      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x128>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	2bb0      	cmp	r3, #176	@ 0xb0
 80036c4:	d014      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x128>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80036cc:	d010      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x128>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	2bd0      	cmp	r3, #208	@ 0xd0
 80036d4:	d00c      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x128>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	2be0      	cmp	r3, #224	@ 0xe0
 80036dc:	d008      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x128>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	2bf0      	cmp	r3, #240	@ 0xf0
 80036e4:	d004      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x128>
 80036e6:	f240 315d 	movw	r1, #861	@ 0x35d
 80036ea:	483e      	ldr	r0, [pc, #248]	@ (80037e4 <HAL_RCC_ClockConfig+0x21c>)
 80036ec:	f7fc ffba 	bl	8000664 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036f0:	4b3e      	ldr	r3, [pc, #248]	@ (80037ec <HAL_RCC_ClockConfig+0x224>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	493b      	ldr	r1, [pc, #236]	@ (80037ec <HAL_RCC_ClockConfig+0x224>)
 80036fe:	4313      	orrs	r3, r2
 8003700:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	2b00      	cmp	r3, #0
 800370c:	d051      	beq.n	80037b2 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00c      	beq.n	8003730 <HAL_RCC_ClockConfig+0x168>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	2b01      	cmp	r3, #1
 800371c:	d008      	beq.n	8003730 <HAL_RCC_ClockConfig+0x168>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	2b02      	cmp	r3, #2
 8003724:	d004      	beq.n	8003730 <HAL_RCC_ClockConfig+0x168>
 8003726:	f44f 7159 	mov.w	r1, #868	@ 0x364
 800372a:	482e      	ldr	r0, [pc, #184]	@ (80037e4 <HAL_RCC_ClockConfig+0x21c>)
 800372c:	f7fc ff9a 	bl	8000664 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	2b01      	cmp	r3, #1
 8003736:	d107      	bne.n	8003748 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003738:	4b2c      	ldr	r3, [pc, #176]	@ (80037ec <HAL_RCC_ClockConfig+0x224>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d115      	bne.n	8003770 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e0c0      	b.n	80038ca <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	2b02      	cmp	r3, #2
 800374e:	d107      	bne.n	8003760 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003750:	4b26      	ldr	r3, [pc, #152]	@ (80037ec <HAL_RCC_ClockConfig+0x224>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d109      	bne.n	8003770 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e0b4      	b.n	80038ca <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003760:	4b22      	ldr	r3, [pc, #136]	@ (80037ec <HAL_RCC_ClockConfig+0x224>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d101      	bne.n	8003770 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e0ac      	b.n	80038ca <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003770:	4b1e      	ldr	r3, [pc, #120]	@ (80037ec <HAL_RCC_ClockConfig+0x224>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f023 0203 	bic.w	r2, r3, #3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	491b      	ldr	r1, [pc, #108]	@ (80037ec <HAL_RCC_ClockConfig+0x224>)
 800377e:	4313      	orrs	r3, r2
 8003780:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003782:	f7fd fc6f 	bl	8001064 <HAL_GetTick>
 8003786:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003788:	e00a      	b.n	80037a0 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800378a:	f7fd fc6b 	bl	8001064 <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003798:	4293      	cmp	r3, r2
 800379a:	d901      	bls.n	80037a0 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e094      	b.n	80038ca <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037a0:	4b12      	ldr	r3, [pc, #72]	@ (80037ec <HAL_RCC_ClockConfig+0x224>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f003 020c 	and.w	r2, r3, #12
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d1eb      	bne.n	800378a <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037b2:	4b0d      	ldr	r3, [pc, #52]	@ (80037e8 <HAL_RCC_ClockConfig+0x220>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0307 	and.w	r3, r3, #7
 80037ba:	683a      	ldr	r2, [r7, #0]
 80037bc:	429a      	cmp	r2, r3
 80037be:	d217      	bcs.n	80037f0 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037c0:	4b09      	ldr	r3, [pc, #36]	@ (80037e8 <HAL_RCC_ClockConfig+0x220>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f023 0207 	bic.w	r2, r3, #7
 80037c8:	4907      	ldr	r1, [pc, #28]	@ (80037e8 <HAL_RCC_ClockConfig+0x220>)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037d0:	4b05      	ldr	r3, [pc, #20]	@ (80037e8 <HAL_RCC_ClockConfig+0x220>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	683a      	ldr	r2, [r7, #0]
 80037da:	429a      	cmp	r2, r3
 80037dc:	d008      	beq.n	80037f0 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e073      	b.n	80038ca <HAL_RCC_ClockConfig+0x302>
 80037e2:	bf00      	nop
 80037e4:	08007934 	.word	0x08007934
 80037e8:	40022000 	.word	0x40022000
 80037ec:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0304 	and.w	r3, r3, #4
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d025      	beq.n	8003848 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d018      	beq.n	8003836 <HAL_RCC_ClockConfig+0x26e>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800380c:	d013      	beq.n	8003836 <HAL_RCC_ClockConfig+0x26e>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003816:	d00e      	beq.n	8003836 <HAL_RCC_ClockConfig+0x26e>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003820:	d009      	beq.n	8003836 <HAL_RCC_ClockConfig+0x26e>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800382a:	d004      	beq.n	8003836 <HAL_RCC_ClockConfig+0x26e>
 800382c:	f240 31a2 	movw	r1, #930	@ 0x3a2
 8003830:	4828      	ldr	r0, [pc, #160]	@ (80038d4 <HAL_RCC_ClockConfig+0x30c>)
 8003832:	f7fc ff17 	bl	8000664 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003836:	4b28      	ldr	r3, [pc, #160]	@ (80038d8 <HAL_RCC_ClockConfig+0x310>)
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	4925      	ldr	r1, [pc, #148]	@ (80038d8 <HAL_RCC_ClockConfig+0x310>)
 8003844:	4313      	orrs	r3, r2
 8003846:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0308 	and.w	r3, r3, #8
 8003850:	2b00      	cmp	r3, #0
 8003852:	d026      	beq.n	80038a2 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	691b      	ldr	r3, [r3, #16]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d018      	beq.n	800388e <HAL_RCC_ClockConfig+0x2c6>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	691b      	ldr	r3, [r3, #16]
 8003860:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003864:	d013      	beq.n	800388e <HAL_RCC_ClockConfig+0x2c6>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800386e:	d00e      	beq.n	800388e <HAL_RCC_ClockConfig+0x2c6>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	691b      	ldr	r3, [r3, #16]
 8003874:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003878:	d009      	beq.n	800388e <HAL_RCC_ClockConfig+0x2c6>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003882:	d004      	beq.n	800388e <HAL_RCC_ClockConfig+0x2c6>
 8003884:	f240 31a9 	movw	r1, #937	@ 0x3a9
 8003888:	4812      	ldr	r0, [pc, #72]	@ (80038d4 <HAL_RCC_ClockConfig+0x30c>)
 800388a:	f7fc feeb 	bl	8000664 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800388e:	4b12      	ldr	r3, [pc, #72]	@ (80038d8 <HAL_RCC_ClockConfig+0x310>)
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	00db      	lsls	r3, r3, #3
 800389c:	490e      	ldr	r1, [pc, #56]	@ (80038d8 <HAL_RCC_ClockConfig+0x310>)
 800389e:	4313      	orrs	r3, r2
 80038a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038a2:	f000 f821 	bl	80038e8 <HAL_RCC_GetSysClockFreq>
 80038a6:	4602      	mov	r2, r0
 80038a8:	4b0b      	ldr	r3, [pc, #44]	@ (80038d8 <HAL_RCC_ClockConfig+0x310>)
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	091b      	lsrs	r3, r3, #4
 80038ae:	f003 030f 	and.w	r3, r3, #15
 80038b2:	490a      	ldr	r1, [pc, #40]	@ (80038dc <HAL_RCC_ClockConfig+0x314>)
 80038b4:	5ccb      	ldrb	r3, [r1, r3]
 80038b6:	fa22 f303 	lsr.w	r3, r2, r3
 80038ba:	4a09      	ldr	r2, [pc, #36]	@ (80038e0 <HAL_RCC_ClockConfig+0x318>)
 80038bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80038be:	4b09      	ldr	r3, [pc, #36]	@ (80038e4 <HAL_RCC_ClockConfig+0x31c>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7fd fa6e 	bl	8000da4 <HAL_InitTick>

  return HAL_OK;
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3710      	adds	r7, #16
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	08007934 	.word	0x08007934
 80038d8:	40021000 	.word	0x40021000
 80038dc:	08008184 	.word	0x08008184
 80038e0:	20000008 	.word	0x20000008
 80038e4:	2000000c 	.word	0x2000000c

080038e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b087      	sub	sp, #28
 80038ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80038ee:	2300      	movs	r3, #0
 80038f0:	60fb      	str	r3, [r7, #12]
 80038f2:	2300      	movs	r3, #0
 80038f4:	60bb      	str	r3, [r7, #8]
 80038f6:	2300      	movs	r3, #0
 80038f8:	617b      	str	r3, [r7, #20]
 80038fa:	2300      	movs	r3, #0
 80038fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80038fe:	2300      	movs	r3, #0
 8003900:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003902:	4b1e      	ldr	r3, [pc, #120]	@ (800397c <HAL_RCC_GetSysClockFreq+0x94>)
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f003 030c 	and.w	r3, r3, #12
 800390e:	2b04      	cmp	r3, #4
 8003910:	d002      	beq.n	8003918 <HAL_RCC_GetSysClockFreq+0x30>
 8003912:	2b08      	cmp	r3, #8
 8003914:	d003      	beq.n	800391e <HAL_RCC_GetSysClockFreq+0x36>
 8003916:	e027      	b.n	8003968 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003918:	4b19      	ldr	r3, [pc, #100]	@ (8003980 <HAL_RCC_GetSysClockFreq+0x98>)
 800391a:	613b      	str	r3, [r7, #16]
      break;
 800391c:	e027      	b.n	800396e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	0c9b      	lsrs	r3, r3, #18
 8003922:	f003 030f 	and.w	r3, r3, #15
 8003926:	4a17      	ldr	r2, [pc, #92]	@ (8003984 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003928:	5cd3      	ldrb	r3, [r2, r3]
 800392a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d010      	beq.n	8003958 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003936:	4b11      	ldr	r3, [pc, #68]	@ (800397c <HAL_RCC_GetSysClockFreq+0x94>)
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	0c5b      	lsrs	r3, r3, #17
 800393c:	f003 0301 	and.w	r3, r3, #1
 8003940:	4a11      	ldr	r2, [pc, #68]	@ (8003988 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003942:	5cd3      	ldrb	r3, [r2, r3]
 8003944:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a0d      	ldr	r2, [pc, #52]	@ (8003980 <HAL_RCC_GetSysClockFreq+0x98>)
 800394a:	fb03 f202 	mul.w	r2, r3, r2
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	fbb2 f3f3 	udiv	r3, r2, r3
 8003954:	617b      	str	r3, [r7, #20]
 8003956:	e004      	b.n	8003962 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4a0c      	ldr	r2, [pc, #48]	@ (800398c <HAL_RCC_GetSysClockFreq+0xa4>)
 800395c:	fb02 f303 	mul.w	r3, r2, r3
 8003960:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	613b      	str	r3, [r7, #16]
      break;
 8003966:	e002      	b.n	800396e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003968:	4b05      	ldr	r3, [pc, #20]	@ (8003980 <HAL_RCC_GetSysClockFreq+0x98>)
 800396a:	613b      	str	r3, [r7, #16]
      break;
 800396c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800396e:	693b      	ldr	r3, [r7, #16]
}
 8003970:	4618      	mov	r0, r3
 8003972:	371c      	adds	r7, #28
 8003974:	46bd      	mov	sp, r7
 8003976:	bc80      	pop	{r7}
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	40021000 	.word	0x40021000
 8003980:	007a1200 	.word	0x007a1200
 8003984:	0800819c 	.word	0x0800819c
 8003988:	080081ac 	.word	0x080081ac
 800398c:	003d0900 	.word	0x003d0900

08003990 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003990:	b480      	push	{r7}
 8003992:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003994:	4b02      	ldr	r3, [pc, #8]	@ (80039a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003996:	681b      	ldr	r3, [r3, #0]
}
 8003998:	4618      	mov	r0, r3
 800399a:	46bd      	mov	sp, r7
 800399c:	bc80      	pop	{r7}
 800399e:	4770      	bx	lr
 80039a0:	20000008 	.word	0x20000008

080039a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039a8:	f7ff fff2 	bl	8003990 <HAL_RCC_GetHCLKFreq>
 80039ac:	4602      	mov	r2, r0
 80039ae:	4b05      	ldr	r3, [pc, #20]	@ (80039c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	0a1b      	lsrs	r3, r3, #8
 80039b4:	f003 0307 	and.w	r3, r3, #7
 80039b8:	4903      	ldr	r1, [pc, #12]	@ (80039c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039ba:	5ccb      	ldrb	r3, [r1, r3]
 80039bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	40021000 	.word	0x40021000
 80039c8:	08008194 	.word	0x08008194

080039cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039d0:	f7ff ffde 	bl	8003990 <HAL_RCC_GetHCLKFreq>
 80039d4:	4602      	mov	r2, r0
 80039d6:	4b05      	ldr	r3, [pc, #20]	@ (80039ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	0adb      	lsrs	r3, r3, #11
 80039dc:	f003 0307 	and.w	r3, r3, #7
 80039e0:	4903      	ldr	r1, [pc, #12]	@ (80039f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039e2:	5ccb      	ldrb	r3, [r1, r3]
 80039e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	40021000 	.word	0x40021000
 80039f0:	08008194 	.word	0x08008194

080039f4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d104      	bne.n	8003a0e <HAL_RCC_GetClockConfig+0x1a>
 8003a04:	f240 5121 	movw	r1, #1313	@ 0x521
 8003a08:	4818      	ldr	r0, [pc, #96]	@ (8003a6c <HAL_RCC_GetClockConfig+0x78>)
 8003a0a:	f7fc fe2b 	bl	8000664 <assert_failed>
  assert_param(pFLatency != NULL);
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d104      	bne.n	8003a1e <HAL_RCC_GetClockConfig+0x2a>
 8003a14:	f240 5122 	movw	r1, #1314	@ 0x522
 8003a18:	4814      	ldr	r0, [pc, #80]	@ (8003a6c <HAL_RCC_GetClockConfig+0x78>)
 8003a1a:	f7fc fe23 	bl	8000664 <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	220f      	movs	r2, #15
 8003a22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003a24:	4b12      	ldr	r3, [pc, #72]	@ (8003a70 <HAL_RCC_GetClockConfig+0x7c>)
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f003 0203 	and.w	r2, r3, #3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003a30:	4b0f      	ldr	r3, [pc, #60]	@ (8003a70 <HAL_RCC_GetClockConfig+0x7c>)
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003a70 <HAL_RCC_GetClockConfig+0x7c>)
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003a48:	4b09      	ldr	r3, [pc, #36]	@ (8003a70 <HAL_RCC_GetClockConfig+0x7c>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	08db      	lsrs	r3, r3, #3
 8003a4e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003a56:	4b07      	ldr	r3, [pc, #28]	@ (8003a74 <HAL_RCC_GetClockConfig+0x80>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0207 	and.w	r2, r3, #7
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003a62:	bf00      	nop
 8003a64:	3708      	adds	r7, #8
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	08007934 	.word	0x08007934
 8003a70:	40021000 	.word	0x40021000
 8003a74:	40022000 	.word	0x40022000

08003a78 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b085      	sub	sp, #20
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003a80:	4b0a      	ldr	r3, [pc, #40]	@ (8003aac <RCC_Delay+0x34>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a0a      	ldr	r2, [pc, #40]	@ (8003ab0 <RCC_Delay+0x38>)
 8003a86:	fba2 2303 	umull	r2, r3, r2, r3
 8003a8a:	0a5b      	lsrs	r3, r3, #9
 8003a8c:	687a      	ldr	r2, [r7, #4]
 8003a8e:	fb02 f303 	mul.w	r3, r2, r3
 8003a92:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a94:	bf00      	nop
  }
  while (Delay --);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	1e5a      	subs	r2, r3, #1
 8003a9a:	60fa      	str	r2, [r7, #12]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d1f9      	bne.n	8003a94 <RCC_Delay+0x1c>
}
 8003aa0:	bf00      	nop
 8003aa2:	bf00      	nop
 8003aa4:	3714      	adds	r7, #20
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bc80      	pop	{r7}
 8003aaa:	4770      	bx	lr
 8003aac:	20000008 	.word	0x20000008
 8003ab0:	10624dd3 	.word	0x10624dd3

08003ab4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d101      	bne.n	8003ac6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e16d      	b.n	8003da2 <HAL_SPI_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a6b      	ldr	r2, [pc, #428]	@ (8003c78 <HAL_SPI_Init+0x1c4>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d009      	beq.n	8003ae4 <HAL_SPI_Init+0x30>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a69      	ldr	r2, [pc, #420]	@ (8003c7c <HAL_SPI_Init+0x1c8>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d004      	beq.n	8003ae4 <HAL_SPI_Init+0x30>
 8003ada:	f44f 71ac 	mov.w	r1, #344	@ 0x158
 8003ade:	4868      	ldr	r0, [pc, #416]	@ (8003c80 <HAL_SPI_Init+0x1cc>)
 8003ae0:	f7fc fdc0 	bl	8000664 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d009      	beq.n	8003b00 <HAL_SPI_Init+0x4c>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003af4:	d004      	beq.n	8003b00 <HAL_SPI_Init+0x4c>
 8003af6:	f240 1159 	movw	r1, #345	@ 0x159
 8003afa:	4861      	ldr	r0, [pc, #388]	@ (8003c80 <HAL_SPI_Init+0x1cc>)
 8003afc:	f7fc fdb2 	bl	8000664 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00e      	beq.n	8003b26 <HAL_SPI_Init+0x72>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b10:	d009      	beq.n	8003b26 <HAL_SPI_Init+0x72>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b1a:	d004      	beq.n	8003b26 <HAL_SPI_Init+0x72>
 8003b1c:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 8003b20:	4857      	ldr	r0, [pc, #348]	@ (8003c80 <HAL_SPI_Init+0x1cc>)
 8003b22:	f7fc fd9f 	bl	8000664 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b2e:	d008      	beq.n	8003b42 <HAL_SPI_Init+0x8e>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d004      	beq.n	8003b42 <HAL_SPI_Init+0x8e>
 8003b38:	f240 115b 	movw	r1, #347	@ 0x15b
 8003b3c:	4850      	ldr	r0, [pc, #320]	@ (8003c80 <HAL_SPI_Init+0x1cc>)
 8003b3e:	f7fc fd91 	bl	8000664 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b4a:	d00d      	beq.n	8003b68 <HAL_SPI_Init+0xb4>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d009      	beq.n	8003b68 <HAL_SPI_Init+0xb4>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	699b      	ldr	r3, [r3, #24]
 8003b58:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003b5c:	d004      	beq.n	8003b68 <HAL_SPI_Init+0xb4>
 8003b5e:	f44f 71ae 	mov.w	r1, #348	@ 0x15c
 8003b62:	4847      	ldr	r0, [pc, #284]	@ (8003c80 <HAL_SPI_Init+0x1cc>)
 8003b64:	f7fc fd7e 	bl	8000664 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	69db      	ldr	r3, [r3, #28]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d020      	beq.n	8003bb2 <HAL_SPI_Init+0xfe>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	69db      	ldr	r3, [r3, #28]
 8003b74:	2b08      	cmp	r3, #8
 8003b76:	d01c      	beq.n	8003bb2 <HAL_SPI_Init+0xfe>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	69db      	ldr	r3, [r3, #28]
 8003b7c:	2b10      	cmp	r3, #16
 8003b7e:	d018      	beq.n	8003bb2 <HAL_SPI_Init+0xfe>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	69db      	ldr	r3, [r3, #28]
 8003b84:	2b18      	cmp	r3, #24
 8003b86:	d014      	beq.n	8003bb2 <HAL_SPI_Init+0xfe>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	69db      	ldr	r3, [r3, #28]
 8003b8c:	2b20      	cmp	r3, #32
 8003b8e:	d010      	beq.n	8003bb2 <HAL_SPI_Init+0xfe>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	69db      	ldr	r3, [r3, #28]
 8003b94:	2b28      	cmp	r3, #40	@ 0x28
 8003b96:	d00c      	beq.n	8003bb2 <HAL_SPI_Init+0xfe>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	69db      	ldr	r3, [r3, #28]
 8003b9c:	2b30      	cmp	r3, #48	@ 0x30
 8003b9e:	d008      	beq.n	8003bb2 <HAL_SPI_Init+0xfe>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	69db      	ldr	r3, [r3, #28]
 8003ba4:	2b38      	cmp	r3, #56	@ 0x38
 8003ba6:	d004      	beq.n	8003bb2 <HAL_SPI_Init+0xfe>
 8003ba8:	f240 115d 	movw	r1, #349	@ 0x15d
 8003bac:	4834      	ldr	r0, [pc, #208]	@ (8003c80 <HAL_SPI_Init+0x1cc>)
 8003bae:	f7fc fd59 	bl	8000664 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a1b      	ldr	r3, [r3, #32]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d008      	beq.n	8003bcc <HAL_SPI_Init+0x118>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a1b      	ldr	r3, [r3, #32]
 8003bbe:	2b80      	cmp	r3, #128	@ 0x80
 8003bc0:	d004      	beq.n	8003bcc <HAL_SPI_Init+0x118>
 8003bc2:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8003bc6:	482e      	ldr	r0, [pc, #184]	@ (8003c80 <HAL_SPI_Init+0x1cc>)
 8003bc8:	f7fc fd4c 	bl	8000664 <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d004      	beq.n	8003bde <HAL_SPI_Init+0x12a>
 8003bd4:	f240 1161 	movw	r1, #353	@ 0x161
 8003bd8:	4829      	ldr	r0, [pc, #164]	@ (8003c80 <HAL_SPI_Init+0x1cc>)
 8003bda:	f7fc fd43 	bl	8000664 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d14e      	bne.n	8003c84 <HAL_SPI_Init+0x1d0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	691b      	ldr	r3, [r3, #16]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d008      	beq.n	8003c00 <HAL_SPI_Init+0x14c>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d004      	beq.n	8003c00 <HAL_SPI_Init+0x14c>
 8003bf6:	f44f 71b2 	mov.w	r1, #356	@ 0x164
 8003bfa:	4821      	ldr	r0, [pc, #132]	@ (8003c80 <HAL_SPI_Init+0x1cc>)
 8003bfc:	f7fc fd32 	bl	8000664 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	695b      	ldr	r3, [r3, #20]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d008      	beq.n	8003c1a <HAL_SPI_Init+0x166>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	695b      	ldr	r3, [r3, #20]
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d004      	beq.n	8003c1a <HAL_SPI_Init+0x166>
 8003c10:	f240 1165 	movw	r1, #357	@ 0x165
 8003c14:	481a      	ldr	r0, [pc, #104]	@ (8003c80 <HAL_SPI_Init+0x1cc>)
 8003c16:	f7fc fd25 	bl	8000664 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c22:	d125      	bne.n	8003c70 <HAL_SPI_Init+0x1bc>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	69db      	ldr	r3, [r3, #28]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d056      	beq.n	8003cda <HAL_SPI_Init+0x226>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	69db      	ldr	r3, [r3, #28]
 8003c30:	2b08      	cmp	r3, #8
 8003c32:	d052      	beq.n	8003cda <HAL_SPI_Init+0x226>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	69db      	ldr	r3, [r3, #28]
 8003c38:	2b10      	cmp	r3, #16
 8003c3a:	d04e      	beq.n	8003cda <HAL_SPI_Init+0x226>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	69db      	ldr	r3, [r3, #28]
 8003c40:	2b18      	cmp	r3, #24
 8003c42:	d04a      	beq.n	8003cda <HAL_SPI_Init+0x226>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	69db      	ldr	r3, [r3, #28]
 8003c48:	2b20      	cmp	r3, #32
 8003c4a:	d046      	beq.n	8003cda <HAL_SPI_Init+0x226>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	69db      	ldr	r3, [r3, #28]
 8003c50:	2b28      	cmp	r3, #40	@ 0x28
 8003c52:	d042      	beq.n	8003cda <HAL_SPI_Init+0x226>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	69db      	ldr	r3, [r3, #28]
 8003c58:	2b30      	cmp	r3, #48	@ 0x30
 8003c5a:	d03e      	beq.n	8003cda <HAL_SPI_Init+0x226>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	2b38      	cmp	r3, #56	@ 0x38
 8003c62:	d03a      	beq.n	8003cda <HAL_SPI_Init+0x226>
 8003c64:	f240 1169 	movw	r1, #361	@ 0x169
 8003c68:	4805      	ldr	r0, [pc, #20]	@ (8003c80 <HAL_SPI_Init+0x1cc>)
 8003c6a:	f7fc fcfb 	bl	8000664 <assert_failed>
 8003c6e:	e034      	b.n	8003cda <HAL_SPI_Init+0x226>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	61da      	str	r2, [r3, #28]
 8003c76:	e030      	b.n	8003cda <HAL_SPI_Init+0x226>
 8003c78:	40013000 	.word	0x40013000
 8003c7c:	40003800 	.word	0x40003800
 8003c80:	0800796c 	.word	0x0800796c
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	69db      	ldr	r3, [r3, #28]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d020      	beq.n	8003cce <HAL_SPI_Init+0x21a>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	69db      	ldr	r3, [r3, #28]
 8003c90:	2b08      	cmp	r3, #8
 8003c92:	d01c      	beq.n	8003cce <HAL_SPI_Init+0x21a>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	69db      	ldr	r3, [r3, #28]
 8003c98:	2b10      	cmp	r3, #16
 8003c9a:	d018      	beq.n	8003cce <HAL_SPI_Init+0x21a>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	69db      	ldr	r3, [r3, #28]
 8003ca0:	2b18      	cmp	r3, #24
 8003ca2:	d014      	beq.n	8003cce <HAL_SPI_Init+0x21a>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	69db      	ldr	r3, [r3, #28]
 8003ca8:	2b20      	cmp	r3, #32
 8003caa:	d010      	beq.n	8003cce <HAL_SPI_Init+0x21a>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	69db      	ldr	r3, [r3, #28]
 8003cb0:	2b28      	cmp	r3, #40	@ 0x28
 8003cb2:	d00c      	beq.n	8003cce <HAL_SPI_Init+0x21a>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	69db      	ldr	r3, [r3, #28]
 8003cb8:	2b30      	cmp	r3, #48	@ 0x30
 8003cba:	d008      	beq.n	8003cce <HAL_SPI_Init+0x21a>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	69db      	ldr	r3, [r3, #28]
 8003cc0:	2b38      	cmp	r3, #56	@ 0x38
 8003cc2:	d004      	beq.n	8003cce <HAL_SPI_Init+0x21a>
 8003cc4:	f240 1173 	movw	r1, #371	@ 0x173
 8003cc8:	4838      	ldr	r0, [pc, #224]	@ (8003dac <HAL_SPI_Init+0x2f8>)
 8003cca:	f7fc fccb 	bl	8000664 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d106      	bne.n	8003cfa <HAL_SPI_Init+0x246>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f7fc fcf5 	bl	80006e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2202      	movs	r2, #2
 8003cfe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d10:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003d22:	431a      	orrs	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d2c:	431a      	orrs	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	691b      	ldr	r3, [r3, #16]
 8003d32:	f003 0302 	and.w	r3, r3, #2
 8003d36:	431a      	orrs	r2, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	695b      	ldr	r3, [r3, #20]
 8003d3c:	f003 0301 	and.w	r3, r3, #1
 8003d40:	431a      	orrs	r2, r3
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d4a:	431a      	orrs	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	69db      	ldr	r3, [r3, #28]
 8003d50:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d54:	431a      	orrs	r2, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d5e:	ea42 0103 	orr.w	r1, r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d66:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	430a      	orrs	r2, r1
 8003d70:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	699b      	ldr	r3, [r3, #24]
 8003d76:	0c1a      	lsrs	r2, r3, #16
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f002 0204 	and.w	r2, r2, #4
 8003d80:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	69da      	ldr	r2, [r3, #28]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d90:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3708      	adds	r7, #8
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	0800796c 	.word	0x0800796c

08003db0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d101      	bne.n	8003dc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e0a1      	b.n	8003f06 <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a52      	ldr	r2, [pc, #328]	@ (8003f10 <HAL_TIM_Base_Init+0x160>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d013      	beq.n	8003df4 <HAL_TIM_Base_Init+0x44>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dd4:	d00e      	beq.n	8003df4 <HAL_TIM_Base_Init+0x44>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a4e      	ldr	r2, [pc, #312]	@ (8003f14 <HAL_TIM_Base_Init+0x164>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d009      	beq.n	8003df4 <HAL_TIM_Base_Init+0x44>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a4c      	ldr	r2, [pc, #304]	@ (8003f18 <HAL_TIM_Base_Init+0x168>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d004      	beq.n	8003df4 <HAL_TIM_Base_Init+0x44>
 8003dea:	f240 1113 	movw	r1, #275	@ 0x113
 8003dee:	484b      	ldr	r0, [pc, #300]	@ (8003f1c <HAL_TIM_Base_Init+0x16c>)
 8003df0:	f7fc fc38 	bl	8000664 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d014      	beq.n	8003e26 <HAL_TIM_Base_Init+0x76>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	2b10      	cmp	r3, #16
 8003e02:	d010      	beq.n	8003e26 <HAL_TIM_Base_Init+0x76>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	2b20      	cmp	r3, #32
 8003e0a:	d00c      	beq.n	8003e26 <HAL_TIM_Base_Init+0x76>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	2b40      	cmp	r3, #64	@ 0x40
 8003e12:	d008      	beq.n	8003e26 <HAL_TIM_Base_Init+0x76>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	2b60      	cmp	r3, #96	@ 0x60
 8003e1a:	d004      	beq.n	8003e26 <HAL_TIM_Base_Init+0x76>
 8003e1c:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8003e20:	483e      	ldr	r0, [pc, #248]	@ (8003f1c <HAL_TIM_Base_Init+0x16c>)
 8003e22:	f7fc fc1f 	bl	8000664 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	691b      	ldr	r3, [r3, #16]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00e      	beq.n	8003e4c <HAL_TIM_Base_Init+0x9c>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e36:	d009      	beq.n	8003e4c <HAL_TIM_Base_Init+0x9c>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	691b      	ldr	r3, [r3, #16]
 8003e3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e40:	d004      	beq.n	8003e4c <HAL_TIM_Base_Init+0x9c>
 8003e42:	f240 1115 	movw	r1, #277	@ 0x115
 8003e46:	4835      	ldr	r0, [pc, #212]	@ (8003f1c <HAL_TIM_Base_Init+0x16c>)
 8003e48:	f7fc fc0c 	bl	8000664 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d004      	beq.n	8003e5e <HAL_TIM_Base_Init+0xae>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e5c:	d304      	bcc.n	8003e68 <HAL_TIM_Base_Init+0xb8>
 8003e5e:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8003e62:	482e      	ldr	r0, [pc, #184]	@ (8003f1c <HAL_TIM_Base_Init+0x16c>)
 8003e64:	f7fc fbfe 	bl	8000664 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	699b      	ldr	r3, [r3, #24]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d008      	beq.n	8003e82 <HAL_TIM_Base_Init+0xd2>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	2b80      	cmp	r3, #128	@ 0x80
 8003e76:	d004      	beq.n	8003e82 <HAL_TIM_Base_Init+0xd2>
 8003e78:	f240 1117 	movw	r1, #279	@ 0x117
 8003e7c:	4827      	ldr	r0, [pc, #156]	@ (8003f1c <HAL_TIM_Base_Init+0x16c>)
 8003e7e:	f7fc fbf1 	bl	8000664 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d106      	bne.n	8003e9c <HAL_TIM_Base_Init+0xec>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f000 f842 	bl	8003f20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2202      	movs	r2, #2
 8003ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	3304      	adds	r3, #4
 8003eac:	4619      	mov	r1, r3
 8003eae:	4610      	mov	r0, r2
 8003eb0:	f000 f9c0 	bl	8004234 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3708      	adds	r7, #8
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	40012c00 	.word	0x40012c00
 8003f14:	40000400 	.word	0x40000400
 8003f18:	40000800 	.word	0x40000800
 8003f1c:	080079a4 	.word	0x080079a4

08003f20 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b083      	sub	sp, #12
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003f28:	bf00      	nop
 8003f2a:	370c      	adds	r7, #12
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bc80      	pop	{r7}
 8003f30:	4770      	bx	lr
	...

08003f34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a2e      	ldr	r2, [pc, #184]	@ (8003ffc <HAL_TIM_Base_Start_IT+0xc8>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d013      	beq.n	8003f6e <HAL_TIM_Base_Start_IT+0x3a>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f4e:	d00e      	beq.n	8003f6e <HAL_TIM_Base_Start_IT+0x3a>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a2a      	ldr	r2, [pc, #168]	@ (8004000 <HAL_TIM_Base_Start_IT+0xcc>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d009      	beq.n	8003f6e <HAL_TIM_Base_Start_IT+0x3a>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a29      	ldr	r2, [pc, #164]	@ (8004004 <HAL_TIM_Base_Start_IT+0xd0>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d004      	beq.n	8003f6e <HAL_TIM_Base_Start_IT+0x3a>
 8003f64:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 8003f68:	4827      	ldr	r0, [pc, #156]	@ (8004008 <HAL_TIM_Base_Start_IT+0xd4>)
 8003f6a:	f7fc fb7b 	bl	8000664 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d001      	beq.n	8003f7e <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e03a      	b.n	8003ff4 <HAL_TIM_Base_Start_IT+0xc0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2202      	movs	r2, #2
 8003f82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68da      	ldr	r2, [r3, #12]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f042 0201 	orr.w	r2, r2, #1
 8003f94:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a18      	ldr	r2, [pc, #96]	@ (8003ffc <HAL_TIM_Base_Start_IT+0xc8>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d00e      	beq.n	8003fbe <HAL_TIM_Base_Start_IT+0x8a>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fa8:	d009      	beq.n	8003fbe <HAL_TIM_Base_Start_IT+0x8a>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a14      	ldr	r2, [pc, #80]	@ (8004000 <HAL_TIM_Base_Start_IT+0xcc>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d004      	beq.n	8003fbe <HAL_TIM_Base_Start_IT+0x8a>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a12      	ldr	r2, [pc, #72]	@ (8004004 <HAL_TIM_Base_Start_IT+0xd0>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d111      	bne.n	8003fe2 <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	f003 0307 	and.w	r3, r3, #7
 8003fc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2b06      	cmp	r3, #6
 8003fce:	d010      	beq.n	8003ff2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f042 0201 	orr.w	r2, r2, #1
 8003fde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fe0:	e007      	b.n	8003ff2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f042 0201 	orr.w	r2, r2, #1
 8003ff0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3710      	adds	r7, #16
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	40012c00 	.word	0x40012c00
 8004000:	40000400 	.word	0x40000400
 8004004:	40000800 	.word	0x40000800
 8004008:	080079a4 	.word	0x080079a4

0800400c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	691b      	ldr	r3, [r3, #16]
 8004022:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d020      	beq.n	8004070 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f003 0302 	and.w	r3, r3, #2
 8004034:	2b00      	cmp	r3, #0
 8004036:	d01b      	beq.n	8004070 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f06f 0202 	mvn.w	r2, #2
 8004040:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2201      	movs	r2, #1
 8004046:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	f003 0303 	and.w	r3, r3, #3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d003      	beq.n	800405e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f000 f8d1 	bl	80041fe <HAL_TIM_IC_CaptureCallback>
 800405c:	e005      	b.n	800406a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 f8c4 	bl	80041ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 f8d3 	bl	8004210 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	f003 0304 	and.w	r3, r3, #4
 8004076:	2b00      	cmp	r3, #0
 8004078:	d020      	beq.n	80040bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f003 0304 	and.w	r3, r3, #4
 8004080:	2b00      	cmp	r3, #0
 8004082:	d01b      	beq.n	80040bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f06f 0204 	mvn.w	r2, #4
 800408c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2202      	movs	r2, #2
 8004092:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d003      	beq.n	80040aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 f8ab 	bl	80041fe <HAL_TIM_IC_CaptureCallback>
 80040a8:	e005      	b.n	80040b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 f89e 	bl	80041ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f000 f8ad 	bl	8004210 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	f003 0308 	and.w	r3, r3, #8
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d020      	beq.n	8004108 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f003 0308 	and.w	r3, r3, #8
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d01b      	beq.n	8004108 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f06f 0208 	mvn.w	r2, #8
 80040d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2204      	movs	r2, #4
 80040de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	69db      	ldr	r3, [r3, #28]
 80040e6:	f003 0303 	and.w	r3, r3, #3
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d003      	beq.n	80040f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f000 f885 	bl	80041fe <HAL_TIM_IC_CaptureCallback>
 80040f4:	e005      	b.n	8004102 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 f878 	bl	80041ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f000 f887 	bl	8004210 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	f003 0310 	and.w	r3, r3, #16
 800410e:	2b00      	cmp	r3, #0
 8004110:	d020      	beq.n	8004154 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f003 0310 	and.w	r3, r3, #16
 8004118:	2b00      	cmp	r3, #0
 800411a:	d01b      	beq.n	8004154 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f06f 0210 	mvn.w	r2, #16
 8004124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2208      	movs	r2, #8
 800412a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	69db      	ldr	r3, [r3, #28]
 8004132:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004136:	2b00      	cmp	r3, #0
 8004138:	d003      	beq.n	8004142 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 f85f 	bl	80041fe <HAL_TIM_IC_CaptureCallback>
 8004140:	e005      	b.n	800414e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f000 f852 	bl	80041ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f000 f861 	bl	8004210 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	f003 0301 	and.w	r3, r3, #1
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00c      	beq.n	8004178 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	2b00      	cmp	r3, #0
 8004166:	d007      	beq.n	8004178 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f06f 0201 	mvn.w	r2, #1
 8004170:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f7fc fa5e 	bl	8000634 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00c      	beq.n	800419c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004188:	2b00      	cmp	r3, #0
 800418a:	d007      	beq.n	800419c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004194:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 f8c3 	bl	8004322 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00c      	beq.n	80041c0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d007      	beq.n	80041c0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80041b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 f831 	bl	8004222 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	f003 0320 	and.w	r3, r3, #32
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00c      	beq.n	80041e4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f003 0320 	and.w	r3, r3, #32
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d007      	beq.n	80041e4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f06f 0220 	mvn.w	r2, #32
 80041dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 f896 	bl	8004310 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041e4:	bf00      	nop
 80041e6:	3710      	adds	r7, #16
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80041f4:	bf00      	nop
 80041f6:	370c      	adds	r7, #12
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bc80      	pop	{r7}
 80041fc:	4770      	bx	lr

080041fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80041fe:	b480      	push	{r7}
 8004200:	b083      	sub	sp, #12
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004206:	bf00      	nop
 8004208:	370c      	adds	r7, #12
 800420a:	46bd      	mov	sp, r7
 800420c:	bc80      	pop	{r7}
 800420e:	4770      	bx	lr

08004210 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004218:	bf00      	nop
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	bc80      	pop	{r7}
 8004220:	4770      	bx	lr

08004222 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004222:	b480      	push	{r7}
 8004224:	b083      	sub	sp, #12
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800422a:	bf00      	nop
 800422c:	370c      	adds	r7, #12
 800422e:	46bd      	mov	sp, r7
 8004230:	bc80      	pop	{r7}
 8004232:	4770      	bx	lr

08004234 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004234:	b480      	push	{r7}
 8004236:	b085      	sub	sp, #20
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	4a2f      	ldr	r2, [pc, #188]	@ (8004304 <TIM_Base_SetConfig+0xd0>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d00b      	beq.n	8004264 <TIM_Base_SetConfig+0x30>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004252:	d007      	beq.n	8004264 <TIM_Base_SetConfig+0x30>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	4a2c      	ldr	r2, [pc, #176]	@ (8004308 <TIM_Base_SetConfig+0xd4>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d003      	beq.n	8004264 <TIM_Base_SetConfig+0x30>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4a2b      	ldr	r2, [pc, #172]	@ (800430c <TIM_Base_SetConfig+0xd8>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d108      	bne.n	8004276 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800426a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	68fa      	ldr	r2, [r7, #12]
 8004272:	4313      	orrs	r3, r2
 8004274:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a22      	ldr	r2, [pc, #136]	@ (8004304 <TIM_Base_SetConfig+0xd0>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d00b      	beq.n	8004296 <TIM_Base_SetConfig+0x62>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004284:	d007      	beq.n	8004296 <TIM_Base_SetConfig+0x62>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a1f      	ldr	r2, [pc, #124]	@ (8004308 <TIM_Base_SetConfig+0xd4>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d003      	beq.n	8004296 <TIM_Base_SetConfig+0x62>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a1e      	ldr	r2, [pc, #120]	@ (800430c <TIM_Base_SetConfig+0xd8>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d108      	bne.n	80042a8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800429c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	68fa      	ldr	r2, [r7, #12]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	695b      	ldr	r3, [r3, #20]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	68fa      	ldr	r2, [r7, #12]
 80042ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	689a      	ldr	r2, [r3, #8]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a0d      	ldr	r2, [pc, #52]	@ (8004304 <TIM_Base_SetConfig+0xd0>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d103      	bne.n	80042dc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	691a      	ldr	r2, [r3, #16]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	691b      	ldr	r3, [r3, #16]
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d005      	beq.n	80042fa <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	691b      	ldr	r3, [r3, #16]
 80042f2:	f023 0201 	bic.w	r2, r3, #1
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	611a      	str	r2, [r3, #16]
  }
}
 80042fa:	bf00      	nop
 80042fc:	3714      	adds	r7, #20
 80042fe:	46bd      	mov	sp, r7
 8004300:	bc80      	pop	{r7}
 8004302:	4770      	bx	lr
 8004304:	40012c00 	.word	0x40012c00
 8004308:	40000400 	.word	0x40000400
 800430c:	40000800 	.word	0x40000800

08004310 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004318:	bf00      	nop
 800431a:	370c      	adds	r7, #12
 800431c:	46bd      	mov	sp, r7
 800431e:	bc80      	pop	{r7}
 8004320:	4770      	bx	lr

08004322 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004322:	b480      	push	{r7}
 8004324:	b083      	sub	sp, #12
 8004326:	af00      	add	r7, sp, #0
 8004328:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800432a:	bf00      	nop
 800432c:	370c      	adds	r7, #12
 800432e:	46bd      	mov	sp, r7
 8004330:	bc80      	pop	{r7}
 8004332:	4770      	bx	lr

08004334 <__NVIC_SetPriority>:
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	4603      	mov	r3, r0
 800433c:	6039      	str	r1, [r7, #0]
 800433e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004344:	2b00      	cmp	r3, #0
 8004346:	db0a      	blt.n	800435e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	b2da      	uxtb	r2, r3
 800434c:	490c      	ldr	r1, [pc, #48]	@ (8004380 <__NVIC_SetPriority+0x4c>)
 800434e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004352:	0112      	lsls	r2, r2, #4
 8004354:	b2d2      	uxtb	r2, r2
 8004356:	440b      	add	r3, r1
 8004358:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800435c:	e00a      	b.n	8004374 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	b2da      	uxtb	r2, r3
 8004362:	4908      	ldr	r1, [pc, #32]	@ (8004384 <__NVIC_SetPriority+0x50>)
 8004364:	79fb      	ldrb	r3, [r7, #7]
 8004366:	f003 030f 	and.w	r3, r3, #15
 800436a:	3b04      	subs	r3, #4
 800436c:	0112      	lsls	r2, r2, #4
 800436e:	b2d2      	uxtb	r2, r2
 8004370:	440b      	add	r3, r1
 8004372:	761a      	strb	r2, [r3, #24]
}
 8004374:	bf00      	nop
 8004376:	370c      	adds	r7, #12
 8004378:	46bd      	mov	sp, r7
 800437a:	bc80      	pop	{r7}
 800437c:	4770      	bx	lr
 800437e:	bf00      	nop
 8004380:	e000e100 	.word	0xe000e100
 8004384:	e000ed00 	.word	0xe000ed00

08004388 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004388:	b580      	push	{r7, lr}
 800438a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800438c:	4b05      	ldr	r3, [pc, #20]	@ (80043a4 <SysTick_Handler+0x1c>)
 800438e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004390:	f001 ff10 	bl	80061b4 <xTaskGetSchedulerState>
 8004394:	4603      	mov	r3, r0
 8004396:	2b01      	cmp	r3, #1
 8004398:	d001      	beq.n	800439e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800439a:	f002 fdb5 	bl	8006f08 <xPortSysTickHandler>
  }
}
 800439e:	bf00      	nop
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	e000e010 	.word	0xe000e010

080043a8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80043a8:	b580      	push	{r7, lr}
 80043aa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80043ac:	2100      	movs	r1, #0
 80043ae:	f06f 0004 	mvn.w	r0, #4
 80043b2:	f7ff ffbf 	bl	8004334 <__NVIC_SetPriority>
#endif
}
 80043b6:	bf00      	nop
 80043b8:	bd80      	pop	{r7, pc}
	...

080043bc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043c2:	f3ef 8305 	mrs	r3, IPSR
 80043c6:	603b      	str	r3, [r7, #0]
  return(result);
 80043c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d003      	beq.n	80043d6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80043ce:	f06f 0305 	mvn.w	r3, #5
 80043d2:	607b      	str	r3, [r7, #4]
 80043d4:	e00c      	b.n	80043f0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80043d6:	4b09      	ldr	r3, [pc, #36]	@ (80043fc <osKernelInitialize+0x40>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d105      	bne.n	80043ea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80043de:	4b07      	ldr	r3, [pc, #28]	@ (80043fc <osKernelInitialize+0x40>)
 80043e0:	2201      	movs	r2, #1
 80043e2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80043e4:	2300      	movs	r3, #0
 80043e6:	607b      	str	r3, [r7, #4]
 80043e8:	e002      	b.n	80043f0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80043ea:	f04f 33ff 	mov.w	r3, #4294967295
 80043ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80043f0:	687b      	ldr	r3, [r7, #4]
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	370c      	adds	r7, #12
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bc80      	pop	{r7}
 80043fa:	4770      	bx	lr
 80043fc:	2000065c 	.word	0x2000065c

08004400 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004406:	f3ef 8305 	mrs	r3, IPSR
 800440a:	603b      	str	r3, [r7, #0]
  return(result);
 800440c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800440e:	2b00      	cmp	r3, #0
 8004410:	d003      	beq.n	800441a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004412:	f06f 0305 	mvn.w	r3, #5
 8004416:	607b      	str	r3, [r7, #4]
 8004418:	e010      	b.n	800443c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800441a:	4b0b      	ldr	r3, [pc, #44]	@ (8004448 <osKernelStart+0x48>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d109      	bne.n	8004436 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004422:	f7ff ffc1 	bl	80043a8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004426:	4b08      	ldr	r3, [pc, #32]	@ (8004448 <osKernelStart+0x48>)
 8004428:	2202      	movs	r2, #2
 800442a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800442c:	f001 fa62 	bl	80058f4 <vTaskStartScheduler>
      stat = osOK;
 8004430:	2300      	movs	r3, #0
 8004432:	607b      	str	r3, [r7, #4]
 8004434:	e002      	b.n	800443c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004436:	f04f 33ff 	mov.w	r3, #4294967295
 800443a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800443c:	687b      	ldr	r3, [r7, #4]
}
 800443e:	4618      	mov	r0, r3
 8004440:	3708      	adds	r7, #8
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	2000065c 	.word	0x2000065c

0800444c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800444c:	b580      	push	{r7, lr}
 800444e:	b08e      	sub	sp, #56	@ 0x38
 8004450:	af04      	add	r7, sp, #16
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004458:	2300      	movs	r3, #0
 800445a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800445c:	f3ef 8305 	mrs	r3, IPSR
 8004460:	617b      	str	r3, [r7, #20]
  return(result);
 8004462:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004464:	2b00      	cmp	r3, #0
 8004466:	d17e      	bne.n	8004566 <osThreadNew+0x11a>
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d07b      	beq.n	8004566 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800446e:	2380      	movs	r3, #128	@ 0x80
 8004470:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004472:	2318      	movs	r3, #24
 8004474:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004476:	2300      	movs	r3, #0
 8004478:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800447a:	f04f 33ff 	mov.w	r3, #4294967295
 800447e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d045      	beq.n	8004512 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d002      	beq.n	8004494 <osThreadNew+0x48>
        name = attr->name;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	699b      	ldr	r3, [r3, #24]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d002      	beq.n	80044a2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	699b      	ldr	r3, [r3, #24]
 80044a0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d008      	beq.n	80044ba <osThreadNew+0x6e>
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	2b38      	cmp	r3, #56	@ 0x38
 80044ac:	d805      	bhi.n	80044ba <osThreadNew+0x6e>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	f003 0301 	and.w	r3, r3, #1
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d001      	beq.n	80044be <osThreadNew+0x72>
        return (NULL);
 80044ba:	2300      	movs	r3, #0
 80044bc:	e054      	b.n	8004568 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	695b      	ldr	r3, [r3, #20]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	695b      	ldr	r3, [r3, #20]
 80044ca:	089b      	lsrs	r3, r3, #2
 80044cc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00e      	beq.n	80044f4 <osThreadNew+0xa8>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	2ba7      	cmp	r3, #167	@ 0xa7
 80044dc:	d90a      	bls.n	80044f4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d006      	beq.n	80044f4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	695b      	ldr	r3, [r3, #20]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d002      	beq.n	80044f4 <osThreadNew+0xa8>
        mem = 1;
 80044ee:	2301      	movs	r3, #1
 80044f0:	61bb      	str	r3, [r7, #24]
 80044f2:	e010      	b.n	8004516 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d10c      	bne.n	8004516 <osThreadNew+0xca>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d108      	bne.n	8004516 <osThreadNew+0xca>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	691b      	ldr	r3, [r3, #16]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d104      	bne.n	8004516 <osThreadNew+0xca>
          mem = 0;
 800450c:	2300      	movs	r3, #0
 800450e:	61bb      	str	r3, [r7, #24]
 8004510:	e001      	b.n	8004516 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004512:	2300      	movs	r3, #0
 8004514:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004516:	69bb      	ldr	r3, [r7, #24]
 8004518:	2b01      	cmp	r3, #1
 800451a:	d110      	bne.n	800453e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004520:	687a      	ldr	r2, [r7, #4]
 8004522:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004524:	9202      	str	r2, [sp, #8]
 8004526:	9301      	str	r3, [sp, #4]
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	9300      	str	r3, [sp, #0]
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	6a3a      	ldr	r2, [r7, #32]
 8004530:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004532:	68f8      	ldr	r0, [r7, #12]
 8004534:	f000 ff76 	bl	8005424 <xTaskCreateStatic>
 8004538:	4603      	mov	r3, r0
 800453a:	613b      	str	r3, [r7, #16]
 800453c:	e013      	b.n	8004566 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800453e:	69bb      	ldr	r3, [r7, #24]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d110      	bne.n	8004566 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004544:	6a3b      	ldr	r3, [r7, #32]
 8004546:	b29a      	uxth	r2, r3
 8004548:	f107 0310 	add.w	r3, r7, #16
 800454c:	9301      	str	r3, [sp, #4]
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	9300      	str	r3, [sp, #0]
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004556:	68f8      	ldr	r0, [r7, #12]
 8004558:	f000 ffc4 	bl	80054e4 <xTaskCreate>
 800455c:	4603      	mov	r3, r0
 800455e:	2b01      	cmp	r3, #1
 8004560:	d001      	beq.n	8004566 <osThreadNew+0x11a>
            hTask = NULL;
 8004562:	2300      	movs	r3, #0
 8004564:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004566:	693b      	ldr	r3, [r7, #16]
}
 8004568:	4618      	mov	r0, r3
 800456a:	3728      	adds	r7, #40	@ 0x28
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004578:	f3ef 8305 	mrs	r3, IPSR
 800457c:	60bb      	str	r3, [r7, #8]
  return(result);
 800457e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004580:	2b00      	cmp	r3, #0
 8004582:	d003      	beq.n	800458c <osDelay+0x1c>
    stat = osErrorISR;
 8004584:	f06f 0305 	mvn.w	r3, #5
 8004588:	60fb      	str	r3, [r7, #12]
 800458a:	e007      	b.n	800459c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800458c:	2300      	movs	r3, #0
 800458e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d002      	beq.n	800459c <osDelay+0x2c>
      vTaskDelay(ticks);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f001 f976 	bl	8005888 <vTaskDelay>
    }
  }

  return (stat);
 800459c:	68fb      	ldr	r3, [r7, #12]
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3710      	adds	r7, #16
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
	...

080045a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	4a06      	ldr	r2, [pc, #24]	@ (80045d0 <vApplicationGetIdleTaskMemory+0x28>)
 80045b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	4a05      	ldr	r2, [pc, #20]	@ (80045d4 <vApplicationGetIdleTaskMemory+0x2c>)
 80045be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2280      	movs	r2, #128	@ 0x80
 80045c4:	601a      	str	r2, [r3, #0]
}
 80045c6:	bf00      	nop
 80045c8:	3714      	adds	r7, #20
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bc80      	pop	{r7}
 80045ce:	4770      	bx	lr
 80045d0:	20000660 	.word	0x20000660
 80045d4:	20000708 	.word	0x20000708

080045d8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	60f8      	str	r0, [r7, #12]
 80045e0:	60b9      	str	r1, [r7, #8]
 80045e2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	4a07      	ldr	r2, [pc, #28]	@ (8004604 <vApplicationGetTimerTaskMemory+0x2c>)
 80045e8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	4a06      	ldr	r2, [pc, #24]	@ (8004608 <vApplicationGetTimerTaskMemory+0x30>)
 80045ee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80045f6:	601a      	str	r2, [r3, #0]
}
 80045f8:	bf00      	nop
 80045fa:	3714      	adds	r7, #20
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bc80      	pop	{r7}
 8004600:	4770      	bx	lr
 8004602:	bf00      	nop
 8004604:	20000908 	.word	0x20000908
 8004608:	200009b0 	.word	0x200009b0

0800460c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f103 0208 	add.w	r2, r3, #8
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f04f 32ff 	mov.w	r2, #4294967295
 8004624:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f103 0208 	add.w	r2, r3, #8
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f103 0208 	add.w	r2, r3, #8
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004640:	bf00      	nop
 8004642:	370c      	adds	r7, #12
 8004644:	46bd      	mov	sp, r7
 8004646:	bc80      	pop	{r7}
 8004648:	4770      	bx	lr

0800464a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800464a:	b480      	push	{r7}
 800464c:	b083      	sub	sp, #12
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	bc80      	pop	{r7}
 8004660:	4770      	bx	lr

08004662 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004662:	b480      	push	{r7}
 8004664:	b085      	sub	sp, #20
 8004666:	af00      	add	r7, sp, #0
 8004668:	6078      	str	r0, [r7, #4]
 800466a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	689a      	ldr	r2, [r3, #8]
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	683a      	ldr	r2, [r7, #0]
 8004686:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	683a      	ldr	r2, [r7, #0]
 800468c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	1c5a      	adds	r2, r3, #1
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	601a      	str	r2, [r3, #0]
}
 800469e:	bf00      	nop
 80046a0:	3714      	adds	r7, #20
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bc80      	pop	{r7}
 80046a6:	4770      	bx	lr

080046a8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046be:	d103      	bne.n	80046c8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	691b      	ldr	r3, [r3, #16]
 80046c4:	60fb      	str	r3, [r7, #12]
 80046c6:	e00c      	b.n	80046e2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	3308      	adds	r3, #8
 80046cc:	60fb      	str	r3, [r7, #12]
 80046ce:	e002      	b.n	80046d6 <vListInsert+0x2e>
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	60fb      	str	r3, [r7, #12]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68ba      	ldr	r2, [r7, #8]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d2f6      	bcs.n	80046d0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	685a      	ldr	r2, [r3, #4]
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	683a      	ldr	r2, [r7, #0]
 80046f0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	68fa      	ldr	r2, [r7, #12]
 80046f6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	683a      	ldr	r2, [r7, #0]
 80046fc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	1c5a      	adds	r2, r3, #1
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	601a      	str	r2, [r3, #0]
}
 800470e:	bf00      	nop
 8004710:	3714      	adds	r7, #20
 8004712:	46bd      	mov	sp, r7
 8004714:	bc80      	pop	{r7}
 8004716:	4770      	bx	lr

08004718 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004718:	b480      	push	{r7}
 800471a:	b085      	sub	sp, #20
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	6892      	ldr	r2, [r2, #8]
 800472e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	6852      	ldr	r2, [r2, #4]
 8004738:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	429a      	cmp	r2, r3
 8004742:	d103      	bne.n	800474c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689a      	ldr	r2, [r3, #8]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	1e5a      	subs	r2, r3, #1
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
}
 8004760:	4618      	mov	r0, r3
 8004762:	3714      	adds	r7, #20
 8004764:	46bd      	mov	sp, r7
 8004766:	bc80      	pop	{r7}
 8004768:	4770      	bx	lr
	...

0800476c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d10b      	bne.n	8004798 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004784:	f383 8811 	msr	BASEPRI, r3
 8004788:	f3bf 8f6f 	isb	sy
 800478c:	f3bf 8f4f 	dsb	sy
 8004790:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004792:	bf00      	nop
 8004794:	bf00      	nop
 8004796:	e7fd      	b.n	8004794 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004798:	f002 fb38 	bl	8006e0c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047a4:	68f9      	ldr	r1, [r7, #12]
 80047a6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80047a8:	fb01 f303 	mul.w	r3, r1, r3
 80047ac:	441a      	add	r2, r3
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2200      	movs	r2, #0
 80047b6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047c8:	3b01      	subs	r3, #1
 80047ca:	68f9      	ldr	r1, [r7, #12]
 80047cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80047ce:	fb01 f303 	mul.w	r3, r1, r3
 80047d2:	441a      	add	r2, r3
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	22ff      	movs	r2, #255	@ 0xff
 80047dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	22ff      	movs	r2, #255	@ 0xff
 80047e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d114      	bne.n	8004818 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	691b      	ldr	r3, [r3, #16]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d01a      	beq.n	800482c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	3310      	adds	r3, #16
 80047fa:	4618      	mov	r0, r3
 80047fc:	f001 fb14 	bl	8005e28 <xTaskRemoveFromEventList>
 8004800:	4603      	mov	r3, r0
 8004802:	2b00      	cmp	r3, #0
 8004804:	d012      	beq.n	800482c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004806:	4b0d      	ldr	r3, [pc, #52]	@ (800483c <xQueueGenericReset+0xd0>)
 8004808:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800480c:	601a      	str	r2, [r3, #0]
 800480e:	f3bf 8f4f 	dsb	sy
 8004812:	f3bf 8f6f 	isb	sy
 8004816:	e009      	b.n	800482c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	3310      	adds	r3, #16
 800481c:	4618      	mov	r0, r3
 800481e:	f7ff fef5 	bl	800460c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	3324      	adds	r3, #36	@ 0x24
 8004826:	4618      	mov	r0, r3
 8004828:	f7ff fef0 	bl	800460c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800482c:	f002 fb1e 	bl	8006e6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004830:	2301      	movs	r3, #1
}
 8004832:	4618      	mov	r0, r3
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	e000ed04 	.word	0xe000ed04

08004840 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004840:	b580      	push	{r7, lr}
 8004842:	b08e      	sub	sp, #56	@ 0x38
 8004844:	af02      	add	r7, sp, #8
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	607a      	str	r2, [r7, #4]
 800484c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d10b      	bne.n	800486c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004858:	f383 8811 	msr	BASEPRI, r3
 800485c:	f3bf 8f6f 	isb	sy
 8004860:	f3bf 8f4f 	dsb	sy
 8004864:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004866:	bf00      	nop
 8004868:	bf00      	nop
 800486a:	e7fd      	b.n	8004868 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10b      	bne.n	800488a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004876:	f383 8811 	msr	BASEPRI, r3
 800487a:	f3bf 8f6f 	isb	sy
 800487e:	f3bf 8f4f 	dsb	sy
 8004882:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004884:	bf00      	nop
 8004886:	bf00      	nop
 8004888:	e7fd      	b.n	8004886 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d002      	beq.n	8004896 <xQueueGenericCreateStatic+0x56>
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d001      	beq.n	800489a <xQueueGenericCreateStatic+0x5a>
 8004896:	2301      	movs	r3, #1
 8004898:	e000      	b.n	800489c <xQueueGenericCreateStatic+0x5c>
 800489a:	2300      	movs	r3, #0
 800489c:	2b00      	cmp	r3, #0
 800489e:	d10b      	bne.n	80048b8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80048a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048a4:	f383 8811 	msr	BASEPRI, r3
 80048a8:	f3bf 8f6f 	isb	sy
 80048ac:	f3bf 8f4f 	dsb	sy
 80048b0:	623b      	str	r3, [r7, #32]
}
 80048b2:	bf00      	nop
 80048b4:	bf00      	nop
 80048b6:	e7fd      	b.n	80048b4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d102      	bne.n	80048c4 <xQueueGenericCreateStatic+0x84>
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d101      	bne.n	80048c8 <xQueueGenericCreateStatic+0x88>
 80048c4:	2301      	movs	r3, #1
 80048c6:	e000      	b.n	80048ca <xQueueGenericCreateStatic+0x8a>
 80048c8:	2300      	movs	r3, #0
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d10b      	bne.n	80048e6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80048ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048d2:	f383 8811 	msr	BASEPRI, r3
 80048d6:	f3bf 8f6f 	isb	sy
 80048da:	f3bf 8f4f 	dsb	sy
 80048de:	61fb      	str	r3, [r7, #28]
}
 80048e0:	bf00      	nop
 80048e2:	bf00      	nop
 80048e4:	e7fd      	b.n	80048e2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80048e6:	2350      	movs	r3, #80	@ 0x50
 80048e8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	2b50      	cmp	r3, #80	@ 0x50
 80048ee:	d00b      	beq.n	8004908 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80048f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048f4:	f383 8811 	msr	BASEPRI, r3
 80048f8:	f3bf 8f6f 	isb	sy
 80048fc:	f3bf 8f4f 	dsb	sy
 8004900:	61bb      	str	r3, [r7, #24]
}
 8004902:	bf00      	nop
 8004904:	bf00      	nop
 8004906:	e7fd      	b.n	8004904 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004908:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800490e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004910:	2b00      	cmp	r3, #0
 8004912:	d00d      	beq.n	8004930 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800491c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004922:	9300      	str	r3, [sp, #0]
 8004924:	4613      	mov	r3, r2
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	68b9      	ldr	r1, [r7, #8]
 800492a:	68f8      	ldr	r0, [r7, #12]
 800492c:	f000 f840 	bl	80049b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004932:	4618      	mov	r0, r3
 8004934:	3730      	adds	r7, #48	@ 0x30
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}

0800493a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800493a:	b580      	push	{r7, lr}
 800493c:	b08a      	sub	sp, #40	@ 0x28
 800493e:	af02      	add	r7, sp, #8
 8004940:	60f8      	str	r0, [r7, #12]
 8004942:	60b9      	str	r1, [r7, #8]
 8004944:	4613      	mov	r3, r2
 8004946:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d10b      	bne.n	8004966 <xQueueGenericCreate+0x2c>
	__asm volatile
 800494e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004952:	f383 8811 	msr	BASEPRI, r3
 8004956:	f3bf 8f6f 	isb	sy
 800495a:	f3bf 8f4f 	dsb	sy
 800495e:	613b      	str	r3, [r7, #16]
}
 8004960:	bf00      	nop
 8004962:	bf00      	nop
 8004964:	e7fd      	b.n	8004962 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	68ba      	ldr	r2, [r7, #8]
 800496a:	fb02 f303 	mul.w	r3, r2, r3
 800496e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	3350      	adds	r3, #80	@ 0x50
 8004974:	4618      	mov	r0, r3
 8004976:	f002 fb4b 	bl	8007010 <pvPortMalloc>
 800497a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d011      	beq.n	80049a6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	3350      	adds	r3, #80	@ 0x50
 800498a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	2200      	movs	r2, #0
 8004990:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004994:	79fa      	ldrb	r2, [r7, #7]
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	9300      	str	r3, [sp, #0]
 800499a:	4613      	mov	r3, r2
 800499c:	697a      	ldr	r2, [r7, #20]
 800499e:	68b9      	ldr	r1, [r7, #8]
 80049a0:	68f8      	ldr	r0, [r7, #12]
 80049a2:	f000 f805 	bl	80049b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80049a6:	69bb      	ldr	r3, [r7, #24]
	}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3720      	adds	r7, #32
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	60f8      	str	r0, [r7, #12]
 80049b8:	60b9      	str	r1, [r7, #8]
 80049ba:	607a      	str	r2, [r7, #4]
 80049bc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d103      	bne.n	80049cc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	69ba      	ldr	r2, [r7, #24]
 80049c8:	601a      	str	r2, [r3, #0]
 80049ca:	e002      	b.n	80049d2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80049cc:	69bb      	ldr	r3, [r7, #24]
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	68fa      	ldr	r2, [r7, #12]
 80049d6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80049de:	2101      	movs	r1, #1
 80049e0:	69b8      	ldr	r0, [r7, #24]
 80049e2:	f7ff fec3 	bl	800476c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	78fa      	ldrb	r2, [r7, #3]
 80049ea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80049ee:	bf00      	nop
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
	...

080049f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b08e      	sub	sp, #56	@ 0x38
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]
 8004a04:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004a06:	2300      	movs	r3, #0
 8004a08:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d10b      	bne.n	8004a2c <xQueueGenericSend+0x34>
	__asm volatile
 8004a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a18:	f383 8811 	msr	BASEPRI, r3
 8004a1c:	f3bf 8f6f 	isb	sy
 8004a20:	f3bf 8f4f 	dsb	sy
 8004a24:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004a26:	bf00      	nop
 8004a28:	bf00      	nop
 8004a2a:	e7fd      	b.n	8004a28 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d103      	bne.n	8004a3a <xQueueGenericSend+0x42>
 8004a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d101      	bne.n	8004a3e <xQueueGenericSend+0x46>
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e000      	b.n	8004a40 <xQueueGenericSend+0x48>
 8004a3e:	2300      	movs	r3, #0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d10b      	bne.n	8004a5c <xQueueGenericSend+0x64>
	__asm volatile
 8004a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a48:	f383 8811 	msr	BASEPRI, r3
 8004a4c:	f3bf 8f6f 	isb	sy
 8004a50:	f3bf 8f4f 	dsb	sy
 8004a54:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004a56:	bf00      	nop
 8004a58:	bf00      	nop
 8004a5a:	e7fd      	b.n	8004a58 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d103      	bne.n	8004a6a <xQueueGenericSend+0x72>
 8004a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d101      	bne.n	8004a6e <xQueueGenericSend+0x76>
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e000      	b.n	8004a70 <xQueueGenericSend+0x78>
 8004a6e:	2300      	movs	r3, #0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d10b      	bne.n	8004a8c <xQueueGenericSend+0x94>
	__asm volatile
 8004a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a78:	f383 8811 	msr	BASEPRI, r3
 8004a7c:	f3bf 8f6f 	isb	sy
 8004a80:	f3bf 8f4f 	dsb	sy
 8004a84:	623b      	str	r3, [r7, #32]
}
 8004a86:	bf00      	nop
 8004a88:	bf00      	nop
 8004a8a:	e7fd      	b.n	8004a88 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a8c:	f001 fb92 	bl	80061b4 <xTaskGetSchedulerState>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d102      	bne.n	8004a9c <xQueueGenericSend+0xa4>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d101      	bne.n	8004aa0 <xQueueGenericSend+0xa8>
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e000      	b.n	8004aa2 <xQueueGenericSend+0xaa>
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d10b      	bne.n	8004abe <xQueueGenericSend+0xc6>
	__asm volatile
 8004aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aaa:	f383 8811 	msr	BASEPRI, r3
 8004aae:	f3bf 8f6f 	isb	sy
 8004ab2:	f3bf 8f4f 	dsb	sy
 8004ab6:	61fb      	str	r3, [r7, #28]
}
 8004ab8:	bf00      	nop
 8004aba:	bf00      	nop
 8004abc:	e7fd      	b.n	8004aba <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004abe:	f002 f9a5 	bl	8006e0c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d302      	bcc.n	8004ad4 <xQueueGenericSend+0xdc>
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	2b02      	cmp	r3, #2
 8004ad2:	d129      	bne.n	8004b28 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004ad4:	683a      	ldr	r2, [r7, #0]
 8004ad6:	68b9      	ldr	r1, [r7, #8]
 8004ad8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ada:	f000 fb36 	bl	800514a <prvCopyDataToQueue>
 8004ade:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d010      	beq.n	8004b0a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aea:	3324      	adds	r3, #36	@ 0x24
 8004aec:	4618      	mov	r0, r3
 8004aee:	f001 f99b 	bl	8005e28 <xTaskRemoveFromEventList>
 8004af2:	4603      	mov	r3, r0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d013      	beq.n	8004b20 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004af8:	4b3f      	ldr	r3, [pc, #252]	@ (8004bf8 <xQueueGenericSend+0x200>)
 8004afa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004afe:	601a      	str	r2, [r3, #0]
 8004b00:	f3bf 8f4f 	dsb	sy
 8004b04:	f3bf 8f6f 	isb	sy
 8004b08:	e00a      	b.n	8004b20 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d007      	beq.n	8004b20 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004b10:	4b39      	ldr	r3, [pc, #228]	@ (8004bf8 <xQueueGenericSend+0x200>)
 8004b12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b16:	601a      	str	r2, [r3, #0]
 8004b18:	f3bf 8f4f 	dsb	sy
 8004b1c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004b20:	f002 f9a4 	bl	8006e6c <vPortExitCritical>
				return pdPASS;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e063      	b.n	8004bf0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d103      	bne.n	8004b36 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b2e:	f002 f99d 	bl	8006e6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004b32:	2300      	movs	r3, #0
 8004b34:	e05c      	b.n	8004bf0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d106      	bne.n	8004b4a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b3c:	f107 0314 	add.w	r3, r7, #20
 8004b40:	4618      	mov	r0, r3
 8004b42:	f001 f9d5 	bl	8005ef0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b46:	2301      	movs	r3, #1
 8004b48:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b4a:	f002 f98f 	bl	8006e6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b4e:	f000 ff41 	bl	80059d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b52:	f002 f95b 	bl	8006e0c <vPortEnterCritical>
 8004b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b58:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b5c:	b25b      	sxtb	r3, r3
 8004b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b62:	d103      	bne.n	8004b6c <xQueueGenericSend+0x174>
 8004b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b6e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b72:	b25b      	sxtb	r3, r3
 8004b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b78:	d103      	bne.n	8004b82 <xQueueGenericSend+0x18a>
 8004b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b82:	f002 f973 	bl	8006e6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b86:	1d3a      	adds	r2, r7, #4
 8004b88:	f107 0314 	add.w	r3, r7, #20
 8004b8c:	4611      	mov	r1, r2
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f001 f9c4 	bl	8005f1c <xTaskCheckForTimeOut>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d124      	bne.n	8004be4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004b9a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b9c:	f000 fbcd 	bl	800533a <prvIsQueueFull>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d018      	beq.n	8004bd8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba8:	3310      	adds	r3, #16
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	4611      	mov	r1, r2
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f001 f8e8 	bl	8005d84 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004bb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bb6:	f000 fb58 	bl	800526a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004bba:	f000 ff19 	bl	80059f0 <xTaskResumeAll>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	f47f af7c 	bne.w	8004abe <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8004bf8 <xQueueGenericSend+0x200>)
 8004bc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bcc:	601a      	str	r2, [r3, #0]
 8004bce:	f3bf 8f4f 	dsb	sy
 8004bd2:	f3bf 8f6f 	isb	sy
 8004bd6:	e772      	b.n	8004abe <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004bd8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bda:	f000 fb46 	bl	800526a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004bde:	f000 ff07 	bl	80059f0 <xTaskResumeAll>
 8004be2:	e76c      	b.n	8004abe <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004be4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004be6:	f000 fb40 	bl	800526a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004bea:	f000 ff01 	bl	80059f0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004bee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3738      	adds	r7, #56	@ 0x38
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	e000ed04 	.word	0xe000ed04

08004bfc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b090      	sub	sp, #64	@ 0x40
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	60f8      	str	r0, [r7, #12]
 8004c04:	60b9      	str	r1, [r7, #8]
 8004c06:	607a      	str	r2, [r7, #4]
 8004c08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d10b      	bne.n	8004c2c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c18:	f383 8811 	msr	BASEPRI, r3
 8004c1c:	f3bf 8f6f 	isb	sy
 8004c20:	f3bf 8f4f 	dsb	sy
 8004c24:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004c26:	bf00      	nop
 8004c28:	bf00      	nop
 8004c2a:	e7fd      	b.n	8004c28 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d103      	bne.n	8004c3a <xQueueGenericSendFromISR+0x3e>
 8004c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d101      	bne.n	8004c3e <xQueueGenericSendFromISR+0x42>
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e000      	b.n	8004c40 <xQueueGenericSendFromISR+0x44>
 8004c3e:	2300      	movs	r3, #0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d10b      	bne.n	8004c5c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c48:	f383 8811 	msr	BASEPRI, r3
 8004c4c:	f3bf 8f6f 	isb	sy
 8004c50:	f3bf 8f4f 	dsb	sy
 8004c54:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004c56:	bf00      	nop
 8004c58:	bf00      	nop
 8004c5a:	e7fd      	b.n	8004c58 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d103      	bne.n	8004c6a <xQueueGenericSendFromISR+0x6e>
 8004c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d101      	bne.n	8004c6e <xQueueGenericSendFromISR+0x72>
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e000      	b.n	8004c70 <xQueueGenericSendFromISR+0x74>
 8004c6e:	2300      	movs	r3, #0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d10b      	bne.n	8004c8c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c78:	f383 8811 	msr	BASEPRI, r3
 8004c7c:	f3bf 8f6f 	isb	sy
 8004c80:	f3bf 8f4f 	dsb	sy
 8004c84:	623b      	str	r3, [r7, #32]
}
 8004c86:	bf00      	nop
 8004c88:	bf00      	nop
 8004c8a:	e7fd      	b.n	8004c88 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004c8c:	f002 f980 	bl	8006f90 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004c90:	f3ef 8211 	mrs	r2, BASEPRI
 8004c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c98:	f383 8811 	msr	BASEPRI, r3
 8004c9c:	f3bf 8f6f 	isb	sy
 8004ca0:	f3bf 8f4f 	dsb	sy
 8004ca4:	61fa      	str	r2, [r7, #28]
 8004ca6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004ca8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004caa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004cac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d302      	bcc.n	8004cbe <xQueueGenericSendFromISR+0xc2>
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d12f      	bne.n	8004d1e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cc0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004cc4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004cce:	683a      	ldr	r2, [r7, #0]
 8004cd0:	68b9      	ldr	r1, [r7, #8]
 8004cd2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004cd4:	f000 fa39 	bl	800514a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004cd8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce0:	d112      	bne.n	8004d08 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d016      	beq.n	8004d18 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cec:	3324      	adds	r3, #36	@ 0x24
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f001 f89a 	bl	8005e28 <xTaskRemoveFromEventList>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00e      	beq.n	8004d18 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d00b      	beq.n	8004d18 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	601a      	str	r2, [r3, #0]
 8004d06:	e007      	b.n	8004d18 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004d08:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	b25a      	sxtb	r2, r3
 8004d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004d1c:	e001      	b.n	8004d22 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d24:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004d2c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004d2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3740      	adds	r7, #64	@ 0x40
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b08c      	sub	sp, #48	@ 0x30
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004d44:	2300      	movs	r3, #0
 8004d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d10b      	bne.n	8004d6a <xQueueReceive+0x32>
	__asm volatile
 8004d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d56:	f383 8811 	msr	BASEPRI, r3
 8004d5a:	f3bf 8f6f 	isb	sy
 8004d5e:	f3bf 8f4f 	dsb	sy
 8004d62:	623b      	str	r3, [r7, #32]
}
 8004d64:	bf00      	nop
 8004d66:	bf00      	nop
 8004d68:	e7fd      	b.n	8004d66 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d103      	bne.n	8004d78 <xQueueReceive+0x40>
 8004d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d101      	bne.n	8004d7c <xQueueReceive+0x44>
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e000      	b.n	8004d7e <xQueueReceive+0x46>
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10b      	bne.n	8004d9a <xQueueReceive+0x62>
	__asm volatile
 8004d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d86:	f383 8811 	msr	BASEPRI, r3
 8004d8a:	f3bf 8f6f 	isb	sy
 8004d8e:	f3bf 8f4f 	dsb	sy
 8004d92:	61fb      	str	r3, [r7, #28]
}
 8004d94:	bf00      	nop
 8004d96:	bf00      	nop
 8004d98:	e7fd      	b.n	8004d96 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d9a:	f001 fa0b 	bl	80061b4 <xTaskGetSchedulerState>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d102      	bne.n	8004daa <xQueueReceive+0x72>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d101      	bne.n	8004dae <xQueueReceive+0x76>
 8004daa:	2301      	movs	r3, #1
 8004dac:	e000      	b.n	8004db0 <xQueueReceive+0x78>
 8004dae:	2300      	movs	r3, #0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d10b      	bne.n	8004dcc <xQueueReceive+0x94>
	__asm volatile
 8004db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004db8:	f383 8811 	msr	BASEPRI, r3
 8004dbc:	f3bf 8f6f 	isb	sy
 8004dc0:	f3bf 8f4f 	dsb	sy
 8004dc4:	61bb      	str	r3, [r7, #24]
}
 8004dc6:	bf00      	nop
 8004dc8:	bf00      	nop
 8004dca:	e7fd      	b.n	8004dc8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004dcc:	f002 f81e 	bl	8006e0c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dd4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d01f      	beq.n	8004e1c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004ddc:	68b9      	ldr	r1, [r7, #8]
 8004dde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004de0:	f000 fa1d 	bl	800521e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de6:	1e5a      	subs	r2, r3, #1
 8004de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dea:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d00f      	beq.n	8004e14 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004df6:	3310      	adds	r3, #16
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f001 f815 	bl	8005e28 <xTaskRemoveFromEventList>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d007      	beq.n	8004e14 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004e04:	4b3c      	ldr	r3, [pc, #240]	@ (8004ef8 <xQueueReceive+0x1c0>)
 8004e06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e0a:	601a      	str	r2, [r3, #0]
 8004e0c:	f3bf 8f4f 	dsb	sy
 8004e10:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004e14:	f002 f82a 	bl	8006e6c <vPortExitCritical>
				return pdPASS;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e069      	b.n	8004ef0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d103      	bne.n	8004e2a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004e22:	f002 f823 	bl	8006e6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004e26:	2300      	movs	r3, #0
 8004e28:	e062      	b.n	8004ef0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004e2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d106      	bne.n	8004e3e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e30:	f107 0310 	add.w	r3, r7, #16
 8004e34:	4618      	mov	r0, r3
 8004e36:	f001 f85b 	bl	8005ef0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e3e:	f002 f815 	bl	8006e6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e42:	f000 fdc7 	bl	80059d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e46:	f001 ffe1 	bl	8006e0c <vPortEnterCritical>
 8004e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e50:	b25b      	sxtb	r3, r3
 8004e52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e56:	d103      	bne.n	8004e60 <xQueueReceive+0x128>
 8004e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e62:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e66:	b25b      	sxtb	r3, r3
 8004e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e6c:	d103      	bne.n	8004e76 <xQueueReceive+0x13e>
 8004e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e70:	2200      	movs	r2, #0
 8004e72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e76:	f001 fff9 	bl	8006e6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e7a:	1d3a      	adds	r2, r7, #4
 8004e7c:	f107 0310 	add.w	r3, r7, #16
 8004e80:	4611      	mov	r1, r2
 8004e82:	4618      	mov	r0, r3
 8004e84:	f001 f84a 	bl	8005f1c <xTaskCheckForTimeOut>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d123      	bne.n	8004ed6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e90:	f000 fa3d 	bl	800530e <prvIsQueueEmpty>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d017      	beq.n	8004eca <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e9c:	3324      	adds	r3, #36	@ 0x24
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	4611      	mov	r1, r2
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f000 ff6e 	bl	8005d84 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004ea8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004eaa:	f000 f9de 	bl	800526a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004eae:	f000 fd9f 	bl	80059f0 <xTaskResumeAll>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d189      	bne.n	8004dcc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8004ef8 <xQueueReceive+0x1c0>)
 8004eba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	f3bf 8f4f 	dsb	sy
 8004ec4:	f3bf 8f6f 	isb	sy
 8004ec8:	e780      	b.n	8004dcc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004eca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ecc:	f000 f9cd 	bl	800526a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ed0:	f000 fd8e 	bl	80059f0 <xTaskResumeAll>
 8004ed4:	e77a      	b.n	8004dcc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004ed6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ed8:	f000 f9c7 	bl	800526a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004edc:	f000 fd88 	bl	80059f0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ee0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ee2:	f000 fa14 	bl	800530e <prvIsQueueEmpty>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	f43f af6f 	beq.w	8004dcc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004eee:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3730      	adds	r7, #48	@ 0x30
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	e000ed04 	.word	0xe000ed04

08004efc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b08e      	sub	sp, #56	@ 0x38
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004f06:	2300      	movs	r3, #0
 8004f08:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d10b      	bne.n	8004f30 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f1c:	f383 8811 	msr	BASEPRI, r3
 8004f20:	f3bf 8f6f 	isb	sy
 8004f24:	f3bf 8f4f 	dsb	sy
 8004f28:	623b      	str	r3, [r7, #32]
}
 8004f2a:	bf00      	nop
 8004f2c:	bf00      	nop
 8004f2e:	e7fd      	b.n	8004f2c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d00b      	beq.n	8004f50 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f3c:	f383 8811 	msr	BASEPRI, r3
 8004f40:	f3bf 8f6f 	isb	sy
 8004f44:	f3bf 8f4f 	dsb	sy
 8004f48:	61fb      	str	r3, [r7, #28]
}
 8004f4a:	bf00      	nop
 8004f4c:	bf00      	nop
 8004f4e:	e7fd      	b.n	8004f4c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004f50:	f001 f930 	bl	80061b4 <xTaskGetSchedulerState>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d102      	bne.n	8004f60 <xQueueSemaphoreTake+0x64>
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d101      	bne.n	8004f64 <xQueueSemaphoreTake+0x68>
 8004f60:	2301      	movs	r3, #1
 8004f62:	e000      	b.n	8004f66 <xQueueSemaphoreTake+0x6a>
 8004f64:	2300      	movs	r3, #0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10b      	bne.n	8004f82 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f6e:	f383 8811 	msr	BASEPRI, r3
 8004f72:	f3bf 8f6f 	isb	sy
 8004f76:	f3bf 8f4f 	dsb	sy
 8004f7a:	61bb      	str	r3, [r7, #24]
}
 8004f7c:	bf00      	nop
 8004f7e:	bf00      	nop
 8004f80:	e7fd      	b.n	8004f7e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004f82:	f001 ff43 	bl	8006e0c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f8a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d024      	beq.n	8004fdc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f94:	1e5a      	subs	r2, r3, #1
 8004f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f98:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d104      	bne.n	8004fac <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004fa2:	f001 fa81 	bl	80064a8 <pvTaskIncrementMutexHeldCount>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004faa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fae:	691b      	ldr	r3, [r3, #16]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d00f      	beq.n	8004fd4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fb6:	3310      	adds	r3, #16
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f000 ff35 	bl	8005e28 <xTaskRemoveFromEventList>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d007      	beq.n	8004fd4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004fc4:	4b54      	ldr	r3, [pc, #336]	@ (8005118 <xQueueSemaphoreTake+0x21c>)
 8004fc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fca:	601a      	str	r2, [r3, #0]
 8004fcc:	f3bf 8f4f 	dsb	sy
 8004fd0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004fd4:	f001 ff4a 	bl	8006e6c <vPortExitCritical>
				return pdPASS;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e098      	b.n	800510e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d112      	bne.n	8005008 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d00b      	beq.n	8005000 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fec:	f383 8811 	msr	BASEPRI, r3
 8004ff0:	f3bf 8f6f 	isb	sy
 8004ff4:	f3bf 8f4f 	dsb	sy
 8004ff8:	617b      	str	r3, [r7, #20]
}
 8004ffa:	bf00      	nop
 8004ffc:	bf00      	nop
 8004ffe:	e7fd      	b.n	8004ffc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005000:	f001 ff34 	bl	8006e6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005004:	2300      	movs	r3, #0
 8005006:	e082      	b.n	800510e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005008:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800500a:	2b00      	cmp	r3, #0
 800500c:	d106      	bne.n	800501c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800500e:	f107 030c 	add.w	r3, r7, #12
 8005012:	4618      	mov	r0, r3
 8005014:	f000 ff6c 	bl	8005ef0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005018:	2301      	movs	r3, #1
 800501a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800501c:	f001 ff26 	bl	8006e6c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005020:	f000 fcd8 	bl	80059d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005024:	f001 fef2 	bl	8006e0c <vPortEnterCritical>
 8005028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800502a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800502e:	b25b      	sxtb	r3, r3
 8005030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005034:	d103      	bne.n	800503e <xQueueSemaphoreTake+0x142>
 8005036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005038:	2200      	movs	r2, #0
 800503a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800503e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005040:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005044:	b25b      	sxtb	r3, r3
 8005046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800504a:	d103      	bne.n	8005054 <xQueueSemaphoreTake+0x158>
 800504c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800504e:	2200      	movs	r2, #0
 8005050:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005054:	f001 ff0a 	bl	8006e6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005058:	463a      	mov	r2, r7
 800505a:	f107 030c 	add.w	r3, r7, #12
 800505e:	4611      	mov	r1, r2
 8005060:	4618      	mov	r0, r3
 8005062:	f000 ff5b 	bl	8005f1c <xTaskCheckForTimeOut>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d132      	bne.n	80050d2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800506c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800506e:	f000 f94e 	bl	800530e <prvIsQueueEmpty>
 8005072:	4603      	mov	r3, r0
 8005074:	2b00      	cmp	r3, #0
 8005076:	d026      	beq.n	80050c6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d109      	bne.n	8005094 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005080:	f001 fec4 	bl	8006e0c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	4618      	mov	r0, r3
 800508a:	f001 f8b1 	bl	80061f0 <xTaskPriorityInherit>
 800508e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005090:	f001 feec 	bl	8006e6c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005096:	3324      	adds	r3, #36	@ 0x24
 8005098:	683a      	ldr	r2, [r7, #0]
 800509a:	4611      	mov	r1, r2
 800509c:	4618      	mov	r0, r3
 800509e:	f000 fe71 	bl	8005d84 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80050a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80050a4:	f000 f8e1 	bl	800526a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80050a8:	f000 fca2 	bl	80059f0 <xTaskResumeAll>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	f47f af67 	bne.w	8004f82 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80050b4:	4b18      	ldr	r3, [pc, #96]	@ (8005118 <xQueueSemaphoreTake+0x21c>)
 80050b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050ba:	601a      	str	r2, [r3, #0]
 80050bc:	f3bf 8f4f 	dsb	sy
 80050c0:	f3bf 8f6f 	isb	sy
 80050c4:	e75d      	b.n	8004f82 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80050c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80050c8:	f000 f8cf 	bl	800526a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80050cc:	f000 fc90 	bl	80059f0 <xTaskResumeAll>
 80050d0:	e757      	b.n	8004f82 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80050d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80050d4:	f000 f8c9 	bl	800526a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80050d8:	f000 fc8a 	bl	80059f0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80050dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80050de:	f000 f916 	bl	800530e <prvIsQueueEmpty>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	f43f af4c 	beq.w	8004f82 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80050ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00d      	beq.n	800510c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80050f0:	f001 fe8c 	bl	8006e0c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80050f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80050f6:	f000 f811 	bl	800511c <prvGetDisinheritPriorityAfterTimeout>
 80050fa:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80050fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005102:	4618      	mov	r0, r3
 8005104:	f001 f94c 	bl	80063a0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005108:	f001 feb0 	bl	8006e6c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800510c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800510e:	4618      	mov	r0, r3
 8005110:	3738      	adds	r7, #56	@ 0x38
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	e000ed04 	.word	0xe000ed04

0800511c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800511c:	b480      	push	{r7}
 800511e:	b085      	sub	sp, #20
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005128:	2b00      	cmp	r3, #0
 800512a:	d006      	beq.n	800513a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005136:	60fb      	str	r3, [r7, #12]
 8005138:	e001      	b.n	800513e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800513a:	2300      	movs	r3, #0
 800513c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800513e:	68fb      	ldr	r3, [r7, #12]
	}
 8005140:	4618      	mov	r0, r3
 8005142:	3714      	adds	r7, #20
 8005144:	46bd      	mov	sp, r7
 8005146:	bc80      	pop	{r7}
 8005148:	4770      	bx	lr

0800514a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800514a:	b580      	push	{r7, lr}
 800514c:	b086      	sub	sp, #24
 800514e:	af00      	add	r7, sp, #0
 8005150:	60f8      	str	r0, [r7, #12]
 8005152:	60b9      	str	r1, [r7, #8]
 8005154:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005156:	2300      	movs	r3, #0
 8005158:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800515e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005164:	2b00      	cmp	r3, #0
 8005166:	d10d      	bne.n	8005184 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d14d      	bne.n	800520c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	4618      	mov	r0, r3
 8005176:	f001 f8a3 	bl	80062c0 <xTaskPriorityDisinherit>
 800517a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	609a      	str	r2, [r3, #8]
 8005182:	e043      	b.n	800520c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d119      	bne.n	80051be <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6858      	ldr	r0, [r3, #4]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005192:	461a      	mov	r2, r3
 8005194:	68b9      	ldr	r1, [r7, #8]
 8005196:	f002 fae5 	bl	8007764 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	685a      	ldr	r2, [r3, #4]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051a2:	441a      	add	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	685a      	ldr	r2, [r3, #4]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d32b      	bcc.n	800520c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	605a      	str	r2, [r3, #4]
 80051bc:	e026      	b.n	800520c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	68d8      	ldr	r0, [r3, #12]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c6:	461a      	mov	r2, r3
 80051c8:	68b9      	ldr	r1, [r7, #8]
 80051ca:	f002 facb 	bl	8007764 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	68da      	ldr	r2, [r3, #12]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d6:	425b      	negs	r3, r3
 80051d8:	441a      	add	r2, r3
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	68da      	ldr	r2, [r3, #12]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d207      	bcs.n	80051fa <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	689a      	ldr	r2, [r3, #8]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051f2:	425b      	negs	r3, r3
 80051f4:	441a      	add	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d105      	bne.n	800520c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d002      	beq.n	800520c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	3b01      	subs	r3, #1
 800520a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	1c5a      	adds	r2, r3, #1
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005214:	697b      	ldr	r3, [r7, #20]
}
 8005216:	4618      	mov	r0, r3
 8005218:	3718      	adds	r7, #24
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}

0800521e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800521e:	b580      	push	{r7, lr}
 8005220:	b082      	sub	sp, #8
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
 8005226:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522c:	2b00      	cmp	r3, #0
 800522e:	d018      	beq.n	8005262 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	68da      	ldr	r2, [r3, #12]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005238:	441a      	add	r2, r3
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	68da      	ldr	r2, [r3, #12]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	429a      	cmp	r2, r3
 8005248:	d303      	bcc.n	8005252 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	68d9      	ldr	r1, [r3, #12]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800525a:	461a      	mov	r2, r3
 800525c:	6838      	ldr	r0, [r7, #0]
 800525e:	f002 fa81 	bl	8007764 <memcpy>
	}
}
 8005262:	bf00      	nop
 8005264:	3708      	adds	r7, #8
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}

0800526a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800526a:	b580      	push	{r7, lr}
 800526c:	b084      	sub	sp, #16
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005272:	f001 fdcb 	bl	8006e0c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800527c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800527e:	e011      	b.n	80052a4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005284:	2b00      	cmp	r3, #0
 8005286:	d012      	beq.n	80052ae <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	3324      	adds	r3, #36	@ 0x24
 800528c:	4618      	mov	r0, r3
 800528e:	f000 fdcb 	bl	8005e28 <xTaskRemoveFromEventList>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d001      	beq.n	800529c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005298:	f000 fea4 	bl	8005fe4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800529c:	7bfb      	ldrb	r3, [r7, #15]
 800529e:	3b01      	subs	r3, #1
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80052a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	dce9      	bgt.n	8005280 <prvUnlockQueue+0x16>
 80052ac:	e000      	b.n	80052b0 <prvUnlockQueue+0x46>
					break;
 80052ae:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	22ff      	movs	r2, #255	@ 0xff
 80052b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80052b8:	f001 fdd8 	bl	8006e6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80052bc:	f001 fda6 	bl	8006e0c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052c6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80052c8:	e011      	b.n	80052ee <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	691b      	ldr	r3, [r3, #16]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d012      	beq.n	80052f8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	3310      	adds	r3, #16
 80052d6:	4618      	mov	r0, r3
 80052d8:	f000 fda6 	bl	8005e28 <xTaskRemoveFromEventList>
 80052dc:	4603      	mov	r3, r0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d001      	beq.n	80052e6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80052e2:	f000 fe7f 	bl	8005fe4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80052e6:	7bbb      	ldrb	r3, [r7, #14]
 80052e8:	3b01      	subs	r3, #1
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80052ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	dce9      	bgt.n	80052ca <prvUnlockQueue+0x60>
 80052f6:	e000      	b.n	80052fa <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80052f8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	22ff      	movs	r2, #255	@ 0xff
 80052fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005302:	f001 fdb3 	bl	8006e6c <vPortExitCritical>
}
 8005306:	bf00      	nop
 8005308:	3710      	adds	r7, #16
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}

0800530e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800530e:	b580      	push	{r7, lr}
 8005310:	b084      	sub	sp, #16
 8005312:	af00      	add	r7, sp, #0
 8005314:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005316:	f001 fd79 	bl	8006e0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800531e:	2b00      	cmp	r3, #0
 8005320:	d102      	bne.n	8005328 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005322:	2301      	movs	r3, #1
 8005324:	60fb      	str	r3, [r7, #12]
 8005326:	e001      	b.n	800532c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005328:	2300      	movs	r3, #0
 800532a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800532c:	f001 fd9e 	bl	8006e6c <vPortExitCritical>

	return xReturn;
 8005330:	68fb      	ldr	r3, [r7, #12]
}
 8005332:	4618      	mov	r0, r3
 8005334:	3710      	adds	r7, #16
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}

0800533a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800533a:	b580      	push	{r7, lr}
 800533c:	b084      	sub	sp, #16
 800533e:	af00      	add	r7, sp, #0
 8005340:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005342:	f001 fd63 	bl	8006e0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800534e:	429a      	cmp	r2, r3
 8005350:	d102      	bne.n	8005358 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005352:	2301      	movs	r3, #1
 8005354:	60fb      	str	r3, [r7, #12]
 8005356:	e001      	b.n	800535c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005358:	2300      	movs	r3, #0
 800535a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800535c:	f001 fd86 	bl	8006e6c <vPortExitCritical>

	return xReturn;
 8005360:	68fb      	ldr	r3, [r7, #12]
}
 8005362:	4618      	mov	r0, r3
 8005364:	3710      	adds	r7, #16
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
	...

0800536c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800536c:	b480      	push	{r7}
 800536e:	b085      	sub	sp, #20
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005376:	2300      	movs	r3, #0
 8005378:	60fb      	str	r3, [r7, #12]
 800537a:	e014      	b.n	80053a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800537c:	4a0e      	ldr	r2, [pc, #56]	@ (80053b8 <vQueueAddToRegistry+0x4c>)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d10b      	bne.n	80053a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005388:	490b      	ldr	r1, [pc, #44]	@ (80053b8 <vQueueAddToRegistry+0x4c>)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	683a      	ldr	r2, [r7, #0]
 800538e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005392:	4a09      	ldr	r2, [pc, #36]	@ (80053b8 <vQueueAddToRegistry+0x4c>)
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	00db      	lsls	r3, r3, #3
 8005398:	4413      	add	r3, r2
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800539e:	e006      	b.n	80053ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	3301      	adds	r3, #1
 80053a4:	60fb      	str	r3, [r7, #12]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2b07      	cmp	r3, #7
 80053aa:	d9e7      	bls.n	800537c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80053ac:	bf00      	nop
 80053ae:	bf00      	nop
 80053b0:	3714      	adds	r7, #20
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bc80      	pop	{r7}
 80053b6:	4770      	bx	lr
 80053b8:	20000db0 	.word	0x20000db0

080053bc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b086      	sub	sp, #24
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80053cc:	f001 fd1e 	bl	8006e0c <vPortEnterCritical>
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053d6:	b25b      	sxtb	r3, r3
 80053d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053dc:	d103      	bne.n	80053e6 <vQueueWaitForMessageRestricted+0x2a>
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053ec:	b25b      	sxtb	r3, r3
 80053ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f2:	d103      	bne.n	80053fc <vQueueWaitForMessageRestricted+0x40>
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	2200      	movs	r2, #0
 80053f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80053fc:	f001 fd36 	bl	8006e6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005404:	2b00      	cmp	r3, #0
 8005406:	d106      	bne.n	8005416 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	3324      	adds	r3, #36	@ 0x24
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	68b9      	ldr	r1, [r7, #8]
 8005410:	4618      	mov	r0, r3
 8005412:	f000 fcdd 	bl	8005dd0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005416:	6978      	ldr	r0, [r7, #20]
 8005418:	f7ff ff27 	bl	800526a <prvUnlockQueue>
	}
 800541c:	bf00      	nop
 800541e:	3718      	adds	r7, #24
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005424:	b580      	push	{r7, lr}
 8005426:	b08e      	sub	sp, #56	@ 0x38
 8005428:	af04      	add	r7, sp, #16
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	607a      	str	r2, [r7, #4]
 8005430:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005434:	2b00      	cmp	r3, #0
 8005436:	d10b      	bne.n	8005450 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800543c:	f383 8811 	msr	BASEPRI, r3
 8005440:	f3bf 8f6f 	isb	sy
 8005444:	f3bf 8f4f 	dsb	sy
 8005448:	623b      	str	r3, [r7, #32]
}
 800544a:	bf00      	nop
 800544c:	bf00      	nop
 800544e:	e7fd      	b.n	800544c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005452:	2b00      	cmp	r3, #0
 8005454:	d10b      	bne.n	800546e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800545a:	f383 8811 	msr	BASEPRI, r3
 800545e:	f3bf 8f6f 	isb	sy
 8005462:	f3bf 8f4f 	dsb	sy
 8005466:	61fb      	str	r3, [r7, #28]
}
 8005468:	bf00      	nop
 800546a:	bf00      	nop
 800546c:	e7fd      	b.n	800546a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800546e:	23a8      	movs	r3, #168	@ 0xa8
 8005470:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	2ba8      	cmp	r3, #168	@ 0xa8
 8005476:	d00b      	beq.n	8005490 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800547c:	f383 8811 	msr	BASEPRI, r3
 8005480:	f3bf 8f6f 	isb	sy
 8005484:	f3bf 8f4f 	dsb	sy
 8005488:	61bb      	str	r3, [r7, #24]
}
 800548a:	bf00      	nop
 800548c:	bf00      	nop
 800548e:	e7fd      	b.n	800548c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005490:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005494:	2b00      	cmp	r3, #0
 8005496:	d01e      	beq.n	80054d6 <xTaskCreateStatic+0xb2>
 8005498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800549a:	2b00      	cmp	r3, #0
 800549c:	d01b      	beq.n	80054d6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800549e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80054a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80054a6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80054a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054aa:	2202      	movs	r2, #2
 80054ac:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80054b0:	2300      	movs	r3, #0
 80054b2:	9303      	str	r3, [sp, #12]
 80054b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b6:	9302      	str	r3, [sp, #8]
 80054b8:	f107 0314 	add.w	r3, r7, #20
 80054bc:	9301      	str	r3, [sp, #4]
 80054be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c0:	9300      	str	r3, [sp, #0]
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	68b9      	ldr	r1, [r7, #8]
 80054c8:	68f8      	ldr	r0, [r7, #12]
 80054ca:	f000 f851 	bl	8005570 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80054ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80054d0:	f000 f8f6 	bl	80056c0 <prvAddNewTaskToReadyList>
 80054d4:	e001      	b.n	80054da <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80054d6:	2300      	movs	r3, #0
 80054d8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80054da:	697b      	ldr	r3, [r7, #20]
	}
 80054dc:	4618      	mov	r0, r3
 80054de:	3728      	adds	r7, #40	@ 0x28
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b08c      	sub	sp, #48	@ 0x30
 80054e8:	af04      	add	r7, sp, #16
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	603b      	str	r3, [r7, #0]
 80054f0:	4613      	mov	r3, r2
 80054f2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80054f4:	88fb      	ldrh	r3, [r7, #6]
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	4618      	mov	r0, r3
 80054fa:	f001 fd89 	bl	8007010 <pvPortMalloc>
 80054fe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d00e      	beq.n	8005524 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005506:	20a8      	movs	r0, #168	@ 0xa8
 8005508:	f001 fd82 	bl	8007010 <pvPortMalloc>
 800550c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800550e:	69fb      	ldr	r3, [r7, #28]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d003      	beq.n	800551c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	697a      	ldr	r2, [r7, #20]
 8005518:	631a      	str	r2, [r3, #48]	@ 0x30
 800551a:	e005      	b.n	8005528 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800551c:	6978      	ldr	r0, [r7, #20]
 800551e:	f001 fe45 	bl	80071ac <vPortFree>
 8005522:	e001      	b.n	8005528 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005524:	2300      	movs	r3, #0
 8005526:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005528:	69fb      	ldr	r3, [r7, #28]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d017      	beq.n	800555e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800552e:	69fb      	ldr	r3, [r7, #28]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005536:	88fa      	ldrh	r2, [r7, #6]
 8005538:	2300      	movs	r3, #0
 800553a:	9303      	str	r3, [sp, #12]
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	9302      	str	r3, [sp, #8]
 8005540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005542:	9301      	str	r3, [sp, #4]
 8005544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005546:	9300      	str	r3, [sp, #0]
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	68b9      	ldr	r1, [r7, #8]
 800554c:	68f8      	ldr	r0, [r7, #12]
 800554e:	f000 f80f 	bl	8005570 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005552:	69f8      	ldr	r0, [r7, #28]
 8005554:	f000 f8b4 	bl	80056c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005558:	2301      	movs	r3, #1
 800555a:	61bb      	str	r3, [r7, #24]
 800555c:	e002      	b.n	8005564 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800555e:	f04f 33ff 	mov.w	r3, #4294967295
 8005562:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005564:	69bb      	ldr	r3, [r7, #24]
	}
 8005566:	4618      	mov	r0, r3
 8005568:	3720      	adds	r7, #32
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
	...

08005570 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b088      	sub	sp, #32
 8005574:	af00      	add	r7, sp, #0
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	607a      	str	r2, [r7, #4]
 800557c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800557e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005580:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	461a      	mov	r2, r3
 8005588:	21a5      	movs	r1, #165	@ 0xa5
 800558a:	f002 f805 	bl	8007598 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800558e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005590:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005598:	3b01      	subs	r3, #1
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	4413      	add	r3, r2
 800559e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80055a0:	69bb      	ldr	r3, [r7, #24]
 80055a2:	f023 0307 	bic.w	r3, r3, #7
 80055a6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80055a8:	69bb      	ldr	r3, [r7, #24]
 80055aa:	f003 0307 	and.w	r3, r3, #7
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00b      	beq.n	80055ca <prvInitialiseNewTask+0x5a>
	__asm volatile
 80055b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055b6:	f383 8811 	msr	BASEPRI, r3
 80055ba:	f3bf 8f6f 	isb	sy
 80055be:	f3bf 8f4f 	dsb	sy
 80055c2:	617b      	str	r3, [r7, #20]
}
 80055c4:	bf00      	nop
 80055c6:	bf00      	nop
 80055c8:	e7fd      	b.n	80055c6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d01f      	beq.n	8005610 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80055d0:	2300      	movs	r3, #0
 80055d2:	61fb      	str	r3, [r7, #28]
 80055d4:	e012      	b.n	80055fc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80055d6:	68ba      	ldr	r2, [r7, #8]
 80055d8:	69fb      	ldr	r3, [r7, #28]
 80055da:	4413      	add	r3, r2
 80055dc:	7819      	ldrb	r1, [r3, #0]
 80055de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	4413      	add	r3, r2
 80055e4:	3334      	adds	r3, #52	@ 0x34
 80055e6:	460a      	mov	r2, r1
 80055e8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80055ea:	68ba      	ldr	r2, [r7, #8]
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	4413      	add	r3, r2
 80055f0:	781b      	ldrb	r3, [r3, #0]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d006      	beq.n	8005604 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	3301      	adds	r3, #1
 80055fa:	61fb      	str	r3, [r7, #28]
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	2b0f      	cmp	r3, #15
 8005600:	d9e9      	bls.n	80055d6 <prvInitialiseNewTask+0x66>
 8005602:	e000      	b.n	8005606 <prvInitialiseNewTask+0x96>
			{
				break;
 8005604:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005608:	2200      	movs	r2, #0
 800560a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800560e:	e003      	b.n	8005618 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005612:	2200      	movs	r2, #0
 8005614:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800561a:	2b37      	cmp	r3, #55	@ 0x37
 800561c:	d901      	bls.n	8005622 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800561e:	2337      	movs	r3, #55	@ 0x37
 8005620:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005624:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005626:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800562a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800562c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800562e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005630:	2200      	movs	r2, #0
 8005632:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005636:	3304      	adds	r3, #4
 8005638:	4618      	mov	r0, r3
 800563a:	f7ff f806 	bl	800464a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800563e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005640:	3318      	adds	r3, #24
 8005642:	4618      	mov	r0, r3
 8005644:	f7ff f801 	bl	800464a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800564a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800564c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800564e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005650:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005656:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800565a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800565c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800565e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005660:	2200      	movs	r2, #0
 8005662:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005668:	2200      	movs	r2, #0
 800566a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800566e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005670:	3354      	adds	r3, #84	@ 0x54
 8005672:	224c      	movs	r2, #76	@ 0x4c
 8005674:	2100      	movs	r1, #0
 8005676:	4618      	mov	r0, r3
 8005678:	f001 ff8e 	bl	8007598 <memset>
 800567c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567e:	4a0d      	ldr	r2, [pc, #52]	@ (80056b4 <prvInitialiseNewTask+0x144>)
 8005680:	659a      	str	r2, [r3, #88]	@ 0x58
 8005682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005684:	4a0c      	ldr	r2, [pc, #48]	@ (80056b8 <prvInitialiseNewTask+0x148>)
 8005686:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800568a:	4a0c      	ldr	r2, [pc, #48]	@ (80056bc <prvInitialiseNewTask+0x14c>)
 800568c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800568e:	683a      	ldr	r2, [r7, #0]
 8005690:	68f9      	ldr	r1, [r7, #12]
 8005692:	69b8      	ldr	r0, [r7, #24]
 8005694:	f001 fac8 	bl	8006c28 <pxPortInitialiseStack>
 8005698:	4602      	mov	r2, r0
 800569a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800569c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800569e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d002      	beq.n	80056aa <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80056a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80056aa:	bf00      	nop
 80056ac:	3720      	adds	r7, #32
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	20002050 	.word	0x20002050
 80056b8:	200020b8 	.word	0x200020b8
 80056bc:	20002120 	.word	0x20002120

080056c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80056c8:	f001 fba0 	bl	8006e0c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80056cc:	4b2d      	ldr	r3, [pc, #180]	@ (8005784 <prvAddNewTaskToReadyList+0xc4>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	3301      	adds	r3, #1
 80056d2:	4a2c      	ldr	r2, [pc, #176]	@ (8005784 <prvAddNewTaskToReadyList+0xc4>)
 80056d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80056d6:	4b2c      	ldr	r3, [pc, #176]	@ (8005788 <prvAddNewTaskToReadyList+0xc8>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d109      	bne.n	80056f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80056de:	4a2a      	ldr	r2, [pc, #168]	@ (8005788 <prvAddNewTaskToReadyList+0xc8>)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80056e4:	4b27      	ldr	r3, [pc, #156]	@ (8005784 <prvAddNewTaskToReadyList+0xc4>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d110      	bne.n	800570e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80056ec:	f000 fc9e 	bl	800602c <prvInitialiseTaskLists>
 80056f0:	e00d      	b.n	800570e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80056f2:	4b26      	ldr	r3, [pc, #152]	@ (800578c <prvAddNewTaskToReadyList+0xcc>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d109      	bne.n	800570e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80056fa:	4b23      	ldr	r3, [pc, #140]	@ (8005788 <prvAddNewTaskToReadyList+0xc8>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005704:	429a      	cmp	r2, r3
 8005706:	d802      	bhi.n	800570e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005708:	4a1f      	ldr	r2, [pc, #124]	@ (8005788 <prvAddNewTaskToReadyList+0xc8>)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800570e:	4b20      	ldr	r3, [pc, #128]	@ (8005790 <prvAddNewTaskToReadyList+0xd0>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	3301      	adds	r3, #1
 8005714:	4a1e      	ldr	r2, [pc, #120]	@ (8005790 <prvAddNewTaskToReadyList+0xd0>)
 8005716:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005718:	4b1d      	ldr	r3, [pc, #116]	@ (8005790 <prvAddNewTaskToReadyList+0xd0>)
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005724:	4b1b      	ldr	r3, [pc, #108]	@ (8005794 <prvAddNewTaskToReadyList+0xd4>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	429a      	cmp	r2, r3
 800572a:	d903      	bls.n	8005734 <prvAddNewTaskToReadyList+0x74>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005730:	4a18      	ldr	r2, [pc, #96]	@ (8005794 <prvAddNewTaskToReadyList+0xd4>)
 8005732:	6013      	str	r3, [r2, #0]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005738:	4613      	mov	r3, r2
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	4413      	add	r3, r2
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	4a15      	ldr	r2, [pc, #84]	@ (8005798 <prvAddNewTaskToReadyList+0xd8>)
 8005742:	441a      	add	r2, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	3304      	adds	r3, #4
 8005748:	4619      	mov	r1, r3
 800574a:	4610      	mov	r0, r2
 800574c:	f7fe ff89 	bl	8004662 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005750:	f001 fb8c 	bl	8006e6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005754:	4b0d      	ldr	r3, [pc, #52]	@ (800578c <prvAddNewTaskToReadyList+0xcc>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00e      	beq.n	800577a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800575c:	4b0a      	ldr	r3, [pc, #40]	@ (8005788 <prvAddNewTaskToReadyList+0xc8>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005766:	429a      	cmp	r2, r3
 8005768:	d207      	bcs.n	800577a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800576a:	4b0c      	ldr	r3, [pc, #48]	@ (800579c <prvAddNewTaskToReadyList+0xdc>)
 800576c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005770:	601a      	str	r2, [r3, #0]
 8005772:	f3bf 8f4f 	dsb	sy
 8005776:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800577a:	bf00      	nop
 800577c:	3708      	adds	r7, #8
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	200012c4 	.word	0x200012c4
 8005788:	20000df0 	.word	0x20000df0
 800578c:	200012d0 	.word	0x200012d0
 8005790:	200012e0 	.word	0x200012e0
 8005794:	200012cc 	.word	0x200012cc
 8005798:	20000df4 	.word	0x20000df4
 800579c:	e000ed04 	.word	0xe000ed04

080057a0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80057a8:	f001 fb30 	bl	8006e0c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d102      	bne.n	80057b8 <vTaskDelete+0x18>
 80057b2:	4b2d      	ldr	r3, [pc, #180]	@ (8005868 <vTaskDelete+0xc8>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	e000      	b.n	80057ba <vTaskDelete+0x1a>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	3304      	adds	r3, #4
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7fe ffa9 	bl	8004718 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d004      	beq.n	80057d8 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	3318      	adds	r3, #24
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7fe ffa0 	bl	8004718 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80057d8:	4b24      	ldr	r3, [pc, #144]	@ (800586c <vTaskDelete+0xcc>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	3301      	adds	r3, #1
 80057de:	4a23      	ldr	r2, [pc, #140]	@ (800586c <vTaskDelete+0xcc>)
 80057e0:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80057e2:	4b21      	ldr	r3, [pc, #132]	@ (8005868 <vTaskDelete+0xc8>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	68fa      	ldr	r2, [r7, #12]
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d10b      	bne.n	8005804 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	3304      	adds	r3, #4
 80057f0:	4619      	mov	r1, r3
 80057f2:	481f      	ldr	r0, [pc, #124]	@ (8005870 <vTaskDelete+0xd0>)
 80057f4:	f7fe ff35 	bl	8004662 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80057f8:	4b1e      	ldr	r3, [pc, #120]	@ (8005874 <vTaskDelete+0xd4>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	3301      	adds	r3, #1
 80057fe:	4a1d      	ldr	r2, [pc, #116]	@ (8005874 <vTaskDelete+0xd4>)
 8005800:	6013      	str	r3, [r2, #0]
 8005802:	e009      	b.n	8005818 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8005804:	4b1c      	ldr	r3, [pc, #112]	@ (8005878 <vTaskDelete+0xd8>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	3b01      	subs	r3, #1
 800580a:	4a1b      	ldr	r2, [pc, #108]	@ (8005878 <vTaskDelete+0xd8>)
 800580c:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800580e:	68f8      	ldr	r0, [r7, #12]
 8005810:	f000 fc7a 	bl	8006108 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8005814:	f000 fcae 	bl	8006174 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8005818:	f001 fb28 	bl	8006e6c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800581c:	4b17      	ldr	r3, [pc, #92]	@ (800587c <vTaskDelete+0xdc>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d01c      	beq.n	800585e <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8005824:	4b10      	ldr	r3, [pc, #64]	@ (8005868 <vTaskDelete+0xc8>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	429a      	cmp	r2, r3
 800582c:	d117      	bne.n	800585e <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800582e:	4b14      	ldr	r3, [pc, #80]	@ (8005880 <vTaskDelete+0xe0>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00b      	beq.n	800584e <vTaskDelete+0xae>
	__asm volatile
 8005836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800583a:	f383 8811 	msr	BASEPRI, r3
 800583e:	f3bf 8f6f 	isb	sy
 8005842:	f3bf 8f4f 	dsb	sy
 8005846:	60bb      	str	r3, [r7, #8]
}
 8005848:	bf00      	nop
 800584a:	bf00      	nop
 800584c:	e7fd      	b.n	800584a <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800584e:	4b0d      	ldr	r3, [pc, #52]	@ (8005884 <vTaskDelete+0xe4>)
 8005850:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005854:	601a      	str	r2, [r3, #0]
 8005856:	f3bf 8f4f 	dsb	sy
 800585a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800585e:	bf00      	nop
 8005860:	3710      	adds	r7, #16
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop
 8005868:	20000df0 	.word	0x20000df0
 800586c:	200012e0 	.word	0x200012e0
 8005870:	20001298 	.word	0x20001298
 8005874:	200012ac 	.word	0x200012ac
 8005878:	200012c4 	.word	0x200012c4
 800587c:	200012d0 	.word	0x200012d0
 8005880:	200012ec 	.word	0x200012ec
 8005884:	e000ed04 	.word	0xe000ed04

08005888 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005890:	2300      	movs	r3, #0
 8005892:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d018      	beq.n	80058cc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800589a:	4b14      	ldr	r3, [pc, #80]	@ (80058ec <vTaskDelay+0x64>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d00b      	beq.n	80058ba <vTaskDelay+0x32>
	__asm volatile
 80058a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058a6:	f383 8811 	msr	BASEPRI, r3
 80058aa:	f3bf 8f6f 	isb	sy
 80058ae:	f3bf 8f4f 	dsb	sy
 80058b2:	60bb      	str	r3, [r7, #8]
}
 80058b4:	bf00      	nop
 80058b6:	bf00      	nop
 80058b8:	e7fd      	b.n	80058b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80058ba:	f000 f88b 	bl	80059d4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80058be:	2100      	movs	r1, #0
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 fe05 	bl	80064d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80058c6:	f000 f893 	bl	80059f0 <xTaskResumeAll>
 80058ca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d107      	bne.n	80058e2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80058d2:	4b07      	ldr	r3, [pc, #28]	@ (80058f0 <vTaskDelay+0x68>)
 80058d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058d8:	601a      	str	r2, [r3, #0]
 80058da:	f3bf 8f4f 	dsb	sy
 80058de:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80058e2:	bf00      	nop
 80058e4:	3710      	adds	r7, #16
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	200012ec 	.word	0x200012ec
 80058f0:	e000ed04 	.word	0xe000ed04

080058f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b08a      	sub	sp, #40	@ 0x28
 80058f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80058fa:	2300      	movs	r3, #0
 80058fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80058fe:	2300      	movs	r3, #0
 8005900:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005902:	463a      	mov	r2, r7
 8005904:	1d39      	adds	r1, r7, #4
 8005906:	f107 0308 	add.w	r3, r7, #8
 800590a:	4618      	mov	r0, r3
 800590c:	f7fe fe4c 	bl	80045a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005910:	6839      	ldr	r1, [r7, #0]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	68ba      	ldr	r2, [r7, #8]
 8005916:	9202      	str	r2, [sp, #8]
 8005918:	9301      	str	r3, [sp, #4]
 800591a:	2300      	movs	r3, #0
 800591c:	9300      	str	r3, [sp, #0]
 800591e:	2300      	movs	r3, #0
 8005920:	460a      	mov	r2, r1
 8005922:	4924      	ldr	r1, [pc, #144]	@ (80059b4 <vTaskStartScheduler+0xc0>)
 8005924:	4824      	ldr	r0, [pc, #144]	@ (80059b8 <vTaskStartScheduler+0xc4>)
 8005926:	f7ff fd7d 	bl	8005424 <xTaskCreateStatic>
 800592a:	4603      	mov	r3, r0
 800592c:	4a23      	ldr	r2, [pc, #140]	@ (80059bc <vTaskStartScheduler+0xc8>)
 800592e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005930:	4b22      	ldr	r3, [pc, #136]	@ (80059bc <vTaskStartScheduler+0xc8>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d002      	beq.n	800593e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005938:	2301      	movs	r3, #1
 800593a:	617b      	str	r3, [r7, #20]
 800593c:	e001      	b.n	8005942 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800593e:	2300      	movs	r3, #0
 8005940:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	2b01      	cmp	r3, #1
 8005946:	d102      	bne.n	800594e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005948:	f000 fe16 	bl	8006578 <xTimerCreateTimerTask>
 800594c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	2b01      	cmp	r3, #1
 8005952:	d11b      	bne.n	800598c <vTaskStartScheduler+0x98>
	__asm volatile
 8005954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005958:	f383 8811 	msr	BASEPRI, r3
 800595c:	f3bf 8f6f 	isb	sy
 8005960:	f3bf 8f4f 	dsb	sy
 8005964:	613b      	str	r3, [r7, #16]
}
 8005966:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005968:	4b15      	ldr	r3, [pc, #84]	@ (80059c0 <vTaskStartScheduler+0xcc>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	3354      	adds	r3, #84	@ 0x54
 800596e:	4a15      	ldr	r2, [pc, #84]	@ (80059c4 <vTaskStartScheduler+0xd0>)
 8005970:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005972:	4b15      	ldr	r3, [pc, #84]	@ (80059c8 <vTaskStartScheduler+0xd4>)
 8005974:	f04f 32ff 	mov.w	r2, #4294967295
 8005978:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800597a:	4b14      	ldr	r3, [pc, #80]	@ (80059cc <vTaskStartScheduler+0xd8>)
 800597c:	2201      	movs	r2, #1
 800597e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005980:	4b13      	ldr	r3, [pc, #76]	@ (80059d0 <vTaskStartScheduler+0xdc>)
 8005982:	2200      	movs	r2, #0
 8005984:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005986:	f001 f9cf 	bl	8006d28 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800598a:	e00f      	b.n	80059ac <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005992:	d10b      	bne.n	80059ac <vTaskStartScheduler+0xb8>
	__asm volatile
 8005994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005998:	f383 8811 	msr	BASEPRI, r3
 800599c:	f3bf 8f6f 	isb	sy
 80059a0:	f3bf 8f4f 	dsb	sy
 80059a4:	60fb      	str	r3, [r7, #12]
}
 80059a6:	bf00      	nop
 80059a8:	bf00      	nop
 80059aa:	e7fd      	b.n	80059a8 <vTaskStartScheduler+0xb4>
}
 80059ac:	bf00      	nop
 80059ae:	3718      	adds	r7, #24
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	080079dc 	.word	0x080079dc
 80059b8:	08005ffd 	.word	0x08005ffd
 80059bc:	200012e8 	.word	0x200012e8
 80059c0:	20000df0 	.word	0x20000df0
 80059c4:	20000018 	.word	0x20000018
 80059c8:	200012e4 	.word	0x200012e4
 80059cc:	200012d0 	.word	0x200012d0
 80059d0:	200012c8 	.word	0x200012c8

080059d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80059d4:	b480      	push	{r7}
 80059d6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80059d8:	4b04      	ldr	r3, [pc, #16]	@ (80059ec <vTaskSuspendAll+0x18>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	3301      	adds	r3, #1
 80059de:	4a03      	ldr	r2, [pc, #12]	@ (80059ec <vTaskSuspendAll+0x18>)
 80059e0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80059e2:	bf00      	nop
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bc80      	pop	{r7}
 80059e8:	4770      	bx	lr
 80059ea:	bf00      	nop
 80059ec:	200012ec 	.word	0x200012ec

080059f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80059f6:	2300      	movs	r3, #0
 80059f8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80059fa:	2300      	movs	r3, #0
 80059fc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80059fe:	4b42      	ldr	r3, [pc, #264]	@ (8005b08 <xTaskResumeAll+0x118>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d10b      	bne.n	8005a1e <xTaskResumeAll+0x2e>
	__asm volatile
 8005a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a0a:	f383 8811 	msr	BASEPRI, r3
 8005a0e:	f3bf 8f6f 	isb	sy
 8005a12:	f3bf 8f4f 	dsb	sy
 8005a16:	603b      	str	r3, [r7, #0]
}
 8005a18:	bf00      	nop
 8005a1a:	bf00      	nop
 8005a1c:	e7fd      	b.n	8005a1a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005a1e:	f001 f9f5 	bl	8006e0c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005a22:	4b39      	ldr	r3, [pc, #228]	@ (8005b08 <xTaskResumeAll+0x118>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	3b01      	subs	r3, #1
 8005a28:	4a37      	ldr	r2, [pc, #220]	@ (8005b08 <xTaskResumeAll+0x118>)
 8005a2a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a2c:	4b36      	ldr	r3, [pc, #216]	@ (8005b08 <xTaskResumeAll+0x118>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d162      	bne.n	8005afa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005a34:	4b35      	ldr	r3, [pc, #212]	@ (8005b0c <xTaskResumeAll+0x11c>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d05e      	beq.n	8005afa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a3c:	e02f      	b.n	8005a9e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a3e:	4b34      	ldr	r3, [pc, #208]	@ (8005b10 <xTaskResumeAll+0x120>)
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	3318      	adds	r3, #24
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f7fe fe64 	bl	8004718 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	3304      	adds	r3, #4
 8005a54:	4618      	mov	r0, r3
 8005a56:	f7fe fe5f 	bl	8004718 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a5e:	4b2d      	ldr	r3, [pc, #180]	@ (8005b14 <xTaskResumeAll+0x124>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d903      	bls.n	8005a6e <xTaskResumeAll+0x7e>
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a6a:	4a2a      	ldr	r2, [pc, #168]	@ (8005b14 <xTaskResumeAll+0x124>)
 8005a6c:	6013      	str	r3, [r2, #0]
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a72:	4613      	mov	r3, r2
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	4413      	add	r3, r2
 8005a78:	009b      	lsls	r3, r3, #2
 8005a7a:	4a27      	ldr	r2, [pc, #156]	@ (8005b18 <xTaskResumeAll+0x128>)
 8005a7c:	441a      	add	r2, r3
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	3304      	adds	r3, #4
 8005a82:	4619      	mov	r1, r3
 8005a84:	4610      	mov	r0, r2
 8005a86:	f7fe fdec 	bl	8004662 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a8e:	4b23      	ldr	r3, [pc, #140]	@ (8005b1c <xTaskResumeAll+0x12c>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d302      	bcc.n	8005a9e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005a98:	4b21      	ldr	r3, [pc, #132]	@ (8005b20 <xTaskResumeAll+0x130>)
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a9e:	4b1c      	ldr	r3, [pc, #112]	@ (8005b10 <xTaskResumeAll+0x120>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d1cb      	bne.n	8005a3e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d001      	beq.n	8005ab0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005aac:	f000 fb62 	bl	8006174 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005ab0:	4b1c      	ldr	r3, [pc, #112]	@ (8005b24 <xTaskResumeAll+0x134>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d010      	beq.n	8005ade <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005abc:	f000 f844 	bl	8005b48 <xTaskIncrementTick>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d002      	beq.n	8005acc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005ac6:	4b16      	ldr	r3, [pc, #88]	@ (8005b20 <xTaskResumeAll+0x130>)
 8005ac8:	2201      	movs	r2, #1
 8005aca:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	3b01      	subs	r3, #1
 8005ad0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d1f1      	bne.n	8005abc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005ad8:	4b12      	ldr	r3, [pc, #72]	@ (8005b24 <xTaskResumeAll+0x134>)
 8005ada:	2200      	movs	r2, #0
 8005adc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005ade:	4b10      	ldr	r3, [pc, #64]	@ (8005b20 <xTaskResumeAll+0x130>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d009      	beq.n	8005afa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005aea:	4b0f      	ldr	r3, [pc, #60]	@ (8005b28 <xTaskResumeAll+0x138>)
 8005aec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005af0:	601a      	str	r2, [r3, #0]
 8005af2:	f3bf 8f4f 	dsb	sy
 8005af6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005afa:	f001 f9b7 	bl	8006e6c <vPortExitCritical>

	return xAlreadyYielded;
 8005afe:	68bb      	ldr	r3, [r7, #8]
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3710      	adds	r7, #16
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	200012ec 	.word	0x200012ec
 8005b0c:	200012c4 	.word	0x200012c4
 8005b10:	20001284 	.word	0x20001284
 8005b14:	200012cc 	.word	0x200012cc
 8005b18:	20000df4 	.word	0x20000df4
 8005b1c:	20000df0 	.word	0x20000df0
 8005b20:	200012d8 	.word	0x200012d8
 8005b24:	200012d4 	.word	0x200012d4
 8005b28:	e000ed04 	.word	0xe000ed04

08005b2c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005b32:	4b04      	ldr	r3, [pc, #16]	@ (8005b44 <xTaskGetTickCount+0x18>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005b38:	687b      	ldr	r3, [r7, #4]
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	370c      	adds	r7, #12
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bc80      	pop	{r7}
 8005b42:	4770      	bx	lr
 8005b44:	200012c8 	.word	0x200012c8

08005b48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b086      	sub	sp, #24
 8005b4c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b52:	4b4f      	ldr	r3, [pc, #316]	@ (8005c90 <xTaskIncrementTick+0x148>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	f040 8090 	bne.w	8005c7c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005b5c:	4b4d      	ldr	r3, [pc, #308]	@ (8005c94 <xTaskIncrementTick+0x14c>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	3301      	adds	r3, #1
 8005b62:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005b64:	4a4b      	ldr	r2, [pc, #300]	@ (8005c94 <xTaskIncrementTick+0x14c>)
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d121      	bne.n	8005bb4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005b70:	4b49      	ldr	r3, [pc, #292]	@ (8005c98 <xTaskIncrementTick+0x150>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d00b      	beq.n	8005b92 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b7e:	f383 8811 	msr	BASEPRI, r3
 8005b82:	f3bf 8f6f 	isb	sy
 8005b86:	f3bf 8f4f 	dsb	sy
 8005b8a:	603b      	str	r3, [r7, #0]
}
 8005b8c:	bf00      	nop
 8005b8e:	bf00      	nop
 8005b90:	e7fd      	b.n	8005b8e <xTaskIncrementTick+0x46>
 8005b92:	4b41      	ldr	r3, [pc, #260]	@ (8005c98 <xTaskIncrementTick+0x150>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	60fb      	str	r3, [r7, #12]
 8005b98:	4b40      	ldr	r3, [pc, #256]	@ (8005c9c <xTaskIncrementTick+0x154>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a3e      	ldr	r2, [pc, #248]	@ (8005c98 <xTaskIncrementTick+0x150>)
 8005b9e:	6013      	str	r3, [r2, #0]
 8005ba0:	4a3e      	ldr	r2, [pc, #248]	@ (8005c9c <xTaskIncrementTick+0x154>)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	6013      	str	r3, [r2, #0]
 8005ba6:	4b3e      	ldr	r3, [pc, #248]	@ (8005ca0 <xTaskIncrementTick+0x158>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	3301      	adds	r3, #1
 8005bac:	4a3c      	ldr	r2, [pc, #240]	@ (8005ca0 <xTaskIncrementTick+0x158>)
 8005bae:	6013      	str	r3, [r2, #0]
 8005bb0:	f000 fae0 	bl	8006174 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005bb4:	4b3b      	ldr	r3, [pc, #236]	@ (8005ca4 <xTaskIncrementTick+0x15c>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	693a      	ldr	r2, [r7, #16]
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d349      	bcc.n	8005c52 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005bbe:	4b36      	ldr	r3, [pc, #216]	@ (8005c98 <xTaskIncrementTick+0x150>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d104      	bne.n	8005bd2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bc8:	4b36      	ldr	r3, [pc, #216]	@ (8005ca4 <xTaskIncrementTick+0x15c>)
 8005bca:	f04f 32ff 	mov.w	r2, #4294967295
 8005bce:	601a      	str	r2, [r3, #0]
					break;
 8005bd0:	e03f      	b.n	8005c52 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bd2:	4b31      	ldr	r3, [pc, #196]	@ (8005c98 <xTaskIncrementTick+0x150>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005be2:	693a      	ldr	r2, [r7, #16]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d203      	bcs.n	8005bf2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005bea:	4a2e      	ldr	r2, [pc, #184]	@ (8005ca4 <xTaskIncrementTick+0x15c>)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005bf0:	e02f      	b.n	8005c52 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	3304      	adds	r3, #4
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f7fe fd8e 	bl	8004718 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d004      	beq.n	8005c0e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	3318      	adds	r3, #24
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f7fe fd85 	bl	8004718 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c12:	4b25      	ldr	r3, [pc, #148]	@ (8005ca8 <xTaskIncrementTick+0x160>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d903      	bls.n	8005c22 <xTaskIncrementTick+0xda>
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c1e:	4a22      	ldr	r2, [pc, #136]	@ (8005ca8 <xTaskIncrementTick+0x160>)
 8005c20:	6013      	str	r3, [r2, #0]
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c26:	4613      	mov	r3, r2
 8005c28:	009b      	lsls	r3, r3, #2
 8005c2a:	4413      	add	r3, r2
 8005c2c:	009b      	lsls	r3, r3, #2
 8005c2e:	4a1f      	ldr	r2, [pc, #124]	@ (8005cac <xTaskIncrementTick+0x164>)
 8005c30:	441a      	add	r2, r3
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	3304      	adds	r3, #4
 8005c36:	4619      	mov	r1, r3
 8005c38:	4610      	mov	r0, r2
 8005c3a:	f7fe fd12 	bl	8004662 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c42:	4b1b      	ldr	r3, [pc, #108]	@ (8005cb0 <xTaskIncrementTick+0x168>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d3b8      	bcc.n	8005bbe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c50:	e7b5      	b.n	8005bbe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005c52:	4b17      	ldr	r3, [pc, #92]	@ (8005cb0 <xTaskIncrementTick+0x168>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c58:	4914      	ldr	r1, [pc, #80]	@ (8005cac <xTaskIncrementTick+0x164>)
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	009b      	lsls	r3, r3, #2
 8005c5e:	4413      	add	r3, r2
 8005c60:	009b      	lsls	r3, r3, #2
 8005c62:	440b      	add	r3, r1
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d901      	bls.n	8005c6e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005c6e:	4b11      	ldr	r3, [pc, #68]	@ (8005cb4 <xTaskIncrementTick+0x16c>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d007      	beq.n	8005c86 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005c76:	2301      	movs	r3, #1
 8005c78:	617b      	str	r3, [r7, #20]
 8005c7a:	e004      	b.n	8005c86 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8005cb8 <xTaskIncrementTick+0x170>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	3301      	adds	r3, #1
 8005c82:	4a0d      	ldr	r2, [pc, #52]	@ (8005cb8 <xTaskIncrementTick+0x170>)
 8005c84:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005c86:	697b      	ldr	r3, [r7, #20]
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3718      	adds	r7, #24
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	200012ec 	.word	0x200012ec
 8005c94:	200012c8 	.word	0x200012c8
 8005c98:	2000127c 	.word	0x2000127c
 8005c9c:	20001280 	.word	0x20001280
 8005ca0:	200012dc 	.word	0x200012dc
 8005ca4:	200012e4 	.word	0x200012e4
 8005ca8:	200012cc 	.word	0x200012cc
 8005cac:	20000df4 	.word	0x20000df4
 8005cb0:	20000df0 	.word	0x20000df0
 8005cb4:	200012d8 	.word	0x200012d8
 8005cb8:	200012d4 	.word	0x200012d4

08005cbc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b085      	sub	sp, #20
 8005cc0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005cc2:	4b2a      	ldr	r3, [pc, #168]	@ (8005d6c <vTaskSwitchContext+0xb0>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d003      	beq.n	8005cd2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005cca:	4b29      	ldr	r3, [pc, #164]	@ (8005d70 <vTaskSwitchContext+0xb4>)
 8005ccc:	2201      	movs	r2, #1
 8005cce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005cd0:	e047      	b.n	8005d62 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005cd2:	4b27      	ldr	r3, [pc, #156]	@ (8005d70 <vTaskSwitchContext+0xb4>)
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cd8:	4b26      	ldr	r3, [pc, #152]	@ (8005d74 <vTaskSwitchContext+0xb8>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	60fb      	str	r3, [r7, #12]
 8005cde:	e011      	b.n	8005d04 <vTaskSwitchContext+0x48>
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d10b      	bne.n	8005cfe <vTaskSwitchContext+0x42>
	__asm volatile
 8005ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cea:	f383 8811 	msr	BASEPRI, r3
 8005cee:	f3bf 8f6f 	isb	sy
 8005cf2:	f3bf 8f4f 	dsb	sy
 8005cf6:	607b      	str	r3, [r7, #4]
}
 8005cf8:	bf00      	nop
 8005cfa:	bf00      	nop
 8005cfc:	e7fd      	b.n	8005cfa <vTaskSwitchContext+0x3e>
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	3b01      	subs	r3, #1
 8005d02:	60fb      	str	r3, [r7, #12]
 8005d04:	491c      	ldr	r1, [pc, #112]	@ (8005d78 <vTaskSwitchContext+0xbc>)
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	4613      	mov	r3, r2
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	4413      	add	r3, r2
 8005d0e:	009b      	lsls	r3, r3, #2
 8005d10:	440b      	add	r3, r1
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d0e3      	beq.n	8005ce0 <vTaskSwitchContext+0x24>
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	4613      	mov	r3, r2
 8005d1c:	009b      	lsls	r3, r3, #2
 8005d1e:	4413      	add	r3, r2
 8005d20:	009b      	lsls	r3, r3, #2
 8005d22:	4a15      	ldr	r2, [pc, #84]	@ (8005d78 <vTaskSwitchContext+0xbc>)
 8005d24:	4413      	add	r3, r2
 8005d26:	60bb      	str	r3, [r7, #8]
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	685a      	ldr	r2, [r3, #4]
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	605a      	str	r2, [r3, #4]
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	685a      	ldr	r2, [r3, #4]
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	3308      	adds	r3, #8
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d104      	bne.n	8005d48 <vTaskSwitchContext+0x8c>
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	685a      	ldr	r2, [r3, #4]
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	605a      	str	r2, [r3, #4]
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	4a0b      	ldr	r2, [pc, #44]	@ (8005d7c <vTaskSwitchContext+0xc0>)
 8005d50:	6013      	str	r3, [r2, #0]
 8005d52:	4a08      	ldr	r2, [pc, #32]	@ (8005d74 <vTaskSwitchContext+0xb8>)
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005d58:	4b08      	ldr	r3, [pc, #32]	@ (8005d7c <vTaskSwitchContext+0xc0>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	3354      	adds	r3, #84	@ 0x54
 8005d5e:	4a08      	ldr	r2, [pc, #32]	@ (8005d80 <vTaskSwitchContext+0xc4>)
 8005d60:	6013      	str	r3, [r2, #0]
}
 8005d62:	bf00      	nop
 8005d64:	3714      	adds	r7, #20
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bc80      	pop	{r7}
 8005d6a:	4770      	bx	lr
 8005d6c:	200012ec 	.word	0x200012ec
 8005d70:	200012d8 	.word	0x200012d8
 8005d74:	200012cc 	.word	0x200012cc
 8005d78:	20000df4 	.word	0x20000df4
 8005d7c:	20000df0 	.word	0x20000df0
 8005d80:	20000018 	.word	0x20000018

08005d84 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b084      	sub	sp, #16
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d10b      	bne.n	8005dac <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d98:	f383 8811 	msr	BASEPRI, r3
 8005d9c:	f3bf 8f6f 	isb	sy
 8005da0:	f3bf 8f4f 	dsb	sy
 8005da4:	60fb      	str	r3, [r7, #12]
}
 8005da6:	bf00      	nop
 8005da8:	bf00      	nop
 8005daa:	e7fd      	b.n	8005da8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005dac:	4b07      	ldr	r3, [pc, #28]	@ (8005dcc <vTaskPlaceOnEventList+0x48>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	3318      	adds	r3, #24
 8005db2:	4619      	mov	r1, r3
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f7fe fc77 	bl	80046a8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005dba:	2101      	movs	r1, #1
 8005dbc:	6838      	ldr	r0, [r7, #0]
 8005dbe:	f000 fb87 	bl	80064d0 <prvAddCurrentTaskToDelayedList>
}
 8005dc2:	bf00      	nop
 8005dc4:	3710      	adds	r7, #16
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
 8005dca:	bf00      	nop
 8005dcc:	20000df0 	.word	0x20000df0

08005dd0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b086      	sub	sp, #24
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	60f8      	str	r0, [r7, #12]
 8005dd8:	60b9      	str	r1, [r7, #8]
 8005dda:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d10b      	bne.n	8005dfa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de6:	f383 8811 	msr	BASEPRI, r3
 8005dea:	f3bf 8f6f 	isb	sy
 8005dee:	f3bf 8f4f 	dsb	sy
 8005df2:	617b      	str	r3, [r7, #20]
}
 8005df4:	bf00      	nop
 8005df6:	bf00      	nop
 8005df8:	e7fd      	b.n	8005df6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005dfa:	4b0a      	ldr	r3, [pc, #40]	@ (8005e24 <vTaskPlaceOnEventListRestricted+0x54>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	3318      	adds	r3, #24
 8005e00:	4619      	mov	r1, r3
 8005e02:	68f8      	ldr	r0, [r7, #12]
 8005e04:	f7fe fc2d 	bl	8004662 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d002      	beq.n	8005e14 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8005e12:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005e14:	6879      	ldr	r1, [r7, #4]
 8005e16:	68b8      	ldr	r0, [r7, #8]
 8005e18:	f000 fb5a 	bl	80064d0 <prvAddCurrentTaskToDelayedList>
	}
 8005e1c:	bf00      	nop
 8005e1e:	3718      	adds	r7, #24
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}
 8005e24:	20000df0 	.word	0x20000df0

08005e28 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b086      	sub	sp, #24
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	68db      	ldr	r3, [r3, #12]
 8005e36:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d10b      	bne.n	8005e56 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e42:	f383 8811 	msr	BASEPRI, r3
 8005e46:	f3bf 8f6f 	isb	sy
 8005e4a:	f3bf 8f4f 	dsb	sy
 8005e4e:	60fb      	str	r3, [r7, #12]
}
 8005e50:	bf00      	nop
 8005e52:	bf00      	nop
 8005e54:	e7fd      	b.n	8005e52 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	3318      	adds	r3, #24
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f7fe fc5c 	bl	8004718 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e60:	4b1d      	ldr	r3, [pc, #116]	@ (8005ed8 <xTaskRemoveFromEventList+0xb0>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d11d      	bne.n	8005ea4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	3304      	adds	r3, #4
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f7fe fc53 	bl	8004718 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e76:	4b19      	ldr	r3, [pc, #100]	@ (8005edc <xTaskRemoveFromEventList+0xb4>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d903      	bls.n	8005e86 <xTaskRemoveFromEventList+0x5e>
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e82:	4a16      	ldr	r2, [pc, #88]	@ (8005edc <xTaskRemoveFromEventList+0xb4>)
 8005e84:	6013      	str	r3, [r2, #0]
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	4413      	add	r3, r2
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	4a13      	ldr	r2, [pc, #76]	@ (8005ee0 <xTaskRemoveFromEventList+0xb8>)
 8005e94:	441a      	add	r2, r3
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	3304      	adds	r3, #4
 8005e9a:	4619      	mov	r1, r3
 8005e9c:	4610      	mov	r0, r2
 8005e9e:	f7fe fbe0 	bl	8004662 <vListInsertEnd>
 8005ea2:	e005      	b.n	8005eb0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	3318      	adds	r3, #24
 8005ea8:	4619      	mov	r1, r3
 8005eaa:	480e      	ldr	r0, [pc, #56]	@ (8005ee4 <xTaskRemoveFromEventList+0xbc>)
 8005eac:	f7fe fbd9 	bl	8004662 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eb4:	4b0c      	ldr	r3, [pc, #48]	@ (8005ee8 <xTaskRemoveFromEventList+0xc0>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d905      	bls.n	8005eca <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8005eec <xTaskRemoveFromEventList+0xc4>)
 8005ec4:	2201      	movs	r2, #1
 8005ec6:	601a      	str	r2, [r3, #0]
 8005ec8:	e001      	b.n	8005ece <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005ece:	697b      	ldr	r3, [r7, #20]
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3718      	adds	r7, #24
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}
 8005ed8:	200012ec 	.word	0x200012ec
 8005edc:	200012cc 	.word	0x200012cc
 8005ee0:	20000df4 	.word	0x20000df4
 8005ee4:	20001284 	.word	0x20001284
 8005ee8:	20000df0 	.word	0x20000df0
 8005eec:	200012d8 	.word	0x200012d8

08005ef0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005ef8:	4b06      	ldr	r3, [pc, #24]	@ (8005f14 <vTaskInternalSetTimeOutState+0x24>)
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005f00:	4b05      	ldr	r3, [pc, #20]	@ (8005f18 <vTaskInternalSetTimeOutState+0x28>)
 8005f02:	681a      	ldr	r2, [r3, #0]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	605a      	str	r2, [r3, #4]
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bc80      	pop	{r7}
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop
 8005f14:	200012dc 	.word	0x200012dc
 8005f18:	200012c8 	.word	0x200012c8

08005f1c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b088      	sub	sp, #32
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d10b      	bne.n	8005f44 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f30:	f383 8811 	msr	BASEPRI, r3
 8005f34:	f3bf 8f6f 	isb	sy
 8005f38:	f3bf 8f4f 	dsb	sy
 8005f3c:	613b      	str	r3, [r7, #16]
}
 8005f3e:	bf00      	nop
 8005f40:	bf00      	nop
 8005f42:	e7fd      	b.n	8005f40 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10b      	bne.n	8005f62 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f4e:	f383 8811 	msr	BASEPRI, r3
 8005f52:	f3bf 8f6f 	isb	sy
 8005f56:	f3bf 8f4f 	dsb	sy
 8005f5a:	60fb      	str	r3, [r7, #12]
}
 8005f5c:	bf00      	nop
 8005f5e:	bf00      	nop
 8005f60:	e7fd      	b.n	8005f5e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005f62:	f000 ff53 	bl	8006e0c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005f66:	4b1d      	ldr	r3, [pc, #116]	@ (8005fdc <xTaskCheckForTimeOut+0xc0>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	69ba      	ldr	r2, [r7, #24]
 8005f72:	1ad3      	subs	r3, r2, r3
 8005f74:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f7e:	d102      	bne.n	8005f86 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005f80:	2300      	movs	r3, #0
 8005f82:	61fb      	str	r3, [r7, #28]
 8005f84:	e023      	b.n	8005fce <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	4b15      	ldr	r3, [pc, #84]	@ (8005fe0 <xTaskCheckForTimeOut+0xc4>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	d007      	beq.n	8005fa2 <xTaskCheckForTimeOut+0x86>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	69ba      	ldr	r2, [r7, #24]
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d302      	bcc.n	8005fa2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	61fb      	str	r3, [r7, #28]
 8005fa0:	e015      	b.n	8005fce <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	697a      	ldr	r2, [r7, #20]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d20b      	bcs.n	8005fc4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	1ad2      	subs	r2, r2, r3
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	f7ff ff99 	bl	8005ef0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	61fb      	str	r3, [r7, #28]
 8005fc2:	e004      	b.n	8005fce <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005fce:	f000 ff4d 	bl	8006e6c <vPortExitCritical>

	return xReturn;
 8005fd2:	69fb      	ldr	r3, [r7, #28]
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3720      	adds	r7, #32
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}
 8005fdc:	200012c8 	.word	0x200012c8
 8005fe0:	200012dc 	.word	0x200012dc

08005fe4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005fe8:	4b03      	ldr	r3, [pc, #12]	@ (8005ff8 <vTaskMissedYield+0x14>)
 8005fea:	2201      	movs	r2, #1
 8005fec:	601a      	str	r2, [r3, #0]
}
 8005fee:	bf00      	nop
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bc80      	pop	{r7}
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop
 8005ff8:	200012d8 	.word	0x200012d8

08005ffc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006004:	f000 f852 	bl	80060ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006008:	4b06      	ldr	r3, [pc, #24]	@ (8006024 <prvIdleTask+0x28>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2b01      	cmp	r3, #1
 800600e:	d9f9      	bls.n	8006004 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006010:	4b05      	ldr	r3, [pc, #20]	@ (8006028 <prvIdleTask+0x2c>)
 8006012:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006016:	601a      	str	r2, [r3, #0]
 8006018:	f3bf 8f4f 	dsb	sy
 800601c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006020:	e7f0      	b.n	8006004 <prvIdleTask+0x8>
 8006022:	bf00      	nop
 8006024:	20000df4 	.word	0x20000df4
 8006028:	e000ed04 	.word	0xe000ed04

0800602c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b082      	sub	sp, #8
 8006030:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006032:	2300      	movs	r3, #0
 8006034:	607b      	str	r3, [r7, #4]
 8006036:	e00c      	b.n	8006052 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	4613      	mov	r3, r2
 800603c:	009b      	lsls	r3, r3, #2
 800603e:	4413      	add	r3, r2
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	4a12      	ldr	r2, [pc, #72]	@ (800608c <prvInitialiseTaskLists+0x60>)
 8006044:	4413      	add	r3, r2
 8006046:	4618      	mov	r0, r3
 8006048:	f7fe fae0 	bl	800460c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	3301      	adds	r3, #1
 8006050:	607b      	str	r3, [r7, #4]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2b37      	cmp	r3, #55	@ 0x37
 8006056:	d9ef      	bls.n	8006038 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006058:	480d      	ldr	r0, [pc, #52]	@ (8006090 <prvInitialiseTaskLists+0x64>)
 800605a:	f7fe fad7 	bl	800460c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800605e:	480d      	ldr	r0, [pc, #52]	@ (8006094 <prvInitialiseTaskLists+0x68>)
 8006060:	f7fe fad4 	bl	800460c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006064:	480c      	ldr	r0, [pc, #48]	@ (8006098 <prvInitialiseTaskLists+0x6c>)
 8006066:	f7fe fad1 	bl	800460c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800606a:	480c      	ldr	r0, [pc, #48]	@ (800609c <prvInitialiseTaskLists+0x70>)
 800606c:	f7fe face 	bl	800460c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006070:	480b      	ldr	r0, [pc, #44]	@ (80060a0 <prvInitialiseTaskLists+0x74>)
 8006072:	f7fe facb 	bl	800460c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006076:	4b0b      	ldr	r3, [pc, #44]	@ (80060a4 <prvInitialiseTaskLists+0x78>)
 8006078:	4a05      	ldr	r2, [pc, #20]	@ (8006090 <prvInitialiseTaskLists+0x64>)
 800607a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800607c:	4b0a      	ldr	r3, [pc, #40]	@ (80060a8 <prvInitialiseTaskLists+0x7c>)
 800607e:	4a05      	ldr	r2, [pc, #20]	@ (8006094 <prvInitialiseTaskLists+0x68>)
 8006080:	601a      	str	r2, [r3, #0]
}
 8006082:	bf00      	nop
 8006084:	3708      	adds	r7, #8
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
 800608a:	bf00      	nop
 800608c:	20000df4 	.word	0x20000df4
 8006090:	20001254 	.word	0x20001254
 8006094:	20001268 	.word	0x20001268
 8006098:	20001284 	.word	0x20001284
 800609c:	20001298 	.word	0x20001298
 80060a0:	200012b0 	.word	0x200012b0
 80060a4:	2000127c 	.word	0x2000127c
 80060a8:	20001280 	.word	0x20001280

080060ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80060b2:	e019      	b.n	80060e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80060b4:	f000 feaa 	bl	8006e0c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060b8:	4b10      	ldr	r3, [pc, #64]	@ (80060fc <prvCheckTasksWaitingTermination+0x50>)
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	3304      	adds	r3, #4
 80060c4:	4618      	mov	r0, r3
 80060c6:	f7fe fb27 	bl	8004718 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80060ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006100 <prvCheckTasksWaitingTermination+0x54>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	3b01      	subs	r3, #1
 80060d0:	4a0b      	ldr	r2, [pc, #44]	@ (8006100 <prvCheckTasksWaitingTermination+0x54>)
 80060d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80060d4:	4b0b      	ldr	r3, [pc, #44]	@ (8006104 <prvCheckTasksWaitingTermination+0x58>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	3b01      	subs	r3, #1
 80060da:	4a0a      	ldr	r2, [pc, #40]	@ (8006104 <prvCheckTasksWaitingTermination+0x58>)
 80060dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80060de:	f000 fec5 	bl	8006e6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f000 f810 	bl	8006108 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80060e8:	4b06      	ldr	r3, [pc, #24]	@ (8006104 <prvCheckTasksWaitingTermination+0x58>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1e1      	bne.n	80060b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80060f0:	bf00      	nop
 80060f2:	bf00      	nop
 80060f4:	3708      	adds	r7, #8
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	20001298 	.word	0x20001298
 8006100:	200012c4 	.word	0x200012c4
 8006104:	200012ac 	.word	0x200012ac

08006108 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	3354      	adds	r3, #84	@ 0x54
 8006114:	4618      	mov	r0, r3
 8006116:	f001 fa77 	bl	8007608 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006120:	2b00      	cmp	r3, #0
 8006122:	d108      	bne.n	8006136 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006128:	4618      	mov	r0, r3
 800612a:	f001 f83f 	bl	80071ac <vPortFree>
				vPortFree( pxTCB );
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f001 f83c 	bl	80071ac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006134:	e019      	b.n	800616a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800613c:	2b01      	cmp	r3, #1
 800613e:	d103      	bne.n	8006148 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f001 f833 	bl	80071ac <vPortFree>
	}
 8006146:	e010      	b.n	800616a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800614e:	2b02      	cmp	r3, #2
 8006150:	d00b      	beq.n	800616a <prvDeleteTCB+0x62>
	__asm volatile
 8006152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006156:	f383 8811 	msr	BASEPRI, r3
 800615a:	f3bf 8f6f 	isb	sy
 800615e:	f3bf 8f4f 	dsb	sy
 8006162:	60fb      	str	r3, [r7, #12]
}
 8006164:	bf00      	nop
 8006166:	bf00      	nop
 8006168:	e7fd      	b.n	8006166 <prvDeleteTCB+0x5e>
	}
 800616a:	bf00      	nop
 800616c:	3710      	adds	r7, #16
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
	...

08006174 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006174:	b480      	push	{r7}
 8006176:	b083      	sub	sp, #12
 8006178:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800617a:	4b0c      	ldr	r3, [pc, #48]	@ (80061ac <prvResetNextTaskUnblockTime+0x38>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d104      	bne.n	800618e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006184:	4b0a      	ldr	r3, [pc, #40]	@ (80061b0 <prvResetNextTaskUnblockTime+0x3c>)
 8006186:	f04f 32ff 	mov.w	r2, #4294967295
 800618a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800618c:	e008      	b.n	80061a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800618e:	4b07      	ldr	r3, [pc, #28]	@ (80061ac <prvResetNextTaskUnblockTime+0x38>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	4a04      	ldr	r2, [pc, #16]	@ (80061b0 <prvResetNextTaskUnblockTime+0x3c>)
 800619e:	6013      	str	r3, [r2, #0]
}
 80061a0:	bf00      	nop
 80061a2:	370c      	adds	r7, #12
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bc80      	pop	{r7}
 80061a8:	4770      	bx	lr
 80061aa:	bf00      	nop
 80061ac:	2000127c 	.word	0x2000127c
 80061b0:	200012e4 	.word	0x200012e4

080061b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80061ba:	4b0b      	ldr	r3, [pc, #44]	@ (80061e8 <xTaskGetSchedulerState+0x34>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d102      	bne.n	80061c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80061c2:	2301      	movs	r3, #1
 80061c4:	607b      	str	r3, [r7, #4]
 80061c6:	e008      	b.n	80061da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061c8:	4b08      	ldr	r3, [pc, #32]	@ (80061ec <xTaskGetSchedulerState+0x38>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d102      	bne.n	80061d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80061d0:	2302      	movs	r3, #2
 80061d2:	607b      	str	r3, [r7, #4]
 80061d4:	e001      	b.n	80061da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80061d6:	2300      	movs	r3, #0
 80061d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80061da:	687b      	ldr	r3, [r7, #4]
	}
 80061dc:	4618      	mov	r0, r3
 80061de:	370c      	adds	r7, #12
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bc80      	pop	{r7}
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	200012d0 	.word	0x200012d0
 80061ec:	200012ec 	.word	0x200012ec

080061f0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80061fc:	2300      	movs	r3, #0
 80061fe:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d051      	beq.n	80062aa <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800620a:	4b2a      	ldr	r3, [pc, #168]	@ (80062b4 <xTaskPriorityInherit+0xc4>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006210:	429a      	cmp	r2, r3
 8006212:	d241      	bcs.n	8006298 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	699b      	ldr	r3, [r3, #24]
 8006218:	2b00      	cmp	r3, #0
 800621a:	db06      	blt.n	800622a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800621c:	4b25      	ldr	r3, [pc, #148]	@ (80062b4 <xTaskPriorityInherit+0xc4>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006222:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	6959      	ldr	r1, [r3, #20]
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006232:	4613      	mov	r3, r2
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	4413      	add	r3, r2
 8006238:	009b      	lsls	r3, r3, #2
 800623a:	4a1f      	ldr	r2, [pc, #124]	@ (80062b8 <xTaskPriorityInherit+0xc8>)
 800623c:	4413      	add	r3, r2
 800623e:	4299      	cmp	r1, r3
 8006240:	d122      	bne.n	8006288 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	3304      	adds	r3, #4
 8006246:	4618      	mov	r0, r3
 8006248:	f7fe fa66 	bl	8004718 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800624c:	4b19      	ldr	r3, [pc, #100]	@ (80062b4 <xTaskPriorityInherit+0xc4>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800625a:	4b18      	ldr	r3, [pc, #96]	@ (80062bc <xTaskPriorityInherit+0xcc>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	429a      	cmp	r2, r3
 8006260:	d903      	bls.n	800626a <xTaskPriorityInherit+0x7a>
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006266:	4a15      	ldr	r2, [pc, #84]	@ (80062bc <xTaskPriorityInherit+0xcc>)
 8006268:	6013      	str	r3, [r2, #0]
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800626e:	4613      	mov	r3, r2
 8006270:	009b      	lsls	r3, r3, #2
 8006272:	4413      	add	r3, r2
 8006274:	009b      	lsls	r3, r3, #2
 8006276:	4a10      	ldr	r2, [pc, #64]	@ (80062b8 <xTaskPriorityInherit+0xc8>)
 8006278:	441a      	add	r2, r3
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	3304      	adds	r3, #4
 800627e:	4619      	mov	r1, r3
 8006280:	4610      	mov	r0, r2
 8006282:	f7fe f9ee 	bl	8004662 <vListInsertEnd>
 8006286:	e004      	b.n	8006292 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006288:	4b0a      	ldr	r3, [pc, #40]	@ (80062b4 <xTaskPriorityInherit+0xc4>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006292:	2301      	movs	r3, #1
 8006294:	60fb      	str	r3, [r7, #12]
 8006296:	e008      	b.n	80062aa <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800629c:	4b05      	ldr	r3, [pc, #20]	@ (80062b4 <xTaskPriorityInherit+0xc4>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d201      	bcs.n	80062aa <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80062a6:	2301      	movs	r3, #1
 80062a8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80062aa:	68fb      	ldr	r3, [r7, #12]
	}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3710      	adds	r7, #16
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	20000df0 	.word	0x20000df0
 80062b8:	20000df4 	.word	0x20000df4
 80062bc:	200012cc 	.word	0x200012cc

080062c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b086      	sub	sp, #24
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80062cc:	2300      	movs	r3, #0
 80062ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d058      	beq.n	8006388 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80062d6:	4b2f      	ldr	r3, [pc, #188]	@ (8006394 <xTaskPriorityDisinherit+0xd4>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	693a      	ldr	r2, [r7, #16]
 80062dc:	429a      	cmp	r2, r3
 80062de:	d00b      	beq.n	80062f8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80062e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e4:	f383 8811 	msr	BASEPRI, r3
 80062e8:	f3bf 8f6f 	isb	sy
 80062ec:	f3bf 8f4f 	dsb	sy
 80062f0:	60fb      	str	r3, [r7, #12]
}
 80062f2:	bf00      	nop
 80062f4:	bf00      	nop
 80062f6:	e7fd      	b.n	80062f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d10b      	bne.n	8006318 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006304:	f383 8811 	msr	BASEPRI, r3
 8006308:	f3bf 8f6f 	isb	sy
 800630c:	f3bf 8f4f 	dsb	sy
 8006310:	60bb      	str	r3, [r7, #8]
}
 8006312:	bf00      	nop
 8006314:	bf00      	nop
 8006316:	e7fd      	b.n	8006314 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800631c:	1e5a      	subs	r2, r3, #1
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800632a:	429a      	cmp	r2, r3
 800632c:	d02c      	beq.n	8006388 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006332:	2b00      	cmp	r3, #0
 8006334:	d128      	bne.n	8006388 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	3304      	adds	r3, #4
 800633a:	4618      	mov	r0, r3
 800633c:	f7fe f9ec 	bl	8004718 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800634c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006358:	4b0f      	ldr	r3, [pc, #60]	@ (8006398 <xTaskPriorityDisinherit+0xd8>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	429a      	cmp	r2, r3
 800635e:	d903      	bls.n	8006368 <xTaskPriorityDisinherit+0xa8>
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006364:	4a0c      	ldr	r2, [pc, #48]	@ (8006398 <xTaskPriorityDisinherit+0xd8>)
 8006366:	6013      	str	r3, [r2, #0]
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800636c:	4613      	mov	r3, r2
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	4413      	add	r3, r2
 8006372:	009b      	lsls	r3, r3, #2
 8006374:	4a09      	ldr	r2, [pc, #36]	@ (800639c <xTaskPriorityDisinherit+0xdc>)
 8006376:	441a      	add	r2, r3
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	3304      	adds	r3, #4
 800637c:	4619      	mov	r1, r3
 800637e:	4610      	mov	r0, r2
 8006380:	f7fe f96f 	bl	8004662 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006384:	2301      	movs	r3, #1
 8006386:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006388:	697b      	ldr	r3, [r7, #20]
	}
 800638a:	4618      	mov	r0, r3
 800638c:	3718      	adds	r7, #24
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	20000df0 	.word	0x20000df0
 8006398:	200012cc 	.word	0x200012cc
 800639c:	20000df4 	.word	0x20000df4

080063a0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b088      	sub	sp, #32
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80063ae:	2301      	movs	r3, #1
 80063b0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d06c      	beq.n	8006492 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d10b      	bne.n	80063d8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80063c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063c4:	f383 8811 	msr	BASEPRI, r3
 80063c8:	f3bf 8f6f 	isb	sy
 80063cc:	f3bf 8f4f 	dsb	sy
 80063d0:	60fb      	str	r3, [r7, #12]
}
 80063d2:	bf00      	nop
 80063d4:	bf00      	nop
 80063d6:	e7fd      	b.n	80063d4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063dc:	683a      	ldr	r2, [r7, #0]
 80063de:	429a      	cmp	r2, r3
 80063e0:	d902      	bls.n	80063e8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	61fb      	str	r3, [r7, #28]
 80063e6:	e002      	b.n	80063ee <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063ec:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80063ee:	69bb      	ldr	r3, [r7, #24]
 80063f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063f2:	69fa      	ldr	r2, [r7, #28]
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d04c      	beq.n	8006492 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80063f8:	69bb      	ldr	r3, [r7, #24]
 80063fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063fc:	697a      	ldr	r2, [r7, #20]
 80063fe:	429a      	cmp	r2, r3
 8006400:	d147      	bne.n	8006492 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006402:	4b26      	ldr	r3, [pc, #152]	@ (800649c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	69ba      	ldr	r2, [r7, #24]
 8006408:	429a      	cmp	r2, r3
 800640a:	d10b      	bne.n	8006424 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800640c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006410:	f383 8811 	msr	BASEPRI, r3
 8006414:	f3bf 8f6f 	isb	sy
 8006418:	f3bf 8f4f 	dsb	sy
 800641c:	60bb      	str	r3, [r7, #8]
}
 800641e:	bf00      	nop
 8006420:	bf00      	nop
 8006422:	e7fd      	b.n	8006420 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006428:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800642a:	69bb      	ldr	r3, [r7, #24]
 800642c:	69fa      	ldr	r2, [r7, #28]
 800642e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006430:	69bb      	ldr	r3, [r7, #24]
 8006432:	699b      	ldr	r3, [r3, #24]
 8006434:	2b00      	cmp	r3, #0
 8006436:	db04      	blt.n	8006442 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006438:	69fb      	ldr	r3, [r7, #28]
 800643a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	6959      	ldr	r1, [r3, #20]
 8006446:	693a      	ldr	r2, [r7, #16]
 8006448:	4613      	mov	r3, r2
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	4413      	add	r3, r2
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	4a13      	ldr	r2, [pc, #76]	@ (80064a0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006452:	4413      	add	r3, r2
 8006454:	4299      	cmp	r1, r3
 8006456:	d11c      	bne.n	8006492 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006458:	69bb      	ldr	r3, [r7, #24]
 800645a:	3304      	adds	r3, #4
 800645c:	4618      	mov	r0, r3
 800645e:	f7fe f95b 	bl	8004718 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006462:	69bb      	ldr	r3, [r7, #24]
 8006464:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006466:	4b0f      	ldr	r3, [pc, #60]	@ (80064a4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	429a      	cmp	r2, r3
 800646c:	d903      	bls.n	8006476 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800646e:	69bb      	ldr	r3, [r7, #24]
 8006470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006472:	4a0c      	ldr	r2, [pc, #48]	@ (80064a4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006474:	6013      	str	r3, [r2, #0]
 8006476:	69bb      	ldr	r3, [r7, #24]
 8006478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800647a:	4613      	mov	r3, r2
 800647c:	009b      	lsls	r3, r3, #2
 800647e:	4413      	add	r3, r2
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	4a07      	ldr	r2, [pc, #28]	@ (80064a0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006484:	441a      	add	r2, r3
 8006486:	69bb      	ldr	r3, [r7, #24]
 8006488:	3304      	adds	r3, #4
 800648a:	4619      	mov	r1, r3
 800648c:	4610      	mov	r0, r2
 800648e:	f7fe f8e8 	bl	8004662 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006492:	bf00      	nop
 8006494:	3720      	adds	r7, #32
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	20000df0 	.word	0x20000df0
 80064a0:	20000df4 	.word	0x20000df4
 80064a4:	200012cc 	.word	0x200012cc

080064a8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80064a8:	b480      	push	{r7}
 80064aa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80064ac:	4b07      	ldr	r3, [pc, #28]	@ (80064cc <pvTaskIncrementMutexHeldCount+0x24>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d004      	beq.n	80064be <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80064b4:	4b05      	ldr	r3, [pc, #20]	@ (80064cc <pvTaskIncrementMutexHeldCount+0x24>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80064ba:	3201      	adds	r2, #1
 80064bc:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80064be:	4b03      	ldr	r3, [pc, #12]	@ (80064cc <pvTaskIncrementMutexHeldCount+0x24>)
 80064c0:	681b      	ldr	r3, [r3, #0]
	}
 80064c2:	4618      	mov	r0, r3
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bc80      	pop	{r7}
 80064c8:	4770      	bx	lr
 80064ca:	bf00      	nop
 80064cc:	20000df0 	.word	0x20000df0

080064d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b084      	sub	sp, #16
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80064da:	4b21      	ldr	r3, [pc, #132]	@ (8006560 <prvAddCurrentTaskToDelayedList+0x90>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064e0:	4b20      	ldr	r3, [pc, #128]	@ (8006564 <prvAddCurrentTaskToDelayedList+0x94>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	3304      	adds	r3, #4
 80064e6:	4618      	mov	r0, r3
 80064e8:	f7fe f916 	bl	8004718 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064f2:	d10a      	bne.n	800650a <prvAddCurrentTaskToDelayedList+0x3a>
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d007      	beq.n	800650a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80064fa:	4b1a      	ldr	r3, [pc, #104]	@ (8006564 <prvAddCurrentTaskToDelayedList+0x94>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	3304      	adds	r3, #4
 8006500:	4619      	mov	r1, r3
 8006502:	4819      	ldr	r0, [pc, #100]	@ (8006568 <prvAddCurrentTaskToDelayedList+0x98>)
 8006504:	f7fe f8ad 	bl	8004662 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006508:	e026      	b.n	8006558 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800650a:	68fa      	ldr	r2, [r7, #12]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4413      	add	r3, r2
 8006510:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006512:	4b14      	ldr	r3, [pc, #80]	@ (8006564 <prvAddCurrentTaskToDelayedList+0x94>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	68ba      	ldr	r2, [r7, #8]
 8006518:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800651a:	68ba      	ldr	r2, [r7, #8]
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	429a      	cmp	r2, r3
 8006520:	d209      	bcs.n	8006536 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006522:	4b12      	ldr	r3, [pc, #72]	@ (800656c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	4b0f      	ldr	r3, [pc, #60]	@ (8006564 <prvAddCurrentTaskToDelayedList+0x94>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	3304      	adds	r3, #4
 800652c:	4619      	mov	r1, r3
 800652e:	4610      	mov	r0, r2
 8006530:	f7fe f8ba 	bl	80046a8 <vListInsert>
}
 8006534:	e010      	b.n	8006558 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006536:	4b0e      	ldr	r3, [pc, #56]	@ (8006570 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	4b0a      	ldr	r3, [pc, #40]	@ (8006564 <prvAddCurrentTaskToDelayedList+0x94>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	3304      	adds	r3, #4
 8006540:	4619      	mov	r1, r3
 8006542:	4610      	mov	r0, r2
 8006544:	f7fe f8b0 	bl	80046a8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006548:	4b0a      	ldr	r3, [pc, #40]	@ (8006574 <prvAddCurrentTaskToDelayedList+0xa4>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	68ba      	ldr	r2, [r7, #8]
 800654e:	429a      	cmp	r2, r3
 8006550:	d202      	bcs.n	8006558 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006552:	4a08      	ldr	r2, [pc, #32]	@ (8006574 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	6013      	str	r3, [r2, #0]
}
 8006558:	bf00      	nop
 800655a:	3710      	adds	r7, #16
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}
 8006560:	200012c8 	.word	0x200012c8
 8006564:	20000df0 	.word	0x20000df0
 8006568:	200012b0 	.word	0x200012b0
 800656c:	20001280 	.word	0x20001280
 8006570:	2000127c 	.word	0x2000127c
 8006574:	200012e4 	.word	0x200012e4

08006578 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b08a      	sub	sp, #40	@ 0x28
 800657c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800657e:	2300      	movs	r3, #0
 8006580:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006582:	f000 fb11 	bl	8006ba8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006586:	4b1d      	ldr	r3, [pc, #116]	@ (80065fc <xTimerCreateTimerTask+0x84>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d021      	beq.n	80065d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800658e:	2300      	movs	r3, #0
 8006590:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006592:	2300      	movs	r3, #0
 8006594:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006596:	1d3a      	adds	r2, r7, #4
 8006598:	f107 0108 	add.w	r1, r7, #8
 800659c:	f107 030c 	add.w	r3, r7, #12
 80065a0:	4618      	mov	r0, r3
 80065a2:	f7fe f819 	bl	80045d8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80065a6:	6879      	ldr	r1, [r7, #4]
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	68fa      	ldr	r2, [r7, #12]
 80065ac:	9202      	str	r2, [sp, #8]
 80065ae:	9301      	str	r3, [sp, #4]
 80065b0:	2302      	movs	r3, #2
 80065b2:	9300      	str	r3, [sp, #0]
 80065b4:	2300      	movs	r3, #0
 80065b6:	460a      	mov	r2, r1
 80065b8:	4911      	ldr	r1, [pc, #68]	@ (8006600 <xTimerCreateTimerTask+0x88>)
 80065ba:	4812      	ldr	r0, [pc, #72]	@ (8006604 <xTimerCreateTimerTask+0x8c>)
 80065bc:	f7fe ff32 	bl	8005424 <xTaskCreateStatic>
 80065c0:	4603      	mov	r3, r0
 80065c2:	4a11      	ldr	r2, [pc, #68]	@ (8006608 <xTimerCreateTimerTask+0x90>)
 80065c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80065c6:	4b10      	ldr	r3, [pc, #64]	@ (8006608 <xTimerCreateTimerTask+0x90>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d001      	beq.n	80065d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80065ce:	2301      	movs	r3, #1
 80065d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d10b      	bne.n	80065f0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80065d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065dc:	f383 8811 	msr	BASEPRI, r3
 80065e0:	f3bf 8f6f 	isb	sy
 80065e4:	f3bf 8f4f 	dsb	sy
 80065e8:	613b      	str	r3, [r7, #16]
}
 80065ea:	bf00      	nop
 80065ec:	bf00      	nop
 80065ee:	e7fd      	b.n	80065ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 80065f0:	697b      	ldr	r3, [r7, #20]
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3718      	adds	r7, #24
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bd80      	pop	{r7, pc}
 80065fa:	bf00      	nop
 80065fc:	20001320 	.word	0x20001320
 8006600:	080079e4 	.word	0x080079e4
 8006604:	08006745 	.word	0x08006745
 8006608:	20001324 	.word	0x20001324

0800660c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b08a      	sub	sp, #40	@ 0x28
 8006610:	af00      	add	r7, sp, #0
 8006612:	60f8      	str	r0, [r7, #12]
 8006614:	60b9      	str	r1, [r7, #8]
 8006616:	607a      	str	r2, [r7, #4]
 8006618:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800661a:	2300      	movs	r3, #0
 800661c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d10b      	bne.n	800663c <xTimerGenericCommand+0x30>
	__asm volatile
 8006624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006628:	f383 8811 	msr	BASEPRI, r3
 800662c:	f3bf 8f6f 	isb	sy
 8006630:	f3bf 8f4f 	dsb	sy
 8006634:	623b      	str	r3, [r7, #32]
}
 8006636:	bf00      	nop
 8006638:	bf00      	nop
 800663a:	e7fd      	b.n	8006638 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800663c:	4b19      	ldr	r3, [pc, #100]	@ (80066a4 <xTimerGenericCommand+0x98>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d02a      	beq.n	800669a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	2b05      	cmp	r3, #5
 8006654:	dc18      	bgt.n	8006688 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006656:	f7ff fdad 	bl	80061b4 <xTaskGetSchedulerState>
 800665a:	4603      	mov	r3, r0
 800665c:	2b02      	cmp	r3, #2
 800665e:	d109      	bne.n	8006674 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006660:	4b10      	ldr	r3, [pc, #64]	@ (80066a4 <xTimerGenericCommand+0x98>)
 8006662:	6818      	ldr	r0, [r3, #0]
 8006664:	f107 0110 	add.w	r1, r7, #16
 8006668:	2300      	movs	r3, #0
 800666a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800666c:	f7fe f9c4 	bl	80049f8 <xQueueGenericSend>
 8006670:	6278      	str	r0, [r7, #36]	@ 0x24
 8006672:	e012      	b.n	800669a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006674:	4b0b      	ldr	r3, [pc, #44]	@ (80066a4 <xTimerGenericCommand+0x98>)
 8006676:	6818      	ldr	r0, [r3, #0]
 8006678:	f107 0110 	add.w	r1, r7, #16
 800667c:	2300      	movs	r3, #0
 800667e:	2200      	movs	r2, #0
 8006680:	f7fe f9ba 	bl	80049f8 <xQueueGenericSend>
 8006684:	6278      	str	r0, [r7, #36]	@ 0x24
 8006686:	e008      	b.n	800669a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006688:	4b06      	ldr	r3, [pc, #24]	@ (80066a4 <xTimerGenericCommand+0x98>)
 800668a:	6818      	ldr	r0, [r3, #0]
 800668c:	f107 0110 	add.w	r1, r7, #16
 8006690:	2300      	movs	r3, #0
 8006692:	683a      	ldr	r2, [r7, #0]
 8006694:	f7fe fab2 	bl	8004bfc <xQueueGenericSendFromISR>
 8006698:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800669a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800669c:	4618      	mov	r0, r3
 800669e:	3728      	adds	r7, #40	@ 0x28
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}
 80066a4:	20001320 	.word	0x20001320

080066a8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b088      	sub	sp, #32
 80066ac:	af02      	add	r7, sp, #8
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066b2:	4b23      	ldr	r3, [pc, #140]	@ (8006740 <prvProcessExpiredTimer+0x98>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	3304      	adds	r3, #4
 80066c0:	4618      	mov	r0, r3
 80066c2:	f7fe f829 	bl	8004718 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80066cc:	f003 0304 	and.w	r3, r3, #4
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d023      	beq.n	800671c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	699a      	ldr	r2, [r3, #24]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	18d1      	adds	r1, r2, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	683a      	ldr	r2, [r7, #0]
 80066e0:	6978      	ldr	r0, [r7, #20]
 80066e2:	f000 f8d3 	bl	800688c <prvInsertTimerInActiveList>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d020      	beq.n	800672e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80066ec:	2300      	movs	r3, #0
 80066ee:	9300      	str	r3, [sp, #0]
 80066f0:	2300      	movs	r3, #0
 80066f2:	687a      	ldr	r2, [r7, #4]
 80066f4:	2100      	movs	r1, #0
 80066f6:	6978      	ldr	r0, [r7, #20]
 80066f8:	f7ff ff88 	bl	800660c <xTimerGenericCommand>
 80066fc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d114      	bne.n	800672e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006708:	f383 8811 	msr	BASEPRI, r3
 800670c:	f3bf 8f6f 	isb	sy
 8006710:	f3bf 8f4f 	dsb	sy
 8006714:	60fb      	str	r3, [r7, #12]
}
 8006716:	bf00      	nop
 8006718:	bf00      	nop
 800671a:	e7fd      	b.n	8006718 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006722:	f023 0301 	bic.w	r3, r3, #1
 8006726:	b2da      	uxtb	r2, r3
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	6a1b      	ldr	r3, [r3, #32]
 8006732:	6978      	ldr	r0, [r7, #20]
 8006734:	4798      	blx	r3
}
 8006736:	bf00      	nop
 8006738:	3718      	adds	r7, #24
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
 800673e:	bf00      	nop
 8006740:	20001318 	.word	0x20001318

08006744 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800674c:	f107 0308 	add.w	r3, r7, #8
 8006750:	4618      	mov	r0, r3
 8006752:	f000 f859 	bl	8006808 <prvGetNextExpireTime>
 8006756:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	4619      	mov	r1, r3
 800675c:	68f8      	ldr	r0, [r7, #12]
 800675e:	f000 f805 	bl	800676c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006762:	f000 f8d5 	bl	8006910 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006766:	bf00      	nop
 8006768:	e7f0      	b.n	800674c <prvTimerTask+0x8>
	...

0800676c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006776:	f7ff f92d 	bl	80059d4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800677a:	f107 0308 	add.w	r3, r7, #8
 800677e:	4618      	mov	r0, r3
 8006780:	f000 f864 	bl	800684c <prvSampleTimeNow>
 8006784:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d130      	bne.n	80067ee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d10a      	bne.n	80067a8 <prvProcessTimerOrBlockTask+0x3c>
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	429a      	cmp	r2, r3
 8006798:	d806      	bhi.n	80067a8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800679a:	f7ff f929 	bl	80059f0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800679e:	68f9      	ldr	r1, [r7, #12]
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f7ff ff81 	bl	80066a8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80067a6:	e024      	b.n	80067f2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d008      	beq.n	80067c0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80067ae:	4b13      	ldr	r3, [pc, #76]	@ (80067fc <prvProcessTimerOrBlockTask+0x90>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d101      	bne.n	80067bc <prvProcessTimerOrBlockTask+0x50>
 80067b8:	2301      	movs	r3, #1
 80067ba:	e000      	b.n	80067be <prvProcessTimerOrBlockTask+0x52>
 80067bc:	2300      	movs	r3, #0
 80067be:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80067c0:	4b0f      	ldr	r3, [pc, #60]	@ (8006800 <prvProcessTimerOrBlockTask+0x94>)
 80067c2:	6818      	ldr	r0, [r3, #0]
 80067c4:	687a      	ldr	r2, [r7, #4]
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	1ad3      	subs	r3, r2, r3
 80067ca:	683a      	ldr	r2, [r7, #0]
 80067cc:	4619      	mov	r1, r3
 80067ce:	f7fe fdf5 	bl	80053bc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80067d2:	f7ff f90d 	bl	80059f0 <xTaskResumeAll>
 80067d6:	4603      	mov	r3, r0
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d10a      	bne.n	80067f2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80067dc:	4b09      	ldr	r3, [pc, #36]	@ (8006804 <prvProcessTimerOrBlockTask+0x98>)
 80067de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067e2:	601a      	str	r2, [r3, #0]
 80067e4:	f3bf 8f4f 	dsb	sy
 80067e8:	f3bf 8f6f 	isb	sy
}
 80067ec:	e001      	b.n	80067f2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80067ee:	f7ff f8ff 	bl	80059f0 <xTaskResumeAll>
}
 80067f2:	bf00      	nop
 80067f4:	3710      	adds	r7, #16
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop
 80067fc:	2000131c 	.word	0x2000131c
 8006800:	20001320 	.word	0x20001320
 8006804:	e000ed04 	.word	0xe000ed04

08006808 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006808:	b480      	push	{r7}
 800680a:	b085      	sub	sp, #20
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006810:	4b0d      	ldr	r3, [pc, #52]	@ (8006848 <prvGetNextExpireTime+0x40>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d101      	bne.n	800681e <prvGetNextExpireTime+0x16>
 800681a:	2201      	movs	r2, #1
 800681c:	e000      	b.n	8006820 <prvGetNextExpireTime+0x18>
 800681e:	2200      	movs	r2, #0
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d105      	bne.n	8006838 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800682c:	4b06      	ldr	r3, [pc, #24]	@ (8006848 <prvGetNextExpireTime+0x40>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	60fb      	str	r3, [r7, #12]
 8006836:	e001      	b.n	800683c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006838:	2300      	movs	r3, #0
 800683a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800683c:	68fb      	ldr	r3, [r7, #12]
}
 800683e:	4618      	mov	r0, r3
 8006840:	3714      	adds	r7, #20
 8006842:	46bd      	mov	sp, r7
 8006844:	bc80      	pop	{r7}
 8006846:	4770      	bx	lr
 8006848:	20001318 	.word	0x20001318

0800684c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006854:	f7ff f96a 	bl	8005b2c <xTaskGetTickCount>
 8006858:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800685a:	4b0b      	ldr	r3, [pc, #44]	@ (8006888 <prvSampleTimeNow+0x3c>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68fa      	ldr	r2, [r7, #12]
 8006860:	429a      	cmp	r2, r3
 8006862:	d205      	bcs.n	8006870 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006864:	f000 f93a 	bl	8006adc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	601a      	str	r2, [r3, #0]
 800686e:	e002      	b.n	8006876 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2200      	movs	r2, #0
 8006874:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006876:	4a04      	ldr	r2, [pc, #16]	@ (8006888 <prvSampleTimeNow+0x3c>)
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800687c:	68fb      	ldr	r3, [r7, #12]
}
 800687e:	4618      	mov	r0, r3
 8006880:	3710      	adds	r7, #16
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}
 8006886:	bf00      	nop
 8006888:	20001328 	.word	0x20001328

0800688c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b086      	sub	sp, #24
 8006890:	af00      	add	r7, sp, #0
 8006892:	60f8      	str	r0, [r7, #12]
 8006894:	60b9      	str	r1, [r7, #8]
 8006896:	607a      	str	r2, [r7, #4]
 8006898:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800689a:	2300      	movs	r3, #0
 800689c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	68ba      	ldr	r2, [r7, #8]
 80068a2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	68fa      	ldr	r2, [r7, #12]
 80068a8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80068aa:	68ba      	ldr	r2, [r7, #8]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d812      	bhi.n	80068d8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068b2:	687a      	ldr	r2, [r7, #4]
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	1ad2      	subs	r2, r2, r3
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	699b      	ldr	r3, [r3, #24]
 80068bc:	429a      	cmp	r2, r3
 80068be:	d302      	bcc.n	80068c6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80068c0:	2301      	movs	r3, #1
 80068c2:	617b      	str	r3, [r7, #20]
 80068c4:	e01b      	b.n	80068fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80068c6:	4b10      	ldr	r3, [pc, #64]	@ (8006908 <prvInsertTimerInActiveList+0x7c>)
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	3304      	adds	r3, #4
 80068ce:	4619      	mov	r1, r3
 80068d0:	4610      	mov	r0, r2
 80068d2:	f7fd fee9 	bl	80046a8 <vListInsert>
 80068d6:	e012      	b.n	80068fe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d206      	bcs.n	80068ee <prvInsertTimerInActiveList+0x62>
 80068e0:	68ba      	ldr	r2, [r7, #8]
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d302      	bcc.n	80068ee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80068e8:	2301      	movs	r3, #1
 80068ea:	617b      	str	r3, [r7, #20]
 80068ec:	e007      	b.n	80068fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80068ee:	4b07      	ldr	r3, [pc, #28]	@ (800690c <prvInsertTimerInActiveList+0x80>)
 80068f0:	681a      	ldr	r2, [r3, #0]
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	3304      	adds	r3, #4
 80068f6:	4619      	mov	r1, r3
 80068f8:	4610      	mov	r0, r2
 80068fa:	f7fd fed5 	bl	80046a8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80068fe:	697b      	ldr	r3, [r7, #20]
}
 8006900:	4618      	mov	r0, r3
 8006902:	3718      	adds	r7, #24
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}
 8006908:	2000131c 	.word	0x2000131c
 800690c:	20001318 	.word	0x20001318

08006910 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b08e      	sub	sp, #56	@ 0x38
 8006914:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006916:	e0ce      	b.n	8006ab6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2b00      	cmp	r3, #0
 800691c:	da19      	bge.n	8006952 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800691e:	1d3b      	adds	r3, r7, #4
 8006920:	3304      	adds	r3, #4
 8006922:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006926:	2b00      	cmp	r3, #0
 8006928:	d10b      	bne.n	8006942 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800692a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800692e:	f383 8811 	msr	BASEPRI, r3
 8006932:	f3bf 8f6f 	isb	sy
 8006936:	f3bf 8f4f 	dsb	sy
 800693a:	61fb      	str	r3, [r7, #28]
}
 800693c:	bf00      	nop
 800693e:	bf00      	nop
 8006940:	e7fd      	b.n	800693e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006948:	6850      	ldr	r0, [r2, #4]
 800694a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800694c:	6892      	ldr	r2, [r2, #8]
 800694e:	4611      	mov	r1, r2
 8006950:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2b00      	cmp	r3, #0
 8006956:	f2c0 80ae 	blt.w	8006ab6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800695e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006960:	695b      	ldr	r3, [r3, #20]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d004      	beq.n	8006970 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006968:	3304      	adds	r3, #4
 800696a:	4618      	mov	r0, r3
 800696c:	f7fd fed4 	bl	8004718 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006970:	463b      	mov	r3, r7
 8006972:	4618      	mov	r0, r3
 8006974:	f7ff ff6a 	bl	800684c <prvSampleTimeNow>
 8006978:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2b09      	cmp	r3, #9
 800697e:	f200 8097 	bhi.w	8006ab0 <prvProcessReceivedCommands+0x1a0>
 8006982:	a201      	add	r2, pc, #4	@ (adr r2, 8006988 <prvProcessReceivedCommands+0x78>)
 8006984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006988:	080069b1 	.word	0x080069b1
 800698c:	080069b1 	.word	0x080069b1
 8006990:	080069b1 	.word	0x080069b1
 8006994:	08006a27 	.word	0x08006a27
 8006998:	08006a3b 	.word	0x08006a3b
 800699c:	08006a87 	.word	0x08006a87
 80069a0:	080069b1 	.word	0x080069b1
 80069a4:	080069b1 	.word	0x080069b1
 80069a8:	08006a27 	.word	0x08006a27
 80069ac:	08006a3b 	.word	0x08006a3b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80069b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80069b6:	f043 0301 	orr.w	r3, r3, #1
 80069ba:	b2da      	uxtb	r2, r3
 80069bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80069c2:	68ba      	ldr	r2, [r7, #8]
 80069c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c6:	699b      	ldr	r3, [r3, #24]
 80069c8:	18d1      	adds	r1, r2, r3
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069d0:	f7ff ff5c 	bl	800688c <prvInsertTimerInActiveList>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d06c      	beq.n	8006ab4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80069da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069dc:	6a1b      	ldr	r3, [r3, #32]
 80069de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069e0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80069e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80069e8:	f003 0304 	and.w	r3, r3, #4
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d061      	beq.n	8006ab4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80069f0:	68ba      	ldr	r2, [r7, #8]
 80069f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f4:	699b      	ldr	r3, [r3, #24]
 80069f6:	441a      	add	r2, r3
 80069f8:	2300      	movs	r3, #0
 80069fa:	9300      	str	r3, [sp, #0]
 80069fc:	2300      	movs	r3, #0
 80069fe:	2100      	movs	r1, #0
 8006a00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a02:	f7ff fe03 	bl	800660c <xTimerGenericCommand>
 8006a06:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006a08:	6a3b      	ldr	r3, [r7, #32]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d152      	bne.n	8006ab4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a12:	f383 8811 	msr	BASEPRI, r3
 8006a16:	f3bf 8f6f 	isb	sy
 8006a1a:	f3bf 8f4f 	dsb	sy
 8006a1e:	61bb      	str	r3, [r7, #24]
}
 8006a20:	bf00      	nop
 8006a22:	bf00      	nop
 8006a24:	e7fd      	b.n	8006a22 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a2c:	f023 0301 	bic.w	r3, r3, #1
 8006a30:	b2da      	uxtb	r2, r3
 8006a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a34:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006a38:	e03d      	b.n	8006ab6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a40:	f043 0301 	orr.w	r3, r3, #1
 8006a44:	b2da      	uxtb	r2, r3
 8006a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a48:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006a4c:	68ba      	ldr	r2, [r7, #8]
 8006a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a50:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a54:	699b      	ldr	r3, [r3, #24]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d10b      	bne.n	8006a72 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a5e:	f383 8811 	msr	BASEPRI, r3
 8006a62:	f3bf 8f6f 	isb	sy
 8006a66:	f3bf 8f4f 	dsb	sy
 8006a6a:	617b      	str	r3, [r7, #20]
}
 8006a6c:	bf00      	nop
 8006a6e:	bf00      	nop
 8006a70:	e7fd      	b.n	8006a6e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a74:	699a      	ldr	r2, [r3, #24]
 8006a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a78:	18d1      	adds	r1, r2, r3
 8006a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a80:	f7ff ff04 	bl	800688c <prvInsertTimerInActiveList>
					break;
 8006a84:	e017      	b.n	8006ab6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a8c:	f003 0302 	and.w	r3, r3, #2
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d103      	bne.n	8006a9c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006a94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a96:	f000 fb89 	bl	80071ac <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006a9a:	e00c      	b.n	8006ab6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006aa2:	f023 0301 	bic.w	r3, r3, #1
 8006aa6:	b2da      	uxtb	r2, r3
 8006aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aaa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006aae:	e002      	b.n	8006ab6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006ab0:	bf00      	nop
 8006ab2:	e000      	b.n	8006ab6 <prvProcessReceivedCommands+0x1a6>
					break;
 8006ab4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006ab6:	4b08      	ldr	r3, [pc, #32]	@ (8006ad8 <prvProcessReceivedCommands+0x1c8>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	1d39      	adds	r1, r7, #4
 8006abc:	2200      	movs	r2, #0
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f7fe f93a 	bl	8004d38 <xQueueReceive>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	f47f af26 	bne.w	8006918 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006acc:	bf00      	nop
 8006ace:	bf00      	nop
 8006ad0:	3730      	adds	r7, #48	@ 0x30
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	20001320 	.word	0x20001320

08006adc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b088      	sub	sp, #32
 8006ae0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ae2:	e049      	b.n	8006b78 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ae4:	4b2e      	ldr	r3, [pc, #184]	@ (8006ba0 <prvSwitchTimerLists+0xc4>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	68db      	ldr	r3, [r3, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006aee:	4b2c      	ldr	r3, [pc, #176]	@ (8006ba0 <prvSwitchTimerLists+0xc4>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	68db      	ldr	r3, [r3, #12]
 8006af4:	68db      	ldr	r3, [r3, #12]
 8006af6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	3304      	adds	r3, #4
 8006afc:	4618      	mov	r0, r3
 8006afe:	f7fd fe0b 	bl	8004718 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	6a1b      	ldr	r3, [r3, #32]
 8006b06:	68f8      	ldr	r0, [r7, #12]
 8006b08:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b10:	f003 0304 	and.w	r3, r3, #4
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d02f      	beq.n	8006b78 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	699b      	ldr	r3, [r3, #24]
 8006b1c:	693a      	ldr	r2, [r7, #16]
 8006b1e:	4413      	add	r3, r2
 8006b20:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006b22:	68ba      	ldr	r2, [r7, #8]
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d90e      	bls.n	8006b48 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	68ba      	ldr	r2, [r7, #8]
 8006b2e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	68fa      	ldr	r2, [r7, #12]
 8006b34:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006b36:	4b1a      	ldr	r3, [pc, #104]	@ (8006ba0 <prvSwitchTimerLists+0xc4>)
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	3304      	adds	r3, #4
 8006b3e:	4619      	mov	r1, r3
 8006b40:	4610      	mov	r0, r2
 8006b42:	f7fd fdb1 	bl	80046a8 <vListInsert>
 8006b46:	e017      	b.n	8006b78 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006b48:	2300      	movs	r3, #0
 8006b4a:	9300      	str	r3, [sp, #0]
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	693a      	ldr	r2, [r7, #16]
 8006b50:	2100      	movs	r1, #0
 8006b52:	68f8      	ldr	r0, [r7, #12]
 8006b54:	f7ff fd5a 	bl	800660c <xTimerGenericCommand>
 8006b58:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d10b      	bne.n	8006b78 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b64:	f383 8811 	msr	BASEPRI, r3
 8006b68:	f3bf 8f6f 	isb	sy
 8006b6c:	f3bf 8f4f 	dsb	sy
 8006b70:	603b      	str	r3, [r7, #0]
}
 8006b72:	bf00      	nop
 8006b74:	bf00      	nop
 8006b76:	e7fd      	b.n	8006b74 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006b78:	4b09      	ldr	r3, [pc, #36]	@ (8006ba0 <prvSwitchTimerLists+0xc4>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1b0      	bne.n	8006ae4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006b82:	4b07      	ldr	r3, [pc, #28]	@ (8006ba0 <prvSwitchTimerLists+0xc4>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006b88:	4b06      	ldr	r3, [pc, #24]	@ (8006ba4 <prvSwitchTimerLists+0xc8>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a04      	ldr	r2, [pc, #16]	@ (8006ba0 <prvSwitchTimerLists+0xc4>)
 8006b8e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006b90:	4a04      	ldr	r2, [pc, #16]	@ (8006ba4 <prvSwitchTimerLists+0xc8>)
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	6013      	str	r3, [r2, #0]
}
 8006b96:	bf00      	nop
 8006b98:	3718      	adds	r7, #24
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}
 8006b9e:	bf00      	nop
 8006ba0:	20001318 	.word	0x20001318
 8006ba4:	2000131c 	.word	0x2000131c

08006ba8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b082      	sub	sp, #8
 8006bac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006bae:	f000 f92d 	bl	8006e0c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006bb2:	4b15      	ldr	r3, [pc, #84]	@ (8006c08 <prvCheckForValidListAndQueue+0x60>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d120      	bne.n	8006bfc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006bba:	4814      	ldr	r0, [pc, #80]	@ (8006c0c <prvCheckForValidListAndQueue+0x64>)
 8006bbc:	f7fd fd26 	bl	800460c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006bc0:	4813      	ldr	r0, [pc, #76]	@ (8006c10 <prvCheckForValidListAndQueue+0x68>)
 8006bc2:	f7fd fd23 	bl	800460c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006bc6:	4b13      	ldr	r3, [pc, #76]	@ (8006c14 <prvCheckForValidListAndQueue+0x6c>)
 8006bc8:	4a10      	ldr	r2, [pc, #64]	@ (8006c0c <prvCheckForValidListAndQueue+0x64>)
 8006bca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006bcc:	4b12      	ldr	r3, [pc, #72]	@ (8006c18 <prvCheckForValidListAndQueue+0x70>)
 8006bce:	4a10      	ldr	r2, [pc, #64]	@ (8006c10 <prvCheckForValidListAndQueue+0x68>)
 8006bd0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	9300      	str	r3, [sp, #0]
 8006bd6:	4b11      	ldr	r3, [pc, #68]	@ (8006c1c <prvCheckForValidListAndQueue+0x74>)
 8006bd8:	4a11      	ldr	r2, [pc, #68]	@ (8006c20 <prvCheckForValidListAndQueue+0x78>)
 8006bda:	2110      	movs	r1, #16
 8006bdc:	200a      	movs	r0, #10
 8006bde:	f7fd fe2f 	bl	8004840 <xQueueGenericCreateStatic>
 8006be2:	4603      	mov	r3, r0
 8006be4:	4a08      	ldr	r2, [pc, #32]	@ (8006c08 <prvCheckForValidListAndQueue+0x60>)
 8006be6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006be8:	4b07      	ldr	r3, [pc, #28]	@ (8006c08 <prvCheckForValidListAndQueue+0x60>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d005      	beq.n	8006bfc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006bf0:	4b05      	ldr	r3, [pc, #20]	@ (8006c08 <prvCheckForValidListAndQueue+0x60>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	490b      	ldr	r1, [pc, #44]	@ (8006c24 <prvCheckForValidListAndQueue+0x7c>)
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f7fe fbb8 	bl	800536c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006bfc:	f000 f936 	bl	8006e6c <vPortExitCritical>
}
 8006c00:	bf00      	nop
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	20001320 	.word	0x20001320
 8006c0c:	200012f0 	.word	0x200012f0
 8006c10:	20001304 	.word	0x20001304
 8006c14:	20001318 	.word	0x20001318
 8006c18:	2000131c 	.word	0x2000131c
 8006c1c:	200013cc 	.word	0x200013cc
 8006c20:	2000132c 	.word	0x2000132c
 8006c24:	080079ec 	.word	0x080079ec

08006c28 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b085      	sub	sp, #20
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	60f8      	str	r0, [r7, #12]
 8006c30:	60b9      	str	r1, [r7, #8]
 8006c32:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	3b04      	subs	r3, #4
 8006c38:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006c40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	3b04      	subs	r3, #4
 8006c46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	f023 0201 	bic.w	r2, r3, #1
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	3b04      	subs	r3, #4
 8006c56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006c58:	4a08      	ldr	r2, [pc, #32]	@ (8006c7c <pxPortInitialiseStack+0x54>)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	3b14      	subs	r3, #20
 8006c62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	3b20      	subs	r3, #32
 8006c6e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006c70:	68fb      	ldr	r3, [r7, #12]
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3714      	adds	r7, #20
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bc80      	pop	{r7}
 8006c7a:	4770      	bx	lr
 8006c7c:	08006c81 	.word	0x08006c81

08006c80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006c80:	b480      	push	{r7}
 8006c82:	b085      	sub	sp, #20
 8006c84:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006c86:	2300      	movs	r3, #0
 8006c88:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006c8a:	4b12      	ldr	r3, [pc, #72]	@ (8006cd4 <prvTaskExitError+0x54>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c92:	d00b      	beq.n	8006cac <prvTaskExitError+0x2c>
	__asm volatile
 8006c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c98:	f383 8811 	msr	BASEPRI, r3
 8006c9c:	f3bf 8f6f 	isb	sy
 8006ca0:	f3bf 8f4f 	dsb	sy
 8006ca4:	60fb      	str	r3, [r7, #12]
}
 8006ca6:	bf00      	nop
 8006ca8:	bf00      	nop
 8006caa:	e7fd      	b.n	8006ca8 <prvTaskExitError+0x28>
	__asm volatile
 8006cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb0:	f383 8811 	msr	BASEPRI, r3
 8006cb4:	f3bf 8f6f 	isb	sy
 8006cb8:	f3bf 8f4f 	dsb	sy
 8006cbc:	60bb      	str	r3, [r7, #8]
}
 8006cbe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006cc0:	bf00      	nop
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d0fc      	beq.n	8006cc2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006cc8:	bf00      	nop
 8006cca:	bf00      	nop
 8006ccc:	3714      	adds	r7, #20
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bc80      	pop	{r7}
 8006cd2:	4770      	bx	lr
 8006cd4:	20000014 	.word	0x20000014
	...

08006ce0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006ce0:	4b07      	ldr	r3, [pc, #28]	@ (8006d00 <pxCurrentTCBConst2>)
 8006ce2:	6819      	ldr	r1, [r3, #0]
 8006ce4:	6808      	ldr	r0, [r1, #0]
 8006ce6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006cea:	f380 8809 	msr	PSP, r0
 8006cee:	f3bf 8f6f 	isb	sy
 8006cf2:	f04f 0000 	mov.w	r0, #0
 8006cf6:	f380 8811 	msr	BASEPRI, r0
 8006cfa:	f04e 0e0d 	orr.w	lr, lr, #13
 8006cfe:	4770      	bx	lr

08006d00 <pxCurrentTCBConst2>:
 8006d00:	20000df0 	.word	0x20000df0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006d04:	bf00      	nop
 8006d06:	bf00      	nop

08006d08 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006d08:	4806      	ldr	r0, [pc, #24]	@ (8006d24 <prvPortStartFirstTask+0x1c>)
 8006d0a:	6800      	ldr	r0, [r0, #0]
 8006d0c:	6800      	ldr	r0, [r0, #0]
 8006d0e:	f380 8808 	msr	MSP, r0
 8006d12:	b662      	cpsie	i
 8006d14:	b661      	cpsie	f
 8006d16:	f3bf 8f4f 	dsb	sy
 8006d1a:	f3bf 8f6f 	isb	sy
 8006d1e:	df00      	svc	0
 8006d20:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006d22:	bf00      	nop
 8006d24:	e000ed08 	.word	0xe000ed08

08006d28 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b084      	sub	sp, #16
 8006d2c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006d2e:	4b32      	ldr	r3, [pc, #200]	@ (8006df8 <xPortStartScheduler+0xd0>)
 8006d30:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	22ff      	movs	r2, #255	@ 0xff
 8006d3e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006d48:	78fb      	ldrb	r3, [r7, #3]
 8006d4a:	b2db      	uxtb	r3, r3
 8006d4c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006d50:	b2da      	uxtb	r2, r3
 8006d52:	4b2a      	ldr	r3, [pc, #168]	@ (8006dfc <xPortStartScheduler+0xd4>)
 8006d54:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006d56:	4b2a      	ldr	r3, [pc, #168]	@ (8006e00 <xPortStartScheduler+0xd8>)
 8006d58:	2207      	movs	r2, #7
 8006d5a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006d5c:	e009      	b.n	8006d72 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006d5e:	4b28      	ldr	r3, [pc, #160]	@ (8006e00 <xPortStartScheduler+0xd8>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	3b01      	subs	r3, #1
 8006d64:	4a26      	ldr	r2, [pc, #152]	@ (8006e00 <xPortStartScheduler+0xd8>)
 8006d66:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006d68:	78fb      	ldrb	r3, [r7, #3]
 8006d6a:	b2db      	uxtb	r3, r3
 8006d6c:	005b      	lsls	r3, r3, #1
 8006d6e:	b2db      	uxtb	r3, r3
 8006d70:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006d72:	78fb      	ldrb	r3, [r7, #3]
 8006d74:	b2db      	uxtb	r3, r3
 8006d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d7a:	2b80      	cmp	r3, #128	@ 0x80
 8006d7c:	d0ef      	beq.n	8006d5e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006d7e:	4b20      	ldr	r3, [pc, #128]	@ (8006e00 <xPortStartScheduler+0xd8>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f1c3 0307 	rsb	r3, r3, #7
 8006d86:	2b04      	cmp	r3, #4
 8006d88:	d00b      	beq.n	8006da2 <xPortStartScheduler+0x7a>
	__asm volatile
 8006d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d8e:	f383 8811 	msr	BASEPRI, r3
 8006d92:	f3bf 8f6f 	isb	sy
 8006d96:	f3bf 8f4f 	dsb	sy
 8006d9a:	60bb      	str	r3, [r7, #8]
}
 8006d9c:	bf00      	nop
 8006d9e:	bf00      	nop
 8006da0:	e7fd      	b.n	8006d9e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006da2:	4b17      	ldr	r3, [pc, #92]	@ (8006e00 <xPortStartScheduler+0xd8>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	021b      	lsls	r3, r3, #8
 8006da8:	4a15      	ldr	r2, [pc, #84]	@ (8006e00 <xPortStartScheduler+0xd8>)
 8006daa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006dac:	4b14      	ldr	r3, [pc, #80]	@ (8006e00 <xPortStartScheduler+0xd8>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006db4:	4a12      	ldr	r2, [pc, #72]	@ (8006e00 <xPortStartScheduler+0xd8>)
 8006db6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	b2da      	uxtb	r2, r3
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006dc0:	4b10      	ldr	r3, [pc, #64]	@ (8006e04 <xPortStartScheduler+0xdc>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a0f      	ldr	r2, [pc, #60]	@ (8006e04 <xPortStartScheduler+0xdc>)
 8006dc6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006dca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8006e04 <xPortStartScheduler+0xdc>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a0c      	ldr	r2, [pc, #48]	@ (8006e04 <xPortStartScheduler+0xdc>)
 8006dd2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006dd6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006dd8:	f000 f8b8 	bl	8006f4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8006e08 <xPortStartScheduler+0xe0>)
 8006dde:	2200      	movs	r2, #0
 8006de0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006de2:	f7ff ff91 	bl	8006d08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006de6:	f7fe ff69 	bl	8005cbc <vTaskSwitchContext>
	prvTaskExitError();
 8006dea:	f7ff ff49 	bl	8006c80 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006dee:	2300      	movs	r3, #0
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3710      	adds	r7, #16
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}
 8006df8:	e000e400 	.word	0xe000e400
 8006dfc:	2000141c 	.word	0x2000141c
 8006e00:	20001420 	.word	0x20001420
 8006e04:	e000ed20 	.word	0xe000ed20
 8006e08:	20000014 	.word	0x20000014

08006e0c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b083      	sub	sp, #12
 8006e10:	af00      	add	r7, sp, #0
	__asm volatile
 8006e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e16:	f383 8811 	msr	BASEPRI, r3
 8006e1a:	f3bf 8f6f 	isb	sy
 8006e1e:	f3bf 8f4f 	dsb	sy
 8006e22:	607b      	str	r3, [r7, #4]
}
 8006e24:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006e26:	4b0f      	ldr	r3, [pc, #60]	@ (8006e64 <vPortEnterCritical+0x58>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8006e64 <vPortEnterCritical+0x58>)
 8006e2e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006e30:	4b0c      	ldr	r3, [pc, #48]	@ (8006e64 <vPortEnterCritical+0x58>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	d110      	bne.n	8006e5a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006e38:	4b0b      	ldr	r3, [pc, #44]	@ (8006e68 <vPortEnterCritical+0x5c>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d00b      	beq.n	8006e5a <vPortEnterCritical+0x4e>
	__asm volatile
 8006e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e46:	f383 8811 	msr	BASEPRI, r3
 8006e4a:	f3bf 8f6f 	isb	sy
 8006e4e:	f3bf 8f4f 	dsb	sy
 8006e52:	603b      	str	r3, [r7, #0]
}
 8006e54:	bf00      	nop
 8006e56:	bf00      	nop
 8006e58:	e7fd      	b.n	8006e56 <vPortEnterCritical+0x4a>
	}
}
 8006e5a:	bf00      	nop
 8006e5c:	370c      	adds	r7, #12
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	bc80      	pop	{r7}
 8006e62:	4770      	bx	lr
 8006e64:	20000014 	.word	0x20000014
 8006e68:	e000ed04 	.word	0xe000ed04

08006e6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b083      	sub	sp, #12
 8006e70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006e72:	4b12      	ldr	r3, [pc, #72]	@ (8006ebc <vPortExitCritical+0x50>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d10b      	bne.n	8006e92 <vPortExitCritical+0x26>
	__asm volatile
 8006e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e7e:	f383 8811 	msr	BASEPRI, r3
 8006e82:	f3bf 8f6f 	isb	sy
 8006e86:	f3bf 8f4f 	dsb	sy
 8006e8a:	607b      	str	r3, [r7, #4]
}
 8006e8c:	bf00      	nop
 8006e8e:	bf00      	nop
 8006e90:	e7fd      	b.n	8006e8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006e92:	4b0a      	ldr	r3, [pc, #40]	@ (8006ebc <vPortExitCritical+0x50>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	3b01      	subs	r3, #1
 8006e98:	4a08      	ldr	r2, [pc, #32]	@ (8006ebc <vPortExitCritical+0x50>)
 8006e9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006e9c:	4b07      	ldr	r3, [pc, #28]	@ (8006ebc <vPortExitCritical+0x50>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d105      	bne.n	8006eb0 <vPortExitCritical+0x44>
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	f383 8811 	msr	BASEPRI, r3
}
 8006eae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006eb0:	bf00      	nop
 8006eb2:	370c      	adds	r7, #12
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bc80      	pop	{r7}
 8006eb8:	4770      	bx	lr
 8006eba:	bf00      	nop
 8006ebc:	20000014 	.word	0x20000014

08006ec0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006ec0:	f3ef 8009 	mrs	r0, PSP
 8006ec4:	f3bf 8f6f 	isb	sy
 8006ec8:	4b0d      	ldr	r3, [pc, #52]	@ (8006f00 <pxCurrentTCBConst>)
 8006eca:	681a      	ldr	r2, [r3, #0]
 8006ecc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006ed0:	6010      	str	r0, [r2, #0]
 8006ed2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006ed6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006eda:	f380 8811 	msr	BASEPRI, r0
 8006ede:	f7fe feed 	bl	8005cbc <vTaskSwitchContext>
 8006ee2:	f04f 0000 	mov.w	r0, #0
 8006ee6:	f380 8811 	msr	BASEPRI, r0
 8006eea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006eee:	6819      	ldr	r1, [r3, #0]
 8006ef0:	6808      	ldr	r0, [r1, #0]
 8006ef2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006ef6:	f380 8809 	msr	PSP, r0
 8006efa:	f3bf 8f6f 	isb	sy
 8006efe:	4770      	bx	lr

08006f00 <pxCurrentTCBConst>:
 8006f00:	20000df0 	.word	0x20000df0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006f04:	bf00      	nop
 8006f06:	bf00      	nop

08006f08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b082      	sub	sp, #8
 8006f0c:	af00      	add	r7, sp, #0
	__asm volatile
 8006f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f12:	f383 8811 	msr	BASEPRI, r3
 8006f16:	f3bf 8f6f 	isb	sy
 8006f1a:	f3bf 8f4f 	dsb	sy
 8006f1e:	607b      	str	r3, [r7, #4]
}
 8006f20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006f22:	f7fe fe11 	bl	8005b48 <xTaskIncrementTick>
 8006f26:	4603      	mov	r3, r0
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d003      	beq.n	8006f34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006f2c:	4b06      	ldr	r3, [pc, #24]	@ (8006f48 <xPortSysTickHandler+0x40>)
 8006f2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f32:	601a      	str	r2, [r3, #0]
 8006f34:	2300      	movs	r3, #0
 8006f36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	f383 8811 	msr	BASEPRI, r3
}
 8006f3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006f40:	bf00      	nop
 8006f42:	3708      	adds	r7, #8
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}
 8006f48:	e000ed04 	.word	0xe000ed04

08006f4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006f50:	4b0a      	ldr	r3, [pc, #40]	@ (8006f7c <vPortSetupTimerInterrupt+0x30>)
 8006f52:	2200      	movs	r2, #0
 8006f54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006f56:	4b0a      	ldr	r3, [pc, #40]	@ (8006f80 <vPortSetupTimerInterrupt+0x34>)
 8006f58:	2200      	movs	r2, #0
 8006f5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006f5c:	4b09      	ldr	r3, [pc, #36]	@ (8006f84 <vPortSetupTimerInterrupt+0x38>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a09      	ldr	r2, [pc, #36]	@ (8006f88 <vPortSetupTimerInterrupt+0x3c>)
 8006f62:	fba2 2303 	umull	r2, r3, r2, r3
 8006f66:	099b      	lsrs	r3, r3, #6
 8006f68:	4a08      	ldr	r2, [pc, #32]	@ (8006f8c <vPortSetupTimerInterrupt+0x40>)
 8006f6a:	3b01      	subs	r3, #1
 8006f6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006f6e:	4b03      	ldr	r3, [pc, #12]	@ (8006f7c <vPortSetupTimerInterrupt+0x30>)
 8006f70:	2207      	movs	r2, #7
 8006f72:	601a      	str	r2, [r3, #0]
}
 8006f74:	bf00      	nop
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bc80      	pop	{r7}
 8006f7a:	4770      	bx	lr
 8006f7c:	e000e010 	.word	0xe000e010
 8006f80:	e000e018 	.word	0xe000e018
 8006f84:	20000008 	.word	0x20000008
 8006f88:	10624dd3 	.word	0x10624dd3
 8006f8c:	e000e014 	.word	0xe000e014

08006f90 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006f90:	b480      	push	{r7}
 8006f92:	b085      	sub	sp, #20
 8006f94:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006f96:	f3ef 8305 	mrs	r3, IPSR
 8006f9a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2b0f      	cmp	r3, #15
 8006fa0:	d915      	bls.n	8006fce <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006fa2:	4a17      	ldr	r2, [pc, #92]	@ (8007000 <vPortValidateInterruptPriority+0x70>)
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	4413      	add	r3, r2
 8006fa8:	781b      	ldrb	r3, [r3, #0]
 8006faa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006fac:	4b15      	ldr	r3, [pc, #84]	@ (8007004 <vPortValidateInterruptPriority+0x74>)
 8006fae:	781b      	ldrb	r3, [r3, #0]
 8006fb0:	7afa      	ldrb	r2, [r7, #11]
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d20b      	bcs.n	8006fce <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006fb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fba:	f383 8811 	msr	BASEPRI, r3
 8006fbe:	f3bf 8f6f 	isb	sy
 8006fc2:	f3bf 8f4f 	dsb	sy
 8006fc6:	607b      	str	r3, [r7, #4]
}
 8006fc8:	bf00      	nop
 8006fca:	bf00      	nop
 8006fcc:	e7fd      	b.n	8006fca <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006fce:	4b0e      	ldr	r3, [pc, #56]	@ (8007008 <vPortValidateInterruptPriority+0x78>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800700c <vPortValidateInterruptPriority+0x7c>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d90b      	bls.n	8006ff6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe2:	f383 8811 	msr	BASEPRI, r3
 8006fe6:	f3bf 8f6f 	isb	sy
 8006fea:	f3bf 8f4f 	dsb	sy
 8006fee:	603b      	str	r3, [r7, #0]
}
 8006ff0:	bf00      	nop
 8006ff2:	bf00      	nop
 8006ff4:	e7fd      	b.n	8006ff2 <vPortValidateInterruptPriority+0x62>
	}
 8006ff6:	bf00      	nop
 8006ff8:	3714      	adds	r7, #20
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bc80      	pop	{r7}
 8006ffe:	4770      	bx	lr
 8007000:	e000e3f0 	.word	0xe000e3f0
 8007004:	2000141c 	.word	0x2000141c
 8007008:	e000ed0c 	.word	0xe000ed0c
 800700c:	20001420 	.word	0x20001420

08007010 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b08a      	sub	sp, #40	@ 0x28
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007018:	2300      	movs	r3, #0
 800701a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800701c:	f7fe fcda 	bl	80059d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007020:	4b5c      	ldr	r3, [pc, #368]	@ (8007194 <pvPortMalloc+0x184>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d101      	bne.n	800702c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007028:	f000 f924 	bl	8007274 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800702c:	4b5a      	ldr	r3, [pc, #360]	@ (8007198 <pvPortMalloc+0x188>)
 800702e:	681a      	ldr	r2, [r3, #0]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4013      	ands	r3, r2
 8007034:	2b00      	cmp	r3, #0
 8007036:	f040 8095 	bne.w	8007164 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d01e      	beq.n	800707e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007040:	2208      	movs	r2, #8
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4413      	add	r3, r2
 8007046:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f003 0307 	and.w	r3, r3, #7
 800704e:	2b00      	cmp	r3, #0
 8007050:	d015      	beq.n	800707e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f023 0307 	bic.w	r3, r3, #7
 8007058:	3308      	adds	r3, #8
 800705a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f003 0307 	and.w	r3, r3, #7
 8007062:	2b00      	cmp	r3, #0
 8007064:	d00b      	beq.n	800707e <pvPortMalloc+0x6e>
	__asm volatile
 8007066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800706a:	f383 8811 	msr	BASEPRI, r3
 800706e:	f3bf 8f6f 	isb	sy
 8007072:	f3bf 8f4f 	dsb	sy
 8007076:	617b      	str	r3, [r7, #20]
}
 8007078:	bf00      	nop
 800707a:	bf00      	nop
 800707c:	e7fd      	b.n	800707a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d06f      	beq.n	8007164 <pvPortMalloc+0x154>
 8007084:	4b45      	ldr	r3, [pc, #276]	@ (800719c <pvPortMalloc+0x18c>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	429a      	cmp	r2, r3
 800708c:	d86a      	bhi.n	8007164 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800708e:	4b44      	ldr	r3, [pc, #272]	@ (80071a0 <pvPortMalloc+0x190>)
 8007090:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007092:	4b43      	ldr	r3, [pc, #268]	@ (80071a0 <pvPortMalloc+0x190>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007098:	e004      	b.n	80070a4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800709a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800709c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800709e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80070a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d903      	bls.n	80070b6 <pvPortMalloc+0xa6>
 80070ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1f1      	bne.n	800709a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80070b6:	4b37      	ldr	r3, [pc, #220]	@ (8007194 <pvPortMalloc+0x184>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070bc:	429a      	cmp	r2, r3
 80070be:	d051      	beq.n	8007164 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80070c0:	6a3b      	ldr	r3, [r7, #32]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	2208      	movs	r2, #8
 80070c6:	4413      	add	r3, r2
 80070c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80070ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	6a3b      	ldr	r3, [r7, #32]
 80070d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80070d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070d4:	685a      	ldr	r2, [r3, #4]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	1ad2      	subs	r2, r2, r3
 80070da:	2308      	movs	r3, #8
 80070dc:	005b      	lsls	r3, r3, #1
 80070de:	429a      	cmp	r2, r3
 80070e0:	d920      	bls.n	8007124 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80070e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	4413      	add	r3, r2
 80070e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80070ea:	69bb      	ldr	r3, [r7, #24]
 80070ec:	f003 0307 	and.w	r3, r3, #7
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d00b      	beq.n	800710c <pvPortMalloc+0xfc>
	__asm volatile
 80070f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f8:	f383 8811 	msr	BASEPRI, r3
 80070fc:	f3bf 8f6f 	isb	sy
 8007100:	f3bf 8f4f 	dsb	sy
 8007104:	613b      	str	r3, [r7, #16]
}
 8007106:	bf00      	nop
 8007108:	bf00      	nop
 800710a:	e7fd      	b.n	8007108 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800710c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710e:	685a      	ldr	r2, [r3, #4]
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	1ad2      	subs	r2, r2, r3
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800711e:	69b8      	ldr	r0, [r7, #24]
 8007120:	f000 f90a 	bl	8007338 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007124:	4b1d      	ldr	r3, [pc, #116]	@ (800719c <pvPortMalloc+0x18c>)
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	1ad3      	subs	r3, r2, r3
 800712e:	4a1b      	ldr	r2, [pc, #108]	@ (800719c <pvPortMalloc+0x18c>)
 8007130:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007132:	4b1a      	ldr	r3, [pc, #104]	@ (800719c <pvPortMalloc+0x18c>)
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	4b1b      	ldr	r3, [pc, #108]	@ (80071a4 <pvPortMalloc+0x194>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	429a      	cmp	r2, r3
 800713c:	d203      	bcs.n	8007146 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800713e:	4b17      	ldr	r3, [pc, #92]	@ (800719c <pvPortMalloc+0x18c>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a18      	ldr	r2, [pc, #96]	@ (80071a4 <pvPortMalloc+0x194>)
 8007144:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007148:	685a      	ldr	r2, [r3, #4]
 800714a:	4b13      	ldr	r3, [pc, #76]	@ (8007198 <pvPortMalloc+0x188>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	431a      	orrs	r2, r3
 8007150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007152:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007156:	2200      	movs	r2, #0
 8007158:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800715a:	4b13      	ldr	r3, [pc, #76]	@ (80071a8 <pvPortMalloc+0x198>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	3301      	adds	r3, #1
 8007160:	4a11      	ldr	r2, [pc, #68]	@ (80071a8 <pvPortMalloc+0x198>)
 8007162:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007164:	f7fe fc44 	bl	80059f0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	f003 0307 	and.w	r3, r3, #7
 800716e:	2b00      	cmp	r3, #0
 8007170:	d00b      	beq.n	800718a <pvPortMalloc+0x17a>
	__asm volatile
 8007172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007176:	f383 8811 	msr	BASEPRI, r3
 800717a:	f3bf 8f6f 	isb	sy
 800717e:	f3bf 8f4f 	dsb	sy
 8007182:	60fb      	str	r3, [r7, #12]
}
 8007184:	bf00      	nop
 8007186:	bf00      	nop
 8007188:	e7fd      	b.n	8007186 <pvPortMalloc+0x176>
	return pvReturn;
 800718a:	69fb      	ldr	r3, [r7, #28]
}
 800718c:	4618      	mov	r0, r3
 800718e:	3728      	adds	r7, #40	@ 0x28
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}
 8007194:	2000202c 	.word	0x2000202c
 8007198:	20002040 	.word	0x20002040
 800719c:	20002030 	.word	0x20002030
 80071a0:	20002024 	.word	0x20002024
 80071a4:	20002034 	.word	0x20002034
 80071a8:	20002038 	.word	0x20002038

080071ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b086      	sub	sp, #24
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d04f      	beq.n	800725e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80071be:	2308      	movs	r3, #8
 80071c0:	425b      	negs	r3, r3
 80071c2:	697a      	ldr	r2, [r7, #20]
 80071c4:	4413      	add	r3, r2
 80071c6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	685a      	ldr	r2, [r3, #4]
 80071d0:	4b25      	ldr	r3, [pc, #148]	@ (8007268 <vPortFree+0xbc>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4013      	ands	r3, r2
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d10b      	bne.n	80071f2 <vPortFree+0x46>
	__asm volatile
 80071da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071de:	f383 8811 	msr	BASEPRI, r3
 80071e2:	f3bf 8f6f 	isb	sy
 80071e6:	f3bf 8f4f 	dsb	sy
 80071ea:	60fb      	str	r3, [r7, #12]
}
 80071ec:	bf00      	nop
 80071ee:	bf00      	nop
 80071f0:	e7fd      	b.n	80071ee <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d00b      	beq.n	8007212 <vPortFree+0x66>
	__asm volatile
 80071fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071fe:	f383 8811 	msr	BASEPRI, r3
 8007202:	f3bf 8f6f 	isb	sy
 8007206:	f3bf 8f4f 	dsb	sy
 800720a:	60bb      	str	r3, [r7, #8]
}
 800720c:	bf00      	nop
 800720e:	bf00      	nop
 8007210:	e7fd      	b.n	800720e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	685a      	ldr	r2, [r3, #4]
 8007216:	4b14      	ldr	r3, [pc, #80]	@ (8007268 <vPortFree+0xbc>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4013      	ands	r3, r2
 800721c:	2b00      	cmp	r3, #0
 800721e:	d01e      	beq.n	800725e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d11a      	bne.n	800725e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	685a      	ldr	r2, [r3, #4]
 800722c:	4b0e      	ldr	r3, [pc, #56]	@ (8007268 <vPortFree+0xbc>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	43db      	mvns	r3, r3
 8007232:	401a      	ands	r2, r3
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007238:	f7fe fbcc 	bl	80059d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	685a      	ldr	r2, [r3, #4]
 8007240:	4b0a      	ldr	r3, [pc, #40]	@ (800726c <vPortFree+0xc0>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4413      	add	r3, r2
 8007246:	4a09      	ldr	r2, [pc, #36]	@ (800726c <vPortFree+0xc0>)
 8007248:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800724a:	6938      	ldr	r0, [r7, #16]
 800724c:	f000 f874 	bl	8007338 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007250:	4b07      	ldr	r3, [pc, #28]	@ (8007270 <vPortFree+0xc4>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	3301      	adds	r3, #1
 8007256:	4a06      	ldr	r2, [pc, #24]	@ (8007270 <vPortFree+0xc4>)
 8007258:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800725a:	f7fe fbc9 	bl	80059f0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800725e:	bf00      	nop
 8007260:	3718      	adds	r7, #24
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}
 8007266:	bf00      	nop
 8007268:	20002040 	.word	0x20002040
 800726c:	20002030 	.word	0x20002030
 8007270:	2000203c 	.word	0x2000203c

08007274 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007274:	b480      	push	{r7}
 8007276:	b085      	sub	sp, #20
 8007278:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800727a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800727e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007280:	4b27      	ldr	r3, [pc, #156]	@ (8007320 <prvHeapInit+0xac>)
 8007282:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	f003 0307 	and.w	r3, r3, #7
 800728a:	2b00      	cmp	r3, #0
 800728c:	d00c      	beq.n	80072a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	3307      	adds	r3, #7
 8007292:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f023 0307 	bic.w	r3, r3, #7
 800729a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800729c:	68ba      	ldr	r2, [r7, #8]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	1ad3      	subs	r3, r2, r3
 80072a2:	4a1f      	ldr	r2, [pc, #124]	@ (8007320 <prvHeapInit+0xac>)
 80072a4:	4413      	add	r3, r2
 80072a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80072ac:	4a1d      	ldr	r2, [pc, #116]	@ (8007324 <prvHeapInit+0xb0>)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80072b2:	4b1c      	ldr	r3, [pc, #112]	@ (8007324 <prvHeapInit+0xb0>)
 80072b4:	2200      	movs	r2, #0
 80072b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	68ba      	ldr	r2, [r7, #8]
 80072bc:	4413      	add	r3, r2
 80072be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80072c0:	2208      	movs	r2, #8
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	1a9b      	subs	r3, r3, r2
 80072c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	f023 0307 	bic.w	r3, r3, #7
 80072ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	4a15      	ldr	r2, [pc, #84]	@ (8007328 <prvHeapInit+0xb4>)
 80072d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80072d6:	4b14      	ldr	r3, [pc, #80]	@ (8007328 <prvHeapInit+0xb4>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	2200      	movs	r2, #0
 80072dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80072de:	4b12      	ldr	r3, [pc, #72]	@ (8007328 <prvHeapInit+0xb4>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	2200      	movs	r2, #0
 80072e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	68fa      	ldr	r2, [r7, #12]
 80072ee:	1ad2      	subs	r2, r2, r3
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80072f4:	4b0c      	ldr	r3, [pc, #48]	@ (8007328 <prvHeapInit+0xb4>)
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	4a0a      	ldr	r2, [pc, #40]	@ (800732c <prvHeapInit+0xb8>)
 8007302:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	4a09      	ldr	r2, [pc, #36]	@ (8007330 <prvHeapInit+0xbc>)
 800730a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800730c:	4b09      	ldr	r3, [pc, #36]	@ (8007334 <prvHeapInit+0xc0>)
 800730e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007312:	601a      	str	r2, [r3, #0]
}
 8007314:	bf00      	nop
 8007316:	3714      	adds	r7, #20
 8007318:	46bd      	mov	sp, r7
 800731a:	bc80      	pop	{r7}
 800731c:	4770      	bx	lr
 800731e:	bf00      	nop
 8007320:	20001424 	.word	0x20001424
 8007324:	20002024 	.word	0x20002024
 8007328:	2000202c 	.word	0x2000202c
 800732c:	20002034 	.word	0x20002034
 8007330:	20002030 	.word	0x20002030
 8007334:	20002040 	.word	0x20002040

08007338 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007338:	b480      	push	{r7}
 800733a:	b085      	sub	sp, #20
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007340:	4b27      	ldr	r3, [pc, #156]	@ (80073e0 <prvInsertBlockIntoFreeList+0xa8>)
 8007342:	60fb      	str	r3, [r7, #12]
 8007344:	e002      	b.n	800734c <prvInsertBlockIntoFreeList+0x14>
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	60fb      	str	r3, [r7, #12]
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	429a      	cmp	r2, r3
 8007354:	d8f7      	bhi.n	8007346 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	68ba      	ldr	r2, [r7, #8]
 8007360:	4413      	add	r3, r2
 8007362:	687a      	ldr	r2, [r7, #4]
 8007364:	429a      	cmp	r2, r3
 8007366:	d108      	bne.n	800737a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	685a      	ldr	r2, [r3, #4]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	441a      	add	r2, r3
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	68ba      	ldr	r2, [r7, #8]
 8007384:	441a      	add	r2, r3
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	429a      	cmp	r2, r3
 800738c:	d118      	bne.n	80073c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	4b14      	ldr	r3, [pc, #80]	@ (80073e4 <prvInsertBlockIntoFreeList+0xac>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	429a      	cmp	r2, r3
 8007398:	d00d      	beq.n	80073b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	685a      	ldr	r2, [r3, #4]
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	441a      	add	r2, r3
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	601a      	str	r2, [r3, #0]
 80073b4:	e008      	b.n	80073c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80073b6:	4b0b      	ldr	r3, [pc, #44]	@ (80073e4 <prvInsertBlockIntoFreeList+0xac>)
 80073b8:	681a      	ldr	r2, [r3, #0]
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	601a      	str	r2, [r3, #0]
 80073be:	e003      	b.n	80073c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80073c8:	68fa      	ldr	r2, [r7, #12]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	429a      	cmp	r2, r3
 80073ce:	d002      	beq.n	80073d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80073d6:	bf00      	nop
 80073d8:	3714      	adds	r7, #20
 80073da:	46bd      	mov	sp, r7
 80073dc:	bc80      	pop	{r7}
 80073de:	4770      	bx	lr
 80073e0:	20002024 	.word	0x20002024
 80073e4:	2000202c 	.word	0x2000202c

080073e8 <_Znwj>:
 80073e8:	2801      	cmp	r0, #1
 80073ea:	bf38      	it	cc
 80073ec:	2001      	movcc	r0, #1
 80073ee:	b510      	push	{r4, lr}
 80073f0:	4604      	mov	r4, r0
 80073f2:	4620      	mov	r0, r4
 80073f4:	f000 f81a 	bl	800742c <malloc>
 80073f8:	b100      	cbz	r0, 80073fc <_Znwj+0x14>
 80073fa:	bd10      	pop	{r4, pc}
 80073fc:	f000 f806 	bl	800740c <_ZSt15get_new_handlerv>
 8007400:	b908      	cbnz	r0, 8007406 <_Znwj+0x1e>
 8007402:	f000 f80b 	bl	800741c <abort>
 8007406:	4780      	blx	r0
 8007408:	e7f3      	b.n	80073f2 <_Znwj+0xa>
	...

0800740c <_ZSt15get_new_handlerv>:
 800740c:	4b02      	ldr	r3, [pc, #8]	@ (8007418 <_ZSt15get_new_handlerv+0xc>)
 800740e:	6818      	ldr	r0, [r3, #0]
 8007410:	f3bf 8f5b 	dmb	ish
 8007414:	4770      	bx	lr
 8007416:	bf00      	nop
 8007418:	20002044 	.word	0x20002044

0800741c <abort>:
 800741c:	2006      	movs	r0, #6
 800741e:	b508      	push	{r3, lr}
 8007420:	f000 f8ea 	bl	80075f8 <raise>
 8007424:	2001      	movs	r0, #1
 8007426:	f7f9 fd88 	bl	8000f3a <_exit>
	...

0800742c <malloc>:
 800742c:	4b02      	ldr	r3, [pc, #8]	@ (8007438 <malloc+0xc>)
 800742e:	4601      	mov	r1, r0
 8007430:	6818      	ldr	r0, [r3, #0]
 8007432:	f000 b825 	b.w	8007480 <_malloc_r>
 8007436:	bf00      	nop
 8007438:	20000018 	.word	0x20000018

0800743c <sbrk_aligned>:
 800743c:	b570      	push	{r4, r5, r6, lr}
 800743e:	4e0f      	ldr	r6, [pc, #60]	@ (800747c <sbrk_aligned+0x40>)
 8007440:	460c      	mov	r4, r1
 8007442:	6831      	ldr	r1, [r6, #0]
 8007444:	4605      	mov	r5, r0
 8007446:	b911      	cbnz	r1, 800744e <sbrk_aligned+0x12>
 8007448:	f000 f950 	bl	80076ec <_sbrk_r>
 800744c:	6030      	str	r0, [r6, #0]
 800744e:	4621      	mov	r1, r4
 8007450:	4628      	mov	r0, r5
 8007452:	f000 f94b 	bl	80076ec <_sbrk_r>
 8007456:	1c43      	adds	r3, r0, #1
 8007458:	d103      	bne.n	8007462 <sbrk_aligned+0x26>
 800745a:	f04f 34ff 	mov.w	r4, #4294967295
 800745e:	4620      	mov	r0, r4
 8007460:	bd70      	pop	{r4, r5, r6, pc}
 8007462:	1cc4      	adds	r4, r0, #3
 8007464:	f024 0403 	bic.w	r4, r4, #3
 8007468:	42a0      	cmp	r0, r4
 800746a:	d0f8      	beq.n	800745e <sbrk_aligned+0x22>
 800746c:	1a21      	subs	r1, r4, r0
 800746e:	4628      	mov	r0, r5
 8007470:	f000 f93c 	bl	80076ec <_sbrk_r>
 8007474:	3001      	adds	r0, #1
 8007476:	d1f2      	bne.n	800745e <sbrk_aligned+0x22>
 8007478:	e7ef      	b.n	800745a <sbrk_aligned+0x1e>
 800747a:	bf00      	nop
 800747c:	20002048 	.word	0x20002048

08007480 <_malloc_r>:
 8007480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007484:	1ccd      	adds	r5, r1, #3
 8007486:	f025 0503 	bic.w	r5, r5, #3
 800748a:	3508      	adds	r5, #8
 800748c:	2d0c      	cmp	r5, #12
 800748e:	bf38      	it	cc
 8007490:	250c      	movcc	r5, #12
 8007492:	2d00      	cmp	r5, #0
 8007494:	4606      	mov	r6, r0
 8007496:	db01      	blt.n	800749c <_malloc_r+0x1c>
 8007498:	42a9      	cmp	r1, r5
 800749a:	d904      	bls.n	80074a6 <_malloc_r+0x26>
 800749c:	230c      	movs	r3, #12
 800749e:	6033      	str	r3, [r6, #0]
 80074a0:	2000      	movs	r0, #0
 80074a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800757c <_malloc_r+0xfc>
 80074aa:	f000 f869 	bl	8007580 <__malloc_lock>
 80074ae:	f8d8 3000 	ldr.w	r3, [r8]
 80074b2:	461c      	mov	r4, r3
 80074b4:	bb44      	cbnz	r4, 8007508 <_malloc_r+0x88>
 80074b6:	4629      	mov	r1, r5
 80074b8:	4630      	mov	r0, r6
 80074ba:	f7ff ffbf 	bl	800743c <sbrk_aligned>
 80074be:	1c43      	adds	r3, r0, #1
 80074c0:	4604      	mov	r4, r0
 80074c2:	d158      	bne.n	8007576 <_malloc_r+0xf6>
 80074c4:	f8d8 4000 	ldr.w	r4, [r8]
 80074c8:	4627      	mov	r7, r4
 80074ca:	2f00      	cmp	r7, #0
 80074cc:	d143      	bne.n	8007556 <_malloc_r+0xd6>
 80074ce:	2c00      	cmp	r4, #0
 80074d0:	d04b      	beq.n	800756a <_malloc_r+0xea>
 80074d2:	6823      	ldr	r3, [r4, #0]
 80074d4:	4639      	mov	r1, r7
 80074d6:	4630      	mov	r0, r6
 80074d8:	eb04 0903 	add.w	r9, r4, r3
 80074dc:	f000 f906 	bl	80076ec <_sbrk_r>
 80074e0:	4581      	cmp	r9, r0
 80074e2:	d142      	bne.n	800756a <_malloc_r+0xea>
 80074e4:	6821      	ldr	r1, [r4, #0]
 80074e6:	4630      	mov	r0, r6
 80074e8:	1a6d      	subs	r5, r5, r1
 80074ea:	4629      	mov	r1, r5
 80074ec:	f7ff ffa6 	bl	800743c <sbrk_aligned>
 80074f0:	3001      	adds	r0, #1
 80074f2:	d03a      	beq.n	800756a <_malloc_r+0xea>
 80074f4:	6823      	ldr	r3, [r4, #0]
 80074f6:	442b      	add	r3, r5
 80074f8:	6023      	str	r3, [r4, #0]
 80074fa:	f8d8 3000 	ldr.w	r3, [r8]
 80074fe:	685a      	ldr	r2, [r3, #4]
 8007500:	bb62      	cbnz	r2, 800755c <_malloc_r+0xdc>
 8007502:	f8c8 7000 	str.w	r7, [r8]
 8007506:	e00f      	b.n	8007528 <_malloc_r+0xa8>
 8007508:	6822      	ldr	r2, [r4, #0]
 800750a:	1b52      	subs	r2, r2, r5
 800750c:	d420      	bmi.n	8007550 <_malloc_r+0xd0>
 800750e:	2a0b      	cmp	r2, #11
 8007510:	d917      	bls.n	8007542 <_malloc_r+0xc2>
 8007512:	1961      	adds	r1, r4, r5
 8007514:	42a3      	cmp	r3, r4
 8007516:	6025      	str	r5, [r4, #0]
 8007518:	bf18      	it	ne
 800751a:	6059      	strne	r1, [r3, #4]
 800751c:	6863      	ldr	r3, [r4, #4]
 800751e:	bf08      	it	eq
 8007520:	f8c8 1000 	streq.w	r1, [r8]
 8007524:	5162      	str	r2, [r4, r5]
 8007526:	604b      	str	r3, [r1, #4]
 8007528:	4630      	mov	r0, r6
 800752a:	f000 f82f 	bl	800758c <__malloc_unlock>
 800752e:	f104 000b 	add.w	r0, r4, #11
 8007532:	1d23      	adds	r3, r4, #4
 8007534:	f020 0007 	bic.w	r0, r0, #7
 8007538:	1ac2      	subs	r2, r0, r3
 800753a:	bf1c      	itt	ne
 800753c:	1a1b      	subne	r3, r3, r0
 800753e:	50a3      	strne	r3, [r4, r2]
 8007540:	e7af      	b.n	80074a2 <_malloc_r+0x22>
 8007542:	6862      	ldr	r2, [r4, #4]
 8007544:	42a3      	cmp	r3, r4
 8007546:	bf0c      	ite	eq
 8007548:	f8c8 2000 	streq.w	r2, [r8]
 800754c:	605a      	strne	r2, [r3, #4]
 800754e:	e7eb      	b.n	8007528 <_malloc_r+0xa8>
 8007550:	4623      	mov	r3, r4
 8007552:	6864      	ldr	r4, [r4, #4]
 8007554:	e7ae      	b.n	80074b4 <_malloc_r+0x34>
 8007556:	463c      	mov	r4, r7
 8007558:	687f      	ldr	r7, [r7, #4]
 800755a:	e7b6      	b.n	80074ca <_malloc_r+0x4a>
 800755c:	461a      	mov	r2, r3
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	42a3      	cmp	r3, r4
 8007562:	d1fb      	bne.n	800755c <_malloc_r+0xdc>
 8007564:	2300      	movs	r3, #0
 8007566:	6053      	str	r3, [r2, #4]
 8007568:	e7de      	b.n	8007528 <_malloc_r+0xa8>
 800756a:	230c      	movs	r3, #12
 800756c:	4630      	mov	r0, r6
 800756e:	6033      	str	r3, [r6, #0]
 8007570:	f000 f80c 	bl	800758c <__malloc_unlock>
 8007574:	e794      	b.n	80074a0 <_malloc_r+0x20>
 8007576:	6005      	str	r5, [r0, #0]
 8007578:	e7d6      	b.n	8007528 <_malloc_r+0xa8>
 800757a:	bf00      	nop
 800757c:	2000204c 	.word	0x2000204c

08007580 <__malloc_lock>:
 8007580:	4801      	ldr	r0, [pc, #4]	@ (8007588 <__malloc_lock+0x8>)
 8007582:	f000 b8ed 	b.w	8007760 <__retarget_lock_acquire_recursive>
 8007586:	bf00      	nop
 8007588:	2000218c 	.word	0x2000218c

0800758c <__malloc_unlock>:
 800758c:	4801      	ldr	r0, [pc, #4]	@ (8007594 <__malloc_unlock+0x8>)
 800758e:	f000 b8e8 	b.w	8007762 <__retarget_lock_release_recursive>
 8007592:	bf00      	nop
 8007594:	2000218c 	.word	0x2000218c

08007598 <memset>:
 8007598:	4603      	mov	r3, r0
 800759a:	4402      	add	r2, r0
 800759c:	4293      	cmp	r3, r2
 800759e:	d100      	bne.n	80075a2 <memset+0xa>
 80075a0:	4770      	bx	lr
 80075a2:	f803 1b01 	strb.w	r1, [r3], #1
 80075a6:	e7f9      	b.n	800759c <memset+0x4>

080075a8 <_raise_r>:
 80075a8:	291f      	cmp	r1, #31
 80075aa:	b538      	push	{r3, r4, r5, lr}
 80075ac:	4605      	mov	r5, r0
 80075ae:	460c      	mov	r4, r1
 80075b0:	d904      	bls.n	80075bc <_raise_r+0x14>
 80075b2:	2316      	movs	r3, #22
 80075b4:	6003      	str	r3, [r0, #0]
 80075b6:	f04f 30ff 	mov.w	r0, #4294967295
 80075ba:	bd38      	pop	{r3, r4, r5, pc}
 80075bc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80075be:	b112      	cbz	r2, 80075c6 <_raise_r+0x1e>
 80075c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80075c4:	b94b      	cbnz	r3, 80075da <_raise_r+0x32>
 80075c6:	4628      	mov	r0, r5
 80075c8:	f000 f88e 	bl	80076e8 <_getpid_r>
 80075cc:	4622      	mov	r2, r4
 80075ce:	4601      	mov	r1, r0
 80075d0:	4628      	mov	r0, r5
 80075d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075d6:	f000 b875 	b.w	80076c4 <_kill_r>
 80075da:	2b01      	cmp	r3, #1
 80075dc:	d00a      	beq.n	80075f4 <_raise_r+0x4c>
 80075de:	1c59      	adds	r1, r3, #1
 80075e0:	d103      	bne.n	80075ea <_raise_r+0x42>
 80075e2:	2316      	movs	r3, #22
 80075e4:	6003      	str	r3, [r0, #0]
 80075e6:	2001      	movs	r0, #1
 80075e8:	e7e7      	b.n	80075ba <_raise_r+0x12>
 80075ea:	2100      	movs	r1, #0
 80075ec:	4620      	mov	r0, r4
 80075ee:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80075f2:	4798      	blx	r3
 80075f4:	2000      	movs	r0, #0
 80075f6:	e7e0      	b.n	80075ba <_raise_r+0x12>

080075f8 <raise>:
 80075f8:	4b02      	ldr	r3, [pc, #8]	@ (8007604 <raise+0xc>)
 80075fa:	4601      	mov	r1, r0
 80075fc:	6818      	ldr	r0, [r3, #0]
 80075fe:	f7ff bfd3 	b.w	80075a8 <_raise_r>
 8007602:	bf00      	nop
 8007604:	20000018 	.word	0x20000018

08007608 <_reclaim_reent>:
 8007608:	4b2d      	ldr	r3, [pc, #180]	@ (80076c0 <_reclaim_reent+0xb8>)
 800760a:	b570      	push	{r4, r5, r6, lr}
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4604      	mov	r4, r0
 8007610:	4283      	cmp	r3, r0
 8007612:	d053      	beq.n	80076bc <_reclaim_reent+0xb4>
 8007614:	69c3      	ldr	r3, [r0, #28]
 8007616:	b31b      	cbz	r3, 8007660 <_reclaim_reent+0x58>
 8007618:	68db      	ldr	r3, [r3, #12]
 800761a:	b163      	cbz	r3, 8007636 <_reclaim_reent+0x2e>
 800761c:	2500      	movs	r5, #0
 800761e:	69e3      	ldr	r3, [r4, #28]
 8007620:	68db      	ldr	r3, [r3, #12]
 8007622:	5959      	ldr	r1, [r3, r5]
 8007624:	b9b1      	cbnz	r1, 8007654 <_reclaim_reent+0x4c>
 8007626:	3504      	adds	r5, #4
 8007628:	2d80      	cmp	r5, #128	@ 0x80
 800762a:	d1f8      	bne.n	800761e <_reclaim_reent+0x16>
 800762c:	69e3      	ldr	r3, [r4, #28]
 800762e:	4620      	mov	r0, r4
 8007630:	68d9      	ldr	r1, [r3, #12]
 8007632:	f000 f8a5 	bl	8007780 <_free_r>
 8007636:	69e3      	ldr	r3, [r4, #28]
 8007638:	6819      	ldr	r1, [r3, #0]
 800763a:	b111      	cbz	r1, 8007642 <_reclaim_reent+0x3a>
 800763c:	4620      	mov	r0, r4
 800763e:	f000 f89f 	bl	8007780 <_free_r>
 8007642:	69e3      	ldr	r3, [r4, #28]
 8007644:	689d      	ldr	r5, [r3, #8]
 8007646:	b15d      	cbz	r5, 8007660 <_reclaim_reent+0x58>
 8007648:	4629      	mov	r1, r5
 800764a:	4620      	mov	r0, r4
 800764c:	682d      	ldr	r5, [r5, #0]
 800764e:	f000 f897 	bl	8007780 <_free_r>
 8007652:	e7f8      	b.n	8007646 <_reclaim_reent+0x3e>
 8007654:	680e      	ldr	r6, [r1, #0]
 8007656:	4620      	mov	r0, r4
 8007658:	f000 f892 	bl	8007780 <_free_r>
 800765c:	4631      	mov	r1, r6
 800765e:	e7e1      	b.n	8007624 <_reclaim_reent+0x1c>
 8007660:	6961      	ldr	r1, [r4, #20]
 8007662:	b111      	cbz	r1, 800766a <_reclaim_reent+0x62>
 8007664:	4620      	mov	r0, r4
 8007666:	f000 f88b 	bl	8007780 <_free_r>
 800766a:	69e1      	ldr	r1, [r4, #28]
 800766c:	b111      	cbz	r1, 8007674 <_reclaim_reent+0x6c>
 800766e:	4620      	mov	r0, r4
 8007670:	f000 f886 	bl	8007780 <_free_r>
 8007674:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007676:	b111      	cbz	r1, 800767e <_reclaim_reent+0x76>
 8007678:	4620      	mov	r0, r4
 800767a:	f000 f881 	bl	8007780 <_free_r>
 800767e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007680:	b111      	cbz	r1, 8007688 <_reclaim_reent+0x80>
 8007682:	4620      	mov	r0, r4
 8007684:	f000 f87c 	bl	8007780 <_free_r>
 8007688:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800768a:	b111      	cbz	r1, 8007692 <_reclaim_reent+0x8a>
 800768c:	4620      	mov	r0, r4
 800768e:	f000 f877 	bl	8007780 <_free_r>
 8007692:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007694:	b111      	cbz	r1, 800769c <_reclaim_reent+0x94>
 8007696:	4620      	mov	r0, r4
 8007698:	f000 f872 	bl	8007780 <_free_r>
 800769c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800769e:	b111      	cbz	r1, 80076a6 <_reclaim_reent+0x9e>
 80076a0:	4620      	mov	r0, r4
 80076a2:	f000 f86d 	bl	8007780 <_free_r>
 80076a6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80076a8:	b111      	cbz	r1, 80076b0 <_reclaim_reent+0xa8>
 80076aa:	4620      	mov	r0, r4
 80076ac:	f000 f868 	bl	8007780 <_free_r>
 80076b0:	6a23      	ldr	r3, [r4, #32]
 80076b2:	b11b      	cbz	r3, 80076bc <_reclaim_reent+0xb4>
 80076b4:	4620      	mov	r0, r4
 80076b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80076ba:	4718      	bx	r3
 80076bc:	bd70      	pop	{r4, r5, r6, pc}
 80076be:	bf00      	nop
 80076c0:	20000018 	.word	0x20000018

080076c4 <_kill_r>:
 80076c4:	b538      	push	{r3, r4, r5, lr}
 80076c6:	2300      	movs	r3, #0
 80076c8:	4d06      	ldr	r5, [pc, #24]	@ (80076e4 <_kill_r+0x20>)
 80076ca:	4604      	mov	r4, r0
 80076cc:	4608      	mov	r0, r1
 80076ce:	4611      	mov	r1, r2
 80076d0:	602b      	str	r3, [r5, #0]
 80076d2:	f7f9 fc22 	bl	8000f1a <_kill>
 80076d6:	1c43      	adds	r3, r0, #1
 80076d8:	d102      	bne.n	80076e0 <_kill_r+0x1c>
 80076da:	682b      	ldr	r3, [r5, #0]
 80076dc:	b103      	cbz	r3, 80076e0 <_kill_r+0x1c>
 80076de:	6023      	str	r3, [r4, #0]
 80076e0:	bd38      	pop	{r3, r4, r5, pc}
 80076e2:	bf00      	nop
 80076e4:	20002188 	.word	0x20002188

080076e8 <_getpid_r>:
 80076e8:	f7f9 bc10 	b.w	8000f0c <_getpid>

080076ec <_sbrk_r>:
 80076ec:	b538      	push	{r3, r4, r5, lr}
 80076ee:	2300      	movs	r3, #0
 80076f0:	4d05      	ldr	r5, [pc, #20]	@ (8007708 <_sbrk_r+0x1c>)
 80076f2:	4604      	mov	r4, r0
 80076f4:	4608      	mov	r0, r1
 80076f6:	602b      	str	r3, [r5, #0]
 80076f8:	f7f9 fc2a 	bl	8000f50 <_sbrk>
 80076fc:	1c43      	adds	r3, r0, #1
 80076fe:	d102      	bne.n	8007706 <_sbrk_r+0x1a>
 8007700:	682b      	ldr	r3, [r5, #0]
 8007702:	b103      	cbz	r3, 8007706 <_sbrk_r+0x1a>
 8007704:	6023      	str	r3, [r4, #0]
 8007706:	bd38      	pop	{r3, r4, r5, pc}
 8007708:	20002188 	.word	0x20002188

0800770c <__errno>:
 800770c:	4b01      	ldr	r3, [pc, #4]	@ (8007714 <__errno+0x8>)
 800770e:	6818      	ldr	r0, [r3, #0]
 8007710:	4770      	bx	lr
 8007712:	bf00      	nop
 8007714:	20000018 	.word	0x20000018

08007718 <__libc_init_array>:
 8007718:	b570      	push	{r4, r5, r6, lr}
 800771a:	2600      	movs	r6, #0
 800771c:	4d0c      	ldr	r5, [pc, #48]	@ (8007750 <__libc_init_array+0x38>)
 800771e:	4c0d      	ldr	r4, [pc, #52]	@ (8007754 <__libc_init_array+0x3c>)
 8007720:	1b64      	subs	r4, r4, r5
 8007722:	10a4      	asrs	r4, r4, #2
 8007724:	42a6      	cmp	r6, r4
 8007726:	d109      	bne.n	800773c <__libc_init_array+0x24>
 8007728:	f000 f872 	bl	8007810 <_init>
 800772c:	2600      	movs	r6, #0
 800772e:	4d0a      	ldr	r5, [pc, #40]	@ (8007758 <__libc_init_array+0x40>)
 8007730:	4c0a      	ldr	r4, [pc, #40]	@ (800775c <__libc_init_array+0x44>)
 8007732:	1b64      	subs	r4, r4, r5
 8007734:	10a4      	asrs	r4, r4, #2
 8007736:	42a6      	cmp	r6, r4
 8007738:	d105      	bne.n	8007746 <__libc_init_array+0x2e>
 800773a:	bd70      	pop	{r4, r5, r6, pc}
 800773c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007740:	4798      	blx	r3
 8007742:	3601      	adds	r6, #1
 8007744:	e7ee      	b.n	8007724 <__libc_init_array+0xc>
 8007746:	f855 3b04 	ldr.w	r3, [r5], #4
 800774a:	4798      	blx	r3
 800774c:	3601      	adds	r6, #1
 800774e:	e7f2      	b.n	8007736 <__libc_init_array+0x1e>
 8007750:	080081b0 	.word	0x080081b0
 8007754:	080081b0 	.word	0x080081b0
 8007758:	080081b0 	.word	0x080081b0
 800775c:	080081b4 	.word	0x080081b4

08007760 <__retarget_lock_acquire_recursive>:
 8007760:	4770      	bx	lr

08007762 <__retarget_lock_release_recursive>:
 8007762:	4770      	bx	lr

08007764 <memcpy>:
 8007764:	440a      	add	r2, r1
 8007766:	4291      	cmp	r1, r2
 8007768:	f100 33ff 	add.w	r3, r0, #4294967295
 800776c:	d100      	bne.n	8007770 <memcpy+0xc>
 800776e:	4770      	bx	lr
 8007770:	b510      	push	{r4, lr}
 8007772:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007776:	4291      	cmp	r1, r2
 8007778:	f803 4f01 	strb.w	r4, [r3, #1]!
 800777c:	d1f9      	bne.n	8007772 <memcpy+0xe>
 800777e:	bd10      	pop	{r4, pc}

08007780 <_free_r>:
 8007780:	b538      	push	{r3, r4, r5, lr}
 8007782:	4605      	mov	r5, r0
 8007784:	2900      	cmp	r1, #0
 8007786:	d040      	beq.n	800780a <_free_r+0x8a>
 8007788:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800778c:	1f0c      	subs	r4, r1, #4
 800778e:	2b00      	cmp	r3, #0
 8007790:	bfb8      	it	lt
 8007792:	18e4      	addlt	r4, r4, r3
 8007794:	f7ff fef4 	bl	8007580 <__malloc_lock>
 8007798:	4a1c      	ldr	r2, [pc, #112]	@ (800780c <_free_r+0x8c>)
 800779a:	6813      	ldr	r3, [r2, #0]
 800779c:	b933      	cbnz	r3, 80077ac <_free_r+0x2c>
 800779e:	6063      	str	r3, [r4, #4]
 80077a0:	6014      	str	r4, [r2, #0]
 80077a2:	4628      	mov	r0, r5
 80077a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077a8:	f7ff bef0 	b.w	800758c <__malloc_unlock>
 80077ac:	42a3      	cmp	r3, r4
 80077ae:	d908      	bls.n	80077c2 <_free_r+0x42>
 80077b0:	6820      	ldr	r0, [r4, #0]
 80077b2:	1821      	adds	r1, r4, r0
 80077b4:	428b      	cmp	r3, r1
 80077b6:	bf01      	itttt	eq
 80077b8:	6819      	ldreq	r1, [r3, #0]
 80077ba:	685b      	ldreq	r3, [r3, #4]
 80077bc:	1809      	addeq	r1, r1, r0
 80077be:	6021      	streq	r1, [r4, #0]
 80077c0:	e7ed      	b.n	800779e <_free_r+0x1e>
 80077c2:	461a      	mov	r2, r3
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	b10b      	cbz	r3, 80077cc <_free_r+0x4c>
 80077c8:	42a3      	cmp	r3, r4
 80077ca:	d9fa      	bls.n	80077c2 <_free_r+0x42>
 80077cc:	6811      	ldr	r1, [r2, #0]
 80077ce:	1850      	adds	r0, r2, r1
 80077d0:	42a0      	cmp	r0, r4
 80077d2:	d10b      	bne.n	80077ec <_free_r+0x6c>
 80077d4:	6820      	ldr	r0, [r4, #0]
 80077d6:	4401      	add	r1, r0
 80077d8:	1850      	adds	r0, r2, r1
 80077da:	4283      	cmp	r3, r0
 80077dc:	6011      	str	r1, [r2, #0]
 80077de:	d1e0      	bne.n	80077a2 <_free_r+0x22>
 80077e0:	6818      	ldr	r0, [r3, #0]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	4408      	add	r0, r1
 80077e6:	6010      	str	r0, [r2, #0]
 80077e8:	6053      	str	r3, [r2, #4]
 80077ea:	e7da      	b.n	80077a2 <_free_r+0x22>
 80077ec:	d902      	bls.n	80077f4 <_free_r+0x74>
 80077ee:	230c      	movs	r3, #12
 80077f0:	602b      	str	r3, [r5, #0]
 80077f2:	e7d6      	b.n	80077a2 <_free_r+0x22>
 80077f4:	6820      	ldr	r0, [r4, #0]
 80077f6:	1821      	adds	r1, r4, r0
 80077f8:	428b      	cmp	r3, r1
 80077fa:	bf01      	itttt	eq
 80077fc:	6819      	ldreq	r1, [r3, #0]
 80077fe:	685b      	ldreq	r3, [r3, #4]
 8007800:	1809      	addeq	r1, r1, r0
 8007802:	6021      	streq	r1, [r4, #0]
 8007804:	6063      	str	r3, [r4, #4]
 8007806:	6054      	str	r4, [r2, #4]
 8007808:	e7cb      	b.n	80077a2 <_free_r+0x22>
 800780a:	bd38      	pop	{r3, r4, r5, pc}
 800780c:	2000204c 	.word	0x2000204c

08007810 <_init>:
 8007810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007812:	bf00      	nop
 8007814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007816:	bc08      	pop	{r3}
 8007818:	469e      	mov	lr, r3
 800781a:	4770      	bx	lr

0800781c <_fini>:
 800781c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800781e:	bf00      	nop
 8007820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007822:	bc08      	pop	{r3}
 8007824:	469e      	mov	lr, r3
 8007826:	4770      	bx	lr
