
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6160 
WARNING: [Synth 8-976] regwriteE has already been declared [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:198]
WARNING: [Synth 8-2654] second declaration of regwriteE ignored [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:198]
INFO: [Synth 8-994] regwriteE is declared here [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:173]
INFO: [Synth 8-994] memtoregE is declared here [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:173]
INFO: [Synth 8-994] memwriteE is declared here [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:173]
INFO: [Synth 8-994] alusrcE is declared here [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:173]
INFO: [Synth 8-994] regdstE is declared here [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:173]
INFO: [Synth 8-994] branchE is declared here [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:173]
WARNING: [Synth 8-976] alucontrolE has already been declared [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:199]
WARNING: [Synth 8-2654] second declaration of alucontrolE ignored [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:199]
INFO: [Synth 8-994] alucontrolE is declared here [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:174]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 293.461 ; gain = 83.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:1]
INFO: [Synth 8-638] synthesizing module 'pulse_controller' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/PulseController.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/PulseController.sv:53]
INFO: [Synth 8-256] done synthesizing module 'pulse_controller' (1#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/PulseController.sv:24]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:84]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:102]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:122]
INFO: [Synth 8-256] done synthesizing module 'maindec' (2#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:122]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:143]
INFO: [Synth 8-256] done synthesizing module 'aludec' (3#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:143]
INFO: [Synth 8-256] done synthesizing module 'controller' (4#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:102]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:161]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:309]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (5#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:309]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:290]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:290]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:296]
INFO: [Synth 8-256] done synthesizing module 'sl2' (7#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:296]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:321]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (8#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:321]
INFO: [Synth 8-638] synthesizing module 'pipeIMID' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:331]
INFO: [Synth 8-256] done synthesizing module 'pipeIMID' (9#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:331]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:246]
INFO: [Synth 8-256] done synthesizing module 'regfile' (10#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:246]
WARNING: [Synth 8-689] width (1) of port connection 'wa3' does not match port width (5) of module 'regfile' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-689] width (1) of port connection 'rd2' does not match port width (32) of module 'regfile' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:192]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:302]
INFO: [Synth 8-256] done synthesizing module 'signext' (11#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:302]
INFO: [Synth 8-638] synthesizing module 'pipeDIEXE' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:343]
INFO: [Synth 8-256] done synthesizing module 'pipeDIEXE' (12#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:343]
WARNING: [Synth 8-689] width (1) of port connection 'rd' does not match port width (32) of module 'pipeDIEXE' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:201]
WARNING: [Synth 8-689] width (32) of port connection 'signExtD' does not match port width (16) of module 'pipeDIEXE' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:202]
WARNING: [Synth 8-689] width (32) of port connection 'branch' does not match port width (1) of module 'pipeDIEXE' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:203]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:454]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:459]
WARNING: [Synth 8-87] always_comb on 'd_reg' did not result in combinational logic [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:460]
INFO: [Synth 8-256] done synthesizing module 'mux3' (13#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:454]
WARNING: [Synth 8-689] width (1) of port connection 'c' does not match port width (32) of module 'mux3' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:217]
WARNING: [Synth 8-689] width (1) of port connection 's' does not match port width (2) of module 'mux3' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:217]
WARNING: [Synth 8-689] width (1) of port connection 'd' does not match port width (32) of module 'mux3' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:217]
WARNING: [Synth 8-689] width (1) of port connection 'c' does not match port width (32) of module 'mux3' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:218]
WARNING: [Synth 8-689] width (1) of port connection 's' does not match port width (2) of module 'mux3' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:218]
WARNING: [Synth 8-689] width (1) of port connection 'd' does not match port width (32) of module 'mux3' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:218]
WARNING: [Synth 8-689] width (1) of port connection 'd0' does not match port width (32) of module 'mux2' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:220]
WARNING: [Synth 8-689] width (16) of port connection 'd1' does not match port width (32) of module 'mux2' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:220]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:266]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:273]
WARNING: [Synth 8-87] always_comb on 'result_reg' did not result in combinational logic [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:274]
WARNING: [Synth 8-87] always_comb on 'zero_reg' did not result in combinational logic [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:281]
INFO: [Synth 8-256] done synthesizing module 'alu' (14#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:266]
WARNING: [Synth 8-689] width (1) of port connection 'a' does not match port width (32) of module 'alu' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:221]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
INFO: [Synth 8-638] synthesizing module 'pipeEXEDM' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:422]
INFO: [Synth 8-256] done synthesizing module 'pipeEXEDM' (15#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:422]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized0' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:321]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized0' (15#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:321]
WARNING: [Synth 8-689] width (6) of port connection 'd0' does not match port width (5) of module 'mux2__parameterized0' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:227]
WARNING: [Synth 8-689] width (6) of port connection 'd1' does not match port width (5) of module 'mux2__parameterized0' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:227]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (5) of module 'mux2__parameterized0' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:227]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:30]
INFO: [Synth 8-256] done synthesizing module 'dmem' (16#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:30]
WARNING: [Synth 8-689] width (1) of port connection 'rd' does not match port width (32) of module 'dmem' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:228]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:231]
INFO: [Synth 8-638] synthesizing module 'pipeDMWB' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:436]
INFO: [Synth 8-256] done synthesizing module 'pipeDMWB' (17#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:436]
WARNING: [Synth 8-689] width (1) of port connection 'readData' does not match port width (32) of module 'pipeDMWB' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:231]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
INFO: [Synth 8-638] synthesizing module 'hazardUnit' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:482]
INFO: [Synth 8-256] done synthesizing module 'hazardUnit' (18#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:482]
WARNING: [Synth 8-689] width (1) of port connection 'rsD' does not match port width (32) of module 'hazardUnit' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-689] width (1) of port connection 'rtD' does not match port width (32) of module 'hazardUnit' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-689] width (6) of port connection 'rsE' does not match port width (32) of module 'hazardUnit' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-689] width (6) of port connection 'rtE' does not match port width (32) of module 'hazardUnit' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-689] width (1) of port connection 'WriteRegM' does not match port width (6) of module 'hazardUnit' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:239]
WARNING: [Synth 8-689] width (1) of port connection 'WriteRegE' does not match port width (6) of module 'hazardUnit' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:239]
WARNING: [Synth 8-689] width (1) of port connection 'WriteRegW' does not match port width (6) of module 'hazardUnit' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:239]
WARNING: [Synth 8-689] width (1) of port connection 'ForwardAE' does not match port width (2) of module 'hazardUnit' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:242]
WARNING: [Synth 8-689] width (1) of port connection 'ForwardBE' does not match port width (2) of module 'hazardUnit' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:242]
WARNING: [Synth 8-3848] Net ALUoutM in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:217]
WARNING: [Synth 8-3848] Net forwardAE in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:217]
WARNING: [Synth 8-3848] Net memwrite in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:203]
WARNING: [Synth 8-3848] Net forwardBE in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:218]
WARNING: [Synth 8-3848] Net srcb in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:172]
WARNING: [Synth 8-3848] Net writeregW in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3848] Net result in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:172]
WARNING: [Synth 8-3848] Net rsD in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-3848] Net rtD in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-3848] Net WriteRegM in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:239]
WARNING: [Synth 8-3848] Net WriteRegE in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:239]
WARNING: [Synth 8-3848] Net WriteRegW in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:239]
WARNING: [Synth 8-3848] Net BranchD in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:240]
WARNING: [Synth 8-3848] Net MemToRegE in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:240]
WARNING: [Synth 8-3848] Net MemToRegM in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:240]
WARNING: [Synth 8-3848] Net RegWriteE in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:240]
WARNING: [Synth 8-3848] Net RegWriteM in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:240]
WARNING: [Synth 8-3848] Net regWriteW in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:240]
WARNING: [Synth 8-3848] Net RegWriteW in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:240]
WARNING: [Synth 8-3848] Net StallD in module/entity datapath does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:187]
INFO: [Synth 8-256] done synthesizing module 'datapath' (19#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:161]
INFO: [Synth 8-256] done synthesizing module 'mips' (20#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:84]
WARNING: [Synth 8-689] width (1) of port connection 'pc' does not match port width (32) of module 'mips' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-689] width (1) of port connection 'instr' does not match port width (32) of module 'mips' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-689] width (1) of port connection 'aluout' does not match port width (32) of module 'mips' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-350] instance 'mips' of module 'mips' requires 9 connections, but only 6 given [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:51]
INFO: [Synth 8-256] done synthesizing module 'imem' (21#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:51]
WARNING: [Synth 8-689] width (1) of port connection 'addr' does not match port width (6) of module 'imem' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:20]
WARNING: [Synth 8-689] width (1) of port connection 'instr' does not match port width (32) of module 'imem' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:20]
INFO: [Synth 8-638] synthesizing module 'display_controller' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/DisplayController.sv:23]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/DisplayController.sv:46]
INFO: [Synth 8-226] default block is never used [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/DisplayController.sv:85]
INFO: [Synth 8-256] done synthesizing module 'display_controller' (22#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/DisplayController.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity top does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:6]
WARNING: [Synth 8-3848] Net dataadr in module/entity top does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:13]
WARNING: [Synth 8-3848] Net writedata in module/entity top does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:13]
WARNING: [Synth 8-3848] Net reset in module/entity top does not have driver. [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
INFO: [Synth 8-256] done synthesizing module 'top' (23#1) [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:1]
WARNING: [Synth 8-3331] design hazardUnit has unconnected port MemToRegE
WARNING: [Synth 8-3331] design hazardUnit has unconnected port regWriteW
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[31]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[30]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[29]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[28]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[27]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[26]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[10]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[9]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[8]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[7]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[6]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[5]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[4]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[3]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[2]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[1]
WARNING: [Synth 8-3331] design pipeDIEXE has unconnected port instr[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[31]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[30]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[29]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[28]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[27]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[26]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[25]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[24]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[23]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[22]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[21]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[20]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[19]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[18]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[17]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[16]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[15]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[14]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[13]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[12]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[11]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[10]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[9]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[8]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[7]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[6]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[5]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[4]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[3]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[2]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[1]
WARNING: [Synth 8-3331] design datapath has unconnected port readdata[0]
WARNING: [Synth 8-3331] design top has unconnected port led
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 313.207 ; gain = 103.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin imid:EN to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:187]
WARNING: [Synth 8-3295] tying undriven pin rf:wa3[0] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[31] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[30] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[29] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[28] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[27] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[26] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[25] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[24] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[23] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[22] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[21] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[20] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[19] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[18] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[17] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[16] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[15] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[14] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[13] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[12] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[11] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[10] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[9] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[8] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[7] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[6] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[5] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[4] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[3] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[2] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[1] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin rf:wd3[0] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:191]
WARNING: [Synth 8-3295] tying undriven pin diexe:memwrite to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:201]
WARNING: [Synth 8-3295] tying undriven pin m1:c[0] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:217]
WARNING: [Synth 8-3295] tying undriven pin m1:s[0] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:217]
WARNING: [Synth 8-3295] tying undriven pin m2:c[0] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:218]
WARNING: [Synth 8-3295] tying undriven pin m2:s[0] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:218]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[31] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[30] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[29] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[28] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[27] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[26] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[25] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[24] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[23] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[22] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[21] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[20] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[19] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[18] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[17] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[16] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[15] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[14] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[13] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[12] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[11] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[10] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[9] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[8] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[7] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[6] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[5] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[4] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[3] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[2] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[1] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line222:WriteData[0] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:222]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line238:rsD[0] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line238:rtD[0] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line238:WriteRegM[0] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line238:WriteRegE[0] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line238:WriteRegW[0] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line238:BranchD to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line238:MemToRegM to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line238:RegWriteE to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line238:RegWriteM to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line238:RegWriteW to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:238]
WARNING: [Synth 8-3295] tying undriven pin mips:reset to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[31] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[30] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[29] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[28] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[27] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[26] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[25] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[24] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[23] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[22] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[21] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[20] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[19] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[18] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[17] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[16] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[15] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
WARNING: [Synth 8-3295] tying undriven pin mips:readdata[14] to constant 0 [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:19]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 313.207 ; gain = 103.563
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 619.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 619.137 ; gain = 409.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 619.137 ; gain = 409.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 619.137 ; gain = 409.492
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pulse_controller'
INFO: [Synth 8-5544] ROM "clk_pulse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CNT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pulse_controller'
WARNING: [Synth 8-327] inferring latch for variable 'd_reg' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:460]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:274]
WARNING: [Synth 8-327] inferring latch for variable 'zero_reg' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:281]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 619.137 ; gain = 409.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 2     
	  20 Input     32 Bit        Muxes := 1     
	   5 Input     21 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pulse_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   5 Input     21 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      9 Bit        Muxes := 1     
Module aludec 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
Module flopr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pipeIMID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module pipeDIEXE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module pipeEXEDM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module pipeDMWB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module hazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  20 Input     32 Bit        Muxes := 1     
Module display_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'mips/dp/diexe/rdE_reg[5:0]' into 'mips/dp/diexe/rsE_reg[5:0]' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:358]
INFO: [Synth 8-4471] merging register 'mips/dp/diexe/rtE_reg[5:0]' into 'mips/dp/diexe/rsE_reg[5:0]' [C:/Users/Emre/PipilineSimulator/PipilineSimulator.srcs/sources_1/new/Pipeline.sv:359]
INFO: [Synth 8-5545] ROM "mips/dp/alu/zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5583] The signal mips/dp/dmem/RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3917] design top has port DP driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port led
INFO: [Synth 8-5583] The signal mips/dp/dmem/RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m1/d_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/m2/d_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/zero_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/diexe/memtoregE_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/nolabel_line222/memtoregOut_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/nolabel_line231/memtoregOut_reg) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 619.137 ; gain = 409.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 619.137 ; gain = 409.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 619.137 ; gain = 409.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 619.137 ; gain = 409.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 619.137 ; gain = 409.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 619.137 ; gain = 409.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 619.137 ; gain = 409.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 619.137 ; gain = 409.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 619.137 ; gain = 409.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 619.137 ; gain = 409.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |    39|
|4     |LUT2   |     6|
|5     |LUT3   |     1|
|6     |LUT4   |     1|
|7     |LUT5   |     2|
|8     |LUT6   |     4|
|9     |FDCE   |    21|
|10    |FDRE   |    15|
|11    |FDSE   |     6|
|12    |IBUF   |     3|
|13    |OBUF   |    12|
|14    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |   123|
|2     |  dis    |display_controller |    45|
|3     |  pls    |pulse_controller   |    61|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 619.137 ; gain = 409.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 275 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 619.137 ; gain = 103.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 619.137 ; gain = 409.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 353 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 619.137 ; gain = 409.492
INFO: [Common 17-1381] The checkpoint 'C:/Users/Emre/PipilineSimulator/PipilineSimulator.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 619.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 18 09:05:16 2017...
