
APP_4_Flashing-led-DIO.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000002ec  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  000002ec  00000360  2**0
                  CONTENTS, ALLOC, LOAD, DATA

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ec ee       	ldi	r30, 0xEC	; 236
  68:	f2 e0       	ldi	r31, 0x02	; 2
  6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
  70:	a8 37       	cpi	r26, 0x78	; 120
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
  76:	0e 94 41 00 	call	0x82	; 0x82 <main>
  7a:	0c 94 74 01 	jmp	0x2e8	; 0x2e8 <_exit>

0000007e <__bad_interrupt>:
  7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <main>:
  82:	1f 93       	push	r17
  84:	10 e0       	ldi	r17, 0x00	; 0
  86:	80 e0       	ldi	r24, 0x00	; 0
  88:	61 2f       	mov	r22, r17
  8a:	0e 94 a4 00 	call	0x148	; 0x148 <DIO_void_set_pin_in_pullUP>
  8e:	81 e0       	ldi	r24, 0x01	; 1
  90:	61 2f       	mov	r22, r17
  92:	4f ef       	ldi	r20, 0xFF	; 255
  94:	0e 94 7b 00 	call	0xf6	; 0xf6 <DIO_void_set_pin_dir>
  98:	1f 5f       	subi	r17, 0xFF	; 255
  9a:	18 30       	cpi	r17, 0x08	; 8
  9c:	a1 f7       	brne	.-24     	; 0x86 <main+0x4>
  9e:	10 e0       	ldi	r17, 0x00	; 0
  a0:	80 e0       	ldi	r24, 0x00	; 0
  a2:	61 2f       	mov	r22, r17
  a4:	0e 94 62 01 	call	0x2c4	; 0x2c4 <DIO_u8_get_pin>
  a8:	48 2f       	mov	r20, r24
  aa:	81 e0       	ldi	r24, 0x01	; 1
  ac:	61 2f       	mov	r22, r17
  ae:	0e 94 2e 01 	call	0x25c	; 0x25c <DIO_void_assign_pin>
  b2:	1f 5f       	subi	r17, 0xFF	; 255
  b4:	18 30       	cpi	r17, 0x08	; 8
  b6:	98 f7       	brcc	.-26     	; 0x9e <main+0x1c>
  b8:	f3 cf       	rjmp	.-26     	; 0xa0 <main+0x1e>

000000ba <DIO_void_set_port_dir>:
  ba:	e8 2f       	mov	r30, r24
  bc:	f0 e0       	ldi	r31, 0x00	; 0
  be:	ee 0f       	add	r30, r30
  c0:	ff 1f       	adc	r31, r31
  c2:	e0 59       	subi	r30, 0x90	; 144
  c4:	ff 4f       	sbci	r31, 0xFF	; 255
  c6:	01 90       	ld	r0, Z+
  c8:	f0 81       	ld	r31, Z
  ca:	e0 2d       	mov	r30, r0
  cc:	60 83       	st	Z, r22
  ce:	08 95       	ret

000000d0 <DIO_void_set_port_in_pullUp>:
  d0:	e8 2f       	mov	r30, r24
  d2:	f0 e0       	ldi	r31, 0x00	; 0
  d4:	ee 0f       	add	r30, r30
  d6:	ff 1f       	adc	r31, r31
  d8:	df 01       	movw	r26, r30
  da:	a0 59       	subi	r26, 0x90	; 144
  dc:	bf 4f       	sbci	r27, 0xFF	; 255
  de:	0d 90       	ld	r0, X+
  e0:	bc 91       	ld	r27, X
  e2:	a0 2d       	mov	r26, r0
  e4:	1c 92       	st	X, r1
  e6:	e8 59       	subi	r30, 0x98	; 152
  e8:	ff 4f       	sbci	r31, 0xFF	; 255
  ea:	01 90       	ld	r0, Z+
  ec:	f0 81       	ld	r31, Z
  ee:	e0 2d       	mov	r30, r0
  f0:	8f ef       	ldi	r24, 0xFF	; 255
  f2:	80 83       	st	Z, r24
  f4:	08 95       	ret

000000f6 <DIO_void_set_pin_dir>:
  f6:	e8 2f       	mov	r30, r24
  f8:	f0 e0       	ldi	r31, 0x00	; 0
  fa:	44 23       	and	r20, r20
  fc:	91 f0       	breq	.+36     	; 0x122 <DIO_void_set_pin_dir+0x2c>
  fe:	ee 0f       	add	r30, r30
 100:	ff 1f       	adc	r31, r31
 102:	e0 59       	subi	r30, 0x90	; 144
 104:	ff 4f       	sbci	r31, 0xFF	; 255
 106:	01 90       	ld	r0, Z+
 108:	f0 81       	ld	r31, Z
 10a:	e0 2d       	mov	r30, r0
 10c:	20 81       	ld	r18, Z
 10e:	81 e0       	ldi	r24, 0x01	; 1
 110:	90 e0       	ldi	r25, 0x00	; 0
 112:	02 c0       	rjmp	.+4      	; 0x118 <DIO_void_set_pin_dir+0x22>
 114:	88 0f       	add	r24, r24
 116:	99 1f       	adc	r25, r25
 118:	6a 95       	dec	r22
 11a:	e2 f7       	brpl	.-8      	; 0x114 <DIO_void_set_pin_dir+0x1e>
 11c:	28 2b       	or	r18, r24
 11e:	20 83       	st	Z, r18
 120:	08 95       	ret
 122:	ee 0f       	add	r30, r30
 124:	ff 1f       	adc	r31, r31
 126:	e0 59       	subi	r30, 0x90	; 144
 128:	ff 4f       	sbci	r31, 0xFF	; 255
 12a:	01 90       	ld	r0, Z+
 12c:	f0 81       	ld	r31, Z
 12e:	e0 2d       	mov	r30, r0
 130:	20 81       	ld	r18, Z
 132:	81 e0       	ldi	r24, 0x01	; 1
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	02 c0       	rjmp	.+4      	; 0x13c <DIO_void_set_pin_dir+0x46>
 138:	88 0f       	add	r24, r24
 13a:	99 1f       	adc	r25, r25
 13c:	6a 95       	dec	r22
 13e:	e2 f7       	brpl	.-8      	; 0x138 <DIO_void_set_pin_dir+0x42>
 140:	80 95       	com	r24
 142:	82 23       	and	r24, r18
 144:	80 83       	st	Z, r24
 146:	08 95       	ret

00000148 <DIO_void_set_pin_in_pullUP>:
 148:	a8 2f       	mov	r26, r24
 14a:	b0 e0       	ldi	r27, 0x00	; 0
 14c:	aa 0f       	add	r26, r26
 14e:	bb 1f       	adc	r27, r27
 150:	fd 01       	movw	r30, r26
 152:	e0 59       	subi	r30, 0x90	; 144
 154:	ff 4f       	sbci	r31, 0xFF	; 255
 156:	01 90       	ld	r0, Z+
 158:	f0 81       	ld	r31, Z
 15a:	e0 2d       	mov	r30, r0
 15c:	90 81       	ld	r25, Z
 15e:	21 e0       	ldi	r18, 0x01	; 1
 160:	30 e0       	ldi	r19, 0x00	; 0
 162:	02 c0       	rjmp	.+4      	; 0x168 <DIO_void_set_pin_in_pullUP+0x20>
 164:	22 0f       	add	r18, r18
 166:	33 1f       	adc	r19, r19
 168:	6a 95       	dec	r22
 16a:	e2 f7       	brpl	.-8      	; 0x164 <DIO_void_set_pin_in_pullUP+0x1c>
 16c:	82 2f       	mov	r24, r18
 16e:	80 95       	com	r24
 170:	89 23       	and	r24, r25
 172:	80 83       	st	Z, r24
 174:	a8 59       	subi	r26, 0x98	; 152
 176:	bf 4f       	sbci	r27, 0xFF	; 255
 178:	ed 91       	ld	r30, X+
 17a:	fc 91       	ld	r31, X
 17c:	80 81       	ld	r24, Z
 17e:	82 2b       	or	r24, r18
 180:	80 83       	st	Z, r24
 182:	08 95       	ret

00000184 <DIO_void_set_port>:
 184:	e8 2f       	mov	r30, r24
 186:	f0 e0       	ldi	r31, 0x00	; 0
 188:	ee 0f       	add	r30, r30
 18a:	ff 1f       	adc	r31, r31
 18c:	e8 59       	subi	r30, 0x98	; 152
 18e:	ff 4f       	sbci	r31, 0xFF	; 255
 190:	01 90       	ld	r0, Z+
 192:	f0 81       	ld	r31, Z
 194:	e0 2d       	mov	r30, r0
 196:	8f ef       	ldi	r24, 0xFF	; 255
 198:	80 83       	st	Z, r24
 19a:	08 95       	ret

0000019c <DIO_void_clear_port>:
 19c:	e8 2f       	mov	r30, r24
 19e:	f0 e0       	ldi	r31, 0x00	; 0
 1a0:	ee 0f       	add	r30, r30
 1a2:	ff 1f       	adc	r31, r31
 1a4:	e8 59       	subi	r30, 0x98	; 152
 1a6:	ff 4f       	sbci	r31, 0xFF	; 255
 1a8:	01 90       	ld	r0, Z+
 1aa:	f0 81       	ld	r31, Z
 1ac:	e0 2d       	mov	r30, r0
 1ae:	10 82       	st	Z, r1
 1b0:	08 95       	ret

000001b2 <DIO_void_toggle_port>:
 1b2:	e8 2f       	mov	r30, r24
 1b4:	f0 e0       	ldi	r31, 0x00	; 0
 1b6:	ee 0f       	add	r30, r30
 1b8:	ff 1f       	adc	r31, r31
 1ba:	e8 59       	subi	r30, 0x98	; 152
 1bc:	ff 4f       	sbci	r31, 0xFF	; 255
 1be:	01 90       	ld	r0, Z+
 1c0:	f0 81       	ld	r31, Z
 1c2:	e0 2d       	mov	r30, r0
 1c4:	80 81       	ld	r24, Z
 1c6:	80 95       	com	r24
 1c8:	80 83       	st	Z, r24
 1ca:	08 95       	ret

000001cc <DIO_void_assign_port>:
 1cc:	e8 2f       	mov	r30, r24
 1ce:	f0 e0       	ldi	r31, 0x00	; 0
 1d0:	ee 0f       	add	r30, r30
 1d2:	ff 1f       	adc	r31, r31
 1d4:	e8 59       	subi	r30, 0x98	; 152
 1d6:	ff 4f       	sbci	r31, 0xFF	; 255
 1d8:	01 90       	ld	r0, Z+
 1da:	f0 81       	ld	r31, Z
 1dc:	e0 2d       	mov	r30, r0
 1de:	60 83       	st	Z, r22
 1e0:	08 95       	ret

000001e2 <DIO_void_set_pin>:
 1e2:	e8 2f       	mov	r30, r24
 1e4:	f0 e0       	ldi	r31, 0x00	; 0
 1e6:	ee 0f       	add	r30, r30
 1e8:	ff 1f       	adc	r31, r31
 1ea:	e8 59       	subi	r30, 0x98	; 152
 1ec:	ff 4f       	sbci	r31, 0xFF	; 255
 1ee:	01 90       	ld	r0, Z+
 1f0:	f0 81       	ld	r31, Z
 1f2:	e0 2d       	mov	r30, r0
 1f4:	20 81       	ld	r18, Z
 1f6:	81 e0       	ldi	r24, 0x01	; 1
 1f8:	90 e0       	ldi	r25, 0x00	; 0
 1fa:	02 c0       	rjmp	.+4      	; 0x200 <DIO_void_set_pin+0x1e>
 1fc:	88 0f       	add	r24, r24
 1fe:	99 1f       	adc	r25, r25
 200:	6a 95       	dec	r22
 202:	e2 f7       	brpl	.-8      	; 0x1fc <DIO_void_set_pin+0x1a>
 204:	28 2b       	or	r18, r24
 206:	20 83       	st	Z, r18
 208:	08 95       	ret

0000020a <DIO_void_clear_pin>:
 20a:	e8 2f       	mov	r30, r24
 20c:	f0 e0       	ldi	r31, 0x00	; 0
 20e:	ee 0f       	add	r30, r30
 210:	ff 1f       	adc	r31, r31
 212:	e8 59       	subi	r30, 0x98	; 152
 214:	ff 4f       	sbci	r31, 0xFF	; 255
 216:	01 90       	ld	r0, Z+
 218:	f0 81       	ld	r31, Z
 21a:	e0 2d       	mov	r30, r0
 21c:	20 81       	ld	r18, Z
 21e:	81 e0       	ldi	r24, 0x01	; 1
 220:	90 e0       	ldi	r25, 0x00	; 0
 222:	02 c0       	rjmp	.+4      	; 0x228 <DIO_void_clear_pin+0x1e>
 224:	88 0f       	add	r24, r24
 226:	99 1f       	adc	r25, r25
 228:	6a 95       	dec	r22
 22a:	e2 f7       	brpl	.-8      	; 0x224 <DIO_void_clear_pin+0x1a>
 22c:	80 95       	com	r24
 22e:	82 23       	and	r24, r18
 230:	80 83       	st	Z, r24
 232:	08 95       	ret

00000234 <DIO_void_toggle_pin>:
 234:	e8 2f       	mov	r30, r24
 236:	f0 e0       	ldi	r31, 0x00	; 0
 238:	ee 0f       	add	r30, r30
 23a:	ff 1f       	adc	r31, r31
 23c:	e8 59       	subi	r30, 0x98	; 152
 23e:	ff 4f       	sbci	r31, 0xFF	; 255
 240:	01 90       	ld	r0, Z+
 242:	f0 81       	ld	r31, Z
 244:	e0 2d       	mov	r30, r0
 246:	20 81       	ld	r18, Z
 248:	81 e0       	ldi	r24, 0x01	; 1
 24a:	90 e0       	ldi	r25, 0x00	; 0
 24c:	02 c0       	rjmp	.+4      	; 0x252 <DIO_void_toggle_pin+0x1e>
 24e:	88 0f       	add	r24, r24
 250:	99 1f       	adc	r25, r25
 252:	6a 95       	dec	r22
 254:	e2 f7       	brpl	.-8      	; 0x24e <DIO_void_toggle_pin+0x1a>
 256:	28 27       	eor	r18, r24
 258:	20 83       	st	Z, r18
 25a:	08 95       	ret

0000025c <DIO_void_assign_pin>:
 25c:	e8 2f       	mov	r30, r24
 25e:	f0 e0       	ldi	r31, 0x00	; 0
 260:	44 23       	and	r20, r20
 262:	91 f0       	breq	.+36     	; 0x288 <DIO_void_assign_pin+0x2c>
 264:	ee 0f       	add	r30, r30
 266:	ff 1f       	adc	r31, r31
 268:	e8 59       	subi	r30, 0x98	; 152
 26a:	ff 4f       	sbci	r31, 0xFF	; 255
 26c:	01 90       	ld	r0, Z+
 26e:	f0 81       	ld	r31, Z
 270:	e0 2d       	mov	r30, r0
 272:	20 81       	ld	r18, Z
 274:	81 e0       	ldi	r24, 0x01	; 1
 276:	90 e0       	ldi	r25, 0x00	; 0
 278:	02 c0       	rjmp	.+4      	; 0x27e <DIO_void_assign_pin+0x22>
 27a:	88 0f       	add	r24, r24
 27c:	99 1f       	adc	r25, r25
 27e:	6a 95       	dec	r22
 280:	e2 f7       	brpl	.-8      	; 0x27a <DIO_void_assign_pin+0x1e>
 282:	28 2b       	or	r18, r24
 284:	20 83       	st	Z, r18
 286:	08 95       	ret
 288:	ee 0f       	add	r30, r30
 28a:	ff 1f       	adc	r31, r31
 28c:	e8 59       	subi	r30, 0x98	; 152
 28e:	ff 4f       	sbci	r31, 0xFF	; 255
 290:	01 90       	ld	r0, Z+
 292:	f0 81       	ld	r31, Z
 294:	e0 2d       	mov	r30, r0
 296:	20 81       	ld	r18, Z
 298:	81 e0       	ldi	r24, 0x01	; 1
 29a:	90 e0       	ldi	r25, 0x00	; 0
 29c:	02 c0       	rjmp	.+4      	; 0x2a2 <DIO_void_assign_pin+0x46>
 29e:	88 0f       	add	r24, r24
 2a0:	99 1f       	adc	r25, r25
 2a2:	6a 95       	dec	r22
 2a4:	e2 f7       	brpl	.-8      	; 0x29e <DIO_void_assign_pin+0x42>
 2a6:	80 95       	com	r24
 2a8:	82 23       	and	r24, r18
 2aa:	80 83       	st	Z, r24
 2ac:	08 95       	ret

000002ae <DIO_u8_get_port>:
 2ae:	e8 2f       	mov	r30, r24
 2b0:	f0 e0       	ldi	r31, 0x00	; 0
 2b2:	ee 0f       	add	r30, r30
 2b4:	ff 1f       	adc	r31, r31
 2b6:	e0 5a       	subi	r30, 0xA0	; 160
 2b8:	ff 4f       	sbci	r31, 0xFF	; 255
 2ba:	01 90       	ld	r0, Z+
 2bc:	f0 81       	ld	r31, Z
 2be:	e0 2d       	mov	r30, r0
 2c0:	80 81       	ld	r24, Z
 2c2:	08 95       	ret

000002c4 <DIO_u8_get_pin>:
 2c4:	e8 2f       	mov	r30, r24
 2c6:	f0 e0       	ldi	r31, 0x00	; 0
 2c8:	ee 0f       	add	r30, r30
 2ca:	ff 1f       	adc	r31, r31
 2cc:	e0 5a       	subi	r30, 0xA0	; 160
 2ce:	ff 4f       	sbci	r31, 0xFF	; 255
 2d0:	01 90       	ld	r0, Z+
 2d2:	f0 81       	ld	r31, Z
 2d4:	e0 2d       	mov	r30, r0
 2d6:	80 81       	ld	r24, Z
 2d8:	90 e0       	ldi	r25, 0x00	; 0
 2da:	02 c0       	rjmp	.+4      	; 0x2e0 <DIO_u8_get_pin+0x1c>
 2dc:	95 95       	asr	r25
 2de:	87 95       	ror	r24
 2e0:	6a 95       	dec	r22
 2e2:	e2 f7       	brpl	.-8      	; 0x2dc <DIO_u8_get_pin+0x18>
 2e4:	81 70       	andi	r24, 0x01	; 1
 2e6:	08 95       	ret

000002e8 <_exit>:
 2e8:	f8 94       	cli

000002ea <__stop_program>:
 2ea:	ff cf       	rjmp	.-2      	; 0x2ea <__stop_program>
