# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../ip_repo/icsuart0_1.0/hdl/uart_primitive.vhd" \

# Do not sort compile order
nosort
