$date
	Sun Oct 23 04:23:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#614039
b10011 !
1"
#614042
b10011 &
b10011 %
1$
#614043
0"
#614046
b111010 &
b111010 %
#614050
b11101 &
b11101 %
#614054
b1011000 &
b1011000 %
#614058
b101100 &
b101100 %
#614062
b10110 &
b10110 %
#614066
b1011 &
b1011 %
#614070
b100010 &
b100010 %
#614074
b10001 &
b10001 %
#614078
b110100 &
b110100 %
#614082
b11010 &
b11010 %
#614086
b1101 &
b1101 %
#614090
b101000 &
b101000 %
#614094
b10100 &
b10100 %
#614098
b1010 &
b1010 %
#614102
b101 &
b101 %
#614106
b10000 &
b10000 %
#614110
b1000 &
b1000 %
#614114
b100 &
b100 %
#614118
b10 &
b10 %
#614122
b1 &
b1 %
1#
#614126
b0 &
0#
b0 %
0$
#1642366
b101 &
b101 %
1$
b101 !
1"
#1642367
0"
#1642370
b10000 &
b10000 %
#1642374
b1000 &
b1000 %
#1642378
b100 &
b100 %
#1642382
b10 &
b10 %
#1642386
b1 &
b1 %
1#
#1642390
b0 &
0#
b0 %
0$
#2622686
b1010 &
b1010 %
1$
b1010 !
1"
#2622687
0"
#2622690
b101 &
b101 %
#2622694
b10000 &
b10000 %
#2622698
b1000 &
b1000 %
#2622702
b100 &
b100 %
#2622706
b10 &
b10 %
#2622710
b1 &
1#
b1 %
#2622714
b0 &
b0 %
0#
0$
#4500012
