SU(0):   %29:intregs = PHI %16:intregs, %bb.5, %47:intregs, %bb.6
  # preds left       : 0
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 0
  Depth              : 0
  Height             : 1
  Successors:
    SU(65): Data Latency=0 Reg=%29
    SU(65): Anti Latency=1
SU(1):   %30:intregs = PHI %24:intregs, %bb.5, %45:intregs, %bb.6
  # preds left       : 0
  # succs left       : 3
  # rdefs left       : 0
  Latency            : 0
  Depth              : 0
  Height             : 11
  Successors:
    SU(69): Data Latency=0 Reg=%30
    SU(13): Data Latency=0 Reg=%30
    SU(69): Anti Latency=1
SU(2):   %31:intregs = PHI %25:intregs, %bb.5, %44:intregs, %bb.6
  # preds left       : 0
  # succs left       : 3
  # rdefs left       : 0
  Latency            : 0
  Depth              : 0
  Height             : 9
  Successors:
    SU(68): Data Latency=0 Reg=%31
    SU(12): Data Latency=0 Reg=%31
    SU(68): Anti Latency=1
SU(3):   %32:intregs = PHI %26:intregs, %bb.5, %43:intregs, %bb.6
  # preds left       : 0
  # succs left       : 3
  # rdefs left       : 0
  Latency            : 0
  Depth              : 0
  Height             : 12
  Successors:
    SU(67): Data Latency=0 Reg=%32
    SU(11): Data Latency=0 Reg=%32
    SU(67): Anti Latency=1
SU(4):   %33:intregs = PHI %51:intregs, %bb.5, %46:intregs, %bb.6
  # preds left       : 0
  # succs left       : 3
  # rdefs left       : 0
  Latency            : 0
  Depth              : 0
  Height             : 1
  Successors:
    SU(70): Data Latency=0 Reg=%33
    SU(66): Data Latency=0 Reg=%33
    SU(70): Anti Latency=1
SU(5):   %34:hvxvr = PHI %3:hvxvr, %bb.5, %35:hvxvr, %bb.6
  # preds left       : 0
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 0
  Depth              : 0
  Height             : 14
  Successors:
    SU(25): Data Latency=0 Reg=%34
    SU(6): Ord  Latency=0 Barrier
SU(6):   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6
  # preds left       : 1
  # succs left       : 5
  # rdefs left       : 0
  Latency            : 0
  Depth              : 0
  Height             : 14
  Predecessors:
    SU(5): Ord  Latency=0 Barrier
  Successors:
    SU(37): Data Latency=0 Reg=%35
    SU(25): Data Latency=0 Reg=%35
    SU(21): Data Latency=0 Reg=%35
    SU(15): Data Latency=0 Reg=%35
    SU(11): Anti Latency=1
SU(7):   %36:hvxvr = PHI %3:hvxvr, %bb.5, %37:hvxvr, %bb.6
  # preds left       : 0
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 0
  Depth              : 0
  Height             : 14
  Successors:
    SU(49): Data Latency=0 Reg=%36
    SU(8): Ord  Latency=0 Barrier
SU(8):   %37:hvxvr = PHI %17:hvxvr, %bb.5, %41:hvxvr, %bb.6
  # preds left       : 1
  # succs left       : 12
  # rdefs left       : 0
  Latency            : 0
  Depth              : 0
  Height             : 14
  Predecessors:
    SU(7): Ord  Latency=0 Barrier
  Successors:
    SU(52): Data Latency=0 Reg=%37
    SU(51): Data Latency=0 Reg=%37
    SU(50): Data Latency=0 Reg=%37
    SU(49): Data Latency=0 Reg=%37
    SU(40): Data Latency=0 Reg=%37
    SU(39): Data Latency=0 Reg=%37
    SU(28): Data Latency=0 Reg=%37
    SU(27): Data Latency=0 Reg=%37
    SU(16): Data Latency=0 Reg=%37
    SU(15): Data Latency=0 Reg=%37
    SU(14): Data Latency=0 Reg=%37
    SU(12): Anti Latency=1
SU(9):   %38:hvxvr = PHI %3:hvxvr, %bb.5, %39:hvxvr, %bb.6
  # preds left       : 0
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 0
  Depth              : 0
  Height             : 13
  Successors:
    SU(26): Data Latency=0 Reg=%38
    SU(10): Ord  Latency=0 Barrier
SU(10):   %39:hvxvr = PHI %18:hvxvr, %bb.5, %42:hvxvr, %bb.6
  # preds left       : 1
  # succs left       : 5
  # rdefs left       : 0
  Latency            : 0
  Depth              : 0
  Height             : 13
  Predecessors:
    SU(9): Ord  Latency=0 Barrier
  Successors:
    SU(38): Data Latency=0 Reg=%39
    SU(26): Data Latency=0 Reg=%39
    SU(22): Data Latency=0 Reg=%39
    SU(16): Data Latency=0 Reg=%39
    SU(13): Anti Latency=1
SU(11):   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)
  # preds left       : 2
  # succs left       : 3
  # rdefs left       : 0
  Latency            : 1
  Depth              : 1
  Height             : 12
  Predecessors:
    SU(3): Data Latency=0 Reg=%32
    SU(6): Anti Latency=1
  Successors:
    SU(37): Data Latency=0 Reg=%40
    SU(67): Data Latency=1 Reg=%69
    SU(65): Ord  Latency=0 Memory
SU(12):   %41:hvxvr, %70:intregs = V6_vL32b_pi %31:intregs(tied-def 1), 64 :: (load 64 from %ir.v41)
  # preds left       : 2
  # succs left       : 3
  # rdefs left       : 0
  Latency            : 1
  Depth              : 1
  Height             : 9
  Predecessors:
    SU(2): Data Latency=0 Reg=%31
    SU(8): Anti Latency=1
  Successors:
    SU(50): Data Latency=0 Reg=%41
    SU(68): Data Latency=1 Reg=%70
    SU(65): Ord  Latency=0 Memory
SU(13):   %42:hvxvr, %71:intregs = V6_vL32b_pi %30:intregs(tied-def 1), 64 :: (load 64 from %ir.v40)
  # preds left       : 2
  # succs left       : 3
  # rdefs left       : 0
  Latency            : 1
  Depth              : 1
  Height             : 11
  Predecessors:
    SU(1): Data Latency=0 Reg=%30
    SU(10): Anti Latency=1
  Successors:
    SU(38): Data Latency=0 Reg=%42
    SU(69): Data Latency=1 Reg=%71
    SU(65): Ord  Latency=0 Memory
SU(14):   %72:hvxwr = V6_vsububh %3:hvxvr, %37:hvxvr
  # preds left       : 1
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 0
  Height             : 7
  Predecessors:
    SU(8): Data Latency=0 Reg=%37
  Successors:
    SU(24): Data Latency=1 Reg=%72
SU(15):   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 0
  Height             : 14
  Predecessors:
    SU(8): Data Latency=0 Reg=%37
    SU(6): Data Latency=0 Reg=%35
  Successors:
    SU(17): Data Latency=1 Reg=%73
SU(16):   %74:hvxvr = V6_vabsdiffub %39:hvxvr, %37:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 0
  Height             : 13
  Predecessors:
    SU(10): Data Latency=0 Reg=%39
    SU(8): Data Latency=0 Reg=%37
  Successors:
    SU(18): Data Latency=1 Reg=%74
SU(17):   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr
  # preds left       : 1
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 1
  Height             : 13
  Predecessors:
    SU(15): Data Latency=1 Reg=%73
  Successors:
    SU(21): Data Latency=1 Reg=%75
    SU(19): Data Latency=1 Reg=%75
SU(18):   %76:hvxqr = V6_vgtub %74:hvxvr, %2:hvxvr
  # preds left       : 1
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 1
  Height             : 12
  Predecessors:
    SU(16): Data Latency=1 Reg=%74
  Successors:
    SU(22): Data Latency=1 Reg=%76
    SU(20): Data Latency=1 Reg=%76
SU(19):   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr
  # preds left       : 1
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 2
  Height             : 12
  Predecessors:
    SU(17): Data Latency=1 Reg=%75
  Successors:
    SU(20): Data Latency=1 Reg=%77
SU(20):   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 3
  Height             : 11
  Predecessors:
    SU(19): Data Latency=1 Reg=%77
    SU(18): Data Latency=1 Reg=%76
  Successors:
    SU(31): Data Latency=1 Reg=%78
SU(21):   %79:hvxvr = V6_vmux %75:hvxqr, %3:hvxvr, %35:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 2
  Height             : 8
  Predecessors:
    SU(17): Data Latency=1 Reg=%75
    SU(6): Data Latency=0 Reg=%35
  Successors:
    SU(23): Data Latency=2 Reg=%79
SU(22):   %80:hvxvr = V6_vmux %76:hvxqr, %3:hvxvr, %39:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 2
  Height             : 8
  Predecessors:
    SU(18): Data Latency=1 Reg=%76
    SU(10): Data Latency=0 Reg=%39
  Successors:
    SU(23): Data Latency=2 Reg=%80
SU(23):   %133:hvxwr = REG_SEQUENCE %79:hvxvr, %subreg.vsub_lo, %80:hvxvr, %subreg.vsub_hi
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 0
  Depth              : 4
  Height             : 6
  Predecessors:
    SU(22): Data Latency=2 Reg=%80
    SU(21): Data Latency=2 Reg=%79
  Successors:
    SU(24): Data Latency=0 Reg=%133
SU(24):   %83:hvxwr = V6_vmpabus_acc %72:hvxwr(tied-def 0), %133:hvxwr, %82:intregs
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 4
  Height             : 6
  Predecessors:
    SU(23): Data Latency=0 Reg=%133
    SU(14): Data Latency=1 Reg=%72
  Successors:
    SU(36): Data Latency=1 Reg=%83
SU(25):   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1
  # preds left       : 2
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 0
  Height             : 14
  Predecessors:
    SU(6): Data Latency=0 Reg=%35
    SU(5): Data Latency=0 Reg=%34
  Successors:
    SU(33): Data Latency=1 Reg=%84
    SU(27): Data Latency=2 Reg=%84
SU(26):   %85:hvxvr = V6_vlalignbi %39:hvxvr, %38:hvxvr, 1
  # preds left       : 2
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 0
  Height             : 13
  Predecessors:
    SU(10): Data Latency=0 Reg=%39
    SU(9): Data Latency=0 Reg=%38
  Successors:
    SU(34): Data Latency=1 Reg=%85
    SU(28): Data Latency=2 Reg=%85
SU(27):   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 2
  Height             : 12
  Predecessors:
    SU(25): Data Latency=2 Reg=%84
    SU(8): Data Latency=0 Reg=%37
  Successors:
    SU(29): Data Latency=1 Reg=%86
SU(28):   %87:hvxvr = V6_vabsdiffub %85:hvxvr, %37:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 2
  Height             : 11
  Predecessors:
    SU(26): Data Latency=2 Reg=%85
    SU(8): Data Latency=0 Reg=%37
  Successors:
    SU(30): Data Latency=1 Reg=%87
SU(29):   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr
  # preds left       : 1
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 3
  Height             : 11
  Predecessors:
    SU(27): Data Latency=1 Reg=%86
  Successors:
    SU(33): Data Latency=1 Reg=%88
    SU(31): Data Latency=1 Reg=%88
SU(30):   %89:hvxqr = V6_vgtub %87:hvxvr, %2:hvxvr
  # preds left       : 1
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 3
  Height             : 10
  Predecessors:
    SU(28): Data Latency=1 Reg=%87
  Successors:
    SU(34): Data Latency=1 Reg=%89
    SU(32): Data Latency=1 Reg=%89
SU(31):   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 4
  Height             : 10
  Predecessors:
    SU(29): Data Latency=1 Reg=%88
    SU(20): Data Latency=1 Reg=%78
  Successors:
    SU(32): Data Latency=1 Reg=%90
SU(32):   %91:hvxvr = V6_vaddbnq %89:hvxqr, %90:hvxvr(tied-def 0), %4:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 5
  Height             : 9
  Predecessors:
    SU(31): Data Latency=1 Reg=%90
    SU(30): Data Latency=1 Reg=%89
  Successors:
    SU(43): Data Latency=1 Reg=%91
SU(33):   %92:hvxvr = V6_vmux %88:hvxqr, %3:hvxvr, %84:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 4
  Height             : 7
  Predecessors:
    SU(29): Data Latency=1 Reg=%88
    SU(25): Data Latency=1 Reg=%84
  Successors:
    SU(35): Data Latency=2 Reg=%92
SU(34):   %93:hvxvr = V6_vmux %89:hvxqr, %3:hvxvr, %85:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 4
  Height             : 7
  Predecessors:
    SU(30): Data Latency=1 Reg=%89
    SU(26): Data Latency=1 Reg=%85
  Successors:
    SU(35): Data Latency=2 Reg=%93
SU(35):   %134:hvxwr = REG_SEQUENCE %92:hvxvr, %subreg.vsub_lo, %93:hvxvr, %subreg.vsub_hi
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 0
  Depth              : 6
  Height             : 5
  Predecessors:
    SU(34): Data Latency=2 Reg=%93
    SU(33): Data Latency=2 Reg=%92
  Successors:
    SU(36): Data Latency=0 Reg=%134
SU(36):   %95:hvxwr = V6_vmpabus_acc %83:hvxwr(tied-def 0), %134:hvxwr, %82:intregs
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 6
  Height             : 5
  Predecessors:
    SU(35): Data Latency=0 Reg=%134
    SU(24): Data Latency=1 Reg=%83
  Successors:
    SU(48): Data Latency=1 Reg=%95
SU(37):   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1
  # preds left       : 2
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 1
  Height             : 12
  Predecessors:
    SU(11): Data Latency=0 Reg=%40
    SU(6): Data Latency=0 Reg=%35
  Successors:
    SU(45): Data Latency=1 Reg=%96
    SU(39): Data Latency=2 Reg=%96
SU(38):   %97:hvxvr = V6_valignbi %42:hvxvr, %39:hvxvr, 1
  # preds left       : 2
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 1
  Height             : 11
  Predecessors:
    SU(13): Data Latency=0 Reg=%42
    SU(10): Data Latency=0 Reg=%39
  Successors:
    SU(46): Data Latency=1 Reg=%97
    SU(40): Data Latency=2 Reg=%97
SU(39):   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 3
  Height             : 10
  Predecessors:
    SU(37): Data Latency=2 Reg=%96
    SU(8): Data Latency=0 Reg=%37
  Successors:
    SU(41): Data Latency=1 Reg=%98
SU(40):   %99:hvxvr = V6_vabsdiffub %97:hvxvr, %37:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 3
  Height             : 9
  Predecessors:
    SU(38): Data Latency=2 Reg=%97
    SU(8): Data Latency=0 Reg=%37
  Successors:
    SU(42): Data Latency=1 Reg=%99
SU(41):   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr
  # preds left       : 1
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 4
  Height             : 9
  Predecessors:
    SU(39): Data Latency=1 Reg=%98
  Successors:
    SU(45): Data Latency=1 Reg=%100
    SU(43): Data Latency=1 Reg=%100
SU(42):   %101:hvxqr = V6_vgtub %99:hvxvr, %2:hvxvr
  # preds left       : 1
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 4
  Height             : 8
  Predecessors:
    SU(40): Data Latency=1 Reg=%99
  Successors:
    SU(46): Data Latency=1 Reg=%101
    SU(44): Data Latency=1 Reg=%101
SU(43):   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 6
  Height             : 8
  Predecessors:
    SU(41): Data Latency=1 Reg=%100
    SU(32): Data Latency=1 Reg=%91
  Successors:
    SU(44): Data Latency=1 Reg=%102
SU(44):   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 7
  Height             : 7
  Predecessors:
    SU(43): Data Latency=1 Reg=%102
    SU(42): Data Latency=1 Reg=%101
  Successors:
    SU(55): Data Latency=1 Reg=%103
SU(45):   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 5
  Height             : 6
  Predecessors:
    SU(41): Data Latency=1 Reg=%100
    SU(37): Data Latency=1 Reg=%96
  Successors:
    SU(47): Data Latency=2 Reg=%104
SU(46):   %105:hvxvr = V6_vmux %101:hvxqr, %3:hvxvr, %97:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 5
  Height             : 6
  Predecessors:
    SU(42): Data Latency=1 Reg=%101
    SU(38): Data Latency=1 Reg=%97
  Successors:
    SU(47): Data Latency=2 Reg=%105
SU(47):   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 0
  Depth              : 7
  Height             : 4
  Predecessors:
    SU(46): Data Latency=2 Reg=%105
    SU(45): Data Latency=2 Reg=%104
  Successors:
    SU(48): Data Latency=0 Reg=%135
SU(48):   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 7
  Height             : 4
  Predecessors:
    SU(47): Data Latency=0 Reg=%135
    SU(36): Data Latency=1 Reg=%95
  Successors:
    SU(60): Data Latency=1 Reg=%107
SU(49):   %108:hvxvr = V6_vlalignbi %37:hvxvr, %36:hvxvr, 1
  # preds left       : 2
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 0
  Height             : 10
  Predecessors:
    SU(8): Data Latency=0 Reg=%37
    SU(7): Data Latency=0 Reg=%36
  Successors:
    SU(57): Data Latency=1 Reg=%108
    SU(51): Data Latency=2 Reg=%108
SU(50):   %109:hvxvr = V6_valignbi %41:hvxvr, %37:hvxvr, 1
  # preds left       : 2
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 1
  Height             : 9
  Predecessors:
    SU(12): Data Latency=0 Reg=%41
    SU(8): Data Latency=0 Reg=%37
  Successors:
    SU(58): Data Latency=1 Reg=%109
    SU(52): Data Latency=2 Reg=%109
SU(51):   %110:hvxvr = V6_vabsdiffub %108:hvxvr, %37:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 2
  Height             : 8
  Predecessors:
    SU(49): Data Latency=2 Reg=%108
    SU(8): Data Latency=0 Reg=%37
  Successors:
    SU(53): Data Latency=1 Reg=%110
SU(52):   %111:hvxvr = V6_vabsdiffub %109:hvxvr, %37:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 3
  Height             : 7
  Predecessors:
    SU(50): Data Latency=2 Reg=%109
    SU(8): Data Latency=0 Reg=%37
  Successors:
    SU(54): Data Latency=1 Reg=%111
SU(53):   %112:hvxqr = V6_vgtub %110:hvxvr, %2:hvxvr
  # preds left       : 1
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 3
  Height             : 7
  Predecessors:
    SU(51): Data Latency=1 Reg=%110
  Successors:
    SU(57): Data Latency=1 Reg=%112
    SU(55): Data Latency=1 Reg=%112
SU(54):   %113:hvxqr = V6_vgtub %111:hvxvr, %2:hvxvr
  # preds left       : 1
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 4
  Height             : 6
  Predecessors:
    SU(52): Data Latency=1 Reg=%111
  Successors:
    SU(58): Data Latency=1 Reg=%113
    SU(56): Data Latency=1 Reg=%113
SU(55):   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 8
  Height             : 6
  Predecessors:
    SU(53): Data Latency=1 Reg=%112
    SU(44): Data Latency=1 Reg=%103
  Successors:
    SU(56): Data Latency=1 Reg=%114
SU(56):   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 9
  Height             : 5
  Predecessors:
    SU(55): Data Latency=1 Reg=%114
    SU(54): Data Latency=1 Reg=%113
  Successors:
    SU(61): Data Latency=2 Reg=%115
SU(57):   %116:hvxvr = V6_vmux %112:hvxqr, %3:hvxvr, %108:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 4
  Height             : 5
  Predecessors:
    SU(53): Data Latency=1 Reg=%112
    SU(49): Data Latency=1 Reg=%108
  Successors:
    SU(59): Data Latency=2 Reg=%116
SU(58):   %117:hvxvr = V6_vmux %113:hvxqr, %3:hvxvr, %109:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 5
  Height             : 5
  Predecessors:
    SU(54): Data Latency=1 Reg=%113
    SU(50): Data Latency=1 Reg=%109
  Successors:
    SU(59): Data Latency=2 Reg=%117
SU(59):   %136:hvxwr = REG_SEQUENCE %116:hvxvr, %subreg.vsub_lo, %117:hvxvr, %subreg.vsub_hi
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 0
  Depth              : 7
  Height             : 3
  Predecessors:
    SU(58): Data Latency=2 Reg=%117
    SU(57): Data Latency=2 Reg=%116
  Successors:
    SU(60): Data Latency=0 Reg=%136
SU(60):   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs
  # preds left       : 2
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 8
  Height             : 3
  Predecessors:
    SU(59): Data Latency=0 Reg=%136
    SU(48): Data Latency=1 Reg=%107
  Successors:
    SU(63): Data Latency=2 Reg=%119
    SU(62): Data Latency=2 Reg=%119
SU(61):   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8
  # preds left       : 1
  # succs left       : 2
  # rdefs left       : 0
  Latency            : 1
  Depth              : 11
  Height             : 3
  Predecessors:
    SU(56): Data Latency=2 Reg=%115
  Successors:
    SU(63): Data Latency=2 Reg=%121
    SU(62): Data Latency=2 Reg=%121
SU(62):   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 13
  Height             : 1
  Predecessors:
    SU(61): Data Latency=2 Reg=%121
    SU(60): Data Latency=2 Reg=%119
  Successors:
    SU(64): Data Latency=1 Reg=%124
SU(63):   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 13
  Height             : 1
  Predecessors:
    SU(61): Data Latency=2 Reg=%121
    SU(60): Data Latency=2 Reg=%119
  Successors:
    SU(64): Data Latency=1 Reg=%127
SU(64):   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr
  # preds left       : 2
  # succs left       : 1
  # rdefs left       : 0
  Latency            : 1
  Depth              : 14
  Height             : 0
  Predecessors:
    SU(63): Data Latency=1 Reg=%127
    SU(62): Data Latency=1 Reg=%124
  Successors:
    SU(65): Data Latency=0 Reg=%128
SU(65):   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)
  # preds left       : 6
  # succs left       : 0
  # rdefs left       : 0
  Latency            : 1
  Depth              : 14
  Height             : 0
  Predecessors:
    SU(64): Data Latency=0 Reg=%128
    SU(13): Ord  Latency=0 Memory
    SU(12): Ord  Latency=0 Memory
    SU(11): Ord  Latency=0 Memory
    SU(0): Data Latency=0 Reg=%29
    SU(0): Anti Latency=1
SU(66):   %129:predregs = C2_cmpgti %33:intregs, 128
  # preds left       : 1
  # succs left       : 3
  # rdefs left       : 0
  Latency            : 1
  Depth              : 0
  Height             : 1
  Predecessors:
    SU(4): Data Latency=0 Reg=%33
  Successors:
    SU(69): Data Latency=1 Reg=%129
    SU(68): Data Latency=1 Reg=%129
    SU(67): Data Latency=1 Reg=%129
SU(67):   %43:intregs = C2_mux %129:predregs, %69:intregs, %32:intregs
  # preds left       : 4
  # succs left       : 0
  # rdefs left       : 0
  Latency            : 1
  Depth              : 2
  Height             : 0
  Predecessors:
    SU(66): Data Latency=1 Reg=%129
    SU(11): Data Latency=1 Reg=%69
    SU(3): Data Latency=0 Reg=%32
    SU(3): Anti Latency=1
SU(68):   %44:intregs = C2_mux %129:predregs, %70:intregs, %31:intregs
  # preds left       : 4
  # succs left       : 0
  # rdefs left       : 0
  Latency            : 1
  Depth              : 2
  Height             : 0
  Predecessors:
    SU(66): Data Latency=1 Reg=%129
    SU(12): Data Latency=1 Reg=%70
    SU(2): Data Latency=0 Reg=%31
    SU(2): Anti Latency=1
SU(69):   %45:intregs = C2_mux %129:predregs, %71:intregs, %30:intregs
  # preds left       : 4
  # succs left       : 0
  # rdefs left       : 0
  Latency            : 1
  Depth              : 2
  Height             : 0
  Predecessors:
    SU(66): Data Latency=1 Reg=%129
    SU(13): Data Latency=1 Reg=%71
    SU(1): Data Latency=0 Reg=%30
    SU(1): Anti Latency=1
SU(70):   %46:intregs = A2_addi %33:intregs, -64
  # preds left       : 2
  # succs left       : 0
  # rdefs left       : 0
  Latency            : 1
  Depth              : 1
  Height             : 0
  Predecessors:
    SU(4): Data Latency=0 Reg=%33
    SU(4): Anti Latency=1
ExitSU:   ENDLOOP0 %bb.6, implicit-def $pc, implicit-def $lc0, implicit $sa0, implicit $lc0
  # preds left       : 0
  # succs left       : 0
  # rdefs left       : 0
  Latency            : 0
  Depth              : 0
  Height             : 0
calculateResMII:
Trying to reserve resource for 1 cycles for 
  %72:hvxwr = V6_vsububh %3:hvxvr, %37:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %83:hvxwr = V6_vmpabus_acc %72:hvxwr(tied-def 0), %133:hvxwr, %82:intregs
ReservedCycles:0, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %95:hvxwr = V6_vmpabus_acc %83:hvxwr(tied-def 0), %134:hvxwr, %82:intregs
ReservedCycles:0, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
ReservedCycles:0, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr
ReservedCycles:0, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs
ReservedCycles:0, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs
ReservedCycles:0, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %97:hvxvr = V6_valignbi %42:hvxvr, %39:hvxvr, 1
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %109:hvxvr = V6_valignbi %41:hvxvr, %37:hvxvr, 1
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %85:hvxvr = V6_vlalignbi %39:hvxvr, %38:hvxvr, 1
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %108:hvxvr = V6_vlalignbi %37:hvxvr, %36:hvxvr, 1
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %42:hvxvr, %71:intregs = V6_vL32b_pi %30:intregs(tied-def 1), 64 :: (load 64 from %ir.v40)
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %41:hvxvr, %70:intregs = V6_vL32b_pi %31:intregs(tied-def 1), 64 :: (load 64 from %ir.v41)
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %99:hvxvr = V6_vabsdiffub %97:hvxvr, %37:hvxvr
ReservedCycles:0, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %74:hvxvr = V6_vabsdiffub %39:hvxvr, %37:hvxvr
ReservedCycles:0, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %111:hvxvr = V6_vabsdiffub %109:hvxvr, %37:hvxvr
ReservedCycles:0, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %110:hvxvr = V6_vabsdiffub %108:hvxvr, %37:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %87:hvxvr = V6_vabsdiffub %85:hvxvr, %37:hvxvr
ReservedCycles:0, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %43:intregs = C2_mux %129:predregs, %69:intregs, %32:intregs
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %116:hvxvr = V6_vmux %112:hvxqr, %3:hvxvr, %108:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %101:hvxqr = V6_vgtub %99:hvxvr, %2:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %129:predregs = C2_cmpgti %33:intregs, 128
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %113:hvxqr = V6_vgtub %111:hvxvr, %2:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %46:intregs = A2_addi %33:intregs, -64
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %117:hvxvr = V6_vmux %113:hvxqr, %3:hvxvr, %109:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %93:hvxvr = V6_vmux %89:hvxqr, %3:hvxvr, %85:hvxvr
ReservedCycles:0, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %45:intregs = C2_mux %129:predregs, %71:intregs, %30:intregs
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %105:hvxvr = V6_vmux %101:hvxqr, %3:hvxvr, %97:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %89:hvxqr = V6_vgtub %87:hvxvr, %2:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr
ReservedCycles:0, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %80:hvxvr = V6_vmux %76:hvxqr, %3:hvxvr, %39:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %76:hvxqr = V6_vgtub %74:hvxvr, %2:hvxvr
ReservedCycles:0, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %79:hvxvr = V6_vmux %75:hvxqr, %3:hvxvr, %35:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %92:hvxvr = V6_vmux %88:hvxqr, %3:hvxvr, %84:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %91:hvxvr = V6_vaddbnq %89:hvxqr, %90:hvxvr(tied-def 0), %4:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %112:hvxqr = V6_vgtub %110:hvxvr, %2:hvxvr
ReservedCycles:0, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %44:intregs = C2_mux %129:predregs, %70:intregs, %31:intregs
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr
ReservedCycles:1, NumCycles:1
Trying to reserve resource for 1 cycles for 
  %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr
ReservedCycles:1, NumCycles:1
Return Res MII:15
MII = 15 MAX_II = 25 (rec=12, res=15)
SU(7):   %36:hvxvr = PHI %3:hvxvr, %bb.5, %37:hvxvr, %bb.6
SU(8):   %37:hvxvr = PHI %17:hvxvr, %bb.5, %41:hvxvr, %bb.6
SU(49):   %108:hvxvr = V6_vlalignbi %37:hvxvr, %36:hvxvr, 1
SU(51):   %110:hvxvr = V6_vabsdiffub %108:hvxvr, %37:hvxvr
SU(53):   %112:hvxqr = V6_vgtub %110:hvxvr, %2:hvxvr
SU(3):   %32:intregs = PHI %26:intregs, %bb.5, %43:intregs, %bb.6
SU(5):   %34:hvxvr = PHI %3:hvxvr, %bb.5, %35:hvxvr, %bb.6
SU(6):   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6
SU(11):   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)
SU(37):   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1
SU(39):   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr
SU(41):   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr
SU(25):   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1
SU(27):   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr
SU(29):   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr
SU(15):   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr
SU(17):   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr
SU(19):   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr
SU(9):   %38:hvxvr = PHI %3:hvxvr, %bb.5, %39:hvxvr, %bb.6
SU(10):   %39:hvxvr = PHI %18:hvxvr, %bb.5, %42:hvxvr, %bb.6
SU(16):   %74:hvxvr = V6_vabsdiffub %39:hvxvr, %37:hvxvr
SU(18):   %76:hvxqr = V6_vgtub %74:hvxvr, %2:hvxvr
SU(20):   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr
SU(31):   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr
SU(26):   %85:hvxvr = V6_vlalignbi %39:hvxvr, %38:hvxvr, 1
SU(28):   %87:hvxvr = V6_vabsdiffub %85:hvxvr, %37:hvxvr
SU(30):   %89:hvxqr = V6_vgtub %87:hvxvr, %2:hvxvr
SU(32):   %91:hvxvr = V6_vaddbnq %89:hvxqr, %90:hvxvr(tied-def 0), %4:hvxvr
SU(43):   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr
SU(1):   %30:intregs = PHI %24:intregs, %bb.5, %45:intregs, %bb.6
SU(13):   %42:hvxvr, %71:intregs = V6_vL32b_pi %30:intregs(tied-def 1), 64 :: (load 64 from %ir.v40)
SU(38):   %97:hvxvr = V6_valignbi %42:hvxvr, %39:hvxvr, 1
SU(40):   %99:hvxvr = V6_vabsdiffub %97:hvxvr, %37:hvxvr
SU(42):   %101:hvxqr = V6_vgtub %99:hvxvr, %2:hvxvr
SU(44):   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr
SU(55):   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr
SU(2):   %31:intregs = PHI %25:intregs, %bb.5, %44:intregs, %bb.6
SU(12):   %41:hvxvr, %70:intregs = V6_vL32b_pi %31:intregs(tied-def 1), 64 :: (load 64 from %ir.v41)
SU(50):   %109:hvxvr = V6_valignbi %41:hvxvr, %37:hvxvr, 1
SU(52):   %111:hvxvr = V6_vabsdiffub %109:hvxvr, %37:hvxvr
SU(54):   %113:hvxqr = V6_vgtub %111:hvxvr, %2:hvxvr
SU(56):   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr
SU(61):   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8
SU(58):   %117:hvxvr = V6_vmux %113:hvxqr, %3:hvxvr, %109:hvxvr
SU(57):   %116:hvxvr = V6_vmux %112:hvxqr, %3:hvxvr, %108:hvxvr
SU(59):   %136:hvxwr = REG_SEQUENCE %116:hvxvr, %subreg.vsub_lo, %117:hvxvr, %subreg.vsub_hi
SU(46):   %105:hvxvr = V6_vmux %101:hvxqr, %3:hvxvr, %97:hvxvr
SU(45):   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr
SU(47):   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi
SU(34):   %93:hvxvr = V6_vmux %89:hvxqr, %3:hvxvr, %85:hvxvr
SU(33):   %92:hvxvr = V6_vmux %88:hvxqr, %3:hvxvr, %84:hvxvr
SU(35):   %134:hvxwr = REG_SEQUENCE %92:hvxvr, %subreg.vsub_lo, %93:hvxvr, %subreg.vsub_hi
SU(22):   %80:hvxvr = V6_vmux %76:hvxqr, %3:hvxvr, %39:hvxvr
SU(21):   %79:hvxvr = V6_vmux %75:hvxqr, %3:hvxvr, %35:hvxvr
SU(23):   %133:hvxwr = REG_SEQUENCE %79:hvxvr, %subreg.vsub_lo, %80:hvxvr, %subreg.vsub_hi
SU(14):   %72:hvxwr = V6_vsububh %3:hvxvr, %37:hvxvr
SU(24):   %83:hvxwr = V6_vmpabus_acc %72:hvxwr(tied-def 0), %133:hvxwr, %82:intregs
SU(36):   %95:hvxwr = V6_vmpabus_acc %83:hvxwr(tied-def 0), %134:hvxwr, %82:intregs
SU(48):   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs
SU(60):   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs
SU(63):   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr
SU(62):   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
SU(64):   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr
SU(0):   %29:intregs = PHI %16:intregs, %bb.5, %47:intregs, %bb.6
SU(65):   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)
SU(4):   %33:intregs = PHI %51:intregs, %bb.5, %46:intregs, %bb.6
SU(66):   %129:predregs = C2_cmpgti %33:intregs, 128
SU(67):   %43:intregs = C2_mux %129:predregs, %69:intregs, %32:intregs
SU(68):   %44:intregs = C2_mux %129:predregs, %70:intregs, %31:intregs
SU(69):   %45:intregs = C2_mux %129:predregs, %71:intregs, %30:intregs
SU(70):   %46:intregs = A2_addi %33:intregs, -64
	Node 0:
	   ASAP = 0
	   ALAP = 14
	   MOV  = 14
	   D    = 0
	   H    = 1
	   ZLD  = 0
	   ZLH  = 1
	Node 1:
	   ASAP = 0
	   ALAP = 3
	   MOV  = 3
	   D    = 0
	   H    = 11
	   ZLD  = 0
	   ZLH  = 2
	Node 2:
	   ASAP = 0
	   ALAP = 5
	   MOV  = 5
	   D    = 0
	   H    = 9
	   ZLD  = 0
	   ZLH  = 2
	Node 3:
	   ASAP = 0
	   ALAP = 2
	   MOV  = 2
	   D    = 0
	   H    = 12
	   ZLD  = 0
	   ZLH  = 2
	Node 4:
	   ASAP = 0
	   ALAP = 13
	   MOV  = 13
	   D    = 0
	   H    = 1
	   ZLD  = 0
	   ZLH  = 1
	Node 5:
	   ASAP = 0
	   ALAP = 0
	   MOV  = 0
	   D    = 0
	   H    = 14
	   ZLD  = 0
	   ZLH  = 2
	Node 6:
	   ASAP = 0
	   ALAP = 0
	   MOV  = 0
	   D    = 0
	   H    = 14
	   ZLD  = 1
	   ZLH  = 1
	Node 7:
	   ASAP = 0
	   ALAP = 0
	   MOV  = 0
	   D    = 0
	   H    = 14
	   ZLD  = 0
	   ZLH  = 2
	Node 8:
	   ASAP = 0
	   ALAP = 0
	   MOV  = 0
	   D    = 0
	   H    = 14
	   ZLD  = 1
	   ZLH  = 1
	Node 9:
	   ASAP = 0
	   ALAP = 1
	   MOV  = 1
	   D    = 0
	   H    = 13
	   ZLD  = 0
	   ZLH  = 2
	Node 10:
	   ASAP = 0
	   ALAP = 1
	   MOV  = 1
	   D    = 0
	   H    = 13
	   ZLD  = 1
	   ZLH  = 1
	Node 11:
	   ASAP = 0
	   ALAP = 2
	   MOV  = 2
	   D    = 1
	   H    = 12
	   ZLD  = 1
	   ZLH  = 1
	Node 12:
	   ASAP = 0
	   ALAP = 5
	   MOV  = 5
	   D    = 1
	   H    = 9
	   ZLD  = 1
	   ZLH  = 1
	Node 13:
	   ASAP = 0
	   ALAP = 3
	   MOV  = 3
	   D    = 1
	   H    = 11
	   ZLD  = 1
	   ZLH  = 1
	Node 14:
	   ASAP = 0
	   ALAP = 7
	   MOV  = 7
	   D    = 0
	   H    = 7
	   ZLD  = 2
	   ZLH  = 0
	Node 15:
	   ASAP = 0
	   ALAP = 0
	   MOV  = 0
	   D    = 0
	   H    = 14
	   ZLD  = 2
	   ZLH  = 0
	Node 16:
	   ASAP = 0
	   ALAP = 1
	   MOV  = 1
	   D    = 0
	   H    = 13
	   ZLD  = 2
	   ZLH  = 0
	Node 17:
	   ASAP = 1
	   ALAP = 1
	   MOV  = 0
	   D    = 1
	   H    = 13
	   ZLD  = 0
	   ZLH  = 0
	Node 18:
	   ASAP = 1
	   ALAP = 2
	   MOV  = 1
	   D    = 1
	   H    = 12
	   ZLD  = 0
	   ZLH  = 0
	Node 19:
	   ASAP = 2
	   ALAP = 2
	   MOV  = 0
	   D    = 2
	   H    = 12
	   ZLD  = 0
	   ZLH  = 0
	Node 20:
	   ASAP = 3
	   ALAP = 3
	   MOV  = 0
	   D    = 3
	   H    = 11
	   ZLD  = 0
	   ZLH  = 0
	Node 21:
	   ASAP = 2
	   ALAP = 6
	   MOV  = 4
	   D    = 2
	   H    = 8
	   ZLD  = 2
	   ZLH  = 0
	Node 22:
	   ASAP = 2
	   ALAP = 6
	   MOV  = 4
	   D    = 2
	   H    = 8
	   ZLD  = 2
	   ZLH  = 0
	Node 23:
	   ASAP = 4
	   ALAP = 8
	   MOV  = 4
	   D    = 4
	   H    = 6
	   ZLD  = 0
	   ZLH  = 1
	Node 24:
	   ASAP = 4
	   ALAP = 8
	   MOV  = 4
	   D    = 4
	   H    = 6
	   ZLD  = 1
	   ZLH  = 0
	Node 25:
	   ASAP = 0
	   ALAP = 0
	   MOV  = 0
	   D    = 0
	   H    = 14
	   ZLD  = 2
	   ZLH  = 0
	Node 26:
	   ASAP = 0
	   ALAP = 1
	   MOV  = 1
	   D    = 0
	   H    = 13
	   ZLD  = 2
	   ZLH  = 0
	Node 27:
	   ASAP = 2
	   ALAP = 2
	   MOV  = 0
	   D    = 2
	   H    = 12
	   ZLD  = 2
	   ZLH  = 0
	Node 28:
	   ASAP = 2
	   ALAP = 3
	   MOV  = 1
	   D    = 2
	   H    = 11
	   ZLD  = 2
	   ZLH  = 0
	Node 29:
	   ASAP = 3
	   ALAP = 3
	   MOV  = 0
	   D    = 3
	   H    = 11
	   ZLD  = 0
	   ZLH  = 0
	Node 30:
	   ASAP = 3
	   ALAP = 4
	   MOV  = 1
	   D    = 3
	   H    = 10
	   ZLD  = 0
	   ZLH  = 0
	Node 31:
	   ASAP = 4
	   ALAP = 4
	   MOV  = 0
	   D    = 4
	   H    = 10
	   ZLD  = 0
	   ZLH  = 0
	Node 32:
	   ASAP = 5
	   ALAP = 5
	   MOV  = 0
	   D    = 5
	   H    = 9
	   ZLD  = 0
	   ZLH  = 0
	Node 33:
	   ASAP = 4
	   ALAP = 7
	   MOV  = 3
	   D    = 4
	   H    = 7
	   ZLD  = 0
	   ZLH  = 0
	Node 34:
	   ASAP = 4
	   ALAP = 7
	   MOV  = 3
	   D    = 4
	   H    = 7
	   ZLD  = 0
	   ZLH  = 0
	Node 35:
	   ASAP = 6
	   ALAP = 9
	   MOV  = 3
	   D    = 6
	   H    = 5
	   ZLD  = 0
	   ZLH  = 1
	Node 36:
	   ASAP = 6
	   ALAP = 9
	   MOV  = 3
	   D    = 6
	   H    = 5
	   ZLD  = 1
	   ZLH  = 0
	Node 37:
	   ASAP = 0
	   ALAP = 2
	   MOV  = 2
	   D    = 1
	   H    = 12
	   ZLD  = 2
	   ZLH  = 0
	Node 38:
	   ASAP = 0
	   ALAP = 3
	   MOV  = 3
	   D    = 1
	   H    = 11
	   ZLD  = 2
	   ZLH  = 0
	Node 39:
	   ASAP = 2
	   ALAP = 4
	   MOV  = 2
	   D    = 3
	   H    = 10
	   ZLD  = 2
	   ZLH  = 0
	Node 40:
	   ASAP = 2
	   ALAP = 5
	   MOV  = 3
	   D    = 3
	   H    = 9
	   ZLD  = 2
	   ZLH  = 0
	Node 41:
	   ASAP = 3
	   ALAP = 5
	   MOV  = 2
	   D    = 4
	   H    = 9
	   ZLD  = 0
	   ZLH  = 0
	Node 42:
	   ASAP = 3
	   ALAP = 6
	   MOV  = 3
	   D    = 4
	   H    = 8
	   ZLD  = 0
	   ZLH  = 0
	Node 43:
	   ASAP = 6
	   ALAP = 6
	   MOV  = 0
	   D    = 6
	   H    = 8
	   ZLD  = 0
	   ZLH  = 0
	Node 44:
	   ASAP = 7
	   ALAP = 7
	   MOV  = 0
	   D    = 7
	   H    = 7
	   ZLD  = 0
	   ZLH  = 0
	Node 45:
	   ASAP = 4
	   ALAP = 8
	   MOV  = 4
	   D    = 5
	   H    = 6
	   ZLD  = 0
	   ZLH  = 0
	Node 46:
	   ASAP = 4
	   ALAP = 8
	   MOV  = 4
	   D    = 5
	   H    = 6
	   ZLD  = 0
	   ZLH  = 0
	Node 47:
	   ASAP = 6
	   ALAP = 10
	   MOV  = 4
	   D    = 7
	   H    = 4
	   ZLD  = 0
	   ZLH  = 1
	Node 48:
	   ASAP = 7
	   ALAP = 10
	   MOV  = 3
	   D    = 7
	   H    = 4
	   ZLD  = 1
	   ZLH  = 0
	Node 49:
	   ASAP = 0
	   ALAP = 4
	   MOV  = 4
	   D    = 0
	   H    = 10
	   ZLD  = 2
	   ZLH  = 0
	Node 50:
	   ASAP = 0
	   ALAP = 5
	   MOV  = 5
	   D    = 1
	   H    = 9
	   ZLD  = 2
	   ZLH  = 0
	Node 51:
	   ASAP = 2
	   ALAP = 6
	   MOV  = 4
	   D    = 2
	   H    = 8
	   ZLD  = 2
	   ZLH  = 0
	Node 52:
	   ASAP = 2
	   ALAP = 7
	   MOV  = 5
	   D    = 3
	   H    = 7
	   ZLD  = 2
	   ZLH  = 0
	Node 53:
	   ASAP = 3
	   ALAP = 7
	   MOV  = 4
	   D    = 3
	   H    = 7
	   ZLD  = 0
	   ZLH  = 0
	Node 54:
	   ASAP = 3
	   ALAP = 8
	   MOV  = 5
	   D    = 4
	   H    = 6
	   ZLD  = 0
	   ZLH  = 0
	Node 55:
	   ASAP = 8
	   ALAP = 8
	   MOV  = 0
	   D    = 8
	   H    = 6
	   ZLD  = 0
	   ZLH  = 0
	Node 56:
	   ASAP = 9
	   ALAP = 9
	   MOV  = 0
	   D    = 9
	   H    = 5
	   ZLD  = 0
	   ZLH  = 0
	Node 57:
	   ASAP = 4
	   ALAP = 9
	   MOV  = 5
	   D    = 4
	   H    = 5
	   ZLD  = 0
	   ZLH  = 0
	Node 58:
	   ASAP = 4
	   ALAP = 9
	   MOV  = 5
	   D    = 5
	   H    = 5
	   ZLD  = 0
	   ZLH  = 0
	Node 59:
	   ASAP = 6
	   ALAP = 11
	   MOV  = 5
	   D    = 7
	   H    = 3
	   ZLD  = 0
	   ZLH  = 1
	Node 60:
	   ASAP = 8
	   ALAP = 11
	   MOV  = 3
	   D    = 8
	   H    = 3
	   ZLD  = 1
	   ZLH  = 0
	Node 61:
	   ASAP = 11
	   ALAP = 11
	   MOV  = 0
	   D    = 11
	   H    = 3
	   ZLD  = 0
	   ZLH  = 0
	Node 62:
	   ASAP = 13
	   ALAP = 13
	   MOV  = 0
	   D    = 13
	   H    = 1
	   ZLD  = 0
	   ZLH  = 0
	Node 63:
	   ASAP = 13
	   ALAP = 13
	   MOV  = 0
	   D    = 13
	   H    = 1
	   ZLD  = 0
	   ZLH  = 0
	Node 64:
	   ASAP = 14
	   ALAP = 14
	   MOV  = 0
	   D    = 14
	   H    = 0
	   ZLD  = 0
	   ZLH  = 1
	Node 65:
	   ASAP = 14
	   ALAP = 14
	   MOV  = 0
	   D    = 14
	   H    = 0
	   ZLD  = 2
	   ZLH  = 0
	Node 66:
	   ASAP = 0
	   ALAP = 13
	   MOV  = 13
	   D    = 0
	   H    = 1
	   ZLD  = 1
	   ZLH  = 0
	Node 67:
	   ASAP = 1
	   ALAP = 14
	   MOV  = 13
	   D    = 2
	   H    = 0
	   ZLD  = 1
	   ZLH  = 0
	Node 68:
	   ASAP = 1
	   ALAP = 14
	   MOV  = 13
	   D    = 2
	   H    = 0
	   ZLD  = 1
	   ZLH  = 0
	Node 69:
	   ASAP = 1
	   ALAP = 14
	   MOV  = 13
	   D    = 2
	   H    = 0
	   ZLD  = 1
	   ZLH  = 0
	Node 70:
	   ASAP = 0
	   ALAP = 14
	   MOV  = 14
	   D    = 1
	   H    = 0
	   ZLD  = 1
	   ZLH  = 0
  Rec NodeSet Num nodes 2 rec 1 mov 14 depth 14 col 0
   SU(0) %29:intregs = PHI %16:intregs, %bb.5, %47:intregs, %bb.6
   SU(65) %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

  Rec NodeSet Num nodes 3 rec 2 mov 13 depth 2 col 0
   SU(1) %30:intregs = PHI %24:intregs, %bb.5, %45:intregs, %bb.6
   SU(69) %45:intregs = C2_mux %129:predregs, %71:intregs, %30:intregs
   SU(13) %42:hvxvr, %71:intregs = V6_vL32b_pi %30:intregs(tied-def 1), 64 :: (load 64 from %ir.v40)

  Rec NodeSet Num nodes 3 rec 2 mov 13 depth 2 col 0
   SU(2) %31:intregs = PHI %25:intregs, %bb.5, %44:intregs, %bb.6
   SU(68) %44:intregs = C2_mux %129:predregs, %70:intregs, %31:intregs
   SU(12) %41:hvxvr, %70:intregs = V6_vL32b_pi %31:intregs(tied-def 1), 64 :: (load 64 from %ir.v41)

  Rec NodeSet Num nodes 3 rec 2 mov 13 depth 2 col 0
   SU(3) %32:intregs = PHI %26:intregs, %bb.5, %43:intregs, %bb.6
   SU(67) %43:intregs = C2_mux %129:predregs, %69:intregs, %32:intregs
   SU(11) %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

  Rec NodeSet Num nodes 2 rec 1 mov 14 depth 1 col 0
   SU(4) %33:intregs = PHI %51:intregs, %bb.5, %46:intregs, %bb.6
   SU(70) %46:intregs = A2_addi %33:intregs, -64

  Rec NodeSet Num nodes 17 rec 12 mov 4 depth 14 col 0
   SU(11) %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)
   SU(37) %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1
   SU(45) %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr
   SU(47) %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi
   SU(48) %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs
   SU(60) %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs
   SU(63) %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr
   SU(64) %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr
   SU(65) %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)
   SU(62) %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
   SU(39) %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr
   SU(41) %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr
   SU(43) %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr
   SU(44) %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr
   SU(55) %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr
   SU(56) %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr
   SU(61) %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

  Rec NodeSet Num nodes 13 rec 10 mov 5 depth 14 col 0
   SU(12) %41:hvxvr, %70:intregs = V6_vL32b_pi %31:intregs(tied-def 1), 64 :: (load 64 from %ir.v41)
   SU(50) %109:hvxvr = V6_valignbi %41:hvxvr, %37:hvxvr, 1
   SU(58) %117:hvxvr = V6_vmux %113:hvxqr, %3:hvxvr, %109:hvxvr
   SU(59) %136:hvxwr = REG_SEQUENCE %116:hvxvr, %subreg.vsub_lo, %117:hvxvr, %subreg.vsub_hi
   SU(60) %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs
   SU(63) %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr
   SU(64) %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr
   SU(65) %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)
   SU(62) %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
   SU(52) %111:hvxvr = V6_vabsdiffub %109:hvxvr, %37:hvxvr
   SU(54) %113:hvxqr = V6_vgtub %111:hvxvr, %2:hvxvr
   SU(56) %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr
   SU(61) %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

  Rec NodeSet Num nodes 16 rec 11 mov 4 depth 14 col 0
   SU(13) %42:hvxvr, %71:intregs = V6_vL32b_pi %30:intregs(tied-def 1), 64 :: (load 64 from %ir.v40)
   SU(38) %97:hvxvr = V6_valignbi %42:hvxvr, %39:hvxvr, 1
   SU(46) %105:hvxvr = V6_vmux %101:hvxqr, %3:hvxvr, %97:hvxvr
   SU(47) %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi
   SU(48) %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs
   SU(60) %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs
   SU(63) %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr
   SU(64) %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr
   SU(65) %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)
   SU(62) %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
   SU(40) %99:hvxvr = V6_vabsdiffub %97:hvxvr, %37:hvxvr
   SU(42) %101:hvxqr = V6_vgtub %99:hvxvr, %2:hvxvr
   SU(44) %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr
   SU(55) %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr
   SU(56) %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr
   SU(61) %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

  NodeSet Num nodes 17 rec 12 mov 4 depth 14 col 0
   SU(11) %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)
   SU(37) %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1
   SU(45) %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr
   SU(47) %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi
   SU(48) %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs
   SU(60) %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs
   SU(63) %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr
   SU(64) %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr
   SU(65) %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)
   SU(62) %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
   SU(39) %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr
   SU(41) %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr
   SU(43) %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr
   SU(44) %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr
   SU(55) %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr
   SU(56) %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr
   SU(61) %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

  NodeSet Num nodes 21 rec 11 mov 4 depth 14 col 0
   SU(13) %42:hvxvr, %71:intregs = V6_vL32b_pi %30:intregs(tied-def 1), 64 :: (load 64 from %ir.v40)
   SU(38) %97:hvxvr = V6_valignbi %42:hvxvr, %39:hvxvr, 1
   SU(46) %105:hvxvr = V6_vmux %101:hvxqr, %3:hvxvr, %97:hvxvr
   SU(40) %99:hvxvr = V6_vabsdiffub %97:hvxvr, %37:hvxvr
   SU(42) %101:hvxqr = V6_vgtub %99:hvxvr, %2:hvxvr
   SU(32) %91:hvxvr = V6_vaddbnq %89:hvxqr, %90:hvxvr(tied-def 0), %4:hvxvr
   SU(30) %89:hvxqr = V6_vgtub %87:hvxvr, %2:hvxvr
   SU(28) %87:hvxvr = V6_vabsdiffub %85:hvxvr, %37:hvxvr
   SU(26) %85:hvxvr = V6_vlalignbi %39:hvxvr, %38:hvxvr, 1
   SU(31) %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr
   SU(20) %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr
   SU(18) %76:hvxqr = V6_vgtub %74:hvxvr, %2:hvxvr
   SU(16) %74:hvxvr = V6_vabsdiffub %39:hvxvr, %37:hvxvr
   SU(10) %39:hvxvr = PHI %18:hvxvr, %bb.5, %42:hvxvr, %bb.6
   SU(29) %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr
   SU(27) %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr
   SU(25) %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1
   SU(19) %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr
   SU(17) %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr
   SU(15) %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr
   SU(6) %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

  NodeSet Num nodes 19 rec 10 mov 5 depth 14 col 0
   SU(12) %41:hvxvr, %70:intregs = V6_vL32b_pi %31:intregs(tied-def 1), 64 :: (load 64 from %ir.v41)
   SU(50) %109:hvxvr = V6_valignbi %41:hvxvr, %37:hvxvr, 1
   SU(58) %117:hvxvr = V6_vmux %113:hvxqr, %3:hvxvr, %109:hvxvr
   SU(59) %136:hvxwr = REG_SEQUENCE %116:hvxvr, %subreg.vsub_lo, %117:hvxvr, %subreg.vsub_hi
   SU(52) %111:hvxvr = V6_vabsdiffub %109:hvxvr, %37:hvxvr
   SU(54) %113:hvxqr = V6_vgtub %111:hvxvr, %2:hvxvr
   SU(53) %112:hvxqr = V6_vgtub %110:hvxvr, %2:hvxvr
   SU(51) %110:hvxvr = V6_vabsdiffub %108:hvxvr, %37:hvxvr
   SU(49) %108:hvxvr = V6_vlalignbi %37:hvxvr, %36:hvxvr, 1
   SU(36) %95:hvxwr = V6_vmpabus_acc %83:hvxwr(tied-def 0), %134:hvxwr, %82:intregs
   SU(24) %83:hvxwr = V6_vmpabus_acc %72:hvxwr(tied-def 0), %133:hvxwr, %82:intregs
   SU(14) %72:hvxwr = V6_vsububh %3:hvxvr, %37:hvxvr
   SU(8) %37:hvxvr = PHI %17:hvxvr, %bb.5, %41:hvxvr, %bb.6
   SU(35) %134:hvxwr = REG_SEQUENCE %92:hvxvr, %subreg.vsub_lo, %93:hvxvr, %subreg.vsub_hi
   SU(34) %93:hvxvr = V6_vmux %89:hvxqr, %3:hvxvr, %85:hvxvr
   SU(23) %133:hvxwr = REG_SEQUENCE %79:hvxvr, %subreg.vsub_lo, %80:hvxvr, %subreg.vsub_hi
   SU(22) %80:hvxvr = V6_vmux %76:hvxqr, %3:hvxvr, %39:hvxvr
   SU(33) %92:hvxvr = V6_vmux %88:hvxqr, %3:hvxvr, %84:hvxvr
   SU(21) %79:hvxvr = V6_vmux %75:hvxqr, %3:hvxvr, %35:hvxvr

  NodeSet Num nodes 2 rec 2 mov 13 depth 2 col 0
   SU(1) %30:intregs = PHI %24:intregs, %bb.5, %45:intregs, %bb.6
   SU(69) %45:intregs = C2_mux %129:predregs, %71:intregs, %30:intregs

  NodeSet Num nodes 2 rec 2 mov 13 depth 2 col 0
   SU(2) %31:intregs = PHI %25:intregs, %bb.5, %44:intregs, %bb.6
   SU(68) %44:intregs = C2_mux %129:predregs, %70:intregs, %31:intregs

  NodeSet Num nodes 2 rec 2 mov 13 depth 2 col 0
   SU(3) %32:intregs = PHI %26:intregs, %bb.5, %43:intregs, %bb.6
   SU(67) %43:intregs = C2_mux %129:predregs, %69:intregs, %32:intregs

  NodeSet Num nodes 1 rec 1 mov 14 depth 14 col 0
   SU(0) %29:intregs = PHI %16:intregs, %bb.5, %47:intregs, %bb.6

  NodeSet Num nodes 3 rec 1 mov 14 depth 1 col 0
   SU(4) %33:intregs = PHI %51:intregs, %bb.5, %46:intregs, %bb.6
   SU(70) %46:intregs = A2_addi %33:intregs, -64
   SU(66) %129:predregs = C2_cmpgti %33:intregs, 128

  NodeSet Num nodes 1 rec 0 mov 0 depth 0 col 0
   SU(57) %116:hvxvr = V6_vmux %112:hvxqr, %3:hvxvr, %108:hvxvr

  NodeSet Num nodes 3 rec 0 mov 0 depth 0 col 0
   SU(9) %38:hvxvr = PHI %3:hvxvr, %bb.5, %39:hvxvr, %bb.6
   SU(5) %34:hvxvr = PHI %3:hvxvr, %bb.5, %35:hvxvr, %bb.6
   SU(7) %36:hvxvr = PHI %3:hvxvr, %bb.5, %37:hvxvr, %bb.6

NodeSet size 17
  Bottom up (default) 65 64 63 62 61 56 60 55 48 44 47 43 45 41 39 37 11 
   Switching order to top down 
Done with Nodeset
NodeSet size 21
  Top down (intersect) 6 25 15 17 27 19 29 20 31 32 
   Switching order to bottom up 46 42 40 30 28 38 13 18 26 16 10 
   Switching order to top down 
Done with Nodeset
NodeSet size 19
  Top down (intersect) 21 22 33 34 23 24 35 36 
   Switching order to bottom up 59 58 54 52 53 51 50 12 49 14 8 
   Switching order to top down 
Done with Nodeset
NodeSet size 2
  Top down (intersect) 69 1 
   Switching order to bottom up 
Done with Nodeset
NodeSet size 2
  Top down (intersect) 68 2 
   Switching order to bottom up 
Done with Nodeset
NodeSet size 2
  Top down (intersect) 67 3 
   Switching order to bottom up 
Done with Nodeset
NodeSet size 1
  Top down (intersect) 0 
   Switching order to bottom up 
Done with Nodeset
NodeSet size 3
  Bottom up (default) 70 4 
   Switching order to top down 66 
   Switching order to bottom up 
Done with Nodeset
NodeSet size 1
  Top down (succs) 57 
   Switching order to bottom up 
Done with Nodeset
NodeSet size 3
  Bottom up (preds) 5 7 9 
   Switching order to top down 
Done with Nodeset
Node order:  65  64  63  62  61  56  60  55  48  44  47  43  45  41  39  37  11  6  25  15  17  27  19  29  20  31  32  46  42  40  30  28  38  13  18  26  16  10  21  22  33  34  23  24  35  36  59  58  54  52  53  51  50  12  49  14  8  69  1  68  2  67  3  0  70  4  66  57  5  7  9 
Predecessor 31 and successor 43 are scheduled before node 32
Predecessor 35 and successor 48 are scheduled before node 36
Predecessor 53 and successor 59 are scheduled before node 57
Invalid node order found!
Try to schedule with 15

Inst (65)   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

	es: 80000000 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 14 and 28 II: 15
	insert at cycle 14   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

Inst (64)   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

	es: 80000000 ls:        e me: 7fffffff ms: 80000000
Trying to insert node between 14 and 0 II: 15
	insert at cycle 14   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

Inst (63)   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -1 II: 15
	insert at cycle 13   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

Inst (62)   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -1 II: 15
	failed to insert at cycle 13   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
	insert at cycle 12   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

Inst (61)   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -4 II: 15
	insert at cycle 10   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

Inst (56)   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        8 me: 7fffffff ms: 80000000
Trying to insert node between 8 and -6 II: 15
	insert at cycle 8   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

Inst (60)   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -4 II: 15
	insert at cycle 10   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

Inst (55)   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -7 II: 15
	insert at cycle 7   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

Inst (48)   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -5 II: 15
	insert at cycle 9   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

Inst (44)   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        6 me: 7fffffff ms: 80000000
Trying to insert node between 6 and -8 II: 15
	insert at cycle 6   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

Inst (47)   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -5 II: 15
	insert at cycle 9   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

Inst (43)   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        5 me: 7fffffff ms: 80000000
Trying to insert node between 5 and -9 II: 15
	insert at cycle 5   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

Inst (45)   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -7 II: 15
	insert at cycle 7   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

Inst (41)   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

	es: 80000000 ls:        4 me: 7fffffff ms: 80000000
Trying to insert node between 4 and -10 II: 15
	insert at cycle 4   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

Inst (39)   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

	es: 80000000 ls:        3 me: 7fffffff ms: 80000000
Trying to insert node between 3 and -11 II: 15
	insert at cycle 3   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

Inst (37)   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

	es: 80000000 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -13 II: 15
	insert at cycle 1   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

Inst (11)   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

	es: 80000000 ls:        1 me: 7fffffff ms:        0
Trying to insert node between 1 and 0 II: 15
	insert at cycle 1   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

Inst (6)   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

	es: fffffff3 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -13 II: 15
	insert at cycle 1   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

Inst (25)   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 15 II: 15
	failed to insert at cycle 1   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1
	insert at cycle 2   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

Inst (15)   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 15 II: 15
	insert at cycle 1   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

Inst (17)   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

	es:        2 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 2 and 16 II: 15
	insert at cycle 2   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

Inst (27)   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 18 II: 15
	insert at cycle 4   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

Inst (19)   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

	es:        3 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 3 and 17 II: 15
	insert at cycle 3   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

Inst (29)   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

	es:        5 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 5 and 19 II: 15
	insert at cycle 5   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

Inst (20)   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 18 II: 15
	insert at cycle 4   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

Inst (31)   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

	es:        6 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 6 and 20 II: 15
	insert at cycle 6   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

Inst (32)   %91:hvxvr = V6_vaddbnq %89:hvxqr, %90:hvxvr(tied-def 0), %4:hvxvr

	es:        7 ls:        4 me: 7fffffff ms: 80000000
	Can't schedule
Try to schedule with 16

Inst (65)   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

	es: 80000000 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 14 and 29 II: 16
	insert at cycle 14   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

Inst (64)   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

	es: 80000000 ls:        e me: 7fffffff ms: 80000000
Trying to insert node between 14 and -1 II: 16
	insert at cycle 14   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

Inst (63)   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -2 II: 16
	insert at cycle 13   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

Inst (62)   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -2 II: 16
	failed to insert at cycle 13   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
	insert at cycle 12   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

Inst (61)   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -5 II: 16
	insert at cycle 10   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

Inst (56)   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        8 me: 7fffffff ms: 80000000
Trying to insert node between 8 and -7 II: 16
	insert at cycle 8   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

Inst (60)   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -5 II: 16
	insert at cycle 10   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

Inst (55)   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -8 II: 16
	insert at cycle 7   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

Inst (48)   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -6 II: 16
	insert at cycle 9   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

Inst (44)   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        6 me: 7fffffff ms: 80000000
Trying to insert node between 6 and -9 II: 16
	insert at cycle 6   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

Inst (47)   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -6 II: 16
	insert at cycle 9   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

Inst (43)   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        5 me: 7fffffff ms: 80000000
Trying to insert node between 5 and -10 II: 16
	insert at cycle 5   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

Inst (45)   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -8 II: 16
	insert at cycle 7   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

Inst (41)   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

	es: 80000000 ls:        4 me: 7fffffff ms: 80000000
Trying to insert node between 4 and -11 II: 16
	insert at cycle 4   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

Inst (39)   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

	es: 80000000 ls:        3 me: 7fffffff ms: 80000000
Trying to insert node between 3 and -12 II: 16
	insert at cycle 3   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

Inst (37)   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

	es: 80000000 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -14 II: 16
	insert at cycle 1   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

Inst (11)   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

	es: 80000000 ls:        1 me: 7fffffff ms: ffffffff
Trying to insert node between 1 and -1 II: 16
	insert at cycle 1   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

Inst (6)   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

	es: fffffff2 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -14 II: 16
	insert at cycle 1   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

Inst (25)   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 16 II: 16
	failed to insert at cycle 1   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1
	insert at cycle 2   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

Inst (15)   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 16 II: 16
	insert at cycle 1   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

Inst (17)   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

	es:        2 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 2 and 17 II: 16
	insert at cycle 2   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

Inst (27)   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 19 II: 16
	insert at cycle 4   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

Inst (19)   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

	es:        3 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 3 and 18 II: 16
	insert at cycle 3   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

Inst (29)   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

	es:        5 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 5 and 20 II: 16
	insert at cycle 5   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

Inst (20)   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 19 II: 16
	insert at cycle 4   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

Inst (31)   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

	es:        6 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 6 and 21 II: 16
	insert at cycle 6   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

Inst (32)   %91:hvxvr = V6_vaddbnq %89:hvxqr, %90:hvxvr(tied-def 0), %4:hvxvr

	es:        7 ls:        4 me: 7fffffff ms: 80000000
	Can't schedule
Try to schedule with 17

Inst (65)   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

	es: 80000000 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 14 and 30 II: 17
	insert at cycle 14   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

Inst (64)   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

	es: 80000000 ls:        e me: 7fffffff ms: 80000000
Trying to insert node between 14 and -2 II: 17
	insert at cycle 14   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

Inst (63)   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -3 II: 17
	insert at cycle 13   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

Inst (62)   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -3 II: 17
	failed to insert at cycle 13   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
	insert at cycle 12   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

Inst (61)   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -6 II: 17
	insert at cycle 10   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

Inst (56)   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        8 me: 7fffffff ms: 80000000
Trying to insert node between 8 and -8 II: 17
	insert at cycle 8   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

Inst (60)   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -6 II: 17
	insert at cycle 10   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

Inst (55)   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -9 II: 17
	insert at cycle 7   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

Inst (48)   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -7 II: 17
	insert at cycle 9   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

Inst (44)   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        6 me: 7fffffff ms: 80000000
Trying to insert node between 6 and -10 II: 17
	insert at cycle 6   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

Inst (47)   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -7 II: 17
	insert at cycle 9   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

Inst (43)   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        5 me: 7fffffff ms: 80000000
Trying to insert node between 5 and -11 II: 17
	insert at cycle 5   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

Inst (45)   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -9 II: 17
	insert at cycle 7   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

Inst (41)   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

	es: 80000000 ls:        4 me: 7fffffff ms: 80000000
Trying to insert node between 4 and -12 II: 17
	insert at cycle 4   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

Inst (39)   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

	es: 80000000 ls:        3 me: 7fffffff ms: 80000000
Trying to insert node between 3 and -13 II: 17
	insert at cycle 3   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

Inst (37)   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

	es: 80000000 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -15 II: 17
	insert at cycle 1   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

Inst (11)   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

	es: 80000000 ls:        1 me: 7fffffff ms: fffffffe
Trying to insert node between 1 and -2 II: 17
	insert at cycle 1   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

Inst (6)   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

	es: fffffff1 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -15 II: 17
	insert at cycle 1   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

Inst (25)   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 17 II: 17
	failed to insert at cycle 1   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1
	insert at cycle 2   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

Inst (15)   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 17 II: 17
	insert at cycle 1   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

Inst (17)   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

	es:        2 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 2 and 18 II: 17
	insert at cycle 2   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

Inst (27)   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 20 II: 17
	insert at cycle 4   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

Inst (19)   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

	es:        3 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 3 and 19 II: 17
	insert at cycle 3   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

Inst (29)   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

	es:        5 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 5 and 21 II: 17
	insert at cycle 5   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

Inst (20)   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 20 II: 17
	insert at cycle 4   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

Inst (31)   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

	es:        6 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 6 and 22 II: 17
	insert at cycle 6   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

Inst (32)   %91:hvxvr = V6_vaddbnq %89:hvxqr, %90:hvxvr(tied-def 0), %4:hvxvr

	es:        7 ls:        4 me: 7fffffff ms: 80000000
	Can't schedule
Try to schedule with 18

Inst (65)   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

	es: 80000000 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 14 and 31 II: 18
	insert at cycle 14   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

Inst (64)   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

	es: 80000000 ls:        e me: 7fffffff ms: 80000000
Trying to insert node between 14 and -3 II: 18
	insert at cycle 14   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

Inst (63)   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -4 II: 18
	insert at cycle 13   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

Inst (62)   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -4 II: 18
	failed to insert at cycle 13   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
	insert at cycle 12   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

Inst (61)   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -7 II: 18
	insert at cycle 10   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

Inst (56)   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        8 me: 7fffffff ms: 80000000
Trying to insert node between 8 and -9 II: 18
	insert at cycle 8   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

Inst (60)   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -7 II: 18
	insert at cycle 10   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

Inst (55)   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -10 II: 18
	insert at cycle 7   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

Inst (48)   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -8 II: 18
	insert at cycle 9   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

Inst (44)   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        6 me: 7fffffff ms: 80000000
Trying to insert node between 6 and -11 II: 18
	insert at cycle 6   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

Inst (47)   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -8 II: 18
	insert at cycle 9   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

Inst (43)   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        5 me: 7fffffff ms: 80000000
Trying to insert node between 5 and -12 II: 18
	insert at cycle 5   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

Inst (45)   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -10 II: 18
	insert at cycle 7   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

Inst (41)   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

	es: 80000000 ls:        4 me: 7fffffff ms: 80000000
Trying to insert node between 4 and -13 II: 18
	insert at cycle 4   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

Inst (39)   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

	es: 80000000 ls:        3 me: 7fffffff ms: 80000000
Trying to insert node between 3 and -14 II: 18
	insert at cycle 3   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

Inst (37)   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

	es: 80000000 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -16 II: 18
	insert at cycle 1   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

Inst (11)   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

	es: 80000000 ls:        1 me: 7fffffff ms: fffffffd
Trying to insert node between 1 and -3 II: 18
	insert at cycle 1   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

Inst (6)   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

	es: fffffff0 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -16 II: 18
	insert at cycle 1   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

Inst (25)   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 18 II: 18
	failed to insert at cycle 1   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1
	insert at cycle 2   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

Inst (15)   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 18 II: 18
	insert at cycle 1   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

Inst (17)   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

	es:        2 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 2 and 19 II: 18
	insert at cycle 2   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

Inst (27)   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 21 II: 18
	insert at cycle 4   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

Inst (19)   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

	es:        3 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 3 and 20 II: 18
	insert at cycle 3   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

Inst (29)   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

	es:        5 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 5 and 22 II: 18
	insert at cycle 5   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

Inst (20)   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 21 II: 18
	insert at cycle 4   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

Inst (31)   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

	es:        6 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 6 and 23 II: 18
	insert at cycle 6   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

Inst (32)   %91:hvxvr = V6_vaddbnq %89:hvxqr, %90:hvxvr(tied-def 0), %4:hvxvr

	es:        7 ls:        4 me: 7fffffff ms: 80000000
	Can't schedule
Try to schedule with 19

Inst (65)   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

	es: 80000000 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 14 and 32 II: 19
	insert at cycle 14   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

Inst (64)   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

	es: 80000000 ls:        e me: 7fffffff ms: 80000000
Trying to insert node between 14 and -4 II: 19
	insert at cycle 14   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

Inst (63)   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -5 II: 19
	insert at cycle 13   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

Inst (62)   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -5 II: 19
	failed to insert at cycle 13   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
	insert at cycle 12   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

Inst (61)   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -8 II: 19
	insert at cycle 10   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

Inst (56)   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        8 me: 7fffffff ms: 80000000
Trying to insert node between 8 and -10 II: 19
	insert at cycle 8   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

Inst (60)   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -8 II: 19
	insert at cycle 10   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

Inst (55)   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -11 II: 19
	insert at cycle 7   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

Inst (48)   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -9 II: 19
	insert at cycle 9   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

Inst (44)   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        6 me: 7fffffff ms: 80000000
Trying to insert node between 6 and -12 II: 19
	insert at cycle 6   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

Inst (47)   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -9 II: 19
	insert at cycle 9   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

Inst (43)   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        5 me: 7fffffff ms: 80000000
Trying to insert node between 5 and -13 II: 19
	insert at cycle 5   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

Inst (45)   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -11 II: 19
	insert at cycle 7   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

Inst (41)   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

	es: 80000000 ls:        4 me: 7fffffff ms: 80000000
Trying to insert node between 4 and -14 II: 19
	insert at cycle 4   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

Inst (39)   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

	es: 80000000 ls:        3 me: 7fffffff ms: 80000000
Trying to insert node between 3 and -15 II: 19
	insert at cycle 3   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

Inst (37)   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

	es: 80000000 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -17 II: 19
	insert at cycle 1   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

Inst (11)   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

	es: 80000000 ls:        1 me: 7fffffff ms: fffffffc
Trying to insert node between 1 and -4 II: 19
	insert at cycle 1   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

Inst (6)   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

	es: ffffffef ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -17 II: 19
	insert at cycle 1   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

Inst (25)   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 19 II: 19
	failed to insert at cycle 1   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1
	insert at cycle 2   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

Inst (15)   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 19 II: 19
	insert at cycle 1   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

Inst (17)   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

	es:        2 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 2 and 20 II: 19
	insert at cycle 2   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

Inst (27)   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 22 II: 19
	insert at cycle 4   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

Inst (19)   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

	es:        3 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 3 and 21 II: 19
	insert at cycle 3   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

Inst (29)   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

	es:        5 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 5 and 23 II: 19
	insert at cycle 5   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

Inst (20)   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 22 II: 19
	insert at cycle 4   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

Inst (31)   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

	es:        6 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 6 and 24 II: 19
	insert at cycle 6   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

Inst (32)   %91:hvxvr = V6_vaddbnq %89:hvxqr, %90:hvxvr(tied-def 0), %4:hvxvr

	es:        7 ls:        4 me: 7fffffff ms: 80000000
	Can't schedule
Try to schedule with 20

Inst (65)   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

	es: 80000000 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 14 and 33 II: 20
	insert at cycle 14   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

Inst (64)   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

	es: 80000000 ls:        e me: 7fffffff ms: 80000000
Trying to insert node between 14 and -5 II: 20
	insert at cycle 14   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

Inst (63)   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -6 II: 20
	insert at cycle 13   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

Inst (62)   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -6 II: 20
	failed to insert at cycle 13   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
	insert at cycle 12   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

Inst (61)   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -9 II: 20
	insert at cycle 10   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

Inst (56)   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        8 me: 7fffffff ms: 80000000
Trying to insert node between 8 and -11 II: 20
	insert at cycle 8   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

Inst (60)   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -9 II: 20
	insert at cycle 10   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

Inst (55)   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -12 II: 20
	insert at cycle 7   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

Inst (48)   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -10 II: 20
	insert at cycle 9   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

Inst (44)   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        6 me: 7fffffff ms: 80000000
Trying to insert node between 6 and -13 II: 20
	insert at cycle 6   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

Inst (47)   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -10 II: 20
	insert at cycle 9   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

Inst (43)   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        5 me: 7fffffff ms: 80000000
Trying to insert node between 5 and -14 II: 20
	insert at cycle 5   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

Inst (45)   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -12 II: 20
	insert at cycle 7   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

Inst (41)   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

	es: 80000000 ls:        4 me: 7fffffff ms: 80000000
Trying to insert node between 4 and -15 II: 20
	insert at cycle 4   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

Inst (39)   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

	es: 80000000 ls:        3 me: 7fffffff ms: 80000000
Trying to insert node between 3 and -16 II: 20
	insert at cycle 3   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

Inst (37)   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

	es: 80000000 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -18 II: 20
	insert at cycle 1   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

Inst (11)   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

	es: 80000000 ls:        1 me: 7fffffff ms: fffffffb
Trying to insert node between 1 and -5 II: 20
	insert at cycle 1   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

Inst (6)   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

	es: ffffffee ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -18 II: 20
	insert at cycle 1   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

Inst (25)   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 20 II: 20
	failed to insert at cycle 1   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1
	insert at cycle 2   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

Inst (15)   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 20 II: 20
	insert at cycle 1   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

Inst (17)   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

	es:        2 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 2 and 21 II: 20
	insert at cycle 2   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

Inst (27)   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 23 II: 20
	insert at cycle 4   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

Inst (19)   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

	es:        3 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 3 and 22 II: 20
	insert at cycle 3   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

Inst (29)   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

	es:        5 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 5 and 24 II: 20
	insert at cycle 5   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

Inst (20)   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 23 II: 20
	insert at cycle 4   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

Inst (31)   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

	es:        6 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 6 and 25 II: 20
	insert at cycle 6   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

Inst (32)   %91:hvxvr = V6_vaddbnq %89:hvxqr, %90:hvxvr(tied-def 0), %4:hvxvr

	es:        7 ls:        4 me: 7fffffff ms: 80000000
	Can't schedule
Try to schedule with 21

Inst (65)   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

	es: 80000000 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 14 and 34 II: 21
	insert at cycle 14   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

Inst (64)   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

	es: 80000000 ls:        e me: 7fffffff ms: 80000000
Trying to insert node between 14 and -6 II: 21
	insert at cycle 14   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

Inst (63)   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -7 II: 21
	insert at cycle 13   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

Inst (62)   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -7 II: 21
	failed to insert at cycle 13   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
	insert at cycle 12   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

Inst (61)   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -10 II: 21
	insert at cycle 10   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

Inst (56)   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        8 me: 7fffffff ms: 80000000
Trying to insert node between 8 and -12 II: 21
	insert at cycle 8   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

Inst (60)   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -10 II: 21
	insert at cycle 10   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

Inst (55)   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -13 II: 21
	insert at cycle 7   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

Inst (48)   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -11 II: 21
	insert at cycle 9   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

Inst (44)   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        6 me: 7fffffff ms: 80000000
Trying to insert node between 6 and -14 II: 21
	insert at cycle 6   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

Inst (47)   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -11 II: 21
	insert at cycle 9   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

Inst (43)   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        5 me: 7fffffff ms: 80000000
Trying to insert node between 5 and -15 II: 21
	insert at cycle 5   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

Inst (45)   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -13 II: 21
	insert at cycle 7   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

Inst (41)   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

	es: 80000000 ls:        4 me: 7fffffff ms: 80000000
Trying to insert node between 4 and -16 II: 21
	insert at cycle 4   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

Inst (39)   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

	es: 80000000 ls:        3 me: 7fffffff ms: 80000000
Trying to insert node between 3 and -17 II: 21
	insert at cycle 3   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

Inst (37)   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

	es: 80000000 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -19 II: 21
	insert at cycle 1   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

Inst (11)   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

	es: 80000000 ls:        1 me: 7fffffff ms: fffffffa
Trying to insert node between 1 and -6 II: 21
	insert at cycle 1   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

Inst (6)   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

	es: ffffffed ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -19 II: 21
	insert at cycle 1   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

Inst (25)   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 21 II: 21
	failed to insert at cycle 1   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1
	insert at cycle 2   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

Inst (15)   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 21 II: 21
	insert at cycle 1   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

Inst (17)   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

	es:        2 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 2 and 22 II: 21
	insert at cycle 2   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

Inst (27)   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 24 II: 21
	insert at cycle 4   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

Inst (19)   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

	es:        3 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 3 and 23 II: 21
	insert at cycle 3   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

Inst (29)   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

	es:        5 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 5 and 25 II: 21
	insert at cycle 5   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

Inst (20)   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 24 II: 21
	insert at cycle 4   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

Inst (31)   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

	es:        6 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 6 and 26 II: 21
	insert at cycle 6   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

Inst (32)   %91:hvxvr = V6_vaddbnq %89:hvxqr, %90:hvxvr(tied-def 0), %4:hvxvr

	es:        7 ls:        4 me: 7fffffff ms: 80000000
	Can't schedule
Try to schedule with 22

Inst (65)   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

	es: 80000000 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 14 and 35 II: 22
	insert at cycle 14   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

Inst (64)   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

	es: 80000000 ls:        e me: 7fffffff ms: 80000000
Trying to insert node between 14 and -7 II: 22
	insert at cycle 14   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

Inst (63)   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -8 II: 22
	insert at cycle 13   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

Inst (62)   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -8 II: 22
	failed to insert at cycle 13   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
	insert at cycle 12   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

Inst (61)   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -11 II: 22
	insert at cycle 10   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

Inst (56)   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        8 me: 7fffffff ms: 80000000
Trying to insert node between 8 and -13 II: 22
	insert at cycle 8   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

Inst (60)   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -11 II: 22
	insert at cycle 10   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

Inst (55)   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -14 II: 22
	insert at cycle 7   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

Inst (48)   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -12 II: 22
	insert at cycle 9   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

Inst (44)   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        6 me: 7fffffff ms: 80000000
Trying to insert node between 6 and -15 II: 22
	insert at cycle 6   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

Inst (47)   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -12 II: 22
	insert at cycle 9   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

Inst (43)   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        5 me: 7fffffff ms: 80000000
Trying to insert node between 5 and -16 II: 22
	insert at cycle 5   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

Inst (45)   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -14 II: 22
	insert at cycle 7   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

Inst (41)   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

	es: 80000000 ls:        4 me: 7fffffff ms: 80000000
Trying to insert node between 4 and -17 II: 22
	insert at cycle 4   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

Inst (39)   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

	es: 80000000 ls:        3 me: 7fffffff ms: 80000000
Trying to insert node between 3 and -18 II: 22
	insert at cycle 3   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

Inst (37)   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

	es: 80000000 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -20 II: 22
	insert at cycle 1   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

Inst (11)   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

	es: 80000000 ls:        1 me: 7fffffff ms: fffffff9
Trying to insert node between 1 and -7 II: 22
	insert at cycle 1   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

Inst (6)   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

	es: ffffffec ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -20 II: 22
	insert at cycle 1   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

Inst (25)   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 22 II: 22
	failed to insert at cycle 1   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1
	insert at cycle 2   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

Inst (15)   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 22 II: 22
	insert at cycle 1   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

Inst (17)   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

	es:        2 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 2 and 23 II: 22
	insert at cycle 2   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

Inst (27)   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 25 II: 22
	insert at cycle 4   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

Inst (19)   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

	es:        3 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 3 and 24 II: 22
	insert at cycle 3   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

Inst (29)   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

	es:        5 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 5 and 26 II: 22
	insert at cycle 5   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

Inst (20)   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 25 II: 22
	insert at cycle 4   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

Inst (31)   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

	es:        6 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 6 and 27 II: 22
	insert at cycle 6   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

Inst (32)   %91:hvxvr = V6_vaddbnq %89:hvxqr, %90:hvxvr(tied-def 0), %4:hvxvr

	es:        7 ls:        4 me: 7fffffff ms: 80000000
	Can't schedule
Try to schedule with 23

Inst (65)   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

	es: 80000000 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 14 and 36 II: 23
	insert at cycle 14   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

Inst (64)   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

	es: 80000000 ls:        e me: 7fffffff ms: 80000000
Trying to insert node between 14 and -8 II: 23
	insert at cycle 14   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

Inst (63)   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -9 II: 23
	insert at cycle 13   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

Inst (62)   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -9 II: 23
	failed to insert at cycle 13   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
	insert at cycle 12   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

Inst (61)   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -12 II: 23
	insert at cycle 10   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

Inst (56)   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        8 me: 7fffffff ms: 80000000
Trying to insert node between 8 and -14 II: 23
	insert at cycle 8   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

Inst (60)   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -12 II: 23
	insert at cycle 10   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

Inst (55)   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -15 II: 23
	insert at cycle 7   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

Inst (48)   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -13 II: 23
	insert at cycle 9   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

Inst (44)   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        6 me: 7fffffff ms: 80000000
Trying to insert node between 6 and -16 II: 23
	insert at cycle 6   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

Inst (47)   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -13 II: 23
	insert at cycle 9   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

Inst (43)   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        5 me: 7fffffff ms: 80000000
Trying to insert node between 5 and -17 II: 23
	insert at cycle 5   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

Inst (45)   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -15 II: 23
	insert at cycle 7   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

Inst (41)   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

	es: 80000000 ls:        4 me: 7fffffff ms: 80000000
Trying to insert node between 4 and -18 II: 23
	insert at cycle 4   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

Inst (39)   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

	es: 80000000 ls:        3 me: 7fffffff ms: 80000000
Trying to insert node between 3 and -19 II: 23
	insert at cycle 3   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

Inst (37)   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

	es: 80000000 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -21 II: 23
	insert at cycle 1   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

Inst (11)   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

	es: 80000000 ls:        1 me: 7fffffff ms: fffffff8
Trying to insert node between 1 and -8 II: 23
	insert at cycle 1   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

Inst (6)   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

	es: ffffffeb ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -21 II: 23
	insert at cycle 1   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

Inst (25)   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 23 II: 23
	failed to insert at cycle 1   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1
	insert at cycle 2   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

Inst (15)   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 23 II: 23
	insert at cycle 1   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

Inst (17)   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

	es:        2 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 2 and 24 II: 23
	insert at cycle 2   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

Inst (27)   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 26 II: 23
	insert at cycle 4   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

Inst (19)   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

	es:        3 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 3 and 25 II: 23
	insert at cycle 3   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

Inst (29)   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

	es:        5 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 5 and 27 II: 23
	insert at cycle 5   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

Inst (20)   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 26 II: 23
	insert at cycle 4   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

Inst (31)   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

	es:        6 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 6 and 28 II: 23
	insert at cycle 6   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

Inst (32)   %91:hvxvr = V6_vaddbnq %89:hvxqr, %90:hvxvr(tied-def 0), %4:hvxvr

	es:        7 ls:        4 me: 7fffffff ms: 80000000
	Can't schedule
Try to schedule with 24

Inst (65)   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

	es: 80000000 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 14 and 37 II: 24
	insert at cycle 14   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

Inst (64)   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

	es: 80000000 ls:        e me: 7fffffff ms: 80000000
Trying to insert node between 14 and -9 II: 24
	insert at cycle 14   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

Inst (63)   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -10 II: 24
	insert at cycle 13   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

Inst (62)   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -10 II: 24
	failed to insert at cycle 13   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
	insert at cycle 12   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

Inst (61)   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -13 II: 24
	insert at cycle 10   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

Inst (56)   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        8 me: 7fffffff ms: 80000000
Trying to insert node between 8 and -15 II: 24
	insert at cycle 8   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

Inst (60)   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -13 II: 24
	insert at cycle 10   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

Inst (55)   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -16 II: 24
	insert at cycle 7   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

Inst (48)   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -14 II: 24
	insert at cycle 9   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

Inst (44)   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        6 me: 7fffffff ms: 80000000
Trying to insert node between 6 and -17 II: 24
	insert at cycle 6   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

Inst (47)   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -14 II: 24
	insert at cycle 9   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

Inst (43)   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        5 me: 7fffffff ms: 80000000
Trying to insert node between 5 and -18 II: 24
	insert at cycle 5   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

Inst (45)   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -16 II: 24
	insert at cycle 7   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

Inst (41)   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

	es: 80000000 ls:        4 me: 7fffffff ms: 80000000
Trying to insert node between 4 and -19 II: 24
	insert at cycle 4   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

Inst (39)   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

	es: 80000000 ls:        3 me: 7fffffff ms: 80000000
Trying to insert node between 3 and -20 II: 24
	insert at cycle 3   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

Inst (37)   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

	es: 80000000 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -22 II: 24
	insert at cycle 1   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

Inst (11)   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

	es: 80000000 ls:        1 me: 7fffffff ms: fffffff7
Trying to insert node between 1 and -9 II: 24
	insert at cycle 1   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

Inst (6)   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

	es: ffffffea ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -22 II: 24
	insert at cycle 1   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

Inst (25)   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 24 II: 24
	failed to insert at cycle 1   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1
	insert at cycle 2   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

Inst (15)   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 24 II: 24
	insert at cycle 1   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

Inst (17)   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

	es:        2 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 2 and 25 II: 24
	insert at cycle 2   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

Inst (27)   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 27 II: 24
	insert at cycle 4   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

Inst (19)   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

	es:        3 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 3 and 26 II: 24
	insert at cycle 3   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

Inst (29)   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

	es:        5 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 5 and 28 II: 24
	insert at cycle 5   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

Inst (20)   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 27 II: 24
	insert at cycle 4   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

Inst (31)   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

	es:        6 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 6 and 29 II: 24
	insert at cycle 6   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

Inst (32)   %91:hvxvr = V6_vaddbnq %89:hvxqr, %90:hvxvr(tied-def 0), %4:hvxvr

	es:        7 ls:        4 me: 7fffffff ms: 80000000
	Can't schedule
Try to schedule with 25

Inst (65)   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

	es: 80000000 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 14 and 38 II: 25
	insert at cycle 14   %47:intregs = V6_vS32b_pi %29:intregs(tied-def 0), 64, %128:hvxvr :: (store 64 into %ir.v39)

Inst (64)   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

	es: 80000000 ls:        e me: 7fffffff ms: 80000000
Trying to insert node between 14 and -10 II: 25
	insert at cycle 14   %128:hvxvr = V6_vsathub %127:hvxvr, %124:hvxvr

Inst (63)   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -11 II: 25
	insert at cycle 13   %127:hvxvr = V6_vmpyhvsrs %119.vsub_hi:hvxwr, %121.vsub_hi:hvxwr

Inst (62)   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

	es: 80000000 ls:        d me: 7fffffff ms: 80000000
Trying to insert node between 13 and -11 II: 25
	failed to insert at cycle 13   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr
	insert at cycle 12   %124:hvxvr = V6_vmpyhvsrs %119.vsub_lo:hvxwr, %121.vsub_lo:hvxwr

Inst (61)   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -14 II: 25
	insert at cycle 10   %121:hvxwr = V6_vlutvwh %115:hvxvr, %1:hvxvr, %120:intregslow8

Inst (56)   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        8 me: 7fffffff ms: 80000000
Trying to insert node between 8 and -16 II: 25
	insert at cycle 8   %115:hvxvr = V6_vaddbnq %113:hvxqr, %114:hvxvr(tied-def 0), %4:hvxvr

Inst (60)   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

	es: 80000000 ls:        a me: 7fffffff ms: 80000000
Trying to insert node between 10 and -14 II: 25
	insert at cycle 10   %119:hvxwr = V6_vmpabus_acc %107:hvxwr(tied-def 0), %136:hvxwr, %82:intregs

Inst (55)   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -17 II: 25
	insert at cycle 7   %114:hvxvr = V6_vaddbnq %112:hvxqr, %103:hvxvr(tied-def 0), %4:hvxvr

Inst (48)   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -15 II: 25
	insert at cycle 9   %107:hvxwr = V6_vmpabus_acc %95:hvxwr(tied-def 0), %135:hvxwr, %82:intregs

Inst (44)   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        6 me: 7fffffff ms: 80000000
Trying to insert node between 6 and -18 II: 25
	insert at cycle 6   %103:hvxvr = V6_vaddbnq %101:hvxqr, %102:hvxvr(tied-def 0), %4:hvxvr

Inst (47)   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

	es: 80000000 ls:        9 me: 7fffffff ms: 80000000
Trying to insert node between 9 and -15 II: 25
	insert at cycle 9   %135:hvxwr = REG_SEQUENCE %104:hvxvr, %subreg.vsub_lo, %105:hvxvr, %subreg.vsub_hi

Inst (43)   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

	es: 80000000 ls:        5 me: 7fffffff ms: 80000000
Trying to insert node between 5 and -19 II: 25
	insert at cycle 5   %102:hvxvr = V6_vaddbnq %100:hvxqr, %91:hvxvr(tied-def 0), %4:hvxvr

Inst (45)   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

	es: 80000000 ls:        7 me: 7fffffff ms: 80000000
Trying to insert node between 7 and -17 II: 25
	insert at cycle 7   %104:hvxvr = V6_vmux %100:hvxqr, %3:hvxvr, %96:hvxvr

Inst (41)   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

	es: 80000000 ls:        4 me: 7fffffff ms: 80000000
Trying to insert node between 4 and -20 II: 25
	insert at cycle 4   %100:hvxqr = V6_vgtub %98:hvxvr, %2:hvxvr

Inst (39)   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

	es: 80000000 ls:        3 me: 7fffffff ms: 80000000
Trying to insert node between 3 and -21 II: 25
	insert at cycle 3   %98:hvxvr = V6_vabsdiffub %96:hvxvr, %37:hvxvr

Inst (37)   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

	es: 80000000 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -23 II: 25
	insert at cycle 1   %96:hvxvr = V6_valignbi %40:hvxvr, %35:hvxvr, 1

Inst (11)   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

	es: 80000000 ls:        1 me: 7fffffff ms: fffffff6
Trying to insert node between 1 and -10 II: 25
	insert at cycle 1   %40:hvxvr, %69:intregs = V6_vL32b_pi %32:intregs(tied-def 1), 64 :: (load 64 from %ir.v42)

Inst (6)   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

	es: ffffffe9 ls:        1 me: 7fffffff ms: 80000000
Trying to insert node between 1 and -23 II: 25
	insert at cycle 1   %35:hvxvr = PHI %10:hvxvr, %bb.5, %40:hvxvr, %bb.6

Inst (25)   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 25 II: 25
	failed to insert at cycle 1   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1
	insert at cycle 2   %84:hvxvr = V6_vlalignbi %35:hvxvr, %34:hvxvr, 1

Inst (15)   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

	es:        1 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 1 and 25 II: 25
	insert at cycle 1   %73:hvxvr = V6_vabsdiffub %35:hvxvr, %37:hvxvr

Inst (17)   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

	es:        2 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 2 and 26 II: 25
	insert at cycle 2   %75:hvxqr = V6_vgtub %73:hvxvr, %2:hvxvr

Inst (27)   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 28 II: 25
	insert at cycle 4   %86:hvxvr = V6_vabsdiffub %84:hvxvr, %37:hvxvr

Inst (19)   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

	es:        3 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 3 and 27 II: 25
	insert at cycle 3   %77:hvxvr = V6_vmux %75:hvxqr, %4:hvxvr, %5:hvxvr

Inst (29)   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

	es:        5 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 5 and 29 II: 25
	insert at cycle 5   %88:hvxqr = V6_vgtub %86:hvxvr, %2:hvxvr

Inst (20)   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

	es:        4 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 4 and 28 II: 25
	insert at cycle 4   %78:hvxvr = V6_vaddbnq %76:hvxqr, %77:hvxvr(tied-def 0), %4:hvxvr

Inst (31)   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

	es:        6 ls: 7fffffff me: 7fffffff ms: 80000000
Trying to insert node between 6 and 30 II: 25
	insert at cycle 6   %90:hvxvr = V6_vaddbnq %88:hvxqr, %78:hvxvr(tied-def 0), %4:hvxvr

Inst (32)   %91:hvxvr = V6_vaddbnq %89:hvxqr, %90:hvxvr(tied-def 0), %4:hvxvr

	es:        7 ls:        4 me: 7fffffff ms: 80000000
	Can't schedule
Schedule Found? 0 (II=26)
No schedule found, return

!!! Can not pipeline loop.
	.text
	.file	"<stdin>"
	.globl	f0                              // -- Begin function f0
	.p2align	4
	.type	f0,@function
f0:                                     // @f0
// %bb.0:                               // %b0
	{
		r29 = add(r29,#-8)
		r6 = add(r3,#-1)
	}
	{
		p0 = cmp.gt(r6,#1)
		memd(r29+#0) = r17:16
	}                                       // 8-byte Folded Spill
	{
		if (!p0) r29 = add(r29,#8)
		if (!p0) jumpr:nt r31
		if (!p0) r17:16 = memd(r29+#0)
	}                                       // 8-byte Folded Reload
.LBB0_1:                                // %b1
	{
		r8 = vsplatb(r4)
		r7 = ##g0
	}
	{
		r9 = ##16843009
		r13:12 = combine(##33686018,#1)
	}
	{
		v2 = vsplat(r8)
		v0 = vxor(v0,v0)
		v1 = vmem(r7+#0)
	}
	{
		v3 = vsplat(r9)
		v4 = vsplat(r13)
		v1.h = vshuff(v1.h)
		v5 = vmem(r0+#0)
	}
	{
		r6 = asl(r1,#1)
		r4 = add(r1,#64)
		r3 = add(r3,#-2)
	}
	{
		r9 = add(r4,r1)
		p0 = cmp.gt(r2,#64)
		r8 = #-1
		r7 = #0
	}
	{
		p1 = cmp.gt(r2,#0)
		jump .LBB0_2
	}
	.p2align	4
.LBB0_7:                                // %b7
                                        //   in Loop: Header=BB0_2 Depth=1
	{
		p2 = cmp.eq(r12,r3)
		r12 = add(r12,#1)
		r0 = r13
		v5 = v6
	}
	{
		if (p2) jump:nt .LBB0_8
	}
.LBB0_2:                                // %b2
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_6 Depth 2
	{
		r13 = add(r0,r1)
		r14 = add(r0,r6)
		r5 = add(r5,r1)
	}
	{
		v6 = vmem(r13+#0)
	}
	{
		if (!p0) jump:nt .LBB0_4
		v7 = vmem(r14+#0)
	}
// %bb.3:                               //   in Loop: Header=BB0_2 Depth=1
	{
		r15 = add(r0,r4)
		r14 = add(r0,r9)
		r0 = add(r0,#64)
		jump .LBB0_5
	}
	.p2align	4
.LBB0_4:                                // %b4
                                        //   in Loop: Header=BB0_2 Depth=1
	{
		r15 = r13
		if (!p1) jump:nt .LBB0_7
	}
.LBB0_5:                                // %b5
                                        //   in Loop: Header=BB0_2 Depth=1
	{
		r10 = add(r2,#63)
		v15:14 = vcombine(v0,v0)
		v16 = v0
		v8 = v6
	}
	{
		r10 = lsr(r10,#6)
		r28 = r5
	}
	{
		loop0(.LBB0_6,r10)
		r10 = r2
	}
	.p2align	4
.Ltmp0:                                 // Block address taken
.LBB0_6:                                // %b6
                                        //   Parent Loop BB0_2 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	{
		v10.ub = vabsdiff(v5.ub,v8.ub)
		v17.ub = vabsdiff(v7.ub,v8.ub)
		r17:16 = combine(r0,r15)
		v16 = vlalign(v5,v16,#1)
	}
	{
		v18 = valign(v9,v5,#1)
		q0 = vcmp.gt(v10.ub,v2.ub)
		q2 = vcmp.gt(v17.ub,v2.ub)
		v9.cur = vmem(r17++#1)
	}
	{
		v20.ub = vabsdiff(v16.ub,v8.ub)
		r11 = r14
		v15 = vlalign(v7,v15,#1)
		v19 = vmux(q0,v3,v4)
	}
	{
		v20.ub = vabsdiff(v18.ub,v8.ub)
		q1 = vcmp.gt(v20.ub,v2.ub)
		if (!q2) v19.b += v3.b
		v10 = vmem(r11++#1)
	}
	{
		v21 = valign(v10,v7,#1)
		v22 = vmux(q1,v0,v16)
		if (!q1) v19.b += v3.b
		q1 = vcmp.gt(v20.ub,v2.ub)
	}
	{
		v20.ub = vabsdiff(v15.ub,v8.ub)
		v14 = vlalign(v8,v14,#1)
		v24 = vmux(q0,v0,v5)
		v11 = vmem(r16++#1)
	}
	{
		v16.ub = vabsdiff(v21.ub,v8.ub)
		v17 = valign(v11,v8,#1)
		q3 = vcmp.gt(v20.ub,v2.ub)
		v25 = vmux(q2,v0,v7)
	}
	{
		v16.ub = vabsdiff(v14.ub,v8.ub)
		if (!q3) v19.b += v3.b
		q0 = vcmp.gt(v16.ub,v2.ub)
		v23 = vmux(q3,v0,v15)
	}
	{
		v13:12.h = vsub(v0.ub,v8.ub)
		p2 = cmp.gt(r10,#128)
		if (!q1) v19.b += v3.b
		q2 = vcmp.gt(v16.ub,v2.ub)
	}
	{
		v15.ub = vabsdiff(v17.ub,v8.ub)
		if (!q0) v19.b += v3.b
		v20 = vmux(q1,v0,v18)
		v21 = vmux(q0,v0,v21)
	}
	{
		v13:12.h += vmpa(v25:24.ub,r8.b)
		if (p2) r0 = add(r17,#0)
		q3 = vcmp.gt(v15.ub,v2.ub)
		if (!q2) v19.b += v3.b
	}
	{
		v13:12.h += vmpa(v23:22.ub,r8.b)
		if (p2) r15 = add(r16,#0)
		v14 = vmux(q2,v0,v14)
		v15 = vmux(q3,v0,v17)
	}
	{
		v13:12.h += vmpa(v21:20.ub,r8.b)
		if (p2) r14 = add(r11,#0)
		if (!q3) v19.b += v3.b
		v16 = v5
	}
	{
		v13:12.h += vmpa(v15:14.ub,r8.b)
		r10 = add(r10,#-64)
		v5 = v9
	}
	{
		v15:14.h = vlut16(v19.b,v1.h,r7)
	}
	{
		v12.h = vmpy(v12.h,v14.h):<<1:rnd:sat
	}
	{
		v13.h = vmpy(v13.h,v15.h):<<1:rnd:sat
		v15:14 = vcombine(v7,v8)
	}
	{
		v12.ub = vsat(v13.h,v12.h)
		v8 = v11
		v7 = v10
		vmem(r28++#1) = v12.new
	} :endloop0
	{
		jump .LBB0_7
	}
.LBB0_8:                                // %b8
	{
		r29 = add(r29,#8)
		r17:16 = memd(r29+#0)
		jumpr r31
	}                                       // 8-byte Folded Reload
.Lfunc_end0:
	.size	f0, .Lfunc_end0-f0
                                        // -- End function
	.section	".note.GNU-stack","",@progbits
