Loading plugins phase: Elapsed time ==> 0s.280ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p F:\Firmware Psoc\LCD2\LCD.cydsn\LCD.cyprj -d CY8C5888AXI-LP096 -s F:\Firmware Psoc\LCD2\LCD.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 8s.930ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.390ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  LCD.v
Program  :   C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Firmware Psoc\LCD2\LCD.cydsn\LCD.cyprj -dcpsoc3 LCD.v -verilog
======================================================================

======================================================================
Compiling:  LCD.v
Program  :   C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Firmware Psoc\LCD2\LCD.cydsn\LCD.cyprj -dcpsoc3 LCD.v -verilog
======================================================================

======================================================================
Compiling:  LCD.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Firmware Psoc\LCD2\LCD.cydsn\LCD.cyprj -dcpsoc3 -verilog LCD.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jul 17 12:13:49 2020


======================================================================
Compiling:  LCD.v
Program  :   vpp
Options  :    -yv2 -q10 LCD.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jul 17 12:13:49 2020

Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'LCD.ctl'.
C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  LCD.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Firmware Psoc\LCD2\LCD.cydsn\LCD.cyprj -dcpsoc3 -verilog LCD.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jul 17 12:13:52 2020

Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'F:\Firmware Psoc\LCD2\LCD.cydsn\codegentemp\LCD.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'F:\Firmware Psoc\LCD2\LCD.cydsn\codegentemp\LCD.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  LCD.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Firmware Psoc\LCD2\LCD.cydsn\LCD.cyprj -dcpsoc3 -verilog LCD.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jul 17 12:13:56 2020

Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'F:\Firmware Psoc\LCD2\LCD.cydsn\codegentemp\LCD.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'F:\Firmware Psoc\LCD2\LCD.cydsn\codegentemp\LCD.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_682
	\UART_2:BUART:reset_sr\
	Net_654
	\UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_649
	\UART_2:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_2:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_2:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_2:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_2:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_2:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_2:BUART:sRX:MODULE_7:lt\
	\UART_2:BUART:sRX:MODULE_7:eq\
	\UART_2:BUART:sRX:MODULE_7:gt\
	\UART_2:BUART:sRX:MODULE_7:gte\
	\UART_2:BUART:sRX:MODULE_7:lte\
	\UART_1:BUART:reset_sr\
	Net_668
	\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\
	Net_663
	\UART_1:BUART:sRX:MODULE_11:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_12:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_12:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_12:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_12:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_12:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_12:lt\
	\UART_1:BUART:sRX:MODULE_12:eq\
	\UART_1:BUART:sRX:MODULE_12:gt\
	\UART_1:BUART:sRX:MODULE_12:gte\
	\UART_1:BUART:sRX:MODULE_12:lte\
	\ADC:Net_268\
	\ADC:Net_270\
	\I2C:bI2C_UDB:ctrl_hw_addr_en\
	\I2C:bI2C_UDB:scl_went_high\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2C:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2C:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2C:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_912
	\I2C:Net_973\
	Net_913
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_918
	\I2C:Net_975\
	Net_916
	Net_917
	\Timer2:Net_260\
	Net_906
	\Timer2:Net_53\
	\Timer2:TimerUDB:ctrl_ten\
	\Timer2:TimerUDB:ctrl_cmode_0\
	\Timer2:TimerUDB:ctrl_tmode_1\
	\Timer2:TimerUDB:ctrl_tmode_0\
	\Timer2:TimerUDB:ctrl_ic_1\
	\Timer2:TimerUDB:ctrl_ic_0\
	Net_905
	\Timer2:TimerUDB:zeros_3\
	\Timer2:Net_102\
	\Timer2:Net_266\
	\UART_3:BUART:HalfDuplexSend\
	\UART_3:BUART:FinalAddrMode_2\
	\UART_3:BUART:FinalAddrMode_1\
	\UART_3:BUART:FinalAddrMode_0\
	\UART_3:BUART:reset_sr\
	Net_936
	Net_937


Deleted 122 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Tpos_net_0
Aliasing tmpOE__LCD1_net_0 to tmpOE__Tpos_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__Tpos_net_0
Aliasing \Timer:Net_260\ to zero
Aliasing Net_12 to zero
Aliasing \Timer:Net_102\ to tmpOE__Tpos_net_0
Aliasing tmpOE__SW_net_0 to tmpOE__Tpos_net_0
Aliasing tmpOE__Tneg_net_0 to tmpOE__Tpos_net_0
Aliasing \UART_2:BUART:tx_hd_send_break\ to zero
Aliasing \UART_2:BUART:HalfDuplexSend\ to zero
Aliasing \UART_2:BUART:FinalParityType_1\ to zero
Aliasing \UART_2:BUART:FinalParityType_0\ to zero
Aliasing \UART_2:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_2:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_2:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_2:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_2:BUART:tx_status_6\ to zero
Aliasing \UART_2:BUART:tx_status_5\ to zero
Aliasing \UART_2:BUART:tx_status_4\ to zero
Aliasing \UART_2:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tpos_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to tmpOE__Tpos_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to tmpOE__Tpos_net_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_2:BUART:rx_status_1\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__Tpos_net_0
Aliasing \UART_2:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__Tpos_net_0
Aliasing \UART_2:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tpos_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Tpos_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Tpos_net_0
Aliasing tmpOE__SSR_net_0 to tmpOE__Tpos_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tpos_net_0
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to tmpOE__Tpos_net_0
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ to tmpOE__Tpos_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_11:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_11:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_11:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_11:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_11:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_11:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_11:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_11:g2:a0:newb_2\ to tmpOE__Tpos_net_0
Aliasing \UART_1:BUART:sRX:MODULE_11:g2:a0:newb_1\ to tmpOE__Tpos_net_0
Aliasing \UART_1:BUART:sRX:MODULE_11:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tpos_net_0
Aliasing tmpOE__Rx_2_net_0 to tmpOE__Tpos_net_0
Aliasing tmpOE__Tx_2_net_0 to tmpOE__Tpos_net_0
Aliasing tmpOE__DOOR_net_0 to tmpOE__Tpos_net_0
Aliasing tmpOE__LCD2_net_0 to tmpOE__Tpos_net_0
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing \ADC:soc\ to tmpOE__Tpos_net_0
Aliasing \ADC_SAR:vp_ctl_0\ to zero
Aliasing \ADC_SAR:vp_ctl_2\ to zero
Aliasing \ADC_SAR:vn_ctl_1\ to zero
Aliasing \ADC_SAR:vn_ctl_3\ to zero
Aliasing \ADC_SAR:vp_ctl_1\ to zero
Aliasing \ADC_SAR:vp_ctl_3\ to zero
Aliasing \ADC_SAR:vn_ctl_0\ to zero
Aliasing \ADC_SAR:vn_ctl_2\ to zero
Aliasing \ADC_SAR:soc\ to zero
Aliasing \ADC_SAR:Net_383\ to zero
Aliasing tmpOE__LM35_net_0 to tmpOE__Tpos_net_0
Aliasing tmpOE__VENT1_net_0 to tmpOE__Tpos_net_0
Aliasing \I2C:bI2C_UDB:status_6\ to zero
Aliasing \I2C:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2C:sda_x_wire\
Aliasing \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tpos_net_0
Aliasing \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tpos_net_0
Aliasing Net_911 to zero
Aliasing \I2C:scl_x_wire\ to \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2C:Net_969\ to tmpOE__Tpos_net_0
Aliasing \I2C:Net_968\ to tmpOE__Tpos_net_0
Aliasing tmpOE__SDA_net_0 to tmpOE__Tpos_net_0
Aliasing tmpOE__SCL_net_0 to tmpOE__Tpos_net_0
Aliasing \Timer2:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer2:TimerUDB:trigger_enable\ to tmpOE__Tpos_net_0
Aliasing \Timer2:TimerUDB:status_6\ to zero
Aliasing \Timer2:TimerUDB:status_5\ to zero
Aliasing \Timer2:TimerUDB:status_4\ to zero
Aliasing \Timer2:TimerUDB:status_0\ to \Timer2:TimerUDB:tc_i\
Aliasing Net_900 to zero
Aliasing \UART_3:BUART:tx_hd_send_break\ to zero
Aliasing \UART_3:BUART:FinalParityType_1\ to zero
Aliasing \UART_3:BUART:FinalParityType_0\ to zero
Aliasing \UART_3:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_3:BUART:tx_status_6\ to zero
Aliasing \UART_3:BUART:tx_status_5\ to zero
Aliasing \UART_3:BUART:tx_status_4\ to zero
Aliasing tmpOE__Tx_3_net_0 to tmpOE__Tpos_net_0
Aliasing \UART_2:BUART:reset_reg\\D\ to zero
Aliasing \UART_2:BUART:rx_break_status\\D\ to zero
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \I2C:bI2C_UDB:scl_in_reg\\D\ to \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2C:bI2C_UDB:sda_in_last_reg\\D\ to \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \Timer2:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer2:TimerUDB:hwEnable_reg\\D\ to \Timer2:TimerUDB:run_mode\
Aliasing \Timer2:TimerUDB:capture_out_reg_i\\D\ to \Timer2:TimerUDB:capt_fifo_load_int\
Aliasing \UART_3:BUART:reset_reg\\D\ to zero
Removing Lhs of wire one[10] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire tmpOE__LCD1_net_0[13] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire tmpOE__LED_net_0[19] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \Timer:Net_260\[26] = zero[5]
Removing Lhs of wire \Timer:Net_266\[27] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire Net_12[28] = zero[5]
Removing Rhs of wire Net_8[33] = \Timer:Net_51\[29]
Removing Lhs of wire \Timer:Net_102\[34] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire tmpOE__SW_net_0[38] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire tmpOE__Tneg_net_0[44] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_2:Net_61\[52] = \UART_2:Net_9\[51]
Removing Lhs of wire \UART_2:BUART:tx_hd_send_break\[56] = zero[5]
Removing Lhs of wire \UART_2:BUART:HalfDuplexSend\[57] = zero[5]
Removing Lhs of wire \UART_2:BUART:FinalParityType_1\[58] = zero[5]
Removing Lhs of wire \UART_2:BUART:FinalParityType_0\[59] = zero[5]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_2\[60] = zero[5]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_1\[61] = zero[5]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_0\[62] = zero[5]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark\[63] = zero[5]
Removing Rhs of wire Net_655[70] = \UART_2:BUART:rx_interrupt_out\[71]
Removing Rhs of wire \UART_2:BUART:tx_bitclk_enable_pre\[75] = \UART_2:BUART:tx_bitclk_dp\[111]
Removing Lhs of wire \UART_2:BUART:tx_counter_tc\[121] = \UART_2:BUART:tx_counter_dp\[112]
Removing Lhs of wire \UART_2:BUART:tx_status_6\[122] = zero[5]
Removing Lhs of wire \UART_2:BUART:tx_status_5\[123] = zero[5]
Removing Lhs of wire \UART_2:BUART:tx_status_4\[124] = zero[5]
Removing Lhs of wire \UART_2:BUART:tx_status_1\[126] = \UART_2:BUART:tx_fifo_empty\[89]
Removing Lhs of wire \UART_2:BUART:tx_status_3\[128] = \UART_2:BUART:tx_fifo_notfull\[88]
Removing Lhs of wire \UART_2:BUART:rx_count7_bit8_wire\[188] = zero[5]
Removing Rhs of wire add_vv_vv_MODGEN_3_1[196] = \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[207]
Removing Rhs of wire add_vv_vv_MODGEN_3_0[198] = \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[208]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[199] = \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[224]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[200] = \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[238]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[201] = MODIN1_1[202]
Removing Rhs of wire MODIN1_1[202] = \UART_2:BUART:pollcount_1\[194]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[203] = MODIN1_0[204]
Removing Rhs of wire MODIN1_0[204] = \UART_2:BUART:pollcount_0\[197]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[210] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[211] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[212] = MODIN1_1[202]
Removing Lhs of wire MODIN2_1[213] = MODIN1_1[202]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[214] = MODIN1_0[204]
Removing Lhs of wire MODIN2_0[215] = MODIN1_0[204]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[216] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[217] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[218] = MODIN1_1[202]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[219] = MODIN1_0[204]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[220] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[221] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[226] = MODIN1_1[202]
Removing Lhs of wire MODIN3_1[227] = MODIN1_1[202]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[228] = MODIN1_0[204]
Removing Lhs of wire MODIN3_0[229] = MODIN1_0[204]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[230] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[231] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[232] = MODIN1_1[202]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[233] = MODIN1_0[204]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[234] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[235] = zero[5]
Removing Lhs of wire \UART_2:BUART:rx_status_1\[242] = zero[5]
Removing Rhs of wire \UART_2:BUART:rx_status_2\[243] = \UART_2:BUART:rx_parity_error_status\[244]
Removing Rhs of wire \UART_2:BUART:rx_status_3\[245] = \UART_2:BUART:rx_stop_bit_error\[246]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[256] = \UART_2:BUART:sRX:MODULE_6:g2:a0:lta_0\[305]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[260] = \UART_2:BUART:sRX:MODULE_7:g1:a0:xneq\[327]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:newa_6\[261] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:newa_5\[262] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:newa_4\[263] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:newa_3\[264] = MODIN4_6[265]
Removing Rhs of wire MODIN4_6[265] = \UART_2:BUART:rx_count_6\[183]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:newa_2\[266] = MODIN4_5[267]
Removing Rhs of wire MODIN4_5[267] = \UART_2:BUART:rx_count_5\[184]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:newa_1\[268] = MODIN4_4[269]
Removing Rhs of wire MODIN4_4[269] = \UART_2:BUART:rx_count_4\[185]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:newa_0\[270] = MODIN4_3[271]
Removing Rhs of wire MODIN4_3[271] = \UART_2:BUART:rx_count_3\[186]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:newb_6\[272] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:newb_5\[273] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:newb_4\[274] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:newb_3\[275] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:newb_2\[276] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:newb_1\[277] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:newb_0\[278] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:dataa_6\[279] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:dataa_5\[280] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:dataa_4\[281] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:dataa_3\[282] = MODIN4_6[265]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:dataa_2\[283] = MODIN4_5[267]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:dataa_1\[284] = MODIN4_4[269]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:dataa_0\[285] = MODIN4_3[271]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:datab_6\[286] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:datab_5\[287] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:datab_4\[288] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:datab_3\[289] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:datab_2\[290] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:datab_1\[291] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_6:g2:a0:datab_0\[292] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g1:a0:newa_0\[307] = \UART_2:BUART:rx_postpoll\[142]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g1:a0:newb_0\[308] = \UART_2:BUART:rx_parity_bit\[259]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g1:a0:dataa_0\[309] = \UART_2:BUART:rx_postpoll\[142]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g1:a0:datab_0\[310] = \UART_2:BUART:rx_parity_bit\[259]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[311] = \UART_2:BUART:rx_postpoll\[142]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[312] = \UART_2:BUART:rx_parity_bit\[259]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[314] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[315] = \UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[313]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[316] = \UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[313]
Removing Lhs of wire tmpOE__Rx_1_net_0[338] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[343] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire tmpOE__SSR_net_0[350] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_1:Net_61\[357] = \UART_1:Net_9\[356]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[361] = zero[5]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[362] = zero[5]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[363] = zero[5]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[364] = zero[5]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[365] = zero[5]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[366] = zero[5]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[367] = zero[5]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[368] = zero[5]
Removing Rhs of wire Net_669[375] = \UART_1:BUART:rx_interrupt_out\[376]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[380] = \UART_1:BUART:tx_bitclk_dp\[416]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[426] = \UART_1:BUART:tx_counter_dp\[417]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[427] = zero[5]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[428] = zero[5]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[429] = zero[5]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[431] = \UART_1:BUART:tx_fifo_empty\[394]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[433] = \UART_1:BUART:tx_fifo_notfull\[393]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[493] = zero[5]
Removing Rhs of wire add_vv_vv_MODGEN_8_1[501] = \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\[512]
Removing Rhs of wire add_vv_vv_MODGEN_8_0[503] = \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\[513]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[504] = \UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[529]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[505] = \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\[543]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\[506] = MODIN5_1[507]
Removing Rhs of wire MODIN5_1[507] = \UART_1:BUART:pollcount_1\[499]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\[508] = MODIN5_0[509]
Removing Rhs of wire MODIN5_0[509] = \UART_1:BUART:pollcount_0\[502]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[515] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[516] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[517] = MODIN5_1[507]
Removing Lhs of wire MODIN6_1[518] = MODIN5_1[507]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[519] = MODIN5_0[509]
Removing Lhs of wire MODIN6_0[520] = MODIN5_0[509]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[521] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[522] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[523] = MODIN5_1[507]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[524] = MODIN5_0[509]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[525] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[526] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\[531] = MODIN5_1[507]
Removing Lhs of wire MODIN7_1[532] = MODIN5_1[507]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\[533] = MODIN5_0[509]
Removing Lhs of wire MODIN7_0[534] = MODIN5_0[509]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\[535] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\[536] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\[537] = MODIN5_1[507]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\[538] = MODIN5_0[509]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\[539] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\[540] = zero[5]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[547] = zero[5]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[548] = \UART_1:BUART:rx_parity_error_status\[549]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[550] = \UART_1:BUART:rx_stop_bit_error\[551]
Removing Lhs of wire cmp_vv_vv_MODGEN_11[561] = \UART_1:BUART:sRX:MODULE_11:g2:a0:lta_0\[610]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[565] = \UART_1:BUART:sRX:MODULE_12:g1:a0:xneq\[632]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:newa_6\[566] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:newa_5\[567] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:newa_4\[568] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:newa_3\[569] = MODIN8_6[570]
Removing Rhs of wire MODIN8_6[570] = \UART_1:BUART:rx_count_6\[488]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:newa_2\[571] = MODIN8_5[572]
Removing Rhs of wire MODIN8_5[572] = \UART_1:BUART:rx_count_5\[489]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:newa_1\[573] = MODIN8_4[574]
Removing Rhs of wire MODIN8_4[574] = \UART_1:BUART:rx_count_4\[490]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:newa_0\[575] = MODIN8_3[576]
Removing Rhs of wire MODIN8_3[576] = \UART_1:BUART:rx_count_3\[491]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:newb_6\[577] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:newb_5\[578] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:newb_4\[579] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:newb_3\[580] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:newb_2\[581] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:newb_1\[582] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:newb_0\[583] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:dataa_6\[584] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:dataa_5\[585] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:dataa_4\[586] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:dataa_3\[587] = MODIN8_6[570]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:dataa_2\[588] = MODIN8_5[572]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:dataa_1\[589] = MODIN8_4[574]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:dataa_0\[590] = MODIN8_3[576]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:datab_6\[591] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:datab_5\[592] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:datab_4\[593] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:datab_3\[594] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:datab_2\[595] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:datab_1\[596] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_11:g2:a0:datab_0\[597] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_12:g1:a0:newa_0\[612] = \UART_1:BUART:rx_postpoll\[447]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_12:g1:a0:newb_0\[613] = \UART_1:BUART:rx_parity_bit\[564]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_12:g1:a0:dataa_0\[614] = \UART_1:BUART:rx_postpoll\[447]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_12:g1:a0:datab_0\[615] = \UART_1:BUART:rx_parity_bit\[564]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\[616] = \UART_1:BUART:rx_postpoll\[447]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\[617] = \UART_1:BUART:rx_parity_bit\[564]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\[619] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\[620] = \UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[618]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\[621] = \UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[618]
Removing Lhs of wire tmpOE__Rx_2_net_0[643] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire tmpOE__Tx_2_net_0[648] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire tmpOE__DOOR_net_0[655] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire tmpOE__LCD2_net_0[661] = tmpOE__Tpos_net_0[4]
Removing Rhs of wire \ADC:Net_488\[674] = \ADC:Net_250\[709]
Removing Lhs of wire \ADC:Net_481\[676] = zero[5]
Removing Lhs of wire \ADC:Net_482\[677] = zero[5]
Removing Lhs of wire \ADC:Net_252\[711] = zero[5]
Removing Lhs of wire \ADC:soc\[713] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \ADC_SAR:vp_ctl_0\[727] = zero[5]
Removing Lhs of wire \ADC_SAR:vp_ctl_2\[728] = zero[5]
Removing Lhs of wire \ADC_SAR:vn_ctl_1\[729] = zero[5]
Removing Lhs of wire \ADC_SAR:vn_ctl_3\[730] = zero[5]
Removing Lhs of wire \ADC_SAR:vp_ctl_1\[731] = zero[5]
Removing Lhs of wire \ADC_SAR:vp_ctl_3\[732] = zero[5]
Removing Lhs of wire \ADC_SAR:vn_ctl_0\[733] = zero[5]
Removing Lhs of wire \ADC_SAR:vn_ctl_2\[734] = zero[5]
Removing Rhs of wire \ADC_SAR:Net_188\[738] = \ADC_SAR:Net_221\[739]
Removing Lhs of wire \ADC_SAR:soc\[745] = zero[5]
Removing Lhs of wire \ADC_SAR:Net_383\[771] = zero[5]
Removing Lhs of wire tmpOE__LM35_net_0[773] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire tmpOE__VENT1_net_0[779] = tmpOE__Tpos_net_0[4]
Removing Rhs of wire \I2C:sda_x_wire\[784] = \I2C:Net_643_4\[785]
Removing Rhs of wire \I2C:sda_x_wire\[784] = \I2C:bI2C_UDB:m_sda_out_reg\[997]
Removing Rhs of wire \I2C:Net_697\[787] = \I2C:Net_643_5\[788]
Removing Rhs of wire \I2C:Net_697\[787] = \I2C:bI2C_UDB:sts_irq\[811]
Removing Lhs of wire \I2C:udb_clk\[792] = \I2C:Net_970\[790]
Removing Lhs of wire \I2C:bI2C_UDB:status_6\[804] = zero[5]
Removing Rhs of wire \I2C:bI2C_UDB:status_5\[805] = \I2C:bI2C_UDB:stop_detect\[893]
Removing Rhs of wire \I2C:bI2C_UDB:status_3\[807] = \I2C:bI2C_UDB:m_address_reg\[899]
Removing Rhs of wire \I2C:bI2C_UDB:status_2\[808] = \I2C:bI2C_UDB:master_mode_reg\[900]
Removing Rhs of wire \I2C:bI2C_UDB:status_1\[809] = \I2C:bI2C_UDB:m_lrb_reg\[901]
Removing Rhs of wire \I2C:bI2C_UDB:status_0\[810] = \I2C:bI2C_UDB:m_byte_complete_reg\[902]
Removing Lhs of wire \I2C:bI2C_UDB:cs_addr_shifter_2\[813] = zero[5]
Removing Rhs of wire \I2C:bI2C_UDB:cs_addr_shifter_1\[814] = \I2C:bI2C_UDB:m_load_dummy\[922]
Removing Rhs of wire \I2C:bI2C_UDB:cs_addr_shifter_0\[815] = \I2C:bI2C_UDB:m_shift_en\[935]
Removing Lhs of wire \I2C:bI2C_UDB:cs_addr_clkgen_2\[850] = zero[5]
Removing Rhs of wire \I2C:bI2C_UDB:cs_addr_clkgen_0\[852] = \I2C:bI2C_UDB:clkgen_en\[934]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_start_gen\[885] = \I2C:bI2C_UDB:control_7\[795]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_stop_gen\[886] = \I2C:bI2C_UDB:control_6\[796]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_restart_gen\[887] = \I2C:bI2C_UDB:control_5\[797]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_nack\[888] = \I2C:bI2C_UDB:control_4\[798]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_transmit\[890] = \I2C:bI2C_UDB:control_2\[800]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_master_en\[891] = \I2C:bI2C_UDB:control_1\[801]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_slave_en\[892] = \I2C:bI2C_UDB:control_0\[802]
Removing Rhs of wire \I2C:Net_1109_0\[904] = \I2C:scl_yfb\[1009]
Removing Rhs of wire \I2C:Net_1109_1\[907] = \I2C:sda_yfb\[1010]
Removing Rhs of wire \I2C:bI2C_UDB:m_reset\[915] = \I2C:bI2C_UDB:master_rst_reg\[1000]
Removing Lhs of wire \I2C:bI2C_UDB:bus_busy\[917] = zero[5]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[925] = \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[956]
Removing Lhs of wire \I2C:bI2C_UDB:lost_arb\[927] = zero[5]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[932] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[985]
Removing Rhs of wire \I2C:Net_643_3\[933] = \I2C:bI2C_UDB:m_scl_out_reg\[996]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[936] = \I2C:sda_x_wire\[784]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[937] = \I2C:bI2C_UDB:sda_in_reg\[816]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[938] = \I2C:sda_x_wire\[784]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[939] = \I2C:bI2C_UDB:sda_in_reg\[816]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[940] = \I2C:sda_x_wire\[784]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[941] = \I2C:bI2C_UDB:sda_in_reg\[816]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[943] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[944] = \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[942]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[945] = \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[942]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[966] = \I2C:Net_643_3\[933]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[967] = \I2C:Net_1109_0\[904]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[968] = \I2C:Net_643_3\[933]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[969] = \I2C:Net_1109_0\[904]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[970] = \I2C:Net_643_3\[933]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[971] = \I2C:Net_1109_0\[904]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[973] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[974] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[972]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[975] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[972]
Removing Rhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[985] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[976]
Removing Lhs of wire Net_911[999] = zero[5]
Removing Lhs of wire \I2C:scl_x_wire\[1001] = \I2C:Net_643_3\[933]
Removing Lhs of wire \I2C:Net_969\[1002] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \I2C:Net_968\[1003] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[1012] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[1015] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire tmpOE__SDA_net_0[1023] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire tmpOE__SCL_net_0[1028] = tmpOE__Tpos_net_0[4]
Removing Rhs of wire Net_901[1035] = \Timer2:Net_55\[1036]
Removing Lhs of wire \Timer2:TimerUDB:ctrl_enable\[1052] = \Timer2:TimerUDB:control_7\[1044]
Removing Lhs of wire \Timer2:TimerUDB:ctrl_cmode_1\[1054] = zero[5]
Removing Rhs of wire \Timer2:TimerUDB:timer_enable\[1063] = \Timer2:TimerUDB:runmode_enable\[1075]
Removing Rhs of wire \Timer2:TimerUDB:run_mode\[1064] = \Timer2:TimerUDB:hwEnable\[1065]
Removing Lhs of wire \Timer2:TimerUDB:run_mode\[1064] = \Timer2:TimerUDB:control_7\[1044]
Removing Lhs of wire \Timer2:TimerUDB:trigger_enable\[1067] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \Timer2:TimerUDB:tc_i\[1069] = \Timer2:TimerUDB:status_tc\[1066]
Removing Lhs of wire \Timer2:TimerUDB:capt_fifo_load_int\[1074] = \Timer2:TimerUDB:capt_fifo_load\[1062]
Removing Lhs of wire \Timer2:TimerUDB:status_6\[1077] = zero[5]
Removing Lhs of wire \Timer2:TimerUDB:status_5\[1078] = zero[5]
Removing Lhs of wire \Timer2:TimerUDB:status_4\[1079] = zero[5]
Removing Lhs of wire \Timer2:TimerUDB:status_0\[1080] = \Timer2:TimerUDB:status_tc\[1066]
Removing Lhs of wire \Timer2:TimerUDB:status_1\[1081] = \Timer2:TimerUDB:capt_fifo_load\[1062]
Removing Rhs of wire \Timer2:TimerUDB:status_2\[1082] = \Timer2:TimerUDB:fifo_full\[1083]
Removing Rhs of wire \Timer2:TimerUDB:status_3\[1084] = \Timer2:TimerUDB:fifo_nempty\[1085]
Removing Lhs of wire Net_900[1087] = zero[5]
Removing Lhs of wire \Timer2:TimerUDB:cs_addr_2\[1088] = zero[5]
Removing Lhs of wire \Timer2:TimerUDB:cs_addr_1\[1089] = \Timer2:TimerUDB:trig_reg\[1076]
Removing Lhs of wire \Timer2:TimerUDB:cs_addr_0\[1090] = \Timer2:TimerUDB:per_zero\[1068]
Removing Lhs of wire \UART_3:Net_61\[1223] = \UART_3:Net_9\[1222]
Removing Lhs of wire \UART_3:BUART:tx_hd_send_break\[1227] = zero[5]
Removing Lhs of wire \UART_3:BUART:FinalParityType_1\[1229] = zero[5]
Removing Lhs of wire \UART_3:BUART:FinalParityType_0\[1230] = zero[5]
Removing Lhs of wire \UART_3:BUART:tx_ctrl_mark\[1234] = zero[5]
Removing Rhs of wire \UART_3:BUART:tx_bitclk_enable_pre\[1245] = \UART_3:BUART:tx_bitclk_dp\[1281]
Removing Lhs of wire \UART_3:BUART:tx_counter_tc\[1291] = \UART_3:BUART:tx_counter_dp\[1282]
Removing Lhs of wire \UART_3:BUART:tx_status_6\[1292] = zero[5]
Removing Lhs of wire \UART_3:BUART:tx_status_5\[1293] = zero[5]
Removing Lhs of wire \UART_3:BUART:tx_status_4\[1294] = zero[5]
Removing Lhs of wire \UART_3:BUART:tx_status_1\[1296] = \UART_3:BUART:tx_fifo_empty\[1259]
Removing Lhs of wire \UART_3:BUART:tx_status_3\[1298] = \UART_3:BUART:tx_fifo_notfull\[1258]
Removing Lhs of wire tmpOE__Tx_3_net_0[1306] = tmpOE__Tpos_net_0[4]
Removing Lhs of wire \UART_2:BUART:reset_reg\\D\[1311] = zero[5]
Removing Lhs of wire \UART_2:BUART:rx_bitclk\\D\[1326] = \UART_2:BUART:rx_bitclk_pre\[177]
Removing Lhs of wire \UART_2:BUART:rx_parity_error_pre\\D\[1335] = \UART_2:BUART:rx_parity_error_pre\[254]
Removing Lhs of wire \UART_2:BUART:rx_break_status\\D\[1336] = zero[5]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1340] = zero[5]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1355] = \UART_1:BUART:rx_bitclk_pre\[482]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1364] = \UART_1:BUART:rx_parity_error_pre\[559]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1365] = zero[5]
Removing Lhs of wire \I2C:bI2C_UDB:sda_in_reg\\D\[1369] = \I2C:Net_1109_1\[907]
Removing Lhs of wire \I2C:bI2C_UDB:scl_in_reg\\D\[1379] = \I2C:Net_1109_0\[904]
Removing Lhs of wire \I2C:bI2C_UDB:scl_in_last_reg\\D\[1380] = \I2C:bI2C_UDB:scl_in_reg\[903]
Removing Lhs of wire \I2C:bI2C_UDB:scl_in_last2_reg\\D\[1381] = \I2C:bI2C_UDB:scl_in_last_reg\[905]
Removing Lhs of wire \I2C:bI2C_UDB:sda_in_last_reg\\D\[1382] = \I2C:bI2C_UDB:sda_in_reg\[816]
Removing Lhs of wire \I2C:bI2C_UDB:sda_in_last2_reg\\D\[1383] = \I2C:bI2C_UDB:sda_in_last_reg\[908]
Removing Lhs of wire \I2C:bI2C_UDB:clk_eq_reg\\D\[1390] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[985]
Removing Lhs of wire \Timer2:TimerUDB:capture_last\\D\[1395] = zero[5]
Removing Lhs of wire \Timer2:TimerUDB:tc_reg_i\\D\[1396] = \Timer2:TimerUDB:status_tc\[1066]
Removing Lhs of wire \Timer2:TimerUDB:hwEnable_reg\\D\[1397] = \Timer2:TimerUDB:control_7\[1044]
Removing Lhs of wire \Timer2:TimerUDB:capture_out_reg_i\\D\[1398] = \Timer2:TimerUDB:capt_fifo_load\[1062]
Removing Lhs of wire \UART_3:BUART:reset_reg\\D\[1399] = zero[5]

------------------------------------------------------
Aliased 0 equations, 334 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Tpos_net_0' (cost = 0):
tmpOE__Tpos_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:rx_addressmatch\' (cost = 0):
\UART_2:BUART:rx_addressmatch\ <= (\UART_2:BUART:rx_addressmatch2\
	OR \UART_2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre\' (cost = 1):
\UART_2:BUART:rx_bitclk_pre\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_2:BUART:rx_bitclk_pre16x\ <= ((not \UART_2:BUART:rx_count_2\ and \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit1\' (cost = 1):
\UART_2:BUART:rx_poll_bit1\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit2\' (cost = 1):
\UART_2:BUART:rx_poll_bit2\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:pollingrange\' (cost = 4):
\UART_2:BUART:pollingrange\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_0' (cost = 0):
add_vv_vv_MODGEN_3_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_2:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_2:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_2:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_2:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_0' (cost = 0):
add_vv_vv_MODGEN_8_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_11:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_11:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_11:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_11:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_11:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_11:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_11:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_11:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_11:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_11:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_11:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_11:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_11:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_11:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_11:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_11:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_11:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_11:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_11:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_11:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_11:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_11:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_11:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_11:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_11:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_11:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C:bI2C_UDB:sda_went_high\ <= ((not \I2C:bI2C_UDB:sda_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:txdata\' (cost = 54):
\I2C:bI2C_UDB:txdata\ <= ((not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:rxdata\' (cost = 2):
\I2C:bI2C_UDB:rxdata\ <= ((not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C:bI2C_UDB:sda_went_low\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C:bI2C_UDB:scl_went_low\ <= ((not \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:start_detect\' (cost = 2):
\I2C:bI2C_UDB:start_detect\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:stalled\' (cost = 16):
\I2C:bI2C_UDB:stalled\ <= ((not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:sda_in_reg\)
	OR (\I2C:sda_x_wire\ and \I2C:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:sda_in_reg\)
	OR (\I2C:sda_x_wire\ and \I2C:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C:Net_1109_0\ and not \I2C:Net_643_3\)
	OR (\I2C:Net_1109_0\ and \I2C:Net_643_3\));

Note:  Expanding virtual equation for '\Timer2:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer2:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer2:TimerUDB:timer_enable\' (cost = 0):
\Timer2:TimerUDB:timer_enable\ <= (\Timer2:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_2:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_1' (cost = 2):
add_vv_vv_MODGEN_3_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_1' (cost = 2):
add_vv_vv_MODGEN_8_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:status_5\' (cost = 10):
\I2C:bI2C_UDB:status_5\ <= ((not \I2C:bI2C_UDB:sda_in_last2_reg\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C:bI2C_UDB:cnt_reset\ <= ((not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2C:bI2C_UDB:sda_in_reg\ and \I2C:sda_x_wire\)
	OR (not \I2C:sda_x_wire\ and \I2C:bI2C_UDB:sda_in_reg\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_2:BUART:rx_postpoll\' (cost = 72):
\UART_2:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_653 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_653 and not MODIN1_1 and not \UART_2:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_2:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_2:BUART:rx_parity_bit\)
	OR (Net_653 and MODIN1_0 and \UART_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_2:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not Net_653 and not MODIN1_1 and not \UART_2:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_2:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_2:BUART:rx_parity_bit\)
	OR (Net_653 and MODIN1_0 and \UART_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_667 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_667 and not MODIN5_1 and not \UART_1:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_1:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_1:BUART:rx_parity_bit\)
	OR (Net_667 and MODIN5_0 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ <= ((not Net_667 and not MODIN5_1 and not \UART_1:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_1:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_1:BUART:rx_parity_bit\)
	OR (Net_667 and MODIN5_0 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:contention\' (cost = 8):
\I2C:bI2C_UDB:contention\ <= ((not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 79 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_2:BUART:rx_status_0\ to zero
Aliasing \UART_2:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \Timer2:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART_2:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_2:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \I2C:bI2C_UDB:lost_arb2_reg\\D\ to zero
Removing Rhs of wire \UART_2:BUART:rx_bitclk_enable\[141] = \UART_2:BUART:rx_bitclk\[189]
Removing Lhs of wire \UART_2:BUART:rx_status_0\[240] = zero[5]
Removing Lhs of wire \UART_2:BUART:rx_status_6\[249] = zero[5]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[446] = \UART_1:BUART:rx_bitclk\[494]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[545] = zero[5]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[554] = zero[5]
Removing Lhs of wire \ADC_SAR:Net_188\[738] = \ADC_SAR:Net_385\[736]
Removing Lhs of wire \Timer2:TimerUDB:capt_fifo_load\[1062] = zero[5]
Removing Lhs of wire \Timer2:TimerUDB:trig_reg\[1076] = \Timer2:TimerUDB:control_7\[1044]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark_last\\D\[1318] = \UART_2:BUART:tx_ctrl_mark_last\[132]
Removing Lhs of wire \UART_2:BUART:rx_markspace_status\\D\[1330] = zero[5]
Removing Lhs of wire \UART_2:BUART:rx_parity_error_status\\D\[1331] = zero[5]
Removing Lhs of wire \UART_2:BUART:rx_addr_match_status\\D\[1333] = zero[5]
Removing Lhs of wire \UART_2:BUART:rx_markspace_pre\\D\[1334] = \UART_2:BUART:rx_markspace_pre\[253]
Removing Lhs of wire \UART_2:BUART:rx_parity_bit\\D\[1339] = \UART_2:BUART:rx_parity_bit\[259]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1347] = \UART_1:BUART:tx_ctrl_mark_last\[437]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1359] = zero[5]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1360] = zero[5]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1362] = zero[5]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1363] = \UART_1:BUART:rx_markspace_pre\[558]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1368] = \UART_1:BUART:rx_parity_bit\[564]
Removing Lhs of wire \I2C:bI2C_UDB:lost_arb2_reg\\D\[1386] = zero[5]
Removing Lhs of wire \UART_3:BUART:tx_ctrl_mark_last\\D\[1406] = \UART_3:BUART:tx_ctrl_mark_last\[1302]

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_2:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_2:BUART:rx_parity_bit\ and Net_653 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_2:BUART:rx_parity_bit\)
	OR (not Net_653 and not MODIN1_1 and \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_12:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_667 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_667 and not MODIN5_1 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and MODIN5_1));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=F:\Firmware Psoc\LCD2\LCD.cydsn\LCD.cyprj" -dcpsoc3 LCD.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 9s.210ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Friday, 17 July 2020 12:13:57
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Firmware Psoc\LCD2\LCD.cydsn\LCD.cyprj -d CY8C5888AXI-LP096 LCD.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.070ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \I2C:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \Timer2:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer2:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:reset_reg\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'I2C_IntClock'. Fanout=1, Signal=\I2C:Net_970\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_theACLK'. Fanout=2, Signal=\ADC_SAR:Net_385\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 2: Automatic-assigning  clock 'UART_3_IntClock'. Fanout=1, Signal=\UART_3:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'UART_2_IntClock'. Fanout=1, Signal=\UART_2:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \I2C:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \UART_3:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_3_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_3_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_3:BUART:tx_parity_bit\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_3:BUART:tx_mark\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:tx_mark\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

    Removing \UART_2:BUART:rx_parity_bit\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_2:BUART:rx_address_detected\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_2:BUART:rx_parity_error_pre\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_2:BUART:rx_markspace_pre\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_2:BUART:rx_state_1\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_state_1\ (fanout=8)

    Removing \UART_2:BUART:tx_parity_bit\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_2:BUART:tx_mark\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Tpos(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Tpos(0)__PA ,
            analog_term => Net_871 ,
            pad => Tpos(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD1(0)__PA ,
            pad => LCD1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW(0)__PA ,
            pad => SW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tneg(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Tneg(0)__PA ,
            analog_term => Net_870 ,
            pad => Tneg(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_653 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_648 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SSR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SSR(0)__PA ,
            pad => SSR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_667 ,
            pad => Rx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_2(0)__PA ,
            pin_input => Net_662 ,
            pad => Tx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOOR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DOOR(0)__PA ,
            pad => DOOR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD2(0)__PA ,
            pad => LCD2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LM35(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LM35(0)__PA ,
            analog_term => Net_872 ,
            pad => LM35(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VENT1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VENT1(0)__PA ,
            pad => VENT1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            pin_input => \I2C:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            pin_input => \I2C:Net_643_3\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_3(0)__PA ,
            pin_input => Net_930 ,
            pad => Tx_3(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2C:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              !\I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=Net_648, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_648 (fanout=1)

    MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_653 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_662, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_662 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_667 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
        );
        Output = \I2C:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\ * \I2C:Net_643_3\
        );
        Output = \I2C:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\Timer2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:TimerUDB:control_7\ * \Timer2:TimerUDB:per_zero\
        );
        Output = \Timer2:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_930, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:txn\
        );
        Output = Net_930 (fanout=1)

    MacroCell: Name=\UART_3:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_fifo_notfull\
        );
        Output = \UART_3:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              !\UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_2:BUART:tx_fifo_empty\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !Net_653 * !MODIN1_1
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !Net_653 * \UART_2:BUART:rx_last\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_653 * MODIN1_1
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_653 * !MODIN1_1 * MODIN1_0
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_653 * MODIN1_0
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_653 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !Net_653 * !MODIN1_1
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_653
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_667 * !MODIN5_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_667 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_667 * MODIN5_1
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_667 * !MODIN5_1 * MODIN5_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_667 * MODIN5_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_667 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_667 * !MODIN5_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_667
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_1\
        );
        Output = \I2C:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              \I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:cs_addr_shifter_1\
            + \I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              \I2C:Net_1109_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:Net_1109_1\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C:bI2C_UDB:status_0\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_0\
        );
        Output = \I2C:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:control_7\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:control_5\ * \I2C:bI2C_UDB:control_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last_reg\ * 
              \I2C:bI2C_UDB:sda_in_last2_reg\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\ * \I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:Net_1109_0\ * !\I2C:Net_643_3\
            + \I2C:Net_1109_0\ * \I2C:Net_643_3\
        );
        Output = \I2C:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C:sda_x_wire\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:lost_arb_reg\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\ * \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:control_1\
        );
        Output = \I2C:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_0\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * \I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_1\ * 
              !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\ * 
              !\UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_3:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_3:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              !\UART_3:BUART:tx_fifo_empty\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_fifo_empty\ * !\UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_3:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_3:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_3:BUART:tx_bitclk\ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
            ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_2 => \UART_2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
            route_si => \UART_2:BUART:rx_postpoll\ ,
            f0_load => \UART_2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C:Net_970\ ,
            cs_addr_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C:Net_970\ ,
            cs_addr_1 => \I2C:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer2:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer2:TimerUDB:per_zero\ ,
            chain_out => \Timer2:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer2:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer2:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer2:TimerUDB:per_zero\ ,
            chain_in => \Timer2:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer2:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer2:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer2:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer2:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer2:TimerUDB:per_zero\ ,
            z0_comb => \Timer2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer2:TimerUDB:status_2\ ,
            chain_in => \Timer2:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer2:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\UART_3:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            cs_addr_2 => \UART_3:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_3:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_3:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_3:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_3:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_3:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            cs_addr_0 => \UART_3:BUART:counter_load_not\ ,
            ce0_reg => \UART_3:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_3:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_2:BUART:tx_status_2\ ,
            status_1 => \UART_2:BUART:tx_fifo_empty\ ,
            status_0 => \UART_2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            status_5 => \UART_2:BUART:rx_status_5\ ,
            status_4 => \UART_2:BUART:rx_status_4\ ,
            status_3 => \UART_2:BUART:rx_status_3\ ,
            interrupt => Net_655 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_669 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2C:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C:Net_970\ ,
            status_5 => \I2C:bI2C_UDB:status_5\ ,
            status_4 => \I2C:bI2C_UDB:status_4\ ,
            status_3 => \I2C:bI2C_UDB:status_3\ ,
            status_2 => \I2C:bI2C_UDB:status_2\ ,
            status_1 => \I2C:bI2C_UDB:status_1\ ,
            status_0 => \I2C:bI2C_UDB:status_0\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer2:TimerUDB:status_3\ ,
            status_2 => \Timer2:TimerUDB:status_2\ ,
            status_0 => \Timer2:TimerUDB:status_tc\ ,
            interrupt => Net_901 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_3:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            status_3 => \UART_3:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_3:BUART:tx_status_2\ ,
            status_1 => \UART_3:BUART:tx_fifo_empty\ ,
            status_0 => \UART_3:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2C:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2C:Net_970\ ,
            control_7 => \I2C:bI2C_UDB:control_7\ ,
            control_6 => \I2C:bI2C_UDB:control_6\ ,
            control_5 => \I2C:bI2C_UDB:control_5\ ,
            control_4 => \I2C:bI2C_UDB:control_4\ ,
            control_3 => \I2C:bI2C_UDB:control_3\ ,
            control_2 => \I2C:bI2C_UDB:control_2\ ,
            control_1 => \I2C:bI2C_UDB:control_1\ ,
            control_0 => \I2C:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer2:TimerUDB:control_7\ ,
            control_6 => \Timer2:TimerUDB:control_6\ ,
            control_5 => \Timer2:TimerUDB:control_5\ ,
            control_4 => \Timer2:TimerUDB:control_4\ ,
            control_3 => \Timer2:TimerUDB:control_3\ ,
            control_2 => \Timer2:TimerUDB:control_2\ ,
            control_1 => \Timer2:TimerUDB:control_1\ ,
            control_0 => \Timer2:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            load => \UART_2:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_2:BUART:rx_count_2\ ,
            count_1 => \UART_2:BUART:rx_count_1\ ,
            count_0 => \UART_2:BUART:rx_count_0\ ,
            tc => \UART_2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Reloj
        PORT MAP (
            interrupt => Net_8 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =RX2
        PORT MAP (
            interrupt => Net_655 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =RX1
        PORT MAP (
            interrupt => Net_669 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_840 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR:IRQ\
        PORT MAP (
            interrupt => Net_861 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =leeT
        PORT MAP (
            interrupt => Net_901 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   20 :   52 :   72 : 27.78 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   92 :  100 :  192 : 47.92 %
  Unique P-terms              :  207 :  177 :  384 : 53.91 %
  Total P-terms               :  230 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    7 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.460ms
Tech Mapping phase: Elapsed time ==> 0s.580ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : DOOR(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : LCD1(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : LCD2(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : LED(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : LM35(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Rx_1(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_2(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : SCL(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : SDA(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : SSR(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SW(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Tneg(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Tpos(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_2(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Tx_3(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : VENT1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
SAR[1]@[FFB(SAR,1)] : \ADC_SAR:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_SAR:vRef_1024\
Log: apr.M0058: The analog placement iterative improvement is 61% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : DOOR(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : LCD1(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : LCD2(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : LED(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : LM35(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Rx_1(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_2(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : SCL(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : SDA(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : SSR(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SW(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Tneg(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Tpos(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_2(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Tx_3(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : VENT1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_SAR:vRef_1024\

Analog Placement phase: Elapsed time ==> 0s.630ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_872 {
    sar_0_vplus
    agl6_x_sar_0_vplus
    agl6
    agl6_x_p0_2
    p0_2
  }
  Net: Net_870 {
    dsm_0_vminus
    agl5_x_dsm_0_vminus
    agl5
    agl5_x_p0_5
    p0_5
  }
  Net: Net_871 {
    dsm_0_vplus
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_p0_4
    p0_4
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: \ADC_SAR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR:Net_209\ {
  }
  Net: \ADC_SAR:Net_233\ {
    common_vref_1024
    sar_0_vref_1024
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_872
  agl6_x_sar_0_vplus                               -> Net_872
  agl6                                             -> Net_872
  agl6_x_p0_2                                      -> Net_872
  p0_2                                             -> Net_872
  dsm_0_vminus                                     -> Net_870
  agl5_x_dsm_0_vminus                              -> Net_870
  agl5                                             -> Net_870
  agl5_x_p0_5                                      -> Net_870
  p0_5                                             -> Net_870
  dsm_0_vplus                                      -> Net_871
  agl4_x_dsm_0_vplus                               -> Net_871
  agl4                                             -> Net_871
  agl4_x_p0_4                                      -> Net_871
  p0_4                                             -> Net_871
  sar_0_vrefhi                                     -> \ADC_SAR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR:Net_126\
  sar_0_vminus                                     -> \ADC_SAR:Net_126\
  common_vref_1024                                 -> \ADC_SAR:Net_233\
  sar_0_vref_1024                                  -> \ADC_SAR:Net_233\
  sar_0_vref_x_sar_0_vref_1024                     -> \ADC_SAR:Net_233\
  sar_0_vref                                       -> \ADC_SAR:Net_233\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.380ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   44 :    4 :   48 :  91.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.68
                   Pterms :            5.05
               Macrocells :            2.09
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.280ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      12.86 :       4.18
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_653
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_653 * MODIN1_0
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_653 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_653 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !Net_653 * \UART_2:BUART:rx_last\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_2 => \UART_2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
        route_si => \UART_2:BUART:rx_postpoll\ ,
        f0_load => \UART_2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !Net_653 * !MODIN1_1
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !Net_653 * !MODIN1_1
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        load => \UART_2:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_2:BUART:rx_count_2\ ,
        count_1 => \UART_2:BUART:rx_count_1\ ,
        count_0 => \UART_2:BUART:rx_count_0\ ,
        tc => \UART_2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_653 * MODIN1_1
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_653 * !MODIN1_1 * MODIN1_0
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_2:BUART:tx_fifo_empty\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_2:BUART:tx_status_2\ ,
        status_1 => \UART_2:BUART:tx_fifo_empty\ ,
        status_0 => \UART_2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_662, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_662 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_667 * !MODIN5_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_667 * !MODIN5_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_667 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_3:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_fifo_notfull\
        );
        Output = \UART_3:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
        ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_667
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_667 * MODIN5_1
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_667 * !MODIN5_1 * MODIN5_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_667 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_3:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        status_3 => \UART_3:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_3:BUART:tx_status_2\ ,
        status_1 => \UART_3:BUART:tx_fifo_empty\ ,
        status_0 => \UART_3:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              !\UART_3:BUART:tx_fifo_empty\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_fifo_empty\ * !\UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_3:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_3:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        cs_addr_0 => \UART_3:BUART:counter_load_not\ ,
        ce0_reg => \UART_3:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_3:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              \I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_3:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        cs_addr_2 => \UART_3:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_3:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_3:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_3:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_3:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_3:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_669 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              !\I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_667 * MODIN5_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_667 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              !\UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer2:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer2:TimerUDB:per_zero\ ,
        chain_out => \Timer2:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer2:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\UART_2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        status_5 => \UART_2:BUART:rx_status_5\ ,
        status_4 => \UART_2:BUART:rx_status_4\ ,
        status_3 => \UART_2:BUART:rx_status_3\ ,
        interrupt => Net_655 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_0\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * \I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_648, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_648 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:txn\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_1\ * 
              !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\ * 
              !\UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2C:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C:Net_970\ ,
        cs_addr_1 => \I2C:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2C:sda_x_wire\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C:sda_x_wire\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:lost_arb_reg\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\ * \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_1\
        );
        Output = \I2C:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C:Net_970\ ,
        cs_addr_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last_reg\ * 
              \I2C:bI2C_UDB:sda_in_last2_reg\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\ * \I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer2:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer2:TimerUDB:per_zero\ ,
        chain_in => \Timer2:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer2:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer2:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer2:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\Timer2:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer2:TimerUDB:status_3\ ,
        status_2 => \Timer2:TimerUDB:status_2\ ,
        status_0 => \Timer2:TimerUDB:status_tc\ ,
        interrupt => Net_901 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer2:TimerUDB:control_7\ ,
        control_6 => \Timer2:TimerUDB:control_6\ ,
        control_5 => \Timer2:TimerUDB:control_5\ ,
        control_4 => \Timer2:TimerUDB:control_4\ ,
        control_3 => \Timer2:TimerUDB:control_3\ ,
        control_2 => \Timer2:TimerUDB:control_2\ ,
        control_1 => \Timer2:TimerUDB:control_1\ ,
        control_0 => \Timer2:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:cs_addr_shifter_1\
            + \I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
        );
        Output = \I2C:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              \I2C:Net_1109_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:Net_1109_1\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\ * \I2C:Net_643_3\
        );
        Output = \I2C:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }
}

datapathcell: Name =\Timer2:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer2:TimerUDB:per_zero\ ,
        z0_comb => \Timer2:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer2:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer2:TimerUDB:status_2\ ,
        chain_in => \Timer2:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer2:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:control_1\
        );
        Output = \I2C:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer2:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:TimerUDB:control_7\ * \Timer2:TimerUDB:per_zero\
        );
        Output = \Timer2:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\I2C:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C:Net_970\ ,
        status_5 => \I2C:bI2C_UDB:status_5\ ,
        status_4 => \I2C:bI2C_UDB:status_4\ ,
        status_3 => \I2C:bI2C_UDB:status_3\ ,
        status_2 => \I2C:bI2C_UDB:status_2\ ,
        status_1 => \I2C:bI2C_UDB:status_1\ ,
        status_0 => \I2C:bI2C_UDB:status_0\ ,
        interrupt => \I2C:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2C:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2C:Net_970\ ,
        control_7 => \I2C:bI2C_UDB:control_7\ ,
        control_6 => \I2C:bI2C_UDB:control_6\ ,
        control_5 => \I2C:bI2C_UDB:control_5\ ,
        control_4 => \I2C:bI2C_UDB:control_4\ ,
        control_3 => \I2C:bI2C_UDB:control_3\ ,
        control_2 => \I2C:bI2C_UDB:control_2\ ,
        control_1 => \I2C:bI2C_UDB:control_1\ ,
        control_0 => \I2C:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:Net_1109_0\ * !\I2C:Net_643_3\
            + \I2C:Net_1109_0\ * \I2C:Net_643_3\
        );
        Output = \I2C:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C:Net_643_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_930, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:txn\
        );
        Output = Net_930 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_0\
        );
        Output = \I2C:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C:bI2C_UDB:status_0\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:control_7\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:control_5\ * \I2C:bI2C_UDB:control_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =RX1
        PORT MAP (
            interrupt => Net_669 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =RX2
        PORT MAP (
            interrupt => Net_655 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Reloj
        PORT MAP (
            interrupt => Net_8 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\ADC_SAR:IRQ\
        PORT MAP (
            interrupt => Net_861 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =leeT
        PORT MAP (
            interrupt => Net_901 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_840 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = LM35(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LM35(0)__PA ,
        analog_term => Net_872 ,
        pad => LM35(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Tpos(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Tpos(0)__PA ,
        analog_term => Net_871 ,
        pad => Tpos(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tneg(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Tneg(0)__PA ,
        analog_term => Net_870 ,
        pad => Tneg(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = VENT1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VENT1(0)__PA ,
        pad => VENT1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_653 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_648 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=2]: 
Pin : Name = SW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW(0)__PA ,
        pad => SW(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=5]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        pin_input => \I2C:Net_643_3\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        pin_input => \I2C:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=4]: 
Pin : Name = LCD2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD2(0)__PA ,
        pad => LCD2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LCD1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD1(0)__PA ,
        pad => LCD1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_667 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_2(0)__PA ,
        pin_input => Net_662 ,
        pad => Tx_2(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = DOOR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DOOR(0)__PA ,
        pad => DOOR(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SSR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SSR(0)__PA ,
        pad => SSR(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Tx_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_3(0)__PA ,
        pin_input => Net_930 ,
        pad => Tx_3(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:Net_93\ ,
            dclk_0 => \ADC:Net_93_local\ ,
            dclk_glb_1 => \I2C:Net_970\ ,
            dclk_1 => \I2C:Net_970_local\ ,
            aclk_glb_0 => \ADC_SAR:Net_385\ ,
            aclk_0 => \ADC_SAR:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR:Net_381_local\ ,
            aclk_glb_1 => \ADC:Net_488\ ,
            aclk_1 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_1 => \ADC:Net_488_adig\ ,
            clk_a_dig_1 => \ADC:Net_488_adig_local\ ,
            dclk_glb_2 => \UART_3:Net_9\ ,
            dclk_2 => \UART_3:Net_9_local\ ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ ,
            dclk_glb_4 => \UART_2:Net_9\ ,
            dclk_4 => \UART_2:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_871 ,
            vminus => Net_870 ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_840 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_8 ,
            cmp => \Timer:Net_261\ ,
            irq => \Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\ADC_SAR:vRef_1024\
        PORT MAP (
            vout => \ADC_SAR:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR:ADC_SAR\
        PORT MAP (
            vplus => Net_872 ,
            vminus => \ADC_SAR:Net_126\ ,
            ext_pin => \ADC_SAR:Net_209\ ,
            vrefhi_out => \ADC_SAR:Net_126\ ,
            vref => \ADC_SAR:Net_233\ ,
            clock => \ADC_SAR:Net_385\ ,
            pump_clock => \ADC_SAR:Net_385\ ,
            irq => \ADC_SAR:Net_252\ ,
            next => Net_864 ,
            data_out_udb_11 => \ADC_SAR:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR:Net_207_0\ ,
            eof_udb => Net_861 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+-------------------------------------------
   0 |   2 |     * |      NONE |      HI_Z_ANALOG |  LM35(0) | Analog(Net_872)
     |   4 |     * |      NONE |      HI_Z_ANALOG |  Tpos(0) | Analog(Net_871)
     |   5 |     * |      NONE |      HI_Z_ANALOG |  Tneg(0) | Analog(Net_870)
-----+-----+-------+-----------+------------------+----------+-------------------------------------------
   1 |   4 |     * |      NONE |         CMOS_OUT | VENT1(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  Rx_1(0) | FB(Net_653)
     |   7 |     * |      NONE |         CMOS_OUT |  Tx_1(0) | In(Net_648)
-----+-----+-------+-----------+------------------+----------+-------------------------------------------
   2 |   2 |     * |      NONE |      RES_PULL_UP |    SW(0) | 
-----+-----+-------+-----------+------------------+----------+-------------------------------------------
   4 |   5 |     * |      NONE |    OPEN_DRAIN_LO |   SCL(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_3\)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |   SDA(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
-----+-----+-------+-----------+------------------+----------+-------------------------------------------
   5 |   4 |     * |      NONE |         CMOS_OUT |  LCD2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |  LCD1(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |   LED(0) | 
-----+-----+-------+-----------+------------------+----------+-------------------------------------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |  Rx_2(0) | FB(Net_667)
     |   7 |     * |      NONE |         CMOS_OUT |  Tx_2(0) | In(Net_662)
-----+-----+-------+-----------+------------------+----------+-------------------------------------------
  15 |   0 |     * |      NONE |      RES_PULL_UP |  DOOR(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |   SSR(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |  Tx_3(0) | In(Net_930)
---------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.120ms
Digital Placement phase: Elapsed time ==> 6s.050ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "LCD_r.vh2" --pcf-path "LCD.pco" --des-name "LCD" --dsf-path "LCD.dsf" --sdc-path "LCD.sdc" --lib-path "LCD_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 8s.420ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 2s.740ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.220ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in LCD_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.780ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.570ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 22s.520ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 22s.520ms
API generation phase: Elapsed time ==> 11s.150ms
Dependency generation phase: Elapsed time ==> 0s.150ms
Cleanup phase: Elapsed time ==> 0s.040ms
