{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1484113343282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1484113343291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 13:42:22 2017 " "Processing started: Wed Jan 11 13:42:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1484113343291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484113343291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Segment_Top -c Segment_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Segment_Top -c Segment_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484113343291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1484113344004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1484113344004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_top.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_Top " "Found entity 1: Segment_Top" {  } { { "Segment_Top.v" "" { Text "F:/tutorial2/Lab_segment/Segment_Top.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484113367237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484113367237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_led.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_led " "Found entity 1: Segment_led" {  } { { "Segment_led.v" "" { Text "F:/tutorial2/Lab_segment/Segment_led.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484113367239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484113367239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Segment_Top " "Elaborating entity \"Segment_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1484113367290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_led Segment_led:Segment_led_uut " "Elaborating entity \"Segment_led\" for hierarchy \"Segment_led:Segment_led_uut\"" {  } { { "Segment_Top.v" "Segment_led_uut" { Text "F:/tutorial2/Lab_segment/Segment_Top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484113367295 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 Segment_led.v(26) " "Net \"seg.data_a\" at Segment_led.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "Segment_led.v" "" { Text "F:/tutorial2/Lab_segment/Segment_led.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1484113367297 "|Segment_Top|Segment_led:Segment_led_uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 Segment_led.v(26) " "Net \"seg.waddr_a\" at Segment_led.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "Segment_led.v" "" { Text "F:/tutorial2/Lab_segment/Segment_led.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1484113367298 "|Segment_Top|Segment_led:Segment_led_uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 Segment_led.v(26) " "Net \"seg.we_a\" at Segment_led.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "Segment_led.v" "" { Text "F:/tutorial2/Lab_segment/Segment_led.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1484113367298 "|Segment_Top|Segment_led:Segment_led_uut"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 F:/tutorial2/Lab_segment/db/Segment_Top.ram0_Segment_led_d9bf5777.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"F:/tutorial2/Lab_segment/db/Segment_Top.ram0_Segment_led_d9bf5777.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1484113368115 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Segment_led:Segment_led_uut\|seg " "RAM logic \"Segment_led:Segment_led_uut\|seg\" is uninferred because MIF is not supported for the selected family" {  } { { "Segment_led.v" "seg" { Text "F:/tutorial2/Lab_segment/Segment_led.v" 26 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1484113368147 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1484113368147 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segment_led_1\[7\] GND " "Pin \"segment_led_1\[7\]\" is stuck at GND" {  } { { "Segment_Top.v" "" { Text "F:/tutorial2/Lab_segment/Segment_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484113368528 "|Segment_Top|segment_led_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_led_1\[8\] GND " "Pin \"segment_led_1\[8\]\" is stuck at GND" {  } { { "Segment_Top.v" "" { Text "F:/tutorial2/Lab_segment/Segment_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484113368528 "|Segment_Top|segment_led_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_led_2\[7\] GND " "Pin \"segment_led_2\[7\]\" is stuck at GND" {  } { { "Segment_Top.v" "" { Text "F:/tutorial2/Lab_segment/Segment_Top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484113368528 "|Segment_Top|segment_led_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_led_2\[8\] GND " "Pin \"segment_led_2\[8\]\" is stuck at GND" {  } { { "Segment_Top.v" "" { Text "F:/tutorial2/Lab_segment/Segment_Top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484113368528 "|Segment_Top|segment_led_2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1484113368528 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1484113368657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1484113369505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484113369505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1484113369599 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1484113369599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1484113369599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1484113369599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "620 " "Peak virtual memory: 620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484113369665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 13:42:49 2017 " "Processing ended: Wed Jan 11 13:42:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484113369665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484113369665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484113369665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1484113369665 ""}
