{"Source Block": ["amiga2000-gfxcard/z2-minispartan/z2.v@200:210@HdlIdDef", "reg [(q_msb+2):0] writeq_addr [0:max_fill-1]; // 21=uds 20=lds\nreg [15:0] writeq_data [0:max_fill-1];\nreg [12:0] writeq_fill = 0;\nreg [12:0] writeq_drain = 0;\n\nreg [1:0] znAS_sync  = 2'b11;\nreg [2:0] znUDS_sync = 3'b000;\nreg [2:0] znLDS_sync = 3'b000;\nreg [1:0] zREAD_sync = 2'b00;\nreg [1:0] zDOE_sync = 2'b00;\nreg [1:0] zE7M_sync = 2'b00;\n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/z2.v@201:211", "reg [15:0] writeq_data [0:max_fill-1];\nreg [12:0] writeq_fill = 0;\nreg [12:0] writeq_drain = 0;\n\nreg [1:0] znAS_sync  = 2'b11;\nreg [2:0] znUDS_sync = 3'b000;\nreg [2:0] znLDS_sync = 3'b000;\nreg [1:0] zREAD_sync = 2'b00;\nreg [1:0] zDOE_sync = 2'b00;\nreg [1:0] zE7M_sync = 2'b00;\n\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@196:206", "parameter q_msb = 21; // -> 20 bit wide RAM addresses (16-bit words) = 2MB\nparameter lds_bit = q_msb+1;\nparameter uds_bit = q_msb+2;\n\nreg [(q_msb+2):0] writeq_addr [0:max_fill-1]; // 21=uds 20=lds\nreg [15:0] writeq_data [0:max_fill-1];\nreg [12:0] writeq_fill = 0;\nreg [12:0] writeq_drain = 0;\n\nreg [1:0] znAS_sync  = 2'b11;\nreg [2:0] znUDS_sync = 3'b000;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@197:207", "parameter lds_bit = q_msb+1;\nparameter uds_bit = q_msb+2;\n\nreg [(q_msb+2):0] writeq_addr [0:max_fill-1]; // 21=uds 20=lds\nreg [15:0] writeq_data [0:max_fill-1];\nreg [12:0] writeq_fill = 0;\nreg [12:0] writeq_drain = 0;\n\nreg [1:0] znAS_sync  = 2'b11;\nreg [2:0] znUDS_sync = 3'b000;\nreg [2:0] znLDS_sync = 3'b000;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@202:212", "reg [12:0] writeq_fill = 0;\nreg [12:0] writeq_drain = 0;\n\nreg [1:0] znAS_sync  = 2'b11;\nreg [2:0] znUDS_sync = 3'b000;\nreg [2:0] znLDS_sync = 3'b000;\nreg [1:0] zREAD_sync = 2'b00;\nreg [1:0] zDOE_sync = 2'b00;\nreg [1:0] zE7M_sync = 2'b00;\n\nreg [6:0] state = 0;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@198:208", "parameter uds_bit = q_msb+2;\n\nreg [(q_msb+2):0] writeq_addr [0:max_fill-1]; // 21=uds 20=lds\nreg [15:0] writeq_data [0:max_fill-1];\nreg [12:0] writeq_fill = 0;\nreg [12:0] writeq_drain = 0;\n\nreg [1:0] znAS_sync  = 2'b11;\nreg [2:0] znUDS_sync = 3'b000;\nreg [2:0] znLDS_sync = 3'b000;\nreg [1:0] zREAD_sync = 2'b00;\n"]], "Diff Content": {"Delete": [[205, "reg [1:0] znAS_sync  = 2'b11;\n"]], "Add": []}}