// Seed: 2890846157
`timescale 1ps / 1ps
`define pp_6 0
`define pp_7 0
`default_nettype id_4
module module_0;
  logic id_0;
endmodule
`timescale 1ps / 1 ps
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`timescale 1ps / 1ps
module module_1 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output tri0 id_5
);
  assign id_5 = id_4;
  type_10 id_6 (
      .id_0(1),
      .id_1()
  );
  type_11(
      id_1, !1, 1
  );
  assign id_5[1'd0] = 1;
endmodule
