quantizers:
  linear_quantizer:
    bits_accum: 32
    bits_activations: 8
    bits_parameters: 8
    class: PostTrainLinearQuantizer
    clip_acts: NONE
    clip_half_range: false
    mode: ASYMMETRIC_UNSIGNED
    model_activation_stats: ./output/complete/FPGA_models/EfficientNet_bc3_ReLU6_HardSigmoid_4Bit/qe_stats/quantization_stats.yaml
    per_channel_wts: true
    scale_approx_mult_bits: 8
