Warning (10268): Verilog HDL information at datapath.v(19): always construct contains both blocking and non-blocking assignments File: C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v Line: 19
Warning (10273): Verilog HDL warning at Control_Sign.v(10): extended using "x" or "z" File: C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/Control_Sign.v Line: 10
