<div align="center">
  <img src="https://github.com/user-attachments/assets/874c8371-6460-4bbb-8480-71b0f3a129e6" width="80%" alt="Banner">

  <br/>
  <h1>UncleSanae's Verilog-Learning-Journey</h1>
  <p>
    <img src="https://img.shields.io/badge/Language-Verilog-blue" alt="Verilog">
    <img src="https://img.shields.io/badge/Tools-VS_Code_%7C_Icarus-green" alt="Tools">
    <img src="https://img.shields.io/badge/Status-Learning...-orange" alt="Status">
  </p>
  
  <br/>
</div>

---

## 关于本项目

这是我学习verilog的一个代码仓库

---

## 工具

| 工具 | 作用 |
| :--- | :--- |
| **VS Code** | 代码 |
| **Icarus Verilog** | 编译和仿真 |
| **GTKWave** | 示波器 |

---

## 如何运行

1. **编译**: `iverilog -o wave.vvp design.v tb.v`
2. **运行**: `vvp wave.vvp`
3. **波形**: `gtkwave wave.vcd`
