

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Wed May 27 16:36:29 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _PORTB	set	3969
    49  0000                     _CCP1CON	set	4029
    50  0000                     _T2CON	set	4042
    51  0000                     _TRISCbits	set	3988
    52  0000                     _CCPR1L	set	4030
    53  0000                     _PR2	set	4043
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  007F86                     __pcinit:
    59                           	callstack 0
    60  007F86                     start_initialization:
    61                           	callstack 0
    62  007F86                     __initialization:
    63                           	callstack 0
    64  007F86                     end_of_initialization:
    65                           	callstack 0
    66  007F86                     __end_of__initialization:
    67                           	callstack 0
    68  007F86  0100               	movlb	0
    69  007F88  EFD0  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000000                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000000                     
    75                           ; 1 bytes @ 0x0
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 34 in file "maincode.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2, status,0, cstack
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0
    97 ;;      Temps:          0       0       0       0       0       0       0       0       0
    98 ;;      Totals:         0       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        0 bytes
   100 ;; Hardware stack levels required when called:    1
   101 ;; This function calls:
   102 ;;		_configuracion
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109  007FA0                     __ptext0:
   110                           	callstack 0
   111  007FA0                     _main:
   112                           	callstack 30
   113  007FA0                     
   114                           ;maincode.c: 35:     configuracion();
   115  007FA0  ECC6  F03F         	call	_configuracion	;wreg free
   116  007FA4                     l709:
   117                           
   118                           ;maincode.c: 37:         if (PORTB == 0x00) {
   119  007FA4  5081               	movf	129,w,c	;volatile
   120  007FA6  A4D8               	btfss	status,2,c
   121  007FA8  EFD8  F03F         	goto	u11
   122  007FAC  EFDA  F03F         	goto	u10
   123  007FB0                     u11:
   124  007FB0  EFDC  F03F         	goto	l713
   125  007FB4                     u10:
   126  007FB4                     
   127                           ;maincode.c: 38:             CCPR1L = 78;
   128  007FB4  0E4E               	movlw	78
   129  007FB6  6EBE               	movwf	190,c	;volatile
   130  007FB8                     l713:
   131                           
   132                           ;maincode.c: 40:         if (PORTB == 0x01) {
   133  007FB8  0481               	decf	129,w,c	;volatile
   134  007FBA  A4D8               	btfss	status,2,c
   135  007FBC  EFE2  F03F         	goto	u21
   136  007FC0  EFE4  F03F         	goto	u20
   137  007FC4                     u21:
   138  007FC4  EFE6  F03F         	goto	l717
   139  007FC8                     u20:
   140  007FC8                     
   141                           ;maincode.c: 41:             CCPR1L = 39;
   142  007FC8  0E27               	movlw	39
   143  007FCA  6EBE               	movwf	190,c	;volatile
   144  007FCC                     l717:
   145                           
   146                           ;maincode.c: 43:         if (PORTB == 0x02) {
   147  007FCC  0E02               	movlw	2
   148  007FCE  1881               	xorwf	129,w,c	;volatile
   149  007FD0  A4D8               	btfss	status,2,c
   150  007FD2  EFED  F03F         	goto	u31
   151  007FD6  EFEF  F03F         	goto	u30
   152  007FDA                     u31:
   153  007FDA  EFF1  F03F         	goto	l721
   154  007FDE                     u30:
   155  007FDE                     
   156                           ;maincode.c: 44:             CCPR1L = 19;
   157  007FDE  0E13               	movlw	19
   158  007FE0  6EBE               	movwf	190,c	;volatile
   159  007FE2                     l721:
   160                           
   161                           ;maincode.c: 46:         if (PORTB == 0x03) {
   162  007FE2  0E03               	movlw	3
   163  007FE4  1881               	xorwf	129,w,c	;volatile
   164  007FE6  A4D8               	btfss	status,2,c
   165  007FE8  EFF8  F03F         	goto	u41
   166  007FEC  EFFA  F03F         	goto	u40
   167  007FF0                     u41:
   168  007FF0  EFD2  F03F         	goto	l709
   169  007FF4                     u40:
   170  007FF4                     
   171                           ;maincode.c: 47:             CCPR1L = 9;
   172  007FF4  0E09               	movlw	9
   173  007FF6  6EBE               	movwf	190,c	;volatile
   174  007FF8  EFD2  F03F         	goto	l709
   175  007FFC  EF00  F000         	goto	start
   176  008000                     __end_of_main:
   177                           	callstack 0
   178                           
   179 ;; *************** function _configuracion *****************
   180 ;; Defined at:
   181 ;;		line 26 in file "maincode.c"
   182 ;; Parameters:    Size  Location     Type
   183 ;;		None
   184 ;; Auto vars:     Size  Location     Type
   185 ;;		None
   186 ;; Return value:  Size  Location     Type
   187 ;;                  1    wreg      void 
   188 ;; Registers used:
   189 ;;		wreg, status,2
   190 ;; Tracked objects:
   191 ;;		On entry : 0/0
   192 ;;		On exit  : 0/0
   193 ;;		Unchanged: 0/0
   194 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   195 ;;      Params:         0       0       0       0       0       0       0       0       0
   196 ;;      Locals:         0       0       0       0       0       0       0       0       0
   197 ;;      Temps:          0       0       0       0       0       0       0       0       0
   198 ;;      Totals:         0       0       0       0       0       0       0       0       0
   199 ;;Total ram usage:        0 bytes
   200 ;; Hardware stack levels used:    1
   201 ;; This function calls:
   202 ;;		Nothing
   203 ;; This function is called by:
   204 ;;		_main
   205 ;; This function uses a non-reentrant model
   206 ;;
   207                           
   208                           	psect	text1
   209  007F8C                     __ptext1:
   210                           	callstack 0
   211  007F8C                     _configuracion:
   212                           	callstack 30
   213  007F8C                     
   214                           ;maincode.c: 27:     PR2 = 155;
   215  007F8C  0E9B               	movlw	155
   216  007F8E  6ECB               	movwf	203,c	;volatile
   217                           
   218                           ;maincode.c: 28:     CCPR1L = 78;
   219  007F90  0E4E               	movlw	78
   220  007F92  6EBE               	movwf	190,c	;volatile
   221  007F94                     
   222                           ;maincode.c: 29:     TRISCbits.RC2 = 0;
   223  007F94  9494               	bcf	148,2,c	;volatile
   224                           
   225                           ;maincode.c: 30:     T2CON = 0x07;
   226  007F96  0E07               	movlw	7
   227  007F98  6ECA               	movwf	202,c	;volatile
   228                           
   229                           ;maincode.c: 31:     CCP1CON = 0x0C;
   230  007F9A  0E0C               	movlw	12
   231  007F9C  6EBD               	movwf	189,c	;volatile
   232  007F9E  0012               	return		;funcret
   233  007FA0                     __end_of_configuracion:
   234                           	callstack 0
   235  0000                     
   236                           	psect	rparam
   237  0000                     
   238                           	psect	idloc
   239                           
   240                           ;Config register IDLOC0 @ 0x200000
   241                           ;	unspecified, using default values
   242  200000                     	org	2097152
   243  200000  FF                 	db	255
   244                           
   245                           ;Config register IDLOC1 @ 0x200001
   246                           ;	unspecified, using default values
   247  200001                     	org	2097153
   248  200001  FF                 	db	255
   249                           
   250                           ;Config register IDLOC2 @ 0x200002
   251                           ;	unspecified, using default values
   252  200002                     	org	2097154
   253  200002  FF                 	db	255
   254                           
   255                           ;Config register IDLOC3 @ 0x200003
   256                           ;	unspecified, using default values
   257  200003                     	org	2097155
   258  200003  FF                 	db	255
   259                           
   260                           ;Config register IDLOC4 @ 0x200004
   261                           ;	unspecified, using default values
   262  200004                     	org	2097156
   263  200004  FF                 	db	255
   264                           
   265                           ;Config register IDLOC5 @ 0x200005
   266                           ;	unspecified, using default values
   267  200005                     	org	2097157
   268  200005  FF                 	db	255
   269                           
   270                           ;Config register IDLOC6 @ 0x200006
   271                           ;	unspecified, using default values
   272  200006                     	org	2097158
   273  200006  FF                 	db	255
   274                           
   275                           ;Config register IDLOC7 @ 0x200007
   276                           ;	unspecified, using default values
   277  200007                     	org	2097159
   278  200007  FF                 	db	255
   279                           
   280                           	psect	config
   281                           
   282                           ;Config register CONFIG1L @ 0x300000
   283                           ;	PLL Prescaler Selection bits
   284                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   285                           ;	System Clock Postscaler Selection bits
   286                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   287                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   288                           ;	USBDIV = 0x0, unprogrammed default
   289  300000                     	org	3145728
   290  300000  00                 	db	0
   291                           
   292                           ;Config register CONFIG1H @ 0x300001
   293                           ;	Oscillator Selection bits
   294                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   295                           ;	Fail-Safe Clock Monitor Enable bit
   296                           ;	FCMEN = 0x0, unprogrammed default
   297                           ;	Internal/External Oscillator Switchover bit
   298                           ;	IESO = 0x0, unprogrammed default
   299  300001                     	org	3145729
   300  300001  02                 	db	2
   301                           
   302                           ;Config register CONFIG2L @ 0x300002
   303                           ;	Power-up Timer Enable bit
   304                           ;	PWRT = ON, PWRT enabled
   305                           ;	Brown-out Reset Enable bits
   306                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   307                           ;	Brown-out Reset Voltage bits
   308                           ;	BORV = 3, Minimum setting 2.05V
   309                           ;	USB Voltage Regulator Enable bit
   310                           ;	VREGEN = 0x0, unprogrammed default
   311  300002                     	org	3145730
   312  300002  18                 	db	24
   313                           
   314                           ;Config register CONFIG2H @ 0x300003
   315                           ;	Watchdog Timer Enable bit
   316                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   317                           ;	Watchdog Timer Postscale Select bits
   318                           ;	WDTPS = 32768, 1:32768
   319  300003                     	org	3145731
   320  300003  1E                 	db	30
   321                           
   322                           ; Padding undefined space
   323  300004                     	org	3145732
   324  300004  FF                 	db	255
   325                           
   326                           ;Config register CONFIG3H @ 0x300005
   327                           ;	CCP2 MUX bit
   328                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   329                           ;	PORTB A/D Enable bit
   330                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   331                           ;	Low-Power Timer 1 Oscillator Enable bit
   332                           ;	LPT1OSC = 0x0, unprogrammed default
   333                           ;	MCLR Pin Enable bit
   334                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   335  300005                     	org	3145733
   336  300005  81                 	db	129
   337                           
   338                           ;Config register CONFIG4L @ 0x300006
   339                           ;	Stack Full/Underflow Reset Enable bit
   340                           ;	STVREN = 0x1, unprogrammed default
   341                           ;	Single-Supply ICSP Enable bit
   342                           ;	LVP = OFF, Single-Supply ICSP disabled
   343                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   344                           ;	ICPRT = 0x0, unprogrammed default
   345                           ;	Extended Instruction Set Enable bit
   346                           ;	XINST = 0x0, unprogrammed default
   347                           ;	Background Debugger Enable bit
   348                           ;	DEBUG = 0x1, unprogrammed default
   349  300006                     	org	3145734
   350  300006  81                 	db	129
   351                           
   352                           ; Padding undefined space
   353  300007                     	org	3145735
   354  300007  FF                 	db	255
   355                           
   356                           ;Config register CONFIG5L @ 0x300008
   357                           ;	unspecified, using default values
   358                           ;	Code Protection bit
   359                           ;	CP0 = 0x1, unprogrammed default
   360                           ;	Code Protection bit
   361                           ;	CP1 = 0x1, unprogrammed default
   362                           ;	Code Protection bit
   363                           ;	CP2 = 0x1, unprogrammed default
   364                           ;	Code Protection bit
   365                           ;	CP3 = 0x1, unprogrammed default
   366  300008                     	org	3145736
   367  300008  0F                 	db	15
   368                           
   369                           ;Config register CONFIG5H @ 0x300009
   370                           ;	unspecified, using default values
   371                           ;	Boot Block Code Protection bit
   372                           ;	CPB = 0x1, unprogrammed default
   373                           ;	Data EEPROM Code Protection bit
   374                           ;	CPD = 0x1, unprogrammed default
   375  300009                     	org	3145737
   376  300009  C0                 	db	192
   377                           
   378                           ;Config register CONFIG6L @ 0x30000A
   379                           ;	unspecified, using default values
   380                           ;	Write Protection bit
   381                           ;	WRT0 = 0x1, unprogrammed default
   382                           ;	Write Protection bit
   383                           ;	WRT1 = 0x1, unprogrammed default
   384                           ;	Write Protection bit
   385                           ;	WRT2 = 0x1, unprogrammed default
   386                           ;	Write Protection bit
   387                           ;	WRT3 = 0x1, unprogrammed default
   388  30000A                     	org	3145738
   389  30000A  0F                 	db	15
   390                           
   391                           ;Config register CONFIG6H @ 0x30000B
   392                           ;	unspecified, using default values
   393                           ;	Configuration Register Write Protection bit
   394                           ;	WRTC = 0x1, unprogrammed default
   395                           ;	Boot Block Write Protection bit
   396                           ;	WRTB = 0x1, unprogrammed default
   397                           ;	Data EEPROM Write Protection bit
   398                           ;	WRTD = 0x1, unprogrammed default
   399  30000B                     	org	3145739
   400  30000B  E0                 	db	224
   401                           
   402                           ;Config register CONFIG7L @ 0x30000C
   403                           ;	unspecified, using default values
   404                           ;	Table Read Protection bit
   405                           ;	EBTR0 = 0x1, unprogrammed default
   406                           ;	Table Read Protection bit
   407                           ;	EBTR1 = 0x1, unprogrammed default
   408                           ;	Table Read Protection bit
   409                           ;	EBTR2 = 0x1, unprogrammed default
   410                           ;	Table Read Protection bit
   411                           ;	EBTR3 = 0x1, unprogrammed default
   412  30000C                     	org	3145740
   413  30000C  0F                 	db	15
   414                           
   415                           ;Config register CONFIG7H @ 0x30000D
   416                           ;	unspecified, using default values
   417                           ;	Boot Block Table Read Protection bit
   418                           ;	EBTRB = 0x1, unprogrammed default
   419  30000D                     	org	3145741
   420  30000D  40                 	db	64
   421                           tosu	equ	0xFFF
   422                           tosh	equ	0xFFE
   423                           tosl	equ	0xFFD
   424                           stkptr	equ	0xFFC
   425                           pclatu	equ	0xFFB
   426                           pclath	equ	0xFFA
   427                           pcl	equ	0xFF9
   428                           tblptru	equ	0xFF8
   429                           tblptrh	equ	0xFF7
   430                           tblptrl	equ	0xFF6
   431                           tablat	equ	0xFF5
   432                           prodh	equ	0xFF4
   433                           prodl	equ	0xFF3
   434                           indf0	equ	0xFEF
   435                           postinc0	equ	0xFEE
   436                           postdec0	equ	0xFED
   437                           preinc0	equ	0xFEC
   438                           plusw0	equ	0xFEB
   439                           fsr0h	equ	0xFEA
   440                           fsr0l	equ	0xFE9
   441                           wreg	equ	0xFE8
   442                           indf1	equ	0xFE7
   443                           postinc1	equ	0xFE6
   444                           postdec1	equ	0xFE5
   445                           preinc1	equ	0xFE4
   446                           plusw1	equ	0xFE3
   447                           fsr1h	equ	0xFE2
   448                           fsr1l	equ	0xFE1
   449                           bsr	equ	0xFE0
   450                           indf2	equ	0xFDF
   451                           postinc2	equ	0xFDE
   452                           postdec2	equ	0xFDD
   453                           preinc2	equ	0xFDC
   454                           plusw2	equ	0xFDB
   455                           fsr2h	equ	0xFDA
   456                           fsr2l	equ	0xFD9
   457                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                      _configuracion
 ---------------------------------------------------------------------------------
 (1) _configuracion                                        0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _configuracion

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Wed May 27 16:36:29 2020

                     l15 7F9E                       u10 7FB4                       u11 7FB0  
                     u20 7FC8                       u21 7FC4                       u30 7FDE  
                     u31 7FDA                       u40 7FF4                       u41 7FF0  
         ?_configuracion 0000                      l703 7F8C                      l711 7FB4  
                    l705 7F94                      l721 7FE2                      l713 7FB8  
                    l723 7FF4                      l715 7FC8                      l707 7FA0  
                    l717 7FCC                      l709 7FA4                      l719 7FDE  
                    _PR2 000FCB                     _main 7FA0                     start 0000  
           ___param_bank 000000                    ?_main 0000                    _T2CON 000FCA  
                  _PORTB 000F81                    status 000FD8          __initialization 7F86  
           __end_of_main 8000          ??_configuracion 0000                   ??_main 0000  
          __activetblptr 000000                   _CCPR1L 000FBE               __accesstop 0060  
__end_of__initialization 7F86            ___rparam_used 000001           __pcstackCOMRAM 0000  
                _CCP1CON 000FBD                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7F86                  __ramtop 0800                  __ptext0 7FA0  
                __ptext1 7F8C     end_of_initialization 7F86    __end_of_configuracion 7FA0  
              _TRISCbits 000F94      start_initialization 7F86                 __Hrparam 0000  
               __Lrparam 0000   __size_of_configuracion 0014            __size_of_main 0060  
          _configuracion 7F8C  
