# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RatMem.srcs/sources_1/bd/fetch_unit/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/fetch_unit/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/cfaa/hdl" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/e2dd/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../../verilog/CalcMask.v" \
"../../../../../../verilog/byteSet.v" \
"../../../../../../verilog/demux16.v" \
"../../../../../../verilog/muxSel.v" \
"../../../../../../verilog/requestor.v" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ipshared/84ac/src/ExtCol.v" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ipshared/84ac/src/reader_v1_0_M00_AXI.v" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ipshared/84ac/src/writer_v1_0_M00_AXI.v" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ipshared/84ac/hdl/fetch_unit_v2_0.v" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_fetch_unit_0_0/sim/requestor_fetch_unit_fetch_unit_0_0.v" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_requestor_0_0/sim/requestor_fetch_unit_requestor_0_0.v" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/sim/requestor_fetch_unit.v" \

sv xil_defaultlib  --include "../../../../RatMem.srcs/sources_1/bd/fetch_unit/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/fetch_unit/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/cfaa/hdl" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/e2dd/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_axi_vip_0_0/sim/requestor_fetch_unit_axi_vip_0_0_pkg.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_axi_vip_0_0/sim/requestor_fetch_unit_axi_vip_0_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_axi_vip_2_0/sim/requestor_fetch_unit_axi_vip_2_0_pkg.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_axi_vip_2_0/sim/requestor_fetch_unit_axi_vip_2_0.sv" \

verilog xil_defaultlib  --include "../../../../RatMem.srcs/sources_1/bd/fetch_unit/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/fetch_unit/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/cfaa/hdl" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/e2dd/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/sim/bd_82ce.v" \

sv xil_defaultlib  --include "../../../../RatMem.srcs/sources_1/bd/fetch_unit/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/fetch_unit/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/cfaa/hdl" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/e2dd/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_10/sim/bd_82ce_s00a2s_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_19/sim/bd_82ce_s01a2s_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_25/sim/bd_82ce_m00s2a_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_31/sim/bd_82ce_m00e_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_26/sim/bd_82ce_m00arn_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_27/sim/bd_82ce_m00rn_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_28/sim/bd_82ce_m00awn_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_29/sim/bd_82ce_m00wn_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_30/sim/bd_82ce_m00bn_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_20/sim/bd_82ce_sarn_1.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_21/sim/bd_82ce_srn_1.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_22/sim/bd_82ce_sawn_1.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_23/sim/bd_82ce_swn_1.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_24/sim/bd_82ce_sbn_1.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_16/sim/bd_82ce_s01mmu_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_17/sim/bd_82ce_s01tr_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_18/sim/bd_82ce_s01sic_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_11/sim/bd_82ce_sarn_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_12/sim/bd_82ce_srn_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_13/sim/bd_82ce_sawn_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_14/sim/bd_82ce_swn_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_15/sim/bd_82ce_sbn_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_7/sim/bd_82ce_s00mmu_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_8/sim/bd_82ce_s00tr_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_9/sim/bd_82ce_s00sic_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_2/sim/bd_82ce_arsw_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_3/sim/bd_82ce_rsw_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_4/sim/bd_82ce_awsw_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_5/sim/bd_82ce_wsw_0.sv" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_6/sim/bd_82ce_bsw_0.sv" \

verilog xil_defaultlib  --include "../../../../RatMem.srcs/sources_1/bd/fetch_unit/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/fetch_unit/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/cfaa/hdl" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/e2dd/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/bd_0/ip/ip_0/sim/bd_82ce_one_0.v" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_smartconnect_0_1/sim/requestor_fetch_unit_smartconnect_0_1.v" \
"../../../../RatMem.ip_user_files/bd/requestor_fetch_unit/ip/requestor_fetch_unit_blk_mem_gen_0_0/sim/requestor_fetch_unit_blk_mem_gen_0_0.v" \
"../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/hdl/requestor_fetch_unit_wrapper.v" \

sv xil_defaultlib  --include "../../../../RatMem.srcs/sources_1/bd/fetch_unit/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/fetch_unit/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/cfaa/hdl" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/requestor_fetch_unit/ipshared/e2dd/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../RatMem.srcs/sim_1/new/TB_requestor_fetch_unit.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
