-- Project:   lesgo_g6
-- Generated: 08/17/2023 17:23:21
-- PSoC Creator  4.4

ENTITY lesgo_g6 IS
    PORT(
        motor_l_en(0)_PAD : OUT std_ulogic;
        motor_r_en(0)_PAD : OUT std_ulogic;
        motor_l_in1(0)_PAD : OUT std_ulogic;
        motor_l_in2(0)_PAD : OUT std_ulogic;
        motor_r_in1(0)_PAD : OUT std_ulogic;
        motor_r_in2(0)_PAD : OUT std_ulogic;
        motor_l_phaseA(0)_PAD : IN std_ulogic;
        motor_l_phaseB(0)_PAD : IN std_ulogic;
        motor_r_phaseA(0)_PAD : IN std_ulogic;
        motor_r_phaseB(0)_PAD : IN std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        color_sensor_out(0)_PAD : IN std_ulogic;
        color_sensor_led(0)_PAD : OUT std_ulogic;
        color_sensor_s3(0)_PAD : OUT std_ulogic;
        color_sensor_s2(0)_PAD : OUT std_ulogic;
        color_sensor_s1(0)_PAD : OUT std_ulogic;
        color_sensor_s0(0)_PAD : OUT std_ulogic;
        us_b_echo(0)_PAD : IN std_ulogic;
        us_f_echo(0)_PAD : IN std_ulogic;
        us_r_echo(0)_PAD : IN std_ulogic;
        us_l_echo(0)_PAD : IN std_ulogic;
        us_trigger(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END lesgo_g6;

ARCHITECTURE __DEFAULT__ OF lesgo_g6 IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL MODIN10_0 : bit;
    SIGNAL MODIN10_1 : bit;
    SIGNAL MODIN12_0 : bit;
    SIGNAL MODIN12_1 : bit;
    SIGNAL MODIN13_0 : bit;
    SIGNAL MODIN13_1 : bit;
    SIGNAL MODIN6_0 : bit;
    SIGNAL MODIN6_1 : bit;
    SIGNAL MODIN7_0 : bit;
    SIGNAL MODIN7_1 : bit;
    SIGNAL MODIN9_0 : bit;
    SIGNAL MODIN9_1 : bit;
    SIGNAL Net_1261 : bit;
    SIGNAL Net_1275 : bit;
    SIGNAL Net_1457 : bit;
    SIGNAL Net_1650 : bit;
    SIGNAL Net_188 : bit;
    ATTRIBUTE udbclken_assigned OF Net_188 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_188 : SIGNAL IS true;
    SIGNAL Net_188_local : bit;
    SIGNAL Net_1940 : bit;
    SIGNAL Net_1943 : bit;
    SIGNAL Net_2144 : bit;
    ATTRIBUTE udbclken_assigned OF Net_2144 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_2144 : SIGNAL IS true;
    SIGNAL Net_2144_local : bit;
    SIGNAL Net_2674 : bit;
    SIGNAL Net_270 : bit;
    SIGNAL Net_271 : bit;
    SIGNAL Net_2818 : bit;
    SIGNAL Net_288 : bit;
    SIGNAL Net_289 : bit;
    SIGNAL Net_2945 : bit;
    SIGNAL Net_2947 : bit;
    SIGNAL Net_2948 : bit;
    SIGNAL Net_2949 : bit;
    SIGNAL Net_302 : bit;
    ATTRIBUTE udbclken_assigned OF Net_302 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_302 : SIGNAL IS true;
    SIGNAL Net_302_local : bit;
    SIGNAL Net_311 : bit;
    SIGNAL Net_35 : bit;
    SIGNAL Net_367 : bit;
    SIGNAL Net_39 : bit;
    SIGNAL Net_544 : bit;
    SIGNAL Net_545 : bit;
    SIGNAL Net_659 : bit;
    SIGNAL Net_884 : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL \UART_1:BUART:counter_load_not\ : bit;
    SIGNAL \UART_1:BUART:pollcount_0\ : bit;
    SIGNAL \UART_1:BUART:pollcount_1\ : bit;
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_count_3\ : bit;
    SIGNAL \UART_1:BUART:rx_count_4\ : bit;
    SIGNAL \UART_1:BUART:rx_count_5\ : bit;
    SIGNAL \UART_1:BUART:rx_count_6\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_1:BUART:tx_state_0\ : bit;
    SIGNAL \UART_1:BUART:tx_state_1\ : bit;
    SIGNAL \UART_1:BUART:tx_state_2\ : bit;
    SIGNAL \UART_1:BUART:tx_status_0\ : bit;
    SIGNAL \UART_1:BUART:tx_status_2\ : bit;
    SIGNAL \UART_1:BUART:txn\ : bit;
    SIGNAL \UART_1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_1:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_1:Net_9_local\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:control_0\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:control_1\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:control_2\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:control_3\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:control_4\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:control_5\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:control_6\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:control_7\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:count_enable\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:count_stored_i\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:disable_run_i\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:hwCapture\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:overflow_status\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:per_equal\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:prevCapture\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:prevCompare\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:reload\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u2.ce0__sig\ : bit;
    SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:status_0\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:status_1\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:status_5\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:status_6\ : bit;
    SIGNAL \color_sensor_creg:control_1\ : bit;
    SIGNAL \color_sensor_creg:control_2\ : bit;
    SIGNAL \color_sensor_creg:control_3\ : bit;
    SIGNAL \color_sensor_creg:control_4\ : bit;
    SIGNAL \color_sensor_creg:control_5\ : bit;
    SIGNAL \color_sensor_creg:control_6\ : bit;
    SIGNAL \color_sensor_creg:control_7\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:cmp1_less\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:control_0\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:control_1\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:control_2\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:control_3\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:control_4\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:control_5\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:control_6\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:control_7\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:prevCompare1\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:runmode_enable\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:status_0\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:status_2\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:status_3\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:tc_i\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:trig_disable\ : bit;
    SIGNAL \motor_l_pwm:Net_54\ : bit;
    SIGNAL \motor_l_pwm:Net_63\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:count_enable\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:reload\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:status_0\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:status_2\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:status_3\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \motor_l_quaddec:Net_1203\ : bit;
    SIGNAL \motor_l_quaddec:Net_1203_split\ : bit;
    SIGNAL \motor_l_quaddec:Net_1251\ : bit;
    SIGNAL \motor_l_quaddec:Net_1251_split\ : bit;
    SIGNAL \motor_l_quaddec:Net_1260\ : bit;
    SIGNAL \motor_l_quaddec:Net_1275\ : bit;
    SIGNAL \motor_l_quaddec:Net_530\ : bit;
    SIGNAL \motor_l_quaddec:Net_611\ : bit;
    SIGNAL \motor_l_quaddec:bQuadDec:error\ : bit;
    SIGNAL \motor_l_quaddec:bQuadDec:quad_A_delayed_0\ : bit;
    SIGNAL \motor_l_quaddec:bQuadDec:quad_A_delayed_1\ : bit;
    SIGNAL \motor_l_quaddec:bQuadDec:quad_A_delayed_2\ : bit;
    SIGNAL \motor_l_quaddec:bQuadDec:quad_A_filt\ : bit;
    SIGNAL \motor_l_quaddec:bQuadDec:quad_B_delayed_0\ : bit;
    SIGNAL \motor_l_quaddec:bQuadDec:quad_B_delayed_1\ : bit;
    SIGNAL \motor_l_quaddec:bQuadDec:quad_B_delayed_2\ : bit;
    SIGNAL \motor_l_quaddec:bQuadDec:quad_B_filt\ : bit;
    SIGNAL \motor_l_quaddec:bQuadDec:state_0\ : bit;
    SIGNAL \motor_l_quaddec:bQuadDec:state_1\ : bit;
    SIGNAL \motor_r_pwm:Net_54\ : bit;
    SIGNAL \motor_r_pwm:Net_63\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:count_enable\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:reload\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:status_0\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:status_2\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:status_3\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \motor_r_quaddec:Net_1203\ : bit;
    SIGNAL \motor_r_quaddec:Net_1203_split\ : bit;
    SIGNAL \motor_r_quaddec:Net_1251\ : bit;
    SIGNAL \motor_r_quaddec:Net_1251_split\ : bit;
    SIGNAL \motor_r_quaddec:Net_1260\ : bit;
    SIGNAL \motor_r_quaddec:Net_1275\ : bit;
    SIGNAL \motor_r_quaddec:Net_530\ : bit;
    SIGNAL \motor_r_quaddec:Net_611\ : bit;
    SIGNAL \motor_r_quaddec:bQuadDec:error\ : bit;
    SIGNAL \motor_r_quaddec:bQuadDec:quad_A_delayed_0\ : bit;
    SIGNAL \motor_r_quaddec:bQuadDec:quad_A_delayed_1\ : bit;
    SIGNAL \motor_r_quaddec:bQuadDec:quad_A_delayed_2\ : bit;
    SIGNAL \motor_r_quaddec:bQuadDec:quad_A_filt\ : bit;
    SIGNAL \motor_r_quaddec:bQuadDec:quad_B_delayed_0\ : bit;
    SIGNAL \motor_r_quaddec:bQuadDec:quad_B_delayed_1\ : bit;
    SIGNAL \motor_r_quaddec:bQuadDec:quad_B_delayed_2\ : bit;
    SIGNAL \motor_r_quaddec:bQuadDec:quad_B_filt\ : bit;
    SIGNAL \motor_r_quaddec:bQuadDec:state_0\ : bit;
    SIGNAL \motor_r_quaddec:bQuadDec:state_1\ : bit;
    SIGNAL \p_controller_timer:Net_261\ : bit;
    SIGNAL \p_controller_timer:Net_51\ : bit;
    SIGNAL \us_b_timer:TimerUDB:capt_fifo_load\ : bit;
    SIGNAL \us_b_timer:TimerUDB:capt_int_temp\ : bit;
    SIGNAL \us_b_timer:TimerUDB:capture_last\ : bit;
    SIGNAL \us_b_timer:TimerUDB:control_2\ : bit;
    SIGNAL \us_b_timer:TimerUDB:control_3\ : bit;
    SIGNAL \us_b_timer:TimerUDB:control_4\ : bit;
    SIGNAL \us_b_timer:TimerUDB:control_5\ : bit;
    SIGNAL \us_b_timer:TimerUDB:control_6\ : bit;
    SIGNAL \us_b_timer:TimerUDB:control_7\ : bit;
    SIGNAL \us_b_timer:TimerUDB:per_zero\ : bit;
    SIGNAL \us_b_timer:TimerUDB:run_mode\ : bit;
    SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \us_b_timer:TimerUDB:status_2\ : bit;
    SIGNAL \us_b_timer:TimerUDB:status_3\ : bit;
    SIGNAL \us_b_timer:TimerUDB:status_tc\ : bit;
    SIGNAL \us_b_timer:TimerUDB:timer_enable\ : bit;
    SIGNAL \us_b_timer:TimerUDB:trig_disable\ : bit;
    SIGNAL \us_f_timer:TimerUDB:capt_fifo_load\ : bit;
    SIGNAL \us_f_timer:TimerUDB:capt_int_temp\ : bit;
    SIGNAL \us_f_timer:TimerUDB:capture_last\ : bit;
    SIGNAL \us_f_timer:TimerUDB:control_2\ : bit;
    SIGNAL \us_f_timer:TimerUDB:control_3\ : bit;
    SIGNAL \us_f_timer:TimerUDB:control_4\ : bit;
    SIGNAL \us_f_timer:TimerUDB:control_5\ : bit;
    SIGNAL \us_f_timer:TimerUDB:control_6\ : bit;
    SIGNAL \us_f_timer:TimerUDB:control_7\ : bit;
    SIGNAL \us_f_timer:TimerUDB:per_zero\ : bit;
    SIGNAL \us_f_timer:TimerUDB:run_mode\ : bit;
    SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \us_f_timer:TimerUDB:status_2\ : bit;
    SIGNAL \us_f_timer:TimerUDB:status_3\ : bit;
    SIGNAL \us_f_timer:TimerUDB:status_tc\ : bit;
    SIGNAL \us_f_timer:TimerUDB:timer_enable\ : bit;
    SIGNAL \us_f_timer:TimerUDB:trig_disable\ : bit;
    SIGNAL \us_l_timer:TimerUDB:capt_fifo_load\ : bit;
    SIGNAL \us_l_timer:TimerUDB:capt_int_temp\ : bit;
    SIGNAL \us_l_timer:TimerUDB:capture_last\ : bit;
    SIGNAL \us_l_timer:TimerUDB:control_0\ : bit;
    SIGNAL \us_l_timer:TimerUDB:control_1\ : bit;
    SIGNAL \us_l_timer:TimerUDB:control_2\ : bit;
    SIGNAL \us_l_timer:TimerUDB:control_3\ : bit;
    SIGNAL \us_l_timer:TimerUDB:control_4\ : bit;
    SIGNAL \us_l_timer:TimerUDB:control_5\ : bit;
    SIGNAL \us_l_timer:TimerUDB:control_6\ : bit;
    SIGNAL \us_l_timer:TimerUDB:control_7\ : bit;
    SIGNAL \us_l_timer:TimerUDB:int_capt_count_0\ : bit;
    SIGNAL \us_l_timer:TimerUDB:int_capt_count_1\ : bit;
    SIGNAL \us_l_timer:TimerUDB:per_zero\ : bit;
    SIGNAL \us_l_timer:TimerUDB:run_mode\ : bit;
    SIGNAL \us_l_timer:TimerUDB:status_2\ : bit;
    SIGNAL \us_l_timer:TimerUDB:status_3\ : bit;
    SIGNAL \us_l_timer:TimerUDB:status_tc\ : bit;
    SIGNAL \us_l_timer:TimerUDB:timer_enable\ : bit;
    SIGNAL \us_l_timer:TimerUDB:trig_disable\ : bit;
    SIGNAL \us_r_timer:TimerUDB:capt_fifo_load\ : bit;
    SIGNAL \us_r_timer:TimerUDB:capt_int_temp\ : bit;
    SIGNAL \us_r_timer:TimerUDB:capture_last\ : bit;
    SIGNAL \us_r_timer:TimerUDB:control_2\ : bit;
    SIGNAL \us_r_timer:TimerUDB:control_3\ : bit;
    SIGNAL \us_r_timer:TimerUDB:control_4\ : bit;
    SIGNAL \us_r_timer:TimerUDB:control_5\ : bit;
    SIGNAL \us_r_timer:TimerUDB:control_6\ : bit;
    SIGNAL \us_r_timer:TimerUDB:control_7\ : bit;
    SIGNAL \us_r_timer:TimerUDB:per_zero\ : bit;
    SIGNAL \us_r_timer:TimerUDB:run_mode\ : bit;
    SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \us_r_timer:TimerUDB:status_2\ : bit;
    SIGNAL \us_r_timer:TimerUDB:status_3\ : bit;
    SIGNAL \us_r_timer:TimerUDB:status_tc\ : bit;
    SIGNAL \us_r_timer:TimerUDB:timer_enable\ : bit;
    SIGNAL \us_r_timer:TimerUDB:trig_disable\ : bit;
    SIGNAL \us_trigger_pwm:Net_54\ : bit;
    SIGNAL \us_trigger_pwm:Net_63\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL color_sensor_led(0)__PA : bit;
    SIGNAL color_sensor_out(0)__PA : bit;
    SIGNAL color_sensor_s0(0)__PA : bit;
    SIGNAL color_sensor_s1(0)__PA : bit;
    SIGNAL color_sensor_s2(0)__PA : bit;
    SIGNAL color_sensor_s3(0)__PA : bit;
    SIGNAL motor_l_en(0)__PA : bit;
    SIGNAL motor_l_in1(0)__PA : bit;
    SIGNAL motor_l_in2(0)__PA : bit;
    SIGNAL motor_l_phaseA(0)__PA : bit;
    SIGNAL motor_l_phaseB(0)__PA : bit;
    SIGNAL motor_r_en(0)__PA : bit;
    SIGNAL motor_r_in1(0)__PA : bit;
    SIGNAL motor_r_in2(0)__PA : bit;
    SIGNAL motor_r_phaseA(0)__PA : bit;
    SIGNAL motor_r_phaseB(0)__PA : bit;
    SIGNAL tmpOE__motor_l_en_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__motor_l_en_net_0 : SIGNAL IS true;
    SIGNAL us_b_echo(0)__PA : bit;
    SIGNAL us_f_echo(0)__PA : bit;
    SIGNAL us_l_echo(0)__PA : bit;
    SIGNAL us_r_echo(0)__PA : bit;
    SIGNAL us_trigger(0)__PA : bit;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_0__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_1__sig\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u0.z0__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u0.z1__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u1.sor__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u1.z0__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u1.z1__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u2.sor__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u2.cl0__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u2.z0__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u2.ff0__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u2.ce1__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u2.cl1__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u2.z1__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u2.ff1__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u3.sor__sig\ : bit;
    SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\ : bit;
    SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \motor_r_quaddec:Net_1251_split\ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF motor_l_en(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF motor_l_en(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF motor_r_en(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF motor_r_en(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF motor_l_in1(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF motor_l_in1(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF motor_l_in2(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF motor_l_in2(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF motor_r_in1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF motor_r_in1(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF motor_r_in2(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF motor_r_in2(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF motor_l_phaseA(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF motor_l_phaseA(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF motor_l_phaseB(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF motor_l_phaseB(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF motor_r_phaseA(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF motor_r_phaseA(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF motor_r_phaseB(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF motor_r_phaseB(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Net_530\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Net_611\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Net_530\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Net_611\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF Net_544 : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \UART_1:BUART:counter_load_not\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_0\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_2\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_postpoll\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \color_sensor_pwm:PWMUDB:status_2\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:hwCapture\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:reload\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:status_0\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:overflow_status\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:count_enable\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \us_b_timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \us_b_timer:TimerUDB:status_tc\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \us_f_timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \us_f_timer:TimerUDB:status_tc\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \us_r_timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \us_r_timer:TimerUDB:status_tc\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \us_l_timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \us_l_timer:TimerUDB:status_tc\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \motor_l_quaddec:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \motor_l_quaddec:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \motor_l_quaddec:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \motor_l_quaddec:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \motor_l_quaddec:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \motor_l_quaddec:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \motor_l_quaddec:bQuadDec:Stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \motor_r_quaddec:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \motor_r_quaddec:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \motor_r_quaddec:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \motor_r_quaddec:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \motor_r_quaddec:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \motor_r_quaddec:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \motor_r_quaddec:bQuadDec:Stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \color_sensor_pwm:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \color_sensor_pwm:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \color_sensor_creg:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE lib_model OF \us_b_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell9";
    ATTRIBUTE lib_model OF \us_b_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell14";
    ATTRIBUTE lib_model OF \us_b_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell15";
    ATTRIBUTE lib_model OF \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE lib_model OF \us_f_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell10";
    ATTRIBUTE lib_model OF \us_f_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell16";
    ATTRIBUTE lib_model OF \us_f_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell17";
    ATTRIBUTE lib_model OF \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE lib_model OF \us_r_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell11";
    ATTRIBUTE lib_model OF \us_r_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell18";
    ATTRIBUTE lib_model OF \us_r_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell19";
    ATTRIBUTE lib_model OF \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell9";
    ATTRIBUTE lib_model OF \us_l_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell12";
    ATTRIBUTE lib_model OF \us_l_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell20";
    ATTRIBUTE lib_model OF \us_l_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell21";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Net_1251\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Net_1275\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Net_1251_split\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Net_1203\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \motor_l_quaddec:bQuadDec:quad_A_filt\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \motor_l_quaddec:bQuadDec:quad_B_filt\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Net_1260\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \motor_l_quaddec:bQuadDec:error\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \motor_l_quaddec:bQuadDec:state_1\ : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \motor_l_quaddec:bQuadDec:state_0\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Net_1251\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Net_1275\ : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF \motor_l_quaddec:Net_1203_split\ : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Net_1203\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \motor_r_quaddec:bQuadDec:quad_A_filt\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \motor_r_quaddec:bQuadDec:quad_B_filt\ : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Net_1260\ : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF \motor_r_quaddec:bQuadDec:error\ : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF \motor_r_quaddec:bQuadDec:state_1\ : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF \motor_r_quaddec:bQuadDec:state_0\ : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_1\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_0\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_2\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk\ : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_1\ : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_0\ : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF \color_sensor_pwm:PWMUDB:runmode_enable\ : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF \color_sensor_pwm:PWMUDB:trig_disable\ : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF \color_sensor_pwm:PWMUDB:prevCompare1\ : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF \color_sensor_pwm:PWMUDB:status_0\ : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF \motor_r_quaddec:Net_1203_split\ : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF Net_35 : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:prevCapture\ : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:disable_run_i\ : LABEL IS "macrocell102";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell103";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:prevCompare\ : LABEL IS "macrocell104";
    ATTRIBUTE lib_model OF \color_sensor_counter:CounterUDB:count_stored_i\ : LABEL IS "macrocell105";
    ATTRIBUTE lib_model OF \us_b_timer:TimerUDB:capture_last\ : LABEL IS "macrocell106";
    ATTRIBUTE lib_model OF \us_b_timer:TimerUDB:run_mode\ : LABEL IS "macrocell107";
    ATTRIBUTE lib_model OF MODIN6_1 : LABEL IS "macrocell108";
    ATTRIBUTE lib_model OF MODIN6_0 : LABEL IS "macrocell109";
    ATTRIBUTE lib_model OF \us_b_timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell110";
    ATTRIBUTE lib_model OF \us_b_timer:TimerUDB:timer_enable\ : LABEL IS "macrocell111";
    ATTRIBUTE lib_model OF \us_b_timer:TimerUDB:trig_disable\ : LABEL IS "macrocell112";
    ATTRIBUTE lib_model OF \us_f_timer:TimerUDB:capture_last\ : LABEL IS "macrocell113";
    ATTRIBUTE lib_model OF \us_f_timer:TimerUDB:run_mode\ : LABEL IS "macrocell114";
    ATTRIBUTE lib_model OF MODIN9_1 : LABEL IS "macrocell115";
    ATTRIBUTE lib_model OF MODIN9_0 : LABEL IS "macrocell116";
    ATTRIBUTE lib_model OF \us_f_timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell117";
    ATTRIBUTE lib_model OF \us_f_timer:TimerUDB:timer_enable\ : LABEL IS "macrocell118";
    ATTRIBUTE lib_model OF \us_f_timer:TimerUDB:trig_disable\ : LABEL IS "macrocell119";
    ATTRIBUTE lib_model OF \us_r_timer:TimerUDB:capture_last\ : LABEL IS "macrocell120";
    ATTRIBUTE lib_model OF \us_r_timer:TimerUDB:run_mode\ : LABEL IS "macrocell121";
    ATTRIBUTE lib_model OF MODIN12_1 : LABEL IS "macrocell122";
    ATTRIBUTE lib_model OF MODIN12_0 : LABEL IS "macrocell123";
    ATTRIBUTE lib_model OF \us_r_timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell124";
    ATTRIBUTE lib_model OF \us_r_timer:TimerUDB:timer_enable\ : LABEL IS "macrocell125";
    ATTRIBUTE lib_model OF \us_r_timer:TimerUDB:trig_disable\ : LABEL IS "macrocell126";
    ATTRIBUTE lib_model OF \us_l_timer:TimerUDB:capture_last\ : LABEL IS "macrocell127";
    ATTRIBUTE lib_model OF \us_l_timer:TimerUDB:run_mode\ : LABEL IS "macrocell128";
    ATTRIBUTE lib_model OF \us_l_timer:TimerUDB:int_capt_count_1\ : LABEL IS "macrocell129";
    ATTRIBUTE lib_model OF \us_l_timer:TimerUDB:int_capt_count_0\ : LABEL IS "macrocell130";
    ATTRIBUTE lib_model OF \us_l_timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell131";
    ATTRIBUTE lib_model OF \us_l_timer:TimerUDB:timer_enable\ : LABEL IS "macrocell132";
    ATTRIBUTE lib_model OF \us_l_timer:TimerUDB:trig_disable\ : LABEL IS "macrocell133";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    \motor_r_quaddec:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Net_1251_split\,
            main_0 => \motor_r_quaddec:Net_1251\,
            main_1 => \motor_r_quaddec:Net_1260\,
            main_2 => \motor_r_quaddec:bQuadDec:quad_A_filt\,
            main_3 => \motor_r_quaddec:bQuadDec:quad_B_filt\,
            main_4 => \motor_r_quaddec:bQuadDec:error\,
            main_5 => \motor_r_quaddec:bQuadDec:state_1\,
            main_6 => \motor_r_quaddec:bQuadDec:state_0\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_302,
            dclk_0 => Net_302_local,
            dclk_glb_1 => Net_2144,
            dclk_1 => Net_2144_local,
            dclk_glb_2 => \UART_1:Net_9\,
            dclk_2 => \UART_1:Net_9_local\,
            dclk_glb_3 => Net_188,
            dclk_3 => Net_188_local,
            dclk_glb_ff_0 => \ClockBlock.dclk_glb_ff_0__sig\,
            dclk_glb_ff_1 => \ClockBlock.dclk_glb_ff_1__sig\);

    motor_l_en:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    motor_l_en(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "motor_l_en",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => motor_l_en(0)__PA,
            oe => open,
            pin_input => Net_2949,
            pad_out => motor_l_en(0)_PAD,
            pad_in => motor_l_en(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    motor_r_en:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "89ce0435-faeb-4930-84e3-906995031d71",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    motor_r_en(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "motor_r_en",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => motor_r_en(0)__PA,
            oe => open,
            pin_input => Net_2948,
            pad_out => motor_r_en(0)_PAD,
            pad_in => motor_r_en(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    motor_l_in1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5ef2e0e5-1261-4953-8405-6928e03f286c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    motor_l_in1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "motor_l_in1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => motor_l_in1(0)__PA,
            oe => open,
            pad_in => motor_l_in1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    motor_l_in2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "44b70976-4ffa-4fde-a186-072b5ffc9beb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    motor_l_in2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "motor_l_in2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => motor_l_in2(0)__PA,
            oe => open,
            pad_in => motor_l_in2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    motor_r_in1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "20d7d154-2d4f-4484-9a51-74eacfdfda3b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    motor_r_in1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "motor_r_in1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => motor_r_in1(0)__PA,
            oe => open,
            pad_in => motor_r_in1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    motor_r_in2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8ed61270-8082-463b-a810-c9328e7a45c0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    motor_r_in2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "motor_r_in2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => motor_r_in2(0)__PA,
            oe => open,
            pad_in => motor_r_in2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    motor_l_phaseA:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    motor_l_phaseA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "motor_l_phaseA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => motor_l_phaseA(0)__PA,
            oe => open,
            fb => Net_271,
            pad_in => motor_l_phaseA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    motor_l_phaseB:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "15272328-8b58-4615-957b-b7300f3e2be2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    motor_l_phaseB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "motor_l_phaseB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => motor_l_phaseB(0)__PA,
            oe => open,
            fb => Net_270,
            pad_in => motor_l_phaseB(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    motor_r_phaseA:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "91c9bcb8-b7cd-461b-8f4a-7f6e98eb6d90",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    motor_r_phaseA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "motor_r_phaseA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => motor_r_phaseA(0)__PA,
            oe => open,
            fb => Net_288,
            pad_in => motor_r_phaseA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    motor_r_phaseB:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "38aa9e18-abff-4278-bb2a-a4b08d99609c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    motor_r_phaseB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "motor_r_phaseB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => motor_r_phaseB(0)__PA,
            oe => open,
            fb => Net_289,
            pad_in => motor_r_phaseB(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_545,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_544,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    color_sensor_out:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c18e60bc-f19d-4f21-bca3-a4df88b8ce49",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    color_sensor_out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "color_sensor_out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => color_sensor_out(0)__PA,
            oe => open,
            fb => Net_39,
            pad_in => color_sensor_out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    color_sensor_led:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bd14d1b3-e29c-475b-876d-9fc61ebc4b5f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    color_sensor_led(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "color_sensor_led",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => color_sensor_led(0)__PA,
            oe => open,
            pad_in => color_sensor_led(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    color_sensor_s3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "84afa804-37f3-475f-a88d-b5412a32c903",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    color_sensor_s3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "color_sensor_s3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => color_sensor_s3(0)__PA,
            oe => open,
            pad_in => color_sensor_s3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    color_sensor_s2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ac931421-c24d-45be-80b3-13c61010909c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    color_sensor_s2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "color_sensor_s2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => color_sensor_s2(0)__PA,
            oe => open,
            pad_in => color_sensor_s2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    color_sensor_s1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f8161d85-6649-49f8-a7ac-523c4453c422",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    color_sensor_s1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "color_sensor_s1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => color_sensor_s1(0)__PA,
            oe => open,
            pad_in => color_sensor_s1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    color_sensor_s0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "493ab9e5-c43d-45f3-b779-ce13ba60151c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    color_sensor_s0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "color_sensor_s0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => color_sensor_s0(0)__PA,
            oe => open,
            pad_in => color_sensor_s0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    us_b_echo:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "4b077a6e-5bab-4607-a777-642e77324fc4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    us_b_echo(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "us_b_echo",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => us_b_echo(0)__PA,
            oe => open,
            fb => Net_1940,
            pad_in => us_b_echo(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    us_f_echo:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "90ebf862-24f9-4e24-8fde-40728217fff8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    us_f_echo(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "us_f_echo",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => us_f_echo(0)__PA,
            oe => open,
            fb => Net_1457,
            pad_in => us_f_echo(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    us_r_echo:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c1a50ca2-df2c-45e6-83a9-75e02ce947da",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    us_r_echo(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "us_r_echo",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => us_r_echo(0)__PA,
            oe => open,
            fb => Net_1650,
            pad_in => us_r_echo(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    us_l_echo:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "979d9229-80ba-48a8-b8ed-d75feec26d2a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    us_l_echo(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "us_l_echo",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => us_l_echo(0)__PA,
            oe => open,
            fb => Net_659,
            pad_in => us_l_echo(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    us_trigger:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c592e383-bed3-477b-9833-10db27d5efbc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    us_trigger(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "us_trigger",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => us_trigger(0)__PA,
            oe => open,
            pin_input => Net_1275,
            pad_out => us_trigger(0)_PAD,
            pad_in => us_trigger(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \motor_l_quaddec:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Cnt16:CounterUDB:reload\,
            main_0 => \motor_l_quaddec:Net_1260\,
            main_1 => \motor_l_quaddec:Cnt16:CounterUDB:status_1\,
            main_2 => \motor_l_quaddec:Cnt16:CounterUDB:overflow\);

    \motor_l_quaddec:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Cnt16:CounterUDB:status_0\,
            main_0 => \motor_l_quaddec:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\);

    \motor_l_quaddec:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Cnt16:CounterUDB:status_2\,
            main_0 => \motor_l_quaddec:Cnt16:CounterUDB:overflow\,
            main_1 => \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\);

    \motor_l_quaddec:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Cnt16:CounterUDB:status_3\,
            main_0 => \motor_l_quaddec:Cnt16:CounterUDB:status_1\,
            main_1 => \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\);

    \motor_l_quaddec:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Cnt16:CounterUDB:count_enable\,
            main_0 => \motor_l_quaddec:Cnt16:CounterUDB:control_7\,
            main_1 => \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \motor_l_quaddec:Net_1203\);

    \motor_l_quaddec:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Net_530\,
            main_0 => \motor_l_quaddec:Net_1275\,
            main_1 => \motor_l_quaddec:Net_1251\,
            main_2 => \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\);

    \motor_l_quaddec:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Net_611\,
            main_0 => \motor_l_quaddec:Net_1275\,
            main_1 => \motor_l_quaddec:Net_1251\,
            main_2 => \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\);

    \motor_r_quaddec:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Cnt16:CounterUDB:reload\,
            main_0 => \motor_r_quaddec:Net_1260\,
            main_1 => \motor_r_quaddec:Cnt16:CounterUDB:status_1\,
            main_2 => \motor_r_quaddec:Cnt16:CounterUDB:overflow\);

    \motor_r_quaddec:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Cnt16:CounterUDB:status_0\,
            main_0 => \motor_r_quaddec:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\);

    \motor_r_quaddec:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Cnt16:CounterUDB:status_2\,
            main_0 => \motor_r_quaddec:Cnt16:CounterUDB:overflow\,
            main_1 => \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\);

    \motor_r_quaddec:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Cnt16:CounterUDB:status_3\,
            main_0 => \motor_r_quaddec:Cnt16:CounterUDB:status_1\,
            main_1 => \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\);

    \motor_r_quaddec:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Cnt16:CounterUDB:count_enable\,
            main_0 => \motor_r_quaddec:Cnt16:CounterUDB:control_7\,
            main_1 => \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \motor_r_quaddec:Net_1203\);

    \motor_r_quaddec:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Net_530\,
            main_0 => \motor_r_quaddec:Net_1275\,
            main_1 => \motor_r_quaddec:Net_1251\,
            main_2 => \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\);

    \motor_r_quaddec:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Net_611\,
            main_0 => \motor_r_quaddec:Net_1275\,
            main_1 => \motor_r_quaddec:Net_1251\,
            main_2 => \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\);

    Net_544:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_544,
            main_0 => \UART_1:BUART:txn\);

    \UART_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:counter_load_not\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_0\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_2\,
            main_0 => \UART_1:BUART:tx_fifo_notfull\);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_postpoll\,
            main_0 => \UART_1:BUART:pollcount_1\,
            main_1 => Net_545,
            main_2 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => \UART_1:BUART:rx_fifofull\);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:rx_fifonotempty\,
            main_1 => \UART_1:BUART:rx_state_stop1_reg\);

    \color_sensor_pwm:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \color_sensor_pwm:PWMUDB:status_2\,
            main_0 => \color_sensor_pwm:PWMUDB:runmode_enable\,
            main_1 => \color_sensor_pwm:PWMUDB:tc_i\);

    \color_sensor_counter:CounterUDB:hwCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \color_sensor_counter:CounterUDB:hwCapture\,
            main_0 => Net_35,
            main_1 => \color_sensor_counter:CounterUDB:prevCapture\);

    \color_sensor_counter:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3) + (!main_0 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \color_sensor_counter:CounterUDB:reload\,
            main_0 => Net_311,
            main_1 => Net_35,
            main_2 => \color_sensor_counter:CounterUDB:prevCapture\,
            main_3 => \color_sensor_counter:CounterUDB:per_equal\);

    \color_sensor_counter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \color_sensor_counter:CounterUDB:status_0\,
            main_0 => \color_sensor_counter:CounterUDB:cmp_out_i\,
            main_1 => \color_sensor_counter:CounterUDB:prevCompare\);

    \color_sensor_counter:CounterUDB:overflow_status\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \color_sensor_counter:CounterUDB:overflow_status\,
            main_0 => \color_sensor_counter:CounterUDB:per_equal\,
            main_1 => \color_sensor_counter:CounterUDB:overflow_reg_i\);

    \color_sensor_counter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \color_sensor_counter:CounterUDB:count_enable\,
            main_0 => \color_sensor_counter:CounterUDB:control_7\,
            main_1 => \color_sensor_counter:CounterUDB:disable_run_i\,
            main_2 => \color_sensor_counter:CounterUDB:count_stored_i\,
            main_3 => Net_39);

    \us_b_timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \us_b_timer:TimerUDB:capt_fifo_load\,
            main_0 => Net_1940,
            main_1 => \us_b_timer:TimerUDB:capture_last\,
            main_2 => \us_b_timer:TimerUDB:timer_enable\);

    \us_b_timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \us_b_timer:TimerUDB:status_tc\,
            main_0 => \us_b_timer:TimerUDB:run_mode\,
            main_1 => \us_b_timer:TimerUDB:per_zero\);

    \us_f_timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \us_f_timer:TimerUDB:capt_fifo_load\,
            main_0 => Net_1457,
            main_1 => \us_f_timer:TimerUDB:capture_last\,
            main_2 => \us_f_timer:TimerUDB:timer_enable\);

    \us_f_timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \us_f_timer:TimerUDB:status_tc\,
            main_0 => \us_f_timer:TimerUDB:run_mode\,
            main_1 => \us_f_timer:TimerUDB:per_zero\);

    \us_r_timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \us_r_timer:TimerUDB:capt_fifo_load\,
            main_0 => Net_1650,
            main_1 => \us_r_timer:TimerUDB:capture_last\,
            main_2 => \us_r_timer:TimerUDB:timer_enable\);

    \us_r_timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \us_r_timer:TimerUDB:status_tc\,
            main_0 => \us_r_timer:TimerUDB:run_mode\,
            main_1 => \us_r_timer:TimerUDB:per_zero\);

    \us_l_timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \us_l_timer:TimerUDB:capt_fifo_load\,
            main_0 => Net_659,
            main_1 => \us_l_timer:TimerUDB:capture_last\,
            main_2 => \us_l_timer:TimerUDB:timer_enable\);

    \us_l_timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \us_l_timer:TimerUDB:status_tc\,
            main_0 => \us_l_timer:TimerUDB:run_mode\,
            main_1 => \us_l_timer:TimerUDB:per_zero\);

    \motor_l_pwm:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \motor_l_pwm:Net_63\,
            cmp => Net_2949,
            irq => \motor_l_pwm:Net_54\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \motor_r_pwm:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \motor_r_pwm:Net_63\,
            cmp => Net_2948,
            irq => \motor_r_pwm:Net_54\);

    \motor_l_quaddec:isr\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2947,
            clock => ClockBlock_BUS_CLK);

    \motor_l_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_302,
            control_7 => \motor_l_quaddec:Cnt16:CounterUDB:control_7\,
            control_6 => \motor_l_quaddec:Cnt16:CounterUDB:control_6\,
            control_5 => \motor_l_quaddec:Cnt16:CounterUDB:control_5\,
            control_4 => \motor_l_quaddec:Cnt16:CounterUDB:control_4\,
            control_3 => \motor_l_quaddec:Cnt16:CounterUDB:control_3\,
            control_2 => \motor_l_quaddec:Cnt16:CounterUDB:control_2\,
            control_1 => \motor_l_quaddec:Cnt16:CounterUDB:control_1\,
            control_0 => \motor_l_quaddec:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \motor_l_quaddec:Net_1260\,
            clock => Net_302,
            status_6 => \motor_l_quaddec:Cnt16:CounterUDB:status_6\,
            status_5 => \motor_l_quaddec:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \motor_l_quaddec:Cnt16:CounterUDB:status_3\,
            status_2 => \motor_l_quaddec:Cnt16:CounterUDB:status_2\,
            status_1 => \motor_l_quaddec:Cnt16:CounterUDB:status_1\,
            status_0 => \motor_l_quaddec:Cnt16:CounterUDB:status_0\);

    \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_302,
            cs_addr_2 => \motor_l_quaddec:Net_1251\,
            cs_addr_1 => \motor_l_quaddec:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \motor_l_quaddec:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_302,
            cs_addr_2 => \motor_l_quaddec:Net_1251\,
            cs_addr_1 => \motor_l_quaddec:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \motor_l_quaddec:Cnt16:CounterUDB:reload\,
            z0_comb => \motor_l_quaddec:Cnt16:CounterUDB:status_1\,
            f0_comb => \motor_l_quaddec:Cnt16:CounterUDB:overflow\,
            ce1_comb => \motor_l_quaddec:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \motor_l_quaddec:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \motor_l_quaddec:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \motor_l_quaddec:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_302,
            main_0 => Net_271);

    \motor_l_quaddec:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:bQuadDec:quad_A_delayed_0\);

    \motor_l_quaddec:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:bQuadDec:quad_A_delayed_1\);

    \motor_l_quaddec:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_302,
            main_0 => Net_270);

    \motor_l_quaddec:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:bQuadDec:quad_B_delayed_0\);

    \motor_l_quaddec:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:bQuadDec:quad_B_delayed_1\);

    \motor_l_quaddec:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_302,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \motor_l_quaddec:bQuadDec:error\,
            status_2 => \motor_l_quaddec:Net_1260\,
            status_1 => \motor_l_quaddec:Net_611\,
            status_0 => \motor_l_quaddec:Net_530\,
            interrupt => Net_2947);

    \motor_r_quaddec:isr\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2945,
            clock => ClockBlock_BUS_CLK);

    \motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_302,
            control_7 => \motor_r_quaddec:Cnt16:CounterUDB:control_7\,
            control_6 => \motor_r_quaddec:Cnt16:CounterUDB:control_6\,
            control_5 => \motor_r_quaddec:Cnt16:CounterUDB:control_5\,
            control_4 => \motor_r_quaddec:Cnt16:CounterUDB:control_4\,
            control_3 => \motor_r_quaddec:Cnt16:CounterUDB:control_3\,
            control_2 => \motor_r_quaddec:Cnt16:CounterUDB:control_2\,
            control_1 => \motor_r_quaddec:Cnt16:CounterUDB:control_1\,
            control_0 => \motor_r_quaddec:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \motor_r_quaddec:Net_1260\,
            clock => Net_302,
            status_6 => \motor_r_quaddec:Cnt16:CounterUDB:status_6\,
            status_5 => \motor_r_quaddec:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \motor_r_quaddec:Cnt16:CounterUDB:status_3\,
            status_2 => \motor_r_quaddec:Cnt16:CounterUDB:status_2\,
            status_1 => \motor_r_quaddec:Cnt16:CounterUDB:status_1\,
            status_0 => \motor_r_quaddec:Cnt16:CounterUDB:status_0\);

    \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_302,
            cs_addr_2 => \motor_r_quaddec:Net_1251\,
            cs_addr_1 => \motor_r_quaddec:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \motor_r_quaddec:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_302,
            cs_addr_2 => \motor_r_quaddec:Net_1251\,
            cs_addr_1 => \motor_r_quaddec:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \motor_r_quaddec:Cnt16:CounterUDB:reload\,
            z0_comb => \motor_r_quaddec:Cnt16:CounterUDB:status_1\,
            f0_comb => \motor_r_quaddec:Cnt16:CounterUDB:overflow\,
            ce1_comb => \motor_r_quaddec:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \motor_r_quaddec:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \motor_r_quaddec:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \motor_r_quaddec:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_302,
            main_0 => Net_288);

    \motor_r_quaddec:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:bQuadDec:quad_A_delayed_0\);

    \motor_r_quaddec:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:bQuadDec:quad_A_delayed_1\);

    \motor_r_quaddec:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_302,
            main_0 => Net_289);

    \motor_r_quaddec:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:bQuadDec:quad_B_delayed_0\);

    \motor_r_quaddec:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:bQuadDec:quad_B_delayed_1\);

    \motor_r_quaddec:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_302,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \motor_r_quaddec:bQuadDec:error\,
            status_2 => \motor_r_quaddec:Net_1260\,
            status_1 => \motor_r_quaddec:Net_611\,
            status_0 => \motor_r_quaddec:Net_530\,
            interrupt => Net_2945);

    p_controller_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_367,
            clock => ClockBlock_BUS_CLK);

    \p_controller_timer:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \p_controller_timer:Net_51\,
            cmp => \p_controller_timer:Net_261\,
            irq => Net_367);

    \UART_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_0 => \UART_1:BUART:counter_load_not\,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_1:BUART:tx_status_2\,
            status_1 => \UART_1:BUART:tx_fifo_empty\,
            status_0 => \UART_1:BUART:tx_status_0\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => \UART_1:BUART:rx_postpoll\,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_1:BUART:rx_count_6\,
            count_5 => \UART_1:BUART:rx_count_5\,
            count_4 => \UART_1:BUART:rx_count_4\,
            count_3 => \UART_1:BUART:rx_count_3\,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \color_sensor_pwm:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_188,
            control_7 => \color_sensor_pwm:PWMUDB:control_7\,
            control_6 => \color_sensor_pwm:PWMUDB:control_6\,
            control_5 => \color_sensor_pwm:PWMUDB:control_5\,
            control_4 => \color_sensor_pwm:PWMUDB:control_4\,
            control_3 => \color_sensor_pwm:PWMUDB:control_3\,
            control_2 => \color_sensor_pwm:PWMUDB:control_2\,
            control_1 => \color_sensor_pwm:PWMUDB:control_1\,
            control_0 => \color_sensor_pwm:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \color_sensor_pwm:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_311,
            clock => Net_188,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \color_sensor_pwm:PWMUDB:status_3\,
            status_2 => \color_sensor_pwm:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \color_sensor_pwm:PWMUDB:status_0\,
            interrupt => Net_2818);

    \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_188,
            cs_addr_2 => \color_sensor_pwm:PWMUDB:tc_i\,
            cs_addr_1 => \color_sensor_pwm:PWMUDB:runmode_enable\,
            cs_addr_0 => Net_311,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_188,
            cs_addr_2 => \color_sensor_pwm:PWMUDB:tc_i\,
            cs_addr_1 => \color_sensor_pwm:PWMUDB:runmode_enable\,
            cs_addr_0 => Net_311,
            cl0_comb => \color_sensor_pwm:PWMUDB:cmp1_less\,
            z0_comb => \color_sensor_pwm:PWMUDB:tc_i\,
            f1_blk_stat_comb => \color_sensor_pwm:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_188,
            control_7 => \color_sensor_counter:CounterUDB:control_7\,
            control_6 => \color_sensor_counter:CounterUDB:control_6\,
            control_5 => \color_sensor_counter:CounterUDB:control_5\,
            control_4 => \color_sensor_counter:CounterUDB:control_4\,
            control_3 => \color_sensor_counter:CounterUDB:control_3\,
            control_2 => \color_sensor_counter:CounterUDB:control_2\,
            control_1 => \color_sensor_counter:CounterUDB:control_1\,
            control_0 => \color_sensor_counter:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \color_sensor_counter:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_311,
            clock => Net_188,
            status_6 => \color_sensor_counter:CounterUDB:status_6\,
            status_5 => \color_sensor_counter:CounterUDB:status_5\,
            status_4 => \color_sensor_counter:CounterUDB:hwCapture\,
            status_3 => open,
            status_2 => \color_sensor_counter:CounterUDB:overflow_status\,
            status_1 => \color_sensor_counter:CounterUDB:status_1\,
            status_0 => \color_sensor_counter:CounterUDB:status_0\);

    \color_sensor_counter:CounterUDB:sC32:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_188,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \color_sensor_counter:CounterUDB:count_enable\,
            cs_addr_0 => \color_sensor_counter:CounterUDB:reload\,
            f0_load => \color_sensor_counter:CounterUDB:hwCapture\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0 => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0 => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0 => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1 => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1 => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1 => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1 => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            co_msb => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sol_msb => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbo => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sil => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbi => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\);

    \color_sensor_counter:CounterUDB:sC32:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_188,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \color_sensor_counter:CounterUDB:count_enable\,
            cs_addr_0 => \color_sensor_counter:CounterUDB:reload\,
            f0_load => \color_sensor_counter:CounterUDB:hwCapture\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0i => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0i => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0i => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1i => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1i => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1i => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1i => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            ci => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sir => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbi => \color_sensor_counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sor => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbo => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\,
            ce0 => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0 => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0 => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0 => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1 => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1 => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1 => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1 => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            co_msb => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sol_msb => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbo => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sil => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbi => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\);

    \color_sensor_counter:CounterUDB:sC32:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_188,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \color_sensor_counter:CounterUDB:count_enable\,
            cs_addr_0 => \color_sensor_counter:CounterUDB:reload\,
            f0_load => \color_sensor_counter:CounterUDB:hwCapture\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0i => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0i => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0i => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1i => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1i => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1i => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1i => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            ci => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sir => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbi => \color_sensor_counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sor => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbo => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\,
            ce0 => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0 => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0 => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0 => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1 => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1 => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1 => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1 => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            co_msb => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sol_msb => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbo => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sil => \color_sensor_counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbi => \color_sensor_counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \color_sensor_counter:CounterUDB:sC32:counterdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_188,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \color_sensor_counter:CounterUDB:count_enable\,
            cs_addr_0 => \color_sensor_counter:CounterUDB:reload\,
            f0_load => \color_sensor_counter:CounterUDB:hwCapture\,
            ce0_comb => \color_sensor_counter:CounterUDB:per_equal\,
            z0_comb => \color_sensor_counter:CounterUDB:status_1\,
            cl1_comb => \color_sensor_counter:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \color_sensor_counter:CounterUDB:status_6\,
            f0_blk_stat_comb => \color_sensor_counter:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0i => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0i => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0i => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1i => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1i => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1i => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1i => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            ci => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sir => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbi => \color_sensor_counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sor => \color_sensor_counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbo => \color_sensor_counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \color_sensor_creg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \color_sensor_creg:control_7\,
            control_6 => \color_sensor_creg:control_6\,
            control_5 => \color_sensor_creg:control_5\,
            control_4 => \color_sensor_creg:control_4\,
            control_3 => \color_sensor_creg:control_3\,
            control_2 => \color_sensor_creg:control_2\,
            control_1 => \color_sensor_creg:control_1\,
            control_0 => Net_311,
            busclk => ClockBlock_BUS_CLK);

    color_sensor_ready:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2818,
            clock => ClockBlock_BUS_CLK);

    us_b_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1943,
            clock => ClockBlock_BUS_CLK);

    \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2144,
            control_7 => \us_b_timer:TimerUDB:control_7\,
            control_6 => \us_b_timer:TimerUDB:control_6\,
            control_5 => \us_b_timer:TimerUDB:control_5\,
            control_4 => \us_b_timer:TimerUDB:control_4\,
            control_3 => \us_b_timer:TimerUDB:control_3\,
            control_2 => \us_b_timer:TimerUDB:control_2\,
            control_1 => MODIN7_1,
            control_0 => MODIN7_0,
            busclk => ClockBlock_BUS_CLK);

    \us_b_timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_1275,
            clock => Net_2144,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \us_b_timer:TimerUDB:status_3\,
            status_2 => \us_b_timer:TimerUDB:status_2\,
            status_1 => \us_b_timer:TimerUDB:capt_int_temp\,
            status_0 => \us_b_timer:TimerUDB:status_tc\,
            interrupt => Net_1943);

    \us_b_timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2144,
            cs_addr_2 => Net_1275,
            cs_addr_1 => \us_b_timer:TimerUDB:timer_enable\,
            cs_addr_0 => \us_b_timer:TimerUDB:per_zero\,
            f0_load => \us_b_timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \us_b_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \us_b_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \us_b_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \us_b_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \us_b_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \us_b_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \us_b_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \us_b_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \us_b_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \us_b_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \us_b_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \us_b_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \us_b_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \us_b_timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2144,
            cs_addr_2 => Net_1275,
            cs_addr_1 => \us_b_timer:TimerUDB:timer_enable\,
            cs_addr_0 => \us_b_timer:TimerUDB:per_zero\,
            f0_load => \us_b_timer:TimerUDB:capt_fifo_load\,
            z0_comb => \us_b_timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \us_b_timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \us_b_timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \us_b_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \us_b_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \us_b_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \us_b_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \us_b_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \us_b_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \us_b_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \us_b_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \us_b_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \us_b_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \us_b_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \us_b_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \us_b_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    us_f_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1261,
            clock => ClockBlock_BUS_CLK);

    \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2144,
            control_7 => \us_f_timer:TimerUDB:control_7\,
            control_6 => \us_f_timer:TimerUDB:control_6\,
            control_5 => \us_f_timer:TimerUDB:control_5\,
            control_4 => \us_f_timer:TimerUDB:control_4\,
            control_3 => \us_f_timer:TimerUDB:control_3\,
            control_2 => \us_f_timer:TimerUDB:control_2\,
            control_1 => MODIN10_1,
            control_0 => MODIN10_0,
            busclk => ClockBlock_BUS_CLK);

    \us_f_timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_1275,
            clock => Net_2144,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \us_f_timer:TimerUDB:status_3\,
            status_2 => \us_f_timer:TimerUDB:status_2\,
            status_1 => \us_f_timer:TimerUDB:capt_int_temp\,
            status_0 => \us_f_timer:TimerUDB:status_tc\,
            interrupt => Net_1261);

    \us_f_timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2144,
            cs_addr_2 => Net_1275,
            cs_addr_1 => \us_f_timer:TimerUDB:timer_enable\,
            cs_addr_0 => \us_f_timer:TimerUDB:per_zero\,
            f0_load => \us_f_timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \us_f_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \us_f_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \us_f_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \us_f_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \us_f_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \us_f_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \us_f_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \us_f_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \us_f_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \us_f_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \us_f_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \us_f_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \us_f_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \us_f_timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2144,
            cs_addr_2 => Net_1275,
            cs_addr_1 => \us_f_timer:TimerUDB:timer_enable\,
            cs_addr_0 => \us_f_timer:TimerUDB:per_zero\,
            f0_load => \us_f_timer:TimerUDB:capt_fifo_load\,
            z0_comb => \us_f_timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \us_f_timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \us_f_timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \us_f_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \us_f_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \us_f_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \us_f_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \us_f_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \us_f_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \us_f_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \us_f_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \us_f_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \us_f_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \us_f_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \us_f_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \us_f_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \us_trigger_pwm:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_1__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \us_trigger_pwm:Net_63\,
            cmp => Net_1275,
            irq => \us_trigger_pwm:Net_54\);

    us_r_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_884,
            clock => ClockBlock_BUS_CLK);

    \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2144,
            control_7 => \us_r_timer:TimerUDB:control_7\,
            control_6 => \us_r_timer:TimerUDB:control_6\,
            control_5 => \us_r_timer:TimerUDB:control_5\,
            control_4 => \us_r_timer:TimerUDB:control_4\,
            control_3 => \us_r_timer:TimerUDB:control_3\,
            control_2 => \us_r_timer:TimerUDB:control_2\,
            control_1 => MODIN13_1,
            control_0 => MODIN13_0,
            busclk => ClockBlock_BUS_CLK);

    \us_r_timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_1275,
            clock => Net_2144,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \us_r_timer:TimerUDB:status_3\,
            status_2 => \us_r_timer:TimerUDB:status_2\,
            status_1 => \us_r_timer:TimerUDB:capt_int_temp\,
            status_0 => \us_r_timer:TimerUDB:status_tc\,
            interrupt => Net_884);

    \us_r_timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2144,
            cs_addr_2 => Net_1275,
            cs_addr_1 => \us_r_timer:TimerUDB:timer_enable\,
            cs_addr_0 => \us_r_timer:TimerUDB:per_zero\,
            f0_load => \us_r_timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \us_r_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \us_r_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \us_r_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \us_r_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \us_r_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \us_r_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \us_r_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \us_r_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \us_r_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \us_r_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \us_r_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \us_r_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \us_r_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \us_r_timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2144,
            cs_addr_2 => Net_1275,
            cs_addr_1 => \us_r_timer:TimerUDB:timer_enable\,
            cs_addr_0 => \us_r_timer:TimerUDB:per_zero\,
            f0_load => \us_r_timer:TimerUDB:capt_fifo_load\,
            z0_comb => \us_r_timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \us_r_timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \us_r_timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \us_r_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \us_r_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \us_r_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \us_r_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \us_r_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \us_r_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \us_r_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \us_r_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \us_r_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \us_r_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \us_r_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \us_r_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \us_r_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    us_l_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2674,
            clock => ClockBlock_BUS_CLK);

    \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2144,
            control_7 => \us_l_timer:TimerUDB:control_7\,
            control_6 => \us_l_timer:TimerUDB:control_6\,
            control_5 => \us_l_timer:TimerUDB:control_5\,
            control_4 => \us_l_timer:TimerUDB:control_4\,
            control_3 => \us_l_timer:TimerUDB:control_3\,
            control_2 => \us_l_timer:TimerUDB:control_2\,
            control_1 => \us_l_timer:TimerUDB:control_1\,
            control_0 => \us_l_timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \us_l_timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_1275,
            clock => Net_2144,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \us_l_timer:TimerUDB:status_3\,
            status_2 => \us_l_timer:TimerUDB:status_2\,
            status_1 => \us_l_timer:TimerUDB:capt_int_temp\,
            status_0 => \us_l_timer:TimerUDB:status_tc\,
            interrupt => Net_2674);

    \us_l_timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2144,
            cs_addr_2 => Net_1275,
            cs_addr_1 => \us_l_timer:TimerUDB:timer_enable\,
            cs_addr_0 => \us_l_timer:TimerUDB:per_zero\,
            f0_load => \us_l_timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \us_l_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \us_l_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \us_l_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \us_l_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \us_l_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \us_l_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \us_l_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \us_l_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \us_l_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \us_l_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \us_l_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \us_l_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \us_l_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \us_l_timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2144,
            cs_addr_2 => Net_1275,
            cs_addr_1 => \us_l_timer:TimerUDB:timer_enable\,
            cs_addr_0 => \us_l_timer:TimerUDB:per_zero\,
            f0_load => \us_l_timer:TimerUDB:capt_fifo_load\,
            z0_comb => \us_l_timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \us_l_timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \us_l_timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \us_l_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \us_l_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \us_l_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \us_l_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \us_l_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \us_l_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \us_l_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \us_l_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \us_l_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \us_l_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \us_l_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \us_l_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \us_l_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \motor_l_quaddec:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Net_1251\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:Net_1251\,
            main_1 => \motor_l_quaddec:Net_1260\,
            main_2 => \motor_l_quaddec:bQuadDec:quad_A_filt\,
            main_3 => \motor_l_quaddec:bQuadDec:quad_B_filt\,
            main_4 => \motor_l_quaddec:bQuadDec:error\,
            main_5 => \motor_l_quaddec:bQuadDec:state_1\,
            main_6 => \motor_l_quaddec:bQuadDec:state_0\,
            main_7 => \motor_l_quaddec:Net_1251_split\);

    \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:Cnt16:CounterUDB:overflow\);

    \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:Cnt16:CounterUDB:status_1\);

    \motor_l_quaddec:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Net_1275\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:Cnt16:CounterUDB:status_1\,
            main_1 => \motor_l_quaddec:Cnt16:CounterUDB:overflow\);

    \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:Cnt16:CounterUDB:cmp_out_i\);

    \motor_l_quaddec:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Net_1251_split\,
            main_0 => \motor_l_quaddec:Net_1251\,
            main_1 => \motor_l_quaddec:Net_1260\,
            main_2 => \motor_l_quaddec:bQuadDec:quad_A_filt\,
            main_3 => \motor_l_quaddec:bQuadDec:quad_B_filt\,
            main_4 => \motor_l_quaddec:bQuadDec:error\,
            main_5 => \motor_l_quaddec:bQuadDec:state_1\,
            main_6 => \motor_l_quaddec:bQuadDec:state_0\);

    \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:Net_1203\);

    \motor_l_quaddec:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Net_1203\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:bQuadDec:quad_A_filt\,
            main_1 => \motor_l_quaddec:bQuadDec:quad_B_filt\,
            main_2 => \motor_l_quaddec:bQuadDec:error\,
            main_3 => \motor_l_quaddec:bQuadDec:state_1\,
            main_4 => \motor_l_quaddec:bQuadDec:state_0\,
            main_5 => \motor_l_quaddec:Net_1203_split\);

    \motor_l_quaddec:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:bQuadDec:quad_A_filt\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:bQuadDec:quad_A_delayed_0\,
            main_1 => \motor_l_quaddec:bQuadDec:quad_A_delayed_1\,
            main_2 => \motor_l_quaddec:bQuadDec:quad_A_delayed_2\,
            main_3 => \motor_l_quaddec:bQuadDec:quad_A_filt\);

    \motor_l_quaddec:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:bQuadDec:quad_B_filt\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:bQuadDec:quad_B_delayed_0\,
            main_1 => \motor_l_quaddec:bQuadDec:quad_B_delayed_1\,
            main_2 => \motor_l_quaddec:bQuadDec:quad_B_delayed_2\,
            main_3 => \motor_l_quaddec:bQuadDec:quad_B_filt\);

    \motor_l_quaddec:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Net_1260\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:Net_1260\,
            main_1 => \motor_l_quaddec:bQuadDec:error\,
            main_2 => \motor_l_quaddec:bQuadDec:state_1\,
            main_3 => \motor_l_quaddec:bQuadDec:state_0\);

    \motor_l_quaddec:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:bQuadDec:error\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:Net_1260\,
            main_1 => \motor_l_quaddec:bQuadDec:quad_A_filt\,
            main_2 => \motor_l_quaddec:bQuadDec:quad_B_filt\,
            main_3 => \motor_l_quaddec:bQuadDec:error\,
            main_4 => \motor_l_quaddec:bQuadDec:state_1\,
            main_5 => \motor_l_quaddec:bQuadDec:state_0\);

    \motor_l_quaddec:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:bQuadDec:state_1\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:Net_1260\,
            main_1 => \motor_l_quaddec:bQuadDec:quad_A_filt\,
            main_2 => \motor_l_quaddec:bQuadDec:quad_B_filt\,
            main_3 => \motor_l_quaddec:bQuadDec:error\,
            main_4 => \motor_l_quaddec:bQuadDec:state_1\,
            main_5 => \motor_l_quaddec:bQuadDec:state_0\);

    \motor_l_quaddec:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:bQuadDec:state_0\,
            clock_0 => Net_302,
            main_0 => \motor_l_quaddec:Net_1260\,
            main_1 => \motor_l_quaddec:bQuadDec:quad_A_filt\,
            main_2 => \motor_l_quaddec:bQuadDec:quad_B_filt\,
            main_3 => \motor_l_quaddec:bQuadDec:error\,
            main_4 => \motor_l_quaddec:bQuadDec:state_1\,
            main_5 => \motor_l_quaddec:bQuadDec:state_0\);

    \motor_r_quaddec:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Net_1251\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:Net_1251\,
            main_1 => \motor_r_quaddec:Net_1260\,
            main_2 => \motor_r_quaddec:bQuadDec:quad_A_filt\,
            main_3 => \motor_r_quaddec:bQuadDec:quad_B_filt\,
            main_4 => \motor_r_quaddec:bQuadDec:error\,
            main_5 => \motor_r_quaddec:bQuadDec:state_1\,
            main_6 => \motor_r_quaddec:bQuadDec:state_0\,
            main_7 => \motor_r_quaddec:Net_1251_split\);

    \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:Cnt16:CounterUDB:overflow\);

    \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:Cnt16:CounterUDB:status_1\);

    \motor_r_quaddec:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Net_1275\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:Cnt16:CounterUDB:status_1\,
            main_1 => \motor_r_quaddec:Cnt16:CounterUDB:overflow\);

    \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:Cnt16:CounterUDB:cmp_out_i\);

    \motor_l_quaddec:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_l_quaddec:Net_1203_split\,
            main_0 => \motor_l_quaddec:Net_1260\,
            main_1 => \motor_l_quaddec:Net_1203\,
            main_2 => \motor_l_quaddec:bQuadDec:quad_A_filt\,
            main_3 => \motor_l_quaddec:bQuadDec:quad_B_filt\,
            main_4 => \motor_l_quaddec:bQuadDec:error\,
            main_5 => \motor_l_quaddec:bQuadDec:state_1\,
            main_6 => \motor_l_quaddec:bQuadDec:state_0\);

    \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:Net_1203\);

    \motor_r_quaddec:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Net_1203\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:bQuadDec:quad_A_filt\,
            main_1 => \motor_r_quaddec:bQuadDec:quad_B_filt\,
            main_2 => \motor_r_quaddec:bQuadDec:error\,
            main_3 => \motor_r_quaddec:bQuadDec:state_1\,
            main_4 => \motor_r_quaddec:bQuadDec:state_0\,
            main_5 => \motor_r_quaddec:Net_1203_split\);

    \motor_r_quaddec:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:bQuadDec:quad_A_filt\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:bQuadDec:quad_A_delayed_0\,
            main_1 => \motor_r_quaddec:bQuadDec:quad_A_delayed_1\,
            main_2 => \motor_r_quaddec:bQuadDec:quad_A_delayed_2\,
            main_3 => \motor_r_quaddec:bQuadDec:quad_A_filt\);

    \motor_r_quaddec:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:bQuadDec:quad_B_filt\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:bQuadDec:quad_B_delayed_0\,
            main_1 => \motor_r_quaddec:bQuadDec:quad_B_delayed_1\,
            main_2 => \motor_r_quaddec:bQuadDec:quad_B_delayed_2\,
            main_3 => \motor_r_quaddec:bQuadDec:quad_B_filt\);

    \motor_r_quaddec:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Net_1260\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:Net_1260\,
            main_1 => \motor_r_quaddec:bQuadDec:error\,
            main_2 => \motor_r_quaddec:bQuadDec:state_1\,
            main_3 => \motor_r_quaddec:bQuadDec:state_0\);

    \motor_r_quaddec:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:bQuadDec:error\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:Net_1260\,
            main_1 => \motor_r_quaddec:bQuadDec:quad_A_filt\,
            main_2 => \motor_r_quaddec:bQuadDec:quad_B_filt\,
            main_3 => \motor_r_quaddec:bQuadDec:error\,
            main_4 => \motor_r_quaddec:bQuadDec:state_1\,
            main_5 => \motor_r_quaddec:bQuadDec:state_0\);

    \motor_r_quaddec:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:bQuadDec:state_1\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:Net_1260\,
            main_1 => \motor_r_quaddec:bQuadDec:quad_A_filt\,
            main_2 => \motor_r_quaddec:bQuadDec:quad_B_filt\,
            main_3 => \motor_r_quaddec:bQuadDec:error\,
            main_4 => \motor_r_quaddec:bQuadDec:state_1\,
            main_5 => \motor_r_quaddec:bQuadDec:state_0\);

    \motor_r_quaddec:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:bQuadDec:state_0\,
            clock_0 => Net_302,
            main_0 => \motor_r_quaddec:Net_1260\,
            main_1 => \motor_r_quaddec:bQuadDec:quad_A_filt\,
            main_2 => \motor_r_quaddec:bQuadDec:quad_B_filt\,
            main_3 => \motor_r_quaddec:bQuadDec:error\,
            main_4 => \motor_r_quaddec:bQuadDec:state_1\,
            main_5 => \motor_r_quaddec:bQuadDec:state_0\);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:txn\,
            main_1 => \UART_1:BUART:tx_state_1\,
            main_2 => \UART_1:BUART:tx_state_0\,
            main_3 => \UART_1:BUART:tx_shift_out\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_counter_dp\,
            main_6 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_1:Net_9\);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\,
            main_8 => \UART_1:BUART:pollcount_1\,
            main_9 => Net_545,
            main_10 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_8 * main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\,
            main_8 => Net_545,
            main_9 => \UART_1:BUART:rx_last\);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:pollcount_1\,
            main_3 => Net_545,
            main_4 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => Net_545,
            main_3 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:pollcount_1\,
            main_6 => Net_545,
            main_7 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_545);

    \color_sensor_pwm:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_3) + (main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \color_sensor_pwm:PWMUDB:runmode_enable\,
            clock_0 => Net_188,
            ar_0 => Net_311,
            main_0 => \color_sensor_pwm:PWMUDB:control_7\,
            main_1 => \color_sensor_pwm:PWMUDB:runmode_enable\,
            main_2 => \color_sensor_pwm:PWMUDB:tc_i\,
            main_3 => \color_sensor_pwm:PWMUDB:trig_disable\);

    \color_sensor_pwm:PWMUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \color_sensor_pwm:PWMUDB:trig_disable\,
            clock_0 => Net_188,
            ar_0 => Net_311,
            main_0 => \color_sensor_pwm:PWMUDB:control_7\,
            main_1 => \color_sensor_pwm:PWMUDB:runmode_enable\,
            main_2 => \color_sensor_pwm:PWMUDB:tc_i\,
            main_3 => \color_sensor_pwm:PWMUDB:trig_disable\);

    \color_sensor_pwm:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \color_sensor_pwm:PWMUDB:prevCompare1\,
            clock_0 => Net_188,
            main_0 => \color_sensor_pwm:PWMUDB:cmp1_less\);

    \color_sensor_pwm:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \color_sensor_pwm:PWMUDB:status_0\,
            clock_0 => Net_188,
            ar_0 => Net_311,
            main_0 => \color_sensor_pwm:PWMUDB:prevCompare1\,
            main_1 => \color_sensor_pwm:PWMUDB:cmp1_less\);

    \motor_r_quaddec:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motor_r_quaddec:Net_1203_split\,
            main_0 => \motor_r_quaddec:Net_1260\,
            main_1 => \motor_r_quaddec:Net_1203\,
            main_2 => \motor_r_quaddec:bQuadDec:quad_A_filt\,
            main_3 => \motor_r_quaddec:bQuadDec:quad_B_filt\,
            main_4 => \motor_r_quaddec:bQuadDec:error\,
            main_5 => \motor_r_quaddec:bQuadDec:state_1\,
            main_6 => \motor_r_quaddec:bQuadDec:state_0\);

    Net_35:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_35,
            clock_0 => Net_188,
            main_0 => \color_sensor_pwm:PWMUDB:runmode_enable\,
            main_1 => \color_sensor_pwm:PWMUDB:cmp1_less\);

    \color_sensor_counter:CounterUDB:prevCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \color_sensor_counter:CounterUDB:prevCapture\,
            clock_0 => Net_188,
            main_0 => Net_35);

    \color_sensor_counter:CounterUDB:disable_run_i\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \color_sensor_counter:CounterUDB:disable_run_i\,
            clock_0 => Net_188,
            main_0 => Net_311,
            main_1 => \color_sensor_counter:CounterUDB:disable_run_i\,
            main_2 => \color_sensor_counter:CounterUDB:per_equal\,
            main_3 => \color_sensor_counter:CounterUDB:overflow_reg_i\);

    \color_sensor_counter:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \color_sensor_counter:CounterUDB:overflow_reg_i\,
            clock_0 => Net_188,
            main_0 => \color_sensor_counter:CounterUDB:per_equal\);

    \color_sensor_counter:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \color_sensor_counter:CounterUDB:prevCompare\,
            clock_0 => Net_188,
            main_0 => \color_sensor_counter:CounterUDB:cmp_out_i\);

    \color_sensor_counter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \color_sensor_counter:CounterUDB:count_stored_i\,
            clock_0 => Net_188,
            main_0 => Net_39);

    \us_b_timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_b_timer:TimerUDB:capture_last\,
            clock_0 => Net_2144,
            main_0 => Net_1940);

    \us_b_timer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_b_timer:TimerUDB:run_mode\,
            clock_0 => Net_2144,
            main_0 => Net_1940,
            main_1 => \us_b_timer:TimerUDB:control_7\);

    MODIN6_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5 * main_6) + (!main_0 * main_1 * main_2 * !main_3 * main_5 * !main_7) + (!main_0 * main_1 * main_2 * main_4 * main_5) + (!main_0 * main_1 * main_2 * main_4 * main_6 * !main_7) + (main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN6_1,
            clock_0 => Net_2144,
            main_0 => Net_1940,
            main_1 => \us_b_timer:TimerUDB:capture_last\,
            main_2 => \us_b_timer:TimerUDB:timer_enable\,
            main_3 => Net_1275,
            main_4 => MODIN6_1,
            main_5 => MODIN6_0,
            main_6 => MODIN7_1,
            main_7 => MODIN7_0);

    MODIN6_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_6) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * !main_6) + (!main_0 * main_1 * main_2 * !main_3 * main_7) + (!main_0 * main_1 * main_2 * main_5) + (main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN6_0,
            clock_0 => Net_2144,
            main_0 => Net_1940,
            main_1 => \us_b_timer:TimerUDB:capture_last\,
            main_2 => \us_b_timer:TimerUDB:timer_enable\,
            main_3 => Net_1275,
            main_4 => MODIN6_1,
            main_5 => MODIN6_0,
            main_6 => MODIN7_1,
            main_7 => MODIN7_0);

    \us_b_timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_b_timer:TimerUDB:capt_int_temp\,
            clock_0 => Net_2144,
            main_0 => Net_1940,
            main_1 => \us_b_timer:TimerUDB:capture_last\,
            main_2 => \us_b_timer:TimerUDB:timer_enable\,
            main_3 => Net_1275,
            main_4 => MODIN6_1,
            main_5 => MODIN6_0,
            main_6 => MODIN7_1,
            main_7 => MODIN7_0);

    \us_b_timer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_5 * !main_6) + (main_0 * main_1 * !main_3 * !main_5 * !main_6) + (main_0 * main_1 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_b_timer:TimerUDB:timer_enable\,
            clock_0 => Net_2144,
            main_0 => Net_1940,
            main_1 => \us_b_timer:TimerUDB:control_7\,
            main_2 => \us_b_timer:TimerUDB:timer_enable\,
            main_3 => \us_b_timer:TimerUDB:run_mode\,
            main_4 => \us_b_timer:TimerUDB:per_zero\,
            main_5 => Net_1275,
            main_6 => \us_b_timer:TimerUDB:trig_disable\);

    \us_b_timer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3) + (!main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_b_timer:TimerUDB:trig_disable\,
            clock_0 => Net_2144,
            main_0 => \us_b_timer:TimerUDB:timer_enable\,
            main_1 => \us_b_timer:TimerUDB:run_mode\,
            main_2 => \us_b_timer:TimerUDB:per_zero\,
            main_3 => Net_1275,
            main_4 => \us_b_timer:TimerUDB:trig_disable\);

    \us_f_timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_f_timer:TimerUDB:capture_last\,
            clock_0 => Net_2144,
            main_0 => Net_1457);

    \us_f_timer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_f_timer:TimerUDB:run_mode\,
            clock_0 => Net_2144,
            main_0 => Net_1457,
            main_1 => \us_f_timer:TimerUDB:control_7\);

    MODIN9_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_5 * main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_5 * !main_7) + (main_0 * main_4) + (!main_1 * main_2 * main_3 * main_4 * main_5) + (!main_1 * main_2 * main_3 * main_4 * main_6 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN9_1,
            clock_0 => Net_2144,
            main_0 => Net_1275,
            main_1 => Net_1457,
            main_2 => \us_f_timer:TimerUDB:capture_last\,
            main_3 => \us_f_timer:TimerUDB:timer_enable\,
            main_4 => MODIN9_1,
            main_5 => MODIN9_0,
            main_6 => MODIN10_1,
            main_7 => MODIN10_0);

    MODIN9_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4 * main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_7) + (main_0 * main_5) + (!main_1 * main_2 * main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN9_0,
            clock_0 => Net_2144,
            main_0 => Net_1275,
            main_1 => Net_1457,
            main_2 => \us_f_timer:TimerUDB:capture_last\,
            main_3 => \us_f_timer:TimerUDB:timer_enable\,
            main_4 => MODIN9_1,
            main_5 => MODIN9_0,
            main_6 => MODIN10_1,
            main_7 => MODIN10_0);

    \us_f_timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6 * !main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_f_timer:TimerUDB:capt_int_temp\,
            clock_0 => Net_2144,
            main_0 => Net_1275,
            main_1 => Net_1457,
            main_2 => \us_f_timer:TimerUDB:capture_last\,
            main_3 => \us_f_timer:TimerUDB:timer_enable\,
            main_4 => MODIN9_1,
            main_5 => MODIN9_0,
            main_6 => MODIN10_1,
            main_7 => MODIN10_0);

    \us_f_timer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_6) + (!main_0 * main_1 * main_2 * !main_4 * !main_6) + (!main_0 * main_1 * main_2 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_f_timer:TimerUDB:timer_enable\,
            clock_0 => Net_2144,
            main_0 => Net_1275,
            main_1 => Net_1457,
            main_2 => \us_f_timer:TimerUDB:control_7\,
            main_3 => \us_f_timer:TimerUDB:timer_enable\,
            main_4 => \us_f_timer:TimerUDB:run_mode\,
            main_5 => \us_f_timer:TimerUDB:per_zero\,
            main_6 => \us_f_timer:TimerUDB:trig_disable\);

    \us_f_timer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_0 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_f_timer:TimerUDB:trig_disable\,
            clock_0 => Net_2144,
            main_0 => Net_1275,
            main_1 => \us_f_timer:TimerUDB:timer_enable\,
            main_2 => \us_f_timer:TimerUDB:run_mode\,
            main_3 => \us_f_timer:TimerUDB:per_zero\,
            main_4 => \us_f_timer:TimerUDB:trig_disable\);

    \us_r_timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_r_timer:TimerUDB:capture_last\,
            clock_0 => Net_2144,
            main_0 => Net_1650);

    \us_r_timer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_r_timer:TimerUDB:run_mode\,
            clock_0 => Net_2144,
            main_0 => Net_1650,
            main_1 => \us_r_timer:TimerUDB:control_7\);

    MODIN12_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_5 * main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_5 * !main_7) + (main_0 * main_4) + (!main_1 * main_2 * main_3 * main_4 * main_5) + (!main_1 * main_2 * main_3 * main_4 * main_6 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN12_1,
            clock_0 => Net_2144,
            main_0 => Net_1275,
            main_1 => Net_1650,
            main_2 => \us_r_timer:TimerUDB:capture_last\,
            main_3 => \us_r_timer:TimerUDB:timer_enable\,
            main_4 => MODIN12_1,
            main_5 => MODIN12_0,
            main_6 => MODIN13_1,
            main_7 => MODIN13_0);

    MODIN12_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4 * main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_7) + (main_0 * main_5) + (!main_1 * main_2 * main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN12_0,
            clock_0 => Net_2144,
            main_0 => Net_1275,
            main_1 => Net_1650,
            main_2 => \us_r_timer:TimerUDB:capture_last\,
            main_3 => \us_r_timer:TimerUDB:timer_enable\,
            main_4 => MODIN12_1,
            main_5 => MODIN12_0,
            main_6 => MODIN13_1,
            main_7 => MODIN13_0);

    \us_r_timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6 * !main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_r_timer:TimerUDB:capt_int_temp\,
            clock_0 => Net_2144,
            main_0 => Net_1275,
            main_1 => Net_1650,
            main_2 => \us_r_timer:TimerUDB:capture_last\,
            main_3 => \us_r_timer:TimerUDB:timer_enable\,
            main_4 => MODIN12_1,
            main_5 => MODIN12_0,
            main_6 => MODIN13_1,
            main_7 => MODIN13_0);

    \us_r_timer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_6) + (!main_0 * main_1 * main_2 * !main_4 * !main_6) + (!main_0 * main_1 * main_2 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_r_timer:TimerUDB:timer_enable\,
            clock_0 => Net_2144,
            main_0 => Net_1275,
            main_1 => Net_1650,
            main_2 => \us_r_timer:TimerUDB:control_7\,
            main_3 => \us_r_timer:TimerUDB:timer_enable\,
            main_4 => \us_r_timer:TimerUDB:run_mode\,
            main_5 => \us_r_timer:TimerUDB:per_zero\,
            main_6 => \us_r_timer:TimerUDB:trig_disable\);

    \us_r_timer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_0 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_r_timer:TimerUDB:trig_disable\,
            clock_0 => Net_2144,
            main_0 => Net_1275,
            main_1 => \us_r_timer:TimerUDB:timer_enable\,
            main_2 => \us_r_timer:TimerUDB:run_mode\,
            main_3 => \us_r_timer:TimerUDB:per_zero\,
            main_4 => \us_r_timer:TimerUDB:trig_disable\);

    \us_l_timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_l_timer:TimerUDB:capture_last\,
            clock_0 => Net_2144,
            main_0 => Net_659);

    \us_l_timer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_l_timer:TimerUDB:run_mode\,
            clock_0 => Net_2144,
            main_0 => Net_659,
            main_1 => \us_l_timer:TimerUDB:control_7\);

    \us_l_timer:TimerUDB:int_capt_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_4 * main_5 * main_7) + (!main_0 * !main_1 * !main_3 * main_4 * main_5 * main_7) + (main_0 * main_6) + (!main_1 * main_2 * !main_3 * main_4 * main_5 * main_6) + (!main_1 * main_4 * main_5 * main_6 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_l_timer:TimerUDB:int_capt_count_1\,
            clock_0 => Net_2144,
            main_0 => Net_1275,
            main_1 => Net_659,
            main_2 => \us_l_timer:TimerUDB:control_1\,
            main_3 => \us_l_timer:TimerUDB:control_0\,
            main_4 => \us_l_timer:TimerUDB:capture_last\,
            main_5 => \us_l_timer:TimerUDB:timer_enable\,
            main_6 => \us_l_timer:TimerUDB:int_capt_count_1\,
            main_7 => \us_l_timer:TimerUDB:int_capt_count_0\);

    \us_l_timer:TimerUDB:int_capt_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_4 * main_5 * main_6) + (!main_0 * !main_1 * main_2 * main_4 * main_5 * !main_6) + (!main_0 * !main_1 * main_3 * main_4 * main_5) + (main_0 * main_7) + (!main_1 * main_4 * main_5 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_l_timer:TimerUDB:int_capt_count_0\,
            clock_0 => Net_2144,
            main_0 => Net_1275,
            main_1 => Net_659,
            main_2 => \us_l_timer:TimerUDB:control_1\,
            main_3 => \us_l_timer:TimerUDB:control_0\,
            main_4 => \us_l_timer:TimerUDB:capture_last\,
            main_5 => \us_l_timer:TimerUDB:timer_enable\,
            main_6 => \us_l_timer:TimerUDB:int_capt_count_1\,
            main_7 => \us_l_timer:TimerUDB:int_capt_count_0\);

    \us_l_timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_l_timer:TimerUDB:capt_int_temp\,
            clock_0 => Net_2144,
            main_0 => Net_1275,
            main_1 => Net_659,
            main_2 => \us_l_timer:TimerUDB:control_1\,
            main_3 => \us_l_timer:TimerUDB:control_0\,
            main_4 => \us_l_timer:TimerUDB:capture_last\,
            main_5 => \us_l_timer:TimerUDB:timer_enable\,
            main_6 => \us_l_timer:TimerUDB:int_capt_count_1\,
            main_7 => \us_l_timer:TimerUDB:int_capt_count_0\);

    \us_l_timer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_6) + (!main_0 * main_1 * main_2 * !main_4 * !main_6) + (!main_0 * main_1 * main_2 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_l_timer:TimerUDB:timer_enable\,
            clock_0 => Net_2144,
            main_0 => Net_1275,
            main_1 => Net_659,
            main_2 => \us_l_timer:TimerUDB:control_7\,
            main_3 => \us_l_timer:TimerUDB:timer_enable\,
            main_4 => \us_l_timer:TimerUDB:run_mode\,
            main_5 => \us_l_timer:TimerUDB:per_zero\,
            main_6 => \us_l_timer:TimerUDB:trig_disable\);

    \us_l_timer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_0 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \us_l_timer:TimerUDB:trig_disable\,
            clock_0 => Net_2144,
            main_0 => Net_1275,
            main_1 => \us_l_timer:TimerUDB:timer_enable\,
            main_2 => \us_l_timer:TimerUDB:run_mode\,
            main_3 => \us_l_timer:TimerUDB:per_zero\,
            main_4 => \us_l_timer:TimerUDB:trig_disable\);

END __DEFAULT__;
