// Seed: 3305311093
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input uwire id_2,
    output tri1 id_3,
    output supply0 id_4,
    input wire id_5,
    input wand id_6
);
  id_8(
      ~id_3
  );
  assign id_1 = id_2;
  wire id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input tri id_2,
    input uwire id_3,
    input wire id_4,
    output supply1 id_5,
    output supply1 id_6,
    input supply0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output supply1 id_12
);
  assign id_6 = 1;
  module_0(
      id_8, id_5, id_3, id_5, id_8, id_9, id_7
  );
endmodule
