
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003d9 	.word	0x080003d9
 8000008:	080003db 	.word	0x080003db
 800000c:	080003db 	.word	0x080003db
 8000010:	080003db 	.word	0x080003db
 8000014:	080003db 	.word	0x080003db
 8000018:	080003db 	.word	0x080003db
 800001c:	080003db 	.word	0x080003db
 8000020:	080003db 	.word	0x080003db
 8000024:	080003db 	.word	0x080003db
 8000028:	080003db 	.word	0x080003db
 800002c:	080091f1 	.word	0x080091f1
 8000030:	080003db 	.word	0x080003db
 8000034:	080003db 	.word	0x080003db
 8000038:	080003db 	.word	0x080003db
 800003c:	080003db 	.word	0x080003db
 8000040:	080003db 	.word	0x080003db
 8000044:	080003db 	.word	0x080003db
 8000048:	080003db 	.word	0x080003db
 800004c:	080003db 	.word	0x080003db
 8000050:	080003db 	.word	0x080003db
 8000054:	080003db 	.word	0x080003db
 8000058:	080003db 	.word	0x080003db
 800005c:	080003db 	.word	0x080003db
 8000060:	080003db 	.word	0x080003db
 8000064:	080003db 	.word	0x080003db
 8000068:	080003db 	.word	0x080003db
 800006c:	0800429d 	.word	0x0800429d
 8000070:	080042ed 	.word	0x080042ed
 8000074:	08004341 	.word	0x08004341
 8000078:	08004395 	.word	0x08004395
 800007c:	080043e9 	.word	0x080043e9
 8000080:	08004439 	.word	0x08004439
 8000084:	0800448d 	.word	0x0800448d
 8000088:	080037d1 	.word	0x080037d1
 800008c:	080003db 	.word	0x080003db
 8000090:	080003db 	.word	0x080003db
 8000094:	080003db 	.word	0x080003db
 8000098:	080003db 	.word	0x080003db
 800009c:	080003db 	.word	0x080003db
 80000a0:	080003db 	.word	0x080003db
 80000a4:	080003db 	.word	0x080003db
 80000a8:	080003db 	.word	0x080003db
 80000ac:	080003db 	.word	0x080003db
 80000b0:	08002b21 	.word	0x08002b21
 80000b4:	080003db 	.word	0x080003db
 80000b8:	080003db 	.word	0x080003db
 80000bc:	080003db 	.word	0x080003db
 80000c0:	080003db 	.word	0x080003db
 80000c4:	08004f15 	.word	0x08004f15
 80000c8:	08004f59 	.word	0x08004f59
 80000cc:	08006c29 	.word	0x08006c29
 80000d0:	08006c51 	.word	0x08006c51
 80000d4:	08002a39 	.word	0x08002a39
 80000d8:	080003db 	.word	0x080003db
 80000dc:	080003db 	.word	0x080003db
 80000e0:	080003db 	.word	0x080003db
 80000e4:	080003db 	.word	0x080003db
 80000e8:	080003db 	.word	0x080003db
 80000ec:	080003db 	.word	0x080003db
 80000f0:	080003db 	.word	0x080003db
 80000f4:	080003db 	.word	0x080003db
 80000f8:	080003db 	.word	0x080003db
 80000fc:	080044e1 	.word	0x080044e1
 8000100:	08002885 	.word	0x08002885
 8000104:	080003db 	.word	0x080003db
 8000108:	080003db 	.word	0x080003db
 800010c:	08006c79 	.word	0x08006c79
 8000110:	080003db 	.word	0x080003db
 8000114:	08002a95 	.word	0x08002a95
 8000118:	080003db 	.word	0x080003db
 800011c:	080003db 	.word	0x080003db
 8000120:	08004535 	.word	0x08004535
 8000124:	08004585 	.word	0x08004585
 8000128:	080045d9 	.word	0x080045d9
 800012c:	0800462d 	.word	0x0800462d
 8000130:	08004681 	.word	0x08004681
 8000134:	080003db 	.word	0x080003db
 8000138:	080003db 	.word	0x080003db
 800013c:	080003db 	.word	0x080003db
 8000140:	080003db 	.word	0x080003db
 8000144:	080003db 	.word	0x080003db
 8000148:	080003db 	.word	0x080003db
 800014c:	080003db 	.word	0x080003db
 8000150:	080046d1 	.word	0x080046d1
 8000154:	08004725 	.word	0x08004725
 8000158:	08004779 	.word	0x08004779
 800015c:	080003db 	.word	0x080003db
 8000160:	080003db 	.word	0x080003db
 8000164:	080003db 	.word	0x080003db
 8000168:	080003db 	.word	0x080003db
 800016c:	080003db 	.word	0x080003db
 8000170:	080003db 	.word	0x080003db
 8000174:	080003db 	.word	0x080003db
 8000178:	080003db 	.word	0x080003db
 800017c:	080003db 	.word	0x080003db
 8000180:	080003db 	.word	0x080003db
 8000184:	080003db 	.word	0x080003db
 8000188:	080003db 	.word	0x080003db
 800018c:	080003db 	.word	0x080003db
 8000190:	080003db 	.word	0x080003db
 8000194:	08006ca1 	.word	0x08006ca1
 8000198:	08006cc9 	.word	0x08006cc9
 800019c:	080003db 	.word	0x080003db
 80001a0:	080003db 	.word	0x080003db
 80001a4:	080003db 	.word	0x080003db
 80001a8:	080003db 	.word	0x080003db
 80001ac:	080003db 	.word	0x080003db
 80001b0:	080003db 	.word	0x080003db
 80001b4:	080003db 	.word	0x080003db
 80001b8:	080003db 	.word	0x080003db
 80001bc:	080003db 	.word	0x080003db
 80001c0:	080003db 	.word	0x080003db
 80001c4:	080003db 	.word	0x080003db
 80001c8:	080003db 	.word	0x080003db
 80001cc:	080003db 	.word	0x080003db
 80001d0:	080003db 	.word	0x080003db
 80001d4:	08005c15 	.word	0x08005c15
 80001d8:	080003db 	.word	0x080003db
 80001dc:	080003db 	.word	0x080003db
 80001e0:	080003db 	.word	0x080003db
 80001e4:	080003db 	.word	0x080003db
 80001e8:	080003db 	.word	0x080003db
 80001ec:	080003db 	.word	0x080003db
 80001f0:	080003db 	.word	0x080003db
 80001f4:	080003db 	.word	0x080003db
 80001f8:	080003db 	.word	0x080003db
 80001fc:	080003db 	.word	0x080003db
 8000200:	080003db 	.word	0x080003db
 8000204:	080003db 	.word	0x080003db
 8000208:	080003db 	.word	0x080003db
 800020c:	080003db 	.word	0x080003db
 8000210:	080003db 	.word	0x080003db
 8000214:	080003db 	.word	0x080003db
 8000218:	080003db 	.word	0x080003db
 800021c:	080003db 	.word	0x080003db
 8000220:	080003db 	.word	0x080003db
 8000224:	080003db 	.word	0x080003db
 8000228:	080003db 	.word	0x080003db
 800022c:	080003db 	.word	0x080003db
 8000230:	080003db 	.word	0x080003db
 8000234:	080003db 	.word	0x080003db
 8000238:	080003db 	.word	0x080003db
 800023c:	08003811 	.word	0x08003811
 8000240:	080003db 	.word	0x080003db
 8000244:	08003d85 	.word	0x08003d85
 8000248:	08003dd5 	.word	0x08003dd5
 800024c:	08003e29 	.word	0x08003e29
 8000250:	08003e7d 	.word	0x08003e7d
 8000254:	08003ed1 	.word	0x08003ed1
 8000258:	08003f25 	.word	0x08003f25
 800025c:	08003f79 	.word	0x08003f79
 8000260:	08003fcd 	.word	0x08003fcd
 8000264:	080003db 	.word	0x080003db
 8000268:	080003db 	.word	0x080003db
 800026c:	080003db 	.word	0x080003db
 8000270:	080003db 	.word	0x080003db
 8000274:	080003db 	.word	0x080003db
 8000278:	080003db 	.word	0x080003db
 800027c:	080003db 	.word	0x080003db
 8000280:	080003db 	.word	0x080003db
 8000284:	080003db 	.word	0x080003db
 8000288:	080003db 	.word	0x080003db
 800028c:	080003db 	.word	0x080003db
 8000290:	080003db 	.word	0x080003db
 8000294:	080003db 	.word	0x080003db
 8000298:	080003db 	.word	0x080003db
 800029c:	080003db 	.word	0x080003db
 80002a0:	080003db 	.word	0x080003db
 80002a4:	080003db 	.word	0x080003db
 80002a8:	080003db 	.word	0x080003db
 80002ac:	080003db 	.word	0x080003db
 80002b0:	080003db 	.word	0x080003db
 80002b4:	080003db 	.word	0x080003db
 80002b8:	080003db 	.word	0x080003db
 80002bc:	080003db 	.word	0x080003db
 80002c0:	080003db 	.word	0x080003db
 80002c4:	080003db 	.word	0x080003db
 80002c8:	080003db 	.word	0x080003db
 80002cc:	080003db 	.word	0x080003db
 80002d0:	080003db 	.word	0x080003db
 80002d4:	080003db 	.word	0x080003db
 80002d8:	080003db 	.word	0x080003db
 80002dc:	080003db 	.word	0x080003db

Disassembly of section .text:

08000300 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 8000300:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 8000302:	4826      	ldr	r0, [pc, #152]	; (800039c <_crt0_entry+0x9c>)
                msr     MSP, r0
 8000304:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 8000308:	4825      	ldr	r0, [pc, #148]	; (80003a0 <_crt0_entry+0xa0>)
                msr     PSP, r0
 800030a:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 800030e:	4825      	ldr	r0, [pc, #148]	; (80003a4 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 8000310:	4925      	ldr	r1, [pc, #148]	; (80003a8 <_crt0_entry+0xa8>)
                str     r0, [r1]
 8000312:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 8000314:	2002      	movs	r0, #2
                msr     CONTROL, r0
 8000316:	f380 8814 	msr	CONTROL, r0
                isb
 800031a:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 800031e:	f000 ff2b 	bl	8001178 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000322:	f007 fabb 	bl	800789c <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000326:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800032a:	4920      	ldr	r1, [pc, #128]	; (80003ac <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800032c:	4a1b      	ldr	r2, [pc, #108]	; (800039c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800032e:	4291      	cmp	r1, r2
                itt     lo
 8000330:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000332:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000336:	e7fa      	bcc.n	800032e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000338:	491d      	ldr	r1, [pc, #116]	; (80003b0 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800033a:	4a19      	ldr	r2, [pc, #100]	; (80003a0 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800033c:	4291      	cmp	r1, r2
                itt     lo
 800033e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000340:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000344:	e7fa      	bcc.n	800033c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000346:	491b      	ldr	r1, [pc, #108]	; (80003b4 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000348:	4a1b      	ldr	r2, [pc, #108]	; (80003b8 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800034a:	4b1c      	ldr	r3, [pc, #112]	; (80003bc <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800034c:	429a      	cmp	r2, r3
                ittt    lo
 800034e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000350:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000354:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000358:	e7f8      	bcc.n	800034c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800035a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800035c:	4918      	ldr	r1, [pc, #96]	; (80003c0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800035e:	4a19      	ldr	r2, [pc, #100]	; (80003c4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000360:	4291      	cmp	r1, r2
                itt     lo
 8000362:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000364:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000368:	e7fa      	bcc.n	8000360 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800036a:	f000 ff17 	bl	800119c <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800036e:	f000 ff0b 	bl	8001188 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000372:	4c15      	ldr	r4, [pc, #84]	; (80003c8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000374:	4d15      	ldr	r5, [pc, #84]	; (80003cc <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000376:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000378:	da03      	bge.n	8000382 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800037a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800037e:	4788      	blx	r1
                b       .Linitloop
 8000380:	e7f9      	b.n	8000376 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000382:	f009 f89f 	bl	80094c4 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000386:	4c12      	ldr	r4, [pc, #72]	; (80003d0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000388:	4d12      	ldr	r5, [pc, #72]	; (80003d4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800038a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800038c:	da03      	bge.n	8000396 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800038e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000392:	4788      	blx	r1
                b       .Lfiniloop
 8000394:	e7f9      	b.n	800038a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000396:	f000 befd 	b.w	8001194 <__default_exit>
 800039a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800039c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 80003a0:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 80003a4:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 80003a8:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 80003ac:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 80003b0:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 80003b4:	08010924 	.word	0x08010924
                ldr     r2, =__data_base__
 80003b8:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 80003bc:	240006ac 	.word	0x240006ac
                ldr     r1, =__bss_base__
 80003c0:	240006b0 	.word	0x240006b0
                ldr     r2, =__bss_end__
 80003c4:	24001ad8 	.word	0x24001ad8
                ldr     r4, =__init_array_base__
 80003c8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003cc:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003d0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003d4:	080002e0 	.word	0x080002e0

080003d8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003d8:	e792      	b.n	8000300 <_crt0_entry>

080003da <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003da:	f000 f800 	bl	80003de <_unhandled_exception>

080003de <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003de:	e7fe      	b.n	80003de <_unhandled_exception>

080003e0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003e4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003e8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003f0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003f0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003f2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003f6:	4628      	mov	r0, r5
                blx     r4
 80003f8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003fa:	2000      	movs	r0, #0
                bl      chThdExit
 80003fc:	f008 fbc4 	bl	8008b88 <chThdExit>

08000400 <.zombies>:
.zombies:       b       .zombies
 8000400:	e7fe      	b.n	8000400 <.zombies>

08000402 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 8000402:	f008 f959 	bl	80086b8 <chSchDoPreemption>

08000406 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 8000406:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 8000408:	e7fe      	b.n	8000408 <__port_exit_from_isr+0x2>
	...

0800040c <memcpy>:
 800040c:	4684      	mov	ip, r0
 800040e:	ea41 0300 	orr.w	r3, r1, r0
 8000412:	f013 0303 	ands.w	r3, r3, #3
 8000416:	d16d      	bne.n	80004f4 <memcpy+0xe8>
 8000418:	3a40      	subs	r2, #64	; 0x40
 800041a:	d341      	bcc.n	80004a0 <memcpy+0x94>
 800041c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000420:	f840 3b04 	str.w	r3, [r0], #4
 8000424:	f851 3b04 	ldr.w	r3, [r1], #4
 8000428:	f840 3b04 	str.w	r3, [r0], #4
 800042c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000430:	f840 3b04 	str.w	r3, [r0], #4
 8000434:	f851 3b04 	ldr.w	r3, [r1], #4
 8000438:	f840 3b04 	str.w	r3, [r0], #4
 800043c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000440:	f840 3b04 	str.w	r3, [r0], #4
 8000444:	f851 3b04 	ldr.w	r3, [r1], #4
 8000448:	f840 3b04 	str.w	r3, [r0], #4
 800044c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000450:	f840 3b04 	str.w	r3, [r0], #4
 8000454:	f851 3b04 	ldr.w	r3, [r1], #4
 8000458:	f840 3b04 	str.w	r3, [r0], #4
 800045c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000460:	f840 3b04 	str.w	r3, [r0], #4
 8000464:	f851 3b04 	ldr.w	r3, [r1], #4
 8000468:	f840 3b04 	str.w	r3, [r0], #4
 800046c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000470:	f840 3b04 	str.w	r3, [r0], #4
 8000474:	f851 3b04 	ldr.w	r3, [r1], #4
 8000478:	f840 3b04 	str.w	r3, [r0], #4
 800047c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000480:	f840 3b04 	str.w	r3, [r0], #4
 8000484:	f851 3b04 	ldr.w	r3, [r1], #4
 8000488:	f840 3b04 	str.w	r3, [r0], #4
 800048c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000490:	f840 3b04 	str.w	r3, [r0], #4
 8000494:	f851 3b04 	ldr.w	r3, [r1], #4
 8000498:	f840 3b04 	str.w	r3, [r0], #4
 800049c:	3a40      	subs	r2, #64	; 0x40
 800049e:	d2bd      	bcs.n	800041c <memcpy+0x10>
 80004a0:	3230      	adds	r2, #48	; 0x30
 80004a2:	d311      	bcc.n	80004c8 <memcpy+0xbc>
 80004a4:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a8:	f840 3b04 	str.w	r3, [r0], #4
 80004ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b0:	f840 3b04 	str.w	r3, [r0], #4
 80004b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b8:	f840 3b04 	str.w	r3, [r0], #4
 80004bc:	f851 3b04 	ldr.w	r3, [r1], #4
 80004c0:	f840 3b04 	str.w	r3, [r0], #4
 80004c4:	3a10      	subs	r2, #16
 80004c6:	d2ed      	bcs.n	80004a4 <memcpy+0x98>
 80004c8:	320c      	adds	r2, #12
 80004ca:	d305      	bcc.n	80004d8 <memcpy+0xcc>
 80004cc:	f851 3b04 	ldr.w	r3, [r1], #4
 80004d0:	f840 3b04 	str.w	r3, [r0], #4
 80004d4:	3a04      	subs	r2, #4
 80004d6:	d2f9      	bcs.n	80004cc <memcpy+0xc0>
 80004d8:	3204      	adds	r2, #4
 80004da:	d008      	beq.n	80004ee <memcpy+0xe2>
 80004dc:	07d2      	lsls	r2, r2, #31
 80004de:	bf1c      	itt	ne
 80004e0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004e4:	f800 3b01 	strbne.w	r3, [r0], #1
 80004e8:	d301      	bcc.n	80004ee <memcpy+0xe2>
 80004ea:	880b      	ldrh	r3, [r1, #0]
 80004ec:	8003      	strh	r3, [r0, #0]
 80004ee:	4660      	mov	r0, ip
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	2a08      	cmp	r2, #8
 80004f6:	d313      	bcc.n	8000520 <memcpy+0x114>
 80004f8:	078b      	lsls	r3, r1, #30
 80004fa:	d08d      	beq.n	8000418 <memcpy+0xc>
 80004fc:	f010 0303 	ands.w	r3, r0, #3
 8000500:	d08a      	beq.n	8000418 <memcpy+0xc>
 8000502:	f1c3 0304 	rsb	r3, r3, #4
 8000506:	1ad2      	subs	r2, r2, r3
 8000508:	07db      	lsls	r3, r3, #31
 800050a:	bf1c      	itt	ne
 800050c:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000510:	f800 3b01 	strbne.w	r3, [r0], #1
 8000514:	d380      	bcc.n	8000418 <memcpy+0xc>
 8000516:	f831 3b02 	ldrh.w	r3, [r1], #2
 800051a:	f820 3b02 	strh.w	r3, [r0], #2
 800051e:	e77b      	b.n	8000418 <memcpy+0xc>
 8000520:	3a04      	subs	r2, #4
 8000522:	d3d9      	bcc.n	80004d8 <memcpy+0xcc>
 8000524:	3a01      	subs	r2, #1
 8000526:	f811 3b01 	ldrb.w	r3, [r1], #1
 800052a:	f800 3b01 	strb.w	r3, [r0], #1
 800052e:	d2f9      	bcs.n	8000524 <memcpy+0x118>
 8000530:	780b      	ldrb	r3, [r1, #0]
 8000532:	7003      	strb	r3, [r0, #0]
 8000534:	784b      	ldrb	r3, [r1, #1]
 8000536:	7043      	strb	r3, [r0, #1]
 8000538:	788b      	ldrb	r3, [r1, #2]
 800053a:	7083      	strb	r3, [r0, #2]
 800053c:	4660      	mov	r0, ip
 800053e:	4770      	bx	lr

08000540 <memchr>:
 8000540:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000544:	2a10      	cmp	r2, #16
 8000546:	db2b      	blt.n	80005a0 <memchr+0x60>
 8000548:	f010 0f07 	tst.w	r0, #7
 800054c:	d008      	beq.n	8000560 <memchr+0x20>
 800054e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000552:	3a01      	subs	r2, #1
 8000554:	428b      	cmp	r3, r1
 8000556:	d02d      	beq.n	80005b4 <memchr+0x74>
 8000558:	f010 0f07 	tst.w	r0, #7
 800055c:	b342      	cbz	r2, 80005b0 <memchr+0x70>
 800055e:	d1f6      	bne.n	800054e <memchr+0xe>
 8000560:	b4f0      	push	{r4, r5, r6, r7}
 8000562:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000566:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800056a:	f022 0407 	bic.w	r4, r2, #7
 800056e:	f07f 0700 	mvns.w	r7, #0
 8000572:	2300      	movs	r3, #0
 8000574:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000578:	3c08      	subs	r4, #8
 800057a:	ea85 0501 	eor.w	r5, r5, r1
 800057e:	ea86 0601 	eor.w	r6, r6, r1
 8000582:	fa85 f547 	uadd8	r5, r5, r7
 8000586:	faa3 f587 	sel	r5, r3, r7
 800058a:	fa86 f647 	uadd8	r6, r6, r7
 800058e:	faa5 f687 	sel	r6, r5, r7
 8000592:	b98e      	cbnz	r6, 80005b8 <memchr+0x78>
 8000594:	d1ee      	bne.n	8000574 <memchr+0x34>
 8000596:	bcf0      	pop	{r4, r5, r6, r7}
 8000598:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800059c:	f002 0207 	and.w	r2, r2, #7
 80005a0:	b132      	cbz	r2, 80005b0 <memchr+0x70>
 80005a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80005a6:	3a01      	subs	r2, #1
 80005a8:	ea83 0301 	eor.w	r3, r3, r1
 80005ac:	b113      	cbz	r3, 80005b4 <memchr+0x74>
 80005ae:	d1f8      	bne.n	80005a2 <memchr+0x62>
 80005b0:	2000      	movs	r0, #0
 80005b2:	4770      	bx	lr
 80005b4:	3801      	subs	r0, #1
 80005b6:	4770      	bx	lr
 80005b8:	2d00      	cmp	r5, #0
 80005ba:	bf06      	itte	eq
 80005bc:	4635      	moveq	r5, r6
 80005be:	3803      	subeq	r0, #3
 80005c0:	3807      	subne	r0, #7
 80005c2:	f015 0f01 	tst.w	r5, #1
 80005c6:	d107      	bne.n	80005d8 <memchr+0x98>
 80005c8:	3001      	adds	r0, #1
 80005ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80005ce:	bf02      	ittt	eq
 80005d0:	3001      	addeq	r0, #1
 80005d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80005d6:	3001      	addeq	r0, #1
 80005d8:	bcf0      	pop	{r4, r5, r6, r7}
 80005da:	3801      	subs	r0, #1
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
	...

08000600 <strlen>:
 8000600:	f890 f000 	pld	[r0]
 8000604:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 8000608:	f020 0107 	bic.w	r1, r0, #7
 800060c:	f06f 0c00 	mvn.w	ip, #0
 8000610:	f010 0407 	ands.w	r4, r0, #7
 8000614:	f891 f020 	pld	[r1, #32]
 8000618:	f040 8049 	bne.w	80006ae <strlen+0xae>
 800061c:	f04f 0400 	mov.w	r4, #0
 8000620:	f06f 0007 	mvn.w	r0, #7
 8000624:	e9d1 2300 	ldrd	r2, r3, [r1]
 8000628:	f891 f040 	pld	[r1, #64]	; 0x40
 800062c:	f100 0008 	add.w	r0, r0, #8
 8000630:	fa82 f24c 	uadd8	r2, r2, ip
 8000634:	faa4 f28c 	sel	r2, r4, ip
 8000638:	fa83 f34c 	uadd8	r3, r3, ip
 800063c:	faa2 f38c 	sel	r3, r2, ip
 8000640:	bb4b      	cbnz	r3, 8000696 <strlen+0x96>
 8000642:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8000646:	fa82 f24c 	uadd8	r2, r2, ip
 800064a:	f100 0008 	add.w	r0, r0, #8
 800064e:	faa4 f28c 	sel	r2, r4, ip
 8000652:	fa83 f34c 	uadd8	r3, r3, ip
 8000656:	faa2 f38c 	sel	r3, r2, ip
 800065a:	b9e3      	cbnz	r3, 8000696 <strlen+0x96>
 800065c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 8000660:	fa82 f24c 	uadd8	r2, r2, ip
 8000664:	f100 0008 	add.w	r0, r0, #8
 8000668:	faa4 f28c 	sel	r2, r4, ip
 800066c:	fa83 f34c 	uadd8	r3, r3, ip
 8000670:	faa2 f38c 	sel	r3, r2, ip
 8000674:	b97b      	cbnz	r3, 8000696 <strlen+0x96>
 8000676:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 800067a:	f101 0120 	add.w	r1, r1, #32
 800067e:	fa82 f24c 	uadd8	r2, r2, ip
 8000682:	f100 0008 	add.w	r0, r0, #8
 8000686:	faa4 f28c 	sel	r2, r4, ip
 800068a:	fa83 f34c 	uadd8	r3, r3, ip
 800068e:	faa2 f38c 	sel	r3, r2, ip
 8000692:	2b00      	cmp	r3, #0
 8000694:	d0c6      	beq.n	8000624 <strlen+0x24>
 8000696:	2a00      	cmp	r2, #0
 8000698:	bf04      	itt	eq
 800069a:	3004      	addeq	r0, #4
 800069c:	461a      	moveq	r2, r3
 800069e:	ba12      	rev	r2, r2
 80006a0:	fab2 f282 	clz	r2, r2
 80006a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 80006a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 80006ac:	4770      	bx	lr
 80006ae:	e9d1 2300 	ldrd	r2, r3, [r1]
 80006b2:	f004 0503 	and.w	r5, r4, #3
 80006b6:	f1c4 0000 	rsb	r0, r4, #0
 80006ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 80006be:	f014 0f04 	tst.w	r4, #4
 80006c2:	f891 f040 	pld	[r1, #64]	; 0x40
 80006c6:	fa0c f505 	lsl.w	r5, ip, r5
 80006ca:	ea62 0205 	orn	r2, r2, r5
 80006ce:	bf1c      	itt	ne
 80006d0:	ea63 0305 	ornne	r3, r3, r5
 80006d4:	4662      	movne	r2, ip
 80006d6:	f04f 0400 	mov.w	r4, #0
 80006da:	e7a9      	b.n	8000630 <strlen+0x30>

080006dc <__aeabi_drsub>:
 80006dc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	e002      	b.n	80006e8 <__adddf3>
 80006e2:	bf00      	nop

080006e4 <__aeabi_dsub>:
 80006e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080006e8 <__adddf3>:
 80006e8:	b530      	push	{r4, r5, lr}
 80006ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80006ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80006f2:	ea94 0f05 	teq	r4, r5
 80006f6:	bf08      	it	eq
 80006f8:	ea90 0f02 	teqeq	r0, r2
 80006fc:	bf1f      	itttt	ne
 80006fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000702:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000706:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800070a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800070e:	f000 80e2 	beq.w	80008d6 <__adddf3+0x1ee>
 8000712:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000716:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800071a:	bfb8      	it	lt
 800071c:	426d      	neglt	r5, r5
 800071e:	dd0c      	ble.n	800073a <__adddf3+0x52>
 8000720:	442c      	add	r4, r5
 8000722:	ea80 0202 	eor.w	r2, r0, r2
 8000726:	ea81 0303 	eor.w	r3, r1, r3
 800072a:	ea82 0000 	eor.w	r0, r2, r0
 800072e:	ea83 0101 	eor.w	r1, r3, r1
 8000732:	ea80 0202 	eor.w	r2, r0, r2
 8000736:	ea81 0303 	eor.w	r3, r1, r3
 800073a:	2d36      	cmp	r5, #54	; 0x36
 800073c:	bf88      	it	hi
 800073e:	bd30      	pophi	{r4, r5, pc}
 8000740:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800074c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000750:	d002      	beq.n	8000758 <__adddf3+0x70>
 8000752:	4240      	negs	r0, r0
 8000754:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000758:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800075c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000760:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000764:	d002      	beq.n	800076c <__adddf3+0x84>
 8000766:	4252      	negs	r2, r2
 8000768:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800076c:	ea94 0f05 	teq	r4, r5
 8000770:	f000 80a7 	beq.w	80008c2 <__adddf3+0x1da>
 8000774:	f1a4 0401 	sub.w	r4, r4, #1
 8000778:	f1d5 0e20 	rsbs	lr, r5, #32
 800077c:	db0d      	blt.n	800079a <__adddf3+0xb2>
 800077e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000782:	fa22 f205 	lsr.w	r2, r2, r5
 8000786:	1880      	adds	r0, r0, r2
 8000788:	f141 0100 	adc.w	r1, r1, #0
 800078c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000790:	1880      	adds	r0, r0, r2
 8000792:	fa43 f305 	asr.w	r3, r3, r5
 8000796:	4159      	adcs	r1, r3
 8000798:	e00e      	b.n	80007b8 <__adddf3+0xd0>
 800079a:	f1a5 0520 	sub.w	r5, r5, #32
 800079e:	f10e 0e20 	add.w	lr, lr, #32
 80007a2:	2a01      	cmp	r2, #1
 80007a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80007a8:	bf28      	it	cs
 80007aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80007ae:	fa43 f305 	asr.w	r3, r3, r5
 80007b2:	18c0      	adds	r0, r0, r3
 80007b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80007b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007bc:	d507      	bpl.n	80007ce <__adddf3+0xe6>
 80007be:	f04f 0e00 	mov.w	lr, #0
 80007c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80007c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80007ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80007ce:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80007d2:	d31b      	bcc.n	800080c <__adddf3+0x124>
 80007d4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80007d8:	d30c      	bcc.n	80007f4 <__adddf3+0x10c>
 80007da:	0849      	lsrs	r1, r1, #1
 80007dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80007e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80007e4:	f104 0401 	add.w	r4, r4, #1
 80007e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80007ec:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80007f0:	f080 809a 	bcs.w	8000928 <__adddf3+0x240>
 80007f4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80007f8:	bf08      	it	eq
 80007fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80007fe:	f150 0000 	adcs.w	r0, r0, #0
 8000802:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000806:	ea41 0105 	orr.w	r1, r1, r5
 800080a:	bd30      	pop	{r4, r5, pc}
 800080c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000810:	4140      	adcs	r0, r0
 8000812:	eb41 0101 	adc.w	r1, r1, r1
 8000816:	3c01      	subs	r4, #1
 8000818:	bf28      	it	cs
 800081a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800081e:	d2e9      	bcs.n	80007f4 <__adddf3+0x10c>
 8000820:	f091 0f00 	teq	r1, #0
 8000824:	bf04      	itt	eq
 8000826:	4601      	moveq	r1, r0
 8000828:	2000      	moveq	r0, #0
 800082a:	fab1 f381 	clz	r3, r1
 800082e:	bf08      	it	eq
 8000830:	3320      	addeq	r3, #32
 8000832:	f1a3 030b 	sub.w	r3, r3, #11
 8000836:	f1b3 0220 	subs.w	r2, r3, #32
 800083a:	da0c      	bge.n	8000856 <__adddf3+0x16e>
 800083c:	320c      	adds	r2, #12
 800083e:	dd08      	ble.n	8000852 <__adddf3+0x16a>
 8000840:	f102 0c14 	add.w	ip, r2, #20
 8000844:	f1c2 020c 	rsb	r2, r2, #12
 8000848:	fa01 f00c 	lsl.w	r0, r1, ip
 800084c:	fa21 f102 	lsr.w	r1, r1, r2
 8000850:	e00c      	b.n	800086c <__adddf3+0x184>
 8000852:	f102 0214 	add.w	r2, r2, #20
 8000856:	bfd8      	it	le
 8000858:	f1c2 0c20 	rsble	ip, r2, #32
 800085c:	fa01 f102 	lsl.w	r1, r1, r2
 8000860:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000864:	bfdc      	itt	le
 8000866:	ea41 010c 	orrle.w	r1, r1, ip
 800086a:	4090      	lslle	r0, r2
 800086c:	1ae4      	subs	r4, r4, r3
 800086e:	bfa2      	ittt	ge
 8000870:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000874:	4329      	orrge	r1, r5
 8000876:	bd30      	popge	{r4, r5, pc}
 8000878:	ea6f 0404 	mvn.w	r4, r4
 800087c:	3c1f      	subs	r4, #31
 800087e:	da1c      	bge.n	80008ba <__adddf3+0x1d2>
 8000880:	340c      	adds	r4, #12
 8000882:	dc0e      	bgt.n	80008a2 <__adddf3+0x1ba>
 8000884:	f104 0414 	add.w	r4, r4, #20
 8000888:	f1c4 0220 	rsb	r2, r4, #32
 800088c:	fa20 f004 	lsr.w	r0, r0, r4
 8000890:	fa01 f302 	lsl.w	r3, r1, r2
 8000894:	ea40 0003 	orr.w	r0, r0, r3
 8000898:	fa21 f304 	lsr.w	r3, r1, r4
 800089c:	ea45 0103 	orr.w	r1, r5, r3
 80008a0:	bd30      	pop	{r4, r5, pc}
 80008a2:	f1c4 040c 	rsb	r4, r4, #12
 80008a6:	f1c4 0220 	rsb	r2, r4, #32
 80008aa:	fa20 f002 	lsr.w	r0, r0, r2
 80008ae:	fa01 f304 	lsl.w	r3, r1, r4
 80008b2:	ea40 0003 	orr.w	r0, r0, r3
 80008b6:	4629      	mov	r1, r5
 80008b8:	bd30      	pop	{r4, r5, pc}
 80008ba:	fa21 f004 	lsr.w	r0, r1, r4
 80008be:	4629      	mov	r1, r5
 80008c0:	bd30      	pop	{r4, r5, pc}
 80008c2:	f094 0f00 	teq	r4, #0
 80008c6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80008ca:	bf06      	itte	eq
 80008cc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80008d0:	3401      	addeq	r4, #1
 80008d2:	3d01      	subne	r5, #1
 80008d4:	e74e      	b.n	8000774 <__adddf3+0x8c>
 80008d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80008da:	bf18      	it	ne
 80008dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80008e0:	d029      	beq.n	8000936 <__adddf3+0x24e>
 80008e2:	ea94 0f05 	teq	r4, r5
 80008e6:	bf08      	it	eq
 80008e8:	ea90 0f02 	teqeq	r0, r2
 80008ec:	d005      	beq.n	80008fa <__adddf3+0x212>
 80008ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80008f2:	bf04      	itt	eq
 80008f4:	4619      	moveq	r1, r3
 80008f6:	4610      	moveq	r0, r2
 80008f8:	bd30      	pop	{r4, r5, pc}
 80008fa:	ea91 0f03 	teq	r1, r3
 80008fe:	bf1e      	ittt	ne
 8000900:	2100      	movne	r1, #0
 8000902:	2000      	movne	r0, #0
 8000904:	bd30      	popne	{r4, r5, pc}
 8000906:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800090a:	d105      	bne.n	8000918 <__adddf3+0x230>
 800090c:	0040      	lsls	r0, r0, #1
 800090e:	4149      	adcs	r1, r1
 8000910:	bf28      	it	cs
 8000912:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000916:	bd30      	pop	{r4, r5, pc}
 8000918:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800091c:	bf3c      	itt	cc
 800091e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000922:	bd30      	popcc	{r4, r5, pc}
 8000924:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000928:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800092c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000930:	f04f 0000 	mov.w	r0, #0
 8000934:	bd30      	pop	{r4, r5, pc}
 8000936:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800093a:	bf1a      	itte	ne
 800093c:	4619      	movne	r1, r3
 800093e:	4610      	movne	r0, r2
 8000940:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000944:	bf1c      	itt	ne
 8000946:	460b      	movne	r3, r1
 8000948:	4602      	movne	r2, r0
 800094a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800094e:	bf06      	itte	eq
 8000950:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000954:	ea91 0f03 	teqeq	r1, r3
 8000958:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800095c:	bd30      	pop	{r4, r5, pc}
 800095e:	bf00      	nop

08000960 <__aeabi_ui2d>:
 8000960:	f090 0f00 	teq	r0, #0
 8000964:	bf04      	itt	eq
 8000966:	2100      	moveq	r1, #0
 8000968:	4770      	bxeq	lr
 800096a:	b530      	push	{r4, r5, lr}
 800096c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000970:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000974:	f04f 0500 	mov.w	r5, #0
 8000978:	f04f 0100 	mov.w	r1, #0
 800097c:	e750      	b.n	8000820 <__adddf3+0x138>
 800097e:	bf00      	nop

08000980 <__aeabi_i2d>:
 8000980:	f090 0f00 	teq	r0, #0
 8000984:	bf04      	itt	eq
 8000986:	2100      	moveq	r1, #0
 8000988:	4770      	bxeq	lr
 800098a:	b530      	push	{r4, r5, lr}
 800098c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000990:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000994:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000998:	bf48      	it	mi
 800099a:	4240      	negmi	r0, r0
 800099c:	f04f 0100 	mov.w	r1, #0
 80009a0:	e73e      	b.n	8000820 <__adddf3+0x138>
 80009a2:	bf00      	nop

080009a4 <__aeabi_f2d>:
 80009a4:	0042      	lsls	r2, r0, #1
 80009a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80009aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80009ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80009b2:	bf1f      	itttt	ne
 80009b4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80009b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80009bc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80009c0:	4770      	bxne	lr
 80009c2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80009c6:	bf08      	it	eq
 80009c8:	4770      	bxeq	lr
 80009ca:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80009ce:	bf04      	itt	eq
 80009d0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80009d4:	4770      	bxeq	lr
 80009d6:	b530      	push	{r4, r5, lr}
 80009d8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80009dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80009e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009e4:	e71c      	b.n	8000820 <__adddf3+0x138>
 80009e6:	bf00      	nop

080009e8 <__aeabi_ul2d>:
 80009e8:	ea50 0201 	orrs.w	r2, r0, r1
 80009ec:	bf08      	it	eq
 80009ee:	4770      	bxeq	lr
 80009f0:	b530      	push	{r4, r5, lr}
 80009f2:	f04f 0500 	mov.w	r5, #0
 80009f6:	e00a      	b.n	8000a0e <__aeabi_l2d+0x16>

080009f8 <__aeabi_l2d>:
 80009f8:	ea50 0201 	orrs.w	r2, r0, r1
 80009fc:	bf08      	it	eq
 80009fe:	4770      	bxeq	lr
 8000a00:	b530      	push	{r4, r5, lr}
 8000a02:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000a06:	d502      	bpl.n	8000a0e <__aeabi_l2d+0x16>
 8000a08:	4240      	negs	r0, r0
 8000a0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a0e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000a12:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000a16:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000a1a:	f43f aed8 	beq.w	80007ce <__adddf3+0xe6>
 8000a1e:	f04f 0203 	mov.w	r2, #3
 8000a22:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a26:	bf18      	it	ne
 8000a28:	3203      	addne	r2, #3
 8000a2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a2e:	bf18      	it	ne
 8000a30:	3203      	addne	r2, #3
 8000a32:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000a36:	f1c2 0320 	rsb	r3, r2, #32
 8000a3a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000a3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a42:	fa01 fe03 	lsl.w	lr, r1, r3
 8000a46:	ea40 000e 	orr.w	r0, r0, lr
 8000a4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000a4e:	4414      	add	r4, r2
 8000a50:	e6bd      	b.n	80007ce <__adddf3+0xe6>
 8000a52:	bf00      	nop

08000a54 <__aeabi_dmul>:
 8000a54:	b570      	push	{r4, r5, r6, lr}
 8000a56:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a5a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000a5e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a62:	bf1d      	ittte	ne
 8000a64:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000a68:	ea94 0f0c 	teqne	r4, ip
 8000a6c:	ea95 0f0c 	teqne	r5, ip
 8000a70:	f000 f8de 	bleq	8000c30 <__aeabi_dmul+0x1dc>
 8000a74:	442c      	add	r4, r5
 8000a76:	ea81 0603 	eor.w	r6, r1, r3
 8000a7a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000a7e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000a82:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000a86:	bf18      	it	ne
 8000a88:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000a8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000a94:	d038      	beq.n	8000b08 <__aeabi_dmul+0xb4>
 8000a96:	fba0 ce02 	umull	ip, lr, r0, r2
 8000a9a:	f04f 0500 	mov.w	r5, #0
 8000a9e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000aa2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000aa6:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000aaa:	f04f 0600 	mov.w	r6, #0
 8000aae:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000ab2:	f09c 0f00 	teq	ip, #0
 8000ab6:	bf18      	it	ne
 8000ab8:	f04e 0e01 	orrne.w	lr, lr, #1
 8000abc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000ac0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000ac4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000ac8:	d204      	bcs.n	8000ad4 <__aeabi_dmul+0x80>
 8000aca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000ace:	416d      	adcs	r5, r5
 8000ad0:	eb46 0606 	adc.w	r6, r6, r6
 8000ad4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000ad8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000adc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000ae0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000ae4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000ae8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000aec:	bf88      	it	hi
 8000aee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000af2:	d81e      	bhi.n	8000b32 <__aeabi_dmul+0xde>
 8000af4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000af8:	bf08      	it	eq
 8000afa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000afe:	f150 0000 	adcs.w	r0, r0, #0
 8000b02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000b06:	bd70      	pop	{r4, r5, r6, pc}
 8000b08:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000b0c:	ea46 0101 	orr.w	r1, r6, r1
 8000b10:	ea40 0002 	orr.w	r0, r0, r2
 8000b14:	ea81 0103 	eor.w	r1, r1, r3
 8000b18:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000b1c:	bfc2      	ittt	gt
 8000b1e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000b22:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000b26:	bd70      	popgt	{r4, r5, r6, pc}
 8000b28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b2c:	f04f 0e00 	mov.w	lr, #0
 8000b30:	3c01      	subs	r4, #1
 8000b32:	f300 80ab 	bgt.w	8000c8c <__aeabi_dmul+0x238>
 8000b36:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000b3a:	bfde      	ittt	le
 8000b3c:	2000      	movle	r0, #0
 8000b3e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000b42:	bd70      	pople	{r4, r5, r6, pc}
 8000b44:	f1c4 0400 	rsb	r4, r4, #0
 8000b48:	3c20      	subs	r4, #32
 8000b4a:	da35      	bge.n	8000bb8 <__aeabi_dmul+0x164>
 8000b4c:	340c      	adds	r4, #12
 8000b4e:	dc1b      	bgt.n	8000b88 <__aeabi_dmul+0x134>
 8000b50:	f104 0414 	add.w	r4, r4, #20
 8000b54:	f1c4 0520 	rsb	r5, r4, #32
 8000b58:	fa00 f305 	lsl.w	r3, r0, r5
 8000b5c:	fa20 f004 	lsr.w	r0, r0, r4
 8000b60:	fa01 f205 	lsl.w	r2, r1, r5
 8000b64:	ea40 0002 	orr.w	r0, r0, r2
 8000b68:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000b6c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000b70:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000b74:	fa21 f604 	lsr.w	r6, r1, r4
 8000b78:	eb42 0106 	adc.w	r1, r2, r6
 8000b7c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000b80:	bf08      	it	eq
 8000b82:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000b86:	bd70      	pop	{r4, r5, r6, pc}
 8000b88:	f1c4 040c 	rsb	r4, r4, #12
 8000b8c:	f1c4 0520 	rsb	r5, r4, #32
 8000b90:	fa00 f304 	lsl.w	r3, r0, r4
 8000b94:	fa20 f005 	lsr.w	r0, r0, r5
 8000b98:	fa01 f204 	lsl.w	r2, r1, r4
 8000b9c:	ea40 0002 	orr.w	r0, r0, r2
 8000ba0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000ba4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000ba8:	f141 0100 	adc.w	r1, r1, #0
 8000bac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000bb0:	bf08      	it	eq
 8000bb2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000bb6:	bd70      	pop	{r4, r5, r6, pc}
 8000bb8:	f1c4 0520 	rsb	r5, r4, #32
 8000bbc:	fa00 f205 	lsl.w	r2, r0, r5
 8000bc0:	ea4e 0e02 	orr.w	lr, lr, r2
 8000bc4:	fa20 f304 	lsr.w	r3, r0, r4
 8000bc8:	fa01 f205 	lsl.w	r2, r1, r5
 8000bcc:	ea43 0302 	orr.w	r3, r3, r2
 8000bd0:	fa21 f004 	lsr.w	r0, r1, r4
 8000bd4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000bd8:	fa21 f204 	lsr.w	r2, r1, r4
 8000bdc:	ea20 0002 	bic.w	r0, r0, r2
 8000be0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000be4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000be8:	bf08      	it	eq
 8000bea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000bee:	bd70      	pop	{r4, r5, r6, pc}
 8000bf0:	f094 0f00 	teq	r4, #0
 8000bf4:	d10f      	bne.n	8000c16 <__aeabi_dmul+0x1c2>
 8000bf6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000bfa:	0040      	lsls	r0, r0, #1
 8000bfc:	eb41 0101 	adc.w	r1, r1, r1
 8000c00:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000c04:	bf08      	it	eq
 8000c06:	3c01      	subeq	r4, #1
 8000c08:	d0f7      	beq.n	8000bfa <__aeabi_dmul+0x1a6>
 8000c0a:	ea41 0106 	orr.w	r1, r1, r6
 8000c0e:	f095 0f00 	teq	r5, #0
 8000c12:	bf18      	it	ne
 8000c14:	4770      	bxne	lr
 8000c16:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000c1a:	0052      	lsls	r2, r2, #1
 8000c1c:	eb43 0303 	adc.w	r3, r3, r3
 8000c20:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000c24:	bf08      	it	eq
 8000c26:	3d01      	subeq	r5, #1
 8000c28:	d0f7      	beq.n	8000c1a <__aeabi_dmul+0x1c6>
 8000c2a:	ea43 0306 	orr.w	r3, r3, r6
 8000c2e:	4770      	bx	lr
 8000c30:	ea94 0f0c 	teq	r4, ip
 8000c34:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c38:	bf18      	it	ne
 8000c3a:	ea95 0f0c 	teqne	r5, ip
 8000c3e:	d00c      	beq.n	8000c5a <__aeabi_dmul+0x206>
 8000c40:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c44:	bf18      	it	ne
 8000c46:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c4a:	d1d1      	bne.n	8000bf0 <__aeabi_dmul+0x19c>
 8000c4c:	ea81 0103 	eor.w	r1, r1, r3
 8000c50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000c54:	f04f 0000 	mov.w	r0, #0
 8000c58:	bd70      	pop	{r4, r5, r6, pc}
 8000c5a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c5e:	bf06      	itte	eq
 8000c60:	4610      	moveq	r0, r2
 8000c62:	4619      	moveq	r1, r3
 8000c64:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c68:	d019      	beq.n	8000c9e <__aeabi_dmul+0x24a>
 8000c6a:	ea94 0f0c 	teq	r4, ip
 8000c6e:	d102      	bne.n	8000c76 <__aeabi_dmul+0x222>
 8000c70:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000c74:	d113      	bne.n	8000c9e <__aeabi_dmul+0x24a>
 8000c76:	ea95 0f0c 	teq	r5, ip
 8000c7a:	d105      	bne.n	8000c88 <__aeabi_dmul+0x234>
 8000c7c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000c80:	bf1c      	itt	ne
 8000c82:	4610      	movne	r0, r2
 8000c84:	4619      	movne	r1, r3
 8000c86:	d10a      	bne.n	8000c9e <__aeabi_dmul+0x24a>
 8000c88:	ea81 0103 	eor.w	r1, r1, r3
 8000c8c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000c90:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000c94:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000c98:	f04f 0000 	mov.w	r0, #0
 8000c9c:	bd70      	pop	{r4, r5, r6, pc}
 8000c9e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000ca2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000ca6:	bd70      	pop	{r4, r5, r6, pc}

08000ca8 <__aeabi_ddiv>:
 8000ca8:	b570      	push	{r4, r5, r6, lr}
 8000caa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000cb2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000cb6:	bf1d      	ittte	ne
 8000cb8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000cbc:	ea94 0f0c 	teqne	r4, ip
 8000cc0:	ea95 0f0c 	teqne	r5, ip
 8000cc4:	f000 f8a7 	bleq	8000e16 <__aeabi_ddiv+0x16e>
 8000cc8:	eba4 0405 	sub.w	r4, r4, r5
 8000ccc:	ea81 0e03 	eor.w	lr, r1, r3
 8000cd0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000cd4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000cd8:	f000 8088 	beq.w	8000dec <__aeabi_ddiv+0x144>
 8000cdc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000ce0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000ce4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000ce8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000cec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000cf0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000cf4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000cf8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000cfc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000d00:	429d      	cmp	r5, r3
 8000d02:	bf08      	it	eq
 8000d04:	4296      	cmpeq	r6, r2
 8000d06:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000d0a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000d0e:	d202      	bcs.n	8000d16 <__aeabi_ddiv+0x6e>
 8000d10:	085b      	lsrs	r3, r3, #1
 8000d12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d16:	1ab6      	subs	r6, r6, r2
 8000d18:	eb65 0503 	sbc.w	r5, r5, r3
 8000d1c:	085b      	lsrs	r3, r3, #1
 8000d1e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d22:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000d26:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000d2a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d2e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d32:	bf22      	ittt	cs
 8000d34:	1ab6      	subcs	r6, r6, r2
 8000d36:	4675      	movcs	r5, lr
 8000d38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d3c:	085b      	lsrs	r3, r3, #1
 8000d3e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d42:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d46:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d4a:	bf22      	ittt	cs
 8000d4c:	1ab6      	subcs	r6, r6, r2
 8000d4e:	4675      	movcs	r5, lr
 8000d50:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d54:	085b      	lsrs	r3, r3, #1
 8000d56:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d5a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d5e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d62:	bf22      	ittt	cs
 8000d64:	1ab6      	subcs	r6, r6, r2
 8000d66:	4675      	movcs	r5, lr
 8000d68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d6c:	085b      	lsrs	r3, r3, #1
 8000d6e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d72:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d76:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d7a:	bf22      	ittt	cs
 8000d7c:	1ab6      	subcs	r6, r6, r2
 8000d7e:	4675      	movcs	r5, lr
 8000d80:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d84:	ea55 0e06 	orrs.w	lr, r5, r6
 8000d88:	d018      	beq.n	8000dbc <__aeabi_ddiv+0x114>
 8000d8a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000d8e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000d92:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000d96:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000d9a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000d9e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000da2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000da6:	d1c0      	bne.n	8000d2a <__aeabi_ddiv+0x82>
 8000da8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000dac:	d10b      	bne.n	8000dc6 <__aeabi_ddiv+0x11e>
 8000dae:	ea41 0100 	orr.w	r1, r1, r0
 8000db2:	f04f 0000 	mov.w	r0, #0
 8000db6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000dba:	e7b6      	b.n	8000d2a <__aeabi_ddiv+0x82>
 8000dbc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000dc0:	bf04      	itt	eq
 8000dc2:	4301      	orreq	r1, r0
 8000dc4:	2000      	moveq	r0, #0
 8000dc6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000dca:	bf88      	it	hi
 8000dcc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000dd0:	f63f aeaf 	bhi.w	8000b32 <__aeabi_dmul+0xde>
 8000dd4:	ebb5 0c03 	subs.w	ip, r5, r3
 8000dd8:	bf04      	itt	eq
 8000dda:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000dde:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000de2:	f150 0000 	adcs.w	r0, r0, #0
 8000de6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000dea:	bd70      	pop	{r4, r5, r6, pc}
 8000dec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000df0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000df4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000df8:	bfc2      	ittt	gt
 8000dfa:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000dfe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000e02:	bd70      	popgt	{r4, r5, r6, pc}
 8000e04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000e08:	f04f 0e00 	mov.w	lr, #0
 8000e0c:	3c01      	subs	r4, #1
 8000e0e:	e690      	b.n	8000b32 <__aeabi_dmul+0xde>
 8000e10:	ea45 0e06 	orr.w	lr, r5, r6
 8000e14:	e68d      	b.n	8000b32 <__aeabi_dmul+0xde>
 8000e16:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000e1a:	ea94 0f0c 	teq	r4, ip
 8000e1e:	bf08      	it	eq
 8000e20:	ea95 0f0c 	teqeq	r5, ip
 8000e24:	f43f af3b 	beq.w	8000c9e <__aeabi_dmul+0x24a>
 8000e28:	ea94 0f0c 	teq	r4, ip
 8000e2c:	d10a      	bne.n	8000e44 <__aeabi_ddiv+0x19c>
 8000e2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000e32:	f47f af34 	bne.w	8000c9e <__aeabi_dmul+0x24a>
 8000e36:	ea95 0f0c 	teq	r5, ip
 8000e3a:	f47f af25 	bne.w	8000c88 <__aeabi_dmul+0x234>
 8000e3e:	4610      	mov	r0, r2
 8000e40:	4619      	mov	r1, r3
 8000e42:	e72c      	b.n	8000c9e <__aeabi_dmul+0x24a>
 8000e44:	ea95 0f0c 	teq	r5, ip
 8000e48:	d106      	bne.n	8000e58 <__aeabi_ddiv+0x1b0>
 8000e4a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000e4e:	f43f aefd 	beq.w	8000c4c <__aeabi_dmul+0x1f8>
 8000e52:	4610      	mov	r0, r2
 8000e54:	4619      	mov	r1, r3
 8000e56:	e722      	b.n	8000c9e <__aeabi_dmul+0x24a>
 8000e58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000e5c:	bf18      	it	ne
 8000e5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000e62:	f47f aec5 	bne.w	8000bf0 <__aeabi_dmul+0x19c>
 8000e66:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000e6a:	f47f af0d 	bne.w	8000c88 <__aeabi_dmul+0x234>
 8000e6e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000e72:	f47f aeeb 	bne.w	8000c4c <__aeabi_dmul+0x1f8>
 8000e76:	e712      	b.n	8000c9e <__aeabi_dmul+0x24a>

08000e78 <__gedf2>:
 8000e78:	f04f 3cff 	mov.w	ip, #4294967295
 8000e7c:	e006      	b.n	8000e8c <__cmpdf2+0x4>
 8000e7e:	bf00      	nop

08000e80 <__ledf2>:
 8000e80:	f04f 0c01 	mov.w	ip, #1
 8000e84:	e002      	b.n	8000e8c <__cmpdf2+0x4>
 8000e86:	bf00      	nop

08000e88 <__cmpdf2>:
 8000e88:	f04f 0c01 	mov.w	ip, #1
 8000e8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e9c:	bf18      	it	ne
 8000e9e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ea2:	d01b      	beq.n	8000edc <__cmpdf2+0x54>
 8000ea4:	b001      	add	sp, #4
 8000ea6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000eaa:	bf0c      	ite	eq
 8000eac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000eb0:	ea91 0f03 	teqne	r1, r3
 8000eb4:	bf02      	ittt	eq
 8000eb6:	ea90 0f02 	teqeq	r0, r2
 8000eba:	2000      	moveq	r0, #0
 8000ebc:	4770      	bxeq	lr
 8000ebe:	f110 0f00 	cmn.w	r0, #0
 8000ec2:	ea91 0f03 	teq	r1, r3
 8000ec6:	bf58      	it	pl
 8000ec8:	4299      	cmppl	r1, r3
 8000eca:	bf08      	it	eq
 8000ecc:	4290      	cmpeq	r0, r2
 8000ece:	bf2c      	ite	cs
 8000ed0:	17d8      	asrcs	r0, r3, #31
 8000ed2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ed6:	f040 0001 	orr.w	r0, r0, #1
 8000eda:	4770      	bx	lr
 8000edc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ee0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ee4:	d102      	bne.n	8000eec <__cmpdf2+0x64>
 8000ee6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000eea:	d107      	bne.n	8000efc <__cmpdf2+0x74>
 8000eec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ef0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ef4:	d1d6      	bne.n	8000ea4 <__cmpdf2+0x1c>
 8000ef6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000efa:	d0d3      	beq.n	8000ea4 <__cmpdf2+0x1c>
 8000efc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <__aeabi_cdrcmple>:
 8000f04:	4684      	mov	ip, r0
 8000f06:	4610      	mov	r0, r2
 8000f08:	4662      	mov	r2, ip
 8000f0a:	468c      	mov	ip, r1
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4663      	mov	r3, ip
 8000f10:	e000      	b.n	8000f14 <__aeabi_cdcmpeq>
 8000f12:	bf00      	nop

08000f14 <__aeabi_cdcmpeq>:
 8000f14:	b501      	push	{r0, lr}
 8000f16:	f7ff ffb7 	bl	8000e88 <__cmpdf2>
 8000f1a:	2800      	cmp	r0, #0
 8000f1c:	bf48      	it	mi
 8000f1e:	f110 0f00 	cmnmi.w	r0, #0
 8000f22:	bd01      	pop	{r0, pc}

08000f24 <__aeabi_dcmpeq>:
 8000f24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f28:	f7ff fff4 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f2c:	bf0c      	ite	eq
 8000f2e:	2001      	moveq	r0, #1
 8000f30:	2000      	movne	r0, #0
 8000f32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f36:	bf00      	nop

08000f38 <__aeabi_dcmplt>:
 8000f38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f3c:	f7ff ffea 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f40:	bf34      	ite	cc
 8000f42:	2001      	movcc	r0, #1
 8000f44:	2000      	movcs	r0, #0
 8000f46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f4a:	bf00      	nop

08000f4c <__aeabi_dcmple>:
 8000f4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f50:	f7ff ffe0 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f54:	bf94      	ite	ls
 8000f56:	2001      	movls	r0, #1
 8000f58:	2000      	movhi	r0, #0
 8000f5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f5e:	bf00      	nop

08000f60 <__aeabi_dcmpge>:
 8000f60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f64:	f7ff ffce 	bl	8000f04 <__aeabi_cdrcmple>
 8000f68:	bf94      	ite	ls
 8000f6a:	2001      	movls	r0, #1
 8000f6c:	2000      	movhi	r0, #0
 8000f6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f72:	bf00      	nop

08000f74 <__aeabi_dcmpgt>:
 8000f74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f78:	f7ff ffc4 	bl	8000f04 <__aeabi_cdrcmple>
 8000f7c:	bf34      	ite	cc
 8000f7e:	2001      	movcc	r0, #1
 8000f80:	2000      	movcs	r0, #0
 8000f82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f86:	bf00      	nop

08000f88 <__aeabi_dcmpun>:
 8000f88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000f8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f90:	d102      	bne.n	8000f98 <__aeabi_dcmpun+0x10>
 8000f92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000f96:	d10a      	bne.n	8000fae <__aeabi_dcmpun+0x26>
 8000f98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000f9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000fa0:	d102      	bne.n	8000fa8 <__aeabi_dcmpun+0x20>
 8000fa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000fa6:	d102      	bne.n	8000fae <__aeabi_dcmpun+0x26>
 8000fa8:	f04f 0000 	mov.w	r0, #0
 8000fac:	4770      	bx	lr
 8000fae:	f04f 0001 	mov.w	r0, #1
 8000fb2:	4770      	bx	lr

08000fb4 <__aeabi_d2iz>:
 8000fb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000fb8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000fbc:	d215      	bcs.n	8000fea <__aeabi_d2iz+0x36>
 8000fbe:	d511      	bpl.n	8000fe4 <__aeabi_d2iz+0x30>
 8000fc0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000fc4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000fc8:	d912      	bls.n	8000ff0 <__aeabi_d2iz+0x3c>
 8000fca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000fce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fd2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000fd6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000fda:	fa23 f002 	lsr.w	r0, r3, r2
 8000fde:	bf18      	it	ne
 8000fe0:	4240      	negne	r0, r0
 8000fe2:	4770      	bx	lr
 8000fe4:	f04f 0000 	mov.w	r0, #0
 8000fe8:	4770      	bx	lr
 8000fea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000fee:	d105      	bne.n	8000ffc <__aeabi_d2iz+0x48>
 8000ff0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ff4:	bf08      	it	eq
 8000ff6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ffa:	4770      	bx	lr
 8000ffc:	f04f 0000 	mov.w	r0, #0
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001008:	f3bf 8f4f 	dsb	sy
}
 800100c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800100e:	f3bf 8f6f 	isb	sy
}
 8001012:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001014:	4b0c      	ldr	r3, [pc, #48]	; (8001048 <SCB_EnableICache+0x44>)
 8001016:	2200      	movs	r2, #0
 8001018:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800101c:	f3bf 8f4f 	dsb	sy
}
 8001020:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001022:	f3bf 8f6f 	isb	sy
}
 8001026:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001028:	4b07      	ldr	r3, [pc, #28]	; (8001048 <SCB_EnableICache+0x44>)
 800102a:	695b      	ldr	r3, [r3, #20]
 800102c:	4a06      	ldr	r2, [pc, #24]	; (8001048 <SCB_EnableICache+0x44>)
 800102e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001032:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001034:	f3bf 8f4f 	dsb	sy
}
 8001038:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800103a:	f3bf 8f6f 	isb	sy
}
 800103e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr
 8001048:	e000ed00 	.word	0xe000ed00

0800104c <SCB_InvalidateICache>:
/**
  \brief   Invalidate I-Cache
  \details Invalidates I-Cache
  */
__STATIC_INLINE void SCB_InvalidateICache (void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001050:	f3bf 8f4f 	dsb	sy
}
 8001054:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001056:	f3bf 8f6f 	isb	sy
}
 800105a:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;
 800105c:	4b06      	ldr	r3, [pc, #24]	; (8001078 <SCB_InvalidateICache+0x2c>)
 800105e:	2200      	movs	r2, #0
 8001060:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001064:	f3bf 8f4f 	dsb	sy
}
 8001068:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800106a:	f3bf 8f6f 	isb	sy
}
 800106e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr
 8001078:	e000ed00 	.word	0xe000ed00

0800107c <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001082:	4b1f      	ldr	r3, [pc, #124]	; (8001100 <SCB_EnableDCache+0x84>)
 8001084:	2200      	movs	r2, #0
 8001086:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800108a:	f3bf 8f4f 	dsb	sy
}
 800108e:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001090:	4b1b      	ldr	r3, [pc, #108]	; (8001100 <SCB_EnableDCache+0x84>)
 8001092:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001096:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	0b5b      	lsrs	r3, r3, #13
 800109c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80010a0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	08db      	lsrs	r3, r3, #3
 80010a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80010aa:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	015a      	lsls	r2, r3, #5
 80010b0:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80010b4:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80010ba:	4911      	ldr	r1, [pc, #68]	; (8001100 <SCB_EnableDCache+0x84>)
 80010bc:	4313      	orrs	r3, r2
 80010be:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	1e5a      	subs	r2, r3, #1
 80010c6:	60ba      	str	r2, [r7, #8]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1ef      	bne.n	80010ac <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	1e5a      	subs	r2, r3, #1
 80010d0:	60fa      	str	r2, [r7, #12]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1e5      	bne.n	80010a2 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80010d6:	f3bf 8f4f 	dsb	sy
}
 80010da:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80010dc:	4b08      	ldr	r3, [pc, #32]	; (8001100 <SCB_EnableDCache+0x84>)
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	4a07      	ldr	r2, [pc, #28]	; (8001100 <SCB_EnableDCache+0x84>)
 80010e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010e6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80010e8:	f3bf 8f4f 	dsb	sy
}
 80010ec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80010ee:	f3bf 8f6f 	isb	sy
}
 80010f2:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80010f4:	bf00      	nop
 80010f6:	3714      	adds	r7, #20
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bc80      	pop	{r7}
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	e000ed00 	.word	0xe000ed00

08001104 <SCB_CleanDCache>:
/**
  \brief   Clean D-Cache
  \details Cleans D-Cache
  */
__STATIC_INLINE void SCB_CleanDCache (void)
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800110a:	4b1a      	ldr	r3, [pc, #104]	; (8001174 <SCB_CleanDCache+0x70>)
 800110c:	2200      	movs	r2, #0
 800110e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001112:	f3bf 8f4f 	dsb	sy
}
 8001116:	bf00      	nop
   __DSB();

    ccsidr = SCB->CCSIDR;
 8001118:	4b16      	ldr	r3, [pc, #88]	; (8001174 <SCB_CleanDCache+0x70>)
 800111a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800111e:	607b      	str	r3, [r7, #4]

                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	0b5b      	lsrs	r3, r3, #13
 8001124:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001128:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	08db      	lsrs	r3, r3, #3
 800112e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001132:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	015a      	lsls	r2, r3, #5
 8001138:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800113c:	4013      	ands	r3, r2
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	0792      	lsls	r2, r2, #30
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8001142:	490c      	ldr	r1, [pc, #48]	; (8001174 <SCB_CleanDCache+0x70>)
 8001144:	4313      	orrs	r3, r2
 8001146:	f8c1 326c 	str.w	r3, [r1, #620]	; 0x26c
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	1e5a      	subs	r2, r3, #1
 800114e:	60ba      	str	r2, [r7, #8]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d1ef      	bne.n	8001134 <SCB_CleanDCache+0x30>
    } while(sets-- != 0U);
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	1e5a      	subs	r2, r3, #1
 8001158:	60fa      	str	r2, [r7, #12]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1e5      	bne.n	800112a <SCB_CleanDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800115e:	f3bf 8f4f 	dsb	sy
}
 8001162:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001164:	f3bf 8f6f 	isb	sy
}
 8001168:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 800116a:	bf00      	nop
 800116c:	3714      	adds	r7, #20
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0

#if CORTEX_MODEL == 7
  SCB_EnableICache();
 800117c:	f7ff ff42 	bl	8001004 <SCB_EnableICache>
  SCB_EnableDCache();
 8001180:	f7ff ff7c 	bl	800107c <SCB_EnableDCache>
#endif
}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}

08001188 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	bc80      	pop	{r7}
 8001192:	4770      	bx	lr

08001194 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
/*lint -restore*/

  while (true) {
 8001198:	e7fe      	b.n	8001198 <__default_exit+0x4>
	...

0800119c <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
#if CRT0_AREAS_NUMBER > 0
  const ram_init_area_t *rap = ram_areas;
 80011a2:	4b19      	ldr	r3, [pc, #100]	; (8001208 <__init_ram_areas+0x6c>)
 80011a4:	60fb      	str	r3, [r7, #12]

  do {
    uint32_t *tp = rap->init_text_area;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	60bb      	str	r3, [r7, #8]
    uint32_t *p = rap->init_area;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	607b      	str	r3, [r7, #4]

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80011b2:	e009      	b.n	80011c8 <__init_ram_areas+0x2c>
      *p = *tp;
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	601a      	str	r2, [r3, #0]
      p++;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3304      	adds	r3, #4
 80011c0:	607b      	str	r3, [r7, #4]
      tp++;
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	3304      	adds	r3, #4
 80011c6:	60bb      	str	r3, [r7, #8]
    while (p < rap->clear_area) {
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d3f0      	bcc.n	80011b4 <__init_ram_areas+0x18>
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 80011d2:	e005      	b.n	80011e0 <__init_ram_areas+0x44>
      *p = 0;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
      p++;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3304      	adds	r3, #4
 80011de:	607b      	str	r3, [r7, #4]
    while (p < rap->no_init_area) {
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d3f4      	bcc.n	80011d4 <__init_ram_areas+0x38>
    }
    rap++;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	3310      	adds	r3, #16
 80011ee:	60fb      	str	r3, [r7, #12]
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	4a06      	ldr	r2, [pc, #24]	; (800120c <__init_ram_areas+0x70>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d3d6      	bcc.n	80011a6 <__init_ram_areas+0xa>
#if CORTEX_MODEL == 7
  /* PM0253 - 4.8.7 Cache maintenance design hints and tips - required
     for self-modifying code.*/
  SCB_CleanDCache();
 80011f8:	f7ff ff84 	bl	8001104 <SCB_CleanDCache>
  SCB_InvalidateICache();
 80011fc:	f7ff ff26 	bl	800104c <SCB_InvalidateICache>
#endif
#endif
}
 8001200:	bf00      	nop
 8001202:	3710      	adds	r7, #16
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	0800fd08 	.word	0x0800fd08
 800120c:	0800fd88 	.word	0x0800fd88

08001210 <osalInit>:
/**
 * @brief   OSAL module initialization.
 *
 * @api
 */
static inline void osalInit(void) {
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0

}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0

  /* Initializes the OS Abstraction Layer.*/
  osalInit();
 8001220:	f7ff fff6 	bl	8001210 <osalInit>

  /* Platform low level initializations.*/
  hal_lld_init();
 8001224:	f001 fedc 	bl	8002fe0 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8001228:	f003 fbe0 	bl	80049ec <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 800122c:	f000 fb8e 	bl	800194c <adcInit>
#endif
#if (HAL_USE_GPT == TRUE) || defined(__DOXYGEN__)
  gptInit();
#endif
#if (HAL_USE_I2C == TRUE) || defined(__DOXYGEN__)
  i2cInit();
 8001230:	f000 fc0a 	bl	8001a48 <i2cInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 8001234:	f000 fcfc 	bl	8001c30 <sdInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 8001238:	f000 fd70 	bl	8001d1c <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 800123c:	f001 f814 	bl	8002268 <usbInit>
#endif
#if (HAL_USE_MMC_SPI == TRUE) || defined(__DOXYGEN__)
  mmcInit();
 8001240:	f000 fc1b 	bl	8001a7a <mmcInit>
#endif

  /* Community driver overlay initialization.*/
#if defined(HAL_USE_COMMUNITY) || defined(__DOXYGEN__)
#if (HAL_USE_COMMUNITY == TRUE) || defined(__DOXYGEN__)
  halCommunityInit();
 8001244:	f001 fb04 	bl	8002850 <halCommunityInit>
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 8001248:	f006 fb30 	bl	80078ac <boardInit>
/*
 *  The ST driver is a special case, it is only initialized if the OSAL is
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
 800124c:	f000 f837 	bl	80012be <stInit>
#endif
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}

08001254 <st_lld_get_counter>:
 *
 * @return              The counter value.
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0

  return (systime_t)STM32_ST_TIM->CNT;
 8001258:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800125c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800125e:	4618      	mov	r0, r3
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr

08001266 <st_lld_start_alarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {
 8001266:	b480      	push	{r7}
 8001268:	b083      	sub	sp, #12
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 800126e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6353      	str	r3, [r2, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 8001276:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800127a:	2200      	movs	r2, #0
 800127c:	611a      	str	r2, [r3, #16]
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 800127e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001282:	2202      	movs	r2, #2
 8001284:	60da      	str	r2, [r3, #12]
#else
  STM32_ST_TIM->DIER  |= STM32_TIM_DIER_CC1IE;
#endif
}
 8001286:	bf00      	nop
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr

08001290 <st_lld_stop_alarm>:
/**
 * @brief   Stops the alarm interrupt.
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 8001294:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001298:	2200      	movs	r2, #0
 800129a:	60da      	str	r2, [r3, #12]
#else
 STM32_ST_TIM->DIER &= ~STM32_TIM_DIER_CC1IE;
#endif
}
 800129c:	bf00      	nop
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <st_lld_set_alarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80012ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6353      	str	r3, [r2, #52]	; 0x34
}
 80012b4:	bf00      	nop
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bc80      	pop	{r7}
 80012bc:	4770      	bx	lr

080012be <stInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void stInit(void) {
 80012be:	b580      	push	{r7, lr}
 80012c0:	af00      	add	r7, sp, #0

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 80012c2:	f006 f833 	bl	800732c <st_lld_init>
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}

080012ca <stGetCounter>:
 *
 * @return              The counter value.
 *
 * @api
 */
systime_t stGetCounter(void) {
 80012ca:	b580      	push	{r7, lr}
 80012cc:	af00      	add	r7, sp, #0

  return st_lld_get_counter();
 80012ce:	f7ff ffc1 	bl	8001254 <st_lld_get_counter>
 80012d2:	4603      	mov	r3, r0
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <stStartAlarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @api
 */
void stStartAlarm(systime_t abstime) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff ffc0 	bl	8001266 <st_lld_start_alarm>
}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <stStopAlarm>:
 * @note    This functionality is only available in free running mode, the
 *          behavior in periodic mode is undefined.
 *
 * @api
 */
void stStopAlarm(void) {
 80012ee:	b580      	push	{r7, lr}
 80012f0:	af00      	add	r7, sp, #0

  st_lld_stop_alarm();
 80012f2:	f7ff ffcd 	bl	8001290 <st_lld_stop_alarm>
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}

080012fa <stSetAlarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @api
 */
void stSetAlarm(systime_t abstime) {
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b082      	sub	sp, #8
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f7ff ffce 	bl	80012a4 <st_lld_set_alarm>
}
 8001308:	bf00      	nop
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <ch_queue_init>:
 *
 * @param[out] qp       pointer to the queue header
 *
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]

  qp->next = qp;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	605a      	str	r2, [r3, #4]
}
 8001324:	bf00      	nop
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	bc80      	pop	{r7}
 800132c:	4770      	bx	lr

0800132e <chSysLock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to disabling interrupts.
 *
 * @special
 */
static inline void chSysLock(void) {
 800132e:	b480      	push	{r7}
 8001330:	b083      	sub	sp, #12
 8001332:	af00      	add	r7, sp, #0
 8001334:	2330      	movs	r3, #48	; 0x30
 8001336:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	f383 8811 	msr	BASEPRI, r3
}
 800133e:	bf00      	nop
#endif
#endif
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __disable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 8001340:	bf00      	nop

  port_lock();
  __stats_start_measure_crit_thd();
  __dbg_check_lock();
}
 8001342:	bf00      	nop
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr

0800134c <chSysUnlock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to enabling interrupts.
 *
 * @special
 */
static inline void chSysUnlock(void) {
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	2300      	movs	r3, #0
 8001354:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f383 8811 	msr	BASEPRI, r3
}
 800135c:	bf00      	nop
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  __set_BASEPRI(CORTEX_BASEPRI_DISABLED);
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __enable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 800135e:	bf00      	nop
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
              (currcore->rlist.current->hdr.pqueue.prio >= currcore->rlist.pqueue.next->prio),
              "priority order violation");

  port_unlock();
}
 8001360:	bf00      	nop
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr

0800136a <chThdQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void chThdQueueObjectInit(threads_queue_t *tqp) {
 800136a:	b580      	push	{r7, lr}
 800136c:	b082      	sub	sp, #8
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]

  ch_queue_init(&tqp->queue);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff ffcb 	bl	8001310 <ch_queue_init>
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <osalSysLock>:
 * @brief   Enters a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysLock(void) {
 8001382:	b580      	push	{r7, lr}
 8001384:	af00      	add	r7, sp, #0

  chSysLock();
 8001386:	f7ff ffd2 	bl	800132e <chSysLock>
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}

0800138e <osalSysUnlock>:
 * @brief   Leaves a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysUnlock(void) {
 800138e:	b580      	push	{r7, lr}
 8001390:	af00      	add	r7, sp, #0

  chSysUnlock();
 8001392:	f7ff ffdb 	bl	800134c <chSysUnlock>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}

0800139a <osalThreadQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void osalThreadQueueObjectInit(threads_queue_t *tqp) {
 800139a:	b580      	push	{r7, lr}
 800139c:	b082      	sub	sp, #8
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]

  chThdQueueObjectInit(tqp);
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff ffe1 	bl	800136a <chThdQueueObjectInit>
}
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <osalThreadEnqueueTimeoutS>:
 *                      specification.
 *
 * @sclass
 */
static inline msg_t osalThreadEnqueueTimeoutS(threads_queue_t *tqp,
                                              sysinterval_t timeout) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]

  return chThdEnqueueTimeoutS(tqp, timeout);
 80013ba:	6839      	ldr	r1, [r7, #0]
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f007 fc56 	bl	8008c6e <chThdEnqueueTimeoutS>
 80013c2:	4603      	mov	r3, r0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <osalThreadDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]

  chThdDequeueNextI(tqp, msg);
 80013d6:	6839      	ldr	r1, [r7, #0]
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f007 fc69 	bl	8008cb0 <chThdDequeueNextI>
}
 80013de:	bf00      	nop
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b086      	sub	sp, #24
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	60f8      	str	r0, [r7, #12]
 80013ee:	60b9      	str	r1, [r7, #8]
 80013f0:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d902      	bls.n	8001402 <iq_read+0x1c>
    n = iqGetFullI(iqp);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	691a      	ldr	r2, [r3, #16]
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	699b      	ldr	r3, [r3, #24]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	429a      	cmp	r2, r3
 8001414:	d20d      	bcs.n	8001432 <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	699b      	ldr	r3, [r3, #24]
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	4619      	mov	r1, r3
 800141e:	68b8      	ldr	r0, [r7, #8]
 8001420:	f7fe fff4 	bl	800040c <memcpy>
    iqp->q_rdptr += n;
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	699a      	ldr	r2, [r3, #24]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	441a      	add	r2, r3
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	619a      	str	r2, [r3, #24]
 8001430:	e02b      	b.n	800148a <iq_read+0xa4>
  }
  else if (n > s1) {
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	429a      	cmp	r2, r3
 8001438:	d91c      	bls.n	8001474 <iq_read+0x8e>
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	697a      	ldr	r2, [r7, #20]
 8001440:	4619      	mov	r1, r3
 8001442:	68b8      	ldr	r0, [r7, #8]
 8001444:	f7fe ffe2 	bl	800040c <memcpy>
    bp += s1;
 8001448:	68ba      	ldr	r2, [r7, #8]
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	4413      	add	r3, r2
 800144e:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	613b      	str	r3, [r7, #16]
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	4619      	mov	r1, r3
 8001460:	68b8      	ldr	r0, [r7, #8]
 8001462:	f7fe ffd3 	bl	800040c <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	68da      	ldr	r2, [r3, #12]
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	441a      	add	r2, r3
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	619a      	str	r2, [r3, #24]
 8001472:	e00a      	b.n	800148a <iq_read+0xa4>
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	4619      	mov	r1, r3
 800147c:	68b8      	ldr	r0, [r7, #8]
 800147e:	f7fe ffc5 	bl	800040c <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	68da      	ldr	r2, [r3, #12]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	619a      	str	r2, [r3, #24]
  }

  iqp->q_counter -= n;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	689a      	ldr	r2, [r3, #8]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	1ad2      	subs	r2, r2, r3
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	609a      	str	r2, [r3, #8]
  return n;
 8001496:	687b      	ldr	r3, [r7, #4]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3718      	adds	r7, #24
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <oq_write>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d902      	bls.n	80014bc <oq_write+0x1c>
    n = oqGetEmptyI(oqp);
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	691a      	ldr	r2, [r3, #16]
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	695b      	ldr	r3, [r3, #20]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d20d      	bcs.n	80014ec <oq_write+0x4c>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	695b      	ldr	r3, [r3, #20]
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	68b9      	ldr	r1, [r7, #8]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7fe ff97 	bl	800040c <memcpy>
    oqp->q_wrptr += n;
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	695a      	ldr	r2, [r3, #20]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	441a      	add	r2, r3
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	615a      	str	r2, [r3, #20]
 80014ea:	e02b      	b.n	8001544 <oq_write+0xa4>
  }
  else if (n > s1) {
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d91c      	bls.n	800152e <oq_write+0x8e>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	695b      	ldr	r3, [r3, #20]
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	68b9      	ldr	r1, [r7, #8]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7fe ff85 	bl	800040c <memcpy>
    bp += s1;
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	4413      	add	r3, r2
 8001508:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	613b      	str	r3, [r7, #16]
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	68db      	ldr	r3, [r3, #12]
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	68b9      	ldr	r1, [r7, #8]
 800151a:	4618      	mov	r0, r3
 800151c:	f7fe ff76 	bl	800040c <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	68da      	ldr	r2, [r3, #12]
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	441a      	add	r2, r3
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	615a      	str	r2, [r3, #20]
 800152c:	e00a      	b.n	8001544 <oq_write+0xa4>
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	695b      	ldr	r3, [r3, #20]
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	68b9      	ldr	r1, [r7, #8]
 8001536:	4618      	mov	r0, r3
 8001538:	f7fe ff68 	bl	800040c <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	68da      	ldr	r2, [r3, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	615a      	str	r2, [r3, #20]
  }

  oqp->q_counter -= n;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	689a      	ldr	r2, [r3, #8]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	1ad2      	subs	r2, r2, r3
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	609a      	str	r2, [r3, #8]
  return n;
 8001550:	687b      	ldr	r3, [r7, #4]
}
 8001552:	4618      	mov	r0, r3
 8001554:	3718      	adds	r7, #24
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 800155a:	b580      	push	{r7, lr}
 800155c:	b084      	sub	sp, #16
 800155e:	af00      	add	r7, sp, #0
 8001560:	60f8      	str	r0, [r7, #12]
 8001562:	60b9      	str	r1, [r7, #8]
 8001564:	607a      	str	r2, [r7, #4]
 8001566:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&iqp->q_waiting);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff ff15 	bl	800139a <osalThreadQueueObjectInit>
  iqp->q_counter = 0;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
  iqp->q_buffer  = bp;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	68ba      	ldr	r2, [r7, #8]
 800157a:	60da      	str	r2, [r3, #12]
  iqp->q_rdptr   = bp;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	619a      	str	r2, [r3, #24]
  iqp->q_wrptr   = bp;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	68ba      	ldr	r2, [r7, #8]
 8001586:	615a      	str	r2, [r3, #20]
  iqp->q_top     = bp + size;
 8001588:	68ba      	ldr	r2, [r7, #8]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	441a      	add	r2, r3
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	611a      	str	r2, [r3, #16]
  iqp->q_notify  = infy;
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	683a      	ldr	r2, [r7, #0]
 8001596:	61da      	str	r2, [r3, #28]
  iqp->q_link    = link;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	69ba      	ldr	r2, [r7, #24]
 800159c:	621a      	str	r2, [r3, #32]
}
 800159e:	bf00      	nop
 80015a0:	3710      	adds	r7, #16
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <iqPutI>:
 * @retval MSG_OK       if the operation has been completed with success.
 * @retval MSG_TIMEOUT  if the queue is full.
 *
 * @iclass
 */
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b082      	sub	sp, #8
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
 80015ae:	460b      	mov	r3, r1
 80015b0:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	695a      	ldr	r2, [r3, #20]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	699b      	ldr	r3, [r3, #24]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d105      	bne.n	80015ca <iqPutI+0x24>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <iqPutI+0x24>
 80015c6:	2301      	movs	r3, #1
 80015c8:	e000      	b.n	80015cc <iqPutI+0x26>
 80015ca:	2300      	movs	r3, #0
 80015cc:	f003 0301 	and.w	r3, r3, #1
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	f083 0301 	eor.w	r3, r3, #1
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d01c      	beq.n	8001616 <iqPutI+0x70>
    iqp->q_counter++;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	1c5a      	adds	r2, r3, #1
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	609a      	str	r2, [r3, #8]
    *iqp->q_wrptr++ = b;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	695b      	ldr	r3, [r3, #20]
 80015ea:	1c59      	adds	r1, r3, #1
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	6151      	str	r1, [r2, #20]
 80015f0:	78fa      	ldrb	r2, [r7, #3]
 80015f2:	701a      	strb	r2, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	695a      	ldr	r2, [r3, #20]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	691b      	ldr	r3, [r3, #16]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d303      	bcc.n	8001608 <iqPutI+0x62>
      iqp->q_wrptr = iqp->q_buffer;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	68da      	ldr	r2, [r3, #12]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	615a      	str	r2, [r3, #20]
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2100      	movs	r1, #0
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fedd 	bl	80013cc <osalThreadDequeueNextI>

    return MSG_OK;
 8001612:	2300      	movs	r3, #0
 8001614:	e001      	b.n	800161a <iqPutI+0x74>
  }

  return MSG_TIMEOUT;
 8001616:	f04f 33ff 	mov.w	r3, #4294967295
}
 800161a:	4618      	mov	r0, r3
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}

08001622 <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8001622:	b580      	push	{r7, lr}
 8001624:	b084      	sub	sp, #16
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
 800162a:	6039      	str	r1, [r7, #0]
  uint8_t b;

  osalSysLock();
 800162c:	f7ff fea9 	bl	8001382 <osalSysLock>

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
 8001630:	e00c      	b.n	800164c <iqGetTimeout+0x2a>
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6839      	ldr	r1, [r7, #0]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff feba 	bl	80013b0 <osalThreadEnqueueTimeoutS>
 800163c:	60b8      	str	r0, [r7, #8]
    if (msg < MSG_OK) {
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	2b00      	cmp	r3, #0
 8001642:	da03      	bge.n	800164c <iqGetTimeout+0x2a>
      osalSysUnlock();
 8001644:	f7ff fea3 	bl	800138e <osalSysUnlock>
      return msg;
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	e024      	b.n	8001696 <iqGetTimeout+0x74>
  while (iqIsEmptyI(iqp)) {
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0ee      	beq.n	8001632 <iqGetTimeout+0x10>
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	1e5a      	subs	r2, r3, #1
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	609a      	str	r2, [r3, #8]
  b = *iqp->q_rdptr++;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	699b      	ldr	r3, [r3, #24]
 8001662:	1c59      	adds	r1, r3, #1
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	6191      	str	r1, [r2, #24]
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	73fb      	strb	r3, [r7, #15]
  if (iqp->q_rdptr >= iqp->q_top) {
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	699a      	ldr	r2, [r3, #24]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	691b      	ldr	r3, [r3, #16]
 8001674:	429a      	cmp	r2, r3
 8001676:	d303      	bcc.n	8001680 <iqGetTimeout+0x5e>
    iqp->q_rdptr = iqp->q_buffer;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	68da      	ldr	r2, [r3, #12]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	619a      	str	r2, [r3, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	69db      	ldr	r3, [r3, #28]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d003      	beq.n	8001690 <iqGetTimeout+0x6e>
    iqp->q_notify(iqp);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	69db      	ldr	r3, [r3, #28]
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	4798      	blx	r3
  }

  osalSysUnlock();
 8001690:	f7ff fe7d 	bl	800138e <osalSysUnlock>

  return (msg_t)b;
 8001694:	7bfb      	ldrb	r3, [r7, #15]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 800169e:	b580      	push	{r7, lr}
 80016a0:	b088      	sub	sp, #32
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	60f8      	str	r0, [r7, #12]
 80016a6:	60b9      	str	r1, [r7, #8]
 80016a8:	607a      	str	r2, [r7, #4]
 80016aa:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = iqp->q_notify;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	69db      	ldr	r3, [r3, #28]
 80016b0:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 80016b6:	f7ff fe64 	bl	8001382 <osalSysLock>

  while (n > 0U) {
 80016ba:	e024      	b.n	8001706 <iqReadTimeout+0x68>
    size_t done;

    done = iq_read(iqp, bp, n);
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	68b9      	ldr	r1, [r7, #8]
 80016c0:	68f8      	ldr	r0, [r7, #12]
 80016c2:	f7ff fe90 	bl	80013e6 <iq_read>
 80016c6:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d109      	bne.n	80016e2 <iqReadTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	6839      	ldr	r1, [r7, #0]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7ff fe6c 	bl	80013b0 <osalThreadEnqueueTimeoutS>
 80016d8:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d012      	beq.n	8001706 <iqReadTimeout+0x68>
        break;
 80016e0:	e014      	b.n	800170c <iqReadTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d002      	beq.n	80016ee <iqReadTimeout+0x50>
        nfy(iqp);
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	68f8      	ldr	r0, [r7, #12]
 80016ec:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 80016ee:	f7ff fe4e 	bl	800138e <osalSysUnlock>

      n  -= done;
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	607b      	str	r3, [r7, #4]
      bp += done;
 80016fa:	68ba      	ldr	r2, [r7, #8]
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	4413      	add	r3, r2
 8001700:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 8001702:	f7ff fe3e 	bl	8001382 <osalSysLock>
  while (n > 0U) {
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d1d7      	bne.n	80016bc <iqReadTimeout+0x1e>
    }
  }

  osalSysUnlock();
 800170c:	f7ff fe3f 	bl	800138e <osalSysUnlock>
  return max - n;
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	1ad3      	subs	r3, r2, r3
}
 8001716:	4618      	mov	r0, r3
 8001718:	3720      	adds	r7, #32
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 800171e:	b580      	push	{r7, lr}
 8001720:	b084      	sub	sp, #16
 8001722:	af00      	add	r7, sp, #0
 8001724:	60f8      	str	r0, [r7, #12]
 8001726:	60b9      	str	r1, [r7, #8]
 8001728:	607a      	str	r2, [r7, #4]
 800172a:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&oqp->q_waiting);
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff fe33 	bl	800139a <osalThreadQueueObjectInit>
  oqp->q_counter = size;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	609a      	str	r2, [r3, #8]
  oqp->q_buffer  = bp;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	68ba      	ldr	r2, [r7, #8]
 800173e:	60da      	str	r2, [r3, #12]
  oqp->q_rdptr   = bp;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	68ba      	ldr	r2, [r7, #8]
 8001744:	619a      	str	r2, [r3, #24]
  oqp->q_wrptr   = bp;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	68ba      	ldr	r2, [r7, #8]
 800174a:	615a      	str	r2, [r3, #20]
  oqp->q_top     = bp + size;
 800174c:	68ba      	ldr	r2, [r7, #8]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	441a      	add	r2, r3
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	611a      	str	r2, [r3, #16]
  oqp->q_notify  = onfy;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	61da      	str	r2, [r3, #28]
  oqp->q_link    = link;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	621a      	str	r2, [r3, #32]
}
 8001762:	bf00      	nop
 8001764:	3710      	adds	r7, #16
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 800176a:	b580      	push	{r7, lr}
 800176c:	b086      	sub	sp, #24
 800176e:	af00      	add	r7, sp, #0
 8001770:	60f8      	str	r0, [r7, #12]
 8001772:	460b      	mov	r3, r1
 8001774:	607a      	str	r2, [r7, #4]
 8001776:	72fb      	strb	r3, [r7, #11]

  osalSysLock();
 8001778:	f7ff fe03 	bl	8001382 <osalSysLock>

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
 800177c:	e00c      	b.n	8001798 <oqPutTimeout+0x2e>
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	6879      	ldr	r1, [r7, #4]
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff fe14 	bl	80013b0 <osalThreadEnqueueTimeoutS>
 8001788:	6178      	str	r0, [r7, #20]
    if (msg < MSG_OK) {
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	2b00      	cmp	r3, #0
 800178e:	da03      	bge.n	8001798 <oqPutTimeout+0x2e>
      osalSysUnlock();
 8001790:	f7ff fdfd 	bl	800138e <osalSysUnlock>
      return msg;
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	e024      	b.n	80017e2 <oqPutTimeout+0x78>
  while (oqIsFullI(oqp)) {
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d0ee      	beq.n	800177e <oqPutTimeout+0x14>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	1e5a      	subs	r2, r3, #1
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	609a      	str	r2, [r3, #8]
  *oqp->q_wrptr++ = b;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	695b      	ldr	r3, [r3, #20]
 80017ae:	1c59      	adds	r1, r3, #1
 80017b0:	68fa      	ldr	r2, [r7, #12]
 80017b2:	6151      	str	r1, [r2, #20]
 80017b4:	7afa      	ldrb	r2, [r7, #11]
 80017b6:	701a      	strb	r2, [r3, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	695a      	ldr	r2, [r3, #20]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	691b      	ldr	r3, [r3, #16]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d303      	bcc.n	80017cc <oqPutTimeout+0x62>
    oqp->q_wrptr = oqp->q_buffer;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	68da      	ldr	r2, [r3, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	615a      	str	r2, [r3, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	69db      	ldr	r3, [r3, #28]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d003      	beq.n	80017dc <oqPutTimeout+0x72>
    oqp->q_notify(oqp);
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	69db      	ldr	r3, [r3, #28]
 80017d8:	68f8      	ldr	r0, [r7, #12]
 80017da:	4798      	blx	r3
  }

  osalSysUnlock();
 80017dc:	f7ff fdd7 	bl	800138e <osalSysUnlock>

  return MSG_OK;
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3718      	adds	r7, #24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <oqGetI>:
 * @return              The byte value from the queue.
 * @retval MSG_TIMEOUT  if the queue is empty.
 *
 * @iclass
 */
msg_t oqGetI(output_queue_t *oqp) {
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b084      	sub	sp, #16
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	695a      	ldr	r2, [r3, #20]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	699b      	ldr	r3, [r3, #24]
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d105      	bne.n	800180a <oqGetI+0x20>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <oqGetI+0x20>
 8001806:	2301      	movs	r3, #1
 8001808:	e000      	b.n	800180c <oqGetI+0x22>
 800180a:	2300      	movs	r3, #0
 800180c:	f003 0301 	and.w	r3, r3, #1
 8001810:	b2db      	uxtb	r3, r3
 8001812:	f083 0301 	eor.w	r3, r3, #1
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2b00      	cmp	r3, #0
 800181a:	d01c      	beq.n	8001856 <oqGetI+0x6c>
    uint8_t b;

    oqp->q_counter++;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	1c5a      	adds	r2, r3, #1
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	609a      	str	r2, [r3, #8]
    b = *oqp->q_rdptr++;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	699b      	ldr	r3, [r3, #24]
 800182a:	1c59      	adds	r1, r3, #1
 800182c:	687a      	ldr	r2, [r7, #4]
 800182e:	6191      	str	r1, [r2, #24]
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	73fb      	strb	r3, [r7, #15]
    if (oqp->q_rdptr >= oqp->q_top) {
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	699a      	ldr	r2, [r3, #24]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	691b      	ldr	r3, [r3, #16]
 800183c:	429a      	cmp	r2, r3
 800183e:	d303      	bcc.n	8001848 <oqGetI+0x5e>
      oqp->q_rdptr = oqp->q_buffer;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	68da      	ldr	r2, [r3, #12]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	619a      	str	r2, [r3, #24]
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2100      	movs	r1, #0
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fdbd 	bl	80013cc <osalThreadDequeueNextI>

    return (msg_t)b;
 8001852:	7bfb      	ldrb	r3, [r7, #15]
 8001854:	e001      	b.n	800185a <oqGetI+0x70>
  }

  return MSG_TIMEOUT;
 8001856:	f04f 33ff 	mov.w	r3, #4294967295
}
 800185a:	4618      	mov	r0, r3
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 8001862:	b580      	push	{r7, lr}
 8001864:	b088      	sub	sp, #32
 8001866:	af00      	add	r7, sp, #0
 8001868:	60f8      	str	r0, [r7, #12]
 800186a:	60b9      	str	r1, [r7, #8]
 800186c:	607a      	str	r2, [r7, #4]
 800186e:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = oqp->q_notify;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	69db      	ldr	r3, [r3, #28]
 8001874:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 800187a:	f7ff fd82 	bl	8001382 <osalSysLock>

  while (n > 0U) {
 800187e:	e024      	b.n	80018ca <oqWriteTimeout+0x68>
    size_t done;

    done = oq_write(oqp, bp, n);
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	68b9      	ldr	r1, [r7, #8]
 8001884:	68f8      	ldr	r0, [r7, #12]
 8001886:	f7ff fe0b 	bl	80014a0 <oq_write>
 800188a:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d109      	bne.n	80018a6 <oqWriteTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	6839      	ldr	r1, [r7, #0]
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff fd8a 	bl	80013b0 <osalThreadEnqueueTimeoutS>
 800189c:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d012      	beq.n	80018ca <oqWriteTimeout+0x68>
        break;
 80018a4:	e014      	b.n	80018d0 <oqWriteTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d002      	beq.n	80018b2 <oqWriteTimeout+0x50>
        nfy(oqp);
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	68f8      	ldr	r0, [r7, #12]
 80018b0:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 80018b2:	f7ff fd6c 	bl	800138e <osalSysUnlock>

      n  -= done;
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	607b      	str	r3, [r7, #4]
      bp += done;
 80018be:	68ba      	ldr	r2, [r7, #8]
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	4413      	add	r3, r2
 80018c4:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 80018c6:	f7ff fd5c 	bl	8001382 <osalSysLock>
  while (n > 0U) {
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d1d7      	bne.n	8001880 <oqWriteTimeout+0x1e>
    }
  }

  osalSysUnlock();
 80018d0:	f7ff fd5d 	bl	800138e <osalSysUnlock>
  return max - n;
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	1ad3      	subs	r3, r2, r3
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3720      	adds	r7, #32
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <chSysLock>:
static inline void chSysLock(void) {
 80018e2:	b480      	push	{r7}
 80018e4:	b083      	sub	sp, #12
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	2330      	movs	r3, #48	; 0x30
 80018ea:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f383 8811 	msr	BASEPRI, r3
}
 80018f2:	bf00      	nop
}
 80018f4:	bf00      	nop
}
 80018f6:	bf00      	nop
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr

08001900 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	2300      	movs	r3, #0
 8001908:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f383 8811 	msr	BASEPRI, r3
}
 8001910:	bf00      	nop
}
 8001912:	bf00      	nop
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr

0800191e <osalSysLock>:
static inline void osalSysLock(void) {
 800191e:	b580      	push	{r7, lr}
 8001920:	af00      	add	r7, sp, #0
  chSysLock();
 8001922:	f7ff ffde 	bl	80018e2 <chSysLock>
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}

0800192a <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 800192a:	b580      	push	{r7, lr}
 800192c:	af00      	add	r7, sp, #0
  chSysUnlock();
 800192e:	f7ff ffe7 	bl	8001900 <chSysUnlock>
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}

08001936 <osalMutexObjectInit>:
 *
 * @param[out] mp       pointer to the @p mutex_t object
 *
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001936:	b580      	push	{r7, lr}
 8001938:	b082      	sub	sp, #8
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f007 fa57 	bl	8008df2 <chMtxObjectInit>
#elif CH_CFG_USE_SEMAPHORES
  chSemObjectInit((semaphore_t *)mp, 1);
#else
 *mp = 0;
#endif
}
 8001944:	bf00      	nop
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <adcInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void adcInit(void) {
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0

  adc_lld_init();
 8001950:	f001 ff7e 	bl	8003850 <adc_lld_init>
}
 8001954:	bf00      	nop
 8001956:	bd80      	pop	{r7, pc}

08001958 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]

  adcp->state    = ADC_STOP;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2201      	movs	r2, #1
 8001964:	701a      	strb	r2, [r3, #0]
  adcp->config   = NULL;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	605a      	str	r2, [r3, #4]
  adcp->samples  = NULL;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	609a      	str	r2, [r3, #8]
  adcp->depth    = 0;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	60da      	str	r2, [r3, #12]
  adcp->grpp     = NULL;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	611a      	str	r2, [r3, #16]
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	615a      	str	r2, [r3, #20]
#endif
#if ADC_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&adcp->mutex);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3318      	adds	r3, #24
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff ffd4 	bl	8001936 <osalMutexObjectInit>
#endif
#if defined(ADC_DRIVER_EXT_INIT_HOOK)
  ADC_DRIVER_EXT_INIT_HOOK(adcp);
#endif
}
 800198e:	bf00      	nop
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <adcStart>:
 *                      the implementation the value can be @p NULL.
 * @return              The operation status.
 *
 * @api
 */
msg_t adcStart(ADCDriver *adcp, const ADCConfig *config) {
 8001996:	b580      	push	{r7, lr}
 8001998:	b084      	sub	sp, #16
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
 800199e:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck(adcp != NULL);

  osalSysLock();
 80019a0:	f7ff ffbd 	bl	800191e <osalSysLock>
  osalDbgAssert((adcp->state == ADC_STOP) || (adcp->state == ADC_READY),
                "invalid state");
  adcp->config = config;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	683a      	ldr	r2, [r7, #0]
 80019a8:	605a      	str	r2, [r3, #4]

#if defined(ADC_LLD_ENHANCED_API)
  msg = adc_lld_start(adcp);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f001 ffa6 	bl	80038fc <adc_lld_start>
 80019b0:	60f8      	str	r0, [r7, #12]
  if (msg == HAL_RET_SUCCESS) {
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d103      	bne.n	80019c0 <adcStart+0x2a>
    adcp->state = ADC_READY;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2202      	movs	r2, #2
 80019bc:	701a      	strb	r2, [r3, #0]
 80019be:	e002      	b.n	80019c6 <adcStart+0x30>
  }
  else {
    adcp->state = ADC_STOP;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	701a      	strb	r2, [r3, #0]
  adc_lld_start(adcp);
  adcp->state = ADC_READY;
  msg = HAL_RET_SUCCESS;
#endif

  osalSysUnlock();
 80019c6:	f7ff ffb0 	bl	800192a <osalSysUnlock>

  return msg;
 80019ca:	68fb      	ldr	r3, [r7, #12]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3710      	adds	r7, #16
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <adcStartConversion>:
 * @api
 */
void adcStartConversion(ADCDriver *adcp,
                        const ADCConversionGroup *grpp,
                        adcsample_t *samples,
                        size_t depth) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
 80019e0:	603b      	str	r3, [r7, #0]

  osalSysLock();
 80019e2:	f7ff ff9c 	bl	800191e <osalSysLock>
  adcStartConversionI(adcp, grpp, samples, depth);
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	68b9      	ldr	r1, [r7, #8]
 80019ec:	68f8      	ldr	r0, [r7, #12]
 80019ee:	f000 f806 	bl	80019fe <adcStartConversionI>
  osalSysUnlock();
 80019f2:	f7ff ff9a 	bl	800192a <osalSysUnlock>
}
 80019f6:	bf00      	nop
 80019f8:	3710      	adds	r7, #16
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <adcStartConversionI>:
 * @iclass
 */
void adcStartConversionI(ADCDriver *adcp,
                         const ADCConversionGroup *grpp,
                         adcsample_t *samples,
                         size_t depth) {
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b084      	sub	sp, #16
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	60f8      	str	r0, [r7, #12]
 8001a06:	60b9      	str	r1, [r7, #8]
 8001a08:	607a      	str	r2, [r7, #4]
 8001a0a:	603b      	str	r3, [r7, #0]
               (depth > 0U) && ((depth == 1U) || ((depth & 1U) == 0U)));
  osalDbgAssert((adcp->state == ADC_READY) ||
                (adcp->state == ADC_ERROR),
                "not ready");

  adcp->samples  = samples;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	609a      	str	r2, [r3, #8]
  adcp->depth    = depth;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	683a      	ldr	r2, [r7, #0]
 8001a16:	60da      	str	r2, [r3, #12]
  adcp->grpp     = grpp;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	68ba      	ldr	r2, [r7, #8]
 8001a1c:	611a      	str	r2, [r3, #16]
  adcp->state    = ADC_ACTIVE;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	2203      	movs	r2, #3
 8001a22:	701a      	strb	r2, [r3, #0]
  adc_lld_start_conversion(adcp);
 8001a24:	68f8      	ldr	r0, [r7, #12]
 8001a26:	f002 f805 	bl	8003a34 <adc_lld_start_conversion>
}
 8001a2a:	bf00      	nop
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b082      	sub	sp, #8
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f007 f9d9 	bl	8008df2 <chMtxObjectInit>
}
 8001a40:	bf00      	nop
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <i2cInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void i2cInit(void) {
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0

  i2c_lld_init();
 8001a4c:	f003 faa6 	bl	8004f9c <i2c_lld_init>
}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <i2cObjectInit>:
 *
 * @param[out] i2cp     pointer to the @p I2CDriver object
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]

  i2cp->state  = I2C_STOP;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2201      	movs	r2, #1
 8001a60:	701a      	strb	r2, [r3, #0]
  i2cp->config = NULL;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2200      	movs	r2, #0
 8001a66:	605a      	str	r2, [r3, #4]

#if I2C_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&i2cp->mutex);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	330c      	adds	r3, #12
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff ffe0 	bl	8001a32 <osalMutexObjectInit>
#endif

#if defined(I2C_DRIVER_EXT_INIT_HOOK)
  I2C_DRIVER_EXT_INIT_HOOK(i2cp);
#endif
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <mmcInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void mmcInit(void) {
 8001a7a:	b480      	push	{r7}
 8001a7c:	af00      	add	r7, sp, #0

}
 8001a7e:	bf00      	nop
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bc80      	pop	{r7}
 8001a84:	4770      	bx	lr

08001a86 <chEvtObjectInit>:
 *
 * @param[in] esp       pointer to the @p event_source_t structure
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {
 8001a86:	b480      	push	{r7}
 8001a88:	b083      	sub	sp, #12
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]

  esp->next = (event_listener_t *)esp;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	687a      	ldr	r2, [r7, #4]
 8001a92:	601a      	str	r2, [r3, #0]
}
 8001a94:	bf00      	nop
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bc80      	pop	{r7}
 8001a9c:	4770      	bx	lr

08001a9e <osalEventObjectInit>:
static inline void osalEventObjectInit(event_source_t *esp) {
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b082      	sub	sp, #8
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
  chEvtObjectInit(esp);
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f7ff ffed 	bl	8001a86 <chEvtObjectInit>
}
 8001aac:	bf00      	nop
 8001aae:	3708      	adds	r7, #8
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 8001abe:	6839      	ldr	r1, [r7, #0]
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f007 f9d4 	bl	8008e6e <chEvtBroadcastFlagsI>
}
 8001ac6:	bf00      	nop
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <_write>:
/*
 * Interface implementation, the following functions just invoke the equivalent
 * queue-level function or macro.
 */

static size_t _write(void *ip, const uint8_t *bp, size_t n) {
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b084      	sub	sp, #16
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	60f8      	str	r0, [r7, #12]
 8001ad6:	60b9      	str	r1, [r7, #8]
 8001ad8:	607a      	str	r2, [r7, #4]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae4:	687a      	ldr	r2, [r7, #4]
 8001ae6:	68b9      	ldr	r1, [r7, #8]
 8001ae8:	f7ff febb 	bl	8001862 <oqWriteTimeout>
 8001aec:	4603      	mov	r3, r0
                        n, TIME_INFINITE);
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <_read>:

static size_t _read(void *ip, uint8_t *bp, size_t n) {
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b084      	sub	sp, #16
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	60f8      	str	r0, [r7, #12]
 8001afe:	60b9      	str	r1, [r7, #8]
 8001b00:	607a      	str	r2, [r7, #4]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	f103 000c 	add.w	r0, r3, #12
 8001b08:	f04f 33ff 	mov.w	r3, #4294967295
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	68b9      	ldr	r1, [r7, #8]
 8001b10:	f7ff fdc5 	bl	800169e <iqReadTimeout>
 8001b14:	4603      	mov	r3, r0
                       n, TIME_INFINITE);
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3710      	adds	r7, #16
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <_put>:

static msg_t _put(void *ip, uint8_t b) {
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b082      	sub	sp, #8
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
 8001b26:	460b      	mov	r3, r1
 8001b28:	70fb      	strb	r3, [r7, #3]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	3330      	adds	r3, #48	; 0x30
 8001b2e:	78f9      	ldrb	r1, [r7, #3]
 8001b30:	f04f 32ff 	mov.w	r2, #4294967295
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff fe18 	bl	800176a <oqPutTimeout>
 8001b3a:	4603      	mov	r3, r0
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3708      	adds	r7, #8
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <_get>:

static msg_t _get(void *ip) {
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	330c      	adds	r3, #12
 8001b50:	f04f 31ff 	mov.w	r1, #4294967295
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7ff fd64 	bl	8001622 <iqGetTimeout>
 8001b5a:	4603      	mov	r3, r0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3708      	adds	r7, #8
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <_putt>:

static msg_t _putt(void *ip, uint8_t b, sysinterval_t timeout) {
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b084      	sub	sp, #16
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	607a      	str	r2, [r7, #4]
 8001b70:	72fb      	strb	r3, [r7, #11]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	3330      	adds	r3, #48	; 0x30
 8001b76:	7af9      	ldrb	r1, [r7, #11]
 8001b78:	687a      	ldr	r2, [r7, #4]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7ff fdf5 	bl	800176a <oqPutTimeout>
 8001b80:	4603      	mov	r3, r0
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3710      	adds	r7, #16
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <_gett>:

static msg_t _gett(void *ip, sysinterval_t timeout) {
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b082      	sub	sp, #8
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
 8001b92:	6039      	str	r1, [r7, #0]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	330c      	adds	r3, #12
 8001b98:	6839      	ldr	r1, [r7, #0]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff fd41 	bl	8001622 <iqGetTimeout>
 8001ba0:	4603      	mov	r3, r0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <_writet>:

static size_t _writet(void *ip, const uint8_t *bp, size_t n,
                      sysinterval_t timeout) {
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b084      	sub	sp, #16
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	60f8      	str	r0, [r7, #12]
 8001bb2:	60b9      	str	r1, [r7, #8]
 8001bb4:	607a      	str	r2, [r7, #4]
 8001bb6:	603b      	str	r3, [r7, #0]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	68b9      	ldr	r1, [r7, #8]
 8001bc4:	f7ff fe4d 	bl	8001862 <oqWriteTimeout>
 8001bc8:	4603      	mov	r3, r0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <_readt>:

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b084      	sub	sp, #16
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	60f8      	str	r0, [r7, #12]
 8001bda:	60b9      	str	r1, [r7, #8]
 8001bdc:	607a      	str	r2, [r7, #4]
 8001bde:	603b      	str	r3, [r7, #0]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	f103 000c 	add.w	r0, r3, #12
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	68b9      	ldr	r1, [r7, #8]
 8001bec:	f7ff fd57 	bl	800169e <iqReadTimeout>
 8001bf0:	4603      	mov	r3, r0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3710      	adds	r7, #16
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <_ctl>:

static msg_t _ctl(void *ip, unsigned int operation, void *arg) {
 8001bfa:	b480      	push	{r7}
 8001bfc:	b087      	sub	sp, #28
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	60f8      	str	r0, [r7, #12]
 8001c02:	60b9      	str	r1, [r7, #8]
 8001c04:	607a      	str	r2, [r7, #4]
  SerialDriver *sdp = (SerialDriver *)ip;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	617b      	str	r3, [r7, #20]

  osalDbgCheck(sdp != NULL);

  switch (operation) {
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d003      	beq.n	8001c18 <_ctl+0x1e>
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d103      	bne.n	8001c1e <_ctl+0x24>
  case CHN_CTL_NOP:
    osalDbgCheck(arg == NULL);
    break;
 8001c16:	e005      	b.n	8001c24 <_ctl+0x2a>
  case CHN_CTL_INVALID:
    return HAL_RET_UNKNOWN_CTL;
 8001c18:	f06f 0313 	mvn.w	r3, #19
 8001c1c:	e003      	b.n	8001c26 <_ctl+0x2c>
  default:
#if defined(SD_LLD_IMPLEMENTS_CTL)
    /* Delegating to the LLD if supported.*/
    return sd_lld_control(sdp, operation, arg);
#else
    return HAL_RET_UNKNOWN_CTL;
 8001c1e:	f06f 0313 	mvn.w	r3, #19
 8001c22:	e000      	b.n	8001c26 <_ctl+0x2c>
#endif
  }
  return HAL_RET_SUCCESS;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	371c      	adds	r7, #28
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bc80      	pop	{r7}
 8001c2e:	4770      	bx	lr

08001c30 <sdInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void sdInit(void) {
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0

  sd_lld_init();
 8001c34:	f005 fc64 	bl	8007500 <sd_lld_init>
}
 8001c38:	bf00      	nop
 8001c3a:	bd80      	pop	{r7, pc}

08001c3c <sdObjectInit>:
  sdp->state = SD_STOP;
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]

  sdp->vmt = &vmt;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4a07      	ldr	r2, [pc, #28]	; (8001c64 <sdObjectInit+0x28>)
 8001c48:	601a      	str	r2, [r3, #0]
  osalEventObjectInit(&sdp->event);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	3304      	adds	r3, #4
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff ff25 	bl	8001a9e <osalEventObjectInit>
  sdp->state = SD_STOP;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2201      	movs	r2, #1
 8001c58:	721a      	strb	r2, [r3, #8]
}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	0800fd88 	.word	0x0800fd88

08001c68 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	460b      	mov	r3, r1
 8001c72:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	695b      	ldr	r3, [r3, #20]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d105      	bne.n	8001c88 <sdIncomingDataI+0x20>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	3304      	adds	r3, #4
 8001c80:	2104      	movs	r1, #4
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7ff ff16 	bl	8001ab4 <osalEventBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	330c      	adds	r3, #12
 8001c8c:	78fa      	ldrb	r2, [r7, #3]
 8001c8e:	4611      	mov	r1, r2
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff fc88 	bl	80015a6 <iqPutI>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	da06      	bge.n	8001caa <sdIncomingDataI+0x42>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	3304      	adds	r3, #4
 8001ca0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff ff05 	bl	8001ab4 <osalEventBroadcastFlagsI>
}
 8001caa:	bf00      	nop
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <chSysLock>:
static inline void chSysLock(void) {
 8001cb2:	b480      	push	{r7}
 8001cb4:	b083      	sub	sp, #12
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	2330      	movs	r3, #48	; 0x30
 8001cba:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	f383 8811 	msr	BASEPRI, r3
}
 8001cc2:	bf00      	nop
}
 8001cc4:	bf00      	nop
}
 8001cc6:	bf00      	nop
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc80      	pop	{r7}
 8001cce:	4770      	bx	lr

08001cd0 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f383 8811 	msr	BASEPRI, r3
}
 8001ce0:	bf00      	nop
}
 8001ce2:	bf00      	nop
}
 8001ce4:	bf00      	nop
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc80      	pop	{r7}
 8001cec:	4770      	bx	lr

08001cee <osalSysLock>:
static inline void osalSysLock(void) {
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	af00      	add	r7, sp, #0
  chSysLock();
 8001cf2:	f7ff ffde 	bl	8001cb2 <chSysLock>
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	af00      	add	r7, sp, #0
  chSysUnlock();
 8001cfe:	f7ff ffe7 	bl	8001cd0 <chSysUnlock>
}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001d06:	b580      	push	{r7, lr}
 8001d08:	b082      	sub	sp, #8
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f007 f86f 	bl	8008df2 <chMtxObjectInit>
}
 8001d14:	bf00      	nop
 8001d16:	3708      	adds	r7, #8
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <spiInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void spiInit(void) {
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0

  spi_lld_init();
 8001d20:	f004 ffe6 	bl	8006cf0 <spi_lld_init>
}
 8001d24:	bf00      	nop
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]

  spip->state           = SPI_STOP;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2201      	movs	r2, #1
 8001d34:	701a      	strb	r2, [r3, #0]
  spip->config          = NULL;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	605a      	str	r2, [r3, #4]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	609a      	str	r2, [r3, #8]
#endif
#if SPI_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&spip->mutex);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	330c      	adds	r3, #12
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff ffdd 	bl	8001d06 <osalMutexObjectInit>
#endif
#if defined(SPI_DRIVER_EXT_INIT_HOOK)
  SPI_DRIVER_EXT_INIT_HOOK(spip);
#endif
}
 8001d4c:	bf00      	nop
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <spiStart>:
 * @param[in] config            pointer to the @p SPIConfig object
 * @return                      The operation status.
 *
 * @api
 */
msg_t spiStart(SPIDriver *spip, const SPIConfig *config) {
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck((spip != NULL) && (config != NULL));

  osalSysLock();
 8001d5e:	f7ff ffc6 	bl	8001cee <osalSysLock>
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
                "invalid state");

  spip->config = config;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	683a      	ldr	r2, [r7, #0]
 8001d66:	605a      	str	r2, [r3, #4]

  msg = spi_lld_start(spip);
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f005 f861 	bl	8006e30 <spi_lld_start>
 8001d6e:	60f8      	str	r0, [r7, #12]
  if (msg == HAL_RET_SUCCESS) {
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d103      	bne.n	8001d7e <spiStart+0x2a>
    spip->state = SPI_READY;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2202      	movs	r2, #2
 8001d7a:	701a      	strb	r2, [r3, #0]
 8001d7c:	e002      	b.n	8001d84 <spiStart+0x30>
  }
  else {
    spip->state = SPI_STOP;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2201      	movs	r2, #1
 8001d82:	701a      	strb	r2, [r3, #0]
  }

  osalSysUnlock();
 8001d84:	f7ff ffb9 	bl	8001cfa <osalSysUnlock>

#if SPI_USE_ASSERT_ON_ERROR == TRUE
  osalDbgAssert(msg == HAL_RET_SUCCESS, "function failed");
#endif

  return msg;
 8001d88:	68fb      	ldr	r3, [r7, #12]
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <chSysLockFromISR>:
 *          not be limited to disabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysLockFromISR(void) {
 8001d92:	b480      	push	{r7}
 8001d94:	b083      	sub	sp, #12
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	2330      	movs	r3, #48	; 0x30
 8001d9a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f383 8811 	msr	BASEPRI, r3
}
 8001da2:	bf00      	nop
}
 8001da4:	bf00      	nop
 * @note    Same as @p port_lock() in this port.
 */
__STATIC_FORCEINLINE void port_lock_from_isr(void) {

  port_lock();
}
 8001da6:	bf00      	nop

  port_lock_from_isr();
  __stats_start_measure_crit_isr();
  __dbg_check_lock_from_isr();
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr

08001db2 <chSysUnlockFromISR>:
 *          not be limited to enabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {
 8001db2:	b480      	push	{r7}
 8001db4:	b083      	sub	sp, #12
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	2300      	movs	r3, #0
 8001dba:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f383 8811 	msr	BASEPRI, r3
}
 8001dc2:	bf00      	nop
}
 8001dc4:	bf00      	nop
 * @note    Same as @p port_unlock() in this port.
 */
__STATIC_FORCEINLINE void port_unlock_from_isr(void) {

  port_unlock();
}
 8001dc6:	bf00      	nop

  __dbg_check_unlock_from_isr();
  __stats_stop_measure_crit_isr();
  port_unlock_from_isr();
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bc80      	pop	{r7}
 8001dd0:	4770      	bx	lr

08001dd2 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8001dd6:	f7ff ffdc 	bl	8001d92 <chSysLockFromISR>
}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8001dde:	b580      	push	{r7, lr}
 8001de0:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8001de2:	f7ff ffe6 	bl	8001db2 <chSysUnlockFromISR>
}
 8001de6:	bf00      	nop
 8001de8:	bd80      	pop	{r7, pc}

08001dea <get_hword>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static uint16_t get_hword(uint8_t *p) {
 8001dea:	b480      	push	{r7}
 8001dec:	b085      	sub	sp, #20
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
  uint16_t hw;

  hw  = (uint16_t)*p++;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	1c5a      	adds	r2, r3, #1
 8001df6:	607a      	str	r2, [r7, #4]
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	81fb      	strh	r3, [r7, #14]
  hw |= (uint16_t)*p << 8U;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	021b      	lsls	r3, r3, #8
 8001e02:	b21a      	sxth	r2, r3
 8001e04:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	b21b      	sxth	r3, r3
 8001e0c:	81fb      	strh	r3, [r7, #14]
  return hw;
 8001e0e:	89fb      	ldrh	r3, [r7, #14]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3714      	adds	r7, #20
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bc80      	pop	{r7}
 8001e18:	4770      	bx	lr

08001e1a <set_address>:
/**
 * @brief  SET ADDRESS transaction callback.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b082      	sub	sp, #8
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]

  usbp->address = usbp->setup[2];
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usb_lld_set_address(usbp);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f003 ffb6 	bl	8005da0 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d005      	beq.n	8001e4a <set_address+0x30>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2101      	movs	r1, #1
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	701a      	strb	r2, [r3, #0]
}
 8001e50:	bf00      	nop
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <default_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @return              The request handling exit code.
 * @retval false        Request not recognized by the handler or error.
 * @retval true         Request handled.
 */
static bool default_handler(USBDriver *usbp) {
 8001e58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001e66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001e70:	021b      	lsls	r3, r3, #8
                                        USB_RTYPE_TYPE_MASK)) |
 8001e72:	4313      	orrs	r3, r2
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001e74:	f640 4202 	movw	r2, #3074	; 0xc02
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	f000 8120 	beq.w	80020be <default_handler+0x266>
 8001e7e:	f640 4202 	movw	r2, #3074	; 0xc02
 8001e82:	4293      	cmp	r3, r2
 8001e84:	f200 81e4 	bhi.w	8002250 <default_handler+0x3f8>
 8001e88:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8001e8c:	f000 80d6 	beq.w	800203c <default_handler+0x1e4>
 8001e90:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8001e94:	f200 81dc 	bhi.w	8002250 <default_handler+0x3f8>
 8001e98:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e9c:	f000 80c1 	beq.w	8002022 <default_handler+0x1ca>
 8001ea0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001ea4:	f200 81d4 	bhi.w	8002250 <default_handler+0x3f8>
 8001ea8:	f240 6201 	movw	r2, #1537	; 0x601
 8001eac:	4293      	cmp	r3, r2
 8001eae:	f200 81cf 	bhi.w	8002250 <default_handler+0x3f8>
 8001eb2:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8001eb6:	f080 808e 	bcs.w	8001fd6 <default_handler+0x17e>
 8001eba:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001ebe:	d072      	beq.n	8001fa6 <default_handler+0x14e>
 8001ec0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001ec4:	f200 81c4 	bhi.w	8002250 <default_handler+0x3f8>
 8001ec8:	f240 3202 	movw	r2, #770	; 0x302
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	f000 818b 	beq.w	80021e8 <default_handler+0x390>
 8001ed2:	f240 3202 	movw	r2, #770	; 0x302
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	f200 81ba 	bhi.w	8002250 <default_handler+0x3f8>
 8001edc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001ee0:	d046      	beq.n	8001f70 <default_handler+0x118>
 8001ee2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001ee6:	f200 81b3 	bhi.w	8002250 <default_handler+0x3f8>
 8001eea:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001eee:	f000 8147 	beq.w	8002180 <default_handler+0x328>
 8001ef2:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001ef6:	f200 81ab 	bhi.w	8002250 <default_handler+0x3f8>
 8001efa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001efe:	d01c      	beq.n	8001f3a <default_handler+0xe2>
 8001f00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f04:	f200 81a4 	bhi.w	8002250 <default_handler+0x3f8>
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	f000 80e3 	beq.w	80020d4 <default_handler+0x27c>
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	f200 819e 	bhi.w	8002250 <default_handler+0x3f8>
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d003      	beq.n	8001f20 <default_handler+0xc8>
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	f000 80d0 	beq.w	80020be <default_handler+0x266>
 8001f1e:	e197      	b.n	8002250 <default_handler+0x3f8>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Just returns the current status word.*/
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f103 0288 	add.w	r2, r3, #136	; 0x88
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	675a      	str	r2, [r3, #116]	; 0x74
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2202      	movs	r2, #2
 8001f2e:	679a      	str	r2, [r3, #120]	; 0x78
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2200      	movs	r2, #0
 8001f34:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e18b      	b.n	8002252 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d113      	bne.n	8001f6c <default_handler+0x114>
      usbp->status &= ~2U;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001f4a:	f023 0302 	bic.w	r3, r3, #2
 8001f4e:	b29a      	uxth	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	675a      	str	r2, [r3, #116]	; 0x74
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	679a      	str	r2, [r3, #120]	; 0x78
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e172      	b.n	8002252 <default_handler+0x3fa>
    }
    return false;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	e170      	b.n	8002252 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d113      	bne.n	8001fa2 <default_handler+0x14a>
      usbp->status |= 2U;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001f80:	f043 0302 	orr.w	r3, r3, #2
 8001f84:	b29a      	uxth	r2, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	675a      	str	r2, [r3, #116]	; 0x74
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	679a      	str	r2, [r3, #120]	; 0x78
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e157      	b.n	8002252 <default_handler+0x3fa>
    }
    return false;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	e155      	b.n	8002252 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_ADDRESS << 8):
    /* The SET_ADDRESS handling can be performed here or postponed after
       the status packed depending on the USB_SET_ADDRESS_MODE low
       driver setting.*/
#if USB_SET_ADDRESS_MODE == USB_EARLY_SET_ADDRESS
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d107      	bne.n	8001fc0 <default_handler+0x168>
        (usbp->setup[1] == USB_REQ_SET_ADDRESS)) {
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8001fb6:	2b05      	cmp	r3, #5
 8001fb8:	d102      	bne.n	8001fc0 <default_handler+0x168>
      set_address(usbp);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f7ff ff2d 	bl	8001e1a <set_address>
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	675a      	str	r2, [r3, #116]	; 0x74
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	679a      	str	r2, [r3, #120]	; 0x78
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2200      	movs	r2, #0
 8001fd0:	67da      	str	r2, [r3, #124]	; 0x7c
#else
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e13d      	b.n	8002252 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	685c      	ldr	r4, [r3, #4]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f893 5083 	ldrb.w	r5, [r3, #131]	; 0x83
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f893 6082 	ldrb.w	r6, [r3, #130]	; 0x82
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3384      	adds	r3, #132	; 0x84
 8001fec:	4618      	mov	r0, r3
 8001fee:	f7ff fefc 	bl	8001dea <get_hword>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	4632      	mov	r2, r6
 8001ff6:	4629      	mov	r1, r5
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	47a0      	blx	r4
 8001ffc:	60f8      	str	r0, [r7, #12]
                                         usbp->setup[2],
                                         get_hword(&usbp->setup[4]));
    if (dp == NULL) {
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d101      	bne.n	8002008 <default_handler+0x1b0>
      return false;
 8002004:	2300      	movs	r3, #0
 8002006:	e124      	b.n	8002252 <default_handler+0x3fa>
    }
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	685a      	ldr	r2, [r3, #4]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	675a      	str	r2, [r3, #116]	; 0x74
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	679a      	str	r2, [r3, #120]	; 0x78
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 800201e:	2301      	movs	r3, #1
 8002020:	e117      	b.n	8002252 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_CONFIGURATION << 8):
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f103 028b 	add.w	r2, r3, #139	; 0x8b
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	675a      	str	r2, [r3, #116]	; 0x74
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2201      	movs	r2, #1
 8002030:	679a      	str	r2, [r3, #120]	; 0x78
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8002038:	2301      	movs	r3, #1
 800203a:	e10a      	b.n	8002252 <default_handler+0x3fa>
    if (usbp->configuration != usbp->setup[2])
#endif
    {
      /* If the USB device is already active then we have to perform the clear
         procedure on the current configuration.*/
      if (usbp->state == USB_ACTIVE) {
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	2b04      	cmp	r3, #4
 8002042:	d118      	bne.n	8002076 <default_handler+0x21e>
        /* Current configuration cleared.*/
        osalSysLockFromISR ();
 8002044:	f7ff fec5 	bl	8001dd2 <osalSysLockFromISR>
        usbDisableEndpointsI(usbp);
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f000 f93d 	bl	80022c8 <usbDisableEndpointsI>
        osalSysUnlockFromISR ();
 800204e:	f7ff fec6 	bl	8001dde <osalSysUnlockFromISR>
        usbp->configuration = 0U;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_SELECTED;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2203      	movs	r2, #3
 800205e:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d005      	beq.n	8002076 <default_handler+0x21e>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2103      	movs	r1, #3
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	4798      	blx	r3
      }
      if (usbp->setup[2] != 0U) {
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800207c:	2b00      	cmp	r3, #0
 800207e:	d013      	beq.n	80020a8 <default_handler+0x250>
        /* New configuration.*/
        usbp->configuration = usbp->setup[2];
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_ACTIVE;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2204      	movs	r2, #4
 8002090:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d005      	beq.n	80020a8 <default_handler+0x250>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2102      	movs	r1, #2
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	4798      	blx	r3
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	675a      	str	r2, [r3, #116]	; 0x74
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	679a      	str	r2, [r3, #120]	; 0x78
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2200      	movs	r2, #0
 80020b8:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e0c9      	b.n	8002252 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_STATUS << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SYNCH_FRAME << 8):
    /* Just sending two zero bytes, the application can change the behavior
       using a hook..*/
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a66      	ldr	r2, [pc, #408]	; (800225c <default_handler+0x404>)
 80020c2:	675a      	str	r2, [r3, #116]	; 0x74
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2202      	movs	r2, #2
 80020c8:	679a      	str	r2, [r3, #120]	; 0x78
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e0be      	b.n	8002252 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80020da:	b25b      	sxtb	r3, r3
 80020dc:	2b00      	cmp	r3, #0
 80020de:	da27      	bge.n	8002130 <default_handler+0x2d8>
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80020e6:	f003 030f 	and.w	r3, r3, #15
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	4619      	mov	r1, r3
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f003 fea1 	bl	8005e36 <usb_lld_get_status_in>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d002      	beq.n	8002100 <default_handler+0x2a8>
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d00b      	beq.n	8002116 <default_handler+0x2be>
 80020fe:	e015      	b.n	800212c <default_handler+0x2d4>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	4a57      	ldr	r2, [pc, #348]	; (8002260 <default_handler+0x408>)
 8002104:	675a      	str	r2, [r3, #116]	; 0x74
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2202      	movs	r2, #2
 800210a:	679a      	str	r2, [r3, #120]	; 0x78
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8002112:	2301      	movs	r3, #1
 8002114:	e09d      	b.n	8002252 <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a52      	ldr	r2, [pc, #328]	; (8002264 <default_handler+0x40c>)
 800211a:	675a      	str	r2, [r3, #116]	; 0x74
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2202      	movs	r2, #2
 8002120:	679a      	str	r2, [r3, #120]	; 0x78
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8002128:	2301      	movs	r3, #1
 800212a:	e092      	b.n	8002252 <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 800212c:	2300      	movs	r3, #0
 800212e:	e090      	b.n	8002252 <default_handler+0x3fa>
      }
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002136:	f003 030f 	and.w	r3, r3, #15
 800213a:	b2db      	uxtb	r3, r3
 800213c:	4619      	mov	r1, r3
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f003 fe56 	bl	8005df0 <usb_lld_get_status_out>
 8002144:	4603      	mov	r3, r0
 8002146:	2b01      	cmp	r3, #1
 8002148:	d002      	beq.n	8002150 <default_handler+0x2f8>
 800214a:	2b02      	cmp	r3, #2
 800214c:	d00b      	beq.n	8002166 <default_handler+0x30e>
 800214e:	e015      	b.n	800217c <default_handler+0x324>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a43      	ldr	r2, [pc, #268]	; (8002260 <default_handler+0x408>)
 8002154:	675a      	str	r2, [r3, #116]	; 0x74
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2202      	movs	r2, #2
 800215a:	679a      	str	r2, [r3, #120]	; 0x78
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8002162:	2301      	movs	r3, #1
 8002164:	e075      	b.n	8002252 <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a3e      	ldr	r2, [pc, #248]	; (8002264 <default_handler+0x40c>)
 800216a:	675a      	str	r2, [r3, #116]	; 0x74
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2202      	movs	r2, #2
 8002170:	679a      	str	r2, [r3, #120]	; 0x78
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8002178:	2301      	movs	r3, #1
 800217a:	e06a      	b.n	8002252 <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 800217c:	2300      	movs	r3, #0
 800217e:	e068      	b.n	8002252 <default_handler+0x3fa>
      }
    }
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <default_handler+0x336>
      return false;
 800218a:	2300      	movs	r3, #0
 800218c:	e061      	b.n	8002252 <default_handler+0x3fa>
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002194:	f003 030f 	and.w	r3, r3, #15
 8002198:	2b00      	cmp	r3, #0
 800219a:	d01a      	beq.n	80021d2 <default_handler+0x37a>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80021a2:	b25b      	sxtb	r3, r3
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	da0a      	bge.n	80021be <default_handler+0x366>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80021ae:	f003 030f 	and.w	r3, r3, #15
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	4619      	mov	r1, r3
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f004 f81c 	bl	80061f4 <usb_lld_clear_in>
 80021bc:	e009      	b.n	80021d2 <default_handler+0x37a>
      }
      else {
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80021c4:	f003 030f 	and.w	r3, r3, #15
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	4619      	mov	r1, r3
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f003 fff4 	bl	80061ba <usb_lld_clear_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	675a      	str	r2, [r3, #116]	; 0x74
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	679a      	str	r2, [r3, #120]	; 0x78
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2200      	movs	r2, #0
 80021e2:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e034      	b.n	8002252 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d001      	beq.n	80021f6 <default_handler+0x39e>
      return false;
 80021f2:	2300      	movs	r3, #0
 80021f4:	e02d      	b.n	8002252 <default_handler+0x3fa>
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80021fc:	f003 030f 	and.w	r3, r3, #15
 8002200:	2b00      	cmp	r3, #0
 8002202:	d01a      	beq.n	800223a <default_handler+0x3e2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800220a:	b25b      	sxtb	r3, r3
 800220c:	2b00      	cmp	r3, #0
 800220e:	da0a      	bge.n	8002226 <default_handler+0x3ce>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002216:	f003 030f 	and.w	r3, r3, #15
 800221a:	b2db      	uxtb	r3, r3
 800221c:	4619      	mov	r1, r3
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f003 ffae 	bl	8006180 <usb_lld_stall_in>
 8002224:	e009      	b.n	800223a <default_handler+0x3e2>
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800222c:	f003 030f 	and.w	r3, r3, #15
 8002230:	b2db      	uxtb	r3, r3
 8002232:	4619      	mov	r1, r3
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f003 ff86 	bl	8006146 <usb_lld_stall_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	675a      	str	r2, [r3, #116]	; 0x74
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	679a      	str	r2, [r3, #120]	; 0x78
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 800224c:	2301      	movs	r3, #1
 800224e:	e000      	b.n	8002252 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_INTERFACE << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_SET_INTERFACE << 8):
    /* All the above requests are not handled here, if you need them then
       use the hook mechanism and provide handling.*/
  default:
    return false;
 8002250:	2300      	movs	r3, #0
  }
}
 8002252:	4618      	mov	r0, r3
 8002254:	3714      	adds	r7, #20
 8002256:	46bd      	mov	sp, r7
 8002258:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800225a:	bf00      	nop
 800225c:	0800fdb0 	.word	0x0800fdb0
 8002260:	0800fdb8 	.word	0x0800fdb8
 8002264:	0800fdb4 	.word	0x0800fdb4

08002268 <usbInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void usbInit(void) {
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0

  usb_lld_init();
 800226c:	f003 fce6 	bl	8005c3c <usb_lld_init>
}
 8002270:	bf00      	nop
 8002272:	bd80      	pop	{r7, pc}

08002274 <usbObjectInit>:
 *
 * @param[out] usbp     pointer to the @p USBDriver object
 *
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  unsigned i;

  usbp->state        = USB_STOP;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2201      	movs	r2, #1
 8002280:	701a      	strb	r2, [r3, #0]
  usbp->config       = NULL;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	605a      	str	r2, [r3, #4]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002288:	2300      	movs	r3, #0
 800228a:	60fb      	str	r3, [r7, #12]
 800228c:	e00e      	b.n	80022ac <usbObjectInit+0x38>
    usbp->in_params[i]  = NULL;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	68fa      	ldr	r2, [r7, #12]
 8002292:	320c      	adds	r2, #12
 8002294:	2100      	movs	r1, #0
 8002296:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    usbp->out_params[i] = NULL;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	68fa      	ldr	r2, [r7, #12]
 800229e:	3214      	adds	r2, #20
 80022a0:	2100      	movs	r1, #0
 80022a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	3301      	adds	r3, #1
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2b07      	cmp	r3, #7
 80022b0:	d9ed      	bls.n	800228e <usbObjectInit+0x1a>
  }
  usbp->transmitting = 0;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	811a      	strh	r2, [r3, #8]
  usbp->receiving    = 0;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	815a      	strh	r2, [r3, #10]
}
 80022be:	bf00      	nop
 80022c0:	3714      	adds	r7, #20
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bc80      	pop	{r7}
 80022c6:	4770      	bx	lr

080022c8 <usbDisableEndpointsI>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @iclass
 */
void usbDisableEndpointsI(USBDriver *usbp) {
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);
  osalDbgAssert(usbp->state == USB_ACTIVE, "invalid state");

  usbp->transmitting &= 1U;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	891b      	ldrh	r3, [r3, #8]
 80022d4:	f003 0301 	and.w	r3, r3, #1
 80022d8:	b29a      	uxth	r2, r3
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	811a      	strh	r2, [r3, #8]
  usbp->receiving    &= 1U;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	895b      	ldrh	r3, [r3, #10]
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	b29a      	uxth	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	815a      	strh	r2, [r3, #10]

  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 80022ec:	2301      	movs	r3, #1
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	e009      	b.n	8002306 <usbDisableEndpointsI+0x3e>
      if (usbp->epc[i]->out_state != NULL) {
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
    }
#endif
    usbp->epc[i] = NULL;
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	3302      	adds	r3, #2
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	4413      	add	r3, r2
 80022fc:	2200      	movs	r2, #0
 80022fe:	605a      	str	r2, [r3, #4]
  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	3301      	adds	r3, #1
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2b08      	cmp	r3, #8
 800230a:	d9f2      	bls.n	80022f2 <usbDisableEndpointsI+0x2a>
  }

  /* Low level endpoints deactivation.*/
  usb_lld_disable_endpoints(usbp);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f003 fd61 	bl	8005dd4 <usb_lld_disable_endpoints>
}
 8002312:	bf00      	nop
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <usbStartReceiveI>:
 *                      the packet size because the excess is discarded.
 *
 * @iclass
 */
void usbStartReceiveI(USBDriver *usbp, usbep_t ep,
                      uint8_t *buf, size_t n) {
 800231a:	b580      	push	{r7, lr}
 800231c:	b086      	sub	sp, #24
 800231e:	af00      	add	r7, sp, #0
 8002320:	60f8      	str	r0, [r7, #12]
 8002322:	607a      	str	r2, [r7, #4]
 8002324:	603b      	str	r3, [r7, #0]
 8002326:	460b      	mov	r3, r1
 8002328:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetReceiveStatusI(usbp, ep), "already receiving");

  /* Marking the endpoint as active.*/
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	895a      	ldrh	r2, [r3, #10]
 800232e:	7afb      	ldrb	r3, [r7, #11]
 8002330:	2101      	movs	r1, #1
 8002332:	fa01 f303 	lsl.w	r3, r1, r3
 8002336:	b29b      	uxth	r3, r3
 8002338:	4313      	orrs	r3, r2
 800233a:	b29a      	uxth	r2, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	815a      	strh	r2, [r3, #10]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  osp = usbp->epc[ep]->out_state;
 8002340:	7afb      	ldrb	r3, [r7, #11]
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	3302      	adds	r3, #2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4413      	add	r3, r2
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	699b      	ldr	r3, [r3, #24]
 800234e:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  osp->rxbuf  = buf;
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	609a      	str	r2, [r3, #8]
  osp->rxsize = n;
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	683a      	ldr	r2, [r7, #0]
 800235a:	601a      	str	r2, [r3, #0]
  osp->rxcnt  = 0;
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	2200      	movs	r2, #0
 8002360:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  osp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_out(usbp, ep);
 8002362:	7afb      	ldrb	r3, [r7, #11]
 8002364:	4619      	mov	r1, r3
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f003 fd9f 	bl	8005eaa <usb_lld_start_out>
}
 800236c:	bf00      	nop
 800236e:	3718      	adds	r7, #24
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}

08002374 <usbStartTransmitI>:
 * @param[in] n         transaction size
 *
 * @iclass
 */
void usbStartTransmitI(USBDriver *usbp, usbep_t ep,
                       const uint8_t *buf, size_t n) {
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af00      	add	r7, sp, #0
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	607a      	str	r2, [r7, #4]
 800237e:	603b      	str	r3, [r7, #0]
 8002380:	460b      	mov	r3, r1
 8002382:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetTransmitStatusI(usbp, ep), "already transmitting");

  /* Marking the endpoint as active.*/
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	891a      	ldrh	r2, [r3, #8]
 8002388:	7afb      	ldrb	r3, [r7, #11]
 800238a:	2101      	movs	r1, #1
 800238c:	fa01 f303 	lsl.w	r3, r1, r3
 8002390:	b29b      	uxth	r3, r3
 8002392:	4313      	orrs	r3, r2
 8002394:	b29a      	uxth	r2, r3
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	811a      	strh	r2, [r3, #8]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  isp = usbp->epc[ep]->in_state;
 800239a:	7afb      	ldrb	r3, [r7, #11]
 800239c:	68fa      	ldr	r2, [r7, #12]
 800239e:	3302      	adds	r3, #2
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	4413      	add	r3, r2
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	695b      	ldr	r3, [r3, #20]
 80023a8:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  isp->txbuf  = buf;
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	687a      	ldr	r2, [r7, #4]
 80023ae:	609a      	str	r2, [r3, #8]
  isp->txsize = n;
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	683a      	ldr	r2, [r7, #0]
 80023b4:	601a      	str	r2, [r3, #0]
  isp->txcnt  = 0;
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	2200      	movs	r2, #0
 80023ba:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  isp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_in(usbp, ep);
 80023bc:	7afb      	ldrb	r3, [r7, #11]
 80023be:	4619      	mov	r1, r3
 80023c0:	68f8      	ldr	r0, [r7, #12]
 80023c2:	f003 fe11 	bl	8005fe8 <usb_lld_start_in>
}
 80023c6:	bf00      	nop
 80023c8:	3718      	adds	r7, #24
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b084      	sub	sp, #16
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2202      	movs	r2, #2
 80023da:	701a      	strb	r2, [r3, #0]

  /* Resetting internal state.*/
  usbp->status        = 0;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2200      	movs	r2, #0
 80023e0:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
  usbp->address       = 0;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usbp->configuration = 0;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
  usbp->transmitting  = 0;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	811a      	strh	r2, [r3, #8]
  usbp->receiving     = 0;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	815a      	strh	r2, [r3, #10]

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002400:	2300      	movs	r3, #0
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	e009      	b.n	800241a <_usb_reset+0x4c>
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	3302      	adds	r3, #2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	4413      	add	r3, r2
 8002410:	2200      	movs	r2, #0
 8002412:	605a      	str	r2, [r3, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	3301      	adds	r3, #1
 8002418:	60fb      	str	r3, [r7, #12]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2b08      	cmp	r3, #8
 800241e:	d9f2      	bls.n	8002406 <_usb_reset+0x38>
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  /* Low level reset.*/
  usb_lld_reset(usbp);
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f003 fc1d 	bl	8005c68 <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d005      	beq.n	8002444 <_usb_reset+0x76>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2100      	movs	r1, #0
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	4798      	blx	r3
}
 8002444:	bf00      	nop
 8002446:	3710      	adds	r7, #16
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <_usb_suspend>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_suspend(USBDriver *usbp) {
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple suspend events are triggered.*/
  if (usbp->state != USB_SUSPENDED) {
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	2b05      	cmp	r3, #5
 800245a:	d018      	beq.n	800248e <_usb_suspend+0x42>

    /* State transition, saving the current state.*/
    usbp->saved_state = usbp->state;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	781a      	ldrb	r2, [r3, #0]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    usbp->state       = USB_SUSPENDED;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2205      	movs	r2, #5
 800246a:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d005      	beq.n	8002482 <_usb_suspend+0x36>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2104      	movs	r1, #4
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	4798      	blx	r3

    /* Terminating all pending transactions.*/
    usbp->transmitting  = 0;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	811a      	strh	r2, [r3, #8]
    usbp->receiving     = 0;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	815a      	strh	r2, [r3, #10]
        }
      }
    }
  #endif
  }
}
 800248e:	bf00      	nop
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <_usb_wakeup>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_wakeup(USBDriver *usbp) {
 8002496:	b580      	push	{r7, lr}
 8002498:	b082      	sub	sp, #8
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple waakeup events are triggered.*/
  if (usbp->state == USB_SUSPENDED) {
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	2b05      	cmp	r3, #5
 80024a4:	d10f      	bne.n	80024c6 <_usb_wakeup+0x30>

    /* State transition, returning to the previous state.*/
    usbp->state = usbp->saved_state;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d005      	beq.n	80024c6 <_usb_wakeup+0x30>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2105      	movs	r1, #5
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	4798      	blx	r3
  }
}
 80024c6:	bf00      	nop
 80024c8:	3708      	adds	r7, #8
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}

080024ce <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b084      	sub	sp, #16
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
 80024d6:	460b      	mov	r3, r1
 80024d8:	70fb      	strb	r3, [r7, #3]
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d003      	beq.n	80024ec <_usb_ep0setup+0x1e>
    /* This is unexpected could require handling with a warning event.*/
    /* CHTODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f103 0280 	add.w	r2, r3, #128	; 0x80
 80024f2:	78fb      	ldrb	r3, [r7, #3]
 80024f4:	4619      	mov	r1, r3
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f003 fcc0 	bl	8005e7c <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d00a      	beq.n	800251c <_usb_ep0setup+0x4e>
      !(usbp->config->requests_hook_cb(usbp))) {
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	4798      	blx	r3
 8002510:	4603      	mov	r3, r0
 8002512:	f083 0301 	eor.w	r3, r3, #1
 8002516:	b2db      	uxtb	r3, r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 8002518:	2b00      	cmp	r3, #0
 800251a:	d027      	beq.n	800256c <_usb_ep0setup+0x9e>
  /*lint -restore*/
    /* Invoking the default handler, if this fails then stalls the
       endpoint zero as error.*/
    /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002522:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8002526:	2b00      	cmp	r3, #0
 8002528:	d108      	bne.n	800253c <_usb_ep0setup+0x6e>
        !default_handler(usbp)) {
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f7ff fc94 	bl	8001e58 <default_handler>
 8002530:	4603      	mov	r3, r0
 8002532:	f083 0301 	eor.w	r3, r3, #1
 8002536:	b2db      	uxtb	r3, r3
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8002538:	2b00      	cmp	r3, #0
 800253a:	d017      	beq.n	800256c <_usb_ep0setup+0x9e>
    /*lint -restore*/
      /* Error response, the state machine goes into an error state, the low
         level layer will have to reset it to USB_EP0_WAITING_SETUP after
         receiving a SETUP packet.*/
      usb_lld_stall_in(usbp, 0);
 800253c:	2100      	movs	r1, #0
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f003 fe1e 	bl	8006180 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 8002544:	2100      	movs	r1, #0
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f003 fdfd 	bl	8006146 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d005      	beq.n	8002562 <_usb_ep0setup+0x94>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	2106      	movs	r1, #6
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2206      	movs	r2, #6
 8002566:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 800256a:	e05b      	b.n	8002624 <_usb_ep0setup+0x156>
  }
#endif
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3386      	adds	r3, #134	; 0x86
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff fc3a 	bl	8001dea <get_hword>
 8002576:	4603      	mov	r3, r0
 8002578:	60fb      	str	r3, [r7, #12]
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	429a      	cmp	r2, r3
 8002582:	d202      	bcs.n	800258a <_usb_ep0setup+0xbc>
    usbp->ep0n = max;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	68fa      	ldr	r2, [r7, #12]
 8002588:	679a      	str	r2, [r3, #120]	; 0x78
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002590:	b25b      	sxtb	r3, r3
 8002592:	2b00      	cmp	r3, #0
 8002594:	da23      	bge.n	80025de <_usb_ep0setup+0x110>
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800259a:	2b00      	cmp	r3, #0
 800259c:	d010      	beq.n	80025c0 <_usb_ep0setup+0xf2>
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_IN_TX;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2209      	movs	r2, #9
 80025a2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 80025a6:	f7ff fc14 	bl	8001dd2 <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025b2:	2100      	movs	r1, #0
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f7ff fedd 	bl	8002374 <usbStartTransmitI>
      osalSysUnlockFromISR();
 80025ba:	f7ff fc10 	bl	8001dde <osalSysUnlockFromISR>
 80025be:	e031      	b.n	8002624 <_usb_ep0setup+0x156>
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2214      	movs	r2, #20
 80025c4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 80025c8:	f7ff fc03 	bl	8001dd2 <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, NULL, 0);
 80025cc:	2300      	movs	r3, #0
 80025ce:	2200      	movs	r2, #0
 80025d0:	2100      	movs	r1, #0
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f7ff fea1 	bl	800231a <usbStartReceiveI>
      osalSysUnlockFromISR();
 80025d8:	f7ff fc01 	bl	8001dde <osalSysUnlockFromISR>
 80025dc:	e022      	b.n	8002624 <_usb_ep0setup+0x156>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d010      	beq.n	8002608 <_usb_ep0setup+0x13a>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2215      	movs	r2, #21
 80025ea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 80025ee:	f7ff fbf0 	bl	8001dd2 <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025fa:	2100      	movs	r1, #0
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f7ff fe8c 	bl	800231a <usbStartReceiveI>
      osalSysUnlockFromISR();
 8002602:	f7ff fbec 	bl	8001dde <osalSysUnlockFromISR>
 8002606:	e00d      	b.n	8002624 <_usb_ep0setup+0x156>
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	220b      	movs	r2, #11
 800260c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 8002610:	f7ff fbdf 	bl	8001dd2 <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 8002614:	2300      	movs	r3, #0
 8002616:	2200      	movs	r2, #0
 8002618:	2100      	movs	r1, #0
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff feaa 	bl	8002374 <usbStartTransmitI>
      osalSysUnlockFromISR();
 8002620:	f7ff fbdd 	bl	8001dde <osalSysUnlockFromISR>
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 8002624:	3710      	adds	r7, #16
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
	...

0800262c <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 800262c:	b580      	push	{r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	460b      	mov	r3, r1
 8002636:	70fb      	strb	r3, [r7, #3]
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800263e:	2b15      	cmp	r3, #21
 8002640:	f200 808b 	bhi.w	800275a <_usb_ep0in+0x12e>
 8002644:	a201      	add	r2, pc, #4	; (adr r2, 800264c <_usb_ep0in+0x20>)
 8002646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800264a:	bf00      	nop
 800264c:	0800272b 	.word	0x0800272b
 8002650:	0800275b 	.word	0x0800275b
 8002654:	0800275b 	.word	0x0800275b
 8002658:	0800275b 	.word	0x0800275b
 800265c:	0800275b 	.word	0x0800275b
 8002660:	0800275b 	.word	0x0800275b
 8002664:	0800272b 	.word	0x0800272b
 8002668:	0800275b 	.word	0x0800275b
 800266c:	0800275b 	.word	0x0800275b
 8002670:	080026a5 	.word	0x080026a5
 8002674:	080026f3 	.word	0x080026f3
 8002678:	08002711 	.word	0x08002711
 800267c:	0800275b 	.word	0x0800275b
 8002680:	0800275b 	.word	0x0800275b
 8002684:	0800275b 	.word	0x0800275b
 8002688:	0800275b 	.word	0x0800275b
 800268c:	0800275b 	.word	0x0800275b
 8002690:	0800275b 	.word	0x0800275b
 8002694:	0800275b 	.word	0x0800275b
 8002698:	0800275b 	.word	0x0800275b
 800269c:	0800272b 	.word	0x0800272b
 80026a0:	0800272b 	.word	0x0800272b
  case USB_EP0_IN_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	3386      	adds	r3, #134	; 0x86
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7ff fb9e 	bl	8001dea <get_hword>
 80026ae:	4603      	mov	r3, r0
 80026b0:	60fb      	str	r3, [r7, #12]
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d91a      	bls.n	80026f2 <_usb_ep0in+0xc6>
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	68d2      	ldr	r2, [r2, #12]
 80026c4:	8a12      	ldrh	r2, [r2, #16]
 80026c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80026ca:	fb01 f202 	mul.w	r2, r1, r2
 80026ce:	1a9b      	subs	r3, r3, r2
    if ((usbp->ep0n < max) &&
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d10e      	bne.n	80026f2 <_usb_ep0in+0xc6>
      osalSysLockFromISR();
 80026d4:	f7ff fb7d 	bl	8001dd2 <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 80026d8:	2300      	movs	r3, #0
 80026da:	2200      	movs	r2, #0
 80026dc:	2100      	movs	r1, #0
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f7ff fe48 	bl	8002374 <usbStartTransmitI>
      osalSysUnlockFromISR();
 80026e4:	f7ff fb7b 	bl	8001dde <osalSysUnlockFromISR>
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	220a      	movs	r2, #10
 80026ec:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 80026f0:	e033      	b.n	800275a <_usb_ep0in+0x12e>
    }
    /* Falls through.*/
  case USB_EP0_IN_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2214      	movs	r2, #20
 80026f6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 80026fa:	f7ff fb6a 	bl	8001dd2 <osalSysLockFromISR>
    usbStartReceiveI(usbp, 0, NULL, 0);
 80026fe:	2300      	movs	r3, #0
 8002700:	2200      	movs	r2, #0
 8002702:	2100      	movs	r1, #0
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f7ff fe08 	bl	800231a <usbStartReceiveI>
    osalSysUnlockFromISR();
 800270a:	f7ff fb68 	bl	8001dde <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 800270e:	e024      	b.n	800275a <_usb_ep0in+0x12e>
  case USB_EP0_IN_SENDING_STS:
    /* Status packet sent, invoking the callback if defined.*/
    if (usbp->ep0endcb != NULL) {
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002714:	2b00      	cmp	r3, #0
 8002716:	d003      	beq.n	8002720 <_usb_ep0in+0xf4>
      usbp->ep0endcb(usbp);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002728:	e017      	b.n	800275a <_usb_ep0in+0x12e>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 800272a:	2100      	movs	r1, #0
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f003 fd27 	bl	8006180 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8002732:	2100      	movs	r1, #0
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f003 fd06 	bl	8006146 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d005      	beq.n	8002750 <_usb_ep0in+0x124>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	2106      	movs	r1, #6
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2206      	movs	r2, #6
 8002754:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002758:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 800275a:	3710      	adds	r7, #16
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <_usb_ep0out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	460b      	mov	r3, r1
 800276a:	70fb      	strb	r3, [r7, #3]

  (void)ep;
  switch (usbp->ep0state) {
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002772:	2b15      	cmp	r3, #21
 8002774:	d869      	bhi.n	800284a <_usb_ep0out+0xea>
 8002776:	a201      	add	r2, pc, #4	; (adr r2, 800277c <_usb_ep0out+0x1c>)
 8002778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800277c:	08002819 	.word	0x08002819
 8002780:	0800284b 	.word	0x0800284b
 8002784:	0800284b 	.word	0x0800284b
 8002788:	0800284b 	.word	0x0800284b
 800278c:	0800284b 	.word	0x0800284b
 8002790:	0800284b 	.word	0x0800284b
 8002794:	08002819 	.word	0x08002819
 8002798:	0800284b 	.word	0x0800284b
 800279c:	0800284b 	.word	0x0800284b
 80027a0:	08002819 	.word	0x08002819
 80027a4:	08002819 	.word	0x08002819
 80027a8:	08002819 	.word	0x08002819
 80027ac:	0800284b 	.word	0x0800284b
 80027b0:	0800284b 	.word	0x0800284b
 80027b4:	0800284b 	.word	0x0800284b
 80027b8:	0800284b 	.word	0x0800284b
 80027bc:	0800284b 	.word	0x0800284b
 80027c0:	0800284b 	.word	0x0800284b
 80027c4:	0800284b 	.word	0x0800284b
 80027c8:	0800284b 	.word	0x0800284b
 80027cc:	080027f3 	.word	0x080027f3
 80027d0:	080027d5 	.word	0x080027d5
  case USB_EP0_OUT_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	220b      	movs	r2, #11
 80027d8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 80027dc:	f7ff faf9 	bl	8001dd2 <osalSysLockFromISR>
    usbStartTransmitI(usbp, 0, NULL, 0);
 80027e0:	2300      	movs	r3, #0
 80027e2:	2200      	movs	r2, #0
 80027e4:	2100      	movs	r1, #0
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f7ff fdc4 	bl	8002374 <usbStartTransmitI>
    osalSysUnlockFromISR();
 80027ec:	f7ff faf7 	bl	8001dde <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 80027f0:	e02b      	b.n	800284a <_usb_ep0out+0xea>
  case USB_EP0_OUT_WAITING_STS:
    /* Status packet received, it must be zero sized, invoking the callback
       if defined.*/
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d124      	bne.n	8002848 <_usb_ep0out+0xe8>
      break;
    }
#endif
    if (usbp->ep0endcb != NULL) {
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002802:	2b00      	cmp	r3, #0
 8002804:	d003      	beq.n	800280e <_usb_ep0out+0xae>
      usbp->ep0endcb(usbp);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002816:	e018      	b.n	800284a <_usb_ep0out+0xea>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 8002818:	2100      	movs	r1, #0
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f003 fcb0 	bl	8006180 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8002820:	2100      	movs	r1, #0
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f003 fc8f 	bl	8006146 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d005      	beq.n	800283e <_usb_ep0out+0xde>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2106      	movs	r1, #6
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2206      	movs	r2, #6
 8002842:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002846:	e000      	b.n	800284a <_usb_ep0out+0xea>
      break;
 8002848:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 800284a:	3708      	adds	r7, #8
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}

08002850 <halCommunityInit>:
/**
 * @brief   HAL initialization (community part).
 *
 * @init
 */
void halCommunityInit(void) {
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
#if HAL_USE_COMP || defined(__DOXYGEN__)
  compInit();
#endif

#if HAL_USE_FSMC || defined(__DOXYGEN__)
  fsmcInit();
 8002854:	f000 f802 	bl	800285c <fsmcInit>
#endif
}
 8002858:	bf00      	nop
 800285a:	bd80      	pop	{r7, pc}

0800285c <fsmcInit>:
/**
 * @brief   Low level FSMC driver initialization.
 *
 * @notapi
 */
void fsmcInit(void) {
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0

  if (FSMCD1.state == FSMC_UNINIT) {
 8002860:	4b06      	ldr	r3, [pc, #24]	; (800287c <fsmcInit+0x20>)
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d105      	bne.n	8002874 <fsmcInit+0x18>
    FSMCD1.state  = FSMC_STOP;
 8002868:	4b04      	ldr	r3, [pc, #16]	; (800287c <fsmcInit+0x20>)
 800286a:	2201      	movs	r2, #1
 800286c:	701a      	strb	r2, [r3, #0]
     defined(STM32F745xx) || defined(STM32F746xx) || \
     defined(STM32F756xx) || defined(STM32F767xx) || \
     defined(STM32F769xx) || defined(STM32F777xx) || \
     defined(STM32F779xx)  || defined(STM32H743xx))
  #if STM32_SDRAM_USE_SDRAM1 || STM32_SDRAM_USE_SDRAM2
    FSMCD1.sdram = (FSMC_SDRAM_TypeDef *)FSMC_Bank5_6_R_BASE;
 800286e:	4b03      	ldr	r3, [pc, #12]	; (800287c <fsmcInit+0x20>)
 8002870:	4a03      	ldr	r2, [pc, #12]	; (8002880 <fsmcInit+0x24>)
 8002872:	605a      	str	r2, [r3, #4]
  #endif
#endif
#endif
  }
}
 8002874:	bf00      	nop
 8002876:	46bd      	mov	sp, r7
 8002878:	bc80      	pop	{r7}
 800287a:	4770      	bx	lr
 800287c:	240006b0 	.word	0x240006b0
 8002880:	52004140 	.word	0x52004140

08002884 <Vector100>:
/**
 * @brief   FSMC shared interrupt handler.
 *
 * @notapi
 */
CH_IRQ_HANDLER(STM32_FSMC_HANDLER) {
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0

  CH_IRQ_PROLOGUE();
 8002888:	4804      	ldr	r0, [pc, #16]	; (800289c <Vector100+0x18>)
 800288a:	f005 f9bf 	bl	8007c0c <__trace_isr_enter>
  if (FSMCD1.nand2->SR & FSMC_SR_ISR_MASK) {
    NANDD2.isr_handler(&NANDD2);
  }
#endif
#endif
  CH_IRQ_EPILOGUE();
 800288e:	4803      	ldr	r0, [pc, #12]	; (800289c <Vector100+0x18>)
 8002890:	f005 f9f6 	bl	8007c80 <__trace_isr_leave>
 8002894:	f006 fcfe 	bl	8009294 <__port_irq_epilogue>
}
 8002898:	bf00      	nop
 800289a:	bd80      	pop	{r7, pc}
 800289c:	0800fdbc 	.word	0x0800fdbc

080028a0 <nvicEnableVector>:
 * @brief   Sets the priority of an interrupt handler and enables it.
 *
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	6039      	str	r1, [r7, #0]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	4a12      	ldr	r2, [pc, #72]	; (80028f8 <nvicEnableVector+0x58>)
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	b2d9      	uxtb	r1, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4413      	add	r3, r2
 80028b8:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80028bc:	460a      	mov	r2, r1
 80028be:	701a      	strb	r2, [r3, #0]
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f003 021f 	and.w	r2, r3, #31
 80028c6:	490c      	ldr	r1, [pc, #48]	; (80028f8 <nvicEnableVector+0x58>)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	095b      	lsrs	r3, r3, #5
 80028cc:	2001      	movs	r0, #1
 80028ce:	fa00 f202 	lsl.w	r2, r0, r2
 80028d2:	3360      	adds	r3, #96	; 0x60
 80028d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	f003 021f 	and.w	r2, r3, #31
 80028de:	4906      	ldr	r1, [pc, #24]	; (80028f8 <nvicEnableVector+0x58>)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	095b      	lsrs	r3, r3, #5
 80028e4:	2001      	movs	r0, #1
 80028e6:	fa00 f202 	lsl.w	r2, r0, r2
 80028ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 80028ee:	bf00      	nop
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr
 80028f8:	e000e100 	.word	0xe000e100

080028fc <nvicDisableVector>:
/**
 * @brief   Disables an interrupt handler.
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]

  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f003 021f 	and.w	r2, r3, #31
 800290a:	4910      	ldr	r1, [pc, #64]	; (800294c <nvicDisableVector+0x50>)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	095b      	lsrs	r3, r3, #5
 8002910:	2001      	movs	r0, #1
 8002912:	fa00 f202 	lsl.w	r2, r0, r2
 8002916:	3320      	adds	r3, #32
 8002918:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f003 021f 	and.w	r2, r3, #31
 8002922:	490a      	ldr	r1, [pc, #40]	; (800294c <nvicDisableVector+0x50>)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	095b      	lsrs	r3, r3, #5
 8002928:	2001      	movs	r0, #1
 800292a:	fa00 f202 	lsl.w	r2, r0, r2
 800292e:	3360      	adds	r3, #96	; 0x60
 8002930:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = 0U;
 8002934:	4a05      	ldr	r2, [pc, #20]	; (800294c <nvicDisableVector+0x50>)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4413      	add	r3, r2
 800293a:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800293e:	2200      	movs	r2, #0
 8002940:	701a      	strb	r2, [r3, #0]
#endif
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* Marked as not secure again.*/
  NVIC->__ITNS[n >> 5U] |= 1U << (n & 0x1FU);
#endif
}
 8002942:	bf00      	nop
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	bc80      	pop	{r7}
 800294a:	4770      	bx	lr
 800294c:	e000e100 	.word	0xe000e100

08002950 <exti0_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti0_irq_init(void) {
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI0_NUMBER, STM32_IRQ_EXTI0_PRIORITY);
#endif
}
 8002954:	bf00      	nop
 8002956:	46bd      	mov	sp, r7
 8002958:	bc80      	pop	{r7}
 800295a:	4770      	bx	lr

0800295c <exti1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti1_irq_init(void) {
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI1_NUMBER, STM32_IRQ_EXTI1_PRIORITY);
#endif
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr

08002968 <exti2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti2_irq_init(void) {
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI2_NUMBER, STM32_IRQ_EXTI2_PRIORITY);
#endif
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	bc80      	pop	{r7}
 8002972:	4770      	bx	lr

08002974 <exti3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti3_irq_init(void) {
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI3_NUMBER, STM32_IRQ_EXTI3_PRIORITY);
#endif
}
 8002978:	bf00      	nop
 800297a:	46bd      	mov	sp, r7
 800297c:	bc80      	pop	{r7}
 800297e:	4770      	bx	lr

08002980 <exti4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti4_irq_init(void) {
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI4_NUMBER, STM32_IRQ_EXTI4_PRIORITY);
#endif
}
 8002984:	bf00      	nop
 8002986:	46bd      	mov	sp, r7
 8002988:	bc80      	pop	{r7}
 800298a:	4770      	bx	lr

0800298c <exti5_9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti5_9_irq_init(void) {
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI5_9_NUMBER, STM32_IRQ_EXTI5_9_PRIORITY);
#endif
}
 8002990:	bf00      	nop
 8002992:	46bd      	mov	sp, r7
 8002994:	bc80      	pop	{r7}
 8002996:	4770      	bx	lr

08002998 <exti10_15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti10_15_irq_init(void) {
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI10_15_NUMBER, STM32_IRQ_EXTI10_15_PRIORITY);
#endif
}
 800299c:	bf00      	nop
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr

080029a4 <exti16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti16_irq_init(void) {
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI16_IS_USED)
  nvicEnableVector(STM32_EXTI16_NUMBER, STM32_IRQ_EXTI16_PRIORITY);
#endif
}
 80029a8:	bf00      	nop
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bc80      	pop	{r7}
 80029ae:	4770      	bx	lr

080029b0 <exti17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti17_irq_init(void) {
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI17_IS_USED)
  nvicEnableVector(STM32_EXTI17_NUMBER, STM32_IRQ_EXTI17_PRIORITY);
#endif
}
 80029b4:	bf00      	nop
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bc80      	pop	{r7}
 80029ba:	4770      	bx	lr

080029bc <exti18_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti18_irq_init(void) {
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI18_IS_USED)
  nvicEnableVector(STM32_EXTI18_NUMBER, STM32_IRQ_EXTI18_PRIORITY);
#endif
}
 80029c0:	bf00      	nop
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr

080029c8 <exti19_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti19_irq_init(void) {
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI19_IS_USED)
  nvicEnableVector(STM32_EXTI19_NUMBER, STM32_IRQ_EXTI19_PRIORITY);
#endif
}
 80029cc:	bf00      	nop
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bc80      	pop	{r7}
 80029d2:	4770      	bx	lr

080029d4 <exti20_exti21_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti20_exti21_irq_init(void) {
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI20_IS_USED) || defined(STM32_EXTI21_IS_USED)
  nvicEnableVector(STM32_EXTI20_21_NUMBER, STM32_IRQ_EXTI20_21_PRIORITY);
#endif
}
 80029d8:	bf00      	nop
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc80      	pop	{r7}
 80029de:	4770      	bx	lr

080029e0 <fdcan1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan1_irq_init(void) {
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
#if STM32_FDCAN1_IS_USED
  nvicEnableVector(STM32_FDCAN1_IT0_NUMBER, STM32_IRQ_FDCAN1_PRIORITY);
#endif
}
 80029e4:	bf00      	nop
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bc80      	pop	{r7}
 80029ea:	4770      	bx	lr

080029ec <fdcan2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan2_irq_init(void) {
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
#if STM32_FDCAN2_IS_USED
  nvicEnableVector(STM32_FDCAN2_IT0_NUMBER, STM32_IRQ_FDCAN2_PRIORITY);
#endif
}
 80029f0:	bf00      	nop
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bc80      	pop	{r7}
 80029f6:	4770      	bx	lr

080029f8 <fdcan3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan3_irq_init(void) {
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
#if STM32_FDCAN3_IS_USED
  nvicEnableVector(STM32_FDCAN3_IT0_NUMBER, STM32_IRQ_FDCAN3_PRIORITY);
#endif
}
 80029fc:	bf00      	nop
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bc80      	pop	{r7}
 8002a02:	4770      	bx	lr

08002a04 <quadspi1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void quadspi1_irq_init(void) {
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
#if STM32_QUADSPI1_IS_USED
  nvicEnableVector(STM32_QUADSPI1_NUMBER, STM32_IRQ_QUADSPI1_PRIORITY);
#endif
}
 8002a08:	bf00      	nop
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr

08002a10 <sdmmc1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc1_irq_init(void) {
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
#if STM32_SDMMC1_IS_USED
  nvicEnableVector(STM32_SDMMC1_NUMBER, STM32_IRQ_SDMMC1_PRIORITY);
#endif
}
 8002a14:	bf00      	nop
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bc80      	pop	{r7}
 8002a1a:	4770      	bx	lr

08002a1c <sdmmc2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc2_irq_init(void) {
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0
#if STM32_SDMMC2_IS_USED
  nvicEnableVector(STM32_SDMMC2_NUMBER, STM32_IRQ_SDMMC2_PRIORITY);
#endif
}
 8002a20:	bf00      	nop
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bc80      	pop	{r7}
 8002a26:	4770      	bx	lr

08002a28 <usart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart1_irq_init(void) {
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0
#if defined(STM32_USART1_IS_USED)
  nvicEnableVector(STM32_USART1_NUMBER, STM32_IRQ_USART1_PRIORITY);
 8002a2c:	210c      	movs	r1, #12
 8002a2e:	2025      	movs	r0, #37	; 0x25
 8002a30:	f7ff ff36 	bl	80028a0 <nvicEnableVector>
#endif
}
 8002a34:	bf00      	nop
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002a3c:	4806      	ldr	r0, [pc, #24]	; (8002a58 <VectorD4+0x20>)
 8002a3e:	f005 f8e5 	bl	8007c0c <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 8002a42:	4806      	ldr	r0, [pc, #24]	; (8002a5c <VectorD4+0x24>)
 8002a44:	f004 fdb2 	bl	80075ac <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART1
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002a48:	4803      	ldr	r0, [pc, #12]	; (8002a58 <VectorD4+0x20>)
 8002a4a:	f005 f919 	bl	8007c80 <__trace_isr_leave>
 8002a4e:	f006 fc21 	bl	8009294 <__port_irq_epilogue>
}
 8002a52:	bf00      	nop
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	0800fdc8 	.word	0x0800fdc8
 8002a5c:	24000a0c 	.word	0x24000a0c

08002a60 <usart2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart2_irq_init(void) {
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
#if defined(STM32_USART2_IS_USED)
  nvicEnableVector(STM32_USART2_NUMBER, STM32_IRQ_USART2_PRIORITY);
#endif
}
 8002a64:	bf00      	nop
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bc80      	pop	{r7}
 8002a6a:	4770      	bx	lr

08002a6c <usart3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart3_irq_init(void) {
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
#if defined(STM32_USART3_IS_USED)
  nvicEnableVector(STM32_USART3_NUMBER, STM32_IRQ_USART3_PRIORITY);
#endif
}
 8002a70:	bf00      	nop
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bc80      	pop	{r7}
 8002a76:	4770      	bx	lr

08002a78 <uart4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart4_irq_init(void) {
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
#if defined(STM32_UART4_IS_USED)
  nvicEnableVector(STM32_UART4_NUMBER, STM32_IRQ_UART4_PRIORITY);
#endif
}
 8002a7c:	bf00      	nop
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bc80      	pop	{r7}
 8002a82:	4770      	bx	lr

08002a84 <uart5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart5_irq_init(void) {
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
#if defined(STM32_UART5_IS_USED)
  nvicEnableVector(STM32_UART5_NUMBER, STM32_IRQ_UART5_PRIORITY);
 8002a88:	210c      	movs	r1, #12
 8002a8a:	2035      	movs	r0, #53	; 0x35
 8002a8c:	f7ff ff08 	bl	80028a0 <nvicEnableVector>
#endif
}
 8002a90:	bf00      	nop
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <Vector114>:
/**
 * @brief   UART5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002a98:	4806      	ldr	r0, [pc, #24]	; (8002ab4 <Vector114+0x20>)
 8002a9a:	f005 f8b7 	bl	8007c0c <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_UART5
  sd_lld_serve_interrupt(&SD5);
 8002a9e:	4806      	ldr	r0, [pc, #24]	; (8002ab8 <Vector114+0x24>)
 8002aa0:	f004 fd84 	bl	80075ac <sd_lld_serve_interrupt>
#if STM32_UART_USE_UART5
  uart_lld_serve_interrupt(&UARTD5);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002aa4:	4803      	ldr	r0, [pc, #12]	; (8002ab4 <Vector114+0x20>)
 8002aa6:	f005 f8eb 	bl	8007c80 <__trace_isr_leave>
 8002aaa:	f006 fbf3 	bl	8009294 <__port_irq_epilogue>
}
 8002aae:	bf00      	nop
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	0800fdd4 	.word	0x0800fdd4
 8002ab8:	24000a6c 	.word	0x24000a6c

08002abc <usart6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart6_irq_init(void) {
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
#if defined(STM32_USART6_IS_USED)
  nvicEnableVector(STM32_USART6_NUMBER, STM32_IRQ_USART6_PRIORITY);
#endif
}
 8002ac0:	bf00      	nop
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bc80      	pop	{r7}
 8002ac6:	4770      	bx	lr

08002ac8 <uart7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart7_irq_init(void) {
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
#if defined(STM32_UART7_IS_USED)
  nvicEnableVector(STM32_UART7_NUMBER, STM32_IRQ_UART7_PRIORITY);
#endif
}
 8002acc:	bf00      	nop
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bc80      	pop	{r7}
 8002ad2:	4770      	bx	lr

08002ad4 <uart8_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart8_irq_init(void) {
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
#if defined(STM32_UART8_IS_USED)
  nvicEnableVector(STM32_UART8_NUMBER, STM32_IRQ_UART8_PRIORITY);
#endif
}
 8002ad8:	bf00      	nop
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bc80      	pop	{r7}
 8002ade:	4770      	bx	lr

08002ae0 <uart9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart9_irq_init(void) {
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
#if defined(STM32_UART9_IS_USED)
  nvicEnableVector(STM32_UART9_NUMBER, STM32_IRQ_UART9_PRIORITY);
#endif
}
 8002ae4:	bf00      	nop
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bc80      	pop	{r7}
 8002aea:	4770      	bx	lr

08002aec <usart10_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart10_irq_init(void) {
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0
#if defined(STM32_USART10_IS_USED)
  nvicEnableVector(STM32_USART10_NUMBER, STM32_IRQ_USART10_PRIORITY);
#endif
}
 8002af0:	bf00      	nop
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bc80      	pop	{r7}
 8002af6:	4770      	bx	lr

08002af8 <lpuart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void lpuart1_irq_init(void) {
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
#if defined(STM32_LPUART1_IS_USED)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_IRQ_LPUART1_PRIORITY);
#endif
}
 8002afc:	bf00      	nop
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr

08002b04 <tim1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim1_irq_init(void) {
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
#if defined(STM32_TIM1_IS_USED)
  nvicEnableVector(STM32_TIM1_UP_NUMBER, STM32_IRQ_TIM1_UP_PRIORITY);
  nvicEnableVector(STM32_TIM1_CC_NUMBER, STM32_IRQ_TIM1_CC_PRIORITY);
#endif
}
 8002b08:	bf00      	nop
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bc80      	pop	{r7}
 8002b0e:	4770      	bx	lr

08002b10 <tim2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim2_irq_init(void) {
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
#if defined(STM32_TIM2_IS_USED)
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 8002b14:	2107      	movs	r1, #7
 8002b16:	201c      	movs	r0, #28
 8002b18:	f7ff fec2 	bl	80028a0 <nvicEnableVector>
#endif
}
 8002b1c:	bf00      	nop
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002b24:	4805      	ldr	r0, [pc, #20]	; (8002b3c <VectorB0+0x1c>)
 8002b26:	f005 f871 	bl	8007c0c <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 8002b2a:	f004 fc31 	bl	8007390 <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002b2e:	4803      	ldr	r0, [pc, #12]	; (8002b3c <VectorB0+0x1c>)
 8002b30:	f005 f8a6 	bl	8007c80 <__trace_isr_leave>
 8002b34:	f006 fbae 	bl	8009294 <__port_irq_epilogue>
}
 8002b38:	bf00      	nop
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	0800fde0 	.word	0x0800fde0

08002b40 <tim3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim3_irq_init(void) {
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
#if defined(STM32_TIM3_IS_USED)
  nvicEnableVector(STM32_TIM3_NUMBER, STM32_IRQ_TIM3_PRIORITY);
#endif
}
 8002b44:	bf00      	nop
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bc80      	pop	{r7}
 8002b4a:	4770      	bx	lr

08002b4c <tim4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim4_irq_init(void) {
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM4_IS_USED)
  nvicEnableVector(STM32_TIM4_NUMBER, STM32_IRQ_TIM4_PRIORITY);
#endif
}
 8002b50:	bf00      	nop
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bc80      	pop	{r7}
 8002b56:	4770      	bx	lr

08002b58 <tim5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim5_irq_init(void) {
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
#if defined(STM32_TIM5_IS_USED)
  nvicEnableVector(STM32_TIM5_NUMBER, STM32_IRQ_TIM5_PRIORITY);
#endif
}
 8002b5c:	bf00      	nop
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bc80      	pop	{r7}
 8002b62:	4770      	bx	lr

08002b64 <tim6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim6_irq_init(void) {
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
#if defined(STM32_TIM6_IS_USED)
  nvicEnableVector(STM32_TIM6_NUMBER, STM32_IRQ_TIM6_PRIORITY);
#endif
}
 8002b68:	bf00      	nop
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bc80      	pop	{r7}
 8002b6e:	4770      	bx	lr

08002b70 <tim7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim7_irq_init(void) {
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
#if defined(STM32_TIM7_IS_USED)
  nvicEnableVector(STM32_TIM7_NUMBER, STM32_IRQ_TIM7_PRIORITY);
#endif
}
 8002b74:	bf00      	nop
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bc80      	pop	{r7}
 8002b7a:	4770      	bx	lr

08002b7c <tim8_tim12_tim13_tim14_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim8_tim12_tim13_tim14_irq_init(void) {
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
#endif
#if defined(STM32_TIM8_IS_USED)
  nvicEnableVector(STM32_TIM8_CC_NUMBER,
                   STM32_IRQ_TIM8_CC_PRIORITY);
#endif
}
 8002b80:	bf00      	nop
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bc80      	pop	{r7}
 8002b86:	4770      	bx	lr

08002b88 <tim15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim15_irq_init(void) {
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
#if defined(STM32_TIM15_IS_USED)
  nvicEnableVector(STM32_TIM15_NUMBER, STM32_IRQ_TIM15_PRIORITY);
#endif
}
 8002b8c:	bf00      	nop
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bc80      	pop	{r7}
 8002b92:	4770      	bx	lr

08002b94 <tim16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim16_irq_init(void) {
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0
#if defined(STM32_TIM16_IS_USED)
  nvicEnableVector(STM32_TIM16_NUMBER, STM32_IRQ_TIM16_PRIORITY);
#endif
}
 8002b98:	bf00      	nop
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr

08002ba0 <tim17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim17_irq_init(void) {
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
#if defined(STM32_TIM17_IS_USED)
  nvicEnableVector(STM32_TIM17_NUMBER, STM32_IRQ_TIM17_PRIORITY);
#endif
}
 8002ba4:	bf00      	nop
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bc80      	pop	{r7}
 8002baa:	4770      	bx	lr

08002bac <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0

  exti0_irq_init();
 8002bb0:	f7ff fece 	bl	8002950 <exti0_irq_init>
  exti1_irq_init();
 8002bb4:	f7ff fed2 	bl	800295c <exti1_irq_init>
  exti2_irq_init();
 8002bb8:	f7ff fed6 	bl	8002968 <exti2_irq_init>
  exti3_irq_init();
 8002bbc:	f7ff feda 	bl	8002974 <exti3_irq_init>
  exti4_irq_init();
 8002bc0:	f7ff fede 	bl	8002980 <exti4_irq_init>
  exti5_9_irq_init();
 8002bc4:	f7ff fee2 	bl	800298c <exti5_9_irq_init>
  exti10_15_irq_init();
 8002bc8:	f7ff fee6 	bl	8002998 <exti10_15_irq_init>
  exti16_irq_init();
 8002bcc:	f7ff feea 	bl	80029a4 <exti16_irq_init>
  exti17_irq_init();
 8002bd0:	f7ff feee 	bl	80029b0 <exti17_irq_init>
  exti18_irq_init();
 8002bd4:	f7ff fef2 	bl	80029bc <exti18_irq_init>
  exti19_irq_init();
 8002bd8:	f7ff fef6 	bl	80029c8 <exti19_irq_init>
  exti20_exti21_irq_init();
 8002bdc:	f7ff fefa 	bl	80029d4 <exti20_exti21_irq_init>

  fdcan1_irq_init();
 8002be0:	f7ff fefe 	bl	80029e0 <fdcan1_irq_init>
  fdcan2_irq_init();
 8002be4:	f7ff ff02 	bl	80029ec <fdcan2_irq_init>
  fdcan3_irq_init();
 8002be8:	f7ff ff06 	bl	80029f8 <fdcan3_irq_init>

  mdma_irq_init();
 8002bec:	2109      	movs	r1, #9
 8002bee:	207a      	movs	r0, #122	; 0x7a
 8002bf0:	f7ff fe56 	bl	80028a0 <nvicEnableVector>

#if defined(HAL_LLD_TYPE1_H)
  quadspi1_irq_init();
 8002bf4:	f7ff ff06 	bl	8002a04 <quadspi1_irq_init>
#elif defined(HAL_LLD_TYPE2_H)
  octospi1_irq_init();
  octospi2_irq_init();
#endif

  sdmmc1_irq_init();
 8002bf8:	f7ff ff0a 	bl	8002a10 <sdmmc1_irq_init>
  sdmmc2_irq_init();
 8002bfc:	f7ff ff0e 	bl	8002a1c <sdmmc2_irq_init>

  tim1_irq_init();
 8002c00:	f7ff ff80 	bl	8002b04 <tim1_irq_init>
  tim2_irq_init();
 8002c04:	f7ff ff84 	bl	8002b10 <tim2_irq_init>
  tim3_irq_init();
 8002c08:	f7ff ff9a 	bl	8002b40 <tim3_irq_init>
  tim4_irq_init();
 8002c0c:	f7ff ff9e 	bl	8002b4c <tim4_irq_init>
  tim5_irq_init();
 8002c10:	f7ff ffa2 	bl	8002b58 <tim5_irq_init>
  tim6_irq_init();
 8002c14:	f7ff ffa6 	bl	8002b64 <tim6_irq_init>
  tim7_irq_init();
 8002c18:	f7ff ffaa 	bl	8002b70 <tim7_irq_init>
  tim8_tim12_tim13_tim14_irq_init();
 8002c1c:	f7ff ffae 	bl	8002b7c <tim8_tim12_tim13_tim14_irq_init>
  tim15_irq_init();
 8002c20:	f7ff ffb2 	bl	8002b88 <tim15_irq_init>
  tim16_irq_init();
 8002c24:	f7ff ffb6 	bl	8002b94 <tim16_irq_init>
  tim17_irq_init();
 8002c28:	f7ff ffba 	bl	8002ba0 <tim17_irq_init>

  usart1_irq_init();
 8002c2c:	f7ff fefc 	bl	8002a28 <usart1_irq_init>
  usart2_irq_init();
 8002c30:	f7ff ff16 	bl	8002a60 <usart2_irq_init>
  usart3_irq_init();
 8002c34:	f7ff ff1a 	bl	8002a6c <usart3_irq_init>
  uart4_irq_init();
 8002c38:	f7ff ff1e 	bl	8002a78 <uart4_irq_init>
  uart5_irq_init();
 8002c3c:	f7ff ff22 	bl	8002a84 <uart5_irq_init>
  usart6_irq_init();
 8002c40:	f7ff ff3c 	bl	8002abc <usart6_irq_init>
  uart7_irq_init();
 8002c44:	f7ff ff40 	bl	8002ac8 <uart7_irq_init>
  uart8_irq_init();
 8002c48:	f7ff ff44 	bl	8002ad4 <uart8_irq_init>
  uart9_irq_init();
 8002c4c:	f7ff ff48 	bl	8002ae0 <uart9_irq_init>
  usart10_irq_init();
 8002c50:	f7ff ff4c 	bl	8002aec <usart10_irq_init>
  lpuart1_irq_init();
 8002c54:	f7ff ff50 	bl	8002af8 <lpuart1_irq_init>
}
 8002c58:	bf00      	nop
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <__rccResetAPB1L>:

/*===========================================================================*/
/* Driver macros.                                                            */
/*===========================================================================*/

__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1LRSTR |= mask;
 8002c64:	4b0c      	ldr	r3, [pc, #48]	; (8002c98 <__rccResetAPB1L+0x3c>)
 8002c66:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002c6a:	490b      	ldr	r1, [pc, #44]	; (8002c98 <__rccResetAPB1L+0x3c>)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8002c74:	4b08      	ldr	r3, [pc, #32]	; (8002c98 <__rccResetAPB1L+0x3c>)
 8002c76:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	43db      	mvns	r3, r3
 8002c7e:	4906      	ldr	r1, [pc, #24]	; (8002c98 <__rccResetAPB1L+0x3c>)
 8002c80:	4013      	ands	r3, r2
 8002c82:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8002c86:	4b04      	ldr	r3, [pc, #16]	; (8002c98 <__rccResetAPB1L+0x3c>)
 8002c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8002c8c:	bf00      	nop
 8002c8e:	370c      	adds	r7, #12
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	58024400 	.word	0x58024400

08002c9c <__rccResetAPB1H>:

__STATIC_INLINE void __rccResetAPB1H(uint32_t mask) {
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1HRSTR |= mask;
 8002ca4:	4b0c      	ldr	r3, [pc, #48]	; (8002cd8 <__rccResetAPB1H+0x3c>)
 8002ca6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002caa:	490b      	ldr	r1, [pc, #44]	; (8002cd8 <__rccResetAPB1H+0x3c>)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 8002cb4:	4b08      	ldr	r3, [pc, #32]	; (8002cd8 <__rccResetAPB1H+0x3c>)
 8002cb6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	4906      	ldr	r1, [pc, #24]	; (8002cd8 <__rccResetAPB1H+0x3c>)
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 8002cc6:	4b04      	ldr	r3, [pc, #16]	; (8002cd8 <__rccResetAPB1H+0x3c>)
 8002cc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
}
 8002ccc:	bf00      	nop
 8002cce:	370c      	adds	r7, #12
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bc80      	pop	{r7}
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	58024400 	.word	0x58024400

08002cdc <__rccResetAPB2>:

__STATIC_INLINE void __rccResetAPB2(uint32_t mask) {
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB2RSTR |= mask;
 8002ce4:	4b0c      	ldr	r3, [pc, #48]	; (8002d18 <__rccResetAPB2+0x3c>)
 8002ce6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002cea:	490b      	ldr	r1, [pc, #44]	; (8002d18 <__rccResetAPB2+0x3c>)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8002cf4:	4b08      	ldr	r3, [pc, #32]	; (8002d18 <__rccResetAPB2+0x3c>)
 8002cf6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	4906      	ldr	r1, [pc, #24]	; (8002d18 <__rccResetAPB2+0x3c>)
 8002d00:	4013      	ands	r3, r2
 8002d02:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8002d06:	4b04      	ldr	r3, [pc, #16]	; (8002d18 <__rccResetAPB2+0x3c>)
 8002d08:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8002d0c:	bf00      	nop
 8002d0e:	370c      	adds	r7, #12
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bc80      	pop	{r7}
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	58024400 	.word	0x58024400

08002d1c <__rccResetAPB3>:

__STATIC_INLINE void __rccResetAPB3(uint32_t mask) {
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB3RSTR |= mask;
 8002d24:	4b0c      	ldr	r3, [pc, #48]	; (8002d58 <__rccResetAPB3+0x3c>)
 8002d26:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002d2a:	490b      	ldr	r1, [pc, #44]	; (8002d58 <__rccResetAPB3+0x3c>)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 8002d34:	4b08      	ldr	r3, [pc, #32]	; (8002d58 <__rccResetAPB3+0x3c>)
 8002d36:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	43db      	mvns	r3, r3
 8002d3e:	4906      	ldr	r1, [pc, #24]	; (8002d58 <__rccResetAPB3+0x3c>)
 8002d40:	4013      	ands	r3, r2
 8002d42:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 8002d46:	4b04      	ldr	r3, [pc, #16]	; (8002d58 <__rccResetAPB3+0x3c>)
 8002d48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 8002d4c:	bf00      	nop
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bc80      	pop	{r7}
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	58024400 	.word	0x58024400

08002d5c <__rccResetAPB4>:

__STATIC_INLINE void __rccResetAPB4(uint32_t mask) {
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB4RSTR |= mask;
 8002d64:	4b0c      	ldr	r3, [pc, #48]	; (8002d98 <__rccResetAPB4+0x3c>)
 8002d66:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002d6a:	490b      	ldr	r1, [pc, #44]	; (8002d98 <__rccResetAPB4+0x3c>)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8002d74:	4b08      	ldr	r3, [pc, #32]	; (8002d98 <__rccResetAPB4+0x3c>)
 8002d76:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	4906      	ldr	r1, [pc, #24]	; (8002d98 <__rccResetAPB4+0x3c>)
 8002d80:	4013      	ands	r3, r2
 8002d82:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8002d86:	4b04      	ldr	r3, [pc, #16]	; (8002d98 <__rccResetAPB4+0x3c>)
 8002d88:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8002d8c:	bf00      	nop
 8002d8e:	370c      	adds	r7, #12
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bc80      	pop	{r7}
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	58024400 	.word	0x58024400

08002d9c <__rccResetAHB1>:

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 8002da4:	4b0c      	ldr	r3, [pc, #48]	; (8002dd8 <__rccResetAHB1+0x3c>)
 8002da6:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002daa:	490b      	ldr	r1, [pc, #44]	; (8002dd8 <__rccResetAHB1+0x3c>)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8002db4:	4b08      	ldr	r3, [pc, #32]	; (8002dd8 <__rccResetAHB1+0x3c>)
 8002db6:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	4906      	ldr	r1, [pc, #24]	; (8002dd8 <__rccResetAHB1+0x3c>)
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8002dc6:	4b04      	ldr	r3, [pc, #16]	; (8002dd8 <__rccResetAHB1+0x3c>)
 8002dc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bc80      	pop	{r7}
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	58024400 	.word	0x58024400

08002ddc <__rccResetAHB2>:

__STATIC_INLINE void __rccResetAHB2(uint32_t mask) {
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB2RSTR |= mask;
 8002de4:	4b0c      	ldr	r3, [pc, #48]	; (8002e18 <__rccResetAHB2+0x3c>)
 8002de6:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002dea:	490b      	ldr	r1, [pc, #44]	; (8002e18 <__rccResetAHB2+0x3c>)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 8002df4:	4b08      	ldr	r3, [pc, #32]	; (8002e18 <__rccResetAHB2+0x3c>)
 8002df6:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	43db      	mvns	r3, r3
 8002dfe:	4906      	ldr	r1, [pc, #24]	; (8002e18 <__rccResetAHB2+0x3c>)
 8002e00:	4013      	ands	r3, r2
 8002e02:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 8002e06:	4b04      	ldr	r3, [pc, #16]	; (8002e18 <__rccResetAHB2+0x3c>)
 8002e08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bc80      	pop	{r7}
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	58024400 	.word	0x58024400

08002e1c <__rccResetAHB3>:

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 8002e24:	4b09      	ldr	r3, [pc, #36]	; (8002e4c <__rccResetAHB3+0x30>)
 8002e26:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8002e28:	4908      	ldr	r1, [pc, #32]	; (8002e4c <__rccResetAHB3+0x30>)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	67cb      	str	r3, [r1, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 8002e30:	4b06      	ldr	r3, [pc, #24]	; (8002e4c <__rccResetAHB3+0x30>)
 8002e32:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	43db      	mvns	r3, r3
 8002e38:	4904      	ldr	r1, [pc, #16]	; (8002e4c <__rccResetAHB3+0x30>)
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	67cb      	str	r3, [r1, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 8002e3e:	4b03      	ldr	r3, [pc, #12]	; (8002e4c <__rccResetAHB3+0x30>)
 8002e40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
}
 8002e42:	bf00      	nop
 8002e44:	370c      	adds	r7, #12
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bc80      	pop	{r7}
 8002e4a:	4770      	bx	lr
 8002e4c:	58024400 	.word	0x58024400

08002e50 <__rccResetAHB4>:

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 8002e58:	4b0c      	ldr	r3, [pc, #48]	; (8002e8c <__rccResetAHB4+0x3c>)
 8002e5a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002e5e:	490b      	ldr	r1, [pc, #44]	; (8002e8c <__rccResetAHB4+0x3c>)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8002e68:	4b08      	ldr	r3, [pc, #32]	; (8002e8c <__rccResetAHB4+0x3c>)
 8002e6a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	43db      	mvns	r3, r3
 8002e72:	4906      	ldr	r1, [pc, #24]	; (8002e8c <__rccResetAHB4+0x3c>)
 8002e74:	4013      	ands	r3, r2
 8002e76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8002e7a:	4b04      	ldr	r3, [pc, #16]	; (8002e8c <__rccResetAHB4+0x3c>)
 8002e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc80      	pop	{r7}
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	58024400 	.word	0x58024400

08002e90 <rccEnableAPB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	460b      	mov	r3, r1
 8002e9a:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 8002e9c:	4b12      	ldr	r3, [pc, #72]	; (8002ee8 <rccEnableAPB4+0x58>)
 8002e9e:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8002ea2:	4911      	ldr	r1, [pc, #68]	; (8002ee8 <rccEnableAPB4+0x58>)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	f8c1 30f4 	str.w	r3, [r1, #244]	; 0xf4
  if (lp) {
 8002eac:	78fb      	ldrb	r3, [r7, #3]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d008      	beq.n	8002ec4 <rccEnableAPB4+0x34>
    RCC_C1->APB4LPENR |= mask;
 8002eb2:	4b0d      	ldr	r3, [pc, #52]	; (8002ee8 <rccEnableAPB4+0x58>)
 8002eb4:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8002eb8:	490b      	ldr	r1, [pc, #44]	; (8002ee8 <rccEnableAPB4+0x58>)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 8002ec2:	e008      	b.n	8002ed6 <rccEnableAPB4+0x46>
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
 8002ec4:	4b08      	ldr	r3, [pc, #32]	; (8002ee8 <rccEnableAPB4+0x58>)
 8002ec6:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	4906      	ldr	r1, [pc, #24]	; (8002ee8 <rccEnableAPB4+0x58>)
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
  }
  (void)RCC_C1->APB4LPENR;
 8002ed6:	4b04      	ldr	r3, [pc, #16]	; (8002ee8 <rccEnableAPB4+0x58>)
 8002ed8:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  else {
    RCC_C2->APB4LPENR &= ~mask;
  }
  (void)RCC_C2->APB4LPENR;
#endif
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bc80      	pop	{r7}
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	58024400 	.word	0x58024400

08002eec <rccEnableAHB2>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 8002ef8:	4b12      	ldr	r3, [pc, #72]	; (8002f44 <rccEnableAHB2+0x58>)
 8002efa:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 8002efe:	4911      	ldr	r1, [pc, #68]	; (8002f44 <rccEnableAHB2+0x58>)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	f8c1 30dc 	str.w	r3, [r1, #220]	; 0xdc
  if (lp) {
 8002f08:	78fb      	ldrb	r3, [r7, #3]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d008      	beq.n	8002f20 <rccEnableAHB2+0x34>
    RCC_C1->AHB2LPENR |= mask;
 8002f0e:	4b0d      	ldr	r3, [pc, #52]	; (8002f44 <rccEnableAHB2+0x58>)
 8002f10:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8002f14:	490b      	ldr	r1, [pc, #44]	; (8002f44 <rccEnableAHB2+0x58>)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
 8002f1e:	e008      	b.n	8002f32 <rccEnableAHB2+0x46>
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
 8002f20:	4b08      	ldr	r3, [pc, #32]	; (8002f44 <rccEnableAHB2+0x58>)
 8002f22:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	43db      	mvns	r3, r3
 8002f2a:	4906      	ldr	r1, [pc, #24]	; (8002f44 <rccEnableAHB2+0x58>)
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
  }
  (void)RCC_C1->AHB2LPENR;
 8002f32:	4b04      	ldr	r3, [pc, #16]	; (8002f44 <rccEnableAHB2+0x58>)
 8002f34:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
  else {
    RCC_C2->AHB2LPENR &= ~mask;
  }
  (void)RCC_C2->AHB2LPENR;
#endif
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bc80      	pop	{r7}
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	58024400 	.word	0x58024400

08002f48 <init_bkp_domain>:
/**
 * @brief   Initializes the backup domain.
 * @note    WARNING! Changing clock source impossible without resetting
 *          of the whole BKP domain.
 */
static inline void init_bkp_domain(void) {
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0

  /* Backup domain access enabled and left open.*/
  PWR->CR1 |= PWR_CR1_DBP;
 8002f4c:	4b0b      	ldr	r3, [pc, #44]	; (8002f7c <init_bkp_domain+0x34>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a0a      	ldr	r2, [pc, #40]	; (8002f7c <init_bkp_domain+0x34>)
 8002f52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f56:	6013      	str	r3, [r2, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8002f58:	4b09      	ldr	r3, [pc, #36]	; (8002f80 <init_bkp_domain+0x38>)
 8002f5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f64:	d006      	beq.n	8002f74 <init_bkp_domain+0x2c>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 8002f66:	4b06      	ldr	r3, [pc, #24]	; (8002f80 <init_bkp_domain+0x38>)
 8002f68:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002f6c:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 8002f6e:	4b04      	ldr	r3, [pc, #16]	; (8002f80 <init_bkp_domain+0x38>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	671a      	str	r2, [r3, #112]	; 0x70

    /* RTC clock enabled.*/
    RCC->BDCR |= RCC_BDCR_RTCEN;
  }
#endif /* HAL_USE_RTC */
}
 8002f74:	bf00      	nop
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bc80      	pop	{r7}
 8002f7a:	4770      	bx	lr
 8002f7c:	58024800 	.word	0x58024800
 8002f80:	58024400 	.word	0x58024400

08002f84 <init_pwr>:

/**
 * @brief   Initializes the PWR unit.
 */
static inline void init_pwr(void) {
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  (void)pwr;
#endif

  /* Lower C3 byte, it must be programmed at very first, then waiting for
     power supply to stabilize.*/
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8002f88:	4b12      	ldr	r3, [pc, #72]	; (8002fd4 <init_pwr+0x50>)
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	60da      	str	r2, [r3, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 8002f8e:	bf00      	nop
 8002f90:	4b10      	ldr	r3, [pc, #64]	; (8002fd4 <init_pwr+0x50>)
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d0f9      	beq.n	8002f90 <init_pwr+0xc>
    ; /* CHTODO timeout handling.*/

  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8002f9c:	4b0d      	ldr	r3, [pc, #52]	; (8002fd4 <init_pwr+0x50>)
 8002f9e:	4a0e      	ldr	r2, [pc, #56]	; (8002fd8 <init_pwr+0x54>)
 8002fa0:	601a      	str	r2, [r3, #0]
  PWR->CR2   = STM32_PWR_CR2;
 8002fa2:	4b0c      	ldr	r3, [pc, #48]	; (8002fd4 <init_pwr+0x50>)
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	609a      	str	r2, [r3, #8]
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8002fa8:	4b0a      	ldr	r3, [pc, #40]	; (8002fd4 <init_pwr+0x50>)
 8002faa:	4a0c      	ldr	r2, [pc, #48]	; (8002fdc <init_pwr+0x58>)
 8002fac:	60da      	str	r2, [r3, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 8002fae:	4b09      	ldr	r3, [pc, #36]	; (8002fd4 <init_pwr+0x50>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	611a      	str	r2, [r3, #16]
#if defined(HAL_LLD_TYPE3_H)
  PWR->SRDCR = STM32_VOS;
#else
  PWR->D3CR  = STM32_VOS;
 8002fb4:	4b07      	ldr	r3, [pc, #28]	; (8002fd4 <init_pwr+0x50>)
 8002fb6:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8002fba:	619a      	str	r2, [r3, #24]
#endif
#endif
#if defined(HAL_LLD_TYPE3_H)
  while ((PWR->SRDCR & PWR_SRDCR_VOSRDY) == 0)
#else
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8002fbc:	bf00      	nop
 8002fbe:	4b05      	ldr	r3, [pc, #20]	; (8002fd4 <init_pwr+0x50>)
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d0f9      	beq.n	8002fbe <init_pwr+0x3a>
#if STM32_PWR_CR2 & PWR_CR2_BREN
//  while ((PWR->CR2 & PWR_CR2_BRRDY) == 0)
//    ;
//  rccEnableBKPRAM(true);
#endif
}
 8002fca:	bf00      	nop
 8002fcc:	bf00      	nop
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bc80      	pop	{r7}
 8002fd2:	4770      	bx	lr
 8002fd4:	58024800 	.word	0x58024800
 8002fd8:	f000c000 	.word	0xf000c000
 8002fdc:	01000002 	.word	0x01000002

08002fe0 <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
     Note, GPIOs are not reset because initialized before this point in
     board files.
     Note that there is an undocumented bit in AHB1, presumably the cache
     reset, which must not be touched because the cache is write-back and
     latest writes could be lost.*/
  __rccResetAHB1(~RCC_AHB1RSTR_DONOTTOUCH);
 8002fe4:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8002fe8:	f7ff fed8 	bl	8002d9c <__rccResetAHB1>
  __rccResetAHB2(~0);
 8002fec:	f04f 30ff 	mov.w	r0, #4294967295
 8002ff0:	f7ff fef4 	bl	8002ddc <__rccResetAHB2>
  __rccResetAHB3(~(RCC_AHB3RSTR_FMCRST    |
 8002ff4:	4810      	ldr	r0, [pc, #64]	; (8003038 <hal_lld_init+0x58>)
 8002ff6:	f7ff ff11 	bl	8002e1c <__rccResetAHB3>
                   RCC_AHB3RSTR_OSPI2RST  |
                   RCC_AHB3RSTR_IOMNGRRST |
                   RCC_AHB3RSTR_MDMARST   |
#endif
                   0x80000000U));   /* Was RCC_AHB3RSTR_CPURST in Rev-V.*/
  __rccResetAHB4(~(RCC_APB4RSTR_SYSCFGRST | STM32_GPIO_EN_MASK));
 8002ffa:	4810      	ldr	r0, [pc, #64]	; (800303c <hal_lld_init+0x5c>)
 8002ffc:	f7ff ff28 	bl	8002e50 <__rccResetAHB4>
  __rccResetAPB1L(~0);
 8003000:	f04f 30ff 	mov.w	r0, #4294967295
 8003004:	f7ff fe2a 	bl	8002c5c <__rccResetAPB1L>
  __rccResetAPB1H(~0);
 8003008:	f04f 30ff 	mov.w	r0, #4294967295
 800300c:	f7ff fe46 	bl	8002c9c <__rccResetAPB1H>
  __rccResetAPB2(~0);
 8003010:	f04f 30ff 	mov.w	r0, #4294967295
 8003014:	f7ff fe62 	bl	8002cdc <__rccResetAPB2>
  __rccResetAPB3(~0);
 8003018:	f04f 30ff 	mov.w	r0, #4294967295
 800301c:	f7ff fe7e 	bl	8002d1c <__rccResetAPB3>
  __rccResetAPB4(~0);
 8003020:	f04f 30ff 	mov.w	r0, #4294967295
 8003024:	f7ff fe9a 	bl	8002d5c <__rccResetAPB4>
#endif /* STM32_NO_INIT == FALSE */

  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
 8003028:	f000 fffa 	bl	8004020 <bdmaInit>
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 800302c:	f001 fbd0 	bl	80047d0 <dmaInit>
#if defined(STM32_MDMA_REQUIRED)
  mdmaInit();
#endif

  /* IRQ subsystem initialization.*/
  irqInit();
 8003030:	f7ff fdbc 	bl	8002bac <irqInit>
       immediately.*/
    SCB_CleanInvalidateDCache();
#endif
  }
#endif
}
 8003034:	bf00      	nop
 8003036:	bd80      	pop	{r7, pc}
 8003038:	7fffefff 	.word	0x7fffefff
 800303c:	fffff800 	.word	0xfffff800

08003040 <stm32_clock_init>:
 * @note    All the involved constants come from the file @p board.h.
 * @note    This function should be invoked just after the system reset.
 *
 * @special
 */
void stm32_clock_init(void) {
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0

#if defined(STM32_ENFORCE_H7_REV_XY)
  /* Fix for errata 2.2.15: Reading from AXI SRAM might lead to data
     read corruption.
     AXI->TARG7_FN_MOD.*/
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 8003046:	4b7a      	ldr	r3, [pc, #488]	; (8003230 <stm32_clock_init+0x1f0>)
 8003048:	2201      	movs	r2, #1
 800304a:	601a      	str	r2, [r3, #0]
#endif

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB4(RCC_APB4ENR_SYSCFGEN, true);
 800304c:	2101      	movs	r1, #1
 800304e:	2002      	movs	r0, #2
 8003050:	f7ff ff1e 	bl	8002e90 <rccEnableAPB4>

  /* PWR initialization.*/
  init_pwr();
 8003054:	f7ff ff96 	bl	8002f84 <init_pwr>

  /* Backup domain initialization.*/
  init_bkp_domain();
 8003058:	f7ff ff76 	bl	8002f48 <init_bkp_domain>

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 800305c:	4b75      	ldr	r3, [pc, #468]	; (8003234 <stm32_clock_init+0x1f4>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a74      	ldr	r2, [pc, #464]	; (8003234 <stm32_clock_init+0x1f4>)
 8003062:	f043 0301 	orr.w	r3, r3, #1
 8003066:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8003068:	bf00      	nop
 800306a:	4b72      	ldr	r3, [pc, #456]	; (8003234 <stm32_clock_init+0x1f4>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0304 	and.w	r3, r3, #4
 8003072:	2b00      	cmp	r3, #0
 8003074:	d0f9      	beq.n	800306a <stm32_clock_init+0x2a>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 8003076:	4b6f      	ldr	r3, [pc, #444]	; (8003234 <stm32_clock_init+0x1f4>)
 8003078:	2200      	movs	r2, #0
 800307a:	611a      	str	r2, [r3, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 800307c:	bf00      	nop
 800307e:	4b6d      	ldr	r3, [pc, #436]	; (8003234 <stm32_clock_init+0x1f4>)
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003086:	2b00      	cmp	r3, #0
 8003088:	d1f9      	bne.n	800307e <stm32_clock_init+0x3e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 800308a:	4b6a      	ldr	r3, [pc, #424]	; (8003234 <stm32_clock_init+0x1f4>)
 800308c:	2201      	movs	r2, #1
 800308e:	601a      	str	r2, [r3, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 8003090:	4b68      	ldr	r3, [pc, #416]	; (8003234 <stm32_clock_init+0x1f4>)
 8003092:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003096:	605a      	str	r2, [r3, #4]
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 8003098:	4b66      	ldr	r3, [pc, #408]	; (8003234 <stm32_clock_init+0x1f4>)
 800309a:	2200      	movs	r2, #0
 800309c:	675a      	str	r2, [r3, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 800309e:	4b65      	ldr	r3, [pc, #404]	; (8003234 <stm32_clock_init+0x1f4>)
 80030a0:	4a65      	ldr	r2, [pc, #404]	; (8003238 <stm32_clock_init+0x1f8>)
 80030a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Other clock-related settings, done before other things because
     recommended in the RM.*/
  cfgr = STM32_MCO2SEL | RCC_CFGR_MCO2PRE_VALUE(STM32_MCO2PRE_VALUE) |
 80030a4:	4b65      	ldr	r3, [pc, #404]	; (800323c <stm32_clock_init+0x1fc>)
 80030a6:	60fb      	str	r3, [r7, #12]
         STM32_STOPKERWUCK | STM32_STOPWUCK;
#if !defined(HAL_LLD_TYPE3_H)
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030ae:	60fb      	str	r3, [r7, #12]
#endif
  RCC->CFGR = cfgr;
 80030b0:	4a60      	ldr	r2, [pc, #384]	; (8003234 <stm32_clock_init+0x1f4>)
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6113      	str	r3, [r2, #16]
  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  RCC->CR |= RCC_CR_HSEON;
 80030b6:	4b5f      	ldr	r3, [pc, #380]	; (8003234 <stm32_clock_init+0x1f4>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a5e      	ldr	r2, [pc, #376]	; (8003234 <stm32_clock_init+0x1f4>)
 80030bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030c0:	6013      	str	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 80030c2:	bf00      	nop
 80030c4:	4b5b      	ldr	r3, [pc, #364]	; (8003234 <stm32_clock_init+0x1f4>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d0f9      	beq.n	80030c4 <stm32_clock_init+0x84>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 80030d0:	4b58      	ldr	r3, [pc, #352]	; (8003234 <stm32_clock_init+0x1f4>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a57      	ldr	r2, [pc, #348]	; (8003234 <stm32_clock_init+0x1f4>)
 80030d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80030da:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 80030dc:	bf00      	nop
 80030de:	4b55      	ldr	r3, [pc, #340]	; (8003234 <stm32_clock_init+0x1f4>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d0f9      	beq.n	80030de <stm32_clock_init+0x9e>
     reduce boot time.*/
#if (STM32_PLL1_ENABLED == TRUE) ||                                         \
    (STM32_PLL2_ENABLED == TRUE) ||                                         \
    (STM32_PLL3_ENABLED == TRUE)
  {
    uint32_t onmask = 0;
 80030ea:	2300      	movs	r3, #0
 80030ec:	60bb      	str	r3, [r7, #8]
    uint32_t rdymask = 0;
 80030ee:	2300      	movs	r3, #0
 80030f0:	607b      	str	r3, [r7, #4]
    uint32_t cfgmask = 0;
 80030f2:	2300      	movs	r3, #0
 80030f4:	603b      	str	r3, [r7, #0]

    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 80030f6:	4b4f      	ldr	r3, [pc, #316]	; (8003234 <stm32_clock_init+0x1f4>)
 80030f8:	4a51      	ldr	r2, [pc, #324]	; (8003240 <stm32_clock_init+0x200>)
 80030fa:	629a      	str	r2, [r3, #40]	; 0x28
                     RCC_PLLCKSELR_DIVM2_VALUE(STM32_PLL2_DIVM_VALUE) |
                     RCC_PLLCKSELR_DIVM1_VALUE(STM32_PLL1_DIVM_VALUE) |
                     RCC_PLLCKSELR_PLLSRC_VALUE(STM32_PLLSRC);

    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
 80030fc:	f240 7355 	movw	r3, #1877	; 0x755
 8003100:	603b      	str	r3, [r7, #0]
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 8003102:	4b4c      	ldr	r3, [pc, #304]	; (8003234 <stm32_clock_init+0x1f4>)
 8003104:	2200      	movs	r2, #0
 8003106:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8003108:	4b4a      	ldr	r3, [pc, #296]	; (8003234 <stm32_clock_init+0x1f4>)
 800310a:	4a4e      	ldr	r2, [pc, #312]	; (8003244 <stm32_clock_init+0x204>)
 800310c:	631a      	str	r2, [r3, #48]	; 0x30
                     STM32_PLL1_DIVP | STM32_PLL1_DIVN;
    onmask  |= RCC_CR_PLL1ON;
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003114:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL1RDY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800311c:	607b      	str	r3, [r7, #4]
#if STM32_PLL1_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP1EN;
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003124:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL1_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ1EN;
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800312c:	603b      	str	r3, [r7, #0]
    cfgmask |= RCC_PLLCFGR_DIVR1EN;
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 800312e:	4b41      	ldr	r3, [pc, #260]	; (8003234 <stm32_clock_init+0x1f4>)
 8003130:	f24c 2290 	movw	r2, #49808	; 0xc290
 8003134:	63da      	str	r2, [r3, #60]	; 0x3c
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8003136:	4b3f      	ldr	r3, [pc, #252]	; (8003234 <stm32_clock_init+0x1f4>)
 8003138:	4a43      	ldr	r2, [pc, #268]	; (8003248 <stm32_clock_init+0x208>)
 800313a:	639a      	str	r2, [r3, #56]	; 0x38
                     STM32_PLL2_DIVP | STM32_PLL2_DIVN;
    onmask  |= RCC_CR_PLL2ON;
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003142:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL2RDY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800314a:	607b      	str	r3, [r7, #4]
#if STM32_PLL2_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP2EN;
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003152:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL2_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ2EN;
#endif
#if STM32_PLL2_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR2EN;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800315a:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 800315c:	4b35      	ldr	r3, [pc, #212]	; (8003234 <stm32_clock_init+0x1f4>)
 800315e:	2200      	movs	r2, #0
 8003160:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 8003162:	4b34      	ldr	r3, [pc, #208]	; (8003234 <stm32_clock_init+0x1f4>)
 8003164:	4a39      	ldr	r2, [pc, #228]	; (800324c <stm32_clock_init+0x20c>)
 8003166:	641a      	str	r2, [r3, #64]	; 0x40
                     STM32_PLL3_DIVP | STM32_PLL3_DIVN;
    onmask  |= RCC_CR_PLL3ON;
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800316e:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL3RDY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003176:	607b      	str	r3, [r7, #4]
#if STM32_PLL3_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP3EN;
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800317e:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL3_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ3EN;
#endif
#if STM32_PLL3_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003186:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 8003188:	4a2a      	ldr	r2, [pc, #168]	; (8003234 <stm32_clock_init+0x1f4>)
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	62d3      	str	r3, [r2, #44]	; 0x2c
    RCC->CR     |= onmask;
 800318e:	4b29      	ldr	r3, [pc, #164]	; (8003234 <stm32_clock_init+0x1f4>)
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	4928      	ldr	r1, [pc, #160]	; (8003234 <stm32_clock_init+0x1f4>)
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	4313      	orrs	r3, r2
 8003198:	600b      	str	r3, [r1, #0]
    while ((RCC->CR & rdymask) != rdymask)
 800319a:	bf00      	nop
 800319c:	4b25      	ldr	r3, [pc, #148]	; (8003234 <stm32_clock_init+0x1f4>)
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4013      	ands	r3, r2
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d1f8      	bne.n	800319c <stm32_clock_init+0x15c>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 80031aa:	4b22      	ldr	r3, [pc, #136]	; (8003234 <stm32_clock_init+0x1f4>)
 80031ac:	2248      	movs	r2, #72	; 0x48
 80031ae:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 80031b0:	4b20      	ldr	r3, [pc, #128]	; (8003234 <stm32_clock_init+0x1f4>)
 80031b2:	f44f 6288 	mov.w	r2, #1088	; 0x440
 80031b6:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = STM32_D3PPRE4;
 80031b8:	4b1e      	ldr	r3, [pc, #120]	; (8003234 <stm32_clock_init+0x1f4>)
 80031ba:	2240      	movs	r2, #64	; 0x40
 80031bc:	621a      	str	r2, [r3, #32]
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 80031be:	4b1d      	ldr	r3, [pc, #116]	; (8003234 <stm32_clock_init+0x1f4>)
 80031c0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80031c4:	64da      	str	r2, [r3, #76]	; 0x4c
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 80031c6:	4b1b      	ldr	r3, [pc, #108]	; (8003234 <stm32_clock_init+0x1f4>)
 80031c8:	4a21      	ldr	r2, [pc, #132]	; (8003250 <stm32_clock_init+0x210>)
 80031ca:	651a      	str	r2, [r3, #80]	; 0x50
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 80031cc:	4b19      	ldr	r3, [pc, #100]	; (8003234 <stm32_clock_init+0x1f4>)
 80031ce:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 80031d2:	655a      	str	r2, [r3, #84]	; 0x54
                  STM32_I2C123SEL  | STM32_RNGSEL      | STM32_USART16SEL    |
                  STM32_USART234578SEL;
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 80031d4:	4b17      	ldr	r3, [pc, #92]	; (8003234 <stm32_clock_init+0x1f4>)
 80031d6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80031da:	659a      	str	r2, [r3, #88]	; 0x58
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 80031dc:	4b1d      	ldr	r3, [pc, #116]	; (8003254 <stm32_clock_init+0x214>)
 80031de:	2232      	movs	r2, #50	; 0x32
 80031e0:	601a      	str	r2, [r3, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 80031e2:	bf00      	nop
 80031e4:	4b1b      	ldr	r3, [pc, #108]	; (8003254 <stm32_clock_init+0x214>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 030f 	and.w	r3, r3, #15
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d1f9      	bne.n	80031e4 <stm32_clock_init+0x1a4>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 80031f0:	4b10      	ldr	r3, [pc, #64]	; (8003234 <stm32_clock_init+0x1f4>)
 80031f2:	691b      	ldr	r3, [r3, #16]
 80031f4:	4a0f      	ldr	r2, [pc, #60]	; (8003234 <stm32_clock_init+0x1f4>)
 80031f6:	f043 0303 	orr.w	r3, r3, #3
 80031fa:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 80031fc:	bf00      	nop
 80031fe:	4b0d      	ldr	r3, [pc, #52]	; (8003234 <stm32_clock_init+0x1f4>)
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003206:	2b18      	cmp	r3, #24
 8003208:	d1f9      	bne.n	80031fe <stm32_clock_init+0x1be>
                  STM32_UART4SEL  | STM32_USART3SEL | STM32_USART2SEL |
                  STM32_USART1SEL;
#endif

  /* RAM1 2 and 3 clocks enabled.*/
  rccEnableSRAM1(true);
 800320a:	2101      	movs	r1, #1
 800320c:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8003210:	f7ff fe6c 	bl	8002eec <rccEnableAHB2>
  rccEnableSRAM2(true);
 8003214:	2101      	movs	r1, #1
 8003216:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800321a:	f7ff fe67 	bl	8002eec <rccEnableAHB2>
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
 800321e:	2101      	movs	r1, #1
 8003220:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003224:	f7ff fe62 	bl	8002eec <rccEnableAHB2>
#endif
#endif /* STM32_NO_INIT */
}
 8003228:	bf00      	nop
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	51008108 	.word	0x51008108
 8003234:	58024400 	.word	0x58024400
 8003238:	01ff0000 	.word	0x01ff0000
 800323c:	08100800 	.word	0x08100800
 8003240:	00404042 	.word	0x00404042
 8003244:	0109038f 	.word	0x0109038f
 8003248:	0b0112f4 	.word	0x0b0112f4
 800324c:	0705068f 	.word	0x0705068f
 8003250:	10000040 	.word	0x10000040
 8003254:	52002000 	.word	0x52002000

08003258 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	2330      	movs	r3, #48	; 0x30
 8003260:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f383 8811 	msr	BASEPRI, r3
}
 8003268:	bf00      	nop
}
 800326a:	bf00      	nop
}
 800326c:	bf00      	nop
}
 800326e:	bf00      	nop
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	bc80      	pop	{r7}
 8003276:	4770      	bx	lr

08003278 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	2300      	movs	r3, #0
 8003280:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f383 8811 	msr	BASEPRI, r3
}
 8003288:	bf00      	nop
}
 800328a:	bf00      	nop
}
 800328c:	bf00      	nop
}
 800328e:	bf00      	nop
 8003290:	370c      	adds	r7, #12
 8003292:	46bd      	mov	sp, r7
 8003294:	bc80      	pop	{r7}
 8003296:	4770      	bx	lr

08003298 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8003298:	b580      	push	{r7, lr}
 800329a:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 800329c:	f7ff ffdc 	bl	8003258 <chSysLockFromISR>
}
 80032a0:	bf00      	nop
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80032a8:	f7ff ffe6 	bl	8003278 <chSysUnlockFromISR>
}
 80032ac:	bf00      	nop
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <osalSysPolledDelayX>:
static inline void osalSysPolledDelayX(rtcnt_t cycles) {
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  chSysPolledDelayX(cycles);
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f004 fb9d 	bl	80079f8 <chSysPolledDelayX>
}
 80032be:	bf00      	nop
 80032c0:	3708      	adds	r7, #8
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}

080032c6 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 80032c6:	b580      	push	{r7, lr}
 80032c8:	b082      	sub	sp, #8
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
 80032ce:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 80032d0:	6839      	ldr	r1, [r7, #0]
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f005 fcb2 	bl	8008c3c <chThdResumeI>
}
 80032d8:	bf00      	nop
 80032da:	3708      	adds	r7, #8
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <__rccResetAHB1>:
__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  RCC->AHB1RSTR |= mask;
 80032e8:	4b0c      	ldr	r3, [pc, #48]	; (800331c <__rccResetAHB1+0x3c>)
 80032ea:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80032ee:	490b      	ldr	r1, [pc, #44]	; (800331c <__rccResetAHB1+0x3c>)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 80032f8:	4b08      	ldr	r3, [pc, #32]	; (800331c <__rccResetAHB1+0x3c>)
 80032fa:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	43db      	mvns	r3, r3
 8003302:	4906      	ldr	r1, [pc, #24]	; (800331c <__rccResetAHB1+0x3c>)
 8003304:	4013      	ands	r3, r2
 8003306:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 800330a:	4b04      	ldr	r3, [pc, #16]	; (800331c <__rccResetAHB1+0x3c>)
 800330c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8003310:	bf00      	nop
 8003312:	370c      	adds	r7, #12
 8003314:	46bd      	mov	sp, r7
 8003316:	bc80      	pop	{r7}
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	58024400 	.word	0x58024400

08003320 <__rccResetAHB4>:
__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  RCC->AHB4RSTR |= mask;
 8003328:	4b0c      	ldr	r3, [pc, #48]	; (800335c <__rccResetAHB4+0x3c>)
 800332a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800332e:	490b      	ldr	r1, [pc, #44]	; (800335c <__rccResetAHB4+0x3c>)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4313      	orrs	r3, r2
 8003334:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8003338:	4b08      	ldr	r3, [pc, #32]	; (800335c <__rccResetAHB4+0x3c>)
 800333a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	43db      	mvns	r3, r3
 8003342:	4906      	ldr	r1, [pc, #24]	; (800335c <__rccResetAHB4+0x3c>)
 8003344:	4013      	ands	r3, r2
 8003346:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 800334a:	4b04      	ldr	r3, [pc, #16]	; (800335c <__rccResetAHB4+0x3c>)
 800334c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 8003350:	bf00      	nop
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	bc80      	pop	{r7}
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	58024400 	.word	0x58024400

08003360 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	460b      	mov	r3, r1
 800336a:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 800336c:	4b12      	ldr	r3, [pc, #72]	; (80033b8 <rccEnableAHB1+0x58>)
 800336e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003372:	4911      	ldr	r1, [pc, #68]	; (80033b8 <rccEnableAHB1+0x58>)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4313      	orrs	r3, r2
 8003378:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 800337c:	78fb      	ldrb	r3, [r7, #3]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d008      	beq.n	8003394 <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 8003382:	4b0d      	ldr	r3, [pc, #52]	; (80033b8 <rccEnableAHB1+0x58>)
 8003384:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003388:	490b      	ldr	r1, [pc, #44]	; (80033b8 <rccEnableAHB1+0x58>)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4313      	orrs	r3, r2
 800338e:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 8003392:	e008      	b.n	80033a6 <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 8003394:	4b08      	ldr	r3, [pc, #32]	; (80033b8 <rccEnableAHB1+0x58>)
 8003396:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	43db      	mvns	r3, r3
 800339e:	4906      	ldr	r1, [pc, #24]	; (80033b8 <rccEnableAHB1+0x58>)
 80033a0:	4013      	ands	r3, r2
 80033a2:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80033a6:	4b04      	ldr	r3, [pc, #16]	; (80033b8 <rccEnableAHB1+0x58>)
 80033a8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 80033ac:	bf00      	nop
 80033ae:	370c      	adds	r7, #12
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bc80      	pop	{r7}
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	58024400 	.word	0x58024400

080033bc <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 80033c4:	4b0c      	ldr	r3, [pc, #48]	; (80033f8 <rccDisableAHB1+0x3c>)
 80033c6:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	43db      	mvns	r3, r3
 80033ce:	490a      	ldr	r1, [pc, #40]	; (80033f8 <rccDisableAHB1+0x3c>)
 80033d0:	4013      	ands	r3, r2
 80033d2:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 80033d6:	4b08      	ldr	r3, [pc, #32]	; (80033f8 <rccDisableAHB1+0x3c>)
 80033d8:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	43db      	mvns	r3, r3
 80033e0:	4905      	ldr	r1, [pc, #20]	; (80033f8 <rccDisableAHB1+0x3c>)
 80033e2:	4013      	ands	r3, r2
 80033e4:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80033e8:	4b03      	ldr	r3, [pc, #12]	; (80033f8 <rccDisableAHB1+0x3c>)
 80033ea:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 80033ee:	bf00      	nop
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bc80      	pop	{r7}
 80033f6:	4770      	bx	lr
 80033f8:	58024400 	.word	0x58024400

080033fc <rccResetAHB1>:
__STATIC_INLINE void rccResetAHB1(uint32_t mask) {
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  __rccResetAHB1(mask);
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f7ff ff6b 	bl	80032e0 <__rccResetAHB1>
}
 800340a:	bf00      	nop
 800340c:	3708      	adds	r7, #8
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
	...

08003414 <rccEnableAHB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	460b      	mov	r3, r1
 800341e:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 8003420:	4b12      	ldr	r3, [pc, #72]	; (800346c <rccEnableAHB4+0x58>)
 8003422:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003426:	4911      	ldr	r1, [pc, #68]	; (800346c <rccEnableAHB4+0x58>)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	4313      	orrs	r3, r2
 800342c:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 8003430:	78fb      	ldrb	r3, [r7, #3]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d008      	beq.n	8003448 <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 8003436:	4b0d      	ldr	r3, [pc, #52]	; (800346c <rccEnableAHB4+0x58>)
 8003438:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800343c:	490b      	ldr	r1, [pc, #44]	; (800346c <rccEnableAHB4+0x58>)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4313      	orrs	r3, r2
 8003442:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 8003446:	e008      	b.n	800345a <rccEnableAHB4+0x46>
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
 8003448:	4b08      	ldr	r3, [pc, #32]	; (800346c <rccEnableAHB4+0x58>)
 800344a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	43db      	mvns	r3, r3
 8003452:	4906      	ldr	r1, [pc, #24]	; (800346c <rccEnableAHB4+0x58>)
 8003454:	4013      	ands	r3, r2
 8003456:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  }
  (void)RCC_C1->AHB4LPENR;
 800345a:	4b04      	ldr	r3, [pc, #16]	; (800346c <rccEnableAHB4+0x58>)
 800345c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  else {
    RCC_C2->AHB4LPENR &= ~mask;
  }
  (void)RCC_C2->AHB4LPENR;
#endif
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	bc80      	pop	{r7}
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop
 800346c:	58024400 	.word	0x58024400

08003470 <rccDisableAHB4>:
 *
 * @param[in] mask              mask of peripherals to be disabled
 *
 * @api
 */
__STATIC_INLINE void rccDisableAHB4(uint32_t mask) {
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
     allocation.*/
  osalDbgAssert((RCC_C1->AHB4ENR & mask) == mask, "peripherals not allocated");
#endif

  /* Disabling the peripherals.*/
  RCC_C1->AHB4ENR &= ~mask;
 8003478:	4b0c      	ldr	r3, [pc, #48]	; (80034ac <rccDisableAHB4+0x3c>)
 800347a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	43db      	mvns	r3, r3
 8003482:	490a      	ldr	r1, [pc, #40]	; (80034ac <rccDisableAHB4+0x3c>)
 8003484:	4013      	ands	r3, r2
 8003486:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  RCC_C1->AHB4LPENR &= ~mask;
 800348a:	4b08      	ldr	r3, [pc, #32]	; (80034ac <rccDisableAHB4+0x3c>)
 800348c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	43db      	mvns	r3, r3
 8003494:	4905      	ldr	r1, [pc, #20]	; (80034ac <rccDisableAHB4+0x3c>)
 8003496:	4013      	ands	r3, r2
 8003498:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 800349c:	4b03      	ldr	r3, [pc, #12]	; (80034ac <rccDisableAHB4+0x3c>)
 800349e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  /* Disabling the peripherals.*/
  RCC_C2->AHB4ENR &= ~mask;
  RCC_C2->AHB4LPENR &= ~mask;
  (void)RCC_C1->AHB4LPENR;
#endif
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bc80      	pop	{r7}
 80034aa:	4770      	bx	lr
 80034ac:	58024400 	.word	0x58024400

080034b0 <rccResetAHB4>:
 *
 * @param[in] mask              mask of peripherals to be reset
 *
 * @api
 */
__STATIC_INLINE void rccResetAHB4(uint32_t mask) {
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
#else
  osalDbgAssert((RCC_C2->AHB4ENR & mask) == mask, "peripherals not allocated");
#endif
#endif

  __rccResetAHB4(mask);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f7ff ff31 	bl	8003320 <__rccResetAHB4>
}
 80034be:	bf00      	nop
 80034c0:	3708      	adds	r7, #8
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <adc_lld_vreg_on>:
/**
 * @brief   Enables the ADC voltage regulator.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_vreg_on(ADCDriver *adcp) {
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b082      	sub	sp, #8
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]

  adcp->adcm->CR = ADC_CR_ADVREGEN;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034d6:	609a      	str	r2, [r3, #8]
#if STM32_ADC_DUAL_MODE
  if (&ADCD1 == adcp) {
    adcp->adcs->CR = ADC_CR_ADVREGEN;
  }
#endif
  osalSysPolledDelayX(OSAL_US2RTC(STM32_SYS_CK, 10U));
 80034d8:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80034dc:	f7ff fee8 	bl	80032b0 <osalSysPolledDelayX>
}
 80034e0:	bf00      	nop
 80034e2:	3708      	adds	r7, #8
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <adc_lld_analog_on>:
/**
 * @brief   Enables the ADC analog circuit.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_analog_on(ADCDriver *adcp) {
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]

  adcp->adcm->ISR = ADC_ISR_ADRDY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f4:	2201      	movs	r2, #1
 80034f6:	601a      	str	r2, [r3, #0]
  adcp->adcm->CR |= ADC_CR_ADEN;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fc:	689a      	ldr	r2, [r3, #8]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003502:	f042 0201 	orr.w	r2, r2, #1
 8003506:	609a      	str	r2, [r3, #8]
  while ((adcp->adcm->ISR & ADC_ISR_ADRDY) == 0U)
 8003508:	bf00      	nop
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0301 	and.w	r3, r3, #1
 8003514:	2b00      	cmp	r3, #0
 8003516:	d0f8      	beq.n	800350a <adc_lld_analog_on+0x22>
    adcp->adcs->CR |= ADC_CR_ADEN;
    while ((adcp->adcs->ISR & ADC_ISR_ADRDY) == 0U)
      ;
  }
#endif
}
 8003518:	bf00      	nop
 800351a:	bf00      	nop
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	bc80      	pop	{r7}
 8003522:	4770      	bx	lr

08003524 <adc_lld_calibrate>:
/**
 * @brief   Calibrates an ADC unit.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_calibrate(ADCDriver *adcp) {
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]

  osalDbgAssert(adcp->adcm->CR == ADC_CR_ADVREGEN, "invalid register state");

  adcp->adcm->CR &= ~(ADC_CR_ADCALDIF | ADC_CR_ADCALLIN);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003530:	6899      	ldr	r1, [r3, #8]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003536:	4b11      	ldr	r3, [pc, #68]	; (800357c <adc_lld_calibrate+0x58>)
 8003538:	400b      	ands	r3, r1
 800353a:	6093      	str	r3, [r2, #8]
  adcp->adcm->CR |= adcp->config->calibration & (ADC_CR_ADCALDIF |
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003540:	6899      	ldr	r1, [r3, #8]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	685a      	ldr	r2, [r3, #4]
 8003548:	4b0d      	ldr	r3, [pc, #52]	; (8003580 <adc_lld_calibrate+0x5c>)
 800354a:	4013      	ands	r3, r2
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003550:	430b      	orrs	r3, r1
 8003552:	6093      	str	r3, [r2, #8]
                                                 ADC_CR_ADCALLIN);
  adcp->adcm->CR |= ADC_CR_ADCAL;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003558:	689a      	ldr	r2, [r3, #8]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003562:	609a      	str	r2, [r3, #8]
  while ((adcp->adcm->CR & ADC_CR_ADCAL) != 0U)
 8003564:	bf00      	nop
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	2b00      	cmp	r3, #0
 800356e:	dbfa      	blt.n	8003566 <adc_lld_calibrate+0x42>
    adcp->adcs->CR |= ADC_CR_ADCAL;
    while ((adcp->adcs->CR & ADC_CR_ADCAL) != 0U)
      ;
  }
#endif
}
 8003570:	bf00      	nop
 8003572:	bf00      	nop
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	bc80      	pop	{r7}
 800357a:	4770      	bx	lr
 800357c:	bffeffff 	.word	0xbffeffff
 8003580:	40010000 	.word	0x40010000

08003584 <adc_lld_stop_adc>:
/**
 * @brief   Stops an ongoing conversion, if any.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_stop_adc(ADCDriver *adcp) {
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]

  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f003 0304 	and.w	r3, r3, #4
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00f      	beq.n	80035ba <adc_lld_stop_adc+0x36>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800359e:	689a      	ldr	r2, [r3, #8]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a4:	f042 0210 	orr.w	r2, r2, #16
 80035a8:	609a      	str	r2, [r3, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 80035aa:	bf00      	nop
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f003 0310 	and.w	r3, r3, #16
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d1f8      	bne.n	80035ac <adc_lld_stop_adc+0x28>
      ;
  }
  adcp->adcm->PCSEL = 0U;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035be:	2200      	movs	r2, #0
 80035c0:	61da      	str	r2, [r3, #28]
}
 80035c2:	bf00      	nop
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bc80      	pop	{r7}
 80035ca:	4770      	bx	lr

080035cc <adc_lld_serve_dma_interrupt>:
 * @brief   ADC DMA service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void adc_lld_serve_dma_interrupt(ADCDriver *adcp, uint32_t flags) {
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	f003 030c 	and.w	r3, r3, #12
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d02d      	beq.n	800363c <adc_lld_serve_dma_interrupt+0x70>
    /* DMA, this could help only if the DMA tries to access an unmapped
       address space or violates alignment rules.*/
    _adc_isr_error_code(adcp, ADC_ERR_DMAFAILURE);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 fb31 	bl	8003c48 <adc_lld_stop_conversion>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d013      	beq.n	8003618 <adc_lld_serve_dma_interrupt+0x4c>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2205      	movs	r2, #5
 80035f4:	701a      	strb	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	2101      	movs	r1, #1
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	4798      	blx	r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	2b05      	cmp	r3, #5
 8003608:	d10c      	bne.n	8003624 <adc_lld_serve_dma_interrupt+0x58>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2202      	movs	r2, #2
 800360e:	701a      	strb	r2, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	611a      	str	r2, [r3, #16]
 8003616:	e005      	b.n	8003624 <adc_lld_serve_dma_interrupt+0x58>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2202      	movs	r2, #2
 800361c:	701a      	strb	r2, [r3, #0]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	611a      	str	r2, [r3, #16]
 8003624:	f7ff fe38 	bl	8003298 <osalSysLockFromISR>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	3314      	adds	r3, #20
 800362c:	f04f 31ff 	mov.w	r1, #4294967295
 8003630:	4618      	mov	r0, r3
 8003632:	f7ff fe48 	bl	80032c6 <osalThreadResumeI>
 8003636:	f7ff fe35 	bl	80032a4 <osalSysUnlockFromISR>
        /* Half transfer processing.*/
        _adc_isr_half_code(adcp);
      }
    }
  }
}
 800363a:	e05d      	b.n	80036f8 <adc_lld_serve_dma_interrupt+0x12c>
    if (adcp->grpp != NULL) {
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d059      	beq.n	80036f8 <adc_lld_serve_dma_interrupt+0x12c>
      if ((flags & STM32_DMA_ISR_TCIF) != 0) {
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	f003 0320 	and.w	r3, r3, #32
 800364a:	2b00      	cmp	r3, #0
 800364c:	d045      	beq.n	80036da <adc_lld_serve_dma_interrupt+0x10e>
        _adc_isr_full_code(adcp);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	691b      	ldr	r3, [r3, #16]
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d014      	beq.n	8003682 <adc_lld_serve_dma_interrupt+0xb6>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	691b      	ldr	r3, [r3, #16]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d04a      	beq.n	80036f8 <adc_lld_serve_dma_interrupt+0x12c>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2204      	movs	r2, #4
 8003666:	701a      	strb	r2, [r3, #0]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	4798      	blx	r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	2b04      	cmp	r3, #4
 8003678:	d13e      	bne.n	80036f8 <adc_lld_serve_dma_interrupt+0x12c>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2203      	movs	r2, #3
 800367e:	701a      	strb	r2, [r3, #0]
}
 8003680:	e03a      	b.n	80036f8 <adc_lld_serve_dma_interrupt+0x12c>
        _adc_isr_full_code(adcp);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 fae0 	bl	8003c48 <adc_lld_stop_conversion>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	691b      	ldr	r3, [r3, #16]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d012      	beq.n	80036b8 <adc_lld_serve_dma_interrupt+0xec>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2204      	movs	r2, #4
 8003696:	701a      	strb	r2, [r3, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	691b      	ldr	r3, [r3, #16]
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	4798      	blx	r3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	2b04      	cmp	r3, #4
 80036a8:	d10c      	bne.n	80036c4 <adc_lld_serve_dma_interrupt+0xf8>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2202      	movs	r2, #2
 80036ae:	701a      	strb	r2, [r3, #0]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	611a      	str	r2, [r3, #16]
 80036b6:	e005      	b.n	80036c4 <adc_lld_serve_dma_interrupt+0xf8>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2202      	movs	r2, #2
 80036bc:	701a      	strb	r2, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	611a      	str	r2, [r3, #16]
 80036c4:	f7ff fde8 	bl	8003298 <osalSysLockFromISR>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	3314      	adds	r3, #20
 80036cc:	2100      	movs	r1, #0
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7ff fdf9 	bl	80032c6 <osalThreadResumeI>
 80036d4:	f7ff fde6 	bl	80032a4 <osalSysUnlockFromISR>
}
 80036d8:	e00e      	b.n	80036f8 <adc_lld_serve_dma_interrupt+0x12c>
      else if ((flags & STM32_DMA_ISR_HTIF) != 0) {
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	f003 0310 	and.w	r3, r3, #16
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d009      	beq.n	80036f8 <adc_lld_serve_dma_interrupt+0x12c>
        _adc_isr_half_code(adcp);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d004      	beq.n	80036f8 <adc_lld_serve_dma_interrupt+0x12c>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	691b      	ldr	r3, [r3, #16]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	4798      	blx	r3
}
 80036f8:	bf00      	nop
 80036fa:	3708      	adds	r7, #8
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <adc_lld_serve_interrupt>:
 * @brief   ADC IRQ service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] isr       content of the ISR register
 */
static void adc_lld_serve_interrupt(ADCDriver *adcp, uint32_t isr) {
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]

  /* It could be a spurious interrupt caused by overflows after DMA disabling,
     just ignore it in this case.*/
  if (adcp->grpp != NULL) {
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d059      	beq.n	80037c6 <adc_lld_serve_interrupt+0xc6>
    adcerror_t emask = 0U;
 8003712:	2300      	movs	r3, #0
 8003714:	60fb      	str	r3, [r7, #12]

    /* Note, an overflow may occur after the conversion ended before the driver
       is able to stop the ADC, this is why the state is checked too.*/
    if ((isr & ADC_ISR_OVR) && (adcp->state == ADC_ACTIVE)) {
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	f003 0310 	and.w	r3, r3, #16
 800371c:	2b00      	cmp	r3, #0
 800371e:	d007      	beq.n	8003730 <adc_lld_serve_interrupt+0x30>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	2b03      	cmp	r3, #3
 8003726:	d103      	bne.n	8003730 <adc_lld_serve_interrupt+0x30>
      /* ADC overflow condition, this could happen only if the DMA is unable
         to read data fast enough.*/
      emask |= ADC_ERR_OVERFLOW;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f043 0302 	orr.w	r3, r3, #2
 800372e:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD1) {
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003736:	2b00      	cmp	r3, #0
 8003738:	d003      	beq.n	8003742 <adc_lld_serve_interrupt+0x42>
      /* Analog watchdog 1 error.*/
      emask |= ADC_ERR_AWD1;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f043 0304 	orr.w	r3, r3, #4
 8003740:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD2) {
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003748:	2b00      	cmp	r3, #0
 800374a:	d003      	beq.n	8003754 <adc_lld_serve_interrupt+0x54>
      /* Analog watchdog 2 error.*/
      emask |= ADC_ERR_AWD2;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f043 0308 	orr.w	r3, r3, #8
 8003752:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD3) {
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800375a:	2b00      	cmp	r3, #0
 800375c:	d003      	beq.n	8003766 <adc_lld_serve_interrupt+0x66>
      /* Analog watchdog 3 error.*/
      emask |= ADC_ERR_AWD3;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f043 0310 	orr.w	r3, r3, #16
 8003764:	60fb      	str	r3, [r7, #12]
    }
    if (emask != 0U) {
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d02c      	beq.n	80037c6 <adc_lld_serve_interrupt+0xc6>
      _adc_isr_error_code(adcp, emask);
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f000 fa6b 	bl	8003c48 <adc_lld_stop_conversion>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d013      	beq.n	80037a4 <adc_lld_serve_interrupt+0xa4>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2205      	movs	r2, #5
 8003780:	701a      	strb	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	68f9      	ldr	r1, [r7, #12]
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	4798      	blx	r3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	2b05      	cmp	r3, #5
 8003794:	d10c      	bne.n	80037b0 <adc_lld_serve_interrupt+0xb0>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2202      	movs	r2, #2
 800379a:	701a      	strb	r2, [r3, #0]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	611a      	str	r2, [r3, #16]
 80037a2:	e005      	b.n	80037b0 <adc_lld_serve_interrupt+0xb0>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2202      	movs	r2, #2
 80037a8:	701a      	strb	r2, [r3, #0]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	611a      	str	r2, [r3, #16]
 80037b0:	f7ff fd72 	bl	8003298 <osalSysLockFromISR>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	3314      	adds	r3, #20
 80037b8:	f04f 31ff 	mov.w	r1, #4294967295
 80037bc:	4618      	mov	r0, r3
 80037be:	f7ff fd82 	bl	80032c6 <osalThreadResumeI>
 80037c2:	f7ff fd6f 	bl	80032a4 <osalSysUnlockFromISR>
    }
  }
}
 80037c6:	bf00      	nop
 80037c8:	3710      	adds	r7, #16
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
	...

080037d0 <Vector88>:
/**
 * @brief   ADC1/ADC2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_ADC12_HANDLER) {
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
  uint32_t isr;

  OSAL_IRQ_PROLOGUE();
 80037d6:	480b      	ldr	r0, [pc, #44]	; (8003804 <Vector88+0x34>)
 80037d8:	f004 fa18 	bl	8007c0c <__trace_isr_enter>

  /* Handle ADC1 ISR first in adc_lld_serve_interrupt. */
  isr  = ADC1->ISR;
 80037dc:	4b0a      	ldr	r3, [pc, #40]	; (8003808 <Vector88+0x38>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	607b      	str	r3, [r7, #4]
  ADC1->ISR = isr;
 80037e2:	4a09      	ldr	r2, [pc, #36]	; (8003808 <Vector88+0x38>)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6013      	str	r3, [r2, #0]
#if defined(STM32_ADC_ADC12_IRQ_HOOK)
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
 80037e8:	6879      	ldr	r1, [r7, #4]
 80037ea:	4808      	ldr	r0, [pc, #32]	; (800380c <Vector88+0x3c>)
 80037ec:	f7ff ff88 	bl	8003700 <adc_lld_serve_interrupt>
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
#endif

  OSAL_IRQ_EPILOGUE();
 80037f0:	4804      	ldr	r0, [pc, #16]	; (8003804 <Vector88+0x34>)
 80037f2:	f004 fa45 	bl	8007c80 <__trace_isr_leave>
 80037f6:	f005 fd4d 	bl	8009294 <__port_irq_epilogue>
}
 80037fa:	bf00      	nop
 80037fc:	3708      	adds	r7, #8
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	0800fdf4 	.word	0x0800fdf4
 8003808:	40022000 	.word	0x40022000
 800380c:	240006b8 	.word	0x240006b8

08003810 <Vector23C>:
/**
 * @brief   ADC3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_ADC3_HANDLER) {
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
  uint32_t isr;

  OSAL_IRQ_PROLOGUE();
 8003816:	480b      	ldr	r0, [pc, #44]	; (8003844 <Vector23C+0x34>)
 8003818:	f004 f9f8 	bl	8007c0c <__trace_isr_enter>

  isr  = ADC3->ISR;
 800381c:	4b0a      	ldr	r3, [pc, #40]	; (8003848 <Vector23C+0x38>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	607b      	str	r3, [r7, #4]
  ADC3->ISR = isr;
 8003822:	4a09      	ldr	r2, [pc, #36]	; (8003848 <Vector23C+0x38>)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6013      	str	r3, [r2, #0]
#if defined(STM32_ADC_ADC3_IRQ_HOOK)
  STM32_ADC_ADC3_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD3, isr);
 8003828:	6879      	ldr	r1, [r7, #4]
 800382a:	4808      	ldr	r0, [pc, #32]	; (800384c <Vector23C+0x3c>)
 800382c:	f7ff ff68 	bl	8003700 <adc_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8003830:	4804      	ldr	r0, [pc, #16]	; (8003844 <Vector23C+0x34>)
 8003832:	f004 fa25 	bl	8007c80 <__trace_isr_leave>
 8003836:	f005 fd2d 	bl	8009294 <__port_irq_epilogue>
}
 800383a:	bf00      	nop
 800383c:	3708      	adds	r7, #8
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	0800fe00 	.word	0x0800fe00
 8003848:	58026000 	.word	0x58026000
 800384c:	240006f0 	.word	0x240006f0

08003850 <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 8003850:	b580      	push	{r7, lr}
 8003852:	af00      	add	r7, sp, #0

#if STM32_ADC_USE_ADC12 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 8003854:	4822      	ldr	r0, [pc, #136]	; (80038e0 <adc_lld_init+0x90>)
 8003856:	f7fe f87f 	bl	8001958 <adcObjectInit>
  ADCD1.adcc        = ADC12_COMMON;
 800385a:	4b21      	ldr	r3, [pc, #132]	; (80038e0 <adc_lld_init+0x90>)
 800385c:	4a21      	ldr	r2, [pc, #132]	; (80038e4 <adc_lld_init+0x94>)
 800385e:	62da      	str	r2, [r3, #44]	; 0x2c
  ADCD1.adcm        = ADC1;
 8003860:	4b1f      	ldr	r3, [pc, #124]	; (80038e0 <adc_lld_init+0x90>)
 8003862:	4a21      	ldr	r2, [pc, #132]	; (80038e8 <adc_lld_init+0x98>)
 8003864:	629a      	str	r2, [r3, #40]	; 0x28
#if STM32_ADC_DUAL_MODE
  ADCD1.adcs        = ADC2;
#endif
  ADCD1.data.dma    = NULL;
 8003866:	4b1e      	ldr	r3, [pc, #120]	; (80038e0 <adc_lld_init+0x90>)
 8003868:	2200      	movs	r2, #0
 800386a:	631a      	str	r2, [r3, #48]	; 0x30
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 800386c:	4b1c      	ldr	r3, [pc, #112]	; (80038e0 <adc_lld_init+0x90>)
 800386e:	4a1f      	ldr	r2, [pc, #124]	; (80038ec <adc_lld_init+0x9c>)
 8003870:	635a      	str	r2, [r3, #52]	; 0x34
                      STM32_DMA_CR_PL(STM32_ADC_ADC12_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8003872:	2105      	movs	r1, #5
 8003874:	2012      	movs	r0, #18
 8003876:	f7ff f813 	bl	80028a0 <nvicEnableVector>
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD3);
 800387a:	481d      	ldr	r0, [pc, #116]	; (80038f0 <adc_lld_init+0xa0>)
 800387c:	f7fe f86c 	bl	8001958 <adcObjectInit>
  ADCD3.adcc        = ADC3_COMMON;
 8003880:	4b1b      	ldr	r3, [pc, #108]	; (80038f0 <adc_lld_init+0xa0>)
 8003882:	4a1c      	ldr	r2, [pc, #112]	; (80038f4 <adc_lld_init+0xa4>)
 8003884:	62da      	str	r2, [r3, #44]	; 0x2c
  ADCD3.adcm        = ADC3;
 8003886:	4b1a      	ldr	r3, [pc, #104]	; (80038f0 <adc_lld_init+0xa0>)
 8003888:	4a1b      	ldr	r2, [pc, #108]	; (80038f8 <adc_lld_init+0xa8>)
 800388a:	629a      	str	r2, [r3, #40]	; 0x28
                      STM32_BDMA_CR_DIR_P2M  |
                      STM32_BDMA_CR_MINC     | STM32_BDMA_CR_TCIE     |
                                               STM32_BDMA_CR_TEIE;
  nvicEnableVector(STM32_ADC3_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
#else
  ADCD3.data.dma    = NULL;
 800388c:	4b18      	ldr	r3, [pc, #96]	; (80038f0 <adc_lld_init+0xa0>)
 800388e:	2200      	movs	r2, #0
 8003890:	631a      	str	r2, [r3, #48]	; 0x30
  ADCD3.dmamode     = ADC3_DMA_SIZE |
 8003892:	4b17      	ldr	r3, [pc, #92]	; (80038f0 <adc_lld_init+0xa0>)
 8003894:	4a15      	ldr	r2, [pc, #84]	; (80038ec <adc_lld_init+0x9c>)
 8003896:	635a      	str	r2, [r3, #52]	; 0x34
                      STM32_DMA_CR_PL(STM32_ADC_ADC3_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC3_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
 8003898:	2105      	movs	r1, #5
 800389a:	207f      	movs	r0, #127	; 0x7f
 800389c:	f7ff f800 	bl	80028a0 <nvicEnableVector>
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  /* ADC units pre-initializations.*/
#if (STM32_HAS_ADC1 == TRUE) && (STM32_HAS_ADC2 == TRUE)
#if STM32_ADC_USE_ADC12 == TRUE
  rccEnableADC12(true);
 80038a0:	2101      	movs	r1, #1
 80038a2:	2020      	movs	r0, #32
 80038a4:	f7ff fd5c 	bl	8003360 <rccEnableAHB1>
  rccResetADC12();
 80038a8:	2020      	movs	r0, #32
 80038aa:	f7ff fda7 	bl	80033fc <rccResetAHB1>
  ADC12_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_DAMDF;
 80038ae:	4b0d      	ldr	r3, [pc, #52]	; (80038e4 <adc_lld_init+0x94>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	609a      	str	r2, [r3, #8]
  rccDisableADC12();
 80038b4:	2020      	movs	r0, #32
 80038b6:	f7ff fd81 	bl	80033bc <rccDisableAHB1>
#endif
#if STM32_ADC_USE_ADC3 == TRUE
  rccEnableADC3(true);
 80038ba:	2101      	movs	r1, #1
 80038bc:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80038c0:	f7ff fda8 	bl	8003414 <rccEnableAHB4>
  rccResetADC3();
 80038c4:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80038c8:	f7ff fdf2 	bl	80034b0 <rccResetAHB4>
  ADC3_COMMON->CCR = STM32_ADC_ADC3_CLOCK_MODE;
 80038cc:	4b09      	ldr	r3, [pc, #36]	; (80038f4 <adc_lld_init+0xa4>)
 80038ce:	2200      	movs	r2, #0
 80038d0:	609a      	str	r2, [r3, #8]
  rccDisableADC3();
 80038d2:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80038d6:	f7ff fdcb 	bl	8003470 <rccDisableAHB4>
#endif
#endif
}
 80038da:	bf00      	nop
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	240006b8 	.word	0x240006b8
 80038e4:	40022300 	.word	0x40022300
 80038e8:	40022000 	.word	0x40022000
 80038ec:	00022c16 	.word	0x00022c16
 80038f0:	240006f0 	.word	0x240006f0
 80038f4:	58026300 	.word	0x58026300
 80038f8:	58026000 	.word	0x58026000

080038fc <adc_lld_start>:
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t adc_lld_start(ADCDriver *adcp) {
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]

  /* Handling the default configuration.*/
  if (adcp->config == NULL) {
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d102      	bne.n	8003912 <adc_lld_start+0x16>
    adcp->config = &default_config;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	4a45      	ldr	r2, [pc, #276]	; (8003a24 <adc_lld_start+0x128>)
 8003910:	605a      	str	r2, [r3, #4]
  }

  /* If in stopped state then enables the ADC and DMA clocks.*/
  if (adcp->state == ADC_STOP) {
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d17f      	bne.n	8003a1a <adc_lld_start+0x11e>
#if STM32_ADC_USE_ADC12 == TRUE
    if (&ADCD1 == adcp) {
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a42      	ldr	r2, [pc, #264]	; (8003a28 <adc_lld_start+0x12c>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d128      	bne.n	8003974 <adc_lld_start+0x78>
      adcp->data.dma = dmaStreamAllocI(STM32_ADC_ADC12_DMA_STREAM,
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a41      	ldr	r2, [pc, #260]	; (8003a2c <adc_lld_start+0x130>)
 8003926:	2105      	movs	r1, #5
 8003928:	2000      	movs	r0, #0
 800392a:	f000 ff8b 	bl	8004844 <dmaStreamAllocI>
 800392e:	4602      	mov	r2, r0
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	631a      	str	r2, [r3, #48]	; 0x30
                                       STM32_ADC_ADC12_IRQ_PRIORITY,
                                       (stm32_dmaisr_t)adc_lld_serve_dma_interrupt,
                                       (void *)adcp);
      if (adcp->data.dma == NULL) {
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003938:	2b00      	cmp	r3, #0
 800393a:	d102      	bne.n	8003942 <adc_lld_start+0x46>
        return HAL_RET_NO_RESOURCE;
 800393c:	f06f 0310 	mvn.w	r3, #16
 8003940:	e06c      	b.n	8003a1c <adc_lld_start+0x120>
      }

      rccEnableADC12(true);
 8003942:	2101      	movs	r1, #1
 8003944:	2020      	movs	r0, #32
 8003946:	f7ff fd0b 	bl	8003360 <rccEnableAHB1>

      dmaSetRequestSource(adcp->data.dma, STM32_DMAMUX1_ADC1);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394e:	2109      	movs	r1, #9
 8003950:	4618      	mov	r0, r3
 8003952:	f001 f83d 	bl	80049d0 <dmaSetRequestSource>

      /* Setting DMA peripheral-side pointer.*/
#if STM32_ADC_DUAL_MODE
      dmaStreamSetPeripheral(adcp->data.dma, &adcp->adcc->CDR);
#else
      dmaStreamSetPeripheral(adcp->data.dma, &adcp->adcm->DR);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800395a:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	609a      	str	r2, [r3, #8]
      /* Differential channels setting.*/
#if STM32_ADC_DUAL_MODE
      adcp->adcm->DIFSEL = adcp->config->difsel;
      adcp->adcs->DIFSEL = adcp->config->difsel;
#else
      adcp->adcm->DIFSEL = adcp->config->difsel;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685a      	ldr	r2, [r3, #4]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800396e:	6812      	ldr	r2, [r2, #0]
 8003970:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
#endif
    }
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
    if (&ADCD3 == adcp) {
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4a2e      	ldr	r2, [pc, #184]	; (8003a30 <adc_lld_start+0x134>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d12d      	bne.n	80039d8 <adc_lld_start+0xdc>
      bdmaStreamSetPeripheral(adcp->data.bdma, &adcp->adcm->DR);

      /* Differential channels setting.*/
      adcp->adcm->DIFSEL = adcp->config->difsel;
#else
      adcp->data.dma = dmaStreamAllocI(STM32_ADC_ADC3_DMA_STREAM,
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	4a2b      	ldr	r2, [pc, #172]	; (8003a2c <adc_lld_start+0x130>)
 8003980:	2105      	movs	r1, #5
 8003982:	2010      	movs	r0, #16
 8003984:	f000 ff5e 	bl	8004844 <dmaStreamAllocI>
 8003988:	4602      	mov	r2, r0
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	631a      	str	r2, [r3, #48]	; 0x30
                                       STM32_ADC_ADC3_IRQ_PRIORITY,
                                       (stm32_dmaisr_t)adc_lld_serve_dma_interrupt,
                                       (void *)adcp);
      if (adcp->data.dma == NULL) {
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003992:	2b00      	cmp	r3, #0
 8003994:	d102      	bne.n	800399c <adc_lld_start+0xa0>
        return HAL_RET_NO_RESOURCE;
 8003996:	f06f 0310 	mvn.w	r3, #16
 800399a:	e03f      	b.n	8003a1c <adc_lld_start+0x120>
      }

      rccEnableADC3(true);
 800399c:	2101      	movs	r1, #1
 800399e:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80039a2:	f7ff fd37 	bl	8003414 <rccEnableAHB4>
      rccResetADC3();
 80039a6:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80039aa:	f7ff fd81 	bl	80034b0 <rccResetAHB4>

      dmaSetRequestSource(adcp->data.dma, STM32_DMAMUX1_ADC3);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b2:	2173      	movs	r1, #115	; 0x73
 80039b4:	4618      	mov	r0, r3
 80039b6:	f001 f80b 	bl	80049d0 <dmaSetRequestSource>

      /* Setting DMA peripheral-side pointer.*/

      dmaStreamSetPeripheral(adcp->data.dma, &adcp->adcm->DR);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039be:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	609a      	str	r2, [r3, #8]

      /* Differential channels setting.*/

      adcp->adcm->DIFSEL = adcp->config->difsel;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685a      	ldr	r2, [r3, #4]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039d2:	6812      	ldr	r2, [r2, #0]
 80039d4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
#endif /* STM32_ADC_ADC3_USE_BDMA */
    }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

    /* Master ADC calibration.*/
    adc_lld_vreg_on(adcp);
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f7ff fd74 	bl	80034c6 <adc_lld_vreg_on>
    adc_lld_calibrate(adcp);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f7ff fda0 	bl	8003524 <adc_lld_calibrate>
    ADC12_COMMON->CCR |= ADC12_CCR_DUAL;
#endif

    /* Configure the ADC boost. */
#if STM32_ADC_USE_ADC12 == TRUE
    if (&ADCD1 == adcp) {
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a10      	ldr	r2, [pc, #64]	; (8003a28 <adc_lld_start+0x12c>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d107      	bne.n	80039fc <adc_lld_start+0x100>
      adcp->adcm->CR |= STM32_ADC12_BOOST;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039f0:	689a      	ldr	r2, [r3, #8]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039fa:	609a      	str	r2, [r3, #8]
#endif
    }
#endif

#if STM32_ADC_USE_ADC3 == TRUE
    if (&ADCD3 == adcp) {
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a0c      	ldr	r2, [pc, #48]	; (8003a30 <adc_lld_start+0x134>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d107      	bne.n	8003a14 <adc_lld_start+0x118>
      adcp->adcm->CR |= STM32_ADC3_BOOST;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a08:	689a      	ldr	r2, [r3, #8]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a12:	609a      	str	r2, [r3, #8]
    }
#endif

    /* Master ADC enabled here in order to reduce conversions latencies.*/
    adc_lld_analog_on(adcp);
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f7ff fd67 	bl	80034e8 <adc_lld_analog_on>
  }

  return HAL_RET_SUCCESS;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3708      	adds	r7, #8
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	0800fdec 	.word	0x0800fdec
 8003a28:	240006b8 	.word	0x240006b8
 8003a2c:	080035cd 	.word	0x080035cd
 8003a30:	240006f0 	.word	0x240006f0

08003a34 <adc_lld_start_conversion>:
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_start_conversion(ADCDriver *adcp) {
 8003a34:	b480      	push	{r7}
 8003a36:	b087      	sub	sp, #28
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  uint32_t dmamode, cfgr = 0U;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	613b      	str	r3, [r7, #16]
  const ADCConversionGroup *grpp = adcp->grpp;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	60fb      	str	r3, [r7, #12]

#if STM32_ADC_USE_ADC12 == TRUE
#if STM32_ADC_DUAL_MODE
  uint32_t ccr;
#endif
  if (&ADCD1 == adcp) {
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a7d      	ldr	r2, [pc, #500]	; (8003c40 <adc_lld_start_conversion+0x20c>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d13c      	bne.n	8003ac8 <adc_lld_start_conversion+0x94>
    osalDbgAssert(!STM32_ADC_DUAL_MODE || ((grpp->num_channels & 1) == 0),
                  "odd number of channels in dual mode");
#endif

    /* Calculating control registers values.*/
    dmamode = adcp->dmamode;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a52:	617b      	str	r3, [r7, #20]
    if (grpp->circular) {
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	781b      	ldrb	r3, [r3, #0]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d011      	beq.n	8003a80 <adc_lld_start_conversion+0x4c>
      dmamode |= STM32_DMA_CR_CIRC;
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a62:	617b      	str	r3, [r7, #20]
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_CIRCULAR;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	f043 0303 	orr.w	r3, r3, #3
 8003a6c:	613b      	str	r3, [r7, #16]
      if (adcp->depth > 1) {
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d909      	bls.n	8003a8a <adc_lld_start_conversion+0x56>
        /* If circular buffer depth > 1, then the half transfer interrupt
           is enabled in order to allow streaming processing.*/
        dmamode |= STM32_DMA_CR_HTIE;
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	f043 0308 	orr.w	r3, r3, #8
 8003a7c:	617b      	str	r3, [r7, #20]
 8003a7e:	e004      	b.n	8003a8a <adc_lld_start_conversion+0x56>
      }
    }
    else {
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_ONESHOT;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	f043 0301 	orr.w	r3, r3, #1
 8003a88:	613b      	str	r3, [r7, #16]
    }

    /* DMA setup.*/
    dmaStreamSetMemory0(adcp->data.dma, adcp->samples);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	689a      	ldr	r2, [r3, #8]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	60da      	str	r2, [r3, #12]
#if STM32_ADC_DUAL_MODE
    dmaStreamSetTransactionSize(adcp->data.dma, ((uint32_t)grpp->num_channels / 2U) *
                                                (uint32_t)adcp->depth);
#else
    dmaStreamSetTransactionSize(adcp->data.dma, (uint32_t)grpp->num_channels *
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	685a      	ldr	r2, [r3, #4]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68d9      	ldr	r1, [r3, #12]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	fb01 f202 	mul.w	r2, r1, r2
 8003aa8:	605a      	str	r2, [r3, #4]
                                                (uint32_t)adcp->depth);
#endif
    dmaStreamSetMode(adcp->data.dma, dmamode);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	697a      	ldr	r2, [r7, #20]
 8003ab2:	601a      	str	r2, [r3, #0]
    dmaStreamEnable(adcp->data.dma);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f042 0201 	orr.w	r2, r2, #1
 8003ac6:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
  if (&ADCD3 == adcp) {
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	4a5e      	ldr	r2, [pc, #376]	; (8003c44 <adc_lld_start_conversion+0x210>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d13c      	bne.n	8003b4a <adc_lld_start_conversion+0x116>
    dmamode = adcp->dmamode;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ad4:	617b      	str	r3, [r7, #20]
                                                (uint32_t)adcp->depth);
    bdmaStreamSetMode(adcp->data.bdma, dmamode);
    bdmaStreamEnable(adcp->data.bdma);
#else
    /* Calculating control registers values.*/
    if (grpp->circular) {
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d011      	beq.n	8003b02 <adc_lld_start_conversion+0xce>
      dmamode |= STM32_DMA_CR_CIRC;
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ae4:	617b      	str	r3, [r7, #20]
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_CIRCULAR;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	f043 0303 	orr.w	r3, r3, #3
 8003aee:	613b      	str	r3, [r7, #16]
      if (adcp->depth > 1) {
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d909      	bls.n	8003b0c <adc_lld_start_conversion+0xd8>
        /* If circular buffer depth > 1, then the half transfer interrupt
           is enabled in order to allow streaming processing.*/
        dmamode |= STM32_DMA_CR_HTIE;
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	f043 0308 	orr.w	r3, r3, #8
 8003afe:	617b      	str	r3, [r7, #20]
 8003b00:	e004      	b.n	8003b0c <adc_lld_start_conversion+0xd8>
      }
    }
    else {
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_ONESHOT;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	f043 0301 	orr.w	r3, r3, #1
 8003b0a:	613b      	str	r3, [r7, #16]
    }
    /* DMA setup.*/
    dmaStreamSetMemory0(adcp->data.dma, adcp->samples);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	689a      	ldr	r2, [r3, #8]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	60da      	str	r2, [r3, #12]
    dmaStreamSetTransactionSize(adcp->data.dma, (uint32_t)grpp->num_channels *
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	685a      	ldr	r2, [r3, #4]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	68d9      	ldr	r1, [r3, #12]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	fb01 f202 	mul.w	r2, r1, r2
 8003b2a:	605a      	str	r2, [r3, #4]
                                                (uint32_t)adcp->depth);
    dmaStreamSetMode(adcp->data.dma, dmamode);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	697a      	ldr	r2, [r7, #20]
 8003b34:	601a      	str	r2, [r3, #0]
    dmaStreamEnable(adcp->data.dma);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f042 0201 	orr.w	r2, r2, #1
 8003b48:	601a      	str	r2, [r3, #0]
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  /* ADC setup, if it is defined a callback for the analog watch dog then it
     is enabled.*/
  /* clear AWD1..3 flags */
  adcp->adcm->ISR   = adcp->adcm->ISR;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b52:	6812      	ldr	r2, [r2, #0]
 8003b54:	601a      	str	r2, [r3, #0]
  /* If a callback is set enable the overflow and analog watch dog interrupts. */
  if (grpp->error_cb != NULL) {
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d004      	beq.n	8003b68 <adc_lld_start_conversion+0x134>
    adcp->adcm->IER   = ADC_IER_OVRIE | ADC_IER_AWD1IE |
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b62:	f44f 7264 	mov.w	r2, #912	; 0x390
 8003b66:	605a      	str	r2, [r3, #4]
#endif /* STM32_ADC_DUAL_MODE == TRUE && STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_DUAL_MODE == FALSE || STM32_ADC_USE_ADC3 == TRUE
  /* Configuration for ADC3 and single mode ADC1 */

    adcp->adcm->CFGR2   = grpp->cfgr2;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b6c:	68fa      	ldr	r2, [r7, #12]
 8003b6e:	6952      	ldr	r2, [r2, #20]
 8003b70:	611a      	str	r2, [r3, #16]
    adcp->adcm->PCSEL   = grpp->pcsel;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b76:	68fa      	ldr	r2, [r7, #12]
 8003b78:	69d2      	ldr	r2, [r2, #28]
 8003b7a:	61da      	str	r2, [r3, #28]
    adcp->adcm->LTR1    = grpp->ltr1;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b80:	68fa      	ldr	r2, [r7, #12]
 8003b82:	6a12      	ldr	r2, [r2, #32]
 8003b84:	621a      	str	r2, [r3, #32]
    adcp->adcm->HTR1    = grpp->htr1;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b8e:	625a      	str	r2, [r3, #36]	; 0x24
    adcp->adcm->LTR2    = grpp->ltr2;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003b98:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    adcp->adcm->HTR2    = grpp->htr2;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003ba4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    adcp->adcm->LTR3    = grpp->ltr3;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bac:	68fa      	ldr	r2, [r7, #12]
 8003bae:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003bb0:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
    adcp->adcm->HTR3    = grpp->htr3;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb8:	68fa      	ldr	r2, [r7, #12]
 8003bba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003bbc:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    adcp->adcm->AWD2CR  = grpp->awd2cr;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc4:	68fa      	ldr	r2, [r7, #12]
 8003bc6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003bc8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    adcp->adcm->AWD3CR  = grpp->awd3cr;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd0:	68fa      	ldr	r2, [r7, #12]
 8003bd2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003bd4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    adcp->adcm->SMPR1   = grpp->smpr[0];
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003be0:	615a      	str	r2, [r3, #20]
    adcp->adcm->SMPR2   = grpp->smpr[1];
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be6:	68fa      	ldr	r2, [r7, #12]
 8003be8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003bea:	619a      	str	r2, [r3, #24]
    adcp->adcm->SQR1    = grpp->sqr[0] | ADC_SQR1_NUM_CH(grpp->num_channels);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	1e5a      	subs	r2, r3, #1
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	631a      	str	r2, [r3, #48]	; 0x30
    adcp->adcm->SQR2    = grpp->sqr[1];
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003c06:	635a      	str	r2, [r3, #52]	; 0x34
    adcp->adcm->SQR3    = grpp->sqr[2];
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c0c:	68fa      	ldr	r2, [r7, #12]
 8003c0e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003c10:	639a      	str	r2, [r3, #56]	; 0x38
    adcp->adcm->SQR4    = grpp->sqr[3];
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c16:	68fa      	ldr	r2, [r7, #12]
 8003c18:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003c1a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* ADC configuration.*/
    adcp->adcm->CFGR  = cfgr;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	60da      	str	r2, [r3, #12]
#endif

  /* Starting conversion.*/
  adcp->adcm->CR   |= ADC_CR_ADSTART;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c28:	689a      	ldr	r2, [r3, #8]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2e:	f042 0204 	orr.w	r2, r2, #4
 8003c32:	609a      	str	r2, [r3, #8]
}
 8003c34:	bf00      	nop
 8003c36:	371c      	adds	r7, #28
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bc80      	pop	{r7}
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	240006b8 	.word	0x240006b8
 8003c44:	240006f0 	.word	0x240006f0

08003c48 <adc_lld_stop_conversion>:
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]

#if STM32_ADC_USE_ADC12 == TRUE
  if (&ADCD1 == adcp) {
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4a23      	ldr	r2, [pc, #140]	; (8003ce0 <adc_lld_stop_conversion+0x98>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d11b      	bne.n	8003c90 <adc_lld_stop_conversion+0x48>
    dmaStreamDisable(adcp->data.dma);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f022 021f 	bic.w	r2, r2, #31
 8003c6a:	601a      	str	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d1f7      	bne.n	8003c6c <adc_lld_stop_conversion+0x24>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c80:	7b1b      	ldrb	r3, [r3, #12]
 8003c82:	4619      	mov	r1, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	223d      	movs	r2, #61	; 0x3d
 8003c8c:	408a      	lsls	r2, r1
 8003c8e:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
  if (&ADCD3 == adcp) {
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	4a14      	ldr	r2, [pc, #80]	; (8003ce4 <adc_lld_stop_conversion+0x9c>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d11b      	bne.n	8003cd0 <adc_lld_stop_conversion+0x88>
#if STM32_ADC_ADC3_USE_BDMA == TRUE
    bdmaStreamDisable(adcp->data.bdma);
#else
    dmaStreamDisable(adcp->data.dma);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f022 021f 	bic.w	r2, r2, #31
 8003caa:	601a      	str	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 0301 	and.w	r3, r3, #1
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d1f7      	bne.n	8003cac <adc_lld_stop_conversion+0x64>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc0:	7b1b      	ldrb	r3, [r3, #12]
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	223d      	movs	r2, #61	; 0x3d
 8003ccc:	408a      	lsls	r2, r1
 8003cce:	601a      	str	r2, [r3, #0]
#endif
  }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  adc_lld_stop_adc(adcp);
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f7ff fc57 	bl	8003584 <adc_lld_stop_adc>
}
 8003cd6:	bf00      	nop
 8003cd8:	3708      	adds	r7, #8
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	240006b8 	.word	0x240006b8
 8003ce4:	240006f0 	.word	0x240006f0

08003ce8 <rccEnableAHB4>:
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB4ENR |= mask;
 8003cf4:	4b12      	ldr	r3, [pc, #72]	; (8003d40 <rccEnableAHB4+0x58>)
 8003cf6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003cfa:	4911      	ldr	r1, [pc, #68]	; (8003d40 <rccEnableAHB4+0x58>)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 8003d04:	78fb      	ldrb	r3, [r7, #3]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d008      	beq.n	8003d1c <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 8003d0a:	4b0d      	ldr	r3, [pc, #52]	; (8003d40 <rccEnableAHB4+0x58>)
 8003d0c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8003d10:	490b      	ldr	r1, [pc, #44]	; (8003d40 <rccEnableAHB4+0x58>)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 8003d1a:	e008      	b.n	8003d2e <rccEnableAHB4+0x46>
    RCC_C1->AHB4LPENR &= ~mask;
 8003d1c:	4b08      	ldr	r3, [pc, #32]	; (8003d40 <rccEnableAHB4+0x58>)
 8003d1e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	43db      	mvns	r3, r3
 8003d26:	4906      	ldr	r1, [pc, #24]	; (8003d40 <rccEnableAHB4+0x58>)
 8003d28:	4013      	ands	r3, r2
 8003d2a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 8003d2e:	4b04      	ldr	r3, [pc, #16]	; (8003d40 <rccEnableAHB4+0x58>)
 8003d30:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
}
 8003d34:	bf00      	nop
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bc80      	pop	{r7}
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	58024400 	.word	0x58024400

08003d44 <rccDisableAHB4>:
__STATIC_INLINE void rccDisableAHB4(uint32_t mask) {
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB4ENR &= ~mask;
 8003d4c:	4b0c      	ldr	r3, [pc, #48]	; (8003d80 <rccDisableAHB4+0x3c>)
 8003d4e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	43db      	mvns	r3, r3
 8003d56:	490a      	ldr	r1, [pc, #40]	; (8003d80 <rccDisableAHB4+0x3c>)
 8003d58:	4013      	ands	r3, r2
 8003d5a:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  RCC_C1->AHB4LPENR &= ~mask;
 8003d5e:	4b08      	ldr	r3, [pc, #32]	; (8003d80 <rccDisableAHB4+0x3c>)
 8003d60:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	43db      	mvns	r3, r3
 8003d68:	4905      	ldr	r1, [pc, #20]	; (8003d80 <rccDisableAHB4+0x3c>)
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 8003d70:	4b03      	ldr	r3, [pc, #12]	; (8003d80 <rccDisableAHB4+0x3c>)
 8003d72:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
}
 8003d76:	bf00      	nop
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bc80      	pop	{r7}
 8003d7e:	4770      	bx	lr
 8003d80:	58024400 	.word	0x58024400

08003d84 <Vector244>:
/**
 * @brief   BDMA1 stream 0 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003d8a:	480f      	ldr	r0, [pc, #60]	; (8003dc8 <Vector244+0x44>)
 8003d8c:	f003 ff3e 	bl	8007c0c <__trace_isr_enter>

  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8003d90:	4b0e      	ldr	r3, [pc, #56]	; (8003dcc <Vector244+0x48>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 030e 	and.w	r3, r3, #14
 8003d98:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 0U;
 8003d9a:	4a0c      	ldr	r2, [pc, #48]	; (8003dcc <Vector244+0x48>)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6053      	str	r3, [r2, #4]
  if (bdma.streams[0].func)
 8003da0:	4b0b      	ldr	r3, [pc, #44]	; (8003dd0 <Vector244+0x4c>)
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d006      	beq.n	8003db6 <Vector244+0x32>
    bdma.streams[0].func(bdma.streams[0].param, flags);
 8003da8:	4b09      	ldr	r3, [pc, #36]	; (8003dd0 <Vector244+0x4c>)
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	4a08      	ldr	r2, [pc, #32]	; (8003dd0 <Vector244+0x4c>)
 8003dae:	6892      	ldr	r2, [r2, #8]
 8003db0:	6879      	ldr	r1, [r7, #4]
 8003db2:	4610      	mov	r0, r2
 8003db4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003db6:	4804      	ldr	r0, [pc, #16]	; (8003dc8 <Vector244+0x44>)
 8003db8:	f003 ff62 	bl	8007c80 <__trace_isr_leave>
 8003dbc:	f005 fa6a 	bl	8009294 <__port_irq_epilogue>
}
 8003dc0:	bf00      	nop
 8003dc2:	3708      	adds	r7, #8
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	0800feac 	.word	0x0800feac
 8003dcc:	58025400 	.word	0x58025400
 8003dd0:	24000728 	.word	0x24000728

08003dd4 <Vector248>:
/**
 * @brief   BDMA1 stream 1 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003dda:	4810      	ldr	r0, [pc, #64]	; (8003e1c <Vector248+0x48>)
 8003ddc:	f003 ff16 	bl	8007c0c <__trace_isr_enter>

  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8003de0:	4b0f      	ldr	r3, [pc, #60]	; (8003e20 <Vector248+0x4c>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	091b      	lsrs	r3, r3, #4
 8003de6:	f003 030e 	and.w	r3, r3, #14
 8003dea:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 4U;
 8003dec:	4a0c      	ldr	r2, [pc, #48]	; (8003e20 <Vector248+0x4c>)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	011b      	lsls	r3, r3, #4
 8003df2:	6053      	str	r3, [r2, #4]
  if (bdma.streams[1].func)
 8003df4:	4b0b      	ldr	r3, [pc, #44]	; (8003e24 <Vector248+0x50>)
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d006      	beq.n	8003e0a <Vector248+0x36>
    bdma.streams[1].func(bdma.streams[1].param, flags);
 8003dfc:	4b09      	ldr	r3, [pc, #36]	; (8003e24 <Vector248+0x50>)
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	4a08      	ldr	r2, [pc, #32]	; (8003e24 <Vector248+0x50>)
 8003e02:	6912      	ldr	r2, [r2, #16]
 8003e04:	6879      	ldr	r1, [r7, #4]
 8003e06:	4610      	mov	r0, r2
 8003e08:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003e0a:	4804      	ldr	r0, [pc, #16]	; (8003e1c <Vector248+0x48>)
 8003e0c:	f003 ff38 	bl	8007c80 <__trace_isr_leave>
 8003e10:	f005 fa40 	bl	8009294 <__port_irq_epilogue>
}
 8003e14:	bf00      	nop
 8003e16:	3708      	adds	r7, #8
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	0800feb8 	.word	0x0800feb8
 8003e20:	58025400 	.word	0x58025400
 8003e24:	24000728 	.word	0x24000728

08003e28 <Vector24C>:
/**
 * @brief   BDMA1 stream 2 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003e2e:	4810      	ldr	r0, [pc, #64]	; (8003e70 <Vector24C+0x48>)
 8003e30:	f003 feec 	bl	8007c0c <__trace_isr_enter>

  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8003e34:	4b0f      	ldr	r3, [pc, #60]	; (8003e74 <Vector24C+0x4c>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	0a1b      	lsrs	r3, r3, #8
 8003e3a:	f003 030e 	and.w	r3, r3, #14
 8003e3e:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 8U;
 8003e40:	4a0c      	ldr	r2, [pc, #48]	; (8003e74 <Vector24C+0x4c>)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	021b      	lsls	r3, r3, #8
 8003e46:	6053      	str	r3, [r2, #4]
  if (bdma.streams[2].func)
 8003e48:	4b0b      	ldr	r3, [pc, #44]	; (8003e78 <Vector24C+0x50>)
 8003e4a:	695b      	ldr	r3, [r3, #20]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d006      	beq.n	8003e5e <Vector24C+0x36>
    bdma.streams[2].func(bdma.streams[2].param, flags);
 8003e50:	4b09      	ldr	r3, [pc, #36]	; (8003e78 <Vector24C+0x50>)
 8003e52:	695b      	ldr	r3, [r3, #20]
 8003e54:	4a08      	ldr	r2, [pc, #32]	; (8003e78 <Vector24C+0x50>)
 8003e56:	6992      	ldr	r2, [r2, #24]
 8003e58:	6879      	ldr	r1, [r7, #4]
 8003e5a:	4610      	mov	r0, r2
 8003e5c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003e5e:	4804      	ldr	r0, [pc, #16]	; (8003e70 <Vector24C+0x48>)
 8003e60:	f003 ff0e 	bl	8007c80 <__trace_isr_leave>
 8003e64:	f005 fa16 	bl	8009294 <__port_irq_epilogue>
}
 8003e68:	bf00      	nop
 8003e6a:	3708      	adds	r7, #8
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	0800fec4 	.word	0x0800fec4
 8003e74:	58025400 	.word	0x58025400
 8003e78:	24000728 	.word	0x24000728

08003e7c <Vector250>:
/**
 * @brief   BDMA1 stream 3 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003e82:	4810      	ldr	r0, [pc, #64]	; (8003ec4 <Vector250+0x48>)
 8003e84:	f003 fec2 	bl	8007c0c <__trace_isr_enter>

  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8003e88:	4b0f      	ldr	r3, [pc, #60]	; (8003ec8 <Vector250+0x4c>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	0b1b      	lsrs	r3, r3, #12
 8003e8e:	f003 030e 	and.w	r3, r3, #14
 8003e92:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 12U;
 8003e94:	4a0c      	ldr	r2, [pc, #48]	; (8003ec8 <Vector250+0x4c>)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	031b      	lsls	r3, r3, #12
 8003e9a:	6053      	str	r3, [r2, #4]
  if (bdma.streams[3].func)
 8003e9c:	4b0b      	ldr	r3, [pc, #44]	; (8003ecc <Vector250+0x50>)
 8003e9e:	69db      	ldr	r3, [r3, #28]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d006      	beq.n	8003eb2 <Vector250+0x36>
    bdma.streams[3].func(bdma.streams[3].param, flags);
 8003ea4:	4b09      	ldr	r3, [pc, #36]	; (8003ecc <Vector250+0x50>)
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	4a08      	ldr	r2, [pc, #32]	; (8003ecc <Vector250+0x50>)
 8003eaa:	6a12      	ldr	r2, [r2, #32]
 8003eac:	6879      	ldr	r1, [r7, #4]
 8003eae:	4610      	mov	r0, r2
 8003eb0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003eb2:	4804      	ldr	r0, [pc, #16]	; (8003ec4 <Vector250+0x48>)
 8003eb4:	f003 fee4 	bl	8007c80 <__trace_isr_leave>
 8003eb8:	f005 f9ec 	bl	8009294 <__port_irq_epilogue>
}
 8003ebc:	bf00      	nop
 8003ebe:	3708      	adds	r7, #8
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	0800fed0 	.word	0x0800fed0
 8003ec8:	58025400 	.word	0x58025400
 8003ecc:	24000728 	.word	0x24000728

08003ed0 <Vector254>:
/**
 * @brief   BDMA1 stream 4 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b082      	sub	sp, #8
 8003ed4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003ed6:	4810      	ldr	r0, [pc, #64]	; (8003f18 <Vector254+0x48>)
 8003ed8:	f003 fe98 	bl	8007c0c <__trace_isr_enter>

  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8003edc:	4b0f      	ldr	r3, [pc, #60]	; (8003f1c <Vector254+0x4c>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	0c1b      	lsrs	r3, r3, #16
 8003ee2:	f003 030e 	and.w	r3, r3, #14
 8003ee6:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 16U;
 8003ee8:	4a0c      	ldr	r2, [pc, #48]	; (8003f1c <Vector254+0x4c>)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	041b      	lsls	r3, r3, #16
 8003eee:	6053      	str	r3, [r2, #4]
  if (bdma.streams[4].func)
 8003ef0:	4b0b      	ldr	r3, [pc, #44]	; (8003f20 <Vector254+0x50>)
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d006      	beq.n	8003f06 <Vector254+0x36>
    bdma.streams[4].func(bdma.streams[4].param, flags);
 8003ef8:	4b09      	ldr	r3, [pc, #36]	; (8003f20 <Vector254+0x50>)
 8003efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003efc:	4a08      	ldr	r2, [pc, #32]	; (8003f20 <Vector254+0x50>)
 8003efe:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003f00:	6879      	ldr	r1, [r7, #4]
 8003f02:	4610      	mov	r0, r2
 8003f04:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003f06:	4804      	ldr	r0, [pc, #16]	; (8003f18 <Vector254+0x48>)
 8003f08:	f003 feba 	bl	8007c80 <__trace_isr_leave>
 8003f0c:	f005 f9c2 	bl	8009294 <__port_irq_epilogue>
}
 8003f10:	bf00      	nop
 8003f12:	3708      	adds	r7, #8
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	0800fedc 	.word	0x0800fedc
 8003f1c:	58025400 	.word	0x58025400
 8003f20:	24000728 	.word	0x24000728

08003f24 <Vector258>:
/**
 * @brief   BDMA1 stream 5 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003f2a:	4810      	ldr	r0, [pc, #64]	; (8003f6c <Vector258+0x48>)
 8003f2c:	f003 fe6e 	bl	8007c0c <__trace_isr_enter>

  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8003f30:	4b0f      	ldr	r3, [pc, #60]	; (8003f70 <Vector258+0x4c>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	0d1b      	lsrs	r3, r3, #20
 8003f36:	f003 030e 	and.w	r3, r3, #14
 8003f3a:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 20U;
 8003f3c:	4a0c      	ldr	r2, [pc, #48]	; (8003f70 <Vector258+0x4c>)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	051b      	lsls	r3, r3, #20
 8003f42:	6053      	str	r3, [r2, #4]
  if (bdma.streams[5].func)
 8003f44:	4b0b      	ldr	r3, [pc, #44]	; (8003f74 <Vector258+0x50>)
 8003f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d006      	beq.n	8003f5a <Vector258+0x36>
    bdma.streams[5].func(bdma.streams[5].param, flags);
 8003f4c:	4b09      	ldr	r3, [pc, #36]	; (8003f74 <Vector258+0x50>)
 8003f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f50:	4a08      	ldr	r2, [pc, #32]	; (8003f74 <Vector258+0x50>)
 8003f52:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003f54:	6879      	ldr	r1, [r7, #4]
 8003f56:	4610      	mov	r0, r2
 8003f58:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003f5a:	4804      	ldr	r0, [pc, #16]	; (8003f6c <Vector258+0x48>)
 8003f5c:	f003 fe90 	bl	8007c80 <__trace_isr_leave>
 8003f60:	f005 f998 	bl	8009294 <__port_irq_epilogue>
}
 8003f64:	bf00      	nop
 8003f66:	3708      	adds	r7, #8
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	0800fee8 	.word	0x0800fee8
 8003f70:	58025400 	.word	0x58025400
 8003f74:	24000728 	.word	0x24000728

08003f78 <Vector25C>:
/**
 * @brief   BDMA1 stream 6 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b082      	sub	sp, #8
 8003f7c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003f7e:	4810      	ldr	r0, [pc, #64]	; (8003fc0 <Vector25C+0x48>)
 8003f80:	f003 fe44 	bl	8007c0c <__trace_isr_enter>

  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8003f84:	4b0f      	ldr	r3, [pc, #60]	; (8003fc4 <Vector25C+0x4c>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	0e1b      	lsrs	r3, r3, #24
 8003f8a:	f003 030e 	and.w	r3, r3, #14
 8003f8e:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 24U;
 8003f90:	4a0c      	ldr	r2, [pc, #48]	; (8003fc4 <Vector25C+0x4c>)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	061b      	lsls	r3, r3, #24
 8003f96:	6053      	str	r3, [r2, #4]
  if (bdma.streams[6].func)
 8003f98:	4b0b      	ldr	r3, [pc, #44]	; (8003fc8 <Vector25C+0x50>)
 8003f9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d006      	beq.n	8003fae <Vector25C+0x36>
    bdma.streams[6].func(bdma.streams[6].param, flags);
 8003fa0:	4b09      	ldr	r3, [pc, #36]	; (8003fc8 <Vector25C+0x50>)
 8003fa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fa4:	4a08      	ldr	r2, [pc, #32]	; (8003fc8 <Vector25C+0x50>)
 8003fa6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003fa8:	6879      	ldr	r1, [r7, #4]
 8003faa:	4610      	mov	r0, r2
 8003fac:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003fae:	4804      	ldr	r0, [pc, #16]	; (8003fc0 <Vector25C+0x48>)
 8003fb0:	f003 fe66 	bl	8007c80 <__trace_isr_leave>
 8003fb4:	f005 f96e 	bl	8009294 <__port_irq_epilogue>
}
 8003fb8:	bf00      	nop
 8003fba:	3708      	adds	r7, #8
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	0800fef4 	.word	0x0800fef4
 8003fc4:	58025400 	.word	0x58025400
 8003fc8:	24000728 	.word	0x24000728

08003fcc <Vector260>:
/**
 * @brief   BDMA1 stream 7 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003fd2:	4810      	ldr	r0, [pc, #64]	; (8004014 <Vector260+0x48>)
 8003fd4:	f003 fe1a 	bl	8007c0c <__trace_isr_enter>

  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8003fd8:	4b0f      	ldr	r3, [pc, #60]	; (8004018 <Vector260+0x4c>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	0f1b      	lsrs	r3, r3, #28
 8003fde:	f003 030e 	and.w	r3, r3, #14
 8003fe2:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 28U;
 8003fe4:	4a0c      	ldr	r2, [pc, #48]	; (8004018 <Vector260+0x4c>)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	071b      	lsls	r3, r3, #28
 8003fea:	6053      	str	r3, [r2, #4]
  if (bdma.streams[7].func)
 8003fec:	4b0b      	ldr	r3, [pc, #44]	; (800401c <Vector260+0x50>)
 8003fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d006      	beq.n	8004002 <Vector260+0x36>
    bdma.streams[7].func(bdma.streams[7].param, flags);
 8003ff4:	4b09      	ldr	r3, [pc, #36]	; (800401c <Vector260+0x50>)
 8003ff6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ff8:	4a08      	ldr	r2, [pc, #32]	; (800401c <Vector260+0x50>)
 8003ffa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003ffc:	6879      	ldr	r1, [r7, #4]
 8003ffe:	4610      	mov	r0, r2
 8004000:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004002:	4804      	ldr	r0, [pc, #16]	; (8004014 <Vector260+0x48>)
 8004004:	f003 fe3c 	bl	8007c80 <__trace_isr_leave>
 8004008:	f005 f944 	bl	8009294 <__port_irq_epilogue>
}
 800400c:	bf00      	nop
 800400e:	3708      	adds	r7, #8
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}
 8004014:	0800ff00 	.word	0x0800ff00
 8004018:	58025400 	.word	0x58025400
 800401c:	24000728 	.word	0x24000728

08004020 <bdmaInit>:
/**
 * @brief   STM32 BDMA helper initialization.
 *
 * @init
 */
void bdmaInit(void) {
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
  unsigned i;

  bdma.allocated_mask = 0U;
 8004026:	4b16      	ldr	r3, [pc, #88]	; (8004080 <bdmaInit+0x60>)
 8004028:	2200      	movs	r2, #0
 800402a:	601a      	str	r2, [r3, #0]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 800402c:	2300      	movs	r3, #0
 800402e:	607b      	str	r3, [r7, #4]
 8004030:	e019      	b.n	8004066 <bdmaInit+0x46>
    _stm32_bdma_streams[i].channel->CCR = 0U;
 8004032:	4914      	ldr	r1, [pc, #80]	; (8004084 <bdmaInit+0x64>)
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	4613      	mov	r3, r2
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	4413      	add	r3, r2
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	440b      	add	r3, r1
 8004040:	3304      	adds	r3, #4
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2200      	movs	r2, #0
 8004046:	601a      	str	r2, [r3, #0]
    bdma.streams[i].func  = NULL;
 8004048:	4a0d      	ldr	r2, [pc, #52]	; (8004080 <bdmaInit+0x60>)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	00db      	lsls	r3, r3, #3
 800404e:	4413      	add	r3, r2
 8004050:	2200      	movs	r2, #0
 8004052:	605a      	str	r2, [r3, #4]
    bdma.streams[i].param = NULL;
 8004054:	4a0a      	ldr	r2, [pc, #40]	; (8004080 <bdmaInit+0x60>)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	00db      	lsls	r3, r3, #3
 800405a:	4413      	add	r3, r2
 800405c:	2200      	movs	r2, #0
 800405e:	609a      	str	r2, [r3, #8]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	3301      	adds	r3, #1
 8004064:	607b      	str	r3, [r7, #4]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2b07      	cmp	r3, #7
 800406a:	d9e2      	bls.n	8004032 <bdmaInit+0x12>
  }
  BDMA->IFCR = 0xFFFFFFFFU;
 800406c:	4b06      	ldr	r3, [pc, #24]	; (8004088 <bdmaInit+0x68>)
 800406e:	f04f 32ff 	mov.w	r2, #4294967295
 8004072:	605a      	str	r2, [r3, #4]
}
 8004074:	bf00      	nop
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	bc80      	pop	{r7}
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	24000728 	.word	0x24000728
 8004084:	0800fe0c 	.word	0x0800fe0c
 8004088:	58025400 	.word	0x58025400

0800408c <bdmaStreamAllocI>:
 * @iclass
 */
const stm32_bdma_stream_t *bdmaStreamAllocI(uint32_t id,
                                            uint32_t priority,
                                            stm32_bdmaisr_t func,
                                            void *param) {
 800408c:	b580      	push	{r7, lr}
 800408e:	b08a      	sub	sp, #40	; 0x28
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
 8004098:	603b      	str	r3, [r7, #0]
  uint32_t i, startid, endid;

  osalDbgCheckClassI();

  if (id < STM32_BDMA_STREAMS) {
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2b07      	cmp	r3, #7
 800409e:	d804      	bhi.n	80040aa <bdmaStreamAllocI+0x1e>
    startid = id;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	623b      	str	r3, [r7, #32]
    endid   = id;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	61fb      	str	r3, [r7, #28]
 80040a8:	e009      	b.n	80040be <bdmaStreamAllocI+0x32>
  }
  else if (id == STM32_BDMA_STREAM_ID_ANY) {
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2b08      	cmp	r3, #8
 80040ae:	d104      	bne.n	80040ba <bdmaStreamAllocI+0x2e>
    startid = 0U;
 80040b0:	2300      	movs	r3, #0
 80040b2:	623b      	str	r3, [r7, #32]
    endid   = STM32_BDMA_STREAMS - 1U;
 80040b4:	2307      	movs	r3, #7
 80040b6:	61fb      	str	r3, [r7, #28]
 80040b8:	e001      	b.n	80040be <bdmaStreamAllocI+0x32>
  }
  else {
    osalDbgCheck(false);
    return NULL;
 80040ba:	2300      	movs	r3, #0
 80040bc:	e057      	b.n	800416e <bdmaStreamAllocI+0xe2>
  }

  for (i = startid; i <= endid; i++) {
 80040be:	6a3b      	ldr	r3, [r7, #32]
 80040c0:	627b      	str	r3, [r7, #36]	; 0x24
 80040c2:	e04f      	b.n	8004164 <bdmaStreamAllocI+0xd8>
    uint32_t mask = (1U << i);
 80040c4:	2201      	movs	r2, #1
 80040c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c8:	fa02 f303 	lsl.w	r3, r2, r3
 80040cc:	61bb      	str	r3, [r7, #24]
    if ((bdma.allocated_mask & mask) == 0U) {
 80040ce:	4b2a      	ldr	r3, [pc, #168]	; (8004178 <bdmaStreamAllocI+0xec>)
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	69bb      	ldr	r3, [r7, #24]
 80040d4:	4013      	ands	r3, r2
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d141      	bne.n	800415e <bdmaStreamAllocI+0xd2>
      const stm32_bdma_stream_t *stp = STM32_BDMA_STREAM(i);
 80040da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040dc:	4613      	mov	r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	4413      	add	r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	4a25      	ldr	r2, [pc, #148]	; (800417c <bdmaStreamAllocI+0xf0>)
 80040e6:	4413      	add	r3, r2
 80040e8:	617b      	str	r3, [r7, #20]

      /* Installs the DMA handler.*/
      bdma.streams[i].func  = func;
 80040ea:	4a23      	ldr	r2, [pc, #140]	; (8004178 <bdmaStreamAllocI+0xec>)
 80040ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ee:	00db      	lsls	r3, r3, #3
 80040f0:	4413      	add	r3, r2
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	605a      	str	r2, [r3, #4]
      bdma.streams[i].param = param;
 80040f6:	4a20      	ldr	r2, [pc, #128]	; (8004178 <bdmaStreamAllocI+0xec>)
 80040f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fa:	00db      	lsls	r3, r3, #3
 80040fc:	4413      	add	r3, r2
 80040fe:	683a      	ldr	r2, [r7, #0]
 8004100:	609a      	str	r2, [r3, #8]
      bdma.allocated_mask  |= mask;
 8004102:	4b1d      	ldr	r3, [pc, #116]	; (8004178 <bdmaStreamAllocI+0xec>)
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	4313      	orrs	r3, r2
 800410a:	4a1b      	ldr	r2, [pc, #108]	; (8004178 <bdmaStreamAllocI+0xec>)
 800410c:	6013      	str	r3, [r2, #0]

      /* Enabling DMA clocks required by the current streams set.*/
      if ((STM32_BDMA_STREAMS_MASK & mask) != 0U) {
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d004      	beq.n	8004120 <bdmaStreamAllocI+0x94>
        rccEnableBDMA1(true);
 8004116:	2101      	movs	r1, #1
 8004118:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800411c:	f7ff fde4 	bl	8003ce8 <rccEnableAHB4>
      }
#endif

      /* Enables the associated IRQ vector if not already enabled and if a
         callback is defined.*/
      if (func != NULL) {
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d005      	beq.n	8004132 <bdmaStreamAllocI+0xa6>
        nvicEnableVector(stp->vector, priority);
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	7c5b      	ldrb	r3, [r3, #17]
 800412a:	68b9      	ldr	r1, [r7, #8]
 800412c:	4618      	mov	r0, r3
 800412e:	f7fe fbb7 	bl	80028a0 <nvicEnableVector>
      }

      /* Putting the stream in a known state.*/
      bdmaStreamDisable(stp);
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	f022 020f 	bic.w	r2, r2, #15
 8004140:	601a      	str	r2, [r3, #0]
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	7a1b      	ldrb	r3, [r3, #8]
 8004146:	4619      	mov	r1, r3
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	220e      	movs	r2, #14
 800414e:	408a      	lsls	r2, r1
 8004150:	605a      	str	r2, [r3, #4]
      stp->channel->CCR = STM32_BDMA_CR_RESET_VALUE;
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	601a      	str	r2, [r3, #0]

      return stp;
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	e007      	b.n	800416e <bdmaStreamAllocI+0xe2>
  for (i = startid; i <= endid; i++) {
 800415e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004160:	3301      	adds	r3, #1
 8004162:	627b      	str	r3, [r7, #36]	; 0x24
 8004164:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	429a      	cmp	r2, r3
 800416a:	d9ab      	bls.n	80040c4 <bdmaStreamAllocI+0x38>
    }
  }

  return NULL;
 800416c:	2300      	movs	r3, #0
}
 800416e:	4618      	mov	r0, r3
 8004170:	3728      	adds	r7, #40	; 0x28
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	24000728 	.word	0x24000728
 800417c:	0800fe0c 	.word	0x0800fe0c

08004180 <bdmaStreamFreeI>:
 *
 * @param[in] stp       pointer to an @p stm32_bdma_stream_t structure
 *
 * @iclass
 */
void bdmaStreamFreeI(const stm32_bdma_stream_t *stp) {
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  /* Check if the streams is not taken.*/
  osalDbgAssert((bdma.allocated_mask & (1U << stp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(stp->vector);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	7c5b      	ldrb	r3, [r3, #17]
 800418c:	4618      	mov	r0, r3
 800418e:	f7fe fbb5 	bl	80028fc <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  bdma.allocated_mask &= ~(1U << stp->selfindex);
 8004192:	4b13      	ldr	r3, [pc, #76]	; (80041e0 <bdmaStreamFreeI+0x60>)
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	7c1b      	ldrb	r3, [r3, #16]
 800419a:	4619      	mov	r1, r3
 800419c:	2301      	movs	r3, #1
 800419e:	408b      	lsls	r3, r1
 80041a0:	43db      	mvns	r3, r3
 80041a2:	4013      	ands	r3, r2
 80041a4:	4a0e      	ldr	r2, [pc, #56]	; (80041e0 <bdmaStreamFreeI+0x60>)
 80041a6:	6013      	str	r3, [r2, #0]

  /* Clearing associated handler and parameter.*/
  bdma.streams[stp->selfindex].func  = NULL;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	7c1b      	ldrb	r3, [r3, #16]
 80041ac:	4a0c      	ldr	r2, [pc, #48]	; (80041e0 <bdmaStreamFreeI+0x60>)
 80041ae:	00db      	lsls	r3, r3, #3
 80041b0:	4413      	add	r3, r2
 80041b2:	2200      	movs	r2, #0
 80041b4:	605a      	str	r2, [r3, #4]
  bdma.streams[stp->selfindex].param = NULL;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	7c1b      	ldrb	r3, [r3, #16]
 80041ba:	4a09      	ldr	r2, [pc, #36]	; (80041e0 <bdmaStreamFreeI+0x60>)
 80041bc:	00db      	lsls	r3, r3, #3
 80041be:	4413      	add	r3, r2
 80041c0:	2200      	movs	r2, #0
 80041c2:	609a      	str	r2, [r3, #8]

  /* Shutting down clocks that are no more required, if any.*/
  if ((bdma.allocated_mask & STM32_BDMA_STREAMS_MASK) == 0U) {
 80041c4:	4b06      	ldr	r3, [pc, #24]	; (80041e0 <bdmaStreamFreeI+0x60>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d103      	bne.n	80041d6 <bdmaStreamFreeI+0x56>
    rccDisableBDMA1();
 80041ce:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80041d2:	f7ff fdb7 	bl	8003d44 <rccDisableAHB4>
  }
}
 80041d6:	bf00      	nop
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	24000728 	.word	0x24000728

080041e4 <bdmaSetRequestSource>:
 * @param[in] stp       pointer to a @p stm32_bdma_stream_t structure
 * @param[in] per       peripheral identifier
 *
 * @special
 */
void bdmaSetRequestSource(const stm32_bdma_stream_t *stp, uint32_t per) {
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	6039      	str	r1, [r7, #0]

  osalDbgCheck(per < 256U);

  stp->mux->CCR = per;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	683a      	ldr	r2, [r7, #0]
 80041f4:	601a      	str	r2, [r3, #0]
}
 80041f6:	bf00      	nop
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bc80      	pop	{r7}
 80041fe:	4770      	bx	lr

08004200 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	460b      	mov	r3, r1
 800420a:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 800420c:	4b12      	ldr	r3, [pc, #72]	; (8004258 <rccEnableAHB1+0x58>)
 800420e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8004212:	4911      	ldr	r1, [pc, #68]	; (8004258 <rccEnableAHB1+0x58>)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4313      	orrs	r3, r2
 8004218:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 800421c:	78fb      	ldrb	r3, [r7, #3]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d008      	beq.n	8004234 <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 8004222:	4b0d      	ldr	r3, [pc, #52]	; (8004258 <rccEnableAHB1+0x58>)
 8004224:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8004228:	490b      	ldr	r1, [pc, #44]	; (8004258 <rccEnableAHB1+0x58>)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4313      	orrs	r3, r2
 800422e:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 8004232:	e008      	b.n	8004246 <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 8004234:	4b08      	ldr	r3, [pc, #32]	; (8004258 <rccEnableAHB1+0x58>)
 8004236:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	43db      	mvns	r3, r3
 800423e:	4906      	ldr	r1, [pc, #24]	; (8004258 <rccEnableAHB1+0x58>)
 8004240:	4013      	ands	r3, r2
 8004242:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8004246:	4b04      	ldr	r3, [pc, #16]	; (8004258 <rccEnableAHB1+0x58>)
 8004248:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	bc80      	pop	{r7}
 8004254:	4770      	bx	lr
 8004256:	bf00      	nop
 8004258:	58024400 	.word	0x58024400

0800425c <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 8004264:	4b0c      	ldr	r3, [pc, #48]	; (8004298 <rccDisableAHB1+0x3c>)
 8004266:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	43db      	mvns	r3, r3
 800426e:	490a      	ldr	r1, [pc, #40]	; (8004298 <rccDisableAHB1+0x3c>)
 8004270:	4013      	ands	r3, r2
 8004272:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 8004276:	4b08      	ldr	r3, [pc, #32]	; (8004298 <rccDisableAHB1+0x3c>)
 8004278:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	43db      	mvns	r3, r3
 8004280:	4905      	ldr	r1, [pc, #20]	; (8004298 <rccDisableAHB1+0x3c>)
 8004282:	4013      	ands	r3, r2
 8004284:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8004288:	4b03      	ldr	r3, [pc, #12]	; (8004298 <rccDisableAHB1+0x3c>)
 800428a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 800428e:	bf00      	nop
 8004290:	370c      	adds	r7, #12
 8004292:	46bd      	mov	sp, r7
 8004294:	bc80      	pop	{r7}
 8004296:	4770      	bx	lr
 8004298:	58024400 	.word	0x58024400

0800429c <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 800429c:	b580      	push	{r7, lr}
 800429e:	b082      	sub	sp, #8
 80042a0:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80042a2:	480f      	ldr	r0, [pc, #60]	; (80042e0 <Vector6C+0x44>)
 80042a4:	f003 fcb2 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80042a8:	4b0e      	ldr	r3, [pc, #56]	; (80042e4 <Vector6C+0x48>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80042b0:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 0U;
 80042b2:	4a0c      	ldr	r2, [pc, #48]	; (80042e4 <Vector6C+0x48>)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6093      	str	r3, [r2, #8]
  if (dma.streams[0].func)
 80042b8:	4b0b      	ldr	r3, [pc, #44]	; (80042e8 <Vector6C+0x4c>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d006      	beq.n	80042ce <Vector6C+0x32>
    dma.streams[0].func(dma.streams[0].param, flags);
 80042c0:	4b09      	ldr	r3, [pc, #36]	; (80042e8 <Vector6C+0x4c>)
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	4a08      	ldr	r2, [pc, #32]	; (80042e8 <Vector6C+0x4c>)
 80042c6:	6892      	ldr	r2, [r2, #8]
 80042c8:	6879      	ldr	r1, [r7, #4]
 80042ca:	4610      	mov	r0, r2
 80042cc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80042ce:	4804      	ldr	r0, [pc, #16]	; (80042e0 <Vector6C+0x44>)
 80042d0:	f003 fcd6 	bl	8007c80 <__trace_isr_leave>
 80042d4:	f004 ffde 	bl	8009294 <__port_irq_epilogue>
}
 80042d8:	bf00      	nop
 80042da:	3708      	adds	r7, #8
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	0801000c 	.word	0x0801000c
 80042e4:	40020000 	.word	0x40020000
 80042e8:	2400076c 	.word	0x2400076c

080042ec <Vector70>:
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b082      	sub	sp, #8
 80042f0:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80042f2:	4810      	ldr	r0, [pc, #64]	; (8004334 <Vector70+0x48>)
 80042f4:	f003 fc8a 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80042f8:	4b0f      	ldr	r3, [pc, #60]	; (8004338 <Vector70+0x4c>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	099b      	lsrs	r3, r3, #6
 80042fe:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004302:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 6U;
 8004304:	4a0c      	ldr	r2, [pc, #48]	; (8004338 <Vector70+0x4c>)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	019b      	lsls	r3, r3, #6
 800430a:	6093      	str	r3, [r2, #8]
  if (dma.streams[1].func)
 800430c:	4b0b      	ldr	r3, [pc, #44]	; (800433c <Vector70+0x50>)
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d006      	beq.n	8004322 <Vector70+0x36>
    dma.streams[1].func(dma.streams[1].param, flags);
 8004314:	4b09      	ldr	r3, [pc, #36]	; (800433c <Vector70+0x50>)
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	4a08      	ldr	r2, [pc, #32]	; (800433c <Vector70+0x50>)
 800431a:	6912      	ldr	r2, [r2, #16]
 800431c:	6879      	ldr	r1, [r7, #4]
 800431e:	4610      	mov	r0, r2
 8004320:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004322:	4804      	ldr	r0, [pc, #16]	; (8004334 <Vector70+0x48>)
 8004324:	f003 fcac 	bl	8007c80 <__trace_isr_leave>
 8004328:	f004 ffb4 	bl	8009294 <__port_irq_epilogue>
}
 800432c:	bf00      	nop
 800432e:	3708      	adds	r7, #8
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}
 8004334:	08010018 	.word	0x08010018
 8004338:	40020000 	.word	0x40020000
 800433c:	2400076c 	.word	0x2400076c

08004340 <Vector74>:
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8004340:	b580      	push	{r7, lr}
 8004342:	b082      	sub	sp, #8
 8004344:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004346:	4810      	ldr	r0, [pc, #64]	; (8004388 <Vector74+0x48>)
 8004348:	f003 fc60 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 800434c:	4b0f      	ldr	r3, [pc, #60]	; (800438c <Vector74+0x4c>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	0c1b      	lsrs	r3, r3, #16
 8004352:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004356:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 16U;
 8004358:	4a0c      	ldr	r2, [pc, #48]	; (800438c <Vector74+0x4c>)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	041b      	lsls	r3, r3, #16
 800435e:	6093      	str	r3, [r2, #8]
  if (dma.streams[2].func)
 8004360:	4b0b      	ldr	r3, [pc, #44]	; (8004390 <Vector74+0x50>)
 8004362:	695b      	ldr	r3, [r3, #20]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d006      	beq.n	8004376 <Vector74+0x36>
    dma.streams[2].func(dma.streams[2].param, flags);
 8004368:	4b09      	ldr	r3, [pc, #36]	; (8004390 <Vector74+0x50>)
 800436a:	695b      	ldr	r3, [r3, #20]
 800436c:	4a08      	ldr	r2, [pc, #32]	; (8004390 <Vector74+0x50>)
 800436e:	6992      	ldr	r2, [r2, #24]
 8004370:	6879      	ldr	r1, [r7, #4]
 8004372:	4610      	mov	r0, r2
 8004374:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004376:	4804      	ldr	r0, [pc, #16]	; (8004388 <Vector74+0x48>)
 8004378:	f003 fc82 	bl	8007c80 <__trace_isr_leave>
 800437c:	f004 ff8a 	bl	8009294 <__port_irq_epilogue>
}
 8004380:	bf00      	nop
 8004382:	3708      	adds	r7, #8
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}
 8004388:	08010024 	.word	0x08010024
 800438c:	40020000 	.word	0x40020000
 8004390:	2400076c 	.word	0x2400076c

08004394 <Vector78>:
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800439a:	4810      	ldr	r0, [pc, #64]	; (80043dc <Vector78+0x48>)
 800439c:	f003 fc36 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80043a0:	4b0f      	ldr	r3, [pc, #60]	; (80043e0 <Vector78+0x4c>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	0d9b      	lsrs	r3, r3, #22
 80043a6:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80043aa:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 22U;
 80043ac:	4a0c      	ldr	r2, [pc, #48]	; (80043e0 <Vector78+0x4c>)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	059b      	lsls	r3, r3, #22
 80043b2:	6093      	str	r3, [r2, #8]
  if (dma.streams[3].func)
 80043b4:	4b0b      	ldr	r3, [pc, #44]	; (80043e4 <Vector78+0x50>)
 80043b6:	69db      	ldr	r3, [r3, #28]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d006      	beq.n	80043ca <Vector78+0x36>
    dma.streams[3].func(dma.streams[3].param, flags);
 80043bc:	4b09      	ldr	r3, [pc, #36]	; (80043e4 <Vector78+0x50>)
 80043be:	69db      	ldr	r3, [r3, #28]
 80043c0:	4a08      	ldr	r2, [pc, #32]	; (80043e4 <Vector78+0x50>)
 80043c2:	6a12      	ldr	r2, [r2, #32]
 80043c4:	6879      	ldr	r1, [r7, #4]
 80043c6:	4610      	mov	r0, r2
 80043c8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80043ca:	4804      	ldr	r0, [pc, #16]	; (80043dc <Vector78+0x48>)
 80043cc:	f003 fc58 	bl	8007c80 <__trace_isr_leave>
 80043d0:	f004 ff60 	bl	8009294 <__port_irq_epilogue>
}
 80043d4:	bf00      	nop
 80043d6:	3708      	adds	r7, #8
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	08010030 	.word	0x08010030
 80043e0:	40020000 	.word	0x40020000
 80043e4:	2400076c 	.word	0x2400076c

080043e8 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80043ee:	480f      	ldr	r0, [pc, #60]	; (800442c <Vector7C+0x44>)
 80043f0:	f003 fc0c 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80043f4:	4b0e      	ldr	r3, [pc, #56]	; (8004430 <Vector7C+0x48>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80043fc:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 0U;
 80043fe:	4a0c      	ldr	r2, [pc, #48]	; (8004430 <Vector7C+0x48>)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	60d3      	str	r3, [r2, #12]
  if (dma.streams[4].func)
 8004404:	4b0b      	ldr	r3, [pc, #44]	; (8004434 <Vector7C+0x4c>)
 8004406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004408:	2b00      	cmp	r3, #0
 800440a:	d006      	beq.n	800441a <Vector7C+0x32>
    dma.streams[4].func(dma.streams[4].param, flags);
 800440c:	4b09      	ldr	r3, [pc, #36]	; (8004434 <Vector7C+0x4c>)
 800440e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004410:	4a08      	ldr	r2, [pc, #32]	; (8004434 <Vector7C+0x4c>)
 8004412:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004414:	6879      	ldr	r1, [r7, #4]
 8004416:	4610      	mov	r0, r2
 8004418:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800441a:	4804      	ldr	r0, [pc, #16]	; (800442c <Vector7C+0x44>)
 800441c:	f003 fc30 	bl	8007c80 <__trace_isr_leave>
 8004420:	f004 ff38 	bl	8009294 <__port_irq_epilogue>
}
 8004424:	bf00      	nop
 8004426:	3708      	adds	r7, #8
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	0801003c 	.word	0x0801003c
 8004430:	40020000 	.word	0x40020000
 8004434:	2400076c 	.word	0x2400076c

08004438 <Vector80>:
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8004438:	b580      	push	{r7, lr}
 800443a:	b082      	sub	sp, #8
 800443c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800443e:	4810      	ldr	r0, [pc, #64]	; (8004480 <Vector80+0x48>)
 8004440:	f003 fbe4 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8004444:	4b0f      	ldr	r3, [pc, #60]	; (8004484 <Vector80+0x4c>)
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	099b      	lsrs	r3, r3, #6
 800444a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800444e:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 6U;
 8004450:	4a0c      	ldr	r2, [pc, #48]	; (8004484 <Vector80+0x4c>)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	019b      	lsls	r3, r3, #6
 8004456:	60d3      	str	r3, [r2, #12]
  if (dma.streams[5].func)
 8004458:	4b0b      	ldr	r3, [pc, #44]	; (8004488 <Vector80+0x50>)
 800445a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800445c:	2b00      	cmp	r3, #0
 800445e:	d006      	beq.n	800446e <Vector80+0x36>
    dma.streams[5].func(dma.streams[5].param, flags);
 8004460:	4b09      	ldr	r3, [pc, #36]	; (8004488 <Vector80+0x50>)
 8004462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004464:	4a08      	ldr	r2, [pc, #32]	; (8004488 <Vector80+0x50>)
 8004466:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004468:	6879      	ldr	r1, [r7, #4]
 800446a:	4610      	mov	r0, r2
 800446c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800446e:	4804      	ldr	r0, [pc, #16]	; (8004480 <Vector80+0x48>)
 8004470:	f003 fc06 	bl	8007c80 <__trace_isr_leave>
 8004474:	f004 ff0e 	bl	8009294 <__port_irq_epilogue>
}
 8004478:	bf00      	nop
 800447a:	3708      	adds	r7, #8
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}
 8004480:	08010048 	.word	0x08010048
 8004484:	40020000 	.word	0x40020000
 8004488:	2400076c 	.word	0x2400076c

0800448c <Vector84>:
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004492:	4810      	ldr	r0, [pc, #64]	; (80044d4 <Vector84+0x48>)
 8004494:	f003 fbba 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8004498:	4b0f      	ldr	r3, [pc, #60]	; (80044d8 <Vector84+0x4c>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	0c1b      	lsrs	r3, r3, #16
 800449e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80044a2:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 16U;
 80044a4:	4a0c      	ldr	r2, [pc, #48]	; (80044d8 <Vector84+0x4c>)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	041b      	lsls	r3, r3, #16
 80044aa:	60d3      	str	r3, [r2, #12]
  if (dma.streams[6].func)
 80044ac:	4b0b      	ldr	r3, [pc, #44]	; (80044dc <Vector84+0x50>)
 80044ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d006      	beq.n	80044c2 <Vector84+0x36>
    dma.streams[6].func(dma.streams[6].param, flags);
 80044b4:	4b09      	ldr	r3, [pc, #36]	; (80044dc <Vector84+0x50>)
 80044b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044b8:	4a08      	ldr	r2, [pc, #32]	; (80044dc <Vector84+0x50>)
 80044ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80044bc:	6879      	ldr	r1, [r7, #4]
 80044be:	4610      	mov	r0, r2
 80044c0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80044c2:	4804      	ldr	r0, [pc, #16]	; (80044d4 <Vector84+0x48>)
 80044c4:	f003 fbdc 	bl	8007c80 <__trace_isr_leave>
 80044c8:	f004 fee4 	bl	8009294 <__port_irq_epilogue>
}
 80044cc:	bf00      	nop
 80044ce:	3708      	adds	r7, #8
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	08010054 	.word	0x08010054
 80044d8:	40020000 	.word	0x40020000
 80044dc:	2400076c 	.word	0x2400076c

080044e0 <VectorFC>:
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80044e6:	4810      	ldr	r0, [pc, #64]	; (8004528 <VectorFC+0x48>)
 80044e8:	f003 fb90 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80044ec:	4b0f      	ldr	r3, [pc, #60]	; (800452c <VectorFC+0x4c>)
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	0d9b      	lsrs	r3, r3, #22
 80044f2:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80044f6:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 22U;
 80044f8:	4a0c      	ldr	r2, [pc, #48]	; (800452c <VectorFC+0x4c>)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	059b      	lsls	r3, r3, #22
 80044fe:	60d3      	str	r3, [r2, #12]
  if (dma.streams[7].func)
 8004500:	4b0b      	ldr	r3, [pc, #44]	; (8004530 <VectorFC+0x50>)
 8004502:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004504:	2b00      	cmp	r3, #0
 8004506:	d006      	beq.n	8004516 <VectorFC+0x36>
    dma.streams[7].func(dma.streams[7].param, flags);
 8004508:	4b09      	ldr	r3, [pc, #36]	; (8004530 <VectorFC+0x50>)
 800450a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800450c:	4a08      	ldr	r2, [pc, #32]	; (8004530 <VectorFC+0x50>)
 800450e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004510:	6879      	ldr	r1, [r7, #4]
 8004512:	4610      	mov	r0, r2
 8004514:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004516:	4804      	ldr	r0, [pc, #16]	; (8004528 <VectorFC+0x48>)
 8004518:	f003 fbb2 	bl	8007c80 <__trace_isr_leave>
 800451c:	f004 feba 	bl	8009294 <__port_irq_epilogue>
}
 8004520:	bf00      	nop
 8004522:	3708      	adds	r7, #8
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	08010060 	.word	0x08010060
 800452c:	40020000 	.word	0x40020000
 8004530:	2400076c 	.word	0x2400076c

08004534 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800453a:	480f      	ldr	r0, [pc, #60]	; (8004578 <Vector120+0x44>)
 800453c:	f003 fb66 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8004540:	4b0e      	ldr	r3, [pc, #56]	; (800457c <Vector120+0x48>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004548:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 0U;
 800454a:	4a0c      	ldr	r2, [pc, #48]	; (800457c <Vector120+0x48>)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6093      	str	r3, [r2, #8]
  if (dma.streams[8].func)
 8004550:	4b0b      	ldr	r3, [pc, #44]	; (8004580 <Vector120+0x4c>)
 8004552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004554:	2b00      	cmp	r3, #0
 8004556:	d006      	beq.n	8004566 <Vector120+0x32>
    dma.streams[8].func(dma.streams[8].param, flags);
 8004558:	4b09      	ldr	r3, [pc, #36]	; (8004580 <Vector120+0x4c>)
 800455a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800455c:	4a08      	ldr	r2, [pc, #32]	; (8004580 <Vector120+0x4c>)
 800455e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004560:	6879      	ldr	r1, [r7, #4]
 8004562:	4610      	mov	r0, r2
 8004564:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004566:	4804      	ldr	r0, [pc, #16]	; (8004578 <Vector120+0x44>)
 8004568:	f003 fb8a 	bl	8007c80 <__trace_isr_leave>
 800456c:	f004 fe92 	bl	8009294 <__port_irq_epilogue>
}
 8004570:	bf00      	nop
 8004572:	3708      	adds	r7, #8
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	0801006c 	.word	0x0801006c
 800457c:	40020400 	.word	0x40020400
 8004580:	2400076c 	.word	0x2400076c

08004584 <Vector124>:
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800458a:	4810      	ldr	r0, [pc, #64]	; (80045cc <Vector124+0x48>)
 800458c:	f003 fb3e 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8004590:	4b0f      	ldr	r3, [pc, #60]	; (80045d0 <Vector124+0x4c>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	099b      	lsrs	r3, r3, #6
 8004596:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800459a:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 6U;
 800459c:	4a0c      	ldr	r2, [pc, #48]	; (80045d0 <Vector124+0x4c>)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	019b      	lsls	r3, r3, #6
 80045a2:	6093      	str	r3, [r2, #8]
  if (dma.streams[9].func)
 80045a4:	4b0b      	ldr	r3, [pc, #44]	; (80045d4 <Vector124+0x50>)
 80045a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d006      	beq.n	80045ba <Vector124+0x36>
    dma.streams[9].func(dma.streams[9].param, flags);
 80045ac:	4b09      	ldr	r3, [pc, #36]	; (80045d4 <Vector124+0x50>)
 80045ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045b0:	4a08      	ldr	r2, [pc, #32]	; (80045d4 <Vector124+0x50>)
 80045b2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80045b4:	6879      	ldr	r1, [r7, #4]
 80045b6:	4610      	mov	r0, r2
 80045b8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80045ba:	4804      	ldr	r0, [pc, #16]	; (80045cc <Vector124+0x48>)
 80045bc:	f003 fb60 	bl	8007c80 <__trace_isr_leave>
 80045c0:	f004 fe68 	bl	8009294 <__port_irq_epilogue>
}
 80045c4:	bf00      	nop
 80045c6:	3708      	adds	r7, #8
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	08010078 	.word	0x08010078
 80045d0:	40020400 	.word	0x40020400
 80045d4:	2400076c 	.word	0x2400076c

080045d8 <Vector128>:
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80045de:	4810      	ldr	r0, [pc, #64]	; (8004620 <Vector128+0x48>)
 80045e0:	f003 fb14 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80045e4:	4b0f      	ldr	r3, [pc, #60]	; (8004624 <Vector128+0x4c>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	0c1b      	lsrs	r3, r3, #16
 80045ea:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80045ee:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 16U;
 80045f0:	4a0c      	ldr	r2, [pc, #48]	; (8004624 <Vector128+0x4c>)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	041b      	lsls	r3, r3, #16
 80045f6:	6093      	str	r3, [r2, #8]
  if (dma.streams[10].func)
 80045f8:	4b0b      	ldr	r3, [pc, #44]	; (8004628 <Vector128+0x50>)
 80045fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d006      	beq.n	800460e <Vector128+0x36>
    dma.streams[10].func(dma.streams[10].param, flags);
 8004600:	4b09      	ldr	r3, [pc, #36]	; (8004628 <Vector128+0x50>)
 8004602:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004604:	4a08      	ldr	r2, [pc, #32]	; (8004628 <Vector128+0x50>)
 8004606:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004608:	6879      	ldr	r1, [r7, #4]
 800460a:	4610      	mov	r0, r2
 800460c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800460e:	4804      	ldr	r0, [pc, #16]	; (8004620 <Vector128+0x48>)
 8004610:	f003 fb36 	bl	8007c80 <__trace_isr_leave>
 8004614:	f004 fe3e 	bl	8009294 <__port_irq_epilogue>
}
 8004618:	bf00      	nop
 800461a:	3708      	adds	r7, #8
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	08010084 	.word	0x08010084
 8004624:	40020400 	.word	0x40020400
 8004628:	2400076c 	.word	0x2400076c

0800462c <Vector12C>:
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004632:	4810      	ldr	r0, [pc, #64]	; (8004674 <Vector12C+0x48>)
 8004634:	f003 faea 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8004638:	4b0f      	ldr	r3, [pc, #60]	; (8004678 <Vector12C+0x4c>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	0d9b      	lsrs	r3, r3, #22
 800463e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004642:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 22U;
 8004644:	4a0c      	ldr	r2, [pc, #48]	; (8004678 <Vector12C+0x4c>)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	059b      	lsls	r3, r3, #22
 800464a:	6093      	str	r3, [r2, #8]
  if (dma.streams[11].func)
 800464c:	4b0b      	ldr	r3, [pc, #44]	; (800467c <Vector12C+0x50>)
 800464e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004650:	2b00      	cmp	r3, #0
 8004652:	d006      	beq.n	8004662 <Vector12C+0x36>
    dma.streams[11].func(dma.streams[11].param, flags);
 8004654:	4b09      	ldr	r3, [pc, #36]	; (800467c <Vector12C+0x50>)
 8004656:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004658:	4a08      	ldr	r2, [pc, #32]	; (800467c <Vector12C+0x50>)
 800465a:	6e12      	ldr	r2, [r2, #96]	; 0x60
 800465c:	6879      	ldr	r1, [r7, #4]
 800465e:	4610      	mov	r0, r2
 8004660:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004662:	4804      	ldr	r0, [pc, #16]	; (8004674 <Vector12C+0x48>)
 8004664:	f003 fb0c 	bl	8007c80 <__trace_isr_leave>
 8004668:	f004 fe14 	bl	8009294 <__port_irq_epilogue>
}
 800466c:	bf00      	nop
 800466e:	3708      	adds	r7, #8
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	08010090 	.word	0x08010090
 8004678:	40020400 	.word	0x40020400
 800467c:	2400076c 	.word	0x2400076c

08004680 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004686:	480f      	ldr	r0, [pc, #60]	; (80046c4 <Vector130+0x44>)
 8004688:	f003 fac0 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800468c:	4b0e      	ldr	r3, [pc, #56]	; (80046c8 <Vector130+0x48>)
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004694:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 0U;
 8004696:	4a0c      	ldr	r2, [pc, #48]	; (80046c8 <Vector130+0x48>)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	60d3      	str	r3, [r2, #12]
  if (dma.streams[12].func)
 800469c:	4b0b      	ldr	r3, [pc, #44]	; (80046cc <Vector130+0x4c>)
 800469e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d006      	beq.n	80046b2 <Vector130+0x32>
    dma.streams[12].func(dma.streams[12].param, flags);
 80046a4:	4b09      	ldr	r3, [pc, #36]	; (80046cc <Vector130+0x4c>)
 80046a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046a8:	4a08      	ldr	r2, [pc, #32]	; (80046cc <Vector130+0x4c>)
 80046aa:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80046ac:	6879      	ldr	r1, [r7, #4]
 80046ae:	4610      	mov	r0, r2
 80046b0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80046b2:	4804      	ldr	r0, [pc, #16]	; (80046c4 <Vector130+0x44>)
 80046b4:	f003 fae4 	bl	8007c80 <__trace_isr_leave>
 80046b8:	f004 fdec 	bl	8009294 <__port_irq_epilogue>
}
 80046bc:	bf00      	nop
 80046be:	3708      	adds	r7, #8
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	0801009c 	.word	0x0801009c
 80046c8:	40020400 	.word	0x40020400
 80046cc:	2400076c 	.word	0x2400076c

080046d0 <Vector150>:
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80046d6:	4810      	ldr	r0, [pc, #64]	; (8004718 <Vector150+0x48>)
 80046d8:	f003 fa98 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80046dc:	4b0f      	ldr	r3, [pc, #60]	; (800471c <Vector150+0x4c>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	099b      	lsrs	r3, r3, #6
 80046e2:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80046e6:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 6U;
 80046e8:	4a0c      	ldr	r2, [pc, #48]	; (800471c <Vector150+0x4c>)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	019b      	lsls	r3, r3, #6
 80046ee:	60d3      	str	r3, [r2, #12]
  if (dma.streams[13].func)
 80046f0:	4b0b      	ldr	r3, [pc, #44]	; (8004720 <Vector150+0x50>)
 80046f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d006      	beq.n	8004706 <Vector150+0x36>
    dma.streams[13].func(dma.streams[13].param, flags);
 80046f8:	4b09      	ldr	r3, [pc, #36]	; (8004720 <Vector150+0x50>)
 80046fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046fc:	4a08      	ldr	r2, [pc, #32]	; (8004720 <Vector150+0x50>)
 80046fe:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8004700:	6879      	ldr	r1, [r7, #4]
 8004702:	4610      	mov	r0, r2
 8004704:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004706:	4804      	ldr	r0, [pc, #16]	; (8004718 <Vector150+0x48>)
 8004708:	f003 faba 	bl	8007c80 <__trace_isr_leave>
 800470c:	f004 fdc2 	bl	8009294 <__port_irq_epilogue>
}
 8004710:	bf00      	nop
 8004712:	3708      	adds	r7, #8
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}
 8004718:	080100a8 	.word	0x080100a8
 800471c:	40020400 	.word	0x40020400
 8004720:	2400076c 	.word	0x2400076c

08004724 <Vector154>:
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8004724:	b580      	push	{r7, lr}
 8004726:	b082      	sub	sp, #8
 8004728:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800472a:	4810      	ldr	r0, [pc, #64]	; (800476c <Vector154+0x48>)
 800472c:	f003 fa6e 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8004730:	4b0f      	ldr	r3, [pc, #60]	; (8004770 <Vector154+0x4c>)
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	0c1b      	lsrs	r3, r3, #16
 8004736:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800473a:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 16U;
 800473c:	4a0c      	ldr	r2, [pc, #48]	; (8004770 <Vector154+0x4c>)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	041b      	lsls	r3, r3, #16
 8004742:	60d3      	str	r3, [r2, #12]
  if (dma.streams[14].func)
 8004744:	4b0b      	ldr	r3, [pc, #44]	; (8004774 <Vector154+0x50>)
 8004746:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004748:	2b00      	cmp	r3, #0
 800474a:	d006      	beq.n	800475a <Vector154+0x36>
    dma.streams[14].func(dma.streams[14].param, flags);
 800474c:	4b09      	ldr	r3, [pc, #36]	; (8004774 <Vector154+0x50>)
 800474e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004750:	4a08      	ldr	r2, [pc, #32]	; (8004774 <Vector154+0x50>)
 8004752:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8004754:	6879      	ldr	r1, [r7, #4]
 8004756:	4610      	mov	r0, r2
 8004758:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800475a:	4804      	ldr	r0, [pc, #16]	; (800476c <Vector154+0x48>)
 800475c:	f003 fa90 	bl	8007c80 <__trace_isr_leave>
 8004760:	f004 fd98 	bl	8009294 <__port_irq_epilogue>
}
 8004764:	bf00      	nop
 8004766:	3708      	adds	r7, #8
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	080100b4 	.word	0x080100b4
 8004770:	40020400 	.word	0x40020400
 8004774:	2400076c 	.word	0x2400076c

08004778 <Vector158>:
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800477e:	4811      	ldr	r0, [pc, #68]	; (80047c4 <Vector158+0x4c>)
 8004780:	f003 fa44 	bl	8007c0c <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8004784:	4b10      	ldr	r3, [pc, #64]	; (80047c8 <Vector158+0x50>)
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	0d9b      	lsrs	r3, r3, #22
 800478a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800478e:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 22U;
 8004790:	4a0d      	ldr	r2, [pc, #52]	; (80047c8 <Vector158+0x50>)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	059b      	lsls	r3, r3, #22
 8004796:	60d3      	str	r3, [r2, #12]
  if (dma.streams[15].func)
 8004798:	4b0c      	ldr	r3, [pc, #48]	; (80047cc <Vector158+0x54>)
 800479a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800479c:	2b00      	cmp	r3, #0
 800479e:	d007      	beq.n	80047b0 <Vector158+0x38>
    dma.streams[15].func(dma.streams[15].param, flags);
 80047a0:	4b0a      	ldr	r3, [pc, #40]	; (80047cc <Vector158+0x54>)
 80047a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047a4:	4a09      	ldr	r2, [pc, #36]	; (80047cc <Vector158+0x54>)
 80047a6:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 80047aa:	6879      	ldr	r1, [r7, #4]
 80047ac:	4610      	mov	r0, r2
 80047ae:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80047b0:	4804      	ldr	r0, [pc, #16]	; (80047c4 <Vector158+0x4c>)
 80047b2:	f003 fa65 	bl	8007c80 <__trace_isr_leave>
 80047b6:	f004 fd6d 	bl	8009294 <__port_irq_epilogue>
}
 80047ba:	bf00      	nop
 80047bc:	3708      	adds	r7, #8
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	080100c0 	.word	0x080100c0
 80047c8:	40020400 	.word	0x40020400
 80047cc:	2400076c 	.word	0x2400076c

080047d0 <dmaInit>:
/**
 * @brief   STM32 DMA helper initialization.
 *
 * @init
 */
void dmaInit(void) {
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
  unsigned i;

  dma.allocated_mask = 0U;
 80047d6:	4b17      	ldr	r3, [pc, #92]	; (8004834 <dmaInit+0x64>)
 80047d8:	2200      	movs	r2, #0
 80047da:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80047dc:	2300      	movs	r3, #0
 80047de:	607b      	str	r3, [r7, #4]
 80047e0:	e00f      	b.n	8004802 <dmaInit+0x32>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 80047e2:	4a15      	ldr	r2, [pc, #84]	; (8004838 <dmaInit+0x68>)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	011b      	lsls	r3, r3, #4
 80047e8:	4413      	add	r3, r2
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]
    dma.streams[i].func = NULL;
 80047f0:	4a10      	ldr	r2, [pc, #64]	; (8004834 <dmaInit+0x64>)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	00db      	lsls	r3, r3, #3
 80047f6:	4413      	add	r3, r2
 80047f8:	2200      	movs	r2, #0
 80047fa:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	3301      	adds	r3, #1
 8004800:	607b      	str	r3, [r7, #4]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2b0f      	cmp	r3, #15
 8004806:	d9ec      	bls.n	80047e2 <dmaInit+0x12>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 8004808:	4b0c      	ldr	r3, [pc, #48]	; (800483c <dmaInit+0x6c>)
 800480a:	f04f 32ff 	mov.w	r2, #4294967295
 800480e:	609a      	str	r2, [r3, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 8004810:	4b0a      	ldr	r3, [pc, #40]	; (800483c <dmaInit+0x6c>)
 8004812:	f04f 32ff 	mov.w	r2, #4294967295
 8004816:	60da      	str	r2, [r3, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 8004818:	4b09      	ldr	r3, [pc, #36]	; (8004840 <dmaInit+0x70>)
 800481a:	f04f 32ff 	mov.w	r2, #4294967295
 800481e:	609a      	str	r2, [r3, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 8004820:	4b07      	ldr	r3, [pc, #28]	; (8004840 <dmaInit+0x70>)
 8004822:	f04f 32ff 	mov.w	r2, #4294967295
 8004826:	60da      	str	r2, [r3, #12]
}
 8004828:	bf00      	nop
 800482a:	370c      	adds	r7, #12
 800482c:	46bd      	mov	sp, r7
 800482e:	bc80      	pop	{r7}
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop
 8004834:	2400076c 	.word	0x2400076c
 8004838:	0800ff0c 	.word	0x0800ff0c
 800483c:	40020000 	.word	0x40020000
 8004840:	40020400 	.word	0x40020400

08004844 <dmaStreamAllocI>:
 * @iclass
 */
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
                                          uint32_t priority,
                                          stm32_dmaisr_t func,
                                          void *param) {
 8004844:	b580      	push	{r7, lr}
 8004846:	b08a      	sub	sp, #40	; 0x28
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
 8004850:	603b      	str	r3, [r7, #0]
  uint32_t i, startid, endid;

  osalDbgCheckClassI();

  if (id < STM32_DMA_STREAMS) {
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2b0f      	cmp	r3, #15
 8004856:	d804      	bhi.n	8004862 <dmaStreamAllocI+0x1e>
    startid = id;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	623b      	str	r3, [r7, #32]
    endid   = id;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	61fb      	str	r3, [r7, #28]
 8004860:	e019      	b.n	8004896 <dmaStreamAllocI+0x52>
  }
#if STM32_DMA_SUPPORTS_DMAMUX == TRUE
  else if (id == STM32_DMA_STREAM_ID_ANY) {
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2b10      	cmp	r3, #16
 8004866:	d104      	bne.n	8004872 <dmaStreamAllocI+0x2e>
    startid = 0U;
 8004868:	2300      	movs	r3, #0
 800486a:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 800486c:	230f      	movs	r3, #15
 800486e:	61fb      	str	r3, [r7, #28]
 8004870:	e011      	b.n	8004896 <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA1) {
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2b11      	cmp	r3, #17
 8004876:	d104      	bne.n	8004882 <dmaStreamAllocI+0x3e>
    startid = 0U;
 8004878:	2300      	movs	r3, #0
 800487a:	623b      	str	r3, [r7, #32]
    endid   = (STM32_DMA_STREAMS / 2U) - 1U;
 800487c:	2307      	movs	r3, #7
 800487e:	61fb      	str	r3, [r7, #28]
 8004880:	e009      	b.n	8004896 <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA2) {
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2b12      	cmp	r3, #18
 8004886:	d104      	bne.n	8004892 <dmaStreamAllocI+0x4e>
    startid = (STM32_DMA_STREAMS / 2U) - 1U;
 8004888:	2307      	movs	r3, #7
 800488a:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 800488c:	230f      	movs	r3, #15
 800488e:	61fb      	str	r3, [r7, #28]
 8004890:	e001      	b.n	8004896 <dmaStreamAllocI+0x52>
  }
#endif
  else {
    osalDbgCheck(false);
    return NULL;
 8004892:	2300      	movs	r3, #0
 8004894:	e067      	b.n	8004966 <dmaStreamAllocI+0x122>
  }

  for (i = startid; i <= endid; i++) {
 8004896:	6a3b      	ldr	r3, [r7, #32]
 8004898:	627b      	str	r3, [r7, #36]	; 0x24
 800489a:	e05f      	b.n	800495c <dmaStreamAllocI+0x118>
    uint32_t mask = (1U << i);
 800489c:	2201      	movs	r2, #1
 800489e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a0:	fa02 f303 	lsl.w	r3, r2, r3
 80048a4:	61bb      	str	r3, [r7, #24]
    if ((dma.allocated_mask & mask) == 0U) {
 80048a6:	4b32      	ldr	r3, [pc, #200]	; (8004970 <dmaStreamAllocI+0x12c>)
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	4013      	ands	r3, r2
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d151      	bne.n	8004956 <dmaStreamAllocI+0x112>
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 80048b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b4:	011b      	lsls	r3, r3, #4
 80048b6:	4a2f      	ldr	r2, [pc, #188]	; (8004974 <dmaStreamAllocI+0x130>)
 80048b8:	4413      	add	r3, r2
 80048ba:	617b      	str	r3, [r7, #20]

      /* Installs the DMA handler.*/
      dma.streams[i].func  = func;
 80048bc:	4a2c      	ldr	r2, [pc, #176]	; (8004970 <dmaStreamAllocI+0x12c>)
 80048be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c0:	00db      	lsls	r3, r3, #3
 80048c2:	4413      	add	r3, r2
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	605a      	str	r2, [r3, #4]
      dma.streams[i].param = param;
 80048c8:	4a29      	ldr	r2, [pc, #164]	; (8004970 <dmaStreamAllocI+0x12c>)
 80048ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048cc:	00db      	lsls	r3, r3, #3
 80048ce:	4413      	add	r3, r2
 80048d0:	683a      	ldr	r2, [r7, #0]
 80048d2:	609a      	str	r2, [r3, #8]
      dma.allocated_mask  |= mask;
 80048d4:	4b26      	ldr	r3, [pc, #152]	; (8004970 <dmaStreamAllocI+0x12c>)
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	4313      	orrs	r3, r2
 80048dc:	4a24      	ldr	r2, [pc, #144]	; (8004970 <dmaStreamAllocI+0x12c>)
 80048de:	6013      	str	r3, [r2, #0]

      /* Enabling DMA clocks required by the current streams set.*/
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d003      	beq.n	80048f0 <dmaStreamAllocI+0xac>
        rccEnableDMA1(true);
 80048e8:	2101      	movs	r1, #1
 80048ea:	2001      	movs	r0, #1
 80048ec:	f7ff fc88 	bl	8004200 <rccEnableAHB1>
      }
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 80048f0:	69bb      	ldr	r3, [r7, #24]
 80048f2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d003      	beq.n	8004902 <dmaStreamAllocI+0xbe>
        rccEnableDMA2(true);
 80048fa:	2101      	movs	r1, #1
 80048fc:	2002      	movs	r0, #2
 80048fe:	f7ff fc7f 	bl	8004200 <rccEnableAHB1>
        rccEnableDMAMUX(true);
      }
#endif

      /* Putting the stream in a safe state.*/
      dmaStreamDisable(dmastp);
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f022 021f 	bic.w	r2, r2, #31
 8004910:	601a      	str	r2, [r3, #0]
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0301 	and.w	r3, r3, #1
 800491c:	2b00      	cmp	r3, #0
 800491e:	d1f8      	bne.n	8004912 <dmaStreamAllocI+0xce>
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	7b1b      	ldrb	r3, [r3, #12]
 8004924:	4619      	mov	r1, r3
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	223d      	movs	r2, #61	; 0x3d
 800492c:	408a      	lsls	r2, r1
 800492e:	601a      	str	r2, [r3, #0]
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2200      	movs	r2, #0
 8004936:	601a      	str	r2, [r3, #0]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2221      	movs	r2, #33	; 0x21
 800493e:	615a      	str	r2, [r3, #20]

      /* Enables the associated IRQ vector if a callback is defined.*/
      if (func != NULL) {
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d005      	beq.n	8004952 <dmaStreamAllocI+0x10e>
        nvicEnableVector(dmastp->vector, priority);
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	7b9b      	ldrb	r3, [r3, #14]
 800494a:	68b9      	ldr	r1, [r7, #8]
 800494c:	4618      	mov	r0, r3
 800494e:	f7fd ffa7 	bl	80028a0 <nvicEnableVector>
      }

      return dmastp;
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	e007      	b.n	8004966 <dmaStreamAllocI+0x122>
  for (i = startid; i <= endid; i++) {
 8004956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004958:	3301      	adds	r3, #1
 800495a:	627b      	str	r3, [r7, #36]	; 0x24
 800495c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	429a      	cmp	r2, r3
 8004962:	d99b      	bls.n	800489c <dmaStreamAllocI+0x58>
    }
  }

  return NULL;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	3728      	adds	r7, #40	; 0x28
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
 800496e:	bf00      	nop
 8004970:	2400076c 	.word	0x2400076c
 8004974:	0800ff0c 	.word	0x0800ff0c

08004978 <dmaStreamFreeI>:
 *
 * @param[in] dmastp    pointer to a stm32_dma_stream_t structure
 *
 * @iclass
 */
void dmaStreamFreeI(const stm32_dma_stream_t *dmastp) {
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  /* Check if the streams is not taken.*/
  osalDbgAssert((dma.allocated_mask & (1U << dmastp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(dmastp->vector);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	7b9b      	ldrb	r3, [r3, #14]
 8004984:	4618      	mov	r0, r3
 8004986:	f7fd ffb9 	bl	80028fc <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 800498a:	4b10      	ldr	r3, [pc, #64]	; (80049cc <dmaStreamFreeI+0x54>)
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	7b5b      	ldrb	r3, [r3, #13]
 8004992:	4619      	mov	r1, r3
 8004994:	2301      	movs	r3, #1
 8004996:	408b      	lsls	r3, r1
 8004998:	43db      	mvns	r3, r3
 800499a:	4013      	ands	r3, r2
 800499c:	4a0b      	ldr	r2, [pc, #44]	; (80049cc <dmaStreamFreeI+0x54>)
 800499e:	6013      	str	r3, [r2, #0]

  /* Shutting down clocks that are no more required, if any.*/
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 80049a0:	4b0a      	ldr	r3, [pc, #40]	; (80049cc <dmaStreamFreeI+0x54>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d102      	bne.n	80049b0 <dmaStreamFreeI+0x38>
    rccDisableDMA1();
 80049aa:	2001      	movs	r0, #1
 80049ac:	f7ff fc56 	bl	800425c <rccDisableAHB1>
  }
  if ((dma.allocated_mask & STM32_DMA2_STREAMS_MASK) == 0U) {
 80049b0:	4b06      	ldr	r3, [pc, #24]	; (80049cc <dmaStreamFreeI+0x54>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d102      	bne.n	80049c2 <dmaStreamFreeI+0x4a>
    rccDisableDMA2();
 80049bc:	2002      	movs	r0, #2
 80049be:	f7ff fc4d 	bl	800425c <rccDisableAHB1>
  /* Shutting down DMAMUX if present.*/
  if (dma.allocated_mask == 0U) {
    rccDisableDMAMUX();
  }
#endif
}
 80049c2:	bf00      	nop
 80049c4:	3708      	adds	r7, #8
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	2400076c 	.word	0x2400076c

080049d0 <dmaSetRequestSource>:
 * @param[in] dmastp    pointer to a @p stm32_dma_stream_t structure
 * @param[in] per       peripheral identifier
 *
 * @special
 */
void dmaSetRequestSource(const stm32_dma_stream_t *dmastp, uint32_t per) {
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]

  osalDbgCheck(per < 256U);

  dmastp->mux->CCR = per;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	683a      	ldr	r2, [r7, #0]
 80049e0:	601a      	str	r2, [r3, #0]
}
 80049e2:	bf00      	nop
 80049e4:	370c      	adds	r7, #12
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bc80      	pop	{r7}
 80049ea:	4770      	bx	lr

080049ec <_pal_lld_init>:
/**
 * @brief   PAL driver initialization.
 *
 * @notapi
 */
void _pal_lld_init(void) {
 80049ec:	b480      	push	{r7}
 80049ee:	af00      	add	r7, sp, #0

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 80049f0:	bf00      	nop
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bc80      	pop	{r7}
 80049f6:	4770      	bx	lr

080049f8 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 80049f8:	b480      	push	{r7}
 80049fa:	b08f      	sub	sp, #60	; 0x3c
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f003 0303 	and.w	r3, r3, #3
 8004a0a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	089b      	lsrs	r3, r3, #2
 8004a10:	f003 0301 	and.w	r3, r3, #1
 8004a14:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	08db      	lsrs	r3, r3, #3
 8004a1a:	f003 0303 	and.w	r3, r3, #3
 8004a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	095b      	lsrs	r3, r3, #5
 8004a24:	f003 0303 	and.w	r3, r3, #3
 8004a28:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	09db      	lsrs	r3, r3, #7
 8004a2e:	f003 030f 	and.w	r3, r3, #15
 8004a32:	623b      	str	r3, [r7, #32]
  uint32_t bit     = 0;
 8004a34:	2300      	movs	r3, #0
 8004a36:	627b      	str	r3, [r7, #36]	; 0x24
  while (true) {
    if ((mask & 1) != 0) {
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	f003 0301 	and.w	r3, r3, #1
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d079      	beq.n	8004b36 <_pal_lld_setgroupmode+0x13e>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 8004a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a44:	f003 0307 	and.w	r3, r3, #7
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	6a3a      	ldr	r2, [r7, #32]
 8004a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a50:	61fb      	str	r3, [r7, #28]
      m1 = 1 << bit;
 8004a52:	2201      	movs	r2, #1
 8004a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a56:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5a:	61bb      	str	r3, [r7, #24]
      m2 = 3 << (bit * 2);
 8004a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5e:	005b      	lsls	r3, r3, #1
 8004a60:	2203      	movs	r2, #3
 8004a62:	fa02 f303 	lsl.w	r3, r2, r3
 8004a66:	617b      	str	r3, [r7, #20]
      m4 = 15 << ((bit & 7) * 4);
 8004a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6a:	f003 0307 	and.w	r3, r3, #7
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	220f      	movs	r2, #15
 8004a72:	fa02 f303 	lsl.w	r3, r2, r3
 8004a76:	613b      	str	r3, [r7, #16]
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	69bb      	ldr	r3, [r7, #24]
 8004a7e:	43db      	mvns	r3, r3
 8004a80:	401a      	ands	r2, r3
 8004a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a84:	431a      	orrs	r2, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	605a      	str	r2, [r3, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	689a      	ldr	r2, [r3, #8]
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	43db      	mvns	r3, r3
 8004a92:	401a      	ands	r2, r3
 8004a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a96:	431a      	orrs	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	609a      	str	r2, [r3, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	68da      	ldr	r2, [r3, #12]
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	43db      	mvns	r3, r3
 8004aa4:	401a      	ands	r2, r3
 8004aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aa8:	431a      	orrs	r2, r3
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	60da      	str	r2, [r3, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f003 0303 	and.w	r3, r3, #3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d11f      	bne.n	8004af8 <_pal_lld_setgroupmode+0x100>
        /* If going in alternate mode then the alternate number is set
           before switching mode in order to avoid glitches.*/
        if (bit < 8)
 8004ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aba:	2b07      	cmp	r3, #7
 8004abc:	d809      	bhi.n	8004ad2 <_pal_lld_setgroupmode+0xda>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6a1a      	ldr	r2, [r3, #32]
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	43db      	mvns	r3, r3
 8004ac6:	401a      	ands	r2, r3
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	431a      	orrs	r2, r3
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	621a      	str	r2, [r3, #32]
 8004ad0:	e008      	b.n	8004ae4 <_pal_lld_setgroupmode+0xec>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	43db      	mvns	r3, r3
 8004ada:	401a      	ands	r2, r3
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	431a      	orrs	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	625a      	str	r2, [r3, #36]	; 0x24
        port->MODER   = (port->MODER & ~m2) | moder;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	43db      	mvns	r3, r3
 8004aec:	401a      	ands	r2, r3
 8004aee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004af0:	431a      	orrs	r2, r3
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	601a      	str	r2, [r3, #0]
 8004af6:	e01e      	b.n	8004b36 <_pal_lld_setgroupmode+0x13e>
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	43db      	mvns	r3, r3
 8004b00:	401a      	ands	r2, r3
 8004b02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b04:	431a      	orrs	r2, r3
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	601a      	str	r2, [r3, #0]
        if (bit < 8)
 8004b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0c:	2b07      	cmp	r3, #7
 8004b0e:	d809      	bhi.n	8004b24 <_pal_lld_setgroupmode+0x12c>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6a1a      	ldr	r2, [r3, #32]
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	43db      	mvns	r3, r3
 8004b18:	401a      	ands	r2, r3
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	431a      	orrs	r2, r3
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	621a      	str	r2, [r3, #32]
 8004b22:	e008      	b.n	8004b36 <_pal_lld_setgroupmode+0x13e>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	43db      	mvns	r3, r3
 8004b2c:	401a      	ands	r2, r3
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	431a      	orrs	r2, r3
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	625a      	str	r2, [r3, #36]	; 0x24
      }
    }
    mask >>= 1;
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	085b      	lsrs	r3, r3, #1
 8004b3a:	60bb      	str	r3, [r7, #8]
    if (!mask)
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00f      	beq.n	8004b62 <_pal_lld_setgroupmode+0x16a>
      return;
    otyper <<= 1;
 8004b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b44:	005b      	lsls	r3, r3, #1
 8004b46:	633b      	str	r3, [r7, #48]	; 0x30
    ospeedr <<= 2;
 8004b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pupdr <<= 2;
 8004b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	62bb      	str	r3, [r7, #40]	; 0x28
    moder <<= 2;
 8004b54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	637b      	str	r3, [r7, #52]	; 0x34
    bit++;
 8004b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5c:	3301      	adds	r3, #1
 8004b5e:	627b      	str	r3, [r7, #36]	; 0x24
    if ((mask & 1) != 0) {
 8004b60:	e76a      	b.n	8004a38 <_pal_lld_setgroupmode+0x40>
      return;
 8004b62:	bf00      	nop
  }
}
 8004b64:	373c      	adds	r7, #60	; 0x3c
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bc80      	pop	{r7}
 8004b6a:	4770      	bx	lr

08004b6c <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	2330      	movs	r3, #48	; 0x30
 8004b74:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f383 8811 	msr	BASEPRI, r3
}
 8004b7c:	bf00      	nop
}
 8004b7e:	bf00      	nop
}
 8004b80:	bf00      	nop
}
 8004b82:	bf00      	nop
 8004b84:	370c      	adds	r7, #12
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bc80      	pop	{r7}
 8004b8a:	4770      	bx	lr

08004b8c <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	2300      	movs	r3, #0
 8004b94:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f383 8811 	msr	BASEPRI, r3
}
 8004b9c:	bf00      	nop
}
 8004b9e:	bf00      	nop
}
 8004ba0:	bf00      	nop
}
 8004ba2:	bf00      	nop
 8004ba4:	370c      	adds	r7, #12
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bc80      	pop	{r7}
 8004baa:	4770      	bx	lr

08004bac <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8004bac:	b580      	push	{r7, lr}
 8004bae:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8004bb0:	f7ff ffdc 	bl	8004b6c <chSysLockFromISR>
}
 8004bb4:	bf00      	nop
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8004bbc:	f7ff ffe6 	bl	8004b8c <chSysUnlockFromISR>
}
 8004bc0:	bf00      	nop
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b082      	sub	sp, #8
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8004bce:	6839      	ldr	r1, [r7, #0]
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f004 f833 	bl	8008c3c <chThdResumeI>
}
 8004bd6:	bf00      	nop
 8004bd8:	3708      	adds	r7, #8
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <i2c_lld_get_rxbytes>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline size_t i2c_lld_get_rxbytes (I2CDriver *i2cp) {
 8004bde:	b480      	push	{r7}
 8004be0:	b083      	sub	sp, #12
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->rxbytes;
#endif
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	370c      	adds	r7, #12
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bc80      	pop	{r7}
 8004bf6:	4770      	bx	lr

08004bf8 <i2c_lld_get_txbytes>:

static inline size_t i2c_lld_get_txbytes (I2CDriver *i2cp) {
 8004bf8:	b480      	push	{r7}
 8004bfa:	b083      	sub	sp, #12
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->tx.dma);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->txbytes;
#endif
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	370c      	adds	r7, #12
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bc80      	pop	{r7}
 8004c10:	4770      	bx	lr

08004c12 <i2c_lld_start_rx_dma>:

#if STM32_I2C_USE_DMA == TRUE
static inline void i2c_lld_start_rx_dma(I2CDriver *i2cp) {
 8004c12:	b480      	push	{r7}
 8004c14:	b083      	sub	sp, #12
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamEnable(i2cp->rx.dma);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f042 0201 	orr.w	r2, r2, #1
 8004c2c:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8004c2e:	bf00      	nop
 8004c30:	370c      	adds	r7, #12
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bc80      	pop	{r7}
 8004c36:	4770      	bx	lr

08004c38 <i2c_lld_stop_rx_dma>:
    dmaStreamEnable(i2cp->tx.dma);
  }
#endif
}

static inline void i2c_lld_stop_rx_dma(I2CDriver *i2cp) {
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->rx.dma);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f022 021f 	bic.w	r2, r2, #31
 8004c52:	601a      	str	r2, [r3, #0]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0301 	and.w	r3, r3, #1
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d1f7      	bne.n	8004c54 <i2c_lld_stop_rx_dma+0x1c>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c68:	7b1b      	ldrb	r3, [r3, #12]
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	223d      	movs	r2, #61	; 0x3d
 8004c74:	408a      	lsls	r2, r1
 8004c76:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8004c78:	bf00      	nop
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bc80      	pop	{r7}
 8004c80:	4770      	bx	lr

08004c82 <i2c_lld_stop_tx_dma>:

static inline void i2c_lld_stop_tx_dma(I2CDriver *i2cp) {
 8004c82:	b480      	push	{r7}
 8004c84:	b083      	sub	sp, #12
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->tx.dma);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f022 021f 	bic.w	r2, r2, #31
 8004c9c:	601a      	str	r2, [r3, #0]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d1f7      	bne.n	8004c9e <i2c_lld_stop_tx_dma+0x1c>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cb2:	7b1b      	ldrb	r3, [r3, #12]
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	223d      	movs	r2, #61	; 0x3d
 8004cbe:	408a      	lsls	r2, r1
 8004cc0:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8004cc2:	bf00      	nop
 8004cc4:	370c      	adds	r7, #12
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bc80      	pop	{r7}
 8004cca:	4770      	bx	lr

08004ccc <i2c_lld_setup_rx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_rx_transfer(I2CDriver *i2cp) {
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b086      	sub	sp, #24
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd8:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_rxbytes(i2cp);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f7ff ff7f 	bl	8004bde <i2c_lld_get_rxbytes>
 8004ce0:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	2bff      	cmp	r3, #255	; 0xff
 8004ce6:	d905      	bls.n	8004cf4 <i2c_lld_setup_rx_transfer+0x28>
    n = 255U;
 8004ce8:	23ff      	movs	r3, #255	; 0xff
 8004cea:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 8004cec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004cf0:	617b      	str	r3, [r7, #20]
 8004cf2:	e001      	b.n	8004cf8 <i2c_lld_setup_rx_transfer+0x2c>
  }
  else {
    reload = 0U;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	685a      	ldr	r2, [r3, #4]
 8004cfc:	4b09      	ldr	r3, [pc, #36]	; (8004d24 <i2c_lld_setup_rx_transfer+0x58>)
 8004cfe:	4013      	ands	r3, r2
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	6852      	ldr	r2, [r2, #4]
 8004d04:	6892      	ldr	r2, [r2, #8]
 8004d06:	431a      	orrs	r2, r3
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	041b      	lsls	r3, r3, #16
 8004d0c:	431a      	orrs	r2, r3
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	605a      	str	r2, [r3, #4]
}
 8004d1a:	bf00      	nop
 8004d1c:	3718      	adds	r7, #24
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	fe00ffff 	.word	0xfe00ffff

08004d28 <i2c_lld_setup_tx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_tx_transfer(I2CDriver *i2cp) {
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b086      	sub	sp, #24
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d34:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_txbytes(i2cp);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f7ff ff5e 	bl	8004bf8 <i2c_lld_get_txbytes>
 8004d3c:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	2bff      	cmp	r3, #255	; 0xff
 8004d42:	d905      	bls.n	8004d50 <i2c_lld_setup_tx_transfer+0x28>
    n = 255U;
 8004d44:	23ff      	movs	r3, #255	; 0xff
 8004d46:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 8004d48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d4c:	617b      	str	r3, [r7, #20]
 8004d4e:	e001      	b.n	8004d54 <i2c_lld_setup_tx_transfer+0x2c>
  }
  else {
    reload = 0U;
 8004d50:	2300      	movs	r3, #0
 8004d52:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	685a      	ldr	r2, [r3, #4]
 8004d58:	4b08      	ldr	r3, [pc, #32]	; (8004d7c <i2c_lld_setup_tx_transfer+0x54>)
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	6852      	ldr	r2, [r2, #4]
 8004d60:	6892      	ldr	r2, [r2, #8]
 8004d62:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	041b      	lsls	r3, r3, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004d68:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	431a      	orrs	r2, r3
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	605a      	str	r2, [r3, #4]
}
 8004d72:	bf00      	nop
 8004d74:	3718      	adds	r7, #24
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	fe00ffff 	.word	0xfe00ffff

08004d80 <i2c_lld_serve_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_interrupt(I2CDriver *i2cp, uint32_t isr) {
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *dp = i2cp->i2c;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d8e:	60fb      	str	r3, [r7, #12]
#if (STM32_I2C_USE_DMA == FALSE) || (I2C_ENABLE_SLAVE_MODE == TRUE)
  uint32_t cr1 = dp->CR1;
#endif

  /* Special case of a received NACK, the transfer is aborted.*/
  if ((isr & I2C_ISR_NACKF) != 0U) {
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	f003 0310 	and.w	r3, r3, #16
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d023      	beq.n	8004de2 <i2c_lld_serve_interrupt+0x62>

#if STM32_I2C_USE_DMA == TRUE
    /* Stops the associated DMA streams.*/
    i2c_lld_stop_rx_dma(i2cp);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f7ff ff4c 	bl	8004c38 <i2c_lld_stop_rx_dma>
    i2c_lld_stop_tx_dma(i2cp);
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f7ff ff6e 	bl	8004c82 <i2c_lld_stop_tx_dma>
      }
    }
#endif

    /* Error flag.*/
    i2cp->errors |= I2C_ACK_FAILURE;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f043 0204 	orr.w	r2, r3, #4
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	609a      	str	r2, [r3, #8]

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	605a      	str	r2, [r3, #4]

    /* Make sure no more interrupts.*/
    dp->CR1 &= ~(I2C_CR1_TCIE | I2C_CR1_TXIE | I2C_CR1_RXIE);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f023 0246 	bic.w	r2, r3, #70	; 0x46
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	601a      	str	r2, [r3, #0]

    /* Errors are signaled to the upper layer.*/
    _i2c_wakeup_error_isr(i2cp);
 8004dca:	f7ff feef 	bl	8004bac <osalSysLockFromISR>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	331c      	adds	r3, #28
 8004dd2:	f06f 0101 	mvn.w	r1, #1
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f7ff fef4 	bl	8004bc4 <osalThreadResumeI>
 8004ddc:	f7ff feec 	bl	8004bb8 <osalSysUnlockFromISR>

    return;
 8004de0:	e04b      	b.n	8004e7a <i2c_lld_serve_interrupt+0xfa>
    }
  }
#endif

  /* Partial transfer handling, restarting the transfer and returning.*/
  if ((isr & I2C_ISR_TCR) != 0U) {
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d00b      	beq.n	8004e04 <i2c_lld_serve_interrupt+0x84>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	2b03      	cmp	r3, #3
 8004df2:	d103      	bne.n	8004dfc <i2c_lld_serve_interrupt+0x7c>
      i2c_lld_setup_tx_transfer(i2cp);
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f7ff ff97 	bl	8004d28 <i2c_lld_setup_tx_transfer>
    }
    else {
      i2c_lld_setup_rx_transfer(i2cp);
    }
    return;
 8004dfa:	e03e      	b.n	8004e7a <i2c_lld_serve_interrupt+0xfa>
      i2c_lld_setup_rx_transfer(i2cp);
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	f7ff ff65 	bl	8004ccc <i2c_lld_setup_rx_transfer>
    return;
 8004e02:	e03a      	b.n	8004e7a <i2c_lld_serve_interrupt+0xfa>
  }

  /* The following condition is true if a transfer phase has been completed.*/
  if ((isr & I2C_ISR_TC) != 0U) {
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d035      	beq.n	8004e7a <i2c_lld_serve_interrupt+0xfa>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	781b      	ldrb	r3, [r3, #0]
 8004e12:	2b03      	cmp	r3, #3
 8004e14:	d118      	bne.n	8004e48 <i2c_lld_serve_interrupt+0xc8>
      /* End of the transmit phase.*/

#if STM32_I2C_USE_DMA == TRUE
      /* Disabling TX DMA channel.*/
      i2c_lld_stop_tx_dma(i2cp);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f7ff ff33 	bl	8004c82 <i2c_lld_stop_tx_dma>
#endif

      /* Starting receive phase if necessary.*/
      if ((i2c_lld_get_rxbytes(i2cp)) > 0U) {
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f7ff fede 	bl	8004bde <i2c_lld_get_rxbytes>
 8004e22:	4603      	mov	r3, r0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d012      	beq.n	8004e4e <i2c_lld_serve_interrupt+0xce>
        /* Setting up the peripheral.*/
        i2c_lld_setup_rx_transfer(i2cp);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f7ff ff4f 	bl	8004ccc <i2c_lld_setup_rx_transfer>

#if STM32_I2C_USE_DMA == TRUE
        /* Enabling RX DMA.*/
        i2c_lld_start_rx_dma(i2cp);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f7ff feef 	bl	8004c12 <i2c_lld_start_rx_dma>
        /* RX interrupt enabled.*/
        dp->CR1 |= I2C_CR1_RXIE;
#endif

        /* Starts the read operation.*/
        dp->CR2 |= I2C_CR2_START;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	605a      	str	r2, [r3, #4]

        /* State change.*/
        i2cp->state = I2C_ACTIVE_RX;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2204      	movs	r2, #4
 8004e44:	701a      	strb	r2, [r3, #0]

        /* Note, returning because the transaction is not over yet.*/
        return;
 8004e46:	e018      	b.n	8004e7a <i2c_lld_serve_interrupt+0xfa>
    }
    else {
      /* End of the receive phase.*/
#if STM32_I2C_USE_DMA == TRUE
      /* Disabling RX DMA channel.*/
      i2c_lld_stop_rx_dma(i2cp);
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f7ff fef5 	bl	8004c38 <i2c_lld_stop_rx_dma>
#endif
    }

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	605a      	str	r2, [r3, #4]

    /* Make sure no more 'Transfer Complete' interrupts.*/
    dp->CR1 &= ~I2C_CR1_TCIE;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	601a      	str	r2, [r3, #0]

    /* Normal transaction end.*/
    _i2c_wakeup_isr(i2cp);
 8004e66:	f7ff fea1 	bl	8004bac <osalSysLockFromISR>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	331c      	adds	r3, #28
 8004e6e:	2100      	movs	r1, #0
 8004e70:	4618      	mov	r0, r3
 8004e72:	f7ff fea7 	bl	8004bc4 <osalThreadResumeI>
 8004e76:	f7ff fe9f 	bl	8004bb8 <osalSysUnlockFromISR>
  }
}
 8004e7a:	3710      	adds	r7, #16
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <i2c_lld_serve_error_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint32_t isr) {
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]

#if STM32_I2C_USE_DMA == TRUE
  /* Clears DMA interrupt flags just to be safe.*/
  i2c_lld_stop_rx_dma(i2cp);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f7ff fed4 	bl	8004c38 <i2c_lld_stop_rx_dma>
  i2c_lld_stop_tx_dma(i2cp);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f7ff fef6 	bl	8004c82 <i2c_lld_stop_tx_dma>
#else
  /* Disabling RX and TX interrupts.*/
  i2cp->i2c->CR1 &= ~(I2C_CR1_TXIE | I2C_CR1_RXIE);
#endif

  if (isr & I2C_ISR_BERR)
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d005      	beq.n	8004eac <i2c_lld_serve_error_interrupt+0x2c>
    i2cp->errors |= I2C_BUS_ERROR;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f043 0201 	orr.w	r2, r3, #1
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_ARLO)
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d005      	beq.n	8004ec2 <i2c_lld_serve_error_interrupt+0x42>
    i2cp->errors |= I2C_ARBITRATION_LOST;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	f043 0202 	orr.w	r2, r3, #2
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_OVR)
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d005      	beq.n	8004ed8 <i2c_lld_serve_error_interrupt+0x58>
    i2cp->errors |= I2C_OVERRUN;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f043 0208 	orr.w	r2, r3, #8
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_TIMEOUT)
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d005      	beq.n	8004eee <i2c_lld_serve_error_interrupt+0x6e>
    i2cp->errors |= I2C_TIMEOUT;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	f043 0220 	orr.w	r2, r3, #32
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	609a      	str	r2, [r3, #8]

  /* If some error has been identified then wake the waiting thread.*/
  if (i2cp->errors != I2C_NO_ERROR)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00a      	beq.n	8004f0c <i2c_lld_serve_error_interrupt+0x8c>
    _i2c_wakeup_error_isr(i2cp);
 8004ef6:	f7ff fe59 	bl	8004bac <osalSysLockFromISR>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	331c      	adds	r3, #28
 8004efe:	f06f 0101 	mvn.w	r1, #1
 8004f02:	4618      	mov	r0, r3
 8004f04:	f7ff fe5e 	bl	8004bc4 <osalThreadResumeI>
 8004f08:	f7ff fe56 	bl	8004bb8 <osalSysUnlockFromISR>
}
 8004f0c:	bf00      	nop
 8004f0e:	3708      	adds	r7, #8
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <VectorC4>:

  OSAL_IRQ_EPILOGUE();
}

#elif defined(STM32_I2C2_EVENT_HANDLER) && defined(STM32_I2C2_ERROR_HANDLER)
OSAL_IRQ_HANDLER(STM32_I2C2_EVENT_HANDLER) {
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b082      	sub	sp, #8
 8004f18:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 8004f1a:	4b0d      	ldr	r3, [pc, #52]	; (8004f50 <VectorC4+0x3c>)
 8004f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f1e:	699b      	ldr	r3, [r3, #24]
 8004f20:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 8004f22:	480c      	ldr	r0, [pc, #48]	; (8004f54 <VectorC4+0x40>)
 8004f24:	f002 fe72 	bl	8007c0c <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_INT_MASK;
 8004f28:	4b09      	ldr	r3, [pc, #36]	; (8004f50 <VectorC4+0x3c>)
 8004f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004f32:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_interrupt(&I2CD2, isr);
 8004f34:	6879      	ldr	r1, [r7, #4]
 8004f36:	4806      	ldr	r0, [pc, #24]	; (8004f50 <VectorC4+0x3c>)
 8004f38:	f7ff ff22 	bl	8004d80 <i2c_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004f3c:	4805      	ldr	r0, [pc, #20]	; (8004f54 <VectorC4+0x40>)
 8004f3e:	f002 fe9f 	bl	8007c80 <__trace_isr_leave>
 8004f42:	f004 f9a7 	bl	8009294 <__port_irq_epilogue>
}
 8004f46:	bf00      	nop
 8004f48:	3708      	adds	r7, #8
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	240007f0 	.word	0x240007f0
 8004f54:	080100cc 	.word	0x080100cc

08004f58 <VectorC8>:

OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 8004f5e:	4b0d      	ldr	r3, [pc, #52]	; (8004f94 <VectorC8+0x3c>)
 8004f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 8004f66:	480c      	ldr	r0, [pc, #48]	; (8004f98 <VectorC8+0x40>)
 8004f68:	f002 fe50 	bl	8007c0c <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_ERROR_MASK;
 8004f6c:	4b09      	ldr	r3, [pc, #36]	; (8004f94 <VectorC8+0x3c>)
 8004f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
 8004f76:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_error_interrupt(&I2CD2, isr);
 8004f78:	6879      	ldr	r1, [r7, #4]
 8004f7a:	4806      	ldr	r0, [pc, #24]	; (8004f94 <VectorC8+0x3c>)
 8004f7c:	f7ff ff80 	bl	8004e80 <i2c_lld_serve_error_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004f80:	4805      	ldr	r0, [pc, #20]	; (8004f98 <VectorC8+0x40>)
 8004f82:	f002 fe7d 	bl	8007c80 <__trace_isr_leave>
 8004f86:	f004 f985 	bl	8009294 <__port_irq_epilogue>
}
 8004f8a:	bf00      	nop
 8004f8c:	3708      	adds	r7, #8
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	240007f0 	.word	0x240007f0
 8004f98:	080100d8 	.word	0x080100d8

08004f9c <i2c_lld_init>:
/**
 * @brief   Low level I2C driver initialization.
 *
 * @notapi
 */
void i2c_lld_init(void) {
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	af00      	add	r7, sp, #0
#error "I2C1 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
 8004fa0:	480c      	ldr	r0, [pc, #48]	; (8004fd4 <i2c_lld_init+0x38>)
 8004fa2:	f7fc fd57 	bl	8001a54 <i2cObjectInit>
  I2CD2.thread  = NULL;
 8004fa6:	4b0b      	ldr	r3, [pc, #44]	; (8004fd4 <i2c_lld_init+0x38>)
 8004fa8:	2200      	movs	r2, #0
 8004faa:	61da      	str	r2, [r3, #28]
  I2CD2.i2c     = I2C2;
 8004fac:	4b09      	ldr	r3, [pc, #36]	; (8004fd4 <i2c_lld_init+0x38>)
 8004fae:	4a0a      	ldr	r2, [pc, #40]	; (8004fd8 <i2c_lld_init+0x3c>)
 8004fb0:	639a      	str	r2, [r3, #56]	; 0x38
#if STM32_I2C_USE_DMA == TRUE
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  I2CD2.is_bdma = false;
#endif
  I2CD2.rx.dma  = NULL;
 8004fb2:	4b08      	ldr	r3, [pc, #32]	; (8004fd4 <i2c_lld_init+0x38>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	631a      	str	r2, [r3, #48]	; 0x30
  I2CD2.tx.dma  = NULL;
 8004fb8:	4b06      	ldr	r3, [pc, #24]	; (8004fd4 <i2c_lld_init+0x38>)
 8004fba:	2200      	movs	r2, #0
 8004fbc:	635a      	str	r2, [r3, #52]	; 0x34
#endif
#if defined(STM32_I2C2_GLOBAL_NUMBER) || defined(__DOXYGEN__)
      nvicEnableVector(STM32_I2C2_GLOBAL_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
#elif defined(STM32_I2C2_EVENT_NUMBER) && defined(STM32_I2C2_ERROR_NUMBER)
      nvicEnableVector(STM32_I2C2_EVENT_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8004fbe:	2105      	movs	r1, #5
 8004fc0:	2021      	movs	r0, #33	; 0x21
 8004fc2:	f7fd fc6d 	bl	80028a0 <nvicEnableVector>
      nvicEnableVector(STM32_I2C2_ERROR_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8004fc6:	2105      	movs	r1, #5
 8004fc8:	2022      	movs	r0, #34	; 0x22
 8004fca:	f7fd fc69 	bl	80028a0 <nvicEnableVector>
      nvicEnableVector(STM32_I2C5_ERROR_NUMBER, STM32_I2C_I2C5_IRQ_PRIORITY);
#else
#error "I2C5 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C5 */
}
 8004fce:	bf00      	nop
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	240007f0 	.word	0x240007f0
 8004fd8:	40005800 	.word	0x40005800

08004fdc <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8004fdc:	b480      	push	{r7}
 8004fde:	b083      	sub	sp, #12
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	2330      	movs	r3, #48	; 0x30
 8004fe4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f383 8811 	msr	BASEPRI, r3
}
 8004fec:	bf00      	nop
}
 8004fee:	bf00      	nop
}
 8004ff0:	bf00      	nop
}
 8004ff2:	bf00      	nop
 8004ff4:	370c      	adds	r7, #12
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bc80      	pop	{r7}
 8004ffa:	4770      	bx	lr

08004ffc <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
 8005002:	2300      	movs	r3, #0
 8005004:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f383 8811 	msr	BASEPRI, r3
}
 800500c:	bf00      	nop
}
 800500e:	bf00      	nop
}
 8005010:	bf00      	nop
}
 8005012:	bf00      	nop
 8005014:	370c      	adds	r7, #12
 8005016:	46bd      	mov	sp, r7
 8005018:	bc80      	pop	{r7}
 800501a:	4770      	bx	lr

0800501c <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 800501c:	b580      	push	{r7, lr}
 800501e:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8005020:	f7ff ffdc 	bl	8004fdc <chSysLockFromISR>
}
 8005024:	bf00      	nop
 8005026:	bd80      	pop	{r7, pc}

08005028 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8005028:	b580      	push	{r7, lr}
 800502a:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 800502c:	f7ff ffe6 	bl	8004ffc <chSysUnlockFromISR>
}
 8005030:	bf00      	nop
 8005032:	bd80      	pop	{r7, pc}

08005034 <osalSysPolledDelayX>:
static inline void osalSysPolledDelayX(rtcnt_t cycles) {
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  chSysPolledDelayX(cycles);
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	f002 fcdb 	bl	80079f8 <chSysPolledDelayX>
}
 8005042:	bf00      	nop
 8005044:	3708      	adds	r7, #8
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}

0800504a <otg_disable_ep>:
  /* Wait AHB idle condition again.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
    ;
}

static void otg_disable_ep(USBDriver *usbp) {
 800504a:	b480      	push	{r7}
 800504c:	b085      	sub	sp, #20
 800504e:	af00      	add	r7, sp, #0
 8005050:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005058:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800505a:	2300      	movs	r3, #0
 800505c:	60fb      	str	r3, [r7, #12]
 800505e:	e040      	b.n	80050e2 <otg_disable_ep+0x98>

    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8005060:	68ba      	ldr	r2, [r7, #8]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	3348      	adds	r3, #72	; 0x48
 8005066:	015b      	lsls	r3, r3, #5
 8005068:	4413      	add	r3, r2
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2b00      	cmp	r3, #0
 800506e:	da0d      	bge.n	800508c <otg_disable_ep+0x42>
      otgp->ie[i].DIEPCTL |= DIEPCTL_EPDIS;
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	3348      	adds	r3, #72	; 0x48
 8005076:	015b      	lsls	r3, r3, #5
 8005078:	4413      	add	r3, r2
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005080:	68b9      	ldr	r1, [r7, #8]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	3348      	adds	r3, #72	; 0x48
 8005086:	015b      	lsls	r3, r3, #5
 8005088:	440b      	add	r3, r1
 800508a:	601a      	str	r2, [r3, #0]
    }

    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
 800508c:	68ba      	ldr	r2, [r7, #8]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	3358      	adds	r3, #88	; 0x58
 8005092:	015b      	lsls	r3, r3, #5
 8005094:	4413      	add	r3, r2
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	2b00      	cmp	r3, #0
 800509a:	da0d      	bge.n	80050b8 <otg_disable_ep+0x6e>
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	3358      	adds	r3, #88	; 0x58
 80050a2:	015b      	lsls	r3, r3, #5
 80050a4:	4413      	add	r3, r2
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80050ac:	68b9      	ldr	r1, [r7, #8]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	3358      	adds	r3, #88	; 0x58
 80050b2:	015b      	lsls	r3, r3, #5
 80050b4:	440b      	add	r3, r1
 80050b6:	601a      	str	r2, [r3, #0]
    }

    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80050b8:	68ba      	ldr	r2, [r7, #8]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	015b      	lsls	r3, r3, #5
 80050be:	4413      	add	r3, r2
 80050c0:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80050c4:	f04f 32ff 	mov.w	r2, #4294967295
 80050c8:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80050ca:	68ba      	ldr	r2, [r7, #8]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	015b      	lsls	r3, r3, #5
 80050d0:	4413      	add	r3, r2
 80050d2:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80050d6:	f04f 32ff 	mov.w	r2, #4294967295
 80050da:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	3301      	adds	r3, #1
 80050e0:	60fb      	str	r3, [r7, #12]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	68fa      	ldr	r2, [r7, #12]
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d9b7      	bls.n	8005060 <otg_disable_ep+0x16>
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80050f6:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
}
 80050fa:	bf00      	nop
 80050fc:	3714      	adds	r7, #20
 80050fe:	46bd      	mov	sp, r7
 8005100:	bc80      	pop	{r7}
 8005102:	4770      	bx	lr

08005104 <otg_enable_ep>:

static void otg_enable_ep(USBDriver *usbp) {
 8005104:	b480      	push	{r7}
 8005106:	b085      	sub	sp, #20
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005112:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8005114:	2300      	movs	r3, #0
 8005116:	60fb      	str	r3, [r7, #12]
 8005118:	e02b      	b.n	8005172 <otg_enable_ep+0x6e>
    if (usbp->epc[i]->out_state != NULL) {
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	3302      	adds	r3, #2
 8005120:	009b      	lsls	r3, r3, #2
 8005122:	4413      	add	r3, r2
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	699b      	ldr	r3, [r3, #24]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d00b      	beq.n	8005144 <otg_enable_ep+0x40>
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	3310      	adds	r3, #16
 8005136:	2101      	movs	r1, #1
 8005138:	fa01 f303 	lsl.w	r3, r1, r3
 800513c:	431a      	orrs	r2, r3
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
    }
    if (usbp->epc[i]->in_state != NULL) {
 8005144:	687a      	ldr	r2, [r7, #4]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	3302      	adds	r3, #2
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	4413      	add	r3, r2
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d00a      	beq.n	800516c <otg_enable_ep+0x68>
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 800515c:	2101      	movs	r1, #1
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	fa01 f303 	lsl.w	r3, r1, r3
 8005164:	431a      	orrs	r2, r3
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	3301      	adds	r3, #1
 8005170:	60fb      	str	r3, [r7, #12]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	68fa      	ldr	r2, [r7, #12]
 800517c:	429a      	cmp	r2, r3
 800517e:	d9cc      	bls.n	800511a <otg_enable_ep+0x16>
    }
  }
}
 8005180:	bf00      	nop
 8005182:	bf00      	nop
 8005184:	3714      	adds	r7, #20
 8005186:	46bd      	mov	sp, r7
 8005188:	bc80      	pop	{r7}
 800518a:	4770      	bx	lr

0800518c <otg_rxfifo_flush>:

static void otg_rxfifo_flush(USBDriver *usbp) {
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800519a:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2210      	movs	r2, #16
 80051a0:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 80051a2:	bf00      	nop
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	691b      	ldr	r3, [r3, #16]
 80051a8:	f003 0310 	and.w	r3, r3, #16
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d1f9      	bne.n	80051a4 <otg_rxfifo_flush+0x18>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 80051b0:	2012      	movs	r0, #18
 80051b2:	f7ff ff3f 	bl	8005034 <osalSysPolledDelayX>
}
 80051b6:	bf00      	nop
 80051b8:	3710      	adds	r7, #16
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}

080051be <otg_txfifo_flush>:

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
 80051be:	b580      	push	{r7, lr}
 80051c0:	b084      	sub	sp, #16
 80051c2:	af00      	add	r7, sp, #0
 80051c4:	6078      	str	r0, [r7, #4]
 80051c6:	6039      	str	r1, [r7, #0]
  stm32_otg_t *otgp = usbp->otg;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ce:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	019b      	lsls	r3, r3, #6
 80051d4:	f043 0220 	orr.w	r2, r3, #32
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 80051dc:	bf00      	nop
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	691b      	ldr	r3, [r3, #16]
 80051e2:	f003 0320 	and.w	r3, r3, #32
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1f9      	bne.n	80051de <otg_txfifo_flush+0x20>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 80051ea:	2012      	movs	r0, #18
 80051ec:	f7ff ff22 	bl	8005034 <osalSysPolledDelayX>
}
 80051f0:	bf00      	nop
 80051f2:	3710      	adds	r7, #16
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <otg_ram_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 800520e:	bf00      	nop
 8005210:	370c      	adds	r7, #12
 8005212:	46bd      	mov	sp, r7
 8005214:	bc80      	pop	{r7}
 8005216:	4770      	bx	lr

08005218 <otg_ram_alloc>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] size      size of the packet buffer to allocate in words
 *
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
 8005218:	b480      	push	{r7}
 800521a:	b085      	sub	sp, #20
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	6039      	str	r1, [r7, #0]
  uint32_t next;

  next = usbp->pmnext;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005228:	60fb      	str	r3, [r7, #12]
  usbp->pmnext += size;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	441a      	add	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  osalDbgAssert(usbp->pmnext <= usbp->otgparams->otg_ram_size,
                "OTG FIFO memory overflow");
  return next;
 800523a:	68fb      	ldr	r3, [r7, #12]
}
 800523c:	4618      	mov	r0, r3
 800523e:	3714      	adds	r7, #20
 8005240:	46bd      	mov	sp, r7
 8005242:	bc80      	pop	{r7}
 8005244:	4770      	bx	lr

08005246 <otg_fifo_write_from_buffer>:
 *
 * @notapi
 */
static void otg_fifo_write_from_buffer(volatile uint32_t *fifop,
                                       const uint8_t *buf,
                                       size_t n) {
 8005246:	b480      	push	{r7}
 8005248:	b085      	sub	sp, #20
 800524a:	af00      	add	r7, sp, #0
 800524c:	60f8      	str	r0, [r7, #12]
 800524e:	60b9      	str	r1, [r7, #8]
 8005250:	607a      	str	r2, [r7, #4]

  osalDbgAssert(n > 0, "is zero");

  while (true) {
    *fifop = *((uint32_t *)buf);
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	601a      	str	r2, [r3, #0]
    if (n <= 4) {
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2b04      	cmp	r3, #4
 800525e:	d906      	bls.n	800526e <otg_fifo_write_from_buffer+0x28>
      break;
    }
    n -= 4;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	3b04      	subs	r3, #4
 8005264:	607b      	str	r3, [r7, #4]
    buf += 4;
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	3304      	adds	r3, #4
 800526a:	60bb      	str	r3, [r7, #8]
    *fifop = *((uint32_t *)buf);
 800526c:	e7f1      	b.n	8005252 <otg_fifo_write_from_buffer+0xc>
      break;
 800526e:	bf00      	nop
  }
}
 8005270:	bf00      	nop
 8005272:	3714      	adds	r7, #20
 8005274:	46bd      	mov	sp, r7
 8005276:	bc80      	pop	{r7}
 8005278:	4770      	bx	lr

0800527a <otg_fifo_read_to_buffer>:
 * @notapi
 */
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {
 800527a:	b480      	push	{r7}
 800527c:	b087      	sub	sp, #28
 800527e:	af00      	add	r7, sp, #0
 8005280:	60f8      	str	r0, [r7, #12]
 8005282:	60b9      	str	r1, [r7, #8]
 8005284:	607a      	str	r2, [r7, #4]
 8005286:	603b      	str	r3, [r7, #0]
  uint32_t w = 0;
 8005288:	2300      	movs	r3, #0
 800528a:	617b      	str	r3, [r7, #20]
  size_t i = 0;
 800528c:	2300      	movs	r3, #0
 800528e:	613b      	str	r3, [r7, #16]

  while (i < n) {
 8005290:	e017      	b.n	80052c2 <otg_fifo_read_to_buffer+0x48>
    if ((i & 3) == 0) {
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	f003 0303 	and.w	r3, r3, #3
 8005298:	2b00      	cmp	r3, #0
 800529a:	d102      	bne.n	80052a2 <otg_fifo_read_to_buffer+0x28>
      w = *fifop;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	617b      	str	r3, [r7, #20]
    }
    if (i < max) {
 80052a2:	693a      	ldr	r2, [r7, #16]
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d208      	bcs.n	80052bc <otg_fifo_read_to_buffer+0x42>
      *buf++ = (uint8_t)w;
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	1c5a      	adds	r2, r3, #1
 80052ae:	60ba      	str	r2, [r7, #8]
 80052b0:	697a      	ldr	r2, [r7, #20]
 80052b2:	b2d2      	uxtb	r2, r2
 80052b4:	701a      	strb	r2, [r3, #0]
      w >>= 8;
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	0a1b      	lsrs	r3, r3, #8
 80052ba:	617b      	str	r3, [r7, #20]
    }
    i++;
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	3301      	adds	r3, #1
 80052c0:	613b      	str	r3, [r7, #16]
  while (i < n) {
 80052c2:	693a      	ldr	r2, [r7, #16]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d3e3      	bcc.n	8005292 <otg_fifo_read_to_buffer+0x18>
  }
}
 80052ca:	bf00      	nop
 80052cc:	bf00      	nop
 80052ce:	371c      	adds	r7, #28
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bc80      	pop	{r7}
 80052d4:	4770      	bx	lr

080052d6 <otg_rxfifo_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_rxfifo_handler(USBDriver *usbp) {
 80052d6:	b580      	push	{r7, lr}
 80052d8:	b086      	sub	sp, #24
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
  uint32_t sts, ep;
  size_t n, max;

  /* Popping the event word out of the RX FIFO.*/
  sts = usbp->otg->GRXSTSP;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052e4:	6a1b      	ldr	r3, [r3, #32]
 80052e6:	617b      	str	r3, [r7, #20]

  /* Event details.*/
  n  = (size_t)((sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF);
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	091b      	lsrs	r3, r3, #4
 80052ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052f0:	613b      	str	r3, [r7, #16]
  ep = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	f003 030f 	and.w	r3, r3, #15
 80052f8:	60fb      	str	r3, [r7, #12]

  switch (sts & GRXSTSP_PKTSTS_MASK) {
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f403 13f0 	and.w	r3, r3, #1966080	; 0x1e0000
 8005300:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005304:	d01b      	beq.n	800533e <otg_rxfifo_handler+0x68>
 8005306:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800530a:	f200 809a 	bhi.w	8005442 <otg_rxfifo_handler+0x16c>
 800530e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005312:	f000 8098 	beq.w	8005446 <otg_rxfifo_handler+0x170>
 8005316:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800531a:	f200 8092 	bhi.w	8005442 <otg_rxfifo_handler+0x16c>
 800531e:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8005322:	f000 8092 	beq.w	800544a <otg_rxfifo_handler+0x174>
 8005326:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800532a:	f200 808a 	bhi.w	8005442 <otg_rxfifo_handler+0x16c>
 800532e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005332:	f000 808c 	beq.w	800544e <otg_rxfifo_handler+0x178>
 8005336:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800533a:	d011      	beq.n	8005360 <otg_rxfifo_handler+0x8a>
  case GRXSTSP_OUT_COMP:
    break;
  case GRXSTSP_OUT_GLOBAL_NAK:
    break;
  default:
    break;
 800533c:	e081      	b.n	8005442 <otg_rxfifo_handler+0x16c>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005344:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8005348:	687a      	ldr	r2, [r7, #4]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	3302      	adds	r3, #2
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	4413      	add	r3, r2
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	6a19      	ldr	r1, [r3, #32]
 8005356:	2308      	movs	r3, #8
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	f7ff ff8e 	bl	800527a <otg_fifo_read_to_buffer>
    break;
 800535e:	e077      	b.n	8005450 <otg_rxfifo_handler+0x17a>
    max = usbp->epc[ep]->out_state->rxsize - usbp->epc[ep]->out_state->rxcnt;
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	3302      	adds	r3, #2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	4413      	add	r3, r2
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	6879      	ldr	r1, [r7, #4]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	3302      	adds	r3, #2
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	440b      	add	r3, r1
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	699b      	ldr	r3, [r3, #24]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	60bb      	str	r3, [r7, #8]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800538a:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
                            usbp->epc[ep]->out_state->rxbuf,
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	3302      	adds	r3, #2
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	4413      	add	r3, r2
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	699b      	ldr	r3, [r3, #24]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 800539c:	6899      	ldr	r1, [r3, #8]
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	693a      	ldr	r2, [r7, #16]
 80053a2:	f7ff ff6a 	bl	800527a <otg_fifo_read_to_buffer>
    if (n < max) {
 80053a6:	693a      	ldr	r2, [r7, #16]
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d224      	bcs.n	80053f8 <otg_rxfifo_handler+0x122>
      usbp->epc[ep]->out_state->rxbuf += n;
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	3302      	adds	r3, #2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	4413      	add	r3, r2
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	699b      	ldr	r3, [r3, #24]
 80053bc:	6899      	ldr	r1, [r3, #8]
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	3302      	adds	r3, #2
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	4413      	add	r3, r2
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	693a      	ldr	r2, [r7, #16]
 80053ce:	440a      	add	r2, r1
 80053d0:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += n;
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	3302      	adds	r3, #2
 80053d8:	009b      	lsls	r3, r3, #2
 80053da:	4413      	add	r3, r2
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	699b      	ldr	r3, [r3, #24]
 80053e0:	6859      	ldr	r1, [r3, #4]
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	3302      	adds	r3, #2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	4413      	add	r3, r2
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	699b      	ldr	r3, [r3, #24]
 80053f0:	693a      	ldr	r2, [r7, #16]
 80053f2:	440a      	add	r2, r1
 80053f4:	605a      	str	r2, [r3, #4]
    break;
 80053f6:	e02b      	b.n	8005450 <otg_rxfifo_handler+0x17a>
      usbp->epc[ep]->out_state->rxbuf += max;
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	3302      	adds	r3, #2
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	4413      	add	r3, r2
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	6899      	ldr	r1, [r3, #8]
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	3302      	adds	r3, #2
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	4413      	add	r3, r2
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	699b      	ldr	r3, [r3, #24]
 8005416:	68ba      	ldr	r2, [r7, #8]
 8005418:	440a      	add	r2, r1
 800541a:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += max;
 800541c:	687a      	ldr	r2, [r7, #4]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	3302      	adds	r3, #2
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	4413      	add	r3, r2
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	699b      	ldr	r3, [r3, #24]
 800542a:	6859      	ldr	r1, [r3, #4]
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	3302      	adds	r3, #2
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	4413      	add	r3, r2
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	68ba      	ldr	r2, [r7, #8]
 800543c:	440a      	add	r2, r1
 800543e:	605a      	str	r2, [r3, #4]
    break;
 8005440:	e006      	b.n	8005450 <otg_rxfifo_handler+0x17a>
    break;
 8005442:	bf00      	nop
 8005444:	e004      	b.n	8005450 <otg_rxfifo_handler+0x17a>
    break;
 8005446:	bf00      	nop
 8005448:	e002      	b.n	8005450 <otg_rxfifo_handler+0x17a>
    break;
 800544a:	bf00      	nop
 800544c:	e000      	b.n	8005450 <otg_rxfifo_handler+0x17a>
    break;
 800544e:	bf00      	nop
  }
}
 8005450:	bf00      	nop
 8005452:	3718      	adds	r7, #24
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}

08005458 <otg_txfifo_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static bool otg_txfifo_handler(USBDriver *usbp, usbep_t ep) {
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	460b      	mov	r3, r1
 8005462:	70fb      	strb	r3, [r7, #3]
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (true) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8005464:	78fb      	ldrb	r3, [r7, #3]
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	3302      	adds	r3, #2
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	4413      	add	r3, r2
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	685a      	ldr	r2, [r3, #4]
 8005474:	78fb      	ldrb	r3, [r7, #3]
 8005476:	6879      	ldr	r1, [r7, #4]
 8005478:	3302      	adds	r3, #2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	440b      	add	r3, r1
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	429a      	cmp	r2, r3
 8005486:	d311      	bcc.n	80054ac <otg_txfifo_handler+0x54>
#if 1
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800548e:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 8005492:	78fb      	ldrb	r3, [r7, #3]
 8005494:	2201      	movs	r2, #1
 8005496:	fa02 f303 	lsl.w	r3, r2, r3
 800549a:	43da      	mvns	r2, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054a2:	400a      	ands	r2, r1
 80054a4:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
#endif
      return true;
 80054a8:	2301      	movs	r3, #1
 80054aa:	e06c      	b.n	8005586 <otg_txfifo_handler+0x12e>
    }

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 80054ac:	78fb      	ldrb	r3, [r7, #3]
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	3302      	adds	r3, #2
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	4413      	add	r3, r2
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	695b      	ldr	r3, [r3, #20]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	78fb      	ldrb	r3, [r7, #3]
 80054be:	6879      	ldr	r1, [r7, #4]
 80054c0:	3302      	adds	r3, #2
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	440b      	add	r3, r1
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	60fb      	str	r3, [r7, #12]
    if (n > usbp->epc[ep]->in_maxsize)
 80054d0:	78fb      	ldrb	r3, [r7, #3]
 80054d2:	687a      	ldr	r2, [r7, #4]
 80054d4:	3302      	adds	r3, #2
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	4413      	add	r3, r2
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	8a1b      	ldrh	r3, [r3, #16]
 80054de:	461a      	mov	r2, r3
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d907      	bls.n	80054f6 <otg_txfifo_handler+0x9e>
      n = usbp->epc[ep]->in_maxsize;
 80054e6:	78fb      	ldrb	r3, [r7, #3]
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	3302      	adds	r3, #2
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	4413      	add	r3, r2
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	8a1b      	ldrh	r3, [r3, #16]
 80054f4:	60fb      	str	r3, [r7, #12]

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80054fc:	78fb      	ldrb	r3, [r7, #3]
 80054fe:	015b      	lsls	r3, r3, #5
 8005500:	4413      	add	r3, r2
 8005502:	f603 1318 	addw	r3, r3, #2328	; 0x918
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	b29b      	uxth	r3, r3
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	68fa      	ldr	r2, [r7, #12]
 800550e:	429a      	cmp	r2, r3
 8005510:	d901      	bls.n	8005516 <otg_txfifo_handler+0xbe>
      return false;
 8005512:	2300      	movs	r3, #0
 8005514:	e037      	b.n	8005586 <otg_txfifo_handler+0x12e>

#if STM32_USB_OTGFIFO_FILL_BASEPRI
    __set_BASEPRI(CORTEX_PRIO_MASK(STM32_USB_OTGFIFO_FILL_BASEPRI));
#endif
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800551c:	78fb      	ldrb	r3, [r7, #3]
 800551e:	3301      	adds	r3, #1
 8005520:	031b      	lsls	r3, r3, #12
 8005522:	18d0      	adds	r0, r2, r3
                               usbp->epc[ep]->in_state->txbuf,
 8005524:	78fb      	ldrb	r3, [r7, #3]
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	3302      	adds	r3, #2
 800552a:	009b      	lsls	r3, r3, #2
 800552c:	4413      	add	r3, r2
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	695b      	ldr	r3, [r3, #20]
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	4619      	mov	r1, r3
 8005538:	f7ff fe85 	bl	8005246 <otg_fifo_write_from_buffer>
                               n);
    usbp->epc[ep]->in_state->txbuf += n;
 800553c:	78fb      	ldrb	r3, [r7, #3]
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	3302      	adds	r3, #2
 8005542:	009b      	lsls	r3, r3, #2
 8005544:	4413      	add	r3, r2
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	695b      	ldr	r3, [r3, #20]
 800554a:	6899      	ldr	r1, [r3, #8]
 800554c:	78fb      	ldrb	r3, [r7, #3]
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	3302      	adds	r3, #2
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	4413      	add	r3, r2
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	695b      	ldr	r3, [r3, #20]
 800555a:	68fa      	ldr	r2, [r7, #12]
 800555c:	440a      	add	r2, r1
 800555e:	609a      	str	r2, [r3, #8]
    usbp->epc[ep]->in_state->txcnt += n;
 8005560:	78fb      	ldrb	r3, [r7, #3]
 8005562:	687a      	ldr	r2, [r7, #4]
 8005564:	3302      	adds	r3, #2
 8005566:	009b      	lsls	r3, r3, #2
 8005568:	4413      	add	r3, r2
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	695b      	ldr	r3, [r3, #20]
 800556e:	6859      	ldr	r1, [r3, #4]
 8005570:	78fb      	ldrb	r3, [r7, #3]
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	3302      	adds	r3, #2
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	4413      	add	r3, r2
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	695b      	ldr	r3, [r3, #20]
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	440a      	add	r2, r1
 8005582:	605a      	str	r2, [r3, #4]
  while (true) {
 8005584:	e76e      	b.n	8005464 <otg_txfifo_handler+0xc>
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
  }
}
 8005586:	4618      	mov	r0, r3
 8005588:	3710      	adds	r7, #16
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}

0800558e <otg_epin_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 800558e:	b580      	push	{r7, lr}
 8005590:	b086      	sub	sp, #24
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
 8005596:	460b      	mov	r3, r1
 8005598:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055a0:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->ie[ep].DIEPINT;
 80055a2:	78fb      	ldrb	r3, [r7, #3]
 80055a4:	697a      	ldr	r2, [r7, #20]
 80055a6:	015b      	lsls	r3, r3, #5
 80055a8:	4413      	add	r3, r2
 80055aa:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	613b      	str	r3, [r7, #16]

  otgp->ie[ep].DIEPINT = epint;
 80055b2:	78fb      	ldrb	r3, [r7, #3]
 80055b4:	697a      	ldr	r2, [r7, #20]
 80055b6:	015b      	lsls	r3, r3, #5
 80055b8:	4413      	add	r3, r2
 80055ba:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80055be:	693a      	ldr	r2, [r7, #16]
 80055c0:	601a      	str	r2, [r3, #0]

  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	f003 0301 	and.w	r3, r3, #1
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d04b      	beq.n	8005664 <otg_epin_handler+0xd6>
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 80055d2:	f003 0301 	and.w	r3, r3, #1
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d044      	beq.n	8005664 <otg_epin_handler+0xd6>
    /* Transmit transfer complete.*/
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 80055da:	78fb      	ldrb	r3, [r7, #3]
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	3302      	adds	r3, #2
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	4413      	add	r3, r2
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	695b      	ldr	r3, [r3, #20]
 80055e8:	60fb      	str	r3, [r7, #12]

    if (isp->txsize < isp->totsize) {
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	68db      	ldr	r3, [r3, #12]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d213      	bcs.n	800561e <otg_epin_handler+0x90>
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	68da      	ldr	r2, [r3, #12]
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	1ad2      	subs	r2, r2, r3
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	601a      	str	r2, [r3, #0]
      isp->txcnt  = 0;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2200      	movs	r2, #0
 8005608:	605a      	str	r2, [r3, #4]
      osalSysLockFromISR();
 800560a:	f7ff fd07 	bl	800501c <osalSysLockFromISR>
      usb_lld_start_in(usbp, ep);
 800560e:	78fb      	ldrb	r3, [r7, #3]
 8005610:	4619      	mov	r1, r3
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 fce8 	bl	8005fe8 <usb_lld_start_in>
      osalSysUnlockFromISR();
 8005618:	f7ff fd06 	bl	8005028 <osalSysUnlockFromISR>
 800561c:	e022      	b.n	8005664 <otg_epin_handler+0xd6>
    }
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	891b      	ldrh	r3, [r3, #8]
 8005622:	b21a      	sxth	r2, r3
 8005624:	78fb      	ldrb	r3, [r7, #3]
 8005626:	2101      	movs	r1, #1
 8005628:	fa01 f303 	lsl.w	r3, r1, r3
 800562c:	b21b      	sxth	r3, r3
 800562e:	43db      	mvns	r3, r3
 8005630:	b21b      	sxth	r3, r3
 8005632:	4013      	ands	r3, r2
 8005634:	b21b      	sxth	r3, r3
 8005636:	b29a      	uxth	r2, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	811a      	strh	r2, [r3, #8]
 800563c:	78fb      	ldrb	r3, [r7, #3]
 800563e:	687a      	ldr	r2, [r7, #4]
 8005640:	3302      	adds	r3, #2
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	4413      	add	r3, r2
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00a      	beq.n	8005664 <otg_epin_handler+0xd6>
 800564e:	78fb      	ldrb	r3, [r7, #3]
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	3302      	adds	r3, #2
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	4413      	add	r3, r2
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	78fa      	ldrb	r2, [r7, #3]
 800565e:	4611      	mov	r1, r2
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	4798      	blx	r3
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00e      	beq.n	800568c <otg_epin_handler+0xfe>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
 8005674:	78fb      	ldrb	r3, [r7, #3]
 8005676:	2101      	movs	r1, #1
 8005678:	fa01 f303 	lsl.w	r3, r1, r3
 800567c:	4013      	ands	r3, r2
  if ((epint & DIEPINT_TXFE) &&
 800567e:	2b00      	cmp	r3, #0
 8005680:	d004      	beq.n	800568c <otg_epin_handler+0xfe>
    /* TX FIFO empty or emptying.*/
    otg_txfifo_handler(usbp, ep);
 8005682:	78fb      	ldrb	r3, [r7, #3]
 8005684:	4619      	mov	r1, r3
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f7ff fee6 	bl	8005458 <otg_txfifo_handler>
  }
}
 800568c:	bf00      	nop
 800568e:	3718      	adds	r7, #24
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}

08005694 <otg_epout_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 8005694:	b580      	push	{r7, lr}
 8005696:	b086      	sub	sp, #24
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
 800569c:	460b      	mov	r3, r1
 800569e:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056a6:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->oe[ep].DOEPINT;
 80056a8:	78fb      	ldrb	r3, [r7, #3]
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	015b      	lsls	r3, r3, #5
 80056ae:	4413      	add	r3, r2
 80056b0:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	613b      	str	r3, [r7, #16]

  /* Resets all EP IRQ sources.*/
  otgp->oe[ep].DOEPINT = epint;
 80056b8:	78fb      	ldrb	r3, [r7, #3]
 80056ba:	697a      	ldr	r2, [r7, #20]
 80056bc:	015b      	lsls	r3, r3, #5
 80056be:	4413      	add	r3, r2
 80056c0:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80056c4:	693a      	ldr	r2, [r7, #16]
 80056c6:	601a      	str	r2, [r3, #0]

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	f003 0308 	and.w	r3, r3, #8
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d011      	beq.n	80056f6 <otg_epout_handler+0x62>
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 80056d8:	f003 0308 	and.w	r3, r3, #8
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d00a      	beq.n	80056f6 <otg_epout_handler+0x62>
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);
 80056e0:	78fb      	ldrb	r3, [r7, #3]
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	3302      	adds	r3, #2
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	4413      	add	r3, r2
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	78fa      	ldrb	r2, [r7, #3]
 80056f0:	4611      	mov	r1, r2
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	4798      	blx	r3
  }

  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	f003 0301 	and.w	r3, r3, #1
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d05e      	beq.n	80057be <otg_epout_handler+0x12a>
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 8005706:	f003 0301 	and.w	r3, r3, #1
 800570a:	2b00      	cmp	r3, #0
 800570c:	d057      	beq.n	80057be <otg_epout_handler+0x12a>
    USBOutEndpointState *osp;

    /* OUT state structure pointer for this endpoint.*/
    osp = usbp->epc[ep]->out_state;
 800570e:	78fb      	ldrb	r3, [r7, #3]
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	3302      	adds	r3, #2
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	4413      	add	r3, r2
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	699b      	ldr	r3, [r3, #24]
 800571c:	60fb      	str	r3, [r7, #12]

    /* EP0 requires special handling.*/
    if (ep == 0) {
 800571e:	78fb      	ldrb	r3, [r7, #3]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d129      	bne.n	8005778 <otg_epout_handler+0xe4>
#endif

      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	685a      	ldr	r2, [r3, #4]
 8005728:	78fb      	ldrb	r3, [r7, #3]
 800572a:	6879      	ldr	r1, [r7, #4]
 800572c:	3302      	adds	r3, #2
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	440b      	add	r3, r1
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	8a5b      	ldrh	r3, [r3, #18]
 8005736:	fbb2 f1f3 	udiv	r1, r2, r3
 800573a:	fb01 f303 	mul.w	r3, r1, r3
 800573e:	1ad3      	subs	r3, r2, r3
 8005740:	2b00      	cmp	r3, #0
 8005742:	d119      	bne.n	8005778 <otg_epout_handler+0xe4>
          (osp->rxsize < osp->totsize)) {
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	68db      	ldr	r3, [r3, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 800574c:	429a      	cmp	r2, r3
 800574e:	d213      	bcs.n	8005778 <otg_epout_handler+0xe4>
        osp->rxsize = osp->totsize - osp->rxsize;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	68da      	ldr	r2, [r3, #12]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	1ad2      	subs	r2, r2, r3
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	601a      	str	r2, [r3, #0]
        osp->rxcnt  = 0;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2200      	movs	r2, #0
 8005762:	605a      	str	r2, [r3, #4]
        osalSysLockFromISR();
 8005764:	f7ff fc5a 	bl	800501c <osalSysLockFromISR>
        usb_lld_start_out(usbp, ep);
 8005768:	78fb      	ldrb	r3, [r7, #3]
 800576a:	4619      	mov	r1, r3
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 fb9c 	bl	8005eaa <usb_lld_start_out>
        osalSysUnlockFromISR();
 8005772:	f7ff fc59 	bl	8005028 <osalSysUnlockFromISR>
        return;
 8005776:	e022      	b.n	80057be <otg_epout_handler+0x12a>
      }
    }

    /* End on OUT transfer.*/
    _usb_isr_invoke_out_cb(usbp, ep);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	895b      	ldrh	r3, [r3, #10]
 800577c:	b21a      	sxth	r2, r3
 800577e:	78fb      	ldrb	r3, [r7, #3]
 8005780:	2101      	movs	r1, #1
 8005782:	fa01 f303 	lsl.w	r3, r1, r3
 8005786:	b21b      	sxth	r3, r3
 8005788:	43db      	mvns	r3, r3
 800578a:	b21b      	sxth	r3, r3
 800578c:	4013      	ands	r3, r2
 800578e:	b21b      	sxth	r3, r3
 8005790:	b29a      	uxth	r2, r3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	815a      	strh	r2, [r3, #10]
 8005796:	78fb      	ldrb	r3, [r7, #3]
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	3302      	adds	r3, #2
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	4413      	add	r3, r2
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00a      	beq.n	80057be <otg_epout_handler+0x12a>
 80057a8:	78fb      	ldrb	r3, [r7, #3]
 80057aa:	687a      	ldr	r2, [r7, #4]
 80057ac:	3302      	adds	r3, #2
 80057ae:	009b      	lsls	r3, r3, #2
 80057b0:	4413      	add	r3, r2
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	78fa      	ldrb	r2, [r7, #3]
 80057b8:	4611      	mov	r1, r2
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	4798      	blx	r3
  }
}
 80057be:	3718      	adds	r7, #24
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <otg_isoc_in_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_in_failed_handler(USBDriver *usbp) {
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057d2:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80057d4:	2300      	movs	r3, #0
 80057d6:	73fb      	strb	r3, [r7, #15]
 80057d8:	e054      	b.n	8005884 <otg_isoc_in_failed_handler+0xc0>
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 80057da:	7bfb      	ldrb	r3, [r7, #15]
 80057dc:	68ba      	ldr	r2, [r7, #8]
 80057de:	3348      	adds	r3, #72	; 0x48
 80057e0:	015b      	lsls	r3, r3, #5
 80057e2:	4413      	add	r3, r2
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80057ea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80057ee:	d146      	bne.n	800587e <otg_isoc_in_failed_handler+0xba>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 80057f0:	7bfb      	ldrb	r3, [r7, #15]
 80057f2:	68ba      	ldr	r2, [r7, #8]
 80057f4:	3348      	adds	r3, #72	; 0x48
 80057f6:	015b      	lsls	r3, r3, #5
 80057f8:	4413      	add	r3, r2
 80057fa:	681b      	ldr	r3, [r3, #0]
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	da3e      	bge.n	800587e <otg_isoc_in_failed_handler+0xba>
      /* Endpoint enabled -> ISOC IN transfer failed.*/
      /* Disable endpoint.*/
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 8005800:	7bfb      	ldrb	r3, [r7, #15]
 8005802:	68ba      	ldr	r2, [r7, #8]
 8005804:	3348      	adds	r3, #72	; 0x48
 8005806:	015b      	lsls	r3, r3, #5
 8005808:	4413      	add	r3, r2
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	7bfb      	ldrb	r3, [r7, #15]
 800580e:	f042 4290 	orr.w	r2, r2, #1207959552	; 0x48000000
 8005812:	68b9      	ldr	r1, [r7, #8]
 8005814:	3348      	adds	r3, #72	; 0x48
 8005816:	015b      	lsls	r3, r3, #5
 8005818:	440b      	add	r3, r1
 800581a:	601a      	str	r2, [r3, #0]
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 800581c:	bf00      	nop
 800581e:	7bfb      	ldrb	r3, [r7, #15]
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	3348      	adds	r3, #72	; 0x48
 8005824:	015b      	lsls	r3, r3, #5
 8005826:	4413      	add	r3, r2
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2b00      	cmp	r3, #0
 800582c:	dbf7      	blt.n	800581e <otg_isoc_in_failed_handler+0x5a>
        ;

      /* Flush FIFO.*/
      otg_txfifo_flush(usbp, ep);
 800582e:	7bfb      	ldrb	r3, [r7, #15]
 8005830:	4619      	mov	r1, r3
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f7ff fcc3 	bl	80051be <otg_txfifo_flush>

      /* Prepare data for next frame.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	891b      	ldrh	r3, [r3, #8]
 800583c:	b21a      	sxth	r2, r3
 800583e:	7bfb      	ldrb	r3, [r7, #15]
 8005840:	2101      	movs	r1, #1
 8005842:	fa01 f303 	lsl.w	r3, r1, r3
 8005846:	b21b      	sxth	r3, r3
 8005848:	43db      	mvns	r3, r3
 800584a:	b21b      	sxth	r3, r3
 800584c:	4013      	ands	r3, r2
 800584e:	b21b      	sxth	r3, r3
 8005850:	b29a      	uxth	r2, r3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	811a      	strh	r2, [r3, #8]
 8005856:	7bfb      	ldrb	r3, [r7, #15]
 8005858:	687a      	ldr	r2, [r7, #4]
 800585a:	3302      	adds	r3, #2
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	4413      	add	r3, r2
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d00a      	beq.n	800587e <otg_isoc_in_failed_handler+0xba>
 8005868:	7bfb      	ldrb	r3, [r7, #15]
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	3302      	adds	r3, #2
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	4413      	add	r3, r2
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	7bfa      	ldrb	r2, [r7, #15]
 8005878:	4611      	mov	r1, r2
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 800587e:	7bfb      	ldrb	r3, [r7, #15]
 8005880:	3301      	adds	r3, #1
 8005882:	73fb      	strb	r3, [r7, #15]
 8005884:	7bfa      	ldrb	r2, [r7, #15]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	429a      	cmp	r2, r3
 8005890:	d9a3      	bls.n	80057da <otg_isoc_in_failed_handler+0x16>
    }
  }
}
 8005892:	bf00      	nop
 8005894:	bf00      	nop
 8005896:	3710      	adds	r7, #16
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}

0800589c <otg_isoc_out_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_out_failed_handler(USBDriver *usbp) {
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058aa:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80058ac:	2300      	movs	r3, #0
 80058ae:	73fb      	strb	r3, [r7, #15]
 80058b0:	e038      	b.n	8005924 <otg_isoc_out_failed_handler+0x88>
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80058b2:	7bfb      	ldrb	r3, [r7, #15]
 80058b4:	68ba      	ldr	r2, [r7, #8]
 80058b6:	3358      	adds	r3, #88	; 0x58
 80058b8:	015b      	lsls	r3, r3, #5
 80058ba:	4413      	add	r3, r2
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80058c2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80058c6:	d12a      	bne.n	800591e <otg_isoc_out_failed_handler+0x82>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 80058c8:	7bfb      	ldrb	r3, [r7, #15]
 80058ca:	68ba      	ldr	r2, [r7, #8]
 80058cc:	3358      	adds	r3, #88	; 0x58
 80058ce:	015b      	lsls	r3, r3, #5
 80058d0:	4413      	add	r3, r2
 80058d2:	681b      	ldr	r3, [r3, #0]
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	da22      	bge.n	800591e <otg_isoc_out_failed_handler+0x82>
      otgp->oe[ep].DOEPCTL |= (DOEPCTL_EPDIS | DOEPCTL_SNAK);
      while (otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA)
        ;
#endif
      /* Prepare transfer for next frame.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	895b      	ldrh	r3, [r3, #10]
 80058dc:	b21a      	sxth	r2, r3
 80058de:	7bfb      	ldrb	r3, [r7, #15]
 80058e0:	2101      	movs	r1, #1
 80058e2:	fa01 f303 	lsl.w	r3, r1, r3
 80058e6:	b21b      	sxth	r3, r3
 80058e8:	43db      	mvns	r3, r3
 80058ea:	b21b      	sxth	r3, r3
 80058ec:	4013      	ands	r3, r2
 80058ee:	b21b      	sxth	r3, r3
 80058f0:	b29a      	uxth	r2, r3
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	815a      	strh	r2, [r3, #10]
 80058f6:	7bfb      	ldrb	r3, [r7, #15]
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	3302      	adds	r3, #2
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	4413      	add	r3, r2
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d00a      	beq.n	800591e <otg_isoc_out_failed_handler+0x82>
 8005908:	7bfb      	ldrb	r3, [r7, #15]
 800590a:	687a      	ldr	r2, [r7, #4]
 800590c:	3302      	adds	r3, #2
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	4413      	add	r3, r2
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	7bfa      	ldrb	r2, [r7, #15]
 8005918:	4611      	mov	r1, r2
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 800591e:	7bfb      	ldrb	r3, [r7, #15]
 8005920:	3301      	adds	r3, #1
 8005922:	73fb      	strb	r3, [r7, #15]
 8005924:	7bfa      	ldrb	r2, [r7, #15]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	429a      	cmp	r2, r3
 8005930:	d9bf      	bls.n	80058b2 <otg_isoc_out_failed_handler+0x16>
    }
  }
}
 8005932:	bf00      	nop
 8005934:	bf00      	nop
 8005936:	3710      	adds	r7, #16
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}

0800593c <usb_lld_serve_interrupt>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void usb_lld_serve_interrupt(USBDriver *usbp) {
 800593c:	b580      	push	{r7, lr}
 800593e:	b086      	sub	sp, #24
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800594a:	613b      	str	r3, [r7, #16]
  uint32_t sts, src;
  unsigned retry = 64U;
 800594c:	2340      	movs	r3, #64	; 0x40
 800594e:	617b      	str	r3, [r7, #20]

irq_retry:

  sts  = otgp->GINTSTS;
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	695b      	ldr	r3, [r3, #20]
 8005954:	60fb      	str	r3, [r7, #12]
  sts &= otgp->GINTMSK;
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	699b      	ldr	r3, [r3, #24]
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	4013      	ands	r3, r2
 800595e:	60fb      	str	r3, [r7, #12]
  otgp->GINTSTS = sts;
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	615a      	str	r2, [r3, #20]

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800596c:	2b00      	cmp	r3, #0
 800596e:	d003      	beq.n	8005978 <usb_lld_serve_interrupt+0x3c>
    /* Default reset action.*/
    _usb_reset(usbp);
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f7fc fd2c 	bl	80023ce <_usb_reset>

    /* Preventing execution of more handlers, the core has been reset.*/
    return;
 8005976:	e147      	b.n	8005c08 <usb_lld_serve_interrupt+0x2cc>
  }

  /* Wake-up handling.*/
  if (sts & GINTSTS_WKUPINT) {
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2b00      	cmp	r3, #0
 800597c:	da1c      	bge.n	80059b8 <usb_lld_serve_interrupt+0x7c>
    /* If clocks are gated off, turn them back on (may be the case if
       coming out of suspend mode).*/
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8005984:	f003 0303 	and.w	r3, r3, #3
 8005988:	2b00      	cmp	r3, #0
 800598a:	d007      	beq.n	800599c <usb_lld_serve_interrupt+0x60>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8005992:	f023 0203 	bic.w	r2, r3, #3
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
    }

    /* Re-enable endpoint IRQs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f7ff fbb1 	bl	8005104 <otg_enable_ep>

    /* Clear the Remote Wake-up Signaling.*/
    otgp->DCTL &= ~DCTL_RWUSIG;
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80059a8:	f023 0201 	bic.w	r2, r3, #1
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804

    _usb_wakeup(usbp);
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f7fc fd6f 	bl	8002496 <_usb_wakeup>
  }

  /* Suspend handling.*/
  if (sts & GINTSTS_USBSUSP) {
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d005      	beq.n	80059ce <usb_lld_serve_interrupt+0x92>
    /* Stopping all ongoing transfers.*/
    otg_disable_ep(usbp);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f7ff fb41 	bl	800504a <otg_disable_ep>

    /* Default suspend action.*/
    _usb_suspend(usbp);
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f7fc fd3f 	bl	800244c <_usb_suspend>
  }

  /* Enumeration done.*/
  if (sts & GINTSTS_ENUMDNE) {
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d017      	beq.n	8005a08 <usb_lld_serve_interrupt+0xcc>
    /* Full or High speed timing selection.*/
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 80059de:	f003 0306 	and.w	r3, r3, #6
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d108      	bne.n	80059f8 <usb_lld_serve_interrupt+0xbc>
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	68db      	ldr	r3, [r3, #12]
 80059ea:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 80059ee:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	60da      	str	r2, [r3, #12]
 80059f6:	e007      	b.n	8005a08 <usb_lld_serve_interrupt+0xcc>
                      GUSBCFG_TRDT(TRDT_VALUE_HS);
    }
    else {
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8005a00:	f443 52a0 	orr.w	r2, r3, #5120	; 0x1400
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	60da      	str	r2, [r3, #12]
                      GUSBCFG_TRDT(TRDT_VALUE_FS);
    }
  }

  /* SOF interrupt handling.*/
  if (sts & GINTSTS_SOF) {
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f003 0308 	and.w	r3, r3, #8
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d026      	beq.n	8005a60 <usb_lld_serve_interrupt+0x124>
    /* SOF interrupt was used to detect resume of the USB bus after issuing a
       remote wake up of the host, therefore we disable it again.*/
    if (usbp->config->sof_cb == NULL) {
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d105      	bne.n	8005a28 <usb_lld_serve_interrupt+0xec>
      otgp->GINTMSK &= ~GINTMSK_SOFM;
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	699b      	ldr	r3, [r3, #24]
 8005a20:	f023 0208 	bic.w	r2, r3, #8
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	619a      	str	r2, [r3, #24]
    }
    if (usbp->state == USB_SUSPENDED) {
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	781b      	ldrb	r3, [r3, #0]
 8005a2c:	2b05      	cmp	r3, #5
 8005a2e:	d10a      	bne.n	8005a46 <usb_lld_serve_interrupt+0x10a>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8005a36:	f023 0203 	bic.w	r2, r3, #3
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f7fc fd28 	bl	8002496 <_usb_wakeup>
    }

    /* Re-enable endpoint irqs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f7ff fb5c 	bl	8005104 <otg_enable_ep>

    _usb_isr_invoke_sof_cb(usbp);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d004      	beq.n	8005a60 <usb_lld_serve_interrupt+0x124>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	4798      	blx	r3
  }

  /* Isochronous IN failed handling */
  if (sts & GINTSTS_IISOIXFR) {
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d002      	beq.n	8005a70 <usb_lld_serve_interrupt+0x134>
    otg_isoc_in_failed_handler(usbp);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f7ff feaa 	bl	80057c4 <otg_isoc_in_failed_handler>
  }

  /* Isochronous OUT failed handling */
  if (sts & GINTSTS_IISOOXFR) {
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d002      	beq.n	8005a80 <usb_lld_serve_interrupt+0x144>
    otg_isoc_out_failed_handler(usbp);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f7ff ff0e 	bl	800589c <otg_isoc_out_failed_handler>
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 8005a86:	60bb      	str	r3, [r7, #8]
  if (sts & GINTSTS_OEPINT) {
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d050      	beq.n	8005b34 <usb_lld_serve_interrupt+0x1f8>
    if (src & (1 << 16))
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d003      	beq.n	8005aa4 <usb_lld_serve_interrupt+0x168>
      otg_epout_handler(usbp, 0);
 8005a9c:	2100      	movs	r1, #0
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f7ff fdf8 	bl	8005694 <otg_epout_handler>
    if (src & (1 << 17))
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d003      	beq.n	8005ab6 <usb_lld_serve_interrupt+0x17a>
      otg_epout_handler(usbp, 1);
 8005aae:	2101      	movs	r1, #1
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f7ff fdef 	bl	8005694 <otg_epout_handler>
    if (src & (1 << 18))
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d003      	beq.n	8005ac8 <usb_lld_serve_interrupt+0x18c>
      otg_epout_handler(usbp, 2);
 8005ac0:	2102      	movs	r1, #2
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f7ff fde6 	bl	8005694 <otg_epout_handler>
    if (src & (1 << 19))
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d003      	beq.n	8005ada <usb_lld_serve_interrupt+0x19e>
      otg_epout_handler(usbp, 3);
 8005ad2:	2103      	movs	r1, #3
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f7ff fddd 	bl	8005694 <otg_epout_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 20))
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d003      	beq.n	8005aec <usb_lld_serve_interrupt+0x1b0>
      otg_epout_handler(usbp, 4);
 8005ae4:	2104      	movs	r1, #4
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f7ff fdd4 	bl	8005694 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 21))
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <usb_lld_serve_interrupt+0x1c2>
      otg_epout_handler(usbp, 5);
 8005af6:	2105      	movs	r1, #5
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f7ff fdcb 	bl	8005694 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 22))
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d003      	beq.n	8005b10 <usb_lld_serve_interrupt+0x1d4>
      otg_epout_handler(usbp, 6);
 8005b08:	2106      	movs	r1, #6
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f7ff fdc2 	bl	8005694 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 23))
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d003      	beq.n	8005b22 <usb_lld_serve_interrupt+0x1e6>
      otg_epout_handler(usbp, 7);
 8005b1a:	2107      	movs	r1, #7
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f7ff fdb9 	bl	8005694 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 24))
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d003      	beq.n	8005b34 <usb_lld_serve_interrupt+0x1f8>
      otg_epout_handler(usbp, 8);
 8005b2c:	2108      	movs	r1, #8
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f7ff fdb0 	bl	8005694 <otg_epout_handler>
#endif
  }
  if (sts & GINTSTS_IEPINT) {
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d050      	beq.n	8005be0 <usb_lld_serve_interrupt+0x2a4>
    if (src & (1 << 0))
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	f003 0301 	and.w	r3, r3, #1
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d003      	beq.n	8005b50 <usb_lld_serve_interrupt+0x214>
      otg_epin_handler(usbp, 0);
 8005b48:	2100      	movs	r1, #0
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f7ff fd1f 	bl	800558e <otg_epin_handler>
    if (src & (1 << 1))
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	f003 0302 	and.w	r3, r3, #2
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d003      	beq.n	8005b62 <usb_lld_serve_interrupt+0x226>
      otg_epin_handler(usbp, 1);
 8005b5a:	2101      	movs	r1, #1
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f7ff fd16 	bl	800558e <otg_epin_handler>
    if (src & (1 << 2))
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	f003 0304 	and.w	r3, r3, #4
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d003      	beq.n	8005b74 <usb_lld_serve_interrupt+0x238>
      otg_epin_handler(usbp, 2);
 8005b6c:	2102      	movs	r1, #2
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f7ff fd0d 	bl	800558e <otg_epin_handler>
    if (src & (1 << 3))
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	f003 0308 	and.w	r3, r3, #8
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d003      	beq.n	8005b86 <usb_lld_serve_interrupt+0x24a>
      otg_epin_handler(usbp, 3);
 8005b7e:	2103      	movs	r1, #3
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f7ff fd04 	bl	800558e <otg_epin_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 4))
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	f003 0310 	and.w	r3, r3, #16
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d003      	beq.n	8005b98 <usb_lld_serve_interrupt+0x25c>
      otg_epin_handler(usbp, 4);
 8005b90:	2104      	movs	r1, #4
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f7ff fcfb 	bl	800558e <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 5))
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	f003 0320 	and.w	r3, r3, #32
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d003      	beq.n	8005baa <usb_lld_serve_interrupt+0x26e>
      otg_epin_handler(usbp, 5);
 8005ba2:	2105      	movs	r1, #5
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f7ff fcf2 	bl	800558e <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 6))
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d003      	beq.n	8005bbc <usb_lld_serve_interrupt+0x280>
      otg_epin_handler(usbp, 6);
 8005bb4:	2106      	movs	r1, #6
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f7ff fce9 	bl	800558e <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 7))
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d003      	beq.n	8005bce <usb_lld_serve_interrupt+0x292>
      otg_epin_handler(usbp, 7);
 8005bc6:	2107      	movs	r1, #7
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f7ff fce0 	bl	800558e <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 8))
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d003      	beq.n	8005be0 <usb_lld_serve_interrupt+0x2a4>
      otg_epin_handler(usbp, 8);
 8005bd8:	2108      	movs	r1, #8
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f7ff fcd7 	bl	800558e <otg_epin_handler>
#endif
  }

  /* Performing the whole FIFO emptying in the ISR, it is advised to keep
     this IRQ at a very low priority level.*/
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f003 0310 	and.w	r3, r3, #16
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d002      	beq.n	8005bf0 <usb_lld_serve_interrupt+0x2b4>
    otg_rxfifo_handler(usbp);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f7ff fb73 	bl	80052d6 <otg_rxfifo_handler>
  }

  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	4b07      	ldr	r3, [pc, #28]	; (8005c10 <usb_lld_serve_interrupt+0x2d4>)
 8005bf4:	4013      	ands	r3, r2
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d006      	beq.n	8005c08 <usb_lld_serve_interrupt+0x2cc>
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	3b01      	subs	r3, #1
 8005bfe:	617b      	str	r3, [r7, #20]
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d000      	beq.n	8005c08 <usb_lld_serve_interrupt+0x2cc>
    goto irq_retry;
 8005c06:	e6a3      	b.n	8005950 <usb_lld_serve_interrupt+0x14>
}
 8005c08:	3718      	adds	r7, #24
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	04000030 	.word	0x04000030

08005c14 <Vector1D4>:
/**
 * @brief   OTG1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 8005c14:	b580      	push	{r7, lr}
 8005c16:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8005c18:	4806      	ldr	r0, [pc, #24]	; (8005c34 <Vector1D4+0x20>)
 8005c1a:	f001 fff7 	bl	8007c0c <__trace_isr_enter>

  usb_lld_serve_interrupt(&USBD1);
 8005c1e:	4806      	ldr	r0, [pc, #24]	; (8005c38 <Vector1D4+0x24>)
 8005c20:	f7ff fe8c 	bl	800593c <usb_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8005c24:	4803      	ldr	r0, [pc, #12]	; (8005c34 <Vector1D4+0x20>)
 8005c26:	f002 f82b 	bl	8007c80 <__trace_isr_leave>
 8005c2a:	f003 fb33 	bl	8009294 <__port_irq_epilogue>
}
 8005c2e:	bf00      	nop
 8005c30:	bd80      	pop	{r7, pc}
 8005c32:	bf00      	nop
 8005c34:	08010114 	.word	0x08010114
 8005c38:	2400082c 	.word	0x2400082c

08005c3c <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	af00      	add	r7, sp, #0

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 8005c40:	4806      	ldr	r0, [pc, #24]	; (8005c5c <usb_lld_init+0x20>)
 8005c42:	f7fc fb17 	bl	8002274 <usbObjectInit>
  USBD1.otg       = OTG_FS;
 8005c46:	4b05      	ldr	r3, [pc, #20]	; (8005c5c <usb_lld_init+0x20>)
 8005c48:	4a05      	ldr	r2, [pc, #20]	; (8005c60 <usb_lld_init+0x24>)
 8005c4a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  USBD1.otgparams = &fsparams;
 8005c4e:	4b03      	ldr	r3, [pc, #12]	; (8005c5c <usb_lld_init+0x20>)
 8005c50:	4a04      	ldr	r2, [pc, #16]	; (8005c64 <usb_lld_init+0x28>)
 8005c52:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if STM32_USB_USE_OTG2
  usbObjectInit(&USBD2);
  USBD2.otg       = OTG_HS;
  USBD2.otgparams = &hsparams;
#endif
}
 8005c56:	bf00      	nop
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	2400082c 	.word	0x2400082c
 8005c60:	40080000 	.word	0x40080000
 8005c64:	08010108 	.word	0x08010108

08005c68 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 8005c68:	b590      	push	{r4, r7, lr}
 8005c6a:	b085      	sub	sp, #20
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c76:	60bb      	str	r3, [r7, #8]

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);
 8005c78:	2100      	movs	r1, #0
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f7ff fa9f 	bl	80051be <otg_txfifo_flush>

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DIEPEMPMSK = 0;
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8005c8e:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8005c92:	2300      	movs	r3, #0
 8005c94:	60fb      	str	r3, [r7, #12]
 8005c96:	e024      	b.n	8005ce2 <usb_lld_reset+0x7a>
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8005c98:	68ba      	ldr	r2, [r7, #8]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	3348      	adds	r3, #72	; 0x48
 8005c9e:	015b      	lsls	r3, r3, #5
 8005ca0:	4413      	add	r3, r2
 8005ca2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005ca6:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	3358      	adds	r3, #88	; 0x58
 8005cae:	015b      	lsls	r3, r3, #5
 8005cb0:	4413      	add	r3, r2
 8005cb2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005cb6:	601a      	str	r2, [r3, #0]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8005cb8:	68ba      	ldr	r2, [r7, #8]
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	015b      	lsls	r3, r3, #5
 8005cbe:	4413      	add	r3, r2
 8005cc0:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8005cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8005cc8:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8005cca:	68ba      	ldr	r2, [r7, #8]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	015b      	lsls	r3, r3, #5
 8005cd0:	4413      	add	r3, r2
 8005cd2:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 8005cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8005cda:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	3301      	adds	r3, #1
 8005ce0:	60fb      	str	r3, [r7, #12]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	68fa      	ldr	r2, [r7, #12]
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d9d3      	bls.n	8005c98 <usb_lld_reset+0x30>
  }

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 8005cf0:	6878      	ldr	r0, [r7, #4]
 8005cf2:	f7ff fa81 	bl	80051f8 <otg_ram_reset>

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	625a      	str	r2, [r3, #36]	; 0x24
  otg_rxfifo_flush(usbp);
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f7ff fa42 	bl	800518c <otg_rxfifo_flush>

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8005d0e:	f423 62fe 	bic.w	r2, r3, #2032	; 0x7f0
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	699a      	ldr	r2, [r3, #24]
 8005d1c:	4b1d      	ldr	r3, [pc, #116]	; (8005d94 <usb_lld_reset+0x12c>)
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	68ba      	ldr	r2, [r7, #8]
 8005d22:	6193      	str	r3, [r2, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	2209      	movs	r2, #9
 8005d28:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	2209      	movs	r2, #9
 8005d30:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	4a18      	ldr	r2, [pc, #96]	; (8005d98 <usb_lld_reset+0x130>)
 8005d38:	60da      	str	r2, [r3, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8005d40:	f8c3 2b10 	str.w	r2, [r3, #2832]	; 0xb10
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
 8005d44:	2340      	movs	r3, #64	; 0x40
 8005d46:	461a      	mov	r2, r3
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 8005d48:	4b14      	ldr	r3, [pc, #80]	; (8005d9c <usb_lld_reset+0x134>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	68ba      	ldr	r2, [r7, #8]
 8005d4e:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	2200      	movs	r2, #0
 8005d56:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
 8005d5a:	2340      	movs	r3, #64	; 0x40
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	4b0f      	ldr	r3, [pc, #60]	; (8005d9c <usb_lld_reset+0x134>)
 8005d60:	4313      	orrs	r3, r2
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 8005d62:	68ba      	ldr	r2, [r7, #8]
 8005d64:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8005d68:	2340      	movs	r3, #64	; 0x40
 8005d6a:	089b      	lsrs	r3, r3, #2
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	041b      	lsls	r3, r3, #16
 8005d70:	461c      	mov	r4, r3
                   DIEPTXF_INEPTXSA(otg_ram_alloc(usbp,
 8005d72:	2340      	movs	r3, #64	; 0x40
 8005d74:	089b      	lsrs	r3, r3, #2
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	4619      	mov	r1, r3
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f7ff fa4c 	bl	8005218 <otg_ram_alloc>
 8005d80:	4603      	mov	r3, r0
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8005d82:	ea44 0203 	orr.w	r2, r4, r3
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	629a      	str	r2, [r3, #40]	; 0x28
                                                  ep0config.in_maxsize / 4));
}
 8005d8a:	bf00      	nop
 8005d8c:	3714      	adds	r7, #20
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd90      	pop	{r4, r7, pc}
 8005d92:	bf00      	nop
 8005d94:	000c0010 	.word	0x000c0010
 8005d98:	080100e4 	.word	0x080100e4
 8005d9c:	10008000 	.word	0x10008000

08005da0 <usb_lld_set_address>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
 8005da0:	b480      	push	{r7}
 8005da2:	b085      	sub	sp, #20
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dae:	60fb      	str	r3, [r7, #12]

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8005db6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	f892 208a 	ldrb.w	r2, [r2, #138]	; 0x8a
 8005dc0:	0112      	lsls	r2, r2, #4
 8005dc2:	431a      	orrs	r2, r3
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
}
 8005dca:	bf00      	nop
 8005dcc:	3714      	adds	r7, #20
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bc80      	pop	{r7}
 8005dd2:	4770      	bx	lr

08005dd4 <usb_lld_disable_endpoints>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_disable_endpoints(USBDriver *usbp) {
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b082      	sub	sp, #8
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f7ff fa0b 	bl	80051f8 <otg_ram_reset>

  /* Disabling all endpoints.*/
  otg_disable_ep(usbp);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f7ff f931 	bl	800504a <otg_disable_ep>
}
 8005de8:	bf00      	nop
 8005dea:	3708      	adds	r7, #8
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <usb_lld_get_status_out>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
 8005df0:	b480      	push	{r7}
 8005df2:	b085      	sub	sp, #20
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
 8005df8:	460b      	mov	r3, r1
 8005dfa:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005e02:	78fb      	ldrb	r3, [r7, #3]
 8005e04:	3358      	adds	r3, #88	; 0x58
 8005e06:	015b      	lsls	r3, r3, #5
 8005e08:	4413      	add	r3, r2
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DOEPCTL_USBAEP))
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d101      	bne.n	8005e1c <usb_lld_get_status_out+0x2c>
    return EP_STATUS_DISABLED;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	e007      	b.n	8005e2c <usb_lld_get_status_out+0x3c>
  if (ctl & DOEPCTL_STALL)
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d001      	beq.n	8005e2a <usb_lld_get_status_out+0x3a>
    return EP_STATUS_STALLED;
 8005e26:	2301      	movs	r3, #1
 8005e28:	e000      	b.n	8005e2c <usb_lld_get_status_out+0x3c>
  return EP_STATUS_ACTIVE;
 8005e2a:	2302      	movs	r3, #2
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3714      	adds	r7, #20
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bc80      	pop	{r7}
 8005e34:	4770      	bx	lr

08005e36 <usb_lld_get_status_in>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
 8005e36:	b480      	push	{r7}
 8005e38:	b085      	sub	sp, #20
 8005e3a:	af00      	add	r7, sp, #0
 8005e3c:	6078      	str	r0, [r7, #4]
 8005e3e:	460b      	mov	r3, r1
 8005e40:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005e48:	78fb      	ldrb	r3, [r7, #3]
 8005e4a:	3348      	adds	r3, #72	; 0x48
 8005e4c:	015b      	lsls	r3, r3, #5
 8005e4e:	4413      	add	r3, r2
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DIEPCTL_USBAEP))
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d101      	bne.n	8005e62 <usb_lld_get_status_in+0x2c>
    return EP_STATUS_DISABLED;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	e007      	b.n	8005e72 <usb_lld_get_status_in+0x3c>
  if (ctl & DIEPCTL_STALL)
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d001      	beq.n	8005e70 <usb_lld_get_status_in+0x3a>
    return EP_STATUS_STALLED;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e000      	b.n	8005e72 <usb_lld_get_status_in+0x3c>
  return EP_STATUS_ACTIVE;
 8005e70:	2302      	movs	r3, #2
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3714      	adds	r7, #20
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bc80      	pop	{r7}
 8005e7a:	4770      	bx	lr

08005e7c <usb_lld_read_setup>:
 * @param[in] ep        endpoint number
 * @param[out] buf      buffer where to copy the packet data
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	460b      	mov	r3, r1
 8005e86:	607a      	str	r2, [r7, #4]
 8005e88:	72fb      	strb	r3, [r7, #11]

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 8005e8a:	7afb      	ldrb	r3, [r7, #11]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	3302      	adds	r3, #2
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	4413      	add	r3, r2
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	6a1b      	ldr	r3, [r3, #32]
 8005e98:	2208      	movs	r2, #8
 8005e9a:	4619      	mov	r1, r3
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	f7fa fab5 	bl	800040c <memcpy>
}
 8005ea2:	bf00      	nop
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <usb_lld_start_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 8005eaa:	b480      	push	{r7}
 8005eac:	b087      	sub	sp, #28
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	70fb      	strb	r3, [r7, #3]
  uint32_t pcnt, rxsize;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8005eb6:	78fb      	ldrb	r3, [r7, #3]
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	3302      	adds	r3, #2
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	4413      	add	r3, r2
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	699b      	ldr	r3, [r3, #24]
 8005ec4:	617b      	str	r3, [r7, #20]

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	60da      	str	r2, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 8005ece:	78fb      	ldrb	r3, [r7, #3]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d106      	bne.n	8005ee2 <usb_lld_start_out+0x38>
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	2b40      	cmp	r3, #64	; 0x40
 8005eda:	d902      	bls.n	8005ee2 <usb_lld_start_out+0x38>
    osp->rxsize = EP0_MAX_OUTSIZE;
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	2240      	movs	r2, #64	; 0x40
 8005ee0:	601a      	str	r2, [r3, #0]
  /* Transaction size is rounded to a multiple of packet size because the
     following requirement in the RM:
     "For OUT transfers, the transfer size field in the endpoint's transfer
     size register must be a multiple of the maximum packet size of the
     endpoint, adjusted to the Word boundary".*/
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	78fb      	ldrb	r3, [r7, #3]
 8005ee8:	6879      	ldr	r1, [r7, #4]
 8005eea:	3302      	adds	r3, #2
 8005eec:	009b      	lsls	r3, r3, #2
 8005eee:	440b      	add	r3, r1
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	8a5b      	ldrh	r3, [r3, #18]
 8005ef4:	4413      	add	r3, r2
 8005ef6:	1e5a      	subs	r2, r3, #1
           usbp->epc[ep]->out_maxsize;
 8005ef8:	78fb      	ldrb	r3, [r7, #3]
 8005efa:	6879      	ldr	r1, [r7, #4]
 8005efc:	3302      	adds	r3, #2
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	440b      	add	r3, r1
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	8a5b      	ldrh	r3, [r3, #18]
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8005f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f0a:	613b      	str	r3, [r7, #16]
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 8005f0c:	78fb      	ldrb	r3, [r7, #3]
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	3302      	adds	r3, #2
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	4413      	add	r3, r2
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	8a5b      	ldrh	r3, [r3, #18]
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	fb02 f303 	mul.w	r3, r2, r3
 8005f22:	3303      	adds	r3, #3
 8005f24:	f023 0303 	bic.w	r3, r3, #3
 8005f28:	60fb      	str	r3, [r7, #12]

  /* Setting up transaction parameters in DOEPTSIZ.*/
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	04da      	lsls	r2, r3, #19
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	431a      	orrs	r2, r3
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005f38:	78fb      	ldrb	r3, [r7, #3]
 8005f3a:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 8005f3e:	015b      	lsls	r3, r3, #5
 8005f40:	440b      	add	r3, r1
 8005f42:	f503 6331 	add.w	r3, r3, #2832	; 0xb10
 8005f46:	601a      	str	r2, [r3, #0]
                               DOEPTSIZ_XFRSIZ(rxsize);

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8005f48:	78fb      	ldrb	r3, [r7, #3]
 8005f4a:	687a      	ldr	r2, [r7, #4]
 8005f4c:	3302      	adds	r3, #2
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	4413      	add	r3, r2
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 0303 	and.w	r3, r3, #3
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d12d      	bne.n	8005fba <usb_lld_start_out+0x110>
    /* Odd/even bit toggling for isochronous endpoint.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f64:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005f68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d012      	beq.n	8005f96 <usb_lld_start_out+0xec>
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005f76:	78fb      	ldrb	r3, [r7, #3]
 8005f78:	3358      	adds	r3, #88	; 0x58
 8005f7a:	015b      	lsls	r3, r3, #5
 8005f7c:	4413      	add	r3, r2
 8005f7e:	681a      	ldr	r2, [r3, #0]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005f86:	78fb      	ldrb	r3, [r7, #3]
 8005f88:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005f8c:	3358      	adds	r3, #88	; 0x58
 8005f8e:	015b      	lsls	r3, r3, #5
 8005f90:	440b      	add	r3, r1
 8005f92:	601a      	str	r2, [r3, #0]
 8005f94:	e011      	b.n	8005fba <usb_lld_start_out+0x110>
    else
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005f9c:	78fb      	ldrb	r3, [r7, #3]
 8005f9e:	3358      	adds	r3, #88	; 0x58
 8005fa0:	015b      	lsls	r3, r3, #5
 8005fa2:	4413      	add	r3, r2
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005fac:	78fb      	ldrb	r3, [r7, #3]
 8005fae:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005fb2:	3358      	adds	r3, #88	; 0x58
 8005fb4:	015b      	lsls	r3, r3, #5
 8005fb6:	440b      	add	r3, r1
 8005fb8:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005fc0:	78fb      	ldrb	r3, [r7, #3]
 8005fc2:	3358      	adds	r3, #88	; 0x58
 8005fc4:	015b      	lsls	r3, r3, #5
 8005fc6:	4413      	add	r3, r2
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005fd0:	78fb      	ldrb	r3, [r7, #3]
 8005fd2:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8005fd6:	3358      	adds	r3, #88	; 0x58
 8005fd8:	015b      	lsls	r3, r3, #5
 8005fda:	440b      	add	r3, r1
 8005fdc:	601a      	str	r2, [r3, #0]
}
 8005fde:	bf00      	nop
 8005fe0:	371c      	adds	r7, #28
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bc80      	pop	{r7}
 8005fe6:	4770      	bx	lr

08005fe8 <usb_lld_start_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 8005fe8:	b480      	push	{r7}
 8005fea:	b085      	sub	sp, #20
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	460b      	mov	r3, r1
 8005ff2:	70fb      	strb	r3, [r7, #3]
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8005ff4:	78fb      	ldrb	r3, [r7, #3]
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	3302      	adds	r3, #2
 8005ffa:	009b      	lsls	r3, r3, #2
 8005ffc:	4413      	add	r3, r2
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	695b      	ldr	r3, [r3, #20]
 8006002:	60fb      	str	r3, [r7, #12]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	60da      	str	r2, [r3, #12]
  if (isp->txsize == 0) {
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d10b      	bne.n	800602c <usb_lld_start_in+0x44>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800601a:	78fb      	ldrb	r3, [r7, #3]
 800601c:	015b      	lsls	r3, r3, #5
 800601e:	4413      	add	r3, r2
 8006020:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8006024:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006028:	601a      	str	r2, [r3, #0]
 800602a:	e02e      	b.n	800608a <usb_lld_start_in+0xa2>
  }
  else {
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 800602c:	78fb      	ldrb	r3, [r7, #3]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d106      	bne.n	8006040 <usb_lld_start_in+0x58>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	2b40      	cmp	r3, #64	; 0x40
 8006038:	d902      	bls.n	8006040 <usb_lld_start_in+0x58>
      isp->txsize = EP0_MAX_INSIZE;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2240      	movs	r2, #64	; 0x40
 800603e:	601a      	str	r2, [r3, #0]

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	78fb      	ldrb	r3, [r7, #3]
 8006046:	6879      	ldr	r1, [r7, #4]
 8006048:	3302      	adds	r3, #2
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	440b      	add	r3, r1
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	8a1b      	ldrh	r3, [r3, #16]
 8006052:	4413      	add	r3, r2
 8006054:	1e5a      	subs	r2, r3, #1
                    usbp->epc[ep]->in_maxsize;
 8006056:	78fb      	ldrb	r3, [r7, #3]
 8006058:	6879      	ldr	r1, [r7, #4]
 800605a:	3302      	adds	r3, #2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	440b      	add	r3, r1
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	8a1b      	ldrh	r3, [r3, #16]
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8006064:	fbb2 f3f3 	udiv	r3, r2, r3
 8006068:	60bb      	str	r3, [r7, #8]
    /* CHTODO: Support more than one packet per frame for isochronous transfers.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	04da      	lsls	r2, r3, #19
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8006072:	431a      	orrs	r2, r3
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800607a:	78fb      	ldrb	r3, [r7, #3]
 800607c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8006080:	015b      	lsls	r3, r3, #5
 8006082:	440b      	add	r3, r1
 8006084:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8006088:	601a      	str	r2, [r3, #0]
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 800608a:	78fb      	ldrb	r3, [r7, #3]
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	3302      	adds	r3, #2
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	4413      	add	r3, r2
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 0303 	and.w	r3, r3, #3
 800609c:	2b01      	cmp	r3, #1
 800609e:	d12d      	bne.n	80060fc <usb_lld_start_in+0x114>
    /* Odd/even bit toggling.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060a6:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 80060aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d012      	beq.n	80060d8 <usb_lld_start_in+0xf0>
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80060b8:	78fb      	ldrb	r3, [r7, #3]
 80060ba:	3348      	adds	r3, #72	; 0x48
 80060bc:	015b      	lsls	r3, r3, #5
 80060be:	4413      	add	r3, r2
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80060c8:	78fb      	ldrb	r3, [r7, #3]
 80060ca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80060ce:	3348      	adds	r3, #72	; 0x48
 80060d0:	015b      	lsls	r3, r3, #5
 80060d2:	440b      	add	r3, r1
 80060d4:	601a      	str	r2, [r3, #0]
 80060d6:	e011      	b.n	80060fc <usb_lld_start_in+0x114>
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80060de:	78fb      	ldrb	r3, [r7, #3]
 80060e0:	3348      	adds	r3, #72	; 0x48
 80060e2:	015b      	lsls	r3, r3, #5
 80060e4:	4413      	add	r3, r2
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80060ee:	78fb      	ldrb	r3, [r7, #3]
 80060f0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80060f4:	3348      	adds	r3, #72	; 0x48
 80060f6:	015b      	lsls	r3, r3, #5
 80060f8:	440b      	add	r3, r1
 80060fa:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006102:	78fb      	ldrb	r3, [r7, #3]
 8006104:	3348      	adds	r3, #72	; 0x48
 8006106:	015b      	lsls	r3, r3, #5
 8006108:	4413      	add	r3, r2
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006112:	78fb      	ldrb	r3, [r7, #3]
 8006114:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8006118:	3348      	adds	r3, #72	; 0x48
 800611a:	015b      	lsls	r3, r3, #5
 800611c:	440b      	add	r3, r1
 800611e:	601a      	str	r2, [r3, #0]
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006126:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 800612a:	78fb      	ldrb	r3, [r7, #3]
 800612c:	2201      	movs	r2, #1
 800612e:	409a      	lsls	r2, r3
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006136:	430a      	orrs	r2, r1
 8006138:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
}
 800613c:	bf00      	nop
 800613e:	3714      	adds	r7, #20
 8006140:	46bd      	mov	sp, r7
 8006142:	bc80      	pop	{r7}
 8006144:	4770      	bx	lr

08006146 <usb_lld_stall_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {
 8006146:	b480      	push	{r7}
 8006148:	b083      	sub	sp, #12
 800614a:	af00      	add	r7, sp, #0
 800614c:	6078      	str	r0, [r7, #4]
 800614e:	460b      	mov	r3, r1
 8006150:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006158:	78fb      	ldrb	r3, [r7, #3]
 800615a:	3358      	adds	r3, #88	; 0x58
 800615c:	015b      	lsls	r3, r3, #5
 800615e:	4413      	add	r3, r2
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006168:	78fb      	ldrb	r3, [r7, #3]
 800616a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800616e:	3358      	adds	r3, #88	; 0x58
 8006170:	015b      	lsls	r3, r3, #5
 8006172:	440b      	add	r3, r1
 8006174:	601a      	str	r2, [r3, #0]
}
 8006176:	bf00      	nop
 8006178:	370c      	adds	r7, #12
 800617a:	46bd      	mov	sp, r7
 800617c:	bc80      	pop	{r7}
 800617e:	4770      	bx	lr

08006180 <usb_lld_stall_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	460b      	mov	r3, r1
 800618a:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006192:	78fb      	ldrb	r3, [r7, #3]
 8006194:	3348      	adds	r3, #72	; 0x48
 8006196:	015b      	lsls	r3, r3, #5
 8006198:	4413      	add	r3, r2
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80061a2:	78fb      	ldrb	r3, [r7, #3]
 80061a4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80061a8:	3348      	adds	r3, #72	; 0x48
 80061aa:	015b      	lsls	r3, r3, #5
 80061ac:	440b      	add	r3, r1
 80061ae:	601a      	str	r2, [r3, #0]
}
 80061b0:	bf00      	nop
 80061b2:	370c      	adds	r7, #12
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bc80      	pop	{r7}
 80061b8:	4770      	bx	lr

080061ba <usb_lld_clear_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {
 80061ba:	b480      	push	{r7}
 80061bc:	b083      	sub	sp, #12
 80061be:	af00      	add	r7, sp, #0
 80061c0:	6078      	str	r0, [r7, #4]
 80061c2:	460b      	mov	r3, r1
 80061c4:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80061cc:	78fb      	ldrb	r3, [r7, #3]
 80061ce:	3358      	adds	r3, #88	; 0x58
 80061d0:	015b      	lsls	r3, r3, #5
 80061d2:	4413      	add	r3, r2
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80061dc:	78fb      	ldrb	r3, [r7, #3]
 80061de:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80061e2:	3358      	adds	r3, #88	; 0x58
 80061e4:	015b      	lsls	r3, r3, #5
 80061e6:	440b      	add	r3, r1
 80061e8:	601a      	str	r2, [r3, #0]
}
 80061ea:	bf00      	nop
 80061ec:	370c      	adds	r7, #12
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bc80      	pop	{r7}
 80061f2:	4770      	bx	lr

080061f4 <usb_lld_clear_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	460b      	mov	r3, r1
 80061fe:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006206:	78fb      	ldrb	r3, [r7, #3]
 8006208:	3348      	adds	r3, #72	; 0x48
 800620a:	015b      	lsls	r3, r3, #5
 800620c:	4413      	add	r3, r2
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006216:	78fb      	ldrb	r3, [r7, #3]
 8006218:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800621c:	3348      	adds	r3, #72	; 0x48
 800621e:	015b      	lsls	r3, r3, #5
 8006220:	440b      	add	r3, r1
 8006222:	601a      	str	r2, [r3, #0]
}
 8006224:	bf00      	nop
 8006226:	370c      	adds	r7, #12
 8006228:	46bd      	mov	sp, r7
 800622a:	bc80      	pop	{r7}
 800622c:	4770      	bx	lr

0800622e <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 800622e:	b480      	push	{r7}
 8006230:	b083      	sub	sp, #12
 8006232:	af00      	add	r7, sp, #0
 8006234:	2330      	movs	r3, #48	; 0x30
 8006236:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f383 8811 	msr	BASEPRI, r3
}
 800623e:	bf00      	nop
}
 8006240:	bf00      	nop
}
 8006242:	bf00      	nop
}
 8006244:	bf00      	nop
 8006246:	370c      	adds	r7, #12
 8006248:	46bd      	mov	sp, r7
 800624a:	bc80      	pop	{r7}
 800624c:	4770      	bx	lr

0800624e <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 800624e:	b480      	push	{r7}
 8006250:	b083      	sub	sp, #12
 8006252:	af00      	add	r7, sp, #0
 8006254:	2300      	movs	r3, #0
 8006256:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f383 8811 	msr	BASEPRI, r3
}
 800625e:	bf00      	nop
}
 8006260:	bf00      	nop
}
 8006262:	bf00      	nop
}
 8006264:	bf00      	nop
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	bc80      	pop	{r7}
 800626c:	4770      	bx	lr

0800626e <osalSysHalt>:
static inline void osalSysHalt(const char *reason) {
 800626e:	b580      	push	{r7, lr}
 8006270:	b082      	sub	sp, #8
 8006272:	af00      	add	r7, sp, #0
 8006274:	6078      	str	r0, [r7, #4]
  chSysHalt(reason);
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f001 fb8c 	bl	8007994 <chSysHalt>
}
 800627c:	bf00      	nop
 800627e:	3708      	adds	r7, #8
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}

08006284 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8006284:	b580      	push	{r7, lr}
 8006286:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8006288:	f7ff ffd1 	bl	800622e <chSysLockFromISR>
}
 800628c:	bf00      	nop
 800628e:	bd80      	pop	{r7, pc}

08006290 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8006290:	b580      	push	{r7, lr}
 8006292:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8006294:	f7ff ffdb 	bl	800624e <chSysUnlockFromISR>
}
 8006298:	bf00      	nop
 800629a:	bd80      	pop	{r7, pc}

0800629c <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 800629c:	b580      	push	{r7, lr}
 800629e:	b082      	sub	sp, #8
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
 80062a4:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 80062a6:	6839      	ldr	r1, [r7, #0]
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f002 fcc7 	bl	8008c3c <chThdResumeI>
}
 80062ae:	bf00      	nop
 80062b0:	3708      	adds	r7, #8
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
	...

080062b8 <__rccResetAPB1L>:
__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 80062b8:	b480      	push	{r7}
 80062ba:	b083      	sub	sp, #12
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  RCC->APB1LRSTR |= mask;
 80062c0:	4b0c      	ldr	r3, [pc, #48]	; (80062f4 <__rccResetAPB1L+0x3c>)
 80062c2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80062c6:	490b      	ldr	r1, [pc, #44]	; (80062f4 <__rccResetAPB1L+0x3c>)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 80062d0:	4b08      	ldr	r3, [pc, #32]	; (80062f4 <__rccResetAPB1L+0x3c>)
 80062d2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	43db      	mvns	r3, r3
 80062da:	4906      	ldr	r1, [pc, #24]	; (80062f4 <__rccResetAPB1L+0x3c>)
 80062dc:	4013      	ands	r3, r2
 80062de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 80062e2:	4b04      	ldr	r3, [pc, #16]	; (80062f4 <__rccResetAPB1L+0x3c>)
 80062e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 80062e8:	bf00      	nop
 80062ea:	370c      	adds	r7, #12
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bc80      	pop	{r7}
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	58024400 	.word	0x58024400

080062f8 <__rccResetAPB2>:
__STATIC_INLINE void __rccResetAPB2(uint32_t mask) {
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  RCC->APB2RSTR |= mask;
 8006300:	4b0c      	ldr	r3, [pc, #48]	; (8006334 <__rccResetAPB2+0x3c>)
 8006302:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8006306:	490b      	ldr	r1, [pc, #44]	; (8006334 <__rccResetAPB2+0x3c>)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	4313      	orrs	r3, r2
 800630c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8006310:	4b08      	ldr	r3, [pc, #32]	; (8006334 <__rccResetAPB2+0x3c>)
 8006312:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	43db      	mvns	r3, r3
 800631a:	4906      	ldr	r1, [pc, #24]	; (8006334 <__rccResetAPB2+0x3c>)
 800631c:	4013      	ands	r3, r2
 800631e:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8006322:	4b04      	ldr	r3, [pc, #16]	; (8006334 <__rccResetAPB2+0x3c>)
 8006324:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8006328:	bf00      	nop
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	bc80      	pop	{r7}
 8006330:	4770      	bx	lr
 8006332:	bf00      	nop
 8006334:	58024400 	.word	0x58024400

08006338 <__rccResetAPB4>:
__STATIC_INLINE void __rccResetAPB4(uint32_t mask) {
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  RCC->APB4RSTR |= mask;
 8006340:	4b0c      	ldr	r3, [pc, #48]	; (8006374 <__rccResetAPB4+0x3c>)
 8006342:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8006346:	490b      	ldr	r1, [pc, #44]	; (8006374 <__rccResetAPB4+0x3c>)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	4313      	orrs	r3, r2
 800634c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8006350:	4b08      	ldr	r3, [pc, #32]	; (8006374 <__rccResetAPB4+0x3c>)
 8006352:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	43db      	mvns	r3, r3
 800635a:	4906      	ldr	r1, [pc, #24]	; (8006374 <__rccResetAPB4+0x3c>)
 800635c:	4013      	ands	r3, r2
 800635e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8006362:	4b04      	ldr	r3, [pc, #16]	; (8006374 <__rccResetAPB4+0x3c>)
 8006364:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8006368:	bf00      	nop
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	bc80      	pop	{r7}
 8006370:	4770      	bx	lr
 8006372:	bf00      	nop
 8006374:	58024400 	.word	0x58024400

08006378 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	460b      	mov	r3, r1
 8006382:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 8006384:	4b12      	ldr	r3, [pc, #72]	; (80063d0 <rccEnableAPB1L+0x58>)
 8006386:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800638a:	4911      	ldr	r1, [pc, #68]	; (80063d0 <rccEnableAPB1L+0x58>)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	4313      	orrs	r3, r2
 8006390:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 8006394:	78fb      	ldrb	r3, [r7, #3]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d008      	beq.n	80063ac <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 800639a:	4b0d      	ldr	r3, [pc, #52]	; (80063d0 <rccEnableAPB1L+0x58>)
 800639c:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 80063a0:	490b      	ldr	r1, [pc, #44]	; (80063d0 <rccEnableAPB1L+0x58>)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 80063aa:	e008      	b.n	80063be <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 80063ac:	4b08      	ldr	r3, [pc, #32]	; (80063d0 <rccEnableAPB1L+0x58>)
 80063ae:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	43db      	mvns	r3, r3
 80063b6:	4906      	ldr	r1, [pc, #24]	; (80063d0 <rccEnableAPB1L+0x58>)
 80063b8:	4013      	ands	r3, r2
 80063ba:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 80063be:	4b04      	ldr	r3, [pc, #16]	; (80063d0 <rccEnableAPB1L+0x58>)
 80063c0:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 80063c4:	bf00      	nop
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bc80      	pop	{r7}
 80063cc:	4770      	bx	lr
 80063ce:	bf00      	nop
 80063d0:	58024400 	.word	0x58024400

080063d4 <rccResetAPB1L>:
__STATIC_INLINE void rccResetAPB1L(uint32_t mask) {
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b082      	sub	sp, #8
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  __rccResetAPB1L(mask);
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f7ff ff6b 	bl	80062b8 <__rccResetAPB1L>
}
 80063e2:	bf00      	nop
 80063e4:	3708      	adds	r7, #8
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
	...

080063ec <rccEnableAPB2>:
__STATIC_INLINE void rccEnableAPB2(uint32_t mask, bool lp) {
 80063ec:	b480      	push	{r7}
 80063ee:	b083      	sub	sp, #12
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	460b      	mov	r3, r1
 80063f6:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB2ENR |= mask;
 80063f8:	4b12      	ldr	r3, [pc, #72]	; (8006444 <rccEnableAPB2+0x58>)
 80063fa:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80063fe:	4911      	ldr	r1, [pc, #68]	; (8006444 <rccEnableAPB2+0x58>)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	4313      	orrs	r3, r2
 8006404:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
  if (lp) {
 8006408:	78fb      	ldrb	r3, [r7, #3]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d008      	beq.n	8006420 <rccEnableAPB2+0x34>
    RCC_C1->APB2LPENR |= mask;
 800640e:	4b0d      	ldr	r3, [pc, #52]	; (8006444 <rccEnableAPB2+0x58>)
 8006410:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8006414:	490b      	ldr	r1, [pc, #44]	; (8006444 <rccEnableAPB2+0x58>)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4313      	orrs	r3, r2
 800641a:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
 800641e:	e008      	b.n	8006432 <rccEnableAPB2+0x46>
    RCC_C1->APB2LPENR &= ~mask;
 8006420:	4b08      	ldr	r3, [pc, #32]	; (8006444 <rccEnableAPB2+0x58>)
 8006422:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	43db      	mvns	r3, r3
 800642a:	4906      	ldr	r1, [pc, #24]	; (8006444 <rccEnableAPB2+0x58>)
 800642c:	4013      	ands	r3, r2
 800642e:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 8006432:	4b04      	ldr	r3, [pc, #16]	; (8006444 <rccEnableAPB2+0x58>)
 8006434:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
}
 8006438:	bf00      	nop
 800643a:	370c      	adds	r7, #12
 800643c:	46bd      	mov	sp, r7
 800643e:	bc80      	pop	{r7}
 8006440:	4770      	bx	lr
 8006442:	bf00      	nop
 8006444:	58024400 	.word	0x58024400

08006448 <rccResetAPB2>:
__STATIC_INLINE void rccResetAPB2(uint32_t mask) {
 8006448:	b580      	push	{r7, lr}
 800644a:	b082      	sub	sp, #8
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  __rccResetAPB2(mask);
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f7ff ff51 	bl	80062f8 <__rccResetAPB2>
}
 8006456:	bf00      	nop
 8006458:	3708      	adds	r7, #8
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
	...

08006460 <rccEnableAPB4>:
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {
 8006460:	b480      	push	{r7}
 8006462:	b083      	sub	sp, #12
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	460b      	mov	r3, r1
 800646a:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB4ENR |= mask;
 800646c:	4b12      	ldr	r3, [pc, #72]	; (80064b8 <rccEnableAPB4+0x58>)
 800646e:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8006472:	4911      	ldr	r1, [pc, #68]	; (80064b8 <rccEnableAPB4+0x58>)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	4313      	orrs	r3, r2
 8006478:	f8c1 30f4 	str.w	r3, [r1, #244]	; 0xf4
  if (lp) {
 800647c:	78fb      	ldrb	r3, [r7, #3]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d008      	beq.n	8006494 <rccEnableAPB4+0x34>
    RCC_C1->APB4LPENR |= mask;
 8006482:	4b0d      	ldr	r3, [pc, #52]	; (80064b8 <rccEnableAPB4+0x58>)
 8006484:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8006488:	490b      	ldr	r1, [pc, #44]	; (80064b8 <rccEnableAPB4+0x58>)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4313      	orrs	r3, r2
 800648e:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 8006492:	e008      	b.n	80064a6 <rccEnableAPB4+0x46>
    RCC_C1->APB4LPENR &= ~mask;
 8006494:	4b08      	ldr	r3, [pc, #32]	; (80064b8 <rccEnableAPB4+0x58>)
 8006496:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	43db      	mvns	r3, r3
 800649e:	4906      	ldr	r1, [pc, #24]	; (80064b8 <rccEnableAPB4+0x58>)
 80064a0:	4013      	ands	r3, r2
 80064a2:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
  (void)RCC_C1->APB4LPENR;
 80064a6:	4b04      	ldr	r3, [pc, #16]	; (80064b8 <rccEnableAPB4+0x58>)
 80064a8:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
}
 80064ac:	bf00      	nop
 80064ae:	370c      	adds	r7, #12
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bc80      	pop	{r7}
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	58024400 	.word	0x58024400

080064bc <rccResetAPB4>:
__STATIC_INLINE void rccResetAPB4(uint32_t mask) {
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  __rccResetAPB4(mask);
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f7ff ff37 	bl	8006338 <__rccResetAPB4>
}
 80064ca:	bf00      	nop
 80064cc:	3708      	adds	r7, #8
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}
	...

080064d4 <spi_lld_configure>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {
 80064d4:	b480      	push	{r7}
 80064d6:	b083      	sub	sp, #12
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	69db      	ldr	r3, [r3, #28]
 80064e0:	2200      	movs	r2, #0
 80064e2:	601a      	str	r2, [r3, #0]
  spip->spi->CR2  = 0U;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	69db      	ldr	r3, [r3, #28]
 80064e8:	2200      	movs	r2, #0
 80064ea:	605a      	str	r2, [r3, #4]
  spip->spi->IER  = SPI_IER_OVRIE;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	69db      	ldr	r3, [r3, #28]
 80064f0:	2240      	movs	r2, #64	; 0x40
 80064f2:	611a      	str	r2, [r3, #16]
  spip->spi->IFCR = 0xFFFFFFFFU;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	69db      	ldr	r3, [r3, #28]
 80064f8:	f04f 32ff 	mov.w	r2, #4294967295
 80064fc:	619a      	str	r2, [r3, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	695a      	ldr	r2, [r3, #20]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8006504:	4b14      	ldr	r3, [pc, #80]	; (8006558 <spi_lld_configure+0x84>)
 8006506:	4013      	ands	r3, r2
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8006508:	687a      	ldr	r2, [r7, #4]
 800650a:	69d2      	ldr	r2, [r2, #28]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 800650c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8006510:	6093      	str	r3, [r2, #8]
  if (spip->config->slave) {
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	785b      	ldrb	r3, [r3, #1]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d008      	beq.n	800652e <spi_lld_configure+0x5a>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	699a      	ldr	r2, [r3, #24]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	69db      	ldr	r3, [r3, #28]
 8006526:	f422 22c0 	bic.w	r2, r2, #393216	; 0x60000
 800652a:	60da      	str	r2, [r3, #12]
 800652c:	e009      	b.n	8006542 <spi_lld_configure+0x6e>
  }
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	699a      	ldr	r2, [r3, #24]
 8006534:	4b09      	ldr	r3, [pc, #36]	; (800655c <spi_lld_configure+0x88>)
 8006536:	4013      	ands	r3, r2
 8006538:	687a      	ldr	r2, [r7, #4]
 800653a:	69d2      	ldr	r2, [r2, #28]
 800653c:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 8006540:	60d3      	str	r3, [r2, #12]
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	69db      	ldr	r3, [r3, #28]
 8006546:	f240 1201 	movw	r2, #257	; 0x101
 800654a:	601a      	str	r2, [r3, #0]
}
 800654c:	bf00      	nop
 800654e:	370c      	adds	r7, #12
 8006550:	46bd      	mov	sp, r7
 8006552:	bc80      	pop	{r7}
 8006554:	4770      	bx	lr
 8006556:	bf00      	nop
 8006558:	ffff3e1f 	.word	0xffff3e1f
 800655c:	dfb9ffff 	.word	0xdfb9ffff

08006560 <spi_lld_resume>:

static void spi_lld_resume(SPIDriver *spip) {
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	785b      	ldrb	r3, [r3, #1]
 800656e:	f083 0301 	eor.w	r3, r3, #1
 8006572:	b2db      	uxtb	r3, r3
 8006574:	2b00      	cmp	r3, #0
 8006576:	d007      	beq.n	8006588 <spi_lld_resume+0x28>
    spip->spi->CR1 |= SPI_CR1_CSTART;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	69db      	ldr	r3, [r3, #28]
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	69db      	ldr	r3, [r3, #28]
 8006582:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006586:	601a      	str	r2, [r3, #0]
  }
}
 8006588:	bf00      	nop
 800658a:	370c      	adds	r7, #12
 800658c:	46bd      	mov	sp, r7
 800658e:	bc80      	pop	{r7}
 8006590:	4770      	bx	lr

08006592 <spi_lld_suspend>:

static void spi_lld_suspend(SPIDriver *spip) {
 8006592:	b480      	push	{r7}
 8006594:	b083      	sub	sp, #12
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	785b      	ldrb	r3, [r3, #1]
 80065a0:	f083 0301 	eor.w	r3, r3, #1
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00f      	beq.n	80065ca <spi_lld_suspend+0x38>
    spip->spi->CR1 |= SPI_CR1_CSUSP;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	69db      	ldr	r3, [r3, #28]
 80065ae:	681a      	ldr	r2, [r3, #0]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	69db      	ldr	r3, [r3, #28]
 80065b4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80065b8:	601a      	str	r2, [r3, #0]
    while ((spip->spi->CR1 & SPI_CR1_CSTART) != 0U) {
 80065ba:	bf00      	nop
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	69db      	ldr	r3, [r3, #28]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d1f8      	bne.n	80065bc <spi_lld_suspend+0x2a>
    }
  }
  spip->spi->IFCR = 0xFFFFFFFF;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	69db      	ldr	r3, [r3, #28]
 80065ce:	f04f 32ff 	mov.w	r2, #4294967295
 80065d2:	619a      	str	r2, [r3, #24]
}
 80065d4:	bf00      	nop
 80065d6:	370c      	adds	r7, #12
 80065d8:	46bd      	mov	sp, r7
 80065da:	bc80      	pop	{r7}
 80065dc:	4770      	bx	lr
	...

080065e0 <spi_lld_stop_abort>:

/**
 * @brief   Stopping the SPI transaction quick and dirty.
 */
static void spi_lld_stop_abort(SPIDriver *spip) {
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b082      	sub	sp, #8
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d028      	beq.n	8006644 <spi_lld_stop_abort+0x64>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f022 020f 	bic.w	r2, r2, #15
 8006604:	601a      	str	r2, [r3, #0]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800660a:	7a1b      	ldrb	r3, [r3, #8]
 800660c:	4619      	mov	r1, r3
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	220e      	movs	r2, #14
 8006616:	408a      	lsls	r2, r1
 8006618:	605a      	str	r2, [r3, #4]
    bdmaStreamDisable(spip->rx.bdma);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	f022 020f 	bic.w	r2, r2, #15
 800662c:	601a      	str	r2, [r3, #0]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006632:	7a1b      	ldrb	r3, [r3, #8]
 8006634:	4619      	mov	r1, r3
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	220e      	movs	r2, #14
 800663e:	408a      	lsls	r2, r1
 8006640:	605a      	str	r2, [r3, #4]
 8006642:	e037      	b.n	80066b4 <spi_lld_stop_abort+0xd4>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f022 021f 	bic.w	r2, r2, #31
 8006656:	601a      	str	r2, [r3, #0]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f003 0301 	and.w	r3, r3, #1
 8006664:	2b00      	cmp	r3, #0
 8006666:	d1f7      	bne.n	8006658 <spi_lld_stop_abort+0x78>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800666c:	7b1b      	ldrb	r3, [r3, #12]
 800666e:	4619      	mov	r1, r3
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	223d      	movs	r2, #61	; 0x3d
 8006678:	408a      	lsls	r2, r1
 800667a:	601a      	str	r2, [r3, #0]
    dmaStreamDisable(spip->rx.dma);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f022 021f 	bic.w	r2, r2, #31
 800668e:	601a      	str	r2, [r3, #0]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f003 0301 	and.w	r3, r3, #1
 800669c:	2b00      	cmp	r3, #0
 800669e:	d1f7      	bne.n	8006690 <spi_lld_stop_abort+0xb0>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a4:	7b1b      	ldrb	r3, [r3, #12]
 80066a6:	4619      	mov	r1, r3
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	223d      	movs	r2, #61	; 0x3d
 80066b0:	408a      	lsls	r2, r1
 80066b2:	601a      	str	r2, [r3, #0]
     in a clean state.*/
  if (false) {
  }

#if STM32_SPI_USE_SPI1
  else if (&SPID1 == spip) {
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a18      	ldr	r2, [pc, #96]	; (8006718 <spi_lld_stop_abort+0x138>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d104      	bne.n	80066c6 <spi_lld_stop_abort+0xe6>
    rccResetSPI1();
 80066bc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80066c0:	f7ff fec2 	bl	8006448 <rccResetAPB2>
 80066c4:	e021      	b.n	800670a <spi_lld_stop_abort+0x12a>
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	4a14      	ldr	r2, [pc, #80]	; (800671c <spi_lld_stop_abort+0x13c>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d104      	bne.n	80066d8 <spi_lld_stop_abort+0xf8>
    rccResetSPI2();
 80066ce:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80066d2:	f7ff fe7f 	bl	80063d4 <rccResetAPB1L>
 80066d6:	e018      	b.n	800670a <spi_lld_stop_abort+0x12a>
  }
#endif

#if STM32_SPI_USE_SPI3
  else if (&SPID3 == spip) {
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4a11      	ldr	r2, [pc, #68]	; (8006720 <spi_lld_stop_abort+0x140>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d104      	bne.n	80066ea <spi_lld_stop_abort+0x10a>
    rccResetSPI3();
 80066e0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80066e4:	f7ff fe76 	bl	80063d4 <rccResetAPB1L>
 80066e8:	e00f      	b.n	800670a <spi_lld_stop_abort+0x12a>
    rccResetSPI4();
  }
#endif

#if STM32_SPI_USE_SPI5
  else if (&SPID5 == spip) {
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	4a0d      	ldr	r2, [pc, #52]	; (8006724 <spi_lld_stop_abort+0x144>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d104      	bne.n	80066fc <spi_lld_stop_abort+0x11c>
    rccResetSPI5();
 80066f2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80066f6:	f7ff fea7 	bl	8006448 <rccResetAPB2>
 80066fa:	e006      	b.n	800670a <spi_lld_stop_abort+0x12a>
  }
#endif

#if STM32_SPI_USE_SPI6
  else if (&SPID6 == spip) {
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a0a      	ldr	r2, [pc, #40]	; (8006728 <spi_lld_stop_abort+0x148>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d102      	bne.n	800670a <spi_lld_stop_abort+0x12a>
    rccResetSPI6();
 8006704:	2020      	movs	r0, #32
 8006706:	f7ff fed9 	bl	80064bc <rccResetAPB4>
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f7ff fee2 	bl	80064d4 <spi_lld_configure>
}
 8006710:	bf00      	nop
 8006712:	3708      	adds	r7, #8
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}
 8006718:	240008e0 	.word	0x240008e0
 800671c:	2400091c 	.word	0x2400091c
 8006720:	24000958 	.word	0x24000958
 8006724:	24000994 	.word	0x24000994
 8006728:	240009d0 	.word	0x240009d0

0800672c <spi_lld_stop_nicely>:
/**
 * @brief   Stopping the SPI transaction in the nicest possible way.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static msg_t spi_lld_stop_nicely(SPIDriver *spip) {
 800672c:	b580      	push	{r7, lr}
 800672e:	b082      	sub	sp, #8
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]

  if (spip->config->slave) {
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	785b      	ldrb	r3, [r3, #1]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d004      	beq.n	8006748 <spi_lld_stop_nicely+0x1c>

    spi_lld_stop_abort(spip);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f7ff ff4e 	bl	80065e0 <spi_lld_stop_abort>

    return HAL_RET_SUCCESS;
 8006744:	2300      	movs	r3, #0
 8006746:	e079      	b.n	800683c <spi_lld_stop_nicely+0x110>
  }

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d030      	beq.n	80067b4 <spi_lld_stop_nicely+0x88>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	f022 020f 	bic.w	r2, r2, #15
 8006764:	601a      	str	r2, [r3, #0]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800676a:	7a1b      	ldrb	r3, [r3, #8]
 800676c:	4619      	mov	r1, r3
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	220e      	movs	r2, #14
 8006776:	408a      	lsls	r2, r1
 8006778:	605a      	str	r2, [r3, #4]

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 800677a:	bf00      	nop
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	69db      	ldr	r3, [r3, #28]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006786:	2b00      	cmp	r3, #0
 8006788:	d1f8      	bne.n	800677c <spi_lld_stop_nicely+0x50>
      /* Waiting.*/
    }

    bdmaStreamDisable(spip->rx.bdma);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	f022 020f 	bic.w	r2, r2, #15
 800679c:	601a      	str	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a2:	7a1b      	ldrb	r3, [r3, #8]
 80067a4:	4619      	mov	r1, r3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	220e      	movs	r2, #14
 80067ae:	408a      	lsls	r2, r1
 80067b0:	605a      	str	r2, [r3, #4]
 80067b2:	e03f      	b.n	8006834 <spi_lld_stop_nicely+0x108>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f022 021f 	bic.w	r2, r2, #31
 80067c6:	601a      	str	r2, [r3, #0]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 0301 	and.w	r3, r3, #1
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d1f7      	bne.n	80067c8 <spi_lld_stop_nicely+0x9c>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067dc:	7b1b      	ldrb	r3, [r3, #12]
 80067de:	4619      	mov	r1, r3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	223d      	movs	r2, #61	; 0x3d
 80067e8:	408a      	lsls	r2, r1
 80067ea:	601a      	str	r2, [r3, #0]

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 80067ec:	bf00      	nop
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	69db      	ldr	r3, [r3, #28]
 80067f2:	695b      	ldr	r3, [r3, #20]
 80067f4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d1f8      	bne.n	80067ee <spi_lld_stop_nicely+0xc2>
      /* Waiting.*/
    }

    dmaStreamDisable(spip->rx.dma);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f022 021f 	bic.w	r2, r2, #31
 800680e:	601a      	str	r2, [r3, #0]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f003 0301 	and.w	r3, r3, #1
 800681c:	2b00      	cmp	r3, #0
 800681e:	d1f7      	bne.n	8006810 <spi_lld_stop_nicely+0xe4>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006824:	7b1b      	ldrb	r3, [r3, #12]
 8006826:	4619      	mov	r1, r3
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	223d      	movs	r2, #61	; 0x3d
 8006830:	408a      	lsls	r2, r1
 8006832:	601a      	str	r2, [r3, #0]
  }
#endif

  /* Stopping SPI.*/
  spi_lld_suspend(spip);
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f7ff feac 	bl	8006592 <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return HAL_RET_SUCCESS;
 800683a:	2300      	movs	r3, #0
}
 800683c:	4618      	mov	r0, r3
 800683e:	3708      	adds	r7, #8
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}

08006844 <spi_lld_serve_bdma_rx_interrupt>:
 * @brief   Shared DMA end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_bdma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8006844:	b580      	push	{r7, lr}
 8006846:	b082      	sub	sp, #8
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
 800684c:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & STM32_BDMA_ISR_TEIF) != 0U) {
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	f003 0308 	and.w	r3, r3, #8
 8006854:	2b00      	cmp	r3, #0
 8006856:	d01a      	beq.n	800688e <spi_lld_serve_bdma_rx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 8006858:	4838      	ldr	r0, [pc, #224]	; (800693c <spi_lld_serve_bdma_rx_interrupt+0xf8>)
 800685a:	f7ff fd08 	bl	800626e <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f7ff febe 	bl	80065e0 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d004      	beq.n	8006878 <spi_lld_serve_bdma_rx_interrupt+0x34>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	4798      	blx	r3
 8006878:	f7ff fd04 	bl	8006284 <osalSysLockFromISR>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	3308      	adds	r3, #8
 8006880:	f06f 0112 	mvn.w	r1, #18
 8006884:	4618      	mov	r0, r3
 8006886:	f7ff fd09 	bl	800629c <osalThreadResumeI>
 800688a:	f7ff fd01 	bl	8006290 <osalSysUnlockFromISR>
  }

  if (spip->config->circular) {
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d028      	beq.n	80068ea <spi_lld_serve_bdma_rx_interrupt+0xa6>
    if ((flags & STM32_BDMA_ISR_HTIF) != 0U) {
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	f003 0304 	and.w	r3, r3, #4
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d009      	beq.n	80068b6 <spi_lld_serve_bdma_rx_interrupt+0x72>
      /* Half buffer interrupt.*/
      __spi_isr_half_code(spip);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d004      	beq.n	80068b6 <spi_lld_serve_bdma_rx_interrupt+0x72>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	4798      	blx	r3
    }
    if ((flags & STM32_BDMA_ISR_TCIF) != 0U) {
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	f003 0302 	and.w	r3, r3, #2
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d039      	beq.n	8006934 <spi_lld_serve_bdma_rx_interrupt+0xf0>
      /* End buffer interrupt.*/
      __spi_isr_full_code(spip);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d034      	beq.n	8006934 <spi_lld_serve_bdma_rx_interrupt+0xf0>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2204      	movs	r2, #4
 80068ce:	701a      	strb	r2, [r3, #0]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	4798      	blx	r3
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	2b04      	cmp	r3, #4
 80068e0:	d128      	bne.n	8006934 <spi_lld_serve_bdma_rx_interrupt+0xf0>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2203      	movs	r2, #3
 80068e6:	701a      	strb	r2, [r3, #0]
    (void) spi_lld_stop_nicely(spip);

    /* Operation finished interrupt.*/
    __spi_isr_complete_code(spip);
  }
}
 80068e8:	e024      	b.n	8006934 <spi_lld_serve_bdma_rx_interrupt+0xf0>
    (void) spi_lld_stop_nicely(spip);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f7ff ff1e 	bl	800672c <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d00f      	beq.n	800691a <spi_lld_serve_bdma_rx_interrupt+0xd6>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2204      	movs	r2, #4
 80068fe:	701a      	strb	r2, [r3, #0]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	4798      	blx	r3
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	781b      	ldrb	r3, [r3, #0]
 800690e:	2b04      	cmp	r3, #4
 8006910:	d106      	bne.n	8006920 <spi_lld_serve_bdma_rx_interrupt+0xdc>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2202      	movs	r2, #2
 8006916:	701a      	strb	r2, [r3, #0]
 8006918:	e002      	b.n	8006920 <spi_lld_serve_bdma_rx_interrupt+0xdc>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2202      	movs	r2, #2
 800691e:	701a      	strb	r2, [r3, #0]
 8006920:	f7ff fcb0 	bl	8006284 <osalSysLockFromISR>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	3308      	adds	r3, #8
 8006928:	2100      	movs	r1, #0
 800692a:	4618      	mov	r0, r3
 800692c:	f7ff fcb6 	bl	800629c <osalThreadResumeI>
 8006930:	f7ff fcae 	bl	8006290 <osalSysUnlockFromISR>
}
 8006934:	bf00      	nop
 8006936:	3708      	adds	r7, #8
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}
 800693c:	0800fc70 	.word	0x0800fc70

08006940 <spi_lld_serve_bdma_tx_interrupt>:
 * @brief   Shared BDMA end-of-tx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_bdma_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 8006940:	b580      	push	{r7, lr}
 8006942:	b082      	sub	sp, #8
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & STM32_BDMA_ISR_TEIF) != 0) {
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	f003 0308 	and.w	r3, r3, #8
 8006950:	2b00      	cmp	r3, #0
 8006952:	d01a      	beq.n	800698a <spi_lld_serve_bdma_tx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 8006954:	480f      	ldr	r0, [pc, #60]	; (8006994 <spi_lld_serve_bdma_tx_interrupt+0x54>)
 8006956:	f7ff fc8a 	bl	800626e <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f7ff fe40 	bl	80065e0 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d004      	beq.n	8006974 <spi_lld_serve_bdma_tx_interrupt+0x34>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	4798      	blx	r3
 8006974:	f7ff fc86 	bl	8006284 <osalSysLockFromISR>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	3308      	adds	r3, #8
 800697c:	f06f 0112 	mvn.w	r1, #18
 8006980:	4618      	mov	r0, r3
 8006982:	f7ff fc8b 	bl	800629c <osalThreadResumeI>
 8006986:	f7ff fc83 	bl	8006290 <osalSysUnlockFromISR>
  }
}
 800698a:	bf00      	nop
 800698c:	3708      	adds	r7, #8
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop
 8006994:	0800fc70 	.word	0x0800fc70

08006998 <spi_lld_serve_dma_rx_interrupt>:
 * @brief   Shared DMA end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8006998:	b580      	push	{r7, lr}
 800699a:	b082      	sub	sp, #8
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
 80069a0:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0U) {
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	f003 030c 	and.w	r3, r3, #12
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d01a      	beq.n	80069e2 <spi_lld_serve_dma_rx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 80069ac:	4838      	ldr	r0, [pc, #224]	; (8006a90 <spi_lld_serve_dma_rx_interrupt+0xf8>)
 80069ae:	f7ff fc5e 	bl	800626e <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f7ff fe14 	bl	80065e0 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d004      	beq.n	80069cc <spi_lld_serve_dma_rx_interrupt+0x34>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	4798      	blx	r3
 80069cc:	f7ff fc5a 	bl	8006284 <osalSysLockFromISR>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	3308      	adds	r3, #8
 80069d4:	f06f 0112 	mvn.w	r1, #18
 80069d8:	4618      	mov	r0, r3
 80069da:	f7ff fc5f 	bl	800629c <osalThreadResumeI>
 80069de:	f7ff fc57 	bl	8006290 <osalSysUnlockFromISR>
  }

  if (spip->config->circular) {
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d028      	beq.n	8006a3e <spi_lld_serve_dma_rx_interrupt+0xa6>
    if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	f003 0310 	and.w	r3, r3, #16
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d009      	beq.n	8006a0a <spi_lld_serve_dma_rx_interrupt+0x72>
      /* Half buffer interrupt.*/
      __spi_isr_half_code(spip);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d004      	beq.n	8006a0a <spi_lld_serve_dma_rx_interrupt+0x72>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	4798      	blx	r3
    }
    if ((flags & STM32_DMA_ISR_TCIF) != 0U) {
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	f003 0320 	and.w	r3, r3, #32
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d039      	beq.n	8006a88 <spi_lld_serve_dma_rx_interrupt+0xf0>
      /* End buffer interrupt.*/
      __spi_isr_full_code(spip);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d034      	beq.n	8006a88 <spi_lld_serve_dma_rx_interrupt+0xf0>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2204      	movs	r2, #4
 8006a22:	701a      	strb	r2, [r3, #0]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	4798      	blx	r3
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	781b      	ldrb	r3, [r3, #0]
 8006a32:	2b04      	cmp	r3, #4
 8006a34:	d128      	bne.n	8006a88 <spi_lld_serve_dma_rx_interrupt+0xf0>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2203      	movs	r2, #3
 8006a3a:	701a      	strb	r2, [r3, #0]
    (void) spi_lld_stop_nicely(spip);

    /* Operation finished interrupt.*/
    __spi_isr_complete_code(spip);
  }
}
 8006a3c:	e024      	b.n	8006a88 <spi_lld_serve_dma_rx_interrupt+0xf0>
    (void) spi_lld_stop_nicely(spip);
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f7ff fe74 	bl	800672c <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d00f      	beq.n	8006a6e <spi_lld_serve_dma_rx_interrupt+0xd6>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2204      	movs	r2, #4
 8006a52:	701a      	strb	r2, [r3, #0]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	4798      	blx	r3
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	781b      	ldrb	r3, [r3, #0]
 8006a62:	2b04      	cmp	r3, #4
 8006a64:	d106      	bne.n	8006a74 <spi_lld_serve_dma_rx_interrupt+0xdc>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2202      	movs	r2, #2
 8006a6a:	701a      	strb	r2, [r3, #0]
 8006a6c:	e002      	b.n	8006a74 <spi_lld_serve_dma_rx_interrupt+0xdc>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2202      	movs	r2, #2
 8006a72:	701a      	strb	r2, [r3, #0]
 8006a74:	f7ff fc06 	bl	8006284 <osalSysLockFromISR>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	3308      	adds	r3, #8
 8006a7c:	2100      	movs	r1, #0
 8006a7e:	4618      	mov	r0, r3
 8006a80:	f7ff fc0c 	bl	800629c <osalThreadResumeI>
 8006a84:	f7ff fc04 	bl	8006290 <osalSysUnlockFromISR>
}
 8006a88:	bf00      	nop
 8006a8a:	3708      	adds	r7, #8
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}
 8006a90:	0800fc70 	.word	0x0800fc70

08006a94 <spi_lld_serve_dma_tx_interrupt>:
 * @brief   Shared DMA end-of-tx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b082      	sub	sp, #8
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	f003 030c 	and.w	r3, r3, #12
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d01a      	beq.n	8006ade <spi_lld_serve_dma_tx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 8006aa8:	480f      	ldr	r0, [pc, #60]	; (8006ae8 <spi_lld_serve_dma_tx_interrupt+0x54>)
 8006aaa:	f7ff fbe0 	bl	800626e <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f7ff fd96 	bl	80065e0 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d004      	beq.n	8006ac8 <spi_lld_serve_dma_tx_interrupt+0x34>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	4798      	blx	r3
 8006ac8:	f7ff fbdc 	bl	8006284 <osalSysLockFromISR>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	3308      	adds	r3, #8
 8006ad0:	f06f 0112 	mvn.w	r1, #18
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f7ff fbe1 	bl	800629c <osalThreadResumeI>
 8006ada:	f7ff fbd9 	bl	8006290 <osalSysUnlockFromISR>
  }
}
 8006ade:	bf00      	nop
 8006ae0:	3708      	adds	r7, #8
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
 8006ae6:	bf00      	nop
 8006ae8:	0800fc70 	.word	0x0800fc70

08006aec <spi_lld_serve_interrupt>:
/**
 * @brief   Shared SPI service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static void spi_lld_serve_interrupt(SPIDriver *spip) {
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  uint32_t sr;

  sr = spip->spi->SR & spip->spi->IER;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	69db      	ldr	r3, [r3, #28]
 8006af8:	695a      	ldr	r2, [r3, #20]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	69db      	ldr	r3, [r3, #28]
 8006afe:	691b      	ldr	r3, [r3, #16]
 8006b00:	4013      	ands	r3, r2
 8006b02:	60fb      	str	r3, [r7, #12]
  spip->spi->IFCR = sr;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	69db      	ldr	r3, [r3, #28]
 8006b08:	68fa      	ldr	r2, [r7, #12]
 8006b0a:	619a      	str	r2, [r3, #24]

  if ((sr & SPI_SR_OVR) != 0U) {
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d017      	beq.n	8006b46 <spi_lld_serve_interrupt+0x5a>

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f7ff fd62 	bl	80065e0 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	689b      	ldr	r3, [r3, #8]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d004      	beq.n	8006b30 <spi_lld_serve_interrupt+0x44>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	4798      	blx	r3
 8006b30:	f7ff fba8 	bl	8006284 <osalSysLockFromISR>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	3308      	adds	r3, #8
 8006b38:	f06f 0112 	mvn.w	r1, #18
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f7ff fbad 	bl	800629c <osalThreadResumeI>
 8006b42:	f7ff fba5 	bl	8006290 <osalSysUnlockFromISR>
  }
}
 8006b46:	bf00      	nop
 8006b48:	3710      	adds	r7, #16
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
	...

08006b50 <spi_lld_get_dma>:
 * @param[in] txstream  stream to be allocated for TX
 * @param[in] priority  streams IRQ priority
 * @return              The operation status.
 */
static msg_t spi_lld_get_dma(SPIDriver *spip, uint32_t rxstream,
                             uint32_t txstream, uint32_t priority) {
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b084      	sub	sp, #16
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	60f8      	str	r0, [r7, #12]
 8006b58:	60b9      	str	r1, [r7, #8]
 8006b5a:	607a      	str	r2, [r7, #4]
 8006b5c:	603b      	str	r3, [r7, #0]

  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	4a14      	ldr	r2, [pc, #80]	; (8006bb4 <spi_lld_get_dma+0x64>)
 8006b62:	6839      	ldr	r1, [r7, #0]
 8006b64:	68b8      	ldr	r0, [r7, #8]
 8006b66:	f7fd fe6d 	bl	8004844 <dmaStreamAllocI>
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	625a      	str	r2, [r3, #36]	; 0x24
                                 (stm32_dmaisr_t)spi_lld_serve_dma_rx_interrupt,
                                 (void *)spip);
  if (spip->rx.dma == NULL) {
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d102      	bne.n	8006b7e <spi_lld_get_dma+0x2e>
    return HAL_RET_NO_RESOURCE;
 8006b78:	f06f 0310 	mvn.w	r3, #16
 8006b7c:	e015      	b.n	8006baa <spi_lld_get_dma+0x5a>
  }

  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	4a0d      	ldr	r2, [pc, #52]	; (8006bb8 <spi_lld_get_dma+0x68>)
 8006b82:	6839      	ldr	r1, [r7, #0]
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f7fd fe5d 	bl	8004844 <dmaStreamAllocI>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	629a      	str	r2, [r3, #40]	; 0x28
                                 (stm32_dmaisr_t)spi_lld_serve_dma_tx_interrupt,
                                 (void *)spip);
  if (spip->tx.dma == NULL) {
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d107      	bne.n	8006ba8 <spi_lld_get_dma+0x58>
    dmaStreamFreeI(spip->rx.dma);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f7fd feeb 	bl	8004978 <dmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 8006ba2:	f06f 0310 	mvn.w	r3, #16
 8006ba6:	e000      	b.n	8006baa <spi_lld_get_dma+0x5a>
  }

  return HAL_RET_SUCCESS;
 8006ba8:	2300      	movs	r3, #0
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3710      	adds	r7, #16
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}
 8006bb2:	bf00      	nop
 8006bb4:	08006999 	.word	0x08006999
 8006bb8:	08006a95 	.word	0x08006a95

08006bbc <spi_lld_get_bdma>:
 * @param[in] txstream  stream to be allocated for TX
 * @param[in] priority  streams IRQ priority
 * @return              The operation status.
 */
static msg_t spi_lld_get_bdma(SPIDriver *spip, uint32_t rxstream,
                              uint32_t txstream, uint32_t priority) {
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	60f8      	str	r0, [r7, #12]
 8006bc4:	60b9      	str	r1, [r7, #8]
 8006bc6:	607a      	str	r2, [r7, #4]
 8006bc8:	603b      	str	r3, [r7, #0]

  spip->rx.bdma = bdmaStreamAllocI(rxstream, priority,
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	4a14      	ldr	r2, [pc, #80]	; (8006c20 <spi_lld_get_bdma+0x64>)
 8006bce:	6839      	ldr	r1, [r7, #0]
 8006bd0:	68b8      	ldr	r0, [r7, #8]
 8006bd2:	f7fd fa5b 	bl	800408c <bdmaStreamAllocI>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	625a      	str	r2, [r3, #36]	; 0x24
                                   (stm32_bdmaisr_t)spi_lld_serve_bdma_rx_interrupt,
                                   (void *)spip);
  if (spip->rx.bdma == NULL) {
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d102      	bne.n	8006bea <spi_lld_get_bdma+0x2e>
    return HAL_RET_NO_RESOURCE;
 8006be4:	f06f 0310 	mvn.w	r3, #16
 8006be8:	e015      	b.n	8006c16 <spi_lld_get_bdma+0x5a>
  }

  spip->tx.bdma = bdmaStreamAllocI(txstream, priority,
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	4a0d      	ldr	r2, [pc, #52]	; (8006c24 <spi_lld_get_bdma+0x68>)
 8006bee:	6839      	ldr	r1, [r7, #0]
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f7fd fa4b 	bl	800408c <bdmaStreamAllocI>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	629a      	str	r2, [r3, #40]	; 0x28
                                   (stm32_bdmaisr_t)spi_lld_serve_bdma_tx_interrupt,
                                   (void *)spip);
  if (spip->tx.bdma == NULL) {
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d107      	bne.n	8006c14 <spi_lld_get_bdma+0x58>
    bdmaStreamFreeI(spip->rx.bdma);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f7fd fab9 	bl	8004180 <bdmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 8006c0e:	f06f 0310 	mvn.w	r3, #16
 8006c12:	e000      	b.n	8006c16 <spi_lld_get_bdma+0x5a>
  }

  return HAL_RET_SUCCESS;
 8006c14:	2300      	movs	r3, #0
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3710      	adds	r7, #16
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}
 8006c1e:	bf00      	nop
 8006c20:	08006845 	.word	0x08006845
 8006c24:	08006941 	.word	0x08006941

08006c28 <VectorCC>:
/**
 * @brief   SPI1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI1_HANDLER) {
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8006c2c:	4806      	ldr	r0, [pc, #24]	; (8006c48 <VectorCC+0x20>)
 8006c2e:	f000 ffed 	bl	8007c0c <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID1);
 8006c32:	4806      	ldr	r0, [pc, #24]	; (8006c4c <VectorCC+0x24>)
 8006c34:	f7ff ff5a 	bl	8006aec <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8006c38:	4803      	ldr	r0, [pc, #12]	; (8006c48 <VectorCC+0x20>)
 8006c3a:	f001 f821 	bl	8007c80 <__trace_isr_leave>
 8006c3e:	f002 fb29 	bl	8009294 <__port_irq_epilogue>
}
 8006c42:	bf00      	nop
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	08010120 	.word	0x08010120
 8006c4c:	240008e0 	.word	0x240008e0

08006c50 <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 8006c50:	b580      	push	{r7, lr}
 8006c52:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8006c54:	4806      	ldr	r0, [pc, #24]	; (8006c70 <VectorD0+0x20>)
 8006c56:	f000 ffd9 	bl	8007c0c <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID2);
 8006c5a:	4806      	ldr	r0, [pc, #24]	; (8006c74 <VectorD0+0x24>)
 8006c5c:	f7ff ff46 	bl	8006aec <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8006c60:	4803      	ldr	r0, [pc, #12]	; (8006c70 <VectorD0+0x20>)
 8006c62:	f001 f80d 	bl	8007c80 <__trace_isr_leave>
 8006c66:	f002 fb15 	bl	8009294 <__port_irq_epilogue>
}
 8006c6a:	bf00      	nop
 8006c6c:	bd80      	pop	{r7, pc}
 8006c6e:	bf00      	nop
 8006c70:	0801012c 	.word	0x0801012c
 8006c74:	2400091c 	.word	0x2400091c

08006c78 <Vector10C>:
/**
 * @brief   SPI3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI3_HANDLER) {
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8006c7c:	4806      	ldr	r0, [pc, #24]	; (8006c98 <Vector10C+0x20>)
 8006c7e:	f000 ffc5 	bl	8007c0c <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID3);
 8006c82:	4806      	ldr	r0, [pc, #24]	; (8006c9c <Vector10C+0x24>)
 8006c84:	f7ff ff32 	bl	8006aec <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8006c88:	4803      	ldr	r0, [pc, #12]	; (8006c98 <Vector10C+0x20>)
 8006c8a:	f000 fff9 	bl	8007c80 <__trace_isr_leave>
 8006c8e:	f002 fb01 	bl	8009294 <__port_irq_epilogue>
}
 8006c92:	bf00      	nop
 8006c94:	bd80      	pop	{r7, pc}
 8006c96:	bf00      	nop
 8006c98:	08010138 	.word	0x08010138
 8006c9c:	24000958 	.word	0x24000958

08006ca0 <Vector194>:
/**
 * @brief   SPI5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI5_HANDLER) {
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8006ca4:	4806      	ldr	r0, [pc, #24]	; (8006cc0 <Vector194+0x20>)
 8006ca6:	f000 ffb1 	bl	8007c0c <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID5);
 8006caa:	4806      	ldr	r0, [pc, #24]	; (8006cc4 <Vector194+0x24>)
 8006cac:	f7ff ff1e 	bl	8006aec <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8006cb0:	4803      	ldr	r0, [pc, #12]	; (8006cc0 <Vector194+0x20>)
 8006cb2:	f000 ffe5 	bl	8007c80 <__trace_isr_leave>
 8006cb6:	f002 faed 	bl	8009294 <__port_irq_epilogue>
}
 8006cba:	bf00      	nop
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	08010144 	.word	0x08010144
 8006cc4:	24000994 	.word	0x24000994

08006cc8 <Vector198>:
/**
 * @brief   SPI6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI6_HANDLER) {
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8006ccc:	4806      	ldr	r0, [pc, #24]	; (8006ce8 <Vector198+0x20>)
 8006cce:	f000 ff9d 	bl	8007c0c <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID6);
 8006cd2:	4806      	ldr	r0, [pc, #24]	; (8006cec <Vector198+0x24>)
 8006cd4:	f7ff ff0a 	bl	8006aec <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8006cd8:	4803      	ldr	r0, [pc, #12]	; (8006ce8 <Vector198+0x20>)
 8006cda:	f000 ffd1 	bl	8007c80 <__trace_isr_leave>
 8006cde:	f002 fad9 	bl	8009294 <__port_irq_epilogue>
}
 8006ce2:	bf00      	nop
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	bf00      	nop
 8006ce8:	08010150 	.word	0x08010150
 8006cec:	240009d0 	.word	0x240009d0

08006cf0 <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	af00      	add	r7, sp, #0

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 8006cf4:	4842      	ldr	r0, [pc, #264]	; (8006e00 <spi_lld_init+0x110>)
 8006cf6:	f7fb f817 	bl	8001d28 <spiObjectInit>
  SPID1.spi       = SPI1;
 8006cfa:	4b41      	ldr	r3, [pc, #260]	; (8006e00 <spi_lld_init+0x110>)
 8006cfc:	4a41      	ldr	r2, [pc, #260]	; (8006e04 <spi_lld_init+0x114>)
 8006cfe:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID1.is_bdma   = false;
 8006d00:	4b3f      	ldr	r3, [pc, #252]	; (8006e00 <spi_lld_init+0x110>)
 8006d02:	2200      	movs	r2, #0
 8006d04:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID1.rx.dma    = NULL;
 8006d08:	4b3d      	ldr	r3, [pc, #244]	; (8006e00 <spi_lld_init+0x110>)
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	625a      	str	r2, [r3, #36]	; 0x24
  SPID1.tx.dma    = NULL;
 8006d0e:	4b3c      	ldr	r3, [pc, #240]	; (8006e00 <spi_lld_init+0x110>)
 8006d10:	2200      	movs	r2, #0
 8006d12:	629a      	str	r2, [r3, #40]	; 0x28
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8006d14:	4b3a      	ldr	r3, [pc, #232]	; (8006e00 <spi_lld_init+0x110>)
 8006d16:	4a3c      	ldr	r2, [pc, #240]	; (8006e08 <spi_lld_init+0x118>)
 8006d18:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8006d1a:	4b39      	ldr	r3, [pc, #228]	; (8006e00 <spi_lld_init+0x110>)
 8006d1c:	4a3b      	ldr	r2, [pc, #236]	; (8006e0c <spi_lld_init+0x11c>)
 8006d1e:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI1_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8006d20:	210a      	movs	r1, #10
 8006d22:	2023      	movs	r0, #35	; 0x23
 8006d24:	f7fb fdbc 	bl	80028a0 <nvicEnableVector>
#endif
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
 8006d28:	4839      	ldr	r0, [pc, #228]	; (8006e10 <spi_lld_init+0x120>)
 8006d2a:	f7fa fffd 	bl	8001d28 <spiObjectInit>
  SPID2.spi       = SPI2;
 8006d2e:	4b38      	ldr	r3, [pc, #224]	; (8006e10 <spi_lld_init+0x120>)
 8006d30:	4a38      	ldr	r2, [pc, #224]	; (8006e14 <spi_lld_init+0x124>)
 8006d32:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID2.is_bdma   = false;
 8006d34:	4b36      	ldr	r3, [pc, #216]	; (8006e10 <spi_lld_init+0x120>)
 8006d36:	2200      	movs	r2, #0
 8006d38:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID2.rx.dma    = NULL;
 8006d3c:	4b34      	ldr	r3, [pc, #208]	; (8006e10 <spi_lld_init+0x120>)
 8006d3e:	2200      	movs	r2, #0
 8006d40:	625a      	str	r2, [r3, #36]	; 0x24
  SPID2.tx.dma    = NULL;
 8006d42:	4b33      	ldr	r3, [pc, #204]	; (8006e10 <spi_lld_init+0x120>)
 8006d44:	2200      	movs	r2, #0
 8006d46:	629a      	str	r2, [r3, #40]	; 0x28
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8006d48:	4b31      	ldr	r3, [pc, #196]	; (8006e10 <spi_lld_init+0x120>)
 8006d4a:	4a2f      	ldr	r2, [pc, #188]	; (8006e08 <spi_lld_init+0x118>)
 8006d4c:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8006d4e:	4b30      	ldr	r3, [pc, #192]	; (8006e10 <spi_lld_init+0x120>)
 8006d50:	4a2e      	ldr	r2, [pc, #184]	; (8006e0c <spi_lld_init+0x11c>)
 8006d52:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI2_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8006d54:	210a      	movs	r1, #10
 8006d56:	2024      	movs	r0, #36	; 0x24
 8006d58:	f7fb fda2 	bl	80028a0 <nvicEnableVector>
#endif
#endif

#if STM32_SPI_USE_SPI3
  spiObjectInit(&SPID3);
 8006d5c:	482e      	ldr	r0, [pc, #184]	; (8006e18 <spi_lld_init+0x128>)
 8006d5e:	f7fa ffe3 	bl	8001d28 <spiObjectInit>
  SPID3.spi       = SPI3;
 8006d62:	4b2d      	ldr	r3, [pc, #180]	; (8006e18 <spi_lld_init+0x128>)
 8006d64:	4a2d      	ldr	r2, [pc, #180]	; (8006e1c <spi_lld_init+0x12c>)
 8006d66:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID3.is_bdma   = false;
 8006d68:	4b2b      	ldr	r3, [pc, #172]	; (8006e18 <spi_lld_init+0x128>)
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID3.rx.dma    = NULL;
 8006d70:	4b29      	ldr	r3, [pc, #164]	; (8006e18 <spi_lld_init+0x128>)
 8006d72:	2200      	movs	r2, #0
 8006d74:	625a      	str	r2, [r3, #36]	; 0x24
  SPID3.tx.dma    = NULL;
 8006d76:	4b28      	ldr	r3, [pc, #160]	; (8006e18 <spi_lld_init+0x128>)
 8006d78:	2200      	movs	r2, #0
 8006d7a:	629a      	str	r2, [r3, #40]	; 0x28
  SPID3.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8006d7c:	4b26      	ldr	r3, [pc, #152]	; (8006e18 <spi_lld_init+0x128>)
 8006d7e:	4a22      	ldr	r2, [pc, #136]	; (8006e08 <spi_lld_init+0x118>)
 8006d80:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID3.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8006d82:	4b25      	ldr	r3, [pc, #148]	; (8006e18 <spi_lld_init+0x128>)
 8006d84:	4a21      	ldr	r2, [pc, #132]	; (8006e0c <spi_lld_init+0x11c>)
 8006d86:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI3_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8006d88:	210a      	movs	r1, #10
 8006d8a:	2033      	movs	r0, #51	; 0x33
 8006d8c:	f7fb fd88 	bl	80028a0 <nvicEnableVector>
  nvicEnableVector(STM32_SPI4_NUMBER, STM32_SPI_SPI4_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI5
  spiObjectInit(&SPID5);
 8006d90:	4823      	ldr	r0, [pc, #140]	; (8006e20 <spi_lld_init+0x130>)
 8006d92:	f7fa ffc9 	bl	8001d28 <spiObjectInit>
  SPID5.spi       = SPI5;
 8006d96:	4b22      	ldr	r3, [pc, #136]	; (8006e20 <spi_lld_init+0x130>)
 8006d98:	4a22      	ldr	r2, [pc, #136]	; (8006e24 <spi_lld_init+0x134>)
 8006d9a:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID5.is_bdma   = false;
 8006d9c:	4b20      	ldr	r3, [pc, #128]	; (8006e20 <spi_lld_init+0x130>)
 8006d9e:	2200      	movs	r2, #0
 8006da0:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID5.rx.dma    = NULL;
 8006da4:	4b1e      	ldr	r3, [pc, #120]	; (8006e20 <spi_lld_init+0x130>)
 8006da6:	2200      	movs	r2, #0
 8006da8:	625a      	str	r2, [r3, #36]	; 0x24
  SPID5.tx.dma    = NULL;
 8006daa:	4b1d      	ldr	r3, [pc, #116]	; (8006e20 <spi_lld_init+0x130>)
 8006dac:	2200      	movs	r2, #0
 8006dae:	629a      	str	r2, [r3, #40]	; 0x28
  SPID5.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8006db0:	4b1b      	ldr	r3, [pc, #108]	; (8006e20 <spi_lld_init+0x130>)
 8006db2:	4a15      	ldr	r2, [pc, #84]	; (8006e08 <spi_lld_init+0x118>)
 8006db4:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID5.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8006db6:	4b1a      	ldr	r3, [pc, #104]	; (8006e20 <spi_lld_init+0x130>)
 8006db8:	4a14      	ldr	r2, [pc, #80]	; (8006e0c <spi_lld_init+0x11c>)
 8006dba:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI5_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 8006dbc:	210a      	movs	r1, #10
 8006dbe:	2055      	movs	r0, #85	; 0x55
 8006dc0:	f7fb fd6e 	bl	80028a0 <nvicEnableVector>
#endif
#endif

#if STM32_SPI_USE_SPI6
  spiObjectInit(&SPID6);
 8006dc4:	4818      	ldr	r0, [pc, #96]	; (8006e28 <spi_lld_init+0x138>)
 8006dc6:	f7fa ffaf 	bl	8001d28 <spiObjectInit>
  SPID6.spi       = SPI6;
 8006dca:	4b17      	ldr	r3, [pc, #92]	; (8006e28 <spi_lld_init+0x138>)
 8006dcc:	4a17      	ldr	r2, [pc, #92]	; (8006e2c <spi_lld_init+0x13c>)
 8006dce:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID6.is_bdma   = true;
 8006dd0:	4b15      	ldr	r3, [pc, #84]	; (8006e28 <spi_lld_init+0x138>)
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID6.rx.bdma   = NULL;
 8006dd8:	4b13      	ldr	r3, [pc, #76]	; (8006e28 <spi_lld_init+0x138>)
 8006dda:	2200      	movs	r2, #0
 8006ddc:	625a      	str	r2, [r3, #36]	; 0x24
  SPID6.tx.bdma   = NULL;
 8006dde:	4b12      	ldr	r3, [pc, #72]	; (8006e28 <spi_lld_init+0x138>)
 8006de0:	2200      	movs	r2, #0
 8006de2:	629a      	str	r2, [r3, #40]	; 0x28
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8006de4:	4b10      	ldr	r3, [pc, #64]	; (8006e28 <spi_lld_init+0x138>)
 8006de6:	f241 020a 	movw	r2, #4106	; 0x100a
 8006dea:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_BDMA_CR_DIR_P2M |
                    STM32_BDMA_CR_TCIE |
                    STM32_BDMA_CR_TEIE;
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8006dec:	4b0e      	ldr	r3, [pc, #56]	; (8006e28 <spi_lld_init+0x138>)
 8006dee:	f241 0218 	movw	r2, #4120	; 0x1018
 8006df2:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_BDMA_CR_DIR_M2P |
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8006df4:	210a      	movs	r1, #10
 8006df6:	2056      	movs	r0, #86	; 0x56
 8006df8:	f7fb fd52 	bl	80028a0 <nvicEnableVector>
#endif
#endif
}
 8006dfc:	bf00      	nop
 8006dfe:	bd80      	pop	{r7, pc}
 8006e00:	240008e0 	.word	0x240008e0
 8006e04:	40013000 	.word	0x40013000
 8006e08:	00010016 	.word	0x00010016
 8006e0c:	00010046 	.word	0x00010046
 8006e10:	2400091c 	.word	0x2400091c
 8006e14:	40003800 	.word	0x40003800
 8006e18:	24000958 	.word	0x24000958
 8006e1c:	40003c00 	.word	0x40003c00
 8006e20:	24000994 	.word	0x24000994
 8006e24:	40015000 	.word	0x40015000
 8006e28:	240009d0 	.word	0x240009d0
 8006e2c:	58001400 	.word	0x58001400

08006e30 <spi_lld_start>:
 * @param[in] spip      pointer to the @p SPIDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_start(SPIDriver *spip) {
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
  uint32_t dsize;
  msg_t msg;

  /* Resetting TX pattern source.*/
  spip->txsource = (uint32_t)STM32_SPI_FILLER_PATTERN;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8006e3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	781b      	ldrb	r3, [r3, #0]
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	f040 80e5 	bne.w	8007014 <spi_lld_start+0x1e4>
    /* Enables the peripheral.*/
    if (false) {
    }

#if STM32_SPI_USE_SPI1
    else if (&SPID1 == spip) {
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4aa1      	ldr	r2, [pc, #644]	; (80070d4 <spi_lld_start+0x2a4>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d121      	bne.n	8006e96 <spi_lld_start+0x66>
      msg = spi_lld_get_dma(spip,
 8006e52:	230a      	movs	r3, #10
 8006e54:	2210      	movs	r2, #16
 8006e56:	2110      	movs	r1, #16
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f7ff fe79 	bl	8006b50 <spi_lld_get_dma>
 8006e5e:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI1_RX_DMA_STREAM,
                            STM32_SPI_SPI1_TX_DMA_STREAM,
                            STM32_SPI_SPI1_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d001      	beq.n	8006e6a <spi_lld_start+0x3a>
        return msg;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	e194      	b.n	8007194 <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI1_RX);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e6e:	2125      	movs	r1, #37	; 0x25
 8006e70:	4618      	mov	r0, r3
 8006e72:	f7fd fdad 	bl	80049d0 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI1_TX);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e7a:	2126      	movs	r1, #38	; 0x26
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f7fd fda7 	bl	80049d0 <dmaSetRequestSource>

      rccEnableSPI1(true);
 8006e82:	2101      	movs	r1, #1
 8006e84:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006e88:	f7ff fab0 	bl	80063ec <rccEnableAPB2>
      rccResetSPI1();
 8006e8c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006e90:	f7ff fada 	bl	8006448 <rccResetAPB2>
 8006e94:	e098      	b.n	8006fc8 <spi_lld_start+0x198>
    }
#endif

#if STM32_SPI_USE_SPI2
    else if (&SPID2 == spip) {
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a8f      	ldr	r2, [pc, #572]	; (80070d8 <spi_lld_start+0x2a8>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d121      	bne.n	8006ee2 <spi_lld_start+0xb2>
      msg = spi_lld_get_dma(spip,
 8006e9e:	230a      	movs	r3, #10
 8006ea0:	2210      	movs	r2, #16
 8006ea2:	2110      	movs	r1, #16
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f7ff fe53 	bl	8006b50 <spi_lld_get_dma>
 8006eaa:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI2_RX_DMA_STREAM,
                            STM32_SPI_SPI2_TX_DMA_STREAM,
                            STM32_SPI_SPI2_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d001      	beq.n	8006eb6 <spi_lld_start+0x86>
        return msg;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	e16e      	b.n	8007194 <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI2_RX);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eba:	2127      	movs	r1, #39	; 0x27
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f7fd fd87 	bl	80049d0 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI2_TX);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ec6:	2128      	movs	r1, #40	; 0x28
 8006ec8:	4618      	mov	r0, r3
 8006eca:	f7fd fd81 	bl	80049d0 <dmaSetRequestSource>

      rccEnableSPI2(true);
 8006ece:	2101      	movs	r1, #1
 8006ed0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006ed4:	f7ff fa50 	bl	8006378 <rccEnableAPB1L>
      rccResetSPI2();
 8006ed8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006edc:	f7ff fa7a 	bl	80063d4 <rccResetAPB1L>
 8006ee0:	e072      	b.n	8006fc8 <spi_lld_start+0x198>
}
#endif

#if STM32_SPI_USE_SPI3
    else if (&SPID3 == spip) {
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	4a7d      	ldr	r2, [pc, #500]	; (80070dc <spi_lld_start+0x2ac>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d121      	bne.n	8006f2e <spi_lld_start+0xfe>
      msg = spi_lld_get_dma(spip,
 8006eea:	230a      	movs	r3, #10
 8006eec:	2210      	movs	r2, #16
 8006eee:	2110      	movs	r1, #16
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f7ff fe2d 	bl	8006b50 <spi_lld_get_dma>
 8006ef6:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI3_RX_DMA_STREAM,
                            STM32_SPI_SPI3_TX_DMA_STREAM,
                            STM32_SPI_SPI3_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d001      	beq.n	8006f02 <spi_lld_start+0xd2>
        return msg;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	e148      	b.n	8007194 <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI3_RX);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f06:	213d      	movs	r1, #61	; 0x3d
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f7fd fd61 	bl	80049d0 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI3_TX);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f12:	213e      	movs	r1, #62	; 0x3e
 8006f14:	4618      	mov	r0, r3
 8006f16:	f7fd fd5b 	bl	80049d0 <dmaSetRequestSource>

      rccEnableSPI3(true);
 8006f1a:	2101      	movs	r1, #1
 8006f1c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006f20:	f7ff fa2a 	bl	8006378 <rccEnableAPB1L>
      rccResetSPI3();
 8006f24:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006f28:	f7ff fa54 	bl	80063d4 <rccResetAPB1L>
 8006f2c:	e04c      	b.n	8006fc8 <spi_lld_start+0x198>
      rccResetSPI4();
    }
#endif

#if STM32_SPI_USE_SPI5
    else if (&SPID5 == spip) {
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4a6b      	ldr	r2, [pc, #428]	; (80070e0 <spi_lld_start+0x2b0>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d121      	bne.n	8006f7a <spi_lld_start+0x14a>
      msg = spi_lld_get_dma(spip,
 8006f36:	230a      	movs	r3, #10
 8006f38:	2210      	movs	r2, #16
 8006f3a:	2110      	movs	r1, #16
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f7ff fe07 	bl	8006b50 <spi_lld_get_dma>
 8006f42:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI5_RX_DMA_STREAM,
                            STM32_SPI_SPI5_TX_DMA_STREAM,
                            STM32_SPI_SPI5_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d001      	beq.n	8006f4e <spi_lld_start+0x11e>
        return msg;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	e122      	b.n	8007194 <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI5_RX);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f52:	2155      	movs	r1, #85	; 0x55
 8006f54:	4618      	mov	r0, r3
 8006f56:	f7fd fd3b 	bl	80049d0 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI5_TX);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f5e:	2156      	movs	r1, #86	; 0x56
 8006f60:	4618      	mov	r0, r3
 8006f62:	f7fd fd35 	bl	80049d0 <dmaSetRequestSource>

      rccEnableSPI5(true);
 8006f66:	2101      	movs	r1, #1
 8006f68:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006f6c:	f7ff fa3e 	bl	80063ec <rccEnableAPB2>
      rccResetSPI5();
 8006f70:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006f74:	f7ff fa68 	bl	8006448 <rccResetAPB2>
 8006f78:	e026      	b.n	8006fc8 <spi_lld_start+0x198>
    }
#endif

#if STM32_SPI_USE_SPI6
    else if (&SPID6 == spip) {
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	4a59      	ldr	r2, [pc, #356]	; (80070e4 <spi_lld_start+0x2b4>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d11f      	bne.n	8006fc2 <spi_lld_start+0x192>
      msg = spi_lld_get_bdma(spip,
 8006f82:	230a      	movs	r3, #10
 8006f84:	2208      	movs	r2, #8
 8006f86:	2108      	movs	r1, #8
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f7ff fe17 	bl	8006bbc <spi_lld_get_bdma>
 8006f8e:	60f8      	str	r0, [r7, #12]
                             STM32_SPI_SPI6_RX_BDMA_STREAM,
                             STM32_SPI_SPI6_TX_BDMA_STREAM,
                             STM32_SPI_SPI6_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d001      	beq.n	8006f9a <spi_lld_start+0x16a>
        return msg;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	e0fc      	b.n	8007194 <spi_lld_start+0x364>
      }
      bdmaSetRequestSource(spip->rx.bdma, STM32_DMAMUX2_SPI6_RX);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f9e:	210b      	movs	r1, #11
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f7fd f91f 	bl	80041e4 <bdmaSetRequestSource>
      bdmaSetRequestSource(spip->tx.bdma, STM32_DMAMUX2_SPI6_TX);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006faa:	210c      	movs	r1, #12
 8006fac:	4618      	mov	r0, r3
 8006fae:	f7fd f919 	bl	80041e4 <bdmaSetRequestSource>

      rccEnableSPI6(true);
 8006fb2:	2101      	movs	r1, #1
 8006fb4:	2020      	movs	r0, #32
 8006fb6:	f7ff fa53 	bl	8006460 <rccEnableAPB4>
      rccResetSPI6();
 8006fba:	2020      	movs	r0, #32
 8006fbc:	f7ff fa7e 	bl	80064bc <rccResetAPB4>
 8006fc0:	e002      	b.n	8006fc8 <spi_lld_start+0x198>
    }
#endif

    else {
      osalDbgAssert(false, "invalid SPI instance");
      return HAL_RET_IS_INVALID;
 8006fc2:	f06f 0314 	mvn.w	r3, #20
 8006fc6:	e0e5      	b.n	8007194 <spi_lld_start+0x364>
    }

    /* DMA setup.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
    if (spip->is_bdma)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d010      	beq.n	8006ff4 <spi_lld_start+0x1c4>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
    {
      bdmaStreamSetPeripheral(spip->rx.bdma, &spip->spi->RXDR);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	69db      	ldr	r3, [r3, #28]
 8006fd6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	609a      	str	r2, [r3, #8]
      bdmaStreamSetPeripheral(spip->tx.bdma, &spip->spi->TXDR);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	69db      	ldr	r3, [r3, #28]
 8006fe6:	f103 0220 	add.w	r2, r3, #32
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	609a      	str	r2, [r3, #8]
 8006ff2:	e00f      	b.n	8007014 <spi_lld_start+0x1e4>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
    else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
    {
      dmaStreamSetPeripheral(spip->rx.dma, &spip->spi->RXDR);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	69db      	ldr	r3, [r3, #28]
 8006ff8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	609a      	str	r2, [r3, #8]
      dmaStreamSetPeripheral(spip->tx.dma, &spip->spi->TXDR);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	69db      	ldr	r3, [r3, #28]
 8007008:	f103 0220 	add.w	r2, r3, #32
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	609a      	str	r2, [r3, #8]
    }
#endif
 }

  /* Configuration-specific DMA setup.*/
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	695b      	ldr	r3, [r3, #20]
 800701a:	f003 031f 	and.w	r3, r3, #31
 800701e:	3301      	adds	r3, #1
 8007020:	60bb      	str	r3, [r7, #8]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d05d      	beq.n	80070e8 <spi_lld_start+0x2b8>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    if (dsize <= 8U) {
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	2b08      	cmp	r3, #8
 8007030:	d80c      	bhi.n	800704c <spi_lld_start+0x21c>
      /* Frame width is between 4 and 8 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 8007036:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 8007042:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	631a      	str	r2, [r3, #48]	; 0x30
 800704a:	e023      	b.n	8007094 <spi_lld_start+0x264>
    }
    else if (dsize <= 16U) {
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	2b10      	cmp	r3, #16
 8007050:	d810      	bhi.n	8007074 <spi_lld_start+0x244>
      /* Frame width is between 9 and 16 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007056:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_HWORD | STM32_BDMA_CR_MSIZE_HWORD;
 800705a:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007066:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_HWORD | STM32_BDMA_CR_MSIZE_HWORD;
 800706a:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	631a      	str	r2, [r3, #48]	; 0x30
 8007072:	e00f      	b.n	8007094 <spi_lld_start+0x264>
    }
    else {
      /* Frame width is between 16 and 32 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007078:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_WORD | STM32_BDMA_CR_MSIZE_WORD;
 800707c:	f443 6220 	orr.w	r2, r3, #2560	; 0xa00
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007088:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_WORD | STM32_BDMA_CR_MSIZE_WORD;
 800708c:	f443 6220 	orr.w	r2, r3, #2560	; 0xa00
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	631a      	str	r2, [r3, #48]	; 0x30
    }
    if (spip->config->circular) {
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	781b      	ldrb	r3, [r3, #0]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d00c      	beq.n	80070b8 <spi_lld_start+0x288>
      spip->rxdmamode |= (STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070a2:	f043 0224 	orr.w	r2, r3, #36	; 0x24
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode |= (STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ae:	f043 0224 	orr.w	r2, r3, #36	; 0x24
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	631a      	str	r2, [r3, #48]	; 0x30
 80070b6:	e069      	b.n	800718c <spi_lld_start+0x35c>
    }
    else {
      spip->rxdmamode &= ~(STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070bc:	f023 0224 	bic.w	r2, r3, #36	; 0x24
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode &= ~(STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070c8:	f023 0224 	bic.w	r2, r3, #36	; 0x24
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	631a      	str	r2, [r3, #48]	; 0x30
 80070d0:	e05c      	b.n	800718c <spi_lld_start+0x35c>
 80070d2:	bf00      	nop
 80070d4:	240008e0 	.word	0x240008e0
 80070d8:	2400091c 	.word	0x2400091c
 80070dc:	24000958 	.word	0x24000958
 80070e0:	24000994 	.word	0x24000994
 80070e4:	240009d0 	.word	0x240009d0
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    if (dsize <= 8U) {
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	2b08      	cmp	r3, #8
 80070ec:	d80c      	bhi.n	8007108 <spi_lld_start+0x2d8>
      /* Frame width is between 4 and 8 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 80070f2:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 80070fe:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	631a      	str	r2, [r3, #48]	; 0x30
 8007106:	e023      	b.n	8007150 <spi_lld_start+0x320>
    }
    else if (dsize <= 16U) {
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	2b10      	cmp	r3, #16
 800710c:	d810      	bhi.n	8007130 <spi_lld_start+0x300>
      /* Frame width is between 9 and 16 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007112:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8007116:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007122:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8007126:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	631a      	str	r2, [r3, #48]	; 0x30
 800712e:	e00f      	b.n	8007150 <spi_lld_start+0x320>
    }
    else {
      /* Frame width is between 16 and 32 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007134:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 8007138:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007144:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 8007148:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	631a      	str	r2, [r3, #48]	; 0x30
    }
    if (spip->config->circular) {
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	781b      	ldrb	r3, [r3, #0]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d00c      	beq.n	8007174 <spi_lld_start+0x344>
      spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800715e:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800716a:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	631a      	str	r2, [r3, #48]	; 0x30
 8007172:	e00b      	b.n	800718c <spi_lld_start+0x35c>
    }
    else {
      spip->rxdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007178:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007184:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	631a      	str	r2, [r3, #48]	; 0x30
    }
  }
#endif

  /* SPI setup and enable.*/
  spi_lld_configure(spip);
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f7ff f9a1 	bl	80064d4 <spi_lld_configure>

  return HAL_RET_SUCCESS;
 8007192:	2300      	movs	r3, #0
}
 8007194:	4618      	mov	r0, r3
 8007196:	3710      	adds	r7, #16
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}

0800719c <spi_lld_polled_exchange>:
 * @param[in] frame     the data frame to send over the SPI bus
 * @return              The received data frame from the SPI bus.
 *
 * @notapi
 */
uint32_t spi_lld_polled_exchange(SPIDriver *spip, uint32_t frame) {
 800719c:	b580      	push	{r7, lr}
 800719e:	b088      	sub	sp, #32
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	6039      	str	r1, [r7, #0]
  uint32_t dsize = (spip->spi->CFG1 & SPI_CFG1_DSIZE_Msk) + 1U;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	69db      	ldr	r3, [r3, #28]
 80071aa:	689b      	ldr	r3, [r3, #8]
 80071ac:	f003 031f 	and.w	r3, r3, #31
 80071b0:	3301      	adds	r3, #1
 80071b2:	61bb      	str	r3, [r7, #24]
  uint32_t rxframe;

  spi_lld_resume(spip);
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f7ff f9d3 	bl	8006560 <spi_lld_resume>

  /* wait for room in TX FIFO.*/
  while ((spip->spi->SR & SPI_SR_TXP) == 0U)
 80071ba:	bf00      	nop
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	69db      	ldr	r3, [r3, #28]
 80071c0:	695b      	ldr	r3, [r3, #20]
 80071c2:	f003 0302 	and.w	r3, r3, #2
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d0f8      	beq.n	80071bc <spi_lld_polled_exchange+0x20>
    ;

  /* Data register must be accessed with the appropriate data size.
     Byte size access (uint8_t *) for transactions that are <= 8-bit etc.*/
  if (dsize <= 8U) {
 80071ca:	69bb      	ldr	r3, [r7, #24]
 80071cc:	2b08      	cmp	r3, #8
 80071ce:	d818      	bhi.n	8007202 <spi_lld_polled_exchange+0x66>
    /* Frame width is between 4 and 8 bits.*/
    volatile uint8_t *txdrp8 = (volatile uint8_t *)&spip->spi->TXDR;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	69db      	ldr	r3, [r3, #28]
 80071d4:	3320      	adds	r3, #32
 80071d6:	60fb      	str	r3, [r7, #12]
    volatile uint8_t *rxdrp8 = (volatile uint8_t *)&spip->spi->RXDR;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	69db      	ldr	r3, [r3, #28]
 80071dc:	3330      	adds	r3, #48	; 0x30
 80071de:	60bb      	str	r3, [r7, #8]
    *txdrp8 = (uint8_t)frame;
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	b2da      	uxtb	r2, r3
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	701a      	strb	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 80071e8:	bf00      	nop
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	69db      	ldr	r3, [r3, #28]
 80071ee:	695b      	ldr	r3, [r3, #20]
 80071f0:	f003 0301 	and.w	r3, r3, #1
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d0f8      	beq.n	80071ea <spi_lld_polled_exchange+0x4e>
      ;
    rxframe = (uint32_t)*rxdrp8;
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	61fb      	str	r3, [r7, #28]
 8007200:	e02b      	b.n	800725a <spi_lld_polled_exchange+0xbe>
  }
  else if (dsize <= 16U) {
 8007202:	69bb      	ldr	r3, [r7, #24]
 8007204:	2b10      	cmp	r3, #16
 8007206:	d818      	bhi.n	800723a <spi_lld_polled_exchange+0x9e>
    /* Frame width is between 9 and 16 bits.*/
    volatile uint16_t *txdrp16 = (volatile uint16_t *)&spip->spi->TXDR;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	69db      	ldr	r3, [r3, #28]
 800720c:	3320      	adds	r3, #32
 800720e:	617b      	str	r3, [r7, #20]
    volatile uint16_t *rxdrp16 = (volatile uint16_t *)&spip->spi->RXDR;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	69db      	ldr	r3, [r3, #28]
 8007214:	3330      	adds	r3, #48	; 0x30
 8007216:	613b      	str	r3, [r7, #16]
    *txdrp16 = (uint16_t)frame;
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	b29a      	uxth	r2, r3
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	801a      	strh	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 8007220:	bf00      	nop
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	69db      	ldr	r3, [r3, #28]
 8007226:	695b      	ldr	r3, [r3, #20]
 8007228:	f003 0301 	and.w	r3, r3, #1
 800722c:	2b00      	cmp	r3, #0
 800722e:	d0f8      	beq.n	8007222 <spi_lld_polled_exchange+0x86>
      ;
    rxframe = (uint32_t)*rxdrp16;
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	881b      	ldrh	r3, [r3, #0]
 8007234:	b29b      	uxth	r3, r3
 8007236:	61fb      	str	r3, [r7, #28]
 8007238:	e00f      	b.n	800725a <spi_lld_polled_exchange+0xbe>
  }
  else {
    /* Frame width is between 16 and 32 bits.*/
    spip->spi->TXDR = frame;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	69db      	ldr	r3, [r3, #28]
 800723e:	683a      	ldr	r2, [r7, #0]
 8007240:	621a      	str	r2, [r3, #32]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 8007242:	bf00      	nop
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	69db      	ldr	r3, [r3, #28]
 8007248:	695b      	ldr	r3, [r3, #20]
 800724a:	f003 0301 	and.w	r3, r3, #1
 800724e:	2b00      	cmp	r3, #0
 8007250:	d0f8      	beq.n	8007244 <spi_lld_polled_exchange+0xa8>
      ;
    rxframe = spip->spi->RXDR;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	69db      	ldr	r3, [r3, #28]
 8007256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007258:	61fb      	str	r3, [r7, #28]
  }

  spi_lld_suspend(spip);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f7ff f999 	bl	8006592 <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return rxframe;
 8007260:	69fb      	ldr	r3, [r7, #28]
}
 8007262:	4618      	mov	r0, r3
 8007264:	3720      	adds	r7, #32
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}

0800726a <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 800726a:	b480      	push	{r7}
 800726c:	b083      	sub	sp, #12
 800726e:	af00      	add	r7, sp, #0
 8007270:	2330      	movs	r3, #48	; 0x30
 8007272:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f383 8811 	msr	BASEPRI, r3
}
 800727a:	bf00      	nop
}
 800727c:	bf00      	nop
}
 800727e:	bf00      	nop
}
 8007280:	bf00      	nop
 8007282:	370c      	adds	r7, #12
 8007284:	46bd      	mov	sp, r7
 8007286:	bc80      	pop	{r7}
 8007288:	4770      	bx	lr

0800728a <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 800728a:	b480      	push	{r7}
 800728c:	b083      	sub	sp, #12
 800728e:	af00      	add	r7, sp, #0
 8007290:	2300      	movs	r3, #0
 8007292:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f383 8811 	msr	BASEPRI, r3
}
 800729a:	bf00      	nop
}
 800729c:	bf00      	nop
}
 800729e:	bf00      	nop
}
 80072a0:	bf00      	nop
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bc80      	pop	{r7}
 80072a8:	4770      	bx	lr

080072aa <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80072aa:	b580      	push	{r7, lr}
 80072ac:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80072ae:	f7ff ffdc 	bl	800726a <chSysLockFromISR>
}
 80072b2:	bf00      	nop
 80072b4:	bd80      	pop	{r7, pc}

080072b6 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80072b6:	b580      	push	{r7, lr}
 80072b8:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80072ba:	f7ff ffe6 	bl	800728a <chSysUnlockFromISR>
}
 80072be:	bf00      	nop
 80072c0:	bd80      	pop	{r7, pc}

080072c2 <osalOsTimerHandlerI>:
static inline void osalOsTimerHandlerI(void) {
 80072c2:	b580      	push	{r7, lr}
 80072c4:	af00      	add	r7, sp, #0
  chSysTimerHandlerI();
 80072c6:	f000 fb7b 	bl	80079c0 <chSysTimerHandlerI>
}
 80072ca:	bf00      	nop
 80072cc:	bd80      	pop	{r7, pc}
	...

080072d0 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	460b      	mov	r3, r1
 80072da:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 80072dc:	4b12      	ldr	r3, [pc, #72]	; (8007328 <rccEnableAPB1L+0x58>)
 80072de:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80072e2:	4911      	ldr	r1, [pc, #68]	; (8007328 <rccEnableAPB1L+0x58>)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	4313      	orrs	r3, r2
 80072e8:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 80072ec:	78fb      	ldrb	r3, [r7, #3]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d008      	beq.n	8007304 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 80072f2:	4b0d      	ldr	r3, [pc, #52]	; (8007328 <rccEnableAPB1L+0x58>)
 80072f4:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 80072f8:	490b      	ldr	r1, [pc, #44]	; (8007328 <rccEnableAPB1L+0x58>)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	4313      	orrs	r3, r2
 80072fe:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 8007302:	e008      	b.n	8007316 <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 8007304:	4b08      	ldr	r3, [pc, #32]	; (8007328 <rccEnableAPB1L+0x58>)
 8007306:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	43db      	mvns	r3, r3
 800730e:	4906      	ldr	r1, [pc, #24]	; (8007328 <rccEnableAPB1L+0x58>)
 8007310:	4013      	ands	r3, r2
 8007312:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8007316:	4b04      	ldr	r3, [pc, #16]	; (8007328 <rccEnableAPB1L+0x58>)
 8007318:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 800731c:	bf00      	nop
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	bc80      	pop	{r7}
 8007324:	4770      	bx	lr
 8007326:	bf00      	nop
 8007328:	58024400 	.word	0x58024400

0800732c <st_lld_init>:
/**
 * @brief   Low level ST driver initialization.
 *
 * @notapi
 */
void st_lld_init(void) {
 800732c:	b580      	push	{r7, lr}
 800732e:	af00      	add	r7, sp, #0
                "clock rounding error");
  osalDbgAssert(((ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1U) < 0x10000,
                "clock prescaler overflow");

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 8007330:	2101      	movs	r1, #1
 8007332:	2001      	movs	r0, #1
 8007334:	f7ff ffcc 	bl	80072d0 <rccEnableAPB1L>

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8007338:	4b14      	ldr	r3, [pc, #80]	; (800738c <st_lld_init+0x60>)
 800733a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800733c:	4a13      	ldr	r2, [pc, #76]	; (800738c <st_lld_init+0x60>)
 800733e:	f043 0301 	orr.w	r3, r3, #1
 8007342:	63d3      	str	r3, [r2, #60]	; 0x3c

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8007344:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007348:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800734c:	629a      	str	r2, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 800734e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007352:	f04f 32ff 	mov.w	r2, #4294967295
 8007356:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 8007358:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800735c:	2200      	movs	r2, #0
 800735e:	619a      	str	r2, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 8007360:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007364:	2200      	movs	r2, #0
 8007366:	635a      	str	r2, [r3, #52]	; 0x34
  STM32_ST_TIM->CCR[2] = 0;
#endif
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
 8007368:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800736c:	2200      	movs	r2, #0
 800736e:	60da      	str	r2, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8007370:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007374:	2200      	movs	r2, #0
 8007376:	605a      	str	r2, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8007378:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800737c:	2201      	movs	r2, #1
 800737e:	615a      	str	r2, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8007380:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007384:	2201      	movs	r2, #1
 8007386:	601a      	str	r2, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8007388:	bf00      	nop
 800738a:	bd80      	pop	{r7, pc}
 800738c:	5c001000 	.word	0x5c001000

08007390 <st_lld_serve_interrupt>:

/**
 * @brief   IRQ handling code.
 */
void st_lld_serve_interrupt(void) {
 8007390:	b580      	push	{r7, lr}
 8007392:	b082      	sub	sp, #8
 8007394:	af00      	add	r7, sp, #0
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;
 8007396:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800739a:	607b      	str	r3, [r7, #4]

  sr  = timp->SR;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	691b      	ldr	r3, [r3, #16]
 80073a0:	603b      	str	r3, [r7, #0]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	68db      	ldr	r3, [r3, #12]
 80073a6:	b2db      	uxtb	r3, r3
 80073a8:	683a      	ldr	r2, [r7, #0]
 80073aa:	4013      	ands	r3, r2
 80073ac:	603b      	str	r3, [r7, #0]
  timp->SR = ~sr;
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	43da      	mvns	r2, r3
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	611a      	str	r2, [r3, #16]

  if ((sr & TIM_SR_CC1IF) != 0U)
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	f003 0302 	and.w	r3, r3, #2
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d005      	beq.n	80073cc <st_lld_serve_interrupt+0x3c>
#endif
  {
    osalSysLockFromISR();
 80073c0:	f7ff ff73 	bl	80072aa <osalSysLockFromISR>
    osalOsTimerHandlerI();
 80073c4:	f7ff ff7d 	bl	80072c2 <osalOsTimerHandlerI>
    osalSysUnlockFromISR();
 80073c8:	f7ff ff75 	bl	80072b6 <osalSysUnlockFromISR>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 80073cc:	bf00      	nop
 80073ce:	3708      	adds	r7, #8
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}

080073d4 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 80073d4:	b480      	push	{r7}
 80073d6:	b083      	sub	sp, #12
 80073d8:	af00      	add	r7, sp, #0
 80073da:	2330      	movs	r3, #48	; 0x30
 80073dc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f383 8811 	msr	BASEPRI, r3
}
 80073e4:	bf00      	nop
}
 80073e6:	bf00      	nop
}
 80073e8:	bf00      	nop
}
 80073ea:	bf00      	nop
 80073ec:	370c      	adds	r7, #12
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bc80      	pop	{r7}
 80073f2:	4770      	bx	lr

080073f4 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80073f4:	b480      	push	{r7}
 80073f6:	b083      	sub	sp, #12
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	2300      	movs	r3, #0
 80073fc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f383 8811 	msr	BASEPRI, r3
}
 8007404:	bf00      	nop
}
 8007406:	bf00      	nop
}
 8007408:	bf00      	nop
}
 800740a:	bf00      	nop
 800740c:	370c      	adds	r7, #12
 800740e:	46bd      	mov	sp, r7
 8007410:	bc80      	pop	{r7}
 8007412:	4770      	bx	lr

08007414 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8007414:	b580      	push	{r7, lr}
 8007416:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8007418:	f7ff ffdc 	bl	80073d4 <chSysLockFromISR>
}
 800741c:	bf00      	nop
 800741e:	bd80      	pop	{r7, pc}

08007420 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8007420:	b580      	push	{r7, lr}
 8007422:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8007424:	f7ff ffe6 	bl	80073f4 <chSysUnlockFromISR>
}
 8007428:	bf00      	nop
 800742a:	bd80      	pop	{r7, pc}

0800742c <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 800742c:	b580      	push	{r7, lr}
 800742e:	b082      	sub	sp, #8
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 8007436:	6839      	ldr	r1, [r7, #0]
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f001 fd18 	bl	8008e6e <chEvtBroadcastFlagsI>
}
 800743e:	bf00      	nop
 8007440:	3708      	adds	r7, #8
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}

08007446 <set_error>:
 * @brief   Error handling routine.
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] isr       USART ISR register value
 */
static void set_error(SerialDriver *sdp, uint32_t isr) {
 8007446:	b580      	push	{r7, lr}
 8007448:	b084      	sub	sp, #16
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
 800744e:	6039      	str	r1, [r7, #0]
  eventflags_t sts = 0;
 8007450:	2300      	movs	r3, #0
 8007452:	60fb      	str	r3, [r7, #12]

  if (isr & USART_ISR_ORE)
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	f003 0308 	and.w	r3, r3, #8
 800745a:	2b00      	cmp	r3, #0
 800745c:	d003      	beq.n	8007466 <set_error+0x20>
    sts |= SD_OVERRUN_ERROR;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007464:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_PE)
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	f003 0301 	and.w	r3, r3, #1
 800746c:	2b00      	cmp	r3, #0
 800746e:	d003      	beq.n	8007478 <set_error+0x32>
    sts |= SD_PARITY_ERROR;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	f043 0320 	orr.w	r3, r3, #32
 8007476:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_FE)
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	f003 0302 	and.w	r3, r3, #2
 800747e:	2b00      	cmp	r3, #0
 8007480:	d003      	beq.n	800748a <set_error+0x44>
    sts |= SD_FRAMING_ERROR;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007488:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_NE)
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	f003 0304 	and.w	r3, r3, #4
 8007490:	2b00      	cmp	r3, #0
 8007492:	d003      	beq.n	800749c <set_error+0x56>
    sts |= SD_NOISE_ERROR;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800749a:	60fb      	str	r3, [r7, #12]
  osalSysLockFromISR();
 800749c:	f7ff ffba 	bl	8007414 <osalSysLockFromISR>
  chnAddFlagsI(sdp, sts);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	3304      	adds	r3, #4
 80074a4:	68f9      	ldr	r1, [r7, #12]
 80074a6:	4618      	mov	r0, r3
 80074a8:	f7ff ffc0 	bl	800742c <osalEventBroadcastFlagsI>
  osalSysUnlockFromISR();
 80074ac:	f7ff ffb8 	bl	8007420 <osalSysUnlockFromISR>
}
 80074b0:	bf00      	nop
 80074b2:	3710      	adds	r7, #16
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {
 80074b8:	b480      	push	{r7}
 80074ba:	b083      	sub	sp, #12
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 80074c0:	4b05      	ldr	r3, [pc, #20]	; (80074d8 <notify1+0x20>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a04      	ldr	r2, [pc, #16]	; (80074d8 <notify1+0x20>)
 80074c6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80074ca:	6013      	str	r3, [r2, #0]
}
 80074cc:	bf00      	nop
 80074ce:	370c      	adds	r7, #12
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bc80      	pop	{r7}
 80074d4:	4770      	bx	lr
 80074d6:	bf00      	nop
 80074d8:	40011000 	.word	0x40011000

080074dc <notify5>:
  UART4->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
}
#endif

#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
static void notify5(io_queue_t *qp) {
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]

  (void)qp;
  UART5->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 80074e4:	4b05      	ldr	r3, [pc, #20]	; (80074fc <notify5+0x20>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a04      	ldr	r2, [pc, #16]	; (80074fc <notify5+0x20>)
 80074ea:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80074ee:	6013      	str	r3, [r2, #0]
}
 80074f0:	bf00      	nop
 80074f2:	370c      	adds	r7, #12
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bc80      	pop	{r7}
 80074f8:	4770      	bx	lr
 80074fa:	bf00      	nop
 80074fc:	40005000 	.word	0x40005000

08007500 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 8007500:	b580      	push	{r7, lr}
 8007502:	b082      	sub	sp, #8
 8007504:	af02      	add	r7, sp, #8

#if STM32_SERIAL_USE_USART1
  sdObjectInit(&SD1);
 8007506:	481a      	ldr	r0, [pc, #104]	; (8007570 <sd_lld_init+0x70>)
 8007508:	f7fa fb98 	bl	8001c3c <sdObjectInit>
  iqObjectInit(&SD1.iqueue, sd_in_buf1, sizeof sd_in_buf1, NULL, &SD1);
 800750c:	4b18      	ldr	r3, [pc, #96]	; (8007570 <sd_lld_init+0x70>)
 800750e:	9300      	str	r3, [sp, #0]
 8007510:	2300      	movs	r3, #0
 8007512:	2210      	movs	r2, #16
 8007514:	4917      	ldr	r1, [pc, #92]	; (8007574 <sd_lld_init+0x74>)
 8007516:	4818      	ldr	r0, [pc, #96]	; (8007578 <sd_lld_init+0x78>)
 8007518:	f7fa f81f 	bl	800155a <iqObjectInit>
  oqObjectInit(&SD1.oqueue, sd_out_buf1, sizeof sd_out_buf1, notify1, &SD1);
 800751c:	4b14      	ldr	r3, [pc, #80]	; (8007570 <sd_lld_init+0x70>)
 800751e:	9300      	str	r3, [sp, #0]
 8007520:	4b16      	ldr	r3, [pc, #88]	; (800757c <sd_lld_init+0x7c>)
 8007522:	2210      	movs	r2, #16
 8007524:	4916      	ldr	r1, [pc, #88]	; (8007580 <sd_lld_init+0x80>)
 8007526:	4817      	ldr	r0, [pc, #92]	; (8007584 <sd_lld_init+0x84>)
 8007528:	f7fa f8f9 	bl	800171e <oqObjectInit>
  SD1.usart = USART1;
 800752c:	4b10      	ldr	r3, [pc, #64]	; (8007570 <sd_lld_init+0x70>)
 800752e:	4a16      	ldr	r2, [pc, #88]	; (8007588 <sd_lld_init+0x88>)
 8007530:	655a      	str	r2, [r3, #84]	; 0x54
  SD1.clock = STM32_USART1CLK;
 8007532:	4b0f      	ldr	r3, [pc, #60]	; (8007570 <sd_lld_init+0x70>)
 8007534:	4a15      	ldr	r2, [pc, #84]	; (800758c <sd_lld_init+0x8c>)
 8007536:	659a      	str	r2, [r3, #88]	; 0x58
  nvicEnableVector(STM32_UART4_NUMBER, STM32_SERIAL_UART4_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_UART5
  sdObjectInit(&SD5);
 8007538:	4815      	ldr	r0, [pc, #84]	; (8007590 <sd_lld_init+0x90>)
 800753a:	f7fa fb7f 	bl	8001c3c <sdObjectInit>
  iqObjectInit(&SD5.iqueue, sd_in_buf5, sizeof sd_in_buf5, NULL, &SD5);
 800753e:	4b14      	ldr	r3, [pc, #80]	; (8007590 <sd_lld_init+0x90>)
 8007540:	9300      	str	r3, [sp, #0]
 8007542:	2300      	movs	r3, #0
 8007544:	2210      	movs	r2, #16
 8007546:	4913      	ldr	r1, [pc, #76]	; (8007594 <sd_lld_init+0x94>)
 8007548:	4813      	ldr	r0, [pc, #76]	; (8007598 <sd_lld_init+0x98>)
 800754a:	f7fa f806 	bl	800155a <iqObjectInit>
  oqObjectInit(&SD5.oqueue, sd_out_buf5, sizeof sd_out_buf5, notify5, &SD5);
 800754e:	4b10      	ldr	r3, [pc, #64]	; (8007590 <sd_lld_init+0x90>)
 8007550:	9300      	str	r3, [sp, #0]
 8007552:	4b12      	ldr	r3, [pc, #72]	; (800759c <sd_lld_init+0x9c>)
 8007554:	2210      	movs	r2, #16
 8007556:	4912      	ldr	r1, [pc, #72]	; (80075a0 <sd_lld_init+0xa0>)
 8007558:	4812      	ldr	r0, [pc, #72]	; (80075a4 <sd_lld_init+0xa4>)
 800755a:	f7fa f8e0 	bl	800171e <oqObjectInit>
  SD5.usart = UART5;
 800755e:	4b0c      	ldr	r3, [pc, #48]	; (8007590 <sd_lld_init+0x90>)
 8007560:	4a11      	ldr	r2, [pc, #68]	; (80075a8 <sd_lld_init+0xa8>)
 8007562:	655a      	str	r2, [r3, #84]	; 0x54
  SD5.clock = STM32_UART5CLK;
 8007564:	4b0a      	ldr	r3, [pc, #40]	; (8007590 <sd_lld_init+0x90>)
 8007566:	4a09      	ldr	r2, [pc, #36]	; (800758c <sd_lld_init+0x8c>)
 8007568:	659a      	str	r2, [r3, #88]	; 0x58
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 800756a:	bf00      	nop
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}
 8007570:	24000a0c 	.word	0x24000a0c
 8007574:	24000acc 	.word	0x24000acc
 8007578:	24000a18 	.word	0x24000a18
 800757c:	080074b9 	.word	0x080074b9
 8007580:	24000adc 	.word	0x24000adc
 8007584:	24000a3c 	.word	0x24000a3c
 8007588:	40011000 	.word	0x40011000
 800758c:	05f5e100 	.word	0x05f5e100
 8007590:	24000a6c 	.word	0x24000a6c
 8007594:	24000aec 	.word	0x24000aec
 8007598:	24000a78 	.word	0x24000a78
 800759c:	080074dd 	.word	0x080074dd
 80075a0:	24000afc 	.word	0x24000afc
 80075a4:	24000a9c 	.word	0x24000a9c
 80075a8:	40005000 	.word	0x40005000

080075ac <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b086      	sub	sp, #24
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  USART_TypeDef *u = sdp->usart;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075b8:	60fb      	str	r3, [r7, #12]
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	69db      	ldr	r3, [r3, #28]
 80075be:	613b      	str	r3, [r7, #16]
  u->ICR = isr;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	693a      	ldr	r2, [r7, #16]
 80075c4:	621a      	str	r2, [r3, #32]

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	f003 030f 	and.w	r3, r3, #15
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d003      	beq.n	80075d8 <sd_lld_serve_interrupt+0x2c>
    set_error(sdp, isr);
 80075d0:	6939      	ldr	r1, [r7, #16]
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f7ff ff37 	bl	8007446 <set_error>

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 80075d8:	693b      	ldr	r3, [r7, #16]
 80075da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d01e      	beq.n	8007620 <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 80075e2:	f7ff ff17 	bl	8007414 <osalSysLockFromISR>
    chnAddFlagsI(sdp, SD_BREAK_DETECTED);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	3304      	adds	r3, #4
 80075ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80075ee:	4618      	mov	r0, r3
 80075f0:	f7ff ff1c 	bl	800742c <osalEventBroadcastFlagsI>
    osalSysUnlockFromISR();
 80075f4:	f7ff ff14 	bl	8007420 <osalSysUnlockFromISR>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 80075f8:	e012      	b.n	8007620 <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 80075fa:	f7ff ff0b 	bl	8007414 <osalSysLockFromISR>
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007602:	b2da      	uxtb	r2, r3
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800760a:	4013      	ands	r3, r2
 800760c:	b2db      	uxtb	r3, r3
 800760e:	4619      	mov	r1, r3
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	f7fa fb29 	bl	8001c68 <sdIncomingDataI>
    osalSysUnlockFromISR();
 8007616:	f7ff ff03 	bl	8007420 <osalSysUnlockFromISR>

    isr = u->ISR;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	69db      	ldr	r3, [r3, #28]
 800761e:	613b      	str	r3, [r7, #16]
  while (isr & USART_ISR_RXNE) {
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	f003 0320 	and.w	r3, r3, #32
 8007626:	2b00      	cmp	r3, #0
 8007628:	d1e7      	bne.n	80075fa <sd_lld_serve_interrupt+0x4e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	617b      	str	r3, [r7, #20]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007636:	2b00      	cmp	r3, #0
 8007638:	d025      	beq.n	8007686 <sd_lld_serve_interrupt+0xda>
    while (isr & USART_ISR_TXE) {
 800763a:	e01f      	b.n	800767c <sd_lld_serve_interrupt+0xd0>
      msg_t b;

      osalSysLockFromISR();
 800763c:	f7ff feea 	bl	8007414 <osalSysLockFromISR>
      b = oqGetI(&sdp->oqueue);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	3330      	adds	r3, #48	; 0x30
 8007644:	4618      	mov	r0, r3
 8007646:	f7fa f8d0 	bl	80017ea <oqGetI>
 800764a:	60b8      	str	r0, [r7, #8]
      if (b < MSG_OK) {
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	2b00      	cmp	r3, #0
 8007650:	da0c      	bge.n	800766c <sd_lld_serve_interrupt+0xc0>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	3304      	adds	r3, #4
 8007656:	2108      	movs	r1, #8
 8007658:	4618      	mov	r0, r3
 800765a:	f7ff fee7 	bl	800742c <osalEventBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007664:	617b      	str	r3, [r7, #20]
        osalSysUnlockFromISR();
 8007666:	f7ff fedb 	bl	8007420 <osalSysUnlockFromISR>
        break;
 800766a:	e00c      	b.n	8007686 <sd_lld_serve_interrupt+0xda>
      }
      u->TDR = b;
 800766c:	68ba      	ldr	r2, [r7, #8]
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	629a      	str	r2, [r3, #40]	; 0x28
      osalSysUnlockFromISR();
 8007672:	f7ff fed5 	bl	8007420 <osalSysUnlockFromISR>

      isr = u->ISR;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	69db      	ldr	r3, [r3, #28]
 800767a:	613b      	str	r3, [r7, #16]
    while (isr & USART_ISR_TXE) {
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1da      	bne.n	800763c <sd_lld_serve_interrupt+0x90>
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800768c:	2b00      	cmp	r3, #0
 800768e:	d024      	beq.n	80076da <sd_lld_serve_interrupt+0x12e>
 8007690:	693b      	ldr	r3, [r7, #16]
 8007692:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007696:	2b00      	cmp	r3, #0
 8007698:	d01f      	beq.n	80076da <sd_lld_serve_interrupt+0x12e>
    osalSysLockFromISR();
 800769a:	f7ff febb 	bl	8007414 <osalSysLockFromISR>
    if (oqIsEmptyI(&sdp->oqueue)) {
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076a6:	429a      	cmp	r2, r3
 80076a8:	d105      	bne.n	80076b6 <sd_lld_serve_interrupt+0x10a>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d001      	beq.n	80076b6 <sd_lld_serve_interrupt+0x10a>
 80076b2:	2301      	movs	r3, #1
 80076b4:	e000      	b.n	80076b8 <sd_lld_serve_interrupt+0x10c>
 80076b6:	2300      	movs	r3, #0
 80076b8:	f003 0301 	and.w	r3, r3, #1
 80076bc:	b2db      	uxtb	r3, r3
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d009      	beq.n	80076d6 <sd_lld_serve_interrupt+0x12a>
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	3304      	adds	r3, #4
 80076c6:	2110      	movs	r1, #16
 80076c8:	4618      	mov	r0, r3
 80076ca:	f7ff feaf 	bl	800742c <osalEventBroadcastFlagsI>
      cr1 &= ~USART_CR1_TCIE;
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076d4:	617b      	str	r3, [r7, #20]
    }
    osalSysUnlockFromISR();
 80076d6:	f7ff fea3 	bl	8007420 <osalSysUnlockFromISR>
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	697a      	ldr	r2, [r7, #20]
 80076de:	601a      	str	r2, [r3, #0]
}
 80076e0:	bf00      	nop
 80076e2:	3718      	adds	r7, #24
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <__rccResetAHB4>:
__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  RCC->AHB4RSTR |= mask;
 80076f0:	4b0c      	ldr	r3, [pc, #48]	; (8007724 <__rccResetAHB4+0x3c>)
 80076f2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80076f6:	490b      	ldr	r1, [pc, #44]	; (8007724 <__rccResetAHB4+0x3c>)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	4313      	orrs	r3, r2
 80076fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8007700:	4b08      	ldr	r3, [pc, #32]	; (8007724 <__rccResetAHB4+0x3c>)
 8007702:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	43db      	mvns	r3, r3
 800770a:	4906      	ldr	r1, [pc, #24]	; (8007724 <__rccResetAHB4+0x3c>)
 800770c:	4013      	ands	r3, r2
 800770e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8007712:	4b04      	ldr	r3, [pc, #16]	; (8007724 <__rccResetAHB4+0x3c>)
 8007714:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 8007718:	bf00      	nop
 800771a:	370c      	adds	r7, #12
 800771c:	46bd      	mov	sp, r7
 800771e:	bc80      	pop	{r7}
 8007720:	4770      	bx	lr
 8007722:	bf00      	nop
 8007724:	58024400 	.word	0x58024400

08007728 <rccEnableAHB4>:
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 8007728:	b480      	push	{r7}
 800772a:	b083      	sub	sp, #12
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
 8007730:	460b      	mov	r3, r1
 8007732:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB4ENR |= mask;
 8007734:	4b12      	ldr	r3, [pc, #72]	; (8007780 <rccEnableAHB4+0x58>)
 8007736:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800773a:	4911      	ldr	r1, [pc, #68]	; (8007780 <rccEnableAHB4+0x58>)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4313      	orrs	r3, r2
 8007740:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 8007744:	78fb      	ldrb	r3, [r7, #3]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d008      	beq.n	800775c <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 800774a:	4b0d      	ldr	r3, [pc, #52]	; (8007780 <rccEnableAHB4+0x58>)
 800774c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8007750:	490b      	ldr	r1, [pc, #44]	; (8007780 <rccEnableAHB4+0x58>)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	4313      	orrs	r3, r2
 8007756:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 800775a:	e008      	b.n	800776e <rccEnableAHB4+0x46>
    RCC_C1->AHB4LPENR &= ~mask;
 800775c:	4b08      	ldr	r3, [pc, #32]	; (8007780 <rccEnableAHB4+0x58>)
 800775e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	43db      	mvns	r3, r3
 8007766:	4906      	ldr	r1, [pc, #24]	; (8007780 <rccEnableAHB4+0x58>)
 8007768:	4013      	ands	r3, r2
 800776a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 800776e:	4b04      	ldr	r3, [pc, #16]	; (8007780 <rccEnableAHB4+0x58>)
 8007770:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
}
 8007774:	bf00      	nop
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	bc80      	pop	{r7}
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop
 8007780:	58024400 	.word	0x58024400

08007784 <gpio_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {
 8007784:	b480      	push	{r7}
 8007786:	b083      	sub	sp, #12
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	6039      	str	r1, [r7, #0]

  gpiop->OTYPER  = config->otyper;
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	685a      	ldr	r2, [r3, #4]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	689a      	ldr	r2, [r3, #8]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	68da      	ldr	r2, [r3, #12]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	691a      	ldr	r2, [r3, #16]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	695a      	ldr	r2, [r3, #20]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	699a      	ldr	r2, [r3, #24]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	601a      	str	r2, [r3, #0]
}
 80077c6:	bf00      	nop
 80077c8:	370c      	adds	r7, #12
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bc80      	pop	{r7}
 80077ce:	4770      	bx	lr

080077d0 <stm32_gpio_init>:

static void stm32_gpio_init(void) {
 80077d0:	b580      	push	{r7, lr}
 80077d2:	af00      	add	r7, sp, #0

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  __rccResetAHB4(STM32_GPIO_EN_MASK);
 80077d4:	f240 70ff 	movw	r0, #2047	; 0x7ff
 80077d8:	f7ff ff86 	bl	80076e8 <__rccResetAHB4>
  rccEnableAHB4(STM32_GPIO_EN_MASK, true);
 80077dc:	2101      	movs	r1, #1
 80077de:	f240 70ff 	movw	r0, #2047	; 0x7ff
 80077e2:	f7ff ffa1 	bl	8007728 <rccEnableAHB4>

  /* Initializing all the defined GPIO ports.*/
#if STM32_HAS_GPIOA
  gpio_init(GPIOA, &gpio_default_config.PAData);
 80077e6:	4917      	ldr	r1, [pc, #92]	; (8007844 <stm32_gpio_init+0x74>)
 80077e8:	4817      	ldr	r0, [pc, #92]	; (8007848 <stm32_gpio_init+0x78>)
 80077ea:	f7ff ffcb 	bl	8007784 <gpio_init>
#endif
#if STM32_HAS_GPIOB
  gpio_init(GPIOB, &gpio_default_config.PBData);
 80077ee:	4917      	ldr	r1, [pc, #92]	; (800784c <stm32_gpio_init+0x7c>)
 80077f0:	4817      	ldr	r0, [pc, #92]	; (8007850 <stm32_gpio_init+0x80>)
 80077f2:	f7ff ffc7 	bl	8007784 <gpio_init>
#endif
#if STM32_HAS_GPIOC
  gpio_init(GPIOC, &gpio_default_config.PCData);
 80077f6:	4917      	ldr	r1, [pc, #92]	; (8007854 <stm32_gpio_init+0x84>)
 80077f8:	4817      	ldr	r0, [pc, #92]	; (8007858 <stm32_gpio_init+0x88>)
 80077fa:	f7ff ffc3 	bl	8007784 <gpio_init>
#endif
#if STM32_HAS_GPIOD
  gpio_init(GPIOD, &gpio_default_config.PDData);
 80077fe:	4917      	ldr	r1, [pc, #92]	; (800785c <stm32_gpio_init+0x8c>)
 8007800:	4817      	ldr	r0, [pc, #92]	; (8007860 <stm32_gpio_init+0x90>)
 8007802:	f7ff ffbf 	bl	8007784 <gpio_init>
#endif
#if STM32_HAS_GPIOE
  gpio_init(GPIOE, &gpio_default_config.PEData);
 8007806:	4917      	ldr	r1, [pc, #92]	; (8007864 <stm32_gpio_init+0x94>)
 8007808:	4817      	ldr	r0, [pc, #92]	; (8007868 <stm32_gpio_init+0x98>)
 800780a:	f7ff ffbb 	bl	8007784 <gpio_init>
#endif
#if STM32_HAS_GPIOF
  gpio_init(GPIOF, &gpio_default_config.PFData);
 800780e:	4917      	ldr	r1, [pc, #92]	; (800786c <stm32_gpio_init+0x9c>)
 8007810:	4817      	ldr	r0, [pc, #92]	; (8007870 <stm32_gpio_init+0xa0>)
 8007812:	f7ff ffb7 	bl	8007784 <gpio_init>
#endif
#if STM32_HAS_GPIOG
  gpio_init(GPIOG, &gpio_default_config.PGData);
 8007816:	4917      	ldr	r1, [pc, #92]	; (8007874 <stm32_gpio_init+0xa4>)
 8007818:	4817      	ldr	r0, [pc, #92]	; (8007878 <stm32_gpio_init+0xa8>)
 800781a:	f7ff ffb3 	bl	8007784 <gpio_init>
#endif
#if STM32_HAS_GPIOH
  gpio_init(GPIOH, &gpio_default_config.PHData);
 800781e:	4917      	ldr	r1, [pc, #92]	; (800787c <stm32_gpio_init+0xac>)
 8007820:	4817      	ldr	r0, [pc, #92]	; (8007880 <stm32_gpio_init+0xb0>)
 8007822:	f7ff ffaf 	bl	8007784 <gpio_init>
#endif
#if STM32_HAS_GPIOI
  gpio_init(GPIOI, &gpio_default_config.PIData);
 8007826:	4917      	ldr	r1, [pc, #92]	; (8007884 <stm32_gpio_init+0xb4>)
 8007828:	4817      	ldr	r0, [pc, #92]	; (8007888 <stm32_gpio_init+0xb8>)
 800782a:	f7ff ffab 	bl	8007784 <gpio_init>
#endif
#if STM32_HAS_GPIOJ
  gpio_init(GPIOJ, &gpio_default_config.PJData);
 800782e:	4917      	ldr	r1, [pc, #92]	; (800788c <stm32_gpio_init+0xbc>)
 8007830:	4817      	ldr	r0, [pc, #92]	; (8007890 <stm32_gpio_init+0xc0>)
 8007832:	f7ff ffa7 	bl	8007784 <gpio_init>
#endif
#if STM32_HAS_GPIOK
  gpio_init(GPIOK, &gpio_default_config.PKData);
 8007836:	4917      	ldr	r1, [pc, #92]	; (8007894 <stm32_gpio_init+0xc4>)
 8007838:	4817      	ldr	r0, [pc, #92]	; (8007898 <stm32_gpio_init+0xc8>)
 800783a:	f7ff ffa3 	bl	8007784 <gpio_init>
#endif
}
 800783e:	bf00      	nop
 8007840:	bd80      	pop	{r7, pc}
 8007842:	bf00      	nop
 8007844:	0801015c 	.word	0x0801015c
 8007848:	58020000 	.word	0x58020000
 800784c:	08010178 	.word	0x08010178
 8007850:	58020400 	.word	0x58020400
 8007854:	08010194 	.word	0x08010194
 8007858:	58020800 	.word	0x58020800
 800785c:	080101b0 	.word	0x080101b0
 8007860:	58020c00 	.word	0x58020c00
 8007864:	080101cc 	.word	0x080101cc
 8007868:	58021000 	.word	0x58021000
 800786c:	080101e8 	.word	0x080101e8
 8007870:	58021400 	.word	0x58021400
 8007874:	08010204 	.word	0x08010204
 8007878:	58021800 	.word	0x58021800
 800787c:	08010220 	.word	0x08010220
 8007880:	58021c00 	.word	0x58021c00
 8007884:	0801023c 	.word	0x0801023c
 8007888:	58022000 	.word	0x58022000
 800788c:	08010258 	.word	0x08010258
 8007890:	58022400 	.word	0x58022400
 8007894:	08010274 	.word	0x08010274
 8007898:	58022800 	.word	0x58022800

0800789c <__early_init>:
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 800789c:	b580      	push	{r7, lr}
 800789e:	af00      	add	r7, sp, #0

  stm32_gpio_init();
 80078a0:	f7ff ff96 	bl	80077d0 <stm32_gpio_init>
  stm32_clock_init();
 80078a4:	f7fb fbcc 	bl	8003040 <stm32_clock_init>
}
 80078a8:	bf00      	nop
 80078aa:	bd80      	pop	{r7, pc}

080078ac <boardInit>:

/**
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {
 80078ac:	b480      	push	{r7}
 80078ae:	af00      	add	r7, sp, #0
}
 80078b0:	bf00      	nop
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bc80      	pop	{r7}
 80078b6:	4770      	bx	lr

080078b8 <__tm_calibration_object_init>:
 *
 * @param[out] tcp      pointer to the @p tm_calibration_t structure
 *
 * @notapi
 */
static inline void __tm_calibration_object_init(tm_calibration_t *tcp) {
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b08a      	sub	sp, #40	; 0x28
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2200      	movs	r2, #0
 80078c4:	601a      	str	r2, [r3, #0]
  chTMObjectInit(&tm);
 80078c6:	f107 0308 	add.w	r3, r7, #8
 80078ca:	4618      	mov	r0, r3
 80078cc:	f001 fa41 	bl	8008d52 <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
 80078d0:	2304      	movs	r3, #4
 80078d2:	627b      	str	r3, [r7, #36]	; 0x24
  do {
    chTMStartMeasurementX(&tm);
 80078d4:	f107 0308 	add.w	r3, r7, #8
 80078d8:	4618      	mov	r0, r3
 80078da:	f001 fa57 	bl	8008d8c <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 80078de:	f107 0308 	add.w	r3, r7, #8
 80078e2:	4618      	mov	r0, r3
 80078e4:	f001 fa62 	bl	8008dac <chTMStopMeasurementX>
    i--;
 80078e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ea:	3b01      	subs	r3, #1
 80078ec:	627b      	str	r3, [r7, #36]	; 0x24
  } while (i > 0U);
 80078ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d1ef      	bne.n	80078d4 <__tm_calibration_object_init+0x1c>
  tcp->offset = tm.best;
 80078f4:	68ba      	ldr	r2, [r7, #8]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	601a      	str	r2, [r3, #0]
}
 80078fa:	bf00      	nop
 80078fc:	3728      	adds	r7, #40	; 0x28
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}

08007902 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8007902:	b480      	push	{r7}
 8007904:	b083      	sub	sp, #12
 8007906:	af00      	add	r7, sp, #0
 8007908:	2300      	movs	r3, #0
 800790a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f383 8811 	msr	BASEPRI, r3
}
 8007912:	bf00      	nop
}
 8007914:	bf00      	nop
}
 8007916:	bf00      	nop
 8007918:	370c      	adds	r7, #12
 800791a:	46bd      	mov	sp, r7
 800791c:	bc80      	pop	{r7}
 800791e:	4770      	bx	lr

08007920 <__oslib_init>:
/**
 * @brief   Initialization of all library modules.
 *
 * @notapi
 */
static inline void __oslib_init(void) {
 8007920:	b580      	push	{r7, lr}
 8007922:	af00      	add	r7, sp, #0

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 8007924:	f001 faee 	bl	8008f04 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 8007928:	f001 fb82 	bl	8009030 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 800792c:	f001 fbda 	bl	80090e4 <__factory_init>
#endif
}
 8007930:	bf00      	nop
 8007932:	bd80      	pop	{r7, pc}

08007934 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 8007934:	b580      	push	{r7, lr}
 8007936:	b082      	sub	sp, #8
 8007938:	af00      	add	r7, sp, #0
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 800793a:	4b12      	ldr	r3, [pc, #72]	; (8007984 <chSysInit+0x50>)
 800793c:	2201      	movs	r2, #1
 800793e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 8007940:	2300      	movs	r3, #0
 8007942:	607b      	str	r3, [r7, #4]
 8007944:	e008      	b.n	8007958 <chSysInit+0x24>
    ch_system.instances[i] = NULL;
 8007946:	4a0f      	ldr	r2, [pc, #60]	; (8007984 <chSysInit+0x50>)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	009b      	lsls	r3, r3, #2
 800794c:	4413      	add	r3, r2
 800794e:	2200      	movs	r2, #0
 8007950:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	3301      	adds	r3, #1
 8007956:	607b      	str	r3, [r7, #4]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d0f3      	beq.n	8007946 <chSysInit+0x12>
  }

#if CH_CFG_USE_TM == TRUE
  /* Time Measurement calibration.*/
  __tm_calibration_object_init(&ch_system.tmc);
 800795e:	480a      	ldr	r0, [pc, #40]	; (8007988 <chSysInit+0x54>)
 8007960:	f7ff ffaa 	bl	80078b8 <__tm_calibration_object_init>

  /* User system initialization hook.*/
  CH_CFG_SYSTEM_INIT_HOOK();

  /* OS library modules.*/
  __oslib_init();
 8007964:	f7ff ffdc 	bl	8007920 <__oslib_init>

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 8007968:	4908      	ldr	r1, [pc, #32]	; (800798c <chSysInit+0x58>)
 800796a:	4809      	ldr	r0, [pc, #36]	; (8007990 <chSysInit+0x5c>)
 800796c:	f000 ff4e 	bl	800880c <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 8007970:	4b04      	ldr	r3, [pc, #16]	; (8007984 <chSysInit+0x50>)
 8007972:	2202      	movs	r2, #2
 8007974:	701a      	strb	r2, [r3, #0]
  chSysUnlock();
 8007976:	f7ff ffc4 	bl	8007902 <chSysUnlock>
}
 800797a:	bf00      	nop
 800797c:	3708      	adds	r7, #8
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
 8007982:	bf00      	nop
 8007984:	24000b0c 	.word	0x24000b0c
 8007988:	24000b14 	.word	0x24000b14
 800798c:	08010290 	.word	0x08010290
 8007990:	24000b18 	.word	0x24000b18

08007994 <chSysHalt>:
 *
 * @param[in] reason        pointer to an error string
 *
 * @special
 */
void chSysHalt(const char *reason) {
 8007994:	b580      	push	{r7, lr}
 8007996:	b082      	sub	sp, #8
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 800799c:	b672      	cpsid	i
}
 800799e:	bf00      	nop
 *          the priority mask to level 0.
 */
__STATIC_FORCEINLINE void port_disable(void) {

  __disable_irq();
}
 80079a0:	bf00      	nop

  port_disable();

  /* Logging the event.*/
  __trace_halt(reason);
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f000 f9a6 	bl	8007cf4 <__trace_halt>

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 80079a8:	4a03      	ldr	r2, [pc, #12]	; (80079b8 <chSysHalt+0x24>)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 80079b0:	4b02      	ldr	r3, [pc, #8]	; (80079bc <chSysHalt+0x28>)
 80079b2:	2203      	movs	r2, #3
 80079b4:	701a      	strb	r2, [r3, #0]

  /* Harmless infinite loop.*/
  while (true) {
 80079b6:	e7fe      	b.n	80079b6 <chSysHalt+0x22>
 80079b8:	24000b18 	.word	0x24000b18
 80079bc:	24000b0c 	.word	0x24000b0c

080079c0 <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 80079c0:	b580      	push	{r7, lr}
 80079c2:	af00      	add	r7, sp, #0
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 80079c4:	f000 fc1a 	bl	80081fc <chVTDoTickI>
  CH_CFG_SYSTEM_TICK_HOOK();
}
 80079c8:	bf00      	nop
 80079ca:	bd80      	pop	{r7, pc}

080079cc <chSysIsCounterWithinX>:
 * @retval true         current time within the specified time window.
 * @retval false        current time not within the specified time window.
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {
 80079cc:	b480      	push	{r7}
 80079ce:	b085      	sub	sp, #20
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	60f8      	str	r0, [r7, #12]
 80079d4:	60b9      	str	r1, [r7, #8]
 80079d6:	607a      	str	r2, [r7, #4]

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 80079d8:	68fa      	ldr	r2, [r7, #12]
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	1ad2      	subs	r2, r2, r3
                ((rtcnt_t)end - (rtcnt_t)start));
 80079de:	6879      	ldr	r1, [r7, #4]
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	1acb      	subs	r3, r1, r3
  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 80079e4:	429a      	cmp	r2, r3
 80079e6:	bf34      	ite	cc
 80079e8:	2301      	movcc	r3, #1
 80079ea:	2300      	movcs	r3, #0
 80079ec:	b2db      	uxtb	r3, r3
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3714      	adds	r7, #20
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bc80      	pop	{r7}
 80079f6:	4770      	bx	lr

080079f8 <chSysPolledDelayX>:
 *
 * @param[in] cycles    number of cycles
 *
 * @xclass
 */
void chSysPolledDelayX(rtcnt_t cycles) {
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b084      	sub	sp, #16
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8007a00:	4b0b      	ldr	r3, [pc, #44]	; (8007a30 <chSysPolledDelayX+0x38>)
 8007a02:	685b      	ldr	r3, [r3, #4]
  rtcnt_t start = chSysGetRealtimeCounterX();
 8007a04:	60fb      	str	r3, [r7, #12]
  rtcnt_t end  = start + cycles;
 8007a06:	68fa      	ldr	r2, [r7, #12]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	4413      	add	r3, r2
 8007a0c:	60bb      	str	r3, [r7, #8]

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 8007a0e:	bf00      	nop
 8007a10:	4b07      	ldr	r3, [pc, #28]	; (8007a30 <chSysPolledDelayX+0x38>)
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	68ba      	ldr	r2, [r7, #8]
 8007a16:	68f9      	ldr	r1, [r7, #12]
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f7ff ffd7 	bl	80079cc <chSysIsCounterWithinX>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d1f5      	bne.n	8007a10 <chSysPolledDelayX+0x18>
  }
}
 8007a24:	bf00      	nop
 8007a26:	bf00      	nop
 8007a28:	3710      	adds	r7, #16
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	e0001000 	.word	0xe0001000

08007a34 <chRFCUCollectFaultsI>:
/**
 * @brief   Adds fault flags to the current mask.
 *
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8007a3c:	4b05      	ldr	r3, [pc, #20]	; (8007a54 <chRFCUCollectFaultsI+0x20>)
 8007a3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	4313      	orrs	r3, r2
 8007a44:	4a03      	ldr	r2, [pc, #12]	; (8007a54 <chRFCUCollectFaultsI+0x20>)
 8007a46:	6353      	str	r3, [r2, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 8007a48:	bf00      	nop
 8007a4a:	370c      	adds	r7, #12
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bc80      	pop	{r7}
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop
 8007a54:	24000b18 	.word	0x24000b18

08007a58 <port_timer_get_time>:
 *
 * @return              The system time.
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	af00      	add	r7, sp, #0

  return stGetCounter();
 8007a5c:	f7f9 fc35 	bl	80012ca <stGetCounter>
 8007a60:	4603      	mov	r3, r0
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	bd80      	pop	{r7, pc}

08007a66 <chVTGetSystemTimeX>:
 *
 * @return              The system time in ticks.
 *
 * @xclass
 */
static inline systime_t chVTGetSystemTimeX(void) {
 8007a66:	b580      	push	{r7, lr}
 8007a68:	af00      	add	r7, sp, #0

#if CH_CFG_ST_TIMEDELTA == 0
  return currcore->vtlist.systime;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  return port_timer_get_time();
 8007a6a:	f7ff fff5 	bl	8007a58 <port_timer_get_time>
 8007a6e:	4603      	mov	r3, r0
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	bd80      	pop	{r7, pc}

08007a74 <trace_next>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 8007a74:	b590      	push	{r4, r7, lr}
 8007a76:	b083      	sub	sp, #12
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8007a82:	f7ff fff0 	bl	8007a66 <chVTGetSystemTimeX>
 8007a86:	4603      	mov	r3, r0
 8007a88:	6063      	str	r3, [r4, #4]
 8007a8a:	4b12      	ldr	r3, [pc, #72]	; (8007ad4 <trace_next+0x60>)
 8007a8c:	685b      	ldr	r3, [r3, #4]
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8007a94:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8007a98:	6813      	ldr	r3, [r2, #0]
 8007a9a:	f361 231f 	bfi	r3, r1, #8, #24
 8007a9e:	6013      	str	r3, [r2, #0]
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007aa6:	f103 0210 	add.w	r2, r3, #16
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f503 6309 	add.w	r3, r3, #2192	; 0x890
 8007abc:	429a      	cmp	r2, r3
 8007abe:	d305      	bcc.n	8007acc <trace_next+0x58>
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 8007acc:	bf00      	nop
 8007ace:	370c      	adds	r7, #12
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd90      	pop	{r4, r7, pc}
 8007ad4:	e0001000 	.word	0xe0001000

08007ad8 <__trace_object_init>:
 *
 * @param[out] tbp      pointer to the @p trace_buffer_t structure
 *
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
 8007ad8:	b480      	push	{r7}
 8007ada:	b085      	sub	sp, #20
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007ae6:	801a      	strh	r2, [r3, #0]
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2280      	movs	r2, #128	; 0x80
 8007aec:	805a      	strh	r2, [r3, #2]
  tbp->ptr       = &tbp->buffer[0];
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f103 0208 	add.w	r2, r3, #8
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8007af8:	2300      	movs	r3, #0
 8007afa:	60fb      	str	r3, [r7, #12]
 8007afc:	e00c      	b.n	8007b18 <__trace_object_init+0x40>
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8007afe:	687a      	ldr	r2, [r7, #4]
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	011b      	lsls	r3, r3, #4
 8007b04:	4413      	add	r3, r2
 8007b06:	f103 0208 	add.w	r2, r3, #8
 8007b0a:	7813      	ldrb	r3, [r2, #0]
 8007b0c:	f36f 0302 	bfc	r3, #0, #3
 8007b10:	7013      	strb	r3, [r2, #0]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	3301      	adds	r3, #1
 8007b16:	60fb      	str	r3, [r7, #12]
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2b7f      	cmp	r3, #127	; 0x7f
 8007b1c:	d9ef      	bls.n	8007afe <__trace_object_init+0x26>
  }
}
 8007b1e:	bf00      	nop
 8007b20:	bf00      	nop
 8007b22:	3714      	adds	r7, #20
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bc80      	pop	{r7}
 8007b28:	4770      	bx	lr
	...

08007b2c <__trace_ready>:
 * @param[in] tp        the thread that just become ready
 * @param[in] msg       the thread ready message
 *
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 8007b36:	4b18      	ldr	r3, [pc, #96]	; (8007b98 <__trace_ready+0x6c>)
 8007b38:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007b40:	f003 0301 	and.w	r3, r3, #1
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d122      	bne.n	8007b8e <__trace_ready+0x62>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007b4e:	7813      	ldrb	r3, [r2, #0]
 8007b50:	2101      	movs	r1, #1
 8007b52:	f361 0302 	bfi	r3, r1, #0, #3
 8007b56:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007b64:	460b      	mov	r3, r1
 8007b66:	f003 031f 	and.w	r3, r3, #31
 8007b6a:	b2d9      	uxtb	r1, r3
 8007b6c:	7813      	ldrb	r3, [r2, #0]
 8007b6e:	f361 03c7 	bfi	r3, r1, #3, #5
 8007b72:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b7a:	687a      	ldr	r2, [r7, #4]
 8007b7c:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b84:	683a      	ldr	r2, [r7, #0]
 8007b86:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 8007b88:	68f8      	ldr	r0, [r7, #12]
 8007b8a:	f7ff ff73 	bl	8007a74 <trace_next>
  }
}
 8007b8e:	bf00      	nop
 8007b90:	3710      	adds	r7, #16
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}
 8007b96:	bf00      	nop
 8007b98:	24000b18 	.word	0x24000b18

08007b9c <__trace_switch>:
 * @param[in] ntp       the thread being switched in
 * @param[in] otp       the thread being switched out
 *
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b084      	sub	sp, #16
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
 8007ba4:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 8007ba6:	4b18      	ldr	r3, [pc, #96]	; (8007c08 <__trace_switch+0x6c>)
 8007ba8:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007bb0:	f003 0302 	and.w	r3, r3, #2
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d123      	bne.n	8007c00 <__trace_switch+0x64>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007bbe:	7813      	ldrb	r3, [r2, #0]
 8007bc0:	2102      	movs	r1, #2
 8007bc2:	f361 0302 	bfi	r3, r1, #0, #3
 8007bc6:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	f003 031f 	and.w	r3, r3, #31
 8007bda:	b2d9      	uxtb	r1, r3
 8007bdc:	7813      	ldrb	r3, [r2, #0]
 8007bde:	f361 03c7 	bfi	r3, r1, #3, #5
 8007be2:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007bf4:	683a      	ldr	r2, [r7, #0]
 8007bf6:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007bf8:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 8007bfa:	68f8      	ldr	r0, [r7, #12]
 8007bfc:	f7ff ff3a 	bl	8007a74 <trace_next>
  }
}
 8007c00:	bf00      	nop
 8007c02:	3710      	adds	r7, #16
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bd80      	pop	{r7, pc}
 8007c08:	24000b18 	.word	0x24000b18

08007c0c <__trace_isr_enter>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b086      	sub	sp, #24
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8007c14:	4b19      	ldr	r3, [pc, #100]	; (8007c7c <__trace_isr_enter+0x70>)
 8007c16:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007c1e:	f003 0304 	and.w	r3, r3, #4
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d126      	bne.n	8007c74 <__trace_isr_enter+0x68>
 8007c26:	2330      	movs	r3, #48	; 0x30
 8007c28:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	f383 8811 	msr	BASEPRI, r3
}
 8007c30:	bf00      	nop
}
 8007c32:	bf00      	nop
}
 8007c34:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007c3c:	7813      	ldrb	r3, [r2, #0]
 8007c3e:	2103      	movs	r1, #3
 8007c40:	f361 0302 	bfi	r3, r1, #0, #3
 8007c44:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007c4c:	7813      	ldrb	r3, [r2, #0]
 8007c4e:	f36f 03c7 	bfc	r3, #3, #5
 8007c52:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c5a:	687a      	ldr	r2, [r7, #4]
 8007c5c:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8007c5e:	6978      	ldr	r0, [r7, #20]
 8007c60:	f7ff ff08 	bl	8007a74 <trace_next>
 8007c64:	2300      	movs	r3, #0
 8007c66:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	f383 8811 	msr	BASEPRI, r3
}
 8007c6e:	bf00      	nop
}
 8007c70:	bf00      	nop
}
 8007c72:	bf00      	nop
    port_unlock_from_isr();
  }
}
 8007c74:	bf00      	nop
 8007c76:	3718      	adds	r7, #24
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}
 8007c7c:	24000b18 	.word	0x24000b18

08007c80 <__trace_isr_leave>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b086      	sub	sp, #24
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8007c88:	4b19      	ldr	r3, [pc, #100]	; (8007cf0 <__trace_isr_leave+0x70>)
 8007c8a:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007c92:	f003 0304 	and.w	r3, r3, #4
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d126      	bne.n	8007ce8 <__trace_isr_leave+0x68>
 8007c9a:	2330      	movs	r3, #48	; 0x30
 8007c9c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	f383 8811 	msr	BASEPRI, r3
}
 8007ca4:	bf00      	nop
}
 8007ca6:	bf00      	nop
}
 8007ca8:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007cb0:	7813      	ldrb	r3, [r2, #0]
 8007cb2:	2104      	movs	r1, #4
 8007cb4:	f361 0302 	bfi	r3, r1, #0, #3
 8007cb8:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007cc0:	7813      	ldrb	r3, [r2, #0]
 8007cc2:	f36f 03c7 	bfc	r3, #3, #5
 8007cc6:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007cce:	687a      	ldr	r2, [r7, #4]
 8007cd0:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8007cd2:	6978      	ldr	r0, [r7, #20]
 8007cd4:	f7ff fece 	bl	8007a74 <trace_next>
 8007cd8:	2300      	movs	r3, #0
 8007cda:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007cdc:	693b      	ldr	r3, [r7, #16]
 8007cde:	f383 8811 	msr	BASEPRI, r3
}
 8007ce2:	bf00      	nop
}
 8007ce4:	bf00      	nop
}
 8007ce6:	bf00      	nop
    port_unlock_from_isr();
  }
}
 8007ce8:	bf00      	nop
 8007cea:	3718      	adds	r7, #24
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}
 8007cf0:	24000b18 	.word	0x24000b18

08007cf4 <__trace_halt>:
 *
 * @param[in] reason    the halt error string
 *
 * @notapi
 */
void __trace_halt(const char *reason) {
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b084      	sub	sp, #16
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8007cfc:	4b11      	ldr	r3, [pc, #68]	; (8007d44 <__trace_halt+0x50>)
 8007cfe:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_HALT) == 0U) {
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007d06:	f003 0308 	and.w	r3, r3, #8
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d116      	bne.n	8007d3c <__trace_halt+0x48>
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007d14:	7813      	ldrb	r3, [r2, #0]
 8007d16:	2105      	movs	r1, #5
 8007d18:	f361 0302 	bfi	r3, r1, #0, #3
 8007d1c:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state         = 0;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007d24:	7813      	ldrb	r3, [r2, #0]
 8007d26:	f36f 03c7 	bfc	r3, #3, #5
 8007d2a:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.halt.reason = reason;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d32:	687a      	ldr	r2, [r7, #4]
 8007d34:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8007d36:	68f8      	ldr	r0, [r7, #12]
 8007d38:	f7ff fe9c 	bl	8007a74 <trace_next>
  }
}
 8007d3c:	bf00      	nop
 8007d3e:	3710      	adds	r7, #16
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}
 8007d44:	24000b18 	.word	0x24000b18

08007d48 <chTimeAddX>:
 * @return              The new system time.
 *
 * @xclass
 */
static inline systime_t chTimeAddX(systime_t systime,
                                   sysinterval_t interval) {
 8007d48:	b480      	push	{r7}
 8007d4a:	b083      	sub	sp, #12
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
 8007d50:	6039      	str	r1, [r7, #0]

#if CH_CFG_ST_RESOLUTION != CH_CFG_INTERVALS_SIZE
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
#endif

  return systime + (systime_t)interval;
 8007d52:	687a      	ldr	r2, [r7, #4]
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	4413      	add	r3, r2
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	370c      	adds	r7, #12
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bc80      	pop	{r7}
 8007d60:	4770      	bx	lr

08007d62 <chTimeDiffX>:
 * @param[in] end       second system time
 * @return              The interval representing the time difference.
 *
 * @xclass
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {
 8007d62:	b480      	push	{r7}
 8007d64:	b083      	sub	sp, #12
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
 8007d6a:	6039      	str	r1, [r7, #0]

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8007d6c:	683a      	ldr	r2, [r7, #0]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	1ad3      	subs	r3, r2, r3
  /*lint -restore*/
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	370c      	adds	r7, #12
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bc80      	pop	{r7}
 8007d7a:	4770      	bx	lr

08007d7c <ch_dlist_isempty>:
 * @param[in] dlhp      pointer to the delta list header
 * @return              The status of the delta list.
 *
 * @notapi
 */
static inline bool ch_dlist_isempty(ch_delta_list_t *dlhp) {
 8007d7c:	b480      	push	{r7}
 8007d7e:	b083      	sub	sp, #12
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]

  return (bool)(dlhp == dlhp->next);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	429a      	cmp	r2, r3
 8007d8c:	bf0c      	ite	eq
 8007d8e:	2301      	moveq	r3, #1
 8007d90:	2300      	movne	r3, #0
 8007d92:	b2db      	uxtb	r3, r3
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	370c      	adds	r7, #12
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bc80      	pop	{r7}
 8007d9c:	4770      	bx	lr

08007d9e <ch_dlist_isfirst>:
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline bool ch_dlist_isfirst(ch_delta_list_t *dlhp,
                                    ch_delta_list_t *dlp) {
 8007d9e:	b480      	push	{r7}
 8007da0:	b083      	sub	sp, #12
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	6078      	str	r0, [r7, #4]
 8007da6:	6039      	str	r1, [r7, #0]

  return (bool)(dlhp->next == dlp);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	683a      	ldr	r2, [r7, #0]
 8007dae:	429a      	cmp	r2, r3
 8007db0:	bf0c      	ite	eq
 8007db2:	2301      	moveq	r3, #1
 8007db4:	2300      	movne	r3, #0
 8007db6:	b2db      	uxtb	r3, r3
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	370c      	adds	r7, #12
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bc80      	pop	{r7}
 8007dc0:	4770      	bx	lr

08007dc2 <ch_dlist_insert_after>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {
 8007dc2:	b480      	push	{r7}
 8007dc4:	b085      	sub	sp, #20
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	60f8      	str	r0, [r7, #12]
 8007dca:	60b9      	str	r1, [r7, #8]
 8007dcc:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	687a      	ldr	r2, [r7, #4]
 8007dd2:	609a      	str	r2, [r3, #8]
  dlp->prev       = dlhp;
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	68fa      	ldr	r2, [r7, #12]
 8007dd8:	605a      	str	r2, [r3, #4]
  dlp->next       = dlp->prev->next;
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp;
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	68ba      	ldr	r2, [r7, #8]
 8007dea:	605a      	str	r2, [r3, #4]
  dlhp->next      = dlp;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	601a      	str	r2, [r3, #0]
}
 8007df2:	bf00      	nop
 8007df4:	3714      	adds	r7, #20
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bc80      	pop	{r7}
 8007dfa:	4770      	bx	lr

08007dfc <ch_dlist_insert_before>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_before(ch_delta_list_t *dlhp,
                                          ch_delta_list_t *dlp,
                                          sysinterval_t delta) {
 8007dfc:	b480      	push	{r7}
 8007dfe:	b085      	sub	sp, #20
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	60f8      	str	r0, [r7, #12]
 8007e04:	60b9      	str	r1, [r7, #8]
 8007e06:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	687a      	ldr	r2, [r7, #4]
 8007e0c:	609a      	str	r2, [r3, #8]
  dlp->next       = dlhp;
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	68fa      	ldr	r2, [r7, #12]
 8007e12:	601a      	str	r2, [r3, #0]
  dlp->prev       = dlp->next->prev;
 8007e14:	68bb      	ldr	r3, [r7, #8]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	685a      	ldr	r2, [r3, #4]
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	605a      	str	r2, [r3, #4]
  dlp->prev->next = dlp;
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	68ba      	ldr	r2, [r7, #8]
 8007e24:	601a      	str	r2, [r3, #0]
  dlhp->prev      = dlp;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	68ba      	ldr	r2, [r7, #8]
 8007e2a:	605a      	str	r2, [r3, #4]
}
 8007e2c:	bf00      	nop
 8007e2e:	3714      	adds	r7, #20
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bc80      	pop	{r7}
 8007e34:	4770      	bx	lr

08007e36 <ch_dlist_insert>:
 *
 * @notapi
 */
static inline void ch_dlist_insert(ch_delta_list_t *dlhp,
                                   ch_delta_list_t *dlep,
                                   sysinterval_t delta) {
 8007e36:	b580      	push	{r7, lr}
 8007e38:	b086      	sub	sp, #24
 8007e3a:	af00      	add	r7, sp, #0
 8007e3c:	60f8      	str	r0, [r7, #12]
 8007e3e:	60b9      	str	r1, [r7, #8]
 8007e40:	607a      	str	r2, [r7, #4]
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 8007e48:	e007      	b.n	8007e5a <ch_dlist_insert+0x24>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	689b      	ldr	r3, [r3, #8]
 8007e4e:	687a      	ldr	r2, [r7, #4]
 8007e50:	1ad3      	subs	r3, r2, r3
 8007e52:	607b      	str	r3, [r7, #4]
    dlp = dlp->next;
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	689b      	ldr	r3, [r3, #8]
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	429a      	cmp	r2, r3
 8007e62:	bf8c      	ite	hi
 8007e64:	2301      	movhi	r3, #1
 8007e66:	2300      	movls	r3, #0
 8007e68:	b2db      	uxtb	r3, r3
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d1ed      	bne.n	8007e4a <ch_dlist_insert+0x14>
  }

  /* The timer is inserted in the delta list.*/
  ch_dlist_insert_before(dlp, dlep, delta);
 8007e6e:	687a      	ldr	r2, [r7, #4]
 8007e70:	68b9      	ldr	r1, [r7, #8]
 8007e72:	6978      	ldr	r0, [r7, #20]
 8007e74:	f7ff ffc2 	bl	8007dfc <ch_dlist_insert_before>

  /* Adjusting delta for the following element.*/
  dlp->delta -= delta;
 8007e78:	697b      	ldr	r3, [r7, #20]
 8007e7a:	689a      	ldr	r2, [r3, #8]
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	1ad2      	subs	r2, r2, r3
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	609a      	str	r2, [r3, #8]

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f04f 32ff 	mov.w	r2, #4294967295
 8007e8a:	609a      	str	r2, [r3, #8]
}
 8007e8c:	bf00      	nop
 8007e8e:	3718      	adds	r7, #24
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}

08007e94 <ch_dlist_remove_first>:
 *
 * @param[in] dlhp      pointer to the delta list header
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_remove_first(ch_delta_list_t *dlhp) {
 8007e94:	b480      	push	{r7}
 8007e96:	b085      	sub	sp, #20
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  ch_delta_list_t *dlp = dlhp->next;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	60fb      	str	r3, [r7, #12]

  dlhp->next       = dlp->next;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	601a      	str	r2, [r3, #0]
  dlhp->next->prev = dlhp;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	605a      	str	r2, [r3, #4]

  return dlp;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3714      	adds	r7, #20
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bc80      	pop	{r7}
 8007ebc:	4770      	bx	lr

08007ebe <ch_dlist_dequeue>:
 *
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {
 8007ebe:	b480      	push	{r7}
 8007ec0:	b083      	sub	sp, #12
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	6078      	str	r0, [r7, #4]

  dlp->prev->next = dlp->next;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	687a      	ldr	r2, [r7, #4]
 8007ecc:	6812      	ldr	r2, [r2, #0]
 8007ece:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp->prev;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	6852      	ldr	r2, [r2, #4]
 8007ed8:	605a      	str	r2, [r3, #4]

  return dlp;
 8007eda:	687b      	ldr	r3, [r7, #4]
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	370c      	adds	r7, #12
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bc80      	pop	{r7}
 8007ee4:	4770      	bx	lr

08007ee6 <port_timer_start_alarm>:
static inline void port_timer_start_alarm(systime_t time) {
 8007ee6:	b580      	push	{r7, lr}
 8007ee8:	b082      	sub	sp, #8
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	6078      	str	r0, [r7, #4]
  stStartAlarm(time);
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f7f9 f9f2 	bl	80012d8 <stStartAlarm>
}
 8007ef4:	bf00      	nop
 8007ef6:	3708      	adds	r7, #8
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}

08007efc <port_timer_stop_alarm>:
static inline void port_timer_stop_alarm(void) {
 8007efc:	b580      	push	{r7, lr}
 8007efe:	af00      	add	r7, sp, #0
  stStopAlarm();
 8007f00:	f7f9 f9f5 	bl	80012ee <stStopAlarm>
}
 8007f04:	bf00      	nop
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <port_timer_set_alarm>:
static inline void port_timer_set_alarm(systime_t time) {
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b082      	sub	sp, #8
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  stSetAlarm(time);
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f7f9 f9f2 	bl	80012fa <stSetAlarm>
}
 8007f16:	bf00      	nop
 8007f18:	3708      	adds	r7, #8
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}

08007f1e <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 8007f1e:	b580      	push	{r7, lr}
 8007f20:	af00      	add	r7, sp, #0
  return stGetCounter();
 8007f22:	f7f9 f9d2 	bl	80012ca <stGetCounter>
 8007f26:	4603      	mov	r3, r0
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8007f2c:	b480      	push	{r7}
 8007f2e:	b083      	sub	sp, #12
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	2330      	movs	r3, #48	; 0x30
 8007f34:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f383 8811 	msr	BASEPRI, r3
}
 8007f3c:	bf00      	nop
}
 8007f3e:	bf00      	nop
}
 8007f40:	bf00      	nop
}
 8007f42:	bf00      	nop
 8007f44:	370c      	adds	r7, #12
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bc80      	pop	{r7}
 8007f4a:	4770      	bx	lr

08007f4c <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	2300      	movs	r3, #0
 8007f54:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f383 8811 	msr	BASEPRI, r3
}
 8007f5c:	bf00      	nop
}
 8007f5e:	bf00      	nop
}
 8007f60:	bf00      	nop
}
 8007f62:	bf00      	nop
 8007f64:	370c      	adds	r7, #12
 8007f66:	46bd      	mov	sp, r7
 8007f68:	bc80      	pop	{r7}
 8007f6a:	4770      	bx	lr

08007f6c <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 8007f70:	f7ff ffd5 	bl	8007f1e <port_timer_get_time>
 8007f74:	4603      	mov	r3, r0
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	bd80      	pop	{r7, pc}

08007f7a <vt_set_alarm>:
 *          in order to compensate for the event.
 *
 * @param[in] now       last known system time
 * @param[in] delay     delay over @p now
 */
static void vt_set_alarm(systime_t now, sysinterval_t delay) {
 8007f7a:	b580      	push	{r7, lr}
 8007f7c:	b086      	sub	sp, #24
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	6078      	str	r0, [r7, #4]
 8007f82:	6039      	str	r1, [r7, #0]
  sysinterval_t currdelta;

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8007f84:	2302      	movs	r3, #2
 8007f86:	617b      	str	r3, [r7, #20]

  if (delay < currdelta) {
 8007f88:	683a      	ldr	r2, [r7, #0]
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d201      	bcs.n	8007f94 <vt_set_alarm+0x1a>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	603b      	str	r3, [r7, #0]
  while (true) {
    sysinterval_t nowdelta;
    systime_t newnow;

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, delay));
 8007f94:	6839      	ldr	r1, [r7, #0]
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f7ff fed6 	bl	8007d48 <chTimeAddX>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	f7ff ffb2 	bl	8007f08 <port_timer_set_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8007fa4:	f7ff ffe2 	bl	8007f6c <chVTGetSystemTimeX>
 8007fa8:	6138      	str	r0, [r7, #16]
    nowdelta = chTimeDiffX(now, newnow);
 8007faa:	6939      	ldr	r1, [r7, #16]
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f7ff fed8 	bl	8007d62 <chTimeDiffX>
 8007fb2:	60f8      	str	r0, [r7, #12]
    if (likely(nowdelta < delay)) {
 8007fb4:	68fa      	ldr	r2, [r7, #12]
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	bf34      	ite	cc
 8007fbc:	2301      	movcc	r3, #1
 8007fbe:	2300      	movcs	r3, #0
 8007fc0:	b2db      	uxtb	r3, r3
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d107      	bne.n	8007fd6 <vt_set_alarm+0x5c>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	3301      	adds	r3, #1
 8007fca:	617b      	str	r3, [r7, #20]

    /* Current time becomes the new "base" time.*/
    now = newnow;
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	603b      	str	r3, [r7, #0]
  while (true) {
 8007fd4:	e7de      	b.n	8007f94 <vt_set_alarm+0x1a>
      break;
 8007fd6:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	2b02      	cmp	r3, #2
 8007fdc:	d902      	bls.n	8007fe4 <vt_set_alarm+0x6a>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8007fde:	2001      	movs	r0, #1
 8007fe0:	f7ff fd28 	bl	8007a34 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8007fe4:	bf00      	nop
 8007fe6:	3718      	adds	r7, #24
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bd80      	pop	{r7, pc}

08007fec <vt_insert_first>:
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
                            virtual_timer_t *vtp,
                            systime_t now,
                            sysinterval_t delay) {
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b086      	sub	sp, #24
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	607a      	str	r2, [r7, #4]
 8007ff8:	603b      	str	r3, [r7, #0]
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	687a      	ldr	r2, [r7, #4]
 8007ffe:	60da      	str	r2, [r3, #12]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	68b9      	ldr	r1, [r7, #8]
 8008004:	683a      	ldr	r2, [r7, #0]
 8008006:	4618      	mov	r0, r3
 8008008:	f7ff fedb 	bl	8007dc2 <ch_dlist_insert_after>

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 800800c:	2302      	movs	r3, #2
 800800e:	617b      	str	r3, [r7, #20]

  /* If the requested delay is lower than the minimum safe delta then it
     is raised to the minimum safe value.*/
  if (delay < currdelta) {
 8008010:	683a      	ldr	r2, [r7, #0]
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	429a      	cmp	r2, r3
 8008016:	d201      	bcs.n	800801c <vt_insert_first+0x30>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	603b      	str	r3, [r7, #0]
  }
#endif

  /* Being the first element inserted in the list the alarm timer
     is started.*/
  port_timer_start_alarm(chTimeAddX(vtlp->lasttime, delay));
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	68db      	ldr	r3, [r3, #12]
 8008020:	6839      	ldr	r1, [r7, #0]
 8008022:	4618      	mov	r0, r3
 8008024:	f7ff fe90 	bl	8007d48 <chTimeAddX>
 8008028:	4603      	mov	r3, r0
 800802a:	4618      	mov	r0, r3
 800802c:	f7ff ff5b 	bl	8007ee6 <port_timer_start_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8008030:	f7ff ff9c 	bl	8007f6c <chVTGetSystemTimeX>
 8008034:	6138      	str	r0, [r7, #16]
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8008036:	6939      	ldr	r1, [r7, #16]
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f7ff fe92 	bl	8007d62 <chTimeDiffX>
 800803e:	4602      	mov	r2, r0
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	4293      	cmp	r3, r2
 8008044:	bf8c      	ite	hi
 8008046:	2301      	movhi	r3, #1
 8008048:	2300      	movls	r3, #0
 800804a:	b2db      	uxtb	r3, r3
 800804c:	2b00      	cmp	r3, #0
 800804e:	d10f      	bne.n	8008070 <vt_insert_first+0x84>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	3301      	adds	r3, #1
 8008054:	617b      	str	r3, [r7, #20]

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, currdelta));
 8008056:	6979      	ldr	r1, [r7, #20]
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	f7ff fe75 	bl	8007d48 <chTimeAddX>
 800805e:	4603      	mov	r3, r0
 8008060:	4618      	mov	r0, r3
 8008062:	f7ff ff51 	bl	8007f08 <port_timer_set_alarm>

    /* Current time becomes the new "base" time.*/
    now = newnow;
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	603b      	str	r3, [r7, #0]
  while (true) {
 800806e:	e7df      	b.n	8008030 <vt_insert_first+0x44>
      break;
 8008070:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	2b02      	cmp	r3, #2
 8008076:	d902      	bls.n	800807e <vt_insert_first+0x92>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8008078:	2001      	movs	r0, #1
 800807a:	f7ff fcdb 	bl	8007a34 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 800807e:	bf00      	nop
 8008080:	3718      	adds	r7, #24
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}

08008086 <vt_enqueue>:
/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
                       virtual_timer_t *vtp,
                       sysinterval_t delay) {
 8008086:	b580      	push	{r7, lr}
 8008088:	b088      	sub	sp, #32
 800808a:	af00      	add	r7, sp, #0
 800808c:	60f8      	str	r0, [r7, #12]
 800808e:	60b9      	str	r1, [r7, #8]
 8008090:	607a      	str	r2, [r7, #4]
  sysinterval_t delta;

#if CH_CFG_ST_TIMEDELTA > 0
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();
 8008092:	f7ff ff6b 	bl	8007f6c <chVTGetSystemTimeX>
 8008096:	61b8      	str	r0, [r7, #24]

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	4618      	mov	r0, r3
 800809c:	f7ff fe6e 	bl	8007d7c <ch_dlist_isempty>
 80080a0:	4603      	mov	r3, r0
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d006      	beq.n	80080b4 <vt_enqueue+0x2e>

      vt_insert_first(vtlp, vtp, now, delay);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	69ba      	ldr	r2, [r7, #24]
 80080aa:	68b9      	ldr	r1, [r7, #8]
 80080ac:	68f8      	ldr	r0, [r7, #12]
 80080ae:	f7ff ff9d 	bl	8007fec <vt_insert_first>

      return;
 80080b2:	e020      	b.n	80080f6 <vt_enqueue+0x70>
    }

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'deltanow'.*/
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	68db      	ldr	r3, [r3, #12]
 80080b8:	69b9      	ldr	r1, [r7, #24]
 80080ba:	4618      	mov	r0, r3
 80080bc:	f7ff fe51 	bl	8007d62 <chTimeDiffX>
 80080c0:	6178      	str	r0, [r7, #20]
    delta    = nowdelta + delay;
 80080c2:	697a      	ldr	r2, [r7, #20]
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	4413      	add	r3, r2
 80080c8:	61fb      	str	r3, [r7, #28]

    /* Scenario where a very large delay exceeded the numeric range, the
       delta is shortened to make it fit the numeric range, the timer
       will be triggered "deltanow" cycles earlier.*/
    if (delta < nowdelta) {
 80080ca:	69fa      	ldr	r2, [r7, #28]
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d201      	bcs.n	80080d6 <vt_enqueue+0x50>
      delta = delay;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	61fb      	str	r3, [r7, #28]
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	69fa      	ldr	r2, [r7, #28]
 80080de:	429a      	cmp	r2, r3
 80080e0:	d203      	bcs.n	80080ea <vt_enqueue+0x64>

      vt_set_alarm(now, delay);
 80080e2:	6879      	ldr	r1, [r7, #4]
 80080e4:	69b8      	ldr	r0, [r7, #24]
 80080e6:	f7ff ff48 	bl	8007f7a <vt_set_alarm>

  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	68b9      	ldr	r1, [r7, #8]
 80080ee:	69fa      	ldr	r2, [r7, #28]
 80080f0:	4618      	mov	r0, r3
 80080f2:	f7ff fea0 	bl	8007e36 <ch_dlist_insert>
}
 80080f6:	3720      	adds	r7, #32
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}

080080fc <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
                vtfunc_t vtfunc, void *par) {
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b086      	sub	sp, #24
 8008100:	af00      	add	r7, sp, #0
 8008102:	60f8      	str	r0, [r7, #12]
 8008104:	60b9      	str	r1, [r7, #8]
 8008106:	607a      	str	r2, [r7, #4]
 8008108:	603b      	str	r3, [r7, #0]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 800810a:	4b0a      	ldr	r3, [pc, #40]	; (8008134 <chVTDoSetI+0x38>)
 800810c:	617b      	str	r3, [r7, #20]

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	683a      	ldr	r2, [r7, #0]
 8008112:	611a      	str	r2, [r3, #16]
  vtp->func    = vtfunc;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	60da      	str	r2, [r3, #12]
  vtp->reload  = (sysinterval_t)0;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	2200      	movs	r2, #0
 800811e:	615a      	str	r2, [r3, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 8008120:	68ba      	ldr	r2, [r7, #8]
 8008122:	68f9      	ldr	r1, [r7, #12]
 8008124:	6978      	ldr	r0, [r7, #20]
 8008126:	f7ff ffae 	bl	8008086 <vt_enqueue>
}
 800812a:	bf00      	nop
 800812c:	3718      	adds	r7, #24
 800812e:	46bd      	mov	sp, r7
 8008130:	bd80      	pop	{r7, pc}
 8008132:	bf00      	nop
 8008134:	24000b28 	.word	0x24000b28

08008138 <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8008138:	b580      	push	{r7, lr}
 800813a:	b086      	sub	sp, #24
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8008140:	4b2d      	ldr	r3, [pc, #180]	; (80081f8 <chVTDoResetI+0xc0>)
 8008142:	617b      	str	r3, [r7, #20]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	687a      	ldr	r2, [r7, #4]
 8008148:	4611      	mov	r1, r2
 800814a:	4618      	mov	r0, r3
 800814c:	f7ff fe27 	bl	8007d9e <ch_dlist_isfirst>
 8008150:	4603      	mov	r3, r0
 8008152:	f083 0301 	eor.w	r3, r3, #1
 8008156:	b2db      	uxtb	r3, r3
 8008158:	2b00      	cmp	r3, #0
 800815a:	d014      	beq.n	8008186 <chVTDoResetI+0x4e>

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	4618      	mov	r0, r3
 8008160:	f7ff fead 	bl	8007ebe <ch_dlist_dequeue>

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	6899      	ldr	r1, [r3, #8]
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	689a      	ldr	r2, [r3, #8]
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	440a      	add	r2, r1
 8008174:	609a      	str	r2, [r3, #8]

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2200      	movs	r2, #0
 800817a:	601a      	str	r2, [r3, #0]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	f04f 32ff 	mov.w	r2, #4294967295
 8008182:	609a      	str	r2, [r3, #8]

    return;
 8008184:	e035      	b.n	80081f2 <chVTDoResetI+0xba>
  }

  /* Removing the first timer from the list, marking it as not armed.*/
  ch_dlist_remove_first(&vtlp->dlist);
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	4618      	mov	r0, r3
 800818a:	f7ff fe83 	bl	8007e94 <ch_dlist_remove_first>
  vtp->dlist.next = NULL;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2200      	movs	r2, #0
 8008192:	601a      	str	r2, [r3, #0]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8008194:	697b      	ldr	r3, [r7, #20]
 8008196:	4618      	mov	r0, r3
 8008198:	f7ff fdf0 	bl	8007d7c <ch_dlist_isempty>
 800819c:	4603      	mov	r3, r0
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d002      	beq.n	80081a8 <chVTDoResetI+0x70>

    port_timer_stop_alarm();
 80081a2:	f7ff feab 	bl	8007efc <port_timer_stop_alarm>

    return;
 80081a6:	e024      	b.n	80081f2 <chVTDoResetI+0xba>
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	6899      	ldr	r1, [r3, #8]
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	689a      	ldr	r2, [r3, #8]
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	440a      	add	r2, r1
 80081b8:	609a      	str	r2, [r3, #8]

  /* Distance in ticks between the last alarm event and current time.*/
  now = chVTGetSystemTimeX();
 80081ba:	f7ff fed7 	bl	8007f6c <chVTGetSystemTimeX>
 80081be:	6138      	str	r0, [r7, #16]
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	68db      	ldr	r3, [r3, #12]
 80081c4:	6939      	ldr	r1, [r7, #16]
 80081c6:	4618      	mov	r0, r3
 80081c8:	f7ff fdcb 	bl	8007d62 <chTimeDiffX>
 80081cc:	60f8      	str	r0, [r7, #12]

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
 80081ce:	697b      	ldr	r3, [r7, #20]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	68fa      	ldr	r2, [r7, #12]
 80081d6:	429a      	cmp	r2, r3
 80081d8:	d20a      	bcs.n	80081f0 <chVTDoResetI+0xb8>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	689a      	ldr	r2, [r3, #8]
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	1ad3      	subs	r3, r2, r3
 80081e4:	60bb      	str	r3, [r7, #8]

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
 80081e6:	68b9      	ldr	r1, [r7, #8]
 80081e8:	6938      	ldr	r0, [r7, #16]
 80081ea:	f7ff fec6 	bl	8007f7a <vt_set_alarm>
 80081ee:	e000      	b.n	80081f2 <chVTDoResetI+0xba>
    return;
 80081f0:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 80081f2:	3718      	adds	r7, #24
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd80      	pop	{r7, pc}
 80081f8:	24000b28 	.word	0x24000b28

080081fc <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b088      	sub	sp, #32
 8008200:	af00      	add	r7, sp, #0
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8008202:	4b4d      	ldr	r3, [pc, #308]	; (8008338 <chVTDoTickI+0x13c>)
 8008204:	617b      	str	r3, [r7, #20]
     than the interval between "now" and "lasttime".*/
  while (true) {
    systime_t lasttime;

    /* First timer in the delta list.*/
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	613b      	str	r3, [r7, #16]

    /* Delta between current time and last execution time.*/
    now = chVTGetSystemTimeX();
 800820c:	f7ff feae 	bl	8007f6c <chVTGetSystemTimeX>
 8008210:	60f8      	str	r0, [r7, #12]
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	68db      	ldr	r3, [r3, #12]
 8008216:	68f9      	ldr	r1, [r7, #12]
 8008218:	4618      	mov	r0, r3
 800821a:	f7ff fda2 	bl	8007d62 <chTimeDiffX>
 800821e:	60b8      	str	r0, [r7, #8]

    /* Loop break condition.
       Note that the list scan is limited by the delta list header having
       "vtlp->dlist.delta == (sysinterval_t)-1" which is greater than all
       deltas*/
    if (nowdelta < vtp->dlist.delta) {
 8008220:	693b      	ldr	r3, [r7, #16]
 8008222:	689b      	ldr	r3, [r3, #8]
 8008224:	68ba      	ldr	r2, [r7, #8]
 8008226:	429a      	cmp	r2, r3
 8008228:	d366      	bcc.n	80082f8 <chVTDoTickI+0xfc>
      break;
    }

    /* Last time deadline is updated to the next timer's time.*/
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	68da      	ldr	r2, [r3, #12]
 800822e:	693b      	ldr	r3, [r7, #16]
 8008230:	689b      	ldr	r3, [r3, #8]
 8008232:	4619      	mov	r1, r3
 8008234:	4610      	mov	r0, r2
 8008236:	f7ff fd87 	bl	8007d48 <chTimeAddX>
 800823a:	6078      	str	r0, [r7, #4]
    vtlp->lasttime = lasttime;
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	687a      	ldr	r2, [r7, #4]
 8008240:	60da      	str	r2, [r3, #12]

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 8008242:	693b      	ldr	r3, [r7, #16]
 8008244:	4618      	mov	r0, r3
 8008246:	f7ff fe3a 	bl	8007ebe <ch_dlist_dequeue>
    vtp->dlist.next = NULL;
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	2200      	movs	r2, #0
 800824e:	601a      	str	r2, [r3, #0]

    /* If the list becomes empty then the alarm is disabled.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	4618      	mov	r0, r3
 8008254:	f7ff fd92 	bl	8007d7c <ch_dlist_isempty>
 8008258:	4603      	mov	r3, r0
 800825a:	2b00      	cmp	r3, #0
 800825c:	d001      	beq.n	8008262 <chVTDoTickI+0x66>
      port_timer_stop_alarm();
 800825e:	f7ff fe4d 	bl	8007efc <port_timer_stop_alarm>
    }

    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();
 8008262:	f7ff fe73 	bl	8007f4c <chSysUnlockFromISR>

    vtp->func(vtp, vtp->par);
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	693a      	ldr	r2, [r7, #16]
 800826c:	6912      	ldr	r2, [r2, #16]
 800826e:	4611      	mov	r1, r2
 8008270:	6938      	ldr	r0, [r7, #16]
 8008272:	4798      	blx	r3

    chSysLockFromISR();
 8008274:	f7ff fe5a 	bl	8007f2c <chSysLockFromISR>

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 8008278:	693b      	ldr	r3, [r7, #16]
 800827a:	695b      	ldr	r3, [r3, #20]
 800827c:	2b00      	cmp	r3, #0
 800827e:	bf14      	ite	ne
 8008280:	2301      	movne	r3, #1
 8008282:	2300      	moveq	r3, #0
 8008284:	b2db      	uxtb	r3, r3
 8008286:	2b00      	cmp	r3, #0
 8008288:	d0bd      	beq.n	8008206 <chVTDoTickI+0xa>
      sysinterval_t delta, delay;

      /* Refreshing the now delta after spending time in the callback for
         a more accurate detection of too fast reloads.*/
      now = chVTGetSystemTimeX();
 800828a:	f7ff fe6f 	bl	8007f6c <chVTGetSystemTimeX>
 800828e:	60f8      	str	r0, [r7, #12]
      nowdelta = chTimeDiffX(lasttime, now);
 8008290:	68f9      	ldr	r1, [r7, #12]
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f7ff fd65 	bl	8007d62 <chTimeDiffX>
 8008298:	60b8      	str	r0, [r7, #8]

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	695b      	ldr	r3, [r3, #20]
 800829e:	68ba      	ldr	r2, [r7, #8]
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d905      	bls.n	80082b0 <chVTDoTickI+0xb4>
        /* System time is already past the deadline, logging the fault and
           proceeding with a minimum delay.*/

        chDbgAssert(false, "skipped deadline");
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 80082a4:	2002      	movs	r0, #2
 80082a6:	f7ff fbc5 	bl	8007a34 <chRFCUCollectFaultsI>

        delay = (sysinterval_t)0;
 80082aa:	2300      	movs	r3, #0
 80082ac:	61bb      	str	r3, [r7, #24]
 80082ae:	e004      	b.n	80082ba <chVTDoTickI+0xbe>
      }
      else {
        /* Enqueuing the timer again using the calculated delta.*/
        delay = vtp->reload - nowdelta;
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	695a      	ldr	r2, [r3, #20]
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	1ad3      	subs	r3, r2, r3
 80082b8:	61bb      	str	r3, [r7, #24]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	4618      	mov	r0, r3
 80082be:	f7ff fd5d 	bl	8007d7c <ch_dlist_isempty>
 80082c2:	4603      	mov	r3, r0
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d006      	beq.n	80082d6 <chVTDoTickI+0xda>

        vt_insert_first(vtlp, vtp, now, delay);
 80082c8:	69bb      	ldr	r3, [r7, #24]
 80082ca:	68fa      	ldr	r2, [r7, #12]
 80082cc:	6939      	ldr	r1, [r7, #16]
 80082ce:	6978      	ldr	r0, [r7, #20]
 80082d0:	f7ff fe8c 	bl	8007fec <vt_insert_first>

        return;
 80082d4:	e02c      	b.n	8008330 <chVTDoTickI+0x134>

      /* Delay as delta from 'lasttime'. Note, it can overflow and the value
         becomes lower than 'nowdelta'. In that case the delta is shortened
         to make it fit the numeric range and the timer will be triggered
         "nowdelta" cycles earlier.*/
      delta = nowdelta + delay;
 80082d6:	68ba      	ldr	r2, [r7, #8]
 80082d8:	69bb      	ldr	r3, [r7, #24]
 80082da:	4413      	add	r3, r2
 80082dc:	61fb      	str	r3, [r7, #28]
      if (delta < nowdelta) {
 80082de:	69fa      	ldr	r2, [r7, #28]
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d201      	bcs.n	80082ea <chVTDoTickI+0xee>
        delta = delay;
 80082e6:	69bb      	ldr	r3, [r7, #24]
 80082e8:	61fb      	str	r3, [r7, #28]
      }

      /* Insert into delta list. */
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	6939      	ldr	r1, [r7, #16]
 80082ee:	69fa      	ldr	r2, [r7, #28]
 80082f0:	4618      	mov	r0, r3
 80082f2:	f7ff fda0 	bl	8007e36 <ch_dlist_insert>
  while (true) {
 80082f6:	e786      	b.n	8008206 <chVTDoTickI+0xa>
      break;
 80082f8:	bf00      	nop
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	4618      	mov	r0, r3
 80082fe:	f7ff fd3d 	bl	8007d7c <ch_dlist_isempty>
 8008302:	4603      	mov	r3, r0
 8008304:	2b00      	cmp	r3, #0
 8008306:	d112      	bne.n	800832e <chVTDoTickI+0x132>
    return;
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	68da      	ldr	r2, [r3, #12]
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	441a      	add	r2, r3
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	60da      	str	r2, [r3, #12]
  vtp->dlist.delta -= nowdelta;
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	689a      	ldr	r2, [r3, #8]
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	1ad2      	subs	r2, r2, r3
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	609a      	str	r2, [r3, #8]

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	689b      	ldr	r3, [r3, #8]
 8008324:	4619      	mov	r1, r3
 8008326:	68f8      	ldr	r0, [r7, #12]
 8008328:	f7ff fe27 	bl	8007f7a <vt_set_alarm>
 800832c:	e000      	b.n	8008330 <chVTDoTickI+0x134>
    return;
 800832e:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8008330:	3720      	adds	r7, #32
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}
 8008336:	bf00      	nop
 8008338:	24000b28 	.word	0x24000b28

0800833c <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 800833c:	b480      	push	{r7}
 800833e:	b083      	sub	sp, #12
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	687a      	ldr	r2, [r7, #4]
 800834a:	6812      	ldr	r2, [r2, #0]
 800834c:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	687a      	ldr	r2, [r7, #4]
 8008354:	6852      	ldr	r2, [r2, #4]
 8008356:	605a      	str	r2, [r3, #4]
  return p;
 8008358:	687b      	ldr	r3, [r7, #4]
}
 800835a:	4618      	mov	r0, r3
 800835c:	370c      	adds	r7, #12
 800835e:	46bd      	mov	sp, r7
 8008360:	bc80      	pop	{r7}
 8008362:	4770      	bx	lr

08008364 <ch_pqueue_remove_highest>:
static inline ch_priority_queue_t *ch_pqueue_remove_highest(ch_priority_queue_t *pqp) {
 8008364:	b480      	push	{r7}
 8008366:	b085      	sub	sp, #20
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
  ch_priority_queue_t *p = pqp->next;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	60fb      	str	r3, [r7, #12]
  pqp->next       = p->next;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681a      	ldr	r2, [r3, #0]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	601a      	str	r2, [r3, #0]
  pqp->next->prev = pqp;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	687a      	ldr	r2, [r7, #4]
 8008380:	605a      	str	r2, [r3, #4]
  return p;
 8008382:	68fb      	ldr	r3, [r7, #12]
}
 8008384:	4618      	mov	r0, r3
 8008386:	3714      	adds	r7, #20
 8008388:	46bd      	mov	sp, r7
 800838a:	bc80      	pop	{r7}
 800838c:	4770      	bx	lr

0800838e <ch_pqueue_insert_behind>:
                                                           ch_priority_queue_t *p) {
 800838e:	b480      	push	{r7}
 8008390:	b083      	sub	sp, #12
 8008392:	af00      	add	r7, sp, #0
 8008394:	6078      	str	r0, [r7, #4]
 8008396:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio >= p->prio));
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	689a      	ldr	r2, [r3, #8]
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	429a      	cmp	r2, r3
 80083a8:	bf2c      	ite	cs
 80083aa:	2301      	movcs	r3, #1
 80083ac:	2300      	movcc	r3, #0
 80083ae:	b2db      	uxtb	r3, r3
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d1f1      	bne.n	8008398 <ch_pqueue_insert_behind+0xa>
  p->next       = pqp;
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	687a      	ldr	r2, [r7, #4]
 80083b8:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	685a      	ldr	r2, [r3, #4]
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	683a      	ldr	r2, [r7, #0]
 80083c8:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	683a      	ldr	r2, [r7, #0]
 80083ce:	605a      	str	r2, [r3, #4]
  return p;
 80083d0:	683b      	ldr	r3, [r7, #0]
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	370c      	adds	r7, #12
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bc80      	pop	{r7}
 80083da:	4770      	bx	lr

080083dc <ch_pqueue_insert_ahead>:
                                                          ch_priority_queue_t *p) {
 80083dc:	b480      	push	{r7}
 80083de:	b083      	sub	sp, #12
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
 80083e4:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio > p->prio));
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	689a      	ldr	r2, [r3, #8]
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	429a      	cmp	r2, r3
 80083f6:	bf8c      	ite	hi
 80083f8:	2301      	movhi	r3, #1
 80083fa:	2300      	movls	r3, #0
 80083fc:	b2db      	uxtb	r3, r3
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d1f1      	bne.n	80083e6 <ch_pqueue_insert_ahead+0xa>
  p->next       = pqp;
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	687a      	ldr	r2, [r7, #4]
 8008406:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	685a      	ldr	r2, [r3, #4]
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	683a      	ldr	r2, [r7, #0]
 8008416:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	683a      	ldr	r2, [r7, #0]
 800841c:	605a      	str	r2, [r3, #4]
  return p;
 800841e:	683b      	ldr	r3, [r7, #0]
}
 8008420:	4618      	mov	r0, r3
 8008422:	370c      	adds	r7, #12
 8008424:	46bd      	mov	sp, r7
 8008426:	bc80      	pop	{r7}
 8008428:	4770      	bx	lr

0800842a <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 800842a:	b480      	push	{r7}
 800842c:	b083      	sub	sp, #12
 800842e:	af00      	add	r7, sp, #0
 8008430:	2330      	movs	r3, #48	; 0x30
 8008432:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f383 8811 	msr	BASEPRI, r3
}
 800843a:	bf00      	nop
}
 800843c:	bf00      	nop
}
 800843e:	bf00      	nop
}
 8008440:	bf00      	nop
 8008442:	370c      	adds	r7, #12
 8008444:	46bd      	mov	sp, r7
 8008446:	bc80      	pop	{r7}
 8008448:	4770      	bx	lr

0800844a <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 800844a:	b480      	push	{r7}
 800844c:	b083      	sub	sp, #12
 800844e:	af00      	add	r7, sp, #0
 8008450:	2300      	movs	r3, #0
 8008452:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	f383 8811 	msr	BASEPRI, r3
}
 800845a:	bf00      	nop
}
 800845c:	bf00      	nop
}
 800845e:	bf00      	nop
}
 8008460:	bf00      	nop
 8008462:	370c      	adds	r7, #12
 8008464:	46bd      	mov	sp, r7
 8008466:	bc80      	pop	{r7}
 8008468:	4770      	bx	lr

0800846a <chVTIsArmedI>:
 * @param[in] vtp       the @p virtual_timer_t structure pointer
 * @return              true if the timer is armed.
 *
 * @iclass
 */
static inline bool chVTIsArmedI(const virtual_timer_t *vtp) {
 800846a:	b480      	push	{r7}
 800846c:	b083      	sub	sp, #12
 800846e:	af00      	add	r7, sp, #0
 8008470:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  return (bool)(vtp->dlist.next != NULL);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	2b00      	cmp	r3, #0
 8008478:	bf14      	ite	ne
 800847a:	2301      	movne	r3, #1
 800847c:	2300      	moveq	r3, #0
 800847e:	b2db      	uxtb	r3, r3
}
 8008480:	4618      	mov	r0, r3
 8008482:	370c      	adds	r7, #12
 8008484:	46bd      	mov	sp, r7
 8008486:	bc80      	pop	{r7}
 8008488:	4770      	bx	lr

0800848a <chSemFastSignalI>:
 *
 * @param[in] sp        pointer to a @p semaphore_t structure
 *
 * @iclass
 */
static inline void chSemFastSignalI(semaphore_t *sp) {
 800848a:	b480      	push	{r7}
 800848c:	b083      	sub	sp, #12
 800848e:	af00      	add	r7, sp, #0
 8008490:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  sp->cnt++;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	689b      	ldr	r3, [r3, #8]
 8008496:	1c5a      	adds	r2, r3, #1
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	609a      	str	r2, [r3, #8]
}
 800849c:	bf00      	nop
 800849e:	370c      	adds	r7, #12
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bc80      	pop	{r7}
 80084a4:	4770      	bx	lr

080084a6 <__sch_ready_behind>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_behind(thread_t *tp) {
 80084a6:	b580      	push	{r7, lr}
 80084a8:	b082      	sub	sp, #8
 80084aa:	af00      	add	r7, sp, #0
 80084ac:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084b2:	4619      	mov	r1, r3
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f7ff fb39 	bl	8007b2c <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2200      	movs	r2, #0
 80084be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	699b      	ldr	r3, [r3, #24]
 80084c6:	461a      	mov	r2, r3
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	4619      	mov	r1, r3
 80084cc:	4610      	mov	r0, r2
 80084ce:	f7ff ff5e 	bl	800838e <ch_pqueue_insert_behind>
 80084d2:	4603      	mov	r3, r0
                                           &tp->hdr.pqueue));
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3708      	adds	r7, #8
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <__sch_ready_ahead>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_ahead(thread_t *tp) {
 80084dc:	b580      	push	{r7, lr}
 80084de:	b082      	sub	sp, #8
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084e8:	4619      	mov	r1, r3
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f7ff fb1e 	bl	8007b2c <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2200      	movs	r2, #0
 80084f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	699b      	ldr	r3, [r3, #24]
 80084fc:	461a      	mov	r2, r3
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	4619      	mov	r1, r3
 8008502:	4610      	mov	r0, r2
 8008504:	f7ff ff6a 	bl	80083dc <ch_pqueue_insert_ahead>
 8008508:	4603      	mov	r3, r0
                                          &tp->hdr.pqueue));
}
 800850a:	4618      	mov	r0, r3
 800850c:	3708      	adds	r7, #8
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}
	...

08008514 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 8008514:	b580      	push	{r7, lr}
 8008516:	b084      	sub	sp, #16
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
 800851c:	6039      	str	r1, [r7, #0]
  thread_t *tp = threadref(p);
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	60fb      	str	r3, [r7, #12]

  (void)vtp;

  chSysLockFromISR();
 8008522:	f7ff ff82 	bl	800842a <chSysLockFromISR>
  switch (tp->state) {
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800852c:	2b0c      	cmp	r3, #12
 800852e:	d82f      	bhi.n	8008590 <__sch_wakeup+0x7c>
 8008530:	a201      	add	r2, pc, #4	; (adr r2, 8008538 <__sch_wakeup+0x24>)
 8008532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008536:	bf00      	nop
 8008538:	0800856d 	.word	0x0800856d
 800853c:	08008591 	.word	0x08008591
 8008540:	08008591 	.word	0x08008591
 8008544:	08008573 	.word	0x08008573
 8008548:	08008587 	.word	0x08008587
 800854c:	0800857d 	.word	0x0800857d
 8008550:	08008591 	.word	0x08008591
 8008554:	08008587 	.word	0x08008587
 8008558:	08008591 	.word	0x08008591
 800855c:	08008591 	.word	0x08008591
 8008560:	08008591 	.word	0x08008591
 8008564:	08008591 	.word	0x08008591
 8008568:	08008587 	.word	0x08008587
  case CH_STATE_READY:
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
 800856c:	f7ff ff6d 	bl	800844a <chSysUnlockFromISR>
    return;
 8008570:	e019      	b.n	80085a6 <__sch_wakeup+0x92>
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008576:	2200      	movs	r2, #0
 8008578:	601a      	str	r2, [r3, #0]
    break;
 800857a:	e00a      	b.n	8008592 <__sch_wakeup+0x7e>
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008580:	4618      	mov	r0, r3
 8008582:	f7ff ff82 	bl	800848a <chSemFastSignalI>
#endif
#if (CH_CFG_USE_CONDVARS == TRUE) && (CH_CFG_USE_CONDVARS_TIMEOUT == TRUE)
  case CH_STATE_WTCOND:
#endif
    /* States requiring dequeuing.*/
    (void) ch_queue_dequeue(&tp->hdr.queue);
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	4618      	mov	r0, r3
 800858a:	f7ff fed7 	bl	800833c <ch_queue_dequeue>
    break;
 800858e:	e000      	b.n	8008592 <__sch_wakeup+0x7e>
  default:
    /* Any other state, nothing to do.*/
    break;
 8008590:	bf00      	nop
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f04f 32ff 	mov.w	r2, #4294967295
 8008598:	629a      	str	r2, [r3, #40]	; 0x28

  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
 800859a:	68f8      	ldr	r0, [r7, #12]
 800859c:	f7ff ff83 	bl	80084a6 <__sch_ready_behind>
  chSysUnlockFromISR();
 80085a0:	f7ff ff53 	bl	800844a <chSysUnlockFromISR>

  return;
 80085a4:	bf00      	nop
}
 80085a6:	3710      	adds	r7, #16
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}

080085ac <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b082      	sub	sp, #8
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
       the other core.*/
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f7ff ff76 	bl	80084a6 <__sch_ready_behind>
 80085ba:	4603      	mov	r3, r0
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3708      	adds	r7, #8
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}

080085c4 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b086      	sub	sp, #24
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	4603      	mov	r3, r0
 80085cc:	71fb      	strb	r3, [r7, #7]
  os_instance_t *oip = currcore;
 80085ce:	4b10      	ldr	r3, [pc, #64]	; (8008610 <chSchGoSleepS+0x4c>)
 80085d0:	613b      	str	r3, [r7, #16]
  thread_t *otp = __instance_get_currthread(oip);
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	60fb      	str	r3, [r7, #12]

  chDbgAssert(otp != chSysGetIdleThreadX(), "sleeping in idle thread");
  chDbgAssert(otp->owner == oip, "invalid core");

  /* New state.*/
  otp->state = newstate;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	79fa      	ldrb	r2, [r7, #7]
 80085dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
     time quantum when it will wakeup.*/
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 80085e0:	693b      	ldr	r3, [r7, #16]
 80085e2:	4618      	mov	r0, r3
 80085e4:	f7ff febe 	bl	8008364 <ch_pqueue_remove_highest>
 80085e8:	6178      	str	r0, [r7, #20]
  ntp->state = CH_STATE_CURRENT;
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	2201      	movs	r2, #1
 80085ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	697a      	ldr	r2, [r7, #20]
 80085f6:	60da      	str	r2, [r3, #12]
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 80085f8:	68f9      	ldr	r1, [r7, #12]
 80085fa:	6978      	ldr	r0, [r7, #20]
 80085fc:	f7ff face 	bl	8007b9c <__trace_switch>
 8008600:	68f9      	ldr	r1, [r7, #12]
 8008602:	6978      	ldr	r0, [r7, #20]
 8008604:	f7f7 feec 	bl	80003e0 <__port_switch>
}
 8008608:	bf00      	nop
 800860a:	3718      	adds	r7, #24
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}
 8008610:	24000b18 	.word	0x24000b18

08008614 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8008614:	b580      	push	{r7, lr}
 8008616:	b08a      	sub	sp, #40	; 0x28
 8008618:	af00      	add	r7, sp, #0
 800861a:	4603      	mov	r3, r0
 800861c:	6039      	str	r1, [r7, #0]
 800861e:	71fb      	strb	r3, [r7, #7]
  thread_t *tp = __instance_get_currthread(currcore);
 8008620:	4b14      	ldr	r3, [pc, #80]	; (8008674 <chSchGoSleepTimeoutS+0x60>)
 8008622:	68db      	ldr	r3, [r3, #12]
 8008624:	627b      	str	r3, [r7, #36]	; 0x24

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800862c:	d018      	beq.n	8008660 <chSchGoSleepTimeoutS+0x4c>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 800862e:	f107 000c 	add.w	r0, r7, #12
 8008632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008634:	4a10      	ldr	r2, [pc, #64]	; (8008678 <chSchGoSleepTimeoutS+0x64>)
 8008636:	6839      	ldr	r1, [r7, #0]
 8008638:	f7ff fd60 	bl	80080fc <chVTDoSetI>
    chSchGoSleepS(newstate);
 800863c:	79fb      	ldrb	r3, [r7, #7]
 800863e:	4618      	mov	r0, r3
 8008640:	f7ff ffc0 	bl	80085c4 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 8008644:	f107 030c 	add.w	r3, r7, #12
 8008648:	4618      	mov	r0, r3
 800864a:	f7ff ff0e 	bl	800846a <chVTIsArmedI>
 800864e:	4603      	mov	r3, r0
 8008650:	2b00      	cmp	r3, #0
 8008652:	d009      	beq.n	8008668 <chSchGoSleepTimeoutS+0x54>
      chVTDoResetI(&vt);
 8008654:	f107 030c 	add.w	r3, r7, #12
 8008658:	4618      	mov	r0, r3
 800865a:	f7ff fd6d 	bl	8008138 <chVTDoResetI>
 800865e:	e003      	b.n	8008668 <chSchGoSleepTimeoutS+0x54>
    }
  }
  else {
    chSchGoSleepS(newstate);
 8008660:	79fb      	ldrb	r3, [r7, #7]
 8008662:	4618      	mov	r0, r3
 8008664:	f7ff ffae 	bl	80085c4 <chSchGoSleepS>
  }

  return tp->u.rdymsg;
 8008668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800866a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 800866c:	4618      	mov	r0, r3
 800866e:	3728      	adds	r7, #40	; 0x28
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}
 8008674:	24000b18 	.word	0x24000b18
 8008678:	08008515 	.word	0x08008515

0800867c <chSchIsPreemptionRequired>:
 *                      immediately.
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
 800867c:	b480      	push	{r7}
 800867e:	b085      	sub	sp, #20
 8008680:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 8008682:	4b0c      	ldr	r3, [pc, #48]	; (80086b4 <chSchIsPreemptionRequired+0x38>)
 8008684:	60fb      	str	r3, [r7, #12]
  thread_t *tp = __instance_get_currthread(oip);
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	60bb      	str	r3, [r7, #8]

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	689b      	ldr	r3, [r3, #8]
 8008692:	607b      	str	r3, [r7, #4]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	689b      	ldr	r3, [r3, #8]
 8008698:	603b      	str	r3, [r7, #0]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 800869a:	687a      	ldr	r2, [r7, #4]
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	429a      	cmp	r2, r3
 80086a0:	bf8c      	ite	hi
 80086a2:	2301      	movhi	r3, #1
 80086a4:	2300      	movls	r3, #0
 80086a6:	b2db      	uxtb	r3, r3
#endif
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	3714      	adds	r7, #20
 80086ac:	46bd      	mov	sp, r7
 80086ae:	bc80      	pop	{r7}
 80086b0:	4770      	bx	lr
 80086b2:	bf00      	nop
 80086b4:	24000b18 	.word	0x24000b18

080086b8 <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b084      	sub	sp, #16
 80086bc:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 80086be:	4b10      	ldr	r3, [pc, #64]	; (8008700 <chSchDoPreemption+0x48>)
 80086c0:	60fb      	str	r3, [r7, #12]
  thread_t *otp = __instance_get_currthread(oip);
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	68db      	ldr	r3, [r3, #12]
 80086c6:	60bb      	str	r3, [r7, #8]
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	4618      	mov	r0, r3
 80086cc:	f7ff fe4a 	bl	8008364 <ch_pqueue_remove_highest>
 80086d0:	6078      	str	r0, [r7, #4]
  ntp->state = CH_STATE_CURRENT;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2201      	movs	r2, #1
 80086d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	687a      	ldr	r2, [r7, #4]
 80086de:	60da      	str	r2, [r3, #12]
    otp = __sch_ready_ahead(otp);
  }
#else /* !(CH_CFG_TIME_QUANTUM > 0) */
  /* If the round-robin mechanism is disabled then the thread goes always
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
 80086e0:	68b8      	ldr	r0, [r7, #8]
 80086e2:	f7ff fefb 	bl	80084dc <__sch_ready_ahead>
 80086e6:	60b8      	str	r0, [r7, #8]
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 80086e8:	68b9      	ldr	r1, [r7, #8]
 80086ea:	6878      	ldr	r0, [r7, #4]
 80086ec:	f7ff fa56 	bl	8007b9c <__trace_switch>
 80086f0:	68b9      	ldr	r1, [r7, #8]
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f7f7 fe74 	bl	80003e0 <__port_switch>
}
 80086f8:	bf00      	nop
 80086fa:	3710      	adds	r7, #16
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}
 8008700:	24000b18 	.word	0x24000b18

08008704 <__rfcu_object_init>:
 *
 * @param[out] rfcup    pointer to the @p rfcu_t structure
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {
 8008704:	b480      	push	{r7}
 8008706:	b083      	sub	sp, #12
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]

  rfcup->mask = (rfcu_mask_t)0;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2200      	movs	r2, #0
 8008710:	601a      	str	r2, [r3, #0]
}
 8008712:	bf00      	nop
 8008714:	370c      	adds	r7, #12
 8008716:	46bd      	mov	sp, r7
 8008718:	bc80      	pop	{r7}
 800871a:	4770      	bx	lr

0800871c <__dbg_object_init>:
 *
 * @param[out] sdp      pointer to the @p system_debug_t structure
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {
 800871c:	b480      	push	{r7}
 800871e:	b083      	sub	sp, #12
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]

  sdp->panic_msg = NULL;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2200      	movs	r2, #0
 8008728:	601a      	str	r2, [r3, #0]
#if CH_DBG_SYSTEM_STATE_CHECK == TRUE
  /* The initial state is assumed to be within a critical zone.*/
  sdp->isr_cnt  = (cnt_t)0;
  sdp->lock_cnt = (cnt_t)1;
#endif
}
 800872a:	bf00      	nop
 800872c:	370c      	adds	r7, #12
 800872e:	46bd      	mov	sp, r7
 8008730:	bc80      	pop	{r7}
 8008732:	4770      	bx	lr

08008734 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8008734:	b480      	push	{r7}
 8008736:	b083      	sub	sp, #12
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	687a      	ldr	r2, [r7, #4]
 8008740:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	687a      	ldr	r2, [r7, #4]
 8008746:	605a      	str	r2, [r3, #4]
}
 8008748:	bf00      	nop
 800874a:	370c      	adds	r7, #12
 800874c:	46bd      	mov	sp, r7
 800874e:	bc80      	pop	{r7}
 8008750:	4770      	bx	lr

08008752 <ch_pqueue_init>:
static inline void ch_pqueue_init(ch_priority_queue_t *pqp) {
 8008752:	b480      	push	{r7}
 8008754:	b083      	sub	sp, #12
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
  pqp->next = pqp;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	687a      	ldr	r2, [r7, #4]
 800875e:	601a      	str	r2, [r3, #0]
  pqp->prev = pqp;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	687a      	ldr	r2, [r7, #4]
 8008764:	605a      	str	r2, [r3, #4]
  pqp->prio = (tprio_t)0;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2200      	movs	r2, #0
 800876a:	609a      	str	r2, [r3, #8]
}
 800876c:	bf00      	nop
 800876e:	370c      	adds	r7, #12
 8008770:	46bd      	mov	sp, r7
 8008772:	bc80      	pop	{r7}
 8008774:	4770      	bx	lr

08008776 <ch_dlist_init>:
static inline void ch_dlist_init(ch_delta_list_t *dlhp) {
 8008776:	b480      	push	{r7}
 8008778:	b083      	sub	sp, #12
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]
  dlhp->next  = dlhp;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	687a      	ldr	r2, [r7, #4]
 8008782:	601a      	str	r2, [r3, #0]
  dlhp->prev  = dlhp;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	687a      	ldr	r2, [r7, #4]
 8008788:	605a      	str	r2, [r3, #4]
  dlhp->delta = (sysinterval_t)-1;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f04f 32ff 	mov.w	r2, #4294967295
 8008790:	609a      	str	r2, [r3, #8]
}
 8008792:	bf00      	nop
 8008794:	370c      	adds	r7, #12
 8008796:	46bd      	mov	sp, r7
 8008798:	bc80      	pop	{r7}
 800879a:	4770      	bx	lr

0800879c <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 800879c:	b580      	push	{r7, lr}
 800879e:	af00      	add	r7, sp, #0
  return stGetCounter();
 80087a0:	f7f8 fd93 	bl	80012ca <stGetCounter>
 80087a4:	4603      	mov	r3, r0
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	bd80      	pop	{r7, pc}

080087aa <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 80087aa:	b580      	push	{r7, lr}
 80087ac:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 80087ae:	f7ff fff5 	bl	800879c <port_timer_get_time>
 80087b2:	4603      	mov	r3, r0
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	bd80      	pop	{r7, pc}

080087b8 <__vt_object_init>:
 *
 * @param[out] vtlp     pointer to the @p virtual_timers_list_t structure
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {
 80087b8:	b5b0      	push	{r4, r5, r7, lr}
 80087ba:	b082      	sub	sp, #8
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]

  ch_dlist_init(&vtlp->dlist);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	4618      	mov	r0, r3
 80087c4:	f7ff ffd7 	bl	8008776 <ch_dlist_init>
#if CH_CFG_ST_TIMEDELTA == 0
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	60da      	str	r2, [r3, #12]
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 80087ce:	f7ff ffec 	bl	80087aa <chVTGetSystemTimeX>
 80087d2:	4603      	mov	r3, r0
 80087d4:	2200      	movs	r2, #0
 80087d6:	461c      	mov	r4, r3
 80087d8:	4615      	mov	r5, r2
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	e9c3 4504 	strd	r4, r5, [r3, #16]
#endif
}
 80087e0:	bf00      	nop
 80087e2:	3708      	adds	r7, #8
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bdb0      	pop	{r4, r5, r7, pc}

080087e8 <__reg_object_init>:
 *
 * @param[out] rp       pointer to a @p registry_t structure
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b082      	sub	sp, #8
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]

  ch_queue_init(&rp->queue);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	4618      	mov	r0, r3
 80087f4:	f7ff ff9e 	bl	8008734 <ch_queue_init>
}
 80087f8:	bf00      	nop
 80087fa:	3708      	adds	r7, #8
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}

08008800 <__idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void __idle_thread(void *p) {
 8008800:	b480      	push	{r7}
 8008802:	b083      	sub	sp, #12
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
}
 8008808:	bf00      	nop
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 800880a:	e7fd      	b.n	8008808 <__idle_thread+0x8>

0800880c <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 800880c:	b580      	push	{r7, lr}
 800880e:	b08a      	sub	sp, #40	; 0x28
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	6039      	str	r1, [r7, #0]

  /* Registering into the global system structure.*/
#if CH_CFG_SMP_MODE == TRUE
  core_id = port_get_core_id();
#else
  core_id = 0U;
 8008816:	2300      	movs	r3, #0
 8008818:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 800881a:	4a2c      	ldr	r2, [pc, #176]	; (80088cc <chInstanceObjectInit+0xc0>)
 800881c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	4413      	add	r3, r2
 8008822:	687a      	ldr	r2, [r7, #4]
 8008824:	605a      	str	r2, [r3, #4]

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800882a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	683a      	ldr	r2, [r7, #0]
 8008830:	639a      	str	r2, [r3, #56]	; 0x38

  /* Port initialization for the current instance.*/
  port_init(oip);
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f000 fcfa 	bl	800922c <port_init>

  /* Ready list initialization.*/
  ch_pqueue_init(&oip->rlist.pqueue);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	4618      	mov	r0, r3
 800883c:	f7ff ff89 	bl	8008752 <ch_pqueue_init>

#if (CH_CFG_USE_REGISTRY == TRUE) && (CH_CFG_SMP_MODE == FALSE)
  /* Registry initialization when SMP mode is disabled.*/
  __reg_object_init(&oip->reglist);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	3328      	adds	r3, #40	; 0x28
 8008844:	4618      	mov	r0, r3
 8008846:	f7ff ffcf 	bl	80087e8 <__reg_object_init>
#endif

#if CH_CFG_SMP_MODE == FALSE
  /* RFCU initialization when SMP mode is disabled.*/
  __rfcu_object_init(&oip->rfcu);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	3334      	adds	r3, #52	; 0x34
 800884e:	4618      	mov	r0, r3
 8008850:	f7ff ff58 	bl	8008704 <__rfcu_object_init>
#endif

  /* Virtual timers list initialization.*/
  __vt_object_init(&oip->vtlist);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	3310      	adds	r3, #16
 8008858:	4618      	mov	r0, r3
 800885a:	f7ff ffad 	bl	80087b8 <__vt_object_init>

  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	3384      	adds	r3, #132	; 0x84
 8008862:	4618      	mov	r0, r3
 8008864:	f7ff ff5a 	bl	800871c <__dbg_object_init>

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	3388      	adds	r3, #136	; 0x88
 800886c:	4618      	mov	r0, r3
 800886e:	f7ff f933 	bl	8007ad8 <__trace_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8008878:	2380      	movs	r3, #128	; 0x80
 800887a:	4a15      	ldr	r2, [pc, #84]	; (80088d0 <chInstanceObjectInit+0xc4>)
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f000 f905 	bl	8008a8c <__thd_object_init>
 8008882:	4602      	mov	r2, r0
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	60da      	str	r2, [r3, #12]
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
                                         "idle", IDLEPRIO);
#endif

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	68db      	ldr	r3, [r3, #12]
 800888c:	683a      	ldr	r2, [r7, #0]
 800888e:	6852      	ldr	r2, [r2, #4]
 8008890:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	68db      	ldr	r3, [r3, #12]
 8008896:	2201      	movs	r2, #1
 8008898:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 800889c:	4b0d      	ldr	r3, [pc, #52]	; (80088d4 <chInstanceObjectInit+0xc8>)
 800889e:	60fb      	str	r3, [r7, #12]
      .name     = "idle",
      .wbase    = oicp->idlethread_base,
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	68db      	ldr	r3, [r3, #12]
    thread_descriptor_t idle_descriptor = {
 80088a4:	613b      	str	r3, [r7, #16]
      .wend     = oicp->idlethread_end,
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	691b      	ldr	r3, [r3, #16]
    thread_descriptor_t idle_descriptor = {
 80088aa:	617b      	str	r3, [r7, #20]
 80088ac:	2301      	movs	r3, #1
 80088ae:	61bb      	str	r3, [r7, #24]
 80088b0:	4b09      	ldr	r3, [pc, #36]	; (80088d8 <chInstanceObjectInit+0xcc>)
 80088b2:	61fb      	str	r3, [r7, #28]
 80088b4:	2300      	movs	r3, #0
 80088b6:	623b      	str	r3, [r7, #32]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 80088b8:	f107 030c 	add.w	r3, r7, #12
 80088bc:	4618      	mov	r0, r3
 80088be:	f000 f953 	bl	8008b68 <chThdCreateI>
  }
#endif
}
 80088c2:	bf00      	nop
 80088c4:	3728      	adds	r7, #40	; 0x28
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}
 80088ca:	bf00      	nop
 80088cc:	24000b0c 	.word	0x24000b0c
 80088d0:	080102a4 	.word	0x080102a4
 80088d4:	0800fc80 	.word	0x0800fc80
 80088d8:	08008801 	.word	0x08008801

080088dc <ch_list_init>:
static inline void ch_list_init(ch_list_t *lp) {
 80088dc:	b480      	push	{r7}
 80088de:	b083      	sub	sp, #12
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
  lp->next = lp;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	687a      	ldr	r2, [r7, #4]
 80088e8:	601a      	str	r2, [r3, #0]
}
 80088ea:	bf00      	nop
 80088ec:	370c      	adds	r7, #12
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bc80      	pop	{r7}
 80088f2:	4770      	bx	lr

080088f4 <ch_list_notempty>:
static inline bool ch_list_notempty(ch_list_t *lp) {
 80088f4:	b480      	push	{r7}
 80088f6:	b083      	sub	sp, #12
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
  return (bool)(lp->next != lp);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	687a      	ldr	r2, [r7, #4]
 8008902:	429a      	cmp	r2, r3
 8008904:	bf14      	ite	ne
 8008906:	2301      	movne	r3, #1
 8008908:	2300      	moveq	r3, #0
 800890a:	b2db      	uxtb	r3, r3
}
 800890c:	4618      	mov	r0, r3
 800890e:	370c      	adds	r7, #12
 8008910:	46bd      	mov	sp, r7
 8008912:	bc80      	pop	{r7}
 8008914:	4770      	bx	lr

08008916 <ch_list_unlink>:
static inline ch_list_t *ch_list_unlink(ch_list_t *lp) {
 8008916:	b480      	push	{r7}
 8008918:	b085      	sub	sp, #20
 800891a:	af00      	add	r7, sp, #0
 800891c:	6078      	str	r0, [r7, #4]
  ch_list_t *p = lp->next;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	60fb      	str	r3, [r7, #12]
  lp->next = p->next;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681a      	ldr	r2, [r3, #0]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	601a      	str	r2, [r3, #0]
  return p;
 800892c:	68fb      	ldr	r3, [r7, #12]
}
 800892e:	4618      	mov	r0, r3
 8008930:	3714      	adds	r7, #20
 8008932:	46bd      	mov	sp, r7
 8008934:	bc80      	pop	{r7}
 8008936:	4770      	bx	lr

08008938 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8008938:	b480      	push	{r7}
 800893a:	b083      	sub	sp, #12
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	687a      	ldr	r2, [r7, #4]
 8008944:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	687a      	ldr	r2, [r7, #4]
 800894a:	605a      	str	r2, [r3, #4]
}
 800894c:	bf00      	nop
 800894e:	370c      	adds	r7, #12
 8008950:	46bd      	mov	sp, r7
 8008952:	bc80      	pop	{r7}
 8008954:	4770      	bx	lr

08008956 <ch_queue_notempty>:
static inline bool ch_queue_notempty(const ch_queue_t *qp) {
 8008956:	b480      	push	{r7}
 8008958:	b083      	sub	sp, #12
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
  return (bool)(qp->next != qp);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	687a      	ldr	r2, [r7, #4]
 8008964:	429a      	cmp	r2, r3
 8008966:	bf14      	ite	ne
 8008968:	2301      	movne	r3, #1
 800896a:	2300      	moveq	r3, #0
 800896c:	b2db      	uxtb	r3, r3
}
 800896e:	4618      	mov	r0, r3
 8008970:	370c      	adds	r7, #12
 8008972:	46bd      	mov	sp, r7
 8008974:	bc80      	pop	{r7}
 8008976:	4770      	bx	lr

08008978 <ch_queue_insert>:
static inline void ch_queue_insert(ch_queue_t *qp, ch_queue_t *p) {
 8008978:	b480      	push	{r7}
 800897a:	b083      	sub	sp, #12
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
 8008980:	6039      	str	r1, [r7, #0]
  p->next       = qp;
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	687a      	ldr	r2, [r7, #4]
 8008986:	601a      	str	r2, [r3, #0]
  p->prev       = qp->prev;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	685a      	ldr	r2, [r3, #4]
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	683a      	ldr	r2, [r7, #0]
 8008996:	601a      	str	r2, [r3, #0]
  qp->prev      = p;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	683a      	ldr	r2, [r7, #0]
 800899c:	605a      	str	r2, [r3, #4]
}
 800899e:	bf00      	nop
 80089a0:	370c      	adds	r7, #12
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bc80      	pop	{r7}
 80089a6:	4770      	bx	lr

080089a8 <ch_queue_fifo_remove>:
static inline ch_queue_t *ch_queue_fifo_remove(ch_queue_t *qp) {
 80089a8:	b480      	push	{r7}
 80089aa:	b085      	sub	sp, #20
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
  ch_queue_t *p = qp->next;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	60fb      	str	r3, [r7, #12]
  qp->next       = p->next;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681a      	ldr	r2, [r3, #0]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	687a      	ldr	r2, [r7, #4]
 80089c4:	605a      	str	r2, [r3, #4]
  return p;
 80089c6:	68fb      	ldr	r3, [r7, #12]
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3714      	adds	r7, #20
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bc80      	pop	{r7}
 80089d0:	4770      	bx	lr

080089d2 <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 80089d2:	b480      	push	{r7}
 80089d4:	b083      	sub	sp, #12
 80089d6:	af00      	add	r7, sp, #0
 80089d8:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	687a      	ldr	r2, [r7, #4]
 80089e0:	6812      	ldr	r2, [r2, #0]
 80089e2:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	687a      	ldr	r2, [r7, #4]
 80089ea:	6852      	ldr	r2, [r2, #4]
 80089ec:	605a      	str	r2, [r3, #4]
  return p;
 80089ee:	687b      	ldr	r3, [r7, #4]
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	370c      	adds	r7, #12
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bc80      	pop	{r7}
 80089f8:	4770      	bx	lr

080089fa <chSysLock>:
static inline void chSysLock(void) {
 80089fa:	b480      	push	{r7}
 80089fc:	b083      	sub	sp, #12
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	2330      	movs	r3, #48	; 0x30
 8008a02:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f383 8811 	msr	BASEPRI, r3
}
 8008a0a:	bf00      	nop
}
 8008a0c:	bf00      	nop
}
 8008a0e:	bf00      	nop
 8008a10:	370c      	adds	r7, #12
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bc80      	pop	{r7}
 8008a16:	4770      	bx	lr

08008a18 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8008a18:	b480      	push	{r7}
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	2300      	movs	r3, #0
 8008a20:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f383 8811 	msr	BASEPRI, r3
}
 8008a28:	bf00      	nop
}
 8008a2a:	bf00      	nop
}
 8008a2c:	bf00      	nop
 8008a2e:	370c      	adds	r7, #12
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bc80      	pop	{r7}
 8008a34:	4770      	bx	lr
	...

08008a38 <chThdGetSelfX>:
static inline thread_t *chThdGetSelfX(void) {
 8008a38:	b480      	push	{r7}
 8008a3a:	af00      	add	r7, sp, #0
  return __sch_get_currthread();
 8008a3c:	4b02      	ldr	r3, [pc, #8]	; (8008a48 <chThdGetSelfX+0x10>)
 8008a3e:	68db      	ldr	r3, [r3, #12]
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bc80      	pop	{r7}
 8008a46:	4770      	bx	lr
 8008a48:	24000b18 	.word	0x24000b18

08008a4c <chThdSleepS>:
static inline void chThdSleepS(sysinterval_t ticks) {
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b082      	sub	sp, #8
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8008a54:	6879      	ldr	r1, [r7, #4]
 8008a56:	2008      	movs	r0, #8
 8008a58:	f7ff fddc 	bl	8008614 <chSchGoSleepTimeoutS>
}
 8008a5c:	bf00      	nop
 8008a5e:	3708      	adds	r7, #8
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bd80      	pop	{r7, pc}

08008a64 <chThdDoDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void chThdDoDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b084      	sub	sp, #16
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
 8008a6c:	6039      	str	r1, [r7, #0]
  thread_t *tp;

  chDbgAssert(ch_queue_notempty(&tqp->queue), "empty queue");

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	4618      	mov	r0, r3
 8008a72:	f7ff ff99 	bl	80089a8 <ch_queue_fifo_remove>
 8008a76:	60f8      	str	r0, [r7, #12]

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	683a      	ldr	r2, [r7, #0]
 8008a7c:	629a      	str	r2, [r3, #40]	; 0x28
  (void) chSchReadyI(tp);
 8008a7e:	68f8      	ldr	r0, [r7, #12]
 8008a80:	f7ff fd94 	bl	80085ac <chSchReadyI>
}
 8008a84:	bf00      	nop
 8008a86:	3710      	adds	r7, #16
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	60f8      	str	r0, [r7, #12]
 8008a94:	60b9      	str	r1, [r7, #8]
 8008a96:	607a      	str	r2, [r7, #4]
 8008a98:	603b      	str	r3, [r7, #0]

  tp->hdr.pqueue.prio   = prio;
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	683a      	ldr	r2, [r7, #0]
 8008a9e:	609a      	str	r2, [r3, #8]
  tp->state             = CH_STATE_WTSTART;
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	2202      	movs	r2, #2
 8008aa4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  tp->flags             = CH_FLAG_MODE_STATIC;
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	2200      	movs	r2, #0
 8008aac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  tp->owner             = oip;
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	68fa      	ldr	r2, [r7, #12]
 8008ab4:	619a      	str	r2, [r3, #24]
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	683a      	ldr	r2, [r7, #0]
 8008aba:	641a      	str	r2, [r3, #64]	; 0x40
  tp->mtxlist           = NULL;
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->epending          = (eventmask_t)0;
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	639a      	str	r2, [r3, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  tp->name              = name;
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	687a      	ldr	r2, [r7, #4]
 8008ad4:	61da      	str	r2, [r3, #28]
  REG_INSERT(oip, tp);
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	3310      	adds	r3, #16
 8008ae0:	4619      	mov	r1, r3
 8008ae2:	4610      	mov	r0, r2
 8008ae4:	f7ff ff48 	bl	8008978 <ch_queue_insert>
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	332c      	adds	r3, #44	; 0x2c
 8008aec:	4618      	mov	r0, r3
 8008aee:	f7ff fef5 	bl	80088dc <ch_list_init>
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	3330      	adds	r3, #48	; 0x30
 8008af6:	4618      	mov	r0, r3
 8008af8:	f7ff ff1e 	bl	8008938 <ch_queue_init>
#endif
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
 8008afc:	68bb      	ldr	r3, [r7, #8]
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	3710      	adds	r7, #16
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}
	...

08008b08 <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b084      	sub	sp, #16
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
  chDbgCheck((tdp->prio <= HIGHPRIO) && (tdp->funcp != NULL));

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)tdp->wend -
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	3b48      	subs	r3, #72	; 0x48
 8008b16:	60fb      	str	r3, [r7, #12]
                 MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN)));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = tdp->wbase;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	685a      	ldr	r2, [r3, #4]
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	60da      	str	r2, [r3, #12]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	691a      	ldr	r2, [r3, #16]
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	68db      	ldr	r3, [r3, #12]
 8008b32:	601a      	str	r2, [r3, #0]
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	695a      	ldr	r2, [r3, #20]
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	68db      	ldr	r3, [r3, #12]
 8008b3c:	605a      	str	r2, [r3, #4]
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	68db      	ldr	r3, [r3, #12]
 8008b42:	4a07      	ldr	r2, [pc, #28]	; (8008b60 <chThdCreateSuspendedI+0x58>)
 8008b44:	621a      	str	r2, [r3, #32]
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681a      	ldr	r2, [r3, #0]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	68db      	ldr	r3, [r3, #12]
 8008b4e:	68f9      	ldr	r1, [r7, #12]
 8008b50:	4804      	ldr	r0, [pc, #16]	; (8008b64 <chThdCreateSuspendedI+0x5c>)
 8008b52:	f7ff ff9b 	bl	8008a8c <__thd_object_init>
 8008b56:	4603      	mov	r3, r0
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3710      	adds	r7, #16
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}
 8008b60:	080003f1 	.word	0x080003f1
 8008b64:	24000b18 	.word	0x24000b18

08008b68 <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b082      	sub	sp, #8
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f7ff ffc9 	bl	8008b08 <chThdCreateSuspendedI>
 8008b76:	4603      	mov	r3, r0
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f7ff fd17 	bl	80085ac <chSchReadyI>
 8008b7e:	4603      	mov	r3, r0
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3708      	adds	r7, #8
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}

08008b88 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b082      	sub	sp, #8
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]

  chSysLock();
 8008b90:	f7ff ff33 	bl	80089fa <chSysLock>
  chThdExitS(msg);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 f804 	bl	8008ba2 <chThdExitS>
  /* The thread never returns here.*/
}
 8008b9a:	bf00      	nop
 8008b9c:	3708      	adds	r7, #8
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}

08008ba2 <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 8008ba2:	b580      	push	{r7, lr}
 8008ba4:	b084      	sub	sp, #16
 8008ba6:	af00      	add	r7, sp, #0
 8008ba8:	6078      	str	r0, [r7, #4]
  thread_t *currtp = chThdGetSelfX();
 8008baa:	f7ff ff45 	bl	8008a38 <chThdGetSelfX>
 8008bae:	60f8      	str	r0, [r7, #12]

  /* Storing exit message.*/
  currtp->u.exitcode = msg;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	687a      	ldr	r2, [r7, #4]
 8008bb4:	629a      	str	r2, [r3, #40]	; 0x28
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8008bb6:	e008      	b.n	8008bca <chThdExitS+0x28>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	332c      	adds	r3, #44	; 0x2c
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f7ff feaa 	bl	8008916 <ch_list_unlink>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	f7ff fcf1 	bl	80085ac <chSchReadyI>
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	332c      	adds	r3, #44	; 0x2c
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f7ff fe90 	bl	80088f4 <ch_list_notempty>
 8008bd4:	4603      	mov	r3, r0
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d1ee      	bne.n	8008bb8 <chThdExitS+0x16>
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	bf0c      	ite	eq
 8008be4:	2301      	moveq	r3, #1
 8008be6:	2300      	movne	r3, #0
 8008be8:	b2db      	uxtb	r3, r3
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d010      	beq.n	8008c10 <chThdExitS+0x6e>
#if CH_CFG_USE_DYNAMIC == TRUE
    /* Static threads are immediately removed from the registry because there
       is no memory to recover.*/
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008bf4:	f003 0303 	and.w	r3, r3, #3
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	bf0c      	ite	eq
 8008bfc:	2301      	moveq	r3, #1
 8008bfe:	2300      	movne	r3, #0
 8008c00:	b2db      	uxtb	r3, r3
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d004      	beq.n	8008c10 <chThdExitS+0x6e>
      REG_REMOVE(currtp);
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	3310      	adds	r3, #16
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f7ff fee1 	bl	80089d2 <ch_queue_dequeue>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 8008c10:	200f      	movs	r0, #15
 8008c12:	f7ff fcd7 	bl	80085c4 <chSchGoSleepS>

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
}
 8008c16:	bf00      	nop
 8008c18:	3710      	adds	r7, #16
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	bd80      	pop	{r7, pc}

08008c1e <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8008c1e:	b580      	push	{r7, lr}
 8008c20:	b082      	sub	sp, #8
 8008c22:	af00      	add	r7, sp, #0
 8008c24:	6078      	str	r0, [r7, #4]

  chSysLock();
 8008c26:	f7ff fee8 	bl	80089fa <chSysLock>
  chThdSleepS(time);
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f7ff ff0e 	bl	8008a4c <chThdSleepS>
  chSysUnlock();
 8008c30:	f7ff fef2 	bl	8008a18 <chSysUnlock>
}
 8008c34:	bf00      	nop
 8008c36:	3708      	adds	r7, #8
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b084      	sub	sp, #16
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
 8008c44:	6039      	str	r1, [r7, #0]

  if (*trp != NULL) {
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d00b      	beq.n	8008c66 <chThdResumeI+0x2a>
    thread_t *tp = *trp;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	60fb      	str	r3, [r7, #12]

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2200      	movs	r2, #0
 8008c58:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	683a      	ldr	r2, [r7, #0]
 8008c5e:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8008c60:	68f8      	ldr	r0, [r7, #12]
 8008c62:	f7ff fca3 	bl	80085ac <chSchReadyI>
  }
}
 8008c66:	bf00      	nop
 8008c68:	3710      	adds	r7, #16
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}

08008c6e <chThdEnqueueTimeoutS>:
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8008c6e:	b580      	push	{r7, lr}
 8008c70:	b084      	sub	sp, #16
 8008c72:	af00      	add	r7, sp, #0
 8008c74:	6078      	str	r0, [r7, #4]
 8008c76:	6039      	str	r1, [r7, #0]
  thread_t *currtp = chThdGetSelfX();
 8008c78:	f7ff fede 	bl	8008a38 <chThdGetSelfX>
 8008c7c:	60f8      	str	r0, [r7, #12]

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	bf0c      	ite	eq
 8008c84:	2301      	moveq	r3, #1
 8008c86:	2300      	movne	r3, #0
 8008c88:	b2db      	uxtb	r3, r3
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d002      	beq.n	8008c94 <chThdEnqueueTimeoutS+0x26>
    return MSG_TIMEOUT;
 8008c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8008c92:	e009      	b.n	8008ca8 <chThdEnqueueTimeoutS+0x3a>
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	68f9      	ldr	r1, [r7, #12]
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f7ff fe6d 	bl	8008978 <ch_queue_insert>

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8008c9e:	6839      	ldr	r1, [r7, #0]
 8008ca0:	2004      	movs	r0, #4
 8008ca2:	f7ff fcb7 	bl	8008614 <chSchGoSleepTimeoutS>
 8008ca6:	4603      	mov	r3, r0
}
 8008ca8:	4618      	mov	r0, r3
 8008caa:	3710      	adds	r7, #16
 8008cac:	46bd      	mov	sp, r7
 8008cae:	bd80      	pop	{r7, pc}

08008cb0 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b082      	sub	sp, #8
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
 8008cb8:	6039      	str	r1, [r7, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	f7ff fe4a 	bl	8008956 <ch_queue_notempty>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d003      	beq.n	8008cd0 <chThdDequeueNextI+0x20>
    chThdDoDequeueNextI(tqp, msg);
 8008cc8:	6839      	ldr	r1, [r7, #0]
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f7ff feca 	bl	8008a64 <chThdDoDequeueNextI>
  }
}
 8008cd0:	bf00      	nop
 8008cd2:	3708      	adds	r7, #8
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <tm_stop>:
/* Module local functions.                                                   */
/*===========================================================================*/

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {
 8008cd8:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8008cdc:	b085      	sub	sp, #20
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	60f8      	str	r0, [r7, #12]
 8008ce2:	60b9      	str	r1, [r7, #8]
 8008ce4:	607a      	str	r2, [r7, #4]

  tmp->n++;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	68db      	ldr	r3, [r3, #12]
 8008cea:	1c5a      	adds	r2, r3, #1
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	60da      	str	r2, [r3, #12]
  tmp->last = (now - tmp->last) - offset;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	689b      	ldr	r3, [r3, #8]
 8008cf4:	68ba      	ldr	r2, [r7, #8]
 8008cf6:	1ad2      	subs	r2, r2, r3
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	1ad2      	subs	r2, r2, r3
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	609a      	str	r2, [r3, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8008d06:	68f9      	ldr	r1, [r7, #12]
 8008d08:	6889      	ldr	r1, [r1, #8]
 8008d0a:	2000      	movs	r0, #0
 8008d0c:	460c      	mov	r4, r1
 8008d0e:	4605      	mov	r5, r0
 8008d10:	eb12 0804 	adds.w	r8, r2, r4
 8008d14:	eb43 0905 	adc.w	r9, r3, r5
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	e9c3 8904 	strd	r8, r9, [r3, #16]
  if (tmp->last > tmp->worst) {
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	689a      	ldr	r2, [r3, #8]
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	429a      	cmp	r2, r3
 8008d28:	d903      	bls.n	8008d32 <tm_stop+0x5a>
    tmp->worst = tmp->last;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	689a      	ldr	r2, [r3, #8]
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	605a      	str	r2, [r3, #4]
  }
  if (tmp->last < tmp->best) {
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	689a      	ldr	r2, [r3, #8]
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	429a      	cmp	r2, r3
 8008d3c:	d203      	bcs.n	8008d46 <tm_stop+0x6e>
    tmp->best = tmp->last;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	689a      	ldr	r2, [r3, #8]
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	601a      	str	r2, [r3, #0]
  }
}
 8008d46:	bf00      	nop
 8008d48:	3714      	adds	r7, #20
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8008d50:	4770      	bx	lr

08008d52 <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p TimeMeasurement structure
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 8008d52:	b480      	push	{r7}
 8008d54:	b083      	sub	sp, #12
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]

  tmp->best       = (rtcnt_t)-1;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d60:	601a      	str	r2, [r3, #0]
  tmp->worst      = (rtcnt_t)0;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2200      	movs	r2, #0
 8008d66:	605a      	str	r2, [r3, #4]
  tmp->last       = (rtcnt_t)0;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	609a      	str	r2, [r3, #8]
  tmp->n          = (ucnt_t)0;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2200      	movs	r2, #0
 8008d72:	60da      	str	r2, [r3, #12]
  tmp->cumulative = (rttime_t)0;
 8008d74:	6879      	ldr	r1, [r7, #4]
 8008d76:	f04f 0200 	mov.w	r2, #0
 8008d7a:	f04f 0300 	mov.w	r3, #0
 8008d7e:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8008d82:	bf00      	nop
 8008d84:	370c      	adds	r7, #12
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bc80      	pop	{r7}
 8008d8a:	4770      	bx	lr

08008d8c <chTMStartMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p TimeMeasurement structure
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {
 8008d8c:	b480      	push	{r7}
 8008d8e:	b083      	sub	sp, #12
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  return DWT->CYCCNT;
 8008d94:	4b04      	ldr	r3, [pc, #16]	; (8008da8 <chTMStartMeasurementX+0x1c>)
 8008d96:	685a      	ldr	r2, [r3, #4]

  tmp->last = chSysGetRealtimeCounterX();
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	609a      	str	r2, [r3, #8]
}
 8008d9c:	bf00      	nop
 8008d9e:	370c      	adds	r7, #12
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bc80      	pop	{r7}
 8008da4:	4770      	bx	lr
 8008da6:	bf00      	nop
 8008da8:	e0001000 	.word	0xe0001000

08008dac <chTMStopMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b082      	sub	sp, #8
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	4b05      	ldr	r3, [pc, #20]	; (8008dcc <chTMStopMeasurementX+0x20>)
 8008db6:	685b      	ldr	r3, [r3, #4]

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8008db8:	4a05      	ldr	r2, [pc, #20]	; (8008dd0 <chTMStopMeasurementX+0x24>)
 8008dba:	6892      	ldr	r2, [r2, #8]
 8008dbc:	4619      	mov	r1, r3
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f7ff ff8a 	bl	8008cd8 <tm_stop>
}
 8008dc4:	bf00      	nop
 8008dc6:	3708      	adds	r7, #8
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}
 8008dcc:	e0001000 	.word	0xe0001000
 8008dd0:	24000b0c 	.word	0x24000b0c

08008dd4 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8008dd4:	b480      	push	{r7}
 8008dd6:	b083      	sub	sp, #12
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	687a      	ldr	r2, [r7, #4]
 8008de0:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	687a      	ldr	r2, [r7, #4]
 8008de6:	605a      	str	r2, [r3, #4]
}
 8008de8:	bf00      	nop
 8008dea:	370c      	adds	r7, #12
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bc80      	pop	{r7}
 8008df0:	4770      	bx	lr

08008df2 <chMtxObjectInit>:
 *
 * @param[out] mp       pointer to a @p mutex_t structure
 *
 * @init
 */
void chMtxObjectInit(mutex_t *mp) {
 8008df2:	b580      	push	{r7, lr}
 8008df4:	b082      	sub	sp, #8
 8008df6:	af00      	add	r7, sp, #0
 8008df8:	6078      	str	r0, [r7, #4]

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	f7ff ffe9 	bl	8008dd4 <ch_queue_init>
  mp->owner = NULL;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2200      	movs	r2, #0
 8008e06:	609a      	str	r2, [r3, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8008e08:	bf00      	nop
 8008e0a:	3708      	adds	r7, #8
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}

08008e10 <chEvtSignalI>:
 * @param[in] tp        the thread to be signaled
 * @param[in] events    the events set to be ORed
 *
 * @iclass
 */
void chEvtSignalI(thread_t *tp, eventmask_t events) {
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b082      	sub	sp, #8
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	6039      	str	r1, [r7, #0]

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->epending |= events;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	431a      	orrs	r2, r3
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	639a      	str	r2, [r3, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008e2c:	2b0a      	cmp	r3, #10
 8008e2e:	d106      	bne.n	8008e3e <chEvtSignalI+0x2e>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e38:	4013      	ands	r3, r2
  if (((tp->state == CH_STATE_WTOREVT) &&
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d10d      	bne.n	8008e5a <chEvtSignalI+0x4a>
      ((tp->state == CH_STATE_WTANDEVT) &&
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8008e44:	2b0b      	cmp	r3, #11
 8008e46:	d10e      	bne.n	8008e66 <chEvtSignalI+0x56>
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e50:	401a      	ands	r2, r3
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      ((tp->state == CH_STATE_WTANDEVT) &&
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d105      	bne.n	8008e66 <chEvtSignalI+0x56>
    tp->u.rdymsg = MSG_OK;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f7ff fba3 	bl	80085ac <chSchReadyI>
  }
}
 8008e66:	bf00      	nop
 8008e68:	3708      	adds	r7, #8
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}

08008e6e <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8008e6e:	b580      	push	{r7, lr}
 8008e70:	b084      	sub	sp, #16
 8008e72:	af00      	add	r7, sp, #0
 8008e74:	6078      	str	r0, [r7, #4]
 8008e76:	6039      	str	r1, [r7, #0]
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	60fb      	str	r3, [r7, #12]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8008e7e:	e019      	b.n	8008eb4 <chEvtBroadcastFlagsI+0x46>
  /*lint -restore*/
    elp->flags |= flags;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	68da      	ldr	r2, [r3, #12]
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	431a      	orrs	r2, r3
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	60da      	str	r2, [r3, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d005      	beq.n	8008e9e <chEvtBroadcastFlagsI+0x30>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	691a      	ldr	r2, [r3, #16]
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	4013      	ands	r3, r2
    if ((flags == (eventflags_t)0) ||
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d007      	beq.n	8008eae <chEvtBroadcastFlagsI+0x40>
      chEvtSignalI(elp->listener, elp->events);
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	685a      	ldr	r2, [r3, #4]
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	689b      	ldr	r3, [r3, #8]
 8008ea6:	4619      	mov	r1, r3
 8008ea8:	4610      	mov	r0, r2
 8008eaa:	f7ff ffb1 	bl	8008e10 <chEvtSignalI>
    }
    elp = elp->next;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	60fb      	str	r3, [r7, #12]
  while (elp != (event_listener_t *)esp) {
 8008eb4:	68fa      	ldr	r2, [r7, #12]
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d1e1      	bne.n	8008e80 <chEvtBroadcastFlagsI+0x12>
  }
}
 8008ebc:	bf00      	nop
 8008ebe:	bf00      	nop
 8008ec0:	3710      	adds	r7, #16
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}

08008ec6 <chSysLock>:
static inline void chSysLock(void) {
 8008ec6:	b480      	push	{r7}
 8008ec8:	b083      	sub	sp, #12
 8008eca:	af00      	add	r7, sp, #0
 8008ecc:	2330      	movs	r3, #48	; 0x30
 8008ece:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f383 8811 	msr	BASEPRI, r3
}
 8008ed6:	bf00      	nop
}
 8008ed8:	bf00      	nop
}
 8008eda:	bf00      	nop
 8008edc:	370c      	adds	r7, #12
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bc80      	pop	{r7}
 8008ee2:	4770      	bx	lr

08008ee4 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8008ee4:	b480      	push	{r7}
 8008ee6:	b083      	sub	sp, #12
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	2300      	movs	r3, #0
 8008eec:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f383 8811 	msr	BASEPRI, r3
}
 8008ef4:	bf00      	nop
}
 8008ef6:	bf00      	nop
}
 8008ef8:	bf00      	nop
 8008efa:	370c      	adds	r7, #12
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bc80      	pop	{r7}
 8008f00:	4770      	bx	lr
	...

08008f04 <__core_init>:
/**
 * @brief   Low level memory manager initialization.
 *
 * @notapi
 */
void __core_init(void) {
 8008f04:	b480      	push	{r7}
 8008f06:	af00      	add	r7, sp, #0
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 8008f08:	4b04      	ldr	r3, [pc, #16]	; (8008f1c <__core_init+0x18>)
 8008f0a:	4a05      	ldr	r2, [pc, #20]	; (8008f20 <__core_init+0x1c>)
 8008f0c:	601a      	str	r2, [r3, #0]
  ch_memcore.topmem  = __heap_end__;
 8008f0e:	4b03      	ldr	r3, [pc, #12]	; (8008f1c <__core_init+0x18>)
 8008f10:	4a04      	ldr	r2, [pc, #16]	; (8008f24 <__core_init+0x20>)
 8008f12:	605a      	str	r2, [r3, #4]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 8008f14:	bf00      	nop
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bc80      	pop	{r7}
 8008f1a:	4770      	bx	lr
 8008f1c:	240014d8 	.word	0x240014d8
 8008f20:	24001ad8 	.word	0x24001ad8
 8008f24:	24080000 	.word	0x24080000

08008f28 <chCoreAllocFromBaseI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromBaseI(size_t size, unsigned align, size_t offset) {
 8008f28:	b480      	push	{r7}
 8008f2a:	b087      	sub	sp, #28
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	60f8      	str	r0, [r7, #12]
 8008f30:	60b9      	str	r1, [r7, #8]
 8008f32:	607a      	str	r2, [r7, #4]
  uint8_t *p, *next;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.basemem + offset, align);
 8008f34:	4b12      	ldr	r3, [pc, #72]	; (8008f80 <chCoreAllocFromBaseI+0x58>)
 8008f36:	681a      	ldr	r2, [r3, #0]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	4413      	add	r3, r2
 8008f3c:	461a      	mov	r2, r3
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	4413      	add	r3, r2
 8008f42:	1e5a      	subs	r2, r3, #1
 8008f44:	68bb      	ldr	r3, [r7, #8]
 8008f46:	425b      	negs	r3, r3
 8008f48:	4013      	ands	r3, r2
 8008f4a:	617b      	str	r3, [r7, #20]
  next = p + size;
 8008f4c:	697a      	ldr	r2, [r7, #20]
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	4413      	add	r3, r2
 8008f52:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((next > ch_memcore.topmem) || (next < ch_memcore.basemem)) {
 8008f54:	4b0a      	ldr	r3, [pc, #40]	; (8008f80 <chCoreAllocFromBaseI+0x58>)
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	693a      	ldr	r2, [r7, #16]
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d804      	bhi.n	8008f68 <chCoreAllocFromBaseI+0x40>
 8008f5e:	4b08      	ldr	r3, [pc, #32]	; (8008f80 <chCoreAllocFromBaseI+0x58>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	693a      	ldr	r2, [r7, #16]
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d201      	bcs.n	8008f6c <chCoreAllocFromBaseI+0x44>
    return NULL;
 8008f68:	2300      	movs	r3, #0
 8008f6a:	e003      	b.n	8008f74 <chCoreAllocFromBaseI+0x4c>
  }

  ch_memcore.basemem = next;
 8008f6c:	4a04      	ldr	r2, [pc, #16]	; (8008f80 <chCoreAllocFromBaseI+0x58>)
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	6013      	str	r3, [r2, #0]

  return p;
 8008f72:	697b      	ldr	r3, [r7, #20]
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	371c      	adds	r7, #28
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bc80      	pop	{r7}
 8008f7c:	4770      	bx	lr
 8008f7e:	bf00      	nop
 8008f80:	240014d8 	.word	0x240014d8

08008f84 <chCoreAllocFromTopI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 8008f84:	b480      	push	{r7}
 8008f86:	b087      	sub	sp, #28
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	60f8      	str	r0, [r7, #12]
 8008f8c:	60b9      	str	r1, [r7, #8]
 8008f8e:	607a      	str	r2, [r7, #4]
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8008f90:	4b11      	ldr	r3, [pc, #68]	; (8008fd8 <chCoreAllocFromTopI+0x54>)
 8008f92:	685a      	ldr	r2, [r3, #4]
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	425b      	negs	r3, r3
 8008f98:	4413      	add	r3, r2
 8008f9a:	461a      	mov	r2, r3
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	425b      	negs	r3, r3
 8008fa0:	4013      	ands	r3, r2
 8008fa2:	617b      	str	r3, [r7, #20]
  prev = p - offset;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	425b      	negs	r3, r3
 8008fa8:	697a      	ldr	r2, [r7, #20]
 8008faa:	4413      	add	r3, r2
 8008fac:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8008fae:	4b0a      	ldr	r3, [pc, #40]	; (8008fd8 <chCoreAllocFromTopI+0x54>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	693a      	ldr	r2, [r7, #16]
 8008fb4:	429a      	cmp	r2, r3
 8008fb6:	d304      	bcc.n	8008fc2 <chCoreAllocFromTopI+0x3e>
 8008fb8:	4b07      	ldr	r3, [pc, #28]	; (8008fd8 <chCoreAllocFromTopI+0x54>)
 8008fba:	685b      	ldr	r3, [r3, #4]
 8008fbc:	693a      	ldr	r2, [r7, #16]
 8008fbe:	429a      	cmp	r2, r3
 8008fc0:	d901      	bls.n	8008fc6 <chCoreAllocFromTopI+0x42>
    return NULL;
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	e003      	b.n	8008fce <chCoreAllocFromTopI+0x4a>
  }

  ch_memcore.topmem = prev;
 8008fc6:	4a04      	ldr	r2, [pc, #16]	; (8008fd8 <chCoreAllocFromTopI+0x54>)
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	6053      	str	r3, [r2, #4]

  return p;
 8008fcc:	697b      	ldr	r3, [r7, #20]
}
 8008fce:	4618      	mov	r0, r3
 8008fd0:	371c      	adds	r7, #28
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bc80      	pop	{r7}
 8008fd6:	4770      	bx	lr
 8008fd8:	240014d8 	.word	0x240014d8

08008fdc <chCoreAllocFromBase>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromBase(size_t size, unsigned align, size_t offset) {
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b086      	sub	sp, #24
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	60f8      	str	r0, [r7, #12]
 8008fe4:	60b9      	str	r1, [r7, #8]
 8008fe6:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 8008fe8:	f7ff ff6d 	bl	8008ec6 <chSysLock>
  p = chCoreAllocFromBaseI(size, align, offset);
 8008fec:	687a      	ldr	r2, [r7, #4]
 8008fee:	68b9      	ldr	r1, [r7, #8]
 8008ff0:	68f8      	ldr	r0, [r7, #12]
 8008ff2:	f7ff ff99 	bl	8008f28 <chCoreAllocFromBaseI>
 8008ff6:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 8008ff8:	f7ff ff74 	bl	8008ee4 <chSysUnlock>

  return p;
 8008ffc:	697b      	ldr	r3, [r7, #20]
}
 8008ffe:	4618      	mov	r0, r3
 8009000:	3718      	adds	r7, #24
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}

08009006 <chCoreAllocFromTop>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 8009006:	b580      	push	{r7, lr}
 8009008:	b086      	sub	sp, #24
 800900a:	af00      	add	r7, sp, #0
 800900c:	60f8      	str	r0, [r7, #12]
 800900e:	60b9      	str	r1, [r7, #8]
 8009010:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 8009012:	f7ff ff58 	bl	8008ec6 <chSysLock>
  p = chCoreAllocFromTopI(size, align, offset);
 8009016:	687a      	ldr	r2, [r7, #4]
 8009018:	68b9      	ldr	r1, [r7, #8]
 800901a:	68f8      	ldr	r0, [r7, #12]
 800901c:	f7ff ffb2 	bl	8008f84 <chCoreAllocFromTopI>
 8009020:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 8009022:	f7ff ff5f 	bl	8008ee4 <chSysUnlock>

  return p;
 8009026:	697b      	ldr	r3, [r7, #20]
}
 8009028:	4618      	mov	r0, r3
 800902a:	3718      	adds	r7, #24
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}

08009030 <__heap_init>:
/**
 * @brief   Initializes the default heap.
 *
 * @notapi
 */
void __heap_init(void) {
 8009030:	b580      	push	{r7, lr}
 8009032:	af00      	add	r7, sp, #0

  default_heap.provider = chCoreAllocAlignedWithOffset;
 8009034:	4b06      	ldr	r3, [pc, #24]	; (8009050 <__heap_init+0x20>)
 8009036:	4a07      	ldr	r2, [pc, #28]	; (8009054 <__heap_init+0x24>)
 8009038:	601a      	str	r2, [r3, #0]
  H_NEXT(&default_heap.header) = NULL;
 800903a:	4b05      	ldr	r3, [pc, #20]	; (8009050 <__heap_init+0x20>)
 800903c:	2200      	movs	r2, #0
 800903e:	605a      	str	r2, [r3, #4]
  H_PAGES(&default_heap.header) = 0;
 8009040:	4b03      	ldr	r3, [pc, #12]	; (8009050 <__heap_init+0x20>)
 8009042:	2200      	movs	r2, #0
 8009044:	609a      	str	r2, [r3, #8]
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 8009046:	4804      	ldr	r0, [pc, #16]	; (8009058 <__heap_init+0x28>)
 8009048:	f7ff fed3 	bl	8008df2 <chMtxObjectInit>
#else
  chSemObjectInit(&default_heap.sem, (cnt_t)1);
#endif
}
 800904c:	bf00      	nop
 800904e:	bd80      	pop	{r7, pc}
 8009050:	240014e0 	.word	0x240014e0
 8009054:	08009007 	.word	0x08009007
 8009058:	240014ec 	.word	0x240014ec

0800905c <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 800905c:	b480      	push	{r7}
 800905e:	b085      	sub	sp, #20
 8009060:	af00      	add	r7, sp, #0
 8009062:	60f8      	str	r0, [r7, #12]
 8009064:	60b9      	str	r1, [r7, #8]
 8009066:	607a      	str	r2, [r7, #4]
 8009068:	603b      	str	r3, [r7, #0]
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2200      	movs	r2, #0
 800906e:	601a      	str	r2, [r3, #0]
  mp->object_size = size;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	68ba      	ldr	r2, [r7, #8]
 8009074:	605a      	str	r2, [r3, #4]
  mp->align = align;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	687a      	ldr	r2, [r7, #4]
 800907a:	609a      	str	r2, [r3, #8]
  mp->provider = provider;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	683a      	ldr	r2, [r7, #0]
 8009080:	60da      	str	r2, [r3, #12]
}
 8009082:	bf00      	nop
 8009084:	3714      	adds	r7, #20
 8009086:	46bd      	mov	sp, r7
 8009088:	bc80      	pop	{r7}
 800908a:	4770      	bx	lr

0800908c <chCoreAllocAlignedI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {
 800908c:	b580      	push	{r7, lr}
 800908e:	b082      	sub	sp, #8
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
 8009094:	6039      	str	r1, [r7, #0]

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 8009096:	2200      	movs	r2, #0
 8009098:	6839      	ldr	r1, [r7, #0]
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f7ff ff72 	bl	8008f84 <chCoreAllocFromTopI>
 80090a0:	4603      	mov	r3, r0
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3708      	adds	r7, #8
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}

080090aa <chPoolObjectInit>:
 *
 * @init
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {
 80090aa:	b580      	push	{r7, lr}
 80090ac:	b084      	sub	sp, #16
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	60f8      	str	r0, [r7, #12]
 80090b2:	60b9      	str	r1, [r7, #8]
 80090b4:	607a      	str	r2, [r7, #4]

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2204      	movs	r2, #4
 80090ba:	68b9      	ldr	r1, [r7, #8]
 80090bc:	68f8      	ldr	r0, [r7, #12]
 80090be:	f7ff ffcd 	bl	800905c <chPoolObjectInitAligned>
}
 80090c2:	bf00      	nop
 80090c4:	3710      	adds	r7, #16
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}

080090ca <dyn_list_init>:
    *dp++ = c;
    i--;
  } while ((c != (char)0) && (i > 0U));
}

static inline void dyn_list_init(dyn_list_t *dlp) {
 80090ca:	b480      	push	{r7}
 80090cc:	b083      	sub	sp, #12
 80090ce:	af00      	add	r7, sp, #0
 80090d0:	6078      	str	r0, [r7, #4]

  dlp->next = (dyn_element_t *)dlp;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	687a      	ldr	r2, [r7, #4]
 80090d6:	601a      	str	r2, [r3, #0]
}
 80090d8:	bf00      	nop
 80090da:	370c      	adds	r7, #12
 80090dc:	46bd      	mov	sp, r7
 80090de:	bc80      	pop	{r7}
 80090e0:	4770      	bx	lr
	...

080090e4 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 80090e4:	b580      	push	{r7, lr}
 80090e6:	af00      	add	r7, sp, #0

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 80090e8:	4810      	ldr	r0, [pc, #64]	; (800912c <__factory_init+0x48>)
 80090ea:	f7ff fe82 	bl	8008df2 <chMtxObjectInit>
#else
  chSemObjectInit(&ch_factory.sem, (cnt_t)1);
#endif

#if CH_CFG_FACTORY_OBJECTS_REGISTRY == TRUE
  dyn_list_init(&ch_factory.obj_list);
 80090ee:	4810      	ldr	r0, [pc, #64]	; (8009130 <__factory_init+0x4c>)
 80090f0:	f7ff ffeb 	bl	80090ca <dyn_list_init>
  chPoolObjectInit(&ch_factory.obj_pool,
 80090f4:	4a0f      	ldr	r2, [pc, #60]	; (8009134 <__factory_init+0x50>)
 80090f6:	2114      	movs	r1, #20
 80090f8:	480f      	ldr	r0, [pc, #60]	; (8009138 <__factory_init+0x54>)
 80090fa:	f7ff ffd6 	bl	80090aa <chPoolObjectInit>
                   sizeof (registered_object_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_GENERIC_BUFFERS == TRUE
  dyn_list_init(&ch_factory.buf_list);
 80090fe:	480f      	ldr	r0, [pc, #60]	; (800913c <__factory_init+0x58>)
 8009100:	f7ff ffe3 	bl	80090ca <dyn_list_init>
#endif
#if CH_CFG_FACTORY_SEMAPHORES == TRUE
  dyn_list_init(&ch_factory.sem_list);
 8009104:	480e      	ldr	r0, [pc, #56]	; (8009140 <__factory_init+0x5c>)
 8009106:	f7ff ffe0 	bl	80090ca <dyn_list_init>
  chPoolObjectInit(&ch_factory.sem_pool,
 800910a:	4a0a      	ldr	r2, [pc, #40]	; (8009134 <__factory_init+0x50>)
 800910c:	211c      	movs	r1, #28
 800910e:	480d      	ldr	r0, [pc, #52]	; (8009144 <__factory_init+0x60>)
 8009110:	f7ff ffcb 	bl	80090aa <chPoolObjectInit>
                   sizeof (dyn_semaphore_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_MAILBOXES == TRUE
  dyn_list_init(&ch_factory.mbx_list);
 8009114:	480c      	ldr	r0, [pc, #48]	; (8009148 <__factory_init+0x64>)
 8009116:	f7ff ffd8 	bl	80090ca <dyn_list_init>
#endif
#if CH_CFG_FACTORY_OBJ_FIFOS == TRUE
  dyn_list_init(&ch_factory.fifo_list);
 800911a:	480c      	ldr	r0, [pc, #48]	; (800914c <__factory_init+0x68>)
 800911c:	f7ff ffd5 	bl	80090ca <dyn_list_init>
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
 8009120:	480b      	ldr	r0, [pc, #44]	; (8009150 <__factory_init+0x6c>)
 8009122:	f7ff ffd2 	bl	80090ca <dyn_list_init>
#endif
}
 8009126:	bf00      	nop
 8009128:	bd80      	pop	{r7, pc}
 800912a:	bf00      	nop
 800912c:	240014fc 	.word	0x240014fc
 8009130:	2400150c 	.word	0x2400150c
 8009134:	0800908d 	.word	0x0800908d
 8009138:	24001510 	.word	0x24001510
 800913c:	24001520 	.word	0x24001520
 8009140:	24001524 	.word	0x24001524
 8009144:	24001528 	.word	0x24001528
 8009148:	24001538 	.word	0x24001538
 800914c:	2400153c 	.word	0x2400153c
 8009150:	24001540 	.word	0x24001540

08009154 <__NVIC_SetPriorityGrouping>:
{
 8009154:	b480      	push	{r7}
 8009156:	b085      	sub	sp, #20
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f003 0307 	and.w	r3, r3, #7
 8009162:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009164:	4b0b      	ldr	r3, [pc, #44]	; (8009194 <__NVIC_SetPriorityGrouping+0x40>)
 8009166:	68db      	ldr	r3, [r3, #12]
 8009168:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800916a:	68ba      	ldr	r2, [r7, #8]
 800916c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009170:	4013      	ands	r3, r2
 8009172:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800917c:	4b06      	ldr	r3, [pc, #24]	; (8009198 <__NVIC_SetPriorityGrouping+0x44>)
 800917e:	4313      	orrs	r3, r2
 8009180:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009182:	4a04      	ldr	r2, [pc, #16]	; (8009194 <__NVIC_SetPriorityGrouping+0x40>)
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	60d3      	str	r3, [r2, #12]
}
 8009188:	bf00      	nop
 800918a:	3714      	adds	r7, #20
 800918c:	46bd      	mov	sp, r7
 800918e:	bc80      	pop	{r7}
 8009190:	4770      	bx	lr
 8009192:	bf00      	nop
 8009194:	e000ed00 	.word	0xe000ed00
 8009198:	05fa0000 	.word	0x05fa0000

0800919c <__NVIC_SetPriority>:
{
 800919c:	b480      	push	{r7}
 800919e:	b083      	sub	sp, #12
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	4603      	mov	r3, r0
 80091a4:	6039      	str	r1, [r7, #0]
 80091a6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80091a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	db0a      	blt.n	80091c6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	b2da      	uxtb	r2, r3
 80091b4:	490c      	ldr	r1, [pc, #48]	; (80091e8 <__NVIC_SetPriority+0x4c>)
 80091b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80091ba:	0112      	lsls	r2, r2, #4
 80091bc:	b2d2      	uxtb	r2, r2
 80091be:	440b      	add	r3, r1
 80091c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80091c4:	e00a      	b.n	80091dc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	b2da      	uxtb	r2, r3
 80091ca:	4908      	ldr	r1, [pc, #32]	; (80091ec <__NVIC_SetPriority+0x50>)
 80091cc:	88fb      	ldrh	r3, [r7, #6]
 80091ce:	f003 030f 	and.w	r3, r3, #15
 80091d2:	3b04      	subs	r3, #4
 80091d4:	0112      	lsls	r2, r2, #4
 80091d6:	b2d2      	uxtb	r2, r2
 80091d8:	440b      	add	r3, r1
 80091da:	761a      	strb	r2, [r3, #24]
}
 80091dc:	bf00      	nop
 80091de:	370c      	adds	r7, #12
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bc80      	pop	{r7}
 80091e4:	4770      	bx	lr
 80091e6:	bf00      	nop
 80091e8:	e000e100 	.word	0xe000e100
 80091ec:	e000ed00 	.word	0xe000ed00

080091f0 <SVC_Handler>:
 * @details The SVC vector is used for exception mode re-entering after a
 *          context switch and, optionally, for system calls.
 * @note    The SVC vector is only used in advanced kernel mode.
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void SVC_Handler(void) {
 80091f0:	b480      	push	{r7}
 80091f2:	b085      	sub	sp, #20
 80091f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80091f6:	f3ef 8309 	mrs	r3, PSP
 80091fa:	603b      	str	r3, [r7, #0]
  return(result);
 80091fc:	683b      	ldr	r3, [r7, #0]
/*lint -restore*/
  uint32_t psp = __get_PSP();
 80091fe:	60fb      	str	r3, [r7, #12]
    /* From privileged mode, it is used for context discarding in the
       preemption code.*/

    /* Unstacking procedure, discarding the current exception context and
       positioning the stack to point to the real one.*/
    psp += sizeof (struct port_extctx);
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	3320      	adds	r3, #32
 8009204:	60fb      	str	r3, [r7, #12]
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f383 8809 	msr	PSP, r3
}
 8009210:	bf00      	nop
 8009212:	2300      	movs	r3, #0
 8009214:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	f383 8811 	msr	BASEPRI, r3
}
 800921c:	bf00      	nop
 800921e:	bf00      	nop
}
 8009220:	bf00      	nop
#endif

    /* Restoring the normal interrupts status.*/
    port_unlock_from_isr();
  }
}
 8009222:	bf00      	nop
 8009224:	3714      	adds	r7, #20
 8009226:	46bd      	mov	sp, r7
 8009228:	bc80      	pop	{r7}
 800922a:	4770      	bx	lr

0800922c <port_init>:
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 800922c:	b580      	push	{r7, lr}
 800922e:	b084      	sub	sp, #16
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
 8009234:	2330      	movs	r3, #48	; 0x30
 8009236:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f383 8811 	msr	BASEPRI, r3
}
 800923e:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8009240:	b662      	cpsie	i
}
 8009242:	bf00      	nop
}
 8009244:	bf00      	nop

  /* Starting in a known IRQ configuration.*/
  port_suspend();

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);
 8009246:	2003      	movs	r0, #3
 8009248:	f7ff ff84 	bl	8009154 <__NVIC_SetPriorityGrouping>

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800924c:	4b0e      	ldr	r3, [pc, #56]	; (8009288 <port_init+0x5c>)
 800924e:	68db      	ldr	r3, [r3, #12]
 8009250:	4a0d      	ldr	r2, [pc, #52]	; (8009288 <port_init+0x5c>)
 8009252:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009256:	60d3      	str	r3, [r2, #12]
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 8009258:	4b0c      	ldr	r3, [pc, #48]	; (800928c <port_init+0x60>)
 800925a:	4a0d      	ldr	r2, [pc, #52]	; (8009290 <port_init+0x64>)
 800925c:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8009260:	4b0a      	ldr	r3, [pc, #40]	; (800928c <port_init+0x60>)
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	4a09      	ldr	r2, [pc, #36]	; (800928c <port_init+0x60>)
 8009266:	f043 0301 	orr.w	r3, r3, #1
 800926a:	6013      	str	r3, [r2, #0]

  /* Initialization of the system vectors used by the port.*/
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  NVIC_SetPriority(SVCall_IRQn, CORTEX_PRIORITY_SVCALL);
 800926c:	2102      	movs	r1, #2
 800926e:	f06f 0004 	mvn.w	r0, #4
 8009272:	f7ff ff93 	bl	800919c <__NVIC_SetPriority>
#endif
  NVIC_SetPriority(PendSV_IRQn, CORTEX_PRIORITY_PENDSV);
 8009276:	2103      	movs	r1, #3
 8009278:	f06f 0001 	mvn.w	r0, #1
 800927c:	f7ff ff8e 	bl	800919c <__NVIC_SetPriority>

#if (PORT_ENABLE_GUARD_PAGES == TRUE) || (PORT_USE_SYSCALL == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 8009280:	bf00      	nop
 8009282:	3710      	adds	r7, #16
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}
 8009288:	e000edf0 	.word	0xe000edf0
 800928c:	e0001000 	.word	0xe0001000
 8009290:	c5acce55 	.word	0xc5acce55

08009294 <__port_irq_epilogue>:
#endif

/**
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {
 8009294:	b580      	push	{r7, lr}
 8009296:	b086      	sub	sp, #24
 8009298:	af00      	add	r7, sp, #0
 800929a:	2330      	movs	r3, #48	; 0x30
 800929c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	f383 8811 	msr	BASEPRI, r3
}
 80092a4:	bf00      	nop
}
 80092a6:	bf00      	nop
}
 80092a8:	bf00      	nop

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 80092aa:	4b19      	ldr	r3, [pc, #100]	; (8009310 <__port_irq_epilogue+0x7c>)
 80092ac:	685b      	ldr	r3, [r3, #4]
 80092ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d020      	beq.n	80092f8 <__port_irq_epilogue+0x64>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80092b6:	f3ef 8309 	mrs	r3, PSP
 80092ba:	607b      	str	r3, [r7, #4]
  return(result);
 80092bc:	687b      	ldr	r3, [r7, #4]
        lctxp->control = control;
        lctxp->ectxp   = (struct port_extctx *)psp;
      }
    }
#else
    s_psp = __get_PSP();
 80092be:	617b      	str	r3, [r7, #20]
#endif

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    s_psp -= sizeof (struct port_extctx);
 80092c0:	697b      	ldr	r3, [r7, #20]
 80092c2:	3b20      	subs	r3, #32
 80092c4:	617b      	str	r3, [r7, #20]

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;
 80092c6:	697b      	ldr	r3, [r7, #20]
 80092c8:	613b      	str	r3, [r7, #16]

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80092d0:	61da      	str	r2, [r3, #28]
 80092d2:	697b      	ldr	r3, [r7, #20]
 80092d4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	f383 8809 	msr	PSP, r3
}
 80092dc:	bf00      	nop
    /* Writing back the modified S-PSP value.*/
    __set_PSP(s_psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 80092de:	f7ff f9cd 	bl	800867c <chSchIsPreemptionRequired>
 80092e2:	4603      	mov	r3, r0
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d003      	beq.n	80092f0 <__port_irq_epilogue+0x5c>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 80092e8:	4a0a      	ldr	r2, [pc, #40]	; (8009314 <__port_irq_epilogue+0x80>)
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	619a      	str	r2, [r3, #24]
      ectxp->pc = (uint32_t)__port_exit_from_isr;
    }

    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
 80092ee:	e00b      	b.n	8009308 <__port_irq_epilogue+0x74>
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 80092f0:	4a09      	ldr	r2, [pc, #36]	; (8009318 <__port_irq_epilogue+0x84>)
 80092f2:	693b      	ldr	r3, [r7, #16]
 80092f4:	619a      	str	r2, [r3, #24]
    return;
 80092f6:	e007      	b.n	8009308 <__port_irq_epilogue+0x74>
 80092f8:	2300      	movs	r3, #0
 80092fa:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	f383 8811 	msr	BASEPRI, r3
}
 8009302:	bf00      	nop
}
 8009304:	bf00      	nop
}
 8009306:	bf00      	nop
  }
  port_unlock_from_isr();
}
 8009308:	3718      	adds	r7, #24
 800930a:	46bd      	mov	sp, r7
 800930c:	bd80      	pop	{r7, pc}
 800930e:	bf00      	nop
 8009310:	e000ed00 	.word	0xe000ed00
 8009314:	08000403 	.word	0x08000403
 8009318:	08000406 	.word	0x08000406

0800931c <_read_r>:
#endif

/***************************************************************************/

__attribute__((used))
int _read_r(struct _reent *r, int file, char * ptr, int len) {
 800931c:	b480      	push	{r7}
 800931e:	b085      	sub	sp, #20
 8009320:	af00      	add	r7, sp, #0
 8009322:	60f8      	str	r0, [r7, #12]
 8009324:	60b9      	str	r1, [r7, #8]
 8009326:	607a      	str	r2, [r7, #4]
 8009328:	603b      	str	r3, [r7, #0]
  return len;
#else
  (void)file;
  (void)ptr;
  (void)len;
  __errno_r(r)  = EINVAL;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2216      	movs	r2, #22
 800932e:	601a      	str	r2, [r3, #0]
  return -1;
 8009330:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 8009334:	4618      	mov	r0, r3
 8009336:	3714      	adds	r7, #20
 8009338:	46bd      	mov	sp, r7
 800933a:	bc80      	pop	{r7}
 800933c:	4770      	bx	lr

0800933e <_lseek_r>:

/***************************************************************************/

__attribute__((used))
int _lseek_r(struct _reent *r, int file, int ptr, int dir) {
 800933e:	b480      	push	{r7}
 8009340:	b085      	sub	sp, #20
 8009342:	af00      	add	r7, sp, #0
 8009344:	60f8      	str	r0, [r7, #12]
 8009346:	60b9      	str	r1, [r7, #8]
 8009348:	607a      	str	r2, [r7, #4]
 800934a:	603b      	str	r3, [r7, #0]
  (void)r;
  (void)file;
  (void)ptr;
  (void)dir;

  return 0;
 800934c:	2300      	movs	r3, #0
}
 800934e:	4618      	mov	r0, r3
 8009350:	3714      	adds	r7, #20
 8009352:	46bd      	mov	sp, r7
 8009354:	bc80      	pop	{r7}
 8009356:	4770      	bx	lr

08009358 <_write_r>:

/***************************************************************************/

__attribute__((used))
int _write_r(struct _reent *r, int file, char * ptr, int len) {
 8009358:	b480      	push	{r7}
 800935a:	b085      	sub	sp, #20
 800935c:	af00      	add	r7, sp, #0
 800935e:	60f8      	str	r0, [r7, #12]
 8009360:	60b9      	str	r1, [r7, #8]
 8009362:	607a      	str	r2, [r7, #4]
 8009364:	603b      	str	r3, [r7, #0]
    __errno_r(r) = EINVAL;
    return -1;
  }
  sdWrite(&STDOUT_SD, (uint8_t *)ptr, (size_t)len);
#endif
  return len;
 8009366:	683b      	ldr	r3, [r7, #0]
}
 8009368:	4618      	mov	r0, r3
 800936a:	3714      	adds	r7, #20
 800936c:	46bd      	mov	sp, r7
 800936e:	bc80      	pop	{r7}
 8009370:	4770      	bx	lr

08009372 <_close_r>:
}

/***************************************************************************/

__attribute__((used))
int _close_r(struct _reent *r, int file) {
 8009372:	b480      	push	{r7}
 8009374:	b083      	sub	sp, #12
 8009376:	af00      	add	r7, sp, #0
 8009378:	6078      	str	r0, [r7, #4]
 800937a:	6039      	str	r1, [r7, #0]
  (void)r;
  (void)file;

  return 0;
 800937c:	2300      	movs	r3, #0
}
 800937e:	4618      	mov	r0, r3
 8009380:	370c      	adds	r7, #12
 8009382:	46bd      	mov	sp, r7
 8009384:	bc80      	pop	{r7}
 8009386:	4770      	bx	lr

08009388 <_sbrk_r>:

/***************************************************************************/

__attribute__((used))
caddr_t _sbrk_r(struct _reent *r, int incr) {
 8009388:	b580      	push	{r7, lr}
 800938a:	b084      	sub	sp, #16
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	6039      	str	r1, [r7, #0]
#if CH_CFG_USE_MEMCORE
  void *p;

  chDbgCheck(incr >= 0);

  p = chCoreAllocFromBase((size_t)incr, 1U, 0U);
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	2200      	movs	r2, #0
 8009396:	2101      	movs	r1, #1
 8009398:	4618      	mov	r0, r3
 800939a:	f7ff fe1f 	bl	8008fdc <chCoreAllocFromBase>
 800939e:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d105      	bne.n	80093b2 <_sbrk_r+0x2a>
    __errno_r(r)  = ENOMEM;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	220c      	movs	r2, #12
 80093aa:	601a      	str	r2, [r3, #0]
    return (caddr_t)-1;
 80093ac:	f04f 33ff 	mov.w	r3, #4294967295
 80093b0:	e000      	b.n	80093b4 <_sbrk_r+0x2c>
  }
  return (caddr_t)p;
 80093b2:	68fb      	ldr	r3, [r7, #12]
#else
  (void)incr;
  __errno_r(r) = ENOMEM;
  return (caddr_t)-1;
#endif
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3710      	adds	r7, #16
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}

080093bc <_fstat_r>:

/***************************************************************************/

__attribute__((used))
int _fstat_r(struct _reent *r, int file, struct stat * st) {
 80093bc:	b580      	push	{r7, lr}
 80093be:	b084      	sub	sp, #16
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	60f8      	str	r0, [r7, #12]
 80093c4:	60b9      	str	r1, [r7, #8]
 80093c6:	607a      	str	r2, [r7, #4]
  (void)r;
  (void)file;

  memset(st, 0, sizeof(*st));
 80093c8:	2258      	movs	r2, #88	; 0x58
 80093ca:	2100      	movs	r1, #0
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f000 fbc7 	bl	8009b60 <memset>
  st->st_mode = S_IFCHR;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80093d8:	605a      	str	r2, [r3, #4]
  return 0;
 80093da:	2300      	movs	r3, #0
}
 80093dc:	4618      	mov	r0, r3
 80093de:	3710      	adds	r7, #16
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bd80      	pop	{r7, pc}

080093e4 <_isatty_r>:

/***************************************************************************/

__attribute__((used))
int _isatty_r(struct _reent *r, int fd) {
 80093e4:	b480      	push	{r7}
 80093e6:	b083      	sub	sp, #12
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
 80093ec:	6039      	str	r1, [r7, #0]
  (void)r;
  (void)fd;

  return 1;
 80093ee:	2301      	movs	r3, #1
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	370c      	adds	r7, #12
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bc80      	pop	{r7}
 80093f8:	4770      	bx	lr
	...

080093fc <_exit>:

/***************************************************************************/

__attribute__((used))
void _exit(int status) {
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b082      	sub	sp, #8
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]

  (void) status;

  chSysHalt("exit");
 8009404:	4802      	ldr	r0, [pc, #8]	; (8009410 <_exit+0x14>)
 8009406:	f7fe fac5 	bl	8007994 <chSysHalt>
  abort();
 800940a:	f000 fb5d 	bl	8009ac8 <abort>
 800940e:	bf00      	nop
 8009410:	0800fc88 	.word	0x0800fc88

08009414 <_kill>:
}

/***************************************************************************/

__attribute__((used))
int _kill(int pid, int sig) {
 8009414:	b580      	push	{r7, lr}
 8009416:	b082      	sub	sp, #8
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
 800941c:	6039      	str	r1, [r7, #0]

  (void) pid;
  (void) sig;

  chSysHalt("kill");
 800941e:	4802      	ldr	r0, [pc, #8]	; (8009428 <_kill+0x14>)
 8009420:	f7fe fab8 	bl	8007994 <chSysHalt>
  abort();
 8009424:	f000 fb50 	bl	8009ac8 <abort>
 8009428:	0800fc90 	.word	0x0800fc90

0800942c <_getpid>:
}

/***************************************************************************/

__attribute__((used))
int _getpid(void) {
 800942c:	b480      	push	{r7}
 800942e:	af00      	add	r7, sp, #0

  return 1;
 8009430:	2301      	movs	r3, #1
  abort();
}
 8009432:	4618      	mov	r0, r3
 8009434:	46bd      	mov	sp, r7
 8009436:	bc80      	pop	{r7}
 8009438:	4770      	bx	lr
	...

0800943c <mux_set>:
    ADC_SQR1_SQ1_N(ADC_EXTERNAL_CHANNEL),
    0U, 0U, 0U
  }
};

static void mux_set(uint8_t sel) {
 800943c:	b480      	push	{r7}
 800943e:	b087      	sub	sp, #28
 8009440:	af00      	add	r7, sp, #0
 8009442:	4603      	mov	r3, r0
 8009444:	71fb      	strb	r3, [r7, #7]
  palWriteLine(MUX_S0_LINE, (sel & 0x01U) ? PAL_HIGH : PAL_LOW);
 8009446:	79fb      	ldrb	r3, [r7, #7]
 8009448:	f003 0301 	and.w	r3, r3, #1
 800944c:	2b00      	cmp	r3, #0
 800944e:	d102      	bne.n	8009456 <mux_set+0x1a>
 8009450:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8009454:	e000      	b.n	8009458 <mux_set+0x1c>
 8009456:	2200      	movs	r2, #0
 8009458:	79fb      	ldrb	r3, [r7, #7]
 800945a:	015b      	lsls	r3, r3, #5
 800945c:	f003 0320 	and.w	r3, r3, #32
 8009460:	4313      	orrs	r3, r2
 8009462:	617b      	str	r3, [r7, #20]
 8009464:	4a16      	ldr	r2, [pc, #88]	; (80094c0 <mux_set+0x84>)
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	6193      	str	r3, [r2, #24]
  palWriteLine(MUX_S1_LINE, (sel & 0x02U) ? PAL_HIGH : PAL_LOW);
 800946a:	79fb      	ldrb	r3, [r7, #7]
 800946c:	f003 0302 	and.w	r3, r3, #2
 8009470:	2b00      	cmp	r3, #0
 8009472:	d102      	bne.n	800947a <mux_set+0x3e>
 8009474:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009478:	e000      	b.n	800947c <mux_set+0x40>
 800947a:	2200      	movs	r2, #0
 800947c:	79fb      	ldrb	r3, [r7, #7]
 800947e:	085b      	lsrs	r3, r3, #1
 8009480:	011b      	lsls	r3, r3, #4
 8009482:	f003 0310 	and.w	r3, r3, #16
 8009486:	4313      	orrs	r3, r2
 8009488:	613b      	str	r3, [r7, #16]
 800948a:	4a0d      	ldr	r2, [pc, #52]	; (80094c0 <mux_set+0x84>)
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	6193      	str	r3, [r2, #24]
  palWriteLine(MUX_S2_LINE, (sel & 0x04U) ? PAL_HIGH : PAL_LOW);
 8009490:	79fb      	ldrb	r3, [r7, #7]
 8009492:	f003 0304 	and.w	r3, r3, #4
 8009496:	2b00      	cmp	r3, #0
 8009498:	d102      	bne.n	80094a0 <mux_set+0x64>
 800949a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800949e:	e000      	b.n	80094a2 <mux_set+0x66>
 80094a0:	2200      	movs	r2, #0
 80094a2:	79fb      	ldrb	r3, [r7, #7]
 80094a4:	089b      	lsrs	r3, r3, #2
 80094a6:	019b      	lsls	r3, r3, #6
 80094a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094ac:	4313      	orrs	r3, r2
 80094ae:	60fb      	str	r3, [r7, #12]
 80094b0:	4a03      	ldr	r2, [pc, #12]	; (80094c0 <mux_set+0x84>)
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	6193      	str	r3, [r2, #24]
}
 80094b6:	bf00      	nop
 80094b8:	371c      	adds	r7, #28
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bc80      	pop	{r7}
 80094be:	4770      	bx	lr
 80094c0:	58020000 	.word	0x58020000

080094c4 <main>:

/* ================= MAIN ================= */

int main(void) {
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b08a      	sub	sp, #40	; 0x28
 80094c8:	af00      	add	r7, sp, #0

  halInit();
 80094ca:	f7f7 fea7 	bl	800121c <halInit>
  chSysInit();
 80094ce:	f7fe fa31 	bl	8007934 <chSysInit>

  drivers_init_all();
 80094d2:	f000 f883 	bl	80095dc <drivers_init_all>
  drv_display_init();
 80094d6:	f000 fa53 	bl	8009980 <drv_display_init>

  palSetLineMode(MUX_S0_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 80094da:	2201      	movs	r2, #1
 80094dc:	2120      	movs	r1, #32
 80094de:	4835      	ldr	r0, [pc, #212]	; (80095b4 <main+0xf0>)
 80094e0:	f7fb fa8a 	bl	80049f8 <_pal_lld_setgroupmode>
  palSetLineMode(MUX_S1_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 80094e4:	2201      	movs	r2, #1
 80094e6:	2110      	movs	r1, #16
 80094e8:	4832      	ldr	r0, [pc, #200]	; (80095b4 <main+0xf0>)
 80094ea:	f7fb fa85 	bl	80049f8 <_pal_lld_setgroupmode>
  palSetLineMode(MUX_S2_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 80094ee:	2201      	movs	r2, #1
 80094f0:	2140      	movs	r1, #64	; 0x40
 80094f2:	4830      	ldr	r0, [pc, #192]	; (80095b4 <main+0xf0>)
 80094f4:	f7fb fa80 	bl	80049f8 <_pal_lld_setgroupmode>
  mux_set(ADC_MUX_CHANNEL);
 80094f8:	2000      	movs	r0, #0
 80094fa:	f7ff ff9f 	bl	800943c <mux_set>

  palSetPadMode(GPIOA, 7, PAL_MODE_INPUT_ANALOG);
 80094fe:	2203      	movs	r2, #3
 8009500:	2180      	movs	r1, #128	; 0x80
 8009502:	482c      	ldr	r0, [pc, #176]	; (80095b4 <main+0xf0>)
 8009504:	f7fb fa78 	bl	80049f8 <_pal_lld_setgroupmode>

  char line[32];

  /* Start ADC in continuous mode (DMA circular). */
  msg_t adc_start = adcStart(&ADCD1, &adccfg);
 8009508:	492b      	ldr	r1, [pc, #172]	; (80095b8 <main+0xf4>)
 800950a:	482c      	ldr	r0, [pc, #176]	; (80095bc <main+0xf8>)
 800950c:	f7f8 fa43 	bl	8001996 <adcStart>
 8009510:	6278      	str	r0, [r7, #36]	; 0x24
  if ((adc_start != HAL_RET_SUCCESS) || (ADCD1.data.dma == NULL)) {
 8009512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009514:	2b00      	cmp	r3, #0
 8009516:	d103      	bne.n	8009520 <main+0x5c>
 8009518:	4b28      	ldr	r3, [pc, #160]	; (80095bc <main+0xf8>)
 800951a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800951c:	2b00      	cmp	r3, #0
 800951e:	d119      	bne.n	8009554 <main+0x90>
    drv_display_clear();
 8009520:	f000 f9d2 	bl	80098c8 <drv_display_clear>
    drv_display_draw_text(0, 0, "ADC DMA START FAIL");
 8009524:	4a26      	ldr	r2, [pc, #152]	; (80095c0 <main+0xfc>)
 8009526:	2100      	movs	r1, #0
 8009528:	2000      	movs	r0, #0
 800952a:	f000 f999 	bl	8009860 <drv_display_draw_text>
    snprintf(line, sizeof(line), "ret=%ld", (long)adc_start);
 800952e:	4638      	mov	r0, r7
 8009530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009532:	4a24      	ldr	r2, [pc, #144]	; (80095c4 <main+0x100>)
 8009534:	2120      	movs	r1, #32
 8009536:	f000 facf 	bl	8009ad8 <snprintf>
    drv_display_draw_text(0, 12, line);
 800953a:	463b      	mov	r3, r7
 800953c:	461a      	mov	r2, r3
 800953e:	210c      	movs	r1, #12
 8009540:	2000      	movs	r0, #0
 8009542:	f000 f98d 	bl	8009860 <drv_display_draw_text>
    drv_display_update();
 8009546:	f000 f9d5 	bl	80098f4 <drv_display_update>
    while (true) {
      chThdSleepMilliseconds(1000);
 800954a:	f242 7010 	movw	r0, #10000	; 0x2710
 800954e:	f7ff fb66 	bl	8008c1e <chThdSleep>
 8009552:	e7fa      	b.n	800954a <main+0x86>
    }
  }

  adcStartConversion(&ADCD1, &adcgrpcfg, adc_buf, 1);
 8009554:	2301      	movs	r3, #1
 8009556:	4a1c      	ldr	r2, [pc, #112]	; (80095c8 <main+0x104>)
 8009558:	491c      	ldr	r1, [pc, #112]	; (80095cc <main+0x108>)
 800955a:	4818      	ldr	r0, [pc, #96]	; (80095bc <main+0xf8>)
 800955c:	f7f8 fa3a 	bl	80019d4 <adcStartConversion>

  while (true) {

    uint16_t v = adc_buf[0];
 8009560:	4b19      	ldr	r3, [pc, #100]	; (80095c8 <main+0x104>)
 8009562:	881b      	ldrh	r3, [r3, #0]
 8009564:	847b      	strh	r3, [r7, #34]	; 0x22

    drv_display_clear();
 8009566:	f000 f9af 	bl	80098c8 <drv_display_clear>
    drv_display_draw_text(0, 0, "ADC1 MUX PA7 DMA");
 800956a:	4a19      	ldr	r2, [pc, #100]	; (80095d0 <main+0x10c>)
 800956c:	2100      	movs	r1, #0
 800956e:	2000      	movs	r0, #0
 8009570:	f000 f976 	bl	8009860 <drv_display_draw_text>
    snprintf(line, sizeof(line), "MUX CH = %u", (unsigned)ADC_MUX_CHANNEL);
 8009574:	4638      	mov	r0, r7
 8009576:	2300      	movs	r3, #0
 8009578:	4a16      	ldr	r2, [pc, #88]	; (80095d4 <main+0x110>)
 800957a:	2120      	movs	r1, #32
 800957c:	f000 faac 	bl	8009ad8 <snprintf>
    drv_display_draw_text(0, 10, line);
 8009580:	463b      	mov	r3, r7
 8009582:	461a      	mov	r2, r3
 8009584:	210a      	movs	r1, #10
 8009586:	2000      	movs	r0, #0
 8009588:	f000 f96a 	bl	8009860 <drv_display_draw_text>
    snprintf(line, sizeof(line), "VAL = %u", v);
 800958c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800958e:	4638      	mov	r0, r7
 8009590:	4a11      	ldr	r2, [pc, #68]	; (80095d8 <main+0x114>)
 8009592:	2120      	movs	r1, #32
 8009594:	f000 faa0 	bl	8009ad8 <snprintf>
    drv_display_draw_text(0, 22, line);
 8009598:	463b      	mov	r3, r7
 800959a:	461a      	mov	r2, r3
 800959c:	2116      	movs	r1, #22
 800959e:	2000      	movs	r0, #0
 80095a0:	f000 f95e 	bl	8009860 <drv_display_draw_text>
    drv_display_update();
 80095a4:	f000 f9a6 	bl	80098f4 <drv_display_update>

    chThdSleepMilliseconds(200);
 80095a8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80095ac:	f7ff fb37 	bl	8008c1e <chThdSleep>
  while (true) {
 80095b0:	e7d6      	b.n	8009560 <main+0x9c>
 80095b2:	bf00      	nop
 80095b4:	58020000 	.word	0x58020000
 80095b8:	080102d0 	.word	0x080102d0
 80095bc:	240006b8 	.word	0x240006b8
 80095c0:	0800fca8 	.word	0x0800fca8
 80095c4:	0800fcbc 	.word	0x0800fcbc
 80095c8:	30040000 	.word	0x30040000
 80095cc:	080102d8 	.word	0x080102d8
 80095d0:	0800fcc4 	.word	0x0800fcc4
 80095d4:	0800fcd8 	.word	0x0800fcd8
 80095d8:	0800fce4 	.word	0x0800fce4

080095dc <drivers_init_all>:

#include "drivers.h"

mutex_t spi5_mutex;

void drivers_init_all(void) {
 80095dc:	b580      	push	{r7, lr}
 80095de:	af00      	add	r7, sp, #0
    chMtxObjectInit(&spi5_mutex);
 80095e0:	4803      	ldr	r0, [pc, #12]	; (80095f0 <drivers_init_all+0x14>)
 80095e2:	f7ff fc06 	bl	8008df2 <chMtxObjectInit>
       - drv_display   : init uniquement (rendu dclench ct UI)
       - drv_leds_addr : init uniquement (rendu dclench ct UI)
       - drv_buttons   : start = init + thread de scan
       - drv_encoders  : start = init + thread de scan
       - drv_pots      : start = init + thread de scan */
    drv_display_init();
 80095e6:	f000 f9cb 	bl	8009980 <drv_display_init>

}
 80095ea:	bf00      	nop
 80095ec:	bd80      	pop	{r7, pc}
 80095ee:	bf00      	nop
 80095f0:	24001544 	.word	0x24001544

080095f4 <cs_low>:

/* ====================================================================== */
/*                              UTILITAIRES GPIO                          */
/* ====================================================================== */

static inline void cs_low(void)  { palClearLine(LINE_SPI5_CS_OLED); }
 80095f4:	b480      	push	{r7}
 80095f6:	af00      	add	r7, sp, #0
 80095f8:	4b03      	ldr	r3, [pc, #12]	; (8009608 <cs_low+0x14>)
 80095fa:	2240      	movs	r2, #64	; 0x40
 80095fc:	835a      	strh	r2, [r3, #26]
 80095fe:	bf00      	nop
 8009600:	46bd      	mov	sp, r7
 8009602:	bc80      	pop	{r7}
 8009604:	4770      	bx	lr
 8009606:	bf00      	nop
 8009608:	58022000 	.word	0x58022000

0800960c <cs_high>:
static inline void cs_high(void) { palSetLine  (LINE_SPI5_CS_OLED); }
 800960c:	b480      	push	{r7}
 800960e:	af00      	add	r7, sp, #0
 8009610:	4b03      	ldr	r3, [pc, #12]	; (8009620 <cs_high+0x14>)
 8009612:	2240      	movs	r2, #64	; 0x40
 8009614:	831a      	strh	r2, [r3, #24]
 8009616:	bf00      	nop
 8009618:	46bd      	mov	sp, r7
 800961a:	bc80      	pop	{r7}
 800961c:	4770      	bx	lr
 800961e:	bf00      	nop
 8009620:	58022000 	.word	0x58022000

08009624 <dc_cmd>:
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8009624:	b480      	push	{r7}
 8009626:	af00      	add	r7, sp, #0
 8009628:	4b03      	ldr	r3, [pc, #12]	; (8009638 <dc_cmd+0x14>)
 800962a:	2220      	movs	r2, #32
 800962c:	835a      	strh	r2, [r3, #26]
 800962e:	bf00      	nop
 8009630:	46bd      	mov	sp, r7
 8009632:	bc80      	pop	{r7}
 8009634:	4770      	bx	lr
 8009636:	bf00      	nop
 8009638:	58022000 	.word	0x58022000

0800963c <dc_data>:
static inline void dc_data(void) { palSetLine  (LINE_SPI5_DC_OLED); }
 800963c:	b480      	push	{r7}
 800963e:	af00      	add	r7, sp, #0
 8009640:	4b03      	ldr	r3, [pc, #12]	; (8009650 <dc_data+0x14>)
 8009642:	2220      	movs	r2, #32
 8009644:	831a      	strh	r2, [r3, #24]
 8009646:	bf00      	nop
 8009648:	46bd      	mov	sp, r7
 800964a:	bc80      	pop	{r7}
 800964c:	4770      	bx	lr
 800964e:	bf00      	nop
 8009650:	58022000 	.word	0x58022000

08009654 <send_cmd>:

/* ====================================================================== */
/*                              UTILITAIRES SPI                           */
/* ====================================================================== */

static void send_cmd(uint8_t cmd) {
 8009654:	b580      	push	{r7, lr}
 8009656:	b082      	sub	sp, #8
 8009658:	af00      	add	r7, sp, #0
 800965a:	4603      	mov	r3, r0
 800965c:	71fb      	strb	r3, [r7, #7]
    dc_cmd();
 800965e:	f7ff ffe1 	bl	8009624 <dc_cmd>
    cs_low();
 8009662:	f7ff ffc7 	bl	80095f4 <cs_low>
    spiPolledExchange(&SPID2, cmd);
 8009666:	79fb      	ldrb	r3, [r7, #7]
 8009668:	4619      	mov	r1, r3
 800966a:	4804      	ldr	r0, [pc, #16]	; (800967c <send_cmd+0x28>)
 800966c:	f7fd fd96 	bl	800719c <spi_lld_polled_exchange>
    cs_high();
 8009670:	f7ff ffcc 	bl	800960c <cs_high>
}
 8009674:	bf00      	nop
 8009676:	3708      	adds	r7, #8
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}
 800967c:	2400091c 	.word	0x2400091c

08009680 <send_data>:

static void send_data(const uint8_t *data, size_t len) {
 8009680:	b580      	push	{r7, lr}
 8009682:	b084      	sub	sp, #16
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
 8009688:	6039      	str	r1, [r7, #0]
    dc_data();
 800968a:	f7ff ffd7 	bl	800963c <dc_data>
    for (size_t i = 0; i < len; i++) {
 800968e:	2300      	movs	r3, #0
 8009690:	60fb      	str	r3, [r7, #12]
 8009692:	e00e      	b.n	80096b2 <send_data+0x32>
        cs_low();
 8009694:	f7ff ffae 	bl	80095f4 <cs_low>
        spiPolledExchange(&SPID2, data[i]);
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	4413      	add	r3, r2
 800969e:	781b      	ldrb	r3, [r3, #0]
 80096a0:	4619      	mov	r1, r3
 80096a2:	4808      	ldr	r0, [pc, #32]	; (80096c4 <send_data+0x44>)
 80096a4:	f7fd fd7a 	bl	800719c <spi_lld_polled_exchange>
        cs_high();
 80096a8:	f7ff ffb0 	bl	800960c <cs_high>
    for (size_t i = 0; i < len; i++) {
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	3301      	adds	r3, #1
 80096b0:	60fb      	str	r3, [r7, #12]
 80096b2:	68fa      	ldr	r2, [r7, #12]
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	429a      	cmp	r2, r3
 80096b8:	d3ec      	bcc.n	8009694 <send_data+0x14>
    }
}
 80096ba:	bf00      	nop
 80096bc:	bf00      	nop
 80096be:	3710      	adds	r7, #16
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}
 80096c4:	2400091c 	.word	0x2400091c

080096c8 <set_pixel>:

/* ====================================================================== */
/*                              PIXELS                                    */
/* ====================================================================== */

static inline void set_pixel(int x, int y, bool on) {
 80096c8:	b480      	push	{r7}
 80096ca:	b087      	sub	sp, #28
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	60f8      	str	r0, [r7, #12]
 80096d0:	60b9      	str	r1, [r7, #8]
 80096d2:	4613      	mov	r3, r2
 80096d4:	71fb      	strb	r3, [r7, #7]
    if (x < 0 || x >= BRICK_OLED_WIDTH ||
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	db4f      	blt.n	800977c <set_pixel+0xb4>
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	2b7f      	cmp	r3, #127	; 0x7f
 80096e0:	dc4c      	bgt.n	800977c <set_pixel+0xb4>
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	db49      	blt.n	800977c <set_pixel+0xb4>
        y < 0 || y >= BRICK_OLED_HEIGHT)
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	2b3f      	cmp	r3, #63	; 0x3f
 80096ec:	dc46      	bgt.n	800977c <set_pixel+0xb4>
        return;

    const int index = x + (y >> 3) * BRICK_OLED_WIDTH;
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	10db      	asrs	r3, r3, #3
 80096f2:	01db      	lsls	r3, r3, #7
 80096f4:	68fa      	ldr	r2, [r7, #12]
 80096f6:	4413      	add	r3, r2
 80096f8:	617b      	str	r3, [r7, #20]
    const uint8_t mask = (uint8_t)(1U << (y & 7));
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	f003 0307 	and.w	r3, r3, #7
 8009700:	2201      	movs	r2, #1
 8009702:	fa02 f303 	lsl.w	r3, r2, r3
 8009706:	74fb      	strb	r3, [r7, #19]

    uint8_t old = buffer[index];
 8009708:	4a1f      	ldr	r2, [pc, #124]	; (8009788 <set_pixel+0xc0>)
 800970a:	697b      	ldr	r3, [r7, #20]
 800970c:	4413      	add	r3, r2
 800970e:	781b      	ldrb	r3, [r3, #0]
 8009710:	74bb      	strb	r3, [r7, #18]

    if (on)
 8009712:	79fb      	ldrb	r3, [r7, #7]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d00c      	beq.n	8009732 <set_pixel+0x6a>
        buffer[index] |= mask;
 8009718:	4a1b      	ldr	r2, [pc, #108]	; (8009788 <set_pixel+0xc0>)
 800971a:	697b      	ldr	r3, [r7, #20]
 800971c:	4413      	add	r3, r2
 800971e:	781a      	ldrb	r2, [r3, #0]
 8009720:	7cfb      	ldrb	r3, [r7, #19]
 8009722:	4313      	orrs	r3, r2
 8009724:	b2d9      	uxtb	r1, r3
 8009726:	4a18      	ldr	r2, [pc, #96]	; (8009788 <set_pixel+0xc0>)
 8009728:	697b      	ldr	r3, [r7, #20]
 800972a:	4413      	add	r3, r2
 800972c:	460a      	mov	r2, r1
 800972e:	701a      	strb	r2, [r3, #0]
 8009730:	e00d      	b.n	800974e <set_pixel+0x86>
    else
        buffer[index] &= (uint8_t)~mask;
 8009732:	4a15      	ldr	r2, [pc, #84]	; (8009788 <set_pixel+0xc0>)
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	4413      	add	r3, r2
 8009738:	781a      	ldrb	r2, [r3, #0]
 800973a:	7cfb      	ldrb	r3, [r7, #19]
 800973c:	43db      	mvns	r3, r3
 800973e:	b2db      	uxtb	r3, r3
 8009740:	4013      	ands	r3, r2
 8009742:	b2d9      	uxtb	r1, r3
 8009744:	4a10      	ldr	r2, [pc, #64]	; (8009788 <set_pixel+0xc0>)
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	4413      	add	r3, r2
 800974a:	460a      	mov	r2, r1
 800974c:	701a      	strb	r2, [r3, #0]

    if (buffer[index] != old) {
 800974e:	4a0e      	ldr	r2, [pc, #56]	; (8009788 <set_pixel+0xc0>)
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	4413      	add	r3, r2
 8009754:	781b      	ldrb	r3, [r3, #0]
 8009756:	7cba      	ldrb	r2, [r7, #18]
 8009758:	429a      	cmp	r2, r3
 800975a:	d010      	beq.n	800977e <set_pixel+0xb6>
        display_dirty = true;
 800975c:	4b0b      	ldr	r3, [pc, #44]	; (800978c <set_pixel+0xc4>)
 800975e:	2201      	movs	r2, #1
 8009760:	701a      	strb	r2, [r3, #0]
        dirty_pages |= (1U << (y >> 3));
 8009762:	68bb      	ldr	r3, [r7, #8]
 8009764:	10db      	asrs	r3, r3, #3
 8009766:	2201      	movs	r2, #1
 8009768:	fa02 f303 	lsl.w	r3, r2, r3
 800976c:	b2da      	uxtb	r2, r3
 800976e:	4b08      	ldr	r3, [pc, #32]	; (8009790 <set_pixel+0xc8>)
 8009770:	781b      	ldrb	r3, [r3, #0]
 8009772:	4313      	orrs	r3, r2
 8009774:	b2da      	uxtb	r2, r3
 8009776:	4b06      	ldr	r3, [pc, #24]	; (8009790 <set_pixel+0xc8>)
 8009778:	701a      	strb	r2, [r3, #0]
 800977a:	e000      	b.n	800977e <set_pixel+0xb6>
        return;
 800977c:	bf00      	nop
    }
}
 800977e:	371c      	adds	r7, #28
 8009780:	46bd      	mov	sp, r7
 8009782:	bc80      	pop	{r7}
 8009784:	4770      	bx	lr
 8009786:	bf00      	nop
 8009788:	24001554 	.word	0x24001554
 800978c:	24001958 	.word	0x24001958
 8009790:	24001959 	.word	0x24001959

08009794 <font_advance>:

void drv_display_set_font(const font_t *font) {
    current_font = font;
}

static inline uint8_t font_advance(const font_t *f) {
 8009794:	b480      	push	{r7}
 8009796:	b083      	sub	sp, #12
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
    return (uint8_t)(f->width + f->spacing);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	791a      	ldrb	r2, [r3, #4]
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	7a1b      	ldrb	r3, [r3, #8]
 80097a4:	4413      	add	r3, r2
 80097a6:	b2db      	uxtb	r3, r3
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	370c      	adds	r7, #12
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bc80      	pop	{r7}
 80097b0:	4770      	bx	lr
	...

080097b4 <drv_display_draw_char>:

void drv_display_draw_char(uint8_t x, uint8_t y, char c) {
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b084      	sub	sp, #16
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	4603      	mov	r3, r0
 80097bc:	71fb      	strb	r3, [r7, #7]
 80097be:	460b      	mov	r3, r1
 80097c0:	71bb      	strb	r3, [r7, #6]
 80097c2:	4613      	mov	r3, r2
 80097c4:	717b      	strb	r3, [r7, #5]
    if (!current_font)
 80097c6:	4b25      	ldr	r3, [pc, #148]	; (800985c <drv_display_draw_char+0xa8>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d041      	beq.n	8009852 <drv_display_draw_char+0x9e>
        return;

    if ((uint8_t)c < current_font->first ||
 80097ce:	4b23      	ldr	r3, [pc, #140]	; (800985c <drv_display_draw_char+0xa8>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	799b      	ldrb	r3, [r3, #6]
 80097d4:	797a      	ldrb	r2, [r7, #5]
 80097d6:	429a      	cmp	r2, r3
 80097d8:	d305      	bcc.n	80097e6 <drv_display_draw_char+0x32>
        (uint8_t)c > current_font->last)
 80097da:	4b20      	ldr	r3, [pc, #128]	; (800985c <drv_display_draw_char+0xa8>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	79db      	ldrb	r3, [r3, #7]
    if ((uint8_t)c < current_font->first ||
 80097e0:	797a      	ldrb	r2, [r7, #5]
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d901      	bls.n	80097ea <drv_display_draw_char+0x36>
        c = '?';
 80097e6:	233f      	movs	r3, #63	; 0x3f
 80097e8:	717b      	strb	r3, [r7, #5]

    for (uint8_t col = 0; col < current_font->width; col++) {
 80097ea:	2300      	movs	r3, #0
 80097ec:	73fb      	strb	r3, [r7, #15]
 80097ee:	e029      	b.n	8009844 <drv_display_draw_char+0x90>
        uint8_t bits = current_font->get_col(c, col);
 80097f0:	4b1a      	ldr	r3, [pc, #104]	; (800985c <drv_display_draw_char+0xa8>)
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	68db      	ldr	r3, [r3, #12]
 80097f6:	7bf9      	ldrb	r1, [r7, #15]
 80097f8:	797a      	ldrb	r2, [r7, #5]
 80097fa:	4610      	mov	r0, r2
 80097fc:	4798      	blx	r3
 80097fe:	4603      	mov	r3, r0
 8009800:	737b      	strb	r3, [r7, #13]
        for (uint8_t row = 0; row < current_font->height; row++) {
 8009802:	2300      	movs	r3, #0
 8009804:	73bb      	strb	r3, [r7, #14]
 8009806:	e014      	b.n	8009832 <drv_display_draw_char+0x7e>
            if (bits & (1U << row))
 8009808:	7b7a      	ldrb	r2, [r7, #13]
 800980a:	7bbb      	ldrb	r3, [r7, #14]
 800980c:	fa22 f303 	lsr.w	r3, r2, r3
 8009810:	f003 0301 	and.w	r3, r3, #1
 8009814:	2b00      	cmp	r3, #0
 8009816:	d009      	beq.n	800982c <drv_display_draw_char+0x78>
                set_pixel(x + col, y + row, true);
 8009818:	79fa      	ldrb	r2, [r7, #7]
 800981a:	7bfb      	ldrb	r3, [r7, #15]
 800981c:	18d0      	adds	r0, r2, r3
 800981e:	79ba      	ldrb	r2, [r7, #6]
 8009820:	7bbb      	ldrb	r3, [r7, #14]
 8009822:	4413      	add	r3, r2
 8009824:	2201      	movs	r2, #1
 8009826:	4619      	mov	r1, r3
 8009828:	f7ff ff4e 	bl	80096c8 <set_pixel>
        for (uint8_t row = 0; row < current_font->height; row++) {
 800982c:	7bbb      	ldrb	r3, [r7, #14]
 800982e:	3301      	adds	r3, #1
 8009830:	73bb      	strb	r3, [r7, #14]
 8009832:	4b0a      	ldr	r3, [pc, #40]	; (800985c <drv_display_draw_char+0xa8>)
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	795b      	ldrb	r3, [r3, #5]
 8009838:	7bba      	ldrb	r2, [r7, #14]
 800983a:	429a      	cmp	r2, r3
 800983c:	d3e4      	bcc.n	8009808 <drv_display_draw_char+0x54>
    for (uint8_t col = 0; col < current_font->width; col++) {
 800983e:	7bfb      	ldrb	r3, [r7, #15]
 8009840:	3301      	adds	r3, #1
 8009842:	73fb      	strb	r3, [r7, #15]
 8009844:	4b05      	ldr	r3, [pc, #20]	; (800985c <drv_display_draw_char+0xa8>)
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	791b      	ldrb	r3, [r3, #4]
 800984a:	7bfa      	ldrb	r2, [r7, #15]
 800984c:	429a      	cmp	r2, r3
 800984e:	d3cf      	bcc.n	80097f0 <drv_display_draw_char+0x3c>
 8009850:	e000      	b.n	8009854 <drv_display_draw_char+0xa0>
        return;
 8009852:	bf00      	nop
        }
    }
}
 8009854:	3710      	adds	r7, #16
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop
 800985c:	24001954 	.word	0x24001954

08009860 <drv_display_draw_text>:

void drv_display_draw_text(uint8_t x, uint8_t y, const char *txt) {
 8009860:	b580      	push	{r7, lr}
 8009862:	b084      	sub	sp, #16
 8009864:	af00      	add	r7, sp, #0
 8009866:	4603      	mov	r3, r0
 8009868:	603a      	str	r2, [r7, #0]
 800986a:	71fb      	strb	r3, [r7, #7]
 800986c:	460b      	mov	r3, r1
 800986e:	71bb      	strb	r3, [r7, #6]
    if (!current_font || !txt)
 8009870:	4b14      	ldr	r3, [pc, #80]	; (80098c4 <drv_display_draw_text+0x64>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d020      	beq.n	80098ba <drv_display_draw_text+0x5a>
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d01d      	beq.n	80098ba <drv_display_draw_text+0x5a>
        return;

    const uint8_t adv = font_advance(current_font);
 800987e:	4b11      	ldr	r3, [pc, #68]	; (80098c4 <drv_display_draw_text+0x64>)
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4618      	mov	r0, r3
 8009884:	f7ff ff86 	bl	8009794 <font_advance>
 8009888:	4603      	mov	r3, r0
 800988a:	73fb      	strb	r3, [r7, #15]

    while (*txt && x < BRICK_OLED_WIDTH) {
 800988c:	e00c      	b.n	80098a8 <drv_display_draw_text+0x48>
        drv_display_draw_char(x, y, *txt++);
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	1c5a      	adds	r2, r3, #1
 8009892:	603a      	str	r2, [r7, #0]
 8009894:	781a      	ldrb	r2, [r3, #0]
 8009896:	79b9      	ldrb	r1, [r7, #6]
 8009898:	79fb      	ldrb	r3, [r7, #7]
 800989a:	4618      	mov	r0, r3
 800989c:	f7ff ff8a 	bl	80097b4 <drv_display_draw_char>
        x = (uint8_t)(x + adv);
 80098a0:	79fa      	ldrb	r2, [r7, #7]
 80098a2:	7bfb      	ldrb	r3, [r7, #15]
 80098a4:	4413      	add	r3, r2
 80098a6:	71fb      	strb	r3, [r7, #7]
    while (*txt && x < BRICK_OLED_WIDTH) {
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	781b      	ldrb	r3, [r3, #0]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d005      	beq.n	80098bc <drv_display_draw_text+0x5c>
 80098b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	daea      	bge.n	800988e <drv_display_draw_text+0x2e>
 80098b8:	e000      	b.n	80098bc <drv_display_draw_text+0x5c>
        return;
 80098ba:	bf00      	nop
    }
}
 80098bc:	3710      	adds	r7, #16
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}
 80098c2:	bf00      	nop
 80098c4:	24001954 	.word	0x24001954

080098c8 <drv_display_clear>:

/* ====================================================================== */
/*                              CLEAR / UPDATE                            */
/* ====================================================================== */

void drv_display_clear(void) {
 80098c8:	b580      	push	{r7, lr}
 80098ca:	af00      	add	r7, sp, #0
    memset(buffer, 0x00, sizeof(buffer));
 80098cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80098d0:	2100      	movs	r1, #0
 80098d2:	4805      	ldr	r0, [pc, #20]	; (80098e8 <drv_display_clear+0x20>)
 80098d4:	f000 f944 	bl	8009b60 <memset>
    display_dirty = true;
 80098d8:	4b04      	ldr	r3, [pc, #16]	; (80098ec <drv_display_clear+0x24>)
 80098da:	2201      	movs	r2, #1
 80098dc:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0xFF;
 80098de:	4b04      	ldr	r3, [pc, #16]	; (80098f0 <drv_display_clear+0x28>)
 80098e0:	22ff      	movs	r2, #255	; 0xff
 80098e2:	701a      	strb	r2, [r3, #0]
}
 80098e4:	bf00      	nop
 80098e6:	bd80      	pop	{r7, pc}
 80098e8:	24001554 	.word	0x24001554
 80098ec:	24001958 	.word	0x24001958
 80098f0:	24001959 	.word	0x24001959

080098f4 <drv_display_update>:

void drv_display_update(void) {
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b082      	sub	sp, #8
 80098f8:	af00      	add	r7, sp, #0
    if (!display_dirty)
 80098fa:	4b1e      	ldr	r3, [pc, #120]	; (8009974 <drv_display_update+0x80>)
 80098fc:	781b      	ldrb	r3, [r3, #0]
 80098fe:	b2db      	uxtb	r3, r3
 8009900:	f083 0301 	eor.w	r3, r3, #1
 8009904:	b2db      	uxtb	r3, r3
 8009906:	2b00      	cmp	r3, #0
 8009908:	d12f      	bne.n	800996a <drv_display_update+0x76>
        return;

    for (uint8_t page = 0; page < 8; page++) {
 800990a:	2300      	movs	r3, #0
 800990c:	71fb      	strb	r3, [r7, #7]
 800990e:	e022      	b.n	8009956 <drv_display_update+0x62>
        if (!(dirty_pages & (1U << page)))
 8009910:	4b19      	ldr	r3, [pc, #100]	; (8009978 <drv_display_update+0x84>)
 8009912:	781b      	ldrb	r3, [r3, #0]
 8009914:	461a      	mov	r2, r3
 8009916:	79fb      	ldrb	r3, [r7, #7]
 8009918:	fa22 f303 	lsr.w	r3, r2, r3
 800991c:	f003 0301 	and.w	r3, r3, #1
 8009920:	2b00      	cmp	r3, #0
 8009922:	d014      	beq.n	800994e <drv_display_update+0x5a>
            continue;

        send_cmd(0xB0 + page);
 8009924:	79fb      	ldrb	r3, [r7, #7]
 8009926:	3b50      	subs	r3, #80	; 0x50
 8009928:	b2db      	uxtb	r3, r3
 800992a:	4618      	mov	r0, r3
 800992c:	f7ff fe92 	bl	8009654 <send_cmd>
        send_cmd(0x00);
 8009930:	2000      	movs	r0, #0
 8009932:	f7ff fe8f 	bl	8009654 <send_cmd>
        send_cmd(0x10);
 8009936:	2010      	movs	r0, #16
 8009938:	f7ff fe8c 	bl	8009654 <send_cmd>

        send_data(&buffer[page * BRICK_OLED_WIDTH],
 800993c:	79fb      	ldrb	r3, [r7, #7]
 800993e:	01db      	lsls	r3, r3, #7
 8009940:	4a0e      	ldr	r2, [pc, #56]	; (800997c <drv_display_update+0x88>)
 8009942:	4413      	add	r3, r2
 8009944:	2180      	movs	r1, #128	; 0x80
 8009946:	4618      	mov	r0, r3
 8009948:	f7ff fe9a 	bl	8009680 <send_data>
 800994c:	e000      	b.n	8009950 <drv_display_update+0x5c>
            continue;
 800994e:	bf00      	nop
    for (uint8_t page = 0; page < 8; page++) {
 8009950:	79fb      	ldrb	r3, [r7, #7]
 8009952:	3301      	adds	r3, #1
 8009954:	71fb      	strb	r3, [r7, #7]
 8009956:	79fb      	ldrb	r3, [r7, #7]
 8009958:	2b07      	cmp	r3, #7
 800995a:	d9d9      	bls.n	8009910 <drv_display_update+0x1c>
                  BRICK_OLED_WIDTH);
    }

    display_dirty = false;
 800995c:	4b05      	ldr	r3, [pc, #20]	; (8009974 <drv_display_update+0x80>)
 800995e:	2200      	movs	r2, #0
 8009960:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0;
 8009962:	4b05      	ldr	r3, [pc, #20]	; (8009978 <drv_display_update+0x84>)
 8009964:	2200      	movs	r2, #0
 8009966:	701a      	strb	r2, [r3, #0]
 8009968:	e000      	b.n	800996c <drv_display_update+0x78>
        return;
 800996a:	bf00      	nop
}
 800996c:	3708      	adds	r7, #8
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}
 8009972:	bf00      	nop
 8009974:	24001958 	.word	0x24001958
 8009978:	24001959 	.word	0x24001959
 800997c:	24001554 	.word	0x24001554

08009980 <drv_display_init>:

/* ====================================================================== */
/*                              INITIALISATION                            */
/* ====================================================================== */

void drv_display_init(void) {
 8009980:	b580      	push	{r7, lr}
 8009982:	af00      	add	r7, sp, #0

    /* GPIO OLED */
    palSetLineMode(LINE_SPI5_CS_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 8009984:	2201      	movs	r2, #1
 8009986:	2140      	movs	r1, #64	; 0x40
 8009988:	4836      	ldr	r0, [pc, #216]	; (8009a64 <drv_display_init+0xe4>)
 800998a:	f7fb f835 	bl	80049f8 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_DC_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 800998e:	2201      	movs	r2, #1
 8009990:	2120      	movs	r1, #32
 8009992:	4834      	ldr	r0, [pc, #208]	; (8009a64 <drv_display_init+0xe4>)
 8009994:	f7fb f830 	bl	80049f8 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_RES_OLED, PAL_MODE_OUTPUT_PUSHPULL);
 8009998:	2201      	movs	r2, #1
 800999a:	2110      	movs	r1, #16
 800999c:	4831      	ldr	r0, [pc, #196]	; (8009a64 <drv_display_init+0xe4>)
 800999e:	f7fb f82b 	bl	80049f8 <_pal_lld_setgroupmode>

    cs_high();
 80099a2:	f7ff fe33 	bl	800960c <cs_high>
    dc_data();
 80099a6:	f7ff fe49 	bl	800963c <dc_data>
    palSetLine(LINE_SPI5_RES_OLED);
 80099aa:	4b2e      	ldr	r3, [pc, #184]	; (8009a64 <drv_display_init+0xe4>)
 80099ac:	2210      	movs	r2, #16
 80099ae:	831a      	strh	r2, [r3, #24]

    /* SPI2 pins */
    palSetLineMode(LINE_SPI2_SCK,
 80099b0:	f240 229a 	movw	r2, #666	; 0x29a
 80099b4:	2102      	movs	r1, #2
 80099b6:	482b      	ldr	r0, [pc, #172]	; (8009a64 <drv_display_init+0xe4>)
 80099b8:	f7fb f81e 	bl	80049f8 <_pal_lld_setgroupmode>
                   PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);
    palSetLineMode(LINE_SPI2_MOSI,
 80099bc:	f240 229a 	movw	r2, #666	; 0x29a
 80099c0:	2108      	movs	r1, #8
 80099c2:	4828      	ldr	r0, [pc, #160]	; (8009a64 <drv_display_init+0xe4>)
 80099c4:	f7fb f818 	bl	80049f8 <_pal_lld_setgroupmode>
                   PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);

    spiStart(&SPID2, &spicfg);
 80099c8:	4927      	ldr	r1, [pc, #156]	; (8009a68 <drv_display_init+0xe8>)
 80099ca:	4828      	ldr	r0, [pc, #160]	; (8009a6c <drv_display_init+0xec>)
 80099cc:	f7f8 f9c2 	bl	8001d54 <spiStart>

    /* Reset OLED */
    palClearLine(LINE_SPI5_RES_OLED);
 80099d0:	4b24      	ldr	r3, [pc, #144]	; (8009a64 <drv_display_init+0xe4>)
 80099d2:	2210      	movs	r2, #16
 80099d4:	835a      	strh	r2, [r3, #26]
    chThdSleepMilliseconds(50);
 80099d6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80099da:	f7ff f920 	bl	8008c1e <chThdSleep>
    palSetLine(LINE_SPI5_RES_OLED);
 80099de:	4b21      	ldr	r3, [pc, #132]	; (8009a64 <drv_display_init+0xe4>)
 80099e0:	2210      	movs	r2, #16
 80099e2:	831a      	strh	r2, [r3, #24]
    chThdSleepMilliseconds(50);
 80099e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80099e8:	f7ff f919 	bl	8008c1e <chThdSleep>

    /* Init SSD130x */
    send_cmd(0xAE);
 80099ec:	20ae      	movs	r0, #174	; 0xae
 80099ee:	f7ff fe31 	bl	8009654 <send_cmd>
    send_cmd(0xD5); send_cmd(0x80);
 80099f2:	20d5      	movs	r0, #213	; 0xd5
 80099f4:	f7ff fe2e 	bl	8009654 <send_cmd>
 80099f8:	2080      	movs	r0, #128	; 0x80
 80099fa:	f7ff fe2b 	bl	8009654 <send_cmd>
    send_cmd(0xA8); send_cmd(0x3F);
 80099fe:	20a8      	movs	r0, #168	; 0xa8
 8009a00:	f7ff fe28 	bl	8009654 <send_cmd>
 8009a04:	203f      	movs	r0, #63	; 0x3f
 8009a06:	f7ff fe25 	bl	8009654 <send_cmd>
    send_cmd(0xD3); send_cmd(0x00);
 8009a0a:	20d3      	movs	r0, #211	; 0xd3
 8009a0c:	f7ff fe22 	bl	8009654 <send_cmd>
 8009a10:	2000      	movs	r0, #0
 8009a12:	f7ff fe1f 	bl	8009654 <send_cmd>
    send_cmd(0x40);
 8009a16:	2040      	movs	r0, #64	; 0x40
 8009a18:	f7ff fe1c 	bl	8009654 <send_cmd>
    send_cmd(0x8D); send_cmd(0x14);
 8009a1c:	208d      	movs	r0, #141	; 0x8d
 8009a1e:	f7ff fe19 	bl	8009654 <send_cmd>
 8009a22:	2014      	movs	r0, #20
 8009a24:	f7ff fe16 	bl	8009654 <send_cmd>
    send_cmd(0x20); send_cmd(0x00);
 8009a28:	2020      	movs	r0, #32
 8009a2a:	f7ff fe13 	bl	8009654 <send_cmd>
 8009a2e:	2000      	movs	r0, #0
 8009a30:	f7ff fe10 	bl	8009654 <send_cmd>
    send_cmd(0xA1);
 8009a34:	20a1      	movs	r0, #161	; 0xa1
 8009a36:	f7ff fe0d 	bl	8009654 <send_cmd>
    send_cmd(0xC8);
 8009a3a:	20c8      	movs	r0, #200	; 0xc8
 8009a3c:	f7ff fe0a 	bl	8009654 <send_cmd>
    send_cmd(0xDA); send_cmd(0x12);
 8009a40:	20da      	movs	r0, #218	; 0xda
 8009a42:	f7ff fe07 	bl	8009654 <send_cmd>
 8009a46:	2012      	movs	r0, #18
 8009a48:	f7ff fe04 	bl	8009654 <send_cmd>
    send_cmd(0xAF);
 8009a4c:	20af      	movs	r0, #175	; 0xaf
 8009a4e:	f7ff fe01 	bl	8009654 <send_cmd>

    drv_display_clear();
 8009a52:	f7ff ff39 	bl	80098c8 <drv_display_clear>
    drv_display_update();
 8009a56:	f7ff ff4d 	bl	80098f4 <drv_display_update>

    extern const font_t FONT_5X7;
    current_font = &FONT_5X7;
 8009a5a:	4b05      	ldr	r3, [pc, #20]	; (8009a70 <drv_display_init+0xf0>)
 8009a5c:	4a05      	ldr	r2, [pc, #20]	; (8009a74 <drv_display_init+0xf4>)
 8009a5e:	601a      	str	r2, [r3, #0]
}
 8009a60:	bf00      	nop
 8009a62:	bd80      	pop	{r7, pc}
 8009a64:	58022000 	.word	0x58022000
 8009a68:	08010330 	.word	0x08010330
 8009a6c:	2400091c 	.word	0x2400091c
 8009a70:	24001954 	.word	0x24001954
 8009a74:	0801034c 	.word	0x0801034c

08009a78 <get_col_5x7>:
 *
 * @param c   Caractre ASCII (32..126)
 * @param col Index de colonne (0..4)
 * @return Octet contenant les 7 bits verticaux du glyphe.
 */
static uint8_t get_col_5x7(char c, uint8_t col) {
 8009a78:	b480      	push	{r7}
 8009a7a:	b083      	sub	sp, #12
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	4603      	mov	r3, r0
 8009a80:	460a      	mov	r2, r1
 8009a82:	71fb      	strb	r3, [r7, #7]
 8009a84:	4613      	mov	r3, r2
 8009a86:	71bb      	strb	r3, [r7, #6]
    if (c < 32 || c > 126) return 0;
 8009a88:	79fb      	ldrb	r3, [r7, #7]
 8009a8a:	2b1f      	cmp	r3, #31
 8009a8c:	d902      	bls.n	8009a94 <get_col_5x7+0x1c>
 8009a8e:	79fb      	ldrb	r3, [r7, #7]
 8009a90:	2b7e      	cmp	r3, #126	; 0x7e
 8009a92:	d901      	bls.n	8009a98 <get_col_5x7+0x20>
 8009a94:	2300      	movs	r3, #0
 8009a96:	e00f      	b.n	8009ab8 <get_col_5x7+0x40>
    if (col >= 5) return 0;
 8009a98:	79bb      	ldrb	r3, [r7, #6]
 8009a9a:	2b04      	cmp	r3, #4
 8009a9c:	d901      	bls.n	8009aa2 <get_col_5x7+0x2a>
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	e00a      	b.n	8009ab8 <get_col_5x7+0x40>
    return font5x7[(uint8_t)c - 32][col];
 8009aa2:	79fb      	ldrb	r3, [r7, #7]
 8009aa4:	f1a3 0220 	sub.w	r2, r3, #32
 8009aa8:	79b9      	ldrb	r1, [r7, #6]
 8009aaa:	4806      	ldr	r0, [pc, #24]	; (8009ac4 <get_col_5x7+0x4c>)
 8009aac:	4613      	mov	r3, r2
 8009aae:	009b      	lsls	r3, r3, #2
 8009ab0:	4413      	add	r3, r2
 8009ab2:	4403      	add	r3, r0
 8009ab4:	440b      	add	r3, r1
 8009ab6:	781b      	ldrb	r3, [r3, #0]
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	370c      	adds	r7, #12
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bc80      	pop	{r7}
 8009ac0:	4770      	bx	lr
 8009ac2:	bf00      	nop
 8009ac4:	0801035c 	.word	0x0801035c

08009ac8 <abort>:
 8009ac8:	b508      	push	{r3, lr}
 8009aca:	2006      	movs	r0, #6
 8009acc:	f000 f89a 	bl	8009c04 <raise>
 8009ad0:	2001      	movs	r0, #1
 8009ad2:	f7ff fc93 	bl	80093fc <_exit>
 8009ad6:	bf00      	nop

08009ad8 <snprintf>:
 8009ad8:	b40c      	push	{r2, r3}
 8009ada:	b510      	push	{r4, lr}
 8009adc:	4b1f      	ldr	r3, [pc, #124]	; (8009b5c <snprintf+0x84>)
 8009ade:	2900      	cmp	r1, #0
 8009ae0:	681c      	ldr	r4, [r3, #0]
 8009ae2:	b09c      	sub	sp, #112	; 0x70
 8009ae4:	db35      	blt.n	8009b52 <snprintf+0x7a>
 8009ae6:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009aea:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009aee:	9002      	str	r0, [sp, #8]
 8009af0:	9006      	str	r0, [sp, #24]
 8009af2:	ab1f      	add	r3, sp, #124	; 0x7c
 8009af4:	d018      	beq.n	8009b28 <snprintf+0x50>
 8009af6:	3901      	subs	r1, #1
 8009af8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009afc:	9104      	str	r1, [sp, #16]
 8009afe:	9107      	str	r1, [sp, #28]
 8009b00:	f8ad 2016 	strh.w	r2, [sp, #22]
 8009b04:	a902      	add	r1, sp, #8
 8009b06:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009b08:	9301      	str	r3, [sp, #4]
 8009b0a:	4620      	mov	r0, r4
 8009b0c:	f000 fb7c 	bl	800a208 <_svfprintf_r>
 8009b10:	1c42      	adds	r2, r0, #1
 8009b12:	da01      	bge.n	8009b18 <snprintf+0x40>
 8009b14:	238b      	movs	r3, #139	; 0x8b
 8009b16:	6023      	str	r3, [r4, #0]
 8009b18:	9b02      	ldr	r3, [sp, #8]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	701a      	strb	r2, [r3, #0]
 8009b1e:	b01c      	add	sp, #112	; 0x70
 8009b20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b24:	b002      	add	sp, #8
 8009b26:	4770      	bx	lr
 8009b28:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009b2c:	9104      	str	r1, [sp, #16]
 8009b2e:	9107      	str	r1, [sp, #28]
 8009b30:	f8ad 2016 	strh.w	r2, [sp, #22]
 8009b34:	a902      	add	r1, sp, #8
 8009b36:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009b38:	9301      	str	r3, [sp, #4]
 8009b3a:	4620      	mov	r0, r4
 8009b3c:	f000 fb64 	bl	800a208 <_svfprintf_r>
 8009b40:	1c43      	adds	r3, r0, #1
 8009b42:	da01      	bge.n	8009b48 <snprintf+0x70>
 8009b44:	238b      	movs	r3, #139	; 0x8b
 8009b46:	6023      	str	r3, [r4, #0]
 8009b48:	b01c      	add	sp, #112	; 0x70
 8009b4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b4e:	b002      	add	sp, #8
 8009b50:	4770      	bx	lr
 8009b52:	238b      	movs	r3, #139	; 0x8b
 8009b54:	6023      	str	r3, [r4, #0]
 8009b56:	f04f 30ff 	mov.w	r0, #4294967295
 8009b5a:	e7f5      	b.n	8009b48 <snprintf+0x70>
 8009b5c:	24000120 	.word	0x24000120

08009b60 <memset>:
 8009b60:	0783      	lsls	r3, r0, #30
 8009b62:	b530      	push	{r4, r5, lr}
 8009b64:	d048      	beq.n	8009bf8 <memset+0x98>
 8009b66:	1e54      	subs	r4, r2, #1
 8009b68:	2a00      	cmp	r2, #0
 8009b6a:	d03f      	beq.n	8009bec <memset+0x8c>
 8009b6c:	b2ca      	uxtb	r2, r1
 8009b6e:	4603      	mov	r3, r0
 8009b70:	e001      	b.n	8009b76 <memset+0x16>
 8009b72:	3c01      	subs	r4, #1
 8009b74:	d33a      	bcc.n	8009bec <memset+0x8c>
 8009b76:	f803 2b01 	strb.w	r2, [r3], #1
 8009b7a:	079d      	lsls	r5, r3, #30
 8009b7c:	d1f9      	bne.n	8009b72 <memset+0x12>
 8009b7e:	2c03      	cmp	r4, #3
 8009b80:	d92d      	bls.n	8009bde <memset+0x7e>
 8009b82:	b2cd      	uxtb	r5, r1
 8009b84:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8009b88:	2c0f      	cmp	r4, #15
 8009b8a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8009b8e:	d936      	bls.n	8009bfe <memset+0x9e>
 8009b90:	f1a4 0210 	sub.w	r2, r4, #16
 8009b94:	f022 0c0f 	bic.w	ip, r2, #15
 8009b98:	f103 0e20 	add.w	lr, r3, #32
 8009b9c:	44e6      	add	lr, ip
 8009b9e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8009ba2:	f103 0210 	add.w	r2, r3, #16
 8009ba6:	e942 5504 	strd	r5, r5, [r2, #-16]
 8009baa:	e942 5502 	strd	r5, r5, [r2, #-8]
 8009bae:	3210      	adds	r2, #16
 8009bb0:	4572      	cmp	r2, lr
 8009bb2:	d1f8      	bne.n	8009ba6 <memset+0x46>
 8009bb4:	f10c 0201 	add.w	r2, ip, #1
 8009bb8:	f014 0f0c 	tst.w	r4, #12
 8009bbc:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8009bc0:	f004 0c0f 	and.w	ip, r4, #15
 8009bc4:	d013      	beq.n	8009bee <memset+0x8e>
 8009bc6:	f1ac 0304 	sub.w	r3, ip, #4
 8009bca:	f023 0303 	bic.w	r3, r3, #3
 8009bce:	3304      	adds	r3, #4
 8009bd0:	4413      	add	r3, r2
 8009bd2:	f842 5b04 	str.w	r5, [r2], #4
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d1fb      	bne.n	8009bd2 <memset+0x72>
 8009bda:	f00c 0403 	and.w	r4, ip, #3
 8009bde:	b12c      	cbz	r4, 8009bec <memset+0x8c>
 8009be0:	b2c9      	uxtb	r1, r1
 8009be2:	441c      	add	r4, r3
 8009be4:	f803 1b01 	strb.w	r1, [r3], #1
 8009be8:	429c      	cmp	r4, r3
 8009bea:	d1fb      	bne.n	8009be4 <memset+0x84>
 8009bec:	bd30      	pop	{r4, r5, pc}
 8009bee:	4664      	mov	r4, ip
 8009bf0:	4613      	mov	r3, r2
 8009bf2:	2c00      	cmp	r4, #0
 8009bf4:	d1f4      	bne.n	8009be0 <memset+0x80>
 8009bf6:	e7f9      	b.n	8009bec <memset+0x8c>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	4614      	mov	r4, r2
 8009bfc:	e7bf      	b.n	8009b7e <memset+0x1e>
 8009bfe:	461a      	mov	r2, r3
 8009c00:	46a4      	mov	ip, r4
 8009c02:	e7e0      	b.n	8009bc6 <memset+0x66>

08009c04 <raise>:
 8009c04:	b538      	push	{r3, r4, r5, lr}
 8009c06:	4b15      	ldr	r3, [pc, #84]	; (8009c5c <raise+0x58>)
 8009c08:	281f      	cmp	r0, #31
 8009c0a:	681d      	ldr	r5, [r3, #0]
 8009c0c:	d820      	bhi.n	8009c50 <raise+0x4c>
 8009c0e:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
 8009c12:	4604      	mov	r4, r0
 8009c14:	b162      	cbz	r2, 8009c30 <raise+0x2c>
 8009c16:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 8009c1a:	b14b      	cbz	r3, 8009c30 <raise+0x2c>
 8009c1c:	2b01      	cmp	r3, #1
 8009c1e:	d015      	beq.n	8009c4c <raise+0x48>
 8009c20:	1c59      	adds	r1, r3, #1
 8009c22:	d00f      	beq.n	8009c44 <raise+0x40>
 8009c24:	2500      	movs	r5, #0
 8009c26:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 8009c2a:	4798      	blx	r3
 8009c2c:	4628      	mov	r0, r5
 8009c2e:	bd38      	pop	{r3, r4, r5, pc}
 8009c30:	4628      	mov	r0, r5
 8009c32:	f000 f82b 	bl	8009c8c <_getpid_r>
 8009c36:	4622      	mov	r2, r4
 8009c38:	4601      	mov	r1, r0
 8009c3a:	4628      	mov	r0, r5
 8009c3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c40:	f000 b80e 	b.w	8009c60 <_kill_r>
 8009c44:	2316      	movs	r3, #22
 8009c46:	602b      	str	r3, [r5, #0]
 8009c48:	2001      	movs	r0, #1
 8009c4a:	bd38      	pop	{r3, r4, r5, pc}
 8009c4c:	2000      	movs	r0, #0
 8009c4e:	bd38      	pop	{r3, r4, r5, pc}
 8009c50:	2316      	movs	r3, #22
 8009c52:	602b      	str	r3, [r5, #0]
 8009c54:	f04f 30ff 	mov.w	r0, #4294967295
 8009c58:	bd38      	pop	{r3, r4, r5, pc}
 8009c5a:	bf00      	nop
 8009c5c:	24000120 	.word	0x24000120

08009c60 <_kill_r>:
 8009c60:	b570      	push	{r4, r5, r6, lr}
 8009c62:	460c      	mov	r4, r1
 8009c64:	4d08      	ldr	r5, [pc, #32]	; (8009c88 <_kill_r+0x28>)
 8009c66:	4603      	mov	r3, r0
 8009c68:	2600      	movs	r6, #0
 8009c6a:	4620      	mov	r0, r4
 8009c6c:	4611      	mov	r1, r2
 8009c6e:	461c      	mov	r4, r3
 8009c70:	602e      	str	r6, [r5, #0]
 8009c72:	f7ff fbcf 	bl	8009414 <_kill>
 8009c76:	1c43      	adds	r3, r0, #1
 8009c78:	d000      	beq.n	8009c7c <_kill_r+0x1c>
 8009c7a:	bd70      	pop	{r4, r5, r6, pc}
 8009c7c:	682b      	ldr	r3, [r5, #0]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d0fb      	beq.n	8009c7a <_kill_r+0x1a>
 8009c82:	6023      	str	r3, [r4, #0]
 8009c84:	bd70      	pop	{r4, r5, r6, pc}
 8009c86:	bf00      	nop
 8009c88:	24001acc 	.word	0x24001acc

08009c8c <_getpid_r>:
 8009c8c:	f7ff bbce 	b.w	800942c <_getpid>

08009c90 <_malloc_r>:
 8009c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c94:	f101 060b 	add.w	r6, r1, #11
 8009c98:	2e16      	cmp	r6, #22
 8009c9a:	b083      	sub	sp, #12
 8009c9c:	4604      	mov	r4, r0
 8009c9e:	d824      	bhi.n	8009cea <_malloc_r+0x5a>
 8009ca0:	2910      	cmp	r1, #16
 8009ca2:	f200 80ba 	bhi.w	8009e1a <_malloc_r+0x18a>
 8009ca6:	f000 faa3 	bl	800a1f0 <__malloc_lock>
 8009caa:	2610      	movs	r6, #16
 8009cac:	2218      	movs	r2, #24
 8009cae:	2002      	movs	r0, #2
 8009cb0:	4fb5      	ldr	r7, [pc, #724]	; (8009f88 <_malloc_r+0x2f8>)
 8009cb2:	443a      	add	r2, r7
 8009cb4:	f1a2 0108 	sub.w	r1, r2, #8
 8009cb8:	6853      	ldr	r3, [r2, #4]
 8009cba:	428b      	cmp	r3, r1
 8009cbc:	f000 80ba 	beq.w	8009e34 <_malloc_r+0x1a4>
 8009cc0:	685a      	ldr	r2, [r3, #4]
 8009cc2:	68d9      	ldr	r1, [r3, #12]
 8009cc4:	f022 0203 	bic.w	r2, r2, #3
 8009cc8:	441a      	add	r2, r3
 8009cca:	689d      	ldr	r5, [r3, #8]
 8009ccc:	60e9      	str	r1, [r5, #12]
 8009cce:	608d      	str	r5, [r1, #8]
 8009cd0:	6851      	ldr	r1, [r2, #4]
 8009cd2:	f041 0101 	orr.w	r1, r1, #1
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	6051      	str	r1, [r2, #4]
 8009cda:	f103 0508 	add.w	r5, r3, #8
 8009cde:	f000 fa8d 	bl	800a1fc <__malloc_unlock>
 8009ce2:	4628      	mov	r0, r5
 8009ce4:	b003      	add	sp, #12
 8009ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cea:	f036 0607 	bics.w	r6, r6, #7
 8009cee:	f100 8094 	bmi.w	8009e1a <_malloc_r+0x18a>
 8009cf2:	42b1      	cmp	r1, r6
 8009cf4:	f200 8091 	bhi.w	8009e1a <_malloc_r+0x18a>
 8009cf8:	f000 fa7a 	bl	800a1f0 <__malloc_lock>
 8009cfc:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
 8009d00:	f0c0 819a 	bcc.w	800a038 <_malloc_r+0x3a8>
 8009d04:	0a73      	lsrs	r3, r6, #9
 8009d06:	f000 808f 	beq.w	8009e28 <_malloc_r+0x198>
 8009d0a:	2b04      	cmp	r3, #4
 8009d0c:	f200 816f 	bhi.w	8009fee <_malloc_r+0x35e>
 8009d10:	09b3      	lsrs	r3, r6, #6
 8009d12:	f103 0039 	add.w	r0, r3, #57	; 0x39
 8009d16:	f103 0c38 	add.w	ip, r3, #56	; 0x38
 8009d1a:	00c3      	lsls	r3, r0, #3
 8009d1c:	4f9a      	ldr	r7, [pc, #616]	; (8009f88 <_malloc_r+0x2f8>)
 8009d1e:	443b      	add	r3, r7
 8009d20:	f1a3 0508 	sub.w	r5, r3, #8
 8009d24:	685b      	ldr	r3, [r3, #4]
 8009d26:	429d      	cmp	r5, r3
 8009d28:	d106      	bne.n	8009d38 <_malloc_r+0xa8>
 8009d2a:	e00c      	b.n	8009d46 <_malloc_r+0xb6>
 8009d2c:	2900      	cmp	r1, #0
 8009d2e:	f280 8127 	bge.w	8009f80 <_malloc_r+0x2f0>
 8009d32:	68db      	ldr	r3, [r3, #12]
 8009d34:	429d      	cmp	r5, r3
 8009d36:	d006      	beq.n	8009d46 <_malloc_r+0xb6>
 8009d38:	685a      	ldr	r2, [r3, #4]
 8009d3a:	f022 0203 	bic.w	r2, r2, #3
 8009d3e:	1b91      	subs	r1, r2, r6
 8009d40:	290f      	cmp	r1, #15
 8009d42:	ddf3      	ble.n	8009d2c <_malloc_r+0x9c>
 8009d44:	4660      	mov	r0, ip
 8009d46:	693d      	ldr	r5, [r7, #16]
 8009d48:	f8df c240 	ldr.w	ip, [pc, #576]	; 8009f8c <_malloc_r+0x2fc>
 8009d4c:	4565      	cmp	r5, ip
 8009d4e:	d07c      	beq.n	8009e4a <_malloc_r+0x1ba>
 8009d50:	686a      	ldr	r2, [r5, #4]
 8009d52:	f022 0203 	bic.w	r2, r2, #3
 8009d56:	1b93      	subs	r3, r2, r6
 8009d58:	2b0f      	cmp	r3, #15
 8009d5a:	f300 817b 	bgt.w	800a054 <_malloc_r+0x3c4>
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	e9c7 cc04 	strd	ip, ip, [r7, #16]
 8009d64:	f280 816c 	bge.w	800a040 <_malloc_r+0x3b0>
 8009d68:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8009d6c:	f080 811a 	bcs.w	8009fa4 <_malloc_r+0x314>
 8009d70:	08d3      	lsrs	r3, r2, #3
 8009d72:	6879      	ldr	r1, [r7, #4]
 8009d74:	3301      	adds	r3, #1
 8009d76:	ea4f 1e52 	mov.w	lr, r2, lsr #5
 8009d7a:	2201      	movs	r2, #1
 8009d7c:	fa02 f20e 	lsl.w	r2, r2, lr
 8009d80:	430a      	orrs	r2, r1
 8009d82:	f857 e033 	ldr.w	lr, [r7, r3, lsl #3]
 8009d86:	f8c5 e008 	str.w	lr, [r5, #8]
 8009d8a:	eb07 01c3 	add.w	r1, r7, r3, lsl #3
 8009d8e:	3908      	subs	r1, #8
 8009d90:	60e9      	str	r1, [r5, #12]
 8009d92:	607a      	str	r2, [r7, #4]
 8009d94:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 8009d98:	f8ce 500c 	str.w	r5, [lr, #12]
 8009d9c:	1083      	asrs	r3, r0, #2
 8009d9e:	2101      	movs	r1, #1
 8009da0:	4099      	lsls	r1, r3
 8009da2:	4291      	cmp	r1, r2
 8009da4:	d857      	bhi.n	8009e56 <_malloc_r+0x1c6>
 8009da6:	4211      	tst	r1, r2
 8009da8:	d106      	bne.n	8009db8 <_malloc_r+0x128>
 8009daa:	f020 0003 	bic.w	r0, r0, #3
 8009dae:	0049      	lsls	r1, r1, #1
 8009db0:	4211      	tst	r1, r2
 8009db2:	f100 0004 	add.w	r0, r0, #4
 8009db6:	d0fa      	beq.n	8009dae <_malloc_r+0x11e>
 8009db8:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
 8009dbc:	464d      	mov	r5, r9
 8009dbe:	4686      	mov	lr, r0
 8009dc0:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8009dc4:	4545      	cmp	r5, r8
 8009dc6:	d108      	bne.n	8009dda <_malloc_r+0x14a>
 8009dc8:	e11d      	b.n	800a006 <_malloc_r+0x376>
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	f280 8124 	bge.w	800a018 <_malloc_r+0x388>
 8009dd0:	f8d8 800c 	ldr.w	r8, [r8, #12]
 8009dd4:	4545      	cmp	r5, r8
 8009dd6:	f000 8116 	beq.w	800a006 <_malloc_r+0x376>
 8009dda:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8009dde:	f022 0203 	bic.w	r2, r2, #3
 8009de2:	1b93      	subs	r3, r2, r6
 8009de4:	2b0f      	cmp	r3, #15
 8009de6:	ddf0      	ble.n	8009dca <_malloc_r+0x13a>
 8009de8:	4620      	mov	r0, r4
 8009dea:	e9d8 5402 	ldrd	r5, r4, [r8, #8]
 8009dee:	eb08 0106 	add.w	r1, r8, r6
 8009df2:	f046 0601 	orr.w	r6, r6, #1
 8009df6:	f8c8 6004 	str.w	r6, [r8, #4]
 8009dfa:	60ec      	str	r4, [r5, #12]
 8009dfc:	60a5      	str	r5, [r4, #8]
 8009dfe:	f043 0401 	orr.w	r4, r3, #1
 8009e02:	e9c7 1104 	strd	r1, r1, [r7, #16]
 8009e06:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 8009e0a:	604c      	str	r4, [r1, #4]
 8009e0c:	f848 3002 	str.w	r3, [r8, r2]
 8009e10:	f000 f9f4 	bl	800a1fc <__malloc_unlock>
 8009e14:	f108 0508 	add.w	r5, r8, #8
 8009e18:	e002      	b.n	8009e20 <_malloc_r+0x190>
 8009e1a:	230c      	movs	r3, #12
 8009e1c:	6023      	str	r3, [r4, #0]
 8009e1e:	2500      	movs	r5, #0
 8009e20:	4628      	mov	r0, r5
 8009e22:	b003      	add	sp, #12
 8009e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009e2c:	2040      	movs	r0, #64	; 0x40
 8009e2e:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
 8009e32:	e773      	b.n	8009d1c <_malloc_r+0x8c>
 8009e34:	68d3      	ldr	r3, [r2, #12]
 8009e36:	429a      	cmp	r2, r3
 8009e38:	bf08      	it	eq
 8009e3a:	3002      	addeq	r0, #2
 8009e3c:	f47f af40 	bne.w	8009cc0 <_malloc_r+0x30>
 8009e40:	693d      	ldr	r5, [r7, #16]
 8009e42:	f8df c148 	ldr.w	ip, [pc, #328]	; 8009f8c <_malloc_r+0x2fc>
 8009e46:	4565      	cmp	r5, ip
 8009e48:	d182      	bne.n	8009d50 <_malloc_r+0xc0>
 8009e4a:	687a      	ldr	r2, [r7, #4]
 8009e4c:	1083      	asrs	r3, r0, #2
 8009e4e:	2101      	movs	r1, #1
 8009e50:	4099      	lsls	r1, r3
 8009e52:	4291      	cmp	r1, r2
 8009e54:	d9a7      	bls.n	8009da6 <_malloc_r+0x116>
 8009e56:	68bd      	ldr	r5, [r7, #8]
 8009e58:	686b      	ldr	r3, [r5, #4]
 8009e5a:	f023 0903 	bic.w	r9, r3, #3
 8009e5e:	454e      	cmp	r6, r9
 8009e60:	d803      	bhi.n	8009e6a <_malloc_r+0x1da>
 8009e62:	eba9 0306 	sub.w	r3, r9, r6
 8009e66:	2b0f      	cmp	r3, #15
 8009e68:	dc7a      	bgt.n	8009f60 <_malloc_r+0x2d0>
 8009e6a:	f8df b124 	ldr.w	fp, [pc, #292]	; 8009f90 <_malloc_r+0x300>
 8009e6e:	4b49      	ldr	r3, [pc, #292]	; (8009f94 <_malloc_r+0x304>)
 8009e70:	f8db 2000 	ldr.w	r2, [fp]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	3201      	adds	r2, #1
 8009e78:	4433      	add	r3, r6
 8009e7a:	eb05 0a09 	add.w	sl, r5, r9
 8009e7e:	f000 8133 	beq.w	800a0e8 <_malloc_r+0x458>
 8009e82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e86:	330f      	adds	r3, #15
 8009e88:	f423 687f 	bic.w	r8, r3, #4080	; 0xff0
 8009e8c:	f028 080f 	bic.w	r8, r8, #15
 8009e90:	4641      	mov	r1, r8
 8009e92:	4620      	mov	r0, r4
 8009e94:	f7ff fa78 	bl	8009388 <_sbrk_r>
 8009e98:	1c41      	adds	r1, r0, #1
 8009e9a:	4602      	mov	r2, r0
 8009e9c:	f000 80f3 	beq.w	800a086 <_malloc_r+0x3f6>
 8009ea0:	4582      	cmp	sl, r0
 8009ea2:	f200 80ee 	bhi.w	800a082 <_malloc_r+0x3f2>
 8009ea6:	4b3c      	ldr	r3, [pc, #240]	; (8009f98 <_malloc_r+0x308>)
 8009ea8:	6819      	ldr	r1, [r3, #0]
 8009eaa:	4441      	add	r1, r8
 8009eac:	6019      	str	r1, [r3, #0]
 8009eae:	4608      	mov	r0, r1
 8009eb0:	f000 814e 	beq.w	800a150 <_malloc_r+0x4c0>
 8009eb4:	f8db 1000 	ldr.w	r1, [fp]
 8009eb8:	9301      	str	r3, [sp, #4]
 8009eba:	3101      	adds	r1, #1
 8009ebc:	bf1b      	ittet	ne
 8009ebe:	eba2 010a 	subne.w	r1, r2, sl
 8009ec2:	1809      	addne	r1, r1, r0
 8009ec4:	f8cb 2000 	streq.w	r2, [fp]
 8009ec8:	6019      	strne	r1, [r3, #0]
 8009eca:	f012 0b07 	ands.w	fp, r2, #7
 8009ece:	f000 8117 	beq.w	800a100 <_malloc_r+0x470>
 8009ed2:	f1cb 0108 	rsb	r1, fp, #8
 8009ed6:	440a      	add	r2, r1
 8009ed8:	f5cb 5180 	rsb	r1, fp, #4096	; 0x1000
 8009edc:	4490      	add	r8, r2
 8009ede:	3108      	adds	r1, #8
 8009ee0:	eba1 0108 	sub.w	r1, r1, r8
 8009ee4:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
 8009ee8:	4651      	mov	r1, sl
 8009eea:	4620      	mov	r0, r4
 8009eec:	9200      	str	r2, [sp, #0]
 8009eee:	f7ff fa4b 	bl	8009388 <_sbrk_r>
 8009ef2:	1c42      	adds	r2, r0, #1
 8009ef4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ef8:	f000 814f 	beq.w	800a19a <_malloc_r+0x50a>
 8009efc:	1a80      	subs	r0, r0, r2
 8009efe:	eb00 080a 	add.w	r8, r0, sl
 8009f02:	6819      	ldr	r1, [r3, #0]
 8009f04:	60ba      	str	r2, [r7, #8]
 8009f06:	f048 0001 	orr.w	r0, r8, #1
 8009f0a:	4451      	add	r1, sl
 8009f0c:	42bd      	cmp	r5, r7
 8009f0e:	6050      	str	r0, [r2, #4]
 8009f10:	6019      	str	r1, [r3, #0]
 8009f12:	f000 8129 	beq.w	800a168 <_malloc_r+0x4d8>
 8009f16:	f1b9 0f0f 	cmp.w	r9, #15
 8009f1a:	f240 8127 	bls.w	800a16c <_malloc_r+0x4dc>
 8009f1e:	6868      	ldr	r0, [r5, #4]
 8009f20:	f1a9 0c0c 	sub.w	ip, r9, #12
 8009f24:	f02c 0c07 	bic.w	ip, ip, #7
 8009f28:	f000 0001 	and.w	r0, r0, #1
 8009f2c:	ea40 000c 	orr.w	r0, r0, ip
 8009f30:	6068      	str	r0, [r5, #4]
 8009f32:	f04f 0e05 	mov.w	lr, #5
 8009f36:	eb05 000c 	add.w	r0, r5, ip
 8009f3a:	f1bc 0f0f 	cmp.w	ip, #15
 8009f3e:	e9c0 ee01 	strd	lr, lr, [r0, #4]
 8009f42:	f200 8132 	bhi.w	800a1aa <_malloc_r+0x51a>
 8009f46:	6850      	ldr	r0, [r2, #4]
 8009f48:	4615      	mov	r5, r2
 8009f4a:	4b14      	ldr	r3, [pc, #80]	; (8009f9c <_malloc_r+0x30c>)
 8009f4c:	681a      	ldr	r2, [r3, #0]
 8009f4e:	428a      	cmp	r2, r1
 8009f50:	bf38      	it	cc
 8009f52:	6019      	strcc	r1, [r3, #0]
 8009f54:	4b12      	ldr	r3, [pc, #72]	; (8009fa0 <_malloc_r+0x310>)
 8009f56:	681a      	ldr	r2, [r3, #0]
 8009f58:	428a      	cmp	r2, r1
 8009f5a:	bf38      	it	cc
 8009f5c:	6019      	strcc	r1, [r3, #0]
 8009f5e:	e094      	b.n	800a08a <_malloc_r+0x3fa>
 8009f60:	19aa      	adds	r2, r5, r6
 8009f62:	f043 0301 	orr.w	r3, r3, #1
 8009f66:	f046 0601 	orr.w	r6, r6, #1
 8009f6a:	606e      	str	r6, [r5, #4]
 8009f6c:	4620      	mov	r0, r4
 8009f6e:	60ba      	str	r2, [r7, #8]
 8009f70:	6053      	str	r3, [r2, #4]
 8009f72:	f000 f943 	bl	800a1fc <__malloc_unlock>
 8009f76:	3508      	adds	r5, #8
 8009f78:	4628      	mov	r0, r5
 8009f7a:	b003      	add	sp, #12
 8009f7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f80:	68d9      	ldr	r1, [r3, #12]
 8009f82:	441a      	add	r2, r3
 8009f84:	e6a1      	b.n	8009cca <_malloc_r+0x3a>
 8009f86:	bf00      	nop
 8009f88:	24000124 	.word	0x24000124
 8009f8c:	2400012c 	.word	0x2400012c
 8009f90:	2400052c 	.word	0x2400052c
 8009f94:	2400198c 	.word	0x2400198c
 8009f98:	2400195c 	.word	0x2400195c
 8009f9c:	24001984 	.word	0x24001984
 8009fa0:	24001988 	.word	0x24001988
 8009fa4:	f5b2 6f20 	cmp.w	r2, #2560	; 0xa00
 8009fa8:	ea4f 2352 	mov.w	r3, r2, lsr #9
 8009fac:	d363      	bcc.n	800a076 <_malloc_r+0x3e6>
 8009fae:	2b14      	cmp	r3, #20
 8009fb0:	f200 80b7 	bhi.w	800a122 <_malloc_r+0x492>
 8009fb4:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 8009fb8:	00c9      	lsls	r1, r1, #3
 8009fba:	335b      	adds	r3, #91	; 0x5b
 8009fbc:	eb07 0e01 	add.w	lr, r7, r1
 8009fc0:	5879      	ldr	r1, [r7, r1]
 8009fc2:	f1ae 0e08 	sub.w	lr, lr, #8
 8009fc6:	458e      	cmp	lr, r1
 8009fc8:	f000 8091 	beq.w	800a0ee <_malloc_r+0x45e>
 8009fcc:	684b      	ldr	r3, [r1, #4]
 8009fce:	f023 0303 	bic.w	r3, r3, #3
 8009fd2:	4293      	cmp	r3, r2
 8009fd4:	d902      	bls.n	8009fdc <_malloc_r+0x34c>
 8009fd6:	6889      	ldr	r1, [r1, #8]
 8009fd8:	458e      	cmp	lr, r1
 8009fda:	d1f7      	bne.n	8009fcc <_malloc_r+0x33c>
 8009fdc:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 8009fe0:	687a      	ldr	r2, [r7, #4]
 8009fe2:	e9c5 1e02 	strd	r1, lr, [r5, #8]
 8009fe6:	f8ce 5008 	str.w	r5, [lr, #8]
 8009fea:	60cd      	str	r5, [r1, #12]
 8009fec:	e6d6      	b.n	8009d9c <_malloc_r+0x10c>
 8009fee:	2b14      	cmp	r3, #20
 8009ff0:	d959      	bls.n	800a0a6 <_malloc_r+0x416>
 8009ff2:	2b54      	cmp	r3, #84	; 0x54
 8009ff4:	f200 809d 	bhi.w	800a132 <_malloc_r+0x4a2>
 8009ff8:	0b33      	lsrs	r3, r6, #12
 8009ffa:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 8009ffe:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
 800a002:	00c3      	lsls	r3, r0, #3
 800a004:	e68a      	b.n	8009d1c <_malloc_r+0x8c>
 800a006:	f10e 0e01 	add.w	lr, lr, #1
 800a00a:	f01e 0f03 	tst.w	lr, #3
 800a00e:	f105 0508 	add.w	r5, r5, #8
 800a012:	f47f aed5 	bne.w	8009dc0 <_malloc_r+0x130>
 800a016:	e051      	b.n	800a0bc <_malloc_r+0x42c>
 800a018:	4442      	add	r2, r8
 800a01a:	4645      	mov	r5, r8
 800a01c:	6853      	ldr	r3, [r2, #4]
 800a01e:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800a022:	f043 0301 	orr.w	r3, r3, #1
 800a026:	6053      	str	r3, [r2, #4]
 800a028:	f855 3f08 	ldr.w	r3, [r5, #8]!
 800a02c:	4620      	mov	r0, r4
 800a02e:	60d9      	str	r1, [r3, #12]
 800a030:	608b      	str	r3, [r1, #8]
 800a032:	f000 f8e3 	bl	800a1fc <__malloc_unlock>
 800a036:	e6f3      	b.n	8009e20 <_malloc_r+0x190>
 800a038:	08f0      	lsrs	r0, r6, #3
 800a03a:	f106 0208 	add.w	r2, r6, #8
 800a03e:	e637      	b.n	8009cb0 <_malloc_r+0x20>
 800a040:	442a      	add	r2, r5
 800a042:	4620      	mov	r0, r4
 800a044:	6853      	ldr	r3, [r2, #4]
 800a046:	f043 0301 	orr.w	r3, r3, #1
 800a04a:	6053      	str	r3, [r2, #4]
 800a04c:	3508      	adds	r5, #8
 800a04e:	f000 f8d5 	bl	800a1fc <__malloc_unlock>
 800a052:	e6e5      	b.n	8009e20 <_malloc_r+0x190>
 800a054:	19a9      	adds	r1, r5, r6
 800a056:	4620      	mov	r0, r4
 800a058:	f046 0601 	orr.w	r6, r6, #1
 800a05c:	f043 0401 	orr.w	r4, r3, #1
 800a060:	606e      	str	r6, [r5, #4]
 800a062:	e9c7 1104 	strd	r1, r1, [r7, #16]
 800a066:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 800a06a:	604c      	str	r4, [r1, #4]
 800a06c:	50ab      	str	r3, [r5, r2]
 800a06e:	f000 f8c5 	bl	800a1fc <__malloc_unlock>
 800a072:	3508      	adds	r5, #8
 800a074:	e6d4      	b.n	8009e20 <_malloc_r+0x190>
 800a076:	0993      	lsrs	r3, r2, #6
 800a078:	f103 0139 	add.w	r1, r3, #57	; 0x39
 800a07c:	00c9      	lsls	r1, r1, #3
 800a07e:	3338      	adds	r3, #56	; 0x38
 800a080:	e79c      	b.n	8009fbc <_malloc_r+0x32c>
 800a082:	42bd      	cmp	r5, r7
 800a084:	d05f      	beq.n	800a146 <_malloc_r+0x4b6>
 800a086:	68bd      	ldr	r5, [r7, #8]
 800a088:	6868      	ldr	r0, [r5, #4]
 800a08a:	f020 0803 	bic.w	r8, r0, #3
 800a08e:	4546      	cmp	r6, r8
 800a090:	eba8 0306 	sub.w	r3, r8, r6
 800a094:	d802      	bhi.n	800a09c <_malloc_r+0x40c>
 800a096:	2b0f      	cmp	r3, #15
 800a098:	f73f af62 	bgt.w	8009f60 <_malloc_r+0x2d0>
 800a09c:	4620      	mov	r0, r4
 800a09e:	f000 f8ad 	bl	800a1fc <__malloc_unlock>
 800a0a2:	2500      	movs	r5, #0
 800a0a4:	e6bc      	b.n	8009e20 <_malloc_r+0x190>
 800a0a6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 800a0aa:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
 800a0ae:	00c3      	lsls	r3, r0, #3
 800a0b0:	e634      	b.n	8009d1c <_malloc_r+0x8c>
 800a0b2:	f859 3908 	ldr.w	r3, [r9], #-8
 800a0b6:	454b      	cmp	r3, r9
 800a0b8:	f040 8096 	bne.w	800a1e8 <_malloc_r+0x558>
 800a0bc:	f010 0f03 	tst.w	r0, #3
 800a0c0:	f100 30ff 	add.w	r0, r0, #4294967295
 800a0c4:	d1f5      	bne.n	800a0b2 <_malloc_r+0x422>
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	ea23 0301 	bic.w	r3, r3, r1
 800a0cc:	607b      	str	r3, [r7, #4]
 800a0ce:	0049      	lsls	r1, r1, #1
 800a0d0:	4299      	cmp	r1, r3
 800a0d2:	f63f aec0 	bhi.w	8009e56 <_malloc_r+0x1c6>
 800a0d6:	b919      	cbnz	r1, 800a0e0 <_malloc_r+0x450>
 800a0d8:	e6bd      	b.n	8009e56 <_malloc_r+0x1c6>
 800a0da:	0049      	lsls	r1, r1, #1
 800a0dc:	f10e 0e04 	add.w	lr, lr, #4
 800a0e0:	4219      	tst	r1, r3
 800a0e2:	d0fa      	beq.n	800a0da <_malloc_r+0x44a>
 800a0e4:	4670      	mov	r0, lr
 800a0e6:	e667      	b.n	8009db8 <_malloc_r+0x128>
 800a0e8:	f103 0810 	add.w	r8, r3, #16
 800a0ec:	e6d0      	b.n	8009e90 <_malloc_r+0x200>
 800a0ee:	109a      	asrs	r2, r3, #2
 800a0f0:	f04f 0801 	mov.w	r8, #1
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	fa08 f202 	lsl.w	r2, r8, r2
 800a0fa:	431a      	orrs	r2, r3
 800a0fc:	607a      	str	r2, [r7, #4]
 800a0fe:	e770      	b.n	8009fe2 <_malloc_r+0x352>
 800a100:	eb02 0108 	add.w	r1, r2, r8
 800a104:	4249      	negs	r1, r1
 800a106:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
 800a10a:	4651      	mov	r1, sl
 800a10c:	4620      	mov	r0, r4
 800a10e:	9200      	str	r2, [sp, #0]
 800a110:	f7ff f93a 	bl	8009388 <_sbrk_r>
 800a114:	1c43      	adds	r3, r0, #1
 800a116:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a11a:	f47f aeef 	bne.w	8009efc <_malloc_r+0x26c>
 800a11e:	46da      	mov	sl, fp
 800a120:	e6ef      	b.n	8009f02 <_malloc_r+0x272>
 800a122:	2b54      	cmp	r3, #84	; 0x54
 800a124:	d825      	bhi.n	800a172 <_malloc_r+0x4e2>
 800a126:	0b13      	lsrs	r3, r2, #12
 800a128:	f103 016f 	add.w	r1, r3, #111	; 0x6f
 800a12c:	00c9      	lsls	r1, r1, #3
 800a12e:	336e      	adds	r3, #110	; 0x6e
 800a130:	e744      	b.n	8009fbc <_malloc_r+0x32c>
 800a132:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800a136:	d825      	bhi.n	800a184 <_malloc_r+0x4f4>
 800a138:	0bf3      	lsrs	r3, r6, #15
 800a13a:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800a13e:	f103 0c77 	add.w	ip, r3, #119	; 0x77
 800a142:	00c3      	lsls	r3, r0, #3
 800a144:	e5ea      	b.n	8009d1c <_malloc_r+0x8c>
 800a146:	4b29      	ldr	r3, [pc, #164]	; (800a1ec <_malloc_r+0x55c>)
 800a148:	6818      	ldr	r0, [r3, #0]
 800a14a:	4440      	add	r0, r8
 800a14c:	6018      	str	r0, [r3, #0]
 800a14e:	e6b1      	b.n	8009eb4 <_malloc_r+0x224>
 800a150:	f3ca 0c0b 	ubfx	ip, sl, #0, #12
 800a154:	f1bc 0f00 	cmp.w	ip, #0
 800a158:	f47f aeac 	bne.w	8009eb4 <_malloc_r+0x224>
 800a15c:	68bd      	ldr	r5, [r7, #8]
 800a15e:	44c8      	add	r8, r9
 800a160:	f048 0001 	orr.w	r0, r8, #1
 800a164:	6068      	str	r0, [r5, #4]
 800a166:	e6f0      	b.n	8009f4a <_malloc_r+0x2ba>
 800a168:	4615      	mov	r5, r2
 800a16a:	e6ee      	b.n	8009f4a <_malloc_r+0x2ba>
 800a16c:	2301      	movs	r3, #1
 800a16e:	6053      	str	r3, [r2, #4]
 800a170:	e794      	b.n	800a09c <_malloc_r+0x40c>
 800a172:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800a176:	d823      	bhi.n	800a1c0 <_malloc_r+0x530>
 800a178:	0bd3      	lsrs	r3, r2, #15
 800a17a:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800a17e:	00c9      	lsls	r1, r1, #3
 800a180:	3377      	adds	r3, #119	; 0x77
 800a182:	e71b      	b.n	8009fbc <_malloc_r+0x32c>
 800a184:	f240 5254 	movw	r2, #1364	; 0x554
 800a188:	4293      	cmp	r3, r2
 800a18a:	d823      	bhi.n	800a1d4 <_malloc_r+0x544>
 800a18c:	0cb3      	lsrs	r3, r6, #18
 800a18e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 800a192:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
 800a196:	00c3      	lsls	r3, r0, #3
 800a198:	e5c0      	b.n	8009d1c <_malloc_r+0x8c>
 800a19a:	f1ab 0b08 	sub.w	fp, fp, #8
 800a19e:	44d8      	add	r8, fp
 800a1a0:	eba8 0802 	sub.w	r8, r8, r2
 800a1a4:	f04f 0a00 	mov.w	sl, #0
 800a1a8:	e6ab      	b.n	8009f02 <_malloc_r+0x272>
 800a1aa:	f105 0108 	add.w	r1, r5, #8
 800a1ae:	4620      	mov	r0, r4
 800a1b0:	9300      	str	r3, [sp, #0]
 800a1b2:	f002 ffe1 	bl	800d178 <_free_r>
 800a1b6:	68bd      	ldr	r5, [r7, #8]
 800a1b8:	9b00      	ldr	r3, [sp, #0]
 800a1ba:	6868      	ldr	r0, [r5, #4]
 800a1bc:	6819      	ldr	r1, [r3, #0]
 800a1be:	e6c4      	b.n	8009f4a <_malloc_r+0x2ba>
 800a1c0:	f240 5154 	movw	r1, #1364	; 0x554
 800a1c4:	428b      	cmp	r3, r1
 800a1c6:	d80b      	bhi.n	800a1e0 <_malloc_r+0x550>
 800a1c8:	0c93      	lsrs	r3, r2, #18
 800a1ca:	f103 017d 	add.w	r1, r3, #125	; 0x7d
 800a1ce:	00c9      	lsls	r1, r1, #3
 800a1d0:	337c      	adds	r3, #124	; 0x7c
 800a1d2:	e6f3      	b.n	8009fbc <_malloc_r+0x32c>
 800a1d4:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 800a1d8:	207f      	movs	r0, #127	; 0x7f
 800a1da:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 800a1de:	e59d      	b.n	8009d1c <_malloc_r+0x8c>
 800a1e0:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 800a1e4:	237e      	movs	r3, #126	; 0x7e
 800a1e6:	e6e9      	b.n	8009fbc <_malloc_r+0x32c>
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	e770      	b.n	800a0ce <_malloc_r+0x43e>
 800a1ec:	2400195c 	.word	0x2400195c

0800a1f0 <__malloc_lock>:
 800a1f0:	4801      	ldr	r0, [pc, #4]	; (800a1f8 <__malloc_lock+0x8>)
 800a1f2:	f001 bf45 	b.w	800c080 <__retarget_lock_acquire_recursive>
 800a1f6:	bf00      	nop
 800a1f8:	24001ad0 	.word	0x24001ad0

0800a1fc <__malloc_unlock>:
 800a1fc:	4801      	ldr	r0, [pc, #4]	; (800a204 <__malloc_unlock+0x8>)
 800a1fe:	f001 bf41 	b.w	800c084 <__retarget_lock_release_recursive>
 800a202:	bf00      	nop
 800a204:	24001ad0 	.word	0x24001ad0

0800a208 <_svfprintf_r>:
 800a208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a20c:	b0d9      	sub	sp, #356	; 0x164
 800a20e:	460c      	mov	r4, r1
 800a210:	910c      	str	r1, [sp, #48]	; 0x30
 800a212:	4690      	mov	r8, r2
 800a214:	930e      	str	r3, [sp, #56]	; 0x38
 800a216:	4682      	mov	sl, r0
 800a218:	f001 ff2a 	bl	800c070 <_localeconv_r>
 800a21c:	6803      	ldr	r3, [r0, #0]
 800a21e:	9319      	str	r3, [sp, #100]	; 0x64
 800a220:	4618      	mov	r0, r3
 800a222:	f7f6 f9ed 	bl	8000600 <strlen>
 800a226:	2208      	movs	r2, #8
 800a228:	9017      	str	r0, [sp, #92]	; 0x5c
 800a22a:	2100      	movs	r1, #0
 800a22c:	a828      	add	r0, sp, #160	; 0xa0
 800a22e:	f7ff fc97 	bl	8009b60 <memset>
 800a232:	89a3      	ldrh	r3, [r4, #12]
 800a234:	061f      	lsls	r7, r3, #24
 800a236:	d503      	bpl.n	800a240 <_svfprintf_r+0x38>
 800a238:	6923      	ldr	r3, [r4, #16]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	f000 873f 	beq.w	800b0be <_svfprintf_r+0xeb6>
 800a240:	2300      	movs	r3, #0
 800a242:	aa2f      	add	r2, sp, #188	; 0xbc
 800a244:	2400      	movs	r4, #0
 800a246:	e9cd 332d 	strd	r3, r3, [sp, #180]	; 0xb4
 800a24a:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
 800a24e:	e9cd 331c 	strd	r3, r3, [sp, #112]	; 0x70
 800a252:	9313      	str	r3, [sp, #76]	; 0x4c
 800a254:	9318      	str	r3, [sp, #96]	; 0x60
 800a256:	9309      	str	r3, [sp, #36]	; 0x24
 800a258:	2300      	movs	r3, #0
 800a25a:	e9cd 3414 	strd	r3, r4, [sp, #80]	; 0x50
 800a25e:	922c      	str	r2, [sp, #176]	; 0xb0
 800a260:	4691      	mov	r9, r2
 800a262:	4644      	mov	r4, r8
 800a264:	46a0      	mov	r8, r4
 800a266:	4b78      	ldr	r3, [pc, #480]	; (800a448 <_svfprintf_r+0x240>)
 800a268:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 800a26c:	f001 fefa 	bl	800c064 <__locale_mb_cur_max>
 800a270:	4603      	mov	r3, r0
 800a272:	a828      	add	r0, sp, #160	; 0xa0
 800a274:	9000      	str	r0, [sp, #0]
 800a276:	4642      	mov	r2, r8
 800a278:	a924      	add	r1, sp, #144	; 0x90
 800a27a:	4650      	mov	r0, sl
 800a27c:	47a8      	blx	r5
 800a27e:	2800      	cmp	r0, #0
 800a280:	f000 80b0 	beq.w	800a3e4 <_svfprintf_r+0x1dc>
 800a284:	f2c0 80a6 	blt.w	800a3d4 <_svfprintf_r+0x1cc>
 800a288:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a28a:	2a25      	cmp	r2, #37	; 0x25
 800a28c:	4603      	mov	r3, r0
 800a28e:	d001      	beq.n	800a294 <_svfprintf_r+0x8c>
 800a290:	4498      	add	r8, r3
 800a292:	e7e8      	b.n	800a266 <_svfprintf_r+0x5e>
 800a294:	ebb8 0704 	subs.w	r7, r8, r4
 800a298:	4606      	mov	r6, r0
 800a29a:	f040 80a7 	bne.w	800a3ec <_svfprintf_r+0x1e4>
 800a29e:	2300      	movs	r3, #0
 800a2a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a2a4:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800a2a8:	469b      	mov	fp, r3
 800a2aa:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2ac:	f108 0801 	add.w	r8, r8, #1
 800a2b0:	f898 3000 	ldrb.w	r3, [r8]
 800a2b4:	9208      	str	r2, [sp, #32]
 800a2b6:	252b      	movs	r5, #43	; 0x2b
 800a2b8:	2620      	movs	r6, #32
 800a2ba:	f108 0801 	add.w	r8, r8, #1
 800a2be:	f1a3 0220 	sub.w	r2, r3, #32
 800a2c2:	2a5a      	cmp	r2, #90	; 0x5a
 800a2c4:	f200 80c2 	bhi.w	800a44c <_svfprintf_r+0x244>
 800a2c8:	e8df f012 	tbh	[pc, r2, lsl #1]
 800a2cc:	00c002e6 	.word	0x00c002e6
 800a2d0:	02e100c0 	.word	0x02e100c0
 800a2d4:	00c000c0 	.word	0x00c000c0
 800a2d8:	006a00c0 	.word	0x006a00c0
 800a2dc:	00c000c0 	.word	0x00c000c0
 800a2e0:	02840208 	.word	0x02840208
 800a2e4:	021300c0 	.word	0x021300c0
 800a2e8:	00c002c7 	.word	0x00c002c7
 800a2ec:	005b02c2 	.word	0x005b02c2
 800a2f0:	005b005b 	.word	0x005b005b
 800a2f4:	005b005b 	.word	0x005b005b
 800a2f8:	005b005b 	.word	0x005b005b
 800a2fc:	005b005b 	.word	0x005b005b
 800a300:	00c000c0 	.word	0x00c000c0
 800a304:	00c000c0 	.word	0x00c000c0
 800a308:	00c000c0 	.word	0x00c000c0
 800a30c:	014300c0 	.word	0x014300c0
 800a310:	018900c0 	.word	0x018900c0
 800a314:	0143021d 	.word	0x0143021d
 800a318:	01430143 	.word	0x01430143
 800a31c:	00c000c0 	.word	0x00c000c0
 800a320:	00c000c0 	.word	0x00c000c0
 800a324:	00c00218 	.word	0x00c00218
 800a328:	029600c0 	.word	0x029600c0
 800a32c:	00c000c0 	.word	0x00c000c0
 800a330:	01b100c0 	.word	0x01b100c0
 800a334:	02a900c0 	.word	0x02a900c0
 800a338:	00c000c0 	.word	0x00c000c0
 800a33c:	00c006dd 	.word	0x00c006dd
 800a340:	00c000c0 	.word	0x00c000c0
 800a344:	00c000c0 	.word	0x00c000c0
 800a348:	00c000c0 	.word	0x00c000c0
 800a34c:	014300c0 	.word	0x014300c0
 800a350:	018900c0 	.word	0x018900c0
 800a354:	014301e2 	.word	0x014301e2
 800a358:	01430143 	.word	0x01430143
 800a35c:	01e20277 	.word	0x01e20277
 800a360:	00c0007f 	.word	0x00c0007f
 800a364:	00c00289 	.word	0x00c00289
 800a368:	06da025f 	.word	0x06da025f
 800a36c:	007f0232 	.word	0x007f0232
 800a370:	01b100c0 	.word	0x01b100c0
 800a374:	06b4007c 	.word	0x06b4007c
 800a378:	00c000c0 	.word	0x00c000c0
 800a37c:	00c006b8 	.word	0x00c006b8
 800a380:	007c      	.short	0x007c
 800a382:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a386:	2100      	movs	r1, #0
 800a388:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a38c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800a390:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800a394:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a398:	2a09      	cmp	r2, #9
 800a39a:	d9f5      	bls.n	800a388 <_svfprintf_r+0x180>
 800a39c:	910b      	str	r1, [sp, #44]	; 0x2c
 800a39e:	e78e      	b.n	800a2be <_svfprintf_r+0xb6>
 800a3a0:	4650      	mov	r0, sl
 800a3a2:	f001 fe65 	bl	800c070 <_localeconv_r>
 800a3a6:	6843      	ldr	r3, [r0, #4]
 800a3a8:	931c      	str	r3, [sp, #112]	; 0x70
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f7f6 f928 	bl	8000600 <strlen>
 800a3b0:	901d      	str	r0, [sp, #116]	; 0x74
 800a3b2:	4607      	mov	r7, r0
 800a3b4:	4650      	mov	r0, sl
 800a3b6:	f001 fe5b 	bl	800c070 <_localeconv_r>
 800a3ba:	6883      	ldr	r3, [r0, #8]
 800a3bc:	931a      	str	r3, [sp, #104]	; 0x68
 800a3be:	2f00      	cmp	r7, #0
 800a3c0:	f040 85b1 	bne.w	800af26 <_svfprintf_r+0xd1e>
 800a3c4:	f898 3000 	ldrb.w	r3, [r8]
 800a3c8:	e777      	b.n	800a2ba <_svfprintf_r+0xb2>
 800a3ca:	f898 3000 	ldrb.w	r3, [r8]
 800a3ce:	f04b 0b20 	orr.w	fp, fp, #32
 800a3d2:	e772      	b.n	800a2ba <_svfprintf_r+0xb2>
 800a3d4:	2208      	movs	r2, #8
 800a3d6:	2100      	movs	r1, #0
 800a3d8:	a828      	add	r0, sp, #160	; 0xa0
 800a3da:	f7ff fbc1 	bl	8009b60 <memset>
 800a3de:	2301      	movs	r3, #1
 800a3e0:	4498      	add	r8, r3
 800a3e2:	e740      	b.n	800a266 <_svfprintf_r+0x5e>
 800a3e4:	ebb8 0704 	subs.w	r7, r8, r4
 800a3e8:	4606      	mov	r6, r0
 800a3ea:	d011      	beq.n	800a410 <_svfprintf_r+0x208>
 800a3ec:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a3ee:	443b      	add	r3, r7
 800a3f0:	932e      	str	r3, [sp, #184]	; 0xb8
 800a3f2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a3f4:	3301      	adds	r3, #1
 800a3f6:	2b07      	cmp	r3, #7
 800a3f8:	e9c9 4700 	strd	r4, r7, [r9]
 800a3fc:	932d      	str	r3, [sp, #180]	; 0xb4
 800a3fe:	dc19      	bgt.n	800a434 <_svfprintf_r+0x22c>
 800a400:	f109 0908 	add.w	r9, r9, #8
 800a404:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a406:	443b      	add	r3, r7
 800a408:	9309      	str	r3, [sp, #36]	; 0x24
 800a40a:	2e00      	cmp	r6, #0
 800a40c:	f47f af47 	bne.w	800a29e <_svfprintf_r+0x96>
 800a410:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a412:	2b00      	cmp	r3, #0
 800a414:	f041 8201 	bne.w	800b81a <_svfprintf_r+0x1612>
 800a418:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a41a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800a41e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a422:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a424:	bf18      	it	ne
 800a426:	f04f 33ff 	movne.w	r3, #4294967295
 800a42a:	9309      	str	r3, [sp, #36]	; 0x24
 800a42c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a42e:	b059      	add	sp, #356	; 0x164
 800a430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a434:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a436:	aa2c      	add	r2, sp, #176	; 0xb0
 800a438:	4650      	mov	r0, sl
 800a43a:	f003 fba9 	bl	800db90 <__ssprint_r>
 800a43e:	2800      	cmp	r0, #0
 800a440:	d1ea      	bne.n	800a418 <_svfprintf_r+0x210>
 800a442:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a446:	e7dd      	b.n	800a404 <_svfprintf_r+0x1fc>
 800a448:	24000540 	.word	0x24000540
 800a44c:	9310      	str	r3, [sp, #64]	; 0x40
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d0de      	beq.n	800a410 <_svfprintf_r+0x208>
 800a452:	2200      	movs	r2, #0
 800a454:	f88d 30fc 	strb.w	r3, [sp, #252]	; 0xfc
 800a458:	2301      	movs	r3, #1
 800a45a:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800a45e:	9307      	str	r3, [sp, #28]
 800a460:	920d      	str	r2, [sp, #52]	; 0x34
 800a462:	930a      	str	r3, [sp, #40]	; 0x28
 800a464:	9208      	str	r2, [sp, #32]
 800a466:	9212      	str	r2, [sp, #72]	; 0x48
 800a468:	9216      	str	r2, [sp, #88]	; 0x58
 800a46a:	9211      	str	r2, [sp, #68]	; 0x44
 800a46c:	ac3f      	add	r4, sp, #252	; 0xfc
 800a46e:	f01b 0302 	ands.w	r3, fp, #2
 800a472:	d002      	beq.n	800a47a <_svfprintf_r+0x272>
 800a474:	9907      	ldr	r1, [sp, #28]
 800a476:	3102      	adds	r1, #2
 800a478:	9107      	str	r1, [sp, #28]
 800a47a:	f01b 0184 	ands.w	r1, fp, #132	; 0x84
 800a47e:	910f      	str	r1, [sp, #60]	; 0x3c
 800a480:	d105      	bne.n	800a48e <_svfprintf_r+0x286>
 800a482:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a484:	9807      	ldr	r0, [sp, #28]
 800a486:	1a0f      	subs	r7, r1, r0
 800a488:	2f00      	cmp	r7, #0
 800a48a:	f300 8382 	bgt.w	800ab92 <_svfprintf_r+0x98a>
 800a48e:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a490:	b182      	cbz	r2, 800a4b4 <_svfprintf_r+0x2ac>
 800a492:	2201      	movs	r2, #1
 800a494:	f8c9 2004 	str.w	r2, [r9, #4]
 800a498:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800a49a:	3201      	adds	r2, #1
 800a49c:	3601      	adds	r6, #1
 800a49e:	f10d 0187 	add.w	r1, sp, #135	; 0x87
 800a4a2:	2a07      	cmp	r2, #7
 800a4a4:	962e      	str	r6, [sp, #184]	; 0xb8
 800a4a6:	922d      	str	r2, [sp, #180]	; 0xb4
 800a4a8:	f8c9 1000 	str.w	r1, [r9]
 800a4ac:	f300 83bd 	bgt.w	800ac2a <_svfprintf_r+0xa22>
 800a4b0:	f109 0908 	add.w	r9, r9, #8
 800a4b4:	b183      	cbz	r3, 800a4d8 <_svfprintf_r+0x2d0>
 800a4b6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a4b8:	aa22      	add	r2, sp, #136	; 0x88
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	3602      	adds	r6, #2
 800a4be:	f8c9 2000 	str.w	r2, [r9]
 800a4c2:	2b07      	cmp	r3, #7
 800a4c4:	f04f 0202 	mov.w	r2, #2
 800a4c8:	962e      	str	r6, [sp, #184]	; 0xb8
 800a4ca:	932d      	str	r3, [sp, #180]	; 0xb4
 800a4cc:	f8c9 2004 	str.w	r2, [r9, #4]
 800a4d0:	f300 83c0 	bgt.w	800ac54 <_svfprintf_r+0xa4c>
 800a4d4:	f109 0908 	add.w	r9, r9, #8
 800a4d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a4da:	2b80      	cmp	r3, #128	; 0x80
 800a4dc:	f000 8281 	beq.w	800a9e2 <_svfprintf_r+0x7da>
 800a4e0:	9b08      	ldr	r3, [sp, #32]
 800a4e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a4e4:	1a9f      	subs	r7, r3, r2
 800a4e6:	2f00      	cmp	r7, #0
 800a4e8:	f300 82bc 	bgt.w	800aa64 <_svfprintf_r+0x85c>
 800a4ec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a4f0:	f040 821e 	bne.w	800a930 <_svfprintf_r+0x728>
 800a4f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4f6:	f8c9 3004 	str.w	r3, [r9, #4]
 800a4fa:	441e      	add	r6, r3
 800a4fc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a4fe:	f8c9 4000 	str.w	r4, [r9]
 800a502:	3301      	adds	r3, #1
 800a504:	2b07      	cmp	r3, #7
 800a506:	962e      	str	r6, [sp, #184]	; 0xb8
 800a508:	932d      	str	r3, [sp, #180]	; 0xb4
 800a50a:	f300 8337 	bgt.w	800ab7c <_svfprintf_r+0x974>
 800a50e:	f109 0908 	add.w	r9, r9, #8
 800a512:	f01b 0f04 	tst.w	fp, #4
 800a516:	d005      	beq.n	800a524 <_svfprintf_r+0x31c>
 800a518:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a51a:	9a07      	ldr	r2, [sp, #28]
 800a51c:	1a9c      	subs	r4, r3, r2
 800a51e:	2c00      	cmp	r4, #0
 800a520:	f300 83a4 	bgt.w	800ac6c <_svfprintf_r+0xa64>
 800a524:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a526:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a528:	9907      	ldr	r1, [sp, #28]
 800a52a:	428a      	cmp	r2, r1
 800a52c:	bfac      	ite	ge
 800a52e:	189b      	addge	r3, r3, r2
 800a530:	185b      	addlt	r3, r3, r1
 800a532:	9309      	str	r3, [sp, #36]	; 0x24
 800a534:	2e00      	cmp	r6, #0
 800a536:	f040 82ca 	bne.w	800aace <_svfprintf_r+0x8c6>
 800a53a:	2300      	movs	r3, #0
 800a53c:	932d      	str	r3, [sp, #180]	; 0xb4
 800a53e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a540:	b11b      	cbz	r3, 800a54a <_svfprintf_r+0x342>
 800a542:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a544:	4650      	mov	r0, sl
 800a546:	f002 fe17 	bl	800d178 <_free_r>
 800a54a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a54e:	4644      	mov	r4, r8
 800a550:	e688      	b.n	800a264 <_svfprintf_r+0x5c>
 800a552:	9310      	str	r3, [sp, #64]	; 0x40
 800a554:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a556:	3307      	adds	r3, #7
 800a558:	f023 0107 	bic.w	r1, r3, #7
 800a55c:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800a560:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800a564:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a568:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800a56c:	910e      	str	r1, [sp, #56]	; 0x38
 800a56e:	4616      	mov	r6, r2
 800a570:	4610      	mov	r0, r2
 800a572:	4bb3      	ldr	r3, [pc, #716]	; (800a840 <_svfprintf_r+0x638>)
 800a574:	4629      	mov	r1, r5
 800a576:	f04f 32ff 	mov.w	r2, #4294967295
 800a57a:	f7f6 fd05 	bl	8000f88 <__aeabi_dcmpun>
 800a57e:	2800      	cmp	r0, #0
 800a580:	f040 84fc 	bne.w	800af7c <_svfprintf_r+0xd74>
 800a584:	4bae      	ldr	r3, [pc, #696]	; (800a840 <_svfprintf_r+0x638>)
 800a586:	4630      	mov	r0, r6
 800a588:	4629      	mov	r1, r5
 800a58a:	f04f 32ff 	mov.w	r2, #4294967295
 800a58e:	f7f6 fcdd 	bl	8000f4c <__aeabi_dcmple>
 800a592:	2800      	cmp	r0, #0
 800a594:	f040 84f2 	bne.w	800af7c <_svfprintf_r+0xd74>
 800a598:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800a59c:	2200      	movs	r2, #0
 800a59e:	2300      	movs	r3, #0
 800a5a0:	f7f6 fcca 	bl	8000f38 <__aeabi_dcmplt>
 800a5a4:	2800      	cmp	r0, #0
 800a5a6:	f041 8038 	bne.w	800b61a <_svfprintf_r+0x1412>
 800a5aa:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800a5ae:	4ca5      	ldr	r4, [pc, #660]	; (800a844 <_svfprintf_r+0x63c>)
 800a5b0:	4ba5      	ldr	r3, [pc, #660]	; (800a848 <_svfprintf_r+0x640>)
 800a5b2:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 800a5b6:	9910      	ldr	r1, [sp, #64]	; 0x40
 800a5b8:	2947      	cmp	r1, #71	; 0x47
 800a5ba:	bfc8      	it	gt
 800a5bc:	461c      	movgt	r4, r3
 800a5be:	2300      	movs	r3, #0
 800a5c0:	2103      	movs	r1, #3
 800a5c2:	930d      	str	r3, [sp, #52]	; 0x34
 800a5c4:	9107      	str	r1, [sp, #28]
 800a5c6:	910a      	str	r1, [sp, #40]	; 0x28
 800a5c8:	9308      	str	r3, [sp, #32]
 800a5ca:	9312      	str	r3, [sp, #72]	; 0x48
 800a5cc:	9316      	str	r3, [sp, #88]	; 0x58
 800a5ce:	9311      	str	r3, [sp, #68]	; 0x44
 800a5d0:	2a00      	cmp	r2, #0
 800a5d2:	f43f af4c 	beq.w	800a46e <_svfprintf_r+0x266>
 800a5d6:	9b07      	ldr	r3, [sp, #28]
 800a5d8:	3301      	adds	r3, #1
 800a5da:	9307      	str	r3, [sp, #28]
 800a5dc:	e747      	b.n	800a46e <_svfprintf_r+0x266>
 800a5de:	2b43      	cmp	r3, #67	; 0x43
 800a5e0:	9310      	str	r3, [sp, #64]	; 0x40
 800a5e2:	d003      	beq.n	800a5ec <_svfprintf_r+0x3e4>
 800a5e4:	f01b 0f10 	tst.w	fp, #16
 800a5e8:	f000 8551 	beq.w	800b08e <_svfprintf_r+0xe86>
 800a5ec:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800a5ee:	2208      	movs	r2, #8
 800a5f0:	2100      	movs	r1, #0
 800a5f2:	a82a      	add	r0, sp, #168	; 0xa8
 800a5f4:	ac3f      	add	r4, sp, #252	; 0xfc
 800a5f6:	f7ff fab3 	bl	8009b60 <memset>
 800a5fa:	ab2a      	add	r3, sp, #168	; 0xa8
 800a5fc:	f856 2b04 	ldr.w	r2, [r6], #4
 800a600:	4621      	mov	r1, r4
 800a602:	4650      	mov	r0, sl
 800a604:	f003 fa90 	bl	800db28 <_wcrtomb_r>
 800a608:	4603      	mov	r3, r0
 800a60a:	3301      	adds	r3, #1
 800a60c:	900a      	str	r0, [sp, #40]	; 0x28
 800a60e:	f001 82c3 	beq.w	800bb98 <_svfprintf_r+0x1990>
 800a612:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a614:	960e      	str	r6, [sp, #56]	; 0x38
 800a616:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a61a:	9307      	str	r3, [sp, #28]
 800a61c:	2200      	movs	r2, #0
 800a61e:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800a622:	920d      	str	r2, [sp, #52]	; 0x34
 800a624:	9208      	str	r2, [sp, #32]
 800a626:	9212      	str	r2, [sp, #72]	; 0x48
 800a628:	9216      	str	r2, [sp, #88]	; 0x58
 800a62a:	9211      	str	r2, [sp, #68]	; 0x44
 800a62c:	e71f      	b.n	800a46e <_svfprintf_r+0x266>
 800a62e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800a630:	9310      	str	r3, [sp, #64]	; 0x40
 800a632:	f857 4b04 	ldr.w	r4, [r7], #4
 800a636:	2300      	movs	r3, #0
 800a638:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800a63c:	2c00      	cmp	r4, #0
 800a63e:	f000 854d 	beq.w	800b0dc <_svfprintf_r+0xed4>
 800a642:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a644:	2b53      	cmp	r3, #83	; 0x53
 800a646:	f000 86d4 	beq.w	800b3f2 <_svfprintf_r+0x11ea>
 800a64a:	f01b 0310 	ands.w	r3, fp, #16
 800a64e:	9311      	str	r3, [sp, #68]	; 0x44
 800a650:	f040 86cf 	bne.w	800b3f2 <_svfprintf_r+0x11ea>
 800a654:	9b08      	ldr	r3, [sp, #32]
 800a656:	1c5d      	adds	r5, r3, #1
 800a658:	f001 80cc 	beq.w	800b7f4 <_svfprintf_r+0x15ec>
 800a65c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a65e:	461a      	mov	r2, r3
 800a660:	4620      	mov	r0, r4
 800a662:	f7f5 ff6d 	bl	8000540 <memchr>
 800a666:	900d      	str	r0, [sp, #52]	; 0x34
 800a668:	2800      	cmp	r0, #0
 800a66a:	f001 8351 	beq.w	800bd10 <_svfprintf_r+0x1b08>
 800a66e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a670:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a672:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800a676:	970e      	str	r7, [sp, #56]	; 0x38
 800a678:	1b1b      	subs	r3, r3, r4
 800a67a:	930a      	str	r3, [sp, #40]	; 0x28
 800a67c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a680:	9307      	str	r3, [sp, #28]
 800a682:	2373      	movs	r3, #115	; 0x73
 800a684:	9108      	str	r1, [sp, #32]
 800a686:	9112      	str	r1, [sp, #72]	; 0x48
 800a688:	9116      	str	r1, [sp, #88]	; 0x58
 800a68a:	910d      	str	r1, [sp, #52]	; 0x34
 800a68c:	9310      	str	r3, [sp, #64]	; 0x40
 800a68e:	e79f      	b.n	800a5d0 <_svfprintf_r+0x3c8>
 800a690:	f01b 0f20 	tst.w	fp, #32
 800a694:	9310      	str	r3, [sp, #64]	; 0x40
 800a696:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a698:	d03c      	beq.n	800a714 <_svfprintf_r+0x50c>
 800a69a:	3307      	adds	r3, #7
 800a69c:	f023 0307 	bic.w	r3, r3, #7
 800a6a0:	461a      	mov	r2, r3
 800a6a2:	4611      	mov	r1, r2
 800a6a4:	685b      	ldr	r3, [r3, #4]
 800a6a6:	f851 2b08 	ldr.w	r2, [r1], #8
 800a6aa:	910e      	str	r1, [sp, #56]	; 0x38
 800a6ac:	4619      	mov	r1, r3
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	f2c0 8401 	blt.w	800aeb6 <_svfprintf_r+0xcae>
 800a6b4:	9b08      	ldr	r3, [sp, #32]
 800a6b6:	3301      	adds	r3, #1
 800a6b8:	f000 82a8 	beq.w	800ac0c <_svfprintf_r+0xa04>
 800a6bc:	ea52 0301 	orrs.w	r3, r2, r1
 800a6c0:	f02b 0580 	bic.w	r5, fp, #128	; 0x80
 800a6c4:	f040 82a3 	bne.w	800ac0e <_svfprintf_r+0xa06>
 800a6c8:	9b08      	ldr	r3, [sp, #32]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	f040 82a4 	bne.w	800ac18 <_svfprintf_r+0xa10>
 800a6d0:	46ab      	mov	fp, r5
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	9308      	str	r3, [sp, #32]
 800a6d6:	930a      	str	r3, [sp, #40]	; 0x28
 800a6d8:	ac58      	add	r4, sp, #352	; 0x160
 800a6da:	e0ff      	b.n	800a8dc <_svfprintf_r+0x6d4>
 800a6dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6de:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6e2:	920b      	str	r2, [sp, #44]	; 0x2c
 800a6e4:	2a00      	cmp	r2, #0
 800a6e6:	f280 840c 	bge.w	800af02 <_svfprintf_r+0xcfa>
 800a6ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a6ec:	930e      	str	r3, [sp, #56]	; 0x38
 800a6ee:	4252      	negs	r2, r2
 800a6f0:	920b      	str	r2, [sp, #44]	; 0x2c
 800a6f2:	f898 3000 	ldrb.w	r3, [r8]
 800a6f6:	f04b 0b04 	orr.w	fp, fp, #4
 800a6fa:	e5de      	b.n	800a2ba <_svfprintf_r+0xb2>
 800a6fc:	f898 3000 	ldrb.w	r3, [r8]
 800a700:	f04b 0b08 	orr.w	fp, fp, #8
 800a704:	e5d9      	b.n	800a2ba <_svfprintf_r+0xb2>
 800a706:	f04b 0b10 	orr.w	fp, fp, #16
 800a70a:	f01b 0f20 	tst.w	fp, #32
 800a70e:	9310      	str	r3, [sp, #64]	; 0x40
 800a710:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a712:	d1c2      	bne.n	800a69a <_svfprintf_r+0x492>
 800a714:	f01b 0f10 	tst.w	fp, #16
 800a718:	f040 83fe 	bne.w	800af18 <_svfprintf_r+0xd10>
 800a71c:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800a720:	f000 83f6 	beq.w	800af10 <_svfprintf_r+0xd08>
 800a724:	f933 2b04 	ldrsh.w	r2, [r3], #4
 800a728:	930e      	str	r3, [sp, #56]	; 0x38
 800a72a:	17d1      	asrs	r1, r2, #31
 800a72c:	460b      	mov	r3, r1
 800a72e:	e7be      	b.n	800a6ae <_svfprintf_r+0x4a6>
 800a730:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a732:	f853 2b04 	ldr.w	r2, [r3], #4
 800a736:	930e      	str	r3, [sp, #56]	; 0x38
 800a738:	f647 0330 	movw	r3, #30768	; 0x7830
 800a73c:	f8ad 3088 	strh.w	r3, [sp, #136]	; 0x88
 800a740:	2078      	movs	r0, #120	; 0x78
 800a742:	4b42      	ldr	r3, [pc, #264]	; (800a84c <_svfprintf_r+0x644>)
 800a744:	9318      	str	r3, [sp, #96]	; 0x60
 800a746:	f04b 0502 	orr.w	r5, fp, #2
 800a74a:	2100      	movs	r1, #0
 800a74c:	2302      	movs	r3, #2
 800a74e:	9010      	str	r0, [sp, #64]	; 0x40
 800a750:	2000      	movs	r0, #0
 800a752:	9c08      	ldr	r4, [sp, #32]
 800a754:	f88d 0087 	strb.w	r0, [sp, #135]	; 0x87
 800a758:	1c60      	adds	r0, r4, #1
 800a75a:	f000 80a8 	beq.w	800a8ae <_svfprintf_r+0x6a6>
 800a75e:	ea52 0001 	orrs.w	r0, r2, r1
 800a762:	f025 0b80 	bic.w	fp, r5, #128	; 0x80
 800a766:	f040 80a1 	bne.w	800a8ac <_svfprintf_r+0x6a4>
 800a76a:	2c00      	cmp	r4, #0
 800a76c:	f040 8695 	bne.w	800b49a <_svfprintf_r+0x1292>
 800a770:	2b00      	cmp	r3, #0
 800a772:	d1ae      	bne.n	800a6d2 <_svfprintf_r+0x4ca>
 800a774:	f015 0301 	ands.w	r3, r5, #1
 800a778:	930a      	str	r3, [sp, #40]	; 0x28
 800a77a:	f000 83c7 	beq.w	800af0c <_svfprintf_r+0xd04>
 800a77e:	2330      	movs	r3, #48	; 0x30
 800a780:	f88d 315f 	strb.w	r3, [sp, #351]	; 0x15f
 800a784:	f20d 145f 	addw	r4, sp, #351	; 0x15f
 800a788:	e0a8      	b.n	800a8dc <_svfprintf_r+0x6d4>
 800a78a:	f01b 0f20 	tst.w	fp, #32
 800a78e:	f040 83e5 	bne.w	800af5c <_svfprintf_r+0xd54>
 800a792:	f01b 0f10 	tst.w	fp, #16
 800a796:	f040 8686 	bne.w	800b4a6 <_svfprintf_r+0x129e>
 800a79a:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800a79e:	f040 877f 	bne.w	800b6a0 <_svfprintf_r+0x1498>
 800a7a2:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800a7a6:	f000 867e 	beq.w	800b4a6 <_svfprintf_r+0x129e>
 800a7aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a7ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7b2:	930e      	str	r3, [sp, #56]	; 0x38
 800a7b4:	7011      	strb	r1, [r2, #0]
 800a7b6:	4644      	mov	r4, r8
 800a7b8:	e554      	b.n	800a264 <_svfprintf_r+0x5c>
 800a7ba:	f898 3000 	ldrb.w	r3, [r8]
 800a7be:	2b68      	cmp	r3, #104	; 0x68
 800a7c0:	bf03      	ittte	eq
 800a7c2:	f898 3001 	ldrbeq.w	r3, [r8, #1]
 800a7c6:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 800a7ca:	f108 0801 	addeq.w	r8, r8, #1
 800a7ce:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 800a7d2:	e572      	b.n	800a2ba <_svfprintf_r+0xb2>
 800a7d4:	f898 3000 	ldrb.w	r3, [r8]
 800a7d8:	f88d 5087 	strb.w	r5, [sp, #135]	; 0x87
 800a7dc:	e56d      	b.n	800a2ba <_svfprintf_r+0xb2>
 800a7de:	f898 3000 	ldrb.w	r3, [r8]
 800a7e2:	2b6c      	cmp	r3, #108	; 0x6c
 800a7e4:	bf03      	ittte	eq
 800a7e6:	f898 3001 	ldrbeq.w	r3, [r8, #1]
 800a7ea:	f04b 0b20 	orreq.w	fp, fp, #32
 800a7ee:	f108 0801 	addeq.w	r8, r8, #1
 800a7f2:	f04b 0b10 	orrne.w	fp, fp, #16
 800a7f6:	e560      	b.n	800a2ba <_svfprintf_r+0xb2>
 800a7f8:	9310      	str	r3, [sp, #64]	; 0x40
 800a7fa:	f04b 0b10 	orr.w	fp, fp, #16
 800a7fe:	f01b 0120 	ands.w	r1, fp, #32
 800a802:	f000 834a 	beq.w	800ae9a <_svfprintf_r+0xc92>
 800a806:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a808:	3307      	adds	r3, #7
 800a80a:	f023 0307 	bic.w	r3, r3, #7
 800a80e:	6859      	ldr	r1, [r3, #4]
 800a810:	f853 2b08 	ldr.w	r2, [r3], #8
 800a814:	930e      	str	r3, [sp, #56]	; 0x38
 800a816:	f42b 6580 	bic.w	r5, fp, #1024	; 0x400
 800a81a:	2300      	movs	r3, #0
 800a81c:	e798      	b.n	800a750 <_svfprintf_r+0x548>
 800a81e:	9310      	str	r3, [sp, #64]	; 0x40
 800a820:	f04b 0510 	orr.w	r5, fp, #16
 800a824:	f015 0120 	ands.w	r1, r5, #32
 800a828:	f000 8328 	beq.w	800ae7c <_svfprintf_r+0xc74>
 800a82c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a82e:	3307      	adds	r3, #7
 800a830:	f023 0307 	bic.w	r3, r3, #7
 800a834:	6859      	ldr	r1, [r3, #4]
 800a836:	f853 2b08 	ldr.w	r2, [r3], #8
 800a83a:	930e      	str	r3, [sp, #56]	; 0x38
 800a83c:	2301      	movs	r3, #1
 800a83e:	e787      	b.n	800a750 <_svfprintf_r+0x548>
 800a840:	7fefffff 	.word	0x7fefffff
 800a844:	0801063c 	.word	0x0801063c
 800a848:	08010640 	.word	0x08010640
 800a84c:	0801064c 	.word	0x0801064c
 800a850:	f898 3000 	ldrb.w	r3, [r8]
 800a854:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 800a858:	e52f      	b.n	800a2ba <_svfprintf_r+0xb2>
 800a85a:	4641      	mov	r1, r8
 800a85c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a860:	2b2a      	cmp	r3, #42	; 0x2a
 800a862:	f001 827f 	beq.w	800bd64 <_svfprintf_r+0x1b5c>
 800a866:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a86a:	2a09      	cmp	r2, #9
 800a86c:	4688      	mov	r8, r1
 800a86e:	bf98      	it	ls
 800a870:	2100      	movls	r1, #0
 800a872:	f201 8176 	bhi.w	800bb62 <_svfprintf_r+0x195a>
 800a876:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a87a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800a87e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800a882:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a886:	2a09      	cmp	r2, #9
 800a888:	d9f5      	bls.n	800a876 <_svfprintf_r+0x66e>
 800a88a:	9108      	str	r1, [sp, #32]
 800a88c:	e517      	b.n	800a2be <_svfprintf_r+0xb6>
 800a88e:	f898 3000 	ldrb.w	r3, [r8]
 800a892:	f04b 0b01 	orr.w	fp, fp, #1
 800a896:	e510      	b.n	800a2ba <_svfprintf_r+0xb2>
 800a898:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	f47f ad91 	bne.w	800a3c4 <_svfprintf_r+0x1bc>
 800a8a2:	f898 3000 	ldrb.w	r3, [r8]
 800a8a6:	f88d 6087 	strb.w	r6, [sp, #135]	; 0x87
 800a8aa:	e506      	b.n	800a2ba <_svfprintf_r+0xb2>
 800a8ac:	465d      	mov	r5, fp
 800a8ae:	2b01      	cmp	r3, #1
 800a8b0:	f000 81ad 	beq.w	800ac0e <_svfprintf_r+0xa06>
 800a8b4:	2b02      	cmp	r3, #2
 800a8b6:	ac58      	add	r4, sp, #352	; 0x160
 800a8b8:	d11f      	bne.n	800a8fa <_svfprintf_r+0x6f2>
 800a8ba:	9818      	ldr	r0, [sp, #96]	; 0x60
 800a8bc:	f002 030f 	and.w	r3, r2, #15
 800a8c0:	0912      	lsrs	r2, r2, #4
 800a8c2:	5cc3      	ldrb	r3, [r0, r3]
 800a8c4:	f804 3d01 	strb.w	r3, [r4, #-1]!
 800a8c8:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 800a8cc:	0909      	lsrs	r1, r1, #4
 800a8ce:	ea52 0301 	orrs.w	r3, r2, r1
 800a8d2:	d1f3      	bne.n	800a8bc <_svfprintf_r+0x6b4>
 800a8d4:	ab58      	add	r3, sp, #352	; 0x160
 800a8d6:	1b1b      	subs	r3, r3, r4
 800a8d8:	46ab      	mov	fp, r5
 800a8da:	930a      	str	r3, [sp, #40]	; 0x28
 800a8dc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a8de:	9808      	ldr	r0, [sp, #32]
 800a8e0:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800a8e4:	4281      	cmp	r1, r0
 800a8e6:	f04f 0300 	mov.w	r3, #0
 800a8ea:	bfb8      	it	lt
 800a8ec:	4601      	movlt	r1, r0
 800a8ee:	930d      	str	r3, [sp, #52]	; 0x34
 800a8f0:	9107      	str	r1, [sp, #28]
 800a8f2:	9312      	str	r3, [sp, #72]	; 0x48
 800a8f4:	9316      	str	r3, [sp, #88]	; 0x58
 800a8f6:	9311      	str	r3, [sp, #68]	; 0x44
 800a8f8:	e66a      	b.n	800a5d0 <_svfprintf_r+0x3c8>
 800a8fa:	f002 0307 	and.w	r3, r2, #7
 800a8fe:	08d2      	lsrs	r2, r2, #3
 800a900:	ea42 7241 	orr.w	r2, r2, r1, lsl #29
 800a904:	08c9      	lsrs	r1, r1, #3
 800a906:	3330      	adds	r3, #48	; 0x30
 800a908:	ea52 0601 	orrs.w	r6, r2, r1
 800a90c:	4620      	mov	r0, r4
 800a90e:	f804 3d01 	strb.w	r3, [r4, #-1]!
 800a912:	d1f2      	bne.n	800a8fa <_svfprintf_r+0x6f2>
 800a914:	07e9      	lsls	r1, r5, #31
 800a916:	d5dd      	bpl.n	800a8d4 <_svfprintf_r+0x6cc>
 800a918:	2b30      	cmp	r3, #48	; 0x30
 800a91a:	d0db      	beq.n	800a8d4 <_svfprintf_r+0x6cc>
 800a91c:	2330      	movs	r3, #48	; 0x30
 800a91e:	3802      	subs	r0, #2
 800a920:	f804 3c01 	strb.w	r3, [r4, #-1]
 800a924:	ab58      	add	r3, sp, #352	; 0x160
 800a926:	1a1b      	subs	r3, r3, r0
 800a928:	46ab      	mov	fp, r5
 800a92a:	930a      	str	r3, [sp, #40]	; 0x28
 800a92c:	4604      	mov	r4, r0
 800a92e:	e7d5      	b.n	800a8dc <_svfprintf_r+0x6d4>
 800a930:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a932:	2b65      	cmp	r3, #101	; 0x65
 800a934:	f340 80dc 	ble.w	800aaf0 <_svfprintf_r+0x8e8>
 800a938:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800a93c:	2200      	movs	r2, #0
 800a93e:	2300      	movs	r3, #0
 800a940:	f7f6 faf0 	bl	8000f24 <__aeabi_dcmpeq>
 800a944:	2800      	cmp	r0, #0
 800a946:	f000 81c8 	beq.w	800acda <_svfprintf_r+0xad2>
 800a94a:	2301      	movs	r3, #1
 800a94c:	f8c9 3004 	str.w	r3, [r9, #4]
 800a950:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a952:	4abd      	ldr	r2, [pc, #756]	; (800ac48 <_svfprintf_r+0xa40>)
 800a954:	f8c9 2000 	str.w	r2, [r9]
 800a958:	3301      	adds	r3, #1
 800a95a:	3601      	adds	r6, #1
 800a95c:	2b07      	cmp	r3, #7
 800a95e:	962e      	str	r6, [sp, #184]	; 0xb8
 800a960:	932d      	str	r3, [sp, #180]	; 0xb4
 800a962:	f300 8539 	bgt.w	800b3d8 <_svfprintf_r+0x11d0>
 800a966:	f109 0908 	add.w	r9, r9, #8
 800a96a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a96c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a96e:	4293      	cmp	r3, r2
 800a970:	f280 82c2 	bge.w	800aef8 <_svfprintf_r+0xcf0>
 800a974:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a976:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a978:	441e      	add	r6, r3
 800a97a:	e9c9 2300 	strd	r2, r3, [r9]
 800a97e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a980:	962e      	str	r6, [sp, #184]	; 0xb8
 800a982:	3301      	adds	r3, #1
 800a984:	2b07      	cmp	r3, #7
 800a986:	932d      	str	r3, [sp, #180]	; 0xb4
 800a988:	f300 838d 	bgt.w	800b0a6 <_svfprintf_r+0xe9e>
 800a98c:	f109 0908 	add.w	r9, r9, #8
 800a990:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a992:	1e5c      	subs	r4, r3, #1
 800a994:	2c00      	cmp	r4, #0
 800a996:	f77f adbc 	ble.w	800a512 <_svfprintf_r+0x30a>
 800a99a:	2c10      	cmp	r4, #16
 800a99c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a99e:	4dab      	ldr	r5, [pc, #684]	; (800ac4c <_svfprintf_r+0xa44>)
 800a9a0:	f340 8555 	ble.w	800b44e <_svfprintf_r+0x1246>
 800a9a4:	4632      	mov	r2, r6
 800a9a6:	2710      	movs	r7, #16
 800a9a8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a9aa:	e005      	b.n	800a9b8 <_svfprintf_r+0x7b0>
 800a9ac:	f109 0908 	add.w	r9, r9, #8
 800a9b0:	3c10      	subs	r4, #16
 800a9b2:	2c10      	cmp	r4, #16
 800a9b4:	f340 854a 	ble.w	800b44c <_svfprintf_r+0x1244>
 800a9b8:	3301      	adds	r3, #1
 800a9ba:	3210      	adds	r2, #16
 800a9bc:	2b07      	cmp	r3, #7
 800a9be:	e9c9 5700 	strd	r5, r7, [r9]
 800a9c2:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800a9c6:	ddf1      	ble.n	800a9ac <_svfprintf_r+0x7a4>
 800a9c8:	aa2c      	add	r2, sp, #176	; 0xb0
 800a9ca:	4631      	mov	r1, r6
 800a9cc:	4650      	mov	r0, sl
 800a9ce:	f003 f8df 	bl	800db90 <__ssprint_r>
 800a9d2:	2800      	cmp	r0, #0
 800a9d4:	f040 8083 	bne.w	800aade <_svfprintf_r+0x8d6>
 800a9d8:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800a9dc:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a9e0:	e7e6      	b.n	800a9b0 <_svfprintf_r+0x7a8>
 800a9e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9e4:	9a07      	ldr	r2, [sp, #28]
 800a9e6:	1a9f      	subs	r7, r3, r2
 800a9e8:	2f00      	cmp	r7, #0
 800a9ea:	f77f ad79 	ble.w	800a4e0 <_svfprintf_r+0x2d8>
 800a9ee:	2f10      	cmp	r7, #16
 800a9f0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a9f2:	4d96      	ldr	r5, [pc, #600]	; (800ac4c <_svfprintf_r+0xa44>)
 800a9f4:	dd23      	ble.n	800aa3e <_svfprintf_r+0x836>
 800a9f6:	4632      	mov	r2, r6
 800a9f8:	4626      	mov	r6, r4
 800a9fa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a9fc:	e004      	b.n	800aa08 <_svfprintf_r+0x800>
 800a9fe:	3f10      	subs	r7, #16
 800aa00:	2f10      	cmp	r7, #16
 800aa02:	f109 0908 	add.w	r9, r9, #8
 800aa06:	dd18      	ble.n	800aa3a <_svfprintf_r+0x832>
 800aa08:	3301      	adds	r3, #1
 800aa0a:	3210      	adds	r2, #16
 800aa0c:	2110      	movs	r1, #16
 800aa0e:	2b07      	cmp	r3, #7
 800aa10:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800aa14:	f8c9 5000 	str.w	r5, [r9]
 800aa18:	f8c9 1004 	str.w	r1, [r9, #4]
 800aa1c:	ddef      	ble.n	800a9fe <_svfprintf_r+0x7f6>
 800aa1e:	aa2c      	add	r2, sp, #176	; 0xb0
 800aa20:	4621      	mov	r1, r4
 800aa22:	4650      	mov	r0, sl
 800aa24:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800aa28:	f003 f8b2 	bl	800db90 <__ssprint_r>
 800aa2c:	2800      	cmp	r0, #0
 800aa2e:	d156      	bne.n	800aade <_svfprintf_r+0x8d6>
 800aa30:	3f10      	subs	r7, #16
 800aa32:	2f10      	cmp	r7, #16
 800aa34:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800aa38:	dce6      	bgt.n	800aa08 <_svfprintf_r+0x800>
 800aa3a:	4634      	mov	r4, r6
 800aa3c:	4616      	mov	r6, r2
 800aa3e:	3301      	adds	r3, #1
 800aa40:	443e      	add	r6, r7
 800aa42:	2b07      	cmp	r3, #7
 800aa44:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800aa48:	f8c9 5000 	str.w	r5, [r9]
 800aa4c:	f8c9 7004 	str.w	r7, [r9, #4]
 800aa50:	f300 8516 	bgt.w	800b480 <_svfprintf_r+0x1278>
 800aa54:	9b08      	ldr	r3, [sp, #32]
 800aa56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa58:	1a9f      	subs	r7, r3, r2
 800aa5a:	2f00      	cmp	r7, #0
 800aa5c:	f109 0908 	add.w	r9, r9, #8
 800aa60:	f77f ad44 	ble.w	800a4ec <_svfprintf_r+0x2e4>
 800aa64:	2f10      	cmp	r7, #16
 800aa66:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aa68:	4d78      	ldr	r5, [pc, #480]	; (800ac4c <_svfprintf_r+0xa44>)
 800aa6a:	dd22      	ble.n	800aab2 <_svfprintf_r+0x8aa>
 800aa6c:	4632      	mov	r2, r6
 800aa6e:	4626      	mov	r6, r4
 800aa70:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800aa72:	e004      	b.n	800aa7e <_svfprintf_r+0x876>
 800aa74:	3f10      	subs	r7, #16
 800aa76:	2f10      	cmp	r7, #16
 800aa78:	f109 0908 	add.w	r9, r9, #8
 800aa7c:	dd17      	ble.n	800aaae <_svfprintf_r+0x8a6>
 800aa7e:	3301      	adds	r3, #1
 800aa80:	3210      	adds	r2, #16
 800aa82:	2110      	movs	r1, #16
 800aa84:	2b07      	cmp	r3, #7
 800aa86:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800aa8a:	f8c9 5000 	str.w	r5, [r9]
 800aa8e:	f8c9 1004 	str.w	r1, [r9, #4]
 800aa92:	ddef      	ble.n	800aa74 <_svfprintf_r+0x86c>
 800aa94:	aa2c      	add	r2, sp, #176	; 0xb0
 800aa96:	4621      	mov	r1, r4
 800aa98:	4650      	mov	r0, sl
 800aa9a:	f003 f879 	bl	800db90 <__ssprint_r>
 800aa9e:	b9f0      	cbnz	r0, 800aade <_svfprintf_r+0x8d6>
 800aaa0:	3f10      	subs	r7, #16
 800aaa2:	2f10      	cmp	r7, #16
 800aaa4:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800aaa8:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800aaac:	dce7      	bgt.n	800aa7e <_svfprintf_r+0x876>
 800aaae:	4634      	mov	r4, r6
 800aab0:	4616      	mov	r6, r2
 800aab2:	3301      	adds	r3, #1
 800aab4:	443e      	add	r6, r7
 800aab6:	2b07      	cmp	r3, #7
 800aab8:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800aabc:	f8c9 5000 	str.w	r5, [r9]
 800aac0:	f8c9 7004 	str.w	r7, [r9, #4]
 800aac4:	f300 81cd 	bgt.w	800ae62 <_svfprintf_r+0xc5a>
 800aac8:	f109 0908 	add.w	r9, r9, #8
 800aacc:	e50e      	b.n	800a4ec <_svfprintf_r+0x2e4>
 800aace:	990c      	ldr	r1, [sp, #48]	; 0x30
 800aad0:	aa2c      	add	r2, sp, #176	; 0xb0
 800aad2:	4650      	mov	r0, sl
 800aad4:	f003 f85c 	bl	800db90 <__ssprint_r>
 800aad8:	2800      	cmp	r0, #0
 800aada:	f43f ad2e 	beq.w	800a53a <_svfprintf_r+0x332>
 800aade:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	f43f ac99 	beq.w	800a418 <_svfprintf_r+0x210>
 800aae6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800aae8:	4650      	mov	r0, sl
 800aaea:	f002 fb45 	bl	800d178 <_free_r>
 800aaee:	e493      	b.n	800a418 <_svfprintf_r+0x210>
 800aaf0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aaf2:	2b01      	cmp	r3, #1
 800aaf4:	f340 816e 	ble.w	800add4 <_svfprintf_r+0xbcc>
 800aaf8:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 800aafa:	f8c9 4000 	str.w	r4, [r9]
 800aafe:	2301      	movs	r3, #1
 800ab00:	441f      	add	r7, r3
 800ab02:	3601      	adds	r6, #1
 800ab04:	2f07      	cmp	r7, #7
 800ab06:	f8c9 3004 	str.w	r3, [r9, #4]
 800ab0a:	962e      	str	r6, [sp, #184]	; 0xb8
 800ab0c:	972d      	str	r7, [sp, #180]	; 0xb4
 800ab0e:	f300 81d9 	bgt.w	800aec4 <_svfprintf_r+0xcbc>
 800ab12:	f109 0908 	add.w	r9, r9, #8
 800ab16:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ab18:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ab1a:	3701      	adds	r7, #1
 800ab1c:	441e      	add	r6, r3
 800ab1e:	2f07      	cmp	r7, #7
 800ab20:	e9c9 2300 	strd	r2, r3, [r9]
 800ab24:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800ab28:	f300 81d9 	bgt.w	800aede <_svfprintf_r+0xcd6>
 800ab2c:	f109 0908 	add.w	r9, r9, #8
 800ab30:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800ab34:	2200      	movs	r2, #0
 800ab36:	2300      	movs	r3, #0
 800ab38:	f7f6 f9f4 	bl	8000f24 <__aeabi_dcmpeq>
 800ab3c:	2800      	cmp	r0, #0
 800ab3e:	f040 8167 	bne.w	800ae10 <_svfprintf_r+0xc08>
 800ab42:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ab44:	3701      	adds	r7, #1
 800ab46:	3b01      	subs	r3, #1
 800ab48:	3401      	adds	r4, #1
 800ab4a:	441e      	add	r6, r3
 800ab4c:	2f07      	cmp	r7, #7
 800ab4e:	f8c9 4000 	str.w	r4, [r9]
 800ab52:	972d      	str	r7, [sp, #180]	; 0xb4
 800ab54:	f8c9 3004 	str.w	r3, [r9, #4]
 800ab58:	962e      	str	r6, [sp, #184]	; 0xb8
 800ab5a:	f300 814c 	bgt.w	800adf6 <_svfprintf_r+0xbee>
 800ab5e:	f109 0908 	add.w	r9, r9, #8
 800ab62:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab64:	f8c9 3004 	str.w	r3, [r9, #4]
 800ab68:	3701      	adds	r7, #1
 800ab6a:	441e      	add	r6, r3
 800ab6c:	2f07      	cmp	r7, #7
 800ab6e:	ab26      	add	r3, sp, #152	; 0x98
 800ab70:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800ab74:	f8c9 3000 	str.w	r3, [r9]
 800ab78:	f77f acc9 	ble.w	800a50e <_svfprintf_r+0x306>
 800ab7c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ab7e:	aa2c      	add	r2, sp, #176	; 0xb0
 800ab80:	4650      	mov	r0, sl
 800ab82:	f003 f805 	bl	800db90 <__ssprint_r>
 800ab86:	2800      	cmp	r0, #0
 800ab88:	d1a9      	bne.n	800aade <_svfprintf_r+0x8d6>
 800ab8a:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800ab8c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ab90:	e4bf      	b.n	800a512 <_svfprintf_r+0x30a>
 800ab92:	2f10      	cmp	r7, #16
 800ab94:	e9dd 212d 	ldrd	r2, r1, [sp, #180]	; 0xb4
 800ab98:	4d2d      	ldr	r5, [pc, #180]	; (800ac50 <_svfprintf_r+0xa48>)
 800ab9a:	dd27      	ble.n	800abec <_svfprintf_r+0x9e4>
 800ab9c:	e9cd 381e 	strd	r3, r8, [sp, #120]	; 0x78
 800aba0:	2610      	movs	r6, #16
 800aba2:	46d0      	mov	r8, sl
 800aba4:	46a2      	mov	sl, r4
 800aba6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800aba8:	e004      	b.n	800abb4 <_svfprintf_r+0x9ac>
 800abaa:	3f10      	subs	r7, #16
 800abac:	2f10      	cmp	r7, #16
 800abae:	f109 0908 	add.w	r9, r9, #8
 800abb2:	dd16      	ble.n	800abe2 <_svfprintf_r+0x9da>
 800abb4:	3201      	adds	r2, #1
 800abb6:	3110      	adds	r1, #16
 800abb8:	2a07      	cmp	r2, #7
 800abba:	e9c9 5600 	strd	r5, r6, [r9]
 800abbe:	e9cd 212d 	strd	r2, r1, [sp, #180]	; 0xb4
 800abc2:	ddf2      	ble.n	800abaa <_svfprintf_r+0x9a2>
 800abc4:	aa2c      	add	r2, sp, #176	; 0xb0
 800abc6:	4621      	mov	r1, r4
 800abc8:	4640      	mov	r0, r8
 800abca:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800abce:	f002 ffdf 	bl	800db90 <__ssprint_r>
 800abd2:	2800      	cmp	r0, #0
 800abd4:	f040 83f2 	bne.w	800b3bc <_svfprintf_r+0x11b4>
 800abd8:	3f10      	subs	r7, #16
 800abda:	2f10      	cmp	r7, #16
 800abdc:	e9dd 212d 	ldrd	r2, r1, [sp, #180]	; 0xb4
 800abe0:	dce8      	bgt.n	800abb4 <_svfprintf_r+0x9ac>
 800abe2:	4654      	mov	r4, sl
 800abe4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800abe6:	46c2      	mov	sl, r8
 800abe8:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 800abec:	f8c9 5000 	str.w	r5, [r9]
 800abf0:	3201      	adds	r2, #1
 800abf2:	187e      	adds	r6, r7, r1
 800abf4:	2a07      	cmp	r2, #7
 800abf6:	e9cd 262d 	strd	r2, r6, [sp, #180]	; 0xb4
 800abfa:	f8c9 7004 	str.w	r7, [r9, #4]
 800abfe:	f300 83cc 	bgt.w	800b39a <_svfprintf_r+0x1192>
 800ac02:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800ac06:	f109 0908 	add.w	r9, r9, #8
 800ac0a:	e441      	b.n	800a490 <_svfprintf_r+0x288>
 800ac0c:	465d      	mov	r5, fp
 800ac0e:	2a0a      	cmp	r2, #10
 800ac10:	f171 0300 	sbcs.w	r3, r1, #0
 800ac14:	f080 8329 	bcs.w	800b26a <_svfprintf_r+0x1062>
 800ac18:	3230      	adds	r2, #48	; 0x30
 800ac1a:	2301      	movs	r3, #1
 800ac1c:	f88d 215f 	strb.w	r2, [sp, #351]	; 0x15f
 800ac20:	46ab      	mov	fp, r5
 800ac22:	930a      	str	r3, [sp, #40]	; 0x28
 800ac24:	f20d 145f 	addw	r4, sp, #351	; 0x15f
 800ac28:	e658      	b.n	800a8dc <_svfprintf_r+0x6d4>
 800ac2a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ac2c:	931e      	str	r3, [sp, #120]	; 0x78
 800ac2e:	aa2c      	add	r2, sp, #176	; 0xb0
 800ac30:	4650      	mov	r0, sl
 800ac32:	f002 ffad 	bl	800db90 <__ssprint_r>
 800ac36:	2800      	cmp	r0, #0
 800ac38:	f47f af51 	bne.w	800aade <_svfprintf_r+0x8d6>
 800ac3c:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800ac3e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ac40:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ac44:	e436      	b.n	800a4b4 <_svfprintf_r+0x2ac>
 800ac46:	bf00      	nop
 800ac48:	0801067c 	.word	0x0801067c
 800ac4c:	08010690 	.word	0x08010690
 800ac50:	08010680 	.word	0x08010680
 800ac54:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ac56:	aa2c      	add	r2, sp, #176	; 0xb0
 800ac58:	4650      	mov	r0, sl
 800ac5a:	f002 ff99 	bl	800db90 <__ssprint_r>
 800ac5e:	2800      	cmp	r0, #0
 800ac60:	f47f af3d 	bne.w	800aade <_svfprintf_r+0x8d6>
 800ac64:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800ac66:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ac6a:	e435      	b.n	800a4d8 <_svfprintf_r+0x2d0>
 800ac6c:	2c10      	cmp	r4, #16
 800ac6e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ac70:	4db8      	ldr	r5, [pc, #736]	; (800af54 <_svfprintf_r+0xd4c>)
 800ac72:	dd1f      	ble.n	800acb4 <_svfprintf_r+0xaac>
 800ac74:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800ac78:	2710      	movs	r7, #16
 800ac7a:	e004      	b.n	800ac86 <_svfprintf_r+0xa7e>
 800ac7c:	3c10      	subs	r4, #16
 800ac7e:	2c10      	cmp	r4, #16
 800ac80:	f109 0908 	add.w	r9, r9, #8
 800ac84:	dd16      	ble.n	800acb4 <_svfprintf_r+0xaac>
 800ac86:	3301      	adds	r3, #1
 800ac88:	3610      	adds	r6, #16
 800ac8a:	2b07      	cmp	r3, #7
 800ac8c:	e9c9 5700 	strd	r5, r7, [r9]
 800ac90:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800ac94:	ddf2      	ble.n	800ac7c <_svfprintf_r+0xa74>
 800ac96:	aa2c      	add	r2, sp, #176	; 0xb0
 800ac98:	4659      	mov	r1, fp
 800ac9a:	4650      	mov	r0, sl
 800ac9c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800aca0:	f002 ff76 	bl	800db90 <__ssprint_r>
 800aca4:	2800      	cmp	r0, #0
 800aca6:	f47f af1a 	bne.w	800aade <_svfprintf_r+0x8d6>
 800acaa:	3c10      	subs	r4, #16
 800acac:	2c10      	cmp	r4, #16
 800acae:	e9dd 362d 	ldrd	r3, r6, [sp, #180]	; 0xb4
 800acb2:	dce8      	bgt.n	800ac86 <_svfprintf_r+0xa7e>
 800acb4:	3301      	adds	r3, #1
 800acb6:	4426      	add	r6, r4
 800acb8:	2b07      	cmp	r3, #7
 800acba:	e9c9 5400 	strd	r5, r4, [r9]
 800acbe:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800acc2:	f77f ac2f 	ble.w	800a524 <_svfprintf_r+0x31c>
 800acc6:	990c      	ldr	r1, [sp, #48]	; 0x30
 800acc8:	aa2c      	add	r2, sp, #176	; 0xb0
 800acca:	4650      	mov	r0, sl
 800accc:	f002 ff60 	bl	800db90 <__ssprint_r>
 800acd0:	2800      	cmp	r0, #0
 800acd2:	f47f af04 	bne.w	800aade <_svfprintf_r+0x8d6>
 800acd6:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800acd8:	e424      	b.n	800a524 <_svfprintf_r+0x31c>
 800acda:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800acdc:	2900      	cmp	r1, #0
 800acde:	f340 8327 	ble.w	800b330 <_svfprintf_r+0x1128>
 800ace2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800ace4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ace6:	429d      	cmp	r5, r3
 800ace8:	bfa8      	it	ge
 800acea:	461d      	movge	r5, r3
 800acec:	2d00      	cmp	r5, #0
 800acee:	dd0b      	ble.n	800ad08 <_svfprintf_r+0xb00>
 800acf0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800acf2:	3301      	adds	r3, #1
 800acf4:	442e      	add	r6, r5
 800acf6:	2b07      	cmp	r3, #7
 800acf8:	e9c9 4500 	strd	r4, r5, [r9]
 800acfc:	962e      	str	r6, [sp, #184]	; 0xb8
 800acfe:	932d      	str	r3, [sp, #180]	; 0xb4
 800ad00:	f300 86dd 	bgt.w	800babe <_svfprintf_r+0x18b6>
 800ad04:	f109 0908 	add.w	r9, r9, #8
 800ad08:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800ad0a:	2d00      	cmp	r5, #0
 800ad0c:	bfa8      	it	ge
 800ad0e:	1b7f      	subge	r7, r7, r5
 800ad10:	2f00      	cmp	r7, #0
 800ad12:	f300 81f4 	bgt.w	800b0fe <_svfprintf_r+0xef6>
 800ad16:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ad18:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 800ad1c:	4423      	add	r3, r4
 800ad1e:	930a      	str	r3, [sp, #40]	; 0x28
 800ad20:	f040 8214 	bne.w	800b14c <_svfprintf_r+0xf44>
 800ad24:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ad26:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	db03      	blt.n	800ad34 <_svfprintf_r+0xb2c>
 800ad2c:	f01b 0f01 	tst.w	fp, #1
 800ad30:	f000 84a5 	beq.w	800b67e <_svfprintf_r+0x1476>
 800ad34:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ad36:	9919      	ldr	r1, [sp, #100]	; 0x64
 800ad38:	4416      	add	r6, r2
 800ad3a:	e9c9 1200 	strd	r1, r2, [r9]
 800ad3e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800ad40:	962e      	str	r6, [sp, #184]	; 0xb8
 800ad42:	3201      	adds	r2, #1
 800ad44:	2a07      	cmp	r2, #7
 800ad46:	922d      	str	r2, [sp, #180]	; 0xb4
 800ad48:	f300 86c6 	bgt.w	800bad8 <_svfprintf_r+0x18d0>
 800ad4c:	f109 0908 	add.w	r9, r9, #8
 800ad50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ad52:	18a5      	adds	r5, r4, r2
 800ad54:	1ad4      	subs	r4, r2, r3
 800ad56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad58:	1aed      	subs	r5, r5, r3
 800ad5a:	42a5      	cmp	r5, r4
 800ad5c:	bfa8      	it	ge
 800ad5e:	4625      	movge	r5, r4
 800ad60:	2d00      	cmp	r5, #0
 800ad62:	dd0d      	ble.n	800ad80 <_svfprintf_r+0xb78>
 800ad64:	f8c9 3000 	str.w	r3, [r9]
 800ad68:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ad6a:	f8c9 5004 	str.w	r5, [r9, #4]
 800ad6e:	3301      	adds	r3, #1
 800ad70:	442e      	add	r6, r5
 800ad72:	2b07      	cmp	r3, #7
 800ad74:	962e      	str	r6, [sp, #184]	; 0xb8
 800ad76:	932d      	str	r3, [sp, #180]	; 0xb4
 800ad78:	f300 86be 	bgt.w	800baf8 <_svfprintf_r+0x18f0>
 800ad7c:	f109 0908 	add.w	r9, r9, #8
 800ad80:	2d00      	cmp	r5, #0
 800ad82:	bfa8      	it	ge
 800ad84:	1b64      	subge	r4, r4, r5
 800ad86:	2c00      	cmp	r4, #0
 800ad88:	f77f abc3 	ble.w	800a512 <_svfprintf_r+0x30a>
 800ad8c:	2c10      	cmp	r4, #16
 800ad8e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ad90:	4d71      	ldr	r5, [pc, #452]	; (800af58 <_svfprintf_r+0xd50>)
 800ad92:	f340 835c 	ble.w	800b44e <_svfprintf_r+0x1246>
 800ad96:	4632      	mov	r2, r6
 800ad98:	2710      	movs	r7, #16
 800ad9a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ad9c:	e005      	b.n	800adaa <_svfprintf_r+0xba2>
 800ad9e:	f109 0908 	add.w	r9, r9, #8
 800ada2:	3c10      	subs	r4, #16
 800ada4:	2c10      	cmp	r4, #16
 800ada6:	f340 8351 	ble.w	800b44c <_svfprintf_r+0x1244>
 800adaa:	3301      	adds	r3, #1
 800adac:	3210      	adds	r2, #16
 800adae:	2b07      	cmp	r3, #7
 800adb0:	e9c9 5700 	strd	r5, r7, [r9]
 800adb4:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800adb8:	ddf1      	ble.n	800ad9e <_svfprintf_r+0xb96>
 800adba:	aa2c      	add	r2, sp, #176	; 0xb0
 800adbc:	4631      	mov	r1, r6
 800adbe:	4650      	mov	r0, sl
 800adc0:	f002 fee6 	bl	800db90 <__ssprint_r>
 800adc4:	2800      	cmp	r0, #0
 800adc6:	f47f ae8a 	bne.w	800aade <_svfprintf_r+0x8d6>
 800adca:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800adce:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800add2:	e7e6      	b.n	800ada2 <_svfprintf_r+0xb9a>
 800add4:	f01b 0f01 	tst.w	fp, #1
 800add8:	f47f ae8e 	bne.w	800aaf8 <_svfprintf_r+0x8f0>
 800addc:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 800adde:	f8c9 4000 	str.w	r4, [r9]
 800ade2:	2301      	movs	r3, #1
 800ade4:	441f      	add	r7, r3
 800ade6:	3601      	adds	r6, #1
 800ade8:	2f07      	cmp	r7, #7
 800adea:	f8c9 3004 	str.w	r3, [r9, #4]
 800adee:	962e      	str	r6, [sp, #184]	; 0xb8
 800adf0:	972d      	str	r7, [sp, #180]	; 0xb4
 800adf2:	f77f aeb4 	ble.w	800ab5e <_svfprintf_r+0x956>
 800adf6:	990c      	ldr	r1, [sp, #48]	; 0x30
 800adf8:	aa2c      	add	r2, sp, #176	; 0xb0
 800adfa:	4650      	mov	r0, sl
 800adfc:	f002 fec8 	bl	800db90 <__ssprint_r>
 800ae00:	2800      	cmp	r0, #0
 800ae02:	f47f ae6c 	bne.w	800aade <_svfprintf_r+0x8d6>
 800ae06:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800ae0a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ae0e:	e6a8      	b.n	800ab62 <_svfprintf_r+0x95a>
 800ae10:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ae12:	1e5c      	subs	r4, r3, #1
 800ae14:	2c00      	cmp	r4, #0
 800ae16:	f77f aea4 	ble.w	800ab62 <_svfprintf_r+0x95a>
 800ae1a:	2c10      	cmp	r4, #16
 800ae1c:	4d4e      	ldr	r5, [pc, #312]	; (800af58 <_svfprintf_r+0xd50>)
 800ae1e:	f340 834c 	ble.w	800b4ba <_svfprintf_r+0x12b2>
 800ae22:	4632      	mov	r2, r6
 800ae24:	2310      	movs	r3, #16
 800ae26:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ae28:	e005      	b.n	800ae36 <_svfprintf_r+0xc2e>
 800ae2a:	f109 0908 	add.w	r9, r9, #8
 800ae2e:	3c10      	subs	r4, #16
 800ae30:	2c10      	cmp	r4, #16
 800ae32:	f340 8341 	ble.w	800b4b8 <_svfprintf_r+0x12b0>
 800ae36:	3701      	adds	r7, #1
 800ae38:	3210      	adds	r2, #16
 800ae3a:	2f07      	cmp	r7, #7
 800ae3c:	e9c9 5300 	strd	r5, r3, [r9]
 800ae40:	e9cd 722d 	strd	r7, r2, [sp, #180]	; 0xb4
 800ae44:	ddf1      	ble.n	800ae2a <_svfprintf_r+0xc22>
 800ae46:	aa2c      	add	r2, sp, #176	; 0xb0
 800ae48:	4631      	mov	r1, r6
 800ae4a:	4650      	mov	r0, sl
 800ae4c:	f002 fea0 	bl	800db90 <__ssprint_r>
 800ae50:	2800      	cmp	r0, #0
 800ae52:	f47f ae44 	bne.w	800aade <_svfprintf_r+0x8d6>
 800ae56:	e9dd 722d 	ldrd	r7, r2, [sp, #180]	; 0xb4
 800ae5a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ae5e:	2310      	movs	r3, #16
 800ae60:	e7e5      	b.n	800ae2e <_svfprintf_r+0xc26>
 800ae62:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ae64:	aa2c      	add	r2, sp, #176	; 0xb0
 800ae66:	4650      	mov	r0, sl
 800ae68:	f002 fe92 	bl	800db90 <__ssprint_r>
 800ae6c:	2800      	cmp	r0, #0
 800ae6e:	f47f ae36 	bne.w	800aade <_svfprintf_r+0x8d6>
 800ae72:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800ae74:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ae78:	f7ff bb38 	b.w	800a4ec <_svfprintf_r+0x2e4>
 800ae7c:	f015 0310 	ands.w	r3, r5, #16
 800ae80:	d160      	bne.n	800af44 <_svfprintf_r+0xd3c>
 800ae82:	f015 0240 	ands.w	r2, r5, #64	; 0x40
 800ae86:	f000 8373 	beq.w	800b570 <_svfprintf_r+0x1368>
 800ae8a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ae8c:	f850 2b04 	ldr.w	r2, [r0], #4
 800ae90:	900e      	str	r0, [sp, #56]	; 0x38
 800ae92:	4619      	mov	r1, r3
 800ae94:	b292      	uxth	r2, r2
 800ae96:	2301      	movs	r3, #1
 800ae98:	e45a      	b.n	800a750 <_svfprintf_r+0x548>
 800ae9a:	f01b 0310 	ands.w	r3, fp, #16
 800ae9e:	d168      	bne.n	800af72 <_svfprintf_r+0xd6a>
 800aea0:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 800aea4:	f000 8356 	beq.w	800b554 <_svfprintf_r+0x134c>
 800aea8:	980e      	ldr	r0, [sp, #56]	; 0x38
 800aeaa:	f850 2b04 	ldr.w	r2, [r0], #4
 800aeae:	900e      	str	r0, [sp, #56]	; 0x38
 800aeb0:	4619      	mov	r1, r3
 800aeb2:	b292      	uxth	r2, r2
 800aeb4:	e4af      	b.n	800a816 <_svfprintf_r+0x60e>
 800aeb6:	4252      	negs	r2, r2
 800aeb8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800aebc:	465d      	mov	r5, fp
 800aebe:	202d      	movs	r0, #45	; 0x2d
 800aec0:	2301      	movs	r3, #1
 800aec2:	e446      	b.n	800a752 <_svfprintf_r+0x54a>
 800aec4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800aec6:	aa2c      	add	r2, sp, #176	; 0xb0
 800aec8:	4650      	mov	r0, sl
 800aeca:	f002 fe61 	bl	800db90 <__ssprint_r>
 800aece:	2800      	cmp	r0, #0
 800aed0:	f47f ae05 	bne.w	800aade <_svfprintf_r+0x8d6>
 800aed4:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800aed8:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800aedc:	e61b      	b.n	800ab16 <_svfprintf_r+0x90e>
 800aede:	990c      	ldr	r1, [sp, #48]	; 0x30
 800aee0:	aa2c      	add	r2, sp, #176	; 0xb0
 800aee2:	4650      	mov	r0, sl
 800aee4:	f002 fe54 	bl	800db90 <__ssprint_r>
 800aee8:	2800      	cmp	r0, #0
 800aeea:	f47f adf8 	bne.w	800aade <_svfprintf_r+0x8d6>
 800aeee:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800aef2:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800aef6:	e61b      	b.n	800ab30 <_svfprintf_r+0x928>
 800aef8:	f01b 0f01 	tst.w	fp, #1
 800aefc:	f43f ab09 	beq.w	800a512 <_svfprintf_r+0x30a>
 800af00:	e538      	b.n	800a974 <_svfprintf_r+0x76c>
 800af02:	930e      	str	r3, [sp, #56]	; 0x38
 800af04:	f898 3000 	ldrb.w	r3, [r8]
 800af08:	f7ff b9d7 	b.w	800a2ba <_svfprintf_r+0xb2>
 800af0c:	ac58      	add	r4, sp, #352	; 0x160
 800af0e:	e4e5      	b.n	800a8dc <_svfprintf_r+0x6d4>
 800af10:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800af14:	f040 83bd 	bne.w	800b692 <_svfprintf_r+0x148a>
 800af18:	f853 2b04 	ldr.w	r2, [r3], #4
 800af1c:	930e      	str	r3, [sp, #56]	; 0x38
 800af1e:	17d1      	asrs	r1, r2, #31
 800af20:	460b      	mov	r3, r1
 800af22:	f7ff bbc4 	b.w	800a6ae <_svfprintf_r+0x4a6>
 800af26:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800af28:	2b00      	cmp	r3, #0
 800af2a:	f43f aa4b 	beq.w	800a3c4 <_svfprintf_r+0x1bc>
 800af2e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800af30:	781b      	ldrb	r3, [r3, #0]
 800af32:	2b00      	cmp	r3, #0
 800af34:	f43f aa46 	beq.w	800a3c4 <_svfprintf_r+0x1bc>
 800af38:	f898 3000 	ldrb.w	r3, [r8]
 800af3c:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 800af40:	f7ff b9bb 	b.w	800a2ba <_svfprintf_r+0xb2>
 800af44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af46:	f853 2b04 	ldr.w	r2, [r3], #4
 800af4a:	930e      	str	r3, [sp, #56]	; 0x38
 800af4c:	2301      	movs	r3, #1
 800af4e:	f7ff bbff 	b.w	800a750 <_svfprintf_r+0x548>
 800af52:	bf00      	nop
 800af54:	08010680 	.word	0x08010680
 800af58:	08010690 	.word	0x08010690
 800af5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af5e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af60:	f853 1b04 	ldr.w	r1, [r3], #4
 800af64:	930e      	str	r3, [sp, #56]	; 0x38
 800af66:	17c2      	asrs	r2, r0, #31
 800af68:	e9c1 0200 	strd	r0, r2, [r1]
 800af6c:	4644      	mov	r4, r8
 800af6e:	f7ff b979 	b.w	800a264 <_svfprintf_r+0x5c>
 800af72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af74:	f853 2b04 	ldr.w	r2, [r3], #4
 800af78:	930e      	str	r3, [sp, #56]	; 0x38
 800af7a:	e44c      	b.n	800a816 <_svfprintf_r+0x60e>
 800af7c:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800af80:	4602      	mov	r2, r0
 800af82:	460b      	mov	r3, r1
 800af84:	f7f6 f800 	bl	8000f88 <__aeabi_dcmpun>
 800af88:	2800      	cmp	r0, #0
 800af8a:	f040 8675 	bne.w	800bc78 <_svfprintf_r+0x1a70>
 800af8e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af90:	2b61      	cmp	r3, #97	; 0x61
 800af92:	f000 855b 	beq.w	800ba4c <_svfprintf_r+0x1844>
 800af96:	2b41      	cmp	r3, #65	; 0x41
 800af98:	f000 85ac 	beq.w	800baf4 <_svfprintf_r+0x18ec>
 800af9c:	9b08      	ldr	r3, [sp, #32]
 800af9e:	3301      	adds	r3, #1
 800afa0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800afa2:	f023 0320 	bic.w	r3, r3, #32
 800afa6:	9307      	str	r3, [sp, #28]
 800afa8:	f000 8463 	beq.w	800b872 <_svfprintf_r+0x166a>
 800afac:	2b47      	cmp	r3, #71	; 0x47
 800afae:	d104      	bne.n	800afba <_svfprintf_r+0xdb2>
 800afb0:	9b08      	ldr	r3, [sp, #32]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	bf08      	it	eq
 800afb6:	2301      	moveq	r3, #1
 800afb8:	9308      	str	r3, [sp, #32]
 800afba:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800afbe:	460a      	mov	r2, r1
 800afc0:	2a00      	cmp	r2, #0
 800afc2:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 800afc6:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 800afca:	f2c0 85e1 	blt.w	800bb90 <_svfprintf_r+0x1988>
 800afce:	469b      	mov	fp, r3
 800afd0:	2300      	movs	r3, #0
 800afd2:	4616      	mov	r6, r2
 800afd4:	931e      	str	r3, [sp, #120]	; 0x78
 800afd6:	4607      	mov	r7, r0
 800afd8:	930d      	str	r3, [sp, #52]	; 0x34
 800afda:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800afdc:	3b41      	subs	r3, #65	; 0x41
 800afde:	2b25      	cmp	r3, #37	; 0x25
 800afe0:	f200 8367 	bhi.w	800b6b2 <_svfprintf_r+0x14aa>
 800afe4:	e8df f013 	tbh	[pc, r3, lsl #1]
 800afe8:	03650452 	.word	0x03650452
 800afec:	03650365 	.word	0x03650365
 800aff0:	044e0449 	.word	0x044e0449
 800aff4:	03650365 	.word	0x03650365
 800aff8:	03650365 	.word	0x03650365
 800affc:	03650365 	.word	0x03650365
 800b000:	03650365 	.word	0x03650365
 800b004:	03650365 	.word	0x03650365
 800b008:	03650365 	.word	0x03650365
 800b00c:	03650365 	.word	0x03650365
 800b010:	03650365 	.word	0x03650365
 800b014:	03650365 	.word	0x03650365
 800b018:	03650365 	.word	0x03650365
 800b01c:	03650365 	.word	0x03650365
 800b020:	03650365 	.word	0x03650365
 800b024:	03650365 	.word	0x03650365
 800b028:	03650365 	.word	0x03650365
 800b02c:	03650365 	.word	0x03650365
 800b030:	044e0449 	.word	0x044e0449
 800b034:	9310      	str	r3, [sp, #64]	; 0x40
 800b036:	465d      	mov	r5, fp
 800b038:	f7ff bbf4 	b.w	800a824 <_svfprintf_r+0x61c>
 800b03c:	9310      	str	r3, [sp, #64]	; 0x40
 800b03e:	4bb7      	ldr	r3, [pc, #732]	; (800b31c <_svfprintf_r+0x1114>)
 800b040:	9318      	str	r3, [sp, #96]	; 0x60
 800b042:	f01b 0120 	ands.w	r1, fp, #32
 800b046:	f000 80fc 	beq.w	800b242 <_svfprintf_r+0x103a>
 800b04a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b04c:	3307      	adds	r3, #7
 800b04e:	f023 0307 	bic.w	r3, r3, #7
 800b052:	6859      	ldr	r1, [r3, #4]
 800b054:	f853 2b08 	ldr.w	r2, [r3], #8
 800b058:	930e      	str	r3, [sp, #56]	; 0x38
 800b05a:	f01b 0f01 	tst.w	fp, #1
 800b05e:	d00a      	beq.n	800b076 <_svfprintf_r+0xe6e>
 800b060:	ea52 0301 	orrs.w	r3, r2, r1
 800b064:	d007      	beq.n	800b076 <_svfprintf_r+0xe6e>
 800b066:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b068:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 800b06c:	2330      	movs	r3, #48	; 0x30
 800b06e:	f04b 0b02 	orr.w	fp, fp, #2
 800b072:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800b076:	f42b 6580 	bic.w	r5, fp, #1024	; 0x400
 800b07a:	2302      	movs	r3, #2
 800b07c:	f7ff bb68 	b.w	800a750 <_svfprintf_r+0x548>
 800b080:	9310      	str	r3, [sp, #64]	; 0x40
 800b082:	f7ff bbbc 	b.w	800a7fe <_svfprintf_r+0x5f6>
 800b086:	9310      	str	r3, [sp, #64]	; 0x40
 800b088:	4ba5      	ldr	r3, [pc, #660]	; (800b320 <_svfprintf_r+0x1118>)
 800b08a:	9318      	str	r3, [sp, #96]	; 0x60
 800b08c:	e7d9      	b.n	800b042 <_svfprintf_r+0xe3a>
 800b08e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b090:	2101      	movs	r1, #1
 800b092:	f853 2b04 	ldr.w	r2, [r3], #4
 800b096:	9107      	str	r1, [sp, #28]
 800b098:	f88d 20fc 	strb.w	r2, [sp, #252]	; 0xfc
 800b09c:	930e      	str	r3, [sp, #56]	; 0x38
 800b09e:	910a      	str	r1, [sp, #40]	; 0x28
 800b0a0:	ac3f      	add	r4, sp, #252	; 0xfc
 800b0a2:	f7ff babb 	b.w	800a61c <_svfprintf_r+0x414>
 800b0a6:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b0a8:	aa2c      	add	r2, sp, #176	; 0xb0
 800b0aa:	4650      	mov	r0, sl
 800b0ac:	f002 fd70 	bl	800db90 <__ssprint_r>
 800b0b0:	2800      	cmp	r0, #0
 800b0b2:	f47f ad14 	bne.w	800aade <_svfprintf_r+0x8d6>
 800b0b6:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b0b8:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b0bc:	e468      	b.n	800a990 <_svfprintf_r+0x788>
 800b0be:	2140      	movs	r1, #64	; 0x40
 800b0c0:	4650      	mov	r0, sl
 800b0c2:	f7fe fde5 	bl	8009c90 <_malloc_r>
 800b0c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b0c8:	6018      	str	r0, [r3, #0]
 800b0ca:	6118      	str	r0, [r3, #16]
 800b0cc:	2800      	cmp	r0, #0
 800b0ce:	f000 8660 	beq.w	800bd92 <_svfprintf_r+0x1b8a>
 800b0d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b0d4:	2340      	movs	r3, #64	; 0x40
 800b0d6:	6153      	str	r3, [r2, #20]
 800b0d8:	f7ff b8b2 	b.w	800a240 <_svfprintf_r+0x38>
 800b0dc:	9b08      	ldr	r3, [sp, #32]
 800b0de:	940d      	str	r4, [sp, #52]	; 0x34
 800b0e0:	2b06      	cmp	r3, #6
 800b0e2:	4621      	mov	r1, r4
 800b0e4:	bf28      	it	cs
 800b0e6:	2306      	movcs	r3, #6
 800b0e8:	9408      	str	r4, [sp, #32]
 800b0ea:	4622      	mov	r2, r4
 800b0ec:	9307      	str	r3, [sp, #28]
 800b0ee:	4c8d      	ldr	r4, [pc, #564]	; (800b324 <_svfprintf_r+0x111c>)
 800b0f0:	970e      	str	r7, [sp, #56]	; 0x38
 800b0f2:	930a      	str	r3, [sp, #40]	; 0x28
 800b0f4:	9112      	str	r1, [sp, #72]	; 0x48
 800b0f6:	9116      	str	r1, [sp, #88]	; 0x58
 800b0f8:	9111      	str	r1, [sp, #68]	; 0x44
 800b0fa:	f7ff ba69 	b.w	800a5d0 <_svfprintf_r+0x3c8>
 800b0fe:	2f10      	cmp	r7, #16
 800b100:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b102:	4d89      	ldr	r5, [pc, #548]	; (800b328 <_svfprintf_r+0x1120>)
 800b104:	f340 8245 	ble.w	800b592 <_svfprintf_r+0x138a>
 800b108:	4632      	mov	r2, r6
 800b10a:	4626      	mov	r6, r4
 800b10c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b10e:	e005      	b.n	800b11c <_svfprintf_r+0xf14>
 800b110:	f109 0908 	add.w	r9, r9, #8
 800b114:	3f10      	subs	r7, #16
 800b116:	2f10      	cmp	r7, #16
 800b118:	f340 8239 	ble.w	800b58e <_svfprintf_r+0x1386>
 800b11c:	3301      	adds	r3, #1
 800b11e:	3210      	adds	r2, #16
 800b120:	2110      	movs	r1, #16
 800b122:	2b07      	cmp	r3, #7
 800b124:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800b128:	f8c9 5000 	str.w	r5, [r9]
 800b12c:	f8c9 1004 	str.w	r1, [r9, #4]
 800b130:	ddee      	ble.n	800b110 <_svfprintf_r+0xf08>
 800b132:	aa2c      	add	r2, sp, #176	; 0xb0
 800b134:	4621      	mov	r1, r4
 800b136:	4650      	mov	r0, sl
 800b138:	f002 fd2a 	bl	800db90 <__ssprint_r>
 800b13c:	2800      	cmp	r0, #0
 800b13e:	f47f acce 	bne.w	800aade <_svfprintf_r+0x8d6>
 800b142:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800b146:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b14a:	e7e3      	b.n	800b114 <_svfprintf_r+0xf0c>
 800b14c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b14e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b150:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 800b154:	464a      	mov	r2, r9
 800b156:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800b15a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800b15e:	18e3      	adds	r3, r4, r3
 800b160:	9308      	str	r3, [sp, #32]
 800b162:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800b164:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 800b168:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800b16c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b16e:	9410      	str	r4, [sp, #64]	; 0x40
 800b170:	4631      	mov	r1, r6
 800b172:	f1b9 0f00 	cmp.w	r9, #0
 800b176:	d02e      	beq.n	800b1d6 <_svfprintf_r+0xfce>
 800b178:	bb83      	cbnz	r3, 800b1dc <_svfprintf_r+0xfd4>
 800b17a:	3f01      	subs	r7, #1
 800b17c:	f109 39ff 	add.w	r9, r9, #4294967295
 800b180:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b182:	e9c2 3b00 	strd	r3, fp, [r2]
 800b186:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b188:	3301      	adds	r3, #1
 800b18a:	4459      	add	r1, fp
 800b18c:	2b07      	cmp	r3, #7
 800b18e:	912e      	str	r1, [sp, #184]	; 0xb8
 800b190:	932d      	str	r3, [sp, #180]	; 0xb4
 800b192:	dc5f      	bgt.n	800b254 <_svfprintf_r+0x104c>
 800b194:	3208      	adds	r2, #8
 800b196:	9b08      	ldr	r3, [sp, #32]
 800b198:	7838      	ldrb	r0, [r7, #0]
 800b19a:	1b5b      	subs	r3, r3, r5
 800b19c:	4283      	cmp	r3, r0
 800b19e:	bfa8      	it	ge
 800b1a0:	4603      	movge	r3, r0
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	461e      	mov	r6, r3
 800b1a6:	dd0b      	ble.n	800b1c0 <_svfprintf_r+0xfb8>
 800b1a8:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800b1aa:	3001      	adds	r0, #1
 800b1ac:	4419      	add	r1, r3
 800b1ae:	2807      	cmp	r0, #7
 800b1b0:	e9c2 5300 	strd	r5, r3, [r2]
 800b1b4:	912e      	str	r1, [sp, #184]	; 0xb8
 800b1b6:	902d      	str	r0, [sp, #180]	; 0xb4
 800b1b8:	f300 8156 	bgt.w	800b468 <_svfprintf_r+0x1260>
 800b1bc:	7838      	ldrb	r0, [r7, #0]
 800b1be:	3208      	adds	r2, #8
 800b1c0:	2e00      	cmp	r6, #0
 800b1c2:	bfac      	ite	ge
 800b1c4:	1b84      	subge	r4, r0, r6
 800b1c6:	4604      	movlt	r4, r0
 800b1c8:	2c00      	cmp	r4, #0
 800b1ca:	dc0b      	bgt.n	800b1e4 <_svfprintf_r+0xfdc>
 800b1cc:	4405      	add	r5, r0
 800b1ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b1d0:	f1b9 0f00 	cmp.w	r9, #0
 800b1d4:	d1d0      	bne.n	800b178 <_svfprintf_r+0xf70>
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	f000 83d4 	beq.w	800b984 <_svfprintf_r+0x177c>
 800b1dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b1de:	3b01      	subs	r3, #1
 800b1e0:	9312      	str	r3, [sp, #72]	; 0x48
 800b1e2:	e7cd      	b.n	800b180 <_svfprintf_r+0xf78>
 800b1e4:	2c10      	cmp	r4, #16
 800b1e6:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800b1e8:	dd1d      	ble.n	800b226 <_svfprintf_r+0x101e>
 800b1ea:	2610      	movs	r6, #16
 800b1ec:	e004      	b.n	800b1f8 <_svfprintf_r+0xff0>
 800b1ee:	3c10      	subs	r4, #16
 800b1f0:	2c10      	cmp	r4, #16
 800b1f2:	f102 0208 	add.w	r2, r2, #8
 800b1f6:	dd16      	ble.n	800b226 <_svfprintf_r+0x101e>
 800b1f8:	3001      	adds	r0, #1
 800b1fa:	4b4b      	ldr	r3, [pc, #300]	; (800b328 <_svfprintf_r+0x1120>)
 800b1fc:	3110      	adds	r1, #16
 800b1fe:	2807      	cmp	r0, #7
 800b200:	e9c2 3600 	strd	r3, r6, [r2]
 800b204:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
 800b208:	ddf1      	ble.n	800b1ee <_svfprintf_r+0xfe6>
 800b20a:	aa2c      	add	r2, sp, #176	; 0xb0
 800b20c:	4641      	mov	r1, r8
 800b20e:	4650      	mov	r0, sl
 800b210:	f002 fcbe 	bl	800db90 <__ssprint_r>
 800b214:	2800      	cmp	r0, #0
 800b216:	f47f ac62 	bne.w	800aade <_svfprintf_r+0x8d6>
 800b21a:	3c10      	subs	r4, #16
 800b21c:	2c10      	cmp	r4, #16
 800b21e:	e9dd 012d 	ldrd	r0, r1, [sp, #180]	; 0xb4
 800b222:	aa2f      	add	r2, sp, #188	; 0xbc
 800b224:	dce8      	bgt.n	800b1f8 <_svfprintf_r+0xff0>
 800b226:	3001      	adds	r0, #1
 800b228:	4b3f      	ldr	r3, [pc, #252]	; (800b328 <_svfprintf_r+0x1120>)
 800b22a:	6054      	str	r4, [r2, #4]
 800b22c:	4421      	add	r1, r4
 800b22e:	2807      	cmp	r0, #7
 800b230:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
 800b234:	6013      	str	r3, [r2, #0]
 800b236:	f300 83fb 	bgt.w	800ba30 <_svfprintf_r+0x1828>
 800b23a:	7838      	ldrb	r0, [r7, #0]
 800b23c:	3208      	adds	r2, #8
 800b23e:	4405      	add	r5, r0
 800b240:	e7c5      	b.n	800b1ce <_svfprintf_r+0xfc6>
 800b242:	f01b 0310 	ands.w	r3, fp, #16
 800b246:	f000 80bc 	beq.w	800b3c2 <_svfprintf_r+0x11ba>
 800b24a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b24c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b250:	930e      	str	r3, [sp, #56]	; 0x38
 800b252:	e702      	b.n	800b05a <_svfprintf_r+0xe52>
 800b254:	aa2c      	add	r2, sp, #176	; 0xb0
 800b256:	4641      	mov	r1, r8
 800b258:	4650      	mov	r0, sl
 800b25a:	f002 fc99 	bl	800db90 <__ssprint_r>
 800b25e:	2800      	cmp	r0, #0
 800b260:	f47f ac3d 	bne.w	800aade <_svfprintf_r+0x8d6>
 800b264:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800b266:	aa2f      	add	r2, sp, #188	; 0xbc
 800b268:	e795      	b.n	800b196 <_svfprintf_r+0xf8e>
 800b26a:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
 800b26e:	4b2f      	ldr	r3, [pc, #188]	; (800b32c <_svfprintf_r+0x1124>)
 800b270:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 800b274:	f8cd 801c 	str.w	r8, [sp, #28]
 800b278:	f405 6780 	and.w	r7, r5, #1024	; 0x400
 800b27c:	f04f 0c00 	mov.w	ip, #0
 800b280:	ac58      	add	r4, sp, #352	; 0x160
 800b282:	f04f 3bcc 	mov.w	fp, #3435973836	; 0xcccccccc
 800b286:	950a      	str	r5, [sp, #40]	; 0x28
 800b288:	e005      	b.n	800b296 <_svfprintf_r+0x108e>
 800b28a:	2a0a      	cmp	r2, #10
 800b28c:	f171 0100 	sbcs.w	r1, r1, #0
 800b290:	d334      	bcc.n	800b2fc <_svfprintf_r+0x10f4>
 800b292:	4642      	mov	r2, r8
 800b294:	4631      	mov	r1, r6
 800b296:	1850      	adds	r0, r2, r1
 800b298:	f140 0000 	adc.w	r0, r0, #0
 800b29c:	fba3 5600 	umull	r5, r6, r3, r0
 800b2a0:	f026 0503 	bic.w	r5, r6, #3
 800b2a4:	eb05 0596 	add.w	r5, r5, r6, lsr #2
 800b2a8:	1b40      	subs	r0, r0, r5
 800b2aa:	1a15      	subs	r5, r2, r0
 800b2ac:	f161 0e00 	sbc.w	lr, r1, #0
 800b2b0:	fb0b f605 	mul.w	r6, fp, r5
 800b2b4:	fb03 660e 	mla	r6, r3, lr, r6
 800b2b8:	fba5 8503 	umull	r8, r5, r5, r3
 800b2bc:	442e      	add	r6, r5
 800b2be:	f008 0e01 	and.w	lr, r8, #1
 800b2c2:	2505      	movs	r5, #5
 800b2c4:	fbae 5e05 	umull	r5, lr, lr, r5
 800b2c8:	182d      	adds	r5, r5, r0
 800b2ca:	ea4f 0858 	mov.w	r8, r8, lsr #1
 800b2ce:	3530      	adds	r5, #48	; 0x30
 800b2d0:	f804 5c01 	strb.w	r5, [r4, #-1]
 800b2d4:	ea48 78c6 	orr.w	r8, r8, r6, lsl #31
 800b2d8:	f10c 0c01 	add.w	ip, ip, #1
 800b2dc:	3c01      	subs	r4, #1
 800b2de:	0876      	lsrs	r6, r6, #1
 800b2e0:	2f00      	cmp	r7, #0
 800b2e2:	d0d2      	beq.n	800b28a <_svfprintf_r+0x1082>
 800b2e4:	f899 0000 	ldrb.w	r0, [r9]
 800b2e8:	4584      	cmp	ip, r0
 800b2ea:	d1ce      	bne.n	800b28a <_svfprintf_r+0x1082>
 800b2ec:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 800b2f0:	d0cb      	beq.n	800b28a <_svfprintf_r+0x1082>
 800b2f2:	2a0a      	cmp	r2, #10
 800b2f4:	f171 0100 	sbcs.w	r1, r1, #0
 800b2f8:	f080 8198 	bcs.w	800b62c <_svfprintf_r+0x1424>
 800b2fc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b2fe:	f8cd 9068 	str.w	r9, [sp, #104]	; 0x68
 800b302:	ab58      	add	r3, sp, #352	; 0x160
 800b304:	1b1b      	subs	r3, r3, r4
 800b306:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800b30a:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
 800b30e:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
 800b312:	46ab      	mov	fp, r5
 800b314:	930a      	str	r3, [sp, #40]	; 0x28
 800b316:	f7ff bae1 	b.w	800a8dc <_svfprintf_r+0x6d4>
 800b31a:	bf00      	nop
 800b31c:	0801064c 	.word	0x0801064c
 800b320:	08010660 	.word	0x08010660
 800b324:	08010674 	.word	0x08010674
 800b328:	08010690 	.word	0x08010690
 800b32c:	cccccccd 	.word	0xcccccccd
 800b330:	2301      	movs	r3, #1
 800b332:	f8c9 3004 	str.w	r3, [r9, #4]
 800b336:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b338:	4aba      	ldr	r2, [pc, #744]	; (800b624 <_svfprintf_r+0x141c>)
 800b33a:	f8c9 2000 	str.w	r2, [r9]
 800b33e:	3301      	adds	r3, #1
 800b340:	3601      	adds	r6, #1
 800b342:	2b07      	cmp	r3, #7
 800b344:	962e      	str	r6, [sp, #184]	; 0xb8
 800b346:	932d      	str	r3, [sp, #180]	; 0xb4
 800b348:	f300 818c 	bgt.w	800b664 <_svfprintf_r+0x145c>
 800b34c:	f109 0908 	add.w	r9, r9, #8
 800b350:	2900      	cmp	r1, #0
 800b352:	f040 80be 	bne.w	800b4d2 <_svfprintf_r+0x12ca>
 800b356:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b358:	f00b 0301 	and.w	r3, fp, #1
 800b35c:	4313      	orrs	r3, r2
 800b35e:	f43f a8d8 	beq.w	800a512 <_svfprintf_r+0x30a>
 800b362:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b364:	9919      	ldr	r1, [sp, #100]	; 0x64
 800b366:	199a      	adds	r2, r3, r6
 800b368:	e9c9 1300 	strd	r1, r3, [r9]
 800b36c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b36e:	922e      	str	r2, [sp, #184]	; 0xb8
 800b370:	3301      	adds	r3, #1
 800b372:	2b07      	cmp	r3, #7
 800b374:	932d      	str	r3, [sp, #180]	; 0xb4
 800b376:	f300 826e 	bgt.w	800b856 <_svfprintf_r+0x164e>
 800b37a:	f109 0908 	add.w	r9, r9, #8
 800b37e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b380:	f8c9 4000 	str.w	r4, [r9]
 800b384:	3301      	adds	r3, #1
 800b386:	188e      	adds	r6, r1, r2
 800b388:	2b07      	cmp	r3, #7
 800b38a:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800b38e:	f8c9 1004 	str.w	r1, [r9, #4]
 800b392:	f77f a8bc 	ble.w	800a50e <_svfprintf_r+0x306>
 800b396:	f7ff bbf1 	b.w	800ab7c <_svfprintf_r+0x974>
 800b39a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b39c:	931e      	str	r3, [sp, #120]	; 0x78
 800b39e:	aa2c      	add	r2, sp, #176	; 0xb0
 800b3a0:	4650      	mov	r0, sl
 800b3a2:	f002 fbf5 	bl	800db90 <__ssprint_r>
 800b3a6:	2800      	cmp	r0, #0
 800b3a8:	f47f ab99 	bne.w	800aade <_svfprintf_r+0x8d6>
 800b3ac:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800b3b0:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b3b2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b3b4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b3b8:	f7ff b86a 	b.w	800a490 <_svfprintf_r+0x288>
 800b3bc:	46c2      	mov	sl, r8
 800b3be:	f7ff bb8e 	b.w	800aade <_svfprintf_r+0x8d6>
 800b3c2:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 800b3c6:	f000 80b8 	beq.w	800b53a <_svfprintf_r+0x1332>
 800b3ca:	980e      	ldr	r0, [sp, #56]	; 0x38
 800b3cc:	f850 2b04 	ldr.w	r2, [r0], #4
 800b3d0:	900e      	str	r0, [sp, #56]	; 0x38
 800b3d2:	4619      	mov	r1, r3
 800b3d4:	b292      	uxth	r2, r2
 800b3d6:	e640      	b.n	800b05a <_svfprintf_r+0xe52>
 800b3d8:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b3da:	aa2c      	add	r2, sp, #176	; 0xb0
 800b3dc:	4650      	mov	r0, sl
 800b3de:	f002 fbd7 	bl	800db90 <__ssprint_r>
 800b3e2:	2800      	cmp	r0, #0
 800b3e4:	f47f ab7b 	bne.w	800aade <_svfprintf_r+0x8d6>
 800b3e8:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b3ea:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b3ee:	f7ff babc 	b.w	800a96a <_svfprintf_r+0x762>
 800b3f2:	ae2a      	add	r6, sp, #168	; 0xa8
 800b3f4:	2208      	movs	r2, #8
 800b3f6:	2100      	movs	r1, #0
 800b3f8:	4630      	mov	r0, r6
 800b3fa:	9425      	str	r4, [sp, #148]	; 0x94
 800b3fc:	f7fe fbb0 	bl	8009b60 <memset>
 800b400:	9b08      	ldr	r3, [sp, #32]
 800b402:	1c5a      	adds	r2, r3, #1
 800b404:	f000 80d4 	beq.w	800b5b0 <_svfprintf_r+0x13a8>
 800b408:	2500      	movs	r5, #0
 800b40a:	f8cd 801c 	str.w	r8, [sp, #28]
 800b40e:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 800b412:	46a8      	mov	r8, r5
 800b414:	469b      	mov	fp, r3
 800b416:	e00c      	b.n	800b432 <_svfprintf_r+0x122a>
 800b418:	a93f      	add	r1, sp, #252	; 0xfc
 800b41a:	4650      	mov	r0, sl
 800b41c:	f002 fb84 	bl	800db28 <_wcrtomb_r>
 800b420:	1c43      	adds	r3, r0, #1
 800b422:	4440      	add	r0, r8
 800b424:	f000 83b8 	beq.w	800bb98 <_svfprintf_r+0x1990>
 800b428:	4558      	cmp	r0, fp
 800b42a:	dc08      	bgt.n	800b43e <_svfprintf_r+0x1236>
 800b42c:	f000 8435 	beq.w	800bc9a <_svfprintf_r+0x1a92>
 800b430:	4680      	mov	r8, r0
 800b432:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800b434:	5952      	ldr	r2, [r2, r5]
 800b436:	4633      	mov	r3, r6
 800b438:	3504      	adds	r5, #4
 800b43a:	2a00      	cmp	r2, #0
 800b43c:	d1ec      	bne.n	800b418 <_svfprintf_r+0x1210>
 800b43e:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800b442:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800b446:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800b44a:	e0be      	b.n	800b5ca <_svfprintf_r+0x13c2>
 800b44c:	4616      	mov	r6, r2
 800b44e:	3301      	adds	r3, #1
 800b450:	4426      	add	r6, r4
 800b452:	2b07      	cmp	r3, #7
 800b454:	f8c9 5000 	str.w	r5, [r9]
 800b458:	f8c9 4004 	str.w	r4, [r9, #4]
 800b45c:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800b460:	f77f a855 	ble.w	800a50e <_svfprintf_r+0x306>
 800b464:	f7ff bb8a 	b.w	800ab7c <_svfprintf_r+0x974>
 800b468:	aa2c      	add	r2, sp, #176	; 0xb0
 800b46a:	4641      	mov	r1, r8
 800b46c:	4650      	mov	r0, sl
 800b46e:	f002 fb8f 	bl	800db90 <__ssprint_r>
 800b472:	2800      	cmp	r0, #0
 800b474:	f47f ab33 	bne.w	800aade <_svfprintf_r+0x8d6>
 800b478:	7838      	ldrb	r0, [r7, #0]
 800b47a:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800b47c:	aa2f      	add	r2, sp, #188	; 0xbc
 800b47e:	e69f      	b.n	800b1c0 <_svfprintf_r+0xfb8>
 800b480:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b482:	aa2c      	add	r2, sp, #176	; 0xb0
 800b484:	4650      	mov	r0, sl
 800b486:	f002 fb83 	bl	800db90 <__ssprint_r>
 800b48a:	2800      	cmp	r0, #0
 800b48c:	f47f ab27 	bne.w	800aade <_svfprintf_r+0x8d6>
 800b490:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b492:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b496:	f7ff b823 	b.w	800a4e0 <_svfprintf_r+0x2d8>
 800b49a:	2b01      	cmp	r3, #1
 800b49c:	465d      	mov	r5, fp
 800b49e:	f47f aa09 	bne.w	800a8b4 <_svfprintf_r+0x6ac>
 800b4a2:	f7ff bbb9 	b.w	800ac18 <_svfprintf_r+0xa10>
 800b4a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b4a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b4aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4ae:	4644      	mov	r4, r8
 800b4b0:	6011      	str	r1, [r2, #0]
 800b4b2:	930e      	str	r3, [sp, #56]	; 0x38
 800b4b4:	f7fe bed6 	b.w	800a264 <_svfprintf_r+0x5c>
 800b4b8:	4616      	mov	r6, r2
 800b4ba:	3701      	adds	r7, #1
 800b4bc:	4426      	add	r6, r4
 800b4be:	2f07      	cmp	r7, #7
 800b4c0:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800b4c4:	f8c9 5000 	str.w	r5, [r9]
 800b4c8:	f8c9 4004 	str.w	r4, [r9, #4]
 800b4cc:	f77f ab47 	ble.w	800ab5e <_svfprintf_r+0x956>
 800b4d0:	e491      	b.n	800adf6 <_svfprintf_r+0xbee>
 800b4d2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b4d4:	9819      	ldr	r0, [sp, #100]	; 0x64
 800b4d6:	199a      	adds	r2, r3, r6
 800b4d8:	e9c9 0300 	strd	r0, r3, [r9]
 800b4dc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b4de:	922e      	str	r2, [sp, #184]	; 0xb8
 800b4e0:	3301      	adds	r3, #1
 800b4e2:	2b07      	cmp	r3, #7
 800b4e4:	932d      	str	r3, [sp, #180]	; 0xb4
 800b4e6:	f300 81b6 	bgt.w	800b856 <_svfprintf_r+0x164e>
 800b4ea:	f109 0908 	add.w	r9, r9, #8
 800b4ee:	2900      	cmp	r1, #0
 800b4f0:	f6bf af45 	bge.w	800b37e <_svfprintf_r+0x1176>
 800b4f4:	424f      	negs	r7, r1
 800b4f6:	3110      	adds	r1, #16
 800b4f8:	4d4b      	ldr	r5, [pc, #300]	; (800b628 <_svfprintf_r+0x1420>)
 800b4fa:	f280 8388 	bge.w	800bc0e <_svfprintf_r+0x1a06>
 800b4fe:	4649      	mov	r1, r9
 800b500:	2610      	movs	r6, #16
 800b502:	46a1      	mov	r9, r4
 800b504:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b506:	e004      	b.n	800b512 <_svfprintf_r+0x130a>
 800b508:	3108      	adds	r1, #8
 800b50a:	3f10      	subs	r7, #16
 800b50c:	2f10      	cmp	r7, #16
 800b50e:	f340 837c 	ble.w	800bc0a <_svfprintf_r+0x1a02>
 800b512:	3301      	adds	r3, #1
 800b514:	3210      	adds	r2, #16
 800b516:	2b07      	cmp	r3, #7
 800b518:	e9c1 5600 	strd	r5, r6, [r1]
 800b51c:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800b520:	ddf2      	ble.n	800b508 <_svfprintf_r+0x1300>
 800b522:	aa2c      	add	r2, sp, #176	; 0xb0
 800b524:	4621      	mov	r1, r4
 800b526:	4650      	mov	r0, sl
 800b528:	f002 fb32 	bl	800db90 <__ssprint_r>
 800b52c:	2800      	cmp	r0, #0
 800b52e:	f47f aad6 	bne.w	800aade <_svfprintf_r+0x8d6>
 800b532:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800b536:	a92f      	add	r1, sp, #188	; 0xbc
 800b538:	e7e7      	b.n	800b50a <_svfprintf_r+0x1302>
 800b53a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b53c:	f41b 7100 	ands.w	r1, fp, #512	; 0x200
 800b540:	bf1a      	itte	ne
 800b542:	4611      	movne	r1, r2
 800b544:	f853 2b04 	ldrne.w	r2, [r3], #4
 800b548:	f853 2b04 	ldreq.w	r2, [r3], #4
 800b54c:	930e      	str	r3, [sp, #56]	; 0x38
 800b54e:	bf18      	it	ne
 800b550:	b2d2      	uxtbne	r2, r2
 800b552:	e582      	b.n	800b05a <_svfprintf_r+0xe52>
 800b554:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b556:	f41b 7100 	ands.w	r1, fp, #512	; 0x200
 800b55a:	bf1a      	itte	ne
 800b55c:	4611      	movne	r1, r2
 800b55e:	f853 2b04 	ldrne.w	r2, [r3], #4
 800b562:	f853 2b04 	ldreq.w	r2, [r3], #4
 800b566:	930e      	str	r3, [sp, #56]	; 0x38
 800b568:	bf18      	it	ne
 800b56a:	b2d2      	uxtbne	r2, r2
 800b56c:	f7ff b953 	b.w	800a816 <_svfprintf_r+0x60e>
 800b570:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b572:	f415 7100 	ands.w	r1, r5, #512	; 0x200
 800b576:	bf1a      	itte	ne
 800b578:	4611      	movne	r1, r2
 800b57a:	f853 2b04 	ldrne.w	r2, [r3], #4
 800b57e:	f853 2b04 	ldreq.w	r2, [r3], #4
 800b582:	930e      	str	r3, [sp, #56]	; 0x38
 800b584:	bf18      	it	ne
 800b586:	b2d2      	uxtbne	r2, r2
 800b588:	2301      	movs	r3, #1
 800b58a:	f7ff b8e1 	b.w	800a750 <_svfprintf_r+0x548>
 800b58e:	4634      	mov	r4, r6
 800b590:	4616      	mov	r6, r2
 800b592:	3301      	adds	r3, #1
 800b594:	443e      	add	r6, r7
 800b596:	2b07      	cmp	r3, #7
 800b598:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800b59c:	f8c9 5000 	str.w	r5, [r9]
 800b5a0:	f8c9 7004 	str.w	r7, [r9, #4]
 800b5a4:	f300 814a 	bgt.w	800b83c <_svfprintf_r+0x1634>
 800b5a8:	f109 0908 	add.w	r9, r9, #8
 800b5ac:	f7ff bbb3 	b.w	800ad16 <_svfprintf_r+0xb0e>
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	4619      	mov	r1, r3
 800b5b4:	9600      	str	r6, [sp, #0]
 800b5b6:	aa25      	add	r2, sp, #148	; 0x94
 800b5b8:	4650      	mov	r0, sl
 800b5ba:	f002 fadb 	bl	800db74 <_wcsrtombs_r>
 800b5be:	4603      	mov	r3, r0
 800b5c0:	3301      	adds	r3, #1
 800b5c2:	900a      	str	r0, [sp, #40]	; 0x28
 800b5c4:	f000 82e8 	beq.w	800bb98 <_svfprintf_r+0x1990>
 800b5c8:	9425      	str	r4, [sp, #148]	; 0x94
 800b5ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d03d      	beq.n	800b64c <_svfprintf_r+0x1444>
 800b5d0:	2b63      	cmp	r3, #99	; 0x63
 800b5d2:	f300 8129 	bgt.w	800b828 <_svfprintf_r+0x1620>
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	930d      	str	r3, [sp, #52]	; 0x34
 800b5da:	ac3f      	add	r4, sp, #252	; 0xfc
 800b5dc:	2208      	movs	r2, #8
 800b5de:	2100      	movs	r1, #0
 800b5e0:	4630      	mov	r0, r6
 800b5e2:	f7fe fabd 	bl	8009b60 <memset>
 800b5e6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b5e8:	9600      	str	r6, [sp, #0]
 800b5ea:	462b      	mov	r3, r5
 800b5ec:	aa25      	add	r2, sp, #148	; 0x94
 800b5ee:	4621      	mov	r1, r4
 800b5f0:	4650      	mov	r0, sl
 800b5f2:	f002 fabf 	bl	800db74 <_wcsrtombs_r>
 800b5f6:	4285      	cmp	r5, r0
 800b5f8:	f040 83c4 	bne.w	800bd84 <_svfprintf_r+0x1b7c>
 800b5fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b5fe:	970e      	str	r7, [sp, #56]	; 0x38
 800b600:	2300      	movs	r3, #0
 800b602:	5463      	strb	r3, [r4, r1]
 800b604:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800b608:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800b60c:	9308      	str	r3, [sp, #32]
 800b60e:	9107      	str	r1, [sp, #28]
 800b610:	9312      	str	r3, [sp, #72]	; 0x48
 800b612:	9316      	str	r3, [sp, #88]	; 0x58
 800b614:	9311      	str	r3, [sp, #68]	; 0x44
 800b616:	f7fe bfdb 	b.w	800a5d0 <_svfprintf_r+0x3c8>
 800b61a:	222d      	movs	r2, #45	; 0x2d
 800b61c:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800b620:	f7fe bfc5 	b.w	800a5ae <_svfprintf_r+0x3a6>
 800b624:	0801067c 	.word	0x0801067c
 800b628:	08010690 	.word	0x08010690
 800b62c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b62e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b630:	1ae4      	subs	r4, r4, r3
 800b632:	461a      	mov	r2, r3
 800b634:	4620      	mov	r0, r4
 800b636:	f000 fce3 	bl	800c000 <strncpy>
 800b63a:	f899 2001 	ldrb.w	r2, [r9, #1]
 800b63e:	4ba5      	ldr	r3, [pc, #660]	; (800b8d4 <_svfprintf_r+0x16cc>)
 800b640:	b10a      	cbz	r2, 800b646 <_svfprintf_r+0x143e>
 800b642:	f109 0901 	add.w	r9, r9, #1
 800b646:	f04f 0c00 	mov.w	ip, #0
 800b64a:	e622      	b.n	800b292 <_svfprintf_r+0x108a>
 800b64c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b64e:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800b652:	970e      	str	r7, [sp, #56]	; 0x38
 800b654:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800b658:	9312      	str	r3, [sp, #72]	; 0x48
 800b65a:	9316      	str	r3, [sp, #88]	; 0x58
 800b65c:	9311      	str	r3, [sp, #68]	; 0x44
 800b65e:	930d      	str	r3, [sp, #52]	; 0x34
 800b660:	f7fe bfb6 	b.w	800a5d0 <_svfprintf_r+0x3c8>
 800b664:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b666:	aa2c      	add	r2, sp, #176	; 0xb0
 800b668:	4650      	mov	r0, sl
 800b66a:	f002 fa91 	bl	800db90 <__ssprint_r>
 800b66e:	2800      	cmp	r0, #0
 800b670:	f47f aa35 	bne.w	800aade <_svfprintf_r+0x8d6>
 800b674:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800b676:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b678:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b67c:	e668      	b.n	800b350 <_svfprintf_r+0x1148>
 800b67e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b680:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b682:	18a5      	adds	r5, r4, r2
 800b684:	1a6d      	subs	r5, r5, r1
 800b686:	1ad4      	subs	r4, r2, r3
 800b688:	42a5      	cmp	r5, r4
 800b68a:	bfa8      	it	ge
 800b68c:	4625      	movge	r5, r4
 800b68e:	f7ff bb77 	b.w	800ad80 <_svfprintf_r+0xb78>
 800b692:	f913 2b04 	ldrsb.w	r2, [r3], #4
 800b696:	930e      	str	r3, [sp, #56]	; 0x38
 800b698:	17d1      	asrs	r1, r2, #31
 800b69a:	460b      	mov	r3, r1
 800b69c:	f7ff b807 	b.w	800a6ae <_svfprintf_r+0x4a6>
 800b6a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b6a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b6a4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6a8:	930e      	str	r3, [sp, #56]	; 0x38
 800b6aa:	8011      	strh	r1, [r2, #0]
 800b6ac:	4644      	mov	r4, r8
 800b6ae:	f7fe bdd9 	b.w	800a264 <_svfprintf_r+0x5c>
 800b6b2:	9b08      	ldr	r3, [sp, #32]
 800b6b4:	930a      	str	r3, [sp, #40]	; 0x28
 800b6b6:	2302      	movs	r3, #2
 800b6b8:	a92a      	add	r1, sp, #168	; 0xa8
 800b6ba:	9104      	str	r1, [sp, #16]
 800b6bc:	a925      	add	r1, sp, #148	; 0x94
 800b6be:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b6c0:	9103      	str	r1, [sp, #12]
 800b6c2:	a923      	add	r1, sp, #140	; 0x8c
 800b6c4:	9300      	str	r3, [sp, #0]
 800b6c6:	463a      	mov	r2, r7
 800b6c8:	4633      	mov	r3, r6
 800b6ca:	9501      	str	r5, [sp, #4]
 800b6cc:	9102      	str	r1, [sp, #8]
 800b6ce:	4650      	mov	r0, sl
 800b6d0:	f000 fda6 	bl	800c220 <_dtoa_r>
 800b6d4:	9b07      	ldr	r3, [sp, #28]
 800b6d6:	2b47      	cmp	r3, #71	; 0x47
 800b6d8:	4604      	mov	r4, r0
 800b6da:	f000 81a3 	beq.w	800ba24 <_svfprintf_r+0x181c>
 800b6de:	2b46      	cmp	r3, #70	; 0x46
 800b6e0:	4405      	add	r5, r0
 800b6e2:	d105      	bne.n	800b6f0 <_svfprintf_r+0x14e8>
 800b6e4:	7803      	ldrb	r3, [r0, #0]
 800b6e6:	2b30      	cmp	r3, #48	; 0x30
 800b6e8:	f000 82b8 	beq.w	800bc5c <_svfprintf_r+0x1a54>
 800b6ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b6ee:	441d      	add	r5, r3
 800b6f0:	4638      	mov	r0, r7
 800b6f2:	4631      	mov	r1, r6
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	f7f5 fc14 	bl	8000f24 <__aeabi_dcmpeq>
 800b6fc:	2800      	cmp	r0, #0
 800b6fe:	f000 8166 	beq.w	800b9ce <_svfprintf_r+0x17c6>
 800b702:	462b      	mov	r3, r5
 800b704:	1b1b      	subs	r3, r3, r4
 800b706:	9313      	str	r3, [sp, #76]	; 0x4c
 800b708:	9b07      	ldr	r3, [sp, #28]
 800b70a:	2b47      	cmp	r3, #71	; 0x47
 800b70c:	f000 814a 	beq.w	800b9a4 <_svfprintf_r+0x179c>
 800b710:	9b07      	ldr	r3, [sp, #28]
 800b712:	2b46      	cmp	r3, #70	; 0x46
 800b714:	f000 8200 	beq.w	800bb18 <_svfprintf_r+0x1910>
 800b718:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b71a:	9311      	str	r3, [sp, #68]	; 0x44
 800b71c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b71e:	9a07      	ldr	r2, [sp, #28]
 800b720:	3b01      	subs	r3, #1
 800b722:	2a41      	cmp	r2, #65	; 0x41
 800b724:	9323      	str	r3, [sp, #140]	; 0x8c
 800b726:	f000 8223 	beq.w	800bb70 <_svfprintf_r+0x1968>
 800b72a:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 800b72e:	2100      	movs	r1, #0
 800b730:	2b00      	cmp	r3, #0
 800b732:	bfb8      	it	lt
 800b734:	9b11      	ldrlt	r3, [sp, #68]	; 0x44
 800b736:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 800b73a:	bfba      	itte	lt
 800b73c:	f1c3 0301 	rsblt	r3, r3, #1
 800b740:	222d      	movlt	r2, #45	; 0x2d
 800b742:	222b      	movge	r2, #43	; 0x2b
 800b744:	2b09      	cmp	r3, #9
 800b746:	f88d 2099 	strb.w	r2, [sp, #153]	; 0x99
 800b74a:	f340 824f 	ble.w	800bbec <_svfprintf_r+0x19e4>
 800b74e:	f10d 05af 	add.w	r5, sp, #175	; 0xaf
 800b752:	4e61      	ldr	r6, [pc, #388]	; (800b8d8 <_svfprintf_r+0x16d0>)
 800b754:	462a      	mov	r2, r5
 800b756:	4610      	mov	r0, r2
 800b758:	fb86 2103 	smull	r2, r1, r6, r3
 800b75c:	17da      	asrs	r2, r3, #31
 800b75e:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 800b762:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800b766:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
 800b76a:	3130      	adds	r1, #48	; 0x30
 800b76c:	f800 1c01 	strb.w	r1, [r0, #-1]
 800b770:	4619      	mov	r1, r3
 800b772:	2963      	cmp	r1, #99	; 0x63
 800b774:	4613      	mov	r3, r2
 800b776:	f100 32ff 	add.w	r2, r0, #4294967295
 800b77a:	dcec      	bgt.n	800b756 <_svfprintf_r+0x154e>
 800b77c:	3330      	adds	r3, #48	; 0x30
 800b77e:	b2d9      	uxtb	r1, r3
 800b780:	1e83      	subs	r3, r0, #2
 800b782:	429d      	cmp	r5, r3
 800b784:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b788:	f240 82e9 	bls.w	800bd5e <_svfprintf_r+0x1b56>
 800b78c:	4613      	mov	r3, r2
 800b78e:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800b792:	e001      	b.n	800b798 <_svfprintf_r+0x1590>
 800b794:	f813 1b01 	ldrb.w	r1, [r3], #1
 800b798:	f802 1b01 	strb.w	r1, [r2], #1
 800b79c:	429d      	cmp	r5, r3
 800b79e:	d1f9      	bne.n	800b794 <_svfprintf_r+0x158c>
 800b7a0:	f10d 03b1 	add.w	r3, sp, #177	; 0xb1
 800b7a4:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800b7a8:	1a1b      	subs	r3, r3, r0
 800b7aa:	4413      	add	r3, r2
 800b7ac:	aa26      	add	r2, sp, #152	; 0x98
 800b7ae:	1a9b      	subs	r3, r3, r2
 800b7b0:	931b      	str	r3, [sp, #108]	; 0x6c
 800b7b2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b7b4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b7b6:	2b01      	cmp	r3, #1
 800b7b8:	441a      	add	r2, r3
 800b7ba:	920a      	str	r2, [sp, #40]	; 0x28
 800b7bc:	f340 8249 	ble.w	800bc52 <_svfprintf_r+0x1a4a>
 800b7c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b7c4:	4413      	add	r3, r2
 800b7c6:	930a      	str	r3, [sp, #40]	; 0x28
 800b7c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b7ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b7cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b7d0:	f443 7b80 	orr.w	fp, r3, #256	; 0x100
 800b7d4:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 800b7d8:	2300      	movs	r3, #0
 800b7da:	9312      	str	r3, [sp, #72]	; 0x48
 800b7dc:	9207      	str	r2, [sp, #28]
 800b7de:	9316      	str	r3, [sp, #88]	; 0x58
 800b7e0:	9311      	str	r3, [sp, #68]	; 0x44
 800b7e2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	f040 80eb 	bne.w	800b9c0 <_svfprintf_r+0x17b8>
 800b7ea:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800b7ee:	9308      	str	r3, [sp, #32]
 800b7f0:	f7fe beee 	b.w	800a5d0 <_svfprintf_r+0x3c8>
 800b7f4:	4620      	mov	r0, r4
 800b7f6:	970e      	str	r7, [sp, #56]	; 0x38
 800b7f8:	f7f4 ff02 	bl	8000600 <strlen>
 800b7fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b7fe:	9308      	str	r3, [sp, #32]
 800b800:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 800b804:	9312      	str	r3, [sp, #72]	; 0x48
 800b806:	9316      	str	r3, [sp, #88]	; 0x58
 800b808:	930d      	str	r3, [sp, #52]	; 0x34
 800b80a:	2373      	movs	r3, #115	; 0x73
 800b80c:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800b810:	900a      	str	r0, [sp, #40]	; 0x28
 800b812:	9107      	str	r1, [sp, #28]
 800b814:	9310      	str	r3, [sp, #64]	; 0x40
 800b816:	f7fe bedb 	b.w	800a5d0 <_svfprintf_r+0x3c8>
 800b81a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b81c:	aa2c      	add	r2, sp, #176	; 0xb0
 800b81e:	4650      	mov	r0, sl
 800b820:	f002 f9b6 	bl	800db90 <__ssprint_r>
 800b824:	f7fe bdf8 	b.w	800a418 <_svfprintf_r+0x210>
 800b828:	1c59      	adds	r1, r3, #1
 800b82a:	4650      	mov	r0, sl
 800b82c:	f7fe fa30 	bl	8009c90 <_malloc_r>
 800b830:	4604      	mov	r4, r0
 800b832:	2800      	cmp	r0, #0
 800b834:	f000 81b0 	beq.w	800bb98 <_svfprintf_r+0x1990>
 800b838:	900d      	str	r0, [sp, #52]	; 0x34
 800b83a:	e6cf      	b.n	800b5dc <_svfprintf_r+0x13d4>
 800b83c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b83e:	aa2c      	add	r2, sp, #176	; 0xb0
 800b840:	4650      	mov	r0, sl
 800b842:	f002 f9a5 	bl	800db90 <__ssprint_r>
 800b846:	2800      	cmp	r0, #0
 800b848:	f47f a949 	bne.w	800aade <_svfprintf_r+0x8d6>
 800b84c:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b84e:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b852:	f7ff ba60 	b.w	800ad16 <_svfprintf_r+0xb0e>
 800b856:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b858:	aa2c      	add	r2, sp, #176	; 0xb0
 800b85a:	4650      	mov	r0, sl
 800b85c:	f002 f998 	bl	800db90 <__ssprint_r>
 800b860:	2800      	cmp	r0, #0
 800b862:	f47f a93c 	bne.w	800aade <_svfprintf_r+0x8d6>
 800b866:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800b86a:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800b86c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b870:	e63d      	b.n	800b4ee <_svfprintf_r+0x12e6>
 800b872:	2306      	movs	r3, #6
 800b874:	9308      	str	r3, [sp, #32]
 800b876:	f7ff bba0 	b.w	800afba <_svfprintf_r+0xdb2>
 800b87a:	9b08      	ldr	r3, [sp, #32]
 800b87c:	3301      	adds	r3, #1
 800b87e:	930a      	str	r3, [sp, #40]	; 0x28
 800b880:	2302      	movs	r3, #2
 800b882:	e719      	b.n	800b6b8 <_svfprintf_r+0x14b0>
 800b884:	9b08      	ldr	r3, [sp, #32]
 800b886:	930a      	str	r3, [sp, #40]	; 0x28
 800b888:	2303      	movs	r3, #3
 800b88a:	e715      	b.n	800b6b8 <_svfprintf_r+0x14b0>
 800b88c:	4638      	mov	r0, r7
 800b88e:	4631      	mov	r1, r6
 800b890:	aa23      	add	r2, sp, #140	; 0x8c
 800b892:	f000 fbf9 	bl	800c088 <frexp>
 800b896:	2200      	movs	r2, #0
 800b898:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800b89c:	f7f5 f8da 	bl	8000a54 <__aeabi_dmul>
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	4606      	mov	r6, r0
 800b8a6:	460f      	mov	r7, r1
 800b8a8:	f7f5 fb3c 	bl	8000f24 <__aeabi_dcmpeq>
 800b8ac:	b108      	cbz	r0, 800b8b2 <_svfprintf_r+0x16aa>
 800b8ae:	2301      	movs	r3, #1
 800b8b0:	9323      	str	r3, [sp, #140]	; 0x8c
 800b8b2:	4b0a      	ldr	r3, [pc, #40]	; (800b8dc <_svfprintf_r+0x16d4>)
 800b8b4:	930a      	str	r3, [sp, #40]	; 0x28
 800b8b6:	9b08      	ldr	r3, [sp, #32]
 800b8b8:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800b8bc:	3b01      	subs	r3, #1
 800b8be:	e9cd 8b11 	strd	r8, fp, [sp, #68]	; 0x44
 800b8c2:	4625      	mov	r5, r4
 800b8c4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800b8c8:	f8cd a058 	str.w	sl, [sp, #88]	; 0x58
 800b8cc:	4698      	mov	r8, r3
 800b8ce:	941f      	str	r4, [sp, #124]	; 0x7c
 800b8d0:	e00d      	b.n	800b8ee <_svfprintf_r+0x16e6>
 800b8d2:	bf00      	nop
 800b8d4:	cccccccd 	.word	0xcccccccd
 800b8d8:	66666667 	.word	0x66666667
 800b8dc:	08010660 	.word	0x08010660
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	f108 38ff 	add.w	r8, r8, #4294967295
 800b8e8:	f7f5 fb1c 	bl	8000f24 <__aeabi_dcmpeq>
 800b8ec:	b9e8      	cbnz	r0, 800b92a <_svfprintf_r+0x1722>
 800b8ee:	4bae      	ldr	r3, [pc, #696]	; (800bba8 <_svfprintf_r+0x19a0>)
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	4630      	mov	r0, r6
 800b8f4:	4639      	mov	r1, r7
 800b8f6:	f7f5 f8ad 	bl	8000a54 <__aeabi_dmul>
 800b8fa:	460f      	mov	r7, r1
 800b8fc:	4606      	mov	r6, r0
 800b8fe:	f7f5 fb59 	bl	8000fb4 <__aeabi_d2iz>
 800b902:	4604      	mov	r4, r0
 800b904:	f7f5 f83c 	bl	8000980 <__aeabi_i2d>
 800b908:	460b      	mov	r3, r1
 800b90a:	4602      	mov	r2, r0
 800b90c:	4639      	mov	r1, r7
 800b90e:	4630      	mov	r0, r6
 800b910:	f7f4 fee8 	bl	80006e4 <__aeabi_dsub>
 800b914:	f81b 3004 	ldrb.w	r3, [fp, r4]
 800b918:	f1b8 3fff 	cmp.w	r8, #4294967295
 800b91c:	46aa      	mov	sl, r5
 800b91e:	46c1      	mov	r9, r8
 800b920:	f805 3b01 	strb.w	r3, [r5], #1
 800b924:	4606      	mov	r6, r0
 800b926:	460f      	mov	r7, r1
 800b928:	d1da      	bne.n	800b8e0 <_svfprintf_r+0x16d8>
 800b92a:	4ba0      	ldr	r3, [pc, #640]	; (800bbac <_svfprintf_r+0x19a4>)
 800b92c:	2200      	movs	r2, #0
 800b92e:	4630      	mov	r0, r6
 800b930:	4639      	mov	r1, r7
 800b932:	e9dd 8b11 	ldrd	r8, fp, [sp, #68]	; 0x44
 800b936:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
 800b93a:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
 800b93e:	e9cd a412 	strd	sl, r4, [sp, #72]	; 0x48
 800b942:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
 800b946:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 800b948:	f7f5 fb14 	bl	8000f74 <__aeabi_dcmpgt>
 800b94c:	2800      	cmp	r0, #0
 800b94e:	f040 8131 	bne.w	800bbb4 <_svfprintf_r+0x19ac>
 800b952:	4b96      	ldr	r3, [pc, #600]	; (800bbac <_svfprintf_r+0x19a4>)
 800b954:	4630      	mov	r0, r6
 800b956:	4639      	mov	r1, r7
 800b958:	2200      	movs	r2, #0
 800b95a:	f7f5 fae3 	bl	8000f24 <__aeabi_dcmpeq>
 800b95e:	b118      	cbz	r0, 800b968 <_svfprintf_r+0x1760>
 800b960:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b962:	07de      	lsls	r6, r3, #31
 800b964:	f100 8126 	bmi.w	800bbb4 <_svfprintf_r+0x19ac>
 800b968:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	db07      	blt.n	800b97e <_svfprintf_r+0x1776>
 800b96e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b970:	3301      	adds	r3, #1
 800b972:	442b      	add	r3, r5
 800b974:	2230      	movs	r2, #48	; 0x30
 800b976:	f805 2b01 	strb.w	r2, [r5], #1
 800b97a:	42ab      	cmp	r3, r5
 800b97c:	d1fb      	bne.n	800b976 <_svfprintf_r+0x176e>
 800b97e:	1b2b      	subs	r3, r5, r4
 800b980:	9313      	str	r3, [sp, #76]	; 0x4c
 800b982:	e6c1      	b.n	800b708 <_svfprintf_r+0x1500>
 800b984:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800b986:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b988:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800b98c:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 800b990:	971a      	str	r7, [sp, #104]	; 0x68
 800b992:	18e3      	adds	r3, r4, r3
 800b994:	429d      	cmp	r5, r3
 800b996:	bf28      	it	cs
 800b998:	461d      	movcs	r5, r3
 800b99a:	4691      	mov	r9, r2
 800b99c:	460e      	mov	r6, r1
 800b99e:	950a      	str	r5, [sp, #40]	; 0x28
 800b9a0:	f7ff b9c0 	b.w	800ad24 <_svfprintf_r+0xb1c>
 800b9a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b9a6:	9311      	str	r3, [sp, #68]	; 0x44
 800b9a8:	1cdd      	adds	r5, r3, #3
 800b9aa:	db02      	blt.n	800b9b2 <_svfprintf_r+0x17aa>
 800b9ac:	9a08      	ldr	r2, [sp, #32]
 800b9ae:	4293      	cmp	r3, r2
 800b9b0:	dd19      	ble.n	800b9e6 <_svfprintf_r+0x17de>
 800b9b2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b9b4:	3b02      	subs	r3, #2
 800b9b6:	9310      	str	r3, [sp, #64]	; 0x40
 800b9b8:	f023 0320 	bic.w	r3, r3, #32
 800b9bc:	9307      	str	r3, [sp, #28]
 800b9be:	e6ad      	b.n	800b71c <_svfprintf_r+0x1514>
 800b9c0:	222d      	movs	r2, #45	; 0x2d
 800b9c2:	2300      	movs	r3, #0
 800b9c4:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800b9c8:	9308      	str	r3, [sp, #32]
 800b9ca:	f7fe be04 	b.w	800a5d6 <_svfprintf_r+0x3ce>
 800b9ce:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800b9d0:	42ab      	cmp	r3, r5
 800b9d2:	f4bf ae97 	bcs.w	800b704 <_svfprintf_r+0x14fc>
 800b9d6:	2130      	movs	r1, #48	; 0x30
 800b9d8:	1c5a      	adds	r2, r3, #1
 800b9da:	922a      	str	r2, [sp, #168]	; 0xa8
 800b9dc:	7019      	strb	r1, [r3, #0]
 800b9de:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800b9e0:	429d      	cmp	r5, r3
 800b9e2:	d8f9      	bhi.n	800b9d8 <_svfprintf_r+0x17d0>
 800b9e4:	e68e      	b.n	800b704 <_svfprintf_r+0x14fc>
 800b9e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b9e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b9ea:	4293      	cmp	r3, r2
 800b9ec:	f2c0 80c5 	blt.w	800bb7a <_svfprintf_r+0x1972>
 800b9f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b9f2:	f013 0f01 	tst.w	r3, #1
 800b9f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b9f8:	f000 814d 	beq.w	800bc96 <_svfprintf_r+0x1a8e>
 800b9fc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b9fe:	4413      	add	r3, r2
 800ba00:	930a      	str	r3, [sp, #40]	; 0x28
 800ba02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ba04:	0559      	lsls	r1, r3, #21
 800ba06:	d503      	bpl.n	800ba10 <_svfprintf_r+0x1808>
 800ba08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	f300 8156 	bgt.w	800bcbc <_svfprintf_r+0x1ab4>
 800ba10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba12:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ba16:	9307      	str	r3, [sp, #28]
 800ba18:	2367      	movs	r3, #103	; 0x67
 800ba1a:	9310      	str	r3, [sp, #64]	; 0x40
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	9312      	str	r3, [sp, #72]	; 0x48
 800ba20:	9316      	str	r3, [sp, #88]	; 0x58
 800ba22:	e6de      	b.n	800b7e2 <_svfprintf_r+0x15da>
 800ba24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ba26:	07db      	lsls	r3, r3, #31
 800ba28:	f100 809f 	bmi.w	800bb6a <_svfprintf_r+0x1962>
 800ba2c:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800ba2e:	e669      	b.n	800b704 <_svfprintf_r+0x14fc>
 800ba30:	aa2c      	add	r2, sp, #176	; 0xb0
 800ba32:	4641      	mov	r1, r8
 800ba34:	4650      	mov	r0, sl
 800ba36:	f002 f8ab 	bl	800db90 <__ssprint_r>
 800ba3a:	2800      	cmp	r0, #0
 800ba3c:	f47f a84f 	bne.w	800aade <_svfprintf_r+0x8d6>
 800ba40:	7838      	ldrb	r0, [r7, #0]
 800ba42:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800ba44:	aa2f      	add	r2, sp, #188	; 0xbc
 800ba46:	4405      	add	r5, r0
 800ba48:	f7ff bbc1 	b.w	800b1ce <_svfprintf_r+0xfc6>
 800ba4c:	2378      	movs	r3, #120	; 0x78
 800ba4e:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 800ba52:	2330      	movs	r3, #48	; 0x30
 800ba54:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800ba58:	f04b 0302 	orr.w	r3, fp, #2
 800ba5c:	930f      	str	r3, [sp, #60]	; 0x3c
 800ba5e:	9b08      	ldr	r3, [sp, #32]
 800ba60:	2b63      	cmp	r3, #99	; 0x63
 800ba62:	f300 80ed 	bgt.w	800bc40 <_svfprintf_r+0x1a38>
 800ba66:	2300      	movs	r3, #0
 800ba68:	930d      	str	r3, [sp, #52]	; 0x34
 800ba6a:	ac3f      	add	r4, sp, #252	; 0xfc
 800ba6c:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
 800ba70:	4613      	mov	r3, r2
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	f44b 7b81 	orr.w	fp, fp, #258	; 0x102
 800ba78:	db67      	blt.n	800bb4a <_svfprintf_r+0x1942>
 800ba7a:	461e      	mov	r6, r3
 800ba7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ba7e:	f023 0320 	bic.w	r3, r3, #32
 800ba82:	9307      	str	r3, [sp, #28]
 800ba84:	2300      	movs	r3, #0
 800ba86:	460f      	mov	r7, r1
 800ba88:	931e      	str	r3, [sp, #120]	; 0x78
 800ba8a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ba8c:	2b61      	cmp	r3, #97	; 0x61
 800ba8e:	f47f aaa4 	bne.w	800afda <_svfprintf_r+0xdd2>
 800ba92:	4638      	mov	r0, r7
 800ba94:	4631      	mov	r1, r6
 800ba96:	aa23      	add	r2, sp, #140	; 0x8c
 800ba98:	f000 faf6 	bl	800c088 <frexp>
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800baa2:	f7f4 ffd7 	bl	8000a54 <__aeabi_dmul>
 800baa6:	2200      	movs	r2, #0
 800baa8:	2300      	movs	r3, #0
 800baaa:	4606      	mov	r6, r0
 800baac:	460f      	mov	r7, r1
 800baae:	f7f5 fa39 	bl	8000f24 <__aeabi_dcmpeq>
 800bab2:	b108      	cbz	r0, 800bab8 <_svfprintf_r+0x18b0>
 800bab4:	2301      	movs	r3, #1
 800bab6:	9323      	str	r3, [sp, #140]	; 0x8c
 800bab8:	4b3d      	ldr	r3, [pc, #244]	; (800bbb0 <_svfprintf_r+0x19a8>)
 800baba:	930a      	str	r3, [sp, #40]	; 0x28
 800babc:	e6fb      	b.n	800b8b6 <_svfprintf_r+0x16ae>
 800babe:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bac0:	aa2c      	add	r2, sp, #176	; 0xb0
 800bac2:	4650      	mov	r0, sl
 800bac4:	f002 f864 	bl	800db90 <__ssprint_r>
 800bac8:	2800      	cmp	r0, #0
 800baca:	f47f a808 	bne.w	800aade <_svfprintf_r+0x8d6>
 800bace:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800bad0:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800bad4:	f7ff b918 	b.w	800ad08 <_svfprintf_r+0xb00>
 800bad8:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bada:	aa2c      	add	r2, sp, #176	; 0xb0
 800badc:	4650      	mov	r0, sl
 800bade:	f002 f857 	bl	800db90 <__ssprint_r>
 800bae2:	2800      	cmp	r0, #0
 800bae4:	f47e affb 	bne.w	800aade <_svfprintf_r+0x8d6>
 800bae8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800baea:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800baec:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800baf0:	f7ff b92e 	b.w	800ad50 <_svfprintf_r+0xb48>
 800baf4:	2358      	movs	r3, #88	; 0x58
 800baf6:	e7aa      	b.n	800ba4e <_svfprintf_r+0x1846>
 800baf8:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bafa:	aa2c      	add	r2, sp, #176	; 0xb0
 800bafc:	4650      	mov	r0, sl
 800bafe:	f002 f847 	bl	800db90 <__ssprint_r>
 800bb02:	2800      	cmp	r0, #0
 800bb04:	f47e afeb 	bne.w	800aade <_svfprintf_r+0x8d6>
 800bb08:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 800bb0a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bb0c:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800bb0e:	1b1c      	subs	r4, r3, r4
 800bb10:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800bb14:	f7ff b934 	b.w	800ad80 <_svfprintf_r+0xb78>
 800bb18:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800bb1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bb1c:	9211      	str	r2, [sp, #68]	; 0x44
 800bb1e:	2a00      	cmp	r2, #0
 800bb20:	f003 0301 	and.w	r3, r3, #1
 800bb24:	f340 8108 	ble.w	800bd38 <_svfprintf_r+0x1b30>
 800bb28:	9908      	ldr	r1, [sp, #32]
 800bb2a:	430b      	orrs	r3, r1
 800bb2c:	f040 80fd 	bne.w	800bd2a <_svfprintf_r+0x1b22>
 800bb30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bb32:	930a      	str	r3, [sp, #40]	; 0x28
 800bb34:	2366      	movs	r3, #102	; 0x66
 800bb36:	9310      	str	r3, [sp, #64]	; 0x40
 800bb38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bb3a:	055a      	lsls	r2, r3, #21
 800bb3c:	f100 80c0 	bmi.w	800bcc0 <_svfprintf_r+0x1ab8>
 800bb40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb42:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800bb46:	9307      	str	r3, [sp, #28]
 800bb48:	e768      	b.n	800ba1c <_svfprintf_r+0x1814>
 800bb4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bb4c:	f023 0320 	bic.w	r3, r3, #32
 800bb50:	9307      	str	r3, [sp, #28]
 800bb52:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800bb56:	f103 4600 	add.w	r6, r3, #2147483648	; 0x80000000
 800bb5a:	232d      	movs	r3, #45	; 0x2d
 800bb5c:	4617      	mov	r7, r2
 800bb5e:	931e      	str	r3, [sp, #120]	; 0x78
 800bb60:	e793      	b.n	800ba8a <_svfprintf_r+0x1882>
 800bb62:	2200      	movs	r2, #0
 800bb64:	9208      	str	r2, [sp, #32]
 800bb66:	f7fe bbaa 	b.w	800a2be <_svfprintf_r+0xb6>
 800bb6a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800bb6c:	4425      	add	r5, r4
 800bb6e:	e5bf      	b.n	800b6f0 <_svfprintf_r+0x14e8>
 800bb70:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bb72:	320f      	adds	r2, #15
 800bb74:	b2d2      	uxtb	r2, r2
 800bb76:	2101      	movs	r1, #1
 800bb78:	e5da      	b.n	800b730 <_svfprintf_r+0x1528>
 800bb7a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bb7c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bb7e:	189a      	adds	r2, r3, r2
 800bb80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bb82:	920a      	str	r2, [sp, #40]	; 0x28
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	f340 808f 	ble.w	800bca8 <_svfprintf_r+0x1aa0>
 800bb8a:	2367      	movs	r3, #103	; 0x67
 800bb8c:	9310      	str	r3, [sp, #64]	; 0x40
 800bb8e:	e7d3      	b.n	800bb38 <_svfprintf_r+0x1930>
 800bb90:	469b      	mov	fp, r3
 800bb92:	2300      	movs	r3, #0
 800bb94:	930d      	str	r3, [sp, #52]	; 0x34
 800bb96:	e7dc      	b.n	800bb52 <_svfprintf_r+0x194a>
 800bb98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb9a:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800bb9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bba2:	8193      	strh	r3, [r2, #12]
 800bba4:	f7fe bc3b 	b.w	800a41e <_svfprintf_r+0x216>
 800bba8:	40300000 	.word	0x40300000
 800bbac:	3fe00000 	.word	0x3fe00000
 800bbb0:	0801064c 	.word	0x0801064c
 800bbb4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bbb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bbb8:	932a      	str	r3, [sp, #168]	; 0xa8
 800bbba:	7bd1      	ldrb	r1, [r2, #15]
 800bbbc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bbc0:	428b      	cmp	r3, r1
 800bbc2:	462a      	mov	r2, r5
 800bbc4:	d109      	bne.n	800bbda <_svfprintf_r+0x19d2>
 800bbc6:	2030      	movs	r0, #48	; 0x30
 800bbc8:	f802 0c01 	strb.w	r0, [r2, #-1]
 800bbcc:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800bbce:	1e53      	subs	r3, r2, #1
 800bbd0:	932a      	str	r3, [sp, #168]	; 0xa8
 800bbd2:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800bbd6:	4299      	cmp	r1, r3
 800bbd8:	d0f6      	beq.n	800bbc8 <_svfprintf_r+0x19c0>
 800bbda:	2b39      	cmp	r3, #57	; 0x39
 800bbdc:	bf0b      	itete	eq
 800bbde:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
 800bbe0:	3301      	addne	r3, #1
 800bbe2:	7a9b      	ldrbeq	r3, [r3, #10]
 800bbe4:	b2db      	uxtbne	r3, r3
 800bbe6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bbea:	e6c8      	b.n	800b97e <_svfprintf_r+0x1776>
 800bbec:	2900      	cmp	r1, #0
 800bbee:	f040 808c 	bne.w	800bd0a <_svfprintf_r+0x1b02>
 800bbf2:	2230      	movs	r2, #48	; 0x30
 800bbf4:	f88d 209a 	strb.w	r2, [sp, #154]	; 0x9a
 800bbf8:	f10d 029b 	add.w	r2, sp, #155	; 0x9b
 800bbfc:	3330      	adds	r3, #48	; 0x30
 800bbfe:	f802 3b01 	strb.w	r3, [r2], #1
 800bc02:	ab26      	add	r3, sp, #152	; 0x98
 800bc04:	1ad3      	subs	r3, r2, r3
 800bc06:	931b      	str	r3, [sp, #108]	; 0x6c
 800bc08:	e5d3      	b.n	800b7b2 <_svfprintf_r+0x15aa>
 800bc0a:	464c      	mov	r4, r9
 800bc0c:	4689      	mov	r9, r1
 800bc0e:	3301      	adds	r3, #1
 800bc10:	443a      	add	r2, r7
 800bc12:	2b07      	cmp	r3, #7
 800bc14:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800bc18:	f8c9 5000 	str.w	r5, [r9]
 800bc1c:	f8c9 7004 	str.w	r7, [r9, #4]
 800bc20:	f77f abab 	ble.w	800b37a <_svfprintf_r+0x1172>
 800bc24:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bc26:	aa2c      	add	r2, sp, #176	; 0xb0
 800bc28:	4650      	mov	r0, sl
 800bc2a:	f001 ffb1 	bl	800db90 <__ssprint_r>
 800bc2e:	2800      	cmp	r0, #0
 800bc30:	f47e af55 	bne.w	800aade <_svfprintf_r+0x8d6>
 800bc34:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800bc38:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800bc3c:	f7ff bb9f 	b.w	800b37e <_svfprintf_r+0x1176>
 800bc40:	1c59      	adds	r1, r3, #1
 800bc42:	4650      	mov	r0, sl
 800bc44:	f7fe f824 	bl	8009c90 <_malloc_r>
 800bc48:	4604      	mov	r4, r0
 800bc4a:	2800      	cmp	r0, #0
 800bc4c:	d0a4      	beq.n	800bb98 <_svfprintf_r+0x1990>
 800bc4e:	900d      	str	r0, [sp, #52]	; 0x34
 800bc50:	e70c      	b.n	800ba6c <_svfprintf_r+0x1864>
 800bc52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc54:	07d8      	lsls	r0, r3, #31
 800bc56:	f57f adb7 	bpl.w	800b7c8 <_svfprintf_r+0x15c0>
 800bc5a:	e5b1      	b.n	800b7c0 <_svfprintf_r+0x15b8>
 800bc5c:	4638      	mov	r0, r7
 800bc5e:	4631      	mov	r1, r6
 800bc60:	2200      	movs	r2, #0
 800bc62:	2300      	movs	r3, #0
 800bc64:	f7f5 f95e 	bl	8000f24 <__aeabi_dcmpeq>
 800bc68:	2800      	cmp	r0, #0
 800bc6a:	f47f ad3f 	bne.w	800b6ec <_svfprintf_r+0x14e4>
 800bc6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc70:	f1c3 0301 	rsb	r3, r3, #1
 800bc74:	9323      	str	r3, [sp, #140]	; 0x8c
 800bc76:	e53a      	b.n	800b6ee <_svfprintf_r+0x14e6>
 800bc78:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bc7a:	4c4a      	ldr	r4, [pc, #296]	; (800bda4 <_svfprintf_r+0x1b9c>)
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	bfb4      	ite	lt
 800bc80:	222d      	movlt	r2, #45	; 0x2d
 800bc82:	f89d 2087 	ldrbge.w	r2, [sp, #135]	; 0x87
 800bc86:	4b48      	ldr	r3, [pc, #288]	; (800bda8 <_svfprintf_r+0x1ba0>)
 800bc88:	bfb8      	it	lt
 800bc8a:	f88d 2087 	strblt.w	r2, [sp, #135]	; 0x87
 800bc8e:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 800bc92:	f7fe bc90 	b.w	800a5b6 <_svfprintf_r+0x3ae>
 800bc96:	930a      	str	r3, [sp, #40]	; 0x28
 800bc98:	e6b3      	b.n	800ba02 <_svfprintf_r+0x17fa>
 800bc9a:	9b08      	ldr	r3, [sp, #32]
 800bc9c:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800bca0:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800bca4:	930a      	str	r3, [sp, #40]	; 0x28
 800bca6:	e490      	b.n	800b5ca <_svfprintf_r+0x13c2>
 800bca8:	f1c3 0301 	rsb	r3, r3, #1
 800bcac:	441a      	add	r2, r3
 800bcae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bcb2:	9307      	str	r3, [sp, #28]
 800bcb4:	2367      	movs	r3, #103	; 0x67
 800bcb6:	920a      	str	r2, [sp, #40]	; 0x28
 800bcb8:	9310      	str	r3, [sp, #64]	; 0x40
 800bcba:	e6af      	b.n	800ba1c <_svfprintf_r+0x1814>
 800bcbc:	2367      	movs	r3, #103	; 0x67
 800bcbe:	9310      	str	r3, [sp, #64]	; 0x40
 800bcc0:	991a      	ldr	r1, [sp, #104]	; 0x68
 800bcc2:	780b      	ldrb	r3, [r1, #0]
 800bcc4:	2bff      	cmp	r3, #255	; 0xff
 800bcc6:	d059      	beq.n	800bd7c <_svfprintf_r+0x1b74>
 800bcc8:	2500      	movs	r5, #0
 800bcca:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bccc:	4628      	mov	r0, r5
 800bcce:	e003      	b.n	800bcd8 <_svfprintf_r+0x1ad0>
 800bcd0:	3001      	adds	r0, #1
 800bcd2:	3101      	adds	r1, #1
 800bcd4:	2bff      	cmp	r3, #255	; 0xff
 800bcd6:	d008      	beq.n	800bcea <_svfprintf_r+0x1ae2>
 800bcd8:	4293      	cmp	r3, r2
 800bcda:	da06      	bge.n	800bcea <_svfprintf_r+0x1ae2>
 800bcdc:	1ad2      	subs	r2, r2, r3
 800bcde:	784b      	ldrb	r3, [r1, #1]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d1f5      	bne.n	800bcd0 <_svfprintf_r+0x1ac8>
 800bce4:	780b      	ldrb	r3, [r1, #0]
 800bce6:	3501      	adds	r5, #1
 800bce8:	e7f4      	b.n	800bcd4 <_svfprintf_r+0x1acc>
 800bcea:	9211      	str	r2, [sp, #68]	; 0x44
 800bcec:	911a      	str	r1, [sp, #104]	; 0x68
 800bcee:	9016      	str	r0, [sp, #88]	; 0x58
 800bcf0:	9512      	str	r5, [sp, #72]	; 0x48
 800bcf2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bcf4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800bcf6:	991d      	ldr	r1, [sp, #116]	; 0x74
 800bcf8:	4413      	add	r3, r2
 800bcfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bcfc:	fb01 2303 	mla	r3, r1, r3, r2
 800bd00:	930a      	str	r3, [sp, #40]	; 0x28
 800bd02:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800bd06:	9307      	str	r3, [sp, #28]
 800bd08:	e56b      	b.n	800b7e2 <_svfprintf_r+0x15da>
 800bd0a:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800bd0e:	e775      	b.n	800bbfc <_svfprintf_r+0x19f4>
 800bd10:	9b08      	ldr	r3, [sp, #32]
 800bd12:	9307      	str	r3, [sp, #28]
 800bd14:	930a      	str	r3, [sp, #40]	; 0x28
 800bd16:	2373      	movs	r3, #115	; 0x73
 800bd18:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800bd1c:	970e      	str	r7, [sp, #56]	; 0x38
 800bd1e:	9008      	str	r0, [sp, #32]
 800bd20:	9012      	str	r0, [sp, #72]	; 0x48
 800bd22:	9016      	str	r0, [sp, #88]	; 0x58
 800bd24:	9310      	str	r3, [sp, #64]	; 0x40
 800bd26:	f7fe bc53 	b.w	800a5d0 <_svfprintf_r+0x3c8>
 800bd2a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bd2c:	18d5      	adds	r5, r2, r3
 800bd2e:	4429      	add	r1, r5
 800bd30:	2366      	movs	r3, #102	; 0x66
 800bd32:	910a      	str	r1, [sp, #40]	; 0x28
 800bd34:	9310      	str	r3, [sp, #64]	; 0x40
 800bd36:	e6ff      	b.n	800bb38 <_svfprintf_r+0x1930>
 800bd38:	9a08      	ldr	r2, [sp, #32]
 800bd3a:	4313      	orrs	r3, r2
 800bd3c:	d105      	bne.n	800bd4a <_svfprintf_r+0x1b42>
 800bd3e:	2301      	movs	r3, #1
 800bd40:	2266      	movs	r2, #102	; 0x66
 800bd42:	9307      	str	r3, [sp, #28]
 800bd44:	9210      	str	r2, [sp, #64]	; 0x40
 800bd46:	930a      	str	r3, [sp, #40]	; 0x28
 800bd48:	e668      	b.n	800ba1c <_svfprintf_r+0x1814>
 800bd4a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bd4c:	1c5d      	adds	r5, r3, #1
 800bd4e:	442a      	add	r2, r5
 800bd50:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bd54:	9307      	str	r3, [sp, #28]
 800bd56:	2366      	movs	r3, #102	; 0x66
 800bd58:	920a      	str	r2, [sp, #40]	; 0x28
 800bd5a:	9310      	str	r3, [sp, #64]	; 0x40
 800bd5c:	e65e      	b.n	800ba1c <_svfprintf_r+0x1814>
 800bd5e:	2302      	movs	r3, #2
 800bd60:	931b      	str	r3, [sp, #108]	; 0x6c
 800bd62:	e526      	b.n	800b7b2 <_svfprintf_r+0x15aa>
 800bd64:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bd66:	f898 3001 	ldrb.w	r3, [r8, #1]
 800bd6a:	4688      	mov	r8, r1
 800bd6c:	f852 1b04 	ldr.w	r1, [r2], #4
 800bd70:	920e      	str	r2, [sp, #56]	; 0x38
 800bd72:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
 800bd76:	9108      	str	r1, [sp, #32]
 800bd78:	f7fe ba9f 	b.w	800a2ba <_svfprintf_r+0xb2>
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	9312      	str	r3, [sp, #72]	; 0x48
 800bd80:	9316      	str	r3, [sp, #88]	; 0x58
 800bd82:	e7b6      	b.n	800bcf2 <_svfprintf_r+0x1aea>
 800bd84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bd86:	8993      	ldrh	r3, [r2, #12]
 800bd88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd8c:	8193      	strh	r3, [r2, #12]
 800bd8e:	f7fe bea6 	b.w	800aade <_svfprintf_r+0x8d6>
 800bd92:	230c      	movs	r3, #12
 800bd94:	f8ca 3000 	str.w	r3, [sl]
 800bd98:	f04f 33ff 	mov.w	r3, #4294967295
 800bd9c:	9309      	str	r3, [sp, #36]	; 0x24
 800bd9e:	f7fe bb45 	b.w	800a42c <_svfprintf_r+0x224>
 800bda2:	bf00      	nop
 800bda4:	08010644 	.word	0x08010644
 800bda8:	08010648 	.word	0x08010648

0800bdac <stdio_exit_handler>:
 800bdac:	4a02      	ldr	r2, [pc, #8]	; (800bdb8 <stdio_exit_handler+0xc>)
 800bdae:	4903      	ldr	r1, [pc, #12]	; (800bdbc <stdio_exit_handler+0x10>)
 800bdb0:	4803      	ldr	r0, [pc, #12]	; (800bdc0 <stdio_exit_handler+0x14>)
 800bdb2:	f000 b8bb 	b.w	800bf2c <_fwalk_sglue>
 800bdb6:	bf00      	nop
 800bdb8:	24000534 	.word	0x24000534
 800bdbc:	0800dc91 	.word	0x0800dc91
 800bdc0:	24000000 	.word	0x24000000

0800bdc4 <cleanup_stdio>:
 800bdc4:	4b0c      	ldr	r3, [pc, #48]	; (800bdf8 <cleanup_stdio+0x34>)
 800bdc6:	6841      	ldr	r1, [r0, #4]
 800bdc8:	4299      	cmp	r1, r3
 800bdca:	b510      	push	{r4, lr}
 800bdcc:	4604      	mov	r4, r0
 800bdce:	d001      	beq.n	800bdd4 <cleanup_stdio+0x10>
 800bdd0:	f001 ff5e 	bl	800dc90 <_fclose_r>
 800bdd4:	68a1      	ldr	r1, [r4, #8]
 800bdd6:	4b09      	ldr	r3, [pc, #36]	; (800bdfc <cleanup_stdio+0x38>)
 800bdd8:	4299      	cmp	r1, r3
 800bdda:	d002      	beq.n	800bde2 <cleanup_stdio+0x1e>
 800bddc:	4620      	mov	r0, r4
 800bdde:	f001 ff57 	bl	800dc90 <_fclose_r>
 800bde2:	68e1      	ldr	r1, [r4, #12]
 800bde4:	4b06      	ldr	r3, [pc, #24]	; (800be00 <cleanup_stdio+0x3c>)
 800bde6:	4299      	cmp	r1, r3
 800bde8:	d004      	beq.n	800bdf4 <cleanup_stdio+0x30>
 800bdea:	4620      	mov	r0, r4
 800bdec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bdf0:	f001 bf4e 	b.w	800dc90 <_fclose_r>
 800bdf4:	bd10      	pop	{r4, pc}
 800bdf6:	bf00      	nop
 800bdf8:	24001990 	.word	0x24001990
 800bdfc:	240019f8 	.word	0x240019f8
 800be00:	24001a60 	.word	0x24001a60

0800be04 <global_stdio_init.part.0>:
 800be04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be08:	4c2a      	ldr	r4, [pc, #168]	; (800beb4 <global_stdio_init.part.0+0xb0>)
 800be0a:	4b2b      	ldr	r3, [pc, #172]	; (800beb8 <global_stdio_init.part.0+0xb4>)
 800be0c:	482b      	ldr	r0, [pc, #172]	; (800bebc <global_stdio_init.part.0+0xb8>)
 800be0e:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 800bec0 <global_stdio_init.part.0+0xbc>
 800be12:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800bec4 <global_stdio_init.part.0+0xc0>
 800be16:	4f2c      	ldr	r7, [pc, #176]	; (800bec8 <global_stdio_init.part.0+0xc4>)
 800be18:	6018      	str	r0, [r3, #0]
 800be1a:	2500      	movs	r5, #0
 800be1c:	2304      	movs	r3, #4
 800be1e:	2208      	movs	r2, #8
 800be20:	4629      	mov	r1, r5
 800be22:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800be26:	4e29      	ldr	r6, [pc, #164]	; (800becc <global_stdio_init.part.0+0xc8>)
 800be28:	6665      	str	r5, [r4, #100]	; 0x64
 800be2a:	e9c4 5302 	strd	r5, r3, [r4, #8]
 800be2e:	e9c4 5500 	strd	r5, r5, [r4]
 800be32:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800be36:	61a5      	str	r5, [r4, #24]
 800be38:	f7fd fe92 	bl	8009b60 <memset>
 800be3c:	4b24      	ldr	r3, [pc, #144]	; (800bed0 <global_stdio_init.part.0+0xcc>)
 800be3e:	6763      	str	r3, [r4, #116]	; 0x74
 800be40:	2208      	movs	r2, #8
 800be42:	4629      	mov	r1, r5
 800be44:	f104 00c4 	add.w	r0, r4, #196	; 0xc4
 800be48:	e9c4 4907 	strd	r4, r9, [r4, #28]
 800be4c:	e9c4 8709 	strd	r8, r7, [r4, #36]	; 0x24
 800be50:	e9c4 551a 	strd	r5, r5, [r4, #104]	; 0x68
 800be54:	e9c4 551e 	strd	r5, r5, [r4, #120]	; 0x78
 800be58:	f8c4 50cc 	str.w	r5, [r4, #204]	; 0xcc
 800be5c:	6725      	str	r5, [r4, #112]	; 0x70
 800be5e:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 800be62:	62e6      	str	r6, [r4, #44]	; 0x2c
 800be64:	f7fd fe7c 	bl	8009b60 <memset>
 800be68:	4b1a      	ldr	r3, [pc, #104]	; (800bed4 <global_stdio_init.part.0+0xd0>)
 800be6a:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 800be6e:	4629      	mov	r1, r5
 800be70:	f104 0368 	add.w	r3, r4, #104	; 0x68
 800be74:	2208      	movs	r2, #8
 800be76:	f504 7096 	add.w	r0, r4, #300	; 0x12c
 800be7a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 800be7e:	e9c4 9822 	strd	r9, r8, [r4, #136]	; 0x88
 800be82:	e9c4 7624 	strd	r7, r6, [r4, #144]	; 0x90
 800be86:	e9c4 5534 	strd	r5, r5, [r4, #208]	; 0xd0
 800be8a:	e9c4 5538 	strd	r5, r5, [r4, #224]	; 0xe0
 800be8e:	f8c4 5134 	str.w	r5, [r4, #308]	; 0x134
 800be92:	f8c4 50d8 	str.w	r5, [r4, #216]	; 0xd8
 800be96:	f8c4 50e8 	str.w	r5, [r4, #232]	; 0xe8
 800be9a:	f7fd fe61 	bl	8009b60 <memset>
 800be9e:	f104 03d0 	add.w	r3, r4, #208	; 0xd0
 800bea2:	e9c4 983c 	strd	r9, r8, [r4, #240]	; 0xf0
 800bea6:	e9c4 763e 	strd	r7, r6, [r4, #248]	; 0xf8
 800beaa:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
 800beae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800beb2:	bf00      	nop
 800beb4:	24001990 	.word	0x24001990
 800beb8:	24001ac8 	.word	0x24001ac8
 800bebc:	0800bdad 	.word	0x0800bdad
 800bec0:	0800bf75 	.word	0x0800bf75
 800bec4:	0800bf99 	.word	0x0800bf99
 800bec8:	0800bfd9 	.word	0x0800bfd9
 800becc:	0800bff9 	.word	0x0800bff9
 800bed0:	00010009 	.word	0x00010009
 800bed4:	00020012 	.word	0x00020012

0800bed8 <__sinit>:
 800bed8:	b510      	push	{r4, lr}
 800beda:	4604      	mov	r4, r0
 800bedc:	480a      	ldr	r0, [pc, #40]	; (800bf08 <__sinit+0x30>)
 800bede:	f000 f8cf 	bl	800c080 <__retarget_lock_acquire_recursive>
 800bee2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bee4:	b923      	cbnz	r3, 800bef0 <__sinit+0x18>
 800bee6:	4b09      	ldr	r3, [pc, #36]	; (800bf0c <__sinit+0x34>)
 800bee8:	4a09      	ldr	r2, [pc, #36]	; (800bf10 <__sinit+0x38>)
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	6362      	str	r2, [r4, #52]	; 0x34
 800beee:	b123      	cbz	r3, 800befa <__sinit+0x22>
 800bef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bef4:	4804      	ldr	r0, [pc, #16]	; (800bf08 <__sinit+0x30>)
 800bef6:	f000 b8c5 	b.w	800c084 <__retarget_lock_release_recursive>
 800befa:	f7ff ff83 	bl	800be04 <global_stdio_init.part.0>
 800befe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf02:	4801      	ldr	r0, [pc, #4]	; (800bf08 <__sinit+0x30>)
 800bf04:	f000 b8be 	b.w	800c084 <__retarget_lock_release_recursive>
 800bf08:	24001ad4 	.word	0x24001ad4
 800bf0c:	24001ac8 	.word	0x24001ac8
 800bf10:	0800bdc5 	.word	0x0800bdc5

0800bf14 <__sfp_lock_acquire>:
 800bf14:	4801      	ldr	r0, [pc, #4]	; (800bf1c <__sfp_lock_acquire+0x8>)
 800bf16:	f000 b8b3 	b.w	800c080 <__retarget_lock_acquire_recursive>
 800bf1a:	bf00      	nop
 800bf1c:	24001ad4 	.word	0x24001ad4

0800bf20 <__sfp_lock_release>:
 800bf20:	4801      	ldr	r0, [pc, #4]	; (800bf28 <__sfp_lock_release+0x8>)
 800bf22:	f000 b8af 	b.w	800c084 <__retarget_lock_release_recursive>
 800bf26:	bf00      	nop
 800bf28:	24001ad4 	.word	0x24001ad4

0800bf2c <_fwalk_sglue>:
 800bf2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf30:	4680      	mov	r8, r0
 800bf32:	460f      	mov	r7, r1
 800bf34:	4616      	mov	r6, r2
 800bf36:	f04f 0900 	mov.w	r9, #0
 800bf3a:	e9d6 5401 	ldrd	r5, r4, [r6, #4]
 800bf3e:	3d01      	subs	r5, #1
 800bf40:	d411      	bmi.n	800bf66 <_fwalk_sglue+0x3a>
 800bf42:	89a3      	ldrh	r3, [r4, #12]
 800bf44:	2b01      	cmp	r3, #1
 800bf46:	f105 35ff 	add.w	r5, r5, #4294967295
 800bf4a:	d908      	bls.n	800bf5e <_fwalk_sglue+0x32>
 800bf4c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800bf50:	3301      	adds	r3, #1
 800bf52:	4621      	mov	r1, r4
 800bf54:	d003      	beq.n	800bf5e <_fwalk_sglue+0x32>
 800bf56:	4640      	mov	r0, r8
 800bf58:	47b8      	blx	r7
 800bf5a:	ea49 0900 	orr.w	r9, r9, r0
 800bf5e:	1c6b      	adds	r3, r5, #1
 800bf60:	f104 0468 	add.w	r4, r4, #104	; 0x68
 800bf64:	d1ed      	bne.n	800bf42 <_fwalk_sglue+0x16>
 800bf66:	6836      	ldr	r6, [r6, #0]
 800bf68:	2e00      	cmp	r6, #0
 800bf6a:	d1e6      	bne.n	800bf3a <_fwalk_sglue+0xe>
 800bf6c:	4648      	mov	r0, r9
 800bf6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf72:	bf00      	nop

0800bf74 <__sread>:
 800bf74:	b510      	push	{r4, lr}
 800bf76:	460c      	mov	r4, r1
 800bf78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf7c:	f7fd f9ce 	bl	800931c <_read_r>
 800bf80:	2800      	cmp	r0, #0
 800bf82:	db03      	blt.n	800bf8c <__sread+0x18>
 800bf84:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800bf86:	4403      	add	r3, r0
 800bf88:	6523      	str	r3, [r4, #80]	; 0x50
 800bf8a:	bd10      	pop	{r4, pc}
 800bf8c:	89a3      	ldrh	r3, [r4, #12]
 800bf8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bf92:	81a3      	strh	r3, [r4, #12]
 800bf94:	bd10      	pop	{r4, pc}
 800bf96:	bf00      	nop

0800bf98 <__swrite>:
 800bf98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf9c:	460c      	mov	r4, r1
 800bf9e:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
 800bfa2:	461f      	mov	r7, r3
 800bfa4:	05cb      	lsls	r3, r1, #23
 800bfa6:	4605      	mov	r5, r0
 800bfa8:	4616      	mov	r6, r2
 800bfaa:	d40b      	bmi.n	800bfc4 <__swrite+0x2c>
 800bfac:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800bfb0:	81a1      	strh	r1, [r4, #12]
 800bfb2:	463b      	mov	r3, r7
 800bfb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfb8:	4632      	mov	r2, r6
 800bfba:	4628      	mov	r0, r5
 800bfbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfc0:	f7fd b9ca 	b.w	8009358 <_write_r>
 800bfc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfc8:	2302      	movs	r3, #2
 800bfca:	2200      	movs	r2, #0
 800bfcc:	f7fd f9b7 	bl	800933e <_lseek_r>
 800bfd0:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 800bfd4:	e7ea      	b.n	800bfac <__swrite+0x14>
 800bfd6:	bf00      	nop

0800bfd8 <__sseek>:
 800bfd8:	b510      	push	{r4, lr}
 800bfda:	460c      	mov	r4, r1
 800bfdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfe0:	f7fd f9ad 	bl	800933e <_lseek_r>
 800bfe4:	89a3      	ldrh	r3, [r4, #12]
 800bfe6:	1c42      	adds	r2, r0, #1
 800bfe8:	bf0e      	itee	eq
 800bfea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bfee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bff2:	6520      	strne	r0, [r4, #80]	; 0x50
 800bff4:	81a3      	strh	r3, [r4, #12]
 800bff6:	bd10      	pop	{r4, pc}

0800bff8 <__sclose>:
 800bff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bffc:	f7fd b9b9 	b.w	8009372 <_close_r>

0800c000 <strncpy>:
 800c000:	ea40 0301 	orr.w	r3, r0, r1
 800c004:	079b      	lsls	r3, r3, #30
 800c006:	b530      	push	{r4, r5, lr}
 800c008:	d101      	bne.n	800c00e <strncpy+0xe>
 800c00a:	2a03      	cmp	r2, #3
 800c00c:	d80f      	bhi.n	800c02e <strncpy+0x2e>
 800c00e:	4684      	mov	ip, r0
 800c010:	f101 3eff 	add.w	lr, r1, #4294967295
 800c014:	e007      	b.n	800c026 <strncpy+0x26>
 800c016:	f81e 1f01 	ldrb.w	r1, [lr, #1]!
 800c01a:	f803 1b01 	strb.w	r1, [r3], #1
 800c01e:	1e54      	subs	r4, r2, #1
 800c020:	b1c1      	cbz	r1, 800c054 <strncpy+0x54>
 800c022:	469c      	mov	ip, r3
 800c024:	4622      	mov	r2, r4
 800c026:	4663      	mov	r3, ip
 800c028:	2a00      	cmp	r2, #0
 800c02a:	d1f4      	bne.n	800c016 <strncpy+0x16>
 800c02c:	bd30      	pop	{r4, r5, pc}
 800c02e:	460b      	mov	r3, r1
 800c030:	4684      	mov	ip, r0
 800c032:	4619      	mov	r1, r3
 800c034:	f853 5b04 	ldr.w	r5, [r3], #4
 800c038:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
 800c03c:	ea24 0405 	bic.w	r4, r4, r5
 800c040:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 800c044:	d1e4      	bne.n	800c010 <strncpy+0x10>
 800c046:	3a04      	subs	r2, #4
 800c048:	2a03      	cmp	r2, #3
 800c04a:	f84c 5b04 	str.w	r5, [ip], #4
 800c04e:	4619      	mov	r1, r3
 800c050:	d8ef      	bhi.n	800c032 <strncpy+0x32>
 800c052:	e7dd      	b.n	800c010 <strncpy+0x10>
 800c054:	4494      	add	ip, r2
 800c056:	2c00      	cmp	r4, #0
 800c058:	d0e8      	beq.n	800c02c <strncpy+0x2c>
 800c05a:	f803 1b01 	strb.w	r1, [r3], #1
 800c05e:	4563      	cmp	r3, ip
 800c060:	d1fb      	bne.n	800c05a <strncpy+0x5a>
 800c062:	bd30      	pop	{r4, r5, pc}

0800c064 <__locale_mb_cur_max>:
 800c064:	4b01      	ldr	r3, [pc, #4]	; (800c06c <__locale_mb_cur_max+0x8>)
 800c066:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800c06a:	4770      	bx	lr
 800c06c:	24000540 	.word	0x24000540

0800c070 <_localeconv_r>:
 800c070:	4800      	ldr	r0, [pc, #0]	; (800c074 <_localeconv_r+0x4>)
 800c072:	4770      	bx	lr
 800c074:	24000630 	.word	0x24000630

0800c078 <__retarget_lock_init_recursive>:
 800c078:	4770      	bx	lr
 800c07a:	bf00      	nop

0800c07c <__retarget_lock_close_recursive>:
 800c07c:	4770      	bx	lr
 800c07e:	bf00      	nop

0800c080 <__retarget_lock_acquire_recursive>:
 800c080:	4770      	bx	lr
 800c082:	bf00      	nop

0800c084 <__retarget_lock_release_recursive>:
 800c084:	4770      	bx	lr
 800c086:	bf00      	nop

0800c088 <frexp>:
 800c088:	f8df c060 	ldr.w	ip, [pc, #96]	; 800c0ec <frexp+0x64>
 800c08c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c08e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c092:	2700      	movs	r7, #0
 800c094:	4563      	cmp	r3, ip
 800c096:	4604      	mov	r4, r0
 800c098:	460d      	mov	r5, r1
 800c09a:	4616      	mov	r6, r2
 800c09c:	6017      	str	r7, [r2, #0]
 800c09e:	dc22      	bgt.n	800c0e6 <frexp+0x5e>
 800c0a0:	4684      	mov	ip, r0
 800c0a2:	ea53 0c0c 	orrs.w	ip, r3, ip
 800c0a6:	d01e      	beq.n	800c0e6 <frexp+0x5e>
 800c0a8:	f8df c044 	ldr.w	ip, [pc, #68]	; 800c0f0 <frexp+0x68>
 800c0ac:	ea01 0c0c 	and.w	ip, r1, ip
 800c0b0:	460a      	mov	r2, r1
 800c0b2:	f1bc 0f00 	cmp.w	ip, #0
 800c0b6:	d109      	bne.n	800c0cc <frexp+0x44>
 800c0b8:	4b0e      	ldr	r3, [pc, #56]	; (800c0f4 <frexp+0x6c>)
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	f7f4 fcca 	bl	8000a54 <__aeabi_dmul>
 800c0c0:	f06f 0735 	mvn.w	r7, #53	; 0x35
 800c0c4:	4604      	mov	r4, r0
 800c0c6:	460a      	mov	r2, r1
 800c0c8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c0cc:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800c0d0:	151b      	asrs	r3, r3, #20
 800c0d2:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800c0d6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c0da:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800c0de:	443b      	add	r3, r7
 800c0e0:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800c0e4:	6033      	str	r3, [r6, #0]
 800c0e6:	4620      	mov	r0, r4
 800c0e8:	4629      	mov	r1, r5
 800c0ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0ec:	7fefffff 	.word	0x7fefffff
 800c0f0:	7ff00000 	.word	0x7ff00000
 800c0f4:	43500000 	.word	0x43500000

0800c0f8 <quorem>:
 800c0f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0fc:	6903      	ldr	r3, [r0, #16]
 800c0fe:	690c      	ldr	r4, [r1, #16]
 800c100:	42a3      	cmp	r3, r4
 800c102:	b083      	sub	sp, #12
 800c104:	f2c0 8088 	blt.w	800c218 <quorem+0x120>
 800c108:	3c01      	subs	r4, #1
 800c10a:	f101 0514 	add.w	r5, r1, #20
 800c10e:	00a3      	lsls	r3, r4, #2
 800c110:	f100 0814 	add.w	r8, r0, #20
 800c114:	9300      	str	r3, [sp, #0]
 800c116:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800c11a:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800c11e:	3301      	adds	r3, #1
 800c120:	468a      	mov	sl, r1
 800c122:	429a      	cmp	r2, r3
 800c124:	eb08 0184 	add.w	r1, r8, r4, lsl #2
 800c128:	4681      	mov	r9, r0
 800c12a:	eb05 0784 	add.w	r7, r5, r4, lsl #2
 800c12e:	9101      	str	r1, [sp, #4]
 800c130:	fbb2 f6f3 	udiv	r6, r2, r3
 800c134:	d33a      	bcc.n	800c1ac <quorem+0xb4>
 800c136:	f04f 0c00 	mov.w	ip, #0
 800c13a:	46ae      	mov	lr, r5
 800c13c:	4640      	mov	r0, r8
 800c13e:	4662      	mov	r2, ip
 800c140:	4663      	mov	r3, ip
 800c142:	f85e bb04 	ldr.w	fp, [lr], #4
 800c146:	6801      	ldr	r1, [r0, #0]
 800c148:	fa1f fc8b 	uxth.w	ip, fp
 800c14c:	fb06 330c 	mla	r3, r6, ip, r3
 800c150:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800c154:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 800c158:	fb06 cc0b 	mla	ip, r6, fp, ip
 800c15c:	b29b      	uxth	r3, r3
 800c15e:	1ad3      	subs	r3, r2, r3
 800c160:	fa1f f28c 	uxth.w	r2, ip
 800c164:	fa13 f381 	uxtah	r3, r3, r1
 800c168:	ebc2 4211 	rsb	r2, r2, r1, lsr #16
 800c16c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c170:	b29b      	uxth	r3, r3
 800c172:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c176:	4577      	cmp	r7, lr
 800c178:	f840 3b04 	str.w	r3, [r0], #4
 800c17c:	ea4f 4222 	mov.w	r2, r2, asr #16
 800c180:	ea4f 431c 	mov.w	r3, ip, lsr #16
 800c184:	d2dd      	bcs.n	800c142 <quorem+0x4a>
 800c186:	9b00      	ldr	r3, [sp, #0]
 800c188:	f858 3003 	ldr.w	r3, [r8, r3]
 800c18c:	b973      	cbnz	r3, 800c1ac <quorem+0xb4>
 800c18e:	9b01      	ldr	r3, [sp, #4]
 800c190:	3b04      	subs	r3, #4
 800c192:	4598      	cmp	r8, r3
 800c194:	d304      	bcc.n	800c1a0 <quorem+0xa8>
 800c196:	e007      	b.n	800c1a8 <quorem+0xb0>
 800c198:	4598      	cmp	r8, r3
 800c19a:	f104 34ff 	add.w	r4, r4, #4294967295
 800c19e:	d203      	bcs.n	800c1a8 <quorem+0xb0>
 800c1a0:	f853 2904 	ldr.w	r2, [r3], #-4
 800c1a4:	2a00      	cmp	r2, #0
 800c1a6:	d0f7      	beq.n	800c198 <quorem+0xa0>
 800c1a8:	f8c9 4010 	str.w	r4, [r9, #16]
 800c1ac:	4651      	mov	r1, sl
 800c1ae:	4648      	mov	r0, r9
 800c1b0:	f001 fb82 	bl	800d8b8 <__mcmp>
 800c1b4:	2800      	cmp	r0, #0
 800c1b6:	db2b      	blt.n	800c210 <quorem+0x118>
 800c1b8:	3601      	adds	r6, #1
 800c1ba:	4641      	mov	r1, r8
 800c1bc:	2300      	movs	r3, #0
 800c1be:	f855 0b04 	ldr.w	r0, [r5], #4
 800c1c2:	f8d1 c000 	ldr.w	ip, [r1]
 800c1c6:	b282      	uxth	r2, r0
 800c1c8:	1a9a      	subs	r2, r3, r2
 800c1ca:	0c03      	lsrs	r3, r0, #16
 800c1cc:	fa12 f28c 	uxtah	r2, r2, ip
 800c1d0:	ebc3 431c 	rsb	r3, r3, ip, lsr #16
 800c1d4:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800c1d8:	b292      	uxth	r2, r2
 800c1da:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c1de:	42af      	cmp	r7, r5
 800c1e0:	f841 2b04 	str.w	r2, [r1], #4
 800c1e4:	ea4f 4323 	mov.w	r3, r3, asr #16
 800c1e8:	d2e9      	bcs.n	800c1be <quorem+0xc6>
 800c1ea:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800c1ee:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 800c1f2:	b96a      	cbnz	r2, 800c210 <quorem+0x118>
 800c1f4:	3b04      	subs	r3, #4
 800c1f6:	4598      	cmp	r8, r3
 800c1f8:	d304      	bcc.n	800c204 <quorem+0x10c>
 800c1fa:	e007      	b.n	800c20c <quorem+0x114>
 800c1fc:	4598      	cmp	r8, r3
 800c1fe:	f104 34ff 	add.w	r4, r4, #4294967295
 800c202:	d203      	bcs.n	800c20c <quorem+0x114>
 800c204:	f853 2904 	ldr.w	r2, [r3], #-4
 800c208:	2a00      	cmp	r2, #0
 800c20a:	d0f7      	beq.n	800c1fc <quorem+0x104>
 800c20c:	f8c9 4010 	str.w	r4, [r9, #16]
 800c210:	4630      	mov	r0, r6
 800c212:	b003      	add	sp, #12
 800c214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c218:	2000      	movs	r0, #0
 800c21a:	b003      	add	sp, #12
 800c21c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c220 <_dtoa_r>:
 800c220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c224:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800c226:	b099      	sub	sp, #100	; 0x64
 800c228:	4690      	mov	r8, r2
 800c22a:	4699      	mov	r9, r3
 800c22c:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800c230:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800c232:	4604      	mov	r4, r0
 800c234:	b141      	cbz	r1, 800c248 <_dtoa_r+0x28>
 800c236:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c238:	604a      	str	r2, [r1, #4]
 800c23a:	2301      	movs	r3, #1
 800c23c:	4093      	lsls	r3, r2
 800c23e:	608b      	str	r3, [r1, #8]
 800c240:	f001 f8dc 	bl	800d3fc <_Bfree>
 800c244:	2300      	movs	r3, #0
 800c246:	63a3      	str	r3, [r4, #56]	; 0x38
 800c248:	f1b9 0a00 	subs.w	sl, r9, #0
 800c24c:	bfb4      	ite	lt
 800c24e:	2301      	movlt	r3, #1
 800c250:	2300      	movge	r3, #0
 800c252:	602b      	str	r3, [r5, #0]
 800c254:	4b76      	ldr	r3, [pc, #472]	; (800c430 <_dtoa_r+0x210>)
 800c256:	bfbc      	itt	lt
 800c258:	f02a 4a00 	biclt.w	sl, sl, #2147483648	; 0x80000000
 800c25c:	f8cd a014 	strlt.w	sl, [sp, #20]
 800c260:	ea33 030a 	bics.w	r3, r3, sl
 800c264:	f000 80ab 	beq.w	800c3be <_dtoa_r+0x19e>
 800c268:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c26c:	4610      	mov	r0, r2
 800c26e:	4619      	mov	r1, r3
 800c270:	2200      	movs	r2, #0
 800c272:	2300      	movs	r3, #0
 800c274:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c278:	f7f4 fe54 	bl	8000f24 <__aeabi_dcmpeq>
 800c27c:	4607      	mov	r7, r0
 800c27e:	b178      	cbz	r0, 800c2a0 <_dtoa_r+0x80>
 800c280:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c282:	2301      	movs	r3, #1
 800c284:	6013      	str	r3, [r2, #0]
 800c286:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c288:	2b00      	cmp	r3, #0
 800c28a:	f000 83ae 	beq.w	800c9ea <_dtoa_r+0x7ca>
 800c28e:	4b69      	ldr	r3, [pc, #420]	; (800c434 <_dtoa_r+0x214>)
 800c290:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c292:	6013      	str	r3, [r2, #0]
 800c294:	3b01      	subs	r3, #1
 800c296:	9303      	str	r3, [sp, #12]
 800c298:	9803      	ldr	r0, [sp, #12]
 800c29a:	b019      	add	sp, #100	; 0x64
 800c29c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2a0:	ab16      	add	r3, sp, #88	; 0x58
 800c2a2:	9301      	str	r3, [sp, #4]
 800c2a4:	ab17      	add	r3, sp, #92	; 0x5c
 800c2a6:	9300      	str	r3, [sp, #0]
 800c2a8:	4620      	mov	r0, r4
 800c2aa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c2ae:	f001 fbcd 	bl	800da4c <__d2b>
 800c2b2:	ea5f 561a 	movs.w	r6, sl, lsr #20
 800c2b6:	4605      	mov	r5, r0
 800c2b8:	f040 8097 	bne.w	800c3ea <_dtoa_r+0x1ca>
 800c2bc:	e9dd 7616 	ldrd	r7, r6, [sp, #88]	; 0x58
 800c2c0:	443e      	add	r6, r7
 800c2c2:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800c2c6:	2b20      	cmp	r3, #32
 800c2c8:	f340 83a6 	ble.w	800ca18 <_dtoa_r+0x7f8>
 800c2cc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800c2d0:	fa0a fa03 	lsl.w	sl, sl, r3
 800c2d4:	f206 4312 	addw	r3, r6, #1042	; 0x412
 800c2d8:	fa28 f003 	lsr.w	r0, r8, r3
 800c2dc:	ea4a 0000 	orr.w	r0, sl, r0
 800c2e0:	f7f4 fb3e 	bl	8000960 <__aeabi_ui2d>
 800c2e4:	2301      	movs	r3, #1
 800c2e6:	3e01      	subs	r6, #1
 800c2e8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800c2ec:	930f      	str	r3, [sp, #60]	; 0x3c
 800c2ee:	4b52      	ldr	r3, [pc, #328]	; (800c438 <_dtoa_r+0x218>)
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	f7f4 f9f7 	bl	80006e4 <__aeabi_dsub>
 800c2f6:	a348      	add	r3, pc, #288	; (adr r3, 800c418 <_dtoa_r+0x1f8>)
 800c2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2fc:	f7f4 fbaa 	bl	8000a54 <__aeabi_dmul>
 800c300:	a347      	add	r3, pc, #284	; (adr r3, 800c420 <_dtoa_r+0x200>)
 800c302:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c306:	f7f4 f9ef 	bl	80006e8 <__adddf3>
 800c30a:	4680      	mov	r8, r0
 800c30c:	4630      	mov	r0, r6
 800c30e:	4689      	mov	r9, r1
 800c310:	f7f4 fb36 	bl	8000980 <__aeabi_i2d>
 800c314:	a344      	add	r3, pc, #272	; (adr r3, 800c428 <_dtoa_r+0x208>)
 800c316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c31a:	f7f4 fb9b 	bl	8000a54 <__aeabi_dmul>
 800c31e:	4602      	mov	r2, r0
 800c320:	460b      	mov	r3, r1
 800c322:	4640      	mov	r0, r8
 800c324:	4649      	mov	r1, r9
 800c326:	f7f4 f9df 	bl	80006e8 <__adddf3>
 800c32a:	4680      	mov	r8, r0
 800c32c:	4689      	mov	r9, r1
 800c32e:	f7f4 fe41 	bl	8000fb4 <__aeabi_d2iz>
 800c332:	2200      	movs	r2, #0
 800c334:	4683      	mov	fp, r0
 800c336:	2300      	movs	r3, #0
 800c338:	4640      	mov	r0, r8
 800c33a:	4649      	mov	r1, r9
 800c33c:	f7f4 fdfc 	bl	8000f38 <__aeabi_dcmplt>
 800c340:	2800      	cmp	r0, #0
 800c342:	f040 8345 	bne.w	800c9d0 <_dtoa_r+0x7b0>
 800c346:	f1bb 0f16 	cmp.w	fp, #22
 800c34a:	f200 8334 	bhi.w	800c9b6 <_dtoa_r+0x796>
 800c34e:	4b3b      	ldr	r3, [pc, #236]	; (800c43c <_dtoa_r+0x21c>)
 800c350:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c354:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c358:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c35c:	f7f4 fdec 	bl	8000f38 <__aeabi_dcmplt>
 800c360:	2800      	cmp	r0, #0
 800c362:	d071      	beq.n	800c448 <_dtoa_r+0x228>
 800c364:	2300      	movs	r3, #0
 800c366:	1bbf      	subs	r7, r7, r6
 800c368:	930e      	str	r3, [sp, #56]	; 0x38
 800c36a:	1e7b      	subs	r3, r7, #1
 800c36c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c370:	9306      	str	r3, [sp, #24]
 800c372:	f100 8327 	bmi.w	800c9c4 <_dtoa_r+0x7a4>
 800c376:	2300      	movs	r3, #0
 800c378:	9309      	str	r3, [sp, #36]	; 0x24
 800c37a:	f1bb 0f00 	cmp.w	fp, #0
 800c37e:	da6a      	bge.n	800c456 <_dtoa_r+0x236>
 800c380:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c382:	f8cd b01c 	str.w	fp, [sp, #28]
 800c386:	eba3 030b 	sub.w	r3, r3, fp
 800c38a:	9309      	str	r3, [sp, #36]	; 0x24
 800c38c:	f1cb 0300 	rsb	r3, fp, #0
 800c390:	930d      	str	r3, [sp, #52]	; 0x34
 800c392:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c394:	2b09      	cmp	r3, #9
 800c396:	f04f 0b00 	mov.w	fp, #0
 800c39a:	d865      	bhi.n	800c468 <_dtoa_r+0x248>
 800c39c:	2b05      	cmp	r3, #5
 800c39e:	f340 8339 	ble.w	800ca14 <_dtoa_r+0x7f4>
 800c3a2:	3b04      	subs	r3, #4
 800c3a4:	9322      	str	r3, [sp, #136]	; 0x88
 800c3a6:	2600      	movs	r6, #0
 800c3a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c3aa:	3b02      	subs	r3, #2
 800c3ac:	2b03      	cmp	r3, #3
 800c3ae:	f200 8667 	bhi.w	800d080 <_dtoa_r+0xe60>
 800c3b2:	e8df f013 	tbh	[pc, r3, lsl #1]
 800c3b6:	044e      	.short	0x044e
 800c3b8:	0442044b 	.word	0x0442044b
 800c3bc:	0425      	.short	0x0425
 800c3be:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c3c0:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800c3c4:	f242 730f 	movw	r3, #9999	; 0x270f
 800c3c8:	ea5a 0a08 	orrs.w	sl, sl, r8
 800c3cc:	6013      	str	r3, [r2, #0]
 800c3ce:	d11a      	bne.n	800c406 <_dtoa_r+0x1e6>
 800c3d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	f000 8663 	beq.w	800d09e <_dtoa_r+0xe7e>
 800c3d8:	4b19      	ldr	r3, [pc, #100]	; (800c440 <_dtoa_r+0x220>)
 800c3da:	9303      	str	r3, [sp, #12]
 800c3dc:	3308      	adds	r3, #8
 800c3de:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c3e0:	9803      	ldr	r0, [sp, #12]
 800c3e2:	6013      	str	r3, [r2, #0]
 800c3e4:	b019      	add	sp, #100	; 0x64
 800c3e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3ea:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800c3ee:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800c3f2:	4608      	mov	r0, r1
 800c3f4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800c3f8:	970f      	str	r7, [sp, #60]	; 0x3c
 800c3fa:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800c3fe:	9f16      	ldr	r7, [sp, #88]	; 0x58
 800c400:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800c404:	e773      	b.n	800c2ee <_dtoa_r+0xce>
 800c406:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c408:	2b00      	cmp	r3, #0
 800c40a:	f040 83db 	bne.w	800cbc4 <_dtoa_r+0x9a4>
 800c40e:	4b0d      	ldr	r3, [pc, #52]	; (800c444 <_dtoa_r+0x224>)
 800c410:	9303      	str	r3, [sp, #12]
 800c412:	e741      	b.n	800c298 <_dtoa_r+0x78>
 800c414:	f3af 8000 	nop.w
 800c418:	636f4361 	.word	0x636f4361
 800c41c:	3fd287a7 	.word	0x3fd287a7
 800c420:	8b60c8b3 	.word	0x8b60c8b3
 800c424:	3fc68a28 	.word	0x3fc68a28
 800c428:	509f79fb 	.word	0x509f79fb
 800c42c:	3fd34413 	.word	0x3fd34413
 800c430:	7ff00000 	.word	0x7ff00000
 800c434:	0801067d 	.word	0x0801067d
 800c438:	3ff80000 	.word	0x3ff80000
 800c43c:	080107f0 	.word	0x080107f0
 800c440:	080106e8 	.word	0x080106e8
 800c444:	080106f4 	.word	0x080106f4
 800c448:	1bbf      	subs	r7, r7, r6
 800c44a:	1e7b      	subs	r3, r7, #1
 800c44c:	9306      	str	r3, [sp, #24]
 800c44e:	f100 847e 	bmi.w	800cd4e <_dtoa_r+0xb2e>
 800c452:	900e      	str	r0, [sp, #56]	; 0x38
 800c454:	9009      	str	r0, [sp, #36]	; 0x24
 800c456:	9b06      	ldr	r3, [sp, #24]
 800c458:	445b      	add	r3, fp
 800c45a:	e9cd 3b06 	strd	r3, fp, [sp, #24]
 800c45e:	2300      	movs	r3, #0
 800c460:	930d      	str	r3, [sp, #52]	; 0x34
 800c462:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c464:	2b09      	cmp	r3, #9
 800c466:	d999      	bls.n	800c39c <_dtoa_r+0x17c>
 800c468:	2300      	movs	r3, #0
 800c46a:	e9cd 3322 	strd	r3, r3, [sp, #136]	; 0x88
 800c46e:	2601      	movs	r6, #1
 800c470:	f04f 33ff 	mov.w	r3, #4294967295
 800c474:	960c      	str	r6, [sp, #48]	; 0x30
 800c476:	9308      	str	r3, [sp, #32]
 800c478:	9b08      	ldr	r3, [sp, #32]
 800c47a:	9312      	str	r3, [sp, #72]	; 0x48
 800c47c:	2100      	movs	r1, #0
 800c47e:	63e1      	str	r1, [r4, #60]	; 0x3c
 800c480:	4620      	mov	r0, r4
 800c482:	f000 ff95 	bl	800d3b0 <_Balloc>
 800c486:	9003      	str	r0, [sp, #12]
 800c488:	2800      	cmp	r0, #0
 800c48a:	f000 8601 	beq.w	800d090 <_dtoa_r+0xe70>
 800c48e:	9b03      	ldr	r3, [sp, #12]
 800c490:	63a3      	str	r3, [r4, #56]	; 0x38
 800c492:	9b08      	ldr	r3, [sp, #32]
 800c494:	2b0e      	cmp	r3, #14
 800c496:	f200 8113 	bhi.w	800c6c0 <_dtoa_r+0x4a0>
 800c49a:	2e00      	cmp	r6, #0
 800c49c:	f000 8110 	beq.w	800c6c0 <_dtoa_r+0x4a0>
 800c4a0:	9907      	ldr	r1, [sp, #28]
 800c4a2:	2900      	cmp	r1, #0
 800c4a4:	f340 8455 	ble.w	800cd52 <_dtoa_r+0xb32>
 800c4a8:	4bae      	ldr	r3, [pc, #696]	; (800c764 <_dtoa_r+0x544>)
 800c4aa:	f001 020f 	and.w	r2, r1, #15
 800c4ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c4b2:	ea4f 1821 	mov.w	r8, r1, asr #4
 800c4b6:	05c9      	lsls	r1, r1, #23
 800c4b8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c4bc:	f140 8411 	bpl.w	800cce2 <_dtoa_r+0xac2>
 800c4c0:	4ba9      	ldr	r3, [pc, #676]	; (800c768 <_dtoa_r+0x548>)
 800c4c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c4c6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c4ca:	f7f4 fbed 	bl	8000ca8 <__aeabi_ddiv>
 800c4ce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c4d2:	f008 080f 	and.w	r8, r8, #15
 800c4d6:	f04f 0a03 	mov.w	sl, #3
 800c4da:	f1b8 0f00 	cmp.w	r8, #0
 800c4de:	d013      	beq.n	800c508 <_dtoa_r+0x2e8>
 800c4e0:	f8df 9284 	ldr.w	r9, [pc, #644]	; 800c768 <_dtoa_r+0x548>
 800c4e4:	f018 0f01 	tst.w	r8, #1
 800c4e8:	d009      	beq.n	800c4fe <_dtoa_r+0x2de>
 800c4ea:	4630      	mov	r0, r6
 800c4ec:	4639      	mov	r1, r7
 800c4ee:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c4f2:	f7f4 faaf 	bl	8000a54 <__aeabi_dmul>
 800c4f6:	f10a 0a01 	add.w	sl, sl, #1
 800c4fa:	4606      	mov	r6, r0
 800c4fc:	460f      	mov	r7, r1
 800c4fe:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c502:	f109 0908 	add.w	r9, r9, #8
 800c506:	d1ed      	bne.n	800c4e4 <_dtoa_r+0x2c4>
 800c508:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c50c:	4632      	mov	r2, r6
 800c50e:	463b      	mov	r3, r7
 800c510:	f7f4 fbca 	bl	8000ca8 <__aeabi_ddiv>
 800c514:	4680      	mov	r8, r0
 800c516:	4689      	mov	r9, r1
 800c518:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c51a:	b143      	cbz	r3, 800c52e <_dtoa_r+0x30e>
 800c51c:	4b93      	ldr	r3, [pc, #588]	; (800c76c <_dtoa_r+0x54c>)
 800c51e:	2200      	movs	r2, #0
 800c520:	4640      	mov	r0, r8
 800c522:	4649      	mov	r1, r9
 800c524:	f7f4 fd08 	bl	8000f38 <__aeabi_dcmplt>
 800c528:	2800      	cmp	r0, #0
 800c52a:	f040 852a 	bne.w	800cf82 <_dtoa_r+0xd62>
 800c52e:	4650      	mov	r0, sl
 800c530:	f7f4 fa26 	bl	8000980 <__aeabi_i2d>
 800c534:	4642      	mov	r2, r8
 800c536:	464b      	mov	r3, r9
 800c538:	f7f4 fa8c 	bl	8000a54 <__aeabi_dmul>
 800c53c:	4b8c      	ldr	r3, [pc, #560]	; (800c770 <_dtoa_r+0x550>)
 800c53e:	2200      	movs	r2, #0
 800c540:	f7f4 f8d2 	bl	80006e8 <__adddf3>
 800c544:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c548:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c54c:	9311      	str	r3, [sp, #68]	; 0x44
 800c54e:	9b08      	ldr	r3, [sp, #32]
 800c550:	2b00      	cmp	r3, #0
 800c552:	f000 8099 	beq.w	800c688 <_dtoa_r+0x468>
 800c556:	9b07      	ldr	r3, [sp, #28]
 800c558:	9314      	str	r3, [sp, #80]	; 0x50
 800c55a:	9b08      	ldr	r3, [sp, #32]
 800c55c:	9313      	str	r3, [sp, #76]	; 0x4c
 800c55e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c560:	2b00      	cmp	r3, #0
 800c562:	f000 84a5 	beq.w	800ceb0 <_dtoa_r+0xc90>
 800c566:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c568:	4b7e      	ldr	r3, [pc, #504]	; (800c764 <_dtoa_r+0x544>)
 800c56a:	4982      	ldr	r1, [pc, #520]	; (800c774 <_dtoa_r+0x554>)
 800c56c:	9e03      	ldr	r6, [sp, #12]
 800c56e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c572:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c576:	2000      	movs	r0, #0
 800c578:	f7f4 fb96 	bl	8000ca8 <__aeabi_ddiv>
 800c57c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c580:	f7f4 f8b0 	bl	80006e4 <__aeabi_dsub>
 800c584:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c588:	4649      	mov	r1, r9
 800c58a:	4640      	mov	r0, r8
 800c58c:	f7f4 fd12 	bl	8000fb4 <__aeabi_d2iz>
 800c590:	4607      	mov	r7, r0
 800c592:	f7f4 f9f5 	bl	8000980 <__aeabi_i2d>
 800c596:	4602      	mov	r2, r0
 800c598:	460b      	mov	r3, r1
 800c59a:	4640      	mov	r0, r8
 800c59c:	4649      	mov	r1, r9
 800c59e:	f7f4 f8a1 	bl	80006e4 <__aeabi_dsub>
 800c5a2:	3730      	adds	r7, #48	; 0x30
 800c5a4:	4680      	mov	r8, r0
 800c5a6:	4689      	mov	r9, r1
 800c5a8:	4602      	mov	r2, r0
 800c5aa:	460b      	mov	r3, r1
 800c5ac:	f806 7b01 	strb.w	r7, [r6], #1
 800c5b0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c5b4:	f7f4 fcde 	bl	8000f74 <__aeabi_dcmpgt>
 800c5b8:	2800      	cmp	r0, #0
 800c5ba:	f040 8527 	bne.w	800d00c <_dtoa_r+0xdec>
 800c5be:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
 800c5c2:	2700      	movs	r7, #0
 800c5c4:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
 800c5c8:	9510      	str	r5, [sp, #64]	; 0x40
 800c5ca:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800c5cc:	9413      	str	r4, [sp, #76]	; 0x4c
 800c5ce:	e02a      	b.n	800c626 <_dtoa_r+0x406>
 800c5d0:	3701      	adds	r7, #1
 800c5d2:	42af      	cmp	r7, r5
 800c5d4:	f280 852a 	bge.w	800d02c <_dtoa_r+0xe0c>
 800c5d8:	4b67      	ldr	r3, [pc, #412]	; (800c778 <_dtoa_r+0x558>)
 800c5da:	4650      	mov	r0, sl
 800c5dc:	4659      	mov	r1, fp
 800c5de:	2200      	movs	r2, #0
 800c5e0:	f7f4 fa38 	bl	8000a54 <__aeabi_dmul>
 800c5e4:	4b64      	ldr	r3, [pc, #400]	; (800c778 <_dtoa_r+0x558>)
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	4682      	mov	sl, r0
 800c5ea:	468b      	mov	fp, r1
 800c5ec:	4640      	mov	r0, r8
 800c5ee:	4649      	mov	r1, r9
 800c5f0:	f7f4 fa30 	bl	8000a54 <__aeabi_dmul>
 800c5f4:	4689      	mov	r9, r1
 800c5f6:	4680      	mov	r8, r0
 800c5f8:	f7f4 fcdc 	bl	8000fb4 <__aeabi_d2iz>
 800c5fc:	4604      	mov	r4, r0
 800c5fe:	f7f4 f9bf 	bl	8000980 <__aeabi_i2d>
 800c602:	4602      	mov	r2, r0
 800c604:	460b      	mov	r3, r1
 800c606:	4640      	mov	r0, r8
 800c608:	4649      	mov	r1, r9
 800c60a:	f7f4 f86b 	bl	80006e4 <__aeabi_dsub>
 800c60e:	3430      	adds	r4, #48	; 0x30
 800c610:	f806 4b01 	strb.w	r4, [r6], #1
 800c614:	4652      	mov	r2, sl
 800c616:	465b      	mov	r3, fp
 800c618:	4680      	mov	r8, r0
 800c61a:	4689      	mov	r9, r1
 800c61c:	f7f4 fc8c 	bl	8000f38 <__aeabi_dcmplt>
 800c620:	2800      	cmp	r0, #0
 800c622:	f040 84f1 	bne.w	800d008 <_dtoa_r+0xde8>
 800c626:	4642      	mov	r2, r8
 800c628:	464b      	mov	r3, r9
 800c62a:	4950      	ldr	r1, [pc, #320]	; (800c76c <_dtoa_r+0x54c>)
 800c62c:	2000      	movs	r0, #0
 800c62e:	f7f4 f859 	bl	80006e4 <__aeabi_dsub>
 800c632:	4652      	mov	r2, sl
 800c634:	465b      	mov	r3, fp
 800c636:	f7f4 fc7f 	bl	8000f38 <__aeabi_dcmplt>
 800c63a:	2800      	cmp	r0, #0
 800c63c:	d0c8      	beq.n	800c5d0 <_dtoa_r+0x3b0>
 800c63e:	e9dd 4313 	ldrd	r4, r3, [sp, #76]	; 0x4c
 800c642:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800c644:	9a03      	ldr	r2, [sp, #12]
 800c646:	9307      	str	r3, [sp, #28]
 800c648:	e002      	b.n	800c650 <_dtoa_r+0x430>
 800c64a:	42b2      	cmp	r2, r6
 800c64c:	f000 84c6 	beq.w	800cfdc <_dtoa_r+0xdbc>
 800c650:	46b1      	mov	r9, r6
 800c652:	f816 3d01 	ldrb.w	r3, [r6, #-1]!
 800c656:	2b39      	cmp	r3, #57	; 0x39
 800c658:	d0f7      	beq.n	800c64a <_dtoa_r+0x42a>
 800c65a:	3301      	adds	r3, #1
 800c65c:	b2db      	uxtb	r3, r3
 800c65e:	7033      	strb	r3, [r6, #0]
 800c660:	9b07      	ldr	r3, [sp, #28]
 800c662:	3301      	adds	r3, #1
 800c664:	9307      	str	r3, [sp, #28]
 800c666:	e192      	b.n	800c98e <_dtoa_r+0x76e>
 800c668:	4650      	mov	r0, sl
 800c66a:	f7f4 f989 	bl	8000980 <__aeabi_i2d>
 800c66e:	4642      	mov	r2, r8
 800c670:	464b      	mov	r3, r9
 800c672:	f7f4 f9ef 	bl	8000a54 <__aeabi_dmul>
 800c676:	4b3e      	ldr	r3, [pc, #248]	; (800c770 <_dtoa_r+0x550>)
 800c678:	2200      	movs	r2, #0
 800c67a:	f7f4 f835 	bl	80006e8 <__adddf3>
 800c67e:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c682:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c686:	9311      	str	r3, [sp, #68]	; 0x44
 800c688:	4b3c      	ldr	r3, [pc, #240]	; (800c77c <_dtoa_r+0x55c>)
 800c68a:	4640      	mov	r0, r8
 800c68c:	4649      	mov	r1, r9
 800c68e:	2200      	movs	r2, #0
 800c690:	f7f4 f828 	bl	80006e4 <__aeabi_dsub>
 800c694:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800c698:	4642      	mov	r2, r8
 800c69a:	464b      	mov	r3, r9
 800c69c:	4606      	mov	r6, r0
 800c69e:	460f      	mov	r7, r1
 800c6a0:	f7f4 fc68 	bl	8000f74 <__aeabi_dcmpgt>
 800c6a4:	4682      	mov	sl, r0
 800c6a6:	2800      	cmp	r0, #0
 800c6a8:	f040 84a8 	bne.w	800cffc <_dtoa_r+0xddc>
 800c6ac:	4642      	mov	r2, r8
 800c6ae:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c6b2:	4630      	mov	r0, r6
 800c6b4:	4639      	mov	r1, r7
 800c6b6:	f7f4 fc3f 	bl	8000f38 <__aeabi_dcmplt>
 800c6ba:	2800      	cmp	r0, #0
 800c6bc:	f040 8345 	bne.w	800cd4a <_dtoa_r+0xb2a>
 800c6c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	f2c0 808c 	blt.w	800c7e0 <_dtoa_r+0x5c0>
 800c6c8:	9a07      	ldr	r2, [sp, #28]
 800c6ca:	2a0e      	cmp	r2, #14
 800c6cc:	f300 8088 	bgt.w	800c7e0 <_dtoa_r+0x5c0>
 800c6d0:	4b24      	ldr	r3, [pc, #144]	; (800c764 <_dtoa_r+0x544>)
 800c6d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c6d6:	e9d3 ab00 	ldrd	sl, fp, [r3]
 800c6da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	da1b      	bge.n	800c718 <_dtoa_r+0x4f8>
 800c6e0:	9b08      	ldr	r3, [sp, #32]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	dc18      	bgt.n	800c718 <_dtoa_r+0x4f8>
 800c6e6:	f040 832e 	bne.w	800cd46 <_dtoa_r+0xb26>
 800c6ea:	4b24      	ldr	r3, [pc, #144]	; (800c77c <_dtoa_r+0x55c>)
 800c6ec:	4650      	mov	r0, sl
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	4659      	mov	r1, fp
 800c6f2:	f7f4 f9af 	bl	8000a54 <__aeabi_dmul>
 800c6f6:	4602      	mov	r2, r0
 800c6f8:	460b      	mov	r3, r1
 800c6fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c6fe:	f7f4 fc25 	bl	8000f4c <__aeabi_dcmple>
 800c702:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c706:	4656      	mov	r6, sl
 800c708:	2800      	cmp	r0, #0
 800c70a:	f000 82b9 	beq.w	800cc80 <_dtoa_r+0xa60>
 800c70e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c710:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c714:	43df      	mvns	r7, r3
 800c716:	e2bb      	b.n	800cc90 <_dtoa_r+0xa70>
 800c718:	e9dd 780a 	ldrd	r7, r8, [sp, #40]	; 0x28
 800c71c:	4652      	mov	r2, sl
 800c71e:	465b      	mov	r3, fp
 800c720:	4638      	mov	r0, r7
 800c722:	4641      	mov	r1, r8
 800c724:	f7f4 fac0 	bl	8000ca8 <__aeabi_ddiv>
 800c728:	f7f4 fc44 	bl	8000fb4 <__aeabi_d2iz>
 800c72c:	4681      	mov	r9, r0
 800c72e:	9009      	str	r0, [sp, #36]	; 0x24
 800c730:	f7f4 f926 	bl	8000980 <__aeabi_i2d>
 800c734:	4652      	mov	r2, sl
 800c736:	465b      	mov	r3, fp
 800c738:	f7f4 f98c 	bl	8000a54 <__aeabi_dmul>
 800c73c:	9e03      	ldr	r6, [sp, #12]
 800c73e:	460b      	mov	r3, r1
 800c740:	4602      	mov	r2, r0
 800c742:	4641      	mov	r1, r8
 800c744:	4638      	mov	r0, r7
 800c746:	f7f3 ffcd 	bl	80006e4 <__aeabi_dsub>
 800c74a:	f109 0330 	add.w	r3, r9, #48	; 0x30
 800c74e:	f806 3b01 	strb.w	r3, [r6], #1
 800c752:	9b08      	ldr	r3, [sp, #32]
 800c754:	2b01      	cmp	r3, #1
 800c756:	f000 835c 	beq.w	800ce12 <_dtoa_r+0xbf2>
 800c75a:	9406      	str	r4, [sp, #24]
 800c75c:	2701      	movs	r7, #1
 800c75e:	9504      	str	r5, [sp, #16]
 800c760:	461c      	mov	r4, r3
 800c762:	e02a      	b.n	800c7ba <_dtoa_r+0x59a>
 800c764:	080107f0 	.word	0x080107f0
 800c768:	080107c8 	.word	0x080107c8
 800c76c:	3ff00000 	.word	0x3ff00000
 800c770:	401c0000 	.word	0x401c0000
 800c774:	3fe00000 	.word	0x3fe00000
 800c778:	40240000 	.word	0x40240000
 800c77c:	40140000 	.word	0x40140000
 800c780:	4652      	mov	r2, sl
 800c782:	465b      	mov	r3, fp
 800c784:	4640      	mov	r0, r8
 800c786:	4649      	mov	r1, r9
 800c788:	f7f4 fa8e 	bl	8000ca8 <__aeabi_ddiv>
 800c78c:	f7f4 fc12 	bl	8000fb4 <__aeabi_d2iz>
 800c790:	4605      	mov	r5, r0
 800c792:	f7f4 f8f5 	bl	8000980 <__aeabi_i2d>
 800c796:	4652      	mov	r2, sl
 800c798:	465b      	mov	r3, fp
 800c79a:	f7f4 f95b 	bl	8000a54 <__aeabi_dmul>
 800c79e:	3701      	adds	r7, #1
 800c7a0:	460b      	mov	r3, r1
 800c7a2:	4602      	mov	r2, r0
 800c7a4:	4649      	mov	r1, r9
 800c7a6:	4640      	mov	r0, r8
 800c7a8:	f7f3 ff9c 	bl	80006e4 <__aeabi_dsub>
 800c7ac:	f105 0330 	add.w	r3, r5, #48	; 0x30
 800c7b0:	42a7      	cmp	r7, r4
 800c7b2:	f806 3b01 	strb.w	r3, [r6], #1
 800c7b6:	f000 8329 	beq.w	800ce0c <_dtoa_r+0xbec>
 800c7ba:	4ba5      	ldr	r3, [pc, #660]	; (800ca50 <_dtoa_r+0x830>)
 800c7bc:	2200      	movs	r2, #0
 800c7be:	f7f4 f949 	bl	8000a54 <__aeabi_dmul>
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	4680      	mov	r8, r0
 800c7c8:	4689      	mov	r9, r1
 800c7ca:	f7f4 fbab 	bl	8000f24 <__aeabi_dcmpeq>
 800c7ce:	2800      	cmp	r0, #0
 800c7d0:	d0d6      	beq.n	800c780 <_dtoa_r+0x560>
 800c7d2:	9d04      	ldr	r5, [sp, #16]
 800c7d4:	9c06      	ldr	r4, [sp, #24]
 800c7d6:	9b07      	ldr	r3, [sp, #28]
 800c7d8:	3301      	adds	r3, #1
 800c7da:	9307      	str	r3, [sp, #28]
 800c7dc:	46b1      	mov	r9, r6
 800c7de:	e0d6      	b.n	800c98e <_dtoa_r+0x76e>
 800c7e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c7e2:	2a00      	cmp	r2, #0
 800c7e4:	f000 8107 	beq.w	800c9f6 <_dtoa_r+0x7d6>
 800c7e8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c7ea:	2a01      	cmp	r2, #1
 800c7ec:	f340 8294 	ble.w	800cd18 <_dtoa_r+0xaf8>
 800c7f0:	9b08      	ldr	r3, [sp, #32]
 800c7f2:	f103 38ff 	add.w	r8, r3, #4294967295
 800c7f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c7f8:	4543      	cmp	r3, r8
 800c7fa:	f280 825e 	bge.w	800ccba <_dtoa_r+0xa9a>
 800c7fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c800:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 800c804:	eba8 0303 	sub.w	r3, r8, r3
 800c808:	449b      	add	fp, r3
 800c80a:	f04f 0800 	mov.w	r8, #0
 800c80e:	9b08      	ldr	r3, [sp, #32]
 800c810:	2b00      	cmp	r3, #0
 800c812:	f2c0 832f 	blt.w	800ce74 <_dtoa_r+0xc54>
 800c816:	9a06      	ldr	r2, [sp, #24]
 800c818:	441a      	add	r2, r3
 800c81a:	9206      	str	r2, [sp, #24]
 800c81c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c81e:	4617      	mov	r7, r2
 800c820:	441a      	add	r2, r3
 800c822:	9209      	str	r2, [sp, #36]	; 0x24
 800c824:	2101      	movs	r1, #1
 800c826:	4620      	mov	r0, r4
 800c828:	f000 fe92 	bl	800d550 <__i2b>
 800c82c:	4606      	mov	r6, r0
 800c82e:	b167      	cbz	r7, 800c84a <_dtoa_r+0x62a>
 800c830:	9906      	ldr	r1, [sp, #24]
 800c832:	2900      	cmp	r1, #0
 800c834:	460b      	mov	r3, r1
 800c836:	dd08      	ble.n	800c84a <_dtoa_r+0x62a>
 800c838:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c83a:	42b9      	cmp	r1, r7
 800c83c:	bfa8      	it	ge
 800c83e:	463b      	movge	r3, r7
 800c840:	1ad2      	subs	r2, r2, r3
 800c842:	1aff      	subs	r7, r7, r3
 800c844:	1acb      	subs	r3, r1, r3
 800c846:	9209      	str	r2, [sp, #36]	; 0x24
 800c848:	9306      	str	r3, [sp, #24]
 800c84a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c84c:	b163      	cbz	r3, 800c868 <_dtoa_r+0x648>
 800c84e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c850:	2b00      	cmp	r3, #0
 800c852:	f000 82b6 	beq.w	800cdc2 <_dtoa_r+0xba2>
 800c856:	f1b8 0f00 	cmp.w	r8, #0
 800c85a:	f300 8231 	bgt.w	800ccc0 <_dtoa_r+0xaa0>
 800c85e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c860:	ebb3 0208 	subs.w	r2, r3, r8
 800c864:	f040 8316 	bne.w	800ce94 <_dtoa_r+0xc74>
 800c868:	2101      	movs	r1, #1
 800c86a:	4620      	mov	r0, r4
 800c86c:	f000 fe70 	bl	800d550 <__i2b>
 800c870:	f1bb 0f00 	cmp.w	fp, #0
 800c874:	4682      	mov	sl, r0
 800c876:	f300 80d4 	bgt.w	800ca22 <_dtoa_r+0x802>
 800c87a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c87c:	2b01      	cmp	r3, #1
 800c87e:	f340 81a7 	ble.w	800cbd0 <_dtoa_r+0x9b0>
 800c882:	f04f 0900 	mov.w	r9, #0
 800c886:	2001      	movs	r0, #1
 800c888:	f1bb 0f00 	cmp.w	fp, #0
 800c88c:	f040 80d5 	bne.w	800ca3a <_dtoa_r+0x81a>
 800c890:	9b06      	ldr	r3, [sp, #24]
 800c892:	4418      	add	r0, r3
 800c894:	f010 001f 	ands.w	r0, r0, #31
 800c898:	f000 8198 	beq.w	800cbcc <_dtoa_r+0x9ac>
 800c89c:	f1c0 0320 	rsb	r3, r0, #32
 800c8a0:	2b04      	cmp	r3, #4
 800c8a2:	f300 80ad 	bgt.w	800ca00 <_dtoa_r+0x7e0>
 800c8a6:	f040 8224 	bne.w	800ccf2 <_dtoa_r+0xad2>
 800c8aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	dd05      	ble.n	800c8bc <_dtoa_r+0x69c>
 800c8b0:	4629      	mov	r1, r5
 800c8b2:	461a      	mov	r2, r3
 800c8b4:	4620      	mov	r0, r4
 800c8b6:	f000 ff87 	bl	800d7c8 <__lshift>
 800c8ba:	4605      	mov	r5, r0
 800c8bc:	9b06      	ldr	r3, [sp, #24]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	dd05      	ble.n	800c8ce <_dtoa_r+0x6ae>
 800c8c2:	4651      	mov	r1, sl
 800c8c4:	461a      	mov	r2, r3
 800c8c6:	4620      	mov	r0, r4
 800c8c8:	f000 ff7e 	bl	800d7c8 <__lshift>
 800c8cc:	4682      	mov	sl, r0
 800c8ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	f040 815c 	bne.w	800cb8e <_dtoa_r+0x96e>
 800c8d6:	9b08      	ldr	r3, [sp, #32]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	f340 8143 	ble.w	800cb64 <_dtoa_r+0x944>
 800c8de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	f040 80c6 	bne.w	800ca72 <_dtoa_r+0x852>
 800c8e6:	9b07      	ldr	r3, [sp, #28]
 800c8e8:	3301      	adds	r3, #1
 800c8ea:	9307      	str	r3, [sp, #28]
 800c8ec:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c8f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c8f4:	2701      	movs	r7, #1
 800c8f6:	e007      	b.n	800c908 <_dtoa_r+0x6e8>
 800c8f8:	4629      	mov	r1, r5
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	220a      	movs	r2, #10
 800c8fe:	4620      	mov	r0, r4
 800c900:	f000 fd86 	bl	800d410 <__multadd>
 800c904:	3701      	adds	r7, #1
 800c906:	4605      	mov	r5, r0
 800c908:	4651      	mov	r1, sl
 800c90a:	4628      	mov	r0, r5
 800c90c:	f7ff fbf4 	bl	800c0f8 <quorem>
 800c910:	45b9      	cmp	r9, r7
 800c912:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c916:	f808 3b01 	strb.w	r3, [r8], #1
 800c91a:	dced      	bgt.n	800c8f8 <_dtoa_r+0x6d8>
 800c91c:	9a08      	ldr	r2, [sp, #32]
 800c91e:	2a00      	cmp	r2, #0
 800c920:	bfc8      	it	gt
 800c922:	4693      	movgt	fp, r2
 800c924:	9a03      	ldr	r2, [sp, #12]
 800c926:	bfd8      	it	le
 800c928:	f04f 0b01 	movle.w	fp, #1
 800c92c:	4493      	add	fp, r2
 800c92e:	2700      	movs	r7, #0
 800c930:	4629      	mov	r1, r5
 800c932:	2201      	movs	r2, #1
 800c934:	4620      	mov	r0, r4
 800c936:	9304      	str	r3, [sp, #16]
 800c938:	f000 ff46 	bl	800d7c8 <__lshift>
 800c93c:	4651      	mov	r1, sl
 800c93e:	4605      	mov	r5, r0
 800c940:	f000 ffba 	bl	800d8b8 <__mcmp>
 800c944:	2800      	cmp	r0, #0
 800c946:	f340 81dc 	ble.w	800cd02 <_dtoa_r+0xae2>
 800c94a:	f81b 3c01 	ldrb.w	r3, [fp, #-1]
 800c94e:	9a03      	ldr	r2, [sp, #12]
 800c950:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c954:	e004      	b.n	800c960 <_dtoa_r+0x740>
 800c956:	455a      	cmp	r2, fp
 800c958:	f000 81ee 	beq.w	800cd38 <_dtoa_r+0xb18>
 800c95c:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 800c960:	2b39      	cmp	r3, #57	; 0x39
 800c962:	f10b 0901 	add.w	r9, fp, #1
 800c966:	d0f6      	beq.n	800c956 <_dtoa_r+0x736>
 800c968:	3301      	adds	r3, #1
 800c96a:	f88b 3000 	strb.w	r3, [fp]
 800c96e:	4651      	mov	r1, sl
 800c970:	4620      	mov	r0, r4
 800c972:	f000 fd43 	bl	800d3fc <_Bfree>
 800c976:	b156      	cbz	r6, 800c98e <_dtoa_r+0x76e>
 800c978:	b12f      	cbz	r7, 800c986 <_dtoa_r+0x766>
 800c97a:	42b7      	cmp	r7, r6
 800c97c:	d003      	beq.n	800c986 <_dtoa_r+0x766>
 800c97e:	4639      	mov	r1, r7
 800c980:	4620      	mov	r0, r4
 800c982:	f000 fd3b 	bl	800d3fc <_Bfree>
 800c986:	4631      	mov	r1, r6
 800c988:	4620      	mov	r0, r4
 800c98a:	f000 fd37 	bl	800d3fc <_Bfree>
 800c98e:	4629      	mov	r1, r5
 800c990:	4620      	mov	r0, r4
 800c992:	f000 fd33 	bl	800d3fc <_Bfree>
 800c996:	2300      	movs	r3, #0
 800c998:	f889 3000 	strb.w	r3, [r9]
 800c99c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c99e:	9a07      	ldr	r2, [sp, #28]
 800c9a0:	601a      	str	r2, [r3, #0]
 800c9a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	f43f ac77 	beq.w	800c298 <_dtoa_r+0x78>
 800c9aa:	9803      	ldr	r0, [sp, #12]
 800c9ac:	f8c3 9000 	str.w	r9, [r3]
 800c9b0:	b019      	add	sp, #100	; 0x64
 800c9b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9b6:	2301      	movs	r3, #1
 800c9b8:	1bbf      	subs	r7, r7, r6
 800c9ba:	930e      	str	r3, [sp, #56]	; 0x38
 800c9bc:	1e7b      	subs	r3, r7, #1
 800c9be:	9306      	str	r3, [sp, #24]
 800c9c0:	f57f acd9 	bpl.w	800c376 <_dtoa_r+0x156>
 800c9c4:	f1c7 0301 	rsb	r3, r7, #1
 800c9c8:	9309      	str	r3, [sp, #36]	; 0x24
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	9306      	str	r3, [sp, #24]
 800c9ce:	e4d4      	b.n	800c37a <_dtoa_r+0x15a>
 800c9d0:	4658      	mov	r0, fp
 800c9d2:	f7f3 ffd5 	bl	8000980 <__aeabi_i2d>
 800c9d6:	4642      	mov	r2, r8
 800c9d8:	464b      	mov	r3, r9
 800c9da:	f7f4 faa3 	bl	8000f24 <__aeabi_dcmpeq>
 800c9de:	2800      	cmp	r0, #0
 800c9e0:	f47f acb1 	bne.w	800c346 <_dtoa_r+0x126>
 800c9e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c9e8:	e4ad      	b.n	800c346 <_dtoa_r+0x126>
 800c9ea:	4b1a      	ldr	r3, [pc, #104]	; (800ca54 <_dtoa_r+0x834>)
 800c9ec:	9303      	str	r3, [sp, #12]
 800c9ee:	9803      	ldr	r0, [sp, #12]
 800c9f0:	b019      	add	sp, #100	; 0x64
 800c9f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9f6:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800c9fa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c9fc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c9fe:	e716      	b.n	800c82e <_dtoa_r+0x60e>
 800ca00:	f1c0 001c 	rsb	r0, r0, #28
 800ca04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca06:	4403      	add	r3, r0
 800ca08:	9309      	str	r3, [sp, #36]	; 0x24
 800ca0a:	9b06      	ldr	r3, [sp, #24]
 800ca0c:	4403      	add	r3, r0
 800ca0e:	4407      	add	r7, r0
 800ca10:	9306      	str	r3, [sp, #24]
 800ca12:	e74a      	b.n	800c8aa <_dtoa_r+0x68a>
 800ca14:	2601      	movs	r6, #1
 800ca16:	e4c7      	b.n	800c3a8 <_dtoa_r+0x188>
 800ca18:	f1c3 0320 	rsb	r3, r3, #32
 800ca1c:	fa08 f003 	lsl.w	r0, r8, r3
 800ca20:	e45e      	b.n	800c2e0 <_dtoa_r+0xc0>
 800ca22:	4601      	mov	r1, r0
 800ca24:	465a      	mov	r2, fp
 800ca26:	4620      	mov	r0, r4
 800ca28:	f000 fe6e 	bl	800d708 <__pow5mult>
 800ca2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ca2e:	2b01      	cmp	r3, #1
 800ca30:	4682      	mov	sl, r0
 800ca32:	f340 81ba 	ble.w	800cdaa <_dtoa_r+0xb8a>
 800ca36:	f04f 0900 	mov.w	r9, #0
 800ca3a:	f8da 3010 	ldr.w	r3, [sl, #16]
 800ca3e:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800ca42:	6918      	ldr	r0, [r3, #16]
 800ca44:	f000 fd34 	bl	800d4b0 <__hi0bits>
 800ca48:	f1c0 0020 	rsb	r0, r0, #32
 800ca4c:	e720      	b.n	800c890 <_dtoa_r+0x670>
 800ca4e:	bf00      	nop
 800ca50:	40240000 	.word	0x40240000
 800ca54:	0801067c 	.word	0x0801067c
 800ca58:	4631      	mov	r1, r6
 800ca5a:	2300      	movs	r3, #0
 800ca5c:	220a      	movs	r2, #10
 800ca5e:	4620      	mov	r0, r4
 800ca60:	f000 fcd6 	bl	800d410 <__multadd>
 800ca64:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	4606      	mov	r6, r0
 800ca6a:	f340 82f3 	ble.w	800d054 <_dtoa_r+0xe34>
 800ca6e:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800ca72:	2f00      	cmp	r7, #0
 800ca74:	f300 811a 	bgt.w	800ccac <_dtoa_r+0xa8c>
 800ca78:	f1b9 0f00 	cmp.w	r9, #0
 800ca7c:	f040 81e3 	bne.w	800ce46 <_dtoa_r+0xc26>
 800ca80:	46b0      	mov	r8, r6
 800ca82:	9b04      	ldr	r3, [sp, #16]
 800ca84:	9f03      	ldr	r7, [sp, #12]
 800ca86:	9908      	ldr	r1, [sp, #32]
 800ca88:	f003 0201 	and.w	r2, r3, #1
 800ca8c:	1e7b      	subs	r3, r7, #1
 800ca8e:	4419      	add	r1, r3
 800ca90:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ca92:	920c      	str	r2, [sp, #48]	; 0x30
 800ca94:	4313      	orrs	r3, r2
 800ca96:	9109      	str	r1, [sp, #36]	; 0x24
 800ca98:	930a      	str	r3, [sp, #40]	; 0x28
 800ca9a:	4651      	mov	r1, sl
 800ca9c:	4628      	mov	r0, r5
 800ca9e:	f7ff fb2b 	bl	800c0f8 <quorem>
 800caa2:	4631      	mov	r1, r6
 800caa4:	4683      	mov	fp, r0
 800caa6:	4628      	mov	r0, r5
 800caa8:	f000 ff06 	bl	800d8b8 <__mcmp>
 800caac:	4642      	mov	r2, r8
 800caae:	4651      	mov	r1, sl
 800cab0:	4681      	mov	r9, r0
 800cab2:	4620      	mov	r0, r4
 800cab4:	f000 ff20 	bl	800d8f8 <__mdiff>
 800cab8:	68c2      	ldr	r2, [r0, #12]
 800caba:	4601      	mov	r1, r0
 800cabc:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 800cac0:	2a00      	cmp	r2, #0
 800cac2:	d142      	bne.n	800cb4a <_dtoa_r+0x92a>
 800cac4:	9006      	str	r0, [sp, #24]
 800cac6:	4628      	mov	r0, r5
 800cac8:	9308      	str	r3, [sp, #32]
 800caca:	f000 fef5 	bl	800d8b8 <__mcmp>
 800cace:	9906      	ldr	r1, [sp, #24]
 800cad0:	9004      	str	r0, [sp, #16]
 800cad2:	4620      	mov	r0, r4
 800cad4:	f000 fc92 	bl	800d3fc <_Bfree>
 800cad8:	9a04      	ldr	r2, [sp, #16]
 800cada:	9b08      	ldr	r3, [sp, #32]
 800cadc:	b91a      	cbnz	r2, 800cae6 <_dtoa_r+0x8c6>
 800cade:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cae0:	2900      	cmp	r1, #0
 800cae2:	f000 82a9 	beq.w	800d038 <_dtoa_r+0xe18>
 800cae6:	f1b9 0f00 	cmp.w	r9, #0
 800caea:	f2c0 8171 	blt.w	800cdd0 <_dtoa_r+0xbb0>
 800caee:	9922      	ldr	r1, [sp, #136]	; 0x88
 800caf0:	ea49 0901 	orr.w	r9, r9, r1
 800caf4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800caf6:	ea51 0909 	orrs.w	r9, r1, r9
 800cafa:	f000 8169 	beq.w	800cdd0 <_dtoa_r+0xbb0>
 800cafe:	2a00      	cmp	r2, #0
 800cb00:	f300 81bc 	bgt.w	800ce7c <_dtoa_r+0xc5c>
 800cb04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb06:	703b      	strb	r3, [r7, #0]
 800cb08:	f107 0901 	add.w	r9, r7, #1
 800cb0c:	4297      	cmp	r7, r2
 800cb0e:	46cb      	mov	fp, r9
 800cb10:	f000 81ba 	beq.w	800ce88 <_dtoa_r+0xc68>
 800cb14:	4629      	mov	r1, r5
 800cb16:	2300      	movs	r3, #0
 800cb18:	220a      	movs	r2, #10
 800cb1a:	4620      	mov	r0, r4
 800cb1c:	f000 fc78 	bl	800d410 <__multadd>
 800cb20:	4546      	cmp	r6, r8
 800cb22:	4605      	mov	r5, r0
 800cb24:	4631      	mov	r1, r6
 800cb26:	f04f 0300 	mov.w	r3, #0
 800cb2a:	f04f 020a 	mov.w	r2, #10
 800cb2e:	4620      	mov	r0, r4
 800cb30:	d012      	beq.n	800cb58 <_dtoa_r+0x938>
 800cb32:	f000 fc6d 	bl	800d410 <__multadd>
 800cb36:	4641      	mov	r1, r8
 800cb38:	4606      	mov	r6, r0
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	220a      	movs	r2, #10
 800cb3e:	4620      	mov	r0, r4
 800cb40:	f000 fc66 	bl	800d410 <__multadd>
 800cb44:	464f      	mov	r7, r9
 800cb46:	4680      	mov	r8, r0
 800cb48:	e7a7      	b.n	800ca9a <_dtoa_r+0x87a>
 800cb4a:	4620      	mov	r0, r4
 800cb4c:	9304      	str	r3, [sp, #16]
 800cb4e:	f000 fc55 	bl	800d3fc <_Bfree>
 800cb52:	9b04      	ldr	r3, [sp, #16]
 800cb54:	2201      	movs	r2, #1
 800cb56:	e7c6      	b.n	800cae6 <_dtoa_r+0x8c6>
 800cb58:	f000 fc5a 	bl	800d410 <__multadd>
 800cb5c:	464f      	mov	r7, r9
 800cb5e:	4606      	mov	r6, r0
 800cb60:	4680      	mov	r8, r0
 800cb62:	e79a      	b.n	800ca9a <_dtoa_r+0x87a>
 800cb64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cb66:	2b02      	cmp	r3, #2
 800cb68:	dc79      	bgt.n	800cc5e <_dtoa_r+0xa3e>
 800cb6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d180      	bne.n	800ca72 <_dtoa_r+0x852>
 800cb70:	9b07      	ldr	r3, [sp, #28]
 800cb72:	4651      	mov	r1, sl
 800cb74:	3301      	adds	r3, #1
 800cb76:	4628      	mov	r0, r5
 800cb78:	9307      	str	r3, [sp, #28]
 800cb7a:	f7ff fabd 	bl	800c0f8 <quorem>
 800cb7e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cb82:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800cb86:	f80b 3b01 	strb.w	r3, [fp], #1
 800cb8a:	2700      	movs	r7, #0
 800cb8c:	e6d0      	b.n	800c930 <_dtoa_r+0x710>
 800cb8e:	4651      	mov	r1, sl
 800cb90:	4628      	mov	r0, r5
 800cb92:	f000 fe91 	bl	800d8b8 <__mcmp>
 800cb96:	2800      	cmp	r0, #0
 800cb98:	f6bf ae9d 	bge.w	800c8d6 <_dtoa_r+0x6b6>
 800cb9c:	4629      	mov	r1, r5
 800cb9e:	2300      	movs	r3, #0
 800cba0:	220a      	movs	r2, #10
 800cba2:	4620      	mov	r0, r4
 800cba4:	f000 fc34 	bl	800d410 <__multadd>
 800cba8:	9b07      	ldr	r3, [sp, #28]
 800cbaa:	f103 38ff 	add.w	r8, r3, #4294967295
 800cbae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cbb0:	4605      	mov	r5, r0
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	f47f af50 	bne.w	800ca58 <_dtoa_r+0x838>
 800cbb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	f340 8243 	ble.w	800d046 <_dtoa_r+0xe26>
 800cbc0:	9308      	str	r3, [sp, #32]
 800cbc2:	e693      	b.n	800c8ec <_dtoa_r+0x6cc>
 800cbc4:	4bb6      	ldr	r3, [pc, #728]	; (800cea0 <_dtoa_r+0xc80>)
 800cbc6:	9303      	str	r3, [sp, #12]
 800cbc8:	3303      	adds	r3, #3
 800cbca:	e408      	b.n	800c3de <_dtoa_r+0x1be>
 800cbcc:	201c      	movs	r0, #28
 800cbce:	e719      	b.n	800ca04 <_dtoa_r+0x7e4>
 800cbd0:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 800cbd4:	2900      	cmp	r1, #0
 800cbd6:	f47f ae54 	bne.w	800c882 <_dtoa_r+0x662>
 800cbda:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	f47f ae4f 	bne.w	800c882 <_dtoa_r+0x662>
 800cbe4:	4baf      	ldr	r3, [pc, #700]	; (800cea4 <_dtoa_r+0xc84>)
 800cbe6:	4013      	ands	r3, r2
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	f000 820b 	beq.w	800d004 <_dtoa_r+0xde4>
 800cbee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbf0:	3301      	adds	r3, #1
 800cbf2:	9309      	str	r3, [sp, #36]	; 0x24
 800cbf4:	9b06      	ldr	r3, [sp, #24]
 800cbf6:	3301      	adds	r3, #1
 800cbf8:	9306      	str	r3, [sp, #24]
 800cbfa:	f04f 0901 	mov.w	r9, #1
 800cbfe:	e642      	b.n	800c886 <_dtoa_r+0x666>
 800cc00:	2301      	movs	r3, #1
 800cc02:	930c      	str	r3, [sp, #48]	; 0x30
 800cc04:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800cc06:	9a07      	ldr	r2, [sp, #28]
 800cc08:	4413      	add	r3, r2
 800cc0a:	9312      	str	r3, [sp, #72]	; 0x48
 800cc0c:	3301      	adds	r3, #1
 800cc0e:	2b01      	cmp	r3, #1
 800cc10:	461f      	mov	r7, r3
 800cc12:	9308      	str	r3, [sp, #32]
 800cc14:	bfb8      	it	lt
 800cc16:	2701      	movlt	r7, #1
 800cc18:	2100      	movs	r1, #0
 800cc1a:	2f17      	cmp	r7, #23
 800cc1c:	63e1      	str	r1, [r4, #60]	; 0x3c
 800cc1e:	f77f ac2f 	ble.w	800c480 <_dtoa_r+0x260>
 800cc22:	2201      	movs	r2, #1
 800cc24:	2304      	movs	r3, #4
 800cc26:	005b      	lsls	r3, r3, #1
 800cc28:	f103 0014 	add.w	r0, r3, #20
 800cc2c:	42b8      	cmp	r0, r7
 800cc2e:	4611      	mov	r1, r2
 800cc30:	f102 0201 	add.w	r2, r2, #1
 800cc34:	d9f7      	bls.n	800cc26 <_dtoa_r+0xa06>
 800cc36:	63e1      	str	r1, [r4, #60]	; 0x3c
 800cc38:	e422      	b.n	800c480 <_dtoa_r+0x260>
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	930c      	str	r3, [sp, #48]	; 0x30
 800cc3e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	dd59      	ble.n	800ccf8 <_dtoa_r+0xad8>
 800cc44:	9312      	str	r3, [sp, #72]	; 0x48
 800cc46:	9308      	str	r3, [sp, #32]
 800cc48:	461f      	mov	r7, r3
 800cc4a:	e7e5      	b.n	800cc18 <_dtoa_r+0x9f8>
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	930c      	str	r3, [sp, #48]	; 0x30
 800cc50:	e7d8      	b.n	800cc04 <_dtoa_r+0x9e4>
 800cc52:	2300      	movs	r3, #0
 800cc54:	930c      	str	r3, [sp, #48]	; 0x30
 800cc56:	e7f2      	b.n	800cc3e <_dtoa_r+0xa1e>
 800cc58:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cc5a:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800cc5e:	9b08      	ldr	r3, [sp, #32]
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	f47f ad54 	bne.w	800c70e <_dtoa_r+0x4ee>
 800cc66:	4651      	mov	r1, sl
 800cc68:	2205      	movs	r2, #5
 800cc6a:	4620      	mov	r0, r4
 800cc6c:	f000 fbd0 	bl	800d410 <__multadd>
 800cc70:	4601      	mov	r1, r0
 800cc72:	4682      	mov	sl, r0
 800cc74:	4628      	mov	r0, r5
 800cc76:	f000 fe1f 	bl	800d8b8 <__mcmp>
 800cc7a:	2800      	cmp	r0, #0
 800cc7c:	f77f ad47 	ble.w	800c70e <_dtoa_r+0x4ee>
 800cc80:	9b03      	ldr	r3, [sp, #12]
 800cc82:	9f07      	ldr	r7, [sp, #28]
 800cc84:	2231      	movs	r2, #49	; 0x31
 800cc86:	4698      	mov	r8, r3
 800cc88:	f803 2b01 	strb.w	r2, [r3], #1
 800cc8c:	3701      	adds	r7, #1
 800cc8e:	9303      	str	r3, [sp, #12]
 800cc90:	4651      	mov	r1, sl
 800cc92:	4620      	mov	r0, r4
 800cc94:	f000 fbb2 	bl	800d3fc <_Bfree>
 800cc98:	1c7b      	adds	r3, r7, #1
 800cc9a:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800cc9e:	9307      	str	r3, [sp, #28]
 800cca0:	f8cd 800c 	str.w	r8, [sp, #12]
 800cca4:	2e00      	cmp	r6, #0
 800cca6:	f47f ae6e 	bne.w	800c986 <_dtoa_r+0x766>
 800ccaa:	e670      	b.n	800c98e <_dtoa_r+0x76e>
 800ccac:	4631      	mov	r1, r6
 800ccae:	463a      	mov	r2, r7
 800ccb0:	4620      	mov	r0, r4
 800ccb2:	f000 fd89 	bl	800d7c8 <__lshift>
 800ccb6:	4606      	mov	r6, r0
 800ccb8:	e6de      	b.n	800ca78 <_dtoa_r+0x858>
 800ccba:	eba3 0808 	sub.w	r8, r3, r8
 800ccbe:	e5a6      	b.n	800c80e <_dtoa_r+0x5ee>
 800ccc0:	4631      	mov	r1, r6
 800ccc2:	4642      	mov	r2, r8
 800ccc4:	4620      	mov	r0, r4
 800ccc6:	f000 fd1f 	bl	800d708 <__pow5mult>
 800ccca:	462a      	mov	r2, r5
 800cccc:	4601      	mov	r1, r0
 800ccce:	4606      	mov	r6, r0
 800ccd0:	4620      	mov	r0, r4
 800ccd2:	f000 fc6b 	bl	800d5ac <__multiply>
 800ccd6:	4629      	mov	r1, r5
 800ccd8:	4605      	mov	r5, r0
 800ccda:	4620      	mov	r0, r4
 800ccdc:	f000 fb8e 	bl	800d3fc <_Bfree>
 800cce0:	e5bd      	b.n	800c85e <_dtoa_r+0x63e>
 800cce2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800cce6:	f04f 0a02 	mov.w	sl, #2
 800ccea:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800ccee:	f7ff bbf4 	b.w	800c4da <_dtoa_r+0x2ba>
 800ccf2:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 800ccf6:	e685      	b.n	800ca04 <_dtoa_r+0x7e4>
 800ccf8:	2301      	movs	r3, #1
 800ccfa:	9323      	str	r3, [sp, #140]	; 0x8c
 800ccfc:	9308      	str	r3, [sp, #32]
 800ccfe:	f7ff bbbb 	b.w	800c478 <_dtoa_r+0x258>
 800cd02:	d103      	bne.n	800cd0c <_dtoa_r+0xaec>
 800cd04:	9b04      	ldr	r3, [sp, #16]
 800cd06:	07db      	lsls	r3, r3, #31
 800cd08:	f53f ae1f 	bmi.w	800c94a <_dtoa_r+0x72a>
 800cd0c:	46d9      	mov	r9, fp
 800cd0e:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 800cd12:	2b30      	cmp	r3, #48	; 0x30
 800cd14:	d0fa      	beq.n	800cd0c <_dtoa_r+0xaec>
 800cd16:	e62a      	b.n	800c96e <_dtoa_r+0x74e>
 800cd18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cd1a:	2a00      	cmp	r2, #0
 800cd1c:	f000 812d 	beq.w	800cf7a <_dtoa_r+0xd5a>
 800cd20:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800cd24:	9a06      	ldr	r2, [sp, #24]
 800cd26:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800cd2a:	441a      	add	r2, r3
 800cd2c:	9206      	str	r2, [sp, #24]
 800cd2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cd30:	4617      	mov	r7, r2
 800cd32:	441a      	add	r2, r3
 800cd34:	9209      	str	r2, [sp, #36]	; 0x24
 800cd36:	e575      	b.n	800c824 <_dtoa_r+0x604>
 800cd38:	9b07      	ldr	r3, [sp, #28]
 800cd3a:	9a03      	ldr	r2, [sp, #12]
 800cd3c:	3301      	adds	r3, #1
 800cd3e:	9307      	str	r3, [sp, #28]
 800cd40:	2331      	movs	r3, #49	; 0x31
 800cd42:	7013      	strb	r3, [r2, #0]
 800cd44:	e613      	b.n	800c96e <_dtoa_r+0x74e>
 800cd46:	f04f 0a00 	mov.w	sl, #0
 800cd4a:	4656      	mov	r6, sl
 800cd4c:	e4df      	b.n	800c70e <_dtoa_r+0x4ee>
 800cd4e:	900e      	str	r0, [sp, #56]	; 0x38
 800cd50:	e638      	b.n	800c9c4 <_dtoa_r+0x7a4>
 800cd52:	f000 813d 	beq.w	800cfd0 <_dtoa_r+0xdb0>
 800cd56:	9a07      	ldr	r2, [sp, #28]
 800cd58:	4b53      	ldr	r3, [pc, #332]	; (800cea8 <_dtoa_r+0xc88>)
 800cd5a:	4256      	negs	r6, r2
 800cd5c:	f006 020f 	and.w	r2, r6, #15
 800cd60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cd64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cd6c:	f7f3 fe72 	bl	8000a54 <__aeabi_dmul>
 800cd70:	1136      	asrs	r6, r6, #4
 800cd72:	4680      	mov	r8, r0
 800cd74:	4689      	mov	r9, r1
 800cd76:	f000 8178 	beq.w	800d06a <_dtoa_r+0xe4a>
 800cd7a:	4f4c      	ldr	r7, [pc, #304]	; (800ceac <_dtoa_r+0xc8c>)
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	f04f 0a02 	mov.w	sl, #2
 800cd82:	07f2      	lsls	r2, r6, #31
 800cd84:	d506      	bpl.n	800cd94 <_dtoa_r+0xb74>
 800cd86:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cd8a:	f7f3 fe63 	bl	8000a54 <__aeabi_dmul>
 800cd8e:	f10a 0a01 	add.w	sl, sl, #1
 800cd92:	2301      	movs	r3, #1
 800cd94:	1076      	asrs	r6, r6, #1
 800cd96:	f107 0708 	add.w	r7, r7, #8
 800cd9a:	d1f2      	bne.n	800cd82 <_dtoa_r+0xb62>
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	f43f abbb 	beq.w	800c518 <_dtoa_r+0x2f8>
 800cda2:	4680      	mov	r8, r0
 800cda4:	4689      	mov	r9, r1
 800cda6:	f7ff bbb7 	b.w	800c518 <_dtoa_r+0x2f8>
 800cdaa:	9b04      	ldr	r3, [sp, #16]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	f47f ae42 	bne.w	800ca36 <_dtoa_r+0x816>
 800cdb2:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 800cdb6:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	f43f af12 	beq.w	800cbe4 <_dtoa_r+0x9c4>
 800cdc0:	e639      	b.n	800ca36 <_dtoa_r+0x816>
 800cdc2:	4629      	mov	r1, r5
 800cdc4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cdc6:	4620      	mov	r0, r4
 800cdc8:	f000 fc9e 	bl	800d708 <__pow5mult>
 800cdcc:	4605      	mov	r5, r0
 800cdce:	e54b      	b.n	800c868 <_dtoa_r+0x648>
 800cdd0:	2a00      	cmp	r2, #0
 800cdd2:	dd12      	ble.n	800cdfa <_dtoa_r+0xbda>
 800cdd4:	4629      	mov	r1, r5
 800cdd6:	2201      	movs	r2, #1
 800cdd8:	4620      	mov	r0, r4
 800cdda:	9304      	str	r3, [sp, #16]
 800cddc:	f000 fcf4 	bl	800d7c8 <__lshift>
 800cde0:	4651      	mov	r1, sl
 800cde2:	4605      	mov	r5, r0
 800cde4:	f000 fd68 	bl	800d8b8 <__mcmp>
 800cde8:	2800      	cmp	r0, #0
 800cdea:	9b04      	ldr	r3, [sp, #16]
 800cdec:	f340 8118 	ble.w	800d020 <_dtoa_r+0xe00>
 800cdf0:	2b39      	cmp	r3, #57	; 0x39
 800cdf2:	f000 80f9 	beq.w	800cfe8 <_dtoa_r+0xdc8>
 800cdf6:	f10b 0331 	add.w	r3, fp, #49	; 0x31
 800cdfa:	46b9      	mov	r9, r7
 800cdfc:	f809 3b01 	strb.w	r3, [r9], #1
 800ce00:	9b07      	ldr	r3, [sp, #28]
 800ce02:	3301      	adds	r3, #1
 800ce04:	4637      	mov	r7, r6
 800ce06:	9307      	str	r3, [sp, #28]
 800ce08:	4646      	mov	r6, r8
 800ce0a:	e5b0      	b.n	800c96e <_dtoa_r+0x74e>
 800ce0c:	9509      	str	r5, [sp, #36]	; 0x24
 800ce0e:	9c06      	ldr	r4, [sp, #24]
 800ce10:	9d04      	ldr	r5, [sp, #16]
 800ce12:	4602      	mov	r2, r0
 800ce14:	460b      	mov	r3, r1
 800ce16:	f7f3 fc67 	bl	80006e8 <__adddf3>
 800ce1a:	4652      	mov	r2, sl
 800ce1c:	465b      	mov	r3, fp
 800ce1e:	4680      	mov	r8, r0
 800ce20:	4689      	mov	r9, r1
 800ce22:	f7f4 f8a7 	bl	8000f74 <__aeabi_dcmpgt>
 800ce26:	b960      	cbnz	r0, 800ce42 <_dtoa_r+0xc22>
 800ce28:	4652      	mov	r2, sl
 800ce2a:	465b      	mov	r3, fp
 800ce2c:	4640      	mov	r0, r8
 800ce2e:	4649      	mov	r1, r9
 800ce30:	f7f4 f878 	bl	8000f24 <__aeabi_dcmpeq>
 800ce34:	2800      	cmp	r0, #0
 800ce36:	f43f acce 	beq.w	800c7d6 <_dtoa_r+0x5b6>
 800ce3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce3c:	07d9      	lsls	r1, r3, #31
 800ce3e:	f57f acca 	bpl.w	800c7d6 <_dtoa_r+0x5b6>
 800ce42:	9a03      	ldr	r2, [sp, #12]
 800ce44:	e404      	b.n	800c650 <_dtoa_r+0x430>
 800ce46:	6871      	ldr	r1, [r6, #4]
 800ce48:	4620      	mov	r0, r4
 800ce4a:	f000 fab1 	bl	800d3b0 <_Balloc>
 800ce4e:	4607      	mov	r7, r0
 800ce50:	2800      	cmp	r0, #0
 800ce52:	f000 810e 	beq.w	800d072 <_dtoa_r+0xe52>
 800ce56:	6933      	ldr	r3, [r6, #16]
 800ce58:	3302      	adds	r3, #2
 800ce5a:	009a      	lsls	r2, r3, #2
 800ce5c:	f106 010c 	add.w	r1, r6, #12
 800ce60:	300c      	adds	r0, #12
 800ce62:	f7f3 fad3 	bl	800040c <memcpy>
 800ce66:	4639      	mov	r1, r7
 800ce68:	2201      	movs	r2, #1
 800ce6a:	4620      	mov	r0, r4
 800ce6c:	f000 fcac 	bl	800d7c8 <__lshift>
 800ce70:	4680      	mov	r8, r0
 800ce72:	e606      	b.n	800ca82 <_dtoa_r+0x862>
 800ce74:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ce78:	1a9f      	subs	r7, r3, r2
 800ce7a:	e4d3      	b.n	800c824 <_dtoa_r+0x604>
 800ce7c:	2b39      	cmp	r3, #57	; 0x39
 800ce7e:	f000 80b3 	beq.w	800cfe8 <_dtoa_r+0xdc8>
 800ce82:	46b9      	mov	r9, r7
 800ce84:	3301      	adds	r3, #1
 800ce86:	e7b9      	b.n	800cdfc <_dtoa_r+0xbdc>
 800ce88:	9a07      	ldr	r2, [sp, #28]
 800ce8a:	3201      	adds	r2, #1
 800ce8c:	4637      	mov	r7, r6
 800ce8e:	9207      	str	r2, [sp, #28]
 800ce90:	4646      	mov	r6, r8
 800ce92:	e54d      	b.n	800c930 <_dtoa_r+0x710>
 800ce94:	4629      	mov	r1, r5
 800ce96:	4620      	mov	r0, r4
 800ce98:	f000 fc36 	bl	800d708 <__pow5mult>
 800ce9c:	4605      	mov	r5, r0
 800ce9e:	e4e3      	b.n	800c868 <_dtoa_r+0x648>
 800cea0:	080106f4 	.word	0x080106f4
 800cea4:	7ff00000 	.word	0x7ff00000
 800cea8:	080107f0 	.word	0x080107f0
 800ceac:	080107c8 	.word	0x080107c8
 800ceb0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800ceb4:	4981      	ldr	r1, [pc, #516]	; (800d0bc <_dtoa_r+0xe9c>)
 800ceb6:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800ceba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cebe:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 800cec2:	f7f3 fdc7 	bl	8000a54 <__aeabi_dmul>
 800cec6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ceca:	4649      	mov	r1, r9
 800cecc:	4640      	mov	r0, r8
 800cece:	f7f4 f871 	bl	8000fb4 <__aeabi_d2iz>
 800ced2:	4606      	mov	r6, r0
 800ced4:	f7f3 fd54 	bl	8000980 <__aeabi_i2d>
 800ced8:	460b      	mov	r3, r1
 800ceda:	4602      	mov	r2, r0
 800cedc:	4649      	mov	r1, r9
 800cede:	4640      	mov	r0, r8
 800cee0:	f7f3 fc00 	bl	80006e4 <__aeabi_dsub>
 800cee4:	9f03      	ldr	r7, [sp, #12]
 800cee6:	4653      	mov	r3, sl
 800cee8:	3630      	adds	r6, #48	; 0x30
 800ceea:	2b01      	cmp	r3, #1
 800ceec:	f807 6b01 	strb.w	r6, [r7], #1
 800cef0:	4680      	mov	r8, r0
 800cef2:	4689      	mov	r9, r1
 800cef4:	f000 80b7 	beq.w	800d066 <_dtoa_r+0xe46>
 800cef8:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800cefa:	9b03      	ldr	r3, [sp, #12]
 800cefc:	441e      	add	r6, r3
 800cefe:	4b70      	ldr	r3, [pc, #448]	; (800d0c0 <_dtoa_r+0xea0>)
 800cf00:	2200      	movs	r2, #0
 800cf02:	4640      	mov	r0, r8
 800cf04:	4649      	mov	r1, r9
 800cf06:	f7f3 fda5 	bl	8000a54 <__aeabi_dmul>
 800cf0a:	4689      	mov	r9, r1
 800cf0c:	4680      	mov	r8, r0
 800cf0e:	f7f4 f851 	bl	8000fb4 <__aeabi_d2iz>
 800cf12:	4682      	mov	sl, r0
 800cf14:	f7f3 fd34 	bl	8000980 <__aeabi_i2d>
 800cf18:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 800cf1c:	4602      	mov	r2, r0
 800cf1e:	460b      	mov	r3, r1
 800cf20:	4640      	mov	r0, r8
 800cf22:	4649      	mov	r1, r9
 800cf24:	f7f3 fbde 	bl	80006e4 <__aeabi_dsub>
 800cf28:	f807 ab01 	strb.w	sl, [r7], #1
 800cf2c:	42be      	cmp	r6, r7
 800cf2e:	4680      	mov	r8, r0
 800cf30:	4689      	mov	r9, r1
 800cf32:	d1e4      	bne.n	800cefe <_dtoa_r+0xcde>
 800cf34:	4b63      	ldr	r3, [pc, #396]	; (800d0c4 <_dtoa_r+0xea4>)
 800cf36:	2200      	movs	r2, #0
 800cf38:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cf3c:	f7f3 fbd4 	bl	80006e8 <__adddf3>
 800cf40:	4642      	mov	r2, r8
 800cf42:	464b      	mov	r3, r9
 800cf44:	f7f3 fff8 	bl	8000f38 <__aeabi_dcmplt>
 800cf48:	2800      	cmp	r0, #0
 800cf4a:	d164      	bne.n	800d016 <_dtoa_r+0xdf6>
 800cf4c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cf50:	495c      	ldr	r1, [pc, #368]	; (800d0c4 <_dtoa_r+0xea4>)
 800cf52:	2000      	movs	r0, #0
 800cf54:	f7f3 fbc6 	bl	80006e4 <__aeabi_dsub>
 800cf58:	4642      	mov	r2, r8
 800cf5a:	464b      	mov	r3, r9
 800cf5c:	f7f4 f80a 	bl	8000f74 <__aeabi_dcmpgt>
 800cf60:	2800      	cmp	r0, #0
 800cf62:	f43f abad 	beq.w	800c6c0 <_dtoa_r+0x4a0>
 800cf66:	46b1      	mov	r9, r6
 800cf68:	3e01      	subs	r6, #1
 800cf6a:	f819 3c01 	ldrb.w	r3, [r9, #-1]
 800cf6e:	2b30      	cmp	r3, #48	; 0x30
 800cf70:	d0f9      	beq.n	800cf66 <_dtoa_r+0xd46>
 800cf72:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cf74:	3301      	adds	r3, #1
 800cf76:	9307      	str	r3, [sp, #28]
 800cf78:	e509      	b.n	800c98e <_dtoa_r+0x76e>
 800cf7a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cf7c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800cf80:	e6d0      	b.n	800cd24 <_dtoa_r+0xb04>
 800cf82:	9b08      	ldr	r3, [sp, #32]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	f43f ab6f 	beq.w	800c668 <_dtoa_r+0x448>
 800cf8a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	f77f ab97 	ble.w	800c6c0 <_dtoa_r+0x4a0>
 800cf92:	9a07      	ldr	r2, [sp, #28]
 800cf94:	3a01      	subs	r2, #1
 800cf96:	e9cd 3213 	strd	r3, r2, [sp, #76]	; 0x4c
 800cf9a:	4640      	mov	r0, r8
 800cf9c:	4b48      	ldr	r3, [pc, #288]	; (800d0c0 <_dtoa_r+0xea0>)
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	4649      	mov	r1, r9
 800cfa2:	f7f3 fd57 	bl	8000a54 <__aeabi_dmul>
 800cfa6:	4680      	mov	r8, r0
 800cfa8:	4689      	mov	r9, r1
 800cfaa:	f10a 0001 	add.w	r0, sl, #1
 800cfae:	f7f3 fce7 	bl	8000980 <__aeabi_i2d>
 800cfb2:	4642      	mov	r2, r8
 800cfb4:	464b      	mov	r3, r9
 800cfb6:	f7f3 fd4d 	bl	8000a54 <__aeabi_dmul>
 800cfba:	4b43      	ldr	r3, [pc, #268]	; (800d0c8 <_dtoa_r+0xea8>)
 800cfbc:	2200      	movs	r2, #0
 800cfbe:	f7f3 fb93 	bl	80006e8 <__adddf3>
 800cfc2:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800cfc6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800cfca:	9311      	str	r3, [sp, #68]	; 0x44
 800cfcc:	f7ff bac7 	b.w	800c55e <_dtoa_r+0x33e>
 800cfd0:	e9dd 890a 	ldrd	r8, r9, [sp, #40]	; 0x28
 800cfd4:	f04f 0a02 	mov.w	sl, #2
 800cfd8:	f7ff ba9e 	b.w	800c518 <_dtoa_r+0x2f8>
 800cfdc:	9b07      	ldr	r3, [sp, #28]
 800cfde:	3301      	adds	r3, #1
 800cfe0:	9307      	str	r3, [sp, #28]
 800cfe2:	2331      	movs	r3, #49	; 0x31
 800cfe4:	f7ff bb3b 	b.w	800c65e <_dtoa_r+0x43e>
 800cfe8:	9b07      	ldr	r3, [sp, #28]
 800cfea:	46bb      	mov	fp, r7
 800cfec:	3301      	adds	r3, #1
 800cfee:	9307      	str	r3, [sp, #28]
 800cff0:	2339      	movs	r3, #57	; 0x39
 800cff2:	4637      	mov	r7, r6
 800cff4:	f80b 3b01 	strb.w	r3, [fp], #1
 800cff8:	4646      	mov	r6, r8
 800cffa:	e4a8      	b.n	800c94e <_dtoa_r+0x72e>
 800cffc:	f04f 0a00 	mov.w	sl, #0
 800d000:	4656      	mov	r6, sl
 800d002:	e63d      	b.n	800cc80 <_dtoa_r+0xa60>
 800d004:	4699      	mov	r9, r3
 800d006:	e43e      	b.n	800c886 <_dtoa_r+0x666>
 800d008:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800d00a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800d00c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d00e:	3301      	adds	r3, #1
 800d010:	9307      	str	r3, [sp, #28]
 800d012:	46b1      	mov	r9, r6
 800d014:	e4bb      	b.n	800c98e <_dtoa_r+0x76e>
 800d016:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d018:	9a03      	ldr	r2, [sp, #12]
 800d01a:	9307      	str	r3, [sp, #28]
 800d01c:	f7ff bb18 	b.w	800c650 <_dtoa_r+0x430>
 800d020:	f47f aeeb 	bne.w	800cdfa <_dtoa_r+0xbda>
 800d024:	07da      	lsls	r2, r3, #31
 800d026:	f57f aee8 	bpl.w	800cdfa <_dtoa_r+0xbda>
 800d02a:	e6e1      	b.n	800cdf0 <_dtoa_r+0xbd0>
 800d02c:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
 800d030:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800d032:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800d034:	f7ff bb44 	b.w	800c6c0 <_dtoa_r+0x4a0>
 800d038:	2b39      	cmp	r3, #57	; 0x39
 800d03a:	d0d5      	beq.n	800cfe8 <_dtoa_r+0xdc8>
 800d03c:	f1b9 0f00 	cmp.w	r9, #0
 800d040:	f73f aed9 	bgt.w	800cdf6 <_dtoa_r+0xbd6>
 800d044:	e6d9      	b.n	800cdfa <_dtoa_r+0xbda>
 800d046:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d048:	2b02      	cmp	r3, #2
 800d04a:	f73f ae05 	bgt.w	800cc58 <_dtoa_r+0xa38>
 800d04e:	f8cd 801c 	str.w	r8, [sp, #28]
 800d052:	e58d      	b.n	800cb70 <_dtoa_r+0x950>
 800d054:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d056:	2b02      	cmp	r3, #2
 800d058:	f73f adfe 	bgt.w	800cc58 <_dtoa_r+0xa38>
 800d05c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d05e:	f8cd 801c 	str.w	r8, [sp, #28]
 800d062:	9308      	str	r3, [sp, #32]
 800d064:	e505      	b.n	800ca72 <_dtoa_r+0x852>
 800d066:	463e      	mov	r6, r7
 800d068:	e764      	b.n	800cf34 <_dtoa_r+0xd14>
 800d06a:	f04f 0a02 	mov.w	sl, #2
 800d06e:	f7ff ba53 	b.w	800c518 <_dtoa_r+0x2f8>
 800d072:	4b16      	ldr	r3, [pc, #88]	; (800d0cc <_dtoa_r+0xeac>)
 800d074:	4816      	ldr	r0, [pc, #88]	; (800d0d0 <_dtoa_r+0xeb0>)
 800d076:	463a      	mov	r2, r7
 800d078:	f240 21ef 	movw	r1, #751	; 0x2ef
 800d07c:	f000 ffa8 	bl	800dfd0 <__assert_func>
 800d080:	2600      	movs	r6, #0
 800d082:	63e6      	str	r6, [r4, #60]	; 0x3c
 800d084:	4631      	mov	r1, r6
 800d086:	4620      	mov	r0, r4
 800d088:	f000 f992 	bl	800d3b0 <_Balloc>
 800d08c:	9003      	str	r0, [sp, #12]
 800d08e:	b950      	cbnz	r0, 800d0a6 <_dtoa_r+0xe86>
 800d090:	4b0e      	ldr	r3, [pc, #56]	; (800d0cc <_dtoa_r+0xeac>)
 800d092:	480f      	ldr	r0, [pc, #60]	; (800d0d0 <_dtoa_r+0xeb0>)
 800d094:	2200      	movs	r2, #0
 800d096:	f240 11af 	movw	r1, #431	; 0x1af
 800d09a:	f000 ff99 	bl	800dfd0 <__assert_func>
 800d09e:	4b0d      	ldr	r3, [pc, #52]	; (800d0d4 <_dtoa_r+0xeb4>)
 800d0a0:	9303      	str	r3, [sp, #12]
 800d0a2:	f7ff b8f9 	b.w	800c298 <_dtoa_r+0x78>
 800d0a6:	9b03      	ldr	r3, [sp, #12]
 800d0a8:	63a3      	str	r3, [r4, #56]	; 0x38
 800d0aa:	f04f 33ff 	mov.w	r3, #4294967295
 800d0ae:	9312      	str	r3, [sp, #72]	; 0x48
 800d0b0:	9308      	str	r3, [sp, #32]
 800d0b2:	2301      	movs	r3, #1
 800d0b4:	9623      	str	r6, [sp, #140]	; 0x8c
 800d0b6:	930c      	str	r3, [sp, #48]	; 0x30
 800d0b8:	f7ff bb02 	b.w	800c6c0 <_dtoa_r+0x4a0>
 800d0bc:	080107f0 	.word	0x080107f0
 800d0c0:	40240000 	.word	0x40240000
 800d0c4:	3fe00000 	.word	0x3fe00000
 800d0c8:	401c0000 	.word	0x401c0000
 800d0cc:	080106f8 	.word	0x080106f8
 800d0d0:	0801070c 	.word	0x0801070c
 800d0d4:	080106e8 	.word	0x080106e8

0800d0d8 <_malloc_trim_r>:
 800d0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0da:	4f24      	ldr	r7, [pc, #144]	; (800d16c <_malloc_trim_r+0x94>)
 800d0dc:	460c      	mov	r4, r1
 800d0de:	4606      	mov	r6, r0
 800d0e0:	f7fd f886 	bl	800a1f0 <__malloc_lock>
 800d0e4:	68bb      	ldr	r3, [r7, #8]
 800d0e6:	685d      	ldr	r5, [r3, #4]
 800d0e8:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 800d0ec:	310f      	adds	r1, #15
 800d0ee:	f025 0503 	bic.w	r5, r5, #3
 800d0f2:	194b      	adds	r3, r1, r5
 800d0f4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d0f8:	f023 030f 	bic.w	r3, r3, #15
 800d0fc:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
 800d100:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 800d104:	db07      	blt.n	800d116 <_malloc_trim_r+0x3e>
 800d106:	2100      	movs	r1, #0
 800d108:	4630      	mov	r0, r6
 800d10a:	f7fc f93d 	bl	8009388 <_sbrk_r>
 800d10e:	68bb      	ldr	r3, [r7, #8]
 800d110:	442b      	add	r3, r5
 800d112:	4298      	cmp	r0, r3
 800d114:	d004      	beq.n	800d120 <_malloc_trim_r+0x48>
 800d116:	4630      	mov	r0, r6
 800d118:	f7fd f870 	bl	800a1fc <__malloc_unlock>
 800d11c:	2000      	movs	r0, #0
 800d11e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d120:	4261      	negs	r1, r4
 800d122:	4630      	mov	r0, r6
 800d124:	f7fc f930 	bl	8009388 <_sbrk_r>
 800d128:	3001      	adds	r0, #1
 800d12a:	d00d      	beq.n	800d148 <_malloc_trim_r+0x70>
 800d12c:	4a10      	ldr	r2, [pc, #64]	; (800d170 <_malloc_trim_r+0x98>)
 800d12e:	68bb      	ldr	r3, [r7, #8]
 800d130:	1b2d      	subs	r5, r5, r4
 800d132:	f045 0501 	orr.w	r5, r5, #1
 800d136:	605d      	str	r5, [r3, #4]
 800d138:	6813      	ldr	r3, [r2, #0]
 800d13a:	4630      	mov	r0, r6
 800d13c:	1b1b      	subs	r3, r3, r4
 800d13e:	6013      	str	r3, [r2, #0]
 800d140:	f7fd f85c 	bl	800a1fc <__malloc_unlock>
 800d144:	2001      	movs	r0, #1
 800d146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d148:	2100      	movs	r1, #0
 800d14a:	4630      	mov	r0, r6
 800d14c:	f7fc f91c 	bl	8009388 <_sbrk_r>
 800d150:	68ba      	ldr	r2, [r7, #8]
 800d152:	1a83      	subs	r3, r0, r2
 800d154:	2b0f      	cmp	r3, #15
 800d156:	ddde      	ble.n	800d116 <_malloc_trim_r+0x3e>
 800d158:	f043 0301 	orr.w	r3, r3, #1
 800d15c:	6053      	str	r3, [r2, #4]
 800d15e:	4b05      	ldr	r3, [pc, #20]	; (800d174 <_malloc_trim_r+0x9c>)
 800d160:	4903      	ldr	r1, [pc, #12]	; (800d170 <_malloc_trim_r+0x98>)
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	1ac0      	subs	r0, r0, r3
 800d166:	6008      	str	r0, [r1, #0]
 800d168:	e7d5      	b.n	800d116 <_malloc_trim_r+0x3e>
 800d16a:	bf00      	nop
 800d16c:	24000124 	.word	0x24000124
 800d170:	2400195c 	.word	0x2400195c
 800d174:	2400052c 	.word	0x2400052c

0800d178 <_free_r>:
 800d178:	2900      	cmp	r1, #0
 800d17a:	d061      	beq.n	800d240 <_free_r+0xc8>
 800d17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d17e:	460c      	mov	r4, r1
 800d180:	4606      	mov	r6, r0
 800d182:	f7fd f835 	bl	800a1f0 <__malloc_lock>
 800d186:	f854 2c04 	ldr.w	r2, [r4, #-4]
 800d18a:	4f7b      	ldr	r7, [pc, #492]	; (800d378 <_free_r+0x200>)
 800d18c:	f1a4 0508 	sub.w	r5, r4, #8
 800d190:	f022 0101 	bic.w	r1, r2, #1
 800d194:	eb05 0c01 	add.w	ip, r5, r1
 800d198:	68b8      	ldr	r0, [r7, #8]
 800d19a:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800d19e:	4560      	cmp	r0, ip
 800d1a0:	f023 0303 	bic.w	r3, r3, #3
 800d1a4:	f000 808b 	beq.w	800d2be <_free_r+0x146>
 800d1a8:	07d2      	lsls	r2, r2, #31
 800d1aa:	f8cc 3004 	str.w	r3, [ip, #4]
 800d1ae:	d432      	bmi.n	800d216 <_free_r+0x9e>
 800d1b0:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800d1b4:	1aad      	subs	r5, r5, r2
 800d1b6:	4411      	add	r1, r2
 800d1b8:	68aa      	ldr	r2, [r5, #8]
 800d1ba:	f107 0008 	add.w	r0, r7, #8
 800d1be:	4282      	cmp	r2, r0
 800d1c0:	d06a      	beq.n	800d298 <_free_r+0x120>
 800d1c2:	eb0c 0403 	add.w	r4, ip, r3
 800d1c6:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800d1ca:	68ec      	ldr	r4, [r5, #12]
 800d1cc:	60d4      	str	r4, [r2, #12]
 800d1ce:	f01e 0f01 	tst.w	lr, #1
 800d1d2:	60a2      	str	r2, [r4, #8]
 800d1d4:	f000 8097 	beq.w	800d306 <_free_r+0x18e>
 800d1d8:	f041 0301 	orr.w	r3, r1, #1
 800d1dc:	606b      	str	r3, [r5, #4]
 800d1de:	f8cc 1000 	str.w	r1, [ip]
 800d1e2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d1e6:	d235      	bcs.n	800d254 <_free_r+0xdc>
 800d1e8:	6878      	ldr	r0, [r7, #4]
 800d1ea:	08cb      	lsrs	r3, r1, #3
 800d1ec:	2201      	movs	r2, #1
 800d1ee:	0949      	lsrs	r1, r1, #5
 800d1f0:	3301      	adds	r3, #1
 800d1f2:	408a      	lsls	r2, r1
 800d1f4:	4302      	orrs	r2, r0
 800d1f6:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
 800d1fa:	607a      	str	r2, [r7, #4]
 800d1fc:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
 800d200:	3a08      	subs	r2, #8
 800d202:	e9c5 1202 	strd	r1, r2, [r5, #8]
 800d206:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 800d20a:	60cd      	str	r5, [r1, #12]
 800d20c:	4630      	mov	r0, r6
 800d20e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d212:	f7fc bff3 	b.w	800a1fc <__malloc_unlock>
 800d216:	eb0c 0203 	add.w	r2, ip, r3
 800d21a:	6852      	ldr	r2, [r2, #4]
 800d21c:	07d0      	lsls	r0, r2, #31
 800d21e:	d410      	bmi.n	800d242 <_free_r+0xca>
 800d220:	4419      	add	r1, r3
 800d222:	f107 0008 	add.w	r0, r7, #8
 800d226:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800d22a:	4283      	cmp	r3, r0
 800d22c:	d073      	beq.n	800d316 <_free_r+0x19e>
 800d22e:	f8dc 200c 	ldr.w	r2, [ip, #12]
 800d232:	60da      	str	r2, [r3, #12]
 800d234:	6093      	str	r3, [r2, #8]
 800d236:	f041 0301 	orr.w	r3, r1, #1
 800d23a:	606b      	str	r3, [r5, #4]
 800d23c:	5069      	str	r1, [r5, r1]
 800d23e:	e7d0      	b.n	800d1e2 <_free_r+0x6a>
 800d240:	4770      	bx	lr
 800d242:	f041 0301 	orr.w	r3, r1, #1
 800d246:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d24a:	f844 3c04 	str.w	r3, [r4, #-4]
 800d24e:	f8cc 1000 	str.w	r1, [ip]
 800d252:	d3c9      	bcc.n	800d1e8 <_free_r+0x70>
 800d254:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
 800d258:	ea4f 2351 	mov.w	r3, r1, lsr #9
 800d25c:	d248      	bcs.n	800d2f0 <_free_r+0x178>
 800d25e:	098b      	lsrs	r3, r1, #6
 800d260:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800d264:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d268:	00c3      	lsls	r3, r0, #3
 800d26a:	18f8      	adds	r0, r7, r3
 800d26c:	58fb      	ldr	r3, [r7, r3]
 800d26e:	3808      	subs	r0, #8
 800d270:	4298      	cmp	r0, r3
 800d272:	d059      	beq.n	800d328 <_free_r+0x1b0>
 800d274:	685a      	ldr	r2, [r3, #4]
 800d276:	f022 0203 	bic.w	r2, r2, #3
 800d27a:	428a      	cmp	r2, r1
 800d27c:	d902      	bls.n	800d284 <_free_r+0x10c>
 800d27e:	689b      	ldr	r3, [r3, #8]
 800d280:	4298      	cmp	r0, r3
 800d282:	d1f7      	bne.n	800d274 <_free_r+0xfc>
 800d284:	68d8      	ldr	r0, [r3, #12]
 800d286:	e9c5 3002 	strd	r3, r0, [r5, #8]
 800d28a:	6085      	str	r5, [r0, #8]
 800d28c:	60dd      	str	r5, [r3, #12]
 800d28e:	4630      	mov	r0, r6
 800d290:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d294:	f7fc bfb2 	b.w	800a1fc <__malloc_unlock>
 800d298:	eb0c 0203 	add.w	r2, ip, r3
 800d29c:	6852      	ldr	r2, [r2, #4]
 800d29e:	07d2      	lsls	r2, r2, #31
 800d2a0:	d463      	bmi.n	800d36a <_free_r+0x1f2>
 800d2a2:	440b      	add	r3, r1
 800d2a4:	e9dc 1202 	ldrd	r1, r2, [ip, #8]
 800d2a8:	60ca      	str	r2, [r1, #12]
 800d2aa:	6091      	str	r1, [r2, #8]
 800d2ac:	f043 0201 	orr.w	r2, r3, #1
 800d2b0:	606a      	str	r2, [r5, #4]
 800d2b2:	4630      	mov	r0, r6
 800d2b4:	50eb      	str	r3, [r5, r3]
 800d2b6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d2ba:	f7fc bf9f 	b.w	800a1fc <__malloc_unlock>
 800d2be:	440b      	add	r3, r1
 800d2c0:	07d1      	lsls	r1, r2, #31
 800d2c2:	d407      	bmi.n	800d2d4 <_free_r+0x15c>
 800d2c4:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800d2c8:	1aad      	subs	r5, r5, r2
 800d2ca:	4413      	add	r3, r2
 800d2cc:	e9d5 1202 	ldrd	r1, r2, [r5, #8]
 800d2d0:	60ca      	str	r2, [r1, #12]
 800d2d2:	6091      	str	r1, [r2, #8]
 800d2d4:	f043 0201 	orr.w	r2, r3, #1
 800d2d8:	606a      	str	r2, [r5, #4]
 800d2da:	4a28      	ldr	r2, [pc, #160]	; (800d37c <_free_r+0x204>)
 800d2dc:	60bd      	str	r5, [r7, #8]
 800d2de:	6812      	ldr	r2, [r2, #0]
 800d2e0:	429a      	cmp	r2, r3
 800d2e2:	d893      	bhi.n	800d20c <_free_r+0x94>
 800d2e4:	4b26      	ldr	r3, [pc, #152]	; (800d380 <_free_r+0x208>)
 800d2e6:	4630      	mov	r0, r6
 800d2e8:	6819      	ldr	r1, [r3, #0]
 800d2ea:	f7ff fef5 	bl	800d0d8 <_malloc_trim_r>
 800d2ee:	e78d      	b.n	800d20c <_free_r+0x94>
 800d2f0:	2b14      	cmp	r3, #20
 800d2f2:	d90a      	bls.n	800d30a <_free_r+0x192>
 800d2f4:	2b54      	cmp	r3, #84	; 0x54
 800d2f6:	d81f      	bhi.n	800d338 <_free_r+0x1c0>
 800d2f8:	0b0b      	lsrs	r3, r1, #12
 800d2fa:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 800d2fe:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 800d302:	00c3      	lsls	r3, r0, #3
 800d304:	e7b1      	b.n	800d26a <_free_r+0xf2>
 800d306:	4419      	add	r1, r3
 800d308:	e78d      	b.n	800d226 <_free_r+0xae>
 800d30a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 800d30e:	f103 025b 	add.w	r2, r3, #91	; 0x5b
 800d312:	00c3      	lsls	r3, r0, #3
 800d314:	e7a9      	b.n	800d26a <_free_r+0xf2>
 800d316:	f041 0301 	orr.w	r3, r1, #1
 800d31a:	e9c7 5504 	strd	r5, r5, [r7, #16]
 800d31e:	e9c5 0002 	strd	r0, r0, [r5, #8]
 800d322:	606b      	str	r3, [r5, #4]
 800d324:	5069      	str	r1, [r5, r1]
 800d326:	e771      	b.n	800d20c <_free_r+0x94>
 800d328:	6879      	ldr	r1, [r7, #4]
 800d32a:	1092      	asrs	r2, r2, #2
 800d32c:	2401      	movs	r4, #1
 800d32e:	fa04 f202 	lsl.w	r2, r4, r2
 800d332:	430a      	orrs	r2, r1
 800d334:	607a      	str	r2, [r7, #4]
 800d336:	e7a6      	b.n	800d286 <_free_r+0x10e>
 800d338:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800d33c:	d806      	bhi.n	800d34c <_free_r+0x1d4>
 800d33e:	0bcb      	lsrs	r3, r1, #15
 800d340:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800d344:	f103 0277 	add.w	r2, r3, #119	; 0x77
 800d348:	00c3      	lsls	r3, r0, #3
 800d34a:	e78e      	b.n	800d26a <_free_r+0xf2>
 800d34c:	f240 5254 	movw	r2, #1364	; 0x554
 800d350:	4293      	cmp	r3, r2
 800d352:	d806      	bhi.n	800d362 <_free_r+0x1ea>
 800d354:	0c8b      	lsrs	r3, r1, #18
 800d356:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 800d35a:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 800d35e:	00c3      	lsls	r3, r0, #3
 800d360:	e783      	b.n	800d26a <_free_r+0xf2>
 800d362:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 800d366:	227e      	movs	r2, #126	; 0x7e
 800d368:	e77f      	b.n	800d26a <_free_r+0xf2>
 800d36a:	f041 0301 	orr.w	r3, r1, #1
 800d36e:	606b      	str	r3, [r5, #4]
 800d370:	f8cc 1000 	str.w	r1, [ip]
 800d374:	e74a      	b.n	800d20c <_free_r+0x94>
 800d376:	bf00      	nop
 800d378:	24000124 	.word	0x24000124
 800d37c:	24000530 	.word	0x24000530
 800d380:	2400198c 	.word	0x2400198c

0800d384 <__ascii_mbtowc>:
 800d384:	b082      	sub	sp, #8
 800d386:	b149      	cbz	r1, 800d39c <__ascii_mbtowc+0x18>
 800d388:	b15a      	cbz	r2, 800d3a2 <__ascii_mbtowc+0x1e>
 800d38a:	b16b      	cbz	r3, 800d3a8 <__ascii_mbtowc+0x24>
 800d38c:	7813      	ldrb	r3, [r2, #0]
 800d38e:	600b      	str	r3, [r1, #0]
 800d390:	7812      	ldrb	r2, [r2, #0]
 800d392:	1e10      	subs	r0, r2, #0
 800d394:	bf18      	it	ne
 800d396:	2001      	movne	r0, #1
 800d398:	b002      	add	sp, #8
 800d39a:	4770      	bx	lr
 800d39c:	a901      	add	r1, sp, #4
 800d39e:	2a00      	cmp	r2, #0
 800d3a0:	d1f3      	bne.n	800d38a <__ascii_mbtowc+0x6>
 800d3a2:	4610      	mov	r0, r2
 800d3a4:	b002      	add	sp, #8
 800d3a6:	4770      	bx	lr
 800d3a8:	f06f 0001 	mvn.w	r0, #1
 800d3ac:	e7f4      	b.n	800d398 <__ascii_mbtowc+0x14>
 800d3ae:	bf00      	nop

0800d3b0 <_Balloc>:
 800d3b0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800d3b2:	b570      	push	{r4, r5, r6, lr}
 800d3b4:	4605      	mov	r5, r0
 800d3b6:	460c      	mov	r4, r1
 800d3b8:	b14b      	cbz	r3, 800d3ce <_Balloc+0x1e>
 800d3ba:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d3be:	b180      	cbz	r0, 800d3e2 <_Balloc+0x32>
 800d3c0:	6802      	ldr	r2, [r0, #0]
 800d3c2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800d3c6:	2300      	movs	r3, #0
 800d3c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d3cc:	bd70      	pop	{r4, r5, r6, pc}
 800d3ce:	2221      	movs	r2, #33	; 0x21
 800d3d0:	2104      	movs	r1, #4
 800d3d2:	f000 fe1d 	bl	800e010 <_calloc_r>
 800d3d6:	4603      	mov	r3, r0
 800d3d8:	6468      	str	r0, [r5, #68]	; 0x44
 800d3da:	2800      	cmp	r0, #0
 800d3dc:	d1ed      	bne.n	800d3ba <_Balloc+0xa>
 800d3de:	2000      	movs	r0, #0
 800d3e0:	bd70      	pop	{r4, r5, r6, pc}
 800d3e2:	2101      	movs	r1, #1
 800d3e4:	fa01 f604 	lsl.w	r6, r1, r4
 800d3e8:	1d72      	adds	r2, r6, #5
 800d3ea:	0092      	lsls	r2, r2, #2
 800d3ec:	4628      	mov	r0, r5
 800d3ee:	f000 fe0f 	bl	800e010 <_calloc_r>
 800d3f2:	2800      	cmp	r0, #0
 800d3f4:	d0f3      	beq.n	800d3de <_Balloc+0x2e>
 800d3f6:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800d3fa:	e7e4      	b.n	800d3c6 <_Balloc+0x16>

0800d3fc <_Bfree>:
 800d3fc:	b131      	cbz	r1, 800d40c <_Bfree+0x10>
 800d3fe:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800d400:	684a      	ldr	r2, [r1, #4]
 800d402:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d406:	6008      	str	r0, [r1, #0]
 800d408:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d40c:	4770      	bx	lr
 800d40e:	bf00      	nop

0800d410 <__multadd>:
 800d410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d414:	690d      	ldr	r5, [r1, #16]
 800d416:	4607      	mov	r7, r0
 800d418:	460e      	mov	r6, r1
 800d41a:	461c      	mov	r4, r3
 800d41c:	f101 0e14 	add.w	lr, r1, #20
 800d420:	2000      	movs	r0, #0
 800d422:	f8de 1000 	ldr.w	r1, [lr]
 800d426:	b28b      	uxth	r3, r1
 800d428:	fb02 4303 	mla	r3, r2, r3, r4
 800d42c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800d430:	0c09      	lsrs	r1, r1, #16
 800d432:	fb02 cc01 	mla	ip, r2, r1, ip
 800d436:	3001      	adds	r0, #1
 800d438:	b29b      	uxth	r3, r3
 800d43a:	eb03 430c 	add.w	r3, r3, ip, lsl #16
 800d43e:	4285      	cmp	r5, r0
 800d440:	f84e 3b04 	str.w	r3, [lr], #4
 800d444:	ea4f 441c 	mov.w	r4, ip, lsr #16
 800d448:	dceb      	bgt.n	800d422 <__multadd+0x12>
 800d44a:	b13c      	cbz	r4, 800d45c <__multadd+0x4c>
 800d44c:	68b3      	ldr	r3, [r6, #8]
 800d44e:	42ab      	cmp	r3, r5
 800d450:	dd07      	ble.n	800d462 <__multadd+0x52>
 800d452:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800d456:	3501      	adds	r5, #1
 800d458:	615c      	str	r4, [r3, #20]
 800d45a:	6135      	str	r5, [r6, #16]
 800d45c:	4630      	mov	r0, r6
 800d45e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d462:	6871      	ldr	r1, [r6, #4]
 800d464:	4638      	mov	r0, r7
 800d466:	3101      	adds	r1, #1
 800d468:	f7ff ffa2 	bl	800d3b0 <_Balloc>
 800d46c:	4680      	mov	r8, r0
 800d46e:	b1a8      	cbz	r0, 800d49c <__multadd+0x8c>
 800d470:	6932      	ldr	r2, [r6, #16]
 800d472:	3202      	adds	r2, #2
 800d474:	f106 010c 	add.w	r1, r6, #12
 800d478:	0092      	lsls	r2, r2, #2
 800d47a:	300c      	adds	r0, #12
 800d47c:	f7f2 ffc6 	bl	800040c <memcpy>
 800d480:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d482:	6872      	ldr	r2, [r6, #4]
 800d484:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d488:	6031      	str	r1, [r6, #0]
 800d48a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800d48e:	4646      	mov	r6, r8
 800d490:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800d494:	3501      	adds	r5, #1
 800d496:	615c      	str	r4, [r3, #20]
 800d498:	6135      	str	r5, [r6, #16]
 800d49a:	e7df      	b.n	800d45c <__multadd+0x4c>
 800d49c:	4b02      	ldr	r3, [pc, #8]	; (800d4a8 <__multadd+0x98>)
 800d49e:	4803      	ldr	r0, [pc, #12]	; (800d4ac <__multadd+0x9c>)
 800d4a0:	4642      	mov	r2, r8
 800d4a2:	21ba      	movs	r1, #186	; 0xba
 800d4a4:	f000 fd94 	bl	800dfd0 <__assert_func>
 800d4a8:	080106f8 	.word	0x080106f8
 800d4ac:	08010768 	.word	0x08010768

0800d4b0 <__hi0bits>:
 800d4b0:	0c02      	lsrs	r2, r0, #16
 800d4b2:	0412      	lsls	r2, r2, #16
 800d4b4:	4603      	mov	r3, r0
 800d4b6:	b9ca      	cbnz	r2, 800d4ec <__hi0bits+0x3c>
 800d4b8:	0403      	lsls	r3, r0, #16
 800d4ba:	2010      	movs	r0, #16
 800d4bc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d4c0:	bf04      	itt	eq
 800d4c2:	021b      	lsleq	r3, r3, #8
 800d4c4:	3008      	addeq	r0, #8
 800d4c6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d4ca:	bf04      	itt	eq
 800d4cc:	011b      	lsleq	r3, r3, #4
 800d4ce:	3004      	addeq	r0, #4
 800d4d0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d4d4:	bf04      	itt	eq
 800d4d6:	009b      	lsleq	r3, r3, #2
 800d4d8:	3002      	addeq	r0, #2
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	db05      	blt.n	800d4ea <__hi0bits+0x3a>
 800d4de:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800d4e2:	f100 0001 	add.w	r0, r0, #1
 800d4e6:	bf08      	it	eq
 800d4e8:	2020      	moveq	r0, #32
 800d4ea:	4770      	bx	lr
 800d4ec:	2000      	movs	r0, #0
 800d4ee:	e7e5      	b.n	800d4bc <__hi0bits+0xc>

0800d4f0 <__lo0bits>:
 800d4f0:	6803      	ldr	r3, [r0, #0]
 800d4f2:	f013 0207 	ands.w	r2, r3, #7
 800d4f6:	4601      	mov	r1, r0
 800d4f8:	d007      	beq.n	800d50a <__lo0bits+0x1a>
 800d4fa:	07da      	lsls	r2, r3, #31
 800d4fc:	d41f      	bmi.n	800d53e <__lo0bits+0x4e>
 800d4fe:	0798      	lsls	r0, r3, #30
 800d500:	d521      	bpl.n	800d546 <__lo0bits+0x56>
 800d502:	085b      	lsrs	r3, r3, #1
 800d504:	600b      	str	r3, [r1, #0]
 800d506:	2001      	movs	r0, #1
 800d508:	4770      	bx	lr
 800d50a:	b298      	uxth	r0, r3
 800d50c:	b1a0      	cbz	r0, 800d538 <__lo0bits+0x48>
 800d50e:	4610      	mov	r0, r2
 800d510:	b2da      	uxtb	r2, r3
 800d512:	b90a      	cbnz	r2, 800d518 <__lo0bits+0x28>
 800d514:	3008      	adds	r0, #8
 800d516:	0a1b      	lsrs	r3, r3, #8
 800d518:	071a      	lsls	r2, r3, #28
 800d51a:	bf04      	itt	eq
 800d51c:	091b      	lsreq	r3, r3, #4
 800d51e:	3004      	addeq	r0, #4
 800d520:	079a      	lsls	r2, r3, #30
 800d522:	bf04      	itt	eq
 800d524:	089b      	lsreq	r3, r3, #2
 800d526:	3002      	addeq	r0, #2
 800d528:	07da      	lsls	r2, r3, #31
 800d52a:	d403      	bmi.n	800d534 <__lo0bits+0x44>
 800d52c:	085b      	lsrs	r3, r3, #1
 800d52e:	f100 0001 	add.w	r0, r0, #1
 800d532:	d006      	beq.n	800d542 <__lo0bits+0x52>
 800d534:	600b      	str	r3, [r1, #0]
 800d536:	4770      	bx	lr
 800d538:	0c1b      	lsrs	r3, r3, #16
 800d53a:	2010      	movs	r0, #16
 800d53c:	e7e8      	b.n	800d510 <__lo0bits+0x20>
 800d53e:	2000      	movs	r0, #0
 800d540:	4770      	bx	lr
 800d542:	2020      	movs	r0, #32
 800d544:	4770      	bx	lr
 800d546:	089b      	lsrs	r3, r3, #2
 800d548:	600b      	str	r3, [r1, #0]
 800d54a:	2002      	movs	r0, #2
 800d54c:	4770      	bx	lr
 800d54e:	bf00      	nop

0800d550 <__i2b>:
 800d550:	b538      	push	{r3, r4, r5, lr}
 800d552:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800d554:	4604      	mov	r4, r0
 800d556:	460d      	mov	r5, r1
 800d558:	b14b      	cbz	r3, 800d56e <__i2b+0x1e>
 800d55a:	6858      	ldr	r0, [r3, #4]
 800d55c:	b1b0      	cbz	r0, 800d58c <__i2b+0x3c>
 800d55e:	6802      	ldr	r2, [r0, #0]
 800d560:	605a      	str	r2, [r3, #4]
 800d562:	2200      	movs	r2, #0
 800d564:	2301      	movs	r3, #1
 800d566:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d56a:	60c2      	str	r2, [r0, #12]
 800d56c:	bd38      	pop	{r3, r4, r5, pc}
 800d56e:	2221      	movs	r2, #33	; 0x21
 800d570:	2104      	movs	r1, #4
 800d572:	f000 fd4d 	bl	800e010 <_calloc_r>
 800d576:	4603      	mov	r3, r0
 800d578:	6460      	str	r0, [r4, #68]	; 0x44
 800d57a:	2800      	cmp	r0, #0
 800d57c:	d1ed      	bne.n	800d55a <__i2b+0xa>
 800d57e:	4b09      	ldr	r3, [pc, #36]	; (800d5a4 <__i2b+0x54>)
 800d580:	4809      	ldr	r0, [pc, #36]	; (800d5a8 <__i2b+0x58>)
 800d582:	2200      	movs	r2, #0
 800d584:	f240 1145 	movw	r1, #325	; 0x145
 800d588:	f000 fd22 	bl	800dfd0 <__assert_func>
 800d58c:	221c      	movs	r2, #28
 800d58e:	2101      	movs	r1, #1
 800d590:	4620      	mov	r0, r4
 800d592:	f000 fd3d 	bl	800e010 <_calloc_r>
 800d596:	2800      	cmp	r0, #0
 800d598:	d0f1      	beq.n	800d57e <__i2b+0x2e>
 800d59a:	2201      	movs	r2, #1
 800d59c:	2302      	movs	r3, #2
 800d59e:	e9c0 2301 	strd	r2, r3, [r0, #4]
 800d5a2:	e7de      	b.n	800d562 <__i2b+0x12>
 800d5a4:	080106f8 	.word	0x080106f8
 800d5a8:	08010768 	.word	0x08010768

0800d5ac <__multiply>:
 800d5ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5b0:	690e      	ldr	r6, [r1, #16]
 800d5b2:	6915      	ldr	r5, [r2, #16]
 800d5b4:	42ae      	cmp	r6, r5
 800d5b6:	b085      	sub	sp, #20
 800d5b8:	4688      	mov	r8, r1
 800d5ba:	4614      	mov	r4, r2
 800d5bc:	db05      	blt.n	800d5ca <__multiply+0x1e>
 800d5be:	462a      	mov	r2, r5
 800d5c0:	4623      	mov	r3, r4
 800d5c2:	4635      	mov	r5, r6
 800d5c4:	460c      	mov	r4, r1
 800d5c6:	4616      	mov	r6, r2
 800d5c8:	4698      	mov	r8, r3
 800d5ca:	68a3      	ldr	r3, [r4, #8]
 800d5cc:	6861      	ldr	r1, [r4, #4]
 800d5ce:	19af      	adds	r7, r5, r6
 800d5d0:	42bb      	cmp	r3, r7
 800d5d2:	bfb8      	it	lt
 800d5d4:	3101      	addlt	r1, #1
 800d5d6:	f7ff feeb 	bl	800d3b0 <_Balloc>
 800d5da:	9001      	str	r0, [sp, #4]
 800d5dc:	2800      	cmp	r0, #0
 800d5de:	f000 8087 	beq.w	800d6f0 <__multiply+0x144>
 800d5e2:	9b01      	ldr	r3, [sp, #4]
 800d5e4:	f103 0914 	add.w	r9, r3, #20
 800d5e8:	eb09 0a87 	add.w	sl, r9, r7, lsl #2
 800d5ec:	45d1      	cmp	r9, sl
 800d5ee:	d205      	bcs.n	800d5fc <__multiply+0x50>
 800d5f0:	464b      	mov	r3, r9
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	f843 2b04 	str.w	r2, [r3], #4
 800d5f8:	459a      	cmp	sl, r3
 800d5fa:	d8fb      	bhi.n	800d5f4 <__multiply+0x48>
 800d5fc:	f108 0814 	add.w	r8, r8, #20
 800d600:	eb08 0b86 	add.w	fp, r8, r6, lsl #2
 800d604:	f104 0314 	add.w	r3, r4, #20
 800d608:	45d8      	cmp	r8, fp
 800d60a:	461a      	mov	r2, r3
 800d60c:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800d610:	d25f      	bcs.n	800d6d2 <__multiply+0x126>
 800d612:	1b2b      	subs	r3, r5, r4
 800d614:	3b15      	subs	r3, #21
 800d616:	f023 0303 	bic.w	r3, r3, #3
 800d61a:	3304      	adds	r3, #4
 800d61c:	3415      	adds	r4, #21
 800d61e:	42a5      	cmp	r5, r4
 800d620:	bf38      	it	cc
 800d622:	2304      	movcc	r3, #4
 800d624:	e9cd a702 	strd	sl, r7, [sp, #8]
 800d628:	46ac      	mov	ip, r5
 800d62a:	461f      	mov	r7, r3
 800d62c:	4692      	mov	sl, r2
 800d62e:	e005      	b.n	800d63c <__multiply+0x90>
 800d630:	0c09      	lsrs	r1, r1, #16
 800d632:	d129      	bne.n	800d688 <__multiply+0xdc>
 800d634:	45c3      	cmp	fp, r8
 800d636:	f109 0904 	add.w	r9, r9, #4
 800d63a:	d948      	bls.n	800d6ce <__multiply+0x122>
 800d63c:	f858 1b04 	ldr.w	r1, [r8], #4
 800d640:	b28d      	uxth	r5, r1
 800d642:	2d00      	cmp	r5, #0
 800d644:	d0f4      	beq.n	800d630 <__multiply+0x84>
 800d646:	4656      	mov	r6, sl
 800d648:	464c      	mov	r4, r9
 800d64a:	2300      	movs	r3, #0
 800d64c:	f856 1b04 	ldr.w	r1, [r6], #4
 800d650:	6822      	ldr	r2, [r4, #0]
 800d652:	fa1f fe81 	uxth.w	lr, r1
 800d656:	b290      	uxth	r0, r2
 800d658:	0c09      	lsrs	r1, r1, #16
 800d65a:	fb05 000e 	mla	r0, r5, lr, r0
 800d65e:	0c12      	lsrs	r2, r2, #16
 800d660:	4403      	add	r3, r0
 800d662:	fb05 2201 	mla	r2, r5, r1, r2
 800d666:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d66a:	b29b      	uxth	r3, r3
 800d66c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d670:	45b4      	cmp	ip, r6
 800d672:	f844 3b04 	str.w	r3, [r4], #4
 800d676:	ea4f 4312 	mov.w	r3, r2, lsr #16
 800d67a:	d8e7      	bhi.n	800d64c <__multiply+0xa0>
 800d67c:	f849 3007 	str.w	r3, [r9, r7]
 800d680:	f858 1c04 	ldr.w	r1, [r8, #-4]
 800d684:	0c09      	lsrs	r1, r1, #16
 800d686:	d0d5      	beq.n	800d634 <__multiply+0x88>
 800d688:	f8d9 3000 	ldr.w	r3, [r9]
 800d68c:	4650      	mov	r0, sl
 800d68e:	461a      	mov	r2, r3
 800d690:	464c      	mov	r4, r9
 800d692:	2600      	movs	r6, #0
 800d694:	8805      	ldrh	r5, [r0, #0]
 800d696:	0c12      	lsrs	r2, r2, #16
 800d698:	fb01 2205 	mla	r2, r1, r5, r2
 800d69c:	4416      	add	r6, r2
 800d69e:	b29b      	uxth	r3, r3
 800d6a0:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800d6a4:	f844 3b04 	str.w	r3, [r4], #4
 800d6a8:	f850 5b04 	ldr.w	r5, [r0], #4
 800d6ac:	6822      	ldr	r2, [r4, #0]
 800d6ae:	0c2d      	lsrs	r5, r5, #16
 800d6b0:	b293      	uxth	r3, r2
 800d6b2:	fb01 3305 	mla	r3, r1, r5, r3
 800d6b6:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 800d6ba:	4584      	cmp	ip, r0
 800d6bc:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d6c0:	d8e8      	bhi.n	800d694 <__multiply+0xe8>
 800d6c2:	45c3      	cmp	fp, r8
 800d6c4:	f849 3007 	str.w	r3, [r9, r7]
 800d6c8:	f109 0904 	add.w	r9, r9, #4
 800d6cc:	d8b6      	bhi.n	800d63c <__multiply+0x90>
 800d6ce:	e9dd a702 	ldrd	sl, r7, [sp, #8]
 800d6d2:	2f00      	cmp	r7, #0
 800d6d4:	dc02      	bgt.n	800d6dc <__multiply+0x130>
 800d6d6:	e005      	b.n	800d6e4 <__multiply+0x138>
 800d6d8:	3f01      	subs	r7, #1
 800d6da:	d003      	beq.n	800d6e4 <__multiply+0x138>
 800d6dc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d0f9      	beq.n	800d6d8 <__multiply+0x12c>
 800d6e4:	9b01      	ldr	r3, [sp, #4]
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	611f      	str	r7, [r3, #16]
 800d6ea:	b005      	add	sp, #20
 800d6ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6f0:	4b03      	ldr	r3, [pc, #12]	; (800d700 <__multiply+0x154>)
 800d6f2:	4804      	ldr	r0, [pc, #16]	; (800d704 <__multiply+0x158>)
 800d6f4:	9a01      	ldr	r2, [sp, #4]
 800d6f6:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d6fa:	f000 fc69 	bl	800dfd0 <__assert_func>
 800d6fe:	bf00      	nop
 800d700:	080106f8 	.word	0x080106f8
 800d704:	08010768 	.word	0x08010768

0800d708 <__pow5mult>:
 800d708:	f012 0303 	ands.w	r3, r2, #3
 800d70c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d710:	4614      	mov	r4, r2
 800d712:	4606      	mov	r6, r0
 800d714:	d132      	bne.n	800d77c <__pow5mult+0x74>
 800d716:	460d      	mov	r5, r1
 800d718:	10a4      	asrs	r4, r4, #2
 800d71a:	d020      	beq.n	800d75e <__pow5mult+0x56>
 800d71c:	f8d6 8040 	ldr.w	r8, [r6, #64]	; 0x40
 800d720:	f1b8 0f00 	cmp.w	r8, #0
 800d724:	d033      	beq.n	800d78e <__pow5mult+0x86>
 800d726:	07e3      	lsls	r3, r4, #31
 800d728:	f04f 0700 	mov.w	r7, #0
 800d72c:	d407      	bmi.n	800d73e <__pow5mult+0x36>
 800d72e:	1064      	asrs	r4, r4, #1
 800d730:	d015      	beq.n	800d75e <__pow5mult+0x56>
 800d732:	f8d8 0000 	ldr.w	r0, [r8]
 800d736:	b1a8      	cbz	r0, 800d764 <__pow5mult+0x5c>
 800d738:	4680      	mov	r8, r0
 800d73a:	07e3      	lsls	r3, r4, #31
 800d73c:	d5f7      	bpl.n	800d72e <__pow5mult+0x26>
 800d73e:	4642      	mov	r2, r8
 800d740:	4629      	mov	r1, r5
 800d742:	4630      	mov	r0, r6
 800d744:	f7ff ff32 	bl	800d5ac <__multiply>
 800d748:	b1b5      	cbz	r5, 800d778 <__pow5mult+0x70>
 800d74a:	6869      	ldr	r1, [r5, #4]
 800d74c:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800d74e:	1064      	asrs	r4, r4, #1
 800d750:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 800d754:	602a      	str	r2, [r5, #0]
 800d756:	f843 5021 	str.w	r5, [r3, r1, lsl #2]
 800d75a:	4605      	mov	r5, r0
 800d75c:	d1e9      	bne.n	800d732 <__pow5mult+0x2a>
 800d75e:	4628      	mov	r0, r5
 800d760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d764:	4642      	mov	r2, r8
 800d766:	4641      	mov	r1, r8
 800d768:	4630      	mov	r0, r6
 800d76a:	f7ff ff1f 	bl	800d5ac <__multiply>
 800d76e:	f8c8 0000 	str.w	r0, [r8]
 800d772:	6007      	str	r7, [r0, #0]
 800d774:	4680      	mov	r8, r0
 800d776:	e7e0      	b.n	800d73a <__pow5mult+0x32>
 800d778:	4605      	mov	r5, r0
 800d77a:	e7d8      	b.n	800d72e <__pow5mult+0x26>
 800d77c:	3b01      	subs	r3, #1
 800d77e:	4a0f      	ldr	r2, [pc, #60]	; (800d7bc <__pow5mult+0xb4>)
 800d780:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800d784:	2300      	movs	r3, #0
 800d786:	f7ff fe43 	bl	800d410 <__multadd>
 800d78a:	4605      	mov	r5, r0
 800d78c:	e7c4      	b.n	800d718 <__pow5mult+0x10>
 800d78e:	2101      	movs	r1, #1
 800d790:	4630      	mov	r0, r6
 800d792:	f7ff fe0d 	bl	800d3b0 <_Balloc>
 800d796:	4680      	mov	r8, r0
 800d798:	b140      	cbz	r0, 800d7ac <__pow5mult+0xa4>
 800d79a:	2301      	movs	r3, #1
 800d79c:	f240 2271 	movw	r2, #625	; 0x271
 800d7a0:	e9c0 3204 	strd	r3, r2, [r0, #16]
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	6430      	str	r0, [r6, #64]	; 0x40
 800d7a8:	6003      	str	r3, [r0, #0]
 800d7aa:	e7bc      	b.n	800d726 <__pow5mult+0x1e>
 800d7ac:	4b04      	ldr	r3, [pc, #16]	; (800d7c0 <__pow5mult+0xb8>)
 800d7ae:	4805      	ldr	r0, [pc, #20]	; (800d7c4 <__pow5mult+0xbc>)
 800d7b0:	4642      	mov	r2, r8
 800d7b2:	f240 1145 	movw	r1, #325	; 0x145
 800d7b6:	f000 fc0b 	bl	800dfd0 <__assert_func>
 800d7ba:	bf00      	nop
 800d7bc:	080108b8 	.word	0x080108b8
 800d7c0:	080106f8 	.word	0x080106f8
 800d7c4:	08010768 	.word	0x08010768

0800d7c8 <__lshift>:
 800d7c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7cc:	460c      	mov	r4, r1
 800d7ce:	4690      	mov	r8, r2
 800d7d0:	6926      	ldr	r6, [r4, #16]
 800d7d2:	68a3      	ldr	r3, [r4, #8]
 800d7d4:	6849      	ldr	r1, [r1, #4]
 800d7d6:	eb06 1662 	add.w	r6, r6, r2, asr #5
 800d7da:	1c75      	adds	r5, r6, #1
 800d7dc:	429d      	cmp	r5, r3
 800d7de:	4607      	mov	r7, r0
 800d7e0:	ea4f 1962 	mov.w	r9, r2, asr #5
 800d7e4:	dd04      	ble.n	800d7f0 <__lshift+0x28>
 800d7e6:	005b      	lsls	r3, r3, #1
 800d7e8:	429d      	cmp	r5, r3
 800d7ea:	f101 0101 	add.w	r1, r1, #1
 800d7ee:	dcfa      	bgt.n	800d7e6 <__lshift+0x1e>
 800d7f0:	4638      	mov	r0, r7
 800d7f2:	f7ff fddd 	bl	800d3b0 <_Balloc>
 800d7f6:	4684      	mov	ip, r0
 800d7f8:	2800      	cmp	r0, #0
 800d7fa:	d051      	beq.n	800d8a0 <__lshift+0xd8>
 800d7fc:	f1b9 0f00 	cmp.w	r9, #0
 800d800:	f100 0014 	add.w	r0, r0, #20
 800d804:	dd0e      	ble.n	800d824 <__lshift+0x5c>
 800d806:	f109 0205 	add.w	r2, r9, #5
 800d80a:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 800d80e:	4603      	mov	r3, r0
 800d810:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
 800d814:	2100      	movs	r1, #0
 800d816:	f843 1b04 	str.w	r1, [r3], #4
 800d81a:	4293      	cmp	r3, r2
 800d81c:	d1fb      	bne.n	800d816 <__lshift+0x4e>
 800d81e:	f1ae 0314 	sub.w	r3, lr, #20
 800d822:	4418      	add	r0, r3
 800d824:	6921      	ldr	r1, [r4, #16]
 800d826:	f104 0314 	add.w	r3, r4, #20
 800d82a:	f018 081f 	ands.w	r8, r8, #31
 800d82e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800d832:	d02d      	beq.n	800d890 <__lshift+0xc8>
 800d834:	f1c8 0920 	rsb	r9, r8, #32
 800d838:	4686      	mov	lr, r0
 800d83a:	f04f 0a00 	mov.w	sl, #0
 800d83e:	681a      	ldr	r2, [r3, #0]
 800d840:	fa02 f208 	lsl.w	r2, r2, r8
 800d844:	ea42 020a 	orr.w	r2, r2, sl
 800d848:	f84e 2b04 	str.w	r2, [lr], #4
 800d84c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d850:	4299      	cmp	r1, r3
 800d852:	fa22 fa09 	lsr.w	sl, r2, r9
 800d856:	d8f2      	bhi.n	800d83e <__lshift+0x76>
 800d858:	1b0b      	subs	r3, r1, r4
 800d85a:	3b15      	subs	r3, #21
 800d85c:	f023 0303 	bic.w	r3, r3, #3
 800d860:	3304      	adds	r3, #4
 800d862:	f104 0215 	add.w	r2, r4, #21
 800d866:	4291      	cmp	r1, r2
 800d868:	bf38      	it	cc
 800d86a:	2304      	movcc	r3, #4
 800d86c:	f1ba 0f00 	cmp.w	sl, #0
 800d870:	bf18      	it	ne
 800d872:	462e      	movne	r6, r5
 800d874:	f840 a003 	str.w	sl, [r0, r3]
 800d878:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d87a:	6862      	ldr	r2, [r4, #4]
 800d87c:	f8cc 6010 	str.w	r6, [ip, #16]
 800d880:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d884:	6021      	str	r1, [r4, #0]
 800d886:	4660      	mov	r0, ip
 800d888:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d88c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d890:	3804      	subs	r0, #4
 800d892:	f853 2b04 	ldr.w	r2, [r3], #4
 800d896:	f840 2f04 	str.w	r2, [r0, #4]!
 800d89a:	4299      	cmp	r1, r3
 800d89c:	d8f9      	bhi.n	800d892 <__lshift+0xca>
 800d89e:	e7eb      	b.n	800d878 <__lshift+0xb0>
 800d8a0:	4b03      	ldr	r3, [pc, #12]	; (800d8b0 <__lshift+0xe8>)
 800d8a2:	4804      	ldr	r0, [pc, #16]	; (800d8b4 <__lshift+0xec>)
 800d8a4:	4662      	mov	r2, ip
 800d8a6:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d8aa:	f000 fb91 	bl	800dfd0 <__assert_func>
 800d8ae:	bf00      	nop
 800d8b0:	080106f8 	.word	0x080106f8
 800d8b4:	08010768 	.word	0x08010768

0800d8b8 <__mcmp>:
 800d8b8:	690b      	ldr	r3, [r1, #16]
 800d8ba:	4684      	mov	ip, r0
 800d8bc:	6900      	ldr	r0, [r0, #16]
 800d8be:	1ac0      	subs	r0, r0, r3
 800d8c0:	d115      	bne.n	800d8ee <__mcmp+0x36>
 800d8c2:	f10c 0c14 	add.w	ip, ip, #20
 800d8c6:	3114      	adds	r1, #20
 800d8c8:	eb0c 0283 	add.w	r2, ip, r3, lsl #2
 800d8cc:	b410      	push	{r4}
 800d8ce:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800d8d2:	e001      	b.n	800d8d8 <__mcmp+0x20>
 800d8d4:	4594      	cmp	ip, r2
 800d8d6:	d208      	bcs.n	800d8ea <__mcmp+0x32>
 800d8d8:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 800d8dc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d8e0:	428c      	cmp	r4, r1
 800d8e2:	d0f7      	beq.n	800d8d4 <__mcmp+0x1c>
 800d8e4:	d204      	bcs.n	800d8f0 <__mcmp+0x38>
 800d8e6:	f04f 30ff 	mov.w	r0, #4294967295
 800d8ea:	bc10      	pop	{r4}
 800d8ec:	4770      	bx	lr
 800d8ee:	4770      	bx	lr
 800d8f0:	2001      	movs	r0, #1
 800d8f2:	bc10      	pop	{r4}
 800d8f4:	4770      	bx	lr
 800d8f6:	bf00      	nop

0800d8f8 <__mdiff>:
 800d8f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8fc:	690f      	ldr	r7, [r1, #16]
 800d8fe:	6913      	ldr	r3, [r2, #16]
 800d900:	1aff      	subs	r7, r7, r3
 800d902:	2f00      	cmp	r7, #0
 800d904:	460e      	mov	r6, r1
 800d906:	4690      	mov	r8, r2
 800d908:	d17f      	bne.n	800da0a <__mdiff+0x112>
 800d90a:	f101 0514 	add.w	r5, r1, #20
 800d90e:	3214      	adds	r2, #20
 800d910:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d914:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800d918:	e001      	b.n	800d91e <__mdiff+0x26>
 800d91a:	429d      	cmp	r5, r3
 800d91c:	d278      	bcs.n	800da10 <__mdiff+0x118>
 800d91e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d922:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 800d926:	42a1      	cmp	r1, r4
 800d928:	d0f7      	beq.n	800d91a <__mdiff+0x22>
 800d92a:	d369      	bcc.n	800da00 <__mdiff+0x108>
 800d92c:	6871      	ldr	r1, [r6, #4]
 800d92e:	f7ff fd3f 	bl	800d3b0 <_Balloc>
 800d932:	4681      	mov	r9, r0
 800d934:	2800      	cmp	r0, #0
 800d936:	d077      	beq.n	800da28 <__mdiff+0x130>
 800d938:	6935      	ldr	r5, [r6, #16]
 800d93a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d93e:	60c7      	str	r7, [r0, #12]
 800d940:	f108 0e14 	add.w	lr, r8, #20
 800d944:	f106 0014 	add.w	r0, r6, #20
 800d948:	f109 0a14 	add.w	sl, r9, #20
 800d94c:	f106 0110 	add.w	r1, r6, #16
 800d950:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
 800d954:	eb00 0785 	add.w	r7, r0, r5, lsl #2
 800d958:	4656      	mov	r6, sl
 800d95a:	f04f 0c00 	mov.w	ip, #0
 800d95e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d962:	f851 bf04 	ldr.w	fp, [r1, #4]!
 800d966:	b2a3      	uxth	r3, r4
 800d968:	fa1c fc8b 	uxtah	ip, ip, fp
 800d96c:	ebac 0303 	sub.w	r3, ip, r3
 800d970:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800d974:	ebcc 4c1b 	rsb	ip, ip, fp, lsr #16
 800d978:	eb0c 4c23 	add.w	ip, ip, r3, asr #16
 800d97c:	b29b      	uxth	r3, r3
 800d97e:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 800d982:	4572      	cmp	r2, lr
 800d984:	f846 3b04 	str.w	r3, [r6], #4
 800d988:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 800d98c:	d8e7      	bhi.n	800d95e <__mdiff+0x66>
 800d98e:	eba2 0108 	sub.w	r1, r2, r8
 800d992:	3915      	subs	r1, #21
 800d994:	f108 0815 	add.w	r8, r8, #21
 800d998:	4542      	cmp	r2, r8
 800d99a:	f021 0403 	bic.w	r4, r1, #3
 800d99e:	f104 0404 	add.w	r4, r4, #4
 800d9a2:	bf38      	it	cc
 800d9a4:	2404      	movcc	r4, #4
 800d9a6:	4420      	add	r0, r4
 800d9a8:	f021 0203 	bic.w	r2, r1, #3
 800d9ac:	bf38      	it	cc
 800d9ae:	2200      	movcc	r2, #0
 800d9b0:	4287      	cmp	r7, r0
 800d9b2:	4452      	add	r2, sl
 800d9b4:	4454      	add	r4, sl
 800d9b6:	d918      	bls.n	800d9ea <__mdiff+0xf2>
 800d9b8:	4626      	mov	r6, r4
 800d9ba:	4601      	mov	r1, r0
 800d9bc:	f851 3b04 	ldr.w	r3, [r1], #4
 800d9c0:	fa1c fc83 	uxtah	ip, ip, r3
 800d9c4:	ea4f 422c 	mov.w	r2, ip, asr #16
 800d9c8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d9cc:	fa1f fc8c 	uxth.w	ip, ip
 800d9d0:	ea4c 4302 	orr.w	r3, ip, r2, lsl #16
 800d9d4:	428f      	cmp	r7, r1
 800d9d6:	f846 3b04 	str.w	r3, [r6], #4
 800d9da:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d9de:	d8ed      	bhi.n	800d9bc <__mdiff+0xc4>
 800d9e0:	3f01      	subs	r7, #1
 800d9e2:	1a3f      	subs	r7, r7, r0
 800d9e4:	f027 0703 	bic.w	r7, r7, #3
 800d9e8:	19e2      	adds	r2, r4, r7
 800d9ea:	b923      	cbnz	r3, 800d9f6 <__mdiff+0xfe>
 800d9ec:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d9f0:	3d01      	subs	r5, #1
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d0fa      	beq.n	800d9ec <__mdiff+0xf4>
 800d9f6:	f8c9 5010 	str.w	r5, [r9, #16]
 800d9fa:	4648      	mov	r0, r9
 800d9fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da00:	4633      	mov	r3, r6
 800da02:	2701      	movs	r7, #1
 800da04:	4646      	mov	r6, r8
 800da06:	4698      	mov	r8, r3
 800da08:	e790      	b.n	800d92c <__mdiff+0x34>
 800da0a:	dbf9      	blt.n	800da00 <__mdiff+0x108>
 800da0c:	2700      	movs	r7, #0
 800da0e:	e78d      	b.n	800d92c <__mdiff+0x34>
 800da10:	2100      	movs	r1, #0
 800da12:	f7ff fccd 	bl	800d3b0 <_Balloc>
 800da16:	4681      	mov	r9, r0
 800da18:	b168      	cbz	r0, 800da36 <__mdiff+0x13e>
 800da1a:	2201      	movs	r2, #1
 800da1c:	2300      	movs	r3, #0
 800da1e:	e9c9 2304 	strd	r2, r3, [r9, #16]
 800da22:	4648      	mov	r0, r9
 800da24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da28:	4b06      	ldr	r3, [pc, #24]	; (800da44 <__mdiff+0x14c>)
 800da2a:	4807      	ldr	r0, [pc, #28]	; (800da48 <__mdiff+0x150>)
 800da2c:	464a      	mov	r2, r9
 800da2e:	f240 2145 	movw	r1, #581	; 0x245
 800da32:	f000 facd 	bl	800dfd0 <__assert_func>
 800da36:	4b03      	ldr	r3, [pc, #12]	; (800da44 <__mdiff+0x14c>)
 800da38:	4803      	ldr	r0, [pc, #12]	; (800da48 <__mdiff+0x150>)
 800da3a:	464a      	mov	r2, r9
 800da3c:	f240 2137 	movw	r1, #567	; 0x237
 800da40:	f000 fac6 	bl	800dfd0 <__assert_func>
 800da44:	080106f8 	.word	0x080106f8
 800da48:	08010768 	.word	0x08010768

0800da4c <__d2b>:
 800da4c:	b570      	push	{r4, r5, r6, lr}
 800da4e:	2101      	movs	r1, #1
 800da50:	b082      	sub	sp, #8
 800da52:	4616      	mov	r6, r2
 800da54:	461d      	mov	r5, r3
 800da56:	f7ff fcab 	bl	800d3b0 <_Balloc>
 800da5a:	4604      	mov	r4, r0
 800da5c:	2800      	cmp	r0, #0
 800da5e:	d04a      	beq.n	800daf6 <__d2b+0xaa>
 800da60:	462b      	mov	r3, r5
 800da62:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800da66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800da6a:	b10d      	cbz	r5, 800da70 <__d2b+0x24>
 800da6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800da70:	2e00      	cmp	r6, #0
 800da72:	9301      	str	r3, [sp, #4]
 800da74:	d114      	bne.n	800daa0 <__d2b+0x54>
 800da76:	a801      	add	r0, sp, #4
 800da78:	f7ff fd3a 	bl	800d4f0 <__lo0bits>
 800da7c:	9b01      	ldr	r3, [sp, #4]
 800da7e:	6163      	str	r3, [r4, #20]
 800da80:	2101      	movs	r1, #1
 800da82:	3020      	adds	r0, #32
 800da84:	6121      	str	r1, [r4, #16]
 800da86:	b315      	cbz	r5, 800dace <__d2b+0x82>
 800da88:	9b06      	ldr	r3, [sp, #24]
 800da8a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800da8e:	4405      	add	r5, r0
 800da90:	601d      	str	r5, [r3, #0]
 800da92:	9b07      	ldr	r3, [sp, #28]
 800da94:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800da98:	6018      	str	r0, [r3, #0]
 800da9a:	4620      	mov	r0, r4
 800da9c:	b002      	add	sp, #8
 800da9e:	bd70      	pop	{r4, r5, r6, pc}
 800daa0:	4668      	mov	r0, sp
 800daa2:	9600      	str	r6, [sp, #0]
 800daa4:	f7ff fd24 	bl	800d4f0 <__lo0bits>
 800daa8:	b308      	cbz	r0, 800daee <__d2b+0xa2>
 800daaa:	9b01      	ldr	r3, [sp, #4]
 800daac:	9900      	ldr	r1, [sp, #0]
 800daae:	f1c0 0220 	rsb	r2, r0, #32
 800dab2:	fa03 f202 	lsl.w	r2, r3, r2
 800dab6:	430a      	orrs	r2, r1
 800dab8:	40c3      	lsrs	r3, r0
 800daba:	9301      	str	r3, [sp, #4]
 800dabc:	6162      	str	r2, [r4, #20]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	bf14      	ite	ne
 800dac2:	2102      	movne	r1, #2
 800dac4:	2101      	moveq	r1, #1
 800dac6:	61a3      	str	r3, [r4, #24]
 800dac8:	6121      	str	r1, [r4, #16]
 800daca:	2d00      	cmp	r5, #0
 800dacc:	d1dc      	bne.n	800da88 <__d2b+0x3c>
 800dace:	eb04 0281 	add.w	r2, r4, r1, lsl #2
 800dad2:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 800dad6:	6910      	ldr	r0, [r2, #16]
 800dad8:	9a06      	ldr	r2, [sp, #24]
 800dada:	6013      	str	r3, [r2, #0]
 800dadc:	f7ff fce8 	bl	800d4b0 <__hi0bits>
 800dae0:	9b07      	ldr	r3, [sp, #28]
 800dae2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800dae6:	6018      	str	r0, [r3, #0]
 800dae8:	4620      	mov	r0, r4
 800daea:	b002      	add	sp, #8
 800daec:	bd70      	pop	{r4, r5, r6, pc}
 800daee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800daf2:	6162      	str	r2, [r4, #20]
 800daf4:	e7e3      	b.n	800dabe <__d2b+0x72>
 800daf6:	4b03      	ldr	r3, [pc, #12]	; (800db04 <__d2b+0xb8>)
 800daf8:	4803      	ldr	r0, [pc, #12]	; (800db08 <__d2b+0xbc>)
 800dafa:	4622      	mov	r2, r4
 800dafc:	f240 310f 	movw	r1, #783	; 0x30f
 800db00:	f000 fa66 	bl	800dfd0 <__assert_func>
 800db04:	080106f8 	.word	0x080106f8
 800db08:	08010768 	.word	0x08010768

0800db0c <__ascii_wctomb>:
 800db0c:	b149      	cbz	r1, 800db22 <__ascii_wctomb+0x16>
 800db0e:	2aff      	cmp	r2, #255	; 0xff
 800db10:	d802      	bhi.n	800db18 <__ascii_wctomb+0xc>
 800db12:	700a      	strb	r2, [r1, #0]
 800db14:	2001      	movs	r0, #1
 800db16:	4770      	bx	lr
 800db18:	238a      	movs	r3, #138	; 0x8a
 800db1a:	6003      	str	r3, [r0, #0]
 800db1c:	f04f 30ff 	mov.w	r0, #4294967295
 800db20:	4770      	bx	lr
 800db22:	4608      	mov	r0, r1
 800db24:	4770      	bx	lr
 800db26:	bf00      	nop

0800db28 <_wcrtomb_r>:
 800db28:	b570      	push	{r4, r5, r6, lr}
 800db2a:	4605      	mov	r5, r0
 800db2c:	b084      	sub	sp, #16
 800db2e:	b15b      	cbz	r3, 800db48 <_wcrtomb_r+0x20>
 800db30:	461c      	mov	r4, r3
 800db32:	b169      	cbz	r1, 800db50 <_wcrtomb_r+0x28>
 800db34:	4b0e      	ldr	r3, [pc, #56]	; (800db70 <_wcrtomb_r+0x48>)
 800db36:	4628      	mov	r0, r5
 800db38:	f8d3 60e0 	ldr.w	r6, [r3, #224]	; 0xe0
 800db3c:	4623      	mov	r3, r4
 800db3e:	47b0      	blx	r6
 800db40:	1c43      	adds	r3, r0, #1
 800db42:	d00f      	beq.n	800db64 <_wcrtomb_r+0x3c>
 800db44:	b004      	add	sp, #16
 800db46:	bd70      	pop	{r4, r5, r6, pc}
 800db48:	f500 7482 	add.w	r4, r0, #260	; 0x104
 800db4c:	2900      	cmp	r1, #0
 800db4e:	d1f1      	bne.n	800db34 <_wcrtomb_r+0xc>
 800db50:	4a07      	ldr	r2, [pc, #28]	; (800db70 <_wcrtomb_r+0x48>)
 800db52:	4623      	mov	r3, r4
 800db54:	f8d2 60e0 	ldr.w	r6, [r2, #224]	; 0xe0
 800db58:	4628      	mov	r0, r5
 800db5a:	460a      	mov	r2, r1
 800db5c:	a901      	add	r1, sp, #4
 800db5e:	47b0      	blx	r6
 800db60:	1c43      	adds	r3, r0, #1
 800db62:	d1ef      	bne.n	800db44 <_wcrtomb_r+0x1c>
 800db64:	2200      	movs	r2, #0
 800db66:	238a      	movs	r3, #138	; 0x8a
 800db68:	6022      	str	r2, [r4, #0]
 800db6a:	602b      	str	r3, [r5, #0]
 800db6c:	b004      	add	sp, #16
 800db6e:	bd70      	pop	{r4, r5, r6, pc}
 800db70:	24000540 	.word	0x24000540

0800db74 <_wcsrtombs_r>:
 800db74:	b500      	push	{lr}
 800db76:	b083      	sub	sp, #12
 800db78:	f8dd c010 	ldr.w	ip, [sp, #16]
 800db7c:	e9cd 3c00 	strd	r3, ip, [sp]
 800db80:	f04f 33ff 	mov.w	r3, #4294967295
 800db84:	f000 fce8 	bl	800e558 <_wcsnrtombs_r>
 800db88:	b003      	add	sp, #12
 800db8a:	f85d fb04 	ldr.w	pc, [sp], #4
 800db8e:	bf00      	nop

0800db90 <__ssprint_r>:
 800db90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db94:	6893      	ldr	r3, [r2, #8]
 800db96:	6817      	ldr	r7, [r2, #0]
 800db98:	b083      	sub	sp, #12
 800db9a:	4692      	mov	sl, r2
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d070      	beq.n	800dc82 <__ssprint_r+0xf2>
 800dba0:	4681      	mov	r9, r0
 800dba2:	688a      	ldr	r2, [r1, #8]
 800dba4:	6808      	ldr	r0, [r1, #0]
 800dba6:	460c      	mov	r4, r1
 800dba8:	3708      	adds	r7, #8
 800dbaa:	e043      	b.n	800dc34 <__ssprint_r+0xa4>
 800dbac:	89a3      	ldrh	r3, [r4, #12]
 800dbae:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800dbb2:	d02e      	beq.n	800dc12 <__ssprint_r+0x82>
 800dbb4:	e9d4 1604 	ldrd	r1, r6, [r4, #16]
 800dbb8:	eba0 0801 	sub.w	r8, r0, r1
 800dbbc:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800dbc0:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 800dbc4:	f108 0001 	add.w	r0, r8, #1
 800dbc8:	1076      	asrs	r6, r6, #1
 800dbca:	4428      	add	r0, r5
 800dbcc:	42b0      	cmp	r0, r6
 800dbce:	4632      	mov	r2, r6
 800dbd0:	bf84      	itt	hi
 800dbd2:	4606      	movhi	r6, r0
 800dbd4:	4632      	movhi	r2, r6
 800dbd6:	055b      	lsls	r3, r3, #21
 800dbd8:	d537      	bpl.n	800dc4a <__ssprint_r+0xba>
 800dbda:	4611      	mov	r1, r2
 800dbdc:	4648      	mov	r0, r9
 800dbde:	f7fc f857 	bl	8009c90 <_malloc_r>
 800dbe2:	9001      	str	r0, [sp, #4]
 800dbe4:	2800      	cmp	r0, #0
 800dbe6:	d03a      	beq.n	800dc5e <__ssprint_r+0xce>
 800dbe8:	4642      	mov	r2, r8
 800dbea:	6921      	ldr	r1, [r4, #16]
 800dbec:	f7f2 fc0e 	bl	800040c <memcpy>
 800dbf0:	89a2      	ldrh	r2, [r4, #12]
 800dbf2:	9b01      	ldr	r3, [sp, #4]
 800dbf4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800dbf8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800dbfc:	81a2      	strh	r2, [r4, #12]
 800dbfe:	eba6 0208 	sub.w	r2, r6, r8
 800dc02:	eb03 0008 	add.w	r0, r3, r8
 800dc06:	6166      	str	r6, [r4, #20]
 800dc08:	60a2      	str	r2, [r4, #8]
 800dc0a:	6123      	str	r3, [r4, #16]
 800dc0c:	6020      	str	r0, [r4, #0]
 800dc0e:	462e      	mov	r6, r5
 800dc10:	46a8      	mov	r8, r5
 800dc12:	4642      	mov	r2, r8
 800dc14:	4659      	mov	r1, fp
 800dc16:	f000 f959 	bl	800decc <memmove>
 800dc1a:	f8da 3008 	ldr.w	r3, [sl, #8]
 800dc1e:	68a2      	ldr	r2, [r4, #8]
 800dc20:	6820      	ldr	r0, [r4, #0]
 800dc22:	1b92      	subs	r2, r2, r6
 800dc24:	4440      	add	r0, r8
 800dc26:	1b5b      	subs	r3, r3, r5
 800dc28:	60a2      	str	r2, [r4, #8]
 800dc2a:	6020      	str	r0, [r4, #0]
 800dc2c:	f8ca 3008 	str.w	r3, [sl, #8]
 800dc30:	b33b      	cbz	r3, 800dc82 <__ssprint_r+0xf2>
 800dc32:	3708      	adds	r7, #8
 800dc34:	e957 b502 	ldrd	fp, r5, [r7, #-8]
 800dc38:	2d00      	cmp	r5, #0
 800dc3a:	d0fa      	beq.n	800dc32 <__ssprint_r+0xa2>
 800dc3c:	42aa      	cmp	r2, r5
 800dc3e:	4616      	mov	r6, r2
 800dc40:	4690      	mov	r8, r2
 800dc42:	d9b3      	bls.n	800dbac <__ssprint_r+0x1c>
 800dc44:	462e      	mov	r6, r5
 800dc46:	46a8      	mov	r8, r5
 800dc48:	e7e3      	b.n	800dc12 <__ssprint_r+0x82>
 800dc4a:	4648      	mov	r0, r9
 800dc4c:	f000 fa1c 	bl	800e088 <_realloc_r>
 800dc50:	4603      	mov	r3, r0
 800dc52:	2800      	cmp	r0, #0
 800dc54:	d1d3      	bne.n	800dbfe <__ssprint_r+0x6e>
 800dc56:	6921      	ldr	r1, [r4, #16]
 800dc58:	4648      	mov	r0, r9
 800dc5a:	f7ff fa8d 	bl	800d178 <_free_r>
 800dc5e:	89a3      	ldrh	r3, [r4, #12]
 800dc60:	220c      	movs	r2, #12
 800dc62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc66:	f8c9 2000 	str.w	r2, [r9]
 800dc6a:	f04f 30ff 	mov.w	r0, #4294967295
 800dc6e:	81a3      	strh	r3, [r4, #12]
 800dc70:	2200      	movs	r2, #0
 800dc72:	2300      	movs	r3, #0
 800dc74:	f8ca 2008 	str.w	r2, [sl, #8]
 800dc78:	f8ca 3004 	str.w	r3, [sl, #4]
 800dc7c:	b003      	add	sp, #12
 800dc7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc82:	2000      	movs	r0, #0
 800dc84:	2300      	movs	r3, #0
 800dc86:	f8ca 3004 	str.w	r3, [sl, #4]
 800dc8a:	b003      	add	sp, #12
 800dc8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dc90 <_fclose_r>:
 800dc90:	b570      	push	{r4, r5, r6, lr}
 800dc92:	2900      	cmp	r1, #0
 800dc94:	d04b      	beq.n	800dd2e <_fclose_r+0x9e>
 800dc96:	4606      	mov	r6, r0
 800dc98:	460c      	mov	r4, r1
 800dc9a:	b110      	cbz	r0, 800dca2 <_fclose_r+0x12>
 800dc9c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d048      	beq.n	800dd34 <_fclose_r+0xa4>
 800dca2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dca4:	07d8      	lsls	r0, r3, #31
 800dca6:	d534      	bpl.n	800dd12 <_fclose_r+0x82>
 800dca8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d03e      	beq.n	800dd2e <_fclose_r+0x9e>
 800dcb0:	4621      	mov	r1, r4
 800dcb2:	4630      	mov	r0, r6
 800dcb4:	f000 f850 	bl	800dd58 <__sflush_r>
 800dcb8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800dcba:	4605      	mov	r5, r0
 800dcbc:	b133      	cbz	r3, 800dccc <_fclose_r+0x3c>
 800dcbe:	69e1      	ldr	r1, [r4, #28]
 800dcc0:	4630      	mov	r0, r6
 800dcc2:	4798      	blx	r3
 800dcc4:	2800      	cmp	r0, #0
 800dcc6:	bfb8      	it	lt
 800dcc8:	f04f 35ff 	movlt.w	r5, #4294967295
 800dccc:	89a3      	ldrh	r3, [r4, #12]
 800dcce:	061a      	lsls	r2, r3, #24
 800dcd0:	d43c      	bmi.n	800dd4c <_fclose_r+0xbc>
 800dcd2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800dcd4:	b141      	cbz	r1, 800dce8 <_fclose_r+0x58>
 800dcd6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800dcda:	4299      	cmp	r1, r3
 800dcdc:	d002      	beq.n	800dce4 <_fclose_r+0x54>
 800dcde:	4630      	mov	r0, r6
 800dce0:	f7ff fa4a 	bl	800d178 <_free_r>
 800dce4:	2300      	movs	r3, #0
 800dce6:	6323      	str	r3, [r4, #48]	; 0x30
 800dce8:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800dcea:	b121      	cbz	r1, 800dcf6 <_fclose_r+0x66>
 800dcec:	4630      	mov	r0, r6
 800dcee:	f7ff fa43 	bl	800d178 <_free_r>
 800dcf2:	2300      	movs	r3, #0
 800dcf4:	6463      	str	r3, [r4, #68]	; 0x44
 800dcf6:	f7fe f90d 	bl	800bf14 <__sfp_lock_acquire>
 800dcfa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dcfc:	2200      	movs	r2, #0
 800dcfe:	07db      	lsls	r3, r3, #31
 800dd00:	81a2      	strh	r2, [r4, #12]
 800dd02:	d51f      	bpl.n	800dd44 <_fclose_r+0xb4>
 800dd04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd06:	f7fe f9b9 	bl	800c07c <__retarget_lock_close_recursive>
 800dd0a:	f7fe f909 	bl	800bf20 <__sfp_lock_release>
 800dd0e:	4628      	mov	r0, r5
 800dd10:	bd70      	pop	{r4, r5, r6, pc}
 800dd12:	89a3      	ldrh	r3, [r4, #12]
 800dd14:	0599      	lsls	r1, r3, #22
 800dd16:	d4cb      	bmi.n	800dcb0 <_fclose_r+0x20>
 800dd18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd1a:	f7fe f9b1 	bl	800c080 <__retarget_lock_acquire_recursive>
 800dd1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d1c4      	bne.n	800dcb0 <_fclose_r+0x20>
 800dd26:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800dd28:	f015 0501 	ands.w	r5, r5, #1
 800dd2c:	d005      	beq.n	800dd3a <_fclose_r+0xaa>
 800dd2e:	2500      	movs	r5, #0
 800dd30:	4628      	mov	r0, r5
 800dd32:	bd70      	pop	{r4, r5, r6, pc}
 800dd34:	f7fe f8d0 	bl	800bed8 <__sinit>
 800dd38:	e7b3      	b.n	800dca2 <_fclose_r+0x12>
 800dd3a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd3c:	f7fe f9a2 	bl	800c084 <__retarget_lock_release_recursive>
 800dd40:	4628      	mov	r0, r5
 800dd42:	bd70      	pop	{r4, r5, r6, pc}
 800dd44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd46:	f7fe f99d 	bl	800c084 <__retarget_lock_release_recursive>
 800dd4a:	e7db      	b.n	800dd04 <_fclose_r+0x74>
 800dd4c:	6921      	ldr	r1, [r4, #16]
 800dd4e:	4630      	mov	r0, r6
 800dd50:	f7ff fa12 	bl	800d178 <_free_r>
 800dd54:	e7bd      	b.n	800dcd2 <_fclose_r+0x42>
 800dd56:	bf00      	nop

0800dd58 <__sflush_r>:
 800dd58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dd5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd5e:	460c      	mov	r4, r1
 800dd60:	0711      	lsls	r1, r2, #28
 800dd62:	4607      	mov	r7, r0
 800dd64:	d442      	bmi.n	800ddec <__sflush_r+0x94>
 800dd66:	6863      	ldr	r3, [r4, #4]
 800dd68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	81a2      	strh	r2, [r4, #12]
 800dd70:	dd59      	ble.n	800de26 <__sflush_r+0xce>
 800dd72:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800dd74:	2d00      	cmp	r5, #0
 800dd76:	d054      	beq.n	800de22 <__sflush_r+0xca>
 800dd78:	2300      	movs	r3, #0
 800dd7a:	683e      	ldr	r6, [r7, #0]
 800dd7c:	603b      	str	r3, [r7, #0]
 800dd7e:	b293      	uxth	r3, r2
 800dd80:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dd84:	d153      	bne.n	800de2e <__sflush_r+0xd6>
 800dd86:	69e1      	ldr	r1, [r4, #28]
 800dd88:	2301      	movs	r3, #1
 800dd8a:	4638      	mov	r0, r7
 800dd8c:	47a8      	blx	r5
 800dd8e:	1c42      	adds	r2, r0, #1
 800dd90:	d063      	beq.n	800de5a <__sflush_r+0x102>
 800dd92:	89a3      	ldrh	r3, [r4, #12]
 800dd94:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800dd96:	075b      	lsls	r3, r3, #29
 800dd98:	d505      	bpl.n	800dda6 <__sflush_r+0x4e>
 800dd9a:	6863      	ldr	r3, [r4, #4]
 800dd9c:	1ac0      	subs	r0, r0, r3
 800dd9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800dda0:	b10b      	cbz	r3, 800dda6 <__sflush_r+0x4e>
 800dda2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800dda4:	1ac0      	subs	r0, r0, r3
 800dda6:	69e1      	ldr	r1, [r4, #28]
 800dda8:	4602      	mov	r2, r0
 800ddaa:	2300      	movs	r3, #0
 800ddac:	4638      	mov	r0, r7
 800ddae:	47a8      	blx	r5
 800ddb0:	1c41      	adds	r1, r0, #1
 800ddb2:	d13e      	bne.n	800de32 <__sflush_r+0xda>
 800ddb4:	683b      	ldr	r3, [r7, #0]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d03b      	beq.n	800de32 <__sflush_r+0xda>
 800ddba:	2b1d      	cmp	r3, #29
 800ddbc:	d001      	beq.n	800ddc2 <__sflush_r+0x6a>
 800ddbe:	2b16      	cmp	r3, #22
 800ddc0:	d152      	bne.n	800de68 <__sflush_r+0x110>
 800ddc2:	89a3      	ldrh	r3, [r4, #12]
 800ddc4:	6922      	ldr	r2, [r4, #16]
 800ddc6:	6022      	str	r2, [r4, #0]
 800ddc8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ddcc:	2100      	movs	r1, #0
 800ddce:	6061      	str	r1, [r4, #4]
 800ddd0:	81a3      	strh	r3, [r4, #12]
 800ddd2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ddd4:	603e      	str	r6, [r7, #0]
 800ddd6:	b321      	cbz	r1, 800de22 <__sflush_r+0xca>
 800ddd8:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800dddc:	4299      	cmp	r1, r3
 800ddde:	d002      	beq.n	800dde6 <__sflush_r+0x8e>
 800dde0:	4638      	mov	r0, r7
 800dde2:	f7ff f9c9 	bl	800d178 <_free_r>
 800dde6:	2000      	movs	r0, #0
 800dde8:	6320      	str	r0, [r4, #48]	; 0x30
 800ddea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ddec:	6926      	ldr	r6, [r4, #16]
 800ddee:	b1c6      	cbz	r6, 800de22 <__sflush_r+0xca>
 800ddf0:	b293      	uxth	r3, r2
 800ddf2:	6825      	ldr	r5, [r4, #0]
 800ddf4:	6026      	str	r6, [r4, #0]
 800ddf6:	079a      	lsls	r2, r3, #30
 800ddf8:	bf0c      	ite	eq
 800ddfa:	6963      	ldreq	r3, [r4, #20]
 800ddfc:	2300      	movne	r3, #0
 800ddfe:	1bad      	subs	r5, r5, r6
 800de00:	60a3      	str	r3, [r4, #8]
 800de02:	e00c      	b.n	800de1e <__sflush_r+0xc6>
 800de04:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800de08:	69e1      	ldr	r1, [r4, #28]
 800de0a:	462b      	mov	r3, r5
 800de0c:	4632      	mov	r2, r6
 800de0e:	4638      	mov	r0, r7
 800de10:	47e0      	blx	ip
 800de12:	f1b0 0c00 	subs.w	ip, r0, #0
 800de16:	eba5 050c 	sub.w	r5, r5, ip
 800de1a:	4466      	add	r6, ip
 800de1c:	dd16      	ble.n	800de4c <__sflush_r+0xf4>
 800de1e:	2d00      	cmp	r5, #0
 800de20:	dcf0      	bgt.n	800de04 <__sflush_r+0xac>
 800de22:	2000      	movs	r0, #0
 800de24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de26:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800de28:	2b00      	cmp	r3, #0
 800de2a:	dca2      	bgt.n	800dd72 <__sflush_r+0x1a>
 800de2c:	e7f9      	b.n	800de22 <__sflush_r+0xca>
 800de2e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800de30:	e7b1      	b.n	800dd96 <__sflush_r+0x3e>
 800de32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de36:	6922      	ldr	r2, [r4, #16]
 800de38:	6022      	str	r2, [r4, #0]
 800de3a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800de3e:	81a3      	strh	r3, [r4, #12]
 800de40:	2200      	movs	r2, #0
 800de42:	04db      	lsls	r3, r3, #19
 800de44:	6062      	str	r2, [r4, #4]
 800de46:	d5c4      	bpl.n	800ddd2 <__sflush_r+0x7a>
 800de48:	6520      	str	r0, [r4, #80]	; 0x50
 800de4a:	e7c2      	b.n	800ddd2 <__sflush_r+0x7a>
 800de4c:	89a3      	ldrh	r3, [r4, #12]
 800de4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de52:	f04f 30ff 	mov.w	r0, #4294967295
 800de56:	81a3      	strh	r3, [r4, #12]
 800de58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de5a:	683b      	ldr	r3, [r7, #0]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d098      	beq.n	800dd92 <__sflush_r+0x3a>
 800de60:	2b1d      	cmp	r3, #29
 800de62:	d006      	beq.n	800de72 <__sflush_r+0x11a>
 800de64:	2b16      	cmp	r3, #22
 800de66:	d004      	beq.n	800de72 <__sflush_r+0x11a>
 800de68:	89a3      	ldrh	r3, [r4, #12]
 800de6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de6e:	81a3      	strh	r3, [r4, #12]
 800de70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de72:	603e      	str	r6, [r7, #0]
 800de74:	e7d5      	b.n	800de22 <__sflush_r+0xca>
 800de76:	bf00      	nop

0800de78 <_fflush_r>:
 800de78:	b538      	push	{r3, r4, r5, lr}
 800de7a:	460c      	mov	r4, r1
 800de7c:	4605      	mov	r5, r0
 800de7e:	b108      	cbz	r0, 800de84 <_fflush_r+0xc>
 800de80:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800de82:	b303      	cbz	r3, 800dec6 <_fflush_r+0x4e>
 800de84:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800de88:	b188      	cbz	r0, 800deae <_fflush_r+0x36>
 800de8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800de8c:	07db      	lsls	r3, r3, #31
 800de8e:	d401      	bmi.n	800de94 <_fflush_r+0x1c>
 800de90:	0581      	lsls	r1, r0, #22
 800de92:	d50f      	bpl.n	800deb4 <_fflush_r+0x3c>
 800de94:	4628      	mov	r0, r5
 800de96:	4621      	mov	r1, r4
 800de98:	f7ff ff5e 	bl	800dd58 <__sflush_r>
 800de9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800de9e:	07da      	lsls	r2, r3, #31
 800dea0:	4605      	mov	r5, r0
 800dea2:	d402      	bmi.n	800deaa <_fflush_r+0x32>
 800dea4:	89a3      	ldrh	r3, [r4, #12]
 800dea6:	059b      	lsls	r3, r3, #22
 800dea8:	d508      	bpl.n	800debc <_fflush_r+0x44>
 800deaa:	4628      	mov	r0, r5
 800deac:	bd38      	pop	{r3, r4, r5, pc}
 800deae:	4605      	mov	r5, r0
 800deb0:	4628      	mov	r0, r5
 800deb2:	bd38      	pop	{r3, r4, r5, pc}
 800deb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800deb6:	f7fe f8e3 	bl	800c080 <__retarget_lock_acquire_recursive>
 800deba:	e7eb      	b.n	800de94 <_fflush_r+0x1c>
 800debc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800debe:	f7fe f8e1 	bl	800c084 <__retarget_lock_release_recursive>
 800dec2:	4628      	mov	r0, r5
 800dec4:	bd38      	pop	{r3, r4, r5, pc}
 800dec6:	f7fe f807 	bl	800bed8 <__sinit>
 800deca:	e7db      	b.n	800de84 <_fflush_r+0xc>

0800decc <memmove>:
 800decc:	4288      	cmp	r0, r1
 800dece:	d90d      	bls.n	800deec <memmove+0x20>
 800ded0:	188b      	adds	r3, r1, r2
 800ded2:	4283      	cmp	r3, r0
 800ded4:	d90a      	bls.n	800deec <memmove+0x20>
 800ded6:	eb00 0c02 	add.w	ip, r0, r2
 800deda:	b1ba      	cbz	r2, 800df0c <memmove+0x40>
 800dedc:	4662      	mov	r2, ip
 800dede:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
 800dee2:	f802 cd01 	strb.w	ip, [r2, #-1]!
 800dee6:	4299      	cmp	r1, r3
 800dee8:	d1f9      	bne.n	800dede <memmove+0x12>
 800deea:	4770      	bx	lr
 800deec:	2a0f      	cmp	r2, #15
 800deee:	d80e      	bhi.n	800df0e <memmove+0x42>
 800def0:	4603      	mov	r3, r0
 800def2:	f102 3cff 	add.w	ip, r2, #4294967295
 800def6:	b14a      	cbz	r2, 800df0c <memmove+0x40>
 800def8:	f10c 0c01 	add.w	ip, ip, #1
 800defc:	3b01      	subs	r3, #1
 800defe:	448c      	add	ip, r1
 800df00:	f811 2b01 	ldrb.w	r2, [r1], #1
 800df04:	f803 2f01 	strb.w	r2, [r3, #1]!
 800df08:	4561      	cmp	r1, ip
 800df0a:	d1f9      	bne.n	800df00 <memmove+0x34>
 800df0c:	4770      	bx	lr
 800df0e:	ea40 0301 	orr.w	r3, r0, r1
 800df12:	079b      	lsls	r3, r3, #30
 800df14:	d150      	bne.n	800dfb8 <memmove+0xec>
 800df16:	f1a2 0310 	sub.w	r3, r2, #16
 800df1a:	b570      	push	{r4, r5, r6, lr}
 800df1c:	f101 0c20 	add.w	ip, r1, #32
 800df20:	f023 050f 	bic.w	r5, r3, #15
 800df24:	f101 0e10 	add.w	lr, r1, #16
 800df28:	f100 0410 	add.w	r4, r0, #16
 800df2c:	44ac      	add	ip, r5
 800df2e:	091b      	lsrs	r3, r3, #4
 800df30:	f85e 5c10 	ldr.w	r5, [lr, #-16]
 800df34:	f844 5c10 	str.w	r5, [r4, #-16]
 800df38:	f85e 5c0c 	ldr.w	r5, [lr, #-12]
 800df3c:	f844 5c0c 	str.w	r5, [r4, #-12]
 800df40:	f85e 5c08 	ldr.w	r5, [lr, #-8]
 800df44:	f844 5c08 	str.w	r5, [r4, #-8]
 800df48:	f85e 5c04 	ldr.w	r5, [lr, #-4]
 800df4c:	f844 5c04 	str.w	r5, [r4, #-4]
 800df50:	f10e 0e10 	add.w	lr, lr, #16
 800df54:	45e6      	cmp	lr, ip
 800df56:	f104 0410 	add.w	r4, r4, #16
 800df5a:	d1e9      	bne.n	800df30 <memmove+0x64>
 800df5c:	3301      	adds	r3, #1
 800df5e:	f012 0f0c 	tst.w	r2, #12
 800df62:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 800df66:	f002 040f 	and.w	r4, r2, #15
 800df6a:	eb00 1303 	add.w	r3, r0, r3, lsl #4
 800df6e:	d027      	beq.n	800dfc0 <memmove+0xf4>
 800df70:	3c04      	subs	r4, #4
 800df72:	f024 0603 	bic.w	r6, r4, #3
 800df76:	ea4f 0c94 	mov.w	ip, r4, lsr #2
 800df7a:	441e      	add	r6, r3
 800df7c:	1f1c      	subs	r4, r3, #4
 800df7e:	468e      	mov	lr, r1
 800df80:	f85e 5b04 	ldr.w	r5, [lr], #4
 800df84:	f844 5f04 	str.w	r5, [r4, #4]!
 800df88:	42b4      	cmp	r4, r6
 800df8a:	d1f9      	bne.n	800df80 <memmove+0xb4>
 800df8c:	f10c 0401 	add.w	r4, ip, #1
 800df90:	f002 0203 	and.w	r2, r2, #3
 800df94:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800df98:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800df9c:	f102 3cff 	add.w	ip, r2, #4294967295
 800dfa0:	b14a      	cbz	r2, 800dfb6 <memmove+0xea>
 800dfa2:	f10c 0c01 	add.w	ip, ip, #1
 800dfa6:	3b01      	subs	r3, #1
 800dfa8:	448c      	add	ip, r1
 800dfaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dfae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dfb2:	4561      	cmp	r1, ip
 800dfb4:	d1f9      	bne.n	800dfaa <memmove+0xde>
 800dfb6:	bd70      	pop	{r4, r5, r6, pc}
 800dfb8:	f102 3cff 	add.w	ip, r2, #4294967295
 800dfbc:	4603      	mov	r3, r0
 800dfbe:	e79b      	b.n	800def8 <memmove+0x2c>
 800dfc0:	4622      	mov	r2, r4
 800dfc2:	e7eb      	b.n	800df9c <memmove+0xd0>

0800dfc4 <__errno>:
 800dfc4:	4b01      	ldr	r3, [pc, #4]	; (800dfcc <__errno+0x8>)
 800dfc6:	6818      	ldr	r0, [r3, #0]
 800dfc8:	4770      	bx	lr
 800dfca:	bf00      	nop
 800dfcc:	24000120 	.word	0x24000120

0800dfd0 <__assert_func>:
 800dfd0:	b500      	push	{lr}
 800dfd2:	4c0b      	ldr	r4, [pc, #44]	; (800e000 <__assert_func+0x30>)
 800dfd4:	6825      	ldr	r5, [r4, #0]
 800dfd6:	4614      	mov	r4, r2
 800dfd8:	68ee      	ldr	r6, [r5, #12]
 800dfda:	461a      	mov	r2, r3
 800dfdc:	b085      	sub	sp, #20
 800dfde:	4603      	mov	r3, r0
 800dfe0:	460d      	mov	r5, r1
 800dfe2:	b14c      	cbz	r4, 800dff8 <__assert_func+0x28>
 800dfe4:	4907      	ldr	r1, [pc, #28]	; (800e004 <__assert_func+0x34>)
 800dfe6:	9500      	str	r5, [sp, #0]
 800dfe8:	e9cd 1401 	strd	r1, r4, [sp, #4]
 800dfec:	4630      	mov	r0, r6
 800dfee:	4906      	ldr	r1, [pc, #24]	; (800e008 <__assert_func+0x38>)
 800dff0:	f000 fac4 	bl	800e57c <fiprintf>
 800dff4:	f7fb fd68 	bl	8009ac8 <abort>
 800dff8:	4904      	ldr	r1, [pc, #16]	; (800e00c <__assert_func+0x3c>)
 800dffa:	460c      	mov	r4, r1
 800dffc:	e7f3      	b.n	800dfe6 <__assert_func+0x16>
 800dffe:	bf00      	nop
 800e000:	24000120 	.word	0x24000120
 800e004:	080108c4 	.word	0x080108c4
 800e008:	080108d4 	.word	0x080108d4
 800e00c:	080108d0 	.word	0x080108d0

0800e010 <_calloc_r>:
 800e010:	b538      	push	{r3, r4, r5, lr}
 800e012:	fba1 1402 	umull	r1, r4, r1, r2
 800e016:	bb8c      	cbnz	r4, 800e07c <_calloc_r+0x6c>
 800e018:	f7fb fe3a 	bl	8009c90 <_malloc_r>
 800e01c:	4605      	mov	r5, r0
 800e01e:	b1e0      	cbz	r0, 800e05a <_calloc_r+0x4a>
 800e020:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800e024:	f022 0203 	bic.w	r2, r2, #3
 800e028:	3a04      	subs	r2, #4
 800e02a:	2a24      	cmp	r2, #36	; 0x24
 800e02c:	d817      	bhi.n	800e05e <_calloc_r+0x4e>
 800e02e:	2a13      	cmp	r2, #19
 800e030:	d91a      	bls.n	800e068 <_calloc_r+0x58>
 800e032:	2a1b      	cmp	r2, #27
 800e034:	e9c0 4400 	strd	r4, r4, [r0]
 800e038:	d91d      	bls.n	800e076 <_calloc_r+0x66>
 800e03a:	2a24      	cmp	r2, #36	; 0x24
 800e03c:	bf14      	ite	ne
 800e03e:	f100 0210 	addne.w	r2, r0, #16
 800e042:	f100 0218 	addeq.w	r2, r0, #24
 800e046:	f04f 0300 	mov.w	r3, #0
 800e04a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800e04e:	bf04      	itt	eq
 800e050:	6104      	streq	r4, [r0, #16]
 800e052:	6144      	streq	r4, [r0, #20]
 800e054:	e9c2 3300 	strd	r3, r3, [r2]
 800e058:	6093      	str	r3, [r2, #8]
 800e05a:	4628      	mov	r0, r5
 800e05c:	bd38      	pop	{r3, r4, r5, pc}
 800e05e:	4621      	mov	r1, r4
 800e060:	f7fb fd7e 	bl	8009b60 <memset>
 800e064:	4628      	mov	r0, r5
 800e066:	bd38      	pop	{r3, r4, r5, pc}
 800e068:	4602      	mov	r2, r0
 800e06a:	2300      	movs	r3, #0
 800e06c:	e9c2 3300 	strd	r3, r3, [r2]
 800e070:	6093      	str	r3, [r2, #8]
 800e072:	4628      	mov	r0, r5
 800e074:	bd38      	pop	{r3, r4, r5, pc}
 800e076:	f100 0208 	add.w	r2, r0, #8
 800e07a:	e7f6      	b.n	800e06a <_calloc_r+0x5a>
 800e07c:	f7ff ffa2 	bl	800dfc4 <__errno>
 800e080:	230c      	movs	r3, #12
 800e082:	2500      	movs	r5, #0
 800e084:	6003      	str	r3, [r0, #0]
 800e086:	e7e8      	b.n	800e05a <_calloc_r+0x4a>

0800e088 <_realloc_r>:
 800e088:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e08c:	4617      	mov	r7, r2
 800e08e:	2900      	cmp	r1, #0
 800e090:	f000 8098 	beq.w	800e1c4 <_realloc_r+0x13c>
 800e094:	460c      	mov	r4, r1
 800e096:	f107 050b 	add.w	r5, r7, #11
 800e09a:	4680      	mov	r8, r0
 800e09c:	f7fc f8a8 	bl	800a1f0 <__malloc_lock>
 800e0a0:	2d16      	cmp	r5, #22
 800e0a2:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800e0a6:	d85b      	bhi.n	800e160 <_realloc_r+0xd8>
 800e0a8:	2510      	movs	r5, #16
 800e0aa:	462a      	mov	r2, r5
 800e0ac:	42af      	cmp	r7, r5
 800e0ae:	d85c      	bhi.n	800e16a <_realloc_r+0xe2>
 800e0b0:	f021 0603 	bic.w	r6, r1, #3
 800e0b4:	4296      	cmp	r6, r2
 800e0b6:	f1a4 0908 	sub.w	r9, r4, #8
 800e0ba:	da62      	bge.n	800e182 <_realloc_r+0xfa>
 800e0bc:	4bbc      	ldr	r3, [pc, #752]	; (800e3b0 <_realloc_r+0x328>)
 800e0be:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800e0c2:	eb09 0006 	add.w	r0, r9, r6
 800e0c6:	4584      	cmp	ip, r0
 800e0c8:	f000 8097 	beq.w	800e1fa <_realloc_r+0x172>
 800e0cc:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800e0d0:	f02c 0301 	bic.w	r3, ip, #1
 800e0d4:	4403      	add	r3, r0
 800e0d6:	685b      	ldr	r3, [r3, #4]
 800e0d8:	07db      	lsls	r3, r3, #31
 800e0da:	d468      	bmi.n	800e1ae <_realloc_r+0x126>
 800e0dc:	f02c 0c03 	bic.w	ip, ip, #3
 800e0e0:	eb06 030c 	add.w	r3, r6, ip
 800e0e4:	4293      	cmp	r3, r2
 800e0e6:	da47      	bge.n	800e178 <_realloc_r+0xf0>
 800e0e8:	07cb      	lsls	r3, r1, #31
 800e0ea:	d410      	bmi.n	800e10e <_realloc_r+0x86>
 800e0ec:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800e0f0:	eba9 0a03 	sub.w	sl, r9, r3
 800e0f4:	f8da 3004 	ldr.w	r3, [sl, #4]
 800e0f8:	f023 0103 	bic.w	r1, r3, #3
 800e0fc:	448c      	add	ip, r1
 800e0fe:	44b4      	add	ip, r6
 800e100:	4594      	cmp	ip, r2
 800e102:	f280 8111 	bge.w	800e328 <_realloc_r+0x2a0>
 800e106:	1873      	adds	r3, r6, r1
 800e108:	4293      	cmp	r3, r2
 800e10a:	f280 80e8 	bge.w	800e2de <_realloc_r+0x256>
 800e10e:	4639      	mov	r1, r7
 800e110:	4640      	mov	r0, r8
 800e112:	f7fb fdbd 	bl	8009c90 <_malloc_r>
 800e116:	4607      	mov	r7, r0
 800e118:	b1e0      	cbz	r0, 800e154 <_realloc_r+0xcc>
 800e11a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800e11e:	f023 0301 	bic.w	r3, r3, #1
 800e122:	444b      	add	r3, r9
 800e124:	f1a0 0208 	sub.w	r2, r0, #8
 800e128:	4293      	cmp	r3, r2
 800e12a:	f000 80d2 	beq.w	800e2d2 <_realloc_r+0x24a>
 800e12e:	1f32      	subs	r2, r6, #4
 800e130:	2a24      	cmp	r2, #36	; 0x24
 800e132:	f200 80f5 	bhi.w	800e320 <_realloc_r+0x298>
 800e136:	2a13      	cmp	r2, #19
 800e138:	f200 80ac 	bhi.w	800e294 <_realloc_r+0x20c>
 800e13c:	4603      	mov	r3, r0
 800e13e:	4622      	mov	r2, r4
 800e140:	6811      	ldr	r1, [r2, #0]
 800e142:	6019      	str	r1, [r3, #0]
 800e144:	6851      	ldr	r1, [r2, #4]
 800e146:	6059      	str	r1, [r3, #4]
 800e148:	6892      	ldr	r2, [r2, #8]
 800e14a:	609a      	str	r2, [r3, #8]
 800e14c:	4621      	mov	r1, r4
 800e14e:	4640      	mov	r0, r8
 800e150:	f7ff f812 	bl	800d178 <_free_r>
 800e154:	4640      	mov	r0, r8
 800e156:	f7fc f851 	bl	800a1fc <__malloc_unlock>
 800e15a:	4638      	mov	r0, r7
 800e15c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e160:	f025 0507 	bic.w	r5, r5, #7
 800e164:	2d00      	cmp	r5, #0
 800e166:	462a      	mov	r2, r5
 800e168:	daa0      	bge.n	800e0ac <_realloc_r+0x24>
 800e16a:	230c      	movs	r3, #12
 800e16c:	f8c8 3000 	str.w	r3, [r8]
 800e170:	2700      	movs	r7, #0
 800e172:	4638      	mov	r0, r7
 800e174:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e178:	461e      	mov	r6, r3
 800e17a:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800e17e:	60d3      	str	r3, [r2, #12]
 800e180:	609a      	str	r2, [r3, #8]
 800e182:	1b73      	subs	r3, r6, r5
 800e184:	2b0f      	cmp	r3, #15
 800e186:	d822      	bhi.n	800e1ce <_realloc_r+0x146>
 800e188:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e18c:	f003 0301 	and.w	r3, r3, #1
 800e190:	4333      	orrs	r3, r6
 800e192:	444e      	add	r6, r9
 800e194:	f8c9 3004 	str.w	r3, [r9, #4]
 800e198:	6873      	ldr	r3, [r6, #4]
 800e19a:	f043 0301 	orr.w	r3, r3, #1
 800e19e:	6073      	str	r3, [r6, #4]
 800e1a0:	4640      	mov	r0, r8
 800e1a2:	4627      	mov	r7, r4
 800e1a4:	f7fc f82a 	bl	800a1fc <__malloc_unlock>
 800e1a8:	4638      	mov	r0, r7
 800e1aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1ae:	07c9      	lsls	r1, r1, #31
 800e1b0:	d4ad      	bmi.n	800e10e <_realloc_r+0x86>
 800e1b2:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800e1b6:	eba9 0a03 	sub.w	sl, r9, r3
 800e1ba:	f8da 1004 	ldr.w	r1, [sl, #4]
 800e1be:	f021 0103 	bic.w	r1, r1, #3
 800e1c2:	e7a0      	b.n	800e106 <_realloc_r+0x7e>
 800e1c4:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1c8:	4611      	mov	r1, r2
 800e1ca:	f7fb bd61 	b.w	8009c90 <_malloc_r>
 800e1ce:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800e1d2:	eb09 0105 	add.w	r1, r9, r5
 800e1d6:	f002 0201 	and.w	r2, r2, #1
 800e1da:	444e      	add	r6, r9
 800e1dc:	f043 0301 	orr.w	r3, r3, #1
 800e1e0:	432a      	orrs	r2, r5
 800e1e2:	f8c9 2004 	str.w	r2, [r9, #4]
 800e1e6:	604b      	str	r3, [r1, #4]
 800e1e8:	6873      	ldr	r3, [r6, #4]
 800e1ea:	f043 0301 	orr.w	r3, r3, #1
 800e1ee:	3108      	adds	r1, #8
 800e1f0:	6073      	str	r3, [r6, #4]
 800e1f2:	4640      	mov	r0, r8
 800e1f4:	f7fe ffc0 	bl	800d178 <_free_r>
 800e1f8:	e7d2      	b.n	800e1a0 <_realloc_r+0x118>
 800e1fa:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800e1fe:	f020 0b03 	bic.w	fp, r0, #3
 800e202:	eb06 0c0b 	add.w	ip, r6, fp
 800e206:	f105 0010 	add.w	r0, r5, #16
 800e20a:	4584      	cmp	ip, r0
 800e20c:	da4d      	bge.n	800e2aa <_realloc_r+0x222>
 800e20e:	07c9      	lsls	r1, r1, #31
 800e210:	f53f af7d 	bmi.w	800e10e <_realloc_r+0x86>
 800e214:	f854 1c08 	ldr.w	r1, [r4, #-8]
 800e218:	eba9 0a01 	sub.w	sl, r9, r1
 800e21c:	f8da 1004 	ldr.w	r1, [sl, #4]
 800e220:	f021 0103 	bic.w	r1, r1, #3
 800e224:	448b      	add	fp, r1
 800e226:	44b3      	add	fp, r6
 800e228:	4558      	cmp	r0, fp
 800e22a:	f73f af6c 	bgt.w	800e106 <_realloc_r+0x7e>
 800e22e:	4657      	mov	r7, sl
 800e230:	f8da 100c 	ldr.w	r1, [sl, #12]
 800e234:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800e238:	1f32      	subs	r2, r6, #4
 800e23a:	2a24      	cmp	r2, #36	; 0x24
 800e23c:	60c1      	str	r1, [r0, #12]
 800e23e:	6088      	str	r0, [r1, #8]
 800e240:	f200 80db 	bhi.w	800e3fa <_realloc_r+0x372>
 800e244:	2a13      	cmp	r2, #19
 800e246:	f240 80d6 	bls.w	800e3f6 <_realloc_r+0x36e>
 800e24a:	6821      	ldr	r1, [r4, #0]
 800e24c:	f8ca 1008 	str.w	r1, [sl, #8]
 800e250:	6861      	ldr	r1, [r4, #4]
 800e252:	f8ca 100c 	str.w	r1, [sl, #12]
 800e256:	2a1b      	cmp	r2, #27
 800e258:	f200 80df 	bhi.w	800e41a <_realloc_r+0x392>
 800e25c:	3408      	adds	r4, #8
 800e25e:	f10a 0210 	add.w	r2, sl, #16
 800e262:	6821      	ldr	r1, [r4, #0]
 800e264:	6011      	str	r1, [r2, #0]
 800e266:	6861      	ldr	r1, [r4, #4]
 800e268:	6051      	str	r1, [r2, #4]
 800e26a:	68a1      	ldr	r1, [r4, #8]
 800e26c:	6091      	str	r1, [r2, #8]
 800e26e:	eb0a 0105 	add.w	r1, sl, r5
 800e272:	ebab 0205 	sub.w	r2, fp, r5
 800e276:	f042 0201 	orr.w	r2, r2, #1
 800e27a:	6099      	str	r1, [r3, #8]
 800e27c:	604a      	str	r2, [r1, #4]
 800e27e:	f8da 3004 	ldr.w	r3, [sl, #4]
 800e282:	f003 0301 	and.w	r3, r3, #1
 800e286:	432b      	orrs	r3, r5
 800e288:	4640      	mov	r0, r8
 800e28a:	f8ca 3004 	str.w	r3, [sl, #4]
 800e28e:	f7fb ffb5 	bl	800a1fc <__malloc_unlock>
 800e292:	e76e      	b.n	800e172 <_realloc_r+0xea>
 800e294:	6823      	ldr	r3, [r4, #0]
 800e296:	6003      	str	r3, [r0, #0]
 800e298:	6863      	ldr	r3, [r4, #4]
 800e29a:	6043      	str	r3, [r0, #4]
 800e29c:	2a1b      	cmp	r2, #27
 800e29e:	d868      	bhi.n	800e372 <_realloc_r+0x2ea>
 800e2a0:	f104 0208 	add.w	r2, r4, #8
 800e2a4:	f100 0308 	add.w	r3, r0, #8
 800e2a8:	e74a      	b.n	800e140 <_realloc_r+0xb8>
 800e2aa:	eb09 0205 	add.w	r2, r9, r5
 800e2ae:	609a      	str	r2, [r3, #8]
 800e2b0:	ebac 0305 	sub.w	r3, ip, r5
 800e2b4:	f043 0301 	orr.w	r3, r3, #1
 800e2b8:	6053      	str	r3, [r2, #4]
 800e2ba:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800e2be:	f003 0301 	and.w	r3, r3, #1
 800e2c2:	432b      	orrs	r3, r5
 800e2c4:	4640      	mov	r0, r8
 800e2c6:	f844 3c04 	str.w	r3, [r4, #-4]
 800e2ca:	f7fb ff97 	bl	800a1fc <__malloc_unlock>
 800e2ce:	4627      	mov	r7, r4
 800e2d0:	e74f      	b.n	800e172 <_realloc_r+0xea>
 800e2d2:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800e2d6:	f023 0303 	bic.w	r3, r3, #3
 800e2da:	441e      	add	r6, r3
 800e2dc:	e751      	b.n	800e182 <_realloc_r+0xfa>
 800e2de:	4657      	mov	r7, sl
 800e2e0:	f8da 100c 	ldr.w	r1, [sl, #12]
 800e2e4:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800e2e8:	1f32      	subs	r2, r6, #4
 800e2ea:	2a24      	cmp	r2, #36	; 0x24
 800e2ec:	60c1      	str	r1, [r0, #12]
 800e2ee:	6088      	str	r0, [r1, #8]
 800e2f0:	d84c      	bhi.n	800e38c <_realloc_r+0x304>
 800e2f2:	2a13      	cmp	r2, #19
 800e2f4:	d948      	bls.n	800e388 <_realloc_r+0x300>
 800e2f6:	6821      	ldr	r1, [r4, #0]
 800e2f8:	f8ca 1008 	str.w	r1, [sl, #8]
 800e2fc:	6861      	ldr	r1, [r4, #4]
 800e2fe:	f8ca 100c 	str.w	r1, [sl, #12]
 800e302:	2a1b      	cmp	r2, #27
 800e304:	d856      	bhi.n	800e3b4 <_realloc_r+0x32c>
 800e306:	3408      	adds	r4, #8
 800e308:	f10a 0210 	add.w	r2, sl, #16
 800e30c:	461e      	mov	r6, r3
 800e30e:	6823      	ldr	r3, [r4, #0]
 800e310:	6013      	str	r3, [r2, #0]
 800e312:	6863      	ldr	r3, [r4, #4]
 800e314:	6053      	str	r3, [r2, #4]
 800e316:	68a3      	ldr	r3, [r4, #8]
 800e318:	6093      	str	r3, [r2, #8]
 800e31a:	46d1      	mov	r9, sl
 800e31c:	463c      	mov	r4, r7
 800e31e:	e730      	b.n	800e182 <_realloc_r+0xfa>
 800e320:	4621      	mov	r1, r4
 800e322:	f7ff fdd3 	bl	800decc <memmove>
 800e326:	e711      	b.n	800e14c <_realloc_r+0xc4>
 800e328:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
 800e32c:	4657      	mov	r7, sl
 800e32e:	60cb      	str	r3, [r1, #12]
 800e330:	6099      	str	r1, [r3, #8]
 800e332:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800e336:	f8da 300c 	ldr.w	r3, [sl, #12]
 800e33a:	60cb      	str	r3, [r1, #12]
 800e33c:	1f32      	subs	r2, r6, #4
 800e33e:	2a24      	cmp	r2, #36	; 0x24
 800e340:	6099      	str	r1, [r3, #8]
 800e342:	d82d      	bhi.n	800e3a0 <_realloc_r+0x318>
 800e344:	2a13      	cmp	r2, #19
 800e346:	d929      	bls.n	800e39c <_realloc_r+0x314>
 800e348:	6823      	ldr	r3, [r4, #0]
 800e34a:	f8ca 3008 	str.w	r3, [sl, #8]
 800e34e:	6863      	ldr	r3, [r4, #4]
 800e350:	f8ca 300c 	str.w	r3, [sl, #12]
 800e354:	2a1b      	cmp	r2, #27
 800e356:	d842      	bhi.n	800e3de <_realloc_r+0x356>
 800e358:	3408      	adds	r4, #8
 800e35a:	f10a 0310 	add.w	r3, sl, #16
 800e35e:	6822      	ldr	r2, [r4, #0]
 800e360:	601a      	str	r2, [r3, #0]
 800e362:	6862      	ldr	r2, [r4, #4]
 800e364:	605a      	str	r2, [r3, #4]
 800e366:	68a2      	ldr	r2, [r4, #8]
 800e368:	609a      	str	r2, [r3, #8]
 800e36a:	4666      	mov	r6, ip
 800e36c:	46d1      	mov	r9, sl
 800e36e:	463c      	mov	r4, r7
 800e370:	e707      	b.n	800e182 <_realloc_r+0xfa>
 800e372:	68a3      	ldr	r3, [r4, #8]
 800e374:	6083      	str	r3, [r0, #8]
 800e376:	68e3      	ldr	r3, [r4, #12]
 800e378:	60c3      	str	r3, [r0, #12]
 800e37a:	2a24      	cmp	r2, #36	; 0x24
 800e37c:	d026      	beq.n	800e3cc <_realloc_r+0x344>
 800e37e:	f104 0210 	add.w	r2, r4, #16
 800e382:	f100 0310 	add.w	r3, r0, #16
 800e386:	e6db      	b.n	800e140 <_realloc_r+0xb8>
 800e388:	463a      	mov	r2, r7
 800e38a:	e7bf      	b.n	800e30c <_realloc_r+0x284>
 800e38c:	4621      	mov	r1, r4
 800e38e:	4638      	mov	r0, r7
 800e390:	461e      	mov	r6, r3
 800e392:	46d1      	mov	r9, sl
 800e394:	f7ff fd9a 	bl	800decc <memmove>
 800e398:	463c      	mov	r4, r7
 800e39a:	e6f2      	b.n	800e182 <_realloc_r+0xfa>
 800e39c:	463b      	mov	r3, r7
 800e39e:	e7de      	b.n	800e35e <_realloc_r+0x2d6>
 800e3a0:	4621      	mov	r1, r4
 800e3a2:	4638      	mov	r0, r7
 800e3a4:	4666      	mov	r6, ip
 800e3a6:	46d1      	mov	r9, sl
 800e3a8:	f7ff fd90 	bl	800decc <memmove>
 800e3ac:	463c      	mov	r4, r7
 800e3ae:	e6e8      	b.n	800e182 <_realloc_r+0xfa>
 800e3b0:	24000124 	.word	0x24000124
 800e3b4:	68a1      	ldr	r1, [r4, #8]
 800e3b6:	f8ca 1010 	str.w	r1, [sl, #16]
 800e3ba:	68e1      	ldr	r1, [r4, #12]
 800e3bc:	f8ca 1014 	str.w	r1, [sl, #20]
 800e3c0:	2a24      	cmp	r2, #36	; 0x24
 800e3c2:	d020      	beq.n	800e406 <_realloc_r+0x37e>
 800e3c4:	3410      	adds	r4, #16
 800e3c6:	f10a 0218 	add.w	r2, sl, #24
 800e3ca:	e79f      	b.n	800e30c <_realloc_r+0x284>
 800e3cc:	6923      	ldr	r3, [r4, #16]
 800e3ce:	6103      	str	r3, [r0, #16]
 800e3d0:	6961      	ldr	r1, [r4, #20]
 800e3d2:	6141      	str	r1, [r0, #20]
 800e3d4:	f104 0218 	add.w	r2, r4, #24
 800e3d8:	f100 0318 	add.w	r3, r0, #24
 800e3dc:	e6b0      	b.n	800e140 <_realloc_r+0xb8>
 800e3de:	68a3      	ldr	r3, [r4, #8]
 800e3e0:	f8ca 3010 	str.w	r3, [sl, #16]
 800e3e4:	68e3      	ldr	r3, [r4, #12]
 800e3e6:	f8ca 3014 	str.w	r3, [sl, #20]
 800e3ea:	2a24      	cmp	r2, #36	; 0x24
 800e3ec:	d021      	beq.n	800e432 <_realloc_r+0x3aa>
 800e3ee:	3410      	adds	r4, #16
 800e3f0:	f10a 0318 	add.w	r3, sl, #24
 800e3f4:	e7b3      	b.n	800e35e <_realloc_r+0x2d6>
 800e3f6:	463a      	mov	r2, r7
 800e3f8:	e733      	b.n	800e262 <_realloc_r+0x1da>
 800e3fa:	4621      	mov	r1, r4
 800e3fc:	4638      	mov	r0, r7
 800e3fe:	f7ff fd65 	bl	800decc <memmove>
 800e402:	4b16      	ldr	r3, [pc, #88]	; (800e45c <_realloc_r+0x3d4>)
 800e404:	e733      	b.n	800e26e <_realloc_r+0x1e6>
 800e406:	6922      	ldr	r2, [r4, #16]
 800e408:	f8ca 2018 	str.w	r2, [sl, #24]
 800e40c:	6962      	ldr	r2, [r4, #20]
 800e40e:	f8ca 201c 	str.w	r2, [sl, #28]
 800e412:	3418      	adds	r4, #24
 800e414:	f10a 0220 	add.w	r2, sl, #32
 800e418:	e778      	b.n	800e30c <_realloc_r+0x284>
 800e41a:	68a1      	ldr	r1, [r4, #8]
 800e41c:	f8ca 1010 	str.w	r1, [sl, #16]
 800e420:	68e1      	ldr	r1, [r4, #12]
 800e422:	f8ca 1014 	str.w	r1, [sl, #20]
 800e426:	2a24      	cmp	r2, #36	; 0x24
 800e428:	d00d      	beq.n	800e446 <_realloc_r+0x3be>
 800e42a:	3410      	adds	r4, #16
 800e42c:	f10a 0218 	add.w	r2, sl, #24
 800e430:	e717      	b.n	800e262 <_realloc_r+0x1da>
 800e432:	6923      	ldr	r3, [r4, #16]
 800e434:	f8ca 3018 	str.w	r3, [sl, #24]
 800e438:	6963      	ldr	r3, [r4, #20]
 800e43a:	f8ca 301c 	str.w	r3, [sl, #28]
 800e43e:	3418      	adds	r4, #24
 800e440:	f10a 0320 	add.w	r3, sl, #32
 800e444:	e78b      	b.n	800e35e <_realloc_r+0x2d6>
 800e446:	6922      	ldr	r2, [r4, #16]
 800e448:	f8ca 2018 	str.w	r2, [sl, #24]
 800e44c:	6962      	ldr	r2, [r4, #20]
 800e44e:	f8ca 201c 	str.w	r2, [sl, #28]
 800e452:	3418      	adds	r4, #24
 800e454:	f10a 0220 	add.w	r2, sl, #32
 800e458:	e703      	b.n	800e262 <_realloc_r+0x1da>
 800e45a:	bf00      	nop
 800e45c:	24000124 	.word	0x24000124

0800e460 <_wcsnrtombs_l>:
 800e460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e464:	b089      	sub	sp, #36	; 0x24
 800e466:	e9dd 8a13 	ldrd	r8, sl, [sp, #76]	; 0x4c
 800e46a:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800e46c:	9101      	str	r1, [sp, #4]
 800e46e:	4681      	mov	r9, r0
 800e470:	9203      	str	r2, [sp, #12]
 800e472:	461e      	mov	r6, r3
 800e474:	f1b8 0f00 	cmp.w	r8, #0
 800e478:	d055      	beq.n	800e526 <_wcsnrtombs_l+0xc6>
 800e47a:	9b01      	ldr	r3, [sp, #4]
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d057      	beq.n	800e530 <_wcsnrtombs_l+0xd0>
 800e480:	9b03      	ldr	r3, [sp, #12]
 800e482:	681d      	ldr	r5, [r3, #0]
 800e484:	2f00      	cmp	r7, #0
 800e486:	d063      	beq.n	800e550 <_wcsnrtombs_l+0xf0>
 800e488:	1e74      	subs	r4, r6, #1
 800e48a:	b32e      	cbz	r6, 800e4d8 <_wcsnrtombs_l+0x78>
 800e48c:	9b01      	ldr	r3, [sp, #4]
 800e48e:	9302      	str	r3, [sp, #8]
 800e490:	3d04      	subs	r5, #4
 800e492:	2600      	movs	r6, #0
 800e494:	e00a      	b.n	800e4ac <_wcsnrtombs_l+0x4c>
 800e496:	9b01      	ldr	r3, [sp, #4]
 800e498:	bb13      	cbnz	r3, 800e4e0 <_wcsnrtombs_l+0x80>
 800e49a:	682a      	ldr	r2, [r5, #0]
 800e49c:	2a00      	cmp	r2, #0
 800e49e:	d035      	beq.n	800e50c <_wcsnrtombs_l+0xac>
 800e4a0:	45bc      	cmp	ip, r7
 800e4a2:	d257      	bcs.n	800e554 <_wcsnrtombs_l+0xf4>
 800e4a4:	3c01      	subs	r4, #1
 800e4a6:	1c63      	adds	r3, r4, #1
 800e4a8:	4666      	mov	r6, ip
 800e4aa:	d015      	beq.n	800e4d8 <_wcsnrtombs_l+0x78>
 800e4ac:	f8d8 3000 	ldr.w	r3, [r8]
 800e4b0:	f855 2f04 	ldr.w	r2, [r5, #4]!
 800e4b4:	9300      	str	r3, [sp, #0]
 800e4b6:	f8da c0e0 	ldr.w	ip, [sl, #224]	; 0xe0
 800e4ba:	f8d8 b004 	ldr.w	fp, [r8, #4]
 800e4be:	4643      	mov	r3, r8
 800e4c0:	a905      	add	r1, sp, #20
 800e4c2:	4648      	mov	r0, r9
 800e4c4:	47e0      	blx	ip
 800e4c6:	1c42      	adds	r2, r0, #1
 800e4c8:	d037      	beq.n	800e53a <_wcsnrtombs_l+0xda>
 800e4ca:	eb00 0c06 	add.w	ip, r0, r6
 800e4ce:	45bc      	cmp	ip, r7
 800e4d0:	d9e1      	bls.n	800e496 <_wcsnrtombs_l+0x36>
 800e4d2:	9b00      	ldr	r3, [sp, #0]
 800e4d4:	e9c8 3b00 	strd	r3, fp, [r8]
 800e4d8:	4630      	mov	r0, r6
 800e4da:	b009      	add	sp, #36	; 0x24
 800e4dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4e0:	2800      	cmp	r0, #0
 800e4e2:	dd0c      	ble.n	800e4fe <_wcsnrtombs_l+0x9e>
 800e4e4:	9b02      	ldr	r3, [sp, #8]
 800e4e6:	4418      	add	r0, r3
 800e4e8:	1e5a      	subs	r2, r3, #1
 800e4ea:	a905      	add	r1, sp, #20
 800e4ec:	f100 3eff 	add.w	lr, r0, #4294967295
 800e4f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e4f4:	f802 3f01 	strb.w	r3, [r2, #1]!
 800e4f8:	4572      	cmp	r2, lr
 800e4fa:	d1f9      	bne.n	800e4f0 <_wcsnrtombs_l+0x90>
 800e4fc:	9002      	str	r0, [sp, #8]
 800e4fe:	9b03      	ldr	r3, [sp, #12]
 800e500:	681a      	ldr	r2, [r3, #0]
 800e502:	3204      	adds	r2, #4
 800e504:	601a      	str	r2, [r3, #0]
 800e506:	682a      	ldr	r2, [r5, #0]
 800e508:	2a00      	cmp	r2, #0
 800e50a:	d1c9      	bne.n	800e4a0 <_wcsnrtombs_l+0x40>
 800e50c:	9b01      	ldr	r3, [sp, #4]
 800e50e:	b10b      	cbz	r3, 800e514 <_wcsnrtombs_l+0xb4>
 800e510:	9b03      	ldr	r3, [sp, #12]
 800e512:	601a      	str	r2, [r3, #0]
 800e514:	f10c 36ff 	add.w	r6, ip, #4294967295
 800e518:	2200      	movs	r2, #0
 800e51a:	4630      	mov	r0, r6
 800e51c:	f8c8 2000 	str.w	r2, [r8]
 800e520:	b009      	add	sp, #36	; 0x24
 800e522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e526:	9b01      	ldr	r3, [sp, #4]
 800e528:	f500 7886 	add.w	r8, r0, #268	; 0x10c
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d1a7      	bne.n	800e480 <_wcsnrtombs_l+0x20>
 800e530:	9b03      	ldr	r3, [sp, #12]
 800e532:	f04f 37ff 	mov.w	r7, #4294967295
 800e536:	681d      	ldr	r5, [r3, #0]
 800e538:	e7a6      	b.n	800e488 <_wcsnrtombs_l+0x28>
 800e53a:	4606      	mov	r6, r0
 800e53c:	218a      	movs	r1, #138	; 0x8a
 800e53e:	2200      	movs	r2, #0
 800e540:	4630      	mov	r0, r6
 800e542:	f8c9 1000 	str.w	r1, [r9]
 800e546:	f8c8 2000 	str.w	r2, [r8]
 800e54a:	b009      	add	sp, #36	; 0x24
 800e54c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e550:	463e      	mov	r6, r7
 800e552:	e7c1      	b.n	800e4d8 <_wcsnrtombs_l+0x78>
 800e554:	4666      	mov	r6, ip
 800e556:	e7bf      	b.n	800e4d8 <_wcsnrtombs_l+0x78>

0800e558 <_wcsnrtombs_r>:
 800e558:	b510      	push	{r4, lr}
 800e55a:	b084      	sub	sp, #16
 800e55c:	4c05      	ldr	r4, [pc, #20]	; (800e574 <_wcsnrtombs_r+0x1c>)
 800e55e:	9806      	ldr	r0, [sp, #24]
 800e560:	9000      	str	r0, [sp, #0]
 800e562:	9807      	ldr	r0, [sp, #28]
 800e564:	9001      	str	r0, [sp, #4]
 800e566:	4804      	ldr	r0, [pc, #16]	; (800e578 <_wcsnrtombs_r+0x20>)
 800e568:	6800      	ldr	r0, [r0, #0]
 800e56a:	9402      	str	r4, [sp, #8]
 800e56c:	f7ff ff78 	bl	800e460 <_wcsnrtombs_l>
 800e570:	b004      	add	sp, #16
 800e572:	bd10      	pop	{r4, pc}
 800e574:	24000540 	.word	0x24000540
 800e578:	24000120 	.word	0x24000120

0800e57c <fiprintf>:
 800e57c:	b40e      	push	{r1, r2, r3}
 800e57e:	b510      	push	{r4, lr}
 800e580:	b083      	sub	sp, #12
 800e582:	ab05      	add	r3, sp, #20
 800e584:	4c06      	ldr	r4, [pc, #24]	; (800e5a0 <fiprintf+0x24>)
 800e586:	f853 2b04 	ldr.w	r2, [r3], #4
 800e58a:	9301      	str	r3, [sp, #4]
 800e58c:	4601      	mov	r1, r0
 800e58e:	6820      	ldr	r0, [r4, #0]
 800e590:	f000 f844 	bl	800e61c <_vfiprintf_r>
 800e594:	b003      	add	sp, #12
 800e596:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e59a:	b003      	add	sp, #12
 800e59c:	4770      	bx	lr
 800e59e:	bf00      	nop
 800e5a0:	24000120 	.word	0x24000120

0800e5a4 <__sprint_r.part.0>:
 800e5a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5a8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e5aa:	049c      	lsls	r4, r3, #18
 800e5ac:	4690      	mov	r8, r2
 800e5ae:	d52d      	bpl.n	800e60c <__sprint_r.part.0+0x68>
 800e5b0:	6893      	ldr	r3, [r2, #8]
 800e5b2:	6812      	ldr	r2, [r2, #0]
 800e5b4:	b343      	cbz	r3, 800e608 <__sprint_r.part.0+0x64>
 800e5b6:	468b      	mov	fp, r1
 800e5b8:	4606      	mov	r6, r0
 800e5ba:	f102 0908 	add.w	r9, r2, #8
 800e5be:	e959 5a02 	ldrd	r5, sl, [r9, #-8]
 800e5c2:	ea5f 079a 	movs.w	r7, sl, lsr #2
 800e5c6:	d015      	beq.n	800e5f4 <__sprint_r.part.0+0x50>
 800e5c8:	3d04      	subs	r5, #4
 800e5ca:	2400      	movs	r4, #0
 800e5cc:	e001      	b.n	800e5d2 <__sprint_r.part.0+0x2e>
 800e5ce:	42a7      	cmp	r7, r4
 800e5d0:	d00e      	beq.n	800e5f0 <__sprint_r.part.0+0x4c>
 800e5d2:	f855 1f04 	ldr.w	r1, [r5, #4]!
 800e5d6:	465a      	mov	r2, fp
 800e5d8:	4630      	mov	r0, r6
 800e5da:	f001 fa51 	bl	800fa80 <_fputwc_r>
 800e5de:	1c43      	adds	r3, r0, #1
 800e5e0:	f104 0401 	add.w	r4, r4, #1
 800e5e4:	d1f3      	bne.n	800e5ce <__sprint_r.part.0+0x2a>
 800e5e6:	2300      	movs	r3, #0
 800e5e8:	e9c8 3301 	strd	r3, r3, [r8, #4]
 800e5ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5f0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e5f4:	f02a 0a03 	bic.w	sl, sl, #3
 800e5f8:	eba3 030a 	sub.w	r3, r3, sl
 800e5fc:	f8c8 3008 	str.w	r3, [r8, #8]
 800e600:	f109 0908 	add.w	r9, r9, #8
 800e604:	2b00      	cmp	r3, #0
 800e606:	d1da      	bne.n	800e5be <__sprint_r.part.0+0x1a>
 800e608:	2000      	movs	r0, #0
 800e60a:	e7ec      	b.n	800e5e6 <__sprint_r.part.0+0x42>
 800e60c:	f001 f808 	bl	800f620 <__sfvwrite_r>
 800e610:	2300      	movs	r3, #0
 800e612:	e9c8 3301 	strd	r3, r3, [r8, #4]
 800e616:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e61a:	bf00      	nop

0800e61c <_vfiprintf_r>:
 800e61c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e620:	b0c5      	sub	sp, #276	; 0x114
 800e622:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 800e626:	4683      	mov	fp, r0
 800e628:	9103      	str	r1, [sp, #12]
 800e62a:	4616      	mov	r6, r2
 800e62c:	2100      	movs	r1, #0
 800e62e:	2208      	movs	r2, #8
 800e630:	4650      	mov	r0, sl
 800e632:	461c      	mov	r4, r3
 800e634:	9307      	str	r3, [sp, #28]
 800e636:	f7fb fa93 	bl	8009b60 <memset>
 800e63a:	f1bb 0f00 	cmp.w	fp, #0
 800e63e:	d004      	beq.n	800e64a <_vfiprintf_r+0x2e>
 800e640:	f8db 3034 	ldr.w	r3, [fp, #52]	; 0x34
 800e644:	2b00      	cmp	r3, #0
 800e646:	f000 86a1 	beq.w	800f38c <_vfiprintf_r+0xd70>
 800e64a:	9a03      	ldr	r2, [sp, #12]
 800e64c:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800e64e:	07db      	lsls	r3, r3, #31
 800e650:	f140 851c 	bpl.w	800f08c <_vfiprintf_r+0xa70>
 800e654:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 800e658:	b28a      	uxth	r2, r1
 800e65a:	0495      	lsls	r5, r2, #18
 800e65c:	d409      	bmi.n	800e672 <_vfiprintf_r+0x56>
 800e65e:	9b03      	ldr	r3, [sp, #12]
 800e660:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 800e664:	8199      	strh	r1, [r3, #12]
 800e666:	b28a      	uxth	r2, r1
 800e668:	4619      	mov	r1, r3
 800e66a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e66c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e670:	664b      	str	r3, [r1, #100]	; 0x64
 800e672:	0710      	lsls	r0, r2, #28
 800e674:	f140 8104 	bpl.w	800e880 <_vfiprintf_r+0x264>
 800e678:	9b03      	ldr	r3, [sp, #12]
 800e67a:	691b      	ldr	r3, [r3, #16]
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	f000 80ff 	beq.w	800e880 <_vfiprintf_r+0x264>
 800e682:	f002 031a 	and.w	r3, r2, #26
 800e686:	2b0a      	cmp	r3, #10
 800e688:	f000 8108 	beq.w	800e89c <_vfiprintf_r+0x280>
 800e68c:	2300      	movs	r3, #0
 800e68e:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 800e692:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 800e696:	aa1b      	add	r2, sp, #108	; 0x6c
 800e698:	930b      	str	r3, [sp, #44]	; 0x2c
 800e69a:	9218      	str	r2, [sp, #96]	; 0x60
 800e69c:	4691      	mov	r9, r2
 800e69e:	930c      	str	r3, [sp, #48]	; 0x30
 800e6a0:	9305      	str	r3, [sp, #20]
 800e6a2:	46b0      	mov	r8, r6
 800e6a4:	4644      	mov	r4, r8
 800e6a6:	4ba6      	ldr	r3, [pc, #664]	; (800e940 <_vfiprintf_r+0x324>)
 800e6a8:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 800e6ac:	f7fd fcda 	bl	800c064 <__locale_mb_cur_max>
 800e6b0:	4622      	mov	r2, r4
 800e6b2:	4603      	mov	r3, r0
 800e6b4:	a912      	add	r1, sp, #72	; 0x48
 800e6b6:	f8cd a000 	str.w	sl, [sp]
 800e6ba:	4658      	mov	r0, fp
 800e6bc:	47a8      	blx	r5
 800e6be:	2800      	cmp	r0, #0
 800e6c0:	f000 8140 	beq.w	800e944 <_vfiprintf_r+0x328>
 800e6c4:	f2c0 8133 	blt.w	800e92e <_vfiprintf_r+0x312>
 800e6c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e6ca:	2a25      	cmp	r2, #37	; 0x25
 800e6cc:	4603      	mov	r3, r0
 800e6ce:	d001      	beq.n	800e6d4 <_vfiprintf_r+0xb8>
 800e6d0:	441c      	add	r4, r3
 800e6d2:	e7e8      	b.n	800e6a6 <_vfiprintf_r+0x8a>
 800e6d4:	ebb4 0608 	subs.w	r6, r4, r8
 800e6d8:	4605      	mov	r5, r0
 800e6da:	f040 8137 	bne.w	800e94c <_vfiprintf_r+0x330>
 800e6de:	2300      	movs	r3, #0
 800e6e0:	7861      	ldrb	r1, [r4, #1]
 800e6e2:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800e6e6:	f104 0801 	add.w	r8, r4, #1
 800e6ea:	9306      	str	r3, [sp, #24]
 800e6ec:	f04f 37ff 	mov.w	r7, #4294967295
 800e6f0:	461e      	mov	r6, r3
 800e6f2:	242b      	movs	r4, #43	; 0x2b
 800e6f4:	f108 0801 	add.w	r8, r8, #1
 800e6f8:	f1a1 0320 	sub.w	r3, r1, #32
 800e6fc:	2b5a      	cmp	r3, #90	; 0x5a
 800e6fe:	f200 8165 	bhi.w	800e9cc <_vfiprintf_r+0x3b0>
 800e702:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e706:	029f      	.short	0x029f
 800e708:	01630163 	.word	0x01630163
 800e70c:	0163029a 	.word	0x0163029a
 800e710:	01630163 	.word	0x01630163
 800e714:	0163006a 	.word	0x0163006a
 800e718:	02670163 	.word	0x02670163
 800e71c:	01630277 	.word	0x01630277
 800e720:	02810272 	.word	0x02810272
 800e724:	027c0163 	.word	0x027c0163
 800e728:	005b005b 	.word	0x005b005b
 800e72c:	005b005b 	.word	0x005b005b
 800e730:	005b005b 	.word	0x005b005b
 800e734:	005b005b 	.word	0x005b005b
 800e738:	0163005b 	.word	0x0163005b
 800e73c:	01630163 	.word	0x01630163
 800e740:	01630163 	.word	0x01630163
 800e744:	01630163 	.word	0x01630163
 800e748:	01630163 	.word	0x01630163
 800e74c:	00840246 	.word	0x00840246
 800e750:	01630163 	.word	0x01630163
 800e754:	01630163 	.word	0x01630163
 800e758:	01630163 	.word	0x01630163
 800e75c:	01630163 	.word	0x01630163
 800e760:	01630163 	.word	0x01630163
 800e764:	016300e2 	.word	0x016300e2
 800e768:	01630163 	.word	0x01630163
 800e76c:	0163021d 	.word	0x0163021d
 800e770:	016302c4 	.word	0x016302c4
 800e774:	05940163 	.word	0x05940163
 800e778:	01630163 	.word	0x01630163
 800e77c:	01630163 	.word	0x01630163
 800e780:	01630163 	.word	0x01630163
 800e784:	01630163 	.word	0x01630163
 800e788:	01630163 	.word	0x01630163
 800e78c:	00860246 	.word	0x00860246
 800e790:	01630163 	.word	0x01630163
 800e794:	02b70163 	.word	0x02b70163
 800e798:	007f0086 	.word	0x007f0086
 800e79c:	02aa0163 	.word	0x02aa0163
 800e7a0:	02e70163 	.word	0x02e70163
 800e7a4:	02d700e4 	.word	0x02d700e4
 800e7a8:	0163007f 	.word	0x0163007f
 800e7ac:	007c021d 	.word	0x007c021d
 800e7b0:	01630572 	.word	0x01630572
 800e7b4:	05740163 	.word	0x05740163
 800e7b8:	007c0163 	.word	0x007c0163
 800e7bc:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800e7c0:	2200      	movs	r2, #0
 800e7c2:	f818 1b01 	ldrb.w	r1, [r8], #1
 800e7c6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800e7ca:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800e7ce:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800e7d2:	2b09      	cmp	r3, #9
 800e7d4:	d9f5      	bls.n	800e7c2 <_vfiprintf_r+0x1a6>
 800e7d6:	9206      	str	r2, [sp, #24]
 800e7d8:	e78e      	b.n	800e6f8 <_vfiprintf_r+0xdc>
 800e7da:	4658      	mov	r0, fp
 800e7dc:	f7fd fc48 	bl	800c070 <_localeconv_r>
 800e7e0:	6843      	ldr	r3, [r0, #4]
 800e7e2:	930d      	str	r3, [sp, #52]	; 0x34
 800e7e4:	4618      	mov	r0, r3
 800e7e6:	f7f1 ff0b 	bl	8000600 <strlen>
 800e7ea:	900e      	str	r0, [sp, #56]	; 0x38
 800e7ec:	4605      	mov	r5, r0
 800e7ee:	4658      	mov	r0, fp
 800e7f0:	f7fd fc3e 	bl	800c070 <_localeconv_r>
 800e7f4:	6883      	ldr	r3, [r0, #8]
 800e7f6:	930c      	str	r3, [sp, #48]	; 0x30
 800e7f8:	2d00      	cmp	r5, #0
 800e7fa:	f040 84df 	bne.w	800f1bc <_vfiprintf_r+0xba0>
 800e7fe:	f898 1000 	ldrb.w	r1, [r8]
 800e802:	e777      	b.n	800e6f4 <_vfiprintf_r+0xd8>
 800e804:	f898 1000 	ldrb.w	r1, [r8]
 800e808:	f046 0620 	orr.w	r6, r6, #32
 800e80c:	e772      	b.n	800e6f4 <_vfiprintf_r+0xd8>
 800e80e:	f046 0610 	orr.w	r6, r6, #16
 800e812:	06b4      	lsls	r4, r6, #26
 800e814:	f140 8178 	bpl.w	800eb08 <_vfiprintf_r+0x4ec>
 800e818:	9b07      	ldr	r3, [sp, #28]
 800e81a:	3307      	adds	r3, #7
 800e81c:	f023 0307 	bic.w	r3, r3, #7
 800e820:	461a      	mov	r2, r3
 800e822:	6859      	ldr	r1, [r3, #4]
 800e824:	f852 3b08 	ldr.w	r3, [r2], #8
 800e828:	9207      	str	r2, [sp, #28]
 800e82a:	460a      	mov	r2, r1
 800e82c:	2900      	cmp	r1, #0
 800e82e:	f2c0 847a 	blt.w	800f126 <_vfiprintf_r+0xb0a>
 800e832:	1c79      	adds	r1, r7, #1
 800e834:	f000 85a7 	beq.w	800f386 <_vfiprintf_r+0xd6a>
 800e838:	f026 0180 	bic.w	r1, r6, #128	; 0x80
 800e83c:	9102      	str	r1, [sp, #8]
 800e83e:	ea53 0102 	orrs.w	r1, r3, r2
 800e842:	f000 8448 	beq.w	800f0d6 <_vfiprintf_r+0xaba>
 800e846:	2b0a      	cmp	r3, #10
 800e848:	f172 0100 	sbcs.w	r1, r2, #0
 800e84c:	f080 8549 	bcs.w	800f2e2 <_vfiprintf_r+0xcc6>
 800e850:	3330      	adds	r3, #48	; 0x30
 800e852:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 800e856:	9e02      	ldr	r6, [sp, #8]
 800e858:	2301      	movs	r3, #1
 800e85a:	9304      	str	r3, [sp, #16]
 800e85c:	f20d 140f 	addw	r4, sp, #271	; 0x10f
 800e860:	9b04      	ldr	r3, [sp, #16]
 800e862:	42bb      	cmp	r3, r7
 800e864:	bfb8      	it	lt
 800e866:	463b      	movlt	r3, r7
 800e868:	9302      	str	r3, [sp, #8]
 800e86a:	2300      	movs	r3, #0
 800e86c:	9308      	str	r3, [sp, #32]
 800e86e:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 800e872:	2b00      	cmp	r3, #0
 800e874:	f000 80b8 	beq.w	800e9e8 <_vfiprintf_r+0x3cc>
 800e878:	9b02      	ldr	r3, [sp, #8]
 800e87a:	3301      	adds	r3, #1
 800e87c:	9302      	str	r3, [sp, #8]
 800e87e:	e0b3      	b.n	800e9e8 <_vfiprintf_r+0x3cc>
 800e880:	9d03      	ldr	r5, [sp, #12]
 800e882:	4658      	mov	r0, fp
 800e884:	4629      	mov	r1, r5
 800e886:	f001 f83f 	bl	800f908 <__swsetup_r>
 800e88a:	2800      	cmp	r0, #0
 800e88c:	f040 8656 	bne.w	800f53c <_vfiprintf_r+0xf20>
 800e890:	89aa      	ldrh	r2, [r5, #12]
 800e892:	f002 031a 	and.w	r3, r2, #26
 800e896:	2b0a      	cmp	r3, #10
 800e898:	f47f aef8 	bne.w	800e68c <_vfiprintf_r+0x70>
 800e89c:	9903      	ldr	r1, [sp, #12]
 800e89e:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	f6ff aef2 	blt.w	800e68c <_vfiprintf_r+0x70>
 800e8a8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e8aa:	07db      	lsls	r3, r3, #31
 800e8ac:	d402      	bmi.n	800e8b4 <_vfiprintf_r+0x298>
 800e8ae:	0597      	lsls	r7, r2, #22
 800e8b0:	f140 8618 	bpl.w	800f4e4 <_vfiprintf_r+0xec8>
 800e8b4:	9903      	ldr	r1, [sp, #12]
 800e8b6:	4623      	mov	r3, r4
 800e8b8:	4632      	mov	r2, r6
 800e8ba:	4658      	mov	r0, fp
 800e8bc:	f000 fe70 	bl	800f5a0 <__sbprintf>
 800e8c0:	9005      	str	r0, [sp, #20]
 800e8c2:	9805      	ldr	r0, [sp, #20]
 800e8c4:	b045      	add	sp, #276	; 0x114
 800e8c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8ca:	f046 0610 	orr.w	r6, r6, #16
 800e8ce:	f016 0220 	ands.w	r2, r6, #32
 800e8d2:	f000 8126 	beq.w	800eb22 <_vfiprintf_r+0x506>
 800e8d6:	9b07      	ldr	r3, [sp, #28]
 800e8d8:	3307      	adds	r3, #7
 800e8da:	f023 0307 	bic.w	r3, r3, #7
 800e8de:	4619      	mov	r1, r3
 800e8e0:	685a      	ldr	r2, [r3, #4]
 800e8e2:	f851 3b08 	ldr.w	r3, [r1], #8
 800e8e6:	9107      	str	r1, [sp, #28]
 800e8e8:	f426 6180 	bic.w	r1, r6, #1024	; 0x400
 800e8ec:	9102      	str	r1, [sp, #8]
 800e8ee:	2100      	movs	r1, #0
 800e8f0:	2000      	movs	r0, #0
 800e8f2:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 800e8f6:	1c78      	adds	r0, r7, #1
 800e8f8:	f000 8200 	beq.w	800ecfc <_vfiprintf_r+0x6e0>
 800e8fc:	9802      	ldr	r0, [sp, #8]
 800e8fe:	f020 0680 	bic.w	r6, r0, #128	; 0x80
 800e902:	ea53 0002 	orrs.w	r0, r3, r2
 800e906:	f040 81f8 	bne.w	800ecfa <_vfiprintf_r+0x6de>
 800e90a:	2f00      	cmp	r7, #0
 800e90c:	f040 8543 	bne.w	800f396 <_vfiprintf_r+0xd7a>
 800e910:	2900      	cmp	r1, #0
 800e912:	f040 83e4 	bne.w	800f0de <_vfiprintf_r+0xac2>
 800e916:	9b02      	ldr	r3, [sp, #8]
 800e918:	f013 0301 	ands.w	r3, r3, #1
 800e91c:	9304      	str	r3, [sp, #16]
 800e91e:	f000 8420 	beq.w	800f162 <_vfiprintf_r+0xb46>
 800e922:	2330      	movs	r3, #48	; 0x30
 800e924:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 800e928:	f20d 140f 	addw	r4, sp, #271	; 0x10f
 800e92c:	e798      	b.n	800e860 <_vfiprintf_r+0x244>
 800e92e:	2208      	movs	r2, #8
 800e930:	2100      	movs	r1, #0
 800e932:	4650      	mov	r0, sl
 800e934:	f7fb f914 	bl	8009b60 <memset>
 800e938:	2301      	movs	r3, #1
 800e93a:	441c      	add	r4, r3
 800e93c:	e6b3      	b.n	800e6a6 <_vfiprintf_r+0x8a>
 800e93e:	bf00      	nop
 800e940:	24000540 	.word	0x24000540
 800e944:	ebb4 0608 	subs.w	r6, r4, r8
 800e948:	4605      	mov	r5, r0
 800e94a:	d01a      	beq.n	800e982 <_vfiprintf_r+0x366>
 800e94c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e94e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e950:	3301      	adds	r3, #1
 800e952:	4432      	add	r2, r6
 800e954:	2b07      	cmp	r3, #7
 800e956:	e9c9 8600 	strd	r8, r6, [r9]
 800e95a:	921a      	str	r2, [sp, #104]	; 0x68
 800e95c:	9319      	str	r3, [sp, #100]	; 0x64
 800e95e:	dd1a      	ble.n	800e996 <_vfiprintf_r+0x37a>
 800e960:	2a00      	cmp	r2, #0
 800e962:	f000 83b4 	beq.w	800f0ce <_vfiprintf_r+0xab2>
 800e966:	9903      	ldr	r1, [sp, #12]
 800e968:	aa18      	add	r2, sp, #96	; 0x60
 800e96a:	4658      	mov	r0, fp
 800e96c:	f7ff fe1a 	bl	800e5a4 <__sprint_r.part.0>
 800e970:	b9d8      	cbnz	r0, 800e9aa <_vfiprintf_r+0x38e>
 800e972:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e976:	9b05      	ldr	r3, [sp, #20]
 800e978:	4433      	add	r3, r6
 800e97a:	9305      	str	r3, [sp, #20]
 800e97c:	2d00      	cmp	r5, #0
 800e97e:	f47f aeae 	bne.w	800e6de <_vfiprintf_r+0xc2>
 800e982:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800e984:	2b00      	cmp	r3, #0
 800e986:	f040 85ca 	bne.w	800f51e <_vfiprintf_r+0xf02>
 800e98a:	9b03      	ldr	r3, [sp, #12]
 800e98c:	2200      	movs	r2, #0
 800e98e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800e992:	9219      	str	r2, [sp, #100]	; 0x64
 800e994:	e00c      	b.n	800e9b0 <_vfiprintf_r+0x394>
 800e996:	f109 0908 	add.w	r9, r9, #8
 800e99a:	e7ec      	b.n	800e976 <_vfiprintf_r+0x35a>
 800e99c:	46b3      	mov	fp, r6
 800e99e:	9b08      	ldr	r3, [sp, #32]
 800e9a0:	b11b      	cbz	r3, 800e9aa <_vfiprintf_r+0x38e>
 800e9a2:	9908      	ldr	r1, [sp, #32]
 800e9a4:	4658      	mov	r0, fp
 800e9a6:	f7fe fbe7 	bl	800d178 <_free_r>
 800e9aa:	9b03      	ldr	r3, [sp, #12]
 800e9ac:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800e9b0:	9a03      	ldr	r2, [sp, #12]
 800e9b2:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800e9b4:	f012 0f01 	tst.w	r2, #1
 800e9b8:	b29a      	uxth	r2, r3
 800e9ba:	f000 809c 	beq.w	800eaf6 <_vfiprintf_r+0x4da>
 800e9be:	0650      	lsls	r0, r2, #25
 800e9c0:	f100 85c8 	bmi.w	800f554 <_vfiprintf_r+0xf38>
 800e9c4:	9805      	ldr	r0, [sp, #20]
 800e9c6:	b045      	add	sp, #276	; 0x114
 800e9c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9cc:	2900      	cmp	r1, #0
 800e9ce:	d0d8      	beq.n	800e982 <_vfiprintf_r+0x366>
 800e9d0:	2300      	movs	r3, #0
 800e9d2:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800e9d6:	2301      	movs	r3, #1
 800e9d8:	f88d 10ac 	strb.w	r1, [sp, #172]	; 0xac
 800e9dc:	9302      	str	r3, [sp, #8]
 800e9de:	9304      	str	r3, [sp, #16]
 800e9e0:	ac2b      	add	r4, sp, #172	; 0xac
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	9308      	str	r3, [sp, #32]
 800e9e6:	461f      	mov	r7, r3
 800e9e8:	f016 0302 	ands.w	r3, r6, #2
 800e9ec:	9309      	str	r3, [sp, #36]	; 0x24
 800e9ee:	d002      	beq.n	800e9f6 <_vfiprintf_r+0x3da>
 800e9f0:	9b02      	ldr	r3, [sp, #8]
 800e9f2:	3302      	adds	r3, #2
 800e9f4:	9302      	str	r3, [sp, #8]
 800e9f6:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 800e9fa:	930a      	str	r3, [sp, #40]	; 0x28
 800e9fc:	d105      	bne.n	800ea0a <_vfiprintf_r+0x3ee>
 800e9fe:	9b06      	ldr	r3, [sp, #24]
 800ea00:	9a02      	ldr	r2, [sp, #8]
 800ea02:	1a9d      	subs	r5, r3, r2
 800ea04:	2d00      	cmp	r5, #0
 800ea06:	f300 8294 	bgt.w	800ef32 <_vfiprintf_r+0x916>
 800ea0a:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800ea0e:	1c41      	adds	r1, r0, #1
 800ea10:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 800ea14:	b182      	cbz	r2, 800ea38 <_vfiprintf_r+0x41c>
 800ea16:	2201      	movs	r2, #1
 800ea18:	3301      	adds	r3, #1
 800ea1a:	f8c9 2004 	str.w	r2, [r9, #4]
 800ea1e:	2907      	cmp	r1, #7
 800ea20:	f10d 0243 	add.w	r2, sp, #67	; 0x43
 800ea24:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800ea28:	f8c9 2000 	str.w	r2, [r9]
 800ea2c:	f300 8264 	bgt.w	800eef8 <_vfiprintf_r+0x8dc>
 800ea30:	4608      	mov	r0, r1
 800ea32:	f109 0908 	add.w	r9, r9, #8
 800ea36:	3101      	adds	r1, #1
 800ea38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ea3a:	b1da      	cbz	r2, 800ea74 <_vfiprintf_r+0x458>
 800ea3c:	aa11      	add	r2, sp, #68	; 0x44
 800ea3e:	3302      	adds	r3, #2
 800ea40:	f8c9 2000 	str.w	r2, [r9]
 800ea44:	2907      	cmp	r1, #7
 800ea46:	f04f 0202 	mov.w	r2, #2
 800ea4a:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800ea4e:	f8c9 2004 	str.w	r2, [r9, #4]
 800ea52:	f340 8269 	ble.w	800ef28 <_vfiprintf_r+0x90c>
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	f000 8358 	beq.w	800f10c <_vfiprintf_r+0xaf0>
 800ea5c:	9903      	ldr	r1, [sp, #12]
 800ea5e:	aa18      	add	r2, sp, #96	; 0x60
 800ea60:	4658      	mov	r0, fp
 800ea62:	f7ff fd9f 	bl	800e5a4 <__sprint_r.part.0>
 800ea66:	2800      	cmp	r0, #0
 800ea68:	d199      	bne.n	800e99e <_vfiprintf_r+0x382>
 800ea6a:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800ea6e:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ea72:	1c41      	adds	r1, r0, #1
 800ea74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ea76:	2a80      	cmp	r2, #128	; 0x80
 800ea78:	f000 8182 	beq.w	800ed80 <_vfiprintf_r+0x764>
 800ea7c:	9a04      	ldr	r2, [sp, #16]
 800ea7e:	1abd      	subs	r5, r7, r2
 800ea80:	2d00      	cmp	r5, #0
 800ea82:	f300 81e0 	bgt.w	800ee46 <_vfiprintf_r+0x82a>
 800ea86:	9a04      	ldr	r2, [sp, #16]
 800ea88:	f8c9 4000 	str.w	r4, [r9]
 800ea8c:	4413      	add	r3, r2
 800ea8e:	2907      	cmp	r1, #7
 800ea90:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800ea94:	f8c9 2004 	str.w	r2, [r9, #4]
 800ea98:	f340 816c 	ble.w	800ed74 <_vfiprintf_r+0x758>
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	f000 829e 	beq.w	800efde <_vfiprintf_r+0x9c2>
 800eaa2:	9903      	ldr	r1, [sp, #12]
 800eaa4:	aa18      	add	r2, sp, #96	; 0x60
 800eaa6:	4658      	mov	r0, fp
 800eaa8:	f7ff fd7c 	bl	800e5a4 <__sprint_r.part.0>
 800eaac:	2800      	cmp	r0, #0
 800eaae:	f47f af76 	bne.w	800e99e <_vfiprintf_r+0x382>
 800eab2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800eab4:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800eab8:	0775      	lsls	r5, r6, #29
 800eaba:	d505      	bpl.n	800eac8 <_vfiprintf_r+0x4ac>
 800eabc:	9a06      	ldr	r2, [sp, #24]
 800eabe:	9902      	ldr	r1, [sp, #8]
 800eac0:	1a54      	subs	r4, r2, r1
 800eac2:	2c00      	cmp	r4, #0
 800eac4:	f300 8295 	bgt.w	800eff2 <_vfiprintf_r+0x9d6>
 800eac8:	e9dd 2105 	ldrd	r2, r1, [sp, #20]
 800eacc:	9802      	ldr	r0, [sp, #8]
 800eace:	4281      	cmp	r1, r0
 800ead0:	bfac      	ite	ge
 800ead2:	1852      	addge	r2, r2, r1
 800ead4:	1812      	addlt	r2, r2, r0
 800ead6:	9205      	str	r2, [sp, #20]
 800ead8:	2b00      	cmp	r3, #0
 800eada:	f040 81fe 	bne.w	800eeda <_vfiprintf_r+0x8be>
 800eade:	9908      	ldr	r1, [sp, #32]
 800eae0:	2300      	movs	r3, #0
 800eae2:	9319      	str	r3, [sp, #100]	; 0x64
 800eae4:	2900      	cmp	r1, #0
 800eae6:	f000 8148 	beq.w	800ed7a <_vfiprintf_r+0x75e>
 800eaea:	4658      	mov	r0, fp
 800eaec:	f7fe fb44 	bl	800d178 <_free_r>
 800eaf0:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800eaf4:	e5d6      	b.n	800e6a4 <_vfiprintf_r+0x88>
 800eaf6:	059c      	lsls	r4, r3, #22
 800eaf8:	f53f af61 	bmi.w	800e9be <_vfiprintf_r+0x3a2>
 800eafc:	9c03      	ldr	r4, [sp, #12]
 800eafe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eb00:	f7fd fac0 	bl	800c084 <__retarget_lock_release_recursive>
 800eb04:	89a2      	ldrh	r2, [r4, #12]
 800eb06:	e75a      	b.n	800e9be <_vfiprintf_r+0x3a2>
 800eb08:	06f0      	lsls	r0, r6, #27
 800eb0a:	9a07      	ldr	r2, [sp, #28]
 800eb0c:	f100 833e 	bmi.w	800f18c <_vfiprintf_r+0xb70>
 800eb10:	0671      	lsls	r1, r6, #25
 800eb12:	f140 8338 	bpl.w	800f186 <_vfiprintf_r+0xb6a>
 800eb16:	f932 3b04 	ldrsh.w	r3, [r2], #4
 800eb1a:	9207      	str	r2, [sp, #28]
 800eb1c:	17da      	asrs	r2, r3, #31
 800eb1e:	4611      	mov	r1, r2
 800eb20:	e684      	b.n	800e82c <_vfiprintf_r+0x210>
 800eb22:	f016 0310 	ands.w	r3, r6, #16
 800eb26:	9907      	ldr	r1, [sp, #28]
 800eb28:	f040 8328 	bne.w	800f17c <_vfiprintf_r+0xb60>
 800eb2c:	f016 0040 	ands.w	r0, r6, #64	; 0x40
 800eb30:	f000 8320 	beq.w	800f174 <_vfiprintf_r+0xb58>
 800eb34:	461a      	mov	r2, r3
 800eb36:	f851 3b04 	ldr.w	r3, [r1], #4
 800eb3a:	9107      	str	r1, [sp, #28]
 800eb3c:	b29b      	uxth	r3, r3
 800eb3e:	e6d3      	b.n	800e8e8 <_vfiprintf_r+0x2cc>
 800eb40:	9b07      	ldr	r3, [sp, #28]
 800eb42:	461a      	mov	r2, r3
 800eb44:	2300      	movs	r3, #0
 800eb46:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800eb4a:	4613      	mov	r3, r2
 800eb4c:	f853 4b04 	ldr.w	r4, [r3], #4
 800eb50:	9302      	str	r3, [sp, #8]
 800eb52:	2c00      	cmp	r4, #0
 800eb54:	f000 842d 	beq.w	800f3b2 <_vfiprintf_r+0xd96>
 800eb58:	2953      	cmp	r1, #83	; 0x53
 800eb5a:	f000 838a 	beq.w	800f272 <_vfiprintf_r+0xc56>
 800eb5e:	f016 0510 	ands.w	r5, r6, #16
 800eb62:	f040 8386 	bne.w	800f272 <_vfiprintf_r+0xc56>
 800eb66:	1c7b      	adds	r3, r7, #1
 800eb68:	f000 84cc 	beq.w	800f504 <_vfiprintf_r+0xee8>
 800eb6c:	463a      	mov	r2, r7
 800eb6e:	4629      	mov	r1, r5
 800eb70:	4620      	mov	r0, r4
 800eb72:	f7f1 fce5 	bl	8000540 <memchr>
 800eb76:	9008      	str	r0, [sp, #32]
 800eb78:	2800      	cmp	r0, #0
 800eb7a:	f000 84b8 	beq.w	800f4ee <_vfiprintf_r+0xed2>
 800eb7e:	1b03      	subs	r3, r0, r4
 800eb80:	9a02      	ldr	r2, [sp, #8]
 800eb82:	9304      	str	r3, [sp, #16]
 800eb84:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800eb88:	462f      	mov	r7, r5
 800eb8a:	9207      	str	r2, [sp, #28]
 800eb8c:	9302      	str	r3, [sp, #8]
 800eb8e:	9508      	str	r5, [sp, #32]
 800eb90:	e66d      	b.n	800e86e <_vfiprintf_r+0x252>
 800eb92:	2943      	cmp	r1, #67	; 0x43
 800eb94:	d002      	beq.n	800eb9c <_vfiprintf_r+0x580>
 800eb96:	06f5      	lsls	r5, r6, #27
 800eb98:	f140 8352 	bpl.w	800f240 <_vfiprintf_r+0xc24>
 800eb9c:	9d07      	ldr	r5, [sp, #28]
 800eb9e:	2208      	movs	r2, #8
 800eba0:	2100      	movs	r1, #0
 800eba2:	a816      	add	r0, sp, #88	; 0x58
 800eba4:	ac2b      	add	r4, sp, #172	; 0xac
 800eba6:	f7fa ffdb 	bl	8009b60 <memset>
 800ebaa:	ab16      	add	r3, sp, #88	; 0x58
 800ebac:	f855 2b04 	ldr.w	r2, [r5], #4
 800ebb0:	4621      	mov	r1, r4
 800ebb2:	4658      	mov	r0, fp
 800ebb4:	f7fe ffb8 	bl	800db28 <_wcrtomb_r>
 800ebb8:	4603      	mov	r3, r0
 800ebba:	3301      	adds	r3, #1
 800ebbc:	9004      	str	r0, [sp, #16]
 800ebbe:	f000 84ce 	beq.w	800f55e <_vfiprintf_r+0xf42>
 800ebc2:	9b04      	ldr	r3, [sp, #16]
 800ebc4:	9507      	str	r5, [sp, #28]
 800ebc6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ebca:	9302      	str	r3, [sp, #8]
 800ebcc:	2300      	movs	r3, #0
 800ebce:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800ebd2:	e706      	b.n	800e9e2 <_vfiprintf_r+0x3c6>
 800ebd4:	9b07      	ldr	r3, [sp, #28]
 800ebd6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ebda:	9206      	str	r2, [sp, #24]
 800ebdc:	2a00      	cmp	r2, #0
 800ebde:	f280 82bb 	bge.w	800f158 <_vfiprintf_r+0xb3c>
 800ebe2:	9a06      	ldr	r2, [sp, #24]
 800ebe4:	4252      	negs	r2, r2
 800ebe6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ebea:	f898 1000 	ldrb.w	r1, [r8]
 800ebee:	f046 0604 	orr.w	r6, r6, #4
 800ebf2:	e57f      	b.n	800e6f4 <_vfiprintf_r+0xd8>
 800ebf4:	f898 1000 	ldrb.w	r1, [r8]
 800ebf8:	f88d 4043 	strb.w	r4, [sp, #67]	; 0x43
 800ebfc:	e57a      	b.n	800e6f4 <_vfiprintf_r+0xd8>
 800ebfe:	f898 1000 	ldrb.w	r1, [r8]
 800ec02:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 800ec06:	e575      	b.n	800e6f4 <_vfiprintf_r+0xd8>
 800ec08:	4642      	mov	r2, r8
 800ec0a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800ec0e:	292a      	cmp	r1, #42	; 0x2a
 800ec10:	f000 84b0 	beq.w	800f574 <_vfiprintf_r+0xf58>
 800ec14:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800ec18:	2b09      	cmp	r3, #9
 800ec1a:	4690      	mov	r8, r2
 800ec1c:	f04f 0700 	mov.w	r7, #0
 800ec20:	f63f ad6a 	bhi.w	800e6f8 <_vfiprintf_r+0xdc>
 800ec24:	f818 1b01 	ldrb.w	r1, [r8], #1
 800ec28:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800ec2c:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 800ec30:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800ec34:	2b09      	cmp	r3, #9
 800ec36:	d9f5      	bls.n	800ec24 <_vfiprintf_r+0x608>
 800ec38:	e55e      	b.n	800e6f8 <_vfiprintf_r+0xdc>
 800ec3a:	f898 1000 	ldrb.w	r1, [r8]
 800ec3e:	f046 0601 	orr.w	r6, r6, #1
 800ec42:	e557      	b.n	800e6f4 <_vfiprintf_r+0xd8>
 800ec44:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	f47f add8 	bne.w	800e7fe <_vfiprintf_r+0x1e2>
 800ec4e:	2320      	movs	r3, #32
 800ec50:	f898 1000 	ldrb.w	r1, [r8]
 800ec54:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800ec58:	e54c      	b.n	800e6f4 <_vfiprintf_r+0xd8>
 800ec5a:	f898 1000 	ldrb.w	r1, [r8]
 800ec5e:	296c      	cmp	r1, #108	; 0x6c
 800ec60:	bf03      	ittte	eq
 800ec62:	f898 1001 	ldrbeq.w	r1, [r8, #1]
 800ec66:	f046 0620 	orreq.w	r6, r6, #32
 800ec6a:	f108 0801 	addeq.w	r8, r8, #1
 800ec6e:	f046 0610 	orrne.w	r6, r6, #16
 800ec72:	e53f      	b.n	800e6f4 <_vfiprintf_r+0xd8>
 800ec74:	f898 1000 	ldrb.w	r1, [r8]
 800ec78:	2968      	cmp	r1, #104	; 0x68
 800ec7a:	bf03      	ittte	eq
 800ec7c:	f898 1001 	ldrbeq.w	r1, [r8, #1]
 800ec80:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 800ec84:	f108 0801 	addeq.w	r8, r8, #1
 800ec88:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 800ec8c:	e532      	b.n	800e6f4 <_vfiprintf_r+0xd8>
 800ec8e:	f046 0310 	orr.w	r3, r6, #16
 800ec92:	9302      	str	r3, [sp, #8]
 800ec94:	9b02      	ldr	r3, [sp, #8]
 800ec96:	f013 0220 	ands.w	r2, r3, #32
 800ec9a:	f000 8225 	beq.w	800f0e8 <_vfiprintf_r+0xacc>
 800ec9e:	9b07      	ldr	r3, [sp, #28]
 800eca0:	3307      	adds	r3, #7
 800eca2:	f023 0307 	bic.w	r3, r3, #7
 800eca6:	4619      	mov	r1, r3
 800eca8:	685a      	ldr	r2, [r3, #4]
 800ecaa:	f851 3b08 	ldr.w	r3, [r1], #8
 800ecae:	9107      	str	r1, [sp, #28]
 800ecb0:	2101      	movs	r1, #1
 800ecb2:	e61d      	b.n	800e8f0 <_vfiprintf_r+0x2d4>
 800ecb4:	9a07      	ldr	r2, [sp, #28]
 800ecb6:	f046 0302 	orr.w	r3, r6, #2
 800ecba:	9302      	str	r3, [sp, #8]
 800ecbc:	f852 3b04 	ldr.w	r3, [r2], #4
 800ecc0:	9207      	str	r2, [sp, #28]
 800ecc2:	f647 0230 	movw	r2, #30768	; 0x7830
 800ecc6:	f8ad 2044 	strh.w	r2, [sp, #68]	; 0x44
 800ecca:	4aa1      	ldr	r2, [pc, #644]	; (800ef50 <_vfiprintf_r+0x934>)
 800eccc:	920b      	str	r2, [sp, #44]	; 0x2c
 800ecce:	2102      	movs	r1, #2
 800ecd0:	2200      	movs	r2, #0
 800ecd2:	e60d      	b.n	800e8f0 <_vfiprintf_r+0x2d4>
 800ecd4:	06b7      	lsls	r7, r6, #26
 800ecd6:	f100 8267 	bmi.w	800f1a8 <_vfiprintf_r+0xb8c>
 800ecda:	06f5      	lsls	r5, r6, #27
 800ecdc:	f100 8361 	bmi.w	800f3a2 <_vfiprintf_r+0xd86>
 800ece0:	0674      	lsls	r4, r6, #25
 800ece2:	f100 83ee 	bmi.w	800f4c2 <_vfiprintf_r+0xea6>
 800ece6:	05b0      	lsls	r0, r6, #22
 800ece8:	f140 835b 	bpl.w	800f3a2 <_vfiprintf_r+0xd86>
 800ecec:	9b07      	ldr	r3, [sp, #28]
 800ecee:	9905      	ldr	r1, [sp, #20]
 800ecf0:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecf4:	9307      	str	r3, [sp, #28]
 800ecf6:	7011      	strb	r1, [r2, #0]
 800ecf8:	e4d4      	b.n	800e6a4 <_vfiprintf_r+0x88>
 800ecfa:	9602      	str	r6, [sp, #8]
 800ecfc:	2901      	cmp	r1, #1
 800ecfe:	f43f ada2 	beq.w	800e846 <_vfiprintf_r+0x22a>
 800ed02:	2902      	cmp	r1, #2
 800ed04:	ac44      	add	r4, sp, #272	; 0x110
 800ed06:	d111      	bne.n	800ed2c <_vfiprintf_r+0x710>
 800ed08:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ed0a:	f003 010f 	and.w	r1, r3, #15
 800ed0e:	091b      	lsrs	r3, r3, #4
 800ed10:	5c41      	ldrb	r1, [r0, r1]
 800ed12:	f804 1d01 	strb.w	r1, [r4, #-1]!
 800ed16:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800ed1a:	0912      	lsrs	r2, r2, #4
 800ed1c:	ea53 0102 	orrs.w	r1, r3, r2
 800ed20:	d1f3      	bne.n	800ed0a <_vfiprintf_r+0x6ee>
 800ed22:	9e02      	ldr	r6, [sp, #8]
 800ed24:	ab44      	add	r3, sp, #272	; 0x110
 800ed26:	1b1b      	subs	r3, r3, r4
 800ed28:	9304      	str	r3, [sp, #16]
 800ed2a:	e599      	b.n	800e860 <_vfiprintf_r+0x244>
 800ed2c:	f003 0107 	and.w	r1, r3, #7
 800ed30:	08db      	lsrs	r3, r3, #3
 800ed32:	ea43 7342 	orr.w	r3, r3, r2, lsl #29
 800ed36:	08d2      	lsrs	r2, r2, #3
 800ed38:	3130      	adds	r1, #48	; 0x30
 800ed3a:	ea53 0502 	orrs.w	r5, r3, r2
 800ed3e:	4620      	mov	r0, r4
 800ed40:	f804 1d01 	strb.w	r1, [r4, #-1]!
 800ed44:	d1f2      	bne.n	800ed2c <_vfiprintf_r+0x710>
 800ed46:	9e02      	ldr	r6, [sp, #8]
 800ed48:	07f3      	lsls	r3, r6, #31
 800ed4a:	d5eb      	bpl.n	800ed24 <_vfiprintf_r+0x708>
 800ed4c:	2930      	cmp	r1, #48	; 0x30
 800ed4e:	d0e8      	beq.n	800ed22 <_vfiprintf_r+0x706>
 800ed50:	2330      	movs	r3, #48	; 0x30
 800ed52:	3802      	subs	r0, #2
 800ed54:	f804 3c01 	strb.w	r3, [r4, #-1]
 800ed58:	ab44      	add	r3, sp, #272	; 0x110
 800ed5a:	1a1b      	subs	r3, r3, r0
 800ed5c:	9e02      	ldr	r6, [sp, #8]
 800ed5e:	9304      	str	r3, [sp, #16]
 800ed60:	4604      	mov	r4, r0
 800ed62:	e57d      	b.n	800e860 <_vfiprintf_r+0x244>
 800ed64:	9b04      	ldr	r3, [sp, #16]
 800ed66:	941b      	str	r4, [sp, #108]	; 0x6c
 800ed68:	2201      	movs	r2, #1
 800ed6a:	931c      	str	r3, [sp, #112]	; 0x70
 800ed6c:	931a      	str	r3, [sp, #104]	; 0x68
 800ed6e:	9219      	str	r2, [sp, #100]	; 0x64
 800ed70:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ed74:	f109 0908 	add.w	r9, r9, #8
 800ed78:	e69e      	b.n	800eab8 <_vfiprintf_r+0x49c>
 800ed7a:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ed7e:	e491      	b.n	800e6a4 <_vfiprintf_r+0x88>
 800ed80:	9a06      	ldr	r2, [sp, #24]
 800ed82:	9d02      	ldr	r5, [sp, #8]
 800ed84:	1b55      	subs	r5, r2, r5
 800ed86:	2d00      	cmp	r5, #0
 800ed88:	f77f ae78 	ble.w	800ea7c <_vfiprintf_r+0x460>
 800ed8c:	2d10      	cmp	r5, #16
 800ed8e:	f340 83d3 	ble.w	800f538 <_vfiprintf_r+0xf1c>
 800ed92:	4619      	mov	r1, r3
 800ed94:	4643      	mov	r3, r8
 800ed96:	9409      	str	r4, [sp, #36]	; 0x24
 800ed98:	46b8      	mov	r8, r7
 800ed9a:	9c03      	ldr	r4, [sp, #12]
 800ed9c:	4637      	mov	r7, r6
 800ed9e:	465e      	mov	r6, fp
 800eda0:	469b      	mov	fp, r3
 800eda2:	e007      	b.n	800edb4 <_vfiprintf_r+0x798>
 800eda4:	f100 0c02 	add.w	ip, r0, #2
 800eda8:	f109 0908 	add.w	r9, r9, #8
 800edac:	4610      	mov	r0, r2
 800edae:	3d10      	subs	r5, #16
 800edb0:	2d10      	cmp	r5, #16
 800edb2:	dd1f      	ble.n	800edf4 <_vfiprintf_r+0x7d8>
 800edb4:	4b67      	ldr	r3, [pc, #412]	; (800ef54 <_vfiprintf_r+0x938>)
 800edb6:	f8c9 3000 	str.w	r3, [r9]
 800edba:	1c42      	adds	r2, r0, #1
 800edbc:	3110      	adds	r1, #16
 800edbe:	2310      	movs	r3, #16
 800edc0:	2a07      	cmp	r2, #7
 800edc2:	e9cd 2119 	strd	r2, r1, [sp, #100]	; 0x64
 800edc6:	f8c9 3004 	str.w	r3, [r9, #4]
 800edca:	ddeb      	ble.n	800eda4 <_vfiprintf_r+0x788>
 800edcc:	aa18      	add	r2, sp, #96	; 0x60
 800edce:	2900      	cmp	r1, #0
 800edd0:	f000 808c 	beq.w	800eeec <_vfiprintf_r+0x8d0>
 800edd4:	4621      	mov	r1, r4
 800edd6:	4630      	mov	r0, r6
 800edd8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800eddc:	f7ff fbe2 	bl	800e5a4 <__sprint_r.part.0>
 800ede0:	2800      	cmp	r0, #0
 800ede2:	f47f addb 	bne.w	800e99c <_vfiprintf_r+0x380>
 800ede6:	e9dd 0119 	ldrd	r0, r1, [sp, #100]	; 0x64
 800edea:	3d10      	subs	r5, #16
 800edec:	2d10      	cmp	r5, #16
 800edee:	f100 0c01 	add.w	ip, r0, #1
 800edf2:	dcdf      	bgt.n	800edb4 <_vfiprintf_r+0x798>
 800edf4:	465a      	mov	r2, fp
 800edf6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800edf8:	46b3      	mov	fp, r6
 800edfa:	460b      	mov	r3, r1
 800edfc:	463e      	mov	r6, r7
 800edfe:	4647      	mov	r7, r8
 800ee00:	4690      	mov	r8, r2
 800ee02:	4a54      	ldr	r2, [pc, #336]	; (800ef54 <_vfiprintf_r+0x938>)
 800ee04:	f8c9 5004 	str.w	r5, [r9, #4]
 800ee08:	442b      	add	r3, r5
 800ee0a:	f1bc 0f07 	cmp.w	ip, #7
 800ee0e:	e9cd c319 	strd	ip, r3, [sp, #100]	; 0x64
 800ee12:	f8c9 2000 	str.w	r2, [r9]
 800ee16:	f340 81a7 	ble.w	800f168 <_vfiprintf_r+0xb4c>
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	f000 832c 	beq.w	800f478 <_vfiprintf_r+0xe5c>
 800ee20:	9903      	ldr	r1, [sp, #12]
 800ee22:	aa18      	add	r2, sp, #96	; 0x60
 800ee24:	4658      	mov	r0, fp
 800ee26:	f7ff fbbd 	bl	800e5a4 <__sprint_r.part.0>
 800ee2a:	2800      	cmp	r0, #0
 800ee2c:	f47f adb7 	bne.w	800e99e <_vfiprintf_r+0x382>
 800ee30:	9a04      	ldr	r2, [sp, #16]
 800ee32:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800ee36:	1abd      	subs	r5, r7, r2
 800ee38:	2d00      	cmp	r5, #0
 800ee3a:	f100 0101 	add.w	r1, r0, #1
 800ee3e:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ee42:	f77f ae20 	ble.w	800ea86 <_vfiprintf_r+0x46a>
 800ee46:	2d10      	cmp	r5, #16
 800ee48:	dd32      	ble.n	800eeb0 <_vfiprintf_r+0x894>
 800ee4a:	4619      	mov	r1, r3
 800ee4c:	4643      	mov	r3, r8
 800ee4e:	9409      	str	r4, [sp, #36]	; 0x24
 800ee50:	46b0      	mov	r8, r6
 800ee52:	9c03      	ldr	r4, [sp, #12]
 800ee54:	465e      	mov	r6, fp
 800ee56:	2710      	movs	r7, #16
 800ee58:	469b      	mov	fp, r3
 800ee5a:	e007      	b.n	800ee6c <_vfiprintf_r+0x850>
 800ee5c:	f100 0c02 	add.w	ip, r0, #2
 800ee60:	f109 0908 	add.w	r9, r9, #8
 800ee64:	4610      	mov	r0, r2
 800ee66:	3d10      	subs	r5, #16
 800ee68:	2d10      	cmp	r5, #16
 800ee6a:	dd1a      	ble.n	800eea2 <_vfiprintf_r+0x886>
 800ee6c:	1c42      	adds	r2, r0, #1
 800ee6e:	4b39      	ldr	r3, [pc, #228]	; (800ef54 <_vfiprintf_r+0x938>)
 800ee70:	3110      	adds	r1, #16
 800ee72:	2a07      	cmp	r2, #7
 800ee74:	e9c9 3700 	strd	r3, r7, [r9]
 800ee78:	e9cd 2119 	strd	r2, r1, [sp, #100]	; 0x64
 800ee7c:	ddee      	ble.n	800ee5c <_vfiprintf_r+0x840>
 800ee7e:	aa18      	add	r2, sp, #96	; 0x60
 800ee80:	b329      	cbz	r1, 800eece <_vfiprintf_r+0x8b2>
 800ee82:	4621      	mov	r1, r4
 800ee84:	4630      	mov	r0, r6
 800ee86:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ee8a:	f7ff fb8b 	bl	800e5a4 <__sprint_r.part.0>
 800ee8e:	2800      	cmp	r0, #0
 800ee90:	f47f ad84 	bne.w	800e99c <_vfiprintf_r+0x380>
 800ee94:	e9dd 0119 	ldrd	r0, r1, [sp, #100]	; 0x64
 800ee98:	3d10      	subs	r5, #16
 800ee9a:	2d10      	cmp	r5, #16
 800ee9c:	f100 0c01 	add.w	ip, r0, #1
 800eea0:	dce4      	bgt.n	800ee6c <_vfiprintf_r+0x850>
 800eea2:	465a      	mov	r2, fp
 800eea4:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800eea6:	460b      	mov	r3, r1
 800eea8:	46b3      	mov	fp, r6
 800eeaa:	4661      	mov	r1, ip
 800eeac:	4646      	mov	r6, r8
 800eeae:	4690      	mov	r8, r2
 800eeb0:	4a28      	ldr	r2, [pc, #160]	; (800ef54 <_vfiprintf_r+0x938>)
 800eeb2:	f8c9 5004 	str.w	r5, [r9, #4]
 800eeb6:	442b      	add	r3, r5
 800eeb8:	2907      	cmp	r1, #7
 800eeba:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800eebe:	f8c9 2000 	str.w	r2, [r9]
 800eec2:	f300 80f3 	bgt.w	800f0ac <_vfiprintf_r+0xa90>
 800eec6:	f109 0908 	add.w	r9, r9, #8
 800eeca:	3101      	adds	r1, #1
 800eecc:	e5db      	b.n	800ea86 <_vfiprintf_r+0x46a>
 800eece:	f04f 0c01 	mov.w	ip, #1
 800eed2:	4608      	mov	r0, r1
 800eed4:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800eed8:	e7c5      	b.n	800ee66 <_vfiprintf_r+0x84a>
 800eeda:	9903      	ldr	r1, [sp, #12]
 800eedc:	aa18      	add	r2, sp, #96	; 0x60
 800eede:	4658      	mov	r0, fp
 800eee0:	f7ff fb60 	bl	800e5a4 <__sprint_r.part.0>
 800eee4:	2800      	cmp	r0, #0
 800eee6:	f43f adfa 	beq.w	800eade <_vfiprintf_r+0x4c2>
 800eeea:	e558      	b.n	800e99e <_vfiprintf_r+0x382>
 800eeec:	f04f 0c01 	mov.w	ip, #1
 800eef0:	4608      	mov	r0, r1
 800eef2:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800eef6:	e75a      	b.n	800edae <_vfiprintf_r+0x792>
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	f000 810c 	beq.w	800f116 <_vfiprintf_r+0xafa>
 800eefe:	9903      	ldr	r1, [sp, #12]
 800ef00:	aa18      	add	r2, sp, #96	; 0x60
 800ef02:	4658      	mov	r0, fp
 800ef04:	f7ff fb4e 	bl	800e5a4 <__sprint_r.part.0>
 800ef08:	2800      	cmp	r0, #0
 800ef0a:	f47f ad48 	bne.w	800e99e <_vfiprintf_r+0x382>
 800ef0e:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800ef12:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ef16:	1c41      	adds	r1, r0, #1
 800ef18:	e58e      	b.n	800ea38 <_vfiprintf_r+0x41c>
 800ef1a:	2302      	movs	r3, #2
 800ef1c:	aa11      	add	r2, sp, #68	; 0x44
 800ef1e:	931c      	str	r3, [sp, #112]	; 0x70
 800ef20:	921b      	str	r2, [sp, #108]	; 0x6c
 800ef22:	2101      	movs	r1, #1
 800ef24:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ef28:	4608      	mov	r0, r1
 800ef2a:	f109 0908 	add.w	r9, r9, #8
 800ef2e:	1c41      	adds	r1, r0, #1
 800ef30:	e5a0      	b.n	800ea74 <_vfiprintf_r+0x458>
 800ef32:	2d10      	cmp	r5, #16
 800ef34:	f340 82e2 	ble.w	800f4fc <_vfiprintf_r+0xee0>
 800ef38:	e9dd 1319 	ldrd	r1, r3, [sp, #100]	; 0x64
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	4643      	mov	r3, r8
 800ef40:	940f      	str	r4, [sp, #60]	; 0x3c
 800ef42:	46b8      	mov	r8, r7
 800ef44:	9c03      	ldr	r4, [sp, #12]
 800ef46:	4637      	mov	r7, r6
 800ef48:	465e      	mov	r6, fp
 800ef4a:	469b      	mov	fp, r3
 800ef4c:	e00c      	b.n	800ef68 <_vfiprintf_r+0x94c>
 800ef4e:	bf00      	nop
 800ef50:	0801064c 	.word	0x0801064c
 800ef54:	08010914 	.word	0x08010914
 800ef58:	f101 0c02 	add.w	ip, r1, #2
 800ef5c:	f109 0908 	add.w	r9, r9, #8
 800ef60:	4611      	mov	r1, r2
 800ef62:	3d10      	subs	r5, #16
 800ef64:	2d10      	cmp	r5, #16
 800ef66:	dd1d      	ble.n	800efa4 <_vfiprintf_r+0x988>
 800ef68:	4bb2      	ldr	r3, [pc, #712]	; (800f234 <_vfiprintf_r+0xc18>)
 800ef6a:	f8c9 3000 	str.w	r3, [r9]
 800ef6e:	1c4a      	adds	r2, r1, #1
 800ef70:	3010      	adds	r0, #16
 800ef72:	2310      	movs	r3, #16
 800ef74:	2a07      	cmp	r2, #7
 800ef76:	e9cd 2019 	strd	r2, r0, [sp, #100]	; 0x64
 800ef7a:	f8c9 3004 	str.w	r3, [r9, #4]
 800ef7e:	ddeb      	ble.n	800ef58 <_vfiprintf_r+0x93c>
 800ef80:	aa18      	add	r2, sp, #96	; 0x60
 800ef82:	b330      	cbz	r0, 800efd2 <_vfiprintf_r+0x9b6>
 800ef84:	4621      	mov	r1, r4
 800ef86:	4630      	mov	r0, r6
 800ef88:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ef8c:	f7ff fb0a 	bl	800e5a4 <__sprint_r.part.0>
 800ef90:	2800      	cmp	r0, #0
 800ef92:	f47f ad03 	bne.w	800e99c <_vfiprintf_r+0x380>
 800ef96:	e9dd 1019 	ldrd	r1, r0, [sp, #100]	; 0x64
 800ef9a:	3d10      	subs	r5, #16
 800ef9c:	2d10      	cmp	r5, #16
 800ef9e:	f101 0c01 	add.w	ip, r1, #1
 800efa2:	dce1      	bgt.n	800ef68 <_vfiprintf_r+0x94c>
 800efa4:	465a      	mov	r2, fp
 800efa6:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800efa8:	4603      	mov	r3, r0
 800efaa:	46b3      	mov	fp, r6
 800efac:	4660      	mov	r0, ip
 800efae:	463e      	mov	r6, r7
 800efb0:	4647      	mov	r7, r8
 800efb2:	4690      	mov	r8, r2
 800efb4:	4a9f      	ldr	r2, [pc, #636]	; (800f234 <_vfiprintf_r+0xc18>)
 800efb6:	f8c9 5004 	str.w	r5, [r9, #4]
 800efba:	442b      	add	r3, r5
 800efbc:	2807      	cmp	r0, #7
 800efbe:	e9cd 0319 	strd	r0, r3, [sp, #100]	; 0x64
 800efc2:	f8c9 2000 	str.w	r2, [r9]
 800efc6:	f300 80b6 	bgt.w	800f136 <_vfiprintf_r+0xb1a>
 800efca:	f109 0908 	add.w	r9, r9, #8
 800efce:	1c41      	adds	r1, r0, #1
 800efd0:	e51e      	b.n	800ea10 <_vfiprintf_r+0x3f4>
 800efd2:	4601      	mov	r1, r0
 800efd4:	f04f 0c01 	mov.w	ip, #1
 800efd8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800efdc:	e7c1      	b.n	800ef62 <_vfiprintf_r+0x946>
 800efde:	0776      	lsls	r6, r6, #29
 800efe0:	9319      	str	r3, [sp, #100]	; 0x64
 800efe2:	d54a      	bpl.n	800f07a <_vfiprintf_r+0xa5e>
 800efe4:	9a06      	ldr	r2, [sp, #24]
 800efe6:	9902      	ldr	r1, [sp, #8]
 800efe8:	1a54      	subs	r4, r2, r1
 800efea:	2c00      	cmp	r4, #0
 800efec:	dd45      	ble.n	800f07a <_vfiprintf_r+0xa5e>
 800efee:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800eff2:	2c10      	cmp	r4, #16
 800eff4:	f340 829d 	ble.w	800f532 <_vfiprintf_r+0xf16>
 800eff8:	9919      	ldr	r1, [sp, #100]	; 0x64
 800effa:	9e03      	ldr	r6, [sp, #12]
 800effc:	2510      	movs	r5, #16
 800effe:	e006      	b.n	800f00e <_vfiprintf_r+0x9f2>
 800f000:	1c88      	adds	r0, r1, #2
 800f002:	f109 0908 	add.w	r9, r9, #8
 800f006:	4611      	mov	r1, r2
 800f008:	3c10      	subs	r4, #16
 800f00a:	2c10      	cmp	r4, #16
 800f00c:	dd1a      	ble.n	800f044 <_vfiprintf_r+0xa28>
 800f00e:	1c4a      	adds	r2, r1, #1
 800f010:	4888      	ldr	r0, [pc, #544]	; (800f234 <_vfiprintf_r+0xc18>)
 800f012:	3310      	adds	r3, #16
 800f014:	2a07      	cmp	r2, #7
 800f016:	e9c9 0500 	strd	r0, r5, [r9]
 800f01a:	e9cd 2319 	strd	r2, r3, [sp, #100]	; 0x64
 800f01e:	ddef      	ble.n	800f000 <_vfiprintf_r+0x9e4>
 800f020:	aa18      	add	r2, sp, #96	; 0x60
 800f022:	b32b      	cbz	r3, 800f070 <_vfiprintf_r+0xa54>
 800f024:	4631      	mov	r1, r6
 800f026:	4658      	mov	r0, fp
 800f028:	f7ff fabc 	bl	800e5a4 <__sprint_r.part.0>
 800f02c:	2800      	cmp	r0, #0
 800f02e:	f47f acb6 	bne.w	800e99e <_vfiprintf_r+0x382>
 800f032:	e9dd 1319 	ldrd	r1, r3, [sp, #100]	; 0x64
 800f036:	3c10      	subs	r4, #16
 800f038:	2c10      	cmp	r4, #16
 800f03a:	f101 0001 	add.w	r0, r1, #1
 800f03e:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f042:	dce4      	bgt.n	800f00e <_vfiprintf_r+0x9f2>
 800f044:	4a7b      	ldr	r2, [pc, #492]	; (800f234 <_vfiprintf_r+0xc18>)
 800f046:	f8c9 4004 	str.w	r4, [r9, #4]
 800f04a:	4423      	add	r3, r4
 800f04c:	2807      	cmp	r0, #7
 800f04e:	e9cd 0319 	strd	r0, r3, [sp, #100]	; 0x64
 800f052:	f8c9 2000 	str.w	r2, [r9]
 800f056:	f77f ad37 	ble.w	800eac8 <_vfiprintf_r+0x4ac>
 800f05a:	b173      	cbz	r3, 800f07a <_vfiprintf_r+0xa5e>
 800f05c:	9903      	ldr	r1, [sp, #12]
 800f05e:	aa18      	add	r2, sp, #96	; 0x60
 800f060:	4658      	mov	r0, fp
 800f062:	f7ff fa9f 	bl	800e5a4 <__sprint_r.part.0>
 800f066:	2800      	cmp	r0, #0
 800f068:	f47f ac99 	bne.w	800e99e <_vfiprintf_r+0x382>
 800f06c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800f06e:	e52b      	b.n	800eac8 <_vfiprintf_r+0x4ac>
 800f070:	2001      	movs	r0, #1
 800f072:	4619      	mov	r1, r3
 800f074:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f078:	e7c6      	b.n	800f008 <_vfiprintf_r+0x9ec>
 800f07a:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 800f07e:	9902      	ldr	r1, [sp, #8]
 800f080:	428a      	cmp	r2, r1
 800f082:	bfac      	ite	ge
 800f084:	189b      	addge	r3, r3, r2
 800f086:	185b      	addlt	r3, r3, r1
 800f088:	9305      	str	r3, [sp, #20]
 800f08a:	e528      	b.n	800eade <_vfiprintf_r+0x4c2>
 800f08c:	9b03      	ldr	r3, [sp, #12]
 800f08e:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 800f092:	058f      	lsls	r7, r1, #22
 800f094:	b28a      	uxth	r2, r1
 800f096:	f53f aae0 	bmi.w	800e65a <_vfiprintf_r+0x3e>
 800f09a:	461d      	mov	r5, r3
 800f09c:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800f09e:	f7fc ffef 	bl	800c080 <__retarget_lock_acquire_recursive>
 800f0a2:	f9b5 100c 	ldrsh.w	r1, [r5, #12]
 800f0a6:	b28a      	uxth	r2, r1
 800f0a8:	f7ff bad7 	b.w	800e65a <_vfiprintf_r+0x3e>
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	f43f ae59 	beq.w	800ed64 <_vfiprintf_r+0x748>
 800f0b2:	9903      	ldr	r1, [sp, #12]
 800f0b4:	aa18      	add	r2, sp, #96	; 0x60
 800f0b6:	4658      	mov	r0, fp
 800f0b8:	f7ff fa74 	bl	800e5a4 <__sprint_r.part.0>
 800f0bc:	2800      	cmp	r0, #0
 800f0be:	f47f ac6e 	bne.w	800e99e <_vfiprintf_r+0x382>
 800f0c2:	9919      	ldr	r1, [sp, #100]	; 0x64
 800f0c4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800f0c6:	3101      	adds	r1, #1
 800f0c8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f0cc:	e4db      	b.n	800ea86 <_vfiprintf_r+0x46a>
 800f0ce:	9219      	str	r2, [sp, #100]	; 0x64
 800f0d0:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f0d4:	e44f      	b.n	800e976 <_vfiprintf_r+0x35a>
 800f0d6:	2f00      	cmp	r7, #0
 800f0d8:	f47f abba 	bne.w	800e850 <_vfiprintf_r+0x234>
 800f0dc:	9e02      	ldr	r6, [sp, #8]
 800f0de:	2700      	movs	r7, #0
 800f0e0:	9704      	str	r7, [sp, #16]
 800f0e2:	ac44      	add	r4, sp, #272	; 0x110
 800f0e4:	f7ff bbbc 	b.w	800e860 <_vfiprintf_r+0x244>
 800f0e8:	9b02      	ldr	r3, [sp, #8]
 800f0ea:	f013 0310 	ands.w	r3, r3, #16
 800f0ee:	d154      	bne.n	800f19a <_vfiprintf_r+0xb7e>
 800f0f0:	9a02      	ldr	r2, [sp, #8]
 800f0f2:	f012 0040 	ands.w	r0, r2, #64	; 0x40
 800f0f6:	f000 8167 	beq.w	800f3c8 <_vfiprintf_r+0xdac>
 800f0fa:	9907      	ldr	r1, [sp, #28]
 800f0fc:	461a      	mov	r2, r3
 800f0fe:	f851 3b04 	ldr.w	r3, [r1], #4
 800f102:	9107      	str	r1, [sp, #28]
 800f104:	b29b      	uxth	r3, r3
 800f106:	2101      	movs	r1, #1
 800f108:	f7ff bbf2 	b.w	800e8f0 <_vfiprintf_r+0x2d4>
 800f10c:	2101      	movs	r1, #1
 800f10e:	4618      	mov	r0, r3
 800f110:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f114:	e4ae      	b.n	800ea74 <_vfiprintf_r+0x458>
 800f116:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f118:	2a00      	cmp	r2, #0
 800f11a:	d15e      	bne.n	800f1da <_vfiprintf_r+0xbbe>
 800f11c:	4618      	mov	r0, r3
 800f11e:	2101      	movs	r1, #1
 800f120:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f124:	e4a6      	b.n	800ea74 <_vfiprintf_r+0x458>
 800f126:	425b      	negs	r3, r3
 800f128:	eb62 0242 	sbc.w	r2, r2, r2, lsl #1
 800f12c:	9602      	str	r6, [sp, #8]
 800f12e:	202d      	movs	r0, #45	; 0x2d
 800f130:	2101      	movs	r1, #1
 800f132:	f7ff bbde 	b.w	800e8f2 <_vfiprintf_r+0x2d6>
 800f136:	2b00      	cmp	r3, #0
 800f138:	f000 808d 	beq.w	800f256 <_vfiprintf_r+0xc3a>
 800f13c:	9903      	ldr	r1, [sp, #12]
 800f13e:	aa18      	add	r2, sp, #96	; 0x60
 800f140:	4658      	mov	r0, fp
 800f142:	f7ff fa2f 	bl	800e5a4 <__sprint_r.part.0>
 800f146:	2800      	cmp	r0, #0
 800f148:	f47f ac29 	bne.w	800e99e <_vfiprintf_r+0x382>
 800f14c:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800f150:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f154:	1c41      	adds	r1, r0, #1
 800f156:	e45b      	b.n	800ea10 <_vfiprintf_r+0x3f4>
 800f158:	f898 1000 	ldrb.w	r1, [r8]
 800f15c:	9307      	str	r3, [sp, #28]
 800f15e:	f7ff bac9 	b.w	800e6f4 <_vfiprintf_r+0xd8>
 800f162:	ac44      	add	r4, sp, #272	; 0x110
 800f164:	f7ff bb7c 	b.w	800e860 <_vfiprintf_r+0x244>
 800f168:	f109 0908 	add.w	r9, r9, #8
 800f16c:	f10c 0101 	add.w	r1, ip, #1
 800f170:	4660      	mov	r0, ip
 800f172:	e483      	b.n	800ea7c <_vfiprintf_r+0x460>
 800f174:	f416 7200 	ands.w	r2, r6, #512	; 0x200
 800f178:	f040 8191 	bne.w	800f49e <_vfiprintf_r+0xe82>
 800f17c:	f851 3b04 	ldr.w	r3, [r1], #4
 800f180:	9107      	str	r1, [sp, #28]
 800f182:	f7ff bbb1 	b.w	800e8e8 <_vfiprintf_r+0x2cc>
 800f186:	05b3      	lsls	r3, r6, #22
 800f188:	f100 8182 	bmi.w	800f490 <_vfiprintf_r+0xe74>
 800f18c:	f852 3b04 	ldr.w	r3, [r2], #4
 800f190:	9207      	str	r2, [sp, #28]
 800f192:	17da      	asrs	r2, r3, #31
 800f194:	4611      	mov	r1, r2
 800f196:	f7ff bb49 	b.w	800e82c <_vfiprintf_r+0x210>
 800f19a:	9907      	ldr	r1, [sp, #28]
 800f19c:	f851 3b04 	ldr.w	r3, [r1], #4
 800f1a0:	9107      	str	r1, [sp, #28]
 800f1a2:	2101      	movs	r1, #1
 800f1a4:	f7ff bba4 	b.w	800e8f0 <_vfiprintf_r+0x2d4>
 800f1a8:	9b07      	ldr	r3, [sp, #28]
 800f1aa:	9805      	ldr	r0, [sp, #20]
 800f1ac:	f853 1b04 	ldr.w	r1, [r3], #4
 800f1b0:	9307      	str	r3, [sp, #28]
 800f1b2:	17c2      	asrs	r2, r0, #31
 800f1b4:	e9c1 0200 	strd	r0, r2, [r1]
 800f1b8:	f7ff ba74 	b.w	800e6a4 <_vfiprintf_r+0x88>
 800f1bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	f43f ab1d 	beq.w	800e7fe <_vfiprintf_r+0x1e2>
 800f1c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f1c6:	781b      	ldrb	r3, [r3, #0]
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	f43f ab18 	beq.w	800e7fe <_vfiprintf_r+0x1e2>
 800f1ce:	f898 1000 	ldrb.w	r1, [r8]
 800f1d2:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 800f1d6:	f7ff ba8d 	b.w	800e6f4 <_vfiprintf_r+0xd8>
 800f1da:	2302      	movs	r3, #2
 800f1dc:	aa11      	add	r2, sp, #68	; 0x44
 800f1de:	931c      	str	r3, [sp, #112]	; 0x70
 800f1e0:	921b      	str	r2, [sp, #108]	; 0x6c
 800f1e2:	2001      	movs	r0, #1
 800f1e4:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f1e8:	e69f      	b.n	800ef2a <_vfiprintf_r+0x90e>
 800f1ea:	9602      	str	r6, [sp, #8]
 800f1ec:	e552      	b.n	800ec94 <_vfiprintf_r+0x678>
 800f1ee:	4b12      	ldr	r3, [pc, #72]	; (800f238 <_vfiprintf_r+0xc1c>)
 800f1f0:	930b      	str	r3, [sp, #44]	; 0x2c
 800f1f2:	f016 0220 	ands.w	r2, r6, #32
 800f1f6:	d05f      	beq.n	800f2b8 <_vfiprintf_r+0xc9c>
 800f1f8:	9b07      	ldr	r3, [sp, #28]
 800f1fa:	3307      	adds	r3, #7
 800f1fc:	f023 0307 	bic.w	r3, r3, #7
 800f200:	4618      	mov	r0, r3
 800f202:	685a      	ldr	r2, [r3, #4]
 800f204:	f850 3b08 	ldr.w	r3, [r0], #8
 800f208:	9007      	str	r0, [sp, #28]
 800f20a:	07f4      	lsls	r4, r6, #31
 800f20c:	d509      	bpl.n	800f222 <_vfiprintf_r+0xc06>
 800f20e:	ea53 0002 	orrs.w	r0, r3, r2
 800f212:	d006      	beq.n	800f222 <_vfiprintf_r+0xc06>
 800f214:	f88d 1045 	strb.w	r1, [sp, #69]	; 0x45
 800f218:	2130      	movs	r1, #48	; 0x30
 800f21a:	f046 0602 	orr.w	r6, r6, #2
 800f21e:	f88d 1044 	strb.w	r1, [sp, #68]	; 0x44
 800f222:	f426 6180 	bic.w	r1, r6, #1024	; 0x400
 800f226:	9102      	str	r1, [sp, #8]
 800f228:	2102      	movs	r1, #2
 800f22a:	f7ff bb61 	b.w	800e8f0 <_vfiprintf_r+0x2d4>
 800f22e:	4b03      	ldr	r3, [pc, #12]	; (800f23c <_vfiprintf_r+0xc20>)
 800f230:	930b      	str	r3, [sp, #44]	; 0x2c
 800f232:	e7de      	b.n	800f1f2 <_vfiprintf_r+0xbd6>
 800f234:	08010904 	.word	0x08010904
 800f238:	0801064c 	.word	0x0801064c
 800f23c:	08010660 	.word	0x08010660
 800f240:	9b07      	ldr	r3, [sp, #28]
 800f242:	2101      	movs	r1, #1
 800f244:	f853 2b04 	ldr.w	r2, [r3], #4
 800f248:	9102      	str	r1, [sp, #8]
 800f24a:	f88d 20ac 	strb.w	r2, [sp, #172]	; 0xac
 800f24e:	9307      	str	r3, [sp, #28]
 800f250:	9104      	str	r1, [sp, #16]
 800f252:	ac2b      	add	r4, sp, #172	; 0xac
 800f254:	e4ba      	b.n	800ebcc <_vfiprintf_r+0x5b0>
 800f256:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 800f25a:	2a00      	cmp	r2, #0
 800f25c:	f040 8126 	bne.w	800f4ac <_vfiprintf_r+0xe90>
 800f260:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f262:	2a00      	cmp	r2, #0
 800f264:	f47f ae59 	bne.w	800ef1a <_vfiprintf_r+0x8fe>
 800f268:	4618      	mov	r0, r3
 800f26a:	2101      	movs	r1, #1
 800f26c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f270:	e404      	b.n	800ea7c <_vfiprintf_r+0x460>
 800f272:	2100      	movs	r1, #0
 800f274:	2208      	movs	r2, #8
 800f276:	a816      	add	r0, sp, #88	; 0x58
 800f278:	9413      	str	r4, [sp, #76]	; 0x4c
 800f27a:	f7fa fc71 	bl	8009b60 <memset>
 800f27e:	1c79      	adds	r1, r7, #1
 800f280:	f000 80b2 	beq.w	800f3e8 <_vfiprintf_r+0xdcc>
 800f284:	2500      	movs	r5, #0
 800f286:	9407      	str	r4, [sp, #28]
 800f288:	462c      	mov	r4, r5
 800f28a:	e00c      	b.n	800f2a6 <_vfiprintf_r+0xc8a>
 800f28c:	a92b      	add	r1, sp, #172	; 0xac
 800f28e:	4658      	mov	r0, fp
 800f290:	f7fe fc4a 	bl	800db28 <_wcrtomb_r>
 800f294:	1c42      	adds	r2, r0, #1
 800f296:	4420      	add	r0, r4
 800f298:	f000 8161 	beq.w	800f55e <_vfiprintf_r+0xf42>
 800f29c:	42b8      	cmp	r0, r7
 800f29e:	dc08      	bgt.n	800f2b2 <_vfiprintf_r+0xc96>
 800f2a0:	f000 8165 	beq.w	800f56e <_vfiprintf_r+0xf52>
 800f2a4:	4604      	mov	r4, r0
 800f2a6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f2a8:	5952      	ldr	r2, [r2, r5]
 800f2aa:	ab16      	add	r3, sp, #88	; 0x58
 800f2ac:	3504      	adds	r5, #4
 800f2ae:	2a00      	cmp	r2, #0
 800f2b0:	d1ec      	bne.n	800f28c <_vfiprintf_r+0xc70>
 800f2b2:	9404      	str	r4, [sp, #16]
 800f2b4:	9c07      	ldr	r4, [sp, #28]
 800f2b6:	e0a5      	b.n	800f404 <_vfiprintf_r+0xde8>
 800f2b8:	f016 0310 	ands.w	r3, r6, #16
 800f2bc:	9807      	ldr	r0, [sp, #28]
 800f2be:	d10c      	bne.n	800f2da <_vfiprintf_r+0xcbe>
 800f2c0:	f016 0440 	ands.w	r4, r6, #64	; 0x40
 800f2c4:	d005      	beq.n	800f2d2 <_vfiprintf_r+0xcb6>
 800f2c6:	461a      	mov	r2, r3
 800f2c8:	f850 3b04 	ldr.w	r3, [r0], #4
 800f2cc:	9007      	str	r0, [sp, #28]
 800f2ce:	b29b      	uxth	r3, r3
 800f2d0:	e79b      	b.n	800f20a <_vfiprintf_r+0xbee>
 800f2d2:	f416 7200 	ands.w	r2, r6, #512	; 0x200
 800f2d6:	f040 80d5 	bne.w	800f484 <_vfiprintf_r+0xe68>
 800f2da:	f850 3b04 	ldr.w	r3, [r0], #4
 800f2de:	9007      	str	r0, [sp, #28]
 800f2e0:	e793      	b.n	800f20a <_vfiprintf_r+0xbee>
 800f2e2:	9902      	ldr	r1, [sp, #8]
 800f2e4:	f8cd 8020 	str.w	r8, [sp, #32]
 800f2e8:	f401 6680 	and.w	r6, r1, #1024	; 0x400
 800f2ec:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800f2f0:	9704      	str	r7, [sp, #16]
 800f2f2:	f04f 0c00 	mov.w	ip, #0
 800f2f6:	ac44      	add	r4, sp, #272	; 0x110
 800f2f8:	e005      	b.n	800f306 <_vfiprintf_r+0xcea>
 800f2fa:	2b0a      	cmp	r3, #10
 800f2fc:	f172 0200 	sbcs.w	r2, r2, #0
 800f300:	d336      	bcc.n	800f370 <_vfiprintf_r+0xd54>
 800f302:	463b      	mov	r3, r7
 800f304:	462a      	mov	r2, r5
 800f306:	f8df e290 	ldr.w	lr, [pc, #656]	; 800f598 <_vfiprintf_r+0xf7c>
 800f30a:	1899      	adds	r1, r3, r2
 800f30c:	f141 0100 	adc.w	r1, r1, #0
 800f310:	fbae 0501 	umull	r0, r5, lr, r1
 800f314:	f025 0003 	bic.w	r0, r5, #3
 800f318:	eb00 0095 	add.w	r0, r0, r5, lsr #2
 800f31c:	1a09      	subs	r1, r1, r0
 800f31e:	1a58      	subs	r0, r3, r1
 800f320:	f04f 35cc 	mov.w	r5, #3435973836	; 0xcccccccc
 800f324:	f162 0700 	sbc.w	r7, r2, #0
 800f328:	fb05 f500 	mul.w	r5, r5, r0
 800f32c:	fb0e 5507 	mla	r5, lr, r7, r5
 800f330:	fba0 700e 	umull	r7, r0, r0, lr
 800f334:	4405      	add	r5, r0
 800f336:	f007 0e01 	and.w	lr, r7, #1
 800f33a:	2005      	movs	r0, #5
 800f33c:	fbae 0e00 	umull	r0, lr, lr, r0
 800f340:	1840      	adds	r0, r0, r1
 800f342:	087f      	lsrs	r7, r7, #1
 800f344:	3030      	adds	r0, #48	; 0x30
 800f346:	f804 0c01 	strb.w	r0, [r4, #-1]
 800f34a:	ea47 77c5 	orr.w	r7, r7, r5, lsl #31
 800f34e:	f10c 0c01 	add.w	ip, ip, #1
 800f352:	3c01      	subs	r4, #1
 800f354:	086d      	lsrs	r5, r5, #1
 800f356:	2e00      	cmp	r6, #0
 800f358:	d0cf      	beq.n	800f2fa <_vfiprintf_r+0xcde>
 800f35a:	f898 1000 	ldrb.w	r1, [r8]
 800f35e:	4561      	cmp	r1, ip
 800f360:	d1cb      	bne.n	800f2fa <_vfiprintf_r+0xcde>
 800f362:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 800f366:	d0c8      	beq.n	800f2fa <_vfiprintf_r+0xcde>
 800f368:	2b0a      	cmp	r3, #10
 800f36a:	f172 0200 	sbcs.w	r2, r2, #0
 800f36e:	d26c      	bcs.n	800f44a <_vfiprintf_r+0xe2e>
 800f370:	ab44      	add	r3, sp, #272	; 0x110
 800f372:	1b1b      	subs	r3, r3, r4
 800f374:	9f04      	ldr	r7, [sp, #16]
 800f376:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800f37a:	9e02      	ldr	r6, [sp, #8]
 800f37c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f380:	9304      	str	r3, [sp, #16]
 800f382:	f7ff ba6d 	b.w	800e860 <_vfiprintf_r+0x244>
 800f386:	9602      	str	r6, [sp, #8]
 800f388:	f7ff ba5d 	b.w	800e846 <_vfiprintf_r+0x22a>
 800f38c:	4658      	mov	r0, fp
 800f38e:	f7fc fda3 	bl	800bed8 <__sinit>
 800f392:	f7ff b95a 	b.w	800e64a <_vfiprintf_r+0x2e>
 800f396:	2901      	cmp	r1, #1
 800f398:	9602      	str	r6, [sp, #8]
 800f39a:	f47f acb2 	bne.w	800ed02 <_vfiprintf_r+0x6e6>
 800f39e:	f7ff ba57 	b.w	800e850 <_vfiprintf_r+0x234>
 800f3a2:	9b07      	ldr	r3, [sp, #28]
 800f3a4:	9905      	ldr	r1, [sp, #20]
 800f3a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3aa:	6011      	str	r1, [r2, #0]
 800f3ac:	9307      	str	r3, [sp, #28]
 800f3ae:	f7ff b979 	b.w	800e6a4 <_vfiprintf_r+0x88>
 800f3b2:	2f06      	cmp	r7, #6
 800f3b4:	463b      	mov	r3, r7
 800f3b6:	9a02      	ldr	r2, [sp, #8]
 800f3b8:	4c78      	ldr	r4, [pc, #480]	; (800f59c <_vfiprintf_r+0xf80>)
 800f3ba:	9207      	str	r2, [sp, #28]
 800f3bc:	bf28      	it	cs
 800f3be:	2306      	movcs	r3, #6
 800f3c0:	9304      	str	r3, [sp, #16]
 800f3c2:	9302      	str	r3, [sp, #8]
 800f3c4:	f7ff bb0d 	b.w	800e9e2 <_vfiprintf_r+0x3c6>
 800f3c8:	9b02      	ldr	r3, [sp, #8]
 800f3ca:	9907      	ldr	r1, [sp, #28]
 800f3cc:	f413 7200 	ands.w	r2, r3, #512	; 0x200
 800f3d0:	bf14      	ite	ne
 800f3d2:	f851 3b04 	ldrne.w	r3, [r1], #4
 800f3d6:	f851 3b04 	ldreq.w	r3, [r1], #4
 800f3da:	9107      	str	r1, [sp, #28]
 800f3dc:	bf1c      	itt	ne
 800f3de:	4602      	movne	r2, r0
 800f3e0:	b2db      	uxtbne	r3, r3
 800f3e2:	2101      	movs	r1, #1
 800f3e4:	f7ff ba84 	b.w	800e8f0 <_vfiprintf_r+0x2d4>
 800f3e8:	ab16      	add	r3, sp, #88	; 0x58
 800f3ea:	9300      	str	r3, [sp, #0]
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	4619      	mov	r1, r3
 800f3f0:	aa13      	add	r2, sp, #76	; 0x4c
 800f3f2:	4658      	mov	r0, fp
 800f3f4:	f7fe fbbe 	bl	800db74 <_wcsrtombs_r>
 800f3f8:	4603      	mov	r3, r0
 800f3fa:	3301      	adds	r3, #1
 800f3fc:	9004      	str	r0, [sp, #16]
 800f3fe:	f000 80ae 	beq.w	800f55e <_vfiprintf_r+0xf42>
 800f402:	9413      	str	r4, [sp, #76]	; 0x4c
 800f404:	9b04      	ldr	r3, [sp, #16]
 800f406:	b37b      	cbz	r3, 800f468 <_vfiprintf_r+0xe4c>
 800f408:	2b63      	cmp	r3, #99	; 0x63
 800f40a:	dc62      	bgt.n	800f4d2 <_vfiprintf_r+0xeb6>
 800f40c:	2300      	movs	r3, #0
 800f40e:	9308      	str	r3, [sp, #32]
 800f410:	ac2b      	add	r4, sp, #172	; 0xac
 800f412:	2208      	movs	r2, #8
 800f414:	2100      	movs	r1, #0
 800f416:	a816      	add	r0, sp, #88	; 0x58
 800f418:	f7fa fba2 	bl	8009b60 <memset>
 800f41c:	9d04      	ldr	r5, [sp, #16]
 800f41e:	ab16      	add	r3, sp, #88	; 0x58
 800f420:	9300      	str	r3, [sp, #0]
 800f422:	aa13      	add	r2, sp, #76	; 0x4c
 800f424:	462b      	mov	r3, r5
 800f426:	4621      	mov	r1, r4
 800f428:	4658      	mov	r0, fp
 800f42a:	f7fe fba3 	bl	800db74 <_wcsrtombs_r>
 800f42e:	4285      	cmp	r5, r0
 800f430:	f040 80ab 	bne.w	800f58a <_vfiprintf_r+0xf6e>
 800f434:	9b02      	ldr	r3, [sp, #8]
 800f436:	9a04      	ldr	r2, [sp, #16]
 800f438:	9307      	str	r3, [sp, #28]
 800f43a:	2300      	movs	r3, #0
 800f43c:	54a3      	strb	r3, [r4, r2]
 800f43e:	461f      	mov	r7, r3
 800f440:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f444:	9302      	str	r3, [sp, #8]
 800f446:	f7ff ba12 	b.w	800e86e <_vfiprintf_r+0x252>
 800f44a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f44c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f44e:	1ae4      	subs	r4, r4, r3
 800f450:	461a      	mov	r2, r3
 800f452:	4620      	mov	r0, r4
 800f454:	f7fc fdd4 	bl	800c000 <strncpy>
 800f458:	f898 3001 	ldrb.w	r3, [r8, #1]
 800f45c:	b10b      	cbz	r3, 800f462 <_vfiprintf_r+0xe46>
 800f45e:	f108 0801 	add.w	r8, r8, #1
 800f462:	f04f 0c00 	mov.w	ip, #0
 800f466:	e74c      	b.n	800f302 <_vfiprintf_r+0xce6>
 800f468:	9b02      	ldr	r3, [sp, #8]
 800f46a:	9307      	str	r3, [sp, #28]
 800f46c:	9b04      	ldr	r3, [sp, #16]
 800f46e:	9302      	str	r3, [sp, #8]
 800f470:	461f      	mov	r7, r3
 800f472:	9308      	str	r3, [sp, #32]
 800f474:	f7ff b9fb 	b.w	800e86e <_vfiprintf_r+0x252>
 800f478:	2101      	movs	r1, #1
 800f47a:	4618      	mov	r0, r3
 800f47c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f480:	f7ff bafc 	b.w	800ea7c <_vfiprintf_r+0x460>
 800f484:	f850 3b04 	ldr.w	r3, [r0], #4
 800f488:	9007      	str	r0, [sp, #28]
 800f48a:	4622      	mov	r2, r4
 800f48c:	b2db      	uxtb	r3, r3
 800f48e:	e6bc      	b.n	800f20a <_vfiprintf_r+0xbee>
 800f490:	f912 3b04 	ldrsb.w	r3, [r2], #4
 800f494:	9207      	str	r2, [sp, #28]
 800f496:	17da      	asrs	r2, r3, #31
 800f498:	4611      	mov	r1, r2
 800f49a:	f7ff b9c7 	b.w	800e82c <_vfiprintf_r+0x210>
 800f49e:	f851 3b04 	ldr.w	r3, [r1], #4
 800f4a2:	9107      	str	r1, [sp, #28]
 800f4a4:	4602      	mov	r2, r0
 800f4a6:	b2db      	uxtb	r3, r3
 800f4a8:	f7ff ba1e 	b.w	800e8e8 <_vfiprintf_r+0x2cc>
 800f4ac:	2301      	movs	r3, #1
 800f4ae:	931c      	str	r3, [sp, #112]	; 0x70
 800f4b0:	2101      	movs	r1, #1
 800f4b2:	f10d 0343 	add.w	r3, sp, #67	; 0x43
 800f4b6:	931b      	str	r3, [sp, #108]	; 0x6c
 800f4b8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f4bc:	460b      	mov	r3, r1
 800f4be:	f7ff bab7 	b.w	800ea30 <_vfiprintf_r+0x414>
 800f4c2:	9b07      	ldr	r3, [sp, #28]
 800f4c4:	9905      	ldr	r1, [sp, #20]
 800f4c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4ca:	9307      	str	r3, [sp, #28]
 800f4cc:	8011      	strh	r1, [r2, #0]
 800f4ce:	f7ff b8e9 	b.w	800e6a4 <_vfiprintf_r+0x88>
 800f4d2:	1c59      	adds	r1, r3, #1
 800f4d4:	4658      	mov	r0, fp
 800f4d6:	f7fa fbdb 	bl	8009c90 <_malloc_r>
 800f4da:	4604      	mov	r4, r0
 800f4dc:	2800      	cmp	r0, #0
 800f4de:	d03e      	beq.n	800f55e <_vfiprintf_r+0xf42>
 800f4e0:	9008      	str	r0, [sp, #32]
 800f4e2:	e796      	b.n	800f412 <_vfiprintf_r+0xdf6>
 800f4e4:	6d88      	ldr	r0, [r1, #88]	; 0x58
 800f4e6:	f7fc fdcd 	bl	800c084 <__retarget_lock_release_recursive>
 800f4ea:	f7ff b9e3 	b.w	800e8b4 <_vfiprintf_r+0x298>
 800f4ee:	9b02      	ldr	r3, [sp, #8]
 800f4f0:	9704      	str	r7, [sp, #16]
 800f4f2:	9702      	str	r7, [sp, #8]
 800f4f4:	9307      	str	r3, [sp, #28]
 800f4f6:	9f08      	ldr	r7, [sp, #32]
 800f4f8:	f7ff b9b9 	b.w	800e86e <_vfiprintf_r+0x252>
 800f4fc:	9819      	ldr	r0, [sp, #100]	; 0x64
 800f4fe:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800f500:	3001      	adds	r0, #1
 800f502:	e557      	b.n	800efb4 <_vfiprintf_r+0x998>
 800f504:	9b02      	ldr	r3, [sp, #8]
 800f506:	9307      	str	r3, [sp, #28]
 800f508:	4620      	mov	r0, r4
 800f50a:	f7f1 f879 	bl	8000600 <strlen>
 800f50e:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800f512:	462f      	mov	r7, r5
 800f514:	9004      	str	r0, [sp, #16]
 800f516:	9302      	str	r3, [sp, #8]
 800f518:	9508      	str	r5, [sp, #32]
 800f51a:	f7ff b9a8 	b.w	800e86e <_vfiprintf_r+0x252>
 800f51e:	9903      	ldr	r1, [sp, #12]
 800f520:	aa18      	add	r2, sp, #96	; 0x60
 800f522:	4658      	mov	r0, fp
 800f524:	f7ff f83e 	bl	800e5a4 <__sprint_r.part.0>
 800f528:	2800      	cmp	r0, #0
 800f52a:	f43f aa2e 	beq.w	800e98a <_vfiprintf_r+0x36e>
 800f52e:	f7ff ba3c 	b.w	800e9aa <_vfiprintf_r+0x38e>
 800f532:	9819      	ldr	r0, [sp, #100]	; 0x64
 800f534:	3001      	adds	r0, #1
 800f536:	e585      	b.n	800f044 <_vfiprintf_r+0xa28>
 800f538:	468c      	mov	ip, r1
 800f53a:	e462      	b.n	800ee02 <_vfiprintf_r+0x7e6>
 800f53c:	9b03      	ldr	r3, [sp, #12]
 800f53e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f540:	07d9      	lsls	r1, r3, #31
 800f542:	d407      	bmi.n	800f554 <_vfiprintf_r+0xf38>
 800f544:	9b03      	ldr	r3, [sp, #12]
 800f546:	899b      	ldrh	r3, [r3, #12]
 800f548:	059a      	lsls	r2, r3, #22
 800f54a:	d403      	bmi.n	800f554 <_vfiprintf_r+0xf38>
 800f54c:	9b03      	ldr	r3, [sp, #12]
 800f54e:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800f550:	f7fc fd98 	bl	800c084 <__retarget_lock_release_recursive>
 800f554:	f04f 33ff 	mov.w	r3, #4294967295
 800f558:	9305      	str	r3, [sp, #20]
 800f55a:	f7ff ba33 	b.w	800e9c4 <_vfiprintf_r+0x3a8>
 800f55e:	9a03      	ldr	r2, [sp, #12]
 800f560:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800f564:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f568:	8193      	strh	r3, [r2, #12]
 800f56a:	f7ff ba21 	b.w	800e9b0 <_vfiprintf_r+0x394>
 800f56e:	9c07      	ldr	r4, [sp, #28]
 800f570:	9704      	str	r7, [sp, #16]
 800f572:	e747      	b.n	800f404 <_vfiprintf_r+0xde8>
 800f574:	9b07      	ldr	r3, [sp, #28]
 800f576:	f898 1001 	ldrb.w	r1, [r8, #1]
 800f57a:	f853 7b04 	ldr.w	r7, [r3], #4
 800f57e:	9307      	str	r3, [sp, #28]
 800f580:	4690      	mov	r8, r2
 800f582:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
 800f586:	f7ff b8b5 	b.w	800e6f4 <_vfiprintf_r+0xd8>
 800f58a:	9a03      	ldr	r2, [sp, #12]
 800f58c:	8993      	ldrh	r3, [r2, #12]
 800f58e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f592:	8193      	strh	r3, [r2, #12]
 800f594:	f7ff ba03 	b.w	800e99e <_vfiprintf_r+0x382>
 800f598:	cccccccd 	.word	0xcccccccd
 800f59c:	08010674 	.word	0x08010674

0800f5a0 <__sbprintf>:
 800f5a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f5a2:	461f      	mov	r7, r3
 800f5a4:	898b      	ldrh	r3, [r1, #12]
 800f5a6:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800f5aa:	f023 0302 	bic.w	r3, r3, #2
 800f5ae:	f8ad 300c 	strh.w	r3, [sp, #12]
 800f5b2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800f5b4:	9319      	str	r3, [sp, #100]	; 0x64
 800f5b6:	89cb      	ldrh	r3, [r1, #14]
 800f5b8:	f8ad 300e 	strh.w	r3, [sp, #14]
 800f5bc:	69cb      	ldr	r3, [r1, #28]
 800f5be:	9307      	str	r3, [sp, #28]
 800f5c0:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800f5c2:	9309      	str	r3, [sp, #36]	; 0x24
 800f5c4:	ab1a      	add	r3, sp, #104	; 0x68
 800f5c6:	9300      	str	r3, [sp, #0]
 800f5c8:	9304      	str	r3, [sp, #16]
 800f5ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f5ce:	4615      	mov	r5, r2
 800f5d0:	4606      	mov	r6, r0
 800f5d2:	9302      	str	r3, [sp, #8]
 800f5d4:	9305      	str	r3, [sp, #20]
 800f5d6:	a816      	add	r0, sp, #88	; 0x58
 800f5d8:	2300      	movs	r3, #0
 800f5da:	460c      	mov	r4, r1
 800f5dc:	9306      	str	r3, [sp, #24]
 800f5de:	f7fc fd4b 	bl	800c078 <__retarget_lock_init_recursive>
 800f5e2:	462a      	mov	r2, r5
 800f5e4:	463b      	mov	r3, r7
 800f5e6:	4669      	mov	r1, sp
 800f5e8:	4630      	mov	r0, r6
 800f5ea:	f7ff f817 	bl	800e61c <_vfiprintf_r>
 800f5ee:	1e05      	subs	r5, r0, #0
 800f5f0:	db07      	blt.n	800f602 <__sbprintf+0x62>
 800f5f2:	4669      	mov	r1, sp
 800f5f4:	4630      	mov	r0, r6
 800f5f6:	f7fe fc3f 	bl	800de78 <_fflush_r>
 800f5fa:	2800      	cmp	r0, #0
 800f5fc:	bf18      	it	ne
 800f5fe:	f04f 35ff 	movne.w	r5, #4294967295
 800f602:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800f606:	065b      	lsls	r3, r3, #25
 800f608:	d503      	bpl.n	800f612 <__sbprintf+0x72>
 800f60a:	89a3      	ldrh	r3, [r4, #12]
 800f60c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f610:	81a3      	strh	r3, [r4, #12]
 800f612:	9816      	ldr	r0, [sp, #88]	; 0x58
 800f614:	f7fc fd32 	bl	800c07c <__retarget_lock_close_recursive>
 800f618:	4628      	mov	r0, r5
 800f61a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800f61e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f620 <__sfvwrite_r>:
 800f620:	6893      	ldr	r3, [r2, #8]
 800f622:	2b00      	cmp	r3, #0
 800f624:	f000 8081 	beq.w	800f72a <__sfvwrite_r+0x10a>
 800f628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f62c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 800f630:	460c      	mov	r4, r1
 800f632:	0719      	lsls	r1, r3, #28
 800f634:	4680      	mov	r8, r0
 800f636:	b083      	sub	sp, #12
 800f638:	4617      	mov	r7, r2
 800f63a:	b298      	uxth	r0, r3
 800f63c:	d523      	bpl.n	800f686 <__sfvwrite_r+0x66>
 800f63e:	6923      	ldr	r3, [r4, #16]
 800f640:	b30b      	cbz	r3, 800f686 <__sfvwrite_r+0x66>
 800f642:	f010 0302 	ands.w	r3, r0, #2
 800f646:	683d      	ldr	r5, [r7, #0]
 800f648:	d02b      	beq.n	800f6a2 <__sfvwrite_r+0x82>
 800f64a:	f04f 0a00 	mov.w	sl, #0
 800f64e:	f8df b2b4 	ldr.w	fp, [pc, #692]	; 800f904 <__sfvwrite_r+0x2e4>
 800f652:	4656      	mov	r6, sl
 800f654:	455e      	cmp	r6, fp
 800f656:	4633      	mov	r3, r6
 800f658:	4652      	mov	r2, sl
 800f65a:	bf28      	it	cs
 800f65c:	465b      	movcs	r3, fp
 800f65e:	4640      	mov	r0, r8
 800f660:	2e00      	cmp	r6, #0
 800f662:	d04f      	beq.n	800f704 <__sfvwrite_r+0xe4>
 800f664:	69e1      	ldr	r1, [r4, #28]
 800f666:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800f66a:	47e0      	blx	ip
 800f66c:	2800      	cmp	r0, #0
 800f66e:	dd52      	ble.n	800f716 <__sfvwrite_r+0xf6>
 800f670:	68bb      	ldr	r3, [r7, #8]
 800f672:	1a1b      	subs	r3, r3, r0
 800f674:	4482      	add	sl, r0
 800f676:	1a36      	subs	r6, r6, r0
 800f678:	60bb      	str	r3, [r7, #8]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d1ea      	bne.n	800f654 <__sfvwrite_r+0x34>
 800f67e:	2000      	movs	r0, #0
 800f680:	b003      	add	sp, #12
 800f682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f686:	4621      	mov	r1, r4
 800f688:	4640      	mov	r0, r8
 800f68a:	f000 f93d 	bl	800f908 <__swsetup_r>
 800f68e:	2800      	cmp	r0, #0
 800f690:	f040 8134 	bne.w	800f8fc <__sfvwrite_r+0x2dc>
 800f694:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f698:	683d      	ldr	r5, [r7, #0]
 800f69a:	b298      	uxth	r0, r3
 800f69c:	f010 0302 	ands.w	r3, r0, #2
 800f6a0:	d1d3      	bne.n	800f64a <__sfvwrite_r+0x2a>
 800f6a2:	f010 0901 	ands.w	r9, r0, #1
 800f6a6:	d142      	bne.n	800f72e <__sfvwrite_r+0x10e>
 800f6a8:	464e      	mov	r6, r9
 800f6aa:	b33e      	cbz	r6, 800f6fc <__sfvwrite_r+0xdc>
 800f6ac:	0582      	lsls	r2, r0, #22
 800f6ae:	f8d4 b008 	ldr.w	fp, [r4, #8]
 800f6b2:	f140 8081 	bpl.w	800f7b8 <__sfvwrite_r+0x198>
 800f6b6:	45b3      	cmp	fp, r6
 800f6b8:	465a      	mov	r2, fp
 800f6ba:	f200 80b1 	bhi.w	800f820 <__sfvwrite_r+0x200>
 800f6be:	f410 6f90 	tst.w	r0, #1152	; 0x480
 800f6c2:	f040 80be 	bne.w	800f842 <__sfvwrite_r+0x222>
 800f6c6:	6820      	ldr	r0, [r4, #0]
 800f6c8:	9201      	str	r2, [sp, #4]
 800f6ca:	4649      	mov	r1, r9
 800f6cc:	f7fe fbfe 	bl	800decc <memmove>
 800f6d0:	68a3      	ldr	r3, [r4, #8]
 800f6d2:	9a01      	ldr	r2, [sp, #4]
 800f6d4:	eba3 010b 	sub.w	r1, r3, fp
 800f6d8:	6823      	ldr	r3, [r4, #0]
 800f6da:	60a1      	str	r1, [r4, #8]
 800f6dc:	4413      	add	r3, r2
 800f6de:	46b2      	mov	sl, r6
 800f6e0:	6023      	str	r3, [r4, #0]
 800f6e2:	2600      	movs	r6, #0
 800f6e4:	68bb      	ldr	r3, [r7, #8]
 800f6e6:	eba3 030a 	sub.w	r3, r3, sl
 800f6ea:	44d1      	add	r9, sl
 800f6ec:	60bb      	str	r3, [r7, #8]
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d0c5      	beq.n	800f67e <__sfvwrite_r+0x5e>
 800f6f2:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800f6f6:	b280      	uxth	r0, r0
 800f6f8:	2e00      	cmp	r6, #0
 800f6fa:	d1d7      	bne.n	800f6ac <__sfvwrite_r+0x8c>
 800f6fc:	e9d5 9600 	ldrd	r9, r6, [r5]
 800f700:	3508      	adds	r5, #8
 800f702:	e7d2      	b.n	800f6aa <__sfvwrite_r+0x8a>
 800f704:	e9d5 a600 	ldrd	sl, r6, [r5]
 800f708:	3508      	adds	r5, #8
 800f70a:	e7a3      	b.n	800f654 <__sfvwrite_r+0x34>
 800f70c:	4621      	mov	r1, r4
 800f70e:	4640      	mov	r0, r8
 800f710:	f7fe fbb2 	bl	800de78 <_fflush_r>
 800f714:	b380      	cbz	r0, 800f778 <__sfvwrite_r+0x158>
 800f716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f71a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f71e:	f04f 30ff 	mov.w	r0, #4294967295
 800f722:	81a3      	strh	r3, [r4, #12]
 800f724:	b003      	add	sp, #12
 800f726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f72a:	2000      	movs	r0, #0
 800f72c:	4770      	bx	lr
 800f72e:	461e      	mov	r6, r3
 800f730:	46ba      	mov	sl, r7
 800f732:	4699      	mov	r9, r3
 800f734:	4618      	mov	r0, r3
 800f736:	461f      	mov	r7, r3
 800f738:	b366      	cbz	r6, 800f794 <__sfvwrite_r+0x174>
 800f73a:	b388      	cbz	r0, 800f7a0 <__sfvwrite_r+0x180>
 800f73c:	464a      	mov	r2, r9
 800f73e:	e9d4 c304 	ldrd	ip, r3, [r4, #16]
 800f742:	6820      	ldr	r0, [r4, #0]
 800f744:	68a1      	ldr	r1, [r4, #8]
 800f746:	42b2      	cmp	r2, r6
 800f748:	bf28      	it	cs
 800f74a:	4632      	movcs	r2, r6
 800f74c:	4560      	cmp	r0, ip
 800f74e:	d904      	bls.n	800f75a <__sfvwrite_r+0x13a>
 800f750:	eb01 0b03 	add.w	fp, r1, r3
 800f754:	455a      	cmp	r2, fp
 800f756:	f300 80a7 	bgt.w	800f8a8 <__sfvwrite_r+0x288>
 800f75a:	4293      	cmp	r3, r2
 800f75c:	dc64      	bgt.n	800f828 <__sfvwrite_r+0x208>
 800f75e:	69e1      	ldr	r1, [r4, #28]
 800f760:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800f764:	463a      	mov	r2, r7
 800f766:	4640      	mov	r0, r8
 800f768:	47e0      	blx	ip
 800f76a:	f1b0 0b00 	subs.w	fp, r0, #0
 800f76e:	ddd2      	ble.n	800f716 <__sfvwrite_r+0xf6>
 800f770:	ebb9 090b 	subs.w	r9, r9, fp
 800f774:	d0ca      	beq.n	800f70c <__sfvwrite_r+0xec>
 800f776:	2001      	movs	r0, #1
 800f778:	f8da 3008 	ldr.w	r3, [sl, #8]
 800f77c:	eba3 030b 	sub.w	r3, r3, fp
 800f780:	445f      	add	r7, fp
 800f782:	eba6 060b 	sub.w	r6, r6, fp
 800f786:	f8ca 3008 	str.w	r3, [sl, #8]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	f43f af77 	beq.w	800f67e <__sfvwrite_r+0x5e>
 800f790:	2e00      	cmp	r6, #0
 800f792:	d1d2      	bne.n	800f73a <__sfvwrite_r+0x11a>
 800f794:	686e      	ldr	r6, [r5, #4]
 800f796:	462b      	mov	r3, r5
 800f798:	3508      	adds	r5, #8
 800f79a:	2e00      	cmp	r6, #0
 800f79c:	d0fa      	beq.n	800f794 <__sfvwrite_r+0x174>
 800f79e:	681f      	ldr	r7, [r3, #0]
 800f7a0:	4632      	mov	r2, r6
 800f7a2:	210a      	movs	r1, #10
 800f7a4:	4638      	mov	r0, r7
 800f7a6:	f7f0 fecb 	bl	8000540 <memchr>
 800f7aa:	2800      	cmp	r0, #0
 800f7ac:	f000 809d 	beq.w	800f8ea <__sfvwrite_r+0x2ca>
 800f7b0:	3001      	adds	r0, #1
 800f7b2:	eba0 0907 	sub.w	r9, r0, r7
 800f7b6:	e7c1      	b.n	800f73c <__sfvwrite_r+0x11c>
 800f7b8:	6820      	ldr	r0, [r4, #0]
 800f7ba:	6923      	ldr	r3, [r4, #16]
 800f7bc:	4298      	cmp	r0, r3
 800f7be:	d817      	bhi.n	800f7f0 <__sfvwrite_r+0x1d0>
 800f7c0:	6962      	ldr	r2, [r4, #20]
 800f7c2:	42b2      	cmp	r2, r6
 800f7c4:	d814      	bhi.n	800f7f0 <__sfvwrite_r+0x1d0>
 800f7c6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800f7ca:	42b3      	cmp	r3, r6
 800f7cc:	bf28      	it	cs
 800f7ce:	4633      	movcs	r3, r6
 800f7d0:	69e1      	ldr	r1, [r4, #28]
 800f7d2:	fb93 f3f2 	sdiv	r3, r3, r2
 800f7d6:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800f7da:	fb02 f303 	mul.w	r3, r2, r3
 800f7de:	4640      	mov	r0, r8
 800f7e0:	464a      	mov	r2, r9
 800f7e2:	47e0      	blx	ip
 800f7e4:	f1b0 0a00 	subs.w	sl, r0, #0
 800f7e8:	dd95      	ble.n	800f716 <__sfvwrite_r+0xf6>
 800f7ea:	eba6 060a 	sub.w	r6, r6, sl
 800f7ee:	e779      	b.n	800f6e4 <__sfvwrite_r+0xc4>
 800f7f0:	45b3      	cmp	fp, r6
 800f7f2:	46da      	mov	sl, fp
 800f7f4:	bf28      	it	cs
 800f7f6:	46b2      	movcs	sl, r6
 800f7f8:	4652      	mov	r2, sl
 800f7fa:	4649      	mov	r1, r9
 800f7fc:	f7fe fb66 	bl	800decc <memmove>
 800f800:	68a3      	ldr	r3, [r4, #8]
 800f802:	6822      	ldr	r2, [r4, #0]
 800f804:	eba3 030a 	sub.w	r3, r3, sl
 800f808:	4452      	add	r2, sl
 800f80a:	60a3      	str	r3, [r4, #8]
 800f80c:	6022      	str	r2, [r4, #0]
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d1eb      	bne.n	800f7ea <__sfvwrite_r+0x1ca>
 800f812:	4621      	mov	r1, r4
 800f814:	4640      	mov	r0, r8
 800f816:	f7fe fb2f 	bl	800de78 <_fflush_r>
 800f81a:	2800      	cmp	r0, #0
 800f81c:	d0e5      	beq.n	800f7ea <__sfvwrite_r+0x1ca>
 800f81e:	e77a      	b.n	800f716 <__sfvwrite_r+0xf6>
 800f820:	6820      	ldr	r0, [r4, #0]
 800f822:	46b3      	mov	fp, r6
 800f824:	4632      	mov	r2, r6
 800f826:	e74f      	b.n	800f6c8 <__sfvwrite_r+0xa8>
 800f828:	4639      	mov	r1, r7
 800f82a:	9201      	str	r2, [sp, #4]
 800f82c:	f7fe fb4e 	bl	800decc <memmove>
 800f830:	9a01      	ldr	r2, [sp, #4]
 800f832:	68a3      	ldr	r3, [r4, #8]
 800f834:	1a9b      	subs	r3, r3, r2
 800f836:	60a3      	str	r3, [r4, #8]
 800f838:	6823      	ldr	r3, [r4, #0]
 800f83a:	4413      	add	r3, r2
 800f83c:	6023      	str	r3, [r4, #0]
 800f83e:	4693      	mov	fp, r2
 800f840:	e796      	b.n	800f770 <__sfvwrite_r+0x150>
 800f842:	6823      	ldr	r3, [r4, #0]
 800f844:	6921      	ldr	r1, [r4, #16]
 800f846:	eba3 0b01 	sub.w	fp, r3, r1
 800f84a:	6963      	ldr	r3, [r4, #20]
 800f84c:	eb03 0a43 	add.w	sl, r3, r3, lsl #1
 800f850:	eb0a 7ada 	add.w	sl, sl, sl, lsr #31
 800f854:	f10b 0301 	add.w	r3, fp, #1
 800f858:	ea4f 0a6a 	mov.w	sl, sl, asr #1
 800f85c:	4433      	add	r3, r6
 800f85e:	4553      	cmp	r3, sl
 800f860:	4652      	mov	r2, sl
 800f862:	bf84      	itt	hi
 800f864:	469a      	movhi	sl, r3
 800f866:	4652      	movhi	r2, sl
 800f868:	0543      	lsls	r3, r0, #21
 800f86a:	d52c      	bpl.n	800f8c6 <__sfvwrite_r+0x2a6>
 800f86c:	4611      	mov	r1, r2
 800f86e:	4640      	mov	r0, r8
 800f870:	f7fa fa0e 	bl	8009c90 <_malloc_r>
 800f874:	2800      	cmp	r0, #0
 800f876:	d03b      	beq.n	800f8f0 <__sfvwrite_r+0x2d0>
 800f878:	465a      	mov	r2, fp
 800f87a:	6921      	ldr	r1, [r4, #16]
 800f87c:	9001      	str	r0, [sp, #4]
 800f87e:	f7f0 fdc5 	bl	800040c <memcpy>
 800f882:	89a2      	ldrh	r2, [r4, #12]
 800f884:	9b01      	ldr	r3, [sp, #4]
 800f886:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800f88a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800f88e:	81a2      	strh	r2, [r4, #12]
 800f890:	eb03 000b 	add.w	r0, r3, fp
 800f894:	6123      	str	r3, [r4, #16]
 800f896:	ebaa 030b 	sub.w	r3, sl, fp
 800f89a:	f8c4 a014 	str.w	sl, [r4, #20]
 800f89e:	60a3      	str	r3, [r4, #8]
 800f8a0:	6020      	str	r0, [r4, #0]
 800f8a2:	46b3      	mov	fp, r6
 800f8a4:	4632      	mov	r2, r6
 800f8a6:	e70f      	b.n	800f6c8 <__sfvwrite_r+0xa8>
 800f8a8:	4639      	mov	r1, r7
 800f8aa:	465a      	mov	r2, fp
 800f8ac:	f7fe fb0e 	bl	800decc <memmove>
 800f8b0:	6823      	ldr	r3, [r4, #0]
 800f8b2:	445b      	add	r3, fp
 800f8b4:	6023      	str	r3, [r4, #0]
 800f8b6:	4621      	mov	r1, r4
 800f8b8:	4640      	mov	r0, r8
 800f8ba:	f7fe fadd 	bl	800de78 <_fflush_r>
 800f8be:	2800      	cmp	r0, #0
 800f8c0:	f43f af56 	beq.w	800f770 <__sfvwrite_r+0x150>
 800f8c4:	e727      	b.n	800f716 <__sfvwrite_r+0xf6>
 800f8c6:	4640      	mov	r0, r8
 800f8c8:	f7fe fbde 	bl	800e088 <_realloc_r>
 800f8cc:	4603      	mov	r3, r0
 800f8ce:	2800      	cmp	r0, #0
 800f8d0:	d1de      	bne.n	800f890 <__sfvwrite_r+0x270>
 800f8d2:	6921      	ldr	r1, [r4, #16]
 800f8d4:	4640      	mov	r0, r8
 800f8d6:	f7fd fc4f 	bl	800d178 <_free_r>
 800f8da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8de:	220c      	movs	r2, #12
 800f8e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f8e4:	f8c8 2000 	str.w	r2, [r8]
 800f8e8:	e717      	b.n	800f71a <__sfvwrite_r+0xfa>
 800f8ea:	1c72      	adds	r2, r6, #1
 800f8ec:	4691      	mov	r9, r2
 800f8ee:	e726      	b.n	800f73e <__sfvwrite_r+0x11e>
 800f8f0:	220c      	movs	r2, #12
 800f8f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8f6:	f8c8 2000 	str.w	r2, [r8]
 800f8fa:	e70e      	b.n	800f71a <__sfvwrite_r+0xfa>
 800f8fc:	f04f 30ff 	mov.w	r0, #4294967295
 800f900:	e6be      	b.n	800f680 <__sfvwrite_r+0x60>
 800f902:	bf00      	nop
 800f904:	7ffffc00 	.word	0x7ffffc00

0800f908 <__swsetup_r>:
 800f908:	b538      	push	{r3, r4, r5, lr}
 800f90a:	4b31      	ldr	r3, [pc, #196]	; (800f9d0 <__swsetup_r+0xc8>)
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	4605      	mov	r5, r0
 800f910:	460c      	mov	r4, r1
 800f912:	b113      	cbz	r3, 800f91a <__swsetup_r+0x12>
 800f914:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f916:	2a00      	cmp	r2, #0
 800f918:	d04e      	beq.n	800f9b8 <__swsetup_r+0xb0>
 800f91a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f91e:	0718      	lsls	r0, r3, #28
 800f920:	b29a      	uxth	r2, r3
 800f922:	d51c      	bpl.n	800f95e <__swsetup_r+0x56>
 800f924:	6921      	ldr	r1, [r4, #16]
 800f926:	b329      	cbz	r1, 800f974 <__swsetup_r+0x6c>
 800f928:	f012 0001 	ands.w	r0, r2, #1
 800f92c:	d007      	beq.n	800f93e <__swsetup_r+0x36>
 800f92e:	2000      	movs	r0, #0
 800f930:	60a0      	str	r0, [r4, #8]
 800f932:	6960      	ldr	r0, [r4, #20]
 800f934:	4240      	negs	r0, r0
 800f936:	61a0      	str	r0, [r4, #24]
 800f938:	b139      	cbz	r1, 800f94a <__swsetup_r+0x42>
 800f93a:	2000      	movs	r0, #0
 800f93c:	bd38      	pop	{r3, r4, r5, pc}
 800f93e:	0795      	lsls	r5, r2, #30
 800f940:	bf58      	it	pl
 800f942:	6960      	ldrpl	r0, [r4, #20]
 800f944:	60a0      	str	r0, [r4, #8]
 800f946:	2900      	cmp	r1, #0
 800f948:	d1f7      	bne.n	800f93a <__swsetup_r+0x32>
 800f94a:	0612      	lsls	r2, r2, #24
 800f94c:	bf58      	it	pl
 800f94e:	4608      	movpl	r0, r1
 800f950:	d5f4      	bpl.n	800f93c <__swsetup_r+0x34>
 800f952:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f956:	81a3      	strh	r3, [r4, #12]
 800f958:	f04f 30ff 	mov.w	r0, #4294967295
 800f95c:	bd38      	pop	{r3, r4, r5, pc}
 800f95e:	06d1      	lsls	r1, r2, #27
 800f960:	d52e      	bpl.n	800f9c0 <__swsetup_r+0xb8>
 800f962:	0752      	lsls	r2, r2, #29
 800f964:	d414      	bmi.n	800f990 <__swsetup_r+0x88>
 800f966:	6921      	ldr	r1, [r4, #16]
 800f968:	f043 0308 	orr.w	r3, r3, #8
 800f96c:	81a3      	strh	r3, [r4, #12]
 800f96e:	b29a      	uxth	r2, r3
 800f970:	2900      	cmp	r1, #0
 800f972:	d1d9      	bne.n	800f928 <__swsetup_r+0x20>
 800f974:	f402 7020 	and.w	r0, r2, #640	; 0x280
 800f978:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800f97c:	d0d4      	beq.n	800f928 <__swsetup_r+0x20>
 800f97e:	4621      	mov	r1, r4
 800f980:	4628      	mov	r0, r5
 800f982:	f000 f8b1 	bl	800fae8 <__smakebuf_r>
 800f986:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f98a:	6921      	ldr	r1, [r4, #16]
 800f98c:	b29a      	uxth	r2, r3
 800f98e:	e7cb      	b.n	800f928 <__swsetup_r+0x20>
 800f990:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f992:	b151      	cbz	r1, 800f9aa <__swsetup_r+0xa2>
 800f994:	f104 0240 	add.w	r2, r4, #64	; 0x40
 800f998:	4291      	cmp	r1, r2
 800f99a:	d004      	beq.n	800f9a6 <__swsetup_r+0x9e>
 800f99c:	4628      	mov	r0, r5
 800f99e:	f7fd fbeb 	bl	800d178 <_free_r>
 800f9a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f9a6:	2200      	movs	r2, #0
 800f9a8:	6322      	str	r2, [r4, #48]	; 0x30
 800f9aa:	6921      	ldr	r1, [r4, #16]
 800f9ac:	2200      	movs	r2, #0
 800f9ae:	e9c4 1200 	strd	r1, r2, [r4]
 800f9b2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f9b6:	e7d7      	b.n	800f968 <__swsetup_r+0x60>
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	f7fc fa8d 	bl	800bed8 <__sinit>
 800f9be:	e7ac      	b.n	800f91a <__swsetup_r+0x12>
 800f9c0:	2209      	movs	r2, #9
 800f9c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f9c6:	602a      	str	r2, [r5, #0]
 800f9c8:	f04f 30ff 	mov.w	r0, #4294967295
 800f9cc:	81a3      	strh	r3, [r4, #12]
 800f9ce:	bd38      	pop	{r3, r4, r5, pc}
 800f9d0:	24000120 	.word	0x24000120

0800f9d4 <__fputwc>:
 800f9d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f9d8:	b083      	sub	sp, #12
 800f9da:	4607      	mov	r7, r0
 800f9dc:	4688      	mov	r8, r1
 800f9de:	4614      	mov	r4, r2
 800f9e0:	f7fc fb40 	bl	800c064 <__locale_mb_cur_max>
 800f9e4:	2801      	cmp	r0, #1
 800f9e6:	d103      	bne.n	800f9f0 <__fputwc+0x1c>
 800f9e8:	f108 33ff 	add.w	r3, r8, #4294967295
 800f9ec:	2bfe      	cmp	r3, #254	; 0xfe
 800f9ee:	d937      	bls.n	800fa60 <__fputwc+0x8c>
 800f9f0:	f10d 0904 	add.w	r9, sp, #4
 800f9f4:	4642      	mov	r2, r8
 800f9f6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800f9fa:	4649      	mov	r1, r9
 800f9fc:	4638      	mov	r0, r7
 800f9fe:	f7fe f893 	bl	800db28 <_wcrtomb_r>
 800fa02:	1c42      	adds	r2, r0, #1
 800fa04:	4606      	mov	r6, r0
 800fa06:	d033      	beq.n	800fa70 <__fputwc+0x9c>
 800fa08:	b328      	cbz	r0, 800fa56 <__fputwc+0x82>
 800fa0a:	f89d c004 	ldrb.w	ip, [sp, #4]
 800fa0e:	2500      	movs	r5, #0
 800fa10:	e009      	b.n	800fa26 <__fputwc+0x52>
 800fa12:	6823      	ldr	r3, [r4, #0]
 800fa14:	1c5a      	adds	r2, r3, #1
 800fa16:	6022      	str	r2, [r4, #0]
 800fa18:	f883 c000 	strb.w	ip, [r3]
 800fa1c:	3501      	adds	r5, #1
 800fa1e:	42b5      	cmp	r5, r6
 800fa20:	d219      	bcs.n	800fa56 <__fputwc+0x82>
 800fa22:	f819 cf01 	ldrb.w	ip, [r9, #1]!
 800fa26:	68a3      	ldr	r3, [r4, #8]
 800fa28:	3b01      	subs	r3, #1
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	60a3      	str	r3, [r4, #8]
 800fa2e:	daf0      	bge.n	800fa12 <__fputwc+0x3e>
 800fa30:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800fa34:	4573      	cmp	r3, lr
 800fa36:	4661      	mov	r1, ip
 800fa38:	4622      	mov	r2, r4
 800fa3a:	4638      	mov	r0, r7
 800fa3c:	db02      	blt.n	800fa44 <__fputwc+0x70>
 800fa3e:	f1bc 0f0a 	cmp.w	ip, #10
 800fa42:	d1e6      	bne.n	800fa12 <__fputwc+0x3e>
 800fa44:	f000 f8bc 	bl	800fbc0 <__swbuf_r>
 800fa48:	1c43      	adds	r3, r0, #1
 800fa4a:	d1e7      	bne.n	800fa1c <__fputwc+0x48>
 800fa4c:	4606      	mov	r6, r0
 800fa4e:	4630      	mov	r0, r6
 800fa50:	b003      	add	sp, #12
 800fa52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa56:	4646      	mov	r6, r8
 800fa58:	4630      	mov	r0, r6
 800fa5a:	b003      	add	sp, #12
 800fa5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa60:	fa5f fc88 	uxtb.w	ip, r8
 800fa64:	f88d c004 	strb.w	ip, [sp, #4]
 800fa68:	4606      	mov	r6, r0
 800fa6a:	f10d 0904 	add.w	r9, sp, #4
 800fa6e:	e7ce      	b.n	800fa0e <__fputwc+0x3a>
 800fa70:	89a3      	ldrh	r3, [r4, #12]
 800fa72:	4630      	mov	r0, r6
 800fa74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa78:	81a3      	strh	r3, [r4, #12]
 800fa7a:	b003      	add	sp, #12
 800fa7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800fa80 <_fputwc_r>:
 800fa80:	b530      	push	{r4, r5, lr}
 800fa82:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800fa84:	f013 0f01 	tst.w	r3, #1
 800fa88:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800fa8c:	4614      	mov	r4, r2
 800fa8e:	b083      	sub	sp, #12
 800fa90:	4605      	mov	r5, r0
 800fa92:	b29a      	uxth	r2, r3
 800fa94:	d101      	bne.n	800fa9a <_fputwc_r+0x1a>
 800fa96:	0598      	lsls	r0, r3, #22
 800fa98:	d51c      	bpl.n	800fad4 <_fputwc_r+0x54>
 800fa9a:	0490      	lsls	r0, r2, #18
 800fa9c:	d406      	bmi.n	800faac <_fputwc_r+0x2c>
 800fa9e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800faa0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800faa4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800faa8:	81a3      	strh	r3, [r4, #12]
 800faaa:	6662      	str	r2, [r4, #100]	; 0x64
 800faac:	4622      	mov	r2, r4
 800faae:	4628      	mov	r0, r5
 800fab0:	f7ff ff90 	bl	800f9d4 <__fputwc>
 800fab4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fab6:	07da      	lsls	r2, r3, #31
 800fab8:	4605      	mov	r5, r0
 800faba:	d402      	bmi.n	800fac2 <_fputwc_r+0x42>
 800fabc:	89a3      	ldrh	r3, [r4, #12]
 800fabe:	059b      	lsls	r3, r3, #22
 800fac0:	d502      	bpl.n	800fac8 <_fputwc_r+0x48>
 800fac2:	4628      	mov	r0, r5
 800fac4:	b003      	add	sp, #12
 800fac6:	bd30      	pop	{r4, r5, pc}
 800fac8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800faca:	f7fc fadb 	bl	800c084 <__retarget_lock_release_recursive>
 800face:	4628      	mov	r0, r5
 800fad0:	b003      	add	sp, #12
 800fad2:	bd30      	pop	{r4, r5, pc}
 800fad4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fad6:	9101      	str	r1, [sp, #4]
 800fad8:	f7fc fad2 	bl	800c080 <__retarget_lock_acquire_recursive>
 800fadc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fae0:	9901      	ldr	r1, [sp, #4]
 800fae2:	b29a      	uxth	r2, r3
 800fae4:	e7d9      	b.n	800fa9a <_fputwc_r+0x1a>
 800fae6:	bf00      	nop

0800fae8 <__smakebuf_r>:
 800fae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800faec:	898b      	ldrh	r3, [r1, #12]
 800faee:	460c      	mov	r4, r1
 800faf0:	0799      	lsls	r1, r3, #30
 800faf2:	b096      	sub	sp, #88	; 0x58
 800faf4:	d508      	bpl.n	800fb08 <__smakebuf_r+0x20>
 800faf6:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800fafa:	2201      	movs	r2, #1
 800fafc:	e9c4 3204 	strd	r3, r2, [r4, #16]
 800fb00:	6023      	str	r3, [r4, #0]
 800fb02:	b016      	add	sp, #88	; 0x58
 800fb04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fb0c:	2900      	cmp	r1, #0
 800fb0e:	4606      	mov	r6, r0
 800fb10:	db25      	blt.n	800fb5e <__smakebuf_r+0x76>
 800fb12:	466a      	mov	r2, sp
 800fb14:	f7f9 fc52 	bl	80093bc <_fstat_r>
 800fb18:	2800      	cmp	r0, #0
 800fb1a:	db1f      	blt.n	800fb5c <__smakebuf_r+0x74>
 800fb1c:	9d01      	ldr	r5, [sp, #4]
 800fb1e:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
 800fb22:	f5a5 5500 	sub.w	r5, r5, #8192	; 0x2000
 800fb26:	fab5 f585 	clz	r5, r5
 800fb2a:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800fb2e:	096d      	lsrs	r5, r5, #5
 800fb30:	f44f 6700 	mov.w	r7, #2048	; 0x800
 800fb34:	4641      	mov	r1, r8
 800fb36:	4630      	mov	r0, r6
 800fb38:	f7fa f8aa 	bl	8009c90 <_malloc_r>
 800fb3c:	b1e0      	cbz	r0, 800fb78 <__smakebuf_r+0x90>
 800fb3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb42:	f8c4 8014 	str.w	r8, [r4, #20]
 800fb46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb4a:	6020      	str	r0, [r4, #0]
 800fb4c:	6120      	str	r0, [r4, #16]
 800fb4e:	81a3      	strh	r3, [r4, #12]
 800fb50:	bb35      	cbnz	r5, 800fba0 <__smakebuf_r+0xb8>
 800fb52:	433b      	orrs	r3, r7
 800fb54:	81a3      	strh	r3, [r4, #12]
 800fb56:	b016      	add	sp, #88	; 0x58
 800fb58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb5c:	89a3      	ldrh	r3, [r4, #12]
 800fb5e:	f013 0580 	ands.w	r5, r3, #128	; 0x80
 800fb62:	d019      	beq.n	800fb98 <__smakebuf_r+0xb0>
 800fb64:	f04f 0840 	mov.w	r8, #64	; 0x40
 800fb68:	2500      	movs	r5, #0
 800fb6a:	4641      	mov	r1, r8
 800fb6c:	4630      	mov	r0, r6
 800fb6e:	462f      	mov	r7, r5
 800fb70:	f7fa f88e 	bl	8009c90 <_malloc_r>
 800fb74:	2800      	cmp	r0, #0
 800fb76:	d1e2      	bne.n	800fb3e <__smakebuf_r+0x56>
 800fb78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb7c:	059a      	lsls	r2, r3, #22
 800fb7e:	d4c0      	bmi.n	800fb02 <__smakebuf_r+0x1a>
 800fb80:	f023 0303 	bic.w	r3, r3, #3
 800fb84:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fb88:	f043 0302 	orr.w	r3, r3, #2
 800fb8c:	2101      	movs	r1, #1
 800fb8e:	e9c4 2104 	strd	r2, r1, [r4, #16]
 800fb92:	81a3      	strh	r3, [r4, #12]
 800fb94:	6022      	str	r2, [r4, #0]
 800fb96:	e7b4      	b.n	800fb02 <__smakebuf_r+0x1a>
 800fb98:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800fb9c:	462f      	mov	r7, r5
 800fb9e:	e7c9      	b.n	800fb34 <__smakebuf_r+0x4c>
 800fba0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fba4:	4630      	mov	r0, r6
 800fba6:	f7f9 fc1d 	bl	80093e4 <_isatty_r>
 800fbaa:	b910      	cbnz	r0, 800fbb2 <__smakebuf_r+0xca>
 800fbac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fbb0:	e7cf      	b.n	800fb52 <__smakebuf_r+0x6a>
 800fbb2:	89a3      	ldrh	r3, [r4, #12]
 800fbb4:	f023 0303 	bic.w	r3, r3, #3
 800fbb8:	f043 0301 	orr.w	r3, r3, #1
 800fbbc:	b21b      	sxth	r3, r3
 800fbbe:	e7c8      	b.n	800fb52 <__smakebuf_r+0x6a>

0800fbc0 <__swbuf_r>:
 800fbc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbc2:	460d      	mov	r5, r1
 800fbc4:	4614      	mov	r4, r2
 800fbc6:	4606      	mov	r6, r0
 800fbc8:	b110      	cbz	r0, 800fbd0 <__swbuf_r+0x10>
 800fbca:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d04c      	beq.n	800fc6a <__swbuf_r+0xaa>
 800fbd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fbd4:	69a3      	ldr	r3, [r4, #24]
 800fbd6:	60a3      	str	r3, [r4, #8]
 800fbd8:	0717      	lsls	r7, r2, #28
 800fbda:	b290      	uxth	r0, r2
 800fbdc:	d51b      	bpl.n	800fc16 <__swbuf_r+0x56>
 800fbde:	6923      	ldr	r3, [r4, #16]
 800fbe0:	b1cb      	cbz	r3, 800fc16 <__swbuf_r+0x56>
 800fbe2:	b2ed      	uxtb	r5, r5
 800fbe4:	0481      	lsls	r1, r0, #18
 800fbe6:	462f      	mov	r7, r5
 800fbe8:	d522      	bpl.n	800fc30 <__swbuf_r+0x70>
 800fbea:	6822      	ldr	r2, [r4, #0]
 800fbec:	6961      	ldr	r1, [r4, #20]
 800fbee:	1ad3      	subs	r3, r2, r3
 800fbf0:	4299      	cmp	r1, r3
 800fbf2:	dd29      	ble.n	800fc48 <__swbuf_r+0x88>
 800fbf4:	3301      	adds	r3, #1
 800fbf6:	68a1      	ldr	r1, [r4, #8]
 800fbf8:	3901      	subs	r1, #1
 800fbfa:	60a1      	str	r1, [r4, #8]
 800fbfc:	1c51      	adds	r1, r2, #1
 800fbfe:	6021      	str	r1, [r4, #0]
 800fc00:	7015      	strb	r5, [r2, #0]
 800fc02:	6962      	ldr	r2, [r4, #20]
 800fc04:	429a      	cmp	r2, r3
 800fc06:	d027      	beq.n	800fc58 <__swbuf_r+0x98>
 800fc08:	89a3      	ldrh	r3, [r4, #12]
 800fc0a:	07db      	lsls	r3, r3, #31
 800fc0c:	d501      	bpl.n	800fc12 <__swbuf_r+0x52>
 800fc0e:	2d0a      	cmp	r5, #10
 800fc10:	d022      	beq.n	800fc58 <__swbuf_r+0x98>
 800fc12:	4638      	mov	r0, r7
 800fc14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc16:	4621      	mov	r1, r4
 800fc18:	4630      	mov	r0, r6
 800fc1a:	f7ff fe75 	bl	800f908 <__swsetup_r>
 800fc1e:	bb08      	cbnz	r0, 800fc64 <__swbuf_r+0xa4>
 800fc20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fc24:	6923      	ldr	r3, [r4, #16]
 800fc26:	b290      	uxth	r0, r2
 800fc28:	b2ed      	uxtb	r5, r5
 800fc2a:	0481      	lsls	r1, r0, #18
 800fc2c:	462f      	mov	r7, r5
 800fc2e:	d4dc      	bmi.n	800fbea <__swbuf_r+0x2a>
 800fc30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fc34:	81a2      	strh	r2, [r4, #12]
 800fc36:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fc38:	6961      	ldr	r1, [r4, #20]
 800fc3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800fc3e:	6662      	str	r2, [r4, #100]	; 0x64
 800fc40:	6822      	ldr	r2, [r4, #0]
 800fc42:	1ad3      	subs	r3, r2, r3
 800fc44:	4299      	cmp	r1, r3
 800fc46:	dcd5      	bgt.n	800fbf4 <__swbuf_r+0x34>
 800fc48:	4621      	mov	r1, r4
 800fc4a:	4630      	mov	r0, r6
 800fc4c:	f7fe f914 	bl	800de78 <_fflush_r>
 800fc50:	b940      	cbnz	r0, 800fc64 <__swbuf_r+0xa4>
 800fc52:	6822      	ldr	r2, [r4, #0]
 800fc54:	2301      	movs	r3, #1
 800fc56:	e7ce      	b.n	800fbf6 <__swbuf_r+0x36>
 800fc58:	4621      	mov	r1, r4
 800fc5a:	4630      	mov	r0, r6
 800fc5c:	f7fe f90c 	bl	800de78 <_fflush_r>
 800fc60:	2800      	cmp	r0, #0
 800fc62:	d0d6      	beq.n	800fc12 <__swbuf_r+0x52>
 800fc64:	f04f 37ff 	mov.w	r7, #4294967295
 800fc68:	e7d3      	b.n	800fc12 <__swbuf_r+0x52>
 800fc6a:	f7fc f935 	bl	800bed8 <__sinit>
 800fc6e:	e7af      	b.n	800fbd0 <__swbuf_r+0x10>
