

================================================================
== Vivado HLS Report for 'Conv1DMac_new404'
================================================================
* Date:           Wed May 10 08:49:24 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  16777221|  16777221|  16777221|  16777221|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                                                     |       Latency       | Iteration|  Initiation Interval  |   Trip   |          |
        |                      Loop Name                      |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  16777219|  16777219|         5|          1|          1|  16777216|    yes   |
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_6 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_6 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_6 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_6 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_6"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_6"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_6"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_6"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S3/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i25 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next1, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i7 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S3/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i9 [ 0, %.preheader177.preheader ], [ %sf_2, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %nm to i6" [S3/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp, i8 0)" [S3/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.05ns)   --->   "%exitcond_flatten = icmp eq i25 %indvar_flatten1, -16777216"   --->   Operation 25 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.01ns)   --->   "%indvar_flatten_next1 = add i25 1, %indvar_flatten1"   --->   Operation 26 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.93ns)   --->   "%exitcond_flatten1 = icmp eq i16 %indvar_flatten, 16384"   --->   Operation 28 'icmp' 'exitcond_flatten1' <Predicate = (!exitcond_flatten)> <Delay = 1.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%nm_mid = select i1 %exitcond_flatten1, i7 0, i7 %nm" [S3/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_184)   --->   "%tmp_212_mid = select i1 %exitcond_flatten1, i14 0, i14 %tmp_s" [S3/conv1d.h:817]   --->   Operation 30 'select' 'tmp_212_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten1, i6 0, i6 %tmp" [S3/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_213_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten1, true" [S3/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%tmp_886 = icmp eq i9 %sf, -256" [S3/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_886' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_213_mid = and i1 %tmp_886, %not_exitcond_flatten" [S3/conv1d.h:793]   --->   Operation 34 'and' 'tmp_213_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%nm_2 = add i7 1, %nm_mid" [S3/conv1d.h:792]   --->   Operation 35 'add' 'nm_2' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_861 = or i1 %tmp_213_mid, %exitcond_flatten1" [S3/conv1d.h:793]   --->   Operation 36 'or' 'tmp_861' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_861, i9 0, i9 %sf" [S3/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_978 = trunc i7 %nm_2 to i6" [S3/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_978' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_184)   --->   "%tmp_212_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_978, i8 0)" [S3/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_212_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_184)   --->   "%tmp_212_mid2 = select i1 %tmp_213_mid, i14 %tmp_212_mid1, i14 %tmp_212_mid" [S3/conv1d.h:817]   --->   Operation 40 'select' 'tmp_212_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_213_mid, i6 %tmp_978, i6 %nm_t_mid" [S3/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.80ns)   --->   "%nm_mid2 = select i1 %tmp_213_mid, i7 %nm_2, i7 %nm_mid" [S3/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_184)   --->   "%sf_cast1 = zext i9 %sf_mid2 to i14" [S3/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_184 = add i14 %sf_cast1, %tmp_212_mid2" [S3/conv1d.h:817]   --->   Operation 44 'add' 'tmp_184' <Predicate = (!exitcond_flatten)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.36ns)   --->   "%tmp_204 = icmp eq i9 %sf_mid2, 255" [S3/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_204' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_204, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S3/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.70ns)   --->   "%sf_2 = add i9 %sf_mid2, 1" [S3/conv1d.h:793]   --->   Operation 47 'add' 'sf_2' <Predicate = (!exitcond_flatten)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.72ns)   --->   "%indvar_flatten_op = add i16 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.62ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten1, i16 1, i16 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_185 = zext i14 %tmp_184 to i64" [S3/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_185' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights12_m_weights_4 = getelementptr [16384 x i7]* @weights12_m_weights_3, i64 0, i64 %tmp_185" [S3/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights12_m_weights_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights12_m_weights_5 = load i7* %weights12_m_weights_4, align 1" [S3/conv1d.h:817]   --->   Operation 52 'load' 'weights12_m_weights_5' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights12_m_weights_6 = getelementptr [16384 x i7]* @weights12_m_weights_2, i64 0, i64 %tmp_185" [S3/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights12_m_weights_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights12_m_weights_7 = load i7* %weights12_m_weights_6, align 1" [S3/conv1d.h:817]   --->   Operation 54 'load' 'weights12_m_weights_7' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights12_m_weights_8 = getelementptr [16384 x i7]* @weights12_m_weights_1, i64 0, i64 %tmp_185" [S3/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights12_m_weights_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights12_m_weights_9 = load i7* %weights12_m_weights_8, align 1" [S3/conv1d.h:817]   --->   Operation 56 'load' 'weights12_m_weights_9' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights12_m_weights_10 = getelementptr [16384 x i7]* @weights12_m_weights_s, i64 0, i64 %tmp_185" [S3/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights12_m_weights_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights12_m_weights_11 = load i7* %weights12_m_weights_10, align 1" [S3/conv1d.h:817]   --->   Operation 58 'load' 'weights12_m_weights_11' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S3/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights12_m_weights_5 = load i7* %weights12_m_weights_4, align 1" [S3/conv1d.h:817]   --->   Operation 60 'load' 'weights12_m_weights_5' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast = sext i8 %tmp_V to i15" [S3/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_0132_cast = sext i7 %weights12_m_weights_5 to i15" [S3/conv1d.h:823]   --->   Operation 62 'sext' 'p_0132_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.61ns)   --->   "%p_Val2_s_189 = mul i15 %p_0132_cast, %p_08_cast" [S3/conv1d.h:823]   --->   Operation 63 'mul' 'p_Val2_s_189' <Predicate = (!exitcond_flatten)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_190)   --->   "%tmp_979 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s_189, i32 14)" [S3/conv1d.h:823]   --->   Operation 64 'bitselect' 'tmp_979' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_s_189, i32 7, i32 14)" [S3/conv1d.h:823]   --->   Operation 65 'partselect' 'tmp_141' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_980 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s_189, i32 6)" [S3/conv1d.h:823]   --->   Operation 66 'bitselect' 'tmp_980' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_190)   --->   "%tmp_981 = trunc i15 %p_Val2_s_189 to i1" [S3/conv1d.h:823]   --->   Operation 67 'trunc' 'tmp_981' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_190)   --->   "%tmp_187 = or i1 %tmp_981, %tmp_979" [S3/conv1d.h:823]   --->   Operation 68 'or' 'tmp_187' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_190)   --->   "%tmp_188 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_s_189, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 69 'partselect' 'tmp_188' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_190)   --->   "%tmp_189 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_188, i1 %tmp_187)" [S3/conv1d.h:823]   --->   Operation 70 'bitconcatenate' 'tmp_189' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_190 = icmp ne i6 %tmp_189, 0" [S3/conv1d.h:823]   --->   Operation 71 'icmp' 'tmp_190' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (2.77ns)   --->   "%weights12_m_weights_7 = load i7* %weights12_m_weights_6, align 1" [S3/conv1d.h:817]   --->   Operation 72 'load' 'weights12_m_weights_7' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_0132_1_cast = sext i7 %weights12_m_weights_7 to i15" [S3/conv1d.h:823]   --->   Operation 73 'sext' 'p_0132_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i15 %p_0132_1_cast, %p_08_cast" [S3/conv1d.h:823]   --->   Operation 74 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_1)   --->   "%tmp_982 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_1, i32 14)" [S3/conv1d.h:823]   --->   Operation 75 'bitselect' 'tmp_982' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_143 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_1, i32 7, i32 14)" [S3/conv1d.h:823]   --->   Operation 76 'partselect' 'tmp_143' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_983 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_1, i32 6)" [S3/conv1d.h:823]   --->   Operation 77 'bitselect' 'tmp_983' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_1)   --->   "%tmp_984 = trunc i15 %p_Val2_1 to i1" [S3/conv1d.h:823]   --->   Operation 78 'trunc' 'tmp_984' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_1)   --->   "%tmp_193 = or i1 %tmp_984, %tmp_982" [S3/conv1d.h:823]   --->   Operation 79 'or' 'tmp_193' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_1)   --->   "%tmp_194 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_1, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 80 'partselect' 'tmp_194' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_1)   --->   "%tmp_195 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_194, i1 %tmp_193)" [S3/conv1d.h:823]   --->   Operation 81 'bitconcatenate' 'tmp_195' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_279_1 = icmp ne i6 %tmp_195, 0" [S3/conv1d.h:823]   --->   Operation 82 'icmp' 'tmp_279_1' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/2] (2.77ns)   --->   "%weights12_m_weights_9 = load i7* %weights12_m_weights_8, align 1" [S3/conv1d.h:817]   --->   Operation 83 'load' 'weights12_m_weights_9' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_0132_2_cast = sext i7 %weights12_m_weights_9 to i15" [S3/conv1d.h:823]   --->   Operation 84 'sext' 'p_0132_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i15 %p_0132_2_cast, %p_08_cast" [S3/conv1d.h:823]   --->   Operation 85 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_2)   --->   "%tmp_985 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 14)" [S3/conv1d.h:823]   --->   Operation 86 'bitselect' 'tmp_985' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_145 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_2, i32 7, i32 14)" [S3/conv1d.h:823]   --->   Operation 87 'partselect' 'tmp_145' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_986 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 6)" [S3/conv1d.h:823]   --->   Operation 88 'bitselect' 'tmp_986' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_2)   --->   "%tmp_987 = trunc i15 %p_Val2_2 to i1" [S3/conv1d.h:823]   --->   Operation 89 'trunc' 'tmp_987' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_2)   --->   "%tmp_197 = or i1 %tmp_987, %tmp_985" [S3/conv1d.h:823]   --->   Operation 90 'or' 'tmp_197' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_2)   --->   "%tmp_198 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_2, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 91 'partselect' 'tmp_198' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_2)   --->   "%tmp_199 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_198, i1 %tmp_197)" [S3/conv1d.h:823]   --->   Operation 92 'bitconcatenate' 'tmp_199' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_279_2 = icmp ne i6 %tmp_199, 0" [S3/conv1d.h:823]   --->   Operation 93 'icmp' 'tmp_279_2' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/2] (2.77ns)   --->   "%weights12_m_weights_11 = load i7* %weights12_m_weights_10, align 1" [S3/conv1d.h:817]   --->   Operation 94 'load' 'weights12_m_weights_11' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_0132_3_cast = sext i7 %weights12_m_weights_11 to i15" [S3/conv1d.h:823]   --->   Operation 95 'sext' 'p_0132_3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i15 %p_0132_3_cast, %p_08_cast" [S3/conv1d.h:823]   --->   Operation 96 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_3)   --->   "%tmp_988 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 14)" [S3/conv1d.h:823]   --->   Operation 97 'bitselect' 'tmp_988' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_147 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_3, i32 7, i32 14)" [S3/conv1d.h:823]   --->   Operation 98 'partselect' 'tmp_147' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_989 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 6)" [S3/conv1d.h:823]   --->   Operation 99 'bitselect' 'tmp_989' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_3)   --->   "%tmp_990 = trunc i15 %p_Val2_3 to i1" [S3/conv1d.h:823]   --->   Operation 100 'trunc' 'tmp_990' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_3)   --->   "%tmp_201 = or i1 %tmp_990, %tmp_988" [S3/conv1d.h:823]   --->   Operation 101 'or' 'tmp_201' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_3)   --->   "%tmp_202 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_3, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 102 'partselect' 'tmp_202' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_3)   --->   "%tmp_203 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_202, i1 %tmp_201)" [S3/conv1d.h:823]   --->   Operation 103 'bitconcatenate' 'tmp_203' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_279_3 = icmp ne i6 %tmp_203, 0" [S3/conv1d.h:823]   --->   Operation 104 'icmp' 'tmp_279_3' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.29>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%macRegisters_0_V_6_s = load i8* %macRegisters_0_V_6" [S3/conv1d.h:836]   --->   Operation 105 'load' 'macRegisters_0_V_6_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_1_V_6_s = load i8* %macRegisters_1_V_6" [S3/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_1_V_6_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_2_V_6_s = load i8* %macRegisters_2_V_6" [S3/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_2_V_6_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_3_V_6_s = load i8* %macRegisters_3_V_6" [S3/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_3_V_6_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.80ns)   --->   "%qb_assign_2 = and i1 %tmp_190, %tmp_980" [S3/conv1d.h:823]   --->   Operation 109 'and' 'qb_assign_2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_191 = zext i1 %qb_assign_2 to i8" [S3/conv1d.h:823]   --->   Operation 110 'zext' 'tmp_191' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_191, %macRegisters_0_V_6_s" [S3/conv1d.h:836]   --->   Operation 111 'add' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_141, %tmp1" [S3/conv1d.h:836]   --->   Operation 112 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.80ns)   --->   "%qb_assign_2_1 = and i1 %tmp_279_1, %tmp_983" [S3/conv1d.h:823]   --->   Operation 113 'and' 'qb_assign_2_1' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_280_1 = zext i1 %qb_assign_2_1 to i8" [S3/conv1d.h:823]   --->   Operation 114 'zext' 'tmp_280_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_280_1, %macRegisters_1_V_6_s" [S3/conv1d.h:836]   --->   Operation 115 'add' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %tmp_143, %tmp2" [S3/conv1d.h:836]   --->   Operation 116 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.80ns)   --->   "%qb_assign_2_2 = and i1 %tmp_279_2, %tmp_986" [S3/conv1d.h:823]   --->   Operation 117 'and' 'qb_assign_2_2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_280_2 = zext i1 %qb_assign_2_2 to i8" [S3/conv1d.h:823]   --->   Operation 118 'zext' 'tmp_280_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_280_2, %macRegisters_2_V_6_s" [S3/conv1d.h:836]   --->   Operation 119 'add' 'tmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_145, %tmp3" [S3/conv1d.h:836]   --->   Operation 120 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.80ns)   --->   "%qb_assign_2_3 = and i1 %tmp_279_3, %tmp_989" [S3/conv1d.h:823]   --->   Operation 121 'and' 'qb_assign_2_3' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_280_3 = zext i1 %qb_assign_2_3 to i8" [S3/conv1d.h:823]   --->   Operation 122 'zext' 'tmp_280_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_280_3, %macRegisters_3_V_6_s" [S3/conv1d.h:836]   --->   Operation 123 'add' 'tmp4' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp_147, %tmp4" [S3/conv1d.h:836]   --->   Operation 124 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_6" [S3/conv1d.h:844]   --->   Operation 125 'store' <Predicate = (!tmp_204)> <Delay = 1.30>
ST_5 : Operation 126 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_6" [S3/conv1d.h:844]   --->   Operation 126 'store' <Predicate = (!tmp_204)> <Delay = 1.30>
ST_5 : Operation 127 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_6" [S3/conv1d.h:844]   --->   Operation 127 'store' <Predicate = (!tmp_204)> <Delay = 1.30>
ST_5 : Operation 128 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_6" [S3/conv1d.h:844]   --->   Operation 128 'store' <Predicate = (!tmp_204)> <Delay = 1.30>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:847]   --->   Operation 129 'br' <Predicate = (!tmp_204)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_148 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 -1, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 130 'mux' 'tmp_148' <Predicate = (tmp_204)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_s = add i8 %macRegisters_0_V, %tmp_148" [S3/conv1d.h:859]   --->   Operation 131 'add' 'p_Val2_s' <Predicate = (tmp_204)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23_1)   --->   "%tmp_149 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 1, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 132 'mux' 'tmp_149' <Predicate = (tmp_204)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_23_1 = add i8 %macRegisters_1_V, %tmp_149" [S3/conv1d.h:859]   --->   Operation 133 'add' 'p_Val2_23_1' <Predicate = (tmp_204)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23_2)   --->   "%tmp_150 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 -1, i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 -3, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 134 'mux' 'tmp_150' <Predicate = (tmp_204)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_23_2 = add i8 %macRegisters_2_V, %tmp_150" [S3/conv1d.h:859]   --->   Operation 135 'add' 'p_Val2_23_2' <Predicate = (tmp_204)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23_3)   --->   "%tmp_151 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -3, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 136 'mux' 'tmp_151' <Predicate = (tmp_204)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_23_3 = add i8 %macRegisters_3_V, %tmp_151" [S3/conv1d.h:859]   --->   Operation 137 'add' 'p_Val2_23_3' <Predicate = (tmp_204)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_6"   --->   Operation 138 'store' <Predicate = (tmp_204)> <Delay = 1.30>
ST_5 : Operation 139 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_6"   --->   Operation 139 'store' <Predicate = (tmp_204)> <Delay = 1.30>
ST_5 : Operation 140 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_6"   --->   Operation 140 'store' <Predicate = (tmp_204)> <Delay = 1.30>
ST_5 : Operation 141 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_6"   --->   Operation 141 'store' <Predicate = (tmp_204)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 142 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 143 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2278) nounwind" [S3/conv1d.h:793]   --->   Operation 144 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_183 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str2278)" [S3/conv1d.h:793]   --->   Operation 145 'specregionbegin' 'tmp_183' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S3/conv1d.h:794]   --->   Operation 146 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_V_413 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_23_3, i8 %p_Val2_23_2, i8 %p_Val2_23_1, i8 %p_Val2_s)" [S3/conv1d.h:870]   --->   Operation 147 'bitconcatenate' 'tmp_V_413' <Predicate = (tmp_204)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_413)" [S3/conv1d.h:876]   --->   Operation 148 'write' <Predicate = (tmp_204)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:877]   --->   Operation 149 'br' <Predicate = (tmp_204)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str2278, i32 %tmp_183)" [S3/conv1d.h:878]   --->   Operation 150 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 151 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "ret void" [S3/conv1d.h:884]   --->   Operation 152 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights12_m_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights12_m_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights12_m_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights12_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_6     (alloca         ) [ 01111110]
macRegisters_1_V_6     (alloca         ) [ 01111110]
macRegisters_2_V_6     (alloca         ) [ 01111110]
macRegisters_3_V_6     (alloca         ) [ 01111110]
StgValue_12            (specinterface  ) [ 00000000]
StgValue_13            (specinterface  ) [ 00000000]
StgValue_14            (store          ) [ 00000000]
StgValue_15            (store          ) [ 00000000]
StgValue_16            (store          ) [ 00000000]
StgValue_17            (store          ) [ 00000000]
StgValue_18            (br             ) [ 01111110]
indvar_flatten1        (phi            ) [ 00100000]
indvar_flatten         (phi            ) [ 00100000]
nm                     (phi            ) [ 00100000]
sf                     (phi            ) [ 00100000]
tmp                    (trunc          ) [ 00000000]
tmp_s                  (bitconcatenate ) [ 00000000]
exitcond_flatten       (icmp           ) [ 00111110]
indvar_flatten_next1   (add            ) [ 01111110]
StgValue_27            (br             ) [ 00000000]
exitcond_flatten1      (icmp           ) [ 00000000]
nm_mid                 (select         ) [ 00000000]
tmp_212_mid            (select         ) [ 00000000]
nm_t_mid               (select         ) [ 00000000]
not_exitcond_flatten   (xor            ) [ 00000000]
tmp_886                (icmp           ) [ 00000000]
tmp_213_mid            (and            ) [ 00000000]
nm_2                   (add            ) [ 00000000]
tmp_861                (or             ) [ 00000000]
sf_mid2                (select         ) [ 00000000]
tmp_978                (trunc          ) [ 00000000]
tmp_212_mid1           (bitconcatenate ) [ 00000000]
tmp_212_mid2           (select         ) [ 00000000]
nm_t_mid2              (select         ) [ 00111100]
nm_mid2                (select         ) [ 01111110]
sf_cast1               (zext           ) [ 00000000]
tmp_184                (add            ) [ 00110000]
tmp_204                (icmp           ) [ 00111110]
StgValue_46            (br             ) [ 00000000]
sf_2                   (add            ) [ 01111110]
indvar_flatten_op      (add            ) [ 00000000]
indvar_flatten_next    (select         ) [ 01111110]
tmp_185                (zext           ) [ 00000000]
weights12_m_weights_4  (getelementptr  ) [ 00101000]
weights12_m_weights_6  (getelementptr  ) [ 00101000]
weights12_m_weights_8  (getelementptr  ) [ 00101000]
weights12_m_weights_10 (getelementptr  ) [ 00101000]
tmp_V                  (read           ) [ 00000000]
weights12_m_weights_5  (load           ) [ 00000000]
p_08_cast              (sext           ) [ 00000000]
p_0132_cast            (sext           ) [ 00000000]
p_Val2_s_189           (mul            ) [ 00000000]
tmp_979                (bitselect      ) [ 00000000]
tmp_141                (partselect     ) [ 00100100]
tmp_980                (bitselect      ) [ 00100100]
tmp_981                (trunc          ) [ 00000000]
tmp_187                (or             ) [ 00000000]
tmp_188                (partselect     ) [ 00000000]
tmp_189                (bitconcatenate ) [ 00000000]
tmp_190                (icmp           ) [ 00100100]
weights12_m_weights_7  (load           ) [ 00000000]
p_0132_1_cast          (sext           ) [ 00000000]
p_Val2_1               (mul            ) [ 00000000]
tmp_982                (bitselect      ) [ 00000000]
tmp_143                (partselect     ) [ 00100100]
tmp_983                (bitselect      ) [ 00100100]
tmp_984                (trunc          ) [ 00000000]
tmp_193                (or             ) [ 00000000]
tmp_194                (partselect     ) [ 00000000]
tmp_195                (bitconcatenate ) [ 00000000]
tmp_279_1              (icmp           ) [ 00100100]
weights12_m_weights_9  (load           ) [ 00000000]
p_0132_2_cast          (sext           ) [ 00000000]
p_Val2_2               (mul            ) [ 00000000]
tmp_985                (bitselect      ) [ 00000000]
tmp_145                (partselect     ) [ 00100100]
tmp_986                (bitselect      ) [ 00100100]
tmp_987                (trunc          ) [ 00000000]
tmp_197                (or             ) [ 00000000]
tmp_198                (partselect     ) [ 00000000]
tmp_199                (bitconcatenate ) [ 00000000]
tmp_279_2              (icmp           ) [ 00100100]
weights12_m_weights_11 (load           ) [ 00000000]
p_0132_3_cast          (sext           ) [ 00000000]
p_Val2_3               (mul            ) [ 00000000]
tmp_988                (bitselect      ) [ 00000000]
tmp_147                (partselect     ) [ 00100100]
tmp_989                (bitselect      ) [ 00100100]
tmp_990                (trunc          ) [ 00000000]
tmp_201                (or             ) [ 00000000]
tmp_202                (partselect     ) [ 00000000]
tmp_203                (bitconcatenate ) [ 00000000]
tmp_279_3              (icmp           ) [ 00100100]
macRegisters_0_V_6_s   (load           ) [ 00000000]
macRegisters_1_V_6_s   (load           ) [ 00000000]
macRegisters_2_V_6_s   (load           ) [ 00000000]
macRegisters_3_V_6_s   (load           ) [ 00000000]
qb_assign_2            (and            ) [ 00000000]
tmp_191                (zext           ) [ 00000000]
tmp1                   (add            ) [ 00000000]
macRegisters_0_V       (add            ) [ 00000000]
qb_assign_2_1          (and            ) [ 00000000]
tmp_280_1              (zext           ) [ 00000000]
tmp2                   (add            ) [ 00000000]
macRegisters_1_V       (add            ) [ 00000000]
qb_assign_2_2          (and            ) [ 00000000]
tmp_280_2              (zext           ) [ 00000000]
tmp3                   (add            ) [ 00000000]
macRegisters_2_V       (add            ) [ 00000000]
qb_assign_2_3          (and            ) [ 00000000]
tmp_280_3              (zext           ) [ 00000000]
tmp4                   (add            ) [ 00000000]
macRegisters_3_V       (add            ) [ 00000000]
StgValue_125           (store          ) [ 00000000]
StgValue_126           (store          ) [ 00000000]
StgValue_127           (store          ) [ 00000000]
StgValue_128           (store          ) [ 00000000]
StgValue_129           (br             ) [ 00000000]
tmp_148                (mux            ) [ 00000000]
p_Val2_s               (add            ) [ 00100010]
tmp_149                (mux            ) [ 00000000]
p_Val2_23_1            (add            ) [ 00100010]
tmp_150                (mux            ) [ 00000000]
p_Val2_23_2            (add            ) [ 00100010]
tmp_151                (mux            ) [ 00000000]
p_Val2_23_3            (add            ) [ 00100010]
StgValue_138           (store          ) [ 00000000]
StgValue_139           (store          ) [ 00000000]
StgValue_140           (store          ) [ 00000000]
StgValue_141           (store          ) [ 00000000]
StgValue_142           (specloopname   ) [ 00000000]
StgValue_143           (specloopname   ) [ 00000000]
StgValue_144           (specloopname   ) [ 00000000]
tmp_183                (specregionbegin) [ 00000000]
StgValue_146           (specpipeline   ) [ 00000000]
tmp_V_413              (bitconcatenate ) [ 00000000]
StgValue_148           (write          ) [ 00000000]
StgValue_149           (br             ) [ 00000000]
empty                  (specregionend  ) [ 00000000]
StgValue_151           (br             ) [ 01111110]
StgValue_152           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights12_m_weights_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights12_m_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights12_m_weights_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights12_m_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights12_m_weights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights12_m_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights12_m_weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights12_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i8.i6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2278"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="macRegisters_0_V_6_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_6/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="macRegisters_1_V_6_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_6/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="macRegisters_2_V_6_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_6/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="macRegisters_3_V_6_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_6/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_V_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="StgValue_148_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_148/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="weights12_m_weights_4_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="14" slack="0"/>
<pin id="141" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights12_m_weights_4/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="14" slack="0"/>
<pin id="146" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights12_m_weights_5/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="weights12_m_weights_6_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="14" slack="0"/>
<pin id="154" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights12_m_weights_6/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="14" slack="0"/>
<pin id="159" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights12_m_weights_7/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="weights12_m_weights_8_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="14" slack="0"/>
<pin id="167" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights12_m_weights_8/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights12_m_weights_9/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="weights12_m_weights_10_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="14" slack="0"/>
<pin id="180" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights12_m_weights_10/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="0"/>
<pin id="185" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights12_m_weights_11/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="indvar_flatten1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="25" slack="1"/>
<pin id="191" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="indvar_flatten1_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="25" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="indvar_flatten_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="1"/>
<pin id="202" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="indvar_flatten_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="16" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="nm_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="1"/>
<pin id="213" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="nm_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="7" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="sf_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="1"/>
<pin id="224" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="sf_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="9" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_138/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_139/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_140/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_141/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_s_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="14" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="exitcond_flatten_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="25" slack="0"/>
<pin id="267" dir="0" index="1" bw="25" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="indvar_flatten_next1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="25" slack="0"/>
<pin id="274" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="exitcond_flatten1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="nm_mid_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="7" slack="0"/>
<pin id="287" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_212_mid_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="14" slack="0"/>
<pin id="295" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_212_mid/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="nm_t_mid_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="6" slack="0"/>
<pin id="303" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="not_exitcond_flatten_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_886_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="0"/>
<pin id="315" dir="0" index="1" bw="9" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_886/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_213_mid_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_213_mid/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="nm_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="7" slack="0"/>
<pin id="328" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_2/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_861_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_861/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sf_mid2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="9" slack="0"/>
<pin id="341" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_978_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_978/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_212_mid1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="14" slack="0"/>
<pin id="351" dir="0" index="1" bw="6" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_212_mid1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_212_mid2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="14" slack="0"/>
<pin id="360" dir="0" index="2" bw="14" slack="0"/>
<pin id="361" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_212_mid2/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="nm_t_mid2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="6" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="nm_mid2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="7" slack="0"/>
<pin id="376" dir="0" index="2" bw="7" slack="0"/>
<pin id="377" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sf_cast1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="0"/>
<pin id="383" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_184_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="0"/>
<pin id="387" dir="0" index="1" bw="14" slack="0"/>
<pin id="388" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_184/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_204_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="0"/>
<pin id="393" dir="0" index="1" bw="9" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_204/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sf_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_2/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="indvar_flatten_op_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="indvar_flatten_next_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="16" slack="0"/>
<pin id="413" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_185_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="14" slack="1"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_185/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_08_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_0132_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_Val2_s_189_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s_189/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_979_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="15" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_979/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_141_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="15" slack="0"/>
<pin id="449" dir="0" index="2" bw="4" slack="0"/>
<pin id="450" dir="0" index="3" bw="5" slack="0"/>
<pin id="451" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_141/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_980_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="15" slack="0"/>
<pin id="459" dir="0" index="2" bw="4" slack="0"/>
<pin id="460" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_980/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_981_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="15" slack="0"/>
<pin id="466" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_981/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_187_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_187/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_188_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="0" index="1" bw="15" slack="0"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="0" index="3" bw="4" slack="0"/>
<pin id="479" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_188/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_189_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="5" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_189/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_190_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_190/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_0132_1_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="0"/>
<pin id="500" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_Val2_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_982_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="15" slack="0"/>
<pin id="511" dir="0" index="2" bw="5" slack="0"/>
<pin id="512" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_982/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_143_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="15" slack="0"/>
<pin id="519" dir="0" index="2" bw="4" slack="0"/>
<pin id="520" dir="0" index="3" bw="5" slack="0"/>
<pin id="521" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_143/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_983_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="15" slack="0"/>
<pin id="529" dir="0" index="2" bw="4" slack="0"/>
<pin id="530" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_983/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_984_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="15" slack="0"/>
<pin id="536" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_984/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_193_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_193/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_194_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="15" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="0" index="3" bw="4" slack="0"/>
<pin id="549" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_194/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_195_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="5" slack="0"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_195/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_279_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_279_1/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_0132_2_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_Val2_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="7" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="0"/>
<pin id="575" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_985_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="15" slack="0"/>
<pin id="581" dir="0" index="2" bw="5" slack="0"/>
<pin id="582" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_985/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_145_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="15" slack="0"/>
<pin id="589" dir="0" index="2" bw="4" slack="0"/>
<pin id="590" dir="0" index="3" bw="5" slack="0"/>
<pin id="591" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_145/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_986_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="15" slack="0"/>
<pin id="599" dir="0" index="2" bw="4" slack="0"/>
<pin id="600" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_986/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_987_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="15" slack="0"/>
<pin id="606" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_987/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_197_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_197/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_198_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="0"/>
<pin id="616" dir="0" index="1" bw="15" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="0" index="3" bw="4" slack="0"/>
<pin id="619" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_198/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_199_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="0"/>
<pin id="626" dir="0" index="1" bw="5" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_199/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_279_2_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="6" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_279_2/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_0132_3_cast_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="7" slack="0"/>
<pin id="640" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="p_Val2_3_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="0"/>
<pin id="645" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_988_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="15" slack="0"/>
<pin id="651" dir="0" index="2" bw="5" slack="0"/>
<pin id="652" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_988/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_147_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="15" slack="0"/>
<pin id="659" dir="0" index="2" bw="4" slack="0"/>
<pin id="660" dir="0" index="3" bw="5" slack="0"/>
<pin id="661" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_147/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_989_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="15" slack="0"/>
<pin id="669" dir="0" index="2" bw="4" slack="0"/>
<pin id="670" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_989/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_990_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="15" slack="0"/>
<pin id="676" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_990/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_201_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_201/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_202_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="5" slack="0"/>
<pin id="686" dir="0" index="1" bw="15" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="0" index="3" bw="4" slack="0"/>
<pin id="689" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_202/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_203_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="0" index="1" bw="5" slack="0"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_203/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_279_3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="6" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_279_3/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="macRegisters_0_V_6_s_load_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="4"/>
<pin id="710" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_6_s/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="macRegisters_1_V_6_s_load_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="4"/>
<pin id="713" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_6_s/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="macRegisters_2_V_6_s_load_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="4"/>
<pin id="716" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_6_s/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="macRegisters_3_V_6_s_load_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="4"/>
<pin id="719" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_6_s/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="qb_assign_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="1"/>
<pin id="722" dir="0" index="1" bw="1" slack="1"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_191_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_191/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="8" slack="0"/>
<pin id="731" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="macRegisters_0_V_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="1"/>
<pin id="736" dir="0" index="1" bw="8" slack="0"/>
<pin id="737" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="qb_assign_2_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="1"/>
<pin id="741" dir="0" index="1" bw="1" slack="1"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_1/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_280_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_280_1/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="8" slack="0"/>
<pin id="750" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="macRegisters_1_V_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="1"/>
<pin id="755" dir="0" index="1" bw="8" slack="0"/>
<pin id="756" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="qb_assign_2_2_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="0" index="1" bw="1" slack="1"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_2/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_280_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_280_2/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp3_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="8" slack="0"/>
<pin id="769" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="macRegisters_2_V_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="1"/>
<pin id="774" dir="0" index="1" bw="8" slack="0"/>
<pin id="775" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="qb_assign_2_3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="0" index="1" bw="1" slack="1"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_3/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_280_3_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_280_3/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp4_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="8" slack="0"/>
<pin id="788" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="macRegisters_3_V_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="1"/>
<pin id="793" dir="0" index="1" bw="8" slack="0"/>
<pin id="794" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="796" class="1004" name="StgValue_125_store_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="0"/>
<pin id="798" dir="0" index="1" bw="8" slack="4"/>
<pin id="799" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="StgValue_126_store_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="0"/>
<pin id="803" dir="0" index="1" bw="8" slack="4"/>
<pin id="804" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="StgValue_127_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="0" index="1" bw="8" slack="4"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="StgValue_128_store_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="4"/>
<pin id="814" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_148_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="0" index="2" bw="1" slack="0"/>
<pin id="820" dir="0" index="3" bw="1" slack="0"/>
<pin id="821" dir="0" index="4" bw="1" slack="0"/>
<pin id="822" dir="0" index="5" bw="1" slack="0"/>
<pin id="823" dir="0" index="6" bw="1" slack="0"/>
<pin id="824" dir="0" index="7" bw="1" slack="0"/>
<pin id="825" dir="0" index="8" bw="1" slack="0"/>
<pin id="826" dir="0" index="9" bw="1" slack="0"/>
<pin id="827" dir="0" index="10" bw="1" slack="0"/>
<pin id="828" dir="0" index="11" bw="1" slack="0"/>
<pin id="829" dir="0" index="12" bw="1" slack="0"/>
<pin id="830" dir="0" index="13" bw="1" slack="0"/>
<pin id="831" dir="0" index="14" bw="1" slack="0"/>
<pin id="832" dir="0" index="15" bw="1" slack="0"/>
<pin id="833" dir="0" index="16" bw="1" slack="0"/>
<pin id="834" dir="0" index="17" bw="1" slack="0"/>
<pin id="835" dir="0" index="18" bw="1" slack="0"/>
<pin id="836" dir="0" index="19" bw="1" slack="0"/>
<pin id="837" dir="0" index="20" bw="1" slack="0"/>
<pin id="838" dir="0" index="21" bw="1" slack="0"/>
<pin id="839" dir="0" index="22" bw="1" slack="0"/>
<pin id="840" dir="0" index="23" bw="1" slack="0"/>
<pin id="841" dir="0" index="24" bw="1" slack="0"/>
<pin id="842" dir="0" index="25" bw="1" slack="0"/>
<pin id="843" dir="0" index="26" bw="1" slack="0"/>
<pin id="844" dir="0" index="27" bw="1" slack="0"/>
<pin id="845" dir="0" index="28" bw="1" slack="0"/>
<pin id="846" dir="0" index="29" bw="1" slack="0"/>
<pin id="847" dir="0" index="30" bw="1" slack="0"/>
<pin id="848" dir="0" index="31" bw="1" slack="0"/>
<pin id="849" dir="0" index="32" bw="1" slack="0"/>
<pin id="850" dir="0" index="33" bw="1" slack="0"/>
<pin id="851" dir="0" index="34" bw="1" slack="0"/>
<pin id="852" dir="0" index="35" bw="1" slack="0"/>
<pin id="853" dir="0" index="36" bw="1" slack="0"/>
<pin id="854" dir="0" index="37" bw="1" slack="0"/>
<pin id="855" dir="0" index="38" bw="1" slack="0"/>
<pin id="856" dir="0" index="39" bw="1" slack="0"/>
<pin id="857" dir="0" index="40" bw="1" slack="0"/>
<pin id="858" dir="0" index="41" bw="1" slack="0"/>
<pin id="859" dir="0" index="42" bw="1" slack="0"/>
<pin id="860" dir="0" index="43" bw="1" slack="0"/>
<pin id="861" dir="0" index="44" bw="1" slack="0"/>
<pin id="862" dir="0" index="45" bw="1" slack="0"/>
<pin id="863" dir="0" index="46" bw="1" slack="0"/>
<pin id="864" dir="0" index="47" bw="1" slack="0"/>
<pin id="865" dir="0" index="48" bw="1" slack="0"/>
<pin id="866" dir="0" index="49" bw="1" slack="0"/>
<pin id="867" dir="0" index="50" bw="1" slack="0"/>
<pin id="868" dir="0" index="51" bw="1" slack="0"/>
<pin id="869" dir="0" index="52" bw="1" slack="0"/>
<pin id="870" dir="0" index="53" bw="1" slack="0"/>
<pin id="871" dir="0" index="54" bw="1" slack="0"/>
<pin id="872" dir="0" index="55" bw="1" slack="0"/>
<pin id="873" dir="0" index="56" bw="1" slack="0"/>
<pin id="874" dir="0" index="57" bw="1" slack="0"/>
<pin id="875" dir="0" index="58" bw="1" slack="0"/>
<pin id="876" dir="0" index="59" bw="1" slack="0"/>
<pin id="877" dir="0" index="60" bw="1" slack="0"/>
<pin id="878" dir="0" index="61" bw="1" slack="0"/>
<pin id="879" dir="0" index="62" bw="1" slack="0"/>
<pin id="880" dir="0" index="63" bw="1" slack="0"/>
<pin id="881" dir="0" index="64" bw="1" slack="0"/>
<pin id="882" dir="0" index="65" bw="6" slack="3"/>
<pin id="883" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_148/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="p_Val2_s_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="0"/>
<pin id="951" dir="0" index="1" bw="8" slack="0"/>
<pin id="952" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_149_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="0" index="1" bw="1" slack="0"/>
<pin id="958" dir="0" index="2" bw="1" slack="0"/>
<pin id="959" dir="0" index="3" bw="1" slack="0"/>
<pin id="960" dir="0" index="4" bw="1" slack="0"/>
<pin id="961" dir="0" index="5" bw="1" slack="0"/>
<pin id="962" dir="0" index="6" bw="1" slack="0"/>
<pin id="963" dir="0" index="7" bw="1" slack="0"/>
<pin id="964" dir="0" index="8" bw="1" slack="0"/>
<pin id="965" dir="0" index="9" bw="1" slack="0"/>
<pin id="966" dir="0" index="10" bw="1" slack="0"/>
<pin id="967" dir="0" index="11" bw="1" slack="0"/>
<pin id="968" dir="0" index="12" bw="1" slack="0"/>
<pin id="969" dir="0" index="13" bw="1" slack="0"/>
<pin id="970" dir="0" index="14" bw="1" slack="0"/>
<pin id="971" dir="0" index="15" bw="1" slack="0"/>
<pin id="972" dir="0" index="16" bw="1" slack="0"/>
<pin id="973" dir="0" index="17" bw="1" slack="0"/>
<pin id="974" dir="0" index="18" bw="1" slack="0"/>
<pin id="975" dir="0" index="19" bw="1" slack="0"/>
<pin id="976" dir="0" index="20" bw="1" slack="0"/>
<pin id="977" dir="0" index="21" bw="1" slack="0"/>
<pin id="978" dir="0" index="22" bw="1" slack="0"/>
<pin id="979" dir="0" index="23" bw="1" slack="0"/>
<pin id="980" dir="0" index="24" bw="1" slack="0"/>
<pin id="981" dir="0" index="25" bw="1" slack="0"/>
<pin id="982" dir="0" index="26" bw="1" slack="0"/>
<pin id="983" dir="0" index="27" bw="1" slack="0"/>
<pin id="984" dir="0" index="28" bw="1" slack="0"/>
<pin id="985" dir="0" index="29" bw="1" slack="0"/>
<pin id="986" dir="0" index="30" bw="1" slack="0"/>
<pin id="987" dir="0" index="31" bw="1" slack="0"/>
<pin id="988" dir="0" index="32" bw="1" slack="0"/>
<pin id="989" dir="0" index="33" bw="1" slack="0"/>
<pin id="990" dir="0" index="34" bw="1" slack="0"/>
<pin id="991" dir="0" index="35" bw="1" slack="0"/>
<pin id="992" dir="0" index="36" bw="1" slack="0"/>
<pin id="993" dir="0" index="37" bw="1" slack="0"/>
<pin id="994" dir="0" index="38" bw="1" slack="0"/>
<pin id="995" dir="0" index="39" bw="1" slack="0"/>
<pin id="996" dir="0" index="40" bw="1" slack="0"/>
<pin id="997" dir="0" index="41" bw="1" slack="0"/>
<pin id="998" dir="0" index="42" bw="1" slack="0"/>
<pin id="999" dir="0" index="43" bw="1" slack="0"/>
<pin id="1000" dir="0" index="44" bw="1" slack="0"/>
<pin id="1001" dir="0" index="45" bw="1" slack="0"/>
<pin id="1002" dir="0" index="46" bw="1" slack="0"/>
<pin id="1003" dir="0" index="47" bw="1" slack="0"/>
<pin id="1004" dir="0" index="48" bw="1" slack="0"/>
<pin id="1005" dir="0" index="49" bw="1" slack="0"/>
<pin id="1006" dir="0" index="50" bw="1" slack="0"/>
<pin id="1007" dir="0" index="51" bw="1" slack="0"/>
<pin id="1008" dir="0" index="52" bw="1" slack="0"/>
<pin id="1009" dir="0" index="53" bw="1" slack="0"/>
<pin id="1010" dir="0" index="54" bw="1" slack="0"/>
<pin id="1011" dir="0" index="55" bw="1" slack="0"/>
<pin id="1012" dir="0" index="56" bw="1" slack="0"/>
<pin id="1013" dir="0" index="57" bw="1" slack="0"/>
<pin id="1014" dir="0" index="58" bw="1" slack="0"/>
<pin id="1015" dir="0" index="59" bw="1" slack="0"/>
<pin id="1016" dir="0" index="60" bw="1" slack="0"/>
<pin id="1017" dir="0" index="61" bw="1" slack="0"/>
<pin id="1018" dir="0" index="62" bw="1" slack="0"/>
<pin id="1019" dir="0" index="63" bw="1" slack="0"/>
<pin id="1020" dir="0" index="64" bw="1" slack="0"/>
<pin id="1021" dir="0" index="65" bw="6" slack="3"/>
<pin id="1022" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_149/5 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="p_Val2_23_1_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="0"/>
<pin id="1090" dir="0" index="1" bw="8" slack="0"/>
<pin id="1091" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_23_1/5 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="tmp_150_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="0" index="2" bw="1" slack="0"/>
<pin id="1098" dir="0" index="3" bw="1" slack="0"/>
<pin id="1099" dir="0" index="4" bw="1" slack="0"/>
<pin id="1100" dir="0" index="5" bw="1" slack="0"/>
<pin id="1101" dir="0" index="6" bw="1" slack="0"/>
<pin id="1102" dir="0" index="7" bw="1" slack="0"/>
<pin id="1103" dir="0" index="8" bw="1" slack="0"/>
<pin id="1104" dir="0" index="9" bw="1" slack="0"/>
<pin id="1105" dir="0" index="10" bw="1" slack="0"/>
<pin id="1106" dir="0" index="11" bw="1" slack="0"/>
<pin id="1107" dir="0" index="12" bw="1" slack="0"/>
<pin id="1108" dir="0" index="13" bw="1" slack="0"/>
<pin id="1109" dir="0" index="14" bw="1" slack="0"/>
<pin id="1110" dir="0" index="15" bw="1" slack="0"/>
<pin id="1111" dir="0" index="16" bw="1" slack="0"/>
<pin id="1112" dir="0" index="17" bw="1" slack="0"/>
<pin id="1113" dir="0" index="18" bw="1" slack="0"/>
<pin id="1114" dir="0" index="19" bw="1" slack="0"/>
<pin id="1115" dir="0" index="20" bw="1" slack="0"/>
<pin id="1116" dir="0" index="21" bw="1" slack="0"/>
<pin id="1117" dir="0" index="22" bw="1" slack="0"/>
<pin id="1118" dir="0" index="23" bw="1" slack="0"/>
<pin id="1119" dir="0" index="24" bw="1" slack="0"/>
<pin id="1120" dir="0" index="25" bw="1" slack="0"/>
<pin id="1121" dir="0" index="26" bw="1" slack="0"/>
<pin id="1122" dir="0" index="27" bw="1" slack="0"/>
<pin id="1123" dir="0" index="28" bw="1" slack="0"/>
<pin id="1124" dir="0" index="29" bw="1" slack="0"/>
<pin id="1125" dir="0" index="30" bw="1" slack="0"/>
<pin id="1126" dir="0" index="31" bw="1" slack="0"/>
<pin id="1127" dir="0" index="32" bw="1" slack="0"/>
<pin id="1128" dir="0" index="33" bw="1" slack="0"/>
<pin id="1129" dir="0" index="34" bw="1" slack="0"/>
<pin id="1130" dir="0" index="35" bw="1" slack="0"/>
<pin id="1131" dir="0" index="36" bw="1" slack="0"/>
<pin id="1132" dir="0" index="37" bw="1" slack="0"/>
<pin id="1133" dir="0" index="38" bw="1" slack="0"/>
<pin id="1134" dir="0" index="39" bw="1" slack="0"/>
<pin id="1135" dir="0" index="40" bw="1" slack="0"/>
<pin id="1136" dir="0" index="41" bw="1" slack="0"/>
<pin id="1137" dir="0" index="42" bw="1" slack="0"/>
<pin id="1138" dir="0" index="43" bw="1" slack="0"/>
<pin id="1139" dir="0" index="44" bw="1" slack="0"/>
<pin id="1140" dir="0" index="45" bw="1" slack="0"/>
<pin id="1141" dir="0" index="46" bw="1" slack="0"/>
<pin id="1142" dir="0" index="47" bw="1" slack="0"/>
<pin id="1143" dir="0" index="48" bw="1" slack="0"/>
<pin id="1144" dir="0" index="49" bw="1" slack="0"/>
<pin id="1145" dir="0" index="50" bw="3" slack="0"/>
<pin id="1146" dir="0" index="51" bw="1" slack="0"/>
<pin id="1147" dir="0" index="52" bw="1" slack="0"/>
<pin id="1148" dir="0" index="53" bw="1" slack="0"/>
<pin id="1149" dir="0" index="54" bw="1" slack="0"/>
<pin id="1150" dir="0" index="55" bw="1" slack="0"/>
<pin id="1151" dir="0" index="56" bw="1" slack="0"/>
<pin id="1152" dir="0" index="57" bw="1" slack="0"/>
<pin id="1153" dir="0" index="58" bw="1" slack="0"/>
<pin id="1154" dir="0" index="59" bw="1" slack="0"/>
<pin id="1155" dir="0" index="60" bw="1" slack="0"/>
<pin id="1156" dir="0" index="61" bw="1" slack="0"/>
<pin id="1157" dir="0" index="62" bw="1" slack="0"/>
<pin id="1158" dir="0" index="63" bw="1" slack="0"/>
<pin id="1159" dir="0" index="64" bw="1" slack="0"/>
<pin id="1160" dir="0" index="65" bw="6" slack="3"/>
<pin id="1161" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_150/5 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="p_Val2_23_2_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="0"/>
<pin id="1229" dir="0" index="1" bw="8" slack="0"/>
<pin id="1230" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_23_2/5 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="tmp_151_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="8" slack="0"/>
<pin id="1235" dir="0" index="1" bw="1" slack="0"/>
<pin id="1236" dir="0" index="2" bw="1" slack="0"/>
<pin id="1237" dir="0" index="3" bw="1" slack="0"/>
<pin id="1238" dir="0" index="4" bw="1" slack="0"/>
<pin id="1239" dir="0" index="5" bw="1" slack="0"/>
<pin id="1240" dir="0" index="6" bw="1" slack="0"/>
<pin id="1241" dir="0" index="7" bw="1" slack="0"/>
<pin id="1242" dir="0" index="8" bw="1" slack="0"/>
<pin id="1243" dir="0" index="9" bw="1" slack="0"/>
<pin id="1244" dir="0" index="10" bw="1" slack="0"/>
<pin id="1245" dir="0" index="11" bw="1" slack="0"/>
<pin id="1246" dir="0" index="12" bw="1" slack="0"/>
<pin id="1247" dir="0" index="13" bw="1" slack="0"/>
<pin id="1248" dir="0" index="14" bw="1" slack="0"/>
<pin id="1249" dir="0" index="15" bw="1" slack="0"/>
<pin id="1250" dir="0" index="16" bw="1" slack="0"/>
<pin id="1251" dir="0" index="17" bw="1" slack="0"/>
<pin id="1252" dir="0" index="18" bw="1" slack="0"/>
<pin id="1253" dir="0" index="19" bw="1" slack="0"/>
<pin id="1254" dir="0" index="20" bw="1" slack="0"/>
<pin id="1255" dir="0" index="21" bw="1" slack="0"/>
<pin id="1256" dir="0" index="22" bw="1" slack="0"/>
<pin id="1257" dir="0" index="23" bw="1" slack="0"/>
<pin id="1258" dir="0" index="24" bw="1" slack="0"/>
<pin id="1259" dir="0" index="25" bw="1" slack="0"/>
<pin id="1260" dir="0" index="26" bw="1" slack="0"/>
<pin id="1261" dir="0" index="27" bw="1" slack="0"/>
<pin id="1262" dir="0" index="28" bw="1" slack="0"/>
<pin id="1263" dir="0" index="29" bw="1" slack="0"/>
<pin id="1264" dir="0" index="30" bw="1" slack="0"/>
<pin id="1265" dir="0" index="31" bw="1" slack="0"/>
<pin id="1266" dir="0" index="32" bw="1" slack="0"/>
<pin id="1267" dir="0" index="33" bw="1" slack="0"/>
<pin id="1268" dir="0" index="34" bw="3" slack="0"/>
<pin id="1269" dir="0" index="35" bw="1" slack="0"/>
<pin id="1270" dir="0" index="36" bw="1" slack="0"/>
<pin id="1271" dir="0" index="37" bw="1" slack="0"/>
<pin id="1272" dir="0" index="38" bw="1" slack="0"/>
<pin id="1273" dir="0" index="39" bw="1" slack="0"/>
<pin id="1274" dir="0" index="40" bw="1" slack="0"/>
<pin id="1275" dir="0" index="41" bw="1" slack="0"/>
<pin id="1276" dir="0" index="42" bw="1" slack="0"/>
<pin id="1277" dir="0" index="43" bw="1" slack="0"/>
<pin id="1278" dir="0" index="44" bw="1" slack="0"/>
<pin id="1279" dir="0" index="45" bw="1" slack="0"/>
<pin id="1280" dir="0" index="46" bw="1" slack="0"/>
<pin id="1281" dir="0" index="47" bw="1" slack="0"/>
<pin id="1282" dir="0" index="48" bw="1" slack="0"/>
<pin id="1283" dir="0" index="49" bw="1" slack="0"/>
<pin id="1284" dir="0" index="50" bw="1" slack="0"/>
<pin id="1285" dir="0" index="51" bw="1" slack="0"/>
<pin id="1286" dir="0" index="52" bw="1" slack="0"/>
<pin id="1287" dir="0" index="53" bw="1" slack="0"/>
<pin id="1288" dir="0" index="54" bw="1" slack="0"/>
<pin id="1289" dir="0" index="55" bw="1" slack="0"/>
<pin id="1290" dir="0" index="56" bw="1" slack="0"/>
<pin id="1291" dir="0" index="57" bw="1" slack="0"/>
<pin id="1292" dir="0" index="58" bw="1" slack="0"/>
<pin id="1293" dir="0" index="59" bw="1" slack="0"/>
<pin id="1294" dir="0" index="60" bw="1" slack="0"/>
<pin id="1295" dir="0" index="61" bw="1" slack="0"/>
<pin id="1296" dir="0" index="62" bw="1" slack="0"/>
<pin id="1297" dir="0" index="63" bw="1" slack="0"/>
<pin id="1298" dir="0" index="64" bw="1" slack="0"/>
<pin id="1299" dir="0" index="65" bw="6" slack="3"/>
<pin id="1300" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_151/5 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="p_Val2_23_3_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="8" slack="0"/>
<pin id="1368" dir="0" index="1" bw="8" slack="0"/>
<pin id="1369" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_23_3/5 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="tmp_V_413_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="32" slack="0"/>
<pin id="1374" dir="0" index="1" bw="8" slack="1"/>
<pin id="1375" dir="0" index="2" bw="8" slack="1"/>
<pin id="1376" dir="0" index="3" bw="8" slack="1"/>
<pin id="1377" dir="0" index="4" bw="8" slack="1"/>
<pin id="1378" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_413/6 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="macRegisters_0_V_6_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="8" slack="0"/>
<pin id="1383" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_6 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="macRegisters_1_V_6_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="8" slack="0"/>
<pin id="1390" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_6 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="macRegisters_2_V_6_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="8" slack="0"/>
<pin id="1397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_6 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="macRegisters_3_V_6_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="8" slack="0"/>
<pin id="1404" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_6 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="exitcond_flatten_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="1" slack="1"/>
<pin id="1411" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1413" class="1005" name="indvar_flatten_next1_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="25" slack="0"/>
<pin id="1415" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="nm_t_mid2_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="6" slack="3"/>
<pin id="1420" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="nm_mid2_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="7" slack="0"/>
<pin id="1428" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="tmp_184_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="14" slack="1"/>
<pin id="1433" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_184 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="tmp_204_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="3"/>
<pin id="1438" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_204 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="sf_2_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="9" slack="0"/>
<pin id="1442" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="sf_2 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="indvar_flatten_next_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="16" slack="0"/>
<pin id="1447" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1450" class="1005" name="weights12_m_weights_4_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="14" slack="1"/>
<pin id="1452" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights12_m_weights_4 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="weights12_m_weights_6_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="14" slack="1"/>
<pin id="1457" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights12_m_weights_6 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="weights12_m_weights_8_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="14" slack="1"/>
<pin id="1462" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights12_m_weights_8 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="weights12_m_weights_10_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="14" slack="1"/>
<pin id="1467" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights12_m_weights_10 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="tmp_141_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="8" slack="1"/>
<pin id="1472" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_141 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="tmp_980_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="1" slack="1"/>
<pin id="1477" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_980 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="tmp_190_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="1" slack="1"/>
<pin id="1482" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_190 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="tmp_143_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="8" slack="1"/>
<pin id="1487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_143 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="tmp_983_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="1" slack="1"/>
<pin id="1492" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_983 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="tmp_279_1_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="1" slack="1"/>
<pin id="1497" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_279_1 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="tmp_145_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="8" slack="1"/>
<pin id="1502" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_145 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="tmp_986_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="1" slack="1"/>
<pin id="1507" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_986 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="tmp_279_2_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="1" slack="1"/>
<pin id="1512" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_279_2 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="tmp_147_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="8" slack="1"/>
<pin id="1517" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="tmp_989_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="1" slack="1"/>
<pin id="1522" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_989 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="tmp_279_3_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="1" slack="1"/>
<pin id="1527" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_279_3 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="p_Val2_s_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="8" slack="1"/>
<pin id="1532" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1535" class="1005" name="p_Val2_23_1_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="8" slack="1"/>
<pin id="1537" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23_1 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="p_Val2_23_2_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="8" slack="1"/>
<pin id="1542" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23_2 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="p_Val2_23_3_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="8" slack="1"/>
<pin id="1547" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="62" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="104" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="60" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="215" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="193" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="193" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="204" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="215" pin="4"/><net_sink comp="283" pin=2"/></net>

<net id="296"><net_src comp="277" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="257" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="277" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="253" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="277" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="48" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="226" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="50" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="307" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="283" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="319" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="277" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="226" pin="4"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="325" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="36" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="26" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="319" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="349" pin="3"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="291" pin="3"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="319" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="345" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="299" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="319" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="325" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="283" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="337" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="357" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="337" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="337" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="204" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="58" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="277" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="58" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="403" pin="2"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="417" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="427"><net_src comp="124" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="144" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="424" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="64" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="66" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="452"><net_src comp="68" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="432" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="70" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="66" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="461"><net_src comp="64" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="432" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="72" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="467"><net_src comp="432" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="438" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="74" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="432" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="12" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="76" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="489"><net_src comp="78" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="474" pin="4"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="468" pin="2"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="46" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="157" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="424" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="64" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="66" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="522"><net_src comp="68" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="502" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="70" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="66" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="531"><net_src comp="64" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="502" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="72" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="502" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="508" pin="3"/><net_sink comp="538" pin=1"/></net>

<net id="550"><net_src comp="74" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="502" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="12" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="76" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="559"><net_src comp="78" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="544" pin="4"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="538" pin="2"/><net_sink comp="554" pin=2"/></net>

<net id="566"><net_src comp="554" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="46" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="170" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="424" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="64" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="572" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="66" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="592"><net_src comp="68" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="572" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="70" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="66" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="601"><net_src comp="64" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="572" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="72" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="572" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="578" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="74" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="572" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="12" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="76" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="629"><net_src comp="78" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="614" pin="4"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="608" pin="2"/><net_sink comp="624" pin=2"/></net>

<net id="636"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="46" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="183" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="638" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="424" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="64" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="642" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="66" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="662"><net_src comp="68" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="642" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="70" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="66" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="671"><net_src comp="64" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="642" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="72" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="677"><net_src comp="642" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="648" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="690"><net_src comp="74" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="642" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="12" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="693"><net_src comp="76" pin="0"/><net_sink comp="684" pin=3"/></net>

<net id="699"><net_src comp="78" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="684" pin="4"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="678" pin="2"/><net_sink comp="694" pin=2"/></net>

<net id="706"><net_src comp="694" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="46" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="727"><net_src comp="720" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="724" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="708" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="728" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="746"><net_src comp="739" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="743" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="711" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="747" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="765"><net_src comp="758" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="762" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="714" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="766" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="784"><net_src comp="777" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="781" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="717" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="785" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="791" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="805"><net_src comp="772" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="753" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="815"><net_src comp="734" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="884"><net_src comp="80" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="885"><net_src comp="26" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="886"><net_src comp="26" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="887"><net_src comp="26" pin="0"/><net_sink comp="816" pin=3"/></net>

<net id="888"><net_src comp="26" pin="0"/><net_sink comp="816" pin=4"/></net>

<net id="889"><net_src comp="26" pin="0"/><net_sink comp="816" pin=5"/></net>

<net id="890"><net_src comp="26" pin="0"/><net_sink comp="816" pin=6"/></net>

<net id="891"><net_src comp="26" pin="0"/><net_sink comp="816" pin=7"/></net>

<net id="892"><net_src comp="26" pin="0"/><net_sink comp="816" pin=8"/></net>

<net id="893"><net_src comp="26" pin="0"/><net_sink comp="816" pin=9"/></net>

<net id="894"><net_src comp="26" pin="0"/><net_sink comp="816" pin=10"/></net>

<net id="895"><net_src comp="26" pin="0"/><net_sink comp="816" pin=11"/></net>

<net id="896"><net_src comp="26" pin="0"/><net_sink comp="816" pin=12"/></net>

<net id="897"><net_src comp="26" pin="0"/><net_sink comp="816" pin=13"/></net>

<net id="898"><net_src comp="26" pin="0"/><net_sink comp="816" pin=14"/></net>

<net id="899"><net_src comp="26" pin="0"/><net_sink comp="816" pin=15"/></net>

<net id="900"><net_src comp="26" pin="0"/><net_sink comp="816" pin=16"/></net>

<net id="901"><net_src comp="82" pin="0"/><net_sink comp="816" pin=17"/></net>

<net id="902"><net_src comp="82" pin="0"/><net_sink comp="816" pin=18"/></net>

<net id="903"><net_src comp="26" pin="0"/><net_sink comp="816" pin=19"/></net>

<net id="904"><net_src comp="82" pin="0"/><net_sink comp="816" pin=20"/></net>

<net id="905"><net_src comp="26" pin="0"/><net_sink comp="816" pin=21"/></net>

<net id="906"><net_src comp="26" pin="0"/><net_sink comp="816" pin=22"/></net>

<net id="907"><net_src comp="26" pin="0"/><net_sink comp="816" pin=23"/></net>

<net id="908"><net_src comp="26" pin="0"/><net_sink comp="816" pin=24"/></net>

<net id="909"><net_src comp="26" pin="0"/><net_sink comp="816" pin=25"/></net>

<net id="910"><net_src comp="26" pin="0"/><net_sink comp="816" pin=26"/></net>

<net id="911"><net_src comp="82" pin="0"/><net_sink comp="816" pin=27"/></net>

<net id="912"><net_src comp="26" pin="0"/><net_sink comp="816" pin=28"/></net>

<net id="913"><net_src comp="26" pin="0"/><net_sink comp="816" pin=29"/></net>

<net id="914"><net_src comp="26" pin="0"/><net_sink comp="816" pin=30"/></net>

<net id="915"><net_src comp="26" pin="0"/><net_sink comp="816" pin=31"/></net>

<net id="916"><net_src comp="26" pin="0"/><net_sink comp="816" pin=32"/></net>

<net id="917"><net_src comp="26" pin="0"/><net_sink comp="816" pin=33"/></net>

<net id="918"><net_src comp="26" pin="0"/><net_sink comp="816" pin=34"/></net>

<net id="919"><net_src comp="26" pin="0"/><net_sink comp="816" pin=35"/></net>

<net id="920"><net_src comp="26" pin="0"/><net_sink comp="816" pin=36"/></net>

<net id="921"><net_src comp="26" pin="0"/><net_sink comp="816" pin=37"/></net>

<net id="922"><net_src comp="26" pin="0"/><net_sink comp="816" pin=38"/></net>

<net id="923"><net_src comp="26" pin="0"/><net_sink comp="816" pin=39"/></net>

<net id="924"><net_src comp="26" pin="0"/><net_sink comp="816" pin=40"/></net>

<net id="925"><net_src comp="26" pin="0"/><net_sink comp="816" pin=41"/></net>

<net id="926"><net_src comp="26" pin="0"/><net_sink comp="816" pin=42"/></net>

<net id="927"><net_src comp="26" pin="0"/><net_sink comp="816" pin=43"/></net>

<net id="928"><net_src comp="26" pin="0"/><net_sink comp="816" pin=44"/></net>

<net id="929"><net_src comp="26" pin="0"/><net_sink comp="816" pin=45"/></net>

<net id="930"><net_src comp="26" pin="0"/><net_sink comp="816" pin=46"/></net>

<net id="931"><net_src comp="26" pin="0"/><net_sink comp="816" pin=47"/></net>

<net id="932"><net_src comp="82" pin="0"/><net_sink comp="816" pin=48"/></net>

<net id="933"><net_src comp="26" pin="0"/><net_sink comp="816" pin=49"/></net>

<net id="934"><net_src comp="26" pin="0"/><net_sink comp="816" pin=50"/></net>

<net id="935"><net_src comp="26" pin="0"/><net_sink comp="816" pin=51"/></net>

<net id="936"><net_src comp="26" pin="0"/><net_sink comp="816" pin=52"/></net>

<net id="937"><net_src comp="26" pin="0"/><net_sink comp="816" pin=53"/></net>

<net id="938"><net_src comp="82" pin="0"/><net_sink comp="816" pin=54"/></net>

<net id="939"><net_src comp="26" pin="0"/><net_sink comp="816" pin=55"/></net>

<net id="940"><net_src comp="26" pin="0"/><net_sink comp="816" pin=56"/></net>

<net id="941"><net_src comp="26" pin="0"/><net_sink comp="816" pin=57"/></net>

<net id="942"><net_src comp="26" pin="0"/><net_sink comp="816" pin=58"/></net>

<net id="943"><net_src comp="26" pin="0"/><net_sink comp="816" pin=59"/></net>

<net id="944"><net_src comp="26" pin="0"/><net_sink comp="816" pin=60"/></net>

<net id="945"><net_src comp="26" pin="0"/><net_sink comp="816" pin=61"/></net>

<net id="946"><net_src comp="26" pin="0"/><net_sink comp="816" pin=62"/></net>

<net id="947"><net_src comp="26" pin="0"/><net_sink comp="816" pin=63"/></net>

<net id="948"><net_src comp="26" pin="0"/><net_sink comp="816" pin=64"/></net>

<net id="953"><net_src comp="734" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="816" pin="66"/><net_sink comp="949" pin=1"/></net>

<net id="1023"><net_src comp="80" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="1024"><net_src comp="26" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="1025"><net_src comp="26" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="1026"><net_src comp="26" pin="0"/><net_sink comp="955" pin=3"/></net>

<net id="1027"><net_src comp="26" pin="0"/><net_sink comp="955" pin=4"/></net>

<net id="1028"><net_src comp="26" pin="0"/><net_sink comp="955" pin=5"/></net>

<net id="1029"><net_src comp="26" pin="0"/><net_sink comp="955" pin=6"/></net>

<net id="1030"><net_src comp="26" pin="0"/><net_sink comp="955" pin=7"/></net>

<net id="1031"><net_src comp="26" pin="0"/><net_sink comp="955" pin=8"/></net>

<net id="1032"><net_src comp="26" pin="0"/><net_sink comp="955" pin=9"/></net>

<net id="1033"><net_src comp="26" pin="0"/><net_sink comp="955" pin=10"/></net>

<net id="1034"><net_src comp="26" pin="0"/><net_sink comp="955" pin=11"/></net>

<net id="1035"><net_src comp="26" pin="0"/><net_sink comp="955" pin=12"/></net>

<net id="1036"><net_src comp="26" pin="0"/><net_sink comp="955" pin=13"/></net>

<net id="1037"><net_src comp="26" pin="0"/><net_sink comp="955" pin=14"/></net>

<net id="1038"><net_src comp="26" pin="0"/><net_sink comp="955" pin=15"/></net>

<net id="1039"><net_src comp="82" pin="0"/><net_sink comp="955" pin=16"/></net>

<net id="1040"><net_src comp="26" pin="0"/><net_sink comp="955" pin=17"/></net>

<net id="1041"><net_src comp="26" pin="0"/><net_sink comp="955" pin=18"/></net>

<net id="1042"><net_src comp="26" pin="0"/><net_sink comp="955" pin=19"/></net>

<net id="1043"><net_src comp="26" pin="0"/><net_sink comp="955" pin=20"/></net>

<net id="1044"><net_src comp="26" pin="0"/><net_sink comp="955" pin=21"/></net>

<net id="1045"><net_src comp="26" pin="0"/><net_sink comp="955" pin=22"/></net>

<net id="1046"><net_src comp="26" pin="0"/><net_sink comp="955" pin=23"/></net>

<net id="1047"><net_src comp="26" pin="0"/><net_sink comp="955" pin=24"/></net>

<net id="1048"><net_src comp="26" pin="0"/><net_sink comp="955" pin=25"/></net>

<net id="1049"><net_src comp="84" pin="0"/><net_sink comp="955" pin=26"/></net>

<net id="1050"><net_src comp="26" pin="0"/><net_sink comp="955" pin=27"/></net>

<net id="1051"><net_src comp="26" pin="0"/><net_sink comp="955" pin=28"/></net>

<net id="1052"><net_src comp="26" pin="0"/><net_sink comp="955" pin=29"/></net>

<net id="1053"><net_src comp="26" pin="0"/><net_sink comp="955" pin=30"/></net>

<net id="1054"><net_src comp="26" pin="0"/><net_sink comp="955" pin=31"/></net>

<net id="1055"><net_src comp="26" pin="0"/><net_sink comp="955" pin=32"/></net>

<net id="1056"><net_src comp="26" pin="0"/><net_sink comp="955" pin=33"/></net>

<net id="1057"><net_src comp="26" pin="0"/><net_sink comp="955" pin=34"/></net>

<net id="1058"><net_src comp="26" pin="0"/><net_sink comp="955" pin=35"/></net>

<net id="1059"><net_src comp="26" pin="0"/><net_sink comp="955" pin=36"/></net>

<net id="1060"><net_src comp="26" pin="0"/><net_sink comp="955" pin=37"/></net>

<net id="1061"><net_src comp="26" pin="0"/><net_sink comp="955" pin=38"/></net>

<net id="1062"><net_src comp="26" pin="0"/><net_sink comp="955" pin=39"/></net>

<net id="1063"><net_src comp="26" pin="0"/><net_sink comp="955" pin=40"/></net>

<net id="1064"><net_src comp="84" pin="0"/><net_sink comp="955" pin=41"/></net>

<net id="1065"><net_src comp="26" pin="0"/><net_sink comp="955" pin=42"/></net>

<net id="1066"><net_src comp="82" pin="0"/><net_sink comp="955" pin=43"/></net>

<net id="1067"><net_src comp="26" pin="0"/><net_sink comp="955" pin=44"/></net>

<net id="1068"><net_src comp="26" pin="0"/><net_sink comp="955" pin=45"/></net>

<net id="1069"><net_src comp="26" pin="0"/><net_sink comp="955" pin=46"/></net>

<net id="1070"><net_src comp="26" pin="0"/><net_sink comp="955" pin=47"/></net>

<net id="1071"><net_src comp="26" pin="0"/><net_sink comp="955" pin=48"/></net>

<net id="1072"><net_src comp="26" pin="0"/><net_sink comp="955" pin=49"/></net>

<net id="1073"><net_src comp="26" pin="0"/><net_sink comp="955" pin=50"/></net>

<net id="1074"><net_src comp="26" pin="0"/><net_sink comp="955" pin=51"/></net>

<net id="1075"><net_src comp="26" pin="0"/><net_sink comp="955" pin=52"/></net>

<net id="1076"><net_src comp="26" pin="0"/><net_sink comp="955" pin=53"/></net>

<net id="1077"><net_src comp="26" pin="0"/><net_sink comp="955" pin=54"/></net>

<net id="1078"><net_src comp="26" pin="0"/><net_sink comp="955" pin=55"/></net>

<net id="1079"><net_src comp="26" pin="0"/><net_sink comp="955" pin=56"/></net>

<net id="1080"><net_src comp="26" pin="0"/><net_sink comp="955" pin=57"/></net>

<net id="1081"><net_src comp="26" pin="0"/><net_sink comp="955" pin=58"/></net>

<net id="1082"><net_src comp="26" pin="0"/><net_sink comp="955" pin=59"/></net>

<net id="1083"><net_src comp="26" pin="0"/><net_sink comp="955" pin=60"/></net>

<net id="1084"><net_src comp="26" pin="0"/><net_sink comp="955" pin=61"/></net>

<net id="1085"><net_src comp="82" pin="0"/><net_sink comp="955" pin=62"/></net>

<net id="1086"><net_src comp="84" pin="0"/><net_sink comp="955" pin=63"/></net>

<net id="1087"><net_src comp="26" pin="0"/><net_sink comp="955" pin=64"/></net>

<net id="1092"><net_src comp="753" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="955" pin="66"/><net_sink comp="1088" pin=1"/></net>

<net id="1162"><net_src comp="80" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1163"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1164"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=2"/></net>

<net id="1165"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=3"/></net>

<net id="1166"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=4"/></net>

<net id="1167"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=5"/></net>

<net id="1168"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=6"/></net>

<net id="1169"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=7"/></net>

<net id="1170"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=8"/></net>

<net id="1171"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=9"/></net>

<net id="1172"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=10"/></net>

<net id="1173"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=11"/></net>

<net id="1174"><net_src comp="82" pin="0"/><net_sink comp="1094" pin=12"/></net>

<net id="1175"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=13"/></net>

<net id="1176"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=14"/></net>

<net id="1177"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=15"/></net>

<net id="1178"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=16"/></net>

<net id="1179"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=17"/></net>

<net id="1180"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=18"/></net>

<net id="1181"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=19"/></net>

<net id="1182"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=20"/></net>

<net id="1183"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=21"/></net>

<net id="1184"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=22"/></net>

<net id="1185"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=23"/></net>

<net id="1186"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=24"/></net>

<net id="1187"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=25"/></net>

<net id="1188"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=26"/></net>

<net id="1189"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=27"/></net>

<net id="1190"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=28"/></net>

<net id="1191"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=29"/></net>

<net id="1192"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=30"/></net>

<net id="1193"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=31"/></net>

<net id="1194"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=32"/></net>

<net id="1195"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=33"/></net>

<net id="1196"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=34"/></net>

<net id="1197"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=35"/></net>

<net id="1198"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=36"/></net>

<net id="1199"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=37"/></net>

<net id="1200"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=38"/></net>

<net id="1201"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=39"/></net>

<net id="1202"><net_src comp="84" pin="0"/><net_sink comp="1094" pin=40"/></net>

<net id="1203"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=41"/></net>

<net id="1204"><net_src comp="82" pin="0"/><net_sink comp="1094" pin=42"/></net>

<net id="1205"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=43"/></net>

<net id="1206"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=44"/></net>

<net id="1207"><net_src comp="84" pin="0"/><net_sink comp="1094" pin=45"/></net>

<net id="1208"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=46"/></net>

<net id="1209"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=47"/></net>

<net id="1210"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=48"/></net>

<net id="1211"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=49"/></net>

<net id="1212"><net_src comp="86" pin="0"/><net_sink comp="1094" pin=50"/></net>

<net id="1213"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=51"/></net>

<net id="1214"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=52"/></net>

<net id="1215"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=53"/></net>

<net id="1216"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=54"/></net>

<net id="1217"><net_src comp="82" pin="0"/><net_sink comp="1094" pin=55"/></net>

<net id="1218"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=56"/></net>

<net id="1219"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=57"/></net>

<net id="1220"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=58"/></net>

<net id="1221"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=59"/></net>

<net id="1222"><net_src comp="82" pin="0"/><net_sink comp="1094" pin=60"/></net>

<net id="1223"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=61"/></net>

<net id="1224"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=62"/></net>

<net id="1225"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=63"/></net>

<net id="1226"><net_src comp="26" pin="0"/><net_sink comp="1094" pin=64"/></net>

<net id="1231"><net_src comp="772" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="1094" pin="66"/><net_sink comp="1227" pin=1"/></net>

<net id="1301"><net_src comp="80" pin="0"/><net_sink comp="1233" pin=0"/></net>

<net id="1302"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=1"/></net>

<net id="1303"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=2"/></net>

<net id="1304"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=3"/></net>

<net id="1305"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=4"/></net>

<net id="1306"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=5"/></net>

<net id="1307"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=6"/></net>

<net id="1308"><net_src comp="84" pin="0"/><net_sink comp="1233" pin=7"/></net>

<net id="1309"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=8"/></net>

<net id="1310"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=9"/></net>

<net id="1311"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=10"/></net>

<net id="1312"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=11"/></net>

<net id="1313"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=12"/></net>

<net id="1314"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=13"/></net>

<net id="1315"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=14"/></net>

<net id="1316"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=15"/></net>

<net id="1317"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=16"/></net>

<net id="1318"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=17"/></net>

<net id="1319"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=18"/></net>

<net id="1320"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=19"/></net>

<net id="1321"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=20"/></net>

<net id="1322"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=21"/></net>

<net id="1323"><net_src comp="82" pin="0"/><net_sink comp="1233" pin=22"/></net>

<net id="1324"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=23"/></net>

<net id="1325"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=24"/></net>

<net id="1326"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=25"/></net>

<net id="1327"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=26"/></net>

<net id="1328"><net_src comp="82" pin="0"/><net_sink comp="1233" pin=27"/></net>

<net id="1329"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=28"/></net>

<net id="1330"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=29"/></net>

<net id="1331"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=30"/></net>

<net id="1332"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=31"/></net>

<net id="1333"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=32"/></net>

<net id="1334"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=33"/></net>

<net id="1335"><net_src comp="86" pin="0"/><net_sink comp="1233" pin=34"/></net>

<net id="1336"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=35"/></net>

<net id="1337"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=36"/></net>

<net id="1338"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=37"/></net>

<net id="1339"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=38"/></net>

<net id="1340"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=39"/></net>

<net id="1341"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=40"/></net>

<net id="1342"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=41"/></net>

<net id="1343"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=42"/></net>

<net id="1344"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=43"/></net>

<net id="1345"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=44"/></net>

<net id="1346"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=45"/></net>

<net id="1347"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=46"/></net>

<net id="1348"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=47"/></net>

<net id="1349"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=48"/></net>

<net id="1350"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=49"/></net>

<net id="1351"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=50"/></net>

<net id="1352"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=51"/></net>

<net id="1353"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=52"/></net>

<net id="1354"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=53"/></net>

<net id="1355"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=54"/></net>

<net id="1356"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=55"/></net>

<net id="1357"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=56"/></net>

<net id="1358"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=57"/></net>

<net id="1359"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=58"/></net>

<net id="1360"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=59"/></net>

<net id="1361"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=60"/></net>

<net id="1362"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=61"/></net>

<net id="1363"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=62"/></net>

<net id="1364"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=63"/></net>

<net id="1365"><net_src comp="26" pin="0"/><net_sink comp="1233" pin=64"/></net>

<net id="1370"><net_src comp="791" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1371"><net_src comp="1233" pin="66"/><net_sink comp="1366" pin=1"/></net>

<net id="1379"><net_src comp="102" pin="0"/><net_sink comp="1372" pin=0"/></net>

<net id="1380"><net_src comp="1372" pin="5"/><net_sink comp="130" pin=2"/></net>

<net id="1384"><net_src comp="108" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1386"><net_src comp="1381" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1387"><net_src comp="1381" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1391"><net_src comp="112" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1393"><net_src comp="1388" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1394"><net_src comp="1388" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1398"><net_src comp="116" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1401"><net_src comp="1395" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1405"><net_src comp="120" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="1407"><net_src comp="1402" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1408"><net_src comp="1402" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1412"><net_src comp="265" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1416"><net_src comp="271" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="1421"><net_src comp="365" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="816" pin=65"/></net>

<net id="1423"><net_src comp="1418" pin="1"/><net_sink comp="955" pin=65"/></net>

<net id="1424"><net_src comp="1418" pin="1"/><net_sink comp="1094" pin=65"/></net>

<net id="1425"><net_src comp="1418" pin="1"/><net_sink comp="1233" pin=65"/></net>

<net id="1429"><net_src comp="373" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1434"><net_src comp="385" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="1439"><net_src comp="391" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1443"><net_src comp="397" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1448"><net_src comp="409" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1453"><net_src comp="137" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1458"><net_src comp="150" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1463"><net_src comp="163" pin="3"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="1468"><net_src comp="176" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1473"><net_src comp="446" pin="4"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1478"><net_src comp="456" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1483"><net_src comp="492" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1488"><net_src comp="516" pin="4"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1493"><net_src comp="526" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1498"><net_src comp="562" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1503"><net_src comp="586" pin="4"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1508"><net_src comp="596" pin="3"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1513"><net_src comp="632" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1518"><net_src comp="656" pin="4"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1523"><net_src comp="666" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1528"><net_src comp="702" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1533"><net_src comp="949" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="1372" pin=4"/></net>

<net id="1538"><net_src comp="1088" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="1372" pin=3"/></net>

<net id="1543"><net_src comp="1227" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="1372" pin=2"/></net>

<net id="1548"><net_src comp="1366" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="1372" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
 - Input state : 
	Port: Conv1DMac_new404 : in_V_V | {4 }
	Port: Conv1DMac_new404 : weights12_m_weights_3 | {3 4 }
	Port: Conv1DMac_new404 : weights12_m_weights_2 | {3 4 }
	Port: Conv1DMac_new404 : weights12_m_weights_1 | {3 4 }
	Port: Conv1DMac_new404 : weights12_m_weights_s | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_s : 2
		exitcond_flatten : 1
		indvar_flatten_next1 : 1
		StgValue_27 : 2
		exitcond_flatten1 : 1
		nm_mid : 2
		tmp_212_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_886 : 1
		tmp_213_mid : 2
		nm_2 : 3
		tmp_861 : 2
		sf_mid2 : 2
		tmp_978 : 4
		tmp_212_mid1 : 5
		tmp_212_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_184 : 4
		tmp_204 : 3
		StgValue_46 : 4
		sf_2 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights12_m_weights_4 : 1
		weights12_m_weights_5 : 2
		weights12_m_weights_6 : 1
		weights12_m_weights_7 : 2
		weights12_m_weights_8 : 1
		weights12_m_weights_9 : 2
		weights12_m_weights_10 : 1
		weights12_m_weights_11 : 2
	State 4
		p_0132_cast : 1
		p_Val2_s_189 : 2
		tmp_979 : 3
		tmp_141 : 3
		tmp_980 : 3
		tmp_981 : 3
		tmp_187 : 4
		tmp_188 : 3
		tmp_189 : 4
		tmp_190 : 5
		p_0132_1_cast : 1
		p_Val2_1 : 2
		tmp_982 : 3
		tmp_143 : 3
		tmp_983 : 3
		tmp_984 : 3
		tmp_193 : 4
		tmp_194 : 3
		tmp_195 : 4
		tmp_279_1 : 5
		p_0132_2_cast : 1
		p_Val2_2 : 2
		tmp_985 : 3
		tmp_145 : 3
		tmp_986 : 3
		tmp_987 : 3
		tmp_197 : 4
		tmp_198 : 3
		tmp_199 : 4
		tmp_279_2 : 5
		p_0132_3_cast : 1
		p_Val2_3 : 2
		tmp_988 : 3
		tmp_147 : 3
		tmp_989 : 3
		tmp_990 : 3
		tmp_201 : 4
		tmp_202 : 3
		tmp_203 : 4
		tmp_279_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_125 : 3
		StgValue_126 : 3
		StgValue_127 : 3
		StgValue_128 : 3
		p_Val2_s : 3
		p_Val2_23_1 : 3
		p_Val2_23_2 : 3
		p_Val2_23_3 : 3
	State 6
		StgValue_148 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_148_fu_816       |    0    |    0    |   273   |
|    mux   |        tmp_149_fu_955       |    0    |    0    |   273   |
|          |       tmp_150_fu_1094       |    0    |    0    |   273   |
|          |       tmp_151_fu_1233       |    0    |    0    |   273   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next1_fu_271 |    0    |    0    |    32   |
|          |         nm_2_fu_325         |    0    |    0    |    15   |
|          |        tmp_184_fu_385       |    0    |    0    |    21   |
|          |         sf_2_fu_397         |    0    |    0    |    16   |
|          |   indvar_flatten_op_fu_403  |    0    |    0    |    23   |
|          |         tmp1_fu_728         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_734   |    0    |    0    |    8    |
|          |         tmp2_fu_747         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_753   |    0    |    0    |    8    |
|          |         tmp3_fu_766         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_772   |    0    |    0    |    8    |
|          |         tmp4_fu_785         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_791   |    0    |    0    |    8    |
|          |       p_Val2_s_fu_949       |    0    |    0    |    15   |
|          |     p_Val2_23_1_fu_1088     |    0    |    0    |    15   |
|          |     p_Val2_23_2_fu_1227     |    0    |    0    |    15   |
|          |     p_Val2_23_3_fu_1366     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |     p_Val2_s_189_fu_432     |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_502       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_572       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_642       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_265   |    0    |    0    |    18   |
|          |   exitcond_flatten1_fu_277  |    0    |    0    |    13   |
|          |        tmp_886_fu_313       |    0    |    0    |    13   |
|   icmp   |        tmp_204_fu_391       |    0    |    0    |    13   |
|          |        tmp_190_fu_492       |    0    |    0    |    11   |
|          |       tmp_279_1_fu_562      |    0    |    0    |    11   |
|          |       tmp_279_2_fu_632      |    0    |    0    |    11   |
|          |       tmp_279_3_fu_702      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_283        |    0    |    0    |    7    |
|          |      tmp_212_mid_fu_291     |    0    |    0    |    14   |
|          |       nm_t_mid_fu_299       |    0    |    0    |    6    |
|  select  |        sf_mid2_fu_337       |    0    |    0    |    9    |
|          |     tmp_212_mid2_fu_357     |    0    |    0    |    14   |
|          |       nm_t_mid2_fu_365      |    0    |    0    |    6    |
|          |        nm_mid2_fu_373       |    0    |    0    |    7    |
|          |  indvar_flatten_next_fu_409 |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_213_mid_fu_319     |    0    |    0    |    2    |
|          |      qb_assign_2_fu_720     |    0    |    0    |    2    |
|    and   |     qb_assign_2_1_fu_739    |    0    |    0    |    2    |
|          |     qb_assign_2_2_fu_758    |    0    |    0    |    2    |
|          |     qb_assign_2_3_fu_777    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_861_fu_331       |    0    |    0    |    2    |
|          |        tmp_187_fu_468       |    0    |    0    |    2    |
|    or    |        tmp_193_fu_538       |    0    |    0    |    2    |
|          |        tmp_197_fu_608       |    0    |    0    |    2    |
|          |        tmp_201_fu_678       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_307 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_124      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_148_write_fu_130  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_253         |    0    |    0    |    0    |
|          |        tmp_978_fu_345       |    0    |    0    |    0    |
|   trunc  |        tmp_981_fu_464       |    0    |    0    |    0    |
|          |        tmp_984_fu_534       |    0    |    0    |    0    |
|          |        tmp_987_fu_604       |    0    |    0    |    0    |
|          |        tmp_990_fu_674       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_257        |    0    |    0    |    0    |
|          |     tmp_212_mid1_fu_349     |    0    |    0    |    0    |
|          |        tmp_189_fu_484       |    0    |    0    |    0    |
|bitconcatenate|        tmp_195_fu_554       |    0    |    0    |    0    |
|          |        tmp_199_fu_624       |    0    |    0    |    0    |
|          |        tmp_203_fu_694       |    0    |    0    |    0    |
|          |      tmp_V_413_fu_1372      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_381       |    0    |    0    |    0    |
|          |        tmp_185_fu_417       |    0    |    0    |    0    |
|   zext   |        tmp_191_fu_724       |    0    |    0    |    0    |
|          |       tmp_280_1_fu_743      |    0    |    0    |    0    |
|          |       tmp_280_2_fu_762      |    0    |    0    |    0    |
|          |       tmp_280_3_fu_781      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       p_08_cast_fu_424      |    0    |    0    |    0    |
|          |      p_0132_cast_fu_428     |    0    |    0    |    0    |
|   sext   |     p_0132_1_cast_fu_498    |    0    |    0    |    0    |
|          |     p_0132_2_cast_fu_568    |    0    |    0    |    0    |
|          |     p_0132_3_cast_fu_638    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_979_fu_438       |    0    |    0    |    0    |
|          |        tmp_980_fu_456       |    0    |    0    |    0    |
|          |        tmp_982_fu_508       |    0    |    0    |    0    |
| bitselect|        tmp_983_fu_526       |    0    |    0    |    0    |
|          |        tmp_985_fu_578       |    0    |    0    |    0    |
|          |        tmp_986_fu_596       |    0    |    0    |    0    |
|          |        tmp_988_fu_648       |    0    |    0    |    0    |
|          |        tmp_989_fu_666       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_141_fu_446       |    0    |    0    |    0    |
|          |        tmp_188_fu_474       |    0    |    0    |    0    |
|          |        tmp_143_fu_516       |    0    |    0    |    0    |
|partselect|        tmp_194_fu_544       |    0    |    0    |    0    |
|          |        tmp_145_fu_586       |    0    |    0    |    0    |
|          |        tmp_198_fu_614       |    0    |    0    |    0    |
|          |        tmp_147_fu_656       |    0    |    0    |    0    |
|          |        tmp_202_fu_684       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   1689  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   exitcond_flatten_reg_1409   |    1   |
|    indvar_flatten1_reg_189    |   25   |
| indvar_flatten_next1_reg_1413 |   25   |
|  indvar_flatten_next_reg_1445 |   16   |
|     indvar_flatten_reg_200    |   16   |
|  macRegisters_0_V_6_reg_1381  |    8   |
|  macRegisters_1_V_6_reg_1388  |    8   |
|  macRegisters_2_V_6_reg_1395  |    8   |
|  macRegisters_3_V_6_reg_1402  |    8   |
|        nm_mid2_reg_1426       |    7   |
|           nm_reg_211          |    7   |
|       nm_t_mid2_reg_1418      |    6   |
|      p_Val2_23_1_reg_1535     |    8   |
|      p_Val2_23_2_reg_1540     |    8   |
|      p_Val2_23_3_reg_1545     |    8   |
|       p_Val2_s_reg_1530       |    8   |
|         sf_2_reg_1440         |    9   |
|           sf_reg_222          |    9   |
|        tmp_141_reg_1470       |    8   |
|        tmp_143_reg_1485       |    8   |
|        tmp_145_reg_1500       |    8   |
|        tmp_147_reg_1515       |    8   |
|        tmp_184_reg_1431       |   14   |
|        tmp_190_reg_1480       |    1   |
|        tmp_204_reg_1436       |    1   |
|       tmp_279_1_reg_1495      |    1   |
|       tmp_279_2_reg_1510      |    1   |
|       tmp_279_3_reg_1525      |    1   |
|        tmp_980_reg_1475       |    1   |
|        tmp_983_reg_1490       |    1   |
|        tmp_986_reg_1505       |    1   |
|        tmp_989_reg_1520       |    1   |
|weights12_m_weights_10_reg_1465|   14   |
| weights12_m_weights_4_reg_1450|   14   |
| weights12_m_weights_6_reg_1455|   14   |
| weights12_m_weights_8_reg_1460|   14   |
+-------------------------------+--------+
|             Total             |   296  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_144 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_157 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_170 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_183 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1689  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   296  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   296  |  1725  |
+-----------+--------+--------+--------+--------+
