#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep  5 11:56:26 2025
# Process ID: 7316
# Current directory: C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15692 C:\Users\josuh\Desktop\Projects\Capstone\FSRCNN_IPs_19.1\Expanding_Layer_19.1\Expanding_Layer_19.1.xpr
# Log file: C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/vivado.log
# Journal file: C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.xpr
INFO: [Project 1-313] Project file moved from 'D:/FSRCNN/ip_repo/Expanding_Layer_19.1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name expand_fifo_generator_1 -dir c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {expand_fifo_generator_1} CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.TDATA_NUM_BYTES {16} CONFIG.TUSER_WIDTH {0} CONFIG.TSTRB_WIDTH {16} CONFIG.TKEEP_WIDTH {16} CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {14} CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {14} CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {14} CONFIG.Programmable_Full_Type_axis {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value_axis {1018} CONFIG.Enable_Safety_Circuit {true}] [get_ips expand_fifo_generator_1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'expand_fifo_generator_1' to 'expand_fifo_generator_1' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'expand_fifo_generator_1'...
generate_target all [get_files  c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'expand_fifo_generator_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'expand_fifo_generator_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'expand_fifo_generator_1'...
catch { config_ip_cache -export [get_ips -all expand_fifo_generator_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP expand_fifo_generator_1, cache-ID = 7d5ba6f4f1dd33cb; cache size = 1.088 MB.
export_ip_user_files -of_objects [get_files c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xci'
export_simulation -of_objects [get_files c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xci] -directory C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.ip_user_files -ipstatic_source_dir C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.cache/compile_simlib/modelsim} {questa=C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.cache/compile_simlib/questa} {riviera=C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.cache/compile_simlib/riviera} {activehdl=C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name xbip_dsp48_macro -vendor xilinx.com -library ip -version 3.0 -module_name xbip_dsp48_macro_1 -dir c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip
set_property -dict [list CONFIG.instruction1 {A*B} CONFIG.pipeline_options {Expert} CONFIG.areg_3 {false} CONFIG.areg_4 {false} CONFIG.breg_3 {false} CONFIG.breg_4 {false} CONFIG.mreg_5 {true} CONFIG.preg_6 {false} CONFIG.a_width {9} CONFIG.b_width {9} CONFIG.has_ce {true} CONFIG.has_sclr {true} CONFIG.creg_3 {false} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.d_width {18} CONFIG.a_binarywidth {0} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_full_width {18} CONFIG.p_width {18} CONFIG.p_binarywidth {0}] [get_ips xbip_dsp48_macro_1]
generate_target {instantiation_template} [get_files c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xbip_dsp48_macro_1'...
generate_target all [get_files  c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xbip_dsp48_macro_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xbip_dsp48_macro_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xbip_dsp48_macro_1'...
catch { config_ip_cache -export [get_ips -all xbip_dsp48_macro_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xbip_dsp48_macro_1, cache-ID = bfa8dc5073aaa945; cache size = 1.088 MB.
export_ip_user_files -of_objects [get_files c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci'
export_simulation -of_objects [get_files c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci] -directory C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.ip_user_files -ipstatic_source_dir C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.cache/compile_simlib/modelsim} {questa=C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.cache/compile_simlib/questa} {riviera=C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.cache/compile_simlib/riviera} {activehdl=C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci] -no_script -reset -force -quiet
remove_files  c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci
file delete -force c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_1
create_ip -name xbip_dsp48_macro -vendor xilinx.com -library ip -version 3.0 -module_name expand_dsp48_macro_1 -dir c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {expand_dsp48_macro_1} CONFIG.instruction1 {A*B} CONFIG.pipeline_options {Expert} CONFIG.areg_3 {false} CONFIG.areg_4 {false} CONFIG.breg_3 {false} CONFIG.breg_4 {false} CONFIG.preg_6 {false} CONFIG.a_width {9} CONFIG.b_width {9} CONFIG.has_ce {true} CONFIG.has_sclr {true} CONFIG.creg_3 {false} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.mreg_5 {true} CONFIG.d_width {18} CONFIG.a_binarywidth {0} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_full_width {18} CONFIG.p_width {18} CONFIG.p_binarywidth {0}] [get_ips expand_dsp48_macro_1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'expand_dsp48_macro_1' to 'expand_dsp48_macro_1' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_dsp48_macro_1/expand_dsp48_macro_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'expand_dsp48_macro_1'...
generate_target all [get_files  c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_dsp48_macro_1/expand_dsp48_macro_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'expand_dsp48_macro_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'expand_dsp48_macro_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'expand_dsp48_macro_1'...
catch { config_ip_cache -export [get_ips -all expand_dsp48_macro_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP expand_dsp48_macro_1, cache-ID = bfa8dc5073aaa945; cache size = 1.088 MB.
export_ip_user_files -of_objects [get_files c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_dsp48_macro_1/expand_dsp48_macro_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_dsp48_macro_1/expand_dsp48_macro_1.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_dsp48_macro_1/expand_dsp48_macro_1.xci'
export_simulation -of_objects [get_files c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_dsp48_macro_1/expand_dsp48_macro_1.xci] -directory C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.ip_user_files -ipstatic_source_dir C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.cache/compile_simlib/modelsim} {questa=C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.cache/compile_simlib/questa} {riviera=C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.cache/compile_simlib/riviera} {activehdl=C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Convolution.v C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/Expanding_Layer.v C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Multiplier_DSP.v C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_pipelined_multiplier_2stage.v C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Adder_Tree.v}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Expanding_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Expanding_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_fifo_generator_1/sim/expand_fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expand_fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Adder_Tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expand_Adder_Tree
INFO: [VRFC 10-311] analyzing module expand_Adder_2oper
INFO: [VRFC 10-311] analyzing module expand_Adder_3oper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expand_Convolution
INFO: [VRFC 10-311] analyzing module expand_PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Multiplier_DSP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expand_Multiplier_DSP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_pipelined_multiplier_2stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expand_pipelined_multiplier_2stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/Expanding_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Expanding_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj Expanding_Layer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_dsp48_macro_1/sim/expand_dsp48_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'expand_dsp48_macro_1'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.sim/sim_1/behav/xsim'
"xelab -wto 3abf320fed2043e0862a3257590d1580 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Expanding_Layer_behav xil_defaultlib.Expanding_Layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3abf320fed2043e0862a3257590d1580 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Expanding_Layer_behav xil_defaultlib.Expanding_Layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(mreg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture expand_dsp48_macro_1_arch of entity xil_defaultlib.expand_dsp48_macro_1 [expand_dsp48_macro_1_default]
Compiling module xil_defaultlib.expand_Multiplier_DSP
Compiling module xil_defaultlib.expand_PE_Array(KERNEL_CHANNEL=1...
Compiling module xil_defaultlib.expand_Adder_3oper
Compiling module xil_defaultlib.expand_Adder_2oper(DATA_WIDTH=20...
Compiling module xil_defaultlib.expand_Adder_2oper(DATA_WIDTH=21...
Compiling module xil_defaultlib.expand_Adder_Tree_default
Compiling module xil_defaultlib.expand_Convolution(WEIGHT_PATH="...
Compiling module xil_defaultlib.expand_pipelined_multiplier_2sta...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_p...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.expand_fifo_generator_1
Compiling module xil_defaultlib.Expanding_Layer
Compiling module xil_defaultlib.glbl
Built simulation snapshot Expanding_Layer_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Expanding_Layer_behav -key {Behavioral:sim_1:Functional:Expanding_Layer} -tclbatch {Expanding_Layer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Expanding_Layer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:/FSRCNN/input_data/weight_verilog/mid_part_15_weight_hex_rearranged.txt referenced on C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Convolution.v at line 42 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Expanding_Layer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1162.711 ; gain = 27.375
export_ip_user_files -of_objects  [get_files C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -reset -force -quiet
remove_files  -fileset fifo_generator_0 C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.runs/fifo_generator_0_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' from fileset 'fifo_generator_0' to fileset 'sources_1'.
file delete -force C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/fifo_generator_0
export_ip_user_files -of_objects  [get_files C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci] -no_script -reset -force -quiet
remove_files  -fileset xbip_dsp48_macro_0 C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.runs/xbip_dsp48_macro_0_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci' from fileset 'xbip_dsp48_macro_0' to fileset 'sources_1'.
file delete -force C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_0
ipx::open_ipxact_file C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/component.xml
WARNING: [IP_Flow 19-4963] expand_fifo_generator_1 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo-z7-20:part0:1.0'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/new/Expanding_Layer.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Convolution.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Multiplier_DSP.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Adder_Tree.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/FSRCNN/pipelined_multiplier_2stage.v'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Adder_Tree.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Convolution.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Multiplier_DSP.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/FSRCNN/pipelined_multiplier_2stage.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/new/Expanding_Layer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_dsp48_macro_1/expand_dsp48_macro_1.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Adder_Tree.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Convolution.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Multiplier_DSP.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_pipelined_multiplier_2stage.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/Expanding_Layer.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Adder_Tree.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Convolution.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Multiplier_DSP.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/FSRCNN/pipelined_multiplier_2stage.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/new/Expanding_Layer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/expand_dsp48_macro_1/expand_dsp48_macro_1.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Adder_Tree.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Convolution.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Multiplier_DSP.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_pipelined_multiplier_2stage.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/Expanding_Layer.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] expand_fifo_generator_1 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo-z7-20:part0:1.0'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/new/Expanding_Layer.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Convolution.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Multiplier_DSP.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Adder_Tree.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/FSRCNN/pipelined_multiplier_2stage.v'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Adder_Tree.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Convolution.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Multiplier_DSP.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/FSRCNN/pipelined_multiplier_2stage.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/new/Expanding_Layer.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Adder_Tree.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Convolution.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/new/Multiplier_DSP.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/FSRCNN/pipelined_multiplier_2stage.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/sources_1/new/Expanding_Layer.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'o_conv_data' has a dependency on the module local parameter or undefined parameter 'CONV_DATA_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'widthCounter' has a dependency on the module local parameter or undefined parameter 'INPUT_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'heightCounter' has a dependency on the module local parameter or undefined parameter 'INPUT_HEIGHT'.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1'
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep  5 12:10:45 2025...
