

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_2'
================================================================
* Date:           Thu Mar 10 13:30:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65538|    65538|  0.655 ms|  0.655 ms|  65538|  65538|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    65536|    65536|         2|          1|          1|  65536|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      37|     75|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_19_fu_85_p2      |         +|   0|  0|  24|          17|           1|
    |exitcond2710_fu_79_p2  |      icmp|   0|  0|  13|          17|          18|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  39|          35|          21|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index3_load  |   9|          2|   17|         34|
    |loop_index3_fu_40                  |   9|          2|   17|         34|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  36|          8|   36|         72|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |loop_index3_cast_reg_111  |  17|   0|   64|         47|
    |loop_index3_fu_40         |  17|   0|   17|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  37|   0|   84|         47|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_2|  return value|
|weights_s_address0  |  out|   16|   ap_memory|           weights_s|         array|
|weights_s_ce0       |  out|    1|   ap_memory|           weights_s|         array|
|weights_s_q0        |   in|   16|   ap_memory|           weights_s|         array|
|weights_address0    |  out|   16|   ap_memory|             weights|         array|
|weights_ce0         |  out|    1|   ap_memory|             weights|         array|
|weights_we0         |  out|    1|   ap_memory|             weights|         array|
|weights_d0          |  out|   16|   ap_memory|             weights|         array|
+--------------------+-----+-----+------------+--------------------+--------------+

