PPA Report for var_duty_pwm_clk.v (Module: var_duty_pwm_clk)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 12
IO Count: 7
Cell Count: 41

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 297.67 MHz
Reg-to-Reg Critical Path Delay: 3.054 ns

POWER METRICS:
-------------
Total Power Consumption: 0.913 W
