;redcode
;assert 1
	SPL 0, <402
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 20, 312
	SUB #0, -33
	SUB @3, 0
	MOV 10, 7
	MOV 10, 7
	SUB 20, 312
	SUB 20, 312
	SUB 3, 20
	CMP -209, <-120
	CMP -209, <-120
	DAT #20, #2
	DAT #0, <2
	DAT #0, <2
	SUB -209, <-120
	SLT 30, 9
	ADD 10, 7
	SUB 20, 312
	ADD 10, 7
	SUB 10, 30
	SUB 10, 30
	MOV @701, 1
	SPL 0, <402
	SUB @121, 106
	CMP @-129, 100
	SUB @-129, 100
	SLT 20, 312
	CMP -0, -0
	SPL 0, <402
	CMP @-129, 100
	CMP @-129, 100
	SUB <0, @0
	ADD #-290, <1
	SPL 0, <402
	CMP -209, <-120
	SUB <0, @0
	CMP -209, <-120
	ADD #-290, <1
	CMP -209, <-120
	CMP @-129, 100
	CMP -209, <-120
	CMP -209, <-120
	SUB @3, 0
	SUB #0, -33
	DJN -1, @-20
	DJN -1, @-20
	CMP -209, <-120
	DJN -1, @-20
	SLT 20, 312
