\subsection{S\+P\+I\+C\+C3200\+D\+M\+A.\+h File Reference}
\label{_s_p_i_c_c3200_d_m_a_8h}\index{S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}}


\subsubsection{Detailed Description}
S\+P\+I driver implementation for a C\+C3200 S\+P\+I controller using the micro D\+M\+A controller. 

============================================================================

The S\+P\+I header file should be included in an application as follows\+: 
\begin{DoxyCode}
\textcolor{preprocessor}{#include <ti/drivers/SPI.h>}
\textcolor{preprocessor}{#include <ti/drivers/spi/SPICC3200DMA.h>}
\end{DoxyCode}


This S\+P\+I driver implementation is designed to operate on a C\+C3200 S\+P\+I controller using a micro D\+M\+A controller.

\paragraph*{S\+P\+I Chip Select}

This S\+P\+I controller supports a hardware chip select pin. Refer to the device\textquotesingle{}s user manual on how this hardware chip select pin behaves in regards to the S\+P\+I frame format.

\begin{TabularC}{3}
\hline
\rowcolor{lightgray}{\bf Chip select type }&{\bf S\+P\+I\+\_\+\+M\+A\+S\+T\+E\+R mode }&{\bf S\+P\+I\+\_\+\+S\+L\+A\+V\+E mode  }\\\cline{1-3}
Hardware chip select &No action is needed by the application to select the peripheral. &See the device documentation on it\textquotesingle{}s chip select requirements.  \\\cline{1-3}
Software chip select &The application is responsible to ensure that correct S\+P\+I slave is selected before performing a \hyperlink{_s_p_i_8h_a989e17f96b54fcc3dc2cac5f8ac6bdb2}{S\+P\+I\+\_\+transfer()}. &See the device documentation on it\textquotesingle{}s chip select requirements.  \\\cline{1-3}
\end{TabularC}


\paragraph*{D\+M\+A Interrupts}

This driver is designed to operate with the micro D\+M\+A. The micro D\+M\+A generates I\+R\+Q on the perpheral\textquotesingle{}s interrupt vector. This implementation automatically installs a D\+M\+A aware Hwi (interrupt) to service the assigned micro D\+M\+A channels.

\paragraph*{S\+P\+I data frames}

S\+P\+I data frames can be any size from 4-\/bits to 32-\/bits. If the data\+Size in \hyperlink{struct_s_p_i___params}{S\+P\+I\+\_\+\+Params} is greater than 8-\/bits, then the S\+P\+I\+C\+C3200\+D\+M\+A driver implementation will assume that the \hyperlink{struct_s_p_i___transaction}{S\+P\+I\+\_\+\+Transaction} tx\+Buf and rx\+Buf point to an array of 16-\/bit uint16\+\_\+t elements. The driver will also assume the \hyperlink{struct_s_p_i___transaction}{S\+P\+I\+\_\+\+Transaction} tx\+Buf and rx\+Buf point to 32-\/bit uint32\+\_\+t elements if data\+Size is greater than 16-\/bits.

\begin{TabularC}{2}
\hline
\rowcolor{lightgray}{\bf data\+Size }&{\bf buffer element size  }\\\cline{1-2}
4-\/8 bits &uint8\+\_\+t \\\cline{1-2}
9-\/16 bits &uint16\+\_\+t \\\cline{1-2}
16-\/32 bits &uint32\+\_\+t \\\cline{1-2}
\end{TabularC}
\paragraph*{D\+M\+A transfer size limit}

The micro D\+M\+A controller only supports data transfers of up to 1024 data frames. A data frame can be 4 to 32 bits in length.

\paragraph*{D\+M\+A accessible memory}

As this driver uses u\+D\+M\+A to transfer data/from data buffers, it is the responsibility of the application to ensure that theses buffers reside in memory that is accessible by the D\+M\+A. 

{\ttfamily \#include $<$ti/drivers/ports/\+Hwi\+P.\+h$>$}\\*
{\ttfamily \#include $<$ti/drivers/ports/\+Semaphore\+P.\+h$>$}\\*
{\ttfamily \#include $<$ti/drivers/\+Power.\+h$>$}\\*
{\ttfamily \#include $<$ti/drivers/\+S\+P\+I.\+h$>$}\\*
Include dependency graph for S\+P\+I\+C\+C3200\+D\+M\+A.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{_s_p_i_c_c3200_d_m_a_8h__incl}
\end{center}
\end{figure}
\subsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_s_p_i_c_c3200_d_m_a___h_w_attrs}{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+H\+W\+Attrs}
\begin{DoxyCompactList}\small\item\em S\+P\+I\+C\+C3200\+D\+M\+A Hardware attributes. \end{DoxyCompactList}\item 
struct \hyperlink{struct_s_p_i_c_c3200_d_m_a___object}{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Object}
\begin{DoxyCompactList}\small\item\em S\+P\+I\+C\+C3200\+D\+M\+A Object. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef unsigned long \hyperlink{_s_p_i_c_c3200_d_m_a_8h_a4b7e9f3739f6196bed13f9c3c549c96d}{S\+P\+I\+Base\+Addr\+Type}
\item 
typedef unsigned long \hyperlink{_s_p_i_c_c3200_d_m_a_8h_ac69c2f2d8cda29733c058bf8e0233af7}{S\+P\+I\+Data\+Type}
\item 
typedef enum \hyperlink{_s_p_i_c_c3200_d_m_a_8h_a886c3ca11a73823e4f3ab5eefc0fbebb}{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size} \hyperlink{_s_p_i_c_c3200_d_m_a_8h_ad45a7b86b506d187ac96bc24d0475cd6}{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size}
\begin{DoxyCompactList}\small\item\em S\+P\+I\+C\+C3200\+D\+M\+A data frame size is used to determine how to configure the D\+M\+A data transfers. This field is to be only used internally. \end{DoxyCompactList}\item 
typedef struct \hyperlink{struct_s_p_i_c_c3200_d_m_a___h_w_attrs}{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+H\+W\+Attrs} \hyperlink{_s_p_i_c_c3200_d_m_a_8h_a62f07fdc6837972d70b05231fc3b3501}{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+H\+W\+Attrs}
\begin{DoxyCompactList}\small\item\em S\+P\+I\+C\+C3200\+D\+M\+A Hardware attributes. \end{DoxyCompactList}\item 
typedef struct \hyperlink{struct_s_p_i_c_c3200_d_m_a___object}{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Object} \hyperlink{_s_p_i_c_c3200_d_m_a_8h_a5a581b5a475f9cd3e8b23355cc30ab7f}{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Object}
\begin{DoxyCompactList}\small\item\em S\+P\+I\+C\+C3200\+D\+M\+A Object. \end{DoxyCompactList}\item 
typedef struct \hyperlink{struct_s_p_i_c_c3200_d_m_a___object}{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Object} $\ast$ \hyperlink{_s_p_i_c_c3200_d_m_a_8h_ae757f6e0468145143c9c839a4e3cf353}{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Handle}
\end{DoxyCompactItemize}
\subsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{_s_p_i_c_c3200_d_m_a_8h_a886c3ca11a73823e4f3ab5eefc0fbebb}{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size} \{ \\*
\hyperlink{_s_p_i_c_c3200_d_m_a_8h_a886c3ca11a73823e4f3ab5eefc0fbebba681b4f53a3f33707b0ca9138d8a88a4b}{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+8bit} = 0, 
\\*
\hyperlink{_s_p_i_c_c3200_d_m_a_8h_a886c3ca11a73823e4f3ab5eefc0fbebba4d692c2c948d075ba729709f430cf739}{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+16bit} = 1, 
\\*
\hyperlink{_s_p_i_c_c3200_d_m_a_8h_a886c3ca11a73823e4f3ab5eefc0fbebba228f6056a9f34595480faab1f2ed8123}{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+32bit} = 2
 \}
\begin{DoxyCompactList}\small\item\em S\+P\+I\+C\+C3200\+D\+M\+A data frame size is used to determine how to configure the D\+M\+A data transfers. This field is to be only used internally. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
const \hyperlink{struct_s_p_i___fxn_table}{S\+P\+I\+\_\+\+Fxn\+Table} \hyperlink{_s_p_i_c_c3200_d_m_a_8h_ae0c3b60cf8063a900d504e232dc18c3c}{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+fxn\+Table}
\end{DoxyCompactItemize}


\subsubsection{Typedef Documentation}
\index{S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}!S\+P\+I\+Base\+Addr\+Type@{S\+P\+I\+Base\+Addr\+Type}}
\index{S\+P\+I\+Base\+Addr\+Type@{S\+P\+I\+Base\+Addr\+Type}!S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+Base\+Addr\+Type}]{\setlength{\rightskip}{0pt plus 5cm}typedef unsigned long {\bf S\+P\+I\+Base\+Addr\+Type}}\label{_s_p_i_c_c3200_d_m_a_8h_a4b7e9f3739f6196bed13f9c3c549c96d}
\index{S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}!S\+P\+I\+Data\+Type@{S\+P\+I\+Data\+Type}}
\index{S\+P\+I\+Data\+Type@{S\+P\+I\+Data\+Type}!S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+Data\+Type}]{\setlength{\rightskip}{0pt plus 5cm}typedef unsigned long {\bf S\+P\+I\+Data\+Type}}\label{_s_p_i_c_c3200_d_m_a_8h_ac69c2f2d8cda29733c058bf8e0233af7}
\index{S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}!S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size}}
\index{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size}!S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size}  {\bf S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size}}\label{_s_p_i_c_c3200_d_m_a_8h_ad45a7b86b506d187ac96bc24d0475cd6}


S\+P\+I\+C\+C3200\+D\+M\+A data frame size is used to determine how to configure the D\+M\+A data transfers. This field is to be only used internally. 

S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+8bit\+: tx\+Buf and rx\+Buf are arrays of uint8\+\_\+t elements S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+16bit\+: tx\+Buf and rx\+Buf are arrays of uint16\+\_\+t elements S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+32bit\+: tx\+Buf and rx\+Buf are arrays of uint32\+\_\+t elements \index{S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}!S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+H\+W\+Attrs@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+H\+W\+Attrs}}
\index{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+H\+W\+Attrs@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+H\+W\+Attrs}!S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+H\+W\+Attrs}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+H\+W\+Attrs}  {\bf S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+H\+W\+Attrs}}\label{_s_p_i_c_c3200_d_m_a_8h_a62f07fdc6837972d70b05231fc3b3501}


S\+P\+I\+C\+C3200\+D\+M\+A Hardware attributes. 

These fields are used by driverlib A\+P\+Is and therefore must be populated by driverlib macro definitions. For C\+C\+Ware these definitions are found in\+:
\begin{DoxyItemize}
\item driverlib/prcm.\+h
\item driverlib/spi.\+h
\item driverlib/udma.\+h
\item inc/hw\+\_\+memmap.\+h
\item inc/hw\+\_\+ints.\+h
\end{DoxyItemize}

A sample structure is shown below\+: 
\begin{DoxyCode}
1 const SPICC3200DMA\_HWAttrs SPICC3200DMAHWAttrs[] = \{
2     \{
3         GSPI\_BASE,
4         INT\_GSPI,
5         ~0,         // Interrupt priority
6         PRCM\_GSPI,
7         SPI\_HW\_CTRL\_CS,
8         SPI\_CS\_ACTIVELOW,
9         SPI\_4PIN\_MODE,
10         SPI\_TURBO\_OFF,
11         &SPICC3200DMAscratchBuf[0],
12         0,
13         UDMA\_CH6\_GSPI\_RX,
14         UDMA\_CH7\_GSPI\_TX,
15     \},
16     ...
17 \};
\end{DoxyCode}
 \index{S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}!S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Object@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Object}}
\index{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Object@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Object}!S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Object}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Object}  {\bf S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Object}}\label{_s_p_i_c_c3200_d_m_a_8h_a5a581b5a475f9cd3e8b23355cc30ab7f}


S\+P\+I\+C\+C3200\+D\+M\+A Object. 

The application must not access any member variables of this structure! \index{S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}!S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Handle@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Handle}}
\index{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Handle@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Handle}!S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Handle}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Object} $\ast$ {\bf S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Handle}}\label{_s_p_i_c_c3200_d_m_a_8h_ae757f6e0468145143c9c839a4e3cf353}


\subsubsection{Enumeration Type Documentation}
\index{S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}!S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size}}
\index{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size}!S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+\+Frame\+Size}}\label{_s_p_i_c_c3200_d_m_a_8h_a886c3ca11a73823e4f3ab5eefc0fbebb}


S\+P\+I\+C\+C3200\+D\+M\+A data frame size is used to determine how to configure the D\+M\+A data transfers. This field is to be only used internally. 

S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+8bit\+: tx\+Buf and rx\+Buf are arrays of uint8\+\_\+t elements S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+16bit\+: tx\+Buf and rx\+Buf are arrays of uint16\+\_\+t elements S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+32bit\+: tx\+Buf and rx\+Buf are arrays of uint32\+\_\+t elements \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+8bit@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+8bit}!S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}}\index{S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}!S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+8bit@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+8bit}}\item[{\em 
S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+8bit\label{_s_p_i_c_c3200_d_m_a_8h_a886c3ca11a73823e4f3ab5eefc0fbebba681b4f53a3f33707b0ca9138d8a88a4b}
}]\index{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+16bit@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+16bit}!S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}}\index{S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}!S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+16bit@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+16bit}}\item[{\em 
S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+16bit\label{_s_p_i_c_c3200_d_m_a_8h_a886c3ca11a73823e4f3ab5eefc0fbebba4d692c2c948d075ba729709f430cf739}
}]\index{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+32bit@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+32bit}!S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}}\index{S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}!S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+32bit@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+32bit}}\item[{\em 
S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+32bit\label{_s_p_i_c_c3200_d_m_a_8h_a886c3ca11a73823e4f3ab5eefc0fbebba228f6056a9f34595480faab1f2ed8123}
}]\end{description}
\end{Desc}


\subsubsection{Variable Documentation}
\index{S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}!S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+fxn\+Table@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+fxn\+Table}}
\index{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+fxn\+Table@{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+fxn\+Table}!S\+P\+I\+C\+C3200\+D\+M\+A.\+h@{S\+P\+I\+C\+C3200\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+fxn\+Table}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf S\+P\+I\+\_\+\+Fxn\+Table} S\+P\+I\+C\+C3200\+D\+M\+A\+\_\+fxn\+Table}\label{_s_p_i_c_c3200_d_m_a_8h_ae0c3b60cf8063a900d504e232dc18c3c}
