 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Fri Mar 20 23:45:57 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 29.05%

  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2494     0.2494
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.1178   0.0000   0.2494 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0362   0.2004   0.4498 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2   5.1091   0.0000   0.4498 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4498 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)   5.1091            0.0000     0.4498 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_02_0)    0.0000     0.4498 f
  core/be/be_checker/dispatch_pkt_o[55] (net)           5.1091              0.0000     0.4498 f
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_02_0)            0.0000     0.4498 f
  core/be/dispatch_pkt[55] (net)                        5.1091              0.0000     0.4498 f
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_02_0)      0.0000     0.4498 f
  core/be/be_calculator/dispatch_pkt_i[55] (net)        5.1091              0.0000     0.4498 f
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.4498 f
  core/be/be_calculator/reservation_reg/data_i[55] (net)   5.1091           0.0000     0.4498 f
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0362   0.0000 &   0.4498 f
  data arrival time                                                                    0.4498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  clock reconvergence pessimism                                            -0.0022     0.2811
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.2811 r
  library hold time                                                         0.0168     0.2979
  data required time                                                                   0.2979
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2979
  data arrival time                                                                   -0.4498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1520


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2492     0.2492
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.1178   0.0000   0.2492 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0365   0.2006   0.4498 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2   5.2316   0.0000   0.4498 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4498 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)   5.2316            0.0000     0.4498 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.4498 f
  core/be/be_checker/dispatch_pkt_o[51] (net)           5.2316              0.0000     0.4498 f
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.4498 f
  core/be/dispatch_pkt[51] (net)                        5.2316              0.0000     0.4498 f
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.4498 f
  core/be/be_calculator/dispatch_pkt_i[51] (net)        5.2316              0.0000     0.4498 f
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.4498 f
  core/be/be_calculator/reservation_reg/data_i[51] (net)   5.2316           0.0000     0.4498 f
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0365   0.0000 &   0.4498 f
  data arrival time                                                                    0.4498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  clock reconvergence pessimism                                            -0.0022     0.2811
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.2811 r
  library hold time                                                         0.0167     0.2978
  data required time                                                                   0.2978
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2978
  data arrival time                                                                   -0.4498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1520


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2492     0.2492
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.1178   0.0000   0.2492 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0375   0.2014   0.4506 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2   5.6760   0.0000   0.4506 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4506 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)   5.6760            0.0000     0.4506 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.4506 f
  core/be/be_checker/dispatch_pkt_o[54] (net)           5.6760              0.0000     0.4506 f
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.4506 f
  core/be/dispatch_pkt[54] (net)                        5.6760              0.0000     0.4506 f
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.4506 f
  core/be/be_calculator/dispatch_pkt_i[54] (net)        5.6760              0.0000     0.4506 f
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.4506 f
  core/be/be_calculator/reservation_reg/data_i[54] (net)   5.6760           0.0000     0.4506 f
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0375   0.0000 &   0.4507 f
  data arrival time                                                                    0.4507

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2832     0.2832
  clock reconvergence pessimism                                            -0.0022     0.2811
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.2811 r
  library hold time                                                         0.0165     0.2975
  data required time                                                                   0.2975
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2975
  data arrival time                                                                   -0.4507
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1532


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2494     0.2494
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.1178   0.0000   0.2494 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0380   0.2018   0.4513 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2   5.8944   0.0000   0.4513 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4513 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)   5.8944            0.0000     0.4513 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.4513 f
  core/be/be_checker/dispatch_pkt_o[52] (net)           5.8944              0.0000     0.4513 f
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.4513 f
  core/be/dispatch_pkt[52] (net)                        5.8944              0.0000     0.4513 f
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.4513 f
  core/be/be_calculator/dispatch_pkt_i[52] (net)        5.8944              0.0000     0.4513 f
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.4513 f
  core/be/be_calculator/reservation_reg/data_i[52] (net)   5.8944           0.0000     0.4513 f
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0380   0.0001 &   0.4513 f
  data arrival time                                                                    0.4513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  clock reconvergence pessimism                                            -0.0022     0.2811
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.2811 r
  library hold time                                                         0.0163     0.2974
  data required time                                                                   0.2974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2974
  data arrival time                                                                   -0.4513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1539


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2532     0.2532
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1221   0.0000     0.2532 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0327    0.1982     0.4515 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   3.6320       0.0000     0.4515 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.4515 f
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   3.6320             0.0000     0.4515 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.4515 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   3.6320            0.0000     0.4515 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0327    0.0000 &   0.4515 f
  data arrival time                                                                    0.4515

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2726     0.2726
  clock reconvergence pessimism                                            -0.0018     0.2708
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.2708 r
  library hold time                                                         0.0185     0.2893
  data required time                                                                   0.2893
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2893
  data arrival time                                                                   -0.4515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1622


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2532     0.2532
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1221   0.0000   0.2532 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0340   0.1992     0.4524 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   4.1664     0.0000     0.4524 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.4524 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   4.1664    0.0000     0.4524 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.4524 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   4.1664           0.0000     0.4524 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0340   0.0001 &   0.4525 f
  data arrival time                                                                    0.4525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2725     0.2725
  clock reconvergence pessimism                                            -0.0018     0.2708
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.2708 r
  library hold time                                                         0.0182     0.2890
  data required time                                                                   0.2890
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2890
  data arrival time                                                                   -0.4525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1635


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2325     0.2325
  core/be/be_calculator/comp_stage_reg/data_r_reg_89_/CLK (DFFX1)   0.0797   0.0000    0.2325 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_89_/Q (DFFX1)   0.0323    0.1913     0.4238 f
  core/be/be_calculator/comp_stage_reg/data_o[89] (net)     1   3.4152      0.0000     0.4238 f
  core/be/be_calculator/comp_stage_reg/data_o[89] (bsg_dff_width_p320_0)    0.0000     0.4238 f
  core/be/be_calculator/comp_stage_r_1__25_ (net)       3.4152              0.0000     0.4238 f
  core/be/be_calculator/comp_stage_mux/data0_i[153] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4238 f
  core/be/be_calculator/comp_stage_mux/data0_i[153] (net)   3.4152          0.0000     0.4238 f
  core/be/be_calculator/comp_stage_mux/U26/INP (NBUFFX2)          0.0323    0.0000 &   0.4239 f
  core/be/be_calculator/comp_stage_mux/U26/Z (NBUFFX2)            0.0259    0.0494     0.4733 f
  core/be/be_calculator/comp_stage_mux/data_o[153] (net)     3   6.7780     0.0000     0.4733 f
  core/be/be_calculator/comp_stage_mux/data_o[153] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4733 f
  core/be/be_calculator/comp_stage_n_slice_rd[89] (net)   6.7780            0.0000     0.4733 f
  core/be/be_calculator/comp_stage_reg/data_i[153] (bsg_dff_width_p320_0)   0.0000     0.4733 f
  core/be/be_calculator/comp_stage_reg/data_i[153] (net)   6.7780           0.0000     0.4733 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_153_/D (DFFX1)   0.0259   0.0000 &   0.4733 f
  data arrival time                                                                    0.4733

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2869     0.2869
  clock reconvergence pessimism                                            -0.0022     0.2847
  core/be/be_calculator/comp_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.2847 r
  library hold time                                                         0.0191     0.3039
  data required time                                                                   0.3039
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3039
  data arrival time                                                                   -0.4733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1694


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2531     0.2531
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1221   0.0000     0.2531 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/Q (DFFX1)    0.0446    0.2075     0.4606 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (net)     2   8.7884       0.0000     0.4606 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (bsg_dff_width_p415_0)     0.0000     0.4606 f
  core/be/be_calculator/calc_stage_r_0__mem_v_ (net)    8.7884              0.0000     0.4606 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (bsg_dff_width_p415_0)    0.0000     0.4606 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (net)   8.7884            0.0000     0.4606 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/D (DFFX1)   0.0446   -0.0011 &   0.4595 f
  data arrival time                                                                    0.4595

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2721     0.2721
  clock reconvergence pessimism                                            -0.0018     0.2703
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)           0.0000     0.2703 r
  library hold time                                                         0.0158     0.2861
  data required time                                                                   0.2861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2861
  data arrival time                                                                   -0.4595
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1734


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2655     0.2655
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1950   0.0000    0.2655 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0294    0.2022     0.4677 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.3009      0.0000     0.4677 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.4677 f
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.3009              0.0000     0.4677 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.4677 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.3009           0.0000     0.4677 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0294   0.0000 &   0.4677 f
  data arrival time                                                                    0.4677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2733     0.2733
  clock reconvergence pessimism                                            -0.0018     0.2715
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.2715 r
  library hold time                                                         0.0192     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1770


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2476     0.2476
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.1221   0.0000    0.2476 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0301    0.1961     0.4438 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   2.5165      0.0000     0.4438 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.4438 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   2.5165    0.0000     0.4438 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.4438 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   2.5165           0.0000     0.4438 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0301   0.0000 &   0.4438 f
  data arrival time                                                                    0.4438

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2557     0.2557
  clock reconvergence pessimism                                            -0.0035     0.2521
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.2521 r
  library hold time                                                         0.0135     0.2656
  data required time                                                                   0.2656
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2656
  data arrival time                                                                   -0.4438
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1781


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2489     0.2489
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1178   0.0000   0.2489 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0289   0.1945   0.4434 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.0041   0.0000   0.4434 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.4434 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.0041      0.0000     0.4434 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.4434 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.0041   0.0000   0.4434 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0289   0.0000 &   0.4434 f
  data arrival time                                                                    0.4434

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2538     0.2538
  clock reconvergence pessimism                                            -0.0022     0.2517
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.2517 r
  library hold time                                                         0.0132     0.2648
  data required time                                                                   0.2648
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2648
  data arrival time                                                                   -0.4434
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1785


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2670     0.2670
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1950   0.0000    0.2670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0288    0.2017     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.0291      0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.4688 f
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.0291              0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.0291           0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0288   0.0000 &   0.4688 f
  data arrival time                                                                    0.4688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2725     0.2725
  clock reconvergence pessimism                                            -0.0018     0.2707
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.2707 r
  library hold time                                                         0.0194     0.2901
  data required time                                                                   0.2901
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2901
  data arrival time                                                                   -0.4688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1787


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2687     0.2687
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1947   0.0000    0.2687 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0289    0.2017     0.4704 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.0550      0.0000     0.4704 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.4704 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.0550              0.0000     0.4704 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.4704 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.0550           0.0000     0.4704 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0289   0.0000 &   0.4704 f
  data arrival time                                                                    0.4704

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2741     0.2741
  clock reconvergence pessimism                                            -0.0018     0.2723
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.2723 r
  library hold time                                                         0.0193     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1788


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1580   0.0000    0.2464 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0291    0.1987     0.4451 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   2.0923      0.0000     0.4451 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.4451 f
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    2.0923              0.0000     0.4451 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.4451 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   2.0923           0.0000     0.4451 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0291   0.0000 &   0.4451 f
  data arrival time                                                                    0.4451

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2513     0.2513
  clock reconvergence pessimism                                            -0.0018     0.2495
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.2495 r
  library hold time                                                         0.0167     0.2663
  data required time                                                                   0.2663
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2663
  data arrival time                                                                   -0.4451
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1789


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2668     0.2668
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1950   0.0000    0.2668 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0289    0.2018     0.4686 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.0832      0.0000     0.4686 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.4686 f
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.0832              0.0000     0.4686 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.4686 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.0832           0.0000     0.4686 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0289   0.0000 &   0.4686 f
  data arrival time                                                                    0.4686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2722     0.2722
  clock reconvergence pessimism                                            -0.0018     0.2704
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.2704 r
  library hold time                                                         0.0194     0.2897
  data required time                                                                   0.2897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2897
  data arrival time                                                                   -0.4686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1789


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2485     0.2485
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1221   0.0000    0.2485 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0322    0.1978     0.4463 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   3.3890      0.0000     0.4463 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.4463 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   3.3890    0.0000     0.4463 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.4463 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   3.3890           0.0000     0.4463 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0322   0.0000 &   0.4463 f
  data arrival time                                                                    0.4463

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2579     0.2579
  clock reconvergence pessimism                                            -0.0035     0.2544
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.2544 r
  library hold time                                                         0.0131     0.2674
  data required time                                                                   0.2674
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2674
  data arrival time                                                                   -0.4463
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1789


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2629     0.2629
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1929   0.0000    0.2629 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0290    0.2017     0.4645 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.0904      0.0000     0.4645 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.4645 f
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.0904              0.0000     0.4645 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.4645 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.0904           0.0000     0.4645 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0290   0.0000 &   0.4646 f
  data arrival time                                                                    0.4646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  clock reconvergence pessimism                                            -0.0018     0.2664
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.2664 r
  library hold time                                                         0.0192     0.2856
  data required time                                                                   0.2856
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2856
  data arrival time                                                                   -0.4646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1789


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2240     0.2240
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.0676   0.0000   0.2240 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0380   0.1748     0.3988 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (net)     1   4.3939     0.0000     0.3988 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (bsg_dff_width_p320_0)   0.0000     0.3988 r
  core/be/be_calculator/wb_pkt_o[24] (net)              4.3939              0.0000     0.3988 r
  core/be/be_calculator/wb_pkt_o[24] (bp_be_calculator_top_02_0)            0.0000     0.3988 r
  core/be/wb_pkt[24] (net)                              4.3939              0.0000     0.3988 r
  core/be/icc_place61/INP (NBUFFX8)                               0.0380    0.0000 &   0.3989 r
  core/be/icc_place61/Z (NBUFFX8)                                 0.0501    0.0789 @   0.4777 r
  core/be/n122 (net)                            5      40.5826              0.0000     0.4777 r
  core/be/be_checker/wb_pkt_i[24] (bp_be_checker_top_02_0)                  0.0000     0.4777 r
  core/be/be_checker/wb_pkt_i[24] (net)                40.5826              0.0000     0.4777 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (bp_be_scheduler_02_0)          0.0000     0.4777 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (net)      40.5826              0.0000     0.4777 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (bp_be_regfile_02_0)   0.0000   0.4777 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (net)  40.5826     0.0000     0.4777 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4777 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (net)  40.5826   0.0000     0.4777 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[24] (saed90_64x32_2P)   0.0365  -0.0063 @   0.4715 r d 
  data arrival time                                                                    0.4715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2654     0.2654
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1950   0.0000   0.2654 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0297   0.2024   0.4678 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   2.4159   0.0000   0.4678 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.4678 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   2.4159       0.0000     0.4678 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.4678 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   2.4159   0.0000   0.4678 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0297   0.0000 &   0.4678 f
  data arrival time                                                                    0.4678

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2713     0.2713
  clock reconvergence pessimism                                            -0.0018     0.2695
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.2695 r
  library hold time                                                         0.0192     0.2887
  data required time                                                                   0.2887
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2887
  data arrival time                                                                   -0.4678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2657     0.2657
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1950   0.0000   0.2657 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0299   0.2026     0.4683 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   2.4929     0.0000     0.4683 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.4683 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   2.4929   0.0000     0.4683 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.4683 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   2.4929           0.0000     0.4683 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0299  -0.0007 &   0.4677 f
  data arrival time                                                                    0.4677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2712     0.2712
  clock reconvergence pessimism                                            -0.0018     0.2694
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.2694 r
  library hold time                                                         0.0191     0.2886
  data required time                                                                   0.2886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2886
  data arrival time                                                                   -0.4677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2670     0.2670
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1950   0.0000    0.2670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0292    0.2020     0.4690 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.1748      0.0000     0.4690 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.4690 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.1748              0.0000     0.4690 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.4690 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.1748           0.0000     0.4690 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0292   0.0000 &   0.4690 f
  data arrival time                                                                    0.4690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2724     0.2724
  clock reconvergence pessimism                                            -0.0018     0.2706
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.2706 r
  library hold time                                                         0.0193     0.2899
  data required time                                                                   0.2899
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2899
  data arrival time                                                                   -0.4690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2654     0.2654
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1950   0.0000    0.2654 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0293    0.2021     0.4675 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   2.2288      0.0000     0.4675 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.4675 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   2.2288              0.0000     0.4675 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.4675 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   2.2288           0.0000     0.4675 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0293   0.0000 &   0.4675 f
  data arrival time                                                                    0.4675

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2709     0.2709
  clock reconvergence pessimism                                            -0.0018     0.2691
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.2691 r
  library hold time                                                         0.0193     0.2884
  data required time                                                                   0.2884
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2884
  data arrival time                                                                   -0.4675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2494     0.2494
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1178   0.0000   0.2494 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0297   0.1951   0.4445 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   2.3069   0.0000   0.4445 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.4445 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   2.3069      0.0000     0.4445 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.4445 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   2.3069   0.0000   0.4445 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0297   0.0000 &   0.4445 f
  data arrival time                                                                    0.4445

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2545     0.2545
  clock reconvergence pessimism                                            -0.0022     0.2523
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.2523 r
  library hold time                                                         0.0130     0.2653
  data required time                                                                   0.2653
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2653
  data arrival time                                                                   -0.4445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1792


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2492     0.2492
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1178   0.0000   0.2492 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0297   0.1951   0.4444 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.3479   0.0000   0.4444 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.4444 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.3479      0.0000     0.4444 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.4444 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.3479   0.0000   0.4444 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0297   0.0000 &   0.4444 f
  data arrival time                                                                    0.4444

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2543     0.2543
  clock reconvergence pessimism                                            -0.0022     0.2522
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.2522 r
  library hold time                                                         0.0130     0.2651
  data required time                                                                   0.2651
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2651
  data arrival time                                                                   -0.4444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2687     0.2687
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1947   0.0000    0.2687 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0293    0.2021     0.4708 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.2463      0.0000     0.4708 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.4708 f
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.2463              0.0000     0.4708 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.4708 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.2463           0.0000     0.4708 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0293   0.0000 &   0.4708 f
  data arrival time                                                                    0.4708

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2741     0.2741
  clock reconvergence pessimism                                            -0.0018     0.2723
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.2723 r
  library hold time                                                         0.0192     0.2915
  data required time                                                                   0.2915
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2915
  data arrival time                                                                   -0.4708
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2667     0.2667
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1950   0.0000    0.2667 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0294    0.2022     0.4689 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.2767      0.0000     0.4689 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.4689 f
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.2767              0.0000     0.4689 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.4689 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.2767           0.0000     0.4689 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0294   0.0000 &   0.4689 f
  data arrival time                                                                    0.4689

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2722     0.2722
  clock reconvergence pessimism                                            -0.0018     0.2704
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.2704 r
  library hold time                                                         0.0193     0.2896
  data required time                                                                   0.2896
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2896
  data arrival time                                                                   -0.4689
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2654     0.2654
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1949   0.0000   0.2654 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0314   0.2039   0.4693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   3.1636   0.0000   0.4693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.4693 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   3.1636      0.0000     0.4693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.4693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   3.1636   0.0000   0.4693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0314   0.0000 &   0.4693 f
  data arrival time                                                                    0.4693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2730     0.2730
  clock reconvergence pessimism                                            -0.0018     0.2712
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.2712 r
  library hold time                                                         0.0188     0.2899
  data required time                                                                   0.2899
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2899
  data arrival time                                                                   -0.4693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2490     0.2490
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1178   0.0000   0.2490 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0302   0.1955   0.4444 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.5302   0.0000   0.4444 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.4444 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.5302      0.0000     0.4444 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.4444 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.5302   0.0000   0.4444 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0302   0.0000 &   0.4445 f
  data arrival time                                                                    0.4445

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2544     0.2544
  clock reconvergence pessimism                                            -0.0022     0.2522
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.2522 r
  library hold time                                                         0.0129     0.2651
  data required time                                                                   0.2651
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2651
  data arrival time                                                                   -0.4445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2628     0.2628
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1929   0.0000    0.2628 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0295    0.2021     0.4648 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   2.3117      0.0000     0.4648 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.4648 f
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   2.3117              0.0000     0.4648 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.4648 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   2.3117           0.0000     0.4648 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0295   0.0000 &   0.4649 f
  data arrival time                                                                    0.4649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  clock reconvergence pessimism                                            -0.0018     0.2664
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.2664 r
  library hold time                                                         0.0191     0.2855
  data required time                                                                   0.2855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2855
  data arrival time                                                                   -0.4649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2676     0.2676
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1947   0.0000   0.2676 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0295   0.2022   0.4699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   2.3055   0.0000   0.4699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.4699 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   2.3055       0.0000     0.4699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.4699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   2.3055   0.0000   0.4699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0295   0.0000 &   0.4699 f
  data arrival time                                                                    0.4699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2730     0.2730
  clock reconvergence pessimism                                            -0.0018     0.2712
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.2712 r
  library hold time                                                         0.0192     0.2904
  data required time                                                                   0.2904
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2904
  data arrival time                                                                   -0.4699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2656     0.2656
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1958   0.0000    0.2656 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0292    0.2021     0.4677 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   2.1959      0.0000     0.4677 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.4677 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   2.1959   0.0000     0.4677 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.4677 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   2.1959           0.0000     0.4677 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0292   0.0000 &   0.4677 f
  data arrival time                                                                    0.4677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  clock reconvergence pessimism                                            -0.0018     0.2689
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.2689 r
  library hold time                                                         0.0193     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2462     0.2462
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1575   0.0000    0.2462 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0295    0.1990     0.4452 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.2699      0.0000     0.4452 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.4452 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.2699              0.0000     0.4452 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.4452 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.2699           0.0000     0.4452 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0295   0.0000 &   0.4452 f
  data arrival time                                                                    0.4452

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2509     0.2509
  clock reconvergence pessimism                                            -0.0018     0.2491
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.2491 r
  library hold time                                                         0.0166     0.2657
  data required time                                                                   0.2657
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2657
  data arrival time                                                                   -0.4452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2679     0.2679
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1947   0.0000    0.2679 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0297    0.2024     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.4094      0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.4703 f
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.4094              0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.4094           0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0297   0.0000 &   0.4703 f
  data arrival time                                                                    0.4703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2734     0.2734
  clock reconvergence pessimism                                            -0.0018     0.2716
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.2716 r
  library hold time                                                         0.0192     0.2908
  data required time                                                                   0.2908
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2908
  data arrival time                                                                   -0.4703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2674     0.2674
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1947   0.0000   0.2674 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0299   0.2025   0.4699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   2.4761   0.0000   0.4699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.4699 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   2.4761      0.0000     0.4699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.4699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   2.4761   0.0000   0.4699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0299   0.0000 &   0.4699 f
  data arrival time                                                                    0.4699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2730     0.2730
  clock reconvergence pessimism                                            -0.0018     0.2712
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.2712 r
  library hold time                                                         0.0191     0.2904
  data required time                                                                   0.2904
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2904
  data arrival time                                                                   -0.4699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2670     0.2670
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1946   0.0000   0.2670 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0296   0.2023   0.4693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   2.3723   0.0000   0.4693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.4693 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   2.3723      0.0000     0.4693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.4693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   2.3723   0.0000   0.4693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0296   0.0000 &   0.4693 f
  data arrival time                                                                    0.4693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2724     0.2724
  clock reconvergence pessimism                                            -0.0018     0.2706
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.2706 r
  library hold time                                                         0.0192     0.2898
  data required time                                                                   0.2898
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2898
  data arrival time                                                                   -0.4693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2679     0.2679
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.1947   0.0000    0.2679 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0298    0.2025     0.4704 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   2.4604      0.0000     0.4704 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.4704 f
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   2.4604              0.0000     0.4704 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.4704 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   2.4604           0.0000     0.4704 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0298   0.0000 &   0.4704 f
  data arrival time                                                                    0.4704

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2735     0.2735
  clock reconvergence pessimism                                            -0.0018     0.2717
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.2717 r
  library hold time                                                         0.0191     0.2908
  data required time                                                                   0.2908
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2908
  data arrival time                                                                   -0.4704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1581   0.0000    0.2464 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0298    0.1994     0.4458 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   2.4320      0.0000     0.4458 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.4458 f
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    2.4320              0.0000     0.4458 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.4458 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   2.4320           0.0000     0.4458 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0298   0.0000 &   0.4458 f
  data arrival time                                                                    0.4458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2513     0.2513
  clock reconvergence pessimism                                            -0.0018     0.2496
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.2496 r
  library hold time                                                         0.0166     0.2661
  data required time                                                                   0.2661
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2661
  data arrival time                                                                   -0.4458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2530     0.2530
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1221   0.0000    0.2530 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0290    0.1952     0.4482 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   2.0181      0.0000     0.4482 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.4482 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   2.0181    0.0000     0.4482 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.4482 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   2.0181           0.0000     0.4482 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0290   0.0000 &   0.4482 f
  data arrival time                                                                    0.4482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2582     0.2582
  clock reconvergence pessimism                                            -0.0035     0.2547
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.2547 r
  library hold time                                                         0.0138     0.2684
  data required time                                                                   0.2684
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2684
  data arrival time                                                                   -0.4482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2671     0.2671
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.1951   0.0000    0.2671 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0306    0.2032     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   2.8192      0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.4703 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   2.8192   0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   2.8192           0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0306  -0.0008 &   0.4695 f
  data arrival time                                                                    0.4695

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2725     0.2725
  clock reconvergence pessimism                                            -0.0018     0.2707
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.2707 r
  library hold time                                                         0.0190     0.2897
  data required time                                                                   0.2897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2897
  data arrival time                                                                   -0.4695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2494     0.2494
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.1178   0.0000   0.2494 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0405   0.1839   0.4333 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2   5.3112   0.0000   0.4333 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4333 r
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)   5.3112            0.0000     0.4333 r
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_02_0)    0.0000     0.4333 r
  core/be/be_checker/dispatch_pkt_o[55] (net)           5.3112              0.0000     0.4333 r
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_02_0)            0.0000     0.4333 r
  core/be/dispatch_pkt[55] (net)                        5.3112              0.0000     0.4333 r
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_02_0)      0.0000     0.4333 r
  core/be/be_calculator/dispatch_pkt_i[55] (net)        5.3112              0.0000     0.4333 r
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.4333 r
  core/be/be_calculator/reservation_reg/data_i[55] (net)   5.3112           0.0000     0.4333 r
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0405   0.0000 &   0.4334 r
  data arrival time                                                                    0.4334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  clock reconvergence pessimism                                            -0.0022     0.2811
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.2811 r
  library hold time                                                        -0.0276     0.2535
  data required time                                                                   0.2535
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2535
  data arrival time                                                                   -0.4334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2686     0.2686
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1947   0.0000   0.2686 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0299   0.2026   0.4712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.5126   0.0000   0.4712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.4712 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.5126      0.0000     0.4712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.4712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.5126   0.0000   0.4712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0299   0.0000 &   0.4712 f
  data arrival time                                                                    0.4712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2740     0.2740
  clock reconvergence pessimism                                            -0.0018     0.2722
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.2722 r
  library hold time                                                         0.0191     0.2914
  data required time                                                                   0.2914
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2914
  data arrival time                                                                   -0.4712
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2486     0.2486
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1162    0.0000     0.2486 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0289    0.1943     0.4428 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.0032        0.0000     0.4428 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.4428 f
  core/be/be_calculator/exc_stage_r[4] (net)            2.0032              0.0000     0.4428 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.4428 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.0032              0.0000     0.4428 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0289    0.0000 &   0.4428 f
  data arrival time                                                                    0.4428

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2536     0.2536
  clock reconvergence pessimism                                            -0.0035     0.2500
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.2500 r
  library hold time                                                         0.0129     0.2630
  data required time                                                                   0.2630
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2630
  data arrival time                                                                   -0.4428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1947   0.0000   0.2682 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0301   0.2027   0.4709 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   2.5621   0.0000   0.4709 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.4709 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   2.5621      0.0000     0.4709 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.4709 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   2.5621   0.0000   0.4709 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0301   0.0000 &   0.4709 f
  data arrival time                                                                    0.4709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2737     0.2737
  clock reconvergence pessimism                                            -0.0018     0.2720
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.2720 r
  library hold time                                                         0.0191     0.2910
  data required time                                                                   0.2910
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2910
  data arrival time                                                                   -0.4709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2492     0.2492
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.1178   0.0000   0.2492 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0408   0.1841   0.4333 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2   5.4338   0.0000   0.4333 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4333 r
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)   5.4338            0.0000     0.4333 r
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.4333 r
  core/be/be_checker/dispatch_pkt_o[51] (net)           5.4338              0.0000     0.4333 r
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.4333 r
  core/be/dispatch_pkt[51] (net)                        5.4338              0.0000     0.4333 r
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.4333 r
  core/be/be_calculator/dispatch_pkt_i[51] (net)        5.4338              0.0000     0.4333 r
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.4333 r
  core/be/be_calculator/reservation_reg/data_i[51] (net)   5.4338           0.0000     0.4333 r
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0408   0.0000 &   0.4333 r
  data arrival time                                                                    0.4333

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  clock reconvergence pessimism                                            -0.0022     0.2811
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.2811 r
  library hold time                                                        -0.0277     0.2534
  data required time                                                                   0.2534
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2534
  data arrival time                                                                   -0.4333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2470     0.2470
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.1160   0.0000    0.2470 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0290    0.1942     0.4413 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   2.0094      0.0000     0.4413 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.4413 f
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   2.0094          0.0000     0.4413 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.4413 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   2.0094           0.0000     0.4413 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0290   0.0000 &   0.4413 f
  data arrival time                                                                    0.4413

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2520     0.2520
  clock reconvergence pessimism                                            -0.0035     0.2485
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.2485 r
  library hold time                                                         0.0129     0.2614
  data required time                                                                   0.2614
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2614
  data arrival time                                                                   -0.4413
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2470     0.2470
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1160   0.0000   0.2470 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0290   0.1942     0.4413 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.0080     0.0000     0.4413 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.4413 f
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.0080          0.0000     0.4413 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.4413 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.0080           0.0000     0.4413 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0290   0.0000 &   0.4413 f
  data arrival time                                                                    0.4413

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2520     0.2520
  clock reconvergence pessimism                                            -0.0035     0.2484
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.2484 r
  library hold time                                                         0.0129     0.2613
  data required time                                                                   0.2613
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2613
  data arrival time                                                                   -0.4413
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2685     0.2685
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1947   0.0000   0.2685 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0300   0.2027   0.4712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.5448   0.0000   0.4712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.4712 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.5448      0.0000     0.4712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.4712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.5448   0.0000   0.4712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0300   0.0000 &   0.4712 f
  data arrival time                                                                    0.4712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2739     0.2739
  clock reconvergence pessimism                                            -0.0018     0.2721
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.2721 r
  library hold time                                                         0.0191     0.2912
  data required time                                                                   0.2912
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2912
  data arrival time                                                                   -0.4712
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2492     0.2492
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1178   0.0000   0.2492 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0305   0.1958   0.4450 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.6905   0.0000   0.4450 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.4450 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.6905      0.0000     0.4450 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.4450 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.6905   0.0000   0.4450 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0305   0.0000 &   0.4451 f
  data arrival time                                                                    0.4451

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2543     0.2543
  clock reconvergence pessimism                                            -0.0022     0.2521
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.2521 r
  library hold time                                                         0.0128     0.2649
  data required time                                                                   0.2649
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2649
  data arrival time                                                                   -0.4451
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2240     0.2240
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.0676   0.0000   0.2240 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0380   0.1748     0.3988 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (net)     1   4.3939     0.0000     0.3988 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (bsg_dff_width_p320_0)   0.0000     0.3988 r
  core/be/be_calculator/wb_pkt_o[24] (net)              4.3939              0.0000     0.3988 r
  core/be/be_calculator/wb_pkt_o[24] (bp_be_calculator_top_02_0)            0.0000     0.3988 r
  core/be/wb_pkt[24] (net)                              4.3939              0.0000     0.3988 r
  core/be/icc_place61/INP (NBUFFX8)                               0.0380    0.0000 &   0.3989 r
  core/be/icc_place61/Z (NBUFFX8)                                 0.0501    0.0789 @   0.4777 r
  core/be/n122 (net)                            5      40.5826              0.0000     0.4777 r
  core/be/be_checker/wb_pkt_i[24] (bp_be_checker_top_02_0)                  0.0000     0.4777 r
  core/be/be_checker/wb_pkt_i[24] (net)                40.5826              0.0000     0.4777 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (bp_be_scheduler_02_0)          0.0000     0.4777 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (net)      40.5826              0.0000     0.4777 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (bp_be_regfile_02_0)   0.0000   0.4777 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (net)  40.5826     0.0000     0.4777 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4777 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (net)  40.5826   0.0000     0.4777 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[24] (saed90_64x32_2P)   0.0365  -0.0069 @   0.4708 r d 
  data arrival time                                                                    0.4708

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4708
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2649     0.2649
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1950   0.0000    0.2649 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0300    0.2027     0.4676 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   2.5367      0.0000     0.4676 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.4676 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   2.5367   0.0000     0.4676 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.4676 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   2.5367           0.0000     0.4676 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0300   0.0000 &   0.4676 f
  data arrival time                                                                    0.4676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  clock reconvergence pessimism                                            -0.0018     0.2682
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.2682 r
  library hold time                                                         0.0191     0.2873
  data required time                                                                   0.2873
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2873
  data arrival time                                                                   -0.4676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2655     0.2655
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1950   0.0000    0.2655 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0297    0.2024     0.4680 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   2.4101      0.0000     0.4680 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.4680 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   2.4101   0.0000     0.4680 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.4680 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   2.4101           0.0000     0.4680 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0297   0.0000 &   0.4680 f
  data arrival time                                                                    0.4680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2702     0.2702
  clock reconvergence pessimism                                            -0.0018     0.2685
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.2685 r
  library hold time                                                         0.0192     0.2876
  data required time                                                                   0.2876
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2876
  data arrival time                                                                   -0.4680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2633     0.2633
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1935   0.0000    0.2633 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0302    0.2027     0.4660 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.6223      0.0000     0.4660 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.4660 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.6223              0.0000     0.4660 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.4660 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.6223           0.0000     0.4660 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0302   0.0000 &   0.4660 f
  data arrival time                                                                    0.4660

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2685     0.2685
  clock reconvergence pessimism                                            -0.0018     0.2667
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.2667 r
  library hold time                                                         0.0190     0.2857
  data required time                                                                   0.2857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2857
  data arrival time                                                                   -0.4660
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2620     0.2620
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1929   0.0000    0.2620 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0306    0.2030     0.4650 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   2.8056      0.0000     0.4650 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.4650 f
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   2.8056              0.0000     0.4650 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.4650 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   2.8056           0.0000     0.4650 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0306   0.0000 &   0.4650 f
  data arrival time                                                                    0.4650

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2675     0.2675
  clock reconvergence pessimism                                            -0.0018     0.2658
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.2658 r
  library hold time                                                         0.0188     0.2846
  data required time                                                                   0.2846
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2846
  data arrival time                                                                   -0.4650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2657     0.2657
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1950   0.0000    0.2657 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0302    0.2028     0.4685 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   2.6241      0.0000     0.4685 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.4685 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   2.6241   0.0000     0.4685 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.4685 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   2.6241           0.0000     0.4685 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0302   0.0000 &   0.4686 f
  data arrival time                                                                    0.4686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2709     0.2709
  clock reconvergence pessimism                                            -0.0018     0.2691
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.2691 r
  library hold time                                                         0.0191     0.2881
  data required time                                                                   0.2881
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2881
  data arrival time                                                                   -0.4686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2672     0.2672
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1951   0.0000    0.2672 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0305    0.2031     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   2.7768      0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.4703 f
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   2.7768             0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   2.7768           0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0305   0.0000 &   0.4703 f
  data arrival time                                                                    0.4703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2727     0.2727
  clock reconvergence pessimism                                            -0.0018     0.2709
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.2709 r
  library hold time                                                         0.0190     0.2899
  data required time                                                                   0.2899
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2899
  data arrival time                                                                   -0.4703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2653     0.2653
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1950   0.0000   0.2653 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0309   0.2034   0.4687 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   2.9193   0.0000   0.4687 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.4687 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   2.9193       0.0000     0.4687 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.4687 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   2.9193   0.0000   0.4687 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0309   0.0000 &   0.4687 f
  data arrival time                                                                    0.4687

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  clock reconvergence pessimism                                            -0.0018     0.2693
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.2693 r
  library hold time                                                         0.0190     0.2883
  data required time                                                                   0.2883
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2883
  data arrival time                                                                   -0.4687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2482     0.2482
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1162   0.0000     0.2482 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0295    0.1947     0.4429 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.2577       0.0000     0.4429 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.4429 f
  core/be/be_calculator/exc_stage_r[12] (net)           2.2577              0.0000     0.4429 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.4429 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.2577             0.0000     0.4429 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0295    0.0000 &   0.4430 f
  data arrival time                                                                    0.4430

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2532     0.2532
  clock reconvergence pessimism                                            -0.0035     0.2497
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.2497 r
  library hold time                                                         0.0128     0.2625
  data required time                                                                   0.2625
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2625
  data arrival time                                                                   -0.4430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2681     0.2681
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1947   0.0000    0.2681 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0306    0.2032     0.4713 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   2.8091      0.0000     0.4713 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.4713 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   2.8091              0.0000     0.4713 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.4713 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   2.8091           0.0000     0.4713 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0306   0.0000 &   0.4713 f
  data arrival time                                                                    0.4713

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2736     0.2736
  clock reconvergence pessimism                                            -0.0018     0.2719
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.2719 r
  library hold time                                                         0.0190     0.2908
  data required time                                                                   0.2908
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2908
  data arrival time                                                                   -0.4713
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2666     0.2666
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1946   0.0000   0.2666 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0320   0.2043   0.4708 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   3.3948   0.0000   0.4708 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.4708 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   3.3948      0.0000     0.4708 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.4708 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   3.3948   0.0000   0.4708 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0320   0.0000 &   0.4709 f
  data arrival time                                                                    0.4709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2741     0.2741
  clock reconvergence pessimism                                             0.0000     0.2741
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.2741 r
  library hold time                                                         0.0163     0.2903
  data required time                                                                   0.2903
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2903
  data arrival time                                                                   -0.4709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2813     0.2813
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1819   0.0000   0.2813 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0307   0.2021     0.4834 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.8090     0.0000     0.4834 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.4834 f
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.8090          0.0000     0.4834 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.4834 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.8090           0.0000     0.4834 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0307   0.0000 &   0.4834 f
  data arrival time                                                                    0.4834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2870     0.2870
  clock reconvergence pessimism                                            -0.0022     0.2848
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.2848 r
  library hold time                                                         0.0180     0.3028
  data required time                                                                   0.3028
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3028
  data arrival time                                                                   -0.4834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2652     0.2652
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1950   0.0000    0.2652 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0302    0.2029     0.4681 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.6334      0.0000     0.4681 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.4681 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.6334   0.0000     0.4681 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.4681 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.6334           0.0000     0.4681 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0302   0.0000 &   0.4681 f
  data arrival time                                                                    0.4681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2703     0.2703
  clock reconvergence pessimism                                            -0.0018     0.2685
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.2685 r
  library hold time                                                         0.0191     0.2876
  data required time                                                                   0.2876
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2876
  data arrival time                                                                   -0.4681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2628     0.2628
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1929   0.0000    0.2628 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0305    0.2029     0.4657 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   2.7664      0.0000     0.4657 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.4657 f
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    2.7664              0.0000     0.4657 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.4657 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   2.7664           0.0000     0.4657 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0305   0.0000 &   0.4658 f
  data arrival time                                                                    0.4658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2681     0.2681
  clock reconvergence pessimism                                            -0.0018     0.2663
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.2663 r
  library hold time                                                         0.0188     0.2852
  data required time                                                                   0.2852
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2852
  data arrival time                                                                   -0.4658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2673     0.2673
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1951   0.0000    0.2673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0306    0.2032     0.4705 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   2.7958      0.0000     0.4705 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.4705 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   2.7958   0.0000     0.4705 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.4705 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   2.7958           0.0000     0.4705 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0306   0.0000 &   0.4705 f
  data arrival time                                                                    0.4705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2728     0.2728
  clock reconvergence pessimism                                            -0.0018     0.2710
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.2710 r
  library hold time                                                         0.0190     0.2900
  data required time                                                                   0.2900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2900
  data arrival time                                                                   -0.4705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2670     0.2670
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1950   0.0000    0.2670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0305    0.2031     0.4701 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   2.7638      0.0000     0.4701 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.4701 f
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   2.7638              0.0000     0.4701 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.4701 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   2.7638           0.0000     0.4701 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0305   0.0000 &   0.4701 f
  data arrival time                                                                    0.4701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2723     0.2723
  clock reconvergence pessimism                                            -0.0018     0.2705
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.2705 r
  library hold time                                                         0.0190     0.2895
  data required time                                                                   0.2895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2895
  data arrival time                                                                   -0.4701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2681     0.2681
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1947   0.0000    0.2681 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0304    0.2030     0.4711 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   2.7182      0.0000     0.4711 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.4711 f
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   2.7182              0.0000     0.4711 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.4711 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   2.7182           0.0000     0.4711 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0304   0.0000 &   0.4711 f
  data arrival time                                                                    0.4711

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2733     0.2733
  clock reconvergence pessimism                                            -0.0018     0.2715
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.2715 r
  library hold time                                                         0.0190     0.2905
  data required time                                                                   0.2905
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2905
  data arrival time                                                                   -0.4711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2622     0.2622
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1929   0.0000   0.2622 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0306   0.2030     0.4652 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   2.7770     0.0000     0.4652 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.4652 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   2.7770   0.0000     0.4652 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.4652 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   2.7770           0.0000     0.4652 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0306   0.0000 &   0.4652 f
  data arrival time                                                                    0.4652

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2675     0.2675
  clock reconvergence pessimism                                            -0.0018     0.2657
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.2657 r
  library hold time                                                         0.0188     0.2846
  data required time                                                                   0.2846
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2846
  data arrival time                                                                   -0.4652
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2676     0.2676
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1947   0.0000   0.2676 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0304   0.2030   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   2.7228   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   2.7228      0.0000     0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   2.7228   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0304   0.0000 &   0.4706 f
  data arrival time                                                                    0.4706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2728     0.2728
  clock reconvergence pessimism                                            -0.0018     0.2710
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.2710 r
  library hold time                                                         0.0190     0.2900
  data required time                                                                   0.2900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2900
  data arrival time                                                                   -0.4706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2667     0.2667
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1950   0.0000    0.2667 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0307    0.2033     0.4700 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.8627      0.0000     0.4700 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.4700 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.8627              0.0000     0.4700 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.4700 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.8627           0.0000     0.4700 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0307   0.0000 &   0.4700 f
  data arrival time                                                                    0.4700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2722     0.2722
  clock reconvergence pessimism                                            -0.0018     0.2704
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.2704 r
  library hold time                                                         0.0189     0.2893
  data required time                                                                   0.2893
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2893
  data arrival time                                                                   -0.4700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2671     0.2671
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1951   0.0000    0.2671 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0306    0.2032     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   2.7972      0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.4703 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   2.7972   0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   2.7972           0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0306   0.0000 &   0.4703 f
  data arrival time                                                                    0.4703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2724     0.2724
  clock reconvergence pessimism                                            -0.0018     0.2706
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.2706 r
  library hold time                                                         0.0190     0.2896
  data required time                                                                   0.2896
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2896
  data arrival time                                                                   -0.4703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2657     0.2657
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1950   0.0000   0.2657 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0316   0.2039     0.4697 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   3.2094     0.0000     0.4697 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.4697 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   3.2094   0.0000     0.4697 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.4697 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   3.2094           0.0000     0.4697 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0316  -0.0008 &   0.4689 f
  data arrival time                                                                    0.4689

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2712     0.2712
  clock reconvergence pessimism                                            -0.0018     0.2694
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.2694 r
  library hold time                                                         0.0188     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4689
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2656     0.2656
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1950   0.0000    0.2656 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0307    0.2033     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   2.8509      0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.4688 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   2.8509              0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   2.8509           0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0307   0.0000 &   0.4689 f
  data arrival time                                                                    0.4689

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  clock reconvergence pessimism                                            -0.0018     0.2692
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.2692 r
  library hold time                                                         0.0189     0.2881
  data required time                                                                   0.2881
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2881
  data arrival time                                                                   -0.4689
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2482     0.2482
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1162   0.0000     0.2482 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0299    0.1950     0.4432 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.4005       0.0000     0.4432 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.4432 f
  core/be/be_calculator/exc_stage_r[14] (net)           2.4005              0.0000     0.4432 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.4432 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.4005             0.0000     0.4432 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0299    0.0000 &   0.4432 f
  data arrival time                                                                    0.4432

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2533     0.2533
  clock reconvergence pessimism                                            -0.0035     0.2497
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.2497 r
  library hold time                                                         0.0127     0.2624
  data required time                                                                   0.2624
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2624
  data arrival time                                                                   -0.4432
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2627     0.2627
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1937   0.0000    0.2627 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0305    0.2030     0.4657 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.7639      0.0000     0.4657 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.4657 f
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.7639              0.0000     0.4657 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.4657 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.7639            0.0000     0.4657 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0305    0.0000 &   0.4657 f
  data arrival time                                                                    0.4657

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2678     0.2678
  clock reconvergence pessimism                                            -0.0018     0.2660
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.2660 r
  library hold time                                                         0.0189     0.2849
  data required time                                                                   0.2849
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2849
  data arrival time                                                                   -0.4657
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2671     0.2671
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1945   0.0000   0.2671 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0308   0.2033   0.4704 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.8746   0.0000   0.4704 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.4704 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.8746      0.0000     0.4704 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.4704 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.8746   0.0000   0.4704 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0308   0.0000 &   0.4704 f
  data arrival time                                                                    0.4704

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2725     0.2725
  clock reconvergence pessimism                                            -0.0018     0.2707
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.2707 r
  library hold time                                                         0.0189     0.2896
  data required time                                                                   0.2896
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2896
  data arrival time                                                                   -0.4704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2632     0.2632
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1935   0.0000    0.2632 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0307    0.2032     0.4664 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.8573      0.0000     0.4664 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.4664 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.8573              0.0000     0.4664 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.4664 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.8573           0.0000     0.4664 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0307   0.0000 &   0.4664 f
  data arrival time                                                                    0.4664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2685     0.2685
  clock reconvergence pessimism                                            -0.0018     0.2667
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.2667 r
  library hold time                                                         0.0188     0.2856
  data required time                                                                   0.2856
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2856
  data arrival time                                                                   -0.4664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2683     0.2683
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1947   0.0000    0.2683 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0318    0.2041     0.4724 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   3.3061      0.0000     0.4724 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.4724 f
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   3.3061              0.0000     0.4724 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.4724 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   3.3061           0.0000     0.4724 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0318  -0.0010 &   0.4714 f
  data arrival time                                                                    0.4714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2737     0.2737
  clock reconvergence pessimism                                            -0.0018     0.2719
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.2719 r
  library hold time                                                         0.0187     0.2906
  data required time                                                                   0.2906
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2906
  data arrival time                                                                   -0.4714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2493     0.2493
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1178   0.0000   0.2493 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0313   0.1964   0.4457 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   3.0024   0.0000   0.4457 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.4457 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   3.0024      0.0000     0.4457 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.4457 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   3.0024   0.0000   0.4457 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0313   0.0000 &   0.4457 f
  data arrival time                                                                    0.4457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2544     0.2544
  clock reconvergence pessimism                                            -0.0022     0.2523
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.2523 r
  library hold time                                                         0.0126     0.2649
  data required time                                                                   0.2649
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2649
  data arrival time                                                                   -0.4457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2630     0.2630
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1929   0.0000    0.2630 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0324    0.2045     0.4674 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   3.5792      0.0000     0.4674 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.4674 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   3.5792   0.0000     0.4674 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.4674 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   3.5792           0.0000     0.4674 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0324  -0.0018 &   0.4656 f
  data arrival time                                                                    0.4656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2681     0.2681
  clock reconvergence pessimism                                            -0.0018     0.2663
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.2663 r
  library hold time                                                         0.0184     0.2847
  data required time                                                                   0.2847
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2847
  data arrival time                                                                   -0.4656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2647     0.2647
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1949   0.0000   0.2647 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0313   0.2037     0.4684 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   3.0879     0.0000     0.4684 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.4684 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   3.0879   0.0000     0.4684 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.4684 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   3.0879           0.0000     0.4684 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0313   0.0000 &   0.4684 f
  data arrival time                                                                    0.4684

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2705     0.2705
  clock reconvergence pessimism                                            -0.0018     0.2687
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.2687 r
  library hold time                                                         0.0188     0.2875
  data required time                                                                   0.2875
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2875
  data arrival time                                                                   -0.4684
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1703   0.0000    0.2761 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0298    0.2004     0.4765 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.4135      0.0000     0.4765 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.4765 f
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.4135              0.0000     0.4765 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.4765 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.4135           0.0000     0.4765 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0298   0.0000 &   0.4765 f
  data arrival time                                                                    0.4765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2817     0.2817
  clock reconvergence pessimism                                            -0.0035     0.2782
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.2782 r
  library hold time                                                         0.0174     0.2956
  data required time                                                                   0.2956
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2956
  data arrival time                                                                   -0.4765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1581   0.0000    0.2464 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0310    0.2004     0.4467 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   2.9457      0.0000     0.4467 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.4467 f
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   2.9457              0.0000     0.4467 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.4467 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   2.9457           0.0000     0.4467 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0310   0.0000 &   0.4468 f
  data arrival time                                                                    0.4468

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2514     0.2514
  clock reconvergence pessimism                                            -0.0018     0.2496
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.2496 r
  library hold time                                                         0.0163     0.2659
  data required time                                                                   0.2659
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2659
  data arrival time                                                                   -0.4468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2678     0.2678
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1947   0.0000    0.2678 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0308    0.2033     0.4711 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.8999      0.0000     0.4711 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.4711 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.8999              0.0000     0.4711 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.4711 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.8999           0.0000     0.4711 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0308   0.0000 &   0.4712 f
  data arrival time                                                                    0.4712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2731     0.2731
  clock reconvergence pessimism                                            -0.0018     0.2713
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.2713 r
  library hold time                                                         0.0189     0.2902
  data required time                                                                   0.2902
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2902
  data arrival time                                                                   -0.4712
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2669     0.2669
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1958   0.0000    0.2669 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0297    0.2025     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   2.4109      0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.4694 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   2.4109   0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   2.4109           0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0297   0.0000 &   0.4694 f
  data arrival time                                                                    0.4694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  clock reconvergence pessimism                                            -0.0018     0.2693
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.2693 r
  library hold time                                                         0.0192     0.2885
  data required time                                                                   0.2885
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2885
  data arrival time                                                                   -0.4694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2657     0.2657
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1950   0.0000    0.2657 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0309    0.2034     0.4691 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   2.9354      0.0000     0.4691 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.4691 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   2.9354    0.0000     0.4691 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.4691 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   2.9354           0.0000     0.4691 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0309   0.0000 &   0.4691 f
  data arrival time                                                                    0.4691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  clock reconvergence pessimism                                            -0.0018     0.2692
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.2692 r
  library hold time                                                         0.0189     0.2881
  data required time                                                                   0.2881
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2881
  data arrival time                                                                   -0.4691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2628     0.2628
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1929   0.0000   0.2628 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0310   0.2033     0.4661 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   2.9817     0.0000     0.4661 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.4661 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   2.9817   0.0000     0.4661 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.4661 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   2.9817           0.0000     0.4661 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0310   0.0000 &   0.4662 f
  data arrival time                                                                    0.4662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2681     0.2681
  clock reconvergence pessimism                                            -0.0018     0.2663
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.2663 r
  library hold time                                                         0.0187     0.2851
  data required time                                                                   0.2851
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2851
  data arrival time                                                                   -0.4662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2492     0.2492
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.1178   0.0000   0.2492 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0421   0.1849   0.4341 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2   5.8781   0.0000   0.4341 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4341 r
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)   5.8781            0.0000     0.4341 r
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.4341 r
  core/be/be_checker/dispatch_pkt_o[54] (net)           5.8781              0.0000     0.4341 r
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.4341 r
  core/be/dispatch_pkt[54] (net)                        5.8781              0.0000     0.4341 r
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.4341 r
  core/be/be_calculator/dispatch_pkt_i[54] (net)        5.8781              0.0000     0.4341 r
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.4341 r
  core/be/be_calculator/reservation_reg/data_i[54] (net)   5.8781           0.0000     0.4341 r
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0421   0.0000 &   0.4342 r
  data arrival time                                                                    0.4342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2832     0.2832
  clock reconvergence pessimism                                            -0.0022     0.2811
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.2811 r
  library hold time                                                        -0.0280     0.2530
  data required time                                                                   0.2530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2530
  data arrival time                                                                   -0.4342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2662     0.2662
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1950   0.0000    0.2662 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0311    0.2036     0.4698 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   3.0289      0.0000     0.4698 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.4698 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   3.0289   0.0000     0.4698 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.4698 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   3.0289           0.0000     0.4698 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0311  -0.0006 &   0.4692 f
  data arrival time                                                                    0.4692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  clock reconvergence pessimism                                            -0.0018     0.2692
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.2692 r
  library hold time                                                         0.0189     0.2881
  data required time                                                                   0.2881
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2881
  data arrival time                                                                   -0.4692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2762     0.2762
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1703   0.0000   0.2762 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0301   0.2006     0.4768 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.5479     0.0000     0.4768 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.4768 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.5479              0.0000     0.4768 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.4768 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.5479           0.0000     0.4768 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0301   0.0000 &   0.4768 f
  data arrival time                                                                    0.4768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2818     0.2818
  clock reconvergence pessimism                                            -0.0035     0.2782
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.2782 r
  library hold time                                                         0.0174     0.2956
  data required time                                                                   0.2956
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2956
  data arrival time                                                                   -0.4768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2470     0.2470
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1160   0.0000   0.2470 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0302   0.1953     0.4422 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.5512     0.0000     0.4422 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.4422 f
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.5512          0.0000     0.4422 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.4422 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.5512           0.0000     0.4422 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0302   0.0000 &   0.4423 f
  data arrival time                                                                    0.4423

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2520     0.2520
  clock reconvergence pessimism                                            -0.0035     0.2484
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.2484 r
  library hold time                                                         0.0126     0.2610
  data required time                                                                   0.2610
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2610
  data arrival time                                                                   -0.4423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2655     0.2655
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1950   0.0000   0.2655 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0322   0.2045     0.4700 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   3.4883     0.0000     0.4700 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.4700 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   3.4883   0.0000     0.4700 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.4700 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   3.4883           0.0000     0.4700 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0322  -0.0012 &   0.4687 f
  data arrival time                                                                    0.4687

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2706     0.2706
  clock reconvergence pessimism                                            -0.0018     0.2688
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.2688 r
  library hold time                                                         0.0186     0.2874
  data required time                                                                   0.2874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2874
  data arrival time                                                                   -0.4687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2488     0.2488
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1162    0.0000     0.2488 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0303    0.1954     0.4441 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.5988        0.0000     0.4441 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.4441 f
  core/be/be_calculator/exc_stage_r[3] (net)            2.5988              0.0000     0.4441 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.4441 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.5988              0.0000     0.4441 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0303    0.0000 &   0.4442 f
  data arrival time                                                                    0.4442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2537     0.2537
  clock reconvergence pessimism                                            -0.0035     0.2502
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.2502 r
  library hold time                                                         0.0126     0.2628
  data required time                                                                   0.2628
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2628
  data arrival time                                                                   -0.4442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2677     0.2677
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1947   0.0000   0.2677 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0313   0.2037   0.4714 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   3.0876   0.0000   0.4714 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.4714 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   3.0876      0.0000     0.4714 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.4714 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   3.0876   0.0000   0.4714 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0313   0.0000 &   0.4714 f
  data arrival time                                                                    0.4714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2730     0.2730
  clock reconvergence pessimism                                            -0.0018     0.2712
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.2712 r
  library hold time                                                         0.0188     0.2900
  data required time                                                                   0.2900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2900
  data arrival time                                                                   -0.4714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2684     0.2684
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1947   0.0000   0.2684 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0315   0.2038   0.4722 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   3.1680   0.0000   0.4722 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.4722 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   3.1680      0.0000     0.4722 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.4722 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   3.1680   0.0000   0.4722 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0315   0.0000 &   0.4722 f
  data arrival time                                                                    0.4722

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2739     0.2739
  clock reconvergence pessimism                                            -0.0018     0.2721
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.2721 r
  library hold time                                                         0.0188     0.2908
  data required time                                                                   0.2908
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2908
  data arrival time                                                                   -0.4722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2500     0.2500
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.1221   0.0000    0.2500 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0335    0.1988     0.4488 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   3.9521      0.0000     0.4488 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.4488 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   3.9521    0.0000     0.4488 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.4488 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   3.9521           0.0000     0.4488 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0335   0.0001 &   0.4489 f
  data arrival time                                                                    0.4489

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2583     0.2583
  clock reconvergence pessimism                                            -0.0035     0.2547
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.2547 r
  library hold time                                                         0.0127     0.2675
  data required time                                                                   0.2675
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2675
  data arrival time                                                                   -0.4489
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2626     0.2626
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1936   0.0000    0.2626 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0309    0.2033     0.4659 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   2.9120      0.0000     0.4659 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.4659 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   2.9120   0.0000     0.4659 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.4659 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   2.9120           0.0000     0.4659 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0309   0.0000 &   0.4659 f
  data arrival time                                                                    0.4659

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2675     0.2675
  clock reconvergence pessimism                                            -0.0018     0.2657
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.2657 r
  library hold time                                                         0.0188     0.2845
  data required time                                                                   0.2845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2845
  data arrival time                                                                   -0.4659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2660     0.2660
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1950   0.0000    0.2660 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0308    0.2033     0.4693 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.8909      0.0000     0.4693 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.4693 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.8909              0.0000     0.4693 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.4693 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.8909           0.0000     0.4693 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0308   0.0000 &   0.4693 f
  data arrival time                                                                    0.4693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2708     0.2708
  clock reconvergence pessimism                                            -0.0018     0.2690
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.2690 r
  library hold time                                                         0.0189     0.2879
  data required time                                                                   0.2879
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2879
  data arrival time                                                                   -0.4693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2670     0.2670
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1950   0.0000    0.2670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0301    0.2027     0.4697 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.5701      0.0000     0.4697 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.4697 f
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.5701              0.0000     0.4697 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.4697 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.5701           0.0000     0.4697 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0301   0.0000 &   0.4697 f
  data arrival time                                                                    0.4697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  clock reconvergence pessimism                                            -0.0018     0.2692
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.2692 r
  library hold time                                                         0.0191     0.2883
  data required time                                                                   0.2883
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2883
  data arrival time                                                                   -0.4697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2651     0.2651
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1950   0.0000   0.2651 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0334   0.2055   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   4.0144   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   4.0144       0.0000     0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   4.0144   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0334  -0.0012 &   0.4693 f
  data arrival time                                                                    0.4693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2713     0.2713
  clock reconvergence pessimism                                            -0.0018     0.2695
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.2695 r
  library hold time                                                         0.0183     0.2879
  data required time                                                                   0.2879
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2879
  data arrival time                                                                   -0.4693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2482     0.2482
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1162    0.0000     0.2482 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0305    0.1955     0.4437 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.6590        0.0000     0.4437 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.4437 f
  core/be/be_calculator/exc_stage_r[7] (net)            2.6590              0.0000     0.4437 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.4437 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.6590             0.0000     0.4437 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0305    0.0000 &   0.4437 f
  data arrival time                                                                    0.4437

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2532     0.2532
  clock reconvergence pessimism                                            -0.0035     0.2497
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.2497 r
  library hold time                                                         0.0126     0.2623
  data required time                                                                   0.2623
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2623
  data arrival time                                                                   -0.4437
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2486     0.2486
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1162    0.0000     0.2486 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0302    0.1952     0.4438 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   2.5232        0.0000     0.4438 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.4438 f
  core/be/be_calculator/exc_stage_r[9] (net)            2.5232              0.0000     0.4438 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.4438 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   2.5232             0.0000     0.4438 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0302    0.0000 &   0.4438 f
  data arrival time                                                                    0.4438

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2532     0.2532
  clock reconvergence pessimism                                            -0.0035     0.2497
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.2497 r
  library hold time                                                         0.0126     0.2623
  data required time                                                                   0.2623
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2623
  data arrival time                                                                   -0.4438
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2487     0.2487
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1162    0.0000     0.2487 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0304    0.1954     0.4441 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.6389        0.0000     0.4441 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.4441 f
  core/be/be_calculator/exc_stage_r[8] (net)            2.6389              0.0000     0.4441 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.4441 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.6389             0.0000     0.4441 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0304    0.0000 &   0.4442 f
  data arrival time                                                                    0.4442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2536     0.2536
  clock reconvergence pessimism                                            -0.0035     0.2500
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.2500 r
  library hold time                                                         0.0126     0.2626
  data required time                                                                   0.2626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2626
  data arrival time                                                                   -0.4442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2510     0.2510
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1221   0.0000    0.2510 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0350    0.2001     0.4510 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   4.6139      0.0000     0.4510 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.4510 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   4.6139    0.0000     0.4510 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.4510 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   4.6139           0.0000     0.4510 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0350  -0.0031 &   0.4480 f
  data arrival time                                                                    0.4480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2576     0.2576
  clock reconvergence pessimism                                            -0.0035     0.2540
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.2540 r
  library hold time                                                         0.0124     0.2664
  data required time                                                                   0.2664
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2664
  data arrival time                                                                   -0.4480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2670     0.2670
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1958   0.0000   0.2670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0311   0.2036     0.4706 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   3.0076     0.0000     0.4706 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.4706 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   3.0076   0.0000     0.4706 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.4706 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   3.0076           0.0000     0.4706 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0311   0.0000 &   0.4706 f
  data arrival time                                                                    0.4706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2719     0.2719
  clock reconvergence pessimism                                            -0.0018     0.2701
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.2701 r
  library hold time                                                         0.0189     0.2890
  data required time                                                                   0.2890
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2890
  data arrival time                                                                   -0.4706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2486     0.2486
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1162   0.0000     0.2486 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0306    0.1956     0.4442 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.7187       0.0000     0.4442 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.4442 f
  core/be/be_calculator/exc_stage_r[13] (net)           2.7187              0.0000     0.4442 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.4442 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.7187             0.0000     0.4442 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0306    0.0000 &   0.4442 f
  data arrival time                                                                    0.4442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2536     0.2536
  clock reconvergence pessimism                                            -0.0035     0.2500
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.2500 r
  library hold time                                                         0.0125     0.2626
  data required time                                                                   0.2626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2626
  data arrival time                                                                   -0.4442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2655     0.2655
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1950   0.0000    0.2655 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0310    0.2035     0.4691 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   2.9863      0.0000     0.4691 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.4691 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   2.9863   0.0000     0.4691 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.4691 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   2.9863           0.0000     0.4691 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0310   0.0000 &   0.4691 f
  data arrival time                                                                    0.4691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2703     0.2703
  clock reconvergence pessimism                                            -0.0018     0.2686
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.2686 r
  library hold time                                                         0.0189     0.2874
  data required time                                                                   0.2874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2874
  data arrival time                                                                   -0.4691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2651     0.2651
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1950   0.0000   0.2651 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0316   0.2040   0.4691 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   3.2430   0.0000   0.4691 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.4691 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   3.2430       0.0000     0.4691 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.4691 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   3.2430   0.0000   0.4691 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0316   0.0000 &   0.4691 f
  data arrival time                                                                    0.4691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2705     0.2705
  clock reconvergence pessimism                                            -0.0018     0.2687
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.2687 r
  library hold time                                                         0.0187     0.2875
  data required time                                                                   0.2875
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2875
  data arrival time                                                                   -0.4691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2649     0.2649
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1950   0.0000   0.2649 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0329   0.2050     0.4699 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   3.7777     0.0000     0.4699 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.4699 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   3.7777   0.0000     0.4699 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.4699 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   3.7777           0.0000     0.4699 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0329  -0.0014 &   0.4686 f
  data arrival time                                                                    0.4686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2702     0.2702
  clock reconvergence pessimism                                            -0.0018     0.2684
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.2684 r
  library hold time                                                         0.0185     0.2869
  data required time                                                                   0.2869
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2869
  data arrival time                                                                   -0.4686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2675     0.2675
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1947   0.0000   0.2675 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0317   0.2040   0.4716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   3.2652   0.0000   0.4716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.4716 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   3.2652      0.0000     0.4716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.4716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   3.2652   0.0000   0.4716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0317   0.0000 &   0.4716 f
  data arrival time                                                                    0.4716

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2729     0.2729
  clock reconvergence pessimism                                            -0.0018     0.2711
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.2711 r
  library hold time                                                         0.0187     0.2898
  data required time                                                                   0.2898
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2898
  data arrival time                                                                   -0.4716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2653     0.2653
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1949   0.0000   0.2653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0318   0.2041     0.4695 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   3.3148     0.0000     0.4695 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.4695 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   3.3148   0.0000     0.4695 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.4695 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   3.3148           0.0000     0.4695 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0318   0.0000 &   0.4695 f
  data arrival time                                                                    0.4695

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2708     0.2708
  clock reconvergence pessimism                                            -0.0018     0.2690
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.2690 r
  library hold time                                                         0.0187     0.2877
  data required time                                                                   0.2877
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2877
  data arrival time                                                                   -0.4695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2494     0.2494
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.1178   0.0000   0.2494 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0427   0.1853   0.4348 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2   6.0966   0.0000   0.4348 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4348 r
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)   6.0966            0.0000     0.4348 r
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.4348 r
  core/be/be_checker/dispatch_pkt_o[52] (net)           6.0966              0.0000     0.4348 r
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.4348 r
  core/be/dispatch_pkt[52] (net)                        6.0966              0.0000     0.4348 r
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.4348 r
  core/be/be_calculator/dispatch_pkt_i[52] (net)        6.0966              0.0000     0.4348 r
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.4348 r
  core/be/be_calculator/reservation_reg/data_i[52] (net)   6.0966           0.0000     0.4348 r
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0427   0.0001 &   0.4348 r
  data arrival time                                                                    0.4348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  clock reconvergence pessimism                                            -0.0022     0.2811
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.2811 r
  library hold time                                                        -0.0282     0.2529
  data required time                                                                   0.2529
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2529
  data arrival time                                                                   -0.4348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2625     0.2625
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1937   0.0000    0.2625 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0314    0.2037     0.4662 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   3.1384      0.0000     0.4662 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.4662 f
  core/be/be_calculator/calc_stage_r_1__v_ (net)        3.1384              0.0000     0.4662 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.4662 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   3.1384           0.0000     0.4662 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0314   0.0000 &   0.4663 f
  data arrival time                                                                    0.4663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2675     0.2675
  clock reconvergence pessimism                                            -0.0018     0.2657
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.2657 r
  library hold time                                                         0.0187     0.2843
  data required time                                                                   0.2843
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2843
  data arrival time                                                                   -0.4663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2486     0.2486
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1162    0.0000     0.2486 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0306    0.1956     0.4442 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.7156        0.0000     0.4442 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.4442 f
  core/be/be_calculator/exc_stage_r[2] (net)            2.7156              0.0000     0.4442 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.4442 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.7156              0.0000     0.4442 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0306    0.0000 &   0.4442 f
  data arrival time                                                                    0.4442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2532     0.2532
  clock reconvergence pessimism                                            -0.0035     0.2497
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.2497 r
  library hold time                                                         0.0125     0.2622
  data required time                                                                   0.2622
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2622
  data arrival time                                                                   -0.4442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2649     0.2649
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1950   0.0000   0.2649 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0320   0.2043     0.4692 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   3.4132     0.0000     0.4692 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.4692 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   3.4132   0.0000     0.4692 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.4692 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   3.4132           0.0000     0.4692 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0320   0.0000 &   0.4693 f
  data arrival time                                                                    0.4693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2704     0.2704
  clock reconvergence pessimism                                            -0.0018     0.2686
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.2686 r
  library hold time                                                         0.0186     0.2873
  data required time                                                                   0.2873
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2873
  data arrival time                                                                   -0.4693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2620     0.2620
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1929   0.0000    0.2620 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0319    0.2041     0.4661 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   3.3765      0.0000     0.4661 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.4661 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    3.3765              0.0000     0.4661 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.4661 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   3.3765           0.0000     0.4661 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0319   0.0000 &   0.4662 f
  data arrival time                                                                    0.4662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2674     0.2674
  clock reconvergence pessimism                                            -0.0018     0.2657
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.2657 r
  library hold time                                                         0.0185     0.2842
  data required time                                                                   0.2842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2842
  data arrival time                                                                   -0.4662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2677     0.2677
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1947   0.0000   0.2677 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0319   0.2042   0.4719 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   3.3686   0.0000   0.4719 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.4719 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   3.3686      0.0000     0.4719 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.4719 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   3.3686   0.0000   0.4719 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0319   0.0000 &   0.4719 f
  data arrival time                                                                    0.4719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2730     0.2730
  clock reconvergence pessimism                                            -0.0018     0.2712
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.2712 r
  library hold time                                                         0.0187     0.2899
  data required time                                                                   0.2899
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2899
  data arrival time                                                                   -0.4719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2519     0.2519
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1221   0.0000    0.2519 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0320    0.1976     0.4495 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   3.3101      0.0000     0.4495 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.4495 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   3.3101    0.0000     0.4495 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.4495 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   3.3101            0.0000     0.4495 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0320    0.0000 &   0.4496 f
  data arrival time                                                                    0.4496

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2579     0.2579
  clock reconvergence pessimism                                            -0.0035     0.2544
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.2544 r
  library hold time                                                         0.0131     0.2675
  data required time                                                                   0.2675
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2675
  data arrival time                                                                   -0.4496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2655     0.2655
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1950   0.0000   0.2655 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0343   0.2062   0.4716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   4.3851   0.0000   0.4716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.4716 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   4.3851       0.0000     0.4716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.4716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   4.3851   0.0000   0.4716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0343  -0.0009 &   0.4707 f
  data arrival time                                                                    0.4707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2722     0.2722
  clock reconvergence pessimism                                            -0.0018     0.2704
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.2704 r
  library hold time                                                         0.0181     0.2885
  data required time                                                                   0.2885
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2885
  data arrival time                                                                   -0.4707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2465     0.2465
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1575   0.0000    0.2465 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0321    0.2012     0.4476 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   3.3937      0.0000     0.4476 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.4476 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    3.3937              0.0000     0.4476 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.4476 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   3.3937           0.0000     0.4476 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0321   0.0000 &   0.4477 f
  data arrival time                                                                    0.4477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2513     0.2513
  clock reconvergence pessimism                                            -0.0018     0.2495
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.2495 r
  library hold time                                                         0.0160     0.2655
  data required time                                                                   0.2655
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2655
  data arrival time                                                                   -0.4477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1947   0.0000    0.2682 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0325    0.2047     0.4728 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   3.6093      0.0000     0.4728 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.4728 f
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   3.6093              0.0000     0.4728 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.4728 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   3.6093           0.0000     0.4728 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0325   0.0000 &   0.4729 f
  data arrival time                                                                    0.4729

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2739     0.2739
  clock reconvergence pessimism                                            -0.0018     0.2721
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.2721 r
  library hold time                                                         0.0185     0.2906
  data required time                                                                   0.2906
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2906
  data arrival time                                                                   -0.4729
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2670     0.2670
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1958   0.0000    0.2670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0309    0.2035     0.4705 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   2.9341      0.0000     0.4705 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.4705 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   2.9341   0.0000     0.4705 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.4705 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   2.9341           0.0000     0.4705 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0309   0.0000 &   0.4705 f
  data arrival time                                                                    0.4705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  clock reconvergence pessimism                                            -0.0018     0.2693
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.2693 r
  library hold time                                                         0.0189     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2532     0.2532
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.1221   0.0000    0.2532 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0337    0.1990     0.4522 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   4.0354      0.0000     0.4522 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.4522 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   4.0354    0.0000     0.4522 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.4522 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   4.0354           0.0000     0.4522 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0337  -0.0020 &   0.4502 f
  data arrival time                                                                    0.4502

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2587     0.2587
  clock reconvergence pessimism                                            -0.0035     0.2551
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.2551 r
  library hold time                                                         0.0127     0.2678
  data required time                                                                   0.2678
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2678
  data arrival time                                                                   -0.4502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2461     0.2461
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1575   0.0000    0.2461 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0322    0.2013     0.4473 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   3.4540      0.0000     0.4473 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.4473 f
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    3.4540              0.0000     0.4473 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.4473 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   3.4540           0.0000     0.4473 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0322   0.0000 &   0.4474 f
  data arrival time                                                                    0.4474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2508     0.2508
  clock reconvergence pessimism                                            -0.0018     0.2490
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.2490 r
  library hold time                                                         0.0160     0.2650
  data required time                                                                   0.2650
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2650
  data arrival time                                                                   -0.4474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2483     0.2483
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1221   0.0000    0.2483 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0316    0.1973     0.4456 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   3.1281      0.0000     0.4456 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.4456 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   3.1281    0.0000     0.4456 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.4456 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   3.1281            0.0000     0.4456 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0316    0.0000 &   0.4456 f
  data arrival time                                                                    0.4456

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2535     0.2535
  clock reconvergence pessimism                                            -0.0035     0.2500
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.2500 r
  library hold time                                                         0.0132     0.2632
  data required time                                                                   0.2632
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2632
  data arrival time                                                                   -0.4456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2669     0.2669
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1946   0.0000   0.2669 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0320   0.2043   0.4712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   3.4166   0.0000   0.4712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.4712 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   3.4166      0.0000     0.4712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.4712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   3.4166   0.0000   0.4712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0320   0.0000 &   0.4713 f
  data arrival time                                                                    0.4713

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2720     0.2720
  clock reconvergence pessimism                                            -0.0018     0.2702
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.2702 r
  library hold time                                                         0.0186     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4713
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2669     0.2669
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1947   0.0000    0.2669 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0318    0.2041     0.4710 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   3.3033      0.0000     0.4710 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.4710 f
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   3.3033              0.0000     0.4710 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.4710 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   3.3033           0.0000     0.4710 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0318   0.0000 &   0.4710 f
  data arrival time                                                                    0.4710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2715     0.2715
  clock reconvergence pessimism                                            -0.0018     0.2698
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.2698 r
  library hold time                                                         0.0187     0.2884
  data required time                                                                   0.2884
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2884
  data arrival time                                                                   -0.4710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2533     0.2533
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.1221   0.0000    0.2533 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0338    0.1991     0.4524 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   4.0931      0.0000     0.4524 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.4524 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   4.0931    0.0000     0.4524 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.4524 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   4.0931           0.0000     0.4524 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0338  -0.0020 &   0.4504 f
  data arrival time                                                                    0.4504

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2587     0.2587
  clock reconvergence pessimism                                            -0.0035     0.2551
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.2551 r
  library hold time                                                         0.0127     0.2678
  data required time                                                                   0.2678
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2678
  data arrival time                                                                   -0.4504
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2683     0.2683
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1947   0.0000   0.2683 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0317   0.2041   0.4723 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   3.2872   0.0000   0.4723 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.4723 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   3.2872      0.0000     0.4723 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.4723 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   3.2872   0.0000   0.4723 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0317   0.0000 &   0.4724 f
  data arrival time                                                                    0.4724

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2729     0.2729
  clock reconvergence pessimism                                            -0.0018     0.2711
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.2711 r
  library hold time                                                         0.0187     0.2898
  data required time                                                                   0.2898
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2898
  data arrival time                                                                   -0.4724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2489     0.2489
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1178   0.0000   0.2489 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0333   0.1980   0.4469 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   3.8764   0.0000   0.4469 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.4469 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   3.8764      0.0000     0.4469 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.4469 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   3.8764   0.0000   0.4469 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0333   0.0001 &   0.4470 f
  data arrival time                                                                    0.4470

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2544     0.2544
  clock reconvergence pessimism                                            -0.0022     0.2522
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.2522 r
  library hold time                                                         0.0122     0.2644
  data required time                                                                   0.2644
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2644
  data arrival time                                                                   -0.4470
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2528     0.2528
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1221   0.0000    0.2528 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0320    0.1976     0.4504 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   3.3013      0.0000     0.4504 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.4504 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   3.3013    0.0000     0.4504 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.4504 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   3.3013           0.0000     0.4504 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0320   0.0000 &   0.4505 f
  data arrival time                                                                    0.4505

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2583     0.2583
  clock reconvergence pessimism                                            -0.0035     0.2548
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.2548 r
  library hold time                                                         0.0131     0.2679
  data required time                                                                   0.2679
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2679
  data arrival time                                                                   -0.4505
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2656     0.2656
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1950   0.0000   0.2656 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0331   0.2052     0.4708 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   3.8813     0.0000     0.4708 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.4708 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   3.8813    0.0000     0.4708 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.4708 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   3.8813           0.0000     0.4708 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0331  -0.0009 &   0.4699 f
  data arrival time                                                                    0.4699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  clock reconvergence pessimism                                            -0.0018     0.2689
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.2689 r
  library hold time                                                         0.0184     0.2873
  data required time                                                                   0.2873
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2873
  data arrival time                                                                   -0.4699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2490     0.2490
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1178   0.0000   0.2490 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0334   0.1981   0.4471 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   3.9134   0.0000   0.4471 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.4471 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   3.9134      0.0000     0.4471 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.4471 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   3.9134   0.0000   0.4471 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0334   0.0000 &   0.4471 f
  data arrival time                                                                    0.4471

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2545     0.2545
  clock reconvergence pessimism                                            -0.0022     0.2523
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.2523 r
  library hold time                                                         0.0121     0.2644
  data required time                                                                   0.2644
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2644
  data arrival time                                                                   -0.4471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2527     0.2527
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1221   0.0000    0.2527 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0323    0.1978     0.4505 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   3.4310      0.0000     0.4505 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.4505 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   3.4310    0.0000     0.4505 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.4505 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   3.4310            0.0000     0.4505 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0323    0.0000 &   0.4506 f
  data arrival time                                                                    0.4506

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0035     0.2548
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.2548 r
  library hold time                                                         0.0130     0.2679
  data required time                                                                   0.2679
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2679
  data arrival time                                                                   -0.4506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1581   0.0000    0.2464 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0326    0.2016     0.4481 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   3.6267      0.0000     0.4481 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.4481 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    3.6267              0.0000     0.4481 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.4481 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   3.6267           0.0000     0.4481 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0326   0.0000 &   0.4481 f
  data arrival time                                                                    0.4481

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2512     0.2512
  clock reconvergence pessimism                                            -0.0018     0.2495
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.2495 r
  library hold time                                                         0.0159     0.2654
  data required time                                                                   0.2654
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2654
  data arrival time                                                                   -0.4481
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2638     0.2638
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1930   0.0000   0.2638 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0323   0.2044   0.4682 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1   3.5439   0.0000   0.4682 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.4682 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)   3.5439       0.0000     0.4682 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.4682 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)   3.5439   0.0000   0.4682 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0323   0.0000 &   0.4682 f
  data arrival time                                                                    0.4682

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2688     0.2688
  clock reconvergence pessimism                                            -0.0018     0.2670
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.2670 r
  library hold time                                                         0.0185     0.2855
  data required time                                                                   0.2855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2855
  data arrival time                                                                   -0.4682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2677     0.2677
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1947   0.0000   0.2677 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0324   0.2046   0.4723 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   3.5534   0.0000   0.4723 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.4723 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   3.5534      0.0000     0.4723 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.4723 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   3.5534   0.0000   0.4723 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0324   0.0000 &   0.4723 f
  data arrival time                                                                    0.4723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2728     0.2728
  clock reconvergence pessimism                                            -0.0018     0.2710
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.2710 r
  library hold time                                                         0.0186     0.2895
  data required time                                                                   0.2895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2895
  data arrival time                                                                   -0.4723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2524     0.2524
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1221   0.0000    0.2524 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0326    0.1981     0.4505 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   3.5591      0.0000     0.4505 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.4505 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   3.5591    0.0000     0.4505 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.4505 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   3.5591            0.0000     0.4505 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0326    0.0000 &   0.4505 f
  data arrival time                                                                    0.4505

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2583     0.2583
  clock reconvergence pessimism                                            -0.0035     0.2547
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.2547 r
  library hold time                                                         0.0130     0.2677
  data required time                                                                   0.2677
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2677
  data arrival time                                                                   -0.4505
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2659     0.2659
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1950   0.0000    0.2659 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0322    0.2044     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   3.4769      0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.4703 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   3.4769   0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   3.4769           0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0322   0.0000 &   0.4704 f
  data arrival time                                                                    0.4704

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  clock reconvergence pessimism                                            -0.0018     0.2689
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.2689 r
  library hold time                                                         0.0186     0.2875
  data required time                                                                   0.2875
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2875
  data arrival time                                                                   -0.4704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1947   0.0000   0.2682 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0333   0.2053   0.4736 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   3.9601   0.0000   0.4736 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.4736 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   3.9601      0.0000     0.4736 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.4736 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   3.9601   0.0000   0.4736 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0333  -0.0007 &   0.4729 f
  data arrival time                                                                    0.4729

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2734     0.2734
  clock reconvergence pessimism                                            -0.0018     0.2716
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.2716 r
  library hold time                                                         0.0183     0.2899
  data required time                                                                   0.2899
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2899
  data arrival time                                                                   -0.4729
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2684     0.2684
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1947   0.0000   0.2684 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0329   0.2051   0.4734 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   3.8109   0.0000   0.4734 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.4734 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   3.8109      0.0000     0.4734 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.4734 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   3.8109   0.0000   0.4734 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0329  -0.0007 &   0.4727 f
  data arrival time                                                                    0.4727

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2729     0.2729
  clock reconvergence pessimism                                            -0.0018     0.2711
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.2711 r
  library hold time                                                         0.0184     0.2896
  data required time                                                                   0.2896
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2896
  data arrival time                                                                   -0.4727
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2671     0.2671
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.1951   0.0000   0.2671 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0330   0.2051     0.4722 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   3.8139     0.0000     0.4722 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.4722 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   3.8139   0.0000     0.4722 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.4722 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   3.8139           0.0000     0.4722 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0330  -0.0010 &   0.4712 f
  data arrival time                                                                    0.4712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2714     0.2714
  clock reconvergence pessimism                                            -0.0018     0.2696
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.2696 r
  library hold time                                                         0.0184     0.2880
  data required time                                                                   0.2880
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2880
  data arrival time                                                                   -0.4712
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2755     0.2755
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1703   0.0000     0.2755 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0325    0.2026     0.4782 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   3.5995       0.0000     0.4782 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.4782 f
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    3.5995              0.0000     0.4782 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.4782 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   3.5995            0.0000     0.4782 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0325    0.0000 &   0.4782 f
  data arrival time                                                                    0.4782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2817     0.2817
  clock reconvergence pessimism                                            -0.0035     0.2782
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.2782 r
  library hold time                                                         0.0168     0.2950
  data required time                                                                   0.2950
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2950
  data arrival time                                                                   -0.4782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2670     0.2670
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1947   0.0000    0.2670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0324    0.2046     0.4716 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   3.5658      0.0000     0.4716 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.4716 f
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   3.5658              0.0000     0.4716 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.4716 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   3.5658           0.0000     0.4716 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0324   0.0000 &   0.4716 f
  data arrival time                                                                    0.4716

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2715     0.2715
  clock reconvergence pessimism                                            -0.0018     0.2698
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.2698 r
  library hold time                                                         0.0185     0.2883
  data required time                                                                   0.2883
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2883
  data arrival time                                                                   -0.4716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2484     0.2484
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1221   0.0000   0.2484 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0326   0.1981     0.4465 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   3.5627     0.0000     0.4465 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.4465 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   3.5627    0.0000     0.4465 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.4465 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   3.5627           0.0000     0.4465 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0326   0.0000 &   0.4466 f
  data arrival time                                                                    0.4466

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2537     0.2537
  clock reconvergence pessimism                                            -0.0035     0.2501
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.2501 r
  library hold time                                                         0.0130     0.2631
  data required time                                                                   0.2631
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2631
  data arrival time                                                                   -0.4466
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2653     0.2653
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1950   0.0000   0.2653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0351   0.2068     0.4722 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   4.7415     0.0000     0.4722 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.4722 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   4.7415   0.0000     0.4722 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.4722 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   4.7415           0.0000     0.4722 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0351  -0.0019 &   0.4703 f
  data arrival time                                                                    0.4703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2705     0.2705
  clock reconvergence pessimism                                            -0.0018     0.2687
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.2687 r
  library hold time                                                         0.0179     0.2866
  data required time                                                                   0.2866
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2866
  data arrival time                                                                   -0.4703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1836


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2497     0.2497
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/CLK (DFFX1)   0.1178   0.0000   0.2497 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/Q (DFFX1)   0.0334   0.1981   0.4478 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (net)     2   3.9162   0.0000   0.4478 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4478 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (net)   3.9162            0.0000     0.4478 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (bp_be_scheduler_02_0)    0.0000     0.4478 f
  core/be/be_checker/dispatch_pkt_o[34] (net)           3.9162              0.0000     0.4478 f
  core/be/be_checker/dispatch_pkt_o[34] (bp_be_checker_top_02_0)            0.0000     0.4478 f
  core/be/dispatch_pkt[34] (net)                        3.9162              0.0000     0.4478 f
  core/be/be_calculator/dispatch_pkt_i[34] (bp_be_calculator_top_02_0)      0.0000     0.4478 f
  core/be/be_calculator/dispatch_pkt_i[34] (net)        3.9162              0.0000     0.4478 f
  core/be/be_calculator/reservation_reg/data_i[34] (bsg_dff_width_p295_0)   0.0000     0.4478 f
  core/be/be_calculator/reservation_reg/data_i[34] (net)   3.9162           0.0000     0.4478 f
  core/be/be_calculator/reservation_reg/data_r_reg_34_/D (DFFX1)   0.0334   0.0000 &   0.4478 f
  data arrival time                                                                    0.4478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2541     0.2541
  clock reconvergence pessimism                                            -0.0022     0.2519
  core/be/be_calculator/reservation_reg/data_r_reg_34_/CLK (DFFX1)          0.0000     0.2519 r
  library hold time                                                         0.0121     0.2641
  data required time                                                                   0.2641
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2641
  data arrival time                                                                   -0.4478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2525     0.2525
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1221   0.0000    0.2525 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0339    0.1992     0.4517 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   4.1539      0.0000     0.4517 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.4517 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   4.1539    0.0000     0.4517 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.4517 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   4.1539           0.0000     0.4517 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0339   0.0001 &   0.4518 f
  data arrival time                                                                    0.4518

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2585     0.2585
  clock reconvergence pessimism                                            -0.0035     0.2550
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.2550 r
  library hold time                                                         0.0126     0.2676
  data required time                                                                   0.2676
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2676
  data arrival time                                                                   -0.4518
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1842


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2531     0.2531
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.1221   0.0000   0.2531 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0344   0.1996     0.4527 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   4.3481     0.0000     0.4527 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.4527 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   4.3481    0.0000     0.4527 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.4527 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   4.3481           0.0000     0.4527 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0344  -0.0008 &   0.4519 f
  data arrival time                                                                    0.4519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2587     0.2587
  clock reconvergence pessimism                                            -0.0035     0.2552
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.2552 r
  library hold time                                                         0.0125     0.2677
  data required time                                                                   0.2677
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2677
  data arrival time                                                                   -0.4519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1842


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2650     0.2650
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1950   0.0000   0.2650 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0344   0.2063     0.4713 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   4.4420     0.0000     0.4713 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.4713 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   4.4420    0.0000     0.4713 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.4713 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   4.4420           0.0000     0.4713 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0344  -0.0007 &   0.4707 f
  data arrival time                                                                    0.4707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  clock reconvergence pessimism                                            -0.0018     0.2682
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.2682 r
  library hold time                                                         0.0181     0.2863
  data required time                                                                   0.2863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2863
  data arrival time                                                                   -0.4707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2493     0.2493
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.1178   0.0000   0.2493 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0349   0.1993   0.4487 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2   4.5735   0.0000   0.4487 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4487 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)   4.5735            0.0000     0.4487 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.4487 f
  core/be/be_checker/dispatch_pkt_o[57] (net)           4.5735              0.0000     0.4487 f
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.4487 f
  core/be/dispatch_pkt[57] (net)                        4.5735              0.0000     0.4487 f
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.4487 f
  core/be/be_calculator/dispatch_pkt_i[57] (net)        4.5735              0.0000     0.4487 f
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.4487 f
  core/be/be_calculator/reservation_reg/data_i[57] (net)   4.5735           0.0000     0.4487 f
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0349   0.0000 &   0.4487 f
  data arrival time                                                                    0.4487

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2546     0.2546
  clock reconvergence pessimism                                            -0.0022     0.2525
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.2525 r
  library hold time                                                         0.0118     0.2642
  data required time                                                                   0.2642
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2642
  data arrival time                                                                   -0.4487
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2478     0.2478
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1221   0.0000    0.2478 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0352    0.2002     0.4480 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   4.6924      0.0000     0.4480 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.4480 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   4.6924    0.0000     0.4480 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.4480 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   4.6924           0.0000     0.4480 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0352  -0.0012 &   0.4469 f
  data arrival time                                                                    0.4469

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2535     0.2535
  clock reconvergence pessimism                                            -0.0035     0.2499
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.2499 r
  library hold time                                                         0.0123     0.2622
  data required time                                                                   0.2622
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2622
  data arrival time                                                                   -0.4469
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1846


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2525     0.2525
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1221   0.0000   0.2525 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0356   0.2005     0.4530 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   4.8467     0.0000     0.4530 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.4530 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   4.8467    0.0000     0.4530 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.4530 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   4.8467           0.0000     0.4530 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0356  -0.0010 &   0.4520 f
  data arrival time                                                                    0.4520

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2586     0.2586
  clock reconvergence pessimism                                            -0.0035     0.2551
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.2551 r
  library hold time                                                         0.0123     0.2674
  data required time                                                                   0.2674
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2674
  data arrival time                                                                   -0.4520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2494     0.2494
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/CLK (DFFX1)   0.1178   0.0000   0.2494 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/Q (DFFX1)   0.0347   0.1992   0.4486 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (net)     2   4.4903   0.0000   0.4486 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4486 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (net)   4.4903            0.0000     0.4486 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (bp_be_scheduler_02_0)    0.0000     0.4486 f
  core/be/be_checker/dispatch_pkt_o[37] (net)           4.4903              0.0000     0.4486 f
  core/be/be_checker/dispatch_pkt_o[37] (bp_be_checker_top_02_0)            0.0000     0.4486 f
  core/be/dispatch_pkt[37] (net)                        4.4903              0.0000     0.4486 f
  core/be/be_calculator/dispatch_pkt_i[37] (bp_be_calculator_top_02_0)      0.0000     0.4486 f
  core/be/be_calculator/dispatch_pkt_i[37] (net)        4.4903              0.0000     0.4486 f
  core/be/be_calculator/reservation_reg/data_i[37] (bsg_dff_width_p295_0)   0.0000     0.4486 f
  core/be/be_calculator/reservation_reg/data_i[37] (net)   4.4903           0.0000     0.4486 f
  core/be/be_calculator/reservation_reg/data_r_reg_37_/D (DFFX1)   0.0347   0.0000 &   0.4486 f
  data arrival time                                                                    0.4486

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2541     0.2541
  clock reconvergence pessimism                                            -0.0022     0.2519
  core/be/be_calculator/reservation_reg/data_r_reg_37_/CLK (DFFX1)          0.0000     0.2519 r
  library hold time                                                         0.0118     0.2638
  data required time                                                                   0.2638
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2638
  data arrival time                                                                   -0.4486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1848


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2504     0.2504
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1221   0.0000    0.2504 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0387    0.2031     0.4534 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   6.1960      0.0000     0.4534 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.4534 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   6.1960    0.0000     0.4534 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.4534 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   6.1960            0.0000     0.4534 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0387   -0.0030 &   0.4505 f
  data arrival time                                                                    0.4505

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2576     0.2576
  clock reconvergence pessimism                                            -0.0035     0.2541
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.2541 r
  library hold time                                                         0.0115     0.2656
  data required time                                                                   0.2656
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2656
  data arrival time                                                                   -0.4505
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2498     0.2498
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.1178   0.0000   0.2498 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0350   0.1994   0.4493 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2   4.6124   0.0000   0.4493 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4493 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)   4.6124            0.0000     0.4493 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.4493 f
  core/be/be_checker/dispatch_pkt_o[50] (net)           4.6124              0.0000     0.4493 f
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.4493 f
  core/be/dispatch_pkt[50] (net)                        4.6124              0.0000     0.4493 f
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.4493 f
  core/be/be_calculator/dispatch_pkt_i[50] (net)        4.6124              0.0000     0.4493 f
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.4493 f
  core/be/be_calculator/reservation_reg/data_i[50] (net)   4.6124           0.0000     0.4493 f
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0350   0.0000 &   0.4493 f
  data arrival time                                                                    0.4493

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2548     0.2548
  clock reconvergence pessimism                                            -0.0022     0.2526
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.2526 r
  library hold time                                                         0.0118     0.2644
  data required time                                                                   0.2644
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2644
  data arrival time                                                                   -0.4493
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2493     0.2493
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.1178   0.0000   0.2493 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0352   0.1996   0.4489 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2   4.6988   0.0000   0.4489 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4489 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)   4.6988            0.0000     0.4489 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.4489 f
  core/be/be_checker/dispatch_pkt_o[49] (net)           4.6988              0.0000     0.4489 f
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.4489 f
  core/be/dispatch_pkt[49] (net)                        4.6988              0.0000     0.4489 f
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.4489 f
  core/be/be_calculator/dispatch_pkt_i[49] (net)        4.6988              0.0000     0.4489 f
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.4489 f
  core/be/be_calculator/reservation_reg/data_i[49] (net)   4.6988           0.0000     0.4489 f
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0352   0.0000 &   0.4489 f
  data arrival time                                                                    0.4489

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2544     0.2544
  clock reconvergence pessimism                                            -0.0022     0.2523
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.2523 r
  library hold time                                                         0.0117     0.2640
  data required time                                                                   0.2640
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2640
  data arrival time                                                                   -0.4489
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2656     0.2656
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1950   0.0000   0.2656 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0352   0.2069     0.4725 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   4.7630     0.0000     0.4725 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.4725 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   4.7630   0.0000     0.4725 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.4725 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   4.7630           0.0000     0.4725 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0352  -0.0005 &   0.4720 f
  data arrival time                                                                    0.4720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2708     0.2708
  clock reconvergence pessimism                                            -0.0018     0.2690
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.2690 r
  library hold time                                                         0.0179     0.2869
  data required time                                                                   0.2869
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2869
  data arrival time                                                                   -0.4720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1850


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2650     0.2650
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1950   0.0000   0.2650 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0374   0.2087     0.4737 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   5.7329     0.0000     0.4737 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.4737 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   5.7329   0.0000     0.4737 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.4737 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   5.7329           0.0000     0.4737 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0374   0.0001 &   0.4738 f
  data arrival time                                                                    0.4738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2731     0.2731
  clock reconvergence pessimism                                            -0.0018     0.2713
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.2713 r
  library hold time                                                         0.0174     0.2887
  data required time                                                                   0.2887
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2887
  data arrival time                                                                   -0.4738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1851


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2522     0.2522
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1625   0.0000    0.2522 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0290    0.1991     0.4513 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   2.0590      0.0000     0.4513 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.4513 f
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    2.0590              0.0000     0.4513 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.4513 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   2.0590           0.0000     0.4513 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0290   0.0000 &   0.4513 f
  data arrival time                                                                    0.4513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2512     0.2512
  clock reconvergence pessimism                                            -0.0018     0.2494
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.2494 r
  library hold time                                                         0.0167     0.2661
  data required time                                                                   0.2661
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2661
  data arrival time                                                                   -0.4513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1852


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2675     0.2675
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1947   0.0000   0.2675 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0355   0.2071   0.4747 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   4.9144   0.0000   0.4747 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.4747 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   4.9144      0.0000     0.4747 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.4747 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   4.9144   0.0000   0.4747 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0355   0.0001 &   0.4747 f
  data arrival time                                                                    0.4747

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2731     0.2731
  clock reconvergence pessimism                                            -0.0018     0.2713
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.2713 r
  library hold time                                                         0.0178     0.2891
  data required time                                                                   0.2891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2891
  data arrival time                                                                   -0.4747
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1856


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2500     0.2500
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.1178   0.0000   0.2500 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0360   0.2002   0.4502 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2   5.0359   0.0000   0.4502 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4502 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)   5.0359            0.0000     0.4502 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_02_0)    0.0000     0.4502 f
  core/be/be_checker/dispatch_pkt_o[60] (net)           5.0359              0.0000     0.4502 f
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_02_0)            0.0000     0.4502 f
  core/be/dispatch_pkt[60] (net)                        5.0359              0.0000     0.4502 f
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_02_0)      0.0000     0.4502 f
  core/be/be_calculator/dispatch_pkt_i[60] (net)        5.0359              0.0000     0.4502 f
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.4502 f
  core/be/be_calculator/reservation_reg/data_i[60] (net)   5.0359           0.0000     0.4502 f
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0360   0.0000 &   0.4503 f
  data arrival time                                                                    0.4503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2551     0.2551
  clock reconvergence pessimism                                            -0.0022     0.2529
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.2529 r
  library hold time                                                         0.0115     0.2645
  data required time                                                                   0.2645
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2645
  data arrival time                                                                   -0.4503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1858


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2496     0.2496
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/CLK (DFFX1)   0.1178   0.0000   0.2496 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/Q (DFFX1)   0.0359   0.2001   0.4497 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (net)     2   5.0009   0.0000   0.4497 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4497 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (net)   5.0009            0.0000     0.4497 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (bp_be_scheduler_02_0)    0.0000     0.4497 f
  core/be/be_checker/dispatch_pkt_o[32] (net)           5.0009              0.0000     0.4497 f
  core/be/be_checker/dispatch_pkt_o[32] (bp_be_checker_top_02_0)            0.0000     0.4497 f
  core/be/dispatch_pkt[32] (net)                        5.0009              0.0000     0.4497 f
  core/be/be_calculator/dispatch_pkt_i[32] (bp_be_calculator_top_02_0)      0.0000     0.4497 f
  core/be/be_calculator/dispatch_pkt_i[32] (net)        5.0009              0.0000     0.4497 f
  core/be/be_calculator/reservation_reg/data_i[32] (bsg_dff_width_p295_0)   0.0000     0.4497 f
  core/be/be_calculator/reservation_reg/data_i[32] (net)   5.0009           0.0000     0.4497 f
  core/be/be_calculator/reservation_reg/data_r_reg_32_/D (DFFX1)   0.0359   0.0000 &   0.4498 f
  data arrival time                                                                    0.4498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2545     0.2545
  clock reconvergence pessimism                                            -0.0022     0.2524
  core/be/be_calculator/reservation_reg/data_r_reg_32_/CLK (DFFX1)          0.0000     0.2524 r
  library hold time                                                         0.0116     0.2639
  data required time                                                                   0.2639
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2639
  data arrival time                                                                   -0.4498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1858


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_253_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2660     0.2660
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)   0.1950   0.0000   0.2660 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/Q (DFFX1)   0.0357   0.2073     0.4733 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (net)     2   4.9786     0.0000     0.4733 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (bsg_dff_width_p415_0)   0.0000     0.4733 f
  core/be/be_calculator/calc_stage_r_2__mem_v_ (net)    4.9786              0.0000     0.4733 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (bsg_dff_width_p415_0)   0.0000     0.4733 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (net)   4.9786           0.0000     0.4733 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/D (DFFX1)   0.0357   0.0000 &   0.4733 f
  data arrival time                                                                    0.4733

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2713     0.2713
  clock reconvergence pessimism                                            -0.0018     0.2696
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/CLK (DFFX1)          0.0000     0.2696 r
  library hold time                                                         0.0178     0.2874
  data required time                                                                   0.2874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2874
  data arrival time                                                                   -0.4733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1859


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2491     0.2491
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/CLK (DFFX1)   0.1178   0.0000   0.2491 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/Q (DFFX1)   0.0361   0.2003   0.4494 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (net)     2   5.1007   0.0000   0.4494 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4494 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (net)   5.1007            0.0000     0.4494 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (bp_be_scheduler_02_0)    0.0000     0.4494 f
  core/be/be_checker/dispatch_pkt_o[36] (net)           5.1007              0.0000     0.4494 f
  core/be/be_checker/dispatch_pkt_o[36] (bp_be_checker_top_02_0)            0.0000     0.4494 f
  core/be/dispatch_pkt[36] (net)                        5.1007              0.0000     0.4494 f
  core/be/be_calculator/dispatch_pkt_i[36] (bp_be_calculator_top_02_0)      0.0000     0.4494 f
  core/be/be_calculator/dispatch_pkt_i[36] (net)        5.1007              0.0000     0.4494 f
  core/be/be_calculator/reservation_reg/data_i[36] (bsg_dff_width_p295_0)   0.0000     0.4494 f
  core/be/be_calculator/reservation_reg/data_i[36] (net)   5.1007           0.0000     0.4494 f
  core/be/be_calculator/reservation_reg/data_r_reg_36_/D (DFFX1)   0.0361   0.0000 &   0.4494 f
  data arrival time                                                                    0.4494

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2541     0.2541
  clock reconvergence pessimism                                            -0.0022     0.2519
  core/be/be_calculator/reservation_reg/data_r_reg_36_/CLK (DFFX1)          0.0000     0.2519 r
  library hold time                                                         0.0115     0.2634
  data required time                                                                   0.2634
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2634
  data arrival time                                                                   -0.4494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1860


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2489     0.2489
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/CLK (DFFX1)   0.1178   0.0000   0.2489 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/Q (DFFX1)   0.0365   0.2006   0.4496 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (net)     2   5.2467   0.0000   0.4496 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4496 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (net)   5.2467            0.0000     0.4496 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (bp_be_scheduler_02_0)    0.0000     0.4496 f
  core/be/be_checker/dispatch_pkt_o[47] (net)           5.2467              0.0000     0.4496 f
  core/be/be_checker/dispatch_pkt_o[47] (bp_be_checker_top_02_0)            0.0000     0.4496 f
  core/be/dispatch_pkt[47] (net)                        5.2467              0.0000     0.4496 f
  core/be/be_calculator/dispatch_pkt_i[47] (bp_be_calculator_top_02_0)      0.0000     0.4496 f
  core/be/be_calculator/dispatch_pkt_i[47] (net)        5.2467              0.0000     0.4496 f
  core/be/be_calculator/reservation_reg/data_i[47] (bsg_dff_width_p295_0)   0.0000     0.4496 f
  core/be/be_calculator/reservation_reg/data_i[47] (net)   5.2467           0.0000     0.4496 f
  core/be/be_calculator/reservation_reg/data_r_reg_47_/D (DFFX1)   0.0365   0.0000 &   0.4496 f
  data arrival time                                                                    0.4496

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2542     0.2542
  clock reconvergence pessimism                                            -0.0022     0.2521
  core/be/be_calculator/reservation_reg/data_r_reg_47_/CLK (DFFX1)          0.0000     0.2521 r
  library hold time                                                         0.0114     0.2635
  data required time                                                                   0.2635
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2635
  data arrival time                                                                   -0.4496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1861


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2500     0.2500
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/CLK (DFFX1)   0.1178   0.0000   0.2500 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/Q (DFFX1)   0.0360   0.2002   0.4502 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (net)     2   5.0322   0.0000   0.4502 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4502 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (net)   5.0322            0.0000     0.4502 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (bp_be_scheduler_02_0)    0.0000     0.4502 f
  core/be/be_checker/dispatch_pkt_o[31] (net)           5.0322              0.0000     0.4502 f
  core/be/be_checker/dispatch_pkt_o[31] (bp_be_checker_top_02_0)            0.0000     0.4502 f
  core/be/dispatch_pkt[31] (net)                        5.0322              0.0000     0.4502 f
  core/be/be_calculator/dispatch_pkt_i[31] (bp_be_calculator_top_02_0)      0.0000     0.4502 f
  core/be/be_calculator/dispatch_pkt_i[31] (net)        5.0322              0.0000     0.4502 f
  core/be/be_calculator/reservation_reg/data_i[31] (bsg_dff_width_p295_0)   0.0000     0.4502 f
  core/be/be_calculator/reservation_reg/data_i[31] (net)   5.0322           0.0000     0.4502 f
  core/be/be_calculator/reservation_reg/data_r_reg_31_/D (DFFX1)   0.0360   0.0000 &   0.4502 f
  data arrival time                                                                    0.4502

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2547     0.2547
  clock reconvergence pessimism                                            -0.0022     0.2526
  core/be/be_calculator/reservation_reg/data_r_reg_31_/CLK (DFFX1)          0.0000     0.2526 r
  library hold time                                                         0.0115     0.2641
  data required time                                                                   0.2641
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2641
  data arrival time                                                                   -0.4502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1861


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2485     0.2485
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/CLK (DFFX1)   0.1178   0.0000   0.2485 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/Q (DFFX1)   0.0368   0.2008   0.4494 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (net)     2   5.3668   0.0000   0.4494 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4494 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (net)   5.3668            0.0000     0.4494 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (bp_be_scheduler_02_0)    0.0000     0.4494 f
  core/be/be_checker/dispatch_pkt_o[45] (net)           5.3668              0.0000     0.4494 f
  core/be/be_checker/dispatch_pkt_o[45] (bp_be_checker_top_02_0)            0.0000     0.4494 f
  core/be/dispatch_pkt[45] (net)                        5.3668              0.0000     0.4494 f
  core/be/be_calculator/dispatch_pkt_i[45] (bp_be_calculator_top_02_0)      0.0000     0.4494 f
  core/be/be_calculator/dispatch_pkt_i[45] (net)        5.3668              0.0000     0.4494 f
  core/be/be_calculator/reservation_reg/data_i[45] (bsg_dff_width_p295_0)   0.0000     0.4494 f
  core/be/be_calculator/reservation_reg/data_i[45] (net)   5.3668           0.0000     0.4494 f
  core/be/be_calculator/reservation_reg/data_r_reg_45_/D (DFFX1)   0.0368   0.0000 &   0.4494 f
  data arrival time                                                                    0.4494

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2536     0.2536
  clock reconvergence pessimism                                            -0.0022     0.2514
  core/be/be_calculator/reservation_reg/data_r_reg_45_/CLK (DFFX1)          0.0000     0.2514 r
  library hold time                                                         0.0114     0.2628
  data required time                                                                   0.2628
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2628
  data arrival time                                                                   -0.4494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2306     0.2306
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.0797   0.0000   0.2306 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0361   0.1754     0.4059 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (net)     1   3.7173     0.0000     0.4059 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (bsg_dff_width_p320_0)   0.0000     0.4059 r
  core/be/be_calculator/wb_pkt_o[36] (net)              3.7173              0.0000     0.4059 r
  core/be/be_calculator/wb_pkt_o[36] (bp_be_calculator_top_02_0)            0.0000     0.4059 r
  core/be/wb_pkt[36] (net)                              3.7173              0.0000     0.4059 r
  core/be/icc_place41/INP (NBUFFX8)                               0.0361    0.0000 &   0.4059 r
  core/be/icc_place41/Z (NBUFFX8)                                 0.0450    0.0765 @   0.4825 r
  core/be/n102 (net)                            5      29.7492              0.0000     0.4825 r
  core/be/be_checker/wb_pkt_i[36] (bp_be_checker_top_02_0)                  0.0000     0.4825 r
  core/be/be_checker/wb_pkt_i[36] (net)                29.7492              0.0000     0.4825 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (bp_be_scheduler_02_0)          0.0000     0.4825 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (net)      29.7492              0.0000     0.4825 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (bp_be_regfile_02_0)   0.0000   0.4825 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (net)  29.7492     0.0000     0.4825 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4825 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (net)  29.7492   0.0000     0.4825 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[36] (saed90_64x32_2P)   0.0325  -0.0034 @   0.4790 r d 
  data arrival time                                                                    0.4790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2469     0.2469
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/CLK (DFFX1)   0.1178   0.0000   0.2469 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/Q (DFFX1)   0.0368   0.2008   0.4478 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (net)     2   5.3699   0.0000   0.4478 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4478 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (net)   5.3699            0.0000     0.4478 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (bp_be_scheduler_02_0)    0.0000     0.4478 f
  core/be/be_checker/dispatch_pkt_o[46] (net)           5.3699              0.0000     0.4478 f
  core/be/be_checker/dispatch_pkt_o[46] (bp_be_checker_top_02_0)            0.0000     0.4478 f
  core/be/dispatch_pkt[46] (net)                        5.3699              0.0000     0.4478 f
  core/be/be_calculator/dispatch_pkt_i[46] (bp_be_calculator_top_02_0)      0.0000     0.4478 f
  core/be/be_calculator/dispatch_pkt_i[46] (net)        5.3699              0.0000     0.4478 f
  core/be/be_calculator/reservation_reg/data_i[46] (bsg_dff_width_p295_0)   0.0000     0.4478 f
  core/be/be_calculator/reservation_reg/data_i[46] (net)   5.3699           0.0000     0.4478 f
  core/be/be_calculator/reservation_reg/data_r_reg_46_/D (DFFX1)   0.0368   0.0000 &   0.4478 f
  data arrival time                                                                    0.4478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2520     0.2520
  clock reconvergence pessimism                                            -0.0022     0.2498
  core/be/be_calculator/reservation_reg/data_r_reg_46_/CLK (DFFX1)          0.0000     0.2498 r
  library hold time                                                         0.0114     0.2612
  data required time                                                                   0.2612
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2612
  data arrival time                                                                   -0.4478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2500     0.2500
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/CLK (DFFX1)   0.1178   0.0000   0.2500 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/Q (DFFX1)   0.0368   0.2009   0.4509 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (net)     2   5.3916   0.0000   0.4509 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4509 f
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (net)   5.3916            0.0000     0.4509 f
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (bp_be_scheduler_02_0)    0.0000     0.4509 f
  core/be/be_checker/dispatch_pkt_o[63] (net)           5.3916              0.0000     0.4509 f
  core/be/be_checker/dispatch_pkt_o[63] (bp_be_checker_top_02_0)            0.0000     0.4509 f
  core/be/dispatch_pkt[63] (net)                        5.3916              0.0000     0.4509 f
  core/be/be_calculator/dispatch_pkt_i[63] (bp_be_calculator_top_02_0)      0.0000     0.4509 f
  core/be/be_calculator/dispatch_pkt_i[63] (net)        5.3916              0.0000     0.4509 f
  core/be/be_calculator/reservation_reg/data_i[63] (bsg_dff_width_p295_0)   0.0000     0.4509 f
  core/be/be_calculator/reservation_reg/data_i[63] (net)   5.3916           0.0000     0.4509 f
  core/be/be_calculator/reservation_reg/data_r_reg_63_/D (DFFX1)   0.0368   0.0000 &   0.4509 f
  data arrival time                                                                    0.4509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2550     0.2550
  clock reconvergence pessimism                                            -0.0022     0.2529
  core/be/be_calculator/reservation_reg/data_r_reg_63_/CLK (DFFX1)          0.0000     0.2529 r
  library hold time                                                         0.0114     0.2642
  data required time                                                                   0.2642
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2642
  data arrival time                                                                   -0.4509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1867


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2777     0.2777
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.1817   0.0000   0.2777 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0366   0.2069   0.4846 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2   5.3608   0.0000   0.4846 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4846 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)   5.3608            0.0000     0.4846 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_02_0)    0.0000     0.4846 f
  core/be/be_checker/dispatch_pkt_o[58] (net)           5.3608              0.0000     0.4846 f
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_02_0)            0.0000     0.4846 f
  core/be/dispatch_pkt[58] (net)                        5.3608              0.0000     0.4846 f
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_02_0)      0.0000     0.4846 f
  core/be/be_calculator/dispatch_pkt_i[58] (net)        5.3608              0.0000     0.4846 f
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.4846 f
  core/be/be_calculator/reservation_reg/data_i[58] (net)   5.3608           0.0000     0.4846 f
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0366   0.0000 &   0.4846 f
  data arrival time                                                                    0.4846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  clock reconvergence pessimism                                            -0.0022     0.2811
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.2811 r
  library hold time                                                         0.0167     0.2978
  data required time                                                                   0.2978
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2978
  data arrival time                                                                   -0.4846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1868


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2484     0.2484
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/CLK (DFFX1)   0.1178   0.0000   0.2484 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/Q (DFFX1)   0.0369   0.2010   0.4493 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (net)     2   5.4378   0.0000   0.4493 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4493 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (net)   5.4378            0.0000     0.4493 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (bp_be_scheduler_02_0)    0.0000     0.4493 f
  core/be/be_checker/dispatch_pkt_o[33] (net)           5.4378              0.0000     0.4493 f
  core/be/be_checker/dispatch_pkt_o[33] (bp_be_checker_top_02_0)            0.0000     0.4493 f
  core/be/dispatch_pkt[33] (net)                        5.4378              0.0000     0.4493 f
  core/be/be_calculator/dispatch_pkt_i[33] (bp_be_calculator_top_02_0)      0.0000     0.4493 f
  core/be/be_calculator/dispatch_pkt_i[33] (net)        5.4378              0.0000     0.4493 f
  core/be/be_calculator/reservation_reg/data_i[33] (bsg_dff_width_p295_0)   0.0000     0.4493 f
  core/be/be_calculator/reservation_reg/data_i[33] (net)   5.4378           0.0000     0.4493 f
  core/be/be_calculator/reservation_reg/data_r_reg_33_/D (DFFX1)   0.0369   0.0000 &   0.4494 f
  data arrival time                                                                    0.4494

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2534     0.2534
  clock reconvergence pessimism                                            -0.0022     0.2512
  core/be/be_calculator/reservation_reg/data_r_reg_33_/CLK (DFFX1)          0.0000     0.2512 r
  library hold time                                                         0.0113     0.2625
  data required time                                                                   0.2625
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2625
  data arrival time                                                                   -0.4494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1869


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2316     0.2316
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0797   0.0000   0.2316 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0356   0.1750     0.4066 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   3.5335     0.0000     0.4066 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4066 r
  core/be/be_calculator/wb_pkt_o[47] (net)              3.5335              0.0000     0.4066 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4066 r
  core/be/wb_pkt[47] (net)                              3.5335              0.0000     0.4066 r
  core/be/icc_place47/INP (NBUFFX8)                               0.0356    0.0000 &   0.4066 r
  core/be/icc_place47/Z (NBUFFX8)                                 0.0475    0.0779 @   0.4846 r
  core/be/n108 (net)                            5      36.2611              0.0000     0.4846 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.4846 r
  core/be/be_checker/wb_pkt_i[47] (net)                36.2611              0.0000     0.4846 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.4846 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      36.2611              0.0000     0.4846 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.4846 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  36.2611     0.0000     0.4846 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4846 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  36.2611   0.0000     0.4846 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0344  -0.0052 @   0.4794 r d 
  data arrival time                                                                    0.4794

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1870


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2475     0.2475
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/CLK (DFFX1)   0.1178   0.0000   0.2475 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/Q (DFFX1)   0.0365   0.2006   0.4482 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (net)     2   5.2561   0.0000   0.4482 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4482 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (net)   5.2561            0.0000     0.4482 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (bp_be_scheduler_02_0)    0.0000     0.4482 f
  core/be/be_checker/dispatch_pkt_o[43] (net)           5.2561              0.0000     0.4482 f
  core/be/be_checker/dispatch_pkt_o[43] (bp_be_checker_top_02_0)            0.0000     0.4482 f
  core/be/dispatch_pkt[43] (net)                        5.2561              0.0000     0.4482 f
  core/be/be_calculator/dispatch_pkt_i[43] (bp_be_calculator_top_02_0)      0.0000     0.4482 f
  core/be/be_calculator/dispatch_pkt_i[43] (net)        5.2561              0.0000     0.4482 f
  core/be/be_calculator/reservation_reg/data_i[43] (bsg_dff_width_p295_0)   0.0000     0.4482 f
  core/be/be_calculator/reservation_reg/data_i[43] (net)   5.2561           0.0000     0.4482 f
  core/be/be_calculator/reservation_reg/data_r_reg_43_/D (DFFX1)   0.0365   0.0000 &   0.4482 f
  data arrival time                                                                    0.4482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2519     0.2519
  clock reconvergence pessimism                                            -0.0022     0.2497
  core/be/be_calculator/reservation_reg/data_r_reg_43_/CLK (DFFX1)          0.0000     0.2497 r
  library hold time                                                         0.0114     0.2611
  data required time                                                                   0.2611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2611
  data arrival time                                                                   -0.4482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1870


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2674     0.2674
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1951   0.0000   0.2674 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0323   0.2046     0.4719 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   3.5473     0.0000     0.4719 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.4719 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   3.5473   0.0000     0.4719 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.4719 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   3.5473           0.0000     0.4719 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0323   0.0000 &   0.4720 f
  data arrival time                                                                    0.4720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2683     0.2683
  clock reconvergence pessimism                                            -0.0018     0.2665
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.2665 r
  library hold time                                                         0.0184     0.2849
  data required time                                                                   0.2849
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2849
  data arrival time                                                                   -0.4720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1871


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2309     0.2309
  core/be/be_calculator/comp_stage_reg/data_r_reg_223_/CLK (DFFX1)   0.0797   0.0000   0.2309 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_223_/Q (DFFX1)   0.0354   0.1749     0.4058 r
  core/be/be_calculator/comp_stage_reg/data_o[223] (net)     1   3.4805     0.0000     0.4058 r
  core/be/be_calculator/comp_stage_reg/data_o[223] (bsg_dff_width_p320_0)   0.0000     0.4058 r
  core/be/be_calculator/wb_pkt_o[31] (net)              3.4805              0.0000     0.4058 r
  core/be/be_calculator/wb_pkt_o[31] (bp_be_calculator_top_02_0)            0.0000     0.4058 r
  core/be/wb_pkt[31] (net)                              3.4805              0.0000     0.4058 r
  core/be/icc_place56/INP (NBUFFX8)                               0.0354    0.0000 &   0.4058 r
  core/be/icc_place56/Z (NBUFFX8)                                 0.0455    0.0768 @   0.4827 r
  core/be/n117 (net)                            5      31.5783              0.0000     0.4827 r
  core/be/be_checker/wb_pkt_i[31] (bp_be_checker_top_02_0)                  0.0000     0.4827 r
  core/be/be_checker/wb_pkt_i[31] (net)                31.5783              0.0000     0.4827 r
  core/be/be_checker/scheduler/wb_pkt_i[31] (bp_be_scheduler_02_0)          0.0000     0.4827 r
  core/be/be_checker/scheduler/wb_pkt_i[31] (net)      31.5783              0.0000     0.4827 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[31] (bp_be_regfile_02_0)   0.0000   0.4827 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[31] (net)  31.5783     0.0000     0.4827 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[31] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4827 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[31] (net)  31.5783   0.0000     0.4827 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[31] (saed90_64x32_2P)   0.0329  -0.0031 @   0.4795 r d 
  data arrival time                                                                    0.4795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1872


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2668     0.2668
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1957   0.0000    0.2668 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0364    0.2080     0.4748 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   5.3143      0.0000     0.4748 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.4748 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   5.3143    0.0000     0.4748 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.4748 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   5.3143           0.0000     0.4748 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0364  -0.0011 &   0.4737 f
  data arrival time                                                                    0.4737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2704     0.2704
  clock reconvergence pessimism                                            -0.0018     0.2686
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.2686 r
  library hold time                                                         0.0176     0.2863
  data required time                                                                   0.2863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2863
  data arrival time                                                                   -0.4737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1874


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2495     0.2495
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/CLK (DFFX1)   0.1178   0.0000   0.2495 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/Q (DFFX1)   0.0381   0.2019   0.4514 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (net)     2   5.9235   0.0000   0.4514 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4514 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (net)   5.9235            0.0000     0.4514 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (bp_be_scheduler_02_0)    0.0000     0.4514 f
  core/be/be_checker/dispatch_pkt_o[39] (net)           5.9235              0.0000     0.4514 f
  core/be/be_checker/dispatch_pkt_o[39] (bp_be_checker_top_02_0)            0.0000     0.4514 f
  core/be/dispatch_pkt[39] (net)                        5.9235              0.0000     0.4514 f
  core/be/be_calculator/dispatch_pkt_i[39] (bp_be_calculator_top_02_0)      0.0000     0.4514 f
  core/be/be_calculator/dispatch_pkt_i[39] (net)        5.9235              0.0000     0.4514 f
  core/be/be_calculator/reservation_reg/data_i[39] (bsg_dff_width_p295_0)   0.0000     0.4514 f
  core/be/be_calculator/reservation_reg/data_i[39] (net)   5.9235           0.0000     0.4514 f
  core/be/be_calculator/reservation_reg/data_r_reg_39_/D (DFFX1)   0.0381   0.0000 &   0.4514 f
  data arrival time                                                                    0.4514

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2550     0.2550
  clock reconvergence pessimism                                            -0.0022     0.2528
  core/be/be_calculator/reservation_reg/data_r_reg_39_/CLK (DFFX1)          0.0000     0.2528 r
  library hold time                                                         0.0111     0.2639
  data required time                                                                   0.2639
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2639
  data arrival time                                                                   -0.4514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1875


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2490     0.2490
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/CLK (DFFX1)   0.1178   0.0000   0.2490 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/Q (DFFX1)   0.0379   0.2018   0.4507 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (net)     2   5.8602   0.0000   0.4507 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4507 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (net)   5.8602            0.0000     0.4507 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (bp_be_scheduler_02_0)    0.0000     0.4507 f
  core/be/be_checker/dispatch_pkt_o[40] (net)           5.8602              0.0000     0.4507 f
  core/be/be_checker/dispatch_pkt_o[40] (bp_be_checker_top_02_0)            0.0000     0.4507 f
  core/be/dispatch_pkt[40] (net)                        5.8602              0.0000     0.4507 f
  core/be/be_calculator/dispatch_pkt_i[40] (bp_be_calculator_top_02_0)      0.0000     0.4507 f
  core/be/be_calculator/dispatch_pkt_i[40] (net)        5.8602              0.0000     0.4507 f
  core/be/be_calculator/reservation_reg/data_i[40] (bsg_dff_width_p295_0)   0.0000     0.4507 f
  core/be/be_calculator/reservation_reg/data_i[40] (net)   5.8602           0.0000     0.4507 f
  core/be/be_calculator/reservation_reg/data_r_reg_40_/D (DFFX1)   0.0379  -0.0007 &   0.4501 f
  data arrival time                                                                    0.4501

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2536     0.2536
  clock reconvergence pessimism                                            -0.0022     0.2514
  core/be/be_calculator/reservation_reg/data_r_reg_40_/CLK (DFFX1)          0.0000     0.2514 r
  library hold time                                                         0.0111     0.2625
  data required time                                                                   0.2625
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2625
  data arrival time                                                                   -0.4501
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1875


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2671     0.2671
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/CLK (DFFX1)   0.1951   0.0000   0.2671 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/Q (DFFX1)   0.0374   0.2087   0.4758 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (net)     2   5.7306   0.0000   0.4758 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4758 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (net)   5.7306            0.0000     0.4758 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (bp_be_scheduler_02_0)    0.0000     0.4758 f
  core/be/be_checker/dispatch_pkt_o[23] (net)           5.7306              0.0000     0.4758 f
  core/be/be_checker/dispatch_pkt_o[23] (bp_be_checker_top_02_0)            0.0000     0.4758 f
  core/be/dispatch_pkt[23] (net)                        5.7306              0.0000     0.4758 f
  core/be/be_calculator/dispatch_pkt_i[23] (bp_be_calculator_top_02_0)      0.0000     0.4758 f
  core/be/be_calculator/dispatch_pkt_i[23] (net)        5.7306              0.0000     0.4758 f
  core/be/be_calculator/reservation_reg/data_i[23] (bsg_dff_width_p295_0)   0.0000     0.4758 f
  core/be/be_calculator/reservation_reg/data_i[23] (net)   5.7306           0.0000     0.4758 f
  core/be/be_calculator/reservation_reg/data_r_reg_23_/D (DFFX1)   0.0374   0.0000 &   0.4759 f
  data arrival time                                                                    0.4759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2726     0.2726
  clock reconvergence pessimism                                            -0.0018     0.2708
  core/be/be_calculator/reservation_reg/data_r_reg_23_/CLK (DFFX1)          0.0000     0.2708 r
  library hold time                                                         0.0174     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1877


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2485     0.2485
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/CLK (DFFX1)   0.1178   0.0000   0.2485 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/Q (DFFX1)   0.0363   0.2004   0.4489 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (net)     2   5.1441   0.0000   0.4489 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4489 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (net)   5.1441            0.0000     0.4489 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (bp_be_scheduler_02_0)    0.0000     0.4489 f
  core/be/be_checker/dispatch_pkt_o[42] (net)           5.1441              0.0000     0.4489 f
  core/be/be_checker/dispatch_pkt_o[42] (bp_be_checker_top_02_0)            0.0000     0.4489 f
  core/be/dispatch_pkt[42] (net)                        5.1441              0.0000     0.4489 f
  core/be/be_calculator/dispatch_pkt_i[42] (bp_be_calculator_top_02_0)      0.0000     0.4489 f
  core/be/be_calculator/dispatch_pkt_i[42] (net)        5.1441              0.0000     0.4489 f
  core/be/be_calculator/reservation_reg/data_i[42] (bsg_dff_width_p295_0)   0.0000     0.4489 f
  core/be/be_calculator/reservation_reg/data_i[42] (net)   5.1441           0.0000     0.4489 f
  core/be/be_calculator/reservation_reg/data_r_reg_42_/D (DFFX1)   0.0363   0.0000 &   0.4490 f
  data arrival time                                                                    0.4490

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2520     0.2520
  clock reconvergence pessimism                                            -0.0022     0.2498
  core/be/be_calculator/reservation_reg/data_r_reg_42_/CLK (DFFX1)          0.0000     0.2498 r
  library hold time                                                         0.0115     0.2613
  data required time                                                                   0.2613
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2613
  data arrival time                                                                   -0.4490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1877


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2495     0.2495
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.1178   0.0000   0.2495 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0382   0.2020   0.4515 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2   5.9864   0.0000   0.4515 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4515 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)   5.9864            0.0000     0.4515 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.4515 f
  core/be/be_checker/dispatch_pkt_o[48] (net)           5.9864              0.0000     0.4515 f
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.4515 f
  core/be/dispatch_pkt[48] (net)                        5.9864              0.0000     0.4515 f
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.4515 f
  core/be/be_calculator/dispatch_pkt_i[48] (net)        5.9864              0.0000     0.4515 f
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.4515 f
  core/be/be_calculator/reservation_reg/data_i[48] (net)   5.9864           0.0000     0.4515 f
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0382   0.0001 &   0.4515 f
  data arrival time                                                                    0.4515

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2549     0.2549
  clock reconvergence pessimism                                            -0.0022     0.2528
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.2528 r
  library hold time                                                         0.0110     0.2638
  data required time                                                                   0.2638
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2638
  data arrival time                                                                   -0.4515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1877


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2667     0.2667
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)   0.1957   0.0000    0.2667 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/Q (DFFX1)   0.0373    0.2087     0.4754 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (net)     2   5.6990      0.0000     0.4754 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (bsg_dff_width_p415_0)    0.0000     0.4754 f
  core/be/be_calculator/calc_stage_r_1__mem_v_ (net)    5.6990              0.0000     0.4754 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (bsg_dff_width_p415_0)   0.0000     0.4754 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (net)   5.6990           0.0000     0.4754 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/D (DFFX1)   0.0373  -0.0005 &   0.4749 f
  data arrival time                                                                    0.4749

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2714     0.2714
  clock reconvergence pessimism                                            -0.0018     0.2696
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)          0.0000     0.2696 r
  library hold time                                                         0.0174     0.2870
  data required time                                                                   0.2870
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2870
  data arrival time                                                                   -0.4749
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1878


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2301     0.2301
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.0797   0.0000   0.2301 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0362   0.1754     0.4055 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (net)     1   3.7636     0.0000     0.4055 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (bsg_dff_width_p320_0)   0.0000     0.4055 r
  core/be/be_calculator/wb_pkt_o[34] (net)              3.7636              0.0000     0.4055 r
  core/be/be_calculator/wb_pkt_o[34] (bp_be_calculator_top_02_0)            0.0000     0.4055 r
  core/be/wb_pkt[34] (net)                              3.7636              0.0000     0.4055 r
  core/be/icc_place55/INP (NBUFFX8)                               0.0362    0.0000 &   0.4055 r
  core/be/icc_place55/Z (NBUFFX8)                                 0.0465    0.0772 @   0.4828 r
  core/be/n116 (net)                            5      32.9458              0.0000     0.4828 r
  core/be/be_checker/wb_pkt_i[34] (bp_be_checker_top_02_0)                  0.0000     0.4828 r
  core/be/be_checker/wb_pkt_i[34] (net)                32.9458              0.0000     0.4828 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (bp_be_scheduler_02_0)          0.0000     0.4828 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (net)      32.9458              0.0000     0.4828 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (bp_be_regfile_02_0)   0.0000   0.4828 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (net)  32.9458     0.0000     0.4828 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4828 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (net)  32.9458   0.0000     0.4828 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[34] (saed90_64x32_2P)   0.0336  -0.0025 @   0.4802 r d 
  data arrival time                                                                    0.4802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1878


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2306     0.2306
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.0797   0.0000   0.2306 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0361   0.1754     0.4059 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (net)     1   3.7173     0.0000     0.4059 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (bsg_dff_width_p320_0)   0.0000     0.4059 r
  core/be/be_calculator/wb_pkt_o[36] (net)              3.7173              0.0000     0.4059 r
  core/be/be_calculator/wb_pkt_o[36] (bp_be_calculator_top_02_0)            0.0000     0.4059 r
  core/be/wb_pkt[36] (net)                              3.7173              0.0000     0.4059 r
  core/be/icc_place41/INP (NBUFFX8)                               0.0361    0.0000 &   0.4059 r
  core/be/icc_place41/Z (NBUFFX8)                                 0.0450    0.0765 @   0.4825 r
  core/be/n102 (net)                            5      29.7492              0.0000     0.4825 r
  core/be/be_checker/wb_pkt_i[36] (bp_be_checker_top_02_0)                  0.0000     0.4825 r
  core/be/be_checker/wb_pkt_i[36] (net)                29.7492              0.0000     0.4825 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (bp_be_scheduler_02_0)          0.0000     0.4825 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (net)      29.7492              0.0000     0.4825 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (bp_be_regfile_02_0)   0.0000   0.4825 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (net)  29.7492     0.0000     0.4825 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4825 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (net)  29.7492   0.0000     0.4825 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[36] (saed90_64x32_2P)   0.0326  -0.0039 @   0.4786 r d 
  data arrival time                                                                    0.4786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1879


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2315     0.2315
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0797   0.0000   0.2315 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0364   0.1756     0.4071 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.8266     0.0000     0.4071 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4071 r
  core/be/be_calculator/wb_pkt_o[46] (net)              3.8266              0.0000     0.4071 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4071 r
  core/be/wb_pkt[46] (net)                              3.8266              0.0000     0.4071 r
  core/be/icc_place50/INP (NBUFFX8)                               0.0364    0.0000 &   0.4071 r
  core/be/icc_place50/Z (NBUFFX8)                                 0.0466    0.0777 @   0.4848 r
  core/be/n111 (net)                            5      34.2669              0.0000     0.4848 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.4848 r
  core/be/be_checker/wb_pkt_i[46] (net)                34.2669              0.0000     0.4848 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.4848 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      34.2669              0.0000     0.4848 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.4848 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  34.2669     0.0000     0.4848 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4848 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  34.2669   0.0000     0.4848 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0336  -0.0045 @   0.4803 r d 
  data arrival time                                                                    0.4803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1879


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2492     0.2492
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.1178   0.0000   0.2492 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0381   0.2019   0.4511 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2   5.9451   0.0000   0.4511 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4511 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)   5.9451            0.0000     0.4511 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.4511 f
  core/be/be_checker/dispatch_pkt_o[53] (net)           5.9451              0.0000     0.4511 f
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.4511 f
  core/be/dispatch_pkt[53] (net)                        5.9451              0.0000     0.4511 f
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.4511 f
  core/be/be_calculator/dispatch_pkt_i[53] (net)        5.9451              0.0000     0.4511 f
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.4511 f
  core/be/be_calculator/reservation_reg/data_i[53] (net)   5.9451           0.0000     0.4511 f
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0381   0.0000 &   0.4511 f
  data arrival time                                                                    0.4511

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2543     0.2543
  clock reconvergence pessimism                                            -0.0022     0.2521
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.2521 r
  library hold time                                                         0.0111     0.2631
  data required time                                                                   0.2631
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2631
  data arrival time                                                                   -0.4511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1880


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2665     0.2665
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/CLK (DFFX1)   0.1959   0.0000   0.2665 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/Q (DFFX1)   0.0396   0.2106   0.4770 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (net)     2   6.6851   0.0000   0.4770 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4770 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (net)   6.6851            0.0000     0.4770 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (bp_be_scheduler_02_0)    0.0000     0.4770 f
  core/be/be_checker/dispatch_pkt_o[25] (net)           6.6851              0.0000     0.4770 f
  core/be/be_checker/dispatch_pkt_o[25] (bp_be_checker_top_02_0)            0.0000     0.4770 f
  core/be/dispatch_pkt[25] (net)                        6.6851              0.0000     0.4770 f
  core/be/be_calculator/dispatch_pkt_i[25] (bp_be_calculator_top_02_0)      0.0000     0.4770 f
  core/be/be_calculator/dispatch_pkt_i[25] (net)        6.6851              0.0000     0.4770 f
  core/be/be_calculator/reservation_reg/data_i[25] (bsg_dff_width_p295_0)   0.0000     0.4770 f
  core/be/be_calculator/reservation_reg/data_i[25] (net)   6.6851           0.0000     0.4770 f
  core/be/be_calculator/reservation_reg/data_r_reg_25_/D (DFFX1)   0.0396  -0.0011 &   0.4760 f
  data arrival time                                                                    0.4760

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2726     0.2726
  clock reconvergence pessimism                                            -0.0018     0.2709
  core/be/be_calculator/reservation_reg/data_r_reg_25_/CLK (DFFX1)          0.0000     0.2709 r
  library hold time                                                         0.0169     0.2878
  data required time                                                                   0.2878
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2878
  data arrival time                                                                   -0.4760
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1882


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2296     0.2296
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/CLK (DFFX1)   0.0797   0.0000   0.2296 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/Q (DFFX1)   0.0364   0.1756     0.4051 r
  core/be/be_calculator/comp_stage_reg/data_o[222] (net)     1   3.8242     0.0000     0.4051 r
  core/be/be_calculator/comp_stage_reg/data_o[222] (bsg_dff_width_p320_0)   0.0000     0.4051 r
  core/be/be_calculator/wb_pkt_o[30] (net)              3.8242              0.0000     0.4051 r
  core/be/be_calculator/wb_pkt_o[30] (bp_be_calculator_top_02_0)            0.0000     0.4051 r
  core/be/wb_pkt[30] (net)                              3.8242              0.0000     0.4051 r
  core/be/icc_place64/INP (NBUFFX8)                               0.0364    0.0000 &   0.4051 r
  core/be/icc_place64/Z (NBUFFX8)                                 0.0495    0.0784 @   0.4835 r
  core/be/n125 (net)                            5      38.4172              0.0000     0.4835 r
  core/be/be_checker/wb_pkt_i[30] (bp_be_checker_top_02_0)                  0.0000     0.4835 r
  core/be/be_checker/wb_pkt_i[30] (net)                38.4172              0.0000     0.4835 r
  core/be/be_checker/scheduler/wb_pkt_i[30] (bp_be_scheduler_02_0)          0.0000     0.4835 r
  core/be/be_checker/scheduler/wb_pkt_i[30] (net)      38.4172              0.0000     0.4835 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (bp_be_regfile_02_0)   0.0000   0.4835 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (net)  38.4172     0.0000     0.4835 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4835 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (net)  38.4172   0.0000     0.4835 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[30] (saed90_64x32_2P)   0.0359  -0.0029 @   0.4807 r d 
  data arrival time                                                                    0.4807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1883


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2671     0.2671
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/CLK (DFFX1)   0.1951   0.0000   0.2671 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/Q (DFFX1)   0.0382   0.2093   0.4764 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (net)     2   6.0551   0.0000   0.4764 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4764 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (net)   6.0551            0.0000     0.4764 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (bp_be_scheduler_02_0)    0.0000     0.4764 f
  core/be/be_checker/dispatch_pkt_o[21] (net)           6.0551              0.0000     0.4764 f
  core/be/be_checker/dispatch_pkt_o[21] (bp_be_checker_top_02_0)            0.0000     0.4764 f
  core/be/dispatch_pkt[21] (net)                        6.0551              0.0000     0.4764 f
  core/be/be_calculator/dispatch_pkt_i[21] (bp_be_calculator_top_02_0)      0.0000     0.4764 f
  core/be/be_calculator/dispatch_pkt_i[21] (net)        6.0551              0.0000     0.4764 f
  core/be/be_calculator/reservation_reg/data_i[21] (bsg_dff_width_p295_0)   0.0000     0.4764 f
  core/be/be_calculator/reservation_reg/data_i[21] (net)   6.0551           0.0000     0.4764 f
  core/be/be_calculator/reservation_reg/data_r_reg_21_/D (DFFX1)   0.0382   0.0000 &   0.4765 f
  data arrival time                                                                    0.4765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2727     0.2727
  clock reconvergence pessimism                                            -0.0018     0.2709
  core/be/be_calculator/reservation_reg/data_r_reg_21_/CLK (DFFX1)          0.0000     0.2709 r
  library hold time                                                         0.0173     0.2881
  data required time                                                                   0.2881
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2881
  data arrival time                                                                   -0.4765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1883


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2491     0.2491
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/CLK (DFFX1)   0.1178   0.0000   0.2491 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/Q (DFFX1)   0.0386   0.2023   0.4514 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (net)     2   6.1557   0.0000   0.4514 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4514 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (net)   6.1557            0.0000     0.4514 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (bp_be_scheduler_02_0)    0.0000     0.4514 f
  core/be/be_checker/dispatch_pkt_o[59] (net)           6.1557              0.0000     0.4514 f
  core/be/be_checker/dispatch_pkt_o[59] (bp_be_checker_top_02_0)            0.0000     0.4514 f
  core/be/dispatch_pkt[59] (net)                        6.1557              0.0000     0.4514 f
  core/be/be_calculator/dispatch_pkt_i[59] (bp_be_calculator_top_02_0)      0.0000     0.4514 f
  core/be/be_calculator/dispatch_pkt_i[59] (net)        6.1557              0.0000     0.4514 f
  core/be/be_calculator/reservation_reg/data_i[59] (bsg_dff_width_p295_0)   0.0000     0.4514 f
  core/be/be_calculator/reservation_reg/data_i[59] (net)   6.1557           0.0000     0.4514 f
  core/be/be_calculator/reservation_reg/data_r_reg_59_/D (DFFX1)   0.0386   0.0001 &   0.4514 f
  data arrival time                                                                    0.4514

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2543     0.2543
  clock reconvergence pessimism                                            -0.0022     0.2522
  core/be/be_calculator/reservation_reg/data_r_reg_59_/CLK (DFFX1)          0.0000     0.2522 r
  library hold time                                                         0.0109     0.2631
  data required time                                                                   0.2631
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2631
  data arrival time                                                                   -0.4514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1883


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2740     0.2740
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/CLK (DFFX1)   0.1702   0.0000   0.2740 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/Q (DFFX1)   0.0402   0.2089   0.4829 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (net)     2   6.9234   0.0000   0.4829 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4829 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (net)   6.9234            0.0000     0.4829 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (bp_be_scheduler_02_0)    0.0000     0.4829 f
  core/be/be_checker/dispatch_pkt_o[18] (net)           6.9234              0.0000     0.4829 f
  core/be/be_checker/dispatch_pkt_o[18] (bp_be_checker_top_02_0)            0.0000     0.4829 f
  core/be/dispatch_pkt[18] (net)                        6.9234              0.0000     0.4829 f
  core/be/be_calculator/dispatch_pkt_i[18] (bp_be_calculator_top_02_0)      0.0000     0.4829 f
  core/be/be_calculator/dispatch_pkt_i[18] (net)        6.9234              0.0000     0.4829 f
  core/be/be_calculator/reservation_reg/data_i[18] (bsg_dff_width_p295_0)   0.0000     0.4829 f
  core/be/be_calculator/reservation_reg/data_i[18] (net)   6.9234           0.0000     0.4829 f
  core/be/be_calculator/reservation_reg/data_r_reg_18_/D (DFFX1)   0.0402  -0.0025 &   0.4804 f
  data arrival time                                                                    0.4804

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2806     0.2806
  clock reconvergence pessimism                                            -0.0035     0.2771
  core/be/be_calculator/reservation_reg/data_r_reg_18_/CLK (DFFX1)          0.0000     0.2771 r
  library hold time                                                         0.0150     0.2921
  data required time                                                                   0.2921
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2921
  data arrival time                                                                   -0.4804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1884


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2309     0.2309
  core/be/be_calculator/comp_stage_reg/data_r_reg_223_/CLK (DFFX1)   0.0797   0.0000   0.2309 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_223_/Q (DFFX1)   0.0354   0.1749     0.4058 r
  core/be/be_calculator/comp_stage_reg/data_o[223] (net)     1   3.4805     0.0000     0.4058 r
  core/be/be_calculator/comp_stage_reg/data_o[223] (bsg_dff_width_p320_0)   0.0000     0.4058 r
  core/be/be_calculator/wb_pkt_o[31] (net)              3.4805              0.0000     0.4058 r
  core/be/be_calculator/wb_pkt_o[31] (bp_be_calculator_top_02_0)            0.0000     0.4058 r
  core/be/wb_pkt[31] (net)                              3.4805              0.0000     0.4058 r
  core/be/icc_place56/INP (NBUFFX8)                               0.0354    0.0000 &   0.4058 r
  core/be/icc_place56/Z (NBUFFX8)                                 0.0455    0.0768 @   0.4827 r
  core/be/n117 (net)                            5      31.5783              0.0000     0.4827 r
  core/be/be_checker/wb_pkt_i[31] (bp_be_checker_top_02_0)                  0.0000     0.4827 r
  core/be/be_checker/wb_pkt_i[31] (net)                31.5783              0.0000     0.4827 r
  core/be/be_checker/scheduler/wb_pkt_i[31] (bp_be_scheduler_02_0)          0.0000     0.4827 r
  core/be/be_checker/scheduler/wb_pkt_i[31] (net)      31.5783              0.0000     0.4827 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[31] (bp_be_regfile_02_0)   0.0000   0.4827 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[31] (net)  31.5783     0.0000     0.4827 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[31] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4827 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[31] (net)  31.5783   0.0000     0.4827 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[31] (saed90_64x32_2P)   0.0329  -0.0035 @   0.4792 r d 
  data arrival time                                                                    0.4792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1885


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2651     0.2651
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1950   0.0000   0.2651 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0404   0.2111   0.4762 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1   7.0152   0.0000   0.4762 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.4762 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)   7.0152       0.0000     0.4762 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.4762 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)   7.0152   0.0000   0.4762 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0404  -0.0006 &   0.4757 f
  data arrival time                                                                    0.4757

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2721     0.2721
  clock reconvergence pessimism                                            -0.0018     0.2704
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.2704 r
  library hold time                                                         0.0167     0.2871
  data required time                                                                   0.2871
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2871
  data arrival time                                                                   -0.4757
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1886


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2316     0.2316
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0797   0.0000   0.2316 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0363   0.1755     0.4071 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.7790     0.0000     0.4071 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4071 r
  core/be/be_calculator/wb_pkt_o[40] (net)              3.7790              0.0000     0.4071 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4071 r
  core/be/wb_pkt[40] (net)                              3.7790              0.0000     0.4071 r
  core/be/icc_place45/INP (NBUFFX8)                               0.0363    0.0000 &   0.4071 r
  core/be/icc_place45/Z (NBUFFX8)                                 0.0475    0.0776 @   0.4847 r
  core/be/n106 (net)                            5      34.6838              0.0000     0.4847 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.4847 r
  core/be/be_checker/wb_pkt_i[40] (net)                34.6838              0.0000     0.4847 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.4847 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      34.6838              0.0000     0.4847 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.4847 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  34.6838     0.0000     0.4847 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4847 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  34.6838   0.0000     0.4847 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0344  -0.0037 @   0.4811 r d 
  data arrival time                                                                    0.4811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1887


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2341     0.2341
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0797   0.0000   0.2341 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0364   0.1756     0.4096 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.8205     0.0000     0.4096 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4096 r
  core/be/be_calculator/wb_pkt_o[52] (net)              3.8205              0.0000     0.4096 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4096 r
  core/be/wb_pkt[52] (net)                              3.8205              0.0000     0.4096 r
  core/be/icc_place59/INP (NBUFFX8)                               0.0364    0.0000 &   0.4097 r
  core/be/icc_place59/Z (NBUFFX8)                                 0.0485    0.0782 @   0.4879 r
  core/be/n120 (net)                            5      37.1539              0.0000     0.4879 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.4879 r
  core/be/be_checker/wb_pkt_i[52] (net)                37.1539              0.0000     0.4879 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.4879 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      37.1539              0.0000     0.4879 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.4879 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  37.1539     0.0000     0.4879 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4879 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  37.1539   0.0000     0.4879 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0352  -0.0068 @   0.4811 r d 
  data arrival time                                                                    0.4811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1887


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2666     0.2666
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/CLK (DFFX1)   0.1957   0.0000   0.2666 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/Q (DFFX1)   0.0383   0.2095   0.4761 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (net)     2   6.1073   0.0000   0.4761 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4761 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (net)   6.1073            0.0000     0.4761 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (bp_be_scheduler_02_0)    0.0000     0.4761 f
  core/be/be_checker/dispatch_pkt_o[28] (net)           6.1073              0.0000     0.4761 f
  core/be/be_checker/dispatch_pkt_o[28] (bp_be_checker_top_02_0)            0.0000     0.4761 f
  core/be/dispatch_pkt[28] (net)                        6.1073              0.0000     0.4761 f
  core/be/be_calculator/dispatch_pkt_i[28] (bp_be_calculator_top_02_0)      0.0000     0.4761 f
  core/be/be_calculator/dispatch_pkt_i[28] (net)        6.1073              0.0000     0.4761 f
  core/be/be_calculator/reservation_reg/data_i[28] (bsg_dff_width_p295_0)   0.0000     0.4761 f
  core/be/be_calculator/reservation_reg/data_i[28] (net)   6.1073           0.0000     0.4761 f
  core/be/be_calculator/reservation_reg/data_r_reg_28_/D (DFFX1)   0.0383   0.0000 &   0.4762 f
  data arrival time                                                                    0.4762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2719     0.2719
  clock reconvergence pessimism                                            -0.0018     0.2702
  core/be/be_calculator/reservation_reg/data_r_reg_28_/CLK (DFFX1)          0.0000     0.2702 r
  library hold time                                                         0.0173     0.2874
  data required time                                                                   0.2874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2874
  data arrival time                                                                   -0.4762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1887


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2485     0.2485
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/CLK (DFFX1)   0.1178   0.0000   0.2485 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/Q (DFFX1)   0.0379   0.2017   0.4502 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (net)     2   5.8390   0.0000   0.4502 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4502 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (net)   5.8390            0.0000     0.4502 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (bp_be_scheduler_02_0)    0.0000     0.4502 f
  core/be/be_checker/dispatch_pkt_o[38] (net)           5.8390              0.0000     0.4502 f
  core/be/be_checker/dispatch_pkt_o[38] (bp_be_checker_top_02_0)            0.0000     0.4502 f
  core/be/dispatch_pkt[38] (net)                        5.8390              0.0000     0.4502 f
  core/be/be_calculator/dispatch_pkt_i[38] (bp_be_calculator_top_02_0)      0.0000     0.4502 f
  core/be/be_calculator/dispatch_pkt_i[38] (net)        5.8390              0.0000     0.4502 f
  core/be/be_calculator/reservation_reg/data_i[38] (bsg_dff_width_p295_0)   0.0000     0.4502 f
  core/be/be_calculator/reservation_reg/data_i[38] (net)   5.8390           0.0000     0.4502 f
  core/be/be_calculator/reservation_reg/data_r_reg_38_/D (DFFX1)   0.0379   0.0000 &   0.4503 f
  data arrival time                                                                    0.4503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2524     0.2524
  clock reconvergence pessimism                                            -0.0022     0.2503
  core/be/be_calculator/reservation_reg/data_r_reg_38_/CLK (DFFX1)          0.0000     0.2503 r
  library hold time                                                         0.0111     0.2614
  data required time                                                                   0.2614
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2614
  data arrival time                                                                   -0.4503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1889


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2316     0.2316
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0797   0.0000   0.2316 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0356   0.1750     0.4066 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   3.5335     0.0000     0.4066 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4066 r
  core/be/be_calculator/wb_pkt_o[47] (net)              3.5335              0.0000     0.4066 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4066 r
  core/be/wb_pkt[47] (net)                              3.5335              0.0000     0.4066 r
  core/be/icc_place47/INP (NBUFFX8)                               0.0356    0.0000 &   0.4066 r
  core/be/icc_place47/Z (NBUFFX8)                                 0.0475    0.0779 @   0.4846 r
  core/be/n108 (net)                            5      36.2611              0.0000     0.4846 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.4846 r
  core/be/be_checker/wb_pkt_i[47] (net)                36.2611              0.0000     0.4846 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.4846 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      36.2611              0.0000     0.4846 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.4846 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  36.2611     0.0000     0.4846 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4846 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  36.2611   0.0000     0.4846 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0344  -0.0049 @   0.4796 r d 
  data arrival time                                                                    0.4796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1889


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2326     0.2326
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0797   0.0000   0.2326 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0353   0.1749     0.4074 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.4429     0.0000     0.4074 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4074 r
  core/be/be_calculator/wb_pkt_o[61] (net)              3.4429              0.0000     0.4074 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4074 r
  core/be/wb_pkt[61] (net)                              3.4429              0.0000     0.4074 r
  core/be/icc_place94/INP (NBUFFX8)                               0.0353    0.0000 &   0.4074 r
  core/be/icc_place94/Z (NBUFFX8)                                 0.0480    0.0776 @   0.4850 r
  core/be/n155 (net)                            5      35.0284              0.0000     0.4850 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.4850 r
  core/be/be_checker/wb_pkt_i[61] (net)                35.0284              0.0000     0.4850 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.4850 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      35.0284              0.0000     0.4850 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.4850 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  35.0284     0.0000     0.4850 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4850 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  35.0284   0.0000     0.4850 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0480  -0.0036 @   0.4814 r d 
  data arrival time                                                                    0.4814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1890


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2670     0.2670
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/CLK (DFFX1)   0.1958   0.0000   0.2670 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/Q (DFFX1)   0.0389   0.2100   0.4769 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (net)     2   6.3643   0.0000   0.4769 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4769 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (net)   6.3643            0.0000     0.4769 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (bp_be_scheduler_02_0)    0.0000     0.4769 f
  core/be/be_checker/dispatch_pkt_o[20] (net)           6.3643              0.0000     0.4769 f
  core/be/be_checker/dispatch_pkt_o[20] (bp_be_checker_top_02_0)            0.0000     0.4769 f
  core/be/dispatch_pkt[20] (net)                        6.3643              0.0000     0.4769 f
  core/be/be_calculator/dispatch_pkt_i[20] (bp_be_calculator_top_02_0)      0.0000     0.4769 f
  core/be/be_calculator/dispatch_pkt_i[20] (net)        6.3643              0.0000     0.4769 f
  core/be/be_calculator/reservation_reg/data_i[20] (bsg_dff_width_p295_0)   0.0000     0.4769 f
  core/be/be_calculator/reservation_reg/data_i[20] (net)   6.3643           0.0000     0.4769 f
  core/be/be_calculator/reservation_reg/data_r_reg_20_/D (DFFX1)   0.0389   0.0000 &   0.4770 f
  data arrival time                                                                    0.4770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2726     0.2726
  clock reconvergence pessimism                                            -0.0018     0.2709
  core/be/be_calculator/reservation_reg/data_r_reg_20_/CLK (DFFX1)          0.0000     0.2709 r
  library hold time                                                         0.0171     0.2880
  data required time                                                                   0.2880
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2880
  data arrival time                                                                   -0.4770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1890


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2486     0.2486
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/CLK (DFFX1)   0.1178   0.0000   0.2486 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/Q (DFFX1)   0.0374   0.2014   0.4500 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (net)     2   5.6439   0.0000   0.4500 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4500 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (net)   5.6439            0.0000     0.4500 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (bp_be_scheduler_02_0)    0.0000     0.4500 f
  core/be/be_checker/dispatch_pkt_o[44] (net)           5.6439              0.0000     0.4500 f
  core/be/be_checker/dispatch_pkt_o[44] (bp_be_checker_top_02_0)            0.0000     0.4500 f
  core/be/dispatch_pkt[44] (net)                        5.6439              0.0000     0.4500 f
  core/be/be_calculator/dispatch_pkt_i[44] (bp_be_calculator_top_02_0)      0.0000     0.4500 f
  core/be/be_calculator/dispatch_pkt_i[44] (net)        5.6439              0.0000     0.4500 f
  core/be/be_calculator/reservation_reg/data_i[44] (bsg_dff_width_p295_0)   0.0000     0.4500 f
  core/be/be_calculator/reservation_reg/data_i[44] (net)   5.6439           0.0000     0.4500 f
  core/be/be_calculator/reservation_reg/data_r_reg_44_/D (DFFX1)   0.0374   0.0000 &   0.4500 f
  data arrival time                                                                    0.4500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2519     0.2519
  clock reconvergence pessimism                                            -0.0022     0.2498
  core/be/be_calculator/reservation_reg/data_r_reg_44_/CLK (DFFX1)          0.0000     0.2498 r
  library hold time                                                         0.0112     0.2610
  data required time                                                                   0.2610
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2610
  data arrival time                                                                   -0.4500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1890


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2301     0.2301
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.0797   0.0000   0.2301 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0362   0.1754     0.4055 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (net)     1   3.7636     0.0000     0.4055 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (bsg_dff_width_p320_0)   0.0000     0.4055 r
  core/be/be_calculator/wb_pkt_o[34] (net)              3.7636              0.0000     0.4055 r
  core/be/be_calculator/wb_pkt_o[34] (bp_be_calculator_top_02_0)            0.0000     0.4055 r
  core/be/wb_pkt[34] (net)                              3.7636              0.0000     0.4055 r
  core/be/icc_place55/INP (NBUFFX8)                               0.0362    0.0000 &   0.4055 r
  core/be/icc_place55/Z (NBUFFX8)                                 0.0465    0.0772 @   0.4828 r
  core/be/n116 (net)                            5      32.9458              0.0000     0.4828 r
  core/be/be_checker/wb_pkt_i[34] (bp_be_checker_top_02_0)                  0.0000     0.4828 r
  core/be/be_checker/wb_pkt_i[34] (net)                32.9458              0.0000     0.4828 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (bp_be_scheduler_02_0)          0.0000     0.4828 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (net)      32.9458              0.0000     0.4828 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (bp_be_regfile_02_0)   0.0000   0.4828 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (net)  32.9458     0.0000     0.4828 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4828 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (net)  32.9458   0.0000     0.4828 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[34] (saed90_64x32_2P)   0.0337  -0.0030 @   0.4798 r d 
  data arrival time                                                                    0.4798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1891


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2494     0.2494
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1178   0.0000   0.2494 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0476   0.2089   0.4583 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1  10.1299   0.0000   0.4583 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.4583 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)  10.1299      0.0000     0.4583 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.4583 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)  10.1299   0.0000   0.4583 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0476  -0.0085 &   0.4497 f
  data arrival time                                                                    0.4497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2539     0.2539
  clock reconvergence pessimism                                            -0.0022     0.2517
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.2517 r
  library hold time                                                         0.0089     0.2606
  data required time                                                                   0.2606
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2606
  data arrival time                                                                   -0.4497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1891


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2666     0.2666
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)   0.1958   0.0000    0.2666 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/Q (DFFX1)   0.0420    0.2124     0.4790 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (net)     2   7.7114      0.0000     0.4790 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (bsg_dff_width_p415_0)    0.0000     0.4790 f
  core/be/be_calculator/calc_stage_r_1__serial_v_ (net)   7.7114            0.0000     0.4790 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (bsg_dff_width_p415_0)   0.0000     0.4790 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (net)   7.7114           0.0000     0.4790 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/D (DFFX1)   0.0420  -0.0038 &   0.4752 f
  data arrival time                                                                    0.4752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2713     0.2713
  clock reconvergence pessimism                                            -0.0018     0.2695
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)          0.0000     0.2695 r
  library hold time                                                         0.0164     0.2859
  data required time                                                                   0.2859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2859
  data arrival time                                                                   -0.4752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1892


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2630     0.2630
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)   0.1933   0.0000    0.2630 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/Q (DFFX1)   0.0391    0.2099     0.4730 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (net)     2   6.4553      0.0000     0.4730 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (bsg_dff_width_p415_0)    0.0000     0.4730 f
  core/be/be_calculator/calc_status_o[25] (net)         6.4553              0.0000     0.4730 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (bsg_dff_width_p415_0)   0.0000     0.4730 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (net)   6.4553           0.0000     0.4730 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)   0.0391   0.0001 &   0.4730 f
  data arrival time                                                                    0.4730

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2685     0.2685
  clock reconvergence pessimism                                            -0.0018     0.2667
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)          0.0000     0.2667 r
  library hold time                                                         0.0169     0.2836
  data required time                                                                   0.2836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2836
  data arrival time                                                                   -0.4730
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1894


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2671     0.2671
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/CLK (DFFX1)   0.1951   0.0000   0.2671 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/Q (DFFX1)   0.0392   0.2101   0.4773 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (net)     2   6.4942   0.0000   0.4773 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4773 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (net)   6.4942            0.0000     0.4773 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (bp_be_scheduler_02_0)    0.0000     0.4773 f
  core/be/be_checker/dispatch_pkt_o[24] (net)           6.4942              0.0000     0.4773 f
  core/be/be_checker/dispatch_pkt_o[24] (bp_be_checker_top_02_0)            0.0000     0.4773 f
  core/be/dispatch_pkt[24] (net)                        6.4942              0.0000     0.4773 f
  core/be/be_calculator/dispatch_pkt_i[24] (bp_be_calculator_top_02_0)      0.0000     0.4773 f
  core/be/be_calculator/dispatch_pkt_i[24] (net)        6.4942              0.0000     0.4773 f
  core/be/be_calculator/reservation_reg/data_i[24] (bsg_dff_width_p295_0)   0.0000     0.4773 f
  core/be/be_calculator/reservation_reg/data_i[24] (net)   6.4942           0.0000     0.4773 f
  core/be/be_calculator/reservation_reg/data_r_reg_24_/D (DFFX1)   0.0392   0.0001 &   0.4773 f
  data arrival time                                                                    0.4773

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2727     0.2727
  clock reconvergence pessimism                                            -0.0018     0.2709
  core/be/be_calculator/reservation_reg/data_r_reg_24_/CLK (DFFX1)          0.0000     0.2709 r
  library hold time                                                         0.0170     0.2879
  data required time                                                                   0.2879
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2879
  data arrival time                                                                   -0.4773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1894


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2296     0.2296
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/CLK (DFFX1)   0.0797   0.0000   0.2296 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/Q (DFFX1)   0.0364   0.1756     0.4051 r
  core/be/be_calculator/comp_stage_reg/data_o[222] (net)     1   3.8242     0.0000     0.4051 r
  core/be/be_calculator/comp_stage_reg/data_o[222] (bsg_dff_width_p320_0)   0.0000     0.4051 r
  core/be/be_calculator/wb_pkt_o[30] (net)              3.8242              0.0000     0.4051 r
  core/be/be_calculator/wb_pkt_o[30] (bp_be_calculator_top_02_0)            0.0000     0.4051 r
  core/be/wb_pkt[30] (net)                              3.8242              0.0000     0.4051 r
  core/be/icc_place64/INP (NBUFFX8)                               0.0364    0.0000 &   0.4051 r
  core/be/icc_place64/Z (NBUFFX8)                                 0.0495    0.0784 @   0.4835 r
  core/be/n125 (net)                            5      38.4172              0.0000     0.4835 r
  core/be/be_checker/wb_pkt_i[30] (bp_be_checker_top_02_0)                  0.0000     0.4835 r
  core/be/be_checker/wb_pkt_i[30] (net)                38.4172              0.0000     0.4835 r
  core/be/be_checker/scheduler/wb_pkt_i[30] (bp_be_scheduler_02_0)          0.0000     0.4835 r
  core/be/be_checker/scheduler/wb_pkt_i[30] (net)      38.4172              0.0000     0.4835 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (bp_be_regfile_02_0)   0.0000   0.4835 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (net)  38.4172     0.0000     0.4835 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4835 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (net)  38.4172   0.0000     0.4835 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[30] (saed90_64x32_2P)   0.0360  -0.0034 @   0.4801 r d 
  data arrival time                                                                    0.4801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1894


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2475     0.2475
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/CLK (DFFX1)   0.1178   0.0000   0.2475 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/Q (DFFX1)   0.0395   0.2030   0.4505 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (net)     2   6.5281   0.0000   0.4505 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4505 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (net)   6.5281            0.0000     0.4505 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (bp_be_scheduler_02_0)    0.0000     0.4505 f
  core/be/be_checker/dispatch_pkt_o[35] (net)           6.5281              0.0000     0.4505 f
  core/be/be_checker/dispatch_pkt_o[35] (bp_be_checker_top_02_0)            0.0000     0.4505 f
  core/be/dispatch_pkt[35] (net)                        6.5281              0.0000     0.4505 f
  core/be/be_calculator/dispatch_pkt_i[35] (bp_be_calculator_top_02_0)      0.0000     0.4505 f
  core/be/be_calculator/dispatch_pkt_i[35] (net)        6.5281              0.0000     0.4505 f
  core/be/be_calculator/reservation_reg/data_i[35] (bsg_dff_width_p295_0)   0.0000     0.4505 f
  core/be/be_calculator/reservation_reg/data_i[35] (net)   6.5281           0.0000     0.4505 f
  core/be/be_calculator/reservation_reg/data_r_reg_35_/D (DFFX1)   0.0395   0.0000 &   0.4505 f
  data arrival time                                                                    0.4505

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2525     0.2525
  clock reconvergence pessimism                                            -0.0022     0.2503
  core/be/be_calculator/reservation_reg/data_r_reg_35_/CLK (DFFX1)          0.0000     0.2503 r
  library hold time                                                         0.0107     0.2610
  data required time                                                                   0.2610
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2610
  data arrival time                                                                   -0.4505
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1895


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2506     0.2506
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1221   0.0000   0.2506 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0362   0.2010     0.4516 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   5.1085     0.0000     0.4516 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.4516 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   5.1085    0.0000     0.4516 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.4516 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   5.1085           0.0000     0.4516 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0362   0.0001 &   0.4517 f
  data arrival time                                                                    0.4517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2536     0.2536
  clock reconvergence pessimism                                            -0.0035     0.2501
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.2501 r
  library hold time                                                         0.0121     0.2622
  data required time                                                                   0.2622
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2622
  data arrival time                                                                   -0.4517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1895


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2496     0.2496
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.1178   0.0000   0.2496 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0394   0.2030   0.4526 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2   6.5081   0.0000   0.4526 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4526 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)   6.5081            0.0000     0.4526 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.4526 f
  core/be/be_checker/dispatch_pkt_o[56] (net)           6.5081              0.0000     0.4526 f
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.4526 f
  core/be/dispatch_pkt[56] (net)                        6.5081              0.0000     0.4526 f
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.4526 f
  core/be/be_calculator/dispatch_pkt_i[56] (net)        6.5081              0.0000     0.4526 f
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.4526 f
  core/be/be_calculator/reservation_reg/data_i[56] (net)   6.5081           0.0000     0.4526 f
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0394   0.0001 &   0.4527 f
  data arrival time                                                                    0.4527

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2545     0.2545
  clock reconvergence pessimism                                            -0.0022     0.2523
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.2523 r
  library hold time                                                         0.0108     0.2631
  data required time                                                                   0.2631
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2631
  data arrival time                                                                   -0.4527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1896


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2315     0.2315
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0797   0.0000   0.2315 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0364   0.1756     0.4071 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.8266     0.0000     0.4071 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4071 r
  core/be/be_calculator/wb_pkt_o[46] (net)              3.8266              0.0000     0.4071 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4071 r
  core/be/wb_pkt[46] (net)                              3.8266              0.0000     0.4071 r
  core/be/icc_place50/INP (NBUFFX8)                               0.0364    0.0000 &   0.4071 r
  core/be/icc_place50/Z (NBUFFX8)                                 0.0466    0.0777 @   0.4848 r
  core/be/n111 (net)                            5      34.2669              0.0000     0.4848 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.4848 r
  core/be/be_checker/wb_pkt_i[46] (net)                34.2669              0.0000     0.4848 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.4848 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      34.2669              0.0000     0.4848 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.4848 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  34.2669     0.0000     0.4848 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4848 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  34.2669   0.0000     0.4848 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0336  -0.0045 @   0.4803 r d 
  data arrival time                                                                    0.4803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1896


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2300     0.2300
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0797   0.0000   0.2300 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0364   0.1756     0.4056 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     1   3.8422     0.0000     0.4056 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.4056 r
  core/be/be_calculator/wb_pkt_o[38] (net)              3.8422              0.0000     0.4056 r
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)            0.0000     0.4056 r
  core/be/wb_pkt[38] (net)                              3.8422              0.0000     0.4056 r
  core/be/icc_place40/INP (NBUFFX8)                               0.0364    0.0000 &   0.4057 r
  core/be/icc_place40/Z (NBUFFX8)                                 0.0470    0.0775 @   0.4831 r
  core/be/n101 (net)                            5      33.7185              0.0000     0.4831 r
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)                  0.0000     0.4831 r
  core/be/be_checker/wb_pkt_i[38] (net)                33.7185              0.0000     0.4831 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)          0.0000     0.4831 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      33.7185              0.0000     0.4831 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)   0.0000   0.4831 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  33.7185     0.0000     0.4831 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4831 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  33.7185   0.0000     0.4831 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[38] (saed90_64x32_2P)   0.0340  -0.0011 @   0.4820 r d 
  data arrival time                                                                    0.4820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1896


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_217_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2463     0.2463
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)   0.1580   0.0000   0.2463 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/Q (DFFX1)   0.0405   0.2081     0.4544 f
  core/be/be_calculator/calc_stage_reg/data_o[134] (net)     3   7.0286     0.0000     0.4544 f
  core/be/be_calculator/calc_stage_reg/data_o[134] (bsg_dff_width_p415_0)   0.0000     0.4544 f
  core/be/be_calculator/commit_pkt_o[39] (net)          7.0286              0.0000     0.4544 f
  core/be/be_calculator/calc_stage_reg/data_i[217] (bsg_dff_width_p415_0)   0.0000     0.4544 f
  core/be/be_calculator/calc_stage_reg/data_i[217] (net)   7.0286           0.0000     0.4544 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/D (DFFX1)   0.0405  -0.0011 &   0.4533 f
  data arrival time                                                                    0.4533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2512     0.2512
  clock reconvergence pessimism                                            -0.0018     0.2494
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/CLK (DFFX1)          0.0000     0.2494 r
  library hold time                                                         0.0140     0.2635
  data required time                                                                   0.2635
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2635
  data arrival time                                                                   -0.4533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1898


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2659     0.2659
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)   0.1950   0.0000   0.2659 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)   0.0391   0.2101     0.4760 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (net)     2   6.4561     0.0000     0.4760 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (bsg_dff_width_p415_0)   0.0000     0.4760 f
  core/be/be_calculator/calc_stage_r_2__serial_v_ (net)   6.4561            0.0000     0.4760 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (bsg_dff_width_p415_0)   0.0000     0.4760 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (net)   6.4561           0.0000     0.4760 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)   0.0391   0.0000 &   0.4760 f
  data arrival time                                                                    0.4760

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2709     0.2709
  clock reconvergence pessimism                                            -0.0018     0.2691
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)          0.0000     0.2691 r
  library hold time                                                         0.0170     0.2861
  data required time                                                                   0.2861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2861
  data arrival time                                                                   -0.4760
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1899


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2311     0.2311
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0797   0.0000   0.2311 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0347   0.1744     0.4056 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   3.2143     0.0000     0.4056 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4056 r
  core/be/be_calculator/wb_pkt_o[43] (net)              3.2143              0.0000     0.4056 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.4056 r
  core/be/wb_pkt[43] (net)                              3.2143              0.0000     0.4056 r
  core/be/icc_place43/INP (NBUFFX8)                               0.0347    0.0000 &   0.4056 r
  core/be/icc_place43/Z (NBUFFX8)                                 0.0449    0.0763 @   0.4819 r
  core/be/n104 (net)                            5      30.0627              0.0000     0.4819 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.4819 r
  core/be/be_checker/wb_pkt_i[43] (net)                30.0627              0.0000     0.4819 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.4819 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      30.0627              0.0000     0.4819 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.4819 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  30.0627     0.0000     0.4819 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4819 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  30.0627   0.0000     0.4819 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0324   0.0005 @   0.4824 r d 
  data arrival time                                                                    0.4824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1900


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2326     0.2326
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0797   0.0000   0.2326 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0353   0.1749     0.4074 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.4429     0.0000     0.4074 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4074 r
  core/be/be_calculator/wb_pkt_o[61] (net)              3.4429              0.0000     0.4074 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4074 r
  core/be/wb_pkt[61] (net)                              3.4429              0.0000     0.4074 r
  core/be/icc_place94/INP (NBUFFX8)                               0.0353    0.0000 &   0.4074 r
  core/be/icc_place94/Z (NBUFFX8)                                 0.0480    0.0776 @   0.4850 r
  core/be/n155 (net)                            5      35.0284              0.0000     0.4850 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.4850 r
  core/be/be_checker/wb_pkt_i[61] (net)                35.0284              0.0000     0.4850 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.4850 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      35.0284              0.0000     0.4850 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.4850 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  35.0284     0.0000     0.4850 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4850 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  35.0284   0.0000     0.4850 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0480  -0.0043 @   0.4807 r d 
  data arrival time                                                                    0.4807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1900


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2500     0.2500
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/CLK (DFFX1)   0.1178   0.0000   0.2500 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/Q (DFFX1)   0.0410   0.2043   0.4543 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (net)     2   7.1919   0.0000   0.4543 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4543 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (net)   7.1919            0.0000     0.4543 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (bp_be_scheduler_02_0)    0.0000     0.4543 f
  core/be/be_checker/dispatch_pkt_o[62] (net)           7.1919              0.0000     0.4543 f
  core/be/be_checker/dispatch_pkt_o[62] (bp_be_checker_top_02_0)            0.0000     0.4543 f
  core/be/dispatch_pkt[62] (net)                        7.1919              0.0000     0.4543 f
  core/be/be_calculator/dispatch_pkt_i[62] (bp_be_calculator_top_02_0)      0.0000     0.4543 f
  core/be/be_calculator/dispatch_pkt_i[62] (net)        7.1919              0.0000     0.4543 f
  core/be/be_calculator/reservation_reg/data_i[62] (bsg_dff_width_p295_0)   0.0000     0.4543 f
  core/be/be_calculator/reservation_reg/data_i[62] (net)   7.1919           0.0000     0.4543 f
  core/be/be_calculator/reservation_reg/data_r_reg_62_/D (DFFX1)   0.0410  -0.0010 &   0.4533 f
  data arrival time                                                                    0.4533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2550     0.2550
  clock reconvergence pessimism                                            -0.0022     0.2529
  core/be/be_calculator/reservation_reg/data_r_reg_62_/CLK (DFFX1)          0.0000     0.2529 r
  library hold time                                                         0.0104     0.2633
  data required time                                                                   0.2633
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2633
  data arrival time                                                                   -0.4533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1900


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2624     0.2624
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/CLK (DFFX1)   0.1937   0.0000    0.2624 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/Q (DFFX1)   0.0412    0.2117     0.4740 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (net)     2   7.3611      0.0000     0.4740 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (bsg_dff_width_p415_0)    0.0000     0.4740 f
  core/be/be_calculator/calc_status_o[12] (net)         7.3611              0.0000     0.4740 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (bsg_dff_width_p415_0)    0.0000     0.4740 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (net)   7.3611            0.0000     0.4740 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/D (DFFX1)   0.0412   -0.0007 &   0.4733 f
  data arrival time                                                                    0.4733

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2684     0.2684
  clock reconvergence pessimism                                            -0.0018     0.2666
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)           0.0000     0.2666 r
  library hold time                                                         0.0164     0.2830
  data required time                                                                   0.2830
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2830
  data arrival time                                                                   -0.4733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1903


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2316     0.2316
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0797   0.0000   0.2316 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0363   0.1755     0.4071 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.7790     0.0000     0.4071 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4071 r
  core/be/be_calculator/wb_pkt_o[40] (net)              3.7790              0.0000     0.4071 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4071 r
  core/be/wb_pkt[40] (net)                              3.7790              0.0000     0.4071 r
  core/be/icc_place45/INP (NBUFFX8)                               0.0363    0.0000 &   0.4071 r
  core/be/icc_place45/Z (NBUFFX8)                                 0.0475    0.0776 @   0.4847 r
  core/be/n106 (net)                            5      34.6838              0.0000     0.4847 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.4847 r
  core/be/be_checker/wb_pkt_i[40] (net)                34.6838              0.0000     0.4847 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.4847 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      34.6838              0.0000     0.4847 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.4847 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  34.6838     0.0000     0.4847 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4847 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  34.6838   0.0000     0.4847 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)   0.0344  -0.0036 @   0.4812 r d 
  data arrival time                                                                    0.4812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1905


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2496     0.2496
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.1178   0.0000   0.2496 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0408   0.2041   0.4537 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2   7.0915   0.0000   0.4537 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4537 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)   7.0915            0.0000     0.4537 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_02_0)    0.0000     0.4537 f
  core/be/be_checker/dispatch_pkt_o[61] (net)           7.0915              0.0000     0.4537 f
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_02_0)            0.0000     0.4537 f
  core/be/dispatch_pkt[61] (net)                        7.0915              0.0000     0.4537 f
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_02_0)      0.0000     0.4537 f
  core/be/be_calculator/dispatch_pkt_i[61] (net)        7.0915              0.0000     0.4537 f
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.4537 f
  core/be/be_calculator/reservation_reg/data_i[61] (net)   7.0915           0.0000     0.4537 f
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0408   0.0001 &   0.4538 f
  data arrival time                                                                    0.4538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2550     0.2550
  clock reconvergence pessimism                                            -0.0022     0.2529
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.2529 r
  library hold time                                                         0.0104     0.2633
  data required time                                                                   0.2633
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2633
  data arrival time                                                                   -0.4538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1905


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2621     0.2621
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)   0.1929   0.0000   0.2621 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/Q (DFFX1)   0.0401   0.2107     0.4729 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (net)     3   6.8979     0.0000     0.4729 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (bsg_dff_width_p415_0)   0.0000     0.4729 f
  core/be/be_calculator/commit_pkt_o[38] (net)          6.8979              0.0000     0.4729 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (bsg_dff_width_p415_0)   0.0000     0.4729 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (net)   6.8979           0.0000     0.4729 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/D (DFFX1)   0.0401   0.0000 &   0.4729 f
  data arrival time                                                                    0.4729

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2675     0.2675
  clock reconvergence pessimism                                            -0.0018     0.2657
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)          0.0000     0.2657 r
  library hold time                                                         0.0167     0.2823
  data required time                                                                   0.2823
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2823
  data arrival time                                                                   -0.4729
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1906


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2240     0.2240
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.0676   0.0000   0.2240 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0339   0.1908     0.4147 f
  core/be/be_calculator/comp_stage_reg/data_o[216] (net)     1   4.1188     0.0000     0.4147 f
  core/be/be_calculator/comp_stage_reg/data_o[216] (bsg_dff_width_p320_0)   0.0000     0.4147 f
  core/be/be_calculator/wb_pkt_o[24] (net)              4.1188              0.0000     0.4147 f
  core/be/be_calculator/wb_pkt_o[24] (bp_be_calculator_top_02_0)            0.0000     0.4147 f
  core/be/wb_pkt[24] (net)                              4.1188              0.0000     0.4147 f
  core/be/icc_place61/INP (NBUFFX8)                               0.0339    0.0000 &   0.4148 f
  core/be/icc_place61/Z (NBUFFX8)                                 0.0444    0.0745 @   0.4893 f
  core/be/n122 (net)                            5      40.2730              0.0000     0.4893 f
  core/be/be_checker/wb_pkt_i[24] (bp_be_checker_top_02_0)                  0.0000     0.4893 f
  core/be/be_checker/wb_pkt_i[24] (net)                40.2730              0.0000     0.4893 f
  core/be/be_checker/scheduler/wb_pkt_i[24] (bp_be_scheduler_02_0)          0.0000     0.4893 f
  core/be/be_checker/scheduler/wb_pkt_i[24] (net)      40.2730              0.0000     0.4893 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (bp_be_regfile_02_0)   0.0000   0.4893 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (net)  40.2730     0.0000     0.4893 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4893 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (net)  40.2730   0.0000     0.4893 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[24] (saed90_64x32_2P)   0.0444  -0.0063 @   0.4830 f d 
  data arrival time                                                                    0.4830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1906


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2316     0.2316
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0797   0.0000   0.2316 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0361   0.1754     0.4069 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.7171     0.0000     0.4069 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4069 r
  core/be/be_calculator/wb_pkt_o[41] (net)              3.7171              0.0000     0.4069 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4069 r
  core/be/wb_pkt[41] (net)                              3.7171              0.0000     0.4069 r
  core/be/icc_place53/INP (NBUFFX8)                               0.0361    0.0000 &   0.4069 r
  core/be/icc_place53/Z (NBUFFX8)                                 0.0459    0.0773 @   0.4843 r
  core/be/n114 (net)                            5      32.8438              0.0000     0.4843 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.4843 r
  core/be/be_checker/wb_pkt_i[41] (net)                32.8438              0.0000     0.4843 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.4843 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      32.8438              0.0000     0.4843 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.4843 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  32.8438     0.0000     0.4843 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4843 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  32.8438   0.0000     0.4843 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)   0.0332  -0.0013 @   0.4830 r d 
  data arrival time                                                                    0.4830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1906


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2671     0.2671
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1951   0.0000     0.2671 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/Q (DFFX1)    0.0441    0.2138     0.4809 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (net)     2   8.6435       0.0000     0.4809 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (bsg_dff_width_p415_0)     0.0000     0.4809 f
  core/be/be_calculator/calc_stage_r_0__serial_v_ (net)   8.6435            0.0000     0.4809 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (bsg_dff_width_p415_0)    0.0000     0.4809 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (net)   8.6435            0.0000     0.4809 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/D (DFFX1)   0.0441   -0.0042 &   0.4767 f
  data arrival time                                                                    0.4767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2720     0.2720
  clock reconvergence pessimism                                            -0.0018     0.2702
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)           0.0000     0.2702 r
  library hold time                                                         0.0160     0.2861
  data required time                                                                   0.2861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2861
  data arrival time                                                                   -0.4767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1906


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2341     0.2341
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0797   0.0000   0.2341 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0364   0.1756     0.4096 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.8205     0.0000     0.4096 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4096 r
  core/be/be_calculator/wb_pkt_o[52] (net)              3.8205              0.0000     0.4096 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4096 r
  core/be/wb_pkt[52] (net)                              3.8205              0.0000     0.4096 r
  core/be/icc_place59/INP (NBUFFX8)                               0.0364    0.0000 &   0.4097 r
  core/be/icc_place59/Z (NBUFFX8)                                 0.0485    0.0782 @   0.4879 r
  core/be/n120 (net)                            5      37.1539              0.0000     0.4879 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.4879 r
  core/be/be_checker/wb_pkt_i[52] (net)                37.1539              0.0000     0.4879 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.4879 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      37.1539              0.0000     0.4879 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.4879 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  37.1539     0.0000     0.4879 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4879 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  37.1539   0.0000     0.4879 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0352  -0.0065 @   0.4814 r d 
  data arrival time                                                                    0.4814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1907


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2532     0.2532
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1221   0.0000     0.2532 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0363    0.1817     0.4350 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   3.8044       0.0000     0.4350 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.4350 r
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   3.8044             0.0000     0.4350 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.4350 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   3.8044            0.0000     0.4350 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0363    0.0000 &   0.4350 r
  data arrival time                                                                    0.4350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2726     0.2726
  clock reconvergence pessimism                                            -0.0018     0.2708
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.2708 r
  library hold time                                                        -0.0265     0.2443
  data required time                                                                   0.2443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2443
  data arrival time                                                                   -0.4350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1908


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2300     0.2300
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0797   0.0000   0.2300 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0364   0.1756     0.4056 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     1   3.8422     0.0000     0.4056 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.4056 r
  core/be/be_calculator/wb_pkt_o[38] (net)              3.8422              0.0000     0.4056 r
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)            0.0000     0.4056 r
  core/be/wb_pkt[38] (net)                              3.8422              0.0000     0.4056 r
  core/be/icc_place40/INP (NBUFFX8)                               0.0364    0.0000 &   0.4057 r
  core/be/icc_place40/Z (NBUFFX8)                                 0.0470    0.0775 @   0.4831 r
  core/be/n101 (net)                            5      33.7185              0.0000     0.4831 r
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)                  0.0000     0.4831 r
  core/be/be_checker/wb_pkt_i[38] (net)                33.7185              0.0000     0.4831 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)          0.0000     0.4831 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      33.7185              0.0000     0.4831 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)   0.0000   0.4831 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  33.7185     0.0000     0.4831 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4831 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  33.7185   0.0000     0.4831 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[38] (saed90_64x32_2P)   0.0341  -0.0016 @   0.4815 r d 
  data arrival time                                                                    0.4815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1908


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2341     0.2341
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0797   0.0000   0.2341 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0371   0.1760     0.4101 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   4.0606     0.0000     0.4101 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4101 r
  core/be/be_calculator/wb_pkt_o[60] (net)              4.0606              0.0000     0.4101 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4101 r
  core/be/wb_pkt[60] (net)                              4.0606              0.0000     0.4101 r
  core/be/icc_place54/INP (NBUFFX8)                               0.0371    0.0000 &   0.4101 r
  core/be/icc_place54/Z (NBUFFX8)                                 0.0504    0.0793 @   0.4894 r
  core/be/n115 (net)                            5      40.4736              0.0000     0.4894 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.4894 r
  core/be/be_checker/wb_pkt_i[60] (net)                40.4736              0.0000     0.4894 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.4894 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      40.4736              0.0000     0.4894 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.4894 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  40.4736     0.0000     0.4894 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4894 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  40.4736   0.0000     0.4894 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0504  -0.0061 @   0.4833 r d 
  data arrival time                                                                    0.4833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1909


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_220_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)   0.1575   0.0000   0.2472 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/Q (DFFX1)   0.0400   0.2076     0.4548 f
  core/be/be_calculator/calc_stage_reg/data_o[137] (net)     3   6.7850     0.0000     0.4548 f
  core/be/be_calculator/calc_stage_reg/data_o[137] (bsg_dff_width_p415_0)   0.0000     0.4548 f
  core/be/be_calculator/commit_pkt_o[42] (net)          6.7850              0.0000     0.4548 f
  core/be/be_calculator/calc_stage_reg/data_i[220] (bsg_dff_width_p415_0)   0.0000     0.4548 f
  core/be/be_calculator/calc_stage_reg/data_i[220] (net)   6.7850           0.0000     0.4548 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/D (DFFX1)   0.0400   0.0000 &   0.4548 f
  data arrival time                                                                    0.4548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2514     0.2514
  clock reconvergence pessimism                                            -0.0018     0.2496
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/CLK (DFFX1)          0.0000     0.2496 r
  library hold time                                                         0.0141     0.2637
  data required time                                                                   0.2637
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2637
  data arrival time                                                                   -0.4548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1911


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2313     0.2313
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0797   0.0000   0.2313 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0377   0.1764     0.4078 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.3037     0.0000     0.4078 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4078 r
  core/be/be_calculator/wb_pkt_o[42] (net)              4.3037              0.0000     0.4078 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4078 r
  core/be/wb_pkt[42] (net)                              4.3037              0.0000     0.4078 r
  core/be/icc_place42/INP (NBUFFX8)                               0.0377    0.0000 &   0.4078 r
  core/be/icc_place42/Z (NBUFFX8)                                 0.0463    0.0777 @   0.4856 r
  core/be/n103 (net)                            5      33.0752              0.0000     0.4856 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.4856 r
  core/be/be_checker/wb_pkt_i[42] (net)                33.0752              0.0000     0.4856 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.4856 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      33.0752              0.0000     0.4856 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.4856 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  33.0752     0.0000     0.4856 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4856 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  33.0752   0.0000     0.4856 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0335  -0.0019 @   0.4837 r d 
  data arrival time                                                                    0.4837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1913


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2311     0.2311
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0797   0.0000   0.2311 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0347   0.1744     0.4056 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   3.2143     0.0000     0.4056 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4056 r
  core/be/be_calculator/wb_pkt_o[43] (net)              3.2143              0.0000     0.4056 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.4056 r
  core/be/wb_pkt[43] (net)                              3.2143              0.0000     0.4056 r
  core/be/icc_place43/INP (NBUFFX8)                               0.0347    0.0000 &   0.4056 r
  core/be/icc_place43/Z (NBUFFX8)                                 0.0449    0.0763 @   0.4819 r
  core/be/n104 (net)                            5      30.0627              0.0000     0.4819 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.4819 r
  core/be/be_checker/wb_pkt_i[43] (net)                30.0627              0.0000     0.4819 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.4819 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      30.0627              0.0000     0.4819 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.4819 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  30.0627     0.0000     0.4819 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4819 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  30.0627   0.0000     0.4819 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0324   0.0002 @   0.4820 r d 
  data arrival time                                                                    0.4820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1914


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2664     0.2664
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/CLK (DFFX1)   0.1958   0.0000   0.2664 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/Q (DFFX1)   0.0405   0.2113   0.4777 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (net)     2   7.0853   0.0000   0.4777 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4777 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (net)   7.0853             0.0000     0.4777 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (bp_be_scheduler_02_0)     0.0000     0.4777 f
  core/be/be_checker/dispatch_pkt_o[9] (net)            7.0853              0.0000     0.4777 f
  core/be/be_checker/dispatch_pkt_o[9] (bp_be_checker_top_02_0)             0.0000     0.4777 f
  core/be/dispatch_pkt[9] (net)                         7.0853              0.0000     0.4777 f
  core/be/be_calculator/dispatch_pkt_i[9] (bp_be_calculator_top_02_0)       0.0000     0.4777 f
  core/be/be_calculator/dispatch_pkt_i[9] (net)         7.0853              0.0000     0.4777 f
  core/be/be_calculator/reservation_reg/data_i[9] (bsg_dff_width_p295_0)    0.0000     0.4777 f
  core/be/be_calculator/reservation_reg/data_i[9] (net)   7.0853            0.0000     0.4777 f
  core/be/be_calculator/reservation_reg/data_r_reg_9_/D (DFFX1)   0.0405   -0.0005 &   0.4773 f
  data arrival time                                                                    0.4773

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  clock reconvergence pessimism                                            -0.0018     0.2692
  core/be/be_calculator/reservation_reg/data_r_reg_9_/CLK (DFFX1)           0.0000     0.2692 r
  library hold time                                                         0.0167     0.2859
  data required time                                                                   0.2859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2859
  data arrival time                                                                   -0.4773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1914


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2744     0.2744
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)   0.1702   0.0000    0.2744 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/Q (DFFX1)   0.0415    0.2099     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (net)     2   7.4596      0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (bsg_dff_width_p415_0)    0.0000     0.4843 f
  core/be/be_calculator/calc_stage_r_1__irf_w_v_ (net)   7.4596             0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (bsg_dff_width_p415_0)   0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (net)   7.4596           0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/D (DFFX1)   0.0415  -0.0008 &   0.4836 f
  data arrival time                                                                    0.4836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2808     0.2808
  clock reconvergence pessimism                                            -0.0035     0.2773
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)          0.0000     0.2773 r
  library hold time                                                         0.0147     0.2920
  data required time                                                                   0.2920
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2920
  data arrival time                                                                   -0.4836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1916


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_333_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2756     0.2756
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1702   0.0000   0.2756 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0400   0.2087     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (net)     2   6.8369     0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (bsg_dff_width_p415_0)   0.0000     0.4843 f
  core/be/be_calculator/calc_stage_r_3__irf_w_v_ (net)   6.8369             0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (bsg_dff_width_p415_0)   0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (net)   6.8369           0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/D (DFFX1)   0.0400   0.0000 &   0.4843 f
  data arrival time                                                                    0.4843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2811     0.2811
  clock reconvergence pessimism                                            -0.0035     0.2776
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/CLK (DFFX1)          0.0000     0.2776 r
  library hold time                                                         0.0150     0.2926
  data required time                                                                   0.2926
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2926
  data arrival time                                                                   -0.4843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1917


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2333     0.2333
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0797   0.0000   0.2333 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0359   0.1752     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.6345     0.0000     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[58] (net)              3.6345              0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4085 r
  core/be/wb_pkt[58] (net)                              3.6345              0.0000     0.4085 r
  core/be/icc_place95/INP (NBUFFX8)                               0.0359    0.0000 &   0.4085 r
  core/be/icc_place95/Z (NBUFFX8)                                 0.0468    0.0777 @   0.4861 r
  core/be/n156 (net)                            5      34.6743              0.0000     0.4861 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.4861 r
  core/be/be_checker/wb_pkt_i[58] (net)                34.6743              0.0000     0.4861 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.4861 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      34.6743              0.0000     0.4861 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.4861 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  34.6743     0.0000     0.4861 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4861 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  34.6743   0.0000     0.4861 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0338  -0.0019 @   0.4842 r d 
  data arrival time                                                                    0.4842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2240     0.2240
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.0676   0.0000   0.2240 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0339   0.1908     0.4147 f
  core/be/be_calculator/comp_stage_reg/data_o[216] (net)     1   4.1188     0.0000     0.4147 f
  core/be/be_calculator/comp_stage_reg/data_o[216] (bsg_dff_width_p320_0)   0.0000     0.4147 f
  core/be/be_calculator/wb_pkt_o[24] (net)              4.1188              0.0000     0.4147 f
  core/be/be_calculator/wb_pkt_o[24] (bp_be_calculator_top_02_0)            0.0000     0.4147 f
  core/be/wb_pkt[24] (net)                              4.1188              0.0000     0.4147 f
  core/be/icc_place61/INP (NBUFFX8)                               0.0339    0.0000 &   0.4148 f
  core/be/icc_place61/Z (NBUFFX8)                                 0.0444    0.0745 @   0.4893 f
  core/be/n122 (net)                            5      40.2730              0.0000     0.4893 f
  core/be/be_checker/wb_pkt_i[24] (bp_be_checker_top_02_0)                  0.0000     0.4893 f
  core/be/be_checker/wb_pkt_i[24] (net)                40.2730              0.0000     0.4893 f
  core/be/be_checker/scheduler/wb_pkt_i[24] (bp_be_scheduler_02_0)          0.0000     0.4893 f
  core/be/be_checker/scheduler/wb_pkt_i[24] (net)      40.2730              0.0000     0.4893 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (bp_be_regfile_02_0)   0.0000   0.4893 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (net)  40.2730     0.0000     0.4893 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4893 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (net)  40.2730   0.0000     0.4893 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[24] (saed90_64x32_2P)   0.0444  -0.0066 @   0.4826 f d 
  data arrival time                                                                    0.4826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1919


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_215_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)   0.1581   0.0000   0.2464 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/Q (DFFX1)   0.0413   0.2087     0.4550 f
  core/be/be_calculator/calc_stage_reg/data_o[132] (net)     3   7.3562     0.0000     0.4550 f
  core/be/be_calculator/calc_stage_reg/data_o[132] (bsg_dff_width_p415_0)   0.0000     0.4550 f
  core/be/be_calculator/commit_pkt_o[37] (net)          7.3562              0.0000     0.4550 f
  core/be/be_calculator/calc_stage_reg/data_i[215] (bsg_dff_width_p415_0)   0.0000     0.4550 f
  core/be/be_calculator/calc_stage_reg/data_i[215] (net)   7.3562           0.0000     0.4550 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/D (DFFX1)   0.0413   0.0000 &   0.4551 f
  data arrival time                                                                    0.4551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2511     0.2511
  clock reconvergence pessimism                                            -0.0018     0.2493
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/CLK (DFFX1)          0.0000     0.2493 r
  library hold time                                                         0.0138     0.2631
  data required time                                                                   0.2631
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2631
  data arrival time                                                                   -0.4551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1920


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2532     0.2532
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1221   0.0000   0.2532 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0378   0.1827     0.4359 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   4.3389     0.0000     0.4359 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.4359 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   4.3389    0.0000     0.4359 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.4359 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   4.3389           0.0000     0.4359 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0378   0.0001 &   0.4360 r
  data arrival time                                                                    0.4360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2725     0.2725
  clock reconvergence pessimism                                            -0.0018     0.2708
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.2708 r
  library hold time                                                        -0.0269     0.2438
  data required time                                                                   0.2438
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2438
  data arrival time                                                                   -0.4360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1921


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2664     0.2664
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/CLK (DFFX1)   0.1951   0.0000   0.2664 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/Q (DFFX1)   0.0430   0.2131   0.4794 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (net)     2   8.1629   0.0000   0.4794 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4794 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (net)   8.1629            0.0000     0.4794 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (bp_be_scheduler_02_0)    0.0000     0.4794 f
  core/be/be_checker/dispatch_pkt_o[27] (net)           8.1629              0.0000     0.4794 f
  core/be/be_checker/dispatch_pkt_o[27] (bp_be_checker_top_02_0)            0.0000     0.4794 f
  core/be/dispatch_pkt[27] (net)                        8.1629              0.0000     0.4794 f
  core/be/be_calculator/dispatch_pkt_i[27] (bp_be_calculator_top_02_0)      0.0000     0.4794 f
  core/be/be_calculator/dispatch_pkt_i[27] (net)        8.1629              0.0000     0.4794 f
  core/be/be_calculator/reservation_reg/data_i[27] (bsg_dff_width_p295_0)   0.0000     0.4794 f
  core/be/be_calculator/reservation_reg/data_i[27] (net)   8.1629           0.0000     0.4794 f
  core/be/be_calculator/reservation_reg/data_r_reg_27_/D (DFFX1)   0.0430  -0.0014 &   0.4780 f
  data arrival time                                                                    0.4780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2714     0.2714
  clock reconvergence pessimism                                            -0.0018     0.2696
  core/be/be_calculator/reservation_reg/data_r_reg_27_/CLK (DFFX1)          0.0000     0.2696 r
  library hold time                                                         0.0161     0.2857
  data required time                                                                   0.2857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2857
  data arrival time                                                                   -0.4780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1923


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2316     0.2316
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0797   0.0000   0.2316 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0361   0.1754     0.4069 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.7171     0.0000     0.4069 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4069 r
  core/be/be_calculator/wb_pkt_o[41] (net)              3.7171              0.0000     0.4069 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4069 r
  core/be/wb_pkt[41] (net)                              3.7171              0.0000     0.4069 r
  core/be/icc_place53/INP (NBUFFX8)                               0.0361    0.0000 &   0.4069 r
  core/be/icc_place53/Z (NBUFFX8)                                 0.0459    0.0773 @   0.4843 r
  core/be/n114 (net)                            5      32.8438              0.0000     0.4843 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.4843 r
  core/be/be_checker/wb_pkt_i[41] (net)                32.8438              0.0000     0.4843 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.4843 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      32.8438              0.0000     0.4843 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.4843 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  32.8438     0.0000     0.4843 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4843 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  32.8438   0.0000     0.4843 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)   0.0332  -0.0013 @   0.4830 r d 
  data arrival time                                                                    0.4830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1923


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2338     0.2338
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0797   0.0000   0.2338 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0380   0.1767     0.4105 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   4.4181     0.0000     0.4105 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4105 r
  core/be/be_calculator/wb_pkt_o[44] (net)              4.4181              0.0000     0.4105 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.4105 r
  core/be/wb_pkt[44] (net)                              4.4181              0.0000     0.4105 r
  core/be/icc_place44/INP (NBUFFX8)                               0.0380    0.0000 &   0.4105 r
  core/be/icc_place44/Z (NBUFFX8)                                 0.0471    0.0780 @   0.4886 r
  core/be/n105 (net)                            5      34.2816              0.0000     0.4886 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.4886 r
  core/be/be_checker/wb_pkt_i[44] (net)                34.2816              0.0000     0.4886 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.4886 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      34.2816              0.0000     0.4886 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.4886 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  34.2816     0.0000     0.4886 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4886 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  34.2816   0.0000     0.4886 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)   0.0341  -0.0038 @   0.4847 r d 
  data arrival time                                                                    0.4847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1923


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2313     0.2313
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0797   0.0000   0.2313 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0366   0.1757     0.4070 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.9124     0.0000     0.4070 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4070 r
  core/be/be_calculator/wb_pkt_o[45] (net)              3.9124              0.0000     0.4070 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4070 r
  core/be/wb_pkt[45] (net)                              3.9124              0.0000     0.4070 r
  core/be/icc_place51/INP (NBUFFX8)                               0.0366    0.0000 &   0.4070 r
  core/be/icc_place51/Z (NBUFFX8)                                 0.0454    0.0773 @   0.4843 r
  core/be/n112 (net)                            5      31.8535              0.0000     0.4843 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.4843 r
  core/be/be_checker/wb_pkt_i[45] (net)                31.8535              0.0000     0.4843 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.4843 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      31.8535              0.0000     0.4843 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.4843 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  31.8535     0.0000     0.4843 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4843 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  31.8535   0.0000     0.4843 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0328   0.0005 @   0.4848 r d 
  data arrival time                                                                    0.4848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1924


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2297     0.2297
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.0797   0.0000   0.2297 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/Q (DFFX1)   0.0358   0.1752     0.4049 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (net)     1   3.6259     0.0000     0.4049 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (bsg_dff_width_p320_0)   0.0000     0.4049 r
  core/be/be_calculator/wb_pkt_o[26] (net)              3.6259              0.0000     0.4049 r
  core/be/be_calculator/wb_pkt_o[26] (bp_be_calculator_top_02_0)            0.0000     0.4049 r
  core/be/wb_pkt[26] (net)                              3.6259              0.0000     0.4049 r
  core/be/icc_place62/INP (NBUFFX8)                               0.0358    0.0000 &   0.4049 r
  core/be/icc_place62/Z (NBUFFX8)                                 0.0490    0.0783 @   0.4832 r
  core/be/n123 (net)                            5      37.5469              0.0000     0.4832 r
  core/be/be_checker/wb_pkt_i[26] (bp_be_checker_top_02_0)                  0.0000     0.4832 r
  core/be/be_checker/wb_pkt_i[26] (net)                37.5469              0.0000     0.4832 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (bp_be_scheduler_02_0)          0.0000     0.4832 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (net)      37.5469              0.0000     0.4832 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (bp_be_regfile_02_0)   0.0000   0.4832 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (net)  37.5469     0.0000     0.4832 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4832 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (net)  37.5469   0.0000     0.4832 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[26] (saed90_64x32_2P)   0.0490   0.0016 @   0.4848 r d 
  data arrival time                                                                    0.4848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1924


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2328     0.2328
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0797   0.0000   0.2328 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0372   0.1761     0.4088 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   4.1068     0.0000     0.4088 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4088 r
  core/be/be_calculator/wb_pkt_o[53] (net)              4.1068              0.0000     0.4088 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4088 r
  core/be/wb_pkt[53] (net)                              4.1068              0.0000     0.4088 r
  core/be/icc_place85/INP (NBUFFX8)                               0.0372    0.0000 &   0.4089 r
  core/be/icc_place85/Z (NBUFFX8)                                 0.0461    0.0773 @   0.4862 r
  core/be/n146 (net)                            5      32.2291              0.0000     0.4862 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.4862 r
  core/be/be_checker/wb_pkt_i[53] (net)                32.2291              0.0000     0.4862 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.4862 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      32.2291              0.0000     0.4862 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.4862 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  32.2291     0.0000     0.4862 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4862 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  32.2291   0.0000     0.4862 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0334  -0.0013 @   0.4849 r d 
  data arrival time                                                                    0.4849

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1925


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_222_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)   0.1581   0.0000   0.2464 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/Q (DFFX1)   0.0420   0.2092     0.4556 f
  core/be/be_calculator/calc_stage_reg/data_o[139] (net)     3   7.6877     0.0000     0.4556 f
  core/be/be_calculator/calc_stage_reg/data_o[139] (bsg_dff_width_p415_0)   0.0000     0.4556 f
  core/be/be_calculator/commit_pkt_o[44] (net)          7.6877              0.0000     0.4556 f
  core/be/be_calculator/calc_stage_reg/data_i[222] (bsg_dff_width_p415_0)   0.0000     0.4556 f
  core/be/be_calculator/calc_stage_reg/data_i[222] (net)   7.6877           0.0000     0.4556 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/D (DFFX1)   0.0420   0.0001 &   0.4557 f
  data arrival time                                                                    0.4557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2513     0.2513
  clock reconvergence pessimism                                            -0.0018     0.2495
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/CLK (DFFX1)          0.0000     0.2495 r
  library hold time                                                         0.0137     0.2631
  data required time                                                                   0.2631
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2631
  data arrival time                                                                   -0.4557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1925


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_226_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)   0.1581   0.0000   0.2464 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/Q (DFFX1)   0.0424   0.2095     0.4559 f
  core/be/be_calculator/calc_stage_reg/data_o[143] (net)     3   7.8340     0.0000     0.4559 f
  core/be/be_calculator/calc_stage_reg/data_o[143] (bsg_dff_width_p415_0)   0.0000     0.4559 f
  core/be/be_calculator/commit_pkt_o[48] (net)          7.8340              0.0000     0.4559 f
  core/be/be_calculator/calc_stage_reg/data_i[226] (bsg_dff_width_p415_0)   0.0000     0.4559 f
  core/be/be_calculator/calc_stage_reg/data_i[226] (net)   7.8340           0.0000     0.4559 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/D (DFFX1)   0.0424   0.0001 &   0.4559 f
  data arrival time                                                                    0.4559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2514     0.2514
  clock reconvergence pessimism                                            -0.0018     0.2496
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/CLK (DFFX1)          0.0000     0.2496 r
  library hold time                                                         0.0136     0.2631
  data required time                                                                   0.2631
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2631
  data arrival time                                                                   -0.4559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1928


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2313     0.2313
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0797   0.0000   0.2313 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0377   0.1764     0.4078 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.3037     0.0000     0.4078 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4078 r
  core/be/be_calculator/wb_pkt_o[42] (net)              4.3037              0.0000     0.4078 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4078 r
  core/be/wb_pkt[42] (net)                              4.3037              0.0000     0.4078 r
  core/be/icc_place42/INP (NBUFFX8)                               0.0377    0.0000 &   0.4078 r
  core/be/icc_place42/Z (NBUFFX8)                                 0.0463    0.0777 @   0.4856 r
  core/be/n103 (net)                            5      33.0752              0.0000     0.4856 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.4856 r
  core/be/be_checker/wb_pkt_i[42] (net)                33.0752              0.0000     0.4856 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.4856 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      33.0752              0.0000     0.4856 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.4856 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  33.0752     0.0000     0.4856 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4856 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  33.0752   0.0000     0.4856 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0335  -0.0020 @   0.4836 r d 
  data arrival time                                                                    0.4836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1929


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2666     0.2666
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/CLK (DFFX1)   0.1958   0.0000   0.2666 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/Q (DFFX1)   0.0433   0.2133   0.4799 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (net)     2   8.3034   0.0000   0.4799 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4799 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (net)   8.3034             0.0000     0.4799 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (bp_be_scheduler_02_0)     0.0000     0.4799 f
  core/be/be_checker/dispatch_pkt_o[7] (net)            8.3034              0.0000     0.4799 f
  core/be/be_checker/dispatch_pkt_o[7] (bp_be_checker_top_02_0)             0.0000     0.4799 f
  core/be/dispatch_pkt[7] (net)                         8.3034              0.0000     0.4799 f
  core/be/be_calculator/dispatch_pkt_i[7] (bp_be_calculator_top_02_0)       0.0000     0.4799 f
  core/be/be_calculator/dispatch_pkt_i[7] (net)         8.3034              0.0000     0.4799 f
  core/be/be_calculator/reservation_reg/data_i[7] (bsg_dff_width_p295_0)    0.0000     0.4799 f
  core/be/be_calculator/reservation_reg/data_i[7] (net)   8.3034            0.0000     0.4799 f
  core/be/be_calculator/reservation_reg/data_r_reg_7_/D (DFFX1)   0.0433   -0.0007 &   0.4792 f
  data arrival time                                                                    0.4792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2719     0.2719
  clock reconvergence pessimism                                            -0.0018     0.2701
  core/be/be_calculator/reservation_reg/data_r_reg_7_/CLK (DFFX1)           0.0000     0.2701 r
  library hold time                                                         0.0161     0.2862
  data required time                                                                   0.2862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2862
  data arrival time                                                                   -0.4792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1930


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2672     0.2672
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/CLK (DFFX1)   0.1951   0.0000   0.2672 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/Q (DFFX1)   0.0456   0.2148   0.4820 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (net)     2   9.3165   0.0000   0.4820 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4820 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (net)   9.3165             0.0000     0.4820 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (bp_be_scheduler_02_0)     0.0000     0.4820 f
  core/be/be_checker/dispatch_pkt_o[5] (net)            9.3165              0.0000     0.4820 f
  core/be/be_checker/dispatch_pkt_o[5] (bp_be_checker_top_02_0)             0.0000     0.4820 f
  core/be/dispatch_pkt[5] (net)                         9.3165              0.0000     0.4820 f
  core/be/be_calculator/dispatch_pkt_i[5] (bp_be_calculator_top_02_0)       0.0000     0.4820 f
  core/be/be_calculator/dispatch_pkt_i[5] (net)         9.3165              0.0000     0.4820 f
  core/be/be_calculator/reservation_reg/data_i[5] (bsg_dff_width_p295_0)    0.0000     0.4820 f
  core/be/be_calculator/reservation_reg/data_i[5] (net)   9.3165            0.0000     0.4820 f
  core/be/be_calculator/reservation_reg/data_r_reg_5_/D (DFFX1)   0.0456   -0.0032 &   0.4789 f
  data arrival time                                                                    0.4789

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2719     0.2719
  clock reconvergence pessimism                                            -0.0018     0.2701
  core/be/be_calculator/reservation_reg/data_r_reg_5_/CLK (DFFX1)           0.0000     0.2701 r
  library hold time                                                         0.0155     0.2857
  data required time                                                                   0.2857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2857
  data arrival time                                                                   -0.4789
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1932


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2355     0.2355
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0797   0.0000   0.2355 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0348   0.1745     0.4100 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.2513     0.0000     0.4100 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4100 r
  core/be/be_calculator/wb_pkt_o[49] (net)              3.2513              0.0000     0.4100 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4100 r
  core/be/wb_pkt[49] (net)                              3.2513              0.0000     0.4100 r
  core/be/icc_place52/INP (NBUFFX8)                               0.0348    0.0000 &   0.4100 r
  core/be/icc_place52/Z (NBUFFX8)                                 0.0495    0.0784 @   0.4884 r
  core/be/n113 (net)                            5      38.9452              0.0000     0.4884 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.4884 r
  core/be/be_checker/wb_pkt_i[49] (net)                38.9452              0.0000     0.4884 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.4884 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      38.9452              0.0000     0.4884 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.4884 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  38.9452     0.0000     0.4884 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4884 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  38.9452   0.0000     0.4884 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0495  -0.0027 @   0.4857 r d 
  data arrival time                                                                    0.4857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1933


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2341     0.2341
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0797   0.0000   0.2341 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0371   0.1760     0.4101 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   4.0606     0.0000     0.4101 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4101 r
  core/be/be_calculator/wb_pkt_o[60] (net)              4.0606              0.0000     0.4101 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4101 r
  core/be/wb_pkt[60] (net)                              4.0606              0.0000     0.4101 r
  core/be/icc_place54/INP (NBUFFX8)                               0.0371    0.0000 &   0.4101 r
  core/be/icc_place54/Z (NBUFFX8)                                 0.0504    0.0793 @   0.4894 r
  core/be/n115 (net)                            5      40.4736              0.0000     0.4894 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.4894 r
  core/be/be_checker/wb_pkt_i[60] (net)                40.4736              0.0000     0.4894 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.4894 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      40.4736              0.0000     0.4894 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.4894 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  40.4736     0.0000     0.4894 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4894 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  40.4736   0.0000     0.4894 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0504  -0.0054 @   0.4840 r d 
  data arrival time                                                                    0.4840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1933


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2655     0.2655
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/CLK (DFFX1)   0.1950   0.0000   0.2655 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/Q (DFFX1)   0.0438   0.2136   0.4790 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (net)     2   8.5083   0.0000   0.4790 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4790 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (net)   8.5083            0.0000     0.4790 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (bp_be_scheduler_02_0)    0.0000     0.4790 f
  core/be/be_checker/dispatch_pkt_o[29] (net)           8.5083              0.0000     0.4790 f
  core/be/be_checker/dispatch_pkt_o[29] (bp_be_checker_top_02_0)            0.0000     0.4790 f
  core/be/dispatch_pkt[29] (net)                        8.5083              0.0000     0.4790 f
  core/be/be_calculator/dispatch_pkt_i[29] (bp_be_calculator_top_02_0)      0.0000     0.4790 f
  core/be/be_calculator/dispatch_pkt_i[29] (net)        8.5083              0.0000     0.4790 f
  core/be/be_calculator/reservation_reg/data_i[29] (bsg_dff_width_p295_0)   0.0000     0.4790 f
  core/be/be_calculator/reservation_reg/data_i[29] (net)   8.5083           0.0000     0.4790 f
  core/be/be_calculator/reservation_reg/data_r_reg_29_/D (DFFX1)   0.0438   0.0002 &   0.4792 f
  data arrival time                                                                    0.4792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2717     0.2717
  clock reconvergence pessimism                                            -0.0018     0.2699
  core/be/be_calculator/reservation_reg/data_r_reg_29_/CLK (DFFX1)          0.0000     0.2699 r
  library hold time                                                         0.0160     0.2859
  data required time                                                                   0.2859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2859
  data arrival time                                                                   -0.4792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1933


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2333     0.2333
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0797   0.0000   0.2333 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0359   0.1752     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.6345     0.0000     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[58] (net)              3.6345              0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4085 r
  core/be/wb_pkt[58] (net)                              3.6345              0.0000     0.4085 r
  core/be/icc_place95/INP (NBUFFX8)                               0.0359    0.0000 &   0.4085 r
  core/be/icc_place95/Z (NBUFFX8)                                 0.0468    0.0777 @   0.4861 r
  core/be/n156 (net)                            5      34.6743              0.0000     0.4861 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.4861 r
  core/be/be_checker/wb_pkt_i[58] (net)                34.6743              0.0000     0.4861 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.4861 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      34.6743              0.0000     0.4861 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.4861 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  34.6743     0.0000     0.4861 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4861 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  34.6743   0.0000     0.4861 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0339  -0.0021 @   0.4840 r d 
  data arrival time                                                                    0.4840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1933


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2665     0.2665
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/CLK (DFFX1)   0.1958   0.0000   0.2665 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/Q (DFFX1)   0.0429   0.2131   0.4796 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (net)     2   8.1273   0.0000   0.4796 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4796 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (net)   8.1273            0.0000     0.4796 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (bp_be_scheduler_02_0)    0.0000     0.4796 f
  core/be/be_checker/dispatch_pkt_o[10] (net)           8.1273              0.0000     0.4796 f
  core/be/be_checker/dispatch_pkt_o[10] (bp_be_checker_top_02_0)            0.0000     0.4796 f
  core/be/dispatch_pkt[10] (net)                        8.1273              0.0000     0.4796 f
  core/be/be_calculator/dispatch_pkt_i[10] (bp_be_calculator_top_02_0)      0.0000     0.4796 f
  core/be/be_calculator/dispatch_pkt_i[10] (net)        8.1273              0.0000     0.4796 f
  core/be/be_calculator/reservation_reg/data_i[10] (bsg_dff_width_p295_0)   0.0000     0.4796 f
  core/be/be_calculator/reservation_reg/data_i[10] (net)   8.1273           0.0000     0.4796 f
  core/be/be_calculator/reservation_reg/data_r_reg_10_/D (DFFX1)   0.0429   0.0001 &   0.4797 f
  data arrival time                                                                    0.4797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2719     0.2719
  clock reconvergence pessimism                                            -0.0018     0.2701
  core/be/be_calculator/reservation_reg/data_r_reg_10_/CLK (DFFX1)          0.0000     0.2701 r
  library hold time                                                         0.0162     0.2863
  data required time                                                                   0.2863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2863
  data arrival time                                                                   -0.4797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1934


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0797   0.0000   0.2351 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0348   0.1745     0.4097 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   3.2527     0.0000     0.4097 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4097 r
  core/be/be_calculator/wb_pkt_o[51] (net)              3.2527              0.0000     0.4097 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4097 r
  core/be/wb_pkt[51] (net)                              3.2527              0.0000     0.4097 r
  core/be/icc_place63/INP (NBUFFX8)                               0.0348    0.0000 &   0.4097 r
  core/be/icc_place63/Z (NBUFFX8)                                 0.0487    0.0775 @   0.4871 r
  core/be/n124 (net)                            5      36.3052              0.0000     0.4871 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.4871 r
  core/be/be_checker/wb_pkt_i[51] (net)                36.3052              0.0000     0.4871 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.4871 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      36.3052              0.0000     0.4871 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.4871 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  36.3052     0.0000     0.4871 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4871 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  36.3052   0.0000     0.4871 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0353  -0.0012 @   0.4859 r d 
  data arrival time                                                                    0.4859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1935


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2297     0.2297
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.0797   0.0000   0.2297 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/Q (DFFX1)   0.0358   0.1752     0.4049 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (net)     1   3.6259     0.0000     0.4049 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (bsg_dff_width_p320_0)   0.0000     0.4049 r
  core/be/be_calculator/wb_pkt_o[26] (net)              3.6259              0.0000     0.4049 r
  core/be/be_calculator/wb_pkt_o[26] (bp_be_calculator_top_02_0)            0.0000     0.4049 r
  core/be/wb_pkt[26] (net)                              3.6259              0.0000     0.4049 r
  core/be/icc_place62/INP (NBUFFX8)                               0.0358    0.0000 &   0.4049 r
  core/be/icc_place62/Z (NBUFFX8)                                 0.0490    0.0783 @   0.4832 r
  core/be/n123 (net)                            5      37.5469              0.0000     0.4832 r
  core/be/be_checker/wb_pkt_i[26] (bp_be_checker_top_02_0)                  0.0000     0.4832 r
  core/be/be_checker/wb_pkt_i[26] (net)                37.5469              0.0000     0.4832 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (bp_be_scheduler_02_0)          0.0000     0.4832 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (net)      37.5469              0.0000     0.4832 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (bp_be_regfile_02_0)   0.0000   0.4832 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (net)  37.5469     0.0000     0.4832 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4832 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (net)  37.5469   0.0000     0.4832 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[26] (saed90_64x32_2P)   0.0490   0.0010 @   0.4842 r d 
  data arrival time                                                                    0.4842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1935


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2665     0.2665
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)   0.1951   0.0000   0.2665 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)   0.0451   0.2145   0.4810 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (net)     2   9.1054   0.0000   0.4810 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4810 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (net)   9.1054             0.0000     0.4810 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (bp_be_scheduler_02_0)     0.0000     0.4810 f
  core/be/be_checker/dispatch_pkt_o[6] (net)            9.1054              0.0000     0.4810 f
  core/be/be_checker/dispatch_pkt_o[6] (bp_be_checker_top_02_0)             0.0000     0.4810 f
  core/be/dispatch_pkt[6] (net)                         9.1054              0.0000     0.4810 f
  core/be/be_calculator/dispatch_pkt_i[6] (bp_be_calculator_top_02_0)       0.0000     0.4810 f
  core/be/be_calculator/dispatch_pkt_i[6] (net)         9.1054              0.0000     0.4810 f
  core/be/be_calculator/reservation_reg/data_i[6] (bsg_dff_width_p295_0)    0.0000     0.4810 f
  core/be/be_calculator/reservation_reg/data_i[6] (net)   9.1054            0.0000     0.4810 f
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)   0.0451   -0.0019 &   0.4790 f
  data arrival time                                                                    0.4790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2716     0.2716
  clock reconvergence pessimism                                            -0.0018     0.2698
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)           0.0000     0.2698 r
  library hold time                                                         0.0157     0.2854
  data required time                                                                   0.2854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2854
  data arrival time                                                                   -0.4790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1936


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2741     0.2741
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/CLK (DFFX1)   0.1702   0.0000   0.2741 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/Q (DFFX1)   0.0455   0.2126   0.4867 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (net)     2   9.2409   0.0000   0.4867 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4867 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (net)   9.2409            0.0000     0.4867 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (bp_be_scheduler_02_0)    0.0000     0.4867 f
  core/be/be_checker/dispatch_pkt_o[16] (net)           9.2409              0.0000     0.4867 f
  core/be/be_checker/dispatch_pkt_o[16] (bp_be_checker_top_02_0)            0.0000     0.4867 f
  core/be/dispatch_pkt[16] (net)                        9.2409              0.0000     0.4867 f
  core/be/be_calculator/dispatch_pkt_i[16] (bp_be_calculator_top_02_0)      0.0000     0.4867 f
  core/be/be_calculator/dispatch_pkt_i[16] (net)        9.2409              0.0000     0.4867 f
  core/be/be_calculator/reservation_reg/data_i[16] (bsg_dff_width_p295_0)   0.0000     0.4867 f
  core/be/be_calculator/reservation_reg/data_i[16] (net)   9.2409           0.0000     0.4867 f
  core/be/be_calculator/reservation_reg/data_r_reg_16_/D (DFFX1)   0.0455  -0.0023 &   0.4844 f
  data arrival time                                                                    0.4844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2806     0.2806
  clock reconvergence pessimism                                            -0.0035     0.2771
  core/be/be_calculator/reservation_reg/data_r_reg_16_/CLK (DFFX1)          0.0000     0.2771 r
  library hold time                                                         0.0138     0.2908
  data required time                                                                   0.2908
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2908
  data arrival time                                                                   -0.4844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1936


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2658     0.2658
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/CLK (DFFX1)   0.1950   0.0000   0.2658 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/Q (DFFX1)   0.0437   0.2135   0.4793 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (net)     2   8.4554   0.0000   0.4793 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4793 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (net)   8.4554            0.0000     0.4793 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (bp_be_scheduler_02_0)    0.0000     0.4793 f
  core/be/be_checker/dispatch_pkt_o[30] (net)           8.4554              0.0000     0.4793 f
  core/be/be_checker/dispatch_pkt_o[30] (bp_be_checker_top_02_0)            0.0000     0.4793 f
  core/be/dispatch_pkt[30] (net)                        8.4554              0.0000     0.4793 f
  core/be/be_calculator/dispatch_pkt_i[30] (bp_be_calculator_top_02_0)      0.0000     0.4793 f
  core/be/be_calculator/dispatch_pkt_i[30] (net)        8.4554              0.0000     0.4793 f
  core/be/be_calculator/reservation_reg/data_i[30] (bsg_dff_width_p295_0)   0.0000     0.4793 f
  core/be/be_calculator/reservation_reg/data_i[30] (net)   8.4554           0.0000     0.4793 f
  core/be/be_calculator/reservation_reg/data_r_reg_30_/D (DFFX1)   0.0437   0.0001 &   0.4794 f
  data arrival time                                                                    0.4794

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2715     0.2715
  clock reconvergence pessimism                                            -0.0018     0.2697
  core/be/be_calculator/reservation_reg/data_r_reg_30_/CLK (DFFX1)          0.0000     0.2697 r
  library hold time                                                         0.0160     0.2857
  data required time                                                                   0.2857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2857
  data arrival time                                                                   -0.4794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1936


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2664     0.2664
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/CLK (DFFX1)   0.1951   0.0000   0.2664 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/Q (DFFX1)   0.0435   0.2134   0.4798 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (net)     2   8.3767   0.0000   0.4798 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4798 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (net)   8.3767            0.0000     0.4798 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (bp_be_scheduler_02_0)    0.0000     0.4798 f
  core/be/be_checker/dispatch_pkt_o[26] (net)           8.3767              0.0000     0.4798 f
  core/be/be_checker/dispatch_pkt_o[26] (bp_be_checker_top_02_0)            0.0000     0.4798 f
  core/be/dispatch_pkt[26] (net)                        8.3767              0.0000     0.4798 f
  core/be/be_calculator/dispatch_pkt_i[26] (bp_be_calculator_top_02_0)      0.0000     0.4798 f
  core/be/be_calculator/dispatch_pkt_i[26] (net)        8.3767              0.0000     0.4798 f
  core/be/be_calculator/reservation_reg/data_i[26] (bsg_dff_width_p295_0)   0.0000     0.4798 f
  core/be/be_calculator/reservation_reg/data_i[26] (net)   8.3767           0.0000     0.4798 f
  core/be/be_calculator/reservation_reg/data_r_reg_26_/D (DFFX1)   0.0435   0.0001 &   0.4799 f
  data arrival time                                                                    0.4799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2719     0.2719
  clock reconvergence pessimism                                            -0.0018     0.2701
  core/be/be_calculator/reservation_reg/data_r_reg_26_/CLK (DFFX1)          0.0000     0.2701 r
  library hold time                                                         0.0161     0.2862
  data required time                                                                   0.2862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2862
  data arrival time                                                                   -0.4799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1937


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2336     0.2336
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0797   0.0000   0.2336 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0364   0.1756     0.4091 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.8288     0.0000     0.4091 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4091 r
  core/be/be_calculator/wb_pkt_o[63] (net)              3.8288              0.0000     0.4091 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4091 r
  core/be/wb_pkt[63] (net)                              3.8288              0.0000     0.4091 r
  core/be/icc_place72/INP (NBUFFX8)                               0.0364    0.0000 &   0.4092 r
  core/be/icc_place72/Z (NBUFFX8)                                 0.0484    0.0777 @   0.4869 r
  core/be/n133 (net)                            5      35.6239              0.0000     0.4869 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.4869 r
  core/be/be_checker/wb_pkt_i[63] (net)                35.6239              0.0000     0.4869 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.4869 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      35.6239              0.0000     0.4869 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.4869 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  35.6239     0.0000     0.4869 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4869 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  35.6239   0.0000     0.4869 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0351  -0.0007 @   0.4862 r d 
  data arrival time                                                                    0.4862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1938


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2671     0.2671
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/CLK (DFFX1)   0.1951   0.0000   0.2671 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/Q (DFFX1)   0.0434   0.2133   0.4805 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (net)     2   8.3465   0.0000   0.4805 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4805 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (net)   8.3465            0.0000     0.4805 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (bp_be_scheduler_02_0)    0.0000     0.4805 f
  core/be/be_checker/dispatch_pkt_o[22] (net)           8.3465              0.0000     0.4805 f
  core/be/be_checker/dispatch_pkt_o[22] (bp_be_checker_top_02_0)            0.0000     0.4805 f
  core/be/dispatch_pkt[22] (net)                        8.3465              0.0000     0.4805 f
  core/be/be_calculator/dispatch_pkt_i[22] (bp_be_calculator_top_02_0)      0.0000     0.4805 f
  core/be/be_calculator/dispatch_pkt_i[22] (net)        8.3465              0.0000     0.4805 f
  core/be/be_calculator/reservation_reg/data_i[22] (bsg_dff_width_p295_0)   0.0000     0.4805 f
  core/be/be_calculator/reservation_reg/data_i[22] (net)   8.3465           0.0000     0.4805 f
  core/be/be_calculator/reservation_reg/data_r_reg_22_/D (DFFX1)   0.0434   0.0002 &   0.4806 f
  data arrival time                                                                    0.4806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2726     0.2726
  clock reconvergence pessimism                                            -0.0018     0.2708
  core/be/be_calculator/reservation_reg/data_r_reg_22_/CLK (DFFX1)          0.0000     0.2708 r
  library hold time                                                         0.0161     0.2868
  data required time                                                                   0.2868
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2868
  data arrival time                                                                   -0.4806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1938


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2328     0.2328
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0797   0.0000   0.2328 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0372   0.1761     0.4088 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   4.1068     0.0000     0.4088 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4088 r
  core/be/be_calculator/wb_pkt_o[53] (net)              4.1068              0.0000     0.4088 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4088 r
  core/be/wb_pkt[53] (net)                              4.1068              0.0000     0.4088 r
  core/be/icc_place85/INP (NBUFFX8)                               0.0372    0.0000 &   0.4089 r
  core/be/icc_place85/Z (NBUFFX8)                                 0.0461    0.0773 @   0.4862 r
  core/be/n146 (net)                            5      32.2291              0.0000     0.4862 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.4862 r
  core/be/be_checker/wb_pkt_i[53] (net)                32.2291              0.0000     0.4862 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.4862 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      32.2291              0.0000     0.4862 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.4862 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  32.2291     0.0000     0.4862 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4862 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  32.2291   0.0000     0.4862 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0334  -0.0017 @   0.4845 r d 
  data arrival time                                                                    0.4845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1938


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2313     0.2313
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0797   0.0000   0.2313 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0366   0.1757     0.4070 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.9124     0.0000     0.4070 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4070 r
  core/be/be_calculator/wb_pkt_o[45] (net)              3.9124              0.0000     0.4070 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4070 r
  core/be/wb_pkt[45] (net)                              3.9124              0.0000     0.4070 r
  core/be/icc_place51/INP (NBUFFX8)                               0.0366    0.0000 &   0.4070 r
  core/be/icc_place51/Z (NBUFFX8)                                 0.0454    0.0773 @   0.4843 r
  core/be/n112 (net)                            5      31.8535              0.0000     0.4843 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.4843 r
  core/be/be_checker/wb_pkt_i[45] (net)                31.8535              0.0000     0.4843 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.4843 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      31.8535              0.0000     0.4843 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.4843 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  31.8535     0.0000     0.4843 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4843 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  31.8535   0.0000     0.4843 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0328   0.0003 @   0.4846 r d 
  data arrival time                                                                    0.4846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1939


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2322     0.2322
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0797   0.0000   0.2322 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0373   0.1761     0.4084 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.1421     0.0000     0.4084 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4084 r
  core/be/be_calculator/wb_pkt_o[62] (net)              4.1421              0.0000     0.4084 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4084 r
  core/be/wb_pkt[62] (net)                              4.1421              0.0000     0.4084 r
  core/be/icc_place84/INP (NBUFFX8)                               0.0373    0.0000 &   0.4084 r
  core/be/icc_place84/Z (NBUFFX8)                                 0.0472    0.0779 @   0.4863 r
  core/be/n145 (net)                            5      34.7388              0.0000     0.4863 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.4863 r
  core/be/be_checker/wb_pkt_i[62] (net)                34.7388              0.0000     0.4863 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.4863 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      34.7388              0.0000     0.4863 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.4863 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  34.7388     0.0000     0.4863 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4863 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  34.7388   0.0000     0.4863 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0342   0.0000 @   0.4863 r d 
  data arrival time                                                                    0.4863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1939


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_215_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2298     0.2298
  core/be/be_calculator/comp_stage_reg/data_r_reg_215_/CLK (DFFX1)   0.0797   0.0000   0.2298 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_215_/Q (DFFX1)   0.0371   0.1760     0.4058 r
  core/be/be_calculator/comp_stage_reg/data_o[215] (net)     1   4.0686     0.0000     0.4058 r
  core/be/be_calculator/comp_stage_reg/data_o[215] (bsg_dff_width_p320_0)   0.0000     0.4058 r
  core/be/be_calculator/wb_pkt_o[23] (net)              4.0686              0.0000     0.4058 r
  core/be/be_calculator/wb_pkt_o[23] (bp_be_calculator_top_02_0)            0.0000     0.4058 r
  core/be/wb_pkt[23] (net)                              4.0686              0.0000     0.4058 r
  core/be/icc_place78/INP (NBUFFX8)                               0.0371    0.0000 &   0.4058 r
  core/be/icc_place78/Z (NBUFFX8)                                 0.0488    0.0784 @   0.4842 r
  core/be/n139 (net)                            5      37.4493              0.0000     0.4842 r
  core/be/be_checker/wb_pkt_i[23] (bp_be_checker_top_02_0)                  0.0000     0.4842 r
  core/be/be_checker/wb_pkt_i[23] (net)                37.4493              0.0000     0.4842 r
  core/be/be_checker/scheduler/wb_pkt_i[23] (bp_be_scheduler_02_0)          0.0000     0.4842 r
  core/be/be_checker/scheduler/wb_pkt_i[23] (net)      37.4493              0.0000     0.4842 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[23] (bp_be_regfile_02_0)   0.0000   0.4842 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[23] (net)  37.4493     0.0000     0.4842 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[23] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4842 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[23] (net)  37.4493   0.0000     0.4842 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[23] (saed90_64x32_2P)   0.0354   0.0021 @   0.4863 r d 
  data arrival time                                                                    0.4863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1939


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2338     0.2338
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0797   0.0000   0.2338 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0380   0.1767     0.4105 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   4.4181     0.0000     0.4105 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4105 r
  core/be/be_calculator/wb_pkt_o[44] (net)              4.4181              0.0000     0.4105 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.4105 r
  core/be/wb_pkt[44] (net)                              4.4181              0.0000     0.4105 r
  core/be/icc_place44/INP (NBUFFX8)                               0.0380    0.0000 &   0.4105 r
  core/be/icc_place44/Z (NBUFFX8)                                 0.0471    0.0780 @   0.4886 r
  core/be/n105 (net)                            5      34.2816              0.0000     0.4886 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.4886 r
  core/be/be_checker/wb_pkt_i[44] (net)                34.2816              0.0000     0.4886 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.4886 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      34.2816              0.0000     0.4886 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.4886 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  34.2816     0.0000     0.4886 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4886 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  34.2816   0.0000     0.4886 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[44] (saed90_64x32_2P)   0.0341  -0.0038 @   0.4848 r d 
  data arrival time                                                                    0.4848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1941


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2321     0.2321
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0797   0.0000   0.2321 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0377   0.1764     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   4.3023     0.0000     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[59] (net)              4.3023              0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4085 r
  core/be/wb_pkt[59] (net)                              4.3023              0.0000     0.4085 r
  core/be/icc_place33/INP (NBUFFX8)                               0.0377    0.0000 &   0.4085 r
  core/be/icc_place33/Z (NBUFFX8)                                 0.0465    0.0780 @   0.4866 r
  core/be/n94 (net)                             5      34.1400              0.0000     0.4866 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.4866 r
  core/be/be_checker/wb_pkt_i[59] (net)                34.1400              0.0000     0.4866 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.4866 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      34.1400              0.0000     0.4866 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.4866 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  34.1400     0.0000     0.4866 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4866 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  34.1400   0.0000     0.4866 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0336   0.0000 @   0.4865 r d 
  data arrival time                                                                    0.4865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1941


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_224_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2622     0.2622
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)   0.1929   0.0000   0.2622 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/Q (DFFX1)   0.0469   0.2155     0.4778 f
  core/be/be_calculator/calc_stage_reg/data_o[141] (net)     3   9.8859     0.0000     0.4778 f
  core/be/be_calculator/calc_stage_reg/data_o[141] (bsg_dff_width_p415_0)   0.0000     0.4778 f
  core/be/be_calculator/commit_pkt_o[46] (net)          9.8859              0.0000     0.4778 f
  core/be/be_calculator/calc_stage_reg/data_i[224] (bsg_dff_width_p415_0)   0.0000     0.4778 f
  core/be/be_calculator/calc_stage_reg/data_i[224] (net)   9.8859           0.0000     0.4778 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/D (DFFX1)   0.0469  -0.0015 &   0.4763 f
  data arrival time                                                                    0.4763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2683     0.2683
  clock reconvergence pessimism                                            -0.0018     0.2665
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/CLK (DFFX1)          0.0000     0.2665 r
  library hold time                                                         0.0151     0.2817
  data required time                                                                   0.2817
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2817
  data arrival time                                                                   -0.4763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1946


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_213_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2463     0.2463
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)   0.1581   0.0000   0.2463 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/Q (DFFX1)   0.0458   0.2118     0.4581 f
  core/be/be_calculator/calc_stage_reg/data_o[130] (net)     3   9.3689     0.0000     0.4581 f
  core/be/be_calculator/calc_stage_reg/data_o[130] (bsg_dff_width_p415_0)   0.0000     0.4581 f
  core/be/be_calculator/commit_pkt_o[35] (net)          9.3689              0.0000     0.4581 f
  core/be/be_calculator/calc_stage_reg/data_i[213] (bsg_dff_width_p415_0)   0.0000     0.4581 f
  core/be/be_calculator/calc_stage_reg/data_i[213] (net)   9.3689           0.0000     0.4581 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/D (DFFX1)   0.0458  -0.0015 &   0.4566 f
  data arrival time                                                                    0.4566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2508     0.2508
  clock reconvergence pessimism                                            -0.0018     0.2491
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/CLK (DFFX1)          0.0000     0.2491 r
  library hold time                                                         0.0127     0.2618
  data required time                                                                   0.2618
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2618
  data arrival time                                                                   -0.4566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2355     0.2355
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0797   0.0000   0.2355 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0348   0.1745     0.4100 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.2513     0.0000     0.4100 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4100 r
  core/be/be_calculator/wb_pkt_o[49] (net)              3.2513              0.0000     0.4100 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4100 r
  core/be/wb_pkt[49] (net)                              3.2513              0.0000     0.4100 r
  core/be/icc_place52/INP (NBUFFX8)                               0.0348    0.0000 &   0.4100 r
  core/be/icc_place52/Z (NBUFFX8)                                 0.0495    0.0784 @   0.4884 r
  core/be/n113 (net)                            5      38.9452              0.0000     0.4884 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.4884 r
  core/be/be_checker/wb_pkt_i[49] (net)                38.9452              0.0000     0.4884 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.4884 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      38.9452              0.0000     0.4884 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.4884 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  38.9452     0.0000     0.4884 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4884 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  38.9452   0.0000     0.4884 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0495  -0.0028 @   0.4856 r d 
  data arrival time                                                                    0.4856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1949


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2341     0.2341
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0797   0.0000   0.2341 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0365   0.1756     0.4098 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.8637     0.0000     0.4098 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4098 r
  core/be/be_calculator/wb_pkt_o[48] (net)              3.8637              0.0000     0.4098 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4098 r
  core/be/wb_pkt[48] (net)                              3.8637              0.0000     0.4098 r
  core/be/icc_place48/INP (NBUFFX8)                               0.0365    0.0000 &   0.4098 r
  core/be/icc_place48/Z (NBUFFX8)                                 0.0476    0.0775 @   0.4873 r
  core/be/n109 (net)                            5      34.3420              0.0000     0.4873 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.4873 r
  core/be/be_checker/wb_pkt_i[48] (net)                34.3420              0.0000     0.4873 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.4873 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      34.3420              0.0000     0.4873 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.4873 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  34.3420     0.0000     0.4873 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4873 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  34.3420   0.0000     0.4873 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0345   0.0000 @   0.4873 r d 
  data arrival time                                                                    0.4873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1949


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2741     0.2741
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/CLK (DFFX1)   0.1702   0.0000   0.2741 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/Q (DFFX1)   0.0444   0.2119   0.4860 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (net)     2   8.7674   0.0000   0.4860 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4860 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (net)   8.7674            0.0000     0.4860 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (bp_be_scheduler_02_0)    0.0000     0.4860 f
  core/be/be_checker/dispatch_pkt_o[15] (net)           8.7674              0.0000     0.4860 f
  core/be/be_checker/dispatch_pkt_o[15] (bp_be_checker_top_02_0)            0.0000     0.4860 f
  core/be/dispatch_pkt[15] (net)                        8.7674              0.0000     0.4860 f
  core/be/be_calculator/dispatch_pkt_i[15] (bp_be_calculator_top_02_0)      0.0000     0.4860 f
  core/be/be_calculator/dispatch_pkt_i[15] (net)        8.7674              0.0000     0.4860 f
  core/be/be_calculator/reservation_reg/data_i[15] (bsg_dff_width_p295_0)   0.0000     0.4860 f
  core/be/be_calculator/reservation_reg/data_i[15] (net)   8.7674           0.0000     0.4860 f
  core/be/be_calculator/reservation_reg/data_r_reg_15_/D (DFFX1)   0.0444   0.0001 &   0.4861 f
  data arrival time                                                                    0.4861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2807     0.2807
  clock reconvergence pessimism                                            -0.0035     0.2772
  core/be/be_calculator/reservation_reg/data_r_reg_15_/CLK (DFFX1)          0.0000     0.2772 r
  library hold time                                                         0.0140     0.2912
  data required time                                                                   0.2912
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2912
  data arrival time                                                                   -0.4861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1950


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2744     0.2744
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/CLK (DFFX1)   0.1702   0.0000   0.2744 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/Q (DFFX1)   0.0447   0.2121   0.4864 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (net)     2   8.8725   0.0000   0.4864 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4864 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (net)   8.8725            0.0000     0.4864 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (bp_be_scheduler_02_0)    0.0000     0.4864 f
  core/be/be_checker/dispatch_pkt_o[13] (net)           8.8725              0.0000     0.4864 f
  core/be/be_checker/dispatch_pkt_o[13] (bp_be_checker_top_02_0)            0.0000     0.4864 f
  core/be/dispatch_pkt[13] (net)                        8.8725              0.0000     0.4864 f
  core/be/be_calculator/dispatch_pkt_i[13] (bp_be_calculator_top_02_0)      0.0000     0.4864 f
  core/be/be_calculator/dispatch_pkt_i[13] (net)        8.8725              0.0000     0.4864 f
  core/be/be_calculator/reservation_reg/data_i[13] (bsg_dff_width_p295_0)   0.0000     0.4864 f
  core/be/be_calculator/reservation_reg/data_i[13] (net)   8.8725           0.0000     0.4864 f
  core/be/be_calculator/reservation_reg/data_r_reg_13_/D (DFFX1)   0.0447  -0.0008 &   0.4856 f
  data arrival time                                                                    0.4856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2803     0.2803
  clock reconvergence pessimism                                            -0.0035     0.2767
  core/be/be_calculator/reservation_reg/data_r_reg_13_/CLK (DFFX1)          0.0000     0.2767 r
  library hold time                                                         0.0139     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1950


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2336     0.2336
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0797   0.0000   0.2336 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0364   0.1756     0.4091 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.8288     0.0000     0.4091 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4091 r
  core/be/be_calculator/wb_pkt_o[63] (net)              3.8288              0.0000     0.4091 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4091 r
  core/be/wb_pkt[63] (net)                              3.8288              0.0000     0.4091 r
  core/be/icc_place72/INP (NBUFFX8)                               0.0364    0.0000 &   0.4092 r
  core/be/icc_place72/Z (NBUFFX8)                                 0.0484    0.0777 @   0.4869 r
  core/be/n133 (net)                            5      35.6239              0.0000     0.4869 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.4869 r
  core/be/be_checker/wb_pkt_i[63] (net)                35.6239              0.0000     0.4869 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.4869 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      35.6239              0.0000     0.4869 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.4869 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  35.6239     0.0000     0.4869 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4869 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  35.6239   0.0000     0.4869 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0352  -0.0012 @   0.4857 r d 
  data arrival time                                                                    0.4857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1950


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_215_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2298     0.2298
  core/be/be_calculator/comp_stage_reg/data_r_reg_215_/CLK (DFFX1)   0.0797   0.0000   0.2298 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_215_/Q (DFFX1)   0.0371   0.1760     0.4058 r
  core/be/be_calculator/comp_stage_reg/data_o[215] (net)     1   4.0686     0.0000     0.4058 r
  core/be/be_calculator/comp_stage_reg/data_o[215] (bsg_dff_width_p320_0)   0.0000     0.4058 r
  core/be/be_calculator/wb_pkt_o[23] (net)              4.0686              0.0000     0.4058 r
  core/be/be_calculator/wb_pkt_o[23] (bp_be_calculator_top_02_0)            0.0000     0.4058 r
  core/be/wb_pkt[23] (net)                              4.0686              0.0000     0.4058 r
  core/be/icc_place78/INP (NBUFFX8)                               0.0371    0.0000 &   0.4058 r
  core/be/icc_place78/Z (NBUFFX8)                                 0.0488    0.0784 @   0.4842 r
  core/be/n139 (net)                            5      37.4493              0.0000     0.4842 r
  core/be/be_checker/wb_pkt_i[23] (bp_be_checker_top_02_0)                  0.0000     0.4842 r
  core/be/be_checker/wb_pkt_i[23] (net)                37.4493              0.0000     0.4842 r
  core/be/be_checker/scheduler/wb_pkt_i[23] (bp_be_scheduler_02_0)          0.0000     0.4842 r
  core/be/be_checker/scheduler/wb_pkt_i[23] (net)      37.4493              0.0000     0.4842 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[23] (bp_be_regfile_02_0)   0.0000   0.4842 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[23] (net)  37.4493     0.0000     0.4842 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[23] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4842 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[23] (net)  37.4493   0.0000     0.4842 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[23] (saed90_64x32_2P)   0.0355   0.0016 @   0.4857 r d 
  data arrival time                                                                    0.4857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1950


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2749     0.2749
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/CLK (DFFX1)   0.1702   0.0000   0.2749 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/Q (DFFX1)   0.0482   0.2144   0.4893 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (net)     2  10.4243   0.0000   0.4893 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4893 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (net)  10.4243            0.0000     0.4893 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (bp_be_scheduler_02_0)    0.0000     0.4893 f
  core/be/be_checker/dispatch_pkt_o[17] (net)          10.4243              0.0000     0.4893 f
  core/be/be_checker/dispatch_pkt_o[17] (bp_be_checker_top_02_0)            0.0000     0.4893 f
  core/be/dispatch_pkt[17] (net)                       10.4243              0.0000     0.4893 f
  core/be/be_calculator/dispatch_pkt_i[17] (bp_be_calculator_top_02_0)      0.0000     0.4893 f
  core/be/be_calculator/dispatch_pkt_i[17] (net)       10.4243              0.0000     0.4893 f
  core/be/be_calculator/reservation_reg/data_i[17] (bsg_dff_width_p295_0)   0.0000     0.4893 f
  core/be/be_calculator/reservation_reg/data_i[17] (net)  10.4243           0.0000     0.4893 f
  core/be/be_calculator/reservation_reg/data_r_reg_17_/D (DFFX1)   0.0482  -0.0038 &   0.4856 f
  data arrival time                                                                    0.4856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2807     0.2807
  clock reconvergence pessimism                                            -0.0035     0.2771
  core/be/be_calculator/reservation_reg/data_r_reg_17_/CLK (DFFX1)          0.0000     0.2771 r
  library hold time                                                         0.0131     0.2903
  data required time                                                                   0.2903
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2903
  data arrival time                                                                   -0.4856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1953


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2321     0.2321
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0797   0.0000   0.2321 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0377   0.1764     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   4.3023     0.0000     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[59] (net)              4.3023              0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4085 r
  core/be/wb_pkt[59] (net)                              4.3023              0.0000     0.4085 r
  core/be/icc_place33/INP (NBUFFX8)                               0.0377    0.0000 &   0.4085 r
  core/be/icc_place33/Z (NBUFFX8)                                 0.0465    0.0780 @   0.4866 r
  core/be/n94 (net)                             5      34.1400              0.0000     0.4866 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.4866 r
  core/be/be_checker/wb_pkt_i[59] (net)                34.1400              0.0000     0.4866 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.4866 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      34.1400              0.0000     0.4866 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.4866 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  34.1400     0.0000     0.4866 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4866 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  34.1400   0.0000     0.4866 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0336  -0.0005 @   0.4860 r d 
  data arrival time                                                                    0.4860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1953


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2333     0.2333
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0797   0.0000   0.2333 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0362   0.1754     0.4087 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   3.7497     0.0000     0.4087 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4087 r
  core/be/be_calculator/wb_pkt_o[55] (net)              3.7497              0.0000     0.4087 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4087 r
  core/be/wb_pkt[55] (net)                              3.7497              0.0000     0.4087 r
  core/be/icc_place80/INP (NBUFFX8)                               0.0362    0.0000 &   0.4087 r
  core/be/icc_place80/Z (NBUFFX8)                                 0.0472    0.0775 @   0.4863 r
  core/be/n141 (net)                            5      34.2852              0.0000     0.4863 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.4863 r
  core/be/be_checker/wb_pkt_i[55] (net)                34.2852              0.0000     0.4863 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.4863 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      34.2852              0.0000     0.4863 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.4863 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  34.2852     0.0000     0.4863 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4863 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  34.2852   0.0000     0.4863 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0342   0.0015 @   0.4878 r d 
  data arrival time                                                                    0.4878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1954


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2748     0.2748
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/CLK (DFFX1)   0.1702   0.0000   0.2748 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/Q (DFFX1)   0.0438   0.2115   0.4863 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (net)     3   8.4890   0.0000   0.4863 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4863 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (net)   8.4890           0.0000     0.4863 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (bp_be_scheduler_02_0)   0.0000     0.4863 f
  core/be/be_checker/dispatch_pkt_o[233] (net)          8.4890              0.0000     0.4863 f
  core/be/be_checker/dispatch_pkt_o[233] (bp_be_checker_top_02_0)           0.0000     0.4863 f
  core/be/dispatch_pkt[229] (net)                       8.4890              0.0000     0.4863 f
  core/be/be_calculator/dispatch_pkt_i[233] (bp_be_calculator_top_02_0)     0.0000     0.4863 f
  core/be/be_calculator/dispatch_pkt_i[233] (net)       8.4890              0.0000     0.4863 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (bsg_dff_width_p415_0)    0.0000     0.4863 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (net)   8.4890            0.0000     0.4863 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/D (DFFX1)   0.0438    0.0001 &   0.4863 f
  data arrival time                                                                    0.4863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2803     0.2803
  clock reconvergence pessimism                                            -0.0035     0.2768
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/CLK (DFFX1)           0.0000     0.2768 r
  library hold time                                                         0.0141     0.2909
  data required time                                                                   0.2909
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2909
  data arrival time                                                                   -0.4863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1954


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2748     0.2748
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/CLK (DFFX1)   0.1702   0.0000   0.2748 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/Q (DFFX1)   0.0439   0.2115   0.4863 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (net)     3   8.5116   0.0000   0.4863 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4863 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (net)   8.5116           0.0000     0.4863 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (bp_be_scheduler_02_0)   0.0000     0.4863 f
  core/be/be_checker/dispatch_pkt_o[230] (net)          8.5116              0.0000     0.4863 f
  core/be/be_checker/dispatch_pkt_o[230] (bp_be_checker_top_02_0)           0.0000     0.4863 f
  core/be/dispatch_pkt[226] (net)                       8.5116              0.0000     0.4863 f
  core/be/be_calculator/dispatch_pkt_i[230] (bp_be_calculator_top_02_0)     0.0000     0.4863 f
  core/be/be_calculator/dispatch_pkt_i[230] (net)       8.5116              0.0000     0.4863 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (bsg_dff_width_p415_0)    0.0000     0.4863 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (net)   8.5116            0.0000     0.4863 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/D (DFFX1)   0.0439    0.0000 &   0.4863 f
  data arrival time                                                                    0.4863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2803     0.2803
  clock reconvergence pessimism                                            -0.0035     0.2768
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)           0.0000     0.2768 r
  library hold time                                                         0.0141     0.2909
  data required time                                                                   0.2909
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2909
  data arrival time                                                                   -0.4863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1954


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_218_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2632     0.2632
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)   0.1935   0.0000   0.2632 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/Q (DFFX1)   0.0453   0.2144     0.4776 f
  core/be/be_calculator/calc_stage_reg/data_o[135] (net)     3   9.1622     0.0000     0.4776 f
  core/be/be_calculator/calc_stage_reg/data_o[135] (bsg_dff_width_p415_0)   0.0000     0.4776 f
  core/be/be_calculator/commit_pkt_o[40] (net)          9.1622              0.0000     0.4776 f
  core/be/be_calculator/calc_stage_reg/data_i[218] (bsg_dff_width_p415_0)   0.0000     0.4776 f
  core/be/be_calculator/calc_stage_reg/data_i[218] (net)   9.1622           0.0000     0.4776 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/D (DFFX1)   0.0453   0.0001 &   0.4777 f
  data arrival time                                                                    0.4777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2685     0.2685
  clock reconvergence pessimism                                            -0.0018     0.2667
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/CLK (DFFX1)          0.0000     0.2667 r
  library hold time                                                         0.0155     0.2822
  data required time                                                                   0.2822
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2822
  data arrival time                                                                   -0.4777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2468     0.2468
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/CLK (DFFX1)   0.1178   0.0000   0.2468 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/Q (DFFX1)   0.0512   0.2113   0.4582 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (net)     2  11.7186   0.0000   0.4582 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4582 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (net)  11.7186            0.0000     0.4582 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (bp_be_scheduler_02_0)    0.0000     0.4582 f
  core/be/be_checker/dispatch_pkt_o[41] (net)          11.7186              0.0000     0.4582 f
  core/be/be_checker/dispatch_pkt_o[41] (bp_be_checker_top_02_0)            0.0000     0.4582 f
  core/be/dispatch_pkt[41] (net)                       11.7186              0.0000     0.4582 f
  core/be/be_calculator/dispatch_pkt_i[41] (bp_be_calculator_top_02_0)      0.0000     0.4582 f
  core/be/be_calculator/dispatch_pkt_i[41] (net)       11.7186              0.0000     0.4582 f
  core/be/be_calculator/reservation_reg/data_i[41] (bsg_dff_width_p295_0)   0.0000     0.4582 f
  core/be/be_calculator/reservation_reg/data_i[41] (net)  11.7186           0.0000     0.4582 f
  core/be/be_calculator/reservation_reg/data_r_reg_41_/D (DFFX1)   0.0512  -0.0048 &   0.4533 f
  data arrival time                                                                    0.4533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2520     0.2520
  clock reconvergence pessimism                                            -0.0022     0.2498
  core/be/be_calculator/reservation_reg/data_r_reg_41_/CLK (DFFX1)          0.0000     0.2498 r
  library hold time                                                         0.0081     0.2579
  data required time                                                                   0.2579
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2579
  data arrival time                                                                   -0.4533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2323     0.2323
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0797   0.0000   0.2323 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0369   0.1759     0.4082 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   4.0076     0.0000     0.4082 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4082 r
  core/be/be_calculator/wb_pkt_o[54] (net)              4.0076              0.0000     0.4082 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.4082 r
  core/be/wb_pkt[54] (net)                              4.0076              0.0000     0.4082 r
  core/be/icc_place71/INP (NBUFFX8)                               0.0369    0.0000 &   0.4082 r
  core/be/icc_place71/Z (NBUFFX8)                                 0.0484    0.0782 @   0.4864 r
  core/be/n132 (net)                            5      36.7664              0.0000     0.4864 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.4864 r
  core/be/be_checker/wb_pkt_i[54] (net)                36.7664              0.0000     0.4864 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.4864 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      36.7664              0.0000     0.4864 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.4864 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  36.7664     0.0000     0.4864 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4864 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  36.7664   0.0000     0.4864 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0351   0.0014 @   0.4879 r d 
  data arrival time                                                                    0.4879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2322     0.2322
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0797   0.0000   0.2322 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0373   0.1761     0.4084 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.1421     0.0000     0.4084 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4084 r
  core/be/be_calculator/wb_pkt_o[62] (net)              4.1421              0.0000     0.4084 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4084 r
  core/be/wb_pkt[62] (net)                              4.1421              0.0000     0.4084 r
  core/be/icc_place84/INP (NBUFFX8)                               0.0373    0.0000 &   0.4084 r
  core/be/icc_place84/Z (NBUFFX8)                                 0.0472    0.0779 @   0.4863 r
  core/be/n145 (net)                            5      34.7388              0.0000     0.4863 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.4863 r
  core/be/be_checker/wb_pkt_i[62] (net)                34.7388              0.0000     0.4863 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.4863 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      34.7388              0.0000     0.4863 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.4863 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  34.7388     0.0000     0.4863 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4863 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  34.7388   0.0000     0.4863 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0342   0.0000 @   0.4863 r d 
  data arrival time                                                                    0.4863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1956


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2753     0.2753
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)   0.1703   0.0000   0.2753 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/Q (DFFX1)   0.0444   0.2118     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (net)     2   8.7287     0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (bsg_dff_width_p415_0)   0.0000     0.4871 f
  core/be/be_calculator/calc_stage_r_2__irf_w_v_ (net)   8.7287             0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (bsg_dff_width_p415_0)   0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (net)   8.7287           0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/D (DFFX1)   0.0444   0.0002 &   0.4873 f
  data arrival time                                                                    0.4873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2811     0.2811
  clock reconvergence pessimism                                            -0.0035     0.2776
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)          0.0000     0.2776 r
  library hold time                                                         0.0140     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1957


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_210_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2458     0.2458
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)   0.1575   0.0000   0.2458 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/Q (DFFX1)   0.0513   0.2155     0.4613 f
  core/be/be_calculator/calc_stage_reg/data_o[127] (net)     3  11.7821     0.0000     0.4613 f
  core/be/be_calculator/calc_stage_reg/data_o[127] (bsg_dff_width_p415_0)   0.0000     0.4613 f
  core/be/be_calculator/commit_pkt_o[32] (net)         11.7821              0.0000     0.4613 f
  core/be/be_calculator/calc_stage_reg/data_i[210] (bsg_dff_width_p415_0)   0.0000     0.4613 f
  core/be/be_calculator/calc_stage_reg/data_i[210] (net)  11.7821           0.0000     0.4613 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/D (DFFX1)   0.0513  -0.0054 &   0.4559 f
  data arrival time                                                                    0.4559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2505     0.2505
  clock reconvergence pessimism                                            -0.0018     0.2488
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/CLK (DFFX1)          0.0000     0.2488 r
  library hold time                                                         0.0114     0.2602
  data required time                                                                   0.2602
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2602
  data arrival time                                                                   -0.4559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1957


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2493     0.2493
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1178   0.0000   0.2493 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0454   0.2074   0.4567 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   9.1397   0.0000   0.4567 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.4567 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   9.1397      0.0000     0.4567 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.4567 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   9.1397   0.0000   0.4567 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0454   0.0003 &   0.4570 f
  data arrival time                                                                    0.4570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2540     0.2540
  clock reconvergence pessimism                                            -0.0022     0.2518
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.2518 r
  library hold time                                                         0.0094     0.2612
  data required time                                                                   0.2612
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2612
  data arrival time                                                                   -0.4570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1958


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2748     0.2748
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/CLK (DFFX1)   0.1702   0.0000   0.2748 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/Q (DFFX1)   0.0444   0.2119   0.4867 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (net)     3   8.7563   0.0000   0.4867 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4867 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (net)   8.7563           0.0000     0.4867 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (bp_be_scheduler_02_0)   0.0000     0.4867 f
  core/be/be_checker/dispatch_pkt_o[229] (net)          8.7563              0.0000     0.4867 f
  core/be/be_checker/dispatch_pkt_o[229] (bp_be_checker_top_02_0)           0.0000     0.4867 f
  core/be/dispatch_pkt[225] (net)                       8.7563              0.0000     0.4867 f
  core/be/be_calculator/dispatch_pkt_i[229] (bp_be_calculator_top_02_0)     0.0000     0.4867 f
  core/be/be_calculator/dispatch_pkt_i[229] (net)       8.7563              0.0000     0.4867 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (bsg_dff_width_p415_0)    0.0000     0.4867 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (net)   8.7563            0.0000     0.4867 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/D (DFFX1)   0.0444    0.0000 &   0.4868 f
  data arrival time                                                                    0.4868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2803     0.2803
  clock reconvergence pessimism                                            -0.0035     0.2768
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/CLK (DFFX1)           0.0000     0.2768 r
  library hold time                                                         0.0140     0.2908
  data required time                                                                   0.2908
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2908
  data arrival time                                                                   -0.4868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1960


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2240     0.2240
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/CLK (DFFX1)   0.0676   0.0000   0.2240 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/Q (DFFX1)   0.0681   0.1925     0.4165 r
  core/be/be_calculator/comp_stage_reg/data_o[220] (net)     3  15.6966     0.0000     0.4165 r
  core/be/be_calculator/comp_stage_reg/data_o[220] (bsg_dff_width_p320_0)   0.0000     0.4165 r
  core/be/be_calculator/wb_pkt_o[28] (net)             15.6966              0.0000     0.4165 r
  core/be/be_calculator/wb_pkt_o[28] (bp_be_calculator_top_02_0)            0.0000     0.4165 r
  core/be/wb_pkt[28] (net)                             15.6966              0.0000     0.4165 r
  core/be/icc_place133/INP (NBUFFX8)                              0.0681   -0.0079 &   0.4086 r
  core/be/icc_place133/Z (NBUFFX8)                                0.0433    0.0832 @   0.4918 r
  core/be/n228 (net)                            3      23.9733              0.0000     0.4918 r
  core/be/be_checker/wb_pkt_i[28] (bp_be_checker_top_02_0)                  0.0000     0.4918 r
  core/be/be_checker/wb_pkt_i[28] (net)                23.9733              0.0000     0.4918 r
  core/be/be_checker/scheduler/wb_pkt_i[28] (bp_be_scheduler_02_0)          0.0000     0.4918 r
  core/be/be_checker/scheduler/wb_pkt_i[28] (net)      23.9733              0.0000     0.4918 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[28] (bp_be_regfile_02_0)   0.0000   0.4918 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[28] (net)  23.9733     0.0000     0.4918 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[28] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4918 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[28] (net)  23.9733   0.0000     0.4918 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[28] (saed90_64x32_2P)   0.0313  -0.0034 @   0.4884 r d 
  data arrival time                                                                    0.4884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1960


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2664     0.2664
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/CLK (DFFX1)   0.1951   0.0000   0.2664 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/Q (DFFX1)   0.0472   0.2159   0.4823 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (net)     2  10.0127   0.0000   0.4823 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4823 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (net)  10.0127             0.0000     0.4823 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (bp_be_scheduler_02_0)     0.0000     0.4823 f
  core/be/be_checker/dispatch_pkt_o[4] (net)           10.0127              0.0000     0.4823 f
  core/be/be_checker/dispatch_pkt_o[4] (bp_be_checker_top_02_0)             0.0000     0.4823 f
  core/be/dispatch_pkt[4] (net)                        10.0127              0.0000     0.4823 f
  core/be/be_calculator/dispatch_pkt_i[4] (bp_be_calculator_top_02_0)       0.0000     0.4823 f
  core/be/be_calculator/dispatch_pkt_i[4] (net)        10.0127              0.0000     0.4823 f
  core/be/be_calculator/reservation_reg/data_i[4] (bsg_dff_width_p295_0)    0.0000     0.4823 f
  core/be/be_calculator/reservation_reg/data_i[4] (net)  10.0127            0.0000     0.4823 f
  core/be/be_calculator/reservation_reg/data_r_reg_4_/D (DFFX1)   0.0472   -0.0011 &   0.4812 f
  data arrival time                                                                    0.4812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2716     0.2716
  clock reconvergence pessimism                                            -0.0018     0.2698
  core/be/be_calculator/reservation_reg/data_r_reg_4_/CLK (DFFX1)           0.0000     0.2698 r
  library hold time                                                         0.0152     0.2850
  data required time                                                                   0.2850
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2850
  data arrival time                                                                   -0.4812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1962


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2340     0.2340
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0797   0.0000   0.2340 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0376   0.1764     0.4104 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     1   4.2571     0.0000     0.4104 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.4104 r
  core/be/be_calculator/wb_pkt_o[39] (net)              4.2571              0.0000     0.4104 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.4104 r
  core/be/wb_pkt[39] (net)                              4.2571              0.0000     0.4104 r
  core/be/icc_place49/INP (NBUFFX8)                               0.0376    0.0000 &   0.4104 r
  core/be/icc_place49/Z (NBUFFX8)                                 0.0476    0.0776 @   0.4881 r
  core/be/n110 (net)                            5      33.8282              0.0000     0.4881 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.4881 r
  core/be/be_checker/wb_pkt_i[39] (net)                33.8282              0.0000     0.4881 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.4881 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      33.8282              0.0000     0.4881 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.4881 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  33.8282     0.0000     0.4881 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4881 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  33.8282   0.0000     0.4881 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[39] (saed90_64x32_2P)   0.0345   0.0006 @   0.4887 r d 
  data arrival time                                                                    0.4887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1963


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0797   0.0000   0.2351 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0348   0.1745     0.4097 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   3.2527     0.0000     0.4097 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4097 r
  core/be/be_calculator/wb_pkt_o[51] (net)              3.2527              0.0000     0.4097 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4097 r
  core/be/wb_pkt[51] (net)                              3.2527              0.0000     0.4097 r
  core/be/icc_place63/INP (NBUFFX8)                               0.0348    0.0000 &   0.4097 r
  core/be/icc_place63/Z (NBUFFX8)                                 0.0487    0.0775 @   0.4871 r
  core/be/n124 (net)                            5      36.3052              0.0000     0.4871 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.4871 r
  core/be/be_checker/wb_pkt_i[51] (net)                36.3052              0.0000     0.4871 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.4871 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      36.3052              0.0000     0.4871 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.4871 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  36.3052     0.0000     0.4871 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4871 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  36.3052   0.0000     0.4871 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0354   0.0000 @   0.4871 r d 
  data arrival time                                                                    0.4871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2665     0.2665
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/CLK (DFFX1)   0.1958   0.0000   0.2665 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/Q (DFFX1)   0.0468   0.2157   0.4822 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (net)     2   9.8540   0.0000   0.4822 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4822 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (net)   9.8540             0.0000     0.4822 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (bp_be_scheduler_02_0)     0.0000     0.4822 f
  core/be/be_checker/dispatch_pkt_o[8] (net)            9.8540              0.0000     0.4822 f
  core/be/be_checker/dispatch_pkt_o[8] (bp_be_checker_top_02_0)             0.0000     0.4822 f
  core/be/dispatch_pkt[8] (net)                         9.8540              0.0000     0.4822 f
  core/be/be_calculator/dispatch_pkt_i[8] (bp_be_calculator_top_02_0)       0.0000     0.4822 f
  core/be/be_calculator/dispatch_pkt_i[8] (net)         9.8540              0.0000     0.4822 f
  core/be/be_calculator/reservation_reg/data_i[8] (bsg_dff_width_p295_0)    0.0000     0.4822 f
  core/be/be_calculator/reservation_reg/data_i[8] (net)   9.8540            0.0000     0.4822 f
  core/be/be_calculator/reservation_reg/data_r_reg_8_/D (DFFX1)   0.0468   -0.0005 &   0.4817 f
  data arrival time                                                                    0.4817

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2718     0.2718
  clock reconvergence pessimism                                            -0.0018     0.2700
  core/be/be_calculator/reservation_reg/data_r_reg_8_/CLK (DFFX1)           0.0000     0.2700 r
  library hold time                                                         0.0153     0.2853
  data required time                                                                   0.2853
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2853
  data arrival time                                                                   -0.4817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2459     0.2459
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)   0.1575   0.0000   0.2459 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/Q (DFFX1)   0.0482   0.2133     0.4592 f
  core/be/be_calculator/calc_stage_reg/data_o[129] (net)     3  10.4029     0.0000     0.4592 f
  core/be/be_calculator/calc_stage_reg/data_o[129] (bsg_dff_width_p415_0)   0.0000     0.4592 f
  core/be/be_calculator/commit_pkt_o[34] (net)         10.4029              0.0000     0.4592 f
  core/be/be_calculator/calc_stage_reg/data_i[212] (bsg_dff_width_p415_0)   0.0000     0.4592 f
  core/be/be_calculator/calc_stage_reg/data_i[212] (net)  10.4029           0.0000     0.4592 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/D (DFFX1)   0.0482  -0.0016 &   0.4577 f
  data arrival time                                                                    0.4577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2508     0.2508
  clock reconvergence pessimism                                            -0.0018     0.2490
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)          0.0000     0.2490 r
  library hold time                                                         0.0122     0.2612
  data required time                                                                   0.2612
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2612
  data arrival time                                                                   -0.4577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2336     0.2336
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0797   0.0000   0.2336 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0363   0.1755     0.4091 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.7988     0.0000     0.4091 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4091 r
  core/be/be_calculator/wb_pkt_o[56] (net)              3.7988              0.0000     0.4091 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4091 r
  core/be/wb_pkt[56] (net)                              3.7988              0.0000     0.4091 r
  core/be/icc_place68/INP (NBUFFX8)                               0.0363    0.0000 &   0.4091 r
  core/be/icc_place68/Z (NBUFFX8)                                 0.0485    0.0776 @   0.4868 r
  core/be/n129 (net)                            5      35.5105              0.0000     0.4868 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.4868 r
  core/be/be_checker/wb_pkt_i[56] (net)                35.5105              0.0000     0.4868 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.4868 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      35.5105              0.0000     0.4868 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.4868 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  35.5105     0.0000     0.4868 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4868 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  35.5105   0.0000     0.4868 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0352   0.0021 @   0.4889 r d 
  data arrival time                                                                    0.4889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1965


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2219     0.2219
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/CLK (DFFX1)   0.0676   0.0000   0.2219 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/Q (DFFX1)   0.0556   0.1856     0.4075 r
  core/be/be_calculator/comp_stage_reg/data_o[221] (net)     3  10.9438     0.0000     0.4075 r
  core/be/be_calculator/comp_stage_reg/data_o[221] (bsg_dff_width_p320_0)   0.0000     0.4075 r
  core/be/be_calculator/wb_pkt_o[29] (net)             10.9438              0.0000     0.4075 r
  core/be/be_calculator/wb_pkt_o[29] (bp_be_calculator_top_02_0)            0.0000     0.4075 r
  core/be/wb_pkt[29] (net)                             10.9438              0.0000     0.4075 r
  core/be/icc_place136/INP (NBUFFX8)                              0.0556    0.0001 &   0.4076 r
  core/be/icc_place136/Z (NBUFFX8)                                0.0479    0.0821 @   0.4897 r
  core/be/n231 (net)                            3      33.4095              0.0000     0.4897 r
  core/be/be_checker/wb_pkt_i[29] (bp_be_checker_top_02_0)                  0.0000     0.4897 r
  core/be/be_checker/wb_pkt_i[29] (net)                33.4095              0.0000     0.4897 r
  core/be/be_checker/scheduler/wb_pkt_i[29] (bp_be_scheduler_02_0)          0.0000     0.4897 r
  core/be/be_checker/scheduler/wb_pkt_i[29] (net)      33.4095              0.0000     0.4897 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (bp_be_regfile_02_0)   0.0000   0.4897 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (net)  33.4095     0.0000     0.4897 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4897 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (net)  33.4095   0.0000     0.4897 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[29] (saed90_64x32_2P)   0.0348  -0.0006 @   0.4891 r d 
  data arrival time                                                                    0.4891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2323     0.2323
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0797   0.0000   0.2323 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0369   0.1759     0.4082 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   4.0076     0.0000     0.4082 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4082 r
  core/be/be_calculator/wb_pkt_o[54] (net)              4.0076              0.0000     0.4082 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.4082 r
  core/be/wb_pkt[54] (net)                              4.0076              0.0000     0.4082 r
  core/be/icc_place71/INP (NBUFFX8)                               0.0369    0.0000 &   0.4082 r
  core/be/icc_place71/Z (NBUFFX8)                                 0.0484    0.0782 @   0.4864 r
  core/be/n132 (net)                            5      36.7664              0.0000     0.4864 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.4864 r
  core/be/be_checker/wb_pkt_i[54] (net)                36.7664              0.0000     0.4864 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.4864 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      36.7664              0.0000     0.4864 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.4864 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  36.7664     0.0000     0.4864 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4864 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  36.7664   0.0000     0.4864 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0352   0.0009 @   0.4874 r d 
  data arrival time                                                                    0.4874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_221_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2629     0.2629
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)   0.1929   0.0000   0.2629 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/Q (DFFX1)   0.0511   0.2184     0.4813 f
  core/be/be_calculator/calc_stage_reg/data_o[138] (net)     3  11.7384     0.0000     0.4813 f
  core/be/be_calculator/calc_stage_reg/data_o[138] (bsg_dff_width_p415_0)   0.0000     0.4813 f
  core/be/be_calculator/commit_pkt_o[43] (net)         11.7384              0.0000     0.4813 f
  core/be/be_calculator/calc_stage_reg/data_i[221] (bsg_dff_width_p415_0)   0.0000     0.4813 f
  core/be/be_calculator/calc_stage_reg/data_i[221] (net)  11.7384           0.0000     0.4813 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/D (DFFX1)   0.0511   0.0001 &   0.4814 f
  data arrival time                                                                    0.4814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2722     0.2722
  clock reconvergence pessimism                                            -0.0018     0.2704
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/CLK (DFFX1)          0.0000     0.2704 r
  library hold time                                                         0.0143     0.2847
  data required time                                                                   0.2847
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2847
  data arrival time                                                                   -0.4814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2665     0.2665
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/CLK (DFFX1)   0.1951   0.0000   0.2665 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/Q (DFFX1)   0.0476   0.2162   0.4827 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (net)     2  10.2117   0.0000   0.4827 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4827 f
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (net)  10.2117             0.0000     0.4827 f
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (bp_be_scheduler_02_0)     0.0000     0.4827 f
  core/be/be_checker/dispatch_pkt_o[1] (net)           10.2117              0.0000     0.4827 f
  core/be/be_checker/dispatch_pkt_o[1] (bp_be_checker_top_02_0)             0.0000     0.4827 f
  core/be/dispatch_pkt[1] (net)                        10.2117              0.0000     0.4827 f
  core/be/be_calculator/dispatch_pkt_i[1] (bp_be_calculator_top_02_0)       0.0000     0.4827 f
  core/be/be_calculator/dispatch_pkt_i[1] (net)        10.2117              0.0000     0.4827 f
  core/be/be_calculator/reservation_reg/data_i[1] (bsg_dff_width_p295_0)    0.0000     0.4827 f
  core/be/be_calculator/reservation_reg/data_i[1] (net)  10.2117            0.0000     0.4827 f
  core/be/be_calculator/reservation_reg/data_r_reg_1_/D (DFFX1)   0.0476   -0.0009 &   0.4818 f
  data arrival time                                                                    0.4818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2718     0.2718
  clock reconvergence pessimism                                            -0.0018     0.2700
  core/be/be_calculator/reservation_reg/data_r_reg_1_/CLK (DFFX1)           0.0000     0.2700 r
  library hold time                                                         0.0151     0.2851
  data required time                                                                   0.2851
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2851
  data arrival time                                                                   -0.4818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_263_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2534     0.2534
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)   0.1221   0.0000   0.2534 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/Q (DFFX1)   0.1153   0.2474 @   0.5008 f
  core/be/be_calculator/calc_stage_reg/data_o[180] (net)     3  38.0051     0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_o[180] (bsg_dff_width_p415_0)   0.0000     0.5008 f
  core/be/be_calculator/commit_pkt_o[2] (net)          38.0051              0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_i[263] (bsg_dff_width_p415_0)   0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_i[263] (net)  38.0051           0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_263_/D (DFFX1)   0.1153  -0.0308 @   0.4700 f
  data arrival time                                                                    0.4700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2726     0.2726
  clock reconvergence pessimism                                            -0.0018     0.2708
  core/be/be_calculator/calc_stage_reg/data_r_reg_263_/CLK (DFFX1)          0.0000     0.2708 r
  library hold time                                                         0.0024     0.2732
  data required time                                                                   0.2732
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2732
  data arrival time                                                                   -0.4700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2341     0.2341
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0797   0.0000   0.2341 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0365   0.1756     0.4098 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.8637     0.0000     0.4098 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4098 r
  core/be/be_calculator/wb_pkt_o[48] (net)              3.8637              0.0000     0.4098 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4098 r
  core/be/wb_pkt[48] (net)                              3.8637              0.0000     0.4098 r
  core/be/icc_place48/INP (NBUFFX8)                               0.0365    0.0000 &   0.4098 r
  core/be/icc_place48/Z (NBUFFX8)                                 0.0476    0.0775 @   0.4873 r
  core/be/n109 (net)                            5      34.3420              0.0000     0.4873 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.4873 r
  core/be/be_checker/wb_pkt_i[48] (net)                34.3420              0.0000     0.4873 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.4873 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      34.3420              0.0000     0.4873 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.4873 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  34.3420     0.0000     0.4873 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4873 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  34.3420   0.0000     0.4873 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0345   0.0002 @   0.4875 r d 
  data arrival time                                                                    0.4875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1968


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2333     0.2333
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0797   0.0000   0.2333 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0362   0.1754     0.4087 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   3.7497     0.0000     0.4087 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4087 r
  core/be/be_calculator/wb_pkt_o[55] (net)              3.7497              0.0000     0.4087 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4087 r
  core/be/wb_pkt[55] (net)                              3.7497              0.0000     0.4087 r
  core/be/icc_place80/INP (NBUFFX8)                               0.0362    0.0000 &   0.4087 r
  core/be/icc_place80/Z (NBUFFX8)                                 0.0472    0.0775 @   0.4863 r
  core/be/n141 (net)                            5      34.2852              0.0000     0.4863 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.4863 r
  core/be/be_checker/wb_pkt_i[55] (net)                34.2852              0.0000     0.4863 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.4863 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      34.2852              0.0000     0.4863 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.4863 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  34.2852     0.0000     0.4863 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4863 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  34.2852   0.0000     0.4863 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)   0.0342   0.0013 @   0.4876 r d 
  data arrival time                                                                    0.4876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1969


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2668     0.2668
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)   0.1950   0.0000   0.2668 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/Q (DFFX1)   0.0550   0.2212     0.4880 f
  core/be/be_calculator/calc_stage_reg/data_o[149] (net)     3  13.4629     0.0000     0.4880 f
  core/be/be_calculator/calc_stage_reg/data_o[149] (bsg_dff_width_p415_0)   0.0000     0.4880 f
  core/be/be_calculator/commit_pkt_o[54] (net)         13.4629              0.0000     0.4880 f
  core/be/be_calculator/calc_stage_reg/data_i[232] (bsg_dff_width_p415_0)   0.0000     0.4880 f
  core/be/be_calculator/calc_stage_reg/data_i[232] (net)  13.4629           0.0000     0.4880 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/D (DFFX1)   0.0550  -0.0054 &   0.4826 f
  data arrival time                                                                    0.4826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2739     0.2739
  clock reconvergence pessimism                                            -0.0018     0.2721
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)          0.0000     0.2721 r
  library hold time                                                         0.0134     0.2855
  data required time                                                                   0.2855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2855
  data arrival time                                                                   -0.4826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1971


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2240     0.2240
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/CLK (DFFX1)   0.0676   0.0000   0.2240 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/Q (DFFX1)   0.0681   0.1925     0.4165 r
  core/be/be_calculator/comp_stage_reg/data_o[220] (net)     3  15.6966     0.0000     0.4165 r
  core/be/be_calculator/comp_stage_reg/data_o[220] (bsg_dff_width_p320_0)   0.0000     0.4165 r
  core/be/be_calculator/wb_pkt_o[28] (net)             15.6966              0.0000     0.4165 r
  core/be/be_calculator/wb_pkt_o[28] (bp_be_calculator_top_02_0)            0.0000     0.4165 r
  core/be/wb_pkt[28] (net)                             15.6966              0.0000     0.4165 r
  core/be/icc_place133/INP (NBUFFX8)                              0.0681   -0.0079 &   0.4086 r
  core/be/icc_place133/Z (NBUFFX8)                                0.0433    0.0832 @   0.4918 r
  core/be/n228 (net)                            3      23.9733              0.0000     0.4918 r
  core/be/be_checker/wb_pkt_i[28] (bp_be_checker_top_02_0)                  0.0000     0.4918 r
  core/be/be_checker/wb_pkt_i[28] (net)                23.9733              0.0000     0.4918 r
  core/be/be_checker/scheduler/wb_pkt_i[28] (bp_be_scheduler_02_0)          0.0000     0.4918 r
  core/be/be_checker/scheduler/wb_pkt_i[28] (net)      23.9733              0.0000     0.4918 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[28] (bp_be_regfile_02_0)   0.0000   0.4918 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[28] (net)  23.9733     0.0000     0.4918 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[28] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4918 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[28] (net)  23.9733   0.0000     0.4918 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[28] (saed90_64x32_2P)   0.0313  -0.0038 @   0.4880 r d 
  data arrival time                                                                    0.4880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1973


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_324_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2649     0.2649
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.1945   0.0000   0.2649 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0480   0.2164     0.4813 f
  core/be/be_calculator/calc_stage_reg/data_o[241] (net)     4  10.3824     0.0000     0.4813 f
  core/be/be_calculator/calc_stage_reg/data_o[241] (bsg_dff_width_p415_0)   0.0000     0.4813 f
  core/be/be_calculator/commit_pkt_o[102] (net)        10.3824              0.0000     0.4813 f
  core/be/be_calculator/calc_stage_reg/data_i[324] (bsg_dff_width_p415_0)   0.0000     0.4813 f
  core/be/be_calculator/calc_stage_reg/data_i[324] (net)  10.3824           0.0000     0.4813 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/D (DFFX1)   0.0480   0.0001 &   0.4814 f
  data arrival time                                                                    0.4814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2708     0.2708
  clock reconvergence pessimism                                            -0.0018     0.2690
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/CLK (DFFX1)          0.0000     0.2690 r
  library hold time                                                         0.0150     0.2840
  data required time                                                                   0.2840
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2840
  data arrival time                                                                   -0.4814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1974


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2747     0.2747
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/CLK (DFFX1)   0.1702   0.0000   0.2747 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/Q (DFFX1)   0.0462   0.2131   0.4877 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (net)     2   9.5338   0.0000   0.4877 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4877 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (net)   9.5338            0.0000     0.4877 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (bp_be_scheduler_02_0)    0.0000     0.4877 f
  core/be/be_checker/dispatch_pkt_o[19] (net)           9.5338              0.0000     0.4877 f
  core/be/be_checker/dispatch_pkt_o[19] (bp_be_checker_top_02_0)            0.0000     0.4877 f
  core/be/dispatch_pkt[19] (net)                        9.5338              0.0000     0.4877 f
  core/be/be_calculator/dispatch_pkt_i[19] (bp_be_calculator_top_02_0)      0.0000     0.4877 f
  core/be/be_calculator/dispatch_pkt_i[19] (net)        9.5338              0.0000     0.4877 f
  core/be/be_calculator/reservation_reg/data_i[19] (bsg_dff_width_p295_0)   0.0000     0.4877 f
  core/be/be_calculator/reservation_reg/data_i[19] (net)   9.5338           0.0000     0.4877 f
  core/be/be_calculator/reservation_reg/data_r_reg_19_/D (DFFX1)   0.0462   0.0002 &   0.4879 f
  data arrival time                                                                    0.4879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2805     0.2805
  clock reconvergence pessimism                                            -0.0035     0.2769
  core/be/be_calculator/reservation_reg/data_r_reg_19_/CLK (DFFX1)          0.0000     0.2769 r
  library hold time                                                         0.0136     0.2905
  data required time                                                                   0.2905
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2905
  data arrival time                                                                   -0.4879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1974


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2336     0.2336
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0797   0.0000   0.2336 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0363   0.1755     0.4091 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.7988     0.0000     0.4091 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4091 r
  core/be/be_calculator/wb_pkt_o[56] (net)              3.7988              0.0000     0.4091 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4091 r
  core/be/wb_pkt[56] (net)                              3.7988              0.0000     0.4091 r
  core/be/icc_place68/INP (NBUFFX8)                               0.0363    0.0000 &   0.4091 r
  core/be/icc_place68/Z (NBUFFX8)                                 0.0485    0.0776 @   0.4868 r
  core/be/n129 (net)                            5      35.5105              0.0000     0.4868 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.4868 r
  core/be/be_checker/wb_pkt_i[56] (net)                35.5105              0.0000     0.4868 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.4868 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      35.5105              0.0000     0.4868 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.4868 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  35.5105     0.0000     0.4868 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4868 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  35.5105   0.0000     0.4868 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0353   0.0017 @   0.4885 r d 
  data arrival time                                                                    0.4885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1978


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2306     0.2306
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.0797   0.0000   0.2306 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0323   0.1913     0.4219 f
  core/be/be_calculator/comp_stage_reg/data_o[228] (net)     1   3.4422     0.0000     0.4219 f
  core/be/be_calculator/comp_stage_reg/data_o[228] (bsg_dff_width_p320_0)   0.0000     0.4219 f
  core/be/be_calculator/wb_pkt_o[36] (net)              3.4422              0.0000     0.4219 f
  core/be/be_calculator/wb_pkt_o[36] (bp_be_calculator_top_02_0)            0.0000     0.4219 f
  core/be/wb_pkt[36] (net)                              3.4422              0.0000     0.4219 f
  core/be/icc_place41/INP (NBUFFX8)                               0.0323    0.0000 &   0.4219 f
  core/be/icc_place41/Z (NBUFFX8)                                 0.0399    0.0713 @   0.4932 f
  core/be/n102 (net)                            5      29.4396              0.0000     0.4932 f
  core/be/be_checker/wb_pkt_i[36] (bp_be_checker_top_02_0)                  0.0000     0.4932 f
  core/be/be_checker/wb_pkt_i[36] (net)                29.4396              0.0000     0.4932 f
  core/be/be_checker/scheduler/wb_pkt_i[36] (bp_be_scheduler_02_0)          0.0000     0.4932 f
  core/be/be_checker/scheduler/wb_pkt_i[36] (net)      29.4396              0.0000     0.4932 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (bp_be_regfile_02_0)   0.0000   0.4932 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (net)  29.4396     0.0000     0.4932 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4932 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (net)  29.4396   0.0000     0.4932 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[36] (saed90_64x32_2P)   0.0288  -0.0030 @   0.4902 f d 
  data arrival time                                                                    0.4902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1978


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2342     0.2342
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0797   0.0000   0.2342 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0361   0.1754     0.4095 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   3.7239     0.0000     0.4095 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4095 r
  core/be/be_calculator/wb_pkt_o[50] (net)              3.7239              0.0000     0.4095 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4095 r
  core/be/wb_pkt[50] (net)                              3.7239              0.0000     0.4095 r
  core/be/icc_place67/INP (NBUFFX8)                               0.0361    0.0000 &   0.4096 r
  core/be/icc_place67/Z (NBUFFX8)                                 0.0493    0.0783 @   0.4878 r
  core/be/n128 (net)                            5      37.3952              0.0000     0.4878 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.4878 r
  core/be/be_checker/wb_pkt_i[50] (net)                37.3952              0.0000     0.4878 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.4878 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      37.3952              0.0000     0.4878 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.4878 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  37.3952     0.0000     0.4878 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4878 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  37.3952   0.0000     0.4878 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0493   0.0024 @   0.4902 r d 
  data arrival time                                                                    0.4902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1978


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2340     0.2340
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0797   0.0000   0.2340 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0376   0.1764     0.4104 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     1   4.2571     0.0000     0.4104 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.4104 r
  core/be/be_calculator/wb_pkt_o[39] (net)              4.2571              0.0000     0.4104 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.4104 r
  core/be/wb_pkt[39] (net)                              4.2571              0.0000     0.4104 r
  core/be/icc_place49/INP (NBUFFX8)                               0.0376    0.0000 &   0.4104 r
  core/be/icc_place49/Z (NBUFFX8)                                 0.0476    0.0776 @   0.4881 r
  core/be/n110 (net)                            5      33.8282              0.0000     0.4881 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.4881 r
  core/be/be_checker/wb_pkt_i[39] (net)                33.8282              0.0000     0.4881 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.4881 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      33.8282              0.0000     0.4881 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.4881 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  33.8282     0.0000     0.4881 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4881 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  33.8282   0.0000     0.4881 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[39] (saed90_64x32_2P)   0.0346   0.0004 @   0.4885 r d 
  data arrival time                                                                    0.4885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1978


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_259_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2632     0.2632
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)   0.1935   0.0000   0.2632 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/Q (DFFX1)   0.0476   0.2160     0.4792 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (net)     3  10.1915     0.0000     0.4792 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (bsg_dff_width_p415_0)   0.0000     0.4792 f
  core/be/be_calculator/calc_status_o[38] (net)        10.1915              0.0000     0.4792 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (bsg_dff_width_p415_0)   0.0000     0.4792 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (net)  10.1915           0.0000     0.4792 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/D (DFFX1)   0.0476   0.0001 &   0.4793 f
  data arrival time                                                                    0.4793

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2683     0.2683
  clock reconvergence pessimism                                            -0.0018     0.2665
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/CLK (DFFX1)          0.0000     0.2665 r
  library hold time                                                         0.0150     0.2815
  data required time                                                                   0.2815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2815
  data arrival time                                                                   -0.4793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1978


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2219     0.2219
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/CLK (DFFX1)   0.0676   0.0000   0.2219 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/Q (DFFX1)   0.0556   0.1856     0.4075 r
  core/be/be_calculator/comp_stage_reg/data_o[221] (net)     3  10.9438     0.0000     0.4075 r
  core/be/be_calculator/comp_stage_reg/data_o[221] (bsg_dff_width_p320_0)   0.0000     0.4075 r
  core/be/be_calculator/wb_pkt_o[29] (net)             10.9438              0.0000     0.4075 r
  core/be/be_calculator/wb_pkt_o[29] (bp_be_calculator_top_02_0)            0.0000     0.4075 r
  core/be/wb_pkt[29] (net)                             10.9438              0.0000     0.4075 r
  core/be/icc_place136/INP (NBUFFX8)                              0.0556    0.0001 &   0.4076 r
  core/be/icc_place136/Z (NBUFFX8)                                0.0479    0.0821 @   0.4897 r
  core/be/n231 (net)                            3      33.4095              0.0000     0.4897 r
  core/be/be_checker/wb_pkt_i[29] (bp_be_checker_top_02_0)                  0.0000     0.4897 r
  core/be/be_checker/wb_pkt_i[29] (net)                33.4095              0.0000     0.4897 r
  core/be/be_checker/scheduler/wb_pkt_i[29] (bp_be_scheduler_02_0)          0.0000     0.4897 r
  core/be/be_checker/scheduler/wb_pkt_i[29] (net)      33.4095              0.0000     0.4897 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (bp_be_regfile_02_0)   0.0000   0.4897 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (net)  33.4095     0.0000     0.4897 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4897 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (net)  33.4095   0.0000     0.4897 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[29] (saed90_64x32_2P)   0.0349  -0.0011 @   0.4885 r d 
  data arrival time                                                                    0.4885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1978


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2753     0.2753
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/CLK (DFFX1)   0.1702   0.0000   0.2753 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/Q (DFFX1)   0.0450   0.2123   0.4875 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (net)     2   8.9967   0.0000   0.4875 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4875 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (net)   8.9967            0.0000     0.4875 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (bp_be_scheduler_02_0)    0.0000     0.4875 f
  core/be/be_checker/dispatch_pkt_o[14] (net)           8.9967              0.0000     0.4875 f
  core/be/be_checker/dispatch_pkt_o[14] (bp_be_checker_top_02_0)            0.0000     0.4875 f
  core/be/dispatch_pkt[14] (net)                        8.9967              0.0000     0.4875 f
  core/be/be_calculator/dispatch_pkt_i[14] (bp_be_calculator_top_02_0)      0.0000     0.4875 f
  core/be/be_calculator/dispatch_pkt_i[14] (net)        8.9967              0.0000     0.4875 f
  core/be/be_calculator/reservation_reg/data_i[14] (bsg_dff_width_p295_0)   0.0000     0.4875 f
  core/be/be_calculator/reservation_reg/data_i[14] (net)   8.9967           0.0000     0.4875 f
  core/be/be_calculator/reservation_reg/data_r_reg_14_/D (DFFX1)   0.0450  -0.0031 &   0.4844 f
  data arrival time                                                                    0.4844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2725     0.2725
  clock reconvergence pessimism                                            -0.0018     0.2708
  core/be/be_calculator/reservation_reg/data_r_reg_14_/CLK (DFFX1)          0.0000     0.2708 r
  library hold time                                                         0.0157     0.2865
  data required time                                                                   0.2865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2865
  data arrival time                                                                   -0.4844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_225_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_308_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2634     0.2634
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/CLK (DFFX1)   0.1936   0.0000   0.2634 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/Q (DFFX1)   0.0548   0.2210     0.4844 f
  core/be/be_calculator/calc_stage_reg/data_o[225] (net)     4  13.4046     0.0000     0.4844 f
  core/be/be_calculator/calc_stage_reg/data_o[225] (bsg_dff_width_p415_0)   0.0000     0.4844 f
  core/be/be_calculator/commit_pkt_o[86] (net)         13.4046              0.0000     0.4844 f
  core/be/be_calculator/calc_stage_reg/data_i[308] (bsg_dff_width_p415_0)   0.0000     0.4844 f
  core/be/be_calculator/calc_stage_reg/data_i[308] (net)  13.4046           0.0000     0.4844 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/D (DFFX1)   0.0548  -0.0026 &   0.4818 f
  data arrival time                                                                    0.4818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2722     0.2722
  clock reconvergence pessimism                                            -0.0018     0.2704
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/CLK (DFFX1)          0.0000     0.2704 r
  library hold time                                                         0.0134     0.2839
  data required time                                                                   0.2839
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2839
  data arrival time                                                                   -0.4818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_258_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2673     0.2673
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)   0.1951   0.0000   0.2673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/Q (DFFX1)   0.0538   0.2204     0.4877 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (net)     2  12.9527     0.0000     0.4877 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (bsg_dff_width_p415_0)   0.0000     0.4877 f
  core/be/be_calculator/calc_stage_r_2__instr_v_ (net)  12.9527             0.0000     0.4877 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (bsg_dff_width_p415_0)   0.0000     0.4877 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (net)  12.9527           0.0000     0.4877 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/D (DFFX1)   0.0538  -0.0053 &   0.4824 f
  data arrival time                                                                    0.4824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2725     0.2725
  clock reconvergence pessimism                                            -0.0018     0.2707
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/CLK (DFFX1)          0.0000     0.2707 r
  library hold time                                                         0.0137     0.2844
  data required time                                                                   0.2844
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2844
  data arrival time                                                                   -0.4824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1980


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2316     0.2316
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0797   0.0000   0.2316 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0319   0.1910     0.4226 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   3.2584     0.0000     0.4226 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4226 f
  core/be/be_calculator/wb_pkt_o[47] (net)              3.2584              0.0000     0.4226 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4226 f
  core/be/wb_pkt[47] (net)                              3.2584              0.0000     0.4226 f
  core/be/icc_place47/INP (NBUFFX8)                               0.0319    0.0000 &   0.4226 f
  core/be/icc_place47/Z (NBUFFX8)                                 0.0424    0.0728 @   0.4954 f
  core/be/n108 (net)                            5      35.9516              0.0000     0.4954 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.4954 f
  core/be/be_checker/wb_pkt_i[47] (net)                35.9516              0.0000     0.4954 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.4954 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      35.9516              0.0000     0.4954 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.4954 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  35.9516     0.0000     0.4954 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4954 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  35.9516   0.0000     0.4954 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0307  -0.0047 @   0.4908 f d 
  data arrival time                                                                    0.4908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1984


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2755     0.2755
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/CLK (DFFX1)   0.1710   0.0000   0.2755 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/Q (DFFX1)   0.0462   0.2132   0.4886 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (net)     3   9.5502   0.0000   0.4886 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4886 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (net)   9.5502           0.0000     0.4886 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (bp_be_scheduler_02_0)   0.0000     0.4886 f
  core/be/be_checker/dispatch_pkt_o[232] (net)          9.5502              0.0000     0.4886 f
  core/be/be_checker/dispatch_pkt_o[232] (bp_be_checker_top_02_0)           0.0000     0.4886 f
  core/be/dispatch_pkt[228] (net)                       9.5502              0.0000     0.4886 f
  core/be/be_calculator/dispatch_pkt_i[232] (bp_be_calculator_top_02_0)     0.0000     0.4886 f
  core/be/be_calculator/dispatch_pkt_i[232] (net)       9.5502              0.0000     0.4886 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (bsg_dff_width_p415_0)    0.0000     0.4886 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (net)   9.5502            0.0000     0.4886 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/D (DFFX1)   0.0462    0.0000 &   0.4887 f
  data arrival time                                                                    0.4887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2803     0.2803
  clock reconvergence pessimism                                            -0.0035     0.2767
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/CLK (DFFX1)           0.0000     0.2767 r
  library hold time                                                         0.0136     0.2903
  data required time                                                                   0.2903
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2903
  data arrival time                                                                   -0.4887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1984


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2309     0.2309
  core/be/be_calculator/comp_stage_reg/data_r_reg_223_/CLK (DFFX1)   0.0797   0.0000   0.2309 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_223_/Q (DFFX1)   0.0318   0.1909     0.4218 f
  core/be/be_calculator/comp_stage_reg/data_o[223] (net)     1   3.2054     0.0000     0.4218 f
  core/be/be_calculator/comp_stage_reg/data_o[223] (bsg_dff_width_p320_0)   0.0000     0.4218 f
  core/be/be_calculator/wb_pkt_o[31] (net)              3.2054              0.0000     0.4218 f
  core/be/be_calculator/wb_pkt_o[31] (bp_be_calculator_top_02_0)            0.0000     0.4218 f
  core/be/wb_pkt[31] (net)                              3.2054              0.0000     0.4218 f
  core/be/icc_place56/INP (NBUFFX8)                               0.0318    0.0000 &   0.4218 f
  core/be/icc_place56/Z (NBUFFX8)                                 0.0404    0.0717 @   0.4935 f
  core/be/n117 (net)                            5      31.2687              0.0000     0.4935 f
  core/be/be_checker/wb_pkt_i[31] (bp_be_checker_top_02_0)                  0.0000     0.4935 f
  core/be/be_checker/wb_pkt_i[31] (net)                31.2687              0.0000     0.4935 f
  core/be/be_checker/scheduler/wb_pkt_i[31] (bp_be_scheduler_02_0)          0.0000     0.4935 f
  core/be/be_checker/scheduler/wb_pkt_i[31] (net)      31.2687              0.0000     0.4935 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[31] (bp_be_regfile_02_0)   0.0000   0.4935 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[31] (net)  31.2687     0.0000     0.4935 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[31] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4935 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[31] (net)  31.2687   0.0000     0.4935 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[31] (saed90_64x32_2P)   0.0292  -0.0026 @   0.4909 f d 
  data arrival time                                                                    0.4909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2755     0.2755
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/CLK (DFFX1)   0.1703   0.0000   0.2755 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/Q (DFFX1)   0.0473   0.2138   0.4894 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (net)     3  10.0317   0.0000   0.4894 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4894 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (net)  10.0317           0.0000     0.4894 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (bp_be_scheduler_02_0)   0.0000     0.4894 f
  core/be/be_checker/dispatch_pkt_o[231] (net)         10.0317              0.0000     0.4894 f
  core/be/be_checker/dispatch_pkt_o[231] (bp_be_checker_top_02_0)           0.0000     0.4894 f
  core/be/dispatch_pkt[227] (net)                      10.0317              0.0000     0.4894 f
  core/be/be_calculator/dispatch_pkt_i[231] (bp_be_calculator_top_02_0)     0.0000     0.4894 f
  core/be/be_calculator/dispatch_pkt_i[231] (net)      10.0317              0.0000     0.4894 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (bsg_dff_width_p415_0)    0.0000     0.4894 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (net)  10.0317            0.0000     0.4894 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/D (DFFX1)   0.0473   -0.0008 &   0.4886 f
  data arrival time                                                                    0.4886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2803     0.2803
  clock reconvergence pessimism                                            -0.0035     0.2767
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/CLK (DFFX1)           0.0000     0.2767 r
  library hold time                                                         0.0133     0.2901
  data required time                                                                   0.2901
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2901
  data arrival time                                                                   -0.4886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_318_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2663     0.2663
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.1945   0.0000   0.2663 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0480   0.2164     0.4827 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (net)     4  10.3959     0.0000     0.4827 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (bsg_dff_width_p415_0)   0.0000     0.4827 f
  core/be/be_calculator/commit_pkt_o[96] (net)         10.3959              0.0000     0.4827 f
  core/be/be_calculator/calc_stage_reg/data_i[318] (bsg_dff_width_p415_0)   0.0000     0.4827 f
  core/be/be_calculator/calc_stage_reg/data_i[318] (net)  10.3959           0.0000     0.4827 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/D (DFFX1)   0.0480   0.0001 &   0.4828 f
  data arrival time                                                                    0.4828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  clock reconvergence pessimism                                            -0.0018     0.2693
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/CLK (DFFX1)          0.0000     0.2693 r
  library hold time                                                         0.0150     0.2842
  data required time                                                                   0.2842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2842
  data arrival time                                                                   -0.4828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_315_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2685     0.2685
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.1947   0.0000   0.2685 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0497   0.2176     0.4860 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (net)     4  11.1327     0.0000     0.4860 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (bsg_dff_width_p415_0)   0.0000     0.4860 f
  core/be/be_calculator/commit_pkt_o[93] (net)         11.1327              0.0000     0.4860 f
  core/be/be_calculator/calc_stage_reg/data_i[315] (bsg_dff_width_p415_0)   0.0000     0.4860 f
  core/be/be_calculator/calc_stage_reg/data_i[315] (net)  11.1327           0.0000     0.4860 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/D (DFFX1)   0.0497  -0.0007 &   0.4853 f
  data arrival time                                                                    0.4853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2738     0.2738
  clock reconvergence pessimism                                            -0.0018     0.2720
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/CLK (DFFX1)          0.0000     0.2720 r
  library hold time                                                         0.0146     0.2866
  data required time                                                                   0.2866
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2866
  data arrival time                                                                   -0.4853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1987


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_219_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2462     0.2462
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)   0.1575   0.0000   0.2462 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/Q (DFFX1)   0.0489   0.2138     0.4600 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (net)     3  10.7174     0.0000     0.4600 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (bsg_dff_width_p415_0)   0.0000     0.4600 f
  core/be/be_calculator/commit_pkt_o[41] (net)         10.7174              0.0000     0.4600 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (bsg_dff_width_p415_0)   0.0000     0.4600 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (net)  10.7174           0.0000     0.4600 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/D (DFFX1)   0.0489   0.0001 &   0.4601 f
  data arrival time                                                                    0.4601

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2511     0.2511
  clock reconvergence pessimism                                            -0.0018     0.2493
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/CLK (DFFX1)          0.0000     0.2493 r
  library hold time                                                         0.0120     0.2613
  data required time                                                                   0.2613
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2613
  data arrival time                                                                   -0.4601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1988


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2345     0.2345
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0797   0.0000   0.2345 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0383   0.1768     0.4113 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   4.4913     0.0000     0.4113 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4113 r
  core/be/be_calculator/wb_pkt_o[57] (net)              4.4913              0.0000     0.4113 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4113 r
  core/be/wb_pkt[57] (net)                              4.4913              0.0000     0.4113 r
  core/be/icc_place76/INP (NBUFFX8)                               0.0383    0.0000 &   0.4113 r
  core/be/icc_place76/Z (NBUFFX8)                                 0.0473    0.0780 @   0.4893 r
  core/be/n137 (net)                            5      34.2724              0.0000     0.4893 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.4893 r
  core/be/be_checker/wb_pkt_i[57] (net)                34.2724              0.0000     0.4893 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.4893 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      34.2724              0.0000     0.4893 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.4893 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  34.2724     0.0000     0.4893 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4893 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  34.2724   0.0000     0.4893 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0343   0.0019 @   0.4912 r d 
  data arrival time                                                                    0.4912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1988


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2301     0.2301
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.0797   0.0000   0.2301 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0324   0.1914     0.4215 f
  core/be/be_calculator/comp_stage_reg/data_o[226] (net)     1   3.4885     0.0000     0.4215 f
  core/be/be_calculator/comp_stage_reg/data_o[226] (bsg_dff_width_p320_0)   0.0000     0.4215 f
  core/be/be_calculator/wb_pkt_o[34] (net)              3.4885              0.0000     0.4215 f
  core/be/be_calculator/wb_pkt_o[34] (bp_be_calculator_top_02_0)            0.0000     0.4215 f
  core/be/wb_pkt[34] (net)                              3.4885              0.0000     0.4215 f
  core/be/icc_place55/INP (NBUFFX8)                               0.0324    0.0000 &   0.4215 f
  core/be/icc_place55/Z (NBUFFX8)                                 0.0413    0.0721 @   0.4936 f
  core/be/n116 (net)                            5      32.6362              0.0000     0.4936 f
  core/be/be_checker/wb_pkt_i[34] (bp_be_checker_top_02_0)                  0.0000     0.4936 f
  core/be/be_checker/wb_pkt_i[34] (net)                32.6362              0.0000     0.4936 f
  core/be/be_checker/scheduler/wb_pkt_i[34] (bp_be_scheduler_02_0)          0.0000     0.4936 f
  core/be/be_checker/scheduler/wb_pkt_i[34] (net)      32.6362              0.0000     0.4936 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (bp_be_regfile_02_0)   0.0000   0.4936 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (net)  32.6362     0.0000     0.4936 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4936 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (net)  32.6362   0.0000     0.4936 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[34] (saed90_64x32_2P)   0.0299  -0.0022 @   0.4914 f d 
  data arrival time                                                                    0.4914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2306     0.2306
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.0797   0.0000   0.2306 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0323   0.1913     0.4219 f
  core/be/be_calculator/comp_stage_reg/data_o[228] (net)     1   3.4422     0.0000     0.4219 f
  core/be/be_calculator/comp_stage_reg/data_o[228] (bsg_dff_width_p320_0)   0.0000     0.4219 f
  core/be/be_calculator/wb_pkt_o[36] (net)              3.4422              0.0000     0.4219 f
  core/be/be_calculator/wb_pkt_o[36] (bp_be_calculator_top_02_0)            0.0000     0.4219 f
  core/be/wb_pkt[36] (net)                              3.4422              0.0000     0.4219 f
  core/be/icc_place41/INP (NBUFFX8)                               0.0323    0.0000 &   0.4219 f
  core/be/icc_place41/Z (NBUFFX8)                                 0.0399    0.0713 @   0.4932 f
  core/be/n102 (net)                            5      29.4396              0.0000     0.4932 f
  core/be/be_checker/wb_pkt_i[36] (bp_be_checker_top_02_0)                  0.0000     0.4932 f
  core/be/be_checker/wb_pkt_i[36] (net)                29.4396              0.0000     0.4932 f
  core/be/be_checker/scheduler/wb_pkt_i[36] (bp_be_scheduler_02_0)          0.0000     0.4932 f
  core/be/be_checker/scheduler/wb_pkt_i[36] (net)      29.4396              0.0000     0.4932 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (bp_be_regfile_02_0)   0.0000   0.4932 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (net)  29.4396     0.0000     0.4932 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4932 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (net)  29.4396   0.0000     0.4932 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[36] (saed90_64x32_2P)   0.0289  -0.0035 @   0.4897 f d 
  data arrival time                                                                    0.4897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_225_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2629     0.2629
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)   0.1929   0.0000   0.2629 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/Q (DFFX1)   0.0507   0.2181     0.4810 f
  core/be/be_calculator/calc_stage_reg/data_o[142] (net)     3  11.5874     0.0000     0.4810 f
  core/be/be_calculator/calc_stage_reg/data_o[142] (bsg_dff_width_p415_0)   0.0000     0.4810 f
  core/be/be_calculator/commit_pkt_o[47] (net)         11.5874              0.0000     0.4810 f
  core/be/be_calculator/calc_stage_reg/data_i[225] (bsg_dff_width_p415_0)   0.0000     0.4810 f
  core/be/be_calculator/calc_stage_reg/data_i[225] (net)  11.5874           0.0000     0.4810 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/D (DFFX1)   0.0507  -0.0007 &   0.4802 f
  data arrival time                                                                    0.4802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2687     0.2687
  clock reconvergence pessimism                                            -0.0018     0.2670
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/CLK (DFFX1)          0.0000     0.2670 r
  library hold time                                                         0.0143     0.2812
  data required time                                                                   0.2812
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2812
  data arrival time                                                                   -0.4802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_311_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2645     0.2645
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.1944   0.0000   0.2645 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0541   0.2206     0.4851 f
  core/be/be_calculator/calc_stage_reg/data_o[228] (net)     4  13.0962     0.0000     0.4851 f
  core/be/be_calculator/calc_stage_reg/data_o[228] (bsg_dff_width_p415_0)   0.0000     0.4851 f
  core/be/be_calculator/commit_pkt_o[89] (net)         13.0962              0.0000     0.4851 f
  core/be/be_calculator/calc_stage_reg/data_i[311] (bsg_dff_width_p415_0)   0.0000     0.4851 f
  core/be/be_calculator/calc_stage_reg/data_i[311] (net)  13.0962           0.0000     0.4851 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/D (DFFX1)   0.0541  -0.0010 &   0.4841 f
  data arrival time                                                                    0.4841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2733     0.2733
  clock reconvergence pessimism                                            -0.0018     0.2715
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/CLK (DFFX1)          0.0000     0.2715 r
  library hold time                                                         0.0136     0.2850
  data required time                                                                   0.2850
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2850
  data arrival time                                                                   -0.4841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_306_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)   0.1575   0.0000   0.2472 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/Q (DFFX1)   0.0500   0.2146     0.4618 f
  core/be/be_calculator/calc_stage_reg/data_o[223] (net)     4  11.2293     0.0000     0.4618 f
  core/be/be_calculator/calc_stage_reg/data_o[223] (bsg_dff_width_p415_0)   0.0000     0.4618 f
  core/be/be_calculator/commit_pkt_o[84] (net)         11.2293              0.0000     0.4618 f
  core/be/be_calculator/calc_stage_reg/data_i[306] (bsg_dff_width_p415_0)   0.0000     0.4618 f
  core/be/be_calculator/calc_stage_reg/data_i[306] (net)  11.2293           0.0000     0.4618 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/D (DFFX1)   0.0500  -0.0006 &   0.4612 f
  data arrival time                                                                    0.4612

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2522     0.2522
  clock reconvergence pessimism                                            -0.0018     0.2504
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/CLK (DFFX1)          0.0000     0.2504 r
  library hold time                                                         0.0117     0.2622
  data required time                                                                   0.2622
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2622
  data arrival time                                                                   -0.4612
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1991


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2296     0.2296
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/CLK (DFFX1)   0.0797   0.0000   0.2296 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/Q (DFFX1)   0.0326   0.1915     0.4211 f
  core/be/be_calculator/comp_stage_reg/data_o[222] (net)     1   3.5491     0.0000     0.4211 f
  core/be/be_calculator/comp_stage_reg/data_o[222] (bsg_dff_width_p320_0)   0.0000     0.4211 f
  core/be/be_calculator/wb_pkt_o[30] (net)              3.5491              0.0000     0.4211 f
  core/be/be_calculator/wb_pkt_o[30] (bp_be_calculator_top_02_0)            0.0000     0.4211 f
  core/be/wb_pkt[30] (net)                              3.5491              0.0000     0.4211 f
  core/be/icc_place64/INP (NBUFFX8)                               0.0326    0.0000 &   0.4211 f
  core/be/icc_place64/Z (NBUFFX8)                                 0.0436    0.0736 @   0.4947 f
  core/be/n125 (net)                            5      38.1076              0.0000     0.4947 f
  core/be/be_checker/wb_pkt_i[30] (bp_be_checker_top_02_0)                  0.0000     0.4947 f
  core/be/be_checker/wb_pkt_i[30] (net)                38.1076              0.0000     0.4947 f
  core/be/be_checker/scheduler/wb_pkt_i[30] (bp_be_scheduler_02_0)          0.0000     0.4947 f
  core/be/be_checker/scheduler/wb_pkt_i[30] (net)      38.1076              0.0000     0.4947 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (bp_be_regfile_02_0)   0.0000   0.4947 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (net)  38.1076     0.0000     0.4947 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4947 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (net)  38.1076   0.0000     0.4947 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[30] (saed90_64x32_2P)   0.0436  -0.0032 @   0.4915 f d 
  data arrival time                                                                    0.4915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1991


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2315     0.2315
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0797   0.0000   0.2315 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0326   0.1916     0.4231 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.5515     0.0000     0.4231 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4231 f
  core/be/be_calculator/wb_pkt_o[46] (net)              3.5515              0.0000     0.4231 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4231 f
  core/be/wb_pkt[46] (net)                              3.5515              0.0000     0.4231 f
  core/be/icc_place50/INP (NBUFFX8)                               0.0326    0.0000 &   0.4231 f
  core/be/icc_place50/Z (NBUFFX8)                                 0.0414    0.0726 @   0.4956 f
  core/be/n111 (net)                            5      33.9573              0.0000     0.4956 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.4956 f
  core/be/be_checker/wb_pkt_i[46] (net)                33.9573              0.0000     0.4956 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.4956 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      33.9573              0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.4956 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  33.9573     0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  33.9573   0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0300  -0.0041 @   0.4916 f d 
  data arrival time                                                                    0.4916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1992


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2684     0.2684
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.1947   0.0000   0.2684 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0516   0.2188     0.4873 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (net)     4  11.9654     0.0000     0.4873 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (bsg_dff_width_p415_0)   0.0000     0.4873 f
  core/be/be_calculator/commit_pkt_o[91] (net)         11.9654              0.0000     0.4873 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (bsg_dff_width_p415_0)   0.0000     0.4873 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (net)  11.9654           0.0000     0.4873 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/D (DFFX1)   0.0516  -0.0019 &   0.4854 f
  data arrival time                                                                    0.4854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2738     0.2738
  clock reconvergence pessimism                                            -0.0018     0.2720
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/CLK (DFFX1)          0.0000     0.2720 r
  library hold time                                                         0.0142     0.2862
  data required time                                                                   0.2862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2862
  data arrival time                                                                   -0.4854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1992


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_319_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2645     0.2645
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.1944   0.0000   0.2645 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0525   0.2195     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (net)     4  12.3753     0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (bsg_dff_width_p415_0)   0.0000     0.4839 f
  core/be/be_calculator/commit_pkt_o[97] (net)         12.3753              0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (bsg_dff_width_p415_0)   0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (net)  12.3753           0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/D (DFFX1)   0.0525  -0.0007 &   0.4833 f
  data arrival time                                                                    0.4833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2719     0.2719
  clock reconvergence pessimism                                            -0.0018     0.2701
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/CLK (DFFX1)          0.0000     0.2701 r
  library hold time                                                         0.0139     0.2840
  data required time                                                                   0.2840
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2840
  data arrival time                                                                   -0.4833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2514     0.2514
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/CLK (DFFX1)   0.1221   0.0000   0.2514 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/Q (DFFX1)   0.0529   0.2132   0.4645 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (net)     3  12.4931   0.0000   0.4645 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4645 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (net)  12.4931           0.0000     0.4645 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (bp_be_scheduler_02_0)   0.0000     0.4645 f
  core/be/be_checker/dispatch_pkt_o[222] (net)         12.4931              0.0000     0.4645 f
  core/be/be_checker/dispatch_pkt_o[222] (bp_be_checker_top_02_0)           0.0000     0.4645 f
  core/be/dispatch_pkt[218] (net)                      12.4931              0.0000     0.4645 f
  core/be/be_calculator/dispatch_pkt_i[222] (bp_be_calculator_top_02_0)     0.0000     0.4645 f
  core/be/be_calculator/dispatch_pkt_i[222] (net)      12.4931              0.0000     0.4645 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (bsg_dff_width_p415_0)    0.0000     0.4645 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (net)  12.4931            0.0000     0.4645 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/D (DFFX1)   0.0529   -0.0031 &   0.4614 f
  data arrival time                                                                    0.4614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2575     0.2575
  clock reconvergence pessimism                                            -0.0035     0.2539
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)           0.0000     0.2539 r
  library hold time                                                         0.0082     0.2621
  data required time                                                                   0.2621
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2621
  data arrival time                                                                   -0.4614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2342     0.2342
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0797   0.0000   0.2342 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0361   0.1754     0.4095 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   3.7239     0.0000     0.4095 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4095 r
  core/be/be_calculator/wb_pkt_o[50] (net)              3.7239              0.0000     0.4095 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4095 r
  core/be/wb_pkt[50] (net)                              3.7239              0.0000     0.4095 r
  core/be/icc_place67/INP (NBUFFX8)                               0.0361    0.0000 &   0.4096 r
  core/be/icc_place67/Z (NBUFFX8)                                 0.0493    0.0783 @   0.4878 r
  core/be/n128 (net)                            5      37.3952              0.0000     0.4878 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.4878 r
  core/be/be_checker/wb_pkt_i[50] (net)                37.3952              0.0000     0.4878 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.4878 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      37.3952              0.0000     0.4878 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.4878 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  37.3952     0.0000     0.4878 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4878 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  37.3952   0.0000     0.4878 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0493   0.0024 @   0.4903 r d 
  data arrival time                                                                    0.4903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2632     0.2632
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1935   0.0000    0.2632 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0307    0.2031     0.4663 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   2.8290      0.0000     0.4663 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.4663 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   2.8290              0.0000     0.4663 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.4663 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   2.8290           0.0000     0.4663 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0307   0.0000 &   0.4663 f
  data arrival time                                                                    0.4663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2522     0.2522
  clock reconvergence pessimism                                            -0.0018     0.2504
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.2504 r
  library hold time                                                         0.0163     0.2667
  data required time                                                                   0.2667
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2667
  data arrival time                                                                   -0.4663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2309     0.2309
  core/be/be_calculator/comp_stage_reg/data_r_reg_223_/CLK (DFFX1)   0.0797   0.0000   0.2309 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_223_/Q (DFFX1)   0.0318   0.1909     0.4218 f
  core/be/be_calculator/comp_stage_reg/data_o[223] (net)     1   3.2054     0.0000     0.4218 f
  core/be/be_calculator/comp_stage_reg/data_o[223] (bsg_dff_width_p320_0)   0.0000     0.4218 f
  core/be/be_calculator/wb_pkt_o[31] (net)              3.2054              0.0000     0.4218 f
  core/be/be_calculator/wb_pkt_o[31] (bp_be_calculator_top_02_0)            0.0000     0.4218 f
  core/be/wb_pkt[31] (net)                              3.2054              0.0000     0.4218 f
  core/be/icc_place56/INP (NBUFFX8)                               0.0318    0.0000 &   0.4218 f
  core/be/icc_place56/Z (NBUFFX8)                                 0.0404    0.0717 @   0.4935 f
  core/be/n117 (net)                            5      31.2687              0.0000     0.4935 f
  core/be/be_checker/wb_pkt_i[31] (bp_be_checker_top_02_0)                  0.0000     0.4935 f
  core/be/be_checker/wb_pkt_i[31] (net)                31.2687              0.0000     0.4935 f
  core/be/be_checker/scheduler/wb_pkt_i[31] (bp_be_scheduler_02_0)          0.0000     0.4935 f
  core/be/be_checker/scheduler/wb_pkt_i[31] (net)      31.2687              0.0000     0.4935 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[31] (bp_be_regfile_02_0)   0.0000   0.4935 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[31] (net)  31.2687     0.0000     0.4935 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[31] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4935 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[31] (net)  31.2687   0.0000     0.4935 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[31] (saed90_64x32_2P)   0.0292  -0.0029 @   0.4905 f d 
  data arrival time                                                                    0.4905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2316     0.2316
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0797   0.0000   0.2316 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0325   0.1915     0.4231 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.5039     0.0000     0.4231 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4231 f
  core/be/be_calculator/wb_pkt_o[40] (net)              3.5039              0.0000     0.4231 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4231 f
  core/be/wb_pkt[40] (net)                              3.5039              0.0000     0.4231 f
  core/be/icc_place45/INP (NBUFFX8)                               0.0325    0.0000 &   0.4231 f
  core/be/icc_place45/Z (NBUFFX8)                                 0.0423    0.0725 @   0.4956 f
  core/be/n106 (net)                            5      34.3742              0.0000     0.4956 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.4956 f
  core/be/be_checker/wb_pkt_i[40] (net)                34.3742              0.0000     0.4956 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.4956 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      34.3742              0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.4956 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  34.3742     0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  34.3742   0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0307  -0.0033 @   0.4923 f d 
  data arrival time                                                                    0.4923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1999


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2489     0.2489
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1178   0.0000   0.2489 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0317   0.1781   0.4270 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.1765   0.0000   0.4270 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.4270 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.1765      0.0000     0.4270 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.4270 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.1765   0.0000   0.4270 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0317   0.0000 &   0.4270 r
  data arrival time                                                                    0.4270

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2538     0.2538
  clock reconvergence pessimism                                            -0.0022     0.2517
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.2517 r
  library hold time                                                        -0.0247     0.2270
  data required time                                                                   0.2270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2270
  data arrival time                                                                   -0.4270
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2000


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2325     0.2325
  core/be/be_calculator/comp_stage_reg/data_r_reg_89_/CLK (DFFX1)   0.0797   0.0000    0.2325 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_89_/Q (DFFX1)   0.0356    0.1750     0.4076 r
  core/be/be_calculator/comp_stage_reg/data_o[89] (net)     1   3.5352      0.0000     0.4076 r
  core/be/be_calculator/comp_stage_reg/data_o[89] (bsg_dff_width_p320_0)    0.0000     0.4076 r
  core/be/be_calculator/comp_stage_r_1__25_ (net)       3.5352              0.0000     0.4076 r
  core/be/be_calculator/comp_stage_mux/data0_i[153] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4076 r
  core/be/be_calculator/comp_stage_mux/data0_i[153] (net)   3.5352          0.0000     0.4076 r
  core/be/be_calculator/comp_stage_mux/U26/INP (NBUFFX2)          0.0356    0.0000 &   0.4076 r
  core/be/be_calculator/comp_stage_mux/U26/Z (NBUFFX2)            0.0297    0.0526     0.4602 r
  core/be/be_calculator/comp_stage_mux/data_o[153] (net)     3   7.0797     0.0000     0.4602 r
  core/be/be_calculator/comp_stage_mux/data_o[153] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4602 r
  core/be/be_calculator/comp_stage_n_slice_rd[89] (net)   7.0797            0.0000     0.4602 r
  core/be/be_calculator/comp_stage_reg/data_i[153] (bsg_dff_width_p320_0)   0.0000     0.4602 r
  core/be/be_calculator/comp_stage_reg/data_i[153] (net)   7.0797           0.0000     0.4602 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_153_/D (DFFX1)   0.0297   0.0000 &   0.4603 r
  data arrival time                                                                    0.4603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2869     0.2869
  clock reconvergence pessimism                                            -0.0022     0.2847
  core/be/be_calculator/comp_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.2847 r
  library hold time                                                        -0.0246     0.2602
  data required time                                                                   0.2602
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2602
  data arrival time                                                                   -0.4603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2001


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_297_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2635     0.2635
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)   0.1937   0.0000   0.2635 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/Q (DFFX1)   0.0557   0.2215     0.4850 f
  core/be/be_calculator/calc_stage_reg/data_o[214] (net)     4  13.7712     0.0000     0.4850 f
  core/be/be_calculator/calc_stage_reg/data_o[214] (bsg_dff_width_p415_0)   0.0000     0.4850 f
  core/be/be_calculator/commit_pkt_o[75] (net)         13.7712              0.0000     0.4850 f
  core/be/be_calculator/calc_stage_reg/data_i[297] (bsg_dff_width_p415_0)   0.0000     0.4850 f
  core/be/be_calculator/calc_stage_reg/data_i[297] (net)  13.7712           0.0000     0.4850 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/D (DFFX1)   0.0557  -0.0010 &   0.4841 f
  data arrival time                                                                    0.4841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2725     0.2725
  clock reconvergence pessimism                                            -0.0018     0.2707
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/CLK (DFFX1)          0.0000     0.2707 r
  library hold time                                                         0.0132     0.2840
  data required time                                                                   0.2840
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2840
  data arrival time                                                                   -0.4841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2001


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2476     0.2476
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.1221   0.0000    0.2476 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0332    0.1797     0.4273 r
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   2.6889      0.0000     0.4273 r
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.4273 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   2.6889    0.0000     0.4273 r
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.4273 r
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   2.6889           0.0000     0.4273 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0332   0.0000 &   0.4274 r
  data arrival time                                                                    0.4274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2557     0.2557
  clock reconvergence pessimism                                            -0.0035     0.2521
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.2521 r
  library hold time                                                        -0.0249     0.2272
  data required time                                                                   0.2272
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2272
  data arrival time                                                                   -0.4274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2001


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_196_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2218     0.2218
  core/be/be_calculator/comp_stage_reg/data_r_reg_196_/CLK (DFFX1)   0.0676   0.0000   0.2218 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_196_/Q (DFFX1)   0.0841   0.2245     0.4463 f
  core/be/be_calculator/comp_stage_reg/data_o[196] (net)     4  26.4188     0.0000     0.4463 f
  core/be/be_calculator/comp_stage_reg/data_o[196] (bsg_dff_width_p320_0)   0.0000     0.4463 f
  core/be/be_calculator/wb_pkt_o[4] (net)              26.4188              0.0000     0.4463 f
  core/be/be_calculator/wb_pkt_o[4] (bp_be_calculator_top_02_0)             0.0000     0.4463 f
  core/be/wb_pkt[4] (net)                              26.4188              0.0000     0.4463 f
  core/be/be_checker/wb_pkt_i[4] (bp_be_checker_top_02_0)                   0.0000     0.4463 f
  core/be/be_checker/wb_pkt_i[4] (net)                 26.4188              0.0000     0.4463 f
  core/be/be_checker/scheduler/wb_pkt_i[4] (bp_be_scheduler_02_0)           0.0000     0.4463 f
  core/be/be_checker/scheduler/wb_pkt_i[4] (net)       26.4188              0.0000     0.4463 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[4] (bp_be_regfile_02_0)   0.0000   0.4463 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[4] (net)  26.4188      0.0000     0.4463 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[4] (bsg_dff_width_p68_0)   0.0000   0.4463 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[4] (net)  26.4188   0.0000   0.4463 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_4_/D (DFFX1)   0.0841  -0.0133 &   0.4329 f
  data arrival time                                                                    0.4329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2378     0.2378
  clock reconvergence pessimism                                            -0.0022     0.2356
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.2356 r
  library hold time                                                        -0.0028     0.2328
  data required time                                                                   0.2328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2328
  data arrival time                                                                   -0.4329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2001


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_303_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/CLK (DFFX1)   0.1575   0.0000   0.2464 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/Q (DFFX1)   0.0513   0.2155     0.4619 f
  core/be/be_calculator/calc_stage_reg/data_o[220] (net)     4  11.8169     0.0000     0.4619 f
  core/be/be_calculator/calc_stage_reg/data_o[220] (bsg_dff_width_p415_0)   0.0000     0.4619 f
  core/be/be_calculator/commit_pkt_o[81] (net)         11.8169              0.0000     0.4619 f
  core/be/be_calculator/calc_stage_reg/data_i[303] (bsg_dff_width_p415_0)   0.0000     0.4619 f
  core/be/be_calculator/calc_stage_reg/data_i[303] (net)  11.8169           0.0000     0.4619 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/D (DFFX1)   0.0513   0.0001 &   0.4620 f
  data arrival time                                                                    0.4620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2522     0.2522
  clock reconvergence pessimism                                            -0.0018     0.2504
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/CLK (DFFX1)          0.0000     0.2504 r
  library hold time                                                         0.0114     0.2618
  data required time                                                                   0.2618
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2618
  data arrival time                                                                   -0.4620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2001


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_314_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2655     0.2655
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.1945   0.0000   0.2655 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0523   0.2193     0.4848 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (net)     4  12.2609     0.0000     0.4848 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (bsg_dff_width_p415_0)   0.0000     0.4848 f
  core/be/be_calculator/commit_pkt_o[92] (net)         12.2609              0.0000     0.4848 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (bsg_dff_width_p415_0)   0.0000     0.4848 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (net)  12.2609           0.0000     0.4848 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/D (DFFX1)   0.0523  -0.0014 &   0.4834 f
  data arrival time                                                                    0.4834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  clock reconvergence pessimism                                            -0.0018     0.2693
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/CLK (DFFX1)          0.0000     0.2693 r
  library hold time                                                         0.0140     0.2832
  data required time                                                                   0.2832
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2832
  data arrival time                                                                   -0.4834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2002


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2341     0.2341
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0797   0.0000   0.2341 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0326   0.1915     0.4256 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.5454     0.0000     0.4256 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4256 f
  core/be/be_calculator/wb_pkt_o[52] (net)              3.5454              0.0000     0.4256 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4256 f
  core/be/wb_pkt[52] (net)                              3.5454              0.0000     0.4256 f
  core/be/icc_place59/INP (NBUFFX8)                               0.0326    0.0000 &   0.4256 f
  core/be/icc_place59/Z (NBUFFX8)                                 0.0433    0.0731 @   0.4987 f
  core/be/n120 (net)                            5      36.8444              0.0000     0.4987 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.4987 f
  core/be/be_checker/wb_pkt_i[52] (net)                36.8444              0.0000     0.4987 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.4987 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      36.8444              0.0000     0.4987 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.4987 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  36.8444     0.0000     0.4987 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4987 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  36.8444   0.0000     0.4987 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0315  -0.0061 @   0.4926 f d 
  data arrival time                                                                    0.4926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2002


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2301     0.2301
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.0797   0.0000   0.2301 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0324   0.1914     0.4215 f
  core/be/be_calculator/comp_stage_reg/data_o[226] (net)     1   3.4885     0.0000     0.4215 f
  core/be/be_calculator/comp_stage_reg/data_o[226] (bsg_dff_width_p320_0)   0.0000     0.4215 f
  core/be/be_calculator/wb_pkt_o[34] (net)              3.4885              0.0000     0.4215 f
  core/be/be_calculator/wb_pkt_o[34] (bp_be_calculator_top_02_0)            0.0000     0.4215 f
  core/be/wb_pkt[34] (net)                              3.4885              0.0000     0.4215 f
  core/be/icc_place55/INP (NBUFFX8)                               0.0324    0.0000 &   0.4215 f
  core/be/icc_place55/Z (NBUFFX8)                                 0.0413    0.0721 @   0.4936 f
  core/be/n116 (net)                            5      32.6362              0.0000     0.4936 f
  core/be/be_checker/wb_pkt_i[34] (bp_be_checker_top_02_0)                  0.0000     0.4936 f
  core/be/be_checker/wb_pkt_i[34] (net)                32.6362              0.0000     0.4936 f
  core/be/be_checker/scheduler/wb_pkt_i[34] (bp_be_scheduler_02_0)          0.0000     0.4936 f
  core/be/be_checker/scheduler/wb_pkt_i[34] (net)      32.6362              0.0000     0.4936 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (bp_be_regfile_02_0)   0.0000   0.4936 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (net)  32.6362     0.0000     0.4936 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4936 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (net)  32.6362   0.0000     0.4936 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[34] (saed90_64x32_2P)   0.0300  -0.0026 @   0.4909 f d 
  data arrival time                                                                    0.4909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2002


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2345     0.2345
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0797   0.0000   0.2345 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0383   0.1768     0.4113 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   4.4913     0.0000     0.4113 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4113 r
  core/be/be_calculator/wb_pkt_o[57] (net)              4.4913              0.0000     0.4113 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4113 r
  core/be/wb_pkt[57] (net)                              4.4913              0.0000     0.4113 r
  core/be/icc_place76/INP (NBUFFX8)                               0.0383    0.0000 &   0.4113 r
  core/be/icc_place76/Z (NBUFFX8)                                 0.0473    0.0780 @   0.4893 r
  core/be/n137 (net)                            5      34.2724              0.0000     0.4893 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.4893 r
  core/be/be_checker/wb_pkt_i[57] (net)                34.2724              0.0000     0.4893 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.4893 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      34.2724              0.0000     0.4893 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.4893 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  34.2724     0.0000     0.4893 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4893 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  34.2724   0.0000     0.4893 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0343   0.0016 @   0.4910 r d 
  data arrival time                                                                    0.4910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2296     0.2296
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/CLK (DFFX1)   0.0797   0.0000   0.2296 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_222_/Q (DFFX1)   0.0326   0.1915     0.4211 f
  core/be/be_calculator/comp_stage_reg/data_o[222] (net)     1   3.5491     0.0000     0.4211 f
  core/be/be_calculator/comp_stage_reg/data_o[222] (bsg_dff_width_p320_0)   0.0000     0.4211 f
  core/be/be_calculator/wb_pkt_o[30] (net)              3.5491              0.0000     0.4211 f
  core/be/be_calculator/wb_pkt_o[30] (bp_be_calculator_top_02_0)            0.0000     0.4211 f
  core/be/wb_pkt[30] (net)                              3.5491              0.0000     0.4211 f
  core/be/icc_place64/INP (NBUFFX8)                               0.0326    0.0000 &   0.4211 f
  core/be/icc_place64/Z (NBUFFX8)                                 0.0436    0.0736 @   0.4947 f
  core/be/n125 (net)                            5      38.1076              0.0000     0.4947 f
  core/be/be_checker/wb_pkt_i[30] (bp_be_checker_top_02_0)                  0.0000     0.4947 f
  core/be/be_checker/wb_pkt_i[30] (net)                38.1076              0.0000     0.4947 f
  core/be/be_checker/scheduler/wb_pkt_i[30] (bp_be_scheduler_02_0)          0.0000     0.4947 f
  core/be/be_checker/scheduler/wb_pkt_i[30] (net)      38.1076              0.0000     0.4947 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (bp_be_regfile_02_0)   0.0000   0.4947 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[30] (net)  38.1076     0.0000     0.4947 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4947 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[30] (net)  38.1076   0.0000     0.4947 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[30] (saed90_64x32_2P)   0.0436  -0.0037 @   0.4910 f d 
  data arrival time                                                                    0.4910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2316     0.2316
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0797   0.0000   0.2316 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0319   0.1910     0.4226 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   3.2584     0.0000     0.4226 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4226 f
  core/be/be_calculator/wb_pkt_o[47] (net)              3.2584              0.0000     0.4226 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4226 f
  core/be/wb_pkt[47] (net)                              3.2584              0.0000     0.4226 f
  core/be/icc_place47/INP (NBUFFX8)                               0.0319    0.0000 &   0.4226 f
  core/be/icc_place47/Z (NBUFFX8)                                 0.0424    0.0728 @   0.4954 f
  core/be/n108 (net)                            5      35.9516              0.0000     0.4954 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.4954 f
  core/be/be_checker/wb_pkt_i[47] (net)                35.9516              0.0000     0.4954 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.4954 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      35.9516              0.0000     0.4954 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.4954 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  35.9516     0.0000     0.4954 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4954 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  35.9516   0.0000     0.4954 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0307  -0.0044 @   0.4910 f d 
  data arrival time                                                                    0.4910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2671     0.2671
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)   0.1950   0.0000   0.2671 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/Q (DFFX1)   0.0521   0.2192     0.4863 f
  core/be/be_calculator/calc_stage_reg/data_o[147] (net)     3  12.2075     0.0000     0.4863 f
  core/be/be_calculator/calc_stage_reg/data_o[147] (bsg_dff_width_p415_0)   0.0000     0.4863 f
  core/be/be_calculator/commit_pkt_o[52] (net)         12.2075              0.0000     0.4863 f
  core/be/be_calculator/calc_stage_reg/data_i[230] (bsg_dff_width_p415_0)   0.0000     0.4863 f
  core/be/be_calculator/calc_stage_reg/data_i[230] (net)  12.2075           0.0000     0.4863 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/D (DFFX1)   0.0521   0.0001 &   0.4865 f
  data arrival time                                                                    0.4865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2739     0.2739
  clock reconvergence pessimism                                            -0.0018     0.2721
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)          0.0000     0.2721 r
  library hold time                                                         0.0140     0.2861
  data required time                                                                   0.2861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2861
  data arrival time                                                                   -0.4865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_309_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.1575   0.0000   0.2464 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0557   0.2185     0.4649 f
  core/be/be_calculator/calc_stage_reg/data_o[226] (net)     4  13.7650     0.0000     0.4649 f
  core/be/be_calculator/calc_stage_reg/data_o[226] (bsg_dff_width_p415_0)   0.0000     0.4649 f
  core/be/be_calculator/commit_pkt_o[87] (net)         13.7650              0.0000     0.4649 f
  core/be/be_calculator/calc_stage_reg/data_i[309] (bsg_dff_width_p415_0)   0.0000     0.4649 f
  core/be/be_calculator/calc_stage_reg/data_i[309] (net)  13.7650           0.0000     0.4649 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/D (DFFX1)   0.0557  -0.0042 &   0.4606 f
  data arrival time                                                                    0.4606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2517     0.2517
  clock reconvergence pessimism                                            -0.0018     0.2499
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/CLK (DFFX1)          0.0000     0.2499 r
  library hold time                                                         0.0104     0.2603
  data required time                                                                   0.2603
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2603
  data arrival time                                                                   -0.4606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_322_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2661     0.2661
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.1945   0.0000   0.2661 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0502   0.2179     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (net)     4  11.3369     0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (bsg_dff_width_p415_0)   0.0000     0.4840 f
  core/be/be_calculator/commit_pkt_o[100] (net)        11.3369              0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (bsg_dff_width_p415_0)   0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (net)  11.3369           0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/D (DFFX1)   0.0502   0.0001 &   0.4841 f
  data arrival time                                                                    0.4841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  clock reconvergence pessimism                                            -0.0018     0.2693
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/CLK (DFFX1)          0.0000     0.2693 r
  library hold time                                                         0.0145     0.2838
  data required time                                                                   0.2838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2838
  data arrival time                                                                   -0.4841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2499     0.2499
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/CLK (DFFX1)   0.1221   0.0000   0.2499 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/Q (DFFX1)   0.0525   0.2129   0.4628 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (net)     3  12.2912   0.0000   0.4628 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4628 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (net)  12.2912           0.0000     0.4628 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (bp_be_scheduler_02_0)   0.0000     0.4628 f
  core/be/be_checker/dispatch_pkt_o[223] (net)         12.2912              0.0000     0.4628 f
  core/be/be_checker/dispatch_pkt_o[223] (bp_be_checker_top_02_0)           0.0000     0.4628 f
  core/be/dispatch_pkt[219] (net)                      12.2912              0.0000     0.4628 f
  core/be/be_calculator/dispatch_pkt_i[223] (bp_be_calculator_top_02_0)     0.0000     0.4628 f
  core/be/be_calculator/dispatch_pkt_i[223] (net)      12.2912              0.0000     0.4628 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (bsg_dff_width_p415_0)    0.0000     0.4628 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (net)  12.2912            0.0000     0.4628 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/D (DFFX1)   0.0525    0.0001 &   0.4629 f
  data arrival time                                                                    0.4629

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2578     0.2578
  clock reconvergence pessimism                                            -0.0035     0.2542
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)           0.0000     0.2542 r
  library hold time                                                         0.0083     0.2625
  data required time                                                                   0.2625
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2625
  data arrival time                                                                   -0.4629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2326     0.2326
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0797   0.0000   0.2326 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0317   0.1908     0.4234 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.1678     0.0000     0.4234 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4234 f
  core/be/be_calculator/wb_pkt_o[61] (net)              3.1678              0.0000     0.4234 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4234 f
  core/be/wb_pkt[61] (net)                              3.1678              0.0000     0.4234 f
  core/be/icc_place94/INP (NBUFFX8)                               0.0317    0.0000 &   0.4234 f
  core/be/icc_place94/Z (NBUFFX8)                                 0.0428    0.0724 @   0.4959 f
  core/be/n155 (net)                            5      34.7189              0.0000     0.4959 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.4959 f
  core/be/be_checker/wb_pkt_i[61] (net)                34.7189              0.0000     0.4959 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.4959 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      34.7189              0.0000     0.4959 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.4959 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  34.7189     0.0000     0.4959 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4959 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  34.7189   0.0000     0.4959 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0428  -0.0030 @   0.4928 f d 
  data arrival time                                                                    0.4928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2300     0.2300
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0797   0.0000   0.2300 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0326   0.1916     0.4216 f
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     1   3.5671     0.0000     0.4216 f
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.4216 f
  core/be/be_calculator/wb_pkt_o[38] (net)              3.5671              0.0000     0.4216 f
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)            0.0000     0.4216 f
  core/be/wb_pkt[38] (net)                              3.5671              0.0000     0.4216 f
  core/be/icc_place40/INP (NBUFFX8)                               0.0326    0.0000 &   0.4217 f
  core/be/icc_place40/Z (NBUFFX8)                                 0.0419    0.0723 @   0.4939 f
  core/be/n101 (net)                            5      33.4090              0.0000     0.4939 f
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)                  0.0000     0.4939 f
  core/be/be_checker/wb_pkt_i[38] (net)                33.4090              0.0000     0.4939 f
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)          0.0000     0.4939 f
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      33.4090              0.0000     0.4939 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)   0.0000   0.4939 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  33.4090     0.0000     0.4939 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4939 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  33.4090   0.0000     0.4939 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[38] (saed90_64x32_2P)   0.0303  -0.0011 @   0.4929 f d 
  data arrival time                                                                    0.4929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2005


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_304_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2668     0.2668
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/CLK (DFFX1)   0.1950   0.0000   0.2668 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/Q (DFFX1)   0.0510   0.2184     0.4853 f
  core/be/be_calculator/calc_stage_reg/data_o[221] (net)     4  11.6816     0.0000     0.4853 f
  core/be/be_calculator/calc_stage_reg/data_o[221] (bsg_dff_width_p415_0)   0.0000     0.4853 f
  core/be/be_calculator/commit_pkt_o[82] (net)         11.6816              0.0000     0.4853 f
  core/be/be_calculator/calc_stage_reg/data_i[304] (bsg_dff_width_p415_0)   0.0000     0.4853 f
  core/be/be_calculator/calc_stage_reg/data_i[304] (net)  11.6816           0.0000     0.4853 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/D (DFFX1)   0.0510   0.0000 &   0.4853 f
  data arrival time                                                                    0.4853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2722     0.2722
  clock reconvergence pessimism                                            -0.0018     0.2704
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/CLK (DFFX1)          0.0000     0.2704 r
  library hold time                                                         0.0143     0.2848
  data required time                                                                   0.2848
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2848
  data arrival time                                                                   -0.4853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2005


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_326_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2653     0.2653
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.1945   0.0000   0.2653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0518   0.2189     0.4842 f
  core/be/be_calculator/calc_stage_reg/data_o[243] (net)     4  12.0362     0.0000     0.4842 f
  core/be/be_calculator/calc_stage_reg/data_o[243] (bsg_dff_width_p415_0)   0.0000     0.4842 f
  core/be/be_calculator/commit_pkt_o[104] (net)        12.0362              0.0000     0.4842 f
  core/be/be_calculator/calc_stage_reg/data_i[326] (bsg_dff_width_p415_0)   0.0000     0.4842 f
  core/be/be_calculator/calc_stage_reg/data_i[326] (net)  12.0362           0.0000     0.4842 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/D (DFFX1)   0.0518   0.0001 &   0.4843 f
  data arrival time                                                                    0.4843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2713     0.2713
  clock reconvergence pessimism                                            -0.0018     0.2695
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/CLK (DFFX1)          0.0000     0.2695 r
  library hold time                                                         0.0141     0.2836
  data required time                                                                   0.2836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2836
  data arrival time                                                                   -0.4843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2007


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2494     0.2494
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1178   0.0000   0.2494 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0326   0.1787   0.4281 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   2.4793   0.0000   0.4281 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.4281 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   2.4793      0.0000     0.4281 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.4281 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   2.4793   0.0000   0.4281 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0326   0.0000 &   0.4281 r
  data arrival time                                                                    0.4281

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2545     0.2545
  clock reconvergence pessimism                                            -0.0022     0.2523
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.2523 r
  library hold time                                                        -0.0249     0.2274
  data required time                                                                   0.2274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2274
  data arrival time                                                                   -0.4281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2007


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2492     0.2492
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1178   0.0000   0.2492 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0327   0.1788   0.4280 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.5203   0.0000   0.4280 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.4280 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.5203      0.0000     0.4280 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.4280 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.5203   0.0000   0.4280 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0327   0.0000 &   0.4280 r
  data arrival time                                                                    0.4280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2543     0.2543
  clock reconvergence pessimism                                            -0.0022     0.2522
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.2522 r
  library hold time                                                        -0.0250     0.2272
  data required time                                                                   0.2272
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2272
  data arrival time                                                                   -0.4280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2311     0.2311
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0797   0.0000   0.2311 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0312   0.1904     0.4215 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   2.9392     0.0000     0.4215 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4215 f
  core/be/be_calculator/wb_pkt_o[43] (net)              2.9392              0.0000     0.4215 f
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.4215 f
  core/be/wb_pkt[43] (net)                              2.9392              0.0000     0.4215 f
  core/be/icc_place43/INP (NBUFFX8)                               0.0312    0.0000 &   0.4215 f
  core/be/icc_place43/Z (NBUFFX8)                                 0.0397    0.0712 @   0.4927 f
  core/be/n104 (net)                            5      29.7531              0.0000     0.4927 f
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.4927 f
  core/be/be_checker/wb_pkt_i[43] (net)                29.7531              0.0000     0.4927 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.4927 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      29.7531              0.0000     0.4927 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.4927 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  29.7531     0.0000     0.4927 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4927 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  29.7531   0.0000     0.4927 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0287   0.0006 @   0.4933 f d 
  data arrival time                                                                    0.4933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2315     0.2315
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0797   0.0000   0.2315 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0326   0.1916     0.4231 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.5515     0.0000     0.4231 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4231 f
  core/be/be_calculator/wb_pkt_o[46] (net)              3.5515              0.0000     0.4231 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4231 f
  core/be/wb_pkt[46] (net)                              3.5515              0.0000     0.4231 f
  core/be/icc_place50/INP (NBUFFX8)                               0.0326    0.0000 &   0.4231 f
  core/be/icc_place50/Z (NBUFFX8)                                 0.0414    0.0726 @   0.4956 f
  core/be/n111 (net)                            5      33.9573              0.0000     0.4956 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.4956 f
  core/be/be_checker/wb_pkt_i[46] (net)                33.9573              0.0000     0.4956 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.4956 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      33.9573              0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.4956 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  33.9573     0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  33.9573   0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0300  -0.0041 @   0.4916 f d 
  data arrival time                                                                    0.4916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2490     0.2490
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1178   0.0000   0.2490 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0332   0.1791   0.4281 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.7026   0.0000   0.4281 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.4281 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.7026      0.0000     0.4281 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.4281 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.7026   0.0000   0.4281 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0332   0.0000 &   0.4281 r
  data arrival time                                                                    0.4281

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2544     0.2544
  clock reconvergence pessimism                                            -0.0022     0.2522
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.2522 r
  library hold time                                                        -0.0251     0.2271
  data required time                                                                   0.2271
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2271
  data arrival time                                                                   -0.4281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2010


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_301_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2632     0.2632
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.1935   0.0000   0.2632 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/Q (DFFX1)   0.0523   0.2193     0.4825 f
  core/be/be_calculator/calc_stage_reg/data_o[218] (net)     4  12.2930     0.0000     0.4825 f
  core/be/be_calculator/calc_stage_reg/data_o[218] (bsg_dff_width_p415_0)   0.0000     0.4825 f
  core/be/be_calculator/commit_pkt_o[79] (net)         12.2930              0.0000     0.4825 f
  core/be/be_calculator/calc_stage_reg/data_i[301] (bsg_dff_width_p415_0)   0.0000     0.4825 f
  core/be/be_calculator/calc_stage_reg/data_i[301] (net)  12.2930           0.0000     0.4825 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/D (DFFX1)   0.0523  -0.0008 &   0.4817 f
  data arrival time                                                                    0.4817

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2685     0.2685
  clock reconvergence pessimism                                            -0.0018     0.2667
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/CLK (DFFX1)          0.0000     0.2667 r
  library hold time                                                         0.0139     0.2806
  data required time                                                                   0.2806
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2806
  data arrival time                                                                   -0.4817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2010


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_316_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2655     0.2655
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.1945   0.0000   0.2655 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0509   0.2184     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (net)     4  11.6567     0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (bsg_dff_width_p415_0)   0.0000     0.4839 f
  core/be/be_calculator/commit_pkt_o[94] (net)         11.6567              0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (bsg_dff_width_p415_0)   0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (net)  11.6567           0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/D (DFFX1)   0.0509   0.0002 &   0.4841 f
  data arrival time                                                                    0.4841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2705     0.2705
  clock reconvergence pessimism                                            -0.0018     0.2687
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/CLK (DFFX1)          0.0000     0.2687 r
  library hold time                                                         0.0143     0.2830
  data required time                                                                   0.2830
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2830
  data arrival time                                                                   -0.4841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2010


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2485     0.2485
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1221   0.0000    0.2485 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0356    0.1813     0.4298 r
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   3.5614      0.0000     0.4298 r
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.4298 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   3.5614    0.0000     0.4298 r
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.4298 r
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   3.5614           0.0000     0.4298 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0356   0.0000 &   0.4299 r
  data arrival time                                                                    0.4299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2579     0.2579
  clock reconvergence pessimism                                            -0.0035     0.2544
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.2544 r
  library hold time                                                        -0.0257     0.2287
  data required time                                                                   0.2287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2287
  data arrival time                                                                   -0.4299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2486     0.2486
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1162    0.0000     0.2486 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0317    0.1779     0.4265 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.1756        0.0000     0.4265 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.4265 r
  core/be/be_calculator/exc_stage_r[4] (net)            2.1756              0.0000     0.4265 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.4265 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.1756              0.0000     0.4265 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0317    0.0000 &   0.4265 r
  data arrival time                                                                    0.4265

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2536     0.2536
  clock reconvergence pessimism                                            -0.0035     0.2500
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.2500 r
  library hold time                                                        -0.0248     0.2253
  data required time                                                                   0.2253
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2253
  data arrival time                                                                   -0.4265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2012


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2470     0.2470
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.1160   0.0000    0.2470 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0318    0.1779     0.4249 r
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   2.1818      0.0000     0.4249 r
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.4249 r
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   2.1818          0.0000     0.4249 r
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.4249 r
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   2.1818           0.0000     0.4249 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0318   0.0000 &   0.4249 r
  data arrival time                                                                    0.4249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2520     0.2520
  clock reconvergence pessimism                                            -0.0035     0.2485
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.2485 r
  library hold time                                                        -0.0248     0.2237
  data required time                                                                   0.2237
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2237
  data arrival time                                                                   -0.4249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2012


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2470     0.2470
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1160   0.0000   0.2470 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0318   0.1779     0.4249 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.1804     0.0000     0.4249 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.4249 r
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.1804          0.0000     0.4249 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.4249 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.1804           0.0000     0.4249 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0318   0.0000 &   0.4249 r
  data arrival time                                                                    0.4249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2520     0.2520
  clock reconvergence pessimism                                            -0.0035     0.2484
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.2484 r
  library hold time                                                        -0.0248     0.2236
  data required time                                                                   0.2236
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2236
  data arrival time                                                                   -0.4249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2747     0.2747
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/CLK (DFFX1)   0.1702   0.0000   0.2747 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/Q (DFFX1)   0.0521   0.2171   0.4919 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (net)     2  12.1733   0.0000   0.4919 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4919 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (net)  12.1733            0.0000     0.4919 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (bp_be_scheduler_02_0)    0.0000     0.4919 f
  core/be/be_checker/dispatch_pkt_o[11] (net)          12.1733              0.0000     0.4919 f
  core/be/be_checker/dispatch_pkt_o[11] (bp_be_checker_top_02_0)            0.0000     0.4919 f
  core/be/dispatch_pkt[11] (net)                       12.1733              0.0000     0.4919 f
  core/be/be_calculator/dispatch_pkt_i[11] (bp_be_calculator_top_02_0)      0.0000     0.4919 f
  core/be/be_calculator/dispatch_pkt_i[11] (net)       12.1733              0.0000     0.4919 f
  core/be/be_calculator/reservation_reg/data_i[11] (bsg_dff_width_p295_0)   0.0000     0.4919 f
  core/be/be_calculator/reservation_reg/data_i[11] (net)  12.1733           0.0000     0.4919 f
  core/be/be_calculator/reservation_reg/data_r_reg_11_/D (DFFX1)   0.0521  -0.0014 &   0.4905 f
  data arrival time                                                                    0.4905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2805     0.2805
  clock reconvergence pessimism                                            -0.0035     0.2770
  core/be/be_calculator/reservation_reg/data_r_reg_11_/CLK (DFFX1)          0.0000     0.2770 r
  library hold time                                                         0.0122     0.2892
  data required time                                                                   0.2892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2892
  data arrival time                                                                   -0.4905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: clint/resp_buffer/head_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/resp_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2546     0.2546
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                        0.1936    0.0000     0.2546 r
  clint/resp_buffer/head_r_reg/QN (DFFX1)                         0.0455    0.1443     0.3989 f
  clint/resp_buffer/n10 (net)                   1       2.2527              0.0000     0.3989 f
  clint/resp_buffer/U11/IN4 (OA221X1)                             0.0455    0.0000 &   0.3989 f
  clint/resp_buffer/U11/Q (OA221X1)                               0.0347    0.0781     0.4770 f
  clint/resp_buffer/n14 (net)                   1       2.2931              0.0000     0.4770 f
  clint/resp_buffer/head_r_reg/D (DFFX1)                          0.0347    0.0000 &   0.4770 f
  data arrival time                                                                    0.4770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2598     0.2598
  clock reconvergence pessimism                                            -0.0021     0.2577
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                                  0.0000     0.2577 r
  library hold time                                                         0.0179     0.2757
  data required time                                                                   0.2757
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2757
  data arrival time                                                                   -0.4770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2326     0.2326
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0797   0.0000   0.2326 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0317   0.1908     0.4234 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.1678     0.0000     0.4234 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4234 f
  core/be/be_calculator/wb_pkt_o[61] (net)              3.1678              0.0000     0.4234 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4234 f
  core/be/wb_pkt[61] (net)                              3.1678              0.0000     0.4234 f
  core/be/icc_place94/INP (NBUFFX8)                               0.0317    0.0000 &   0.4234 f
  core/be/icc_place94/Z (NBUFFX8)                                 0.0428    0.0724 @   0.4959 f
  core/be/n155 (net)                            5      34.7189              0.0000     0.4959 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.4959 f
  core/be/be_checker/wb_pkt_i[61] (net)                34.7189              0.0000     0.4959 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.4959 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      34.7189              0.0000     0.4959 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.4959 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  34.7189     0.0000     0.4959 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4959 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  34.7189   0.0000     0.4959 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0428  -0.0037 @   0.4922 f d 
  data arrival time                                                                    0.4922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2665     0.2665
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/CLK (DFFX1)   0.1958   0.0000   0.2665 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/Q (DFFX1)   0.0517   0.2190   0.4855 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (net)     2  12.0299   0.0000   0.4855 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4855 f
  core/be/be_checker/scheduler/dispatch_pkt_o[3] (net)  12.0299             0.0000     0.4855 f
  core/be/be_checker/scheduler/dispatch_pkt_o[3] (bp_be_scheduler_02_0)     0.0000     0.4855 f
  core/be/be_checker/dispatch_pkt_o[3] (net)           12.0299              0.0000     0.4855 f
  core/be/be_checker/dispatch_pkt_o[3] (bp_be_checker_top_02_0)             0.0000     0.4855 f
  core/be/dispatch_pkt[3] (net)                        12.0299              0.0000     0.4855 f
  core/be/be_calculator/dispatch_pkt_i[3] (bp_be_calculator_top_02_0)       0.0000     0.4855 f
  core/be/be_calculator/dispatch_pkt_i[3] (net)        12.0299              0.0000     0.4855 f
  core/be/be_calculator/reservation_reg/data_i[3] (bsg_dff_width_p295_0)    0.0000     0.4855 f
  core/be/be_calculator/reservation_reg/data_i[3] (net)  12.0299            0.0000     0.4855 f
  core/be/be_calculator/reservation_reg/data_r_reg_3_/D (DFFX1)   0.0517    0.0001 &   0.4857 f
  data arrival time                                                                    0.4857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2718     0.2718
  clock reconvergence pessimism                                            -0.0018     0.2700
  core/be/be_calculator/reservation_reg/data_r_reg_3_/CLK (DFFX1)           0.0000     0.2700 r
  library hold time                                                         0.0141     0.2841
  data required time                                                                   0.2841
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2841
  data arrival time                                                                   -0.4857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2316     0.2316
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0797   0.0000   0.2316 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0323   0.1913     0.4229 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.4420     0.0000     0.4229 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4229 f
  core/be/be_calculator/wb_pkt_o[41] (net)              3.4420              0.0000     0.4229 f
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4229 f
  core/be/wb_pkt[41] (net)                              3.4420              0.0000     0.4229 f
  core/be/icc_place53/INP (NBUFFX8)                               0.0323    0.0000 &   0.4229 f
  core/be/icc_place53/Z (NBUFFX8)                                 0.0407    0.0722 @   0.4951 f
  core/be/n114 (net)                            5      32.5342              0.0000     0.4951 f
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.4951 f
  core/be/be_checker/wb_pkt_i[41] (net)                32.5342              0.0000     0.4951 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.4951 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      32.5342              0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.4951 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  32.5342     0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  32.5342   0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)   0.0295  -0.0011 @   0.4940 f d 
  data arrival time                                                                    0.4940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2530     0.2530
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1221   0.0000    0.2530 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0318    0.1788     0.4318 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   2.1905      0.0000     0.4318 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.4318 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   2.1905    0.0000     0.4318 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.4318 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   2.1905           0.0000     0.4318 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0318   0.0000 &   0.4318 r
  data arrival time                                                                    0.4318

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2582     0.2582
  clock reconvergence pessimism                                            -0.0035     0.2547
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.2547 r
  library hold time                                                        -0.0245     0.2302
  data required time                                                                   0.2302
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2302
  data arrival time                                                                   -0.4318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2300     0.2300
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0797   0.0000   0.2300 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0326   0.1916     0.4216 f
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     1   3.5671     0.0000     0.4216 f
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.4216 f
  core/be/be_calculator/wb_pkt_o[38] (net)              3.5671              0.0000     0.4216 f
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)            0.0000     0.4216 f
  core/be/wb_pkt[38] (net)                              3.5671              0.0000     0.4216 f
  core/be/icc_place40/INP (NBUFFX8)                               0.0326    0.0000 &   0.4217 f
  core/be/icc_place40/Z (NBUFFX8)                                 0.0419    0.0723 @   0.4939 f
  core/be/n101 (net)                            5      33.4090              0.0000     0.4939 f
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)                  0.0000     0.4939 f
  core/be/be_checker/wb_pkt_i[38] (net)                33.4090              0.0000     0.4939 f
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)          0.0000     0.4939 f
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      33.4090              0.0000     0.4939 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)   0.0000   0.4939 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  33.4090     0.0000     0.4939 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4939 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  33.4090   0.0000     0.4939 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[38] (saed90_64x32_2P)   0.0304  -0.0016 @   0.4923 f d 
  data arrival time                                                                    0.4923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2316     0.2316
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0797   0.0000   0.2316 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0325   0.1915     0.4231 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.5039     0.0000     0.4231 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4231 f
  core/be/be_calculator/wb_pkt_o[40] (net)              3.5039              0.0000     0.4231 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4231 f
  core/be/wb_pkt[40] (net)                              3.5039              0.0000     0.4231 f
  core/be/icc_place45/INP (NBUFFX8)                               0.0325    0.0000 &   0.4231 f
  core/be/icc_place45/Z (NBUFFX8)                                 0.0423    0.0725 @   0.4956 f
  core/be/n106 (net)                            5      34.3742              0.0000     0.4956 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.4956 f
  core/be/be_checker/wb_pkt_i[40] (net)                34.3742              0.0000     0.4956 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.4956 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      34.3742              0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.4956 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  34.3742     0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  34.3742   0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)   0.0307  -0.0032 @   0.4924 f d 
  data arrival time                                                                    0.4924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2017


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2753     0.2753
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/CLK (DFFX1)   0.1702   0.0000   0.2753 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/Q (DFFX1)   0.0491   0.2151   0.4904 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (net)     2  10.8371   0.0000   0.4904 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4904 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (net)  10.8371            0.0000     0.4904 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (bp_be_scheduler_02_0)    0.0000     0.4904 f
  core/be/be_checker/dispatch_pkt_o[12] (net)          10.8371              0.0000     0.4904 f
  core/be/be_checker/dispatch_pkt_o[12] (bp_be_checker_top_02_0)            0.0000     0.4904 f
  core/be/dispatch_pkt[12] (net)                       10.8371              0.0000     0.4904 f
  core/be/be_calculator/dispatch_pkt_i[12] (bp_be_calculator_top_02_0)      0.0000     0.4904 f
  core/be/be_calculator/dispatch_pkt_i[12] (net)       10.8371              0.0000     0.4904 f
  core/be/be_calculator/reservation_reg/data_i[12] (bsg_dff_width_p295_0)   0.0000     0.4904 f
  core/be/be_calculator/reservation_reg/data_i[12] (net)  10.8371           0.0000     0.4904 f
  core/be/be_calculator/reservation_reg/data_r_reg_12_/D (DFFX1)   0.0491  -0.0038 &   0.4866 f
  data arrival time                                                                    0.4866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2719     0.2719
  clock reconvergence pessimism                                            -0.0018     0.2701
  core/be/be_calculator/reservation_reg/data_r_reg_12_/CLK (DFFX1)          0.0000     0.2701 r
  library hold time                                                         0.0147     0.2848
  data required time                                                                   0.2848
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2848
  data arrival time                                                                   -0.4866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2017


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2492     0.2492
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1178   0.0000   0.2492 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0337   0.1794   0.4286 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.8629   0.0000   0.4286 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.4286 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.8629      0.0000     0.4286 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.4286 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.8629   0.0000   0.4286 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0337   0.0000 &   0.4287 r
  data arrival time                                                                    0.4287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2543     0.2543
  clock reconvergence pessimism                                            -0.0022     0.2521
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.2521 r
  library hold time                                                        -0.0253     0.2269
  data required time                                                                   0.2269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2269
  data arrival time                                                                   -0.4287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2018


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2754     0.2754
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/CLK (DFFX1)   0.1710   0.0000     0.2754 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/Q (DFFX1)    0.0492    0.2152     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (net)     2  10.8903       0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (bsg_dff_width_p415_0)     0.0000     0.4907 f
  core/be/be_calculator/calc_stage_r_0__irf_w_v_ (net)  10.8903             0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (bsg_dff_width_p415_0)    0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (net)  10.8903            0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/D (DFFX1)   0.0492    0.0004 &   0.4911 f
  data arrival time                                                                    0.4911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2800     0.2800
  clock reconvergence pessimism                                            -0.0035     0.2764
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)           0.0000     0.2764 r
  library hold time                                                         0.0129     0.2893
  data required time                                                                   0.2893
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2893
  data arrival time                                                                   -0.4911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2018


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2482     0.2482
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1162   0.0000     0.2482 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0325    0.1784     0.4266 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.4301       0.0000     0.4266 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.4266 r
  core/be/be_calculator/exc_stage_r[12] (net)           2.4301              0.0000     0.4266 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.4266 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.4301             0.0000     0.4266 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0325    0.0000 &   0.4266 r
  data arrival time                                                                    0.4266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2532     0.2532
  clock reconvergence pessimism                                            -0.0035     0.2497
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.2497 r
  library hold time                                                        -0.0250     0.2247
  data required time                                                                   0.2247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2247
  data arrival time                                                                   -0.4266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2019


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_211_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2463     0.2463
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)   0.1575   0.0000   0.2463 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/Q (DFFX1)   0.0557   0.2185     0.4648 f
  core/be/be_calculator/calc_stage_reg/data_o[128] (net)     3  13.7687     0.0000     0.4648 f
  core/be/be_calculator/calc_stage_reg/data_o[128] (bsg_dff_width_p415_0)   0.0000     0.4648 f
  core/be/be_calculator/commit_pkt_o[33] (net)         13.7687              0.0000     0.4648 f
  core/be/be_calculator/calc_stage_reg/data_i[211] (bsg_dff_width_p415_0)   0.0000     0.4648 f
  core/be/be_calculator/calc_stage_reg/data_i[211] (net)  13.7687           0.0000     0.4648 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/D (DFFX1)   0.0557  -0.0033 &   0.4615 f
  data arrival time                                                                    0.4615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2510     0.2510
  clock reconvergence pessimism                                            -0.0018     0.2492
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/CLK (DFFX1)          0.0000     0.2492 r
  library hold time                                                         0.0104     0.2596
  data required time                                                                   0.2596
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2596
  data arrival time                                                                   -0.4615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2019


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2753     0.2753
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/CLK (DFFX1)   0.1702   0.0000   0.2753 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/Q (DFFX1)   0.0489   0.2149   0.4902 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (net)     2  10.7370   0.0000   0.4902 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4902 f
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (net)  10.7370             0.0000     0.4902 f
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (bp_be_scheduler_02_0)     0.0000     0.4902 f
  core/be/be_checker/dispatch_pkt_o[2] (net)           10.7370              0.0000     0.4902 f
  core/be/be_checker/dispatch_pkt_o[2] (bp_be_checker_top_02_0)             0.0000     0.4902 f
  core/be/dispatch_pkt[2] (net)                        10.7370              0.0000     0.4902 f
  core/be/be_calculator/dispatch_pkt_i[2] (bp_be_calculator_top_02_0)       0.0000     0.4902 f
  core/be/be_calculator/dispatch_pkt_i[2] (net)        10.7370              0.0000     0.4902 f
  core/be/be_calculator/reservation_reg/data_i[2] (bsg_dff_width_p295_0)    0.0000     0.4902 f
  core/be/be_calculator/reservation_reg/data_i[2] (net)  10.7370            0.0000     0.4902 f
  core/be/be_calculator/reservation_reg/data_r_reg_2_/D (DFFX1)   0.0489   -0.0024 &   0.4878 f
  data arrival time                                                                    0.4878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2727     0.2727
  clock reconvergence pessimism                                            -0.0018     0.2709
  core/be/be_calculator/reservation_reg/data_r_reg_2_/CLK (DFFX1)           0.0000     0.2709 r
  library hold time                                                         0.0148     0.2857
  data required time                                                                   0.2857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2857
  data arrival time                                                                   -0.4878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2021


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2341     0.2341
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0797   0.0000   0.2341 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0326   0.1915     0.4256 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.5454     0.0000     0.4256 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4256 f
  core/be/be_calculator/wb_pkt_o[52] (net)              3.5454              0.0000     0.4256 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4256 f
  core/be/wb_pkt[52] (net)                              3.5454              0.0000     0.4256 f
  core/be/icc_place59/INP (NBUFFX8)                               0.0326    0.0000 &   0.4256 f
  core/be/icc_place59/Z (NBUFFX8)                                 0.0433    0.0731 @   0.4987 f
  core/be/n120 (net)                            5      36.8444              0.0000     0.4987 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.4987 f
  core/be/be_checker/wb_pkt_i[52] (net)                36.8444              0.0000     0.4987 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.4987 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      36.8444              0.0000     0.4987 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.4987 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  36.8444     0.0000     0.4987 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4987 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  36.8444   0.0000     0.4987 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0315  -0.0058 @   0.4929 f d 
  data arrival time                                                                    0.4929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2022


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2482     0.2482
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1162   0.0000     0.2482 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0328    0.1786     0.4268 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.5729       0.0000     0.4268 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.4268 r
  core/be/be_calculator/exc_stage_r[14] (net)           2.5729              0.0000     0.4268 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.4268 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.5729             0.0000     0.4268 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0328    0.0000 &   0.4268 r
  data arrival time                                                                    0.4268

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2533     0.2533
  clock reconvergence pessimism                                            -0.0035     0.2497
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.2497 r
  library hold time                                                        -0.0251     0.2246
  data required time                                                                   0.2246
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2246
  data arrival time                                                                   -0.4268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2022


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2311     0.2311
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0797   0.0000   0.2311 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0312   0.1904     0.4215 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   2.9392     0.0000     0.4215 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4215 f
  core/be/be_calculator/wb_pkt_o[43] (net)              2.9392              0.0000     0.4215 f
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.4215 f
  core/be/wb_pkt[43] (net)                              2.9392              0.0000     0.4215 f
  core/be/icc_place43/INP (NBUFFX8)                               0.0312    0.0000 &   0.4215 f
  core/be/icc_place43/Z (NBUFFX8)                                 0.0397    0.0712 @   0.4927 f
  core/be/n104 (net)                            5      29.7531              0.0000     0.4927 f
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.4927 f
  core/be/be_checker/wb_pkt_i[43] (net)                29.7531              0.0000     0.4927 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.4927 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      29.7531              0.0000     0.4927 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.4927 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  29.7531     0.0000     0.4927 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4927 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  29.7531   0.0000     0.4927 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0287   0.0002 @   0.4929 f d 
  data arrival time                                                                    0.4929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2022


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2313     0.2313
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0797   0.0000   0.2313 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0337   0.1925     0.4238 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.0286     0.0000     0.4238 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4238 f
  core/be/be_calculator/wb_pkt_o[42] (net)              4.0286              0.0000     0.4238 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4238 f
  core/be/wb_pkt[42] (net)                              4.0286              0.0000     0.4238 f
  core/be/icc_place42/INP (NBUFFX8)                               0.0337    0.0000 &   0.4238 f
  core/be/icc_place42/Z (NBUFFX8)                                 0.0411    0.0725 @   0.4963 f
  core/be/n103 (net)                            5      32.7656              0.0000     0.4963 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.4963 f
  core/be/be_checker/wb_pkt_i[42] (net)                32.7656              0.0000     0.4963 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.4963 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      32.7656              0.0000     0.4963 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.4963 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  32.7656     0.0000     0.4963 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4963 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  32.7656   0.0000     0.4963 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0298  -0.0016 @   0.4947 f d 
  data arrival time                                                                    0.4947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2341     0.2341
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0797   0.0000   0.2341 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0331   0.1920     0.4261 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.7855     0.0000     0.4261 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4261 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.7855              0.0000     0.4261 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4261 f
  core/be/wb_pkt[60] (net)                              3.7855              0.0000     0.4261 f
  core/be/icc_place54/INP (NBUFFX8)                               0.0331    0.0000 &   0.4261 f
  core/be/icc_place54/Z (NBUFFX8)                                 0.0451    0.0741 @   0.5003 f
  core/be/n115 (net)                            5      40.1640              0.0000     0.5003 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5003 f
  core/be/be_checker/wb_pkt_i[60] (net)                40.1640              0.0000     0.5003 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5003 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      40.1640              0.0000     0.5003 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5003 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  40.1640     0.0000     0.5003 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5003 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  40.1640   0.0000     0.5003 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0451  -0.0056 @   0.4947 f d 
  data arrival time                                                                    0.4947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_328_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2658     0.2658
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.1945   0.0000   0.2658 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0547   0.2209     0.4867 f
  core/be/be_calculator/calc_stage_reg/data_o[245] (net)     4  13.3263     0.0000     0.4867 f
  core/be/be_calculator/calc_stage_reg/data_o[245] (bsg_dff_width_p415_0)   0.0000     0.4867 f
  core/be/be_calculator/commit_pkt_o[106] (net)        13.3263              0.0000     0.4867 f
  core/be/be_calculator/calc_stage_reg/data_i[328] (bsg_dff_width_p415_0)   0.0000     0.4867 f
  core/be/be_calculator/calc_stage_reg/data_i[328] (net)  13.3263           0.0000     0.4867 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/D (DFFX1)   0.0547  -0.0008 &   0.4859 f
  data arrival time                                                                    0.4859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2719     0.2719
  clock reconvergence pessimism                                            -0.0018     0.2701
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/CLK (DFFX1)          0.0000     0.2701 r
  library hold time                                                         0.0134     0.2835
  data required time                                                                   0.2835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2835
  data arrival time                                                                   -0.4859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2493     0.2493
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1178   0.0000   0.2493 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0345   0.1800   0.4293 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   3.1748   0.0000   0.4293 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.4293 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   3.1748      0.0000     0.4293 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.4293 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   3.1748   0.0000   0.4293 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0345   0.0000 &   0.4293 r
  data arrival time                                                                    0.4293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2544     0.2544
  clock reconvergence pessimism                                            -0.0022     0.2523
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.2523 r
  library hold time                                                        -0.0255     0.2267
  data required time                                                                   0.2267
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2267
  data arrival time                                                                   -0.4293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2470     0.2470
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1160   0.0000   0.2470 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0333   0.1789     0.4258 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.7236     0.0000     0.4258 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.4258 r
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.7236          0.0000     0.4258 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.4258 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.7236           0.0000     0.4258 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0333   0.0000 &   0.4259 r
  data arrival time                                                                    0.4259

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2520     0.2520
  clock reconvergence pessimism                                            -0.0035     0.2484
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.2484 r
  library hold time                                                        -0.0252     0.2232
  data required time                                                                   0.2232
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2232
  data arrival time                                                                   -0.4259
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2755     0.2755
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/CLK (DFFX1)   0.1710   0.0000     0.2755 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/Q (DFFX1)    0.0533    0.2180     0.4935 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (net)     2  12.6908       0.0000     0.4935 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (bsg_dff_width_p415_0)     0.0000     0.4935 f
  core/be/be_calculator/calc_stage_r_0__pipe_mem_v_ (net)  12.6908          0.0000     0.4935 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (bsg_dff_width_p415_0)    0.0000     0.4935 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (net)  12.6908            0.0000     0.4935 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/D (DFFX1)   0.0533   -0.0016 &   0.4919 f
  data arrival time                                                                    0.4919

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2808     0.2808
  clock reconvergence pessimism                                            -0.0035     0.2772
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)           0.0000     0.2772 r
  library hold time                                                         0.0119     0.2891
  data required time                                                                   0.2891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2891
  data arrival time                                                                   -0.4919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2488     0.2488
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1162    0.0000     0.2488 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0334    0.1790     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.7712        0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.4278 r
  core/be/be_calculator/exc_stage_r[3] (net)            2.7712              0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.7712              0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0334    0.0000 &   0.4278 r
  data arrival time                                                                    0.4278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2537     0.2537
  clock reconvergence pessimism                                            -0.0035     0.2502
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.2502 r
  library hold time                                                        -0.0253     0.2249
  data required time                                                                   0.2249
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2249
  data arrival time                                                                   -0.4278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2029


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_210_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_293_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2456     0.2456
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/CLK (DFFX1)   0.1575   0.0000   0.2456 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/Q (DFFX1)   0.0547   0.2178     0.4634 f
  core/be/be_calculator/calc_stage_reg/data_o[210] (net)     4  13.3082     0.0000     0.4634 f
  core/be/be_calculator/calc_stage_reg/data_o[210] (bsg_dff_width_p415_0)   0.0000     0.4634 f
  core/be/be_calculator/commit_pkt_o[71] (net)         13.3082              0.0000     0.4634 f
  core/be/be_calculator/calc_stage_reg/data_i[293] (bsg_dff_width_p415_0)   0.0000     0.4634 f
  core/be/be_calculator/calc_stage_reg/data_i[293] (net)  13.3082           0.0000     0.4634 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/D (DFFX1)   0.0547  -0.0009 &   0.4625 f
  data arrival time                                                                    0.4625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2508     0.2508
  clock reconvergence pessimism                                            -0.0018     0.2490
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/CLK (DFFX1)          0.0000     0.2490 r
  library hold time                                                         0.0106     0.2596
  data required time                                                                   0.2596
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2596
  data arrival time                                                                   -0.4625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2029


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2531     0.2531
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1221   0.0000     0.2531 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/Q (DFFX1)    0.0506    0.1908     0.4439 r
  core/be/be_calculator/calc_stage_reg/data_o[4] (net)     2   9.0326       0.0000     0.4439 r
  core/be/be_calculator/calc_stage_reg/data_o[4] (bsg_dff_width_p415_0)     0.0000     0.4439 r
  core/be/be_calculator/calc_stage_r_0__mem_v_ (net)    9.0326              0.0000     0.4439 r
  core/be/be_calculator/calc_stage_reg/data_i[87] (bsg_dff_width_p415_0)    0.0000     0.4439 r
  core/be/be_calculator/calc_stage_reg/data_i[87] (net)   9.0326            0.0000     0.4439 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/D (DFFX1)   0.0506   -0.0013 &   0.4426 r
  data arrival time                                                                    0.4426

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2721     0.2721
  clock reconvergence pessimism                                            -0.0018     0.2703
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)           0.0000     0.2703 r
  library hold time                                                        -0.0306     0.2397
  data required time                                                                   0.2397
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2397
  data arrival time                                                                   -0.4426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2029


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2333     0.2333
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0797   0.0000   0.2333 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0321   0.1912     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.3594     0.0000     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[58] (net)              3.3594              0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4244 f
  core/be/wb_pkt[58] (net)                              3.3594              0.0000     0.4244 f
  core/be/icc_place95/INP (NBUFFX8)                               0.0321    0.0000 &   0.4245 f
  core/be/icc_place95/Z (NBUFFX8)                                 0.0417    0.0725 @   0.4970 f
  core/be/n156 (net)                            5      34.3647              0.0000     0.4970 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.4970 f
  core/be/be_checker/wb_pkt_i[58] (net)                34.3647              0.0000     0.4970 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.4970 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      34.3647              0.0000     0.4970 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.4970 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  34.3647     0.0000     0.4970 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4970 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  34.3647   0.0000     0.4970 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0302  -0.0017 @   0.4953 f d 
  data arrival time                                                                    0.4953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2029


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2486     0.2486
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1162    0.0000     0.2486 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0332    0.1788     0.4274 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   2.6956        0.0000     0.4274 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.4274 r
  core/be/be_calculator/exc_stage_r[9] (net)            2.6956              0.0000     0.4274 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.4274 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   2.6956             0.0000     0.4274 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0332    0.0000 &   0.4274 r
  data arrival time                                                                    0.4274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2532     0.2532
  clock reconvergence pessimism                                            -0.0035     0.2497
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.2497 r
  library hold time                                                        -0.0252     0.2245
  data required time                                                                   0.2245
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2245
  data arrival time                                                                   -0.4274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2029


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2482     0.2482
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1162    0.0000     0.2482 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0336    0.1791     0.4273 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.8314        0.0000     0.4273 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.4273 r
  core/be/be_calculator/exc_stage_r[7] (net)            2.8314              0.0000     0.4273 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.4273 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.8314             0.0000     0.4273 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0336    0.0000 &   0.4273 r
  data arrival time                                                                    0.4273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2532     0.2532
  clock reconvergence pessimism                                            -0.0035     0.2497
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.2497 r
  library hold time                                                        -0.0253     0.2244
  data required time                                                                   0.2244
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2244
  data arrival time                                                                   -0.4273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2634     0.2634
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1936   0.0000    0.2634 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0338    0.2056     0.4691 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   4.1756      0.0000     0.4691 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.4691 f
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   4.1756              0.0000     0.4691 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.4691 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   4.1756           0.0000     0.4691 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0338  -0.0008 &   0.4683 f
  data arrival time                                                                    0.4683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2514     0.2514
  clock reconvergence pessimism                                            -0.0018     0.2496
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.2496 r
  library hold time                                                         0.0156     0.2652
  data required time                                                                   0.2652
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2652
  data arrival time                                                                   -0.4683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2487     0.2487
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1162    0.0000     0.2487 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0335    0.1791     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.8114        0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.4278 r
  core/be/be_calculator/exc_stage_r[8] (net)            2.8114              0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.8114             0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0335    0.0000 &   0.4278 r
  data arrival time                                                                    0.4278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2536     0.2536
  clock reconvergence pessimism                                            -0.0035     0.2500
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.2500 r
  library hold time                                                        -0.0253     0.2247
  data required time                                                                   0.2247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2247
  data arrival time                                                                   -0.4278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_329_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2646     0.2646
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.1945   0.0000   0.2646 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0577   0.2230     0.4876 f
  core/be/be_calculator/calc_stage_reg/data_o[246] (net)     4  14.6653     0.0000     0.4876 f
  core/be/be_calculator/calc_stage_reg/data_o[246] (bsg_dff_width_p415_0)   0.0000     0.4876 f
  core/be/be_calculator/commit_pkt_o[107] (net)        14.6653              0.0000     0.4876 f
  core/be/be_calculator/calc_stage_reg/data_i[329] (bsg_dff_width_p415_0)   0.0000     0.4876 f
  core/be/be_calculator/calc_stage_reg/data_i[329] (net)  14.6653           0.0000     0.4876 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/D (DFFX1)   0.0577  -0.0017 &   0.4859 f
  data arrival time                                                                    0.4859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2718     0.2718
  clock reconvergence pessimism                                            -0.0018     0.2700
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/CLK (DFFX1)          0.0000     0.2700 r
  library hold time                                                         0.0128     0.2828
  data required time                                                                   0.2828
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2828
  data arrival time                                                                   -0.4859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_219_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_302_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2461     0.2461
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/CLK (DFFX1)   0.1575   0.0000   0.2461 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/Q (DFFX1)   0.0562   0.2188     0.4650 f
  core/be/be_calculator/calc_stage_reg/data_o[219] (net)     4  13.9660     0.0000     0.4650 f
  core/be/be_calculator/calc_stage_reg/data_o[219] (bsg_dff_width_p415_0)   0.0000     0.4650 f
  core/be/be_calculator/commit_pkt_o[80] (net)         13.9660              0.0000     0.4650 f
  core/be/be_calculator/calc_stage_reg/data_i[302] (bsg_dff_width_p415_0)   0.0000     0.4650 f
  core/be/be_calculator/calc_stage_reg/data_i[302] (net)  13.9660           0.0000     0.4650 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_302_/D (DFFX1)   0.0562  -0.0022 &   0.4628 f
  data arrival time                                                                    0.4628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2512     0.2512
  clock reconvergence pessimism                                            -0.0018     0.2494
  core/be/be_calculator/calc_stage_reg/data_r_reg_302_/CLK (DFFX1)          0.0000     0.2494 r
  library hold time                                                         0.0103     0.2597
  data required time                                                                   0.2597
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2597
  data arrival time                                                                   -0.4628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2486     0.2486
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1162   0.0000     0.2486 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0337    0.1792     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.8911       0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.4278 r
  core/be/be_calculator/exc_stage_r[13] (net)           2.8911              0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.8911             0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0337    0.0000 &   0.4278 r
  data arrival time                                                                    0.4278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2536     0.2536
  clock reconvergence pessimism                                            -0.0035     0.2500
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.2500 r
  library hold time                                                        -0.0254     0.2247
  data required time                                                                   0.2247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2247
  data arrival time                                                                   -0.4278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2313     0.2313
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0797   0.0000   0.2313 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0328   0.1917     0.4230 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.6373     0.0000     0.4230 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4230 f
  core/be/be_calculator/wb_pkt_o[45] (net)              3.6373              0.0000     0.4230 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4230 f
  core/be/wb_pkt[45] (net)                              3.6373              0.0000     0.4230 f
  core/be/icc_place51/INP (NBUFFX8)                               0.0328    0.0000 &   0.4230 f
  core/be/icc_place51/Z (NBUFFX8)                                 0.0402    0.0721 @   0.4951 f
  core/be/n112 (net)                            5      31.5440              0.0000     0.4951 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.4951 f
  core/be/be_checker/wb_pkt_i[45] (net)                31.5440              0.0000     0.4951 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.4951 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      31.5440              0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.4951 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  31.5440     0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  31.5440   0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0291   0.0005 @   0.4956 f d 
  data arrival time                                                                    0.4956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2316     0.2316
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0797   0.0000   0.2316 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0323   0.1913     0.4229 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.4420     0.0000     0.4229 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4229 f
  core/be/be_calculator/wb_pkt_o[41] (net)              3.4420              0.0000     0.4229 f
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4229 f
  core/be/wb_pkt[41] (net)                              3.4420              0.0000     0.4229 f
  core/be/icc_place53/INP (NBUFFX8)                               0.0323    0.0000 &   0.4229 f
  core/be/icc_place53/Z (NBUFFX8)                                 0.0407    0.0722 @   0.4951 f
  core/be/n114 (net)                            5      32.5342              0.0000     0.4951 f
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.4951 f
  core/be/be_checker/wb_pkt_i[41] (net)                32.5342              0.0000     0.4951 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.4951 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      32.5342              0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.4951 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  32.5342     0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  32.5342   0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)   0.0295  -0.0011 @   0.4940 f d 
  data arrival time                                                                    0.4940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2033


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2621     0.2621
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1929   0.0000   0.2621 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0354   0.2069   0.4690 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   4.8625   0.0000   0.4690 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.4690 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   4.8625       0.0000     0.4690 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.4690 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   4.8625   0.0000   0.4690 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0354   0.0001 &   0.4691 f
  data arrival time                                                                    0.4691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2522     0.2522
  clock reconvergence pessimism                                            -0.0018     0.2504
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.2504 r
  library hold time                                                         0.0152     0.2656
  data required time                                                                   0.2656
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2656
  data arrival time                                                                   -0.4691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2670     0.2670
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)   0.1950   0.0000   0.2670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/Q (DFFX1)   0.0586   0.2236     0.4906 f
  core/be/be_calculator/calc_stage_reg/data_o[144] (net)     3  15.0789     0.0000     0.4906 f
  core/be/be_calculator/calc_stage_reg/data_o[144] (bsg_dff_width_p415_0)   0.0000     0.4906 f
  core/be/be_calculator/commit_pkt_o[49] (net)         15.0789              0.0000     0.4906 f
  core/be/be_calculator/calc_stage_reg/data_i[227] (bsg_dff_width_p415_0)   0.0000     0.4906 f
  core/be/be_calculator/calc_stage_reg/data_i[227] (net)  15.0789           0.0000     0.4906 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/D (DFFX1)   0.0586  -0.0028 &   0.4878 f
  data arrival time                                                                    0.4878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2736     0.2736
  clock reconvergence pessimism                                            -0.0018     0.2718
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)          0.0000     0.2718 r
  library hold time                                                         0.0125     0.2844
  data required time                                                                   0.2844
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2844
  data arrival time                                                                   -0.4878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2486     0.2486
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1162    0.0000     0.2486 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0337    0.1792     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.8880        0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.4278 r
  core/be/be_calculator/exc_stage_r[2] (net)            2.8880              0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.8880              0.0000     0.4278 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0337    0.0000 &   0.4278 r
  data arrival time                                                                    0.4278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2532     0.2532
  clock reconvergence pessimism                                            -0.0035     0.2497
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.2497 r
  library hold time                                                        -0.0254     0.2243
  data required time                                                                   0.2243
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2243
  data arrival time                                                                   -0.4278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2297     0.2297
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.0797   0.0000   0.2297 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/Q (DFFX1)   0.0321   0.1912     0.4209 f
  core/be/be_calculator/comp_stage_reg/data_o[218] (net)     1   3.3508     0.0000     0.4209 f
  core/be/be_calculator/comp_stage_reg/data_o[218] (bsg_dff_width_p320_0)   0.0000     0.4209 f
  core/be/be_calculator/wb_pkt_o[26] (net)              3.3508              0.0000     0.4209 f
  core/be/be_calculator/wb_pkt_o[26] (bp_be_calculator_top_02_0)            0.0000     0.4209 f
  core/be/wb_pkt[26] (net)                              3.3508              0.0000     0.4209 f
  core/be/icc_place62/INP (NBUFFX8)                               0.0321    0.0000 &   0.4209 f
  core/be/icc_place62/Z (NBUFFX8)                                 0.0438    0.0732 @   0.4941 f
  core/be/n123 (net)                            5      37.2373              0.0000     0.4941 f
  core/be/be_checker/wb_pkt_i[26] (bp_be_checker_top_02_0)                  0.0000     0.4941 f
  core/be/be_checker/wb_pkt_i[26] (net)                37.2373              0.0000     0.4941 f
  core/be/be_checker/scheduler/wb_pkt_i[26] (bp_be_scheduler_02_0)          0.0000     0.4941 f
  core/be/be_checker/scheduler/wb_pkt_i[26] (net)      37.2373              0.0000     0.4941 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (bp_be_regfile_02_0)   0.0000   0.4941 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (net)  37.2373     0.0000     0.4941 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4941 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (net)  37.2373   0.0000     0.4941 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[26] (saed90_64x32_2P)   0.0438   0.0018 @   0.4959 f d 
  data arrival time                                                                    0.4959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2328     0.2328
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0797   0.0000   0.2328 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0332   0.1921     0.4248 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   3.8317     0.0000     0.4248 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4248 f
  core/be/be_calculator/wb_pkt_o[53] (net)              3.8317              0.0000     0.4248 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4248 f
  core/be/wb_pkt[53] (net)                              3.8317              0.0000     0.4248 f
  core/be/icc_place85/INP (NBUFFX8)                               0.0332    0.0000 &   0.4249 f
  core/be/icc_place85/Z (NBUFFX8)                                 0.0410    0.0721 @   0.4970 f
  core/be/n146 (net)                            5      31.9195              0.0000     0.4970 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.4970 f
  core/be/be_checker/wb_pkt_i[53] (net)                31.9195              0.0000     0.4970 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.4970 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      31.9195              0.0000     0.4970 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.4970 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  31.9195     0.0000     0.4970 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4970 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  31.9195   0.0000     0.4970 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0297  -0.0011 @   0.4959 f d 
  data arrival time                                                                    0.4959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_327_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2652     0.2652
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.1945   0.0000   0.2652 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0578   0.2230     0.4883 f
  core/be/be_calculator/calc_stage_reg/data_o[244] (net)     4  14.7124     0.0000     0.4883 f
  core/be/be_calculator/calc_stage_reg/data_o[244] (bsg_dff_width_p415_0)   0.0000     0.4883 f
  core/be/be_calculator/commit_pkt_o[105] (net)        14.7124              0.0000     0.4883 f
  core/be/be_calculator/calc_stage_reg/data_i[327] (bsg_dff_width_p415_0)   0.0000     0.4883 f
  core/be/be_calculator/calc_stage_reg/data_i[327] (net)  14.7124           0.0000     0.4883 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/D (DFFX1)   0.0578  -0.0018 &   0.4864 f
  data arrival time                                                                    0.4864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2719     0.2719
  clock reconvergence pessimism                                            -0.0018     0.2702
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/CLK (DFFX1)          0.0000     0.2702 r
  library hold time                                                         0.0127     0.2829
  data required time                                                                   0.2829
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2829
  data arrival time                                                                   -0.4864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2036


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2656     0.2656
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)   0.1950   0.0000   0.2656 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/Q (DFFX1)   0.0580   0.2232     0.4888 f
  core/be/be_calculator/calc_stage_reg/data_o[150] (net)     3  14.8216     0.0000     0.4888 f
  core/be/be_calculator/calc_stage_reg/data_o[150] (bsg_dff_width_p415_0)   0.0000     0.4888 f
  core/be/be_calculator/commit_pkt_o[55] (net)         14.8216              0.0000     0.4888 f
  core/be/be_calculator/calc_stage_reg/data_i[233] (bsg_dff_width_p415_0)   0.0000     0.4888 f
  core/be/be_calculator/calc_stage_reg/data_i[233] (net)  14.8216           0.0000     0.4888 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/D (DFFX1)   0.0580  -0.0034 &   0.4854 f
  data arrival time                                                                    0.4854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2709     0.2709
  clock reconvergence pessimism                                            -0.0018     0.2691
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)          0.0000     0.2691 r
  library hold time                                                         0.0127     0.2818
  data required time                                                                   0.2818
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2818
  data arrival time                                                                   -0.4854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2338     0.2338
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0797   0.0000   0.2338 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0340   0.1927     0.4265 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   4.1430     0.0000     0.4265 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4265 f
  core/be/be_calculator/wb_pkt_o[44] (net)              4.1430              0.0000     0.4265 f
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.4265 f
  core/be/wb_pkt[44] (net)                              4.1430              0.0000     0.4265 f
  core/be/icc_place44/INP (NBUFFX8)                               0.0340    0.0000 &   0.4266 f
  core/be/icc_place44/Z (NBUFFX8)                                 0.0420    0.0728 @   0.4994 f
  core/be/n105 (net)                            5      33.9720              0.0000     0.4994 f
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.4994 f
  core/be/be_checker/wb_pkt_i[44] (net)                33.9720              0.0000     0.4994 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.4994 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      33.9720              0.0000     0.4994 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.4994 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  33.9720     0.0000     0.4994 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4994 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  33.9720   0.0000     0.4994 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)   0.0304  -0.0033 @   0.4961 f d 
  data arrival time                                                                    0.4961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1580   0.0000    0.2464 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0320    0.1822     0.4286 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   2.2647      0.0000     0.4286 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.4286 r
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    2.2647              0.0000     0.4286 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.4286 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   2.2647           0.0000     0.4286 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0320   0.0000 &   0.4286 r
  data arrival time                                                                    0.4286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2513     0.2513
  clock reconvergence pessimism                                            -0.0018     0.2495
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.2495 r
  library hold time                                                        -0.0247     0.2248
  data required time                                                                   0.2248
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2248
  data arrival time                                                                   -0.4286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2500     0.2500
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.1221   0.0000    0.2500 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0372    0.1823     0.4323 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   4.1246      0.0000     0.4323 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.4323 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   4.1246    0.0000     0.4323 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.4323 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   4.1246           0.0000     0.4323 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0372   0.0001 &   0.4324 r
  data arrival time                                                                    0.4324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2583     0.2583
  clock reconvergence pessimism                                            -0.0035     0.2547
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.2547 r
  library hold time                                                        -0.0262     0.2286
  data required time                                                                   0.2286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2286
  data arrival time                                                                   -0.4324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2628     0.2628
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)   0.1929   0.0000   0.2628 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/Q (DFFX1)   0.0551   0.2211     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_o[131] (net)     3  13.5156     0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_o[131] (bsg_dff_width_p415_0)   0.0000     0.4839 f
  core/be/be_calculator/commit_pkt_o[36] (net)         13.5156              0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_i[214] (bsg_dff_width_p415_0)   0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_i[214] (net)  13.5156           0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/D (DFFX1)   0.0551   0.0002 &   0.4841 f
  data arrival time                                                                    0.4841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2688     0.2688
  clock reconvergence pessimism                                            -0.0018     0.2670
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)          0.0000     0.2670 r
  library hold time                                                         0.0133     0.2803
  data required time                                                                   0.2803
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2803
  data arrival time                                                                   -0.4841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2313     0.2313
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0797   0.0000   0.2313 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0337   0.1925     0.4238 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.0286     0.0000     0.4238 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4238 f
  core/be/be_calculator/wb_pkt_o[42] (net)              4.0286              0.0000     0.4238 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4238 f
  core/be/wb_pkt[42] (net)                              4.0286              0.0000     0.4238 f
  core/be/icc_place42/INP (NBUFFX8)                               0.0337    0.0000 &   0.4238 f
  core/be/icc_place42/Z (NBUFFX8)                                 0.0411    0.0725 @   0.4963 f
  core/be/n103 (net)                            5      32.7656              0.0000     0.4963 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.4963 f
  core/be/be_checker/wb_pkt_i[42] (net)                32.7656              0.0000     0.4963 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.4963 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      32.7656              0.0000     0.4963 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.4963 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  32.7656     0.0000     0.4963 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4963 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  32.7656   0.0000     0.4963 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0298  -0.0018 @   0.4946 f d 
  data arrival time                                                                    0.4946

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4946
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2510     0.2510
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1221   0.0000    0.2510 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0390    0.1836     0.4345 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   4.7863      0.0000     0.4345 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.4345 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   4.7863    0.0000     0.4345 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.4345 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   4.7863           0.0000     0.4345 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0390  -0.0033 &   0.4312 r
  data arrival time                                                                    0.4312

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2576     0.2576
  clock reconvergence pessimism                                            -0.0035     0.2540
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.2540 r
  library hold time                                                        -0.0268     0.2273
  data required time                                                                   0.2273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2273
  data arrival time                                                                   -0.4312
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_212_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2218     0.2218
  core/be/be_calculator/comp_stage_reg/data_r_reg_212_/CLK (DFFX1)   0.0676   0.0000   0.2218 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_212_/Q (DFFX1)   0.0820   0.1995     0.4213 r
  core/be/be_calculator/comp_stage_reg/data_o[212] (net)     3  20.9540     0.0000     0.4213 r
  core/be/be_calculator/comp_stage_reg/data_o[212] (bsg_dff_width_p320_0)   0.0000     0.4213 r
  core/be/be_calculator/wb_pkt_o[20] (net)             20.9540              0.0000     0.4213 r
  core/be/be_calculator/wb_pkt_o[20] (bp_be_calculator_top_02_0)            0.0000     0.4213 r
  core/be/wb_pkt[20] (net)                             20.9540              0.0000     0.4213 r
  core/be/icc_place127/INP (NBUFFX8)                              0.0820   -0.0073 &   0.4140 r
  core/be/icc_place127/Z (NBUFFX8)                                0.0432    0.0861 @   0.5002 r
  core/be/n222 (net)                            3      21.3454              0.0000     0.5002 r
  core/be/be_checker/wb_pkt_i[20] (bp_be_checker_top_02_0)                  0.0000     0.5002 r
  core/be/be_checker/wb_pkt_i[20] (net)                21.3454              0.0000     0.5002 r
  core/be/be_checker/scheduler/wb_pkt_i[20] (bp_be_scheduler_02_0)          0.0000     0.5002 r
  core/be/be_checker/scheduler/wb_pkt_i[20] (net)      21.3454              0.0000     0.5002 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[20] (bp_be_regfile_02_0)   0.0000   0.5002 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[20] (net)  21.3454     0.0000     0.5002 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[20] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5002 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[20] (net)  21.3454   0.0000     0.5002 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[20] (saed90_64x32_2P)   0.0312  -0.0038 @   0.4964 r d 
  data arrival time                                                                    0.4964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_323_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2652     0.2652
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.1945   0.0000   0.2652 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0561   0.2219     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (net)     4  13.9683     0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (bsg_dff_width_p415_0)   0.0000     0.4871 f
  core/be/be_calculator/commit_pkt_o[101] (net)        13.9683              0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (bsg_dff_width_p415_0)   0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (net)  13.9683           0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/D (DFFX1)   0.0561   0.0003 &   0.4873 f
  data arrival time                                                                    0.4873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2719     0.2719
  clock reconvergence pessimism                                            -0.0018     0.2701
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/CLK (DFFX1)          0.0000     0.2701 r
  library hold time                                                         0.0131     0.2833
  data required time                                                                   0.2833
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2833
  data arrival time                                                                   -0.4873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_247_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2677     0.2677
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)   0.1947   0.0000   0.2677 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/Q (DFFX1)   0.0560   0.2219     0.4896 f
  core/be/be_calculator/calc_stage_reg/data_o[164] (net)     3  13.9319     0.0000     0.4896 f
  core/be/be_calculator/calc_stage_reg/data_o[164] (bsg_dff_width_p415_0)   0.0000     0.4896 f
  core/be/be_calculator/commit_pkt_o[69] (net)         13.9319              0.0000     0.4896 f
  core/be/be_calculator/calc_stage_reg/data_i[247] (bsg_dff_width_p415_0)   0.0000     0.4896 f
  core/be/be_calculator/calc_stage_reg/data_i[247] (net)  13.9319           0.0000     0.4896 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/D (DFFX1)   0.0560  -0.0043 &   0.4853 f
  data arrival time                                                                    0.4853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2699     0.2699
  clock reconvergence pessimism                                            -0.0018     0.2681
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/CLK (DFFX1)          0.0000     0.2681 r
  library hold time                                                         0.0131     0.2812
  data required time                                                                   0.2812
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2812
  data arrival time                                                                   -0.4853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_305_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2463     0.2463
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/CLK (DFFX1)   0.1580   0.0000   0.2463 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/Q (DFFX1)   0.0588   0.2206     0.4669 f
  core/be/be_calculator/calc_stage_reg/data_o[222] (net)     4  15.1346     0.0000     0.4669 f
  core/be/be_calculator/calc_stage_reg/data_o[222] (bsg_dff_width_p415_0)   0.0000     0.4669 f
  core/be/be_calculator/commit_pkt_o[83] (net)         15.1346              0.0000     0.4669 f
  core/be/be_calculator/calc_stage_reg/data_i[305] (bsg_dff_width_p415_0)   0.0000     0.4669 f
  core/be/be_calculator/calc_stage_reg/data_i[305] (net)  15.1346           0.0000     0.4669 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/D (DFFX1)   0.0588  -0.0036 &   0.4633 f
  data arrival time                                                                    0.4633

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2513     0.2513
  clock reconvergence pessimism                                            -0.0018     0.2496
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/CLK (DFFX1)          0.0000     0.2496 r
  library hold time                                                         0.0096     0.2592
  data required time                                                                   0.2592
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2592
  data arrival time                                                                   -0.4633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2321     0.2321
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0797   0.0000   0.2321 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0337   0.1924     0.4245 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   4.0271     0.0000     0.4245 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4245 f
  core/be/be_calculator/wb_pkt_o[59] (net)              4.0271              0.0000     0.4245 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4245 f
  core/be/wb_pkt[59] (net)                              4.0271              0.0000     0.4245 f
  core/be/icc_place33/INP (NBUFFX8)                               0.0337    0.0000 &   0.4245 f
  core/be/icc_place33/Z (NBUFFX8)                                 0.0414    0.0728 @   0.4974 f
  core/be/n94 (net)                             5      33.8304              0.0000     0.4974 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.4974 f
  core/be/be_checker/wb_pkt_i[59] (net)                33.8304              0.0000     0.4974 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.4974 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      33.8304              0.0000     0.4974 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.4974 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  33.8304     0.0000     0.4974 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4974 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  33.8304   0.0000     0.4974 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0299  -0.0008 @   0.4966 f d 
  data arrival time                                                                    0.4966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2519     0.2519
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1221   0.0000    0.2519 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0354    0.1812     0.4331 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   3.4825      0.0000     0.4331 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.4331 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   3.4825    0.0000     0.4331 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.4331 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   3.4825            0.0000     0.4331 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0354    0.0000 &   0.4331 r
  data arrival time                                                                    0.4331

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2579     0.2579
  clock reconvergence pessimism                                            -0.0035     0.2544
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.2544 r
  library hold time                                                        -0.0256     0.2288
  data required time                                                                   0.2288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2288
  data arrival time                                                                   -0.4331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_238_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2662     0.2662
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)   0.1946   0.0000   0.2662 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/Q (DFFX1)   0.0606   0.2248     0.4910 f
  core/be/be_calculator/calc_stage_reg/data_o[155] (net)     3  15.9686     0.0000     0.4910 f
  core/be/be_calculator/calc_stage_reg/data_o[155] (bsg_dff_width_p415_0)   0.0000     0.4910 f
  core/be/be_calculator/commit_pkt_o[60] (net)         15.9686              0.0000     0.4910 f
  core/be/be_calculator/calc_stage_reg/data_i[238] (bsg_dff_width_p415_0)   0.0000     0.4910 f
  core/be/be_calculator/calc_stage_reg/data_i[238] (net)  15.9686           0.0000     0.4910 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/D (DFFX1)   0.0606  -0.0049 &   0.4861 f
  data arrival time                                                                    0.4861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2714     0.2714
  clock reconvergence pessimism                                            -0.0018     0.2696
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/CLK (DFFX1)          0.0000     0.2696 r
  library hold time                                                         0.0121     0.2817
  data required time                                                                   0.2817
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2817
  data arrival time                                                                   -0.4861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2462     0.2462
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1575   0.0000    0.2462 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0325    0.1825     0.4287 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.4423      0.0000     0.4287 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.4287 r
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.4423              0.0000     0.4287 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.4287 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.4423           0.0000     0.4287 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0325   0.0000 &   0.4287 r
  data arrival time                                                                    0.4287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2509     0.2509
  clock reconvergence pessimism                                            -0.0018     0.2491
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.2491 r
  library hold time                                                        -0.0248     0.2242
  data required time                                                                   0.2242
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2242
  data arrival time                                                                   -0.4287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2333     0.2333
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0797   0.0000   0.2333 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0321   0.1912     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.3594     0.0000     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[58] (net)              3.3594              0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4244 f
  core/be/wb_pkt[58] (net)                              3.3594              0.0000     0.4244 f
  core/be/icc_place95/INP (NBUFFX8)                               0.0321    0.0000 &   0.4245 f
  core/be/icc_place95/Z (NBUFFX8)                                 0.0417    0.0725 @   0.4970 f
  core/be/n156 (net)                            5      34.3647              0.0000     0.4970 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.4970 f
  core/be/be_checker/wb_pkt_i[58] (net)                34.3647              0.0000     0.4970 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.4970 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      34.3647              0.0000     0.4970 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.4970 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  34.3647     0.0000     0.4970 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4970 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  34.3647   0.0000     0.4970 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0302  -0.0018 @   0.4951 f d 
  data arrival time                                                                    0.4951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2045


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_312_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2645     0.2645
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.1944   0.0000   0.2645 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0553   0.2213     0.4858 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (net)     4  13.6072     0.0000     0.4858 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (bsg_dff_width_p415_0)   0.0000     0.4858 f
  core/be/be_calculator/commit_pkt_o[90] (net)         13.6072              0.0000     0.4858 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (bsg_dff_width_p415_0)   0.0000     0.4858 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (net)  13.6072           0.0000     0.4858 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/D (DFFX1)   0.0553   0.0000 &   0.4859 f
  data arrival time                                                                    0.4859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2698     0.2698
  clock reconvergence pessimism                                            -0.0018     0.2680
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/CLK (DFFX1)          0.0000     0.2680 r
  library hold time                                                         0.0133     0.2813
  data required time                                                                   0.2813
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2813
  data arrival time                                                                   -0.4859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2045


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2532     0.2532
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.1221   0.0000    0.2532 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0374    0.1825     0.4357 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   4.2078      0.0000     0.4357 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.4357 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   4.2078    0.0000     0.4357 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.4357 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   4.2078           0.0000     0.4357 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0374  -0.0022 &   0.4335 r
  data arrival time                                                                    0.4335

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2587     0.2587
  clock reconvergence pessimism                                            -0.0035     0.2551
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.2551 r
  library hold time                                                        -0.0262     0.2289
  data required time                                                                   0.2289
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2289
  data arrival time                                                                   -0.4335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2489     0.2489
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1178   0.0000   0.2489 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0370   0.1816   0.4305 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   4.0489   0.0000   0.4305 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.4305 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   4.0489      0.0000     0.4305 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.4305 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   4.0489   0.0000   0.4305 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0370   0.0001 &   0.4305 r
  data arrival time                                                                    0.4305

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2544     0.2544
  clock reconvergence pessimism                                            -0.0022     0.2522
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.2522 r
  library hold time                                                        -0.0263     0.2259
  data required time                                                                   0.2259
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2259
  data arrival time                                                                   -0.4305
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2297     0.2297
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.0797   0.0000   0.2297 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/Q (DFFX1)   0.0321   0.1912     0.4209 f
  core/be/be_calculator/comp_stage_reg/data_o[218] (net)     1   3.3508     0.0000     0.4209 f
  core/be/be_calculator/comp_stage_reg/data_o[218] (bsg_dff_width_p320_0)   0.0000     0.4209 f
  core/be/be_calculator/wb_pkt_o[26] (net)              3.3508              0.0000     0.4209 f
  core/be/be_calculator/wb_pkt_o[26] (bp_be_calculator_top_02_0)            0.0000     0.4209 f
  core/be/wb_pkt[26] (net)                              3.3508              0.0000     0.4209 f
  core/be/icc_place62/INP (NBUFFX8)                               0.0321    0.0000 &   0.4209 f
  core/be/icc_place62/Z (NBUFFX8)                                 0.0438    0.0732 @   0.4941 f
  core/be/n123 (net)                            5      37.2373              0.0000     0.4941 f
  core/be/be_checker/wb_pkt_i[26] (bp_be_checker_top_02_0)                  0.0000     0.4941 f
  core/be/be_checker/wb_pkt_i[26] (net)                37.2373              0.0000     0.4941 f
  core/be/be_checker/scheduler/wb_pkt_i[26] (bp_be_scheduler_02_0)          0.0000     0.4941 f
  core/be/be_checker/scheduler/wb_pkt_i[26] (net)      37.2373              0.0000     0.4941 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (bp_be_regfile_02_0)   0.0000   0.4941 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (net)  37.2373     0.0000     0.4941 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4941 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (net)  37.2373   0.0000     0.4941 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[26] (saed90_64x32_2P)   0.0438   0.0012 @   0.4953 f d 
  data arrival time                                                                    0.4953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2483     0.2483
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1221   0.0000    0.2483 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0349    0.1808     0.4291 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   3.3005      0.0000     0.4291 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.4291 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   3.3005    0.0000     0.4291 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.4291 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   3.3005            0.0000     0.4291 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0349    0.0000 &   0.4292 r
  data arrival time                                                                    0.4292

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2535     0.2535
  clock reconvergence pessimism                                            -0.0035     0.2500
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.2500 r
  library hold time                                                        -0.0254     0.2246
  data required time                                                                   0.2246
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2246
  data arrival time                                                                   -0.4292
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_211_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_294_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2460     0.2460
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/CLK (DFFX1)   0.1575   0.0000   0.2460 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/Q (DFFX1)   0.0546   0.2178     0.4638 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (net)     4  13.2879     0.0000     0.4638 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (bsg_dff_width_p415_0)   0.0000     0.4638 f
  core/be/be_calculator/commit_pkt_o[72] (net)         13.2879              0.0000     0.4638 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (bsg_dff_width_p415_0)   0.0000     0.4638 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (net)  13.2879           0.0000     0.4638 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/D (DFFX1)   0.0546   0.0002 &   0.4639 f
  data arrival time                                                                    0.4639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2504     0.2504
  clock reconvergence pessimism                                            -0.0018     0.2486
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/CLK (DFFX1)          0.0000     0.2486 r
  library hold time                                                         0.0106     0.2593
  data required time                                                                   0.2593
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2593
  data arrival time                                                                   -0.4639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2355     0.2355
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0797   0.0000   0.2355 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0313   0.1905     0.4259 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   2.9762     0.0000     0.4259 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4259 f
  core/be/be_calculator/wb_pkt_o[49] (net)              2.9762              0.0000     0.4259 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4259 f
  core/be/wb_pkt[49] (net)                              2.9762              0.0000     0.4259 f
  core/be/icc_place52/INP (NBUFFX8)                               0.0313    0.0000 &   0.4259 f
  core/be/icc_place52/Z (NBUFFX8)                                 0.0443    0.0733 @   0.4993 f
  core/be/n113 (net)                            5      38.6356              0.0000     0.4993 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.4993 f
  core/be/be_checker/wb_pkt_i[49] (net)                38.6356              0.0000     0.4993 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.4993 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      38.6356              0.0000     0.4993 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.4993 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  38.6356     0.0000     0.4993 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4993 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  38.6356   0.0000     0.4993 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0443  -0.0022 @   0.4971 f d 
  data arrival time                                                                    0.4971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2490     0.2490
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1178   0.0000   0.2490 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0371   0.1816   0.4306 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   4.0858   0.0000   0.4306 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.4306 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   4.0858      0.0000     0.4306 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.4306 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   4.0858   0.0000   0.4306 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0371   0.0000 &   0.4307 r
  data arrival time                                                                    0.4307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2545     0.2545
  clock reconvergence pessimism                                            -0.0022     0.2523
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.2523 r
  library hold time                                                        -0.0263     0.2260
  data required time                                                                   0.2260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2260
  data arrival time                                                                   -0.4307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2341     0.2341
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0797   0.0000   0.2341 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0331   0.1920     0.4261 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.7855     0.0000     0.4261 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4261 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.7855              0.0000     0.4261 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4261 f
  core/be/wb_pkt[60] (net)                              3.7855              0.0000     0.4261 f
  core/be/icc_place54/INP (NBUFFX8)                               0.0331    0.0000 &   0.4261 f
  core/be/icc_place54/Z (NBUFFX8)                                 0.0451    0.0741 @   0.5003 f
  core/be/n115 (net)                            5      40.1640              0.0000     0.5003 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5003 f
  core/be/be_checker/wb_pkt_i[60] (net)                40.1640              0.0000     0.5003 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5003 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      40.1640              0.0000     0.5003 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5003 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  40.1640     0.0000     0.5003 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5003 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  40.1640   0.0000     0.5003 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0451  -0.0049 @   0.4954 f d 
  data arrival time                                                                    0.4954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2313     0.2313
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0797   0.0000   0.2313 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0328   0.1917     0.4230 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.6373     0.0000     0.4230 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4230 f
  core/be/be_calculator/wb_pkt_o[45] (net)              3.6373              0.0000     0.4230 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4230 f
  core/be/wb_pkt[45] (net)                              3.6373              0.0000     0.4230 f
  core/be/icc_place51/INP (NBUFFX8)                               0.0328    0.0000 &   0.4230 f
  core/be/icc_place51/Z (NBUFFX8)                                 0.0402    0.0721 @   0.4951 f
  core/be/n112 (net)                            5      31.5440              0.0000     0.4951 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.4951 f
  core/be/be_checker/wb_pkt_i[45] (net)                31.5440              0.0000     0.4951 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.4951 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      31.5440              0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.4951 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  31.5440     0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  31.5440   0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0291   0.0003 @   0.4954 f d 
  data arrival time                                                                    0.4954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_235_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2686     0.2686
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)   0.1947   0.0000   0.2686 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/Q (DFFX1)   0.0544   0.2208     0.4894 f
  core/be/be_calculator/calc_stage_reg/data_o[152] (net)     3  13.2075     0.0000     0.4894 f
  core/be/be_calculator/calc_stage_reg/data_o[152] (bsg_dff_width_p415_0)   0.0000     0.4894 f
  core/be/be_calculator/commit_pkt_o[57] (net)         13.2075              0.0000     0.4894 f
  core/be/be_calculator/calc_stage_reg/data_i[235] (bsg_dff_width_p415_0)   0.0000     0.4894 f
  core/be/be_calculator/calc_stage_reg/data_i[235] (net)  13.2075           0.0000     0.4894 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/D (DFFX1)   0.0544  -0.0013 &   0.4881 f
  data arrival time                                                                    0.4881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2717     0.2717
  clock reconvergence pessimism                                            -0.0018     0.2699
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/CLK (DFFX1)          0.0000     0.2699 r
  library hold time                                                         0.0135     0.2834
  data required time                                                                   0.2834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2834
  data arrival time                                                                   -0.4881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1581   0.0000    0.2464 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0329    0.1828     0.4293 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   2.6044      0.0000     0.4293 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.4293 r
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    2.6044              0.0000     0.4293 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.4293 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   2.6044           0.0000     0.4293 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0329   0.0000 &   0.4293 r
  data arrival time                                                                    0.4293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2513     0.2513
  clock reconvergence pessimism                                            -0.0018     0.2496
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.2496 r
  library hold time                                                        -0.0250     0.2246
  data required time                                                                   0.2246
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2246
  data arrival time                                                                   -0.4293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_310_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.1947   0.0000   0.2682 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0573   0.2228     0.4909 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (net)     4  14.5119     0.0000     0.4909 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (bsg_dff_width_p415_0)   0.0000     0.4909 f
  core/be/be_calculator/commit_pkt_o[88] (net)         14.5119              0.0000     0.4909 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (bsg_dff_width_p415_0)   0.0000     0.4909 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (net)  14.5119           0.0000     0.4909 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/D (DFFX1)   0.0573  -0.0016 &   0.4894 f
  data arrival time                                                                    0.4894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2736     0.2736
  clock reconvergence pessimism                                            -0.0018     0.2718
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/CLK (DFFX1)          0.0000     0.2718 r
  library hold time                                                         0.0128     0.2846
  data required time                                                                   0.2846
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2846
  data arrival time                                                                   -0.4894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_213_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_296_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2459     0.2459
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/CLK (DFFX1)   0.1575   0.0000   0.2459 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/Q (DFFX1)   0.0555   0.2184     0.4642 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (net)     4  13.6790     0.0000     0.4642 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (bsg_dff_width_p415_0)   0.0000     0.4642 f
  core/be/be_calculator/commit_pkt_o[74] (net)         13.6790              0.0000     0.4642 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (bsg_dff_width_p415_0)   0.0000     0.4642 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (net)  13.6790           0.0000     0.4642 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/D (DFFX1)   0.0555   0.0000 &   0.4643 f
  data arrival time                                                                    0.4643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2509     0.2509
  clock reconvergence pessimism                                            -0.0018     0.2491
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/CLK (DFFX1)          0.0000     0.2491 r
  library hold time                                                         0.0104     0.2595
  data required time                                                                   0.2595
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2595
  data arrival time                                                                   -0.4643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_215_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2298     0.2298
  core/be/be_calculator/comp_stage_reg/data_r_reg_215_/CLK (DFFX1)   0.0797   0.0000   0.2298 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_215_/Q (DFFX1)   0.0332   0.1920     0.4218 f
  core/be/be_calculator/comp_stage_reg/data_o[215] (net)     1   3.7935     0.0000     0.4218 f
  core/be/be_calculator/comp_stage_reg/data_o[215] (bsg_dff_width_p320_0)   0.0000     0.4218 f
  core/be/be_calculator/wb_pkt_o[23] (net)              3.7935              0.0000     0.4218 f
  core/be/be_calculator/wb_pkt_o[23] (bp_be_calculator_top_02_0)            0.0000     0.4218 f
  core/be/wb_pkt[23] (net)                              3.7935              0.0000     0.4218 f
  core/be/icc_place78/INP (NBUFFX8)                               0.0332    0.0000 &   0.4218 f
  core/be/icc_place78/Z (NBUFFX8)                                 0.0436    0.0732 @   0.4950 f
  core/be/n139 (net)                            5      37.1397              0.0000     0.4950 f
  core/be/be_checker/wb_pkt_i[23] (bp_be_checker_top_02_0)                  0.0000     0.4950 f
  core/be/be_checker/wb_pkt_i[23] (net)                37.1397              0.0000     0.4950 f
  core/be/be_checker/scheduler/wb_pkt_i[23] (bp_be_scheduler_02_0)          0.0000     0.4950 f
  core/be/be_checker/scheduler/wb_pkt_i[23] (net)      37.1397              0.0000     0.4950 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[23] (bp_be_regfile_02_0)   0.0000   0.4950 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[23] (net)  37.1397     0.0000     0.4950 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[23] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4950 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[23] (net)  37.1397   0.0000     0.4950 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[23] (saed90_64x32_2P)   0.0317   0.0022 @   0.4972 f d 
  data arrival time                                                                    0.4972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2533     0.2533
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.1221   0.0000    0.2533 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0376    0.1826     0.4359 r
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   4.2655      0.0000     0.4359 r
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.4359 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   4.2655    0.0000     0.4359 r
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.4359 r
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   4.2655           0.0000     0.4359 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0376  -0.0022 &   0.4337 r
  data arrival time                                                                    0.4337

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2587     0.2587
  clock reconvergence pessimism                                            -0.0035     0.2551
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.2551 r
  library hold time                                                        -0.0263     0.2289
  data required time                                                                   0.2289
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2289
  data arrival time                                                                   -0.4337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2528     0.2528
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1221   0.0000    0.2528 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0354    0.1811     0.4340 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   3.4737      0.0000     0.4340 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.4340 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   3.4737    0.0000     0.4340 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.4340 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   3.4737           0.0000     0.4340 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0354   0.0000 &   0.4340 r
  data arrival time                                                                    0.4340

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2583     0.2583
  clock reconvergence pessimism                                            -0.0035     0.2548
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.2548 r
  library hold time                                                        -0.0256     0.2292
  data required time                                                                   0.2292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2292
  data arrival time                                                                   -0.4340
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2336     0.2336
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0797   0.0000   0.2336 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0326   0.1916     0.4251 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.5537     0.0000     0.4251 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4251 f
  core/be/be_calculator/wb_pkt_o[63] (net)              3.5537              0.0000     0.4251 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4251 f
  core/be/wb_pkt[63] (net)                              3.5537              0.0000     0.4251 f
  core/be/icc_place72/INP (NBUFFX8)                               0.0326    0.0000 &   0.4252 f
  core/be/icc_place72/Z (NBUFFX8)                                 0.0432    0.0726 @   0.4977 f
  core/be/n133 (net)                            5      35.3143              0.0000     0.4977 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.4977 f
  core/be/be_checker/wb_pkt_i[63] (net)                35.3143              0.0000     0.4977 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.4977 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      35.3143              0.0000     0.4977 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.4977 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  35.3143     0.0000     0.4977 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4977 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  35.3143   0.0000     0.4977 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0314  -0.0005 @   0.4973 f d 
  data arrival time                                                                    0.4973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2328     0.2328
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0797   0.0000   0.2328 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0332   0.1921     0.4248 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   3.8317     0.0000     0.4248 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4248 f
  core/be/be_calculator/wb_pkt_o[53] (net)              3.8317              0.0000     0.4248 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4248 f
  core/be/wb_pkt[53] (net)                              3.8317              0.0000     0.4248 f
  core/be/icc_place85/INP (NBUFFX8)                               0.0332    0.0000 &   0.4249 f
  core/be/icc_place85/Z (NBUFFX8)                                 0.0410    0.0721 @   0.4970 f
  core/be/n146 (net)                            5      31.9195              0.0000     0.4970 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.4970 f
  core/be/be_checker/wb_pkt_i[53] (net)                31.9195              0.0000     0.4970 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.4970 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      31.9195              0.0000     0.4970 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.4970 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  31.9195     0.0000     0.4970 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4970 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  31.9195   0.0000     0.4970 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0297  -0.0014 @   0.4956 f d 
  data arrival time                                                                    0.4956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_215_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_298_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2461     0.2461
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/CLK (DFFX1)   0.1575   0.0000   0.2461 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/Q (DFFX1)   0.0557   0.2185     0.4646 f
  core/be/be_calculator/calc_stage_reg/data_o[215] (net)     4  13.7707     0.0000     0.4646 f
  core/be/be_calculator/calc_stage_reg/data_o[215] (bsg_dff_width_p415_0)   0.0000     0.4646 f
  core/be/be_calculator/commit_pkt_o[76] (net)         13.7707              0.0000     0.4646 f
  core/be/be_calculator/calc_stage_reg/data_i[298] (bsg_dff_width_p415_0)   0.0000     0.4646 f
  core/be/be_calculator/calc_stage_reg/data_i[298] (net)  13.7707           0.0000     0.4646 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_298_/D (DFFX1)   0.0557  -0.0008 &   0.4639 f
  data arrival time                                                                    0.4639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2504     0.2504
  clock reconvergence pessimism                                            -0.0018     0.2486
  core/be/be_calculator/calc_stage_reg/data_r_reg_298_/CLK (DFFX1)          0.0000     0.2486 r
  library hold time                                                         0.0104     0.2590
  data required time                                                                   0.2590
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2590
  data arrival time                                                                   -0.4639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0797   0.0000   0.2351 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0313   0.1905     0.4256 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   2.9776     0.0000     0.4256 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4256 f
  core/be/be_calculator/wb_pkt_o[51] (net)              2.9776              0.0000     0.4256 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4256 f
  core/be/wb_pkt[51] (net)                              2.9776              0.0000     0.4256 f
  core/be/icc_place63/INP (NBUFFX8)                               0.0313    0.0000 &   0.4256 f
  core/be/icc_place63/Z (NBUFFX8)                                 0.0435    0.0724 @   0.4980 f
  core/be/n124 (net)                            5      35.9957              0.0000     0.4980 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.4980 f
  core/be/be_checker/wb_pkt_i[51] (net)                35.9957              0.0000     0.4980 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.4980 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      35.9957              0.0000     0.4980 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.4980 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  35.9957     0.0000     0.4980 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4980 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  35.9957   0.0000     0.4980 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0316  -0.0007 @   0.4974 f d 
  data arrival time                                                                    0.4974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2527     0.2527
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1221   0.0000    0.2527 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0357    0.1814     0.4341 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   3.6035      0.0000     0.4341 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.4341 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   3.6035    0.0000     0.4341 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.4341 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   3.6035            0.0000     0.4341 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0357    0.0000 &   0.4341 r
  data arrival time                                                                    0.4341

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0035     0.2548
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.2548 r
  library hold time                                                        -0.0257     0.2291
  data required time                                                                   0.2291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2291
  data arrival time                                                                   -0.4341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2655     0.2655
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1950   0.0000    0.2655 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0326    0.1856     0.4511 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.4733      0.0000     0.4511 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.4511 r
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.4733              0.0000     0.4511 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.4511 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.4733           0.0000     0.4511 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0326   0.0000 &   0.4511 r
  data arrival time                                                                    0.4511

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2733     0.2733
  clock reconvergence pessimism                                            -0.0018     0.2715
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.2715 r
  library hold time                                                        -0.0255     0.2460
  data required time                                                                   0.2460
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2460
  data arrival time                                                                   -0.4511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2322     0.2322
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0797   0.0000   0.2322 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0333   0.1921     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.8670     0.0000     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[62] (net)              3.8670              0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4244 f
  core/be/wb_pkt[62] (net)                              3.8670              0.0000     0.4244 f
  core/be/icc_place84/INP (NBUFFX8)                               0.0333    0.0000 &   0.4244 f
  core/be/icc_place84/Z (NBUFFX8)                                 0.0421    0.0728 @   0.4972 f
  core/be/n145 (net)                            5      34.4292              0.0000     0.4972 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.4972 f
  core/be/be_checker/wb_pkt_i[62] (net)                34.4292              0.0000     0.4972 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.4972 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      34.4292              0.0000     0.4972 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.4972 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  34.4292     0.0000     0.4972 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4972 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  34.4292   0.0000     0.4972 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0305   0.0003 @   0.4974 f d 
  data arrival time                                                                    0.4974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2524     0.2524
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1221   0.0000    0.2524 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0361    0.1816     0.4340 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   3.7315      0.0000     0.4340 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.4340 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   3.7315    0.0000     0.4340 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.4340 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   3.7315            0.0000     0.4340 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0361    0.0000 &   0.4340 r
  data arrival time                                                                    0.4340

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2583     0.2583
  clock reconvergence pessimism                                            -0.0035     0.2547
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.2547 r
  library hold time                                                        -0.0258     0.2289
  data required time                                                                   0.2289
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2289
  data arrival time                                                                   -0.4340
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_212_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2218     0.2218
  core/be/be_calculator/comp_stage_reg/data_r_reg_212_/CLK (DFFX1)   0.0676   0.0000   0.2218 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_212_/Q (DFFX1)   0.0820   0.1995     0.4213 r
  core/be/be_calculator/comp_stage_reg/data_o[212] (net)     3  20.9540     0.0000     0.4213 r
  core/be/be_calculator/comp_stage_reg/data_o[212] (bsg_dff_width_p320_0)   0.0000     0.4213 r
  core/be/be_calculator/wb_pkt_o[20] (net)             20.9540              0.0000     0.4213 r
  core/be/be_calculator/wb_pkt_o[20] (bp_be_calculator_top_02_0)            0.0000     0.4213 r
  core/be/wb_pkt[20] (net)                             20.9540              0.0000     0.4213 r
  core/be/icc_place127/INP (NBUFFX8)                              0.0820   -0.0073 &   0.4140 r
  core/be/icc_place127/Z (NBUFFX8)                                0.0432    0.0861 @   0.5002 r
  core/be/n222 (net)                            3      21.3454              0.0000     0.5002 r
  core/be/be_checker/wb_pkt_i[20] (bp_be_checker_top_02_0)                  0.0000     0.5002 r
  core/be/be_checker/wb_pkt_i[20] (net)                21.3454              0.0000     0.5002 r
  core/be/be_checker/scheduler/wb_pkt_i[20] (bp_be_scheduler_02_0)          0.0000     0.5002 r
  core/be/be_checker/scheduler/wb_pkt_i[20] (net)      21.3454              0.0000     0.5002 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[20] (bp_be_regfile_02_0)   0.0000   0.5002 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[20] (net)  21.3454     0.0000     0.5002 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[20] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5002 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[20] (net)  21.3454   0.0000     0.5002 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[20] (saed90_64x32_2P)   0.0312  -0.0043 @   0.4959 r d 
  data arrival time                                                                    0.4959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_283_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2652     0.2652
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)   0.1950   0.0000   0.2652 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/Q (DFFX1)   0.0665   0.2285     0.4937 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (net)     3  18.5491     0.0000     0.4937 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (bsg_dff_width_p415_0)   0.0000     0.4937 f
  core/be/be_calculator/commit_pkt_o[22] (net)         18.5491              0.0000     0.4937 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (bsg_dff_width_p415_0)   0.0000     0.4937 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (net)  18.5491           0.0000     0.4937 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/D (DFFX1)   0.0665  -0.0062 &   0.4875 f
  data arrival time                                                                    0.4875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2731     0.2731
  clock reconvergence pessimism                                            -0.0018     0.2713
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/CLK (DFFX1)          0.0000     0.2713 r
  library hold time                                                         0.0109     0.2822
  data required time                                                                   0.2822
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2822
  data arrival time                                                                   -0.4875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2321     0.2321
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0797   0.0000   0.2321 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0337   0.1924     0.4245 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   4.0271     0.0000     0.4245 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4245 f
  core/be/be_calculator/wb_pkt_o[59] (net)              4.0271              0.0000     0.4245 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4245 f
  core/be/wb_pkt[59] (net)                              4.0271              0.0000     0.4245 f
  core/be/icc_place33/INP (NBUFFX8)                               0.0337    0.0000 &   0.4245 f
  core/be/icc_place33/Z (NBUFFX8)                                 0.0414    0.0728 @   0.4974 f
  core/be/n94 (net)                             5      33.8304              0.0000     0.4974 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.4974 f
  core/be/be_checker/wb_pkt_i[59] (net)                33.8304              0.0000     0.4974 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.4974 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      33.8304              0.0000     0.4974 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.4974 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  33.8304     0.0000     0.4974 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4974 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  33.8304   0.0000     0.4974 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0299  -0.0013 @   0.4961 f d 
  data arrival time                                                                    0.4961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_320_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2654     0.2654
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.1944   0.0000   0.2654 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0569   0.2224     0.4878 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (net)     4  14.2988     0.0000     0.4878 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (bsg_dff_width_p415_0)   0.0000     0.4878 f
  core/be/be_calculator/commit_pkt_o[98] (net)         14.2988              0.0000     0.4878 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (bsg_dff_width_p415_0)   0.0000     0.4878 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (net)  14.2988           0.0000     0.4878 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/D (DFFX1)   0.0569   0.0001 &   0.4880 f
  data arrival time                                                                    0.4880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2714     0.2714
  clock reconvergence pessimism                                            -0.0018     0.2696
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/CLK (DFFX1)          0.0000     0.2696 r
  library hold time                                                         0.0129     0.2826
  data required time                                                                   0.2826
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2826
  data arrival time                                                                   -0.4880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_244_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2683     0.2683
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)   0.1947   0.0000   0.2683 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/Q (DFFX1)   0.0608   0.2249     0.4932 f
  core/be/be_calculator/calc_stage_reg/data_o[161] (net)     3  16.0218     0.0000     0.4932 f
  core/be/be_calculator/calc_stage_reg/data_o[161] (bsg_dff_width_p415_0)   0.0000     0.4932 f
  core/be/be_calculator/commit_pkt_o[66] (net)         16.0218              0.0000     0.4932 f
  core/be/be_calculator/calc_stage_reg/data_i[244] (bsg_dff_width_p415_0)   0.0000     0.4932 f
  core/be/be_calculator/calc_stage_reg/data_i[244] (net)  16.0218           0.0000     0.4932 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/D (DFFX1)   0.0608  -0.0069 &   0.4863 f
  data arrival time                                                                    0.4863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2706     0.2706
  clock reconvergence pessimism                                            -0.0018     0.2688
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/CLK (DFFX1)          0.0000     0.2688 r
  library hold time                                                         0.0120     0.2808
  data required time                                                                   0.2808
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2808
  data arrival time                                                                   -0.4863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2338     0.2338
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0797   0.0000   0.2338 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0340   0.1927     0.4265 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   4.1430     0.0000     0.4265 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4265 f
  core/be/be_calculator/wb_pkt_o[44] (net)              4.1430              0.0000     0.4265 f
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.4265 f
  core/be/wb_pkt[44] (net)                              4.1430              0.0000     0.4265 f
  core/be/icc_place44/INP (NBUFFX8)                               0.0340    0.0000 &   0.4266 f
  core/be/icc_place44/Z (NBUFFX8)                                 0.0420    0.0728 @   0.4994 f
  core/be/n105 (net)                            5      33.9720              0.0000     0.4994 f
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.4994 f
  core/be/be_checker/wb_pkt_i[44] (net)                33.9720              0.0000     0.4994 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.4994 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      33.9720              0.0000     0.4994 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.4994 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  33.9720     0.0000     0.4994 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4994 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  33.9720   0.0000     0.4994 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[44] (saed90_64x32_2P)   0.0304  -0.0032 @   0.4961 f d 
  data arrival time                                                                    0.4961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_299_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2622     0.2622
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.1929   0.0000   0.2622 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0588   0.2235     0.4857 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (net)     4  15.1353     0.0000     0.4857 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (bsg_dff_width_p415_0)   0.0000     0.4857 f
  core/be/be_calculator/commit_pkt_o[77] (net)         15.1353              0.0000     0.4857 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (bsg_dff_width_p415_0)   0.0000     0.4857 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (net)  15.1353           0.0000     0.4857 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/D (DFFX1)   0.0588  -0.0008 &   0.4849 f
  data arrival time                                                                    0.4849

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2688     0.2688
  clock reconvergence pessimism                                            -0.0018     0.2670
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/CLK (DFFX1)          0.0000     0.2670 r
  library hold time                                                         0.0124     0.2794
  data required time                                                                   0.2794
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2794
  data arrival time                                                                   -0.4849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2754     0.2754
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_/CLK (DFFX1)   0.1702   0.0000   0.2754 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_/Q (DFFX1)   0.0513   0.2166   0.4919 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[0] (net)     2  11.8141   0.0000   0.4919 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[0] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4919 f
  core/be/be_checker/scheduler/dispatch_pkt_o[0] (net)  11.8141             0.0000     0.4919 f
  core/be/be_checker/scheduler/dispatch_pkt_o[0] (bp_be_scheduler_02_0)     0.0000     0.4919 f
  core/be/be_checker/dispatch_pkt_o[0] (net)           11.8141              0.0000     0.4919 f
  core/be/be_checker/dispatch_pkt_o[0] (bp_be_checker_top_02_0)             0.0000     0.4919 f
  core/be/dispatch_pkt[0] (net)                        11.8141              0.0000     0.4919 f
  core/be/be_calculator/dispatch_pkt_i[0] (bp_be_calculator_top_02_0)       0.0000     0.4919 f
  core/be/be_calculator/dispatch_pkt_i[0] (net)        11.8141              0.0000     0.4919 f
  core/be/be_calculator/reservation_reg/data_i[0] (bsg_dff_width_p295_0)    0.0000     0.4919 f
  core/be/be_calculator/reservation_reg/data_i[0] (net)  11.8141            0.0000     0.4919 f
  core/be/be_calculator/reservation_reg/data_r_reg_0_/D (DFFX1)   0.0513   -0.0022 &   0.4898 f
  data arrival time                                                                    0.4898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2718     0.2718
  clock reconvergence pessimism                                            -0.0018     0.2700
  core/be/be_calculator/reservation_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.2700 r
  library hold time                                                         0.0142     0.2842
  data required time                                                                   0.2842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2842
  data arrival time                                                                   -0.4898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2497     0.2497
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/CLK (DFFX1)   0.1178   0.0000   0.2497 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/Q (DFFX1)   0.0372   0.1817   0.4314 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (net)     2   4.1184   0.0000   0.4314 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4314 r
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (net)   4.1184            0.0000     0.4314 r
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (bp_be_scheduler_02_0)    0.0000     0.4314 r
  core/be/be_checker/dispatch_pkt_o[34] (net)           4.1184              0.0000     0.4314 r
  core/be/be_checker/dispatch_pkt_o[34] (bp_be_checker_top_02_0)            0.0000     0.4314 r
  core/be/dispatch_pkt[34] (net)                        4.1184              0.0000     0.4314 r
  core/be/be_calculator/dispatch_pkt_i[34] (bp_be_calculator_top_02_0)      0.0000     0.4314 r
  core/be/be_calculator/dispatch_pkt_i[34] (net)        4.1184              0.0000     0.4314 r
  core/be/be_calculator/reservation_reg/data_i[34] (bsg_dff_width_p295_0)   0.0000     0.4314 r
  core/be/be_calculator/reservation_reg/data_i[34] (net)   4.1184           0.0000     0.4314 r
  core/be/be_calculator/reservation_reg/data_r_reg_34_/D (DFFX1)   0.0372   0.0000 &   0.4314 r
  data arrival time                                                                    0.4314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2541     0.2541
  clock reconvergence pessimism                                            -0.0022     0.2519
  core/be/be_calculator/reservation_reg/data_r_reg_34_/CLK (DFFX1)          0.0000     0.2519 r
  library hold time                                                        -0.0263     0.2256
  data required time                                                                   0.2256
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2256
  data arrival time                                                                   -0.4314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2484     0.2484
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1221   0.0000   0.2484 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0361   0.1816     0.4301 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   3.7351     0.0000     0.4301 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.4301 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   3.7351    0.0000     0.4301 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.4301 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   3.7351           0.0000     0.4301 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0361   0.0000 &   0.4301 r
  data arrival time                                                                    0.4301

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2537     0.2537
  clock reconvergence pessimism                                            -0.0035     0.2501
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.2501 r
  library hold time                                                        -0.0258     0.2243
  data required time                                                                   0.2243
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2243
  data arrival time                                                                   -0.4301
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_295_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2459     0.2459
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)   0.1575   0.0000   0.2459 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/Q (DFFX1)   0.0566   0.2191     0.4650 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (net)     4  14.1624     0.0000     0.4650 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (bsg_dff_width_p415_0)   0.0000     0.4650 f
  core/be/be_calculator/commit_pkt_o[73] (net)         14.1624              0.0000     0.4650 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (bsg_dff_width_p415_0)   0.0000     0.4650 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (net)  14.1624           0.0000     0.4650 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/D (DFFX1)   0.0566   0.0001 &   0.4651 f
  data arrival time                                                                    0.4651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2508     0.2508
  clock reconvergence pessimism                                            -0.0018     0.2490
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/CLK (DFFX1)          0.0000     0.2490 r
  library hold time                                                         0.0102     0.2592
  data required time                                                                   0.2592
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2592
  data arrival time                                                                   -0.4651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2341     0.2341
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0797   0.0000   0.2341 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0327   0.1916     0.4258 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.5886     0.0000     0.4258 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4258 f
  core/be/be_calculator/wb_pkt_o[48] (net)              3.5886              0.0000     0.4258 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4258 f
  core/be/wb_pkt[48] (net)                              3.5886              0.0000     0.4258 f
  core/be/icc_place48/INP (NBUFFX8)                               0.0327    0.0000 &   0.4258 f
  core/be/icc_place48/Z (NBUFFX8)                                 0.0424    0.0724 @   0.4982 f
  core/be/n109 (net)                            5      34.0325              0.0000     0.4982 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.4982 f
  core/be/be_checker/wb_pkt_i[48] (net)                34.0325              0.0000     0.4982 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.4982 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      34.0325              0.0000     0.4982 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.4982 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  34.0325     0.0000     0.4982 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4982 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  34.0325   0.0000     0.4982 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0308   0.0002 @   0.4983 f d 
  data arrival time                                                                    0.4983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_215_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2298     0.2298
  core/be/be_calculator/comp_stage_reg/data_r_reg_215_/CLK (DFFX1)   0.0797   0.0000   0.2298 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_215_/Q (DFFX1)   0.0332   0.1920     0.4218 f
  core/be/be_calculator/comp_stage_reg/data_o[215] (net)     1   3.7935     0.0000     0.4218 f
  core/be/be_calculator/comp_stage_reg/data_o[215] (bsg_dff_width_p320_0)   0.0000     0.4218 f
  core/be/be_calculator/wb_pkt_o[23] (net)              3.7935              0.0000     0.4218 f
  core/be/be_calculator/wb_pkt_o[23] (bp_be_calculator_top_02_0)            0.0000     0.4218 f
  core/be/wb_pkt[23] (net)                              3.7935              0.0000     0.4218 f
  core/be/icc_place78/INP (NBUFFX8)                               0.0332    0.0000 &   0.4218 f
  core/be/icc_place78/Z (NBUFFX8)                                 0.0436    0.0732 @   0.4950 f
  core/be/n139 (net)                            5      37.1397              0.0000     0.4950 f
  core/be/be_checker/wb_pkt_i[23] (bp_be_checker_top_02_0)                  0.0000     0.4950 f
  core/be/be_checker/wb_pkt_i[23] (net)                37.1397              0.0000     0.4950 f
  core/be/be_checker/scheduler/wb_pkt_i[23] (bp_be_scheduler_02_0)          0.0000     0.4950 f
  core/be/be_checker/scheduler/wb_pkt_i[23] (net)      37.1397              0.0000     0.4950 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[23] (bp_be_regfile_02_0)   0.0000   0.4950 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[23] (net)  37.1397     0.0000     0.4950 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[23] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4950 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[23] (net)  37.1397   0.0000     0.4950 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[23] (saed90_64x32_2P)   0.0318   0.0016 @   0.4966 f d 
  data arrival time                                                                    0.4966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2666     0.2666
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1946   0.0000   0.2666 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0356   0.1875   0.4541 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   3.5672   0.0000   0.4541 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.4541 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   3.5672      0.0000     0.4541 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.4541 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   3.5672   0.0000   0.4541 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0356   0.0000 &   0.4542 r
  data arrival time                                                                    0.4542

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2741     0.2741
  clock reconvergence pessimism                                             0.0000     0.2741
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.2741 r
  library hold time                                                        -0.0259     0.2482
  data required time                                                                   0.2482
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2482
  data arrival time                                                                   -0.4542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1581   0.0000    0.2464 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0344    0.1838     0.4302 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   3.1181      0.0000     0.4302 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.4302 r
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   3.1181              0.0000     0.4302 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.4302 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   3.1181           0.0000     0.4302 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0344   0.0000 &   0.4302 r
  data arrival time                                                                    0.4302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2514     0.2514
  clock reconvergence pessimism                                            -0.0018     0.2496
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.2496 r
  library hold time                                                        -0.0254     0.2241
  data required time                                                                   0.2241
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2241
  data arrival time                                                                   -0.4302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2336     0.2336
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0797   0.0000   0.2336 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0326   0.1916     0.4251 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.5537     0.0000     0.4251 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4251 f
  core/be/be_calculator/wb_pkt_o[63] (net)              3.5537              0.0000     0.4251 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4251 f
  core/be/wb_pkt[63] (net)                              3.5537              0.0000     0.4251 f
  core/be/icc_place72/INP (NBUFFX8)                               0.0326    0.0000 &   0.4252 f
  core/be/icc_place72/Z (NBUFFX8)                                 0.0432    0.0726 @   0.4977 f
  core/be/n133 (net)                            5      35.3143              0.0000     0.4977 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.4977 f
  core/be/be_checker/wb_pkt_i[63] (net)                35.3143              0.0000     0.4977 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.4977 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      35.3143              0.0000     0.4977 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.4977 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  35.3143     0.0000     0.4977 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4977 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  35.3143   0.0000     0.4977 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0315  -0.0010 @   0.4968 f d 
  data arrival time                                                                    0.4968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2333     0.2333
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0797   0.0000   0.2333 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0324   0.1914     0.4247 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   3.4746     0.0000     0.4247 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4247 f
  core/be/be_calculator/wb_pkt_o[55] (net)              3.4746              0.0000     0.4247 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4247 f
  core/be/wb_pkt[55] (net)                              3.4746              0.0000     0.4247 f
  core/be/icc_place80/INP (NBUFFX8)                               0.0324    0.0000 &   0.4247 f
  core/be/icc_place80/Z (NBUFFX8)                                 0.0421    0.0724 @   0.4971 f
  core/be/n141 (net)                            5      33.9756              0.0000     0.4971 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.4971 f
  core/be/be_checker/wb_pkt_i[55] (net)                33.9756              0.0000     0.4971 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.4971 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      33.9756              0.0000     0.4971 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.4971 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  33.9756     0.0000     0.4971 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4971 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  33.9756   0.0000     0.4971 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0305   0.0015 @   0.4986 f d 
  data arrival time                                                                    0.4986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2355     0.2355
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0797   0.0000   0.2355 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0313   0.1905     0.4259 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   2.9762     0.0000     0.4259 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4259 f
  core/be/be_calculator/wb_pkt_o[49] (net)              2.9762              0.0000     0.4259 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4259 f
  core/be/wb_pkt[49] (net)                              2.9762              0.0000     0.4259 f
  core/be/icc_place52/INP (NBUFFX8)                               0.0313    0.0000 &   0.4259 f
  core/be/icc_place52/Z (NBUFFX8)                                 0.0443    0.0733 @   0.4993 f
  core/be/n113 (net)                            5      38.6356              0.0000     0.4993 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.4993 f
  core/be/be_checker/wb_pkt_i[49] (net)                38.6356              0.0000     0.4993 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.4993 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      38.6356              0.0000     0.4993 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.4993 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  38.6356     0.0000     0.4993 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4993 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  38.6356   0.0000     0.4993 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0443  -0.0023 @   0.4970 f d 
  data arrival time                                                                    0.4970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_198_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2218     0.2218
  core/be/be_calculator/comp_stage_reg/data_r_reg_198_/CLK (DFFX1)   0.0676   0.0000   0.2218 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_198_/Q (DFFX1)   0.1042   0.2104     0.4322 r
  core/be/be_calculator/comp_stage_reg/data_o[198] (net)     4  29.1277     0.0000     0.4322 r
  core/be/be_calculator/comp_stage_reg/data_o[198] (bsg_dff_width_p320_0)   0.0000     0.4322 r
  core/be/be_calculator/wb_pkt_o[6] (net)              29.1277              0.0000     0.4322 r
  core/be/be_calculator/wb_pkt_o[6] (bp_be_calculator_top_02_0)             0.0000     0.4322 r
  core/be/wb_pkt[6] (net)                              29.1277              0.0000     0.4322 r
  core/be/be_checker/wb_pkt_i[6] (bp_be_checker_top_02_0)                   0.0000     0.4322 r
  core/be/be_checker/wb_pkt_i[6] (net)                 29.1277              0.0000     0.4322 r
  core/be/be_checker/scheduler/wb_pkt_i[6] (bp_be_scheduler_02_0)           0.0000     0.4322 r
  core/be/be_checker/scheduler/wb_pkt_i[6] (net)       29.1277              0.0000     0.4322 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[6] (bp_be_regfile_02_0)   0.0000   0.4322 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[6] (net)  29.1277      0.0000     0.4322 r
  core/be/be_checker/scheduler/int_regfile/icc_place40/INP (NBUFFX8)   0.1042  -0.0193 &   0.4129 r
  core/be/be_checker/scheduler/int_regfile/icc_place40/Z (NBUFFX8)   0.0438   0.0916 @   0.5045 r
  core/be/be_checker/scheduler/int_regfile/n160 (net)     2  19.8605        0.0000     0.5045 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[6] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5045 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[6] (net)  19.8605    0.0000     0.5045 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[6] (saed90_64x32_2P)   0.0316  -0.0057 @   0.4988 r d 
  data arrival time                                                                    0.4988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2686     0.2686
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)   0.1947   0.0000   0.2686 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/Q (DFFX1)   0.0553   0.2214     0.4900 f
  core/be/be_calculator/calc_stage_reg/data_o[156] (net)     3  13.6100     0.0000     0.4900 f
  core/be/be_calculator/calc_stage_reg/data_o[156] (bsg_dff_width_p415_0)   0.0000     0.4900 f
  core/be/be_calculator/commit_pkt_o[61] (net)         13.6100              0.0000     0.4900 f
  core/be/be_calculator/calc_stage_reg/data_i[239] (bsg_dff_width_p415_0)   0.0000     0.4900 f
  core/be/be_calculator/calc_stage_reg/data_i[239] (net)  13.6100           0.0000     0.4900 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/D (DFFX1)   0.0553  -0.0006 &   0.4894 f
  data arrival time                                                                    0.4894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2715     0.2715
  clock reconvergence pessimism                                            -0.0018     0.2697
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)          0.0000     0.2697 r
  library hold time                                                         0.0133     0.2830
  data required time                                                                   0.2830
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2830
  data arrival time                                                                   -0.4894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2323     0.2323
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0797   0.0000   0.2323 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0330   0.1919     0.4242 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   3.7325     0.0000     0.4242 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4242 f
  core/be/be_calculator/wb_pkt_o[54] (net)              3.7325              0.0000     0.4242 f
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.4242 f
  core/be/wb_pkt[54] (net)                              3.7325              0.0000     0.4242 f
  core/be/icc_place71/INP (NBUFFX8)                               0.0330    0.0000 &   0.4242 f
  core/be/icc_place71/Z (NBUFFX8)                                 0.0433    0.0731 @   0.4973 f
  core/be/n132 (net)                            5      36.4568              0.0000     0.4973 f
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.4973 f
  core/be/be_checker/wb_pkt_i[54] (net)                36.4568              0.0000     0.4973 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.4973 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      36.4568              0.0000     0.4973 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.4973 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  36.4568     0.0000     0.4973 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4973 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  36.4568   0.0000     0.4973 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0314   0.0016 @   0.4988 f d 
  data arrival time                                                                    0.4988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: clint/resp_buffer/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/resp_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2548     0.2548
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                        0.1939    0.0000     0.2548 r
  clint/resp_buffer/tail_r_reg/QN (DFFX1)                         0.0448    0.1436     0.3984 f
  clint/resp_buffer/n12 (net)                   1       1.9655              0.0000     0.3984 f
  clint/resp_buffer/U12/IN3 (OA221X1)                             0.0448    0.0000 &   0.3984 f
  clint/resp_buffer/U12/Q (OA221X1)                               0.0367    0.0834     0.4818 f
  clint/resp_buffer/n15 (net)                   1       3.0055              0.0000     0.4818 f
  clint/resp_buffer/tail_r_reg/D (DFFX1)                          0.0367    0.0000 &   0.4818 f
  data arrival time                                                                    0.4818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2599     0.2599
  clock reconvergence pessimism                                            -0.0021     0.2579
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                                  0.0000     0.2579 r
  library hold time                                                         0.0175     0.2754
  data required time                                                                   0.2754
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2754
  data arrival time                                                                   -0.4818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2531     0.2531
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.1221   0.0000   0.2531 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0383   0.1831     0.4362 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   4.5205     0.0000     0.4362 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.4362 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   4.5205    0.0000     0.4362 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.4362 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   4.5205           0.0000     0.4362 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0383  -0.0010 &   0.4351 r
  data arrival time                                                                    0.4351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2587     0.2587
  clock reconvergence pessimism                                            -0.0035     0.2552
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.2552 r
  library hold time                                                        -0.0265     0.2287
  data required time                                                                   0.2287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2287
  data arrival time                                                                   -0.4351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2525     0.2525
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1221   0.0000    0.2525 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0377    0.1827     0.4352 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   4.3263      0.0000     0.4352 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.4352 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   4.3263    0.0000     0.4352 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.4352 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   4.3263           0.0000     0.4352 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0377   0.0001 &   0.4353 r
  data arrival time                                                                    0.4353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2585     0.2585
  clock reconvergence pessimism                                            -0.0035     0.2550
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.2550 r
  library hold time                                                        -0.0263     0.2287
  data required time                                                                   0.2287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2287
  data arrival time                                                                   -0.4353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: clint/cmd_buffer/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/cmd_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2692     0.2692
  clint/cmd_buffer/tail_r_reg/CLK (DFFX1)                         0.2364    0.0000     0.2692 r
  clint/cmd_buffer/tail_r_reg/QN (DFFX1)                          0.0461    0.1481     0.4173 f
  clint/cmd_buffer/n10 (net)                    1       2.4207              0.0000     0.4173 f
  clint/cmd_buffer/U12/IN3 (OA221X1)                              0.0461   -0.0024 &   0.4149 f
  clint/cmd_buffer/U12/Q (OA221X1)                                0.0389    0.0853     0.5002 f
  clint/cmd_buffer/n8 (net)                     1       3.7801              0.0000     0.5002 f
  clint/cmd_buffer/tail_r_reg/D (DFFX1)                           0.0389   -0.0010 &   0.4993 f
  data arrival time                                                                    0.4993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2746     0.2746
  clock reconvergence pessimism                                            -0.0021     0.2726
  clint/cmd_buffer/tail_r_reg/CLK (DFFX1)                                   0.0000     0.2726 r
  library hold time                                                         0.0201     0.2926
  data required time                                                                   0.2926
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2926
  data arrival time                                                                   -0.4993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2219     0.2219
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/CLK (DFFX1)   0.0676   0.0000   0.2219 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/Q (DFFX1)   0.0485   0.2018     0.4236 f
  core/be/be_calculator/comp_stage_reg/data_o[221] (net)     3  10.5316     0.0000     0.4236 f
  core/be/be_calculator/comp_stage_reg/data_o[221] (bsg_dff_width_p320_0)   0.0000     0.4236 f
  core/be/be_calculator/wb_pkt_o[29] (net)             10.5316              0.0000     0.4236 f
  core/be/be_calculator/wb_pkt_o[29] (bp_be_calculator_top_02_0)            0.0000     0.4236 f
  core/be/wb_pkt[29] (net)                             10.5316              0.0000     0.4236 f
  core/be/icc_place136/INP (NBUFFX8)                              0.0485    0.0001 &   0.4237 f
  core/be/icc_place136/Z (NBUFFX8)                                0.0424    0.0764 @   0.5001 f
  core/be/n231 (net)                            3      33.2371              0.0000     0.5001 f
  core/be/be_checker/wb_pkt_i[29] (bp_be_checker_top_02_0)                  0.0000     0.5001 f
  core/be/be_checker/wb_pkt_i[29] (net)                33.2371              0.0000     0.5001 f
  core/be/be_checker/scheduler/wb_pkt_i[29] (bp_be_scheduler_02_0)          0.0000     0.5001 f
  core/be/be_checker/scheduler/wb_pkt_i[29] (net)      33.2371              0.0000     0.5001 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (bp_be_regfile_02_0)   0.0000   0.5001 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (net)  33.2371     0.0000     0.5001 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5001 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (net)  33.2371   0.0000     0.5001 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[29] (saed90_64x32_2P)   0.0424  -0.0011 @   0.4991 f d 
  data arrival time                                                                    0.4991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2670     0.2670
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1950   0.0000    0.2670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0319    0.1851     0.4521 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.2015      0.0000     0.4521 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.4521 r
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.2015              0.0000     0.4521 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.4521 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.2015           0.0000     0.4521 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0319   0.0000 &   0.4521 r
  data arrival time                                                                    0.4521

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2725     0.2725
  clock reconvergence pessimism                                            -0.0018     0.2707
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.2707 r
  library hold time                                                        -0.0253     0.2454
  data required time                                                                   0.2454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2454
  data arrival time                                                                   -0.4521
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2322     0.2322
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0797   0.0000   0.2322 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0333   0.1921     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.8670     0.0000     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[62] (net)              3.8670              0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4244 f
  core/be/wb_pkt[62] (net)                              3.8670              0.0000     0.4244 f
  core/be/icc_place84/INP (NBUFFX8)                               0.0333    0.0000 &   0.4244 f
  core/be/icc_place84/Z (NBUFFX8)                                 0.0421    0.0728 @   0.4972 f
  core/be/n145 (net)                            5      34.4292              0.0000     0.4972 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.4972 f
  core/be/be_checker/wb_pkt_i[62] (net)                34.4292              0.0000     0.4972 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.4972 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      34.4292              0.0000     0.4972 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.4972 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  34.4292     0.0000     0.4972 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4972 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  34.4292   0.0000     0.4972 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0305   0.0003 @   0.4974 f d 
  data arrival time                                                                    0.4974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2429     0.2429
  clock reconvergence pessimism                                            -0.0022     0.2407
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2407 r
  library hold time                                                         0.0500     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2493     0.2493
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.1178   0.0000   0.2493 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0390   0.1829   0.4322 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2   4.7757   0.0000   0.4322 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4322 r
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)   4.7757            0.0000     0.4322 r
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.4322 r
  core/be/be_checker/dispatch_pkt_o[57] (net)           4.7757              0.0000     0.4322 r
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.4322 r
  core/be/dispatch_pkt[57] (net)                        4.7757              0.0000     0.4322 r
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.4322 r
  core/be/be_calculator/dispatch_pkt_i[57] (net)        4.7757              0.0000     0.4322 r
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.4322 r
  core/be/be_calculator/reservation_reg/data_i[57] (net)   4.7757           0.0000     0.4322 r
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0390   0.0000 &   0.4323 r
  data arrival time                                                                    0.4323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2546     0.2546
  clock reconvergence pessimism                                            -0.0022     0.2525
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.2525 r
  library hold time                                                        -0.0269     0.2255
  data required time                                                                   0.2255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2255
  data arrival time                                                                   -0.4323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2629     0.2629
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1929   0.0000    0.2629 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0321    0.1850     0.4479 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.2628      0.0000     0.4479 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.4479 r
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.2628              0.0000     0.4479 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.4479 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.2628           0.0000     0.4479 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0321   0.0000 &   0.4479 r
  data arrival time                                                                    0.4479

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  clock reconvergence pessimism                                            -0.0018     0.2664
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.2664 r
  library hold time                                                        -0.0253     0.2412
  data required time                                                                   0.2412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2412
  data arrival time                                                                   -0.4479
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2687     0.2687
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1947   0.0000    0.2687 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0320    0.1851     0.4538 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.2274      0.0000     0.4538 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.4538 r
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.2274              0.0000     0.4538 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.4538 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.2274           0.0000     0.4538 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0320   0.0000 &   0.4538 r
  data arrival time                                                                    0.4538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2741     0.2741
  clock reconvergence pessimism                                            -0.0018     0.2723
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.2723 r
  library hold time                                                        -0.0253     0.2470
  data required time                                                                   0.2470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2470
  data arrival time                                                                   -0.4538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2668     0.2668
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1950   0.0000    0.2668 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0320    0.1852     0.4520 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.2556      0.0000     0.4520 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.4520 r
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.2556              0.0000     0.4520 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.4520 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.2556           0.0000     0.4520 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0320   0.0000 &   0.4520 r
  data arrival time                                                                    0.4520

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2722     0.2722
  clock reconvergence pessimism                                            -0.0018     0.2704
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.2704 r
  library hold time                                                        -0.0253     0.2451
  data required time                                                                   0.2451
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2451
  data arrival time                                                                   -0.4520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1703   0.0000    0.2761 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0329    0.1838     0.4599 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.5859      0.0000     0.4599 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.4599 r
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.5859              0.0000     0.4599 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.4599 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.5859           0.0000     0.4599 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0329   0.0000 &   0.4599 r
  data arrival time                                                                    0.4599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2817     0.2817
  clock reconvergence pessimism                                            -0.0035     0.2782
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.2782 r
  library hold time                                                        -0.0252     0.2530
  data required time                                                                   0.2530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2530
  data arrival time                                                                   -0.4599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2478     0.2478
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1221   0.0000    0.2478 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0392    0.1837     0.4315 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   4.8649      0.0000     0.4315 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.4315 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   4.8649    0.0000     0.4315 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.4315 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   4.8649           0.0000     0.4315 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0392  -0.0014 &   0.4301 r
  data arrival time                                                                    0.4301

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2535     0.2535
  clock reconvergence pessimism                                            -0.0035     0.2499
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.2499 r
  library hold time                                                        -0.0268     0.2231
  data required time                                                                   0.2231
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2231
  data arrival time                                                                   -0.4301
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2494     0.2494
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/CLK (DFFX1)   0.1178   0.0000   0.2494 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/Q (DFFX1)   0.0388   0.1827   0.4321 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (net)     2   4.6924   0.0000   0.4321 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4321 r
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (net)   4.6924            0.0000     0.4321 r
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (bp_be_scheduler_02_0)    0.0000     0.4321 r
  core/be/be_checker/dispatch_pkt_o[37] (net)           4.6924              0.0000     0.4321 r
  core/be/be_checker/dispatch_pkt_o[37] (bp_be_checker_top_02_0)            0.0000     0.4321 r
  core/be/dispatch_pkt[37] (net)                        4.6924              0.0000     0.4321 r
  core/be/be_calculator/dispatch_pkt_i[37] (bp_be_calculator_top_02_0)      0.0000     0.4321 r
  core/be/be_calculator/dispatch_pkt_i[37] (net)        4.6924              0.0000     0.4321 r
  core/be/be_calculator/reservation_reg/data_i[37] (bsg_dff_width_p295_0)   0.0000     0.4321 r
  core/be/be_calculator/reservation_reg/data_i[37] (net)   4.6924           0.0000     0.4321 r
  core/be/be_calculator/reservation_reg/data_r_reg_37_/D (DFFX1)   0.0388   0.0000 &   0.4321 r
  data arrival time                                                                    0.4321

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2541     0.2541
  clock reconvergence pessimism                                            -0.0022     0.2519
  core/be/be_calculator/reservation_reg/data_r_reg_37_/CLK (DFFX1)          0.0000     0.2519 r
  library hold time                                                        -0.0268     0.2251
  data required time                                                                   0.2251
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2251
  data arrival time                                                                   -0.4321
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2525     0.2525
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1221   0.0000   0.2525 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0397   0.1840     0.4365 r
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   5.0191     0.0000     0.4365 r
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.4365 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   5.0191    0.0000     0.4365 r
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.4365 r
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   5.0191           0.0000     0.4365 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0397  -0.0012 &   0.4352 r
  data arrival time                                                                    0.4352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2586     0.2586
  clock reconvergence pessimism                                            -0.0035     0.2551
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.2551 r
  library hold time                                                        -0.0270     0.2281
  data required time                                                                   0.2281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2281
  data arrival time                                                                   -0.4352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2657     0.2657
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1950   0.0000   0.2657 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0332   0.1859     0.4517 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   2.6653     0.0000     0.4517 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.4517 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   2.6653   0.0000     0.4517 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.4517 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   2.6653           0.0000     0.4517 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0332  -0.0007 &   0.4509 r
  data arrival time                                                                    0.4509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2712     0.2712
  clock reconvergence pessimism                                            -0.0018     0.2694
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.2694 r
  library hold time                                                        -0.0256     0.2438
  data required time                                                                   0.2438
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2438
  data arrival time                                                                   -0.4509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2670     0.2670
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1950   0.0000    0.2670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0323    0.1853     0.4523 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.3472      0.0000     0.4523 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.4523 r
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.3472              0.0000     0.4523 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.4523 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.3472           0.0000     0.4523 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0323   0.0000 &   0.4524 r
  data arrival time                                                                    0.4524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2724     0.2724
  clock reconvergence pessimism                                            -0.0018     0.2706
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.2706 r
  library hold time                                                        -0.0254     0.2452
  data required time                                                                   0.2452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2452
  data arrival time                                                                   -0.4524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2240     0.2240
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/CLK (DFFX1)   0.0676   0.0000   0.2240 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_220_/Q (DFFX1)   0.0590   0.2090     0.4330 f
  core/be/be_calculator/comp_stage_reg/data_o[220] (net)     3  15.2843     0.0000     0.4330 f
  core/be/be_calculator/comp_stage_reg/data_o[220] (bsg_dff_width_p320_0)   0.0000     0.4330 f
  core/be/be_calculator/wb_pkt_o[28] (net)             15.2843              0.0000     0.4330 f
  core/be/be_calculator/wb_pkt_o[28] (bp_be_calculator_top_02_0)            0.0000     0.4330 f
  core/be/wb_pkt[28] (net)                             15.2843              0.0000     0.4330 f
  core/be/icc_place133/INP (NBUFFX8)                              0.0590   -0.0071 &   0.4259 f
  core/be/icc_place133/Z (NBUFFX8)                                0.0380    0.0766 @   0.5025 f
  core/be/n228 (net)                            3      23.8009              0.0000     0.5025 f
  core/be/be_checker/wb_pkt_i[28] (bp_be_checker_top_02_0)                  0.0000     0.5025 f
  core/be/be_checker/wb_pkt_i[28] (net)                23.8009              0.0000     0.5025 f
  core/be/be_checker/scheduler/wb_pkt_i[28] (bp_be_scheduler_02_0)          0.0000     0.5025 f
  core/be/be_checker/scheduler/wb_pkt_i[28] (net)      23.8009              0.0000     0.5025 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[28] (bp_be_regfile_02_0)   0.0000   0.5025 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[28] (net)  23.8009     0.0000     0.5025 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[28] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5025 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[28] (net)  23.8009   0.0000     0.5025 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[28] (saed90_64x32_2P)   0.0275  -0.0029 @   0.4996 f d 
  data arrival time                                                                    0.4996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2446     0.2446
  clock reconvergence pessimism                                            -0.0022     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_260_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2622     0.2622
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)   0.1929   0.0000   0.2622 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/Q (DFFX1)   0.0586   0.2234     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_o[177] (net)     4  15.0575     0.0000     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_o[177] (bsg_dff_width_p415_0)   0.0000     0.4856 f
  core/be/be_calculator/calc_stage_r_2__v_ (net)       15.0575              0.0000     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_i[260] (bsg_dff_width_p415_0)   0.0000     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_i[260] (net)  15.0575           0.0000     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/D (DFFX1)   0.0586   0.0001 &   0.4857 f
  data arrival time                                                                    0.4857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2679     0.2679
  clock reconvergence pessimism                                            -0.0018     0.2661
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/CLK (DFFX1)          0.0000     0.2661 r
  library hold time                                                         0.0124     0.2786
  data required time                                                                   0.2786
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2786
  data arrival time                                                                   -0.4857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2654     0.2654
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1950   0.0000   0.2654 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0329   0.1858   0.4511 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   2.5883   0.0000   0.4511 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.4511 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   2.5883       0.0000     0.4511 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.4511 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   2.5883   0.0000   0.4511 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0329   0.0000 &   0.4512 r
  data arrival time                                                                    0.4512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2713     0.2713
  clock reconvergence pessimism                                            -0.0018     0.2695
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.2695 r
  library hold time                                                        -0.0256     0.2440
  data required time                                                                   0.2440
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2440
  data arrival time                                                                   -0.4512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2654     0.2654
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1950   0.0000    0.2654 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0324    0.1854     0.4509 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   2.4012      0.0000     0.4509 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.4509 r
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   2.4012              0.0000     0.4509 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.4509 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   2.4012           0.0000     0.4509 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0324   0.0000 &   0.4509 r
  data arrival time                                                                    0.4509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2709     0.2709
  clock reconvergence pessimism                                            -0.0018     0.2691
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.2691 r
  library hold time                                                        -0.0254     0.2437
  data required time                                                                   0.2437
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2437
  data arrival time                                                                   -0.4509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2498     0.2498
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.1178   0.0000   0.2498 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0391   0.1830   0.4328 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2   4.8145   0.0000   0.4328 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4328 r
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)   4.8145            0.0000     0.4328 r
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.4328 r
  core/be/be_checker/dispatch_pkt_o[50] (net)           4.8145              0.0000     0.4328 r
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.4328 r
  core/be/dispatch_pkt[50] (net)                        4.8145              0.0000     0.4328 r
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.4328 r
  core/be/be_calculator/dispatch_pkt_i[50] (net)        4.8145              0.0000     0.4328 r
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.4328 r
  core/be/be_calculator/reservation_reg/data_i[50] (net)   4.8145           0.0000     0.4328 r
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0391   0.0000 &   0.4328 r
  data arrival time                                                                    0.4328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2548     0.2548
  clock reconvergence pessimism                                            -0.0022     0.2526
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.2526 r
  library hold time                                                        -0.0270     0.2256
  data required time                                                                   0.2256
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2256
  data arrival time                                                                   -0.4328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_237_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2668     0.2668
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)   0.1950   0.0000   0.2668 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/Q (DFFX1)   0.0716   0.2316     0.4984 f
  core/be/be_calculator/calc_stage_reg/data_o[154] (net)     3  20.8267     0.0000     0.4984 f
  core/be/be_calculator/calc_stage_reg/data_o[154] (bsg_dff_width_p415_0)   0.0000     0.4984 f
  core/be/be_calculator/commit_pkt_o[59] (net)         20.8267              0.0000     0.4984 f
  core/be/be_calculator/calc_stage_reg/data_i[237] (bsg_dff_width_p415_0)   0.0000     0.4984 f
  core/be/be_calculator/calc_stage_reg/data_i[237] (net)  20.8267           0.0000     0.4984 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/D (DFFX1)   0.0716  -0.0122 &   0.4862 f
  data arrival time                                                                    0.4862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2708     0.2708
  clock reconvergence pessimism                                            -0.0018     0.2690
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/CLK (DFFX1)          0.0000     0.2690 r
  library hold time                                                         0.0100     0.2790
  data required time                                                                   0.2790
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2790
  data arrival time                                                                   -0.4862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2493     0.2493
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.1178   0.0000   0.2493 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0393   0.1831   0.4324 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2   4.9010   0.0000   0.4324 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4324 r
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)   4.9010            0.0000     0.4324 r
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.4324 r
  core/be/be_checker/dispatch_pkt_o[49] (net)           4.9010              0.0000     0.4324 r
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.4324 r
  core/be/dispatch_pkt[49] (net)                        4.9010              0.0000     0.4324 r
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.4324 r
  core/be/be_calculator/dispatch_pkt_i[49] (net)        4.9010              0.0000     0.4324 r
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.4324 r
  core/be/be_calculator/reservation_reg/data_i[49] (net)   4.9010           0.0000     0.4324 r
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0393   0.0000 &   0.4324 r
  data arrival time                                                                    0.4324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2544     0.2544
  clock reconvergence pessimism                                            -0.0022     0.2523
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.2523 r
  library hold time                                                        -0.0270     0.2252
  data required time                                                                   0.2252
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2252
  data arrival time                                                                   -0.4324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2762     0.2762
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1703   0.0000   0.2762 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0333   0.1840     0.4602 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.7203     0.0000     0.4602 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.4602 r
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.7203              0.0000     0.4602 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.4602 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.7203           0.0000     0.4602 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0333   0.0000 &   0.4602 r
  data arrival time                                                                    0.4602

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2818     0.2818
  clock reconvergence pessimism                                            -0.0035     0.2782
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.2782 r
  library hold time                                                        -0.0253     0.2529
  data required time                                                                   0.2529
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2529
  data arrival time                                                                   -0.4602
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2628     0.2628
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1929   0.0000    0.2628 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0327    0.1854     0.4482 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   2.4841      0.0000     0.4482 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.4482 r
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   2.4841              0.0000     0.4482 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.4482 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   2.4841           0.0000     0.4482 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0327   0.0000 &   0.4482 r
  data arrival time                                                                    0.4482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  clock reconvergence pessimism                                            -0.0018     0.2664
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.2664 r
  library hold time                                                        -0.0255     0.2409
  data required time                                                                   0.2409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2409
  data arrival time                                                                   -0.4482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2687     0.2687
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1947   0.0000    0.2687 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0325    0.1854     0.4541 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.4187      0.0000     0.4541 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.4541 r
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.4187              0.0000     0.4541 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.4541 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.4187           0.0000     0.4541 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0325   0.0000 &   0.4541 r
  data arrival time                                                                    0.4541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2741     0.2741
  clock reconvergence pessimism                                            -0.0018     0.2723
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.2723 r
  library hold time                                                        -0.0254     0.2468
  data required time                                                                   0.2468
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2468
  data arrival time                                                                   -0.4541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


1
