\subsubsection{Result FSM}
Testing the FSM, we tried three scenario, what happend when there is no updates in run and rest. when reset goes up in the middle of the clock cycle, and the same when run goes down.

\begin{enumerate}
    \item Run=1, Reset=0
    \begin{lstlisting}
module TESTFSM3;
	reg run;
	reg reset;
	reg clk;
	wire pause; 
	wire RESET_OUT;	
	FSM3 FSM_3( .RUN_(run) ,.CLK(clk) ,.RESET(reset) ,.CLK_OUT(CLK_out),.RESET_OUT(RESET_OUT));	
	initial begin
		clk=1'b0;
		forever #1	clk=~clk;
	end
	initial begin
		reset=1'b1;
		#2;
		reset=1'b0;	
	end	
	initial begin
		run=1'b1;	
	end;
	initial begin
		#100 $finish;
	end
endmodule
    \end{lstlisting}

    \importimagewcaption{figures/Verylog/Simulation_FSM1.PNG}{IDEAL}
    
    \item Run=1, Reset sudenly 1
\begin{lstlisting} 
    module TESTFSM3;
	reg run;
	reg reset;
	reg clk;
	wire pause; 
	wire RESET_OUT;	
	FSM3 FSM_3( .RUN_(run) ,.CLK(clk) ,.RESET(reset) ,.CLK_OUT(CLK_out),.RESET_OUT(RESET_OUT));	
	initial begin
		clk=1'b0; forever #1	clk=~clk;
	end
	initial begin
		reset=1'b1; #6; reset=1'b0; #32; reset=1'b1; #10; reset=1'b0;
	end	
	initial begin
		run=1'b1;	
	end;
	initial begin
		#100 $finish;
	end
endmodule
\end{lstlisting}
\importimagewcaption{figures/Verylog/Simulation_FSM2.PNG}{RESET}
\item suddenly RUN
\begin{lstlisting} 
    module TESTFSM3;
	reg run;
	reg reset;
	reg clk;
	wire pause; 
	wire RESET_OUT;	
	FSM3 FSM_3( .RUN_(run) ,.CLK(clk) ,.RESET(reset) ,.CLK_OUT(CLK_out),.RESET_OUT(RESET_OUT));	
	initial begin
		clk=1'b0; forever #1	clk=~clk;
	end
	initial begin
		reset=1'b1; #6; reset=1'b0; 
	end	
	initial begin
		run=1'b1; #26; run=1'b0; #10; run=1'b1;	
	end;
	initial begin
		#100 $finish;
	end
endmodule
\end{lstlisting}
\importimagewcaption{figures/Verylog/Simulation_FSM2.PNG}{RUN}
\end{enumerate}