INFO: [HLS 200-10] Running 'E:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'PC' on host 'laptop-0c06rso7' (Windows NT_amd64 version 6.2) on Thu Jan 04 11:10:09 +0800 2024
INFO: [HLS 200-10] In directory 'D:/Project/ISCA2024_DynMap/DynMap_VitisHLS'
Sourcing Tcl script 'D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project DynMap 
INFO: [HLS 200-10] Opening project 'D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap'.
INFO: [HLS 200-1510] Running: set_top runOne 
INFO: [HLS 200-1510] Running: add_files DynMap/DynMap_4HLS.hpp 
INFO: [HLS 200-10] Adding design file 'DynMap/DynMap_4HLS.hpp' to the project
INFO: [HLS 200-1510] Running: add_files DynMap/DynMap_4HLS.cpp 
INFO: [HLS 200-10] Adding design file 'DynMap/DynMap_4HLS.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb DynMap/result.golden.dat -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'DynMap/result.golden.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb DynMap/main.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'DynMap/main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z035-ffg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name runOne runOne 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../main.cpp in release mode
   Compiling ../../../DynMap_4HLS.cpp in release mode
   Generating csim.exe
TestCase:[2/72], Kernel 0, Shape 1, II=4
Test passed !
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.405 seconds; current allocated memory: 272.551 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.217 seconds; peak allocated memory: 1.077 GB.
