Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 17 20:00:39 2020
| Host         : Loz-Inspiron running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ultra96v2_bd_wrapper_control_sets_placed.rpt
| Design       : ultra96v2_bd_wrapper
| Device       : xczu3eg
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   351 |
|    Minimum number of control sets                        |   351 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   450 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   351 |
| >= 0 to < 4        |    44 |
| >= 4 to < 6        |    44 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    62 |
| >= 10 to < 12      |    32 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |     7 |
| >= 16              |   130 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             734 |          264 |
| No           | No                    | Yes                    |             168 |           53 |
| No           | Yes                   | No                     |             835 |          237 |
| Yes          | No                    | No                     |            2090 |          458 |
| Yes          | No                    | Yes                    |             240 |           43 |
| Yes          | Yes                   | No                     |            2111 |          622 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                                                                         Enable Signal                                                                                                                                         |                                                                                                              Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                       |                1 |              1 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                           |                1 |              1 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                           |                1 |              1 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                           |                1 |              1 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                    | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[1]_i_1_n_0                                                                                                                                  |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[2]_i_1_n_0                                                                                                                                             |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                                   | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                          | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                                   |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |                1 |              2 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/axis_broadcaster_0/inst/broadcaster_core/m_ready_d[1]_i_1_n_0                                                                                                                                                              |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/fan_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1                                                                                                                                             |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                             |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/hd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                              | ultra96v2_bd_i/CPU/hd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                1 |              2 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/gen_reg.d_reg_reg[1]_0                                                                                                               | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                                     |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/fan_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | ultra96v2_bd_i/CPU/fan_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                    |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                                      | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                               | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                     |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/fan_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                              | ultra96v2_bd_i/CPU/fan_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                    |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                          | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]                                                         |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                 |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                 |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                               |                1 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/axis_dwidth_converter_1/inst/areset_r                                                                                                                                                                                      |                2 |              3 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/axis_dwidth_converter_0/inst/areset_r                                                                                                                                                                                      |                1 |              3 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/p_1_out0                                                                                                                 |                1 |              3 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                             | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/SR[0]                                                                            |                2 |              3 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                    | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                1 |              3 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_1[0]                                                                                                                               |                3 |              3 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                                     | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              3 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/phase_cnt_3                                                                                                                                                                                      | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.phase_cnt[2]_i_1_n_0                                                                                                |                1 |              3 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                             | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/Q[0]                                                                             |                2 |              3 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/lsr_reg014_out                                                                                                                                                              |                3 |              3 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                        | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[7]_i_1_n_0                                                                                                                                                                                                 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                2 |              3 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                          | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              3 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                                                     | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                       |                2 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                            | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                1 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                                | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_1_n_0                                                                                                                            |                1 |              4 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/E[0]                                                                                                                                 | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                                     |                2 |              4 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_load/sclr_count                                                                                                                                                       | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                                     |                1 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/fan_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | ultra96v2_bd_i/CPU/fan_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                      |                1 |              4 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/comb/addsub                                                                                                                                                                                                        | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                                       |                1 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |                2 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                               |                1 |              4 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                    |                2 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/fan_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                    |                2 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                2 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/hd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                     | ultra96v2_bd_i/CPU/hd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                3 |              4 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/opbuff_addr_out[0]                                                                                                                                                                               | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_out[3]_i_1_n_0                                                                                                          |                1 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/hd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | ultra96v2_bd_i/CPU/hd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                      |                3 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                             | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                2 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                     | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                1 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                4 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                4 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                2 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                2 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/hd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                    |                1 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                1 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                2 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                      | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                1 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                    |                1 |              4 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/comb/addsub                                                                                                                                                                                                        | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                                       |                1 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/fan_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                     | ultra96v2_bd_i/CPU/fan_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                    |                2 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2__0_n_0                                                                                                                                                                                                  | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                              |                1 |              4 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                2 |              4 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/rfd_cnt                                                                                                                                                                                          | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.phase_cnt[2]_i_1_n_0                                                                                                |                2 |              5 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                           |                2 |              5 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                3 |              5 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                           |                4 |              5 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/sclr_count                                                                                                                           | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                                     |                1 |              5 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                           |                3 |              5 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                            | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                3 |              5 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.rfd_cnt[10]_i_1_n_0                                                                                                                                                     | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                                     |                3 |              6 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                5 |              6 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                 |                2 |              6 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                                                 |                2 |              6 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |              6 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              6 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                 | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              6 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/CPU/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | ultra96v2_bd_i/CPU/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                        |                1 |              6 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_cnt                                                                                                                                                                                         | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.base_cnt[5]_i_1_n_0                                                                                                 |                2 |              6 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                6 |              6 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                                 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                   |                5 |              7 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                                | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                2 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                           |                1 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                 | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                            | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                4 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                           |                1 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                 | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                           |                1 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                                                      | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                5 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                           |                1 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                3 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |                5 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/op_rate_cnt                                                                                                                                                                                      | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.op_rate_cnt[7]_i_1_n_0                                                                                                              |                2 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                            | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                1 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                            | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                3 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                            | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                3 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |                4 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                          | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |                5 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_5[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |                5 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                      | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                2 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                3 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                                 |                                                                                                                                                                                                                                           |                1 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                1 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                            | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                5 |              8 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                           |                1 |              9 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_cnt                                                                                                                                                                                         | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.gen_coef_addr[8]_i_1_n_0                                                                                            |                2 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                           |                3 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                           |                2 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                           |                5 |              9 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt_en_reg_n_0                                                                                                                                                                                             | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt[8]_i_1_n_0                                                                                                                                         |                1 |              9 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/int_nd_in                                                                                                                                                                                                          | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/rate_cnt[8]_i_1_n_0                                                                                                                                            |                2 |              9 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/int_nd_in                                                                                                                                                                                                          | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/rate_cnt[8]_i_1_n_0                                                                                                                                            |                2 |              9 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt_en_reg_n_0                                                                                                                                                                                             | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt[8]_i_1_n_0                                                                                                                                         |                1 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                3 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |                2 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                           |                2 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                           |                1 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                           |                5 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                           |                4 |              9 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/reset                                                                                                                                                                                            |                3 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                           |                1 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                           |                2 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                           |                1 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                           |                5 |              9 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/reset                                                                                                                                                                                            |                2 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                           |                6 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                           |                2 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                           |                2 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                3 |              9 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/p_0_in[0]                                                                                                                                                        | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]                                                         |                3 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                           | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                             |                2 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             11 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             11 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             11 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                           |                2 |             11 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             11 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             12 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             12 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                5 |             12 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                 | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             12 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                              | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                5 |             12 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             13 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                          | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             13 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             13 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             13 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             13 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                7 |             14 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                                 | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                6 |             14 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             15 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             15 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                          | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             15 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             15 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             15 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[8].g_others.i_delay_cntrl_data/E[0]                                                                                                                     |                                                                                                                                                                                                                                           |                2 |             16 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[8].g_others.i_delay_cntrl_data/E[0]                                                                                                                     | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/SR[0]                                                                |                2 |             16 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_cnt                                                                                                                                                                                         | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                                     |                2 |             16 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                           |                1 |             16 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/hd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/hd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                9 |             16 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/hd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                | ultra96v2_bd_i/CPU/hd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                7 |             16 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                           |                1 |             16 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                           |                1 |             16 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                  |                                                                                                                                                                                                                                           |                1 |             16 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data                                                                                                                                                                                                |                                                                                                                                                                                                                                           |                5 |             16 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                           |                1 |             16 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                                                                                                                                 |                                                                                                                                                                                                                                           |                1 |             16 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/hd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | ultra96v2_bd_i/CPU/hd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                4 |             17 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                8 |             17 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/fan_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                    |                6 |             17 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                8 |             17 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                6 |             18 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                6 |             19 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                6 |             19 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                8 |             19 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                           |                7 |             19 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                           |               11 |             20 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/wr_enable                                                                                                                            |                                                                                                                                                                                                                                           |                2 |             20 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                           |                8 |             20 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                           |               11 |             20 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[47]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                           |                6 |             20 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                                   |                                                                                                                                                                                                                                           |                6 |             20 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/data_in_reg0                                                                                                                                                                                                       | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/reset                                                                                                                                                                                            |                6 |             20 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                                            |                                                                                                                                                                                                                                           |                2 |             20 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/data_in_reg0                                                                                                                                                                                                       | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/reset                                                                                                                                                                                            |                4 |             20 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                6 |             21 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                           |                4 |             21 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                6 |             21 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                8 |             21 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                9 |             21 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                7 |             21 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                           |                6 |             21 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                6 |             21 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                4 |             21 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                7 |             21 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                7 |             21 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                9 |             21 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                           |               13 |             22 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                           |               11 |             22 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                           |               12 |             22 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                           |               12 |             22 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/E[0]                                                                                                                                                  | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/RDY0                                                                                                                                                           |                3 |             23 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/E[0]                                                                                                                                                  | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/RDY0                                                                                                                                                           |                5 |             23 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                                     |               10 |             23 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_sclr_int.sclr_int_reg                                                                          |                4 |             25 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]_0                                                                            | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                                       |                5 |             25 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]_0                                                                            | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                                       |                4 |             25 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_sclr_int.sclr_int_reg                                                                          |                4 |             25 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                           |               12 |             26 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                           |               12 |             26 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                           |                7 |             28 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                           |                7 |             28 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                           |                3 |             28 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                           |                6 |             28 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                           |                3 |             28 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                           |               10 |             28 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                           |                3 |             28 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                           |                3 |             28 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                           |                7 |             29 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                           |                3 |             29 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                           |                3 |             29 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                           |                3 |             29 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                           |                6 |             29 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                           |                6 |             29 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                           |                6 |             29 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                           |                3 |             29 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/hd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |               15 |             30 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                 | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                   | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                       |                7 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |               29 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |               29 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |               26 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_5[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |               30 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |               29 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                           |               21 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |               26 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                           |                9 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                           |                7 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/hd_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                    |                9 |             32 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/dds_compiler_1/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/wr_enable                                                                                                                                                                                                     |                                                                                                                                                                                                                                           |                2 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_5[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |               27 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |               28 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_5[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |               27 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |               27 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |               25 |             32 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                                                                                |                                                                                                                                                                                                                                           |                6 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                              |               29 |             32 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |                7 |             33 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |                8 |             33 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                           |                8 |             33 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/dds_compiler_1/U0/i_synth/has_m_data.i_has_tready.m_data_fifo/fifo0/rd_enable                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |                3 |             33 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                           |                8 |             33 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/we_ce                                                                                                                                                                          |                                                                                                                                                                                                                                           |                3 |             40 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |               18 |             44 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                           |                3 |             48 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                           |                3 |             48 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                           |                3 |             48 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                           |                3 |             48 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                           |                3 |             48 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                           |                3 |             48 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                           |                3 |             48 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                           |                3 |             48 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]_0                                                                            |                                                                                                                                                                                                                                           |                2 |             50 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]_0                                                                            |                                                                                                                                                                                                                                           |                2 |             50 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/bus_to_axis_0/inst/m_axis_tvalid                                                                                                                                                                                                                                               | ultra96v2_bd_i/dds_compiler_0/U0/i_synth/sclr_i                                                                                                                                                                                           |                9 |             57 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               22 |             58 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               21 |             58 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               22 |             60 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               19 |             60 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               19 |             60 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               21 |             60 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               22 |             64 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               22 |             64 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                             | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                                     |               20 |             67 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |               25 |             69 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                             |                                                                                                                                                                                                                                           |               15 |             77 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                                       |               22 |            118 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                                       |               23 |            118 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/cmpy_0/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR                                                                                                                                                                           |               14 |            118 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 | ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               70 |            131 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               | ultra96v2_bd_i/CPU/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               68 |            137 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/bus_to_axis_0/inst/m_axis_tvalid                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                           |               15 |            140 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        | ultra96v2_bd_i/dds_compiler_1/U0/i_synth/has_m_data.i_has_tready.m_data_fifo/fifo0/not_afull                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |               24 |            170 |
|  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                           |               43 |            352 |
|  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                           |              223 |            522 |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


