INFO: Analyzing Verilog file "C:/Users/skakkar1/Lab2/Lab2.srcs/sources_1/new/Lab2.v" into library work (VERI-1482)
INFO: analyzing module ALU (VERI-9002)
INFO: Analyzing Verilog file "C:/Users/skakkar1/AppData/Local/Temp/VivadoEditorAssist5949300235637416600.tmp" into library work (VERI-1482)
INFO: analyzing module testbench (VERI-9002)
