
----------------------------------------
|  P a r t i t i o n    S u c c e e d  |
----------------------------------------
0 Group(s)

GCLK2: 61=CPLD_100MHZ.p
----------------- B l o c k 0 ------------------
PLApt(33/56), Fanin(23/38), Clk(1/3), Bct(1/4), Pin(1/11), Mcell(16/16)
PLApts[33/56] 62 313 73 90 315 72 20 74 228 262 310 34 88 263 21 75 231 230 250 306 28 82 22 76 234 233 252 
              304 29 83 () () () () 267 () () 312 () () () () () () () () () () () () () () () () () 69
Fanins[23] AlternateCycle.n DelayedPause.n FLASH_A_DQ_buffered<0>.n FLASH_A_DQ_buffered<10>.n 
           FLASH_A_DQ_buffered<11>.n FLASH_A_DQ_buffered<2>.n FLASH_A_DQ_buffered<3>.n 
           FLASH_A_DQ_buffered<8>.n FPGAData<4>.n FPGAData<5>.n FPGAData<7>.n Flash_A_G_buffered.n N_PZ_761.n 
           clk_cnt_i<0>.n clk_cnt_i<1>.n CPLD_100MHZ.p DONE.p FLASH_A_DQ<0>.p FLASH_A_DQ<10>.p 
           FLASH_A_DQ<11>.p FLASH_A_DQ<2>.p FLASH_A_DQ<3>.p FLASH_A_DQ<8>.p
clk[1] CPLD_100MHZ 
CTC: (pt=315) N_PZ_761 ;
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[16] [FLASH_A_A<23>(209),FLASH_A_A<23>(2)] [clk_cnt_i<0>(219)] [clk_cnt_i<1>(218)] [N_PZ_680(217)]  
           [N_PZ_761(216)] [AlternateCycle(215)] [FLASH_AK(224)] [FLASH_A_DQ_buffered<0>(223)]  
           [FPGAData<7>(222)] [FLASH_A_DQ_buffered<8>(221)] [FLASH_A_DQ_buffered<10>(220)]  
           [FPGAData<5>(214)] [FLASH_A_DQ_buffered<2>(213)] [FLASH_A_DQ_buffered<11>(212)]  
           [FPGAData<4>(211)] [FLASH_A_DQ_buffered<3>(210)] 
Signal[16] [ 0: FLASH_A_A<23>(209) FLASH_A_A<23>(2)  ][ 1: FLASH_A_DQ_buffered<3>(210) (208)  ][ 2:  
           FPGAData<4>(211) (206)  ][ 3: FLASH_A_DQ_buffered<11>(212) (205)  ][ 4:  
           FLASH_A_DQ_buffered<2>(213) (203)  ][ 5: FPGAData<5>(214) (202)  ][ 6: AlternateCycle(215)  ][ 7:  
           N_PZ_761(216)  ][ 8: N_PZ_680(217)  ][ 9: clk_cnt_i<1>(218)  ][ 10: clk_cnt_i<0>(219)  ][ 11:  
           FLASH_A_DQ_buffered<10>(220) (201)  ][ 12: FLASH_A_DQ_buffered<8>(221) (200)  ][ 13:  
           FPGAData<7>(222) (199)  ][ 14: FLASH_A_DQ_buffered<0>(223) (198)  ][ 15: FLASH_AK(224) (197)  ]
----------------- B l o c k 1 ------------------
PLApt(55/56), Fanin(28/38), Clk(0/3), Bct(1/4), Pin(0/10), Mcell(12/16)
PLApts[55/55] 68 294 269 281 315 92 93 293 111 226 280 106 107 108 292 110 215 225 279 109 205 214 224 278 
              113 114 115 116 291 104 196 204 213 223 277 118 119 120 121 122 290 103 188 195 203 212 222 276 
              124 125 126 127 128 129 289
Fanins[28] ConfProceed.n DelayedPause.n N_PZ_761.n pause<0>.n pause<10>.n pause<11>.n pause<12>.n pause<13>.n 
           pause<14>.n pause<15>.n pause<16>.n pause<17>.n pause<18>.n pause<19>.n pause<1>.n pause<20>.n 
           pause<21>.n pause<22>.n pause<23>.n pause<2>.n pause<3>.n pause<4>.n pause<5>.n pause<6>.n 
           pause<7>.n pause<8>.n pause<9>.n DONE.p
clk[0] 
CTC: (pt=315) N_PZ_761 ;
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[12] [DelayedPause(240)] [pause<23>(235)] [pause<0>(234)] [pause<22>(233)] [pause<1>(232)]  
           [pause<21>(231)] [pause<20>(239)] [pause<2>(238)] [pause<19>(237)] [pause<3>(236)]  
           [pause<18>(230)] [pause<4>(229)] 
Signal[12] [ 0: (3)  ][ 1: (4)  ][ 2: (5)  ][ 3: (6)  ][ 4: pause<4>(229) (7)  ][ 5: pause<18>(230) (8)  ] 
           [ 6: pause<21>(231)  ][ 7: pause<1>(232)  ][ 8: pause<22>(233)  ][ 9: pause<0>(234)  ][ 10:  
           pause<23>(235)  ][ 11: pause<3>(236) (9)  ][ 12: pause<19>(237) (10)  ][ 13: pause<2>(238) (12)  ] 
           [ 14: pause<20>(239) (14)  ][ 15: DelayedPause(240)  ]
----------------- B l o c k 2 ------------------
PLApt(55/56), Fanin(27/38), Clk(0/3), Bct(1/4), Pin(0/11), Mcell(8/16)
PLApts[55/55] 2 91 94 96 315 105 112 117 123 130 138 147 157 159 282 95 283 160 284 158 285 102 181 187 194 
              202 211 221 275 131 132 133 134 135 136 137 288 101 175 180 186 193 201 210 220 274 139 140 141 
              142 143 144 145 146 287
Fanins[27] ConfProceed.n N_PZ_761.n pause<0>.n pause<10>.n pause<11>.n pause<12>.n pause<13>.n pause<14>.n 
           pause<15>.n pause<16>.n pause<17>.n pause<18>.n pause<19>.n pause<1>.n pause<20>.n pause<21>.n 
           pause<22>.n pause<23>.n pause<2>.n pause<3>.n pause<4>.n pause<5>.n pause<6>.n pause<7>.n 
           pause<8>.n pause<9>.n DONE.p
clk[0] 
CTC: (pt=315) N_PZ_761 ;
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[ 8] [pause<11>(251)] [pause<10>(250)] [pause<9>(249)] [pause<8>(248)] [pause<17>(247)]  
           [pause<5>(256)] [pause<16>(255)] [pause<6>(254)] 
Signal[ 8] [ 0: (196)  ][ 1: (195)  ][ 2: (194)  ][ 3: (193)  ][ 4: (192)  ][ 5: (191)  ][ 6: pause<17>(247)  
            ][ 7: pause<8>(248)  ][ 8: pause<9>(249)  ][ 9: pause<10>(250)  ][ 10: pause<11>(251)  ][ 11:  
           (189)  ][ 12: (188)  ][ 13: pause<6>(254) (187)  ][ 14: pause<16>(255) (186)  ][ 15:  
           pause<5>(256) (185)  ]
----------------- B l o c k 3 ------------------
PLApt(56/56), Fanin(37/38), Clk(0/3), Bct(1/4), Pin(0/10), Mcell(8/16)
PLApts[56/56] 97 161 162 164 315 167 171 176 182 189 197 206 216 270 100 170 174 179 185 192 200 209 219 273 
              148 149 150 151 152 153 154 155 156 286 99 166 169 173 178 184 191 199 208 218 272 70 71 268 23 
              77 237 236 254 302 30 84
Fanins[37] AlternateCycle.n ConfProceed.n DelayedPause.n FLASH_A_DQ_buffered<12>.n FLASH_A_DQ_buffered<4>.n 
           FPGAData<3>.n N_PZ_761.n PrevInit_B.n pause<0>.n pause<10>.n pause<11>.n pause<12>.n pause<13>.n 
           pause<14>.n pause<15>.n pause<16>.n pause<17>.n pause<18>.n pause<19>.n pause<1>.n pause<20>.n 
           pause<21>.n pause<22>.n pause<23>.n pause<2>.n pause<3>.n pause<4>.n pause<5>.n pause<6>.n 
           pause<7>.n pause<8>.n pause<9>.n DONE.p FLASH_A_DQ<12>.p FLASH_A_DQ<4>.p INIT_B.p Program_B.p
clk[0] 
CTC: (pt=315) N_PZ_761 ;
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[ 8] [pause<12>(271)] [pause<15>(267)] [pause<7>(266)] [pause<14>(265)] [ConfProceed(264)]  
           [FLASH_A_DQ_buffered<12>(263)] [FPGAData<3>(272)] [FLASH_A_DQ_buffered<4>(270)] 
Signal[ 8] [ 0: (15)  ][ 1: (16)  ][ 2: (17)  ][ 3: (18)  ][ 4: (19)  ][ 5: (20)  ][ 6:  
           FLASH_A_DQ_buffered<12>(263)  ][ 7: ConfProceed(264)  ][ 8: pause<14>(265)  ][ 9: pause<7>(266)  ] 
           [ 10: pause<15>(267)  ][ 11: (21)  ][ 12: (22)  ][ 13: FLASH_A_DQ_buffered<4>(270) (23)  ][ 14:  
           pause<12>(271)  ][ 15: FPGAData<3>(272) (25)  ]
----------------- B l o c k 4 ------------------
PLApt(39/56), Fanin(26/38), Clk(0/3), Bct(1/4), Pin(8/11), Mcell(16/16)
PLApts[39/53] 38 39 50 54 315 55 56 57 58 24 2 78 240 2 239 256 2 300 31 85 25 79 2 243 242 258 298 32 86 26 
              80 246 245 260 296 () () () () () () () () 2 () () 2 () () 2 () () 2
Fanins[26] AlternateCycle.n DelayedPause.n FLASH_A_DQ_buffered<13>.n FLASH_A_DQ_buffered<14>.n 
           FLASH_A_DQ_buffered<15>.n FLASH_A_DQ_buffered<5>.n FLASH_A_DQ_buffered<6>.n 
           FLASH_A_DQ_buffered<7>.n FPGAData<0>.n FPGAData<1>.n FPGAData<2>.n N_PZ_761.n DONE.p 
           FLASH_A_DQ<13>.p FLASH_A_DQ<14>.p FLASH_A_DQ<15>.p FLASH_A_DQ<5>.p FLASH_A_DQ<6>.p FPGA_A<0>.p 
           FPGA_A<1>.p FPGA_A<2>.p FPGA_A<3>.p FPGA_A<4>.p FPGA_A<5>.p FPGA_A<6>.p FPGA_A<7>.p
clk[0] 
CTC: (pt=315) N_PZ_761 ;
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[16] [FLASH_A_A<0>(287),FLASH_A_A<0>(39)] [FLASH_A_A<1>(286),FLASH_A_A<1>(40)]  
           [FLASH_A_A<2>(285),FLASH_A_A<2>(41)] [FLASH_A_A<3>(284),FLASH_A_A<3>(43)]  
           [FLASH_A_A<4>(277),FLASH_A_A<4>(45)] [FLASH_A_A<5>(275),FLASH_A_A<5>(47)]  
           [FLASH_A_A<6>(274),FLASH_A_A<6>(48)] [FLASH_A_A<7>(273),FLASH_A_A<7>(49)]  
           [FLASH_A_DQ_buffered<13>(283)] [FPGAData<2>(282)] [FLASH_A_DQ_buffered<5>(281)]  
           [FLASH_A_DQ_buffered<14>(280)] [FPGAData<1>(279)] [FLASH_A_DQ_buffered<6>(288)]  
           [FLASH_A_DQ_buffered<15>(278)] [FPGAData<0>(276)] 
Signal[16] [ 0: FLASH_A_A<7>(273) FLASH_A_A<7>(49)  ][ 1: FLASH_A_A<6>(274) FLASH_A_A<6>(48)  ][ 2:  
           FLASH_A_A<5>(275) FLASH_A_A<5>(47)  ][ 3: FPGAData<0>(276) (46)  ][ 4: FLASH_A_A<4>(277)  
           FLASH_A_A<4>(45)  ][ 5: FLASH_A_DQ_buffered<15>(278) (44)  ][ 6: FPGAData<1>(279)  ][ 7:  
           FLASH_A_DQ_buffered<14>(280)  ][ 8: FLASH_A_DQ_buffered<5>(281)  ][ 9: FPGAData<2>(282)  ][ 10:  
           FLASH_A_DQ_buffered<13>(283)  ][ 11: FLASH_A_A<3>(284) FLASH_A_A<3>(43)  ][ 12: FLASH_A_A<2>(285)  
           FLASH_A_A<2>(41)  ][ 13: FLASH_A_A<1>(286) FLASH_A_A<1>(40)  ][ 14: FLASH_A_A<0>(287)  
           FLASH_A_A<0>(39)  ][ 15: FLASH_A_DQ_buffered<6>(288) (38)  ]
----------------- B l o c k 5 ------------------
PLApt(32/56), Fanin(21/38), Clk(0/3), Bct(1/4), Pin(11/11), Mcell(14/16)
PLApts[32/56] 40 41 42 43 315 44 45 46 47 59 2 60 27 2 81 248 2 265 308 35 89 266 2 33 87 2 260 () () () () 
              () () () () () () () () () () () () 2 () () 2 () () 2 () () 2 () () 2
Fanins[21] AlternateCycle.n DelayedPause.n FLASH_A_DQ_buffered<1>.n FLASH_A_DQ_buffered<7>.n 
           FLASH_A_DQ_buffered<9>.n FPGAData<6>.n N_PZ_761.n DONE.p FLASH_A_DQ<1>.p FLASH_A_DQ<7>.p 
           FLASH_A_DQ<9>.p FPGA_A<10>.p FPGA_A<11>.p FPGA_A<12>.p FPGA_A<13>.p FPGA_A<14>.p FPGA_A<15>.p 
           FPGA_A<16>.p FPGA_A<17>.p FPGA_A<8>.p FPGA_A<9>.p
clk[0] 
CTC: (pt=315) N_PZ_761 ;
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[15] [FLASH_A_A<10>(291),FLASH_A_A<10>(54)] [FLASH_A_A<11>(293),FLASH_A_A<11>(56)]  
           [FLASH_A_A<12>(294),FLASH_A_A<12>(57)] [FLASH_A_A<13>(300),FLASH_A_A<13>(58)]  
           [FLASH_A_A<14>(301),FLASH_A_A<14>(60)] [FLASH_A_A<15>(302),FLASH_A_A<15>(61)]  
           [FLASH_A_A<16>(303),FLASH_A_A<16>(62)] [FLASH_A_A<17>(304),FLASH_A_A<17>(63)]  
           [FLASH_A_A<8>(289),FLASH_A_A<8>(50)] [FLASH_A_A<9>(290),FLASH_A_A<9>(51)] [CPLD_100MHZ(55)]  
           [FLASH_A_DQ_buffered<1>(299)] [FPGAData<6>(298)] [FLASH_A_DQ_buffered<9>(297)]  
           [FLASH_A_DQ_buffered<7>(296)] 
Signal[15] [ 0: FLASH_A_A<8>(289) FLASH_A_A<8>(50)  ][ 1: FLASH_A_A<9>(290) FLASH_A_A<9>(51)  ][ 2:  
           FLASH_A_A<10>(291) FLASH_A_A<10>(54)  ][ 3: CPLD_100MHZ(55)  ][ 4: FLASH_A_A<11>(293)  
           FLASH_A_A<11>(56)  ][ 5: FLASH_A_A<12>(294) FLASH_A_A<12>(57)  ][ 6:  ][ 7:  
           FLASH_A_DQ_buffered<7>(296)  ][ 8: FLASH_A_DQ_buffered<9>(297)  ][ 9: FPGAData<6>(298)  ][ 10:  
           FLASH_A_DQ_buffered<1>(299)  ][ 11: FLASH_A_A<13>(300) FLASH_A_A<13>(58)  ][ 12:  
           FLASH_A_A<14>(301) FLASH_A_A<14>(60)  ][ 13: FLASH_A_A<15>(302) FLASH_A_A<15>(61)  ][ 14:  
           FLASH_A_A<16>(303) FLASH_A_A<16>(62)  ][ 15: FLASH_A_A<17>(304) FLASH_A_A<17>(63)  ]
----------------- B l o c k 6 ------------------
PLApt(27/56), Fanin(36/38), Clk(0/3), Bct(1/4), Pin(9/10), Mcell(10/16)
PLApts[27/50] 48 49 51 52 315 53 295 314 98 163 165 168 172 177 183 190 37 198 207 65 217 271 () () () 2 () 
              () () () () () () () () () () () () () 2 () () 2 () () 2 () () 2
Fanins[36] ConfProceed.n FLASH_AK.n N_PZ_761.n clk_cnt_i<1>.n pause<0>.n pause<10>.n pause<11>.n pause<12>.n 
           pause<13>.n pause<14>.n pause<15>.n pause<16>.n pause<17>.n pause<18>.n pause<19>.n pause<1>.n 
           pause<20>.n pause<21>.n pause<22>.n pause<23>.n pause<2>.n pause<3>.n pause<4>.n pause<5>.n 
           pause<6>.n pause<7>.n pause<8>.n pause<9>.n DONE.p FPGA_A<18>.p FPGA_A<19>.p FPGA_A<20>.p 
           FPGA_A<21>.p FPGA_A<22>.p FPGA_E.p FPGA_G.p
clk[0] 
CTC: (pt=315) N_PZ_761 ;
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[10] [FLASH_A_A<18>(318),FLASH_A_A<18>(27)] [FLASH_A_A<19>(317),FLASH_A_A<19>(28)]  
           [FLASH_A_A<20>(316),FLASH_A_A<20>(29)] [FLASH_A_A<21>(315),FLASH_A_A<21>(30)]  
           [FLASH_A_A<22>(310),FLASH_A_A<22>(31)] [FLASH_A_E(308),FLASH_A_E(34)]  
           [FLASH_A_G(307),FLASH_A_G(35)] [FLASH_A_K(306),FLASH_A_K(36)] [FLASH_A_RP(305),FLASH_A_RP(37)]  
           [pause<13>(320)] 
Signal[10] [ 0: FLASH_A_RP(305) FLASH_A_RP(37)  ][ 1: FLASH_A_K(306) FLASH_A_K(36)  ][ 2: FLASH_A_G(307)  
           FLASH_A_G(35)  ][ 3: FLASH_A_E(308) FLASH_A_E(34)  ][ 4: (32)  ][ 5: FLASH_A_A<22>(310)  
           FLASH_A_A<22>(31)  ][ 6:  ][ 7:  ][ 8:  ][ 9:  ][ 10: FLASH_A_A<21>(315) FLASH_A_A<21>(30)  ] 
           [ 11: FLASH_A_A<20>(316) FLASH_A_A<20>(29)  ][ 12: FLASH_A_A<19>(317) FLASH_A_A<19>(28)  ][ 13:  
           FLASH_A_A<18>(318) FLASH_A_A<18>(27)  ][ 14:  ][ 15: pause<13>(320)  ]
----------------- B l o c k 7 ------------------
PLApt(3/56), Fanin(4/38), Clk(0/3), Bct(1/4), Pin(4/12), Mcell(4/16)
PLApts[3/17] () () () () 315 () () () () () () () () 67 () () 66
Fanins[ 4] N_PZ_761.n DONE.p FPGA_L.p FPGA_W.p
clk[0] 
CTC: (pt=315) N_PZ_761 ;
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[ 4] [FLASH_A_L(323),FLASH_A_L(66)] [FLASH_A_W(322),FLASH_A_W(65)] [FLASH_A_RW(324),FLASH_A_RW(67)]  
           [FLASH_A_WP(321),FLASH_A_WP(64)] 
Signal[ 4] [ 0: FLASH_A_WP(321) FLASH_A_WP(64)  ][ 1: FLASH_A_W(322) FLASH_A_W(65)  ][ 2: FLASH_A_L(323)  
           FLASH_A_L(66)  ][ 3: FLASH_A_RW(324) FLASH_A_RW(67)  ][ 4: (69)  ][ 5: (70)  ][ 6:  ][ 7:  ][ 8:  
            ][ 9:  ][ 10: (71)  ][ 11: (72)  ][ 12: (73)  ][ 13: (74)  ][ 14: (75)  ][ 15: (76)  ]
----------------- B l o c k 8 ------------------
PLApt(21/56), Fanin(22/38), Clk(0/3), Bct(1/4), Pin(12/12), Mcell(12/16)
PLApts[21/56] 227 297 247 299 249 301 251 316 303 253 305 255 307 257 309 259 311 () () () () () () () () () 
              () () () () () () () () () () () () () () () () () () () () 261 () () 264 () () 229 () () 232
Fanins[22] FLASH_A_DQ_buffered<0>.n FLASH_A_DQ_buffered<10>.n FLASH_A_DQ_buffered<11>.n 
           FLASH_A_DQ_buffered<1>.n FLASH_A_DQ_buffered<2>.n FLASH_A_DQ_buffered<3>.n 
           FLASH_A_DQ_buffered<4>.n FLASH_A_DQ_buffered<5>.n FLASH_A_DQ_buffered<6>.n 
           FLASH_A_DQ_buffered<7>.n FLASH_A_DQ_buffered<8>.n FLASH_A_DQ_buffered<9>.n FPGAData<0>.n 
           FPGAData<1>.n FPGAData<2>.n FPGAData<3>.n FPGAData<4>.n FPGAData<5>.n FPGAData<6>.n FPGAData<7>.n 
           N_PZ_680.n DONE.p
clk[0] 
CTC: 
CTR: 
CTS: 
CTE: (pt=316) N_PZ_680' ;
vref: [0]
Signal[12] [FPGA_data<0>(337),FPGA_data<0>(160)] [FPGA_data<10>(351),FPGA_data<10>(170)]  
           [FPGA_data<11>(352),FPGA_data<11>(171)] [FPGA_data<1>(338),FPGA_data<1>(161)]  
           [FPGA_data<2>(339),FPGA_data<2>(162)] [FPGA_data<3>(340),FPGA_data<3>(163)]  
           [FPGA_data<4>(341),FPGA_data<4>(164)] [FPGA_data<5>(342),FPGA_data<5>(165)]  
           [FPGA_data<6>(347),FPGA_data<6>(166)] [FPGA_data<7>(348),FPGA_data<7>(167)]  
           [FPGA_data<8>(349),FPGA_data<8>(168)] [FPGA_data<9>(350),FPGA_data<9>(169)] 
Signal[12] [ 0: FPGA_data<0>(337) FPGA_data<0>(160)  ][ 1: FPGA_data<1>(338) FPGA_data<1>(161)  ][ 2:  
           FPGA_data<2>(339) FPGA_data<2>(162)  ][ 3: FPGA_data<3>(340) FPGA_data<3>(163)  ][ 4:  
           FPGA_data<4>(341) FPGA_data<4>(164)  ][ 5: FPGA_data<5>(342) FPGA_data<5>(165)  ][ 6:  ][ 7:  ] 
           [ 8:  ][ 9:  ][ 10: FPGA_data<6>(347) FPGA_data<6>(166)  ][ 11: FPGA_data<7>(348)  
           FPGA_data<7>(167)  ][ 12: FPGA_data<8>(349) FPGA_data<8>(168)  ][ 13: FPGA_data<9>(350)  
           FPGA_data<9>(169)  ][ 14: FPGA_data<10>(351) FPGA_data<10>(170)  ][ 15: FPGA_data<11>(352)  
           FPGA_data<11>(171)  ]
----------------- B l o c k 9 ------------------
PLApt(5/56), Fanin(6/38), Clk(0/3), Bct(1/4), Pin(12/12), Mcell(4/16)
PLApts[5/56] () () () () () () () 316 () () () () () () () () () () () () () () () () () () () () () () () () 
             () () () () () () () () () () () () () () 244 () () 241 () () 238 () () 235
Fanins[ 6] FLASH_A_DQ_buffered<12>.n FLASH_A_DQ_buffered<13>.n FLASH_A_DQ_buffered<14>.n 
           FLASH_A_DQ_buffered<15>.n N_PZ_680.n DONE.p
clk[0] 
CTC: 
CTR: 
CTS: 
CTE: (pt=316) N_PZ_680' ;
vref: [0]
Signal[12] [FPGA_data<12>(368),FPGA_data<12>(146)] [FPGA_data<13>(367),FPGA_data<13>(147)]  
           [FPGA_data<14>(366),FPGA_data<14>(148)] [FPGA_data<15>(365),FPGA_data<15>(149)] [FPGA_A<0>(150)]  
           [FPGA_A<1>(151)] [FPGA_A<2>(152)] [FPGA_A<3>(153)] [FPGA_A<4>(154)] [FPGA_A<5>(155)]  
           [FPGA_A<6>(158)] [FPGA_A<7>(159)] 
Signal[12] [ 0: FPGA_A<7>(159)  ][ 1: FPGA_A<6>(158)  ][ 2: FPGA_A<5>(155)  ][ 3: FPGA_A<4>(154)  ][ 4:  
           FPGA_A<3>(153)  ][ 5: FPGA_A<2>(152)  ][ 6:  ][ 7:  ][ 8:  ][ 9:  ][ 10: FPGA_A<1>(151)  ][ 11:  
           FPGA_A<0>(150)  ][ 12: FPGA_data<15>(365) FPGA_data<15>(149)  ][ 13: FPGA_data<14>(366)  
           FPGA_data<14>(148)  ][ 14: FPGA_data<13>(367) FPGA_data<13>(147)  ][ 15: FPGA_data<12>(368)  
           FPGA_data<12>(146)  ]
----------------- B l o c k 10 ------------------
PLApt(0/56), Fanin(0/38), Clk(0/3), Bct(0/4), Pin(9/9), Mcell(0/16)
PLApts[0/0]
Fanins[ 0]
clk[0] 
CTC: 
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[ 9] [FPGA_A<10>(175)] [FPGA_A<11>(178)] [FPGA_A<12>(179)] [FPGA_A<13>(180)] [FPGA_A<14>(182)]  
           [FPGA_A<15>(183)] [FPGA_A<16>(184)] [FPGA_A<8>(173)] [FPGA_A<9>(174)] 
Signal[ 9] [ 0:  ][ 1: FPGA_A<8>(173)  ][ 2: FPGA_A<9>(174)  ][ 3: FPGA_A<10>(175)  ][ 4:  ][ 5:  ][ 6:  ] 
           [ 7:  ][ 8:  ][ 9:  ][ 10: FPGA_A<11>(178)  ][ 11: FPGA_A<12>(179)  ][ 12: FPGA_A<13>(180)  ] 
           [ 13: FPGA_A<14>(182)  ][ 14: FPGA_A<15>(183)  ][ 15: FPGA_A<16>(184)  ]
----------------- B l o c k 11 ------------------
PLApt(2/56), Fanin(2/38), Clk(0/3), Bct(1/4), Pin(10/11), Mcell(1/16)
PLApts[2/17] () () () () 315 () () () () () () () () () () () 2
Fanins[ 2] N_PZ_761.n DONE.p
clk[0] 
CTC: (pt=315) N_PZ_761 ;
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[11] [FPGA_A<17>(134)] [FPGA_A<18>(135)] [FPGA_A<19>(136)] [FPGA_A<20>(137)] [FPGA_A<21>(138)]  
           [FPGA_A<22>(139)] [FPGA_E(144)] [FPGA_L(145)] [FPGA_W(142)] [Flash_A_G_buffered,FPGA_G(143)] 
Signal[11] [ 0: FPGA_L(145)  ][ 1: FPGA_E(144)  ][ 2: Flash_A_G_buffered(387) FPGA_G(143)  ][ 3: FPGA_W(142)  
            ][ 4: (140)  ][ 5: FPGA_A<22>(139)  ][ 6:  ][ 7:  ][ 8:  ][ 9:  ][ 10: FPGA_A<21>(138)  ][ 11:  
           FPGA_A<20>(137)  ][ 12: FPGA_A<19>(136)  ][ 13: FPGA_A<18>(135)  ][ 14: FPGA_A<17>(134)  ][ 15:  ]
----------------- B l o c k 12 ------------------
PLApt(0/56), Fanin(0/38), Clk(0/3), Bct(0/4), Pin(11/11), Mcell(11/16)
PLApts[0/0]
Fanins[ 0]
clk[0] 
CTC: 
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[11] [FLASH_B_DQ<0>(401),FLASH_B_DQ<0>(107)] [FLASH_B_DQ<10>(416),FLASH_B_DQ<10>(117)]  
           [FLASH_B_DQ<1>(402),FLASH_B_DQ<1>(108)] [FLASH_B_DQ<2>(403),FLASH_B_DQ<2>(109)]  
           [FLASH_B_DQ<3>(404),FLASH_B_DQ<3>(110)] [FLASH_B_DQ<4>(405),FLASH_B_DQ<4>(111)]  
           [FLASH_B_DQ<5>(406),FLASH_B_DQ<5>(112)] [FLASH_B_DQ<6>(412),FLASH_B_DQ<6>(113)]  
           [FLASH_B_DQ<7>(413),FLASH_B_DQ<7>(114)] [FLASH_B_DQ<8>(414),FLASH_B_DQ<8>(115)]  
           [FLASH_B_DQ<9>(415),FLASH_B_DQ<9>(116)] 
Signal[11] [ 0: FLASH_B_DQ<0>(401) FLASH_B_DQ<0>(107)  ][ 1: FLASH_B_DQ<1>(402) FLASH_B_DQ<1>(108)  ][ 2:  
           FLASH_B_DQ<2>(403) FLASH_B_DQ<2>(109)  ][ 3: FLASH_B_DQ<3>(404) FLASH_B_DQ<3>(110)  ][ 4:  
           FLASH_B_DQ<4>(405) FLASH_B_DQ<4>(111)  ][ 5: FLASH_B_DQ<5>(406) FLASH_B_DQ<5>(112)  ][ 6:  ][ 7:  
            ][ 8:  ][ 9:  ][ 10:  ][ 11: FLASH_B_DQ<6>(412) FLASH_B_DQ<6>(113)  ][ 12: FLASH_B_DQ<7>(413)  
           FLASH_B_DQ<7>(114)  ][ 13: FLASH_B_DQ<8>(414) FLASH_B_DQ<8>(115)  ][ 14: FLASH_B_DQ<9>(415)  
           FLASH_B_DQ<9>(116)  ][ 15: FLASH_B_DQ<10>(416) FLASH_B_DQ<10>(117)  ]
----------------- B l o c k 13 ------------------
PLApt(10/56), Fanin(7/38), Clk(0/3), Bct(2/4), Pin(9/9), Mcell(9/16)
PLApts[10/20] 1 10 11 12 315 () () 267 () () 2 () () 2 () () 2 () () 2
Fanins[ 7] Flash_A_G_buffered.n N_PZ_761.n DONE.p FPGA_data<0>.p FPGA_data<1>.p FPGA_data<2>.p FPGA_data<3>.p
clk[0] 
CTC: (pt=315) N_PZ_761 ;
CTR: 
CTS: 
CTE: (pt=267) DONE Flash_A_G_buffered ;
vref: [0]
Signal[ 9] [FLASH_A_DQ<0>(420),FLASH_A_DQ<0>(101)] [FLASH_A_DQ<1>(419),FLASH_A_DQ<1>(102)]  
           [FLASH_A_DQ<2>(418),FLASH_A_DQ<2>(103)] [FLASH_A_DQ<3>(417),FLASH_A_DQ<3>(106)]  
           [FLASH_B_DQ<11>(432),FLASH_B_DQ<11>(91)] [FLASH_B_DQ<12>(430),FLASH_B_DQ<12>(95)]  
           [FLASH_B_DQ<13>(429),FLASH_B_DQ<13>(97)] [FLASH_B_DQ<14>(428),FLASH_B_DQ<14>(99)]  
           [FLASH_B_DQ<15>(421),FLASH_B_DQ<15>(100)] 
Signal[ 9] [ 0: FLASH_A_DQ<3>(417) FLASH_A_DQ<3>(106)  ][ 1: FLASH_A_DQ<2>(418) FLASH_A_DQ<2>(103)  ][ 2:  
           FLASH_A_DQ<1>(419) FLASH_A_DQ<1>(102)  ][ 3: FLASH_A_DQ<0>(420) FLASH_A_DQ<0>(101)  ][ 4:  
           FLASH_B_DQ<15>(421) FLASH_B_DQ<15>(100)  ][ 5:  ][ 6:  ][ 7:  ][ 8:  ][ 9:  ][ 10:  ][ 11:  
           FLASH_B_DQ<14>(428) FLASH_B_DQ<14>(99)  ][ 12: FLASH_B_DQ<13>(429) FLASH_B_DQ<13>(97)  ][ 13:  
           FLASH_B_DQ<12>(430) FLASH_B_DQ<12>(95)  ][ 14:  ][ 15: FLASH_B_DQ<11>(432) FLASH_B_DQ<11>(91)  ]
----------------- B l o c k 14 ------------------
PLApt(24/56), Fanin(14/38), Clk(0/3), Bct(2/4), Pin(11/11), Mcell(11/16)
PLApts[24/56] 4 5 6 7 315 8 13 267 14 15 2 16 17 2 18 () 2 () () 2 () () 2 () () 2 () () () () () () () () () 
              () () () () () 2 () () 2 () () 2 () () 2 () () () () () 2
Fanins[14] Flash_A_G_buffered.n N_PZ_761.n DONE.p FPGA_data<10>.p FPGA_data<11>.p FPGA_data<12>.p 
           FPGA_data<13>.p FPGA_data<14>.p FPGA_data<4>.p FPGA_data<5>.p FPGA_data<6>.p FPGA_data<7>.p 
           FPGA_data<8>.p FPGA_data<9>.p
clk[0] 
CTC: (pt=315) N_PZ_761 ;
CTR: 
CTS: 
CTE: (pt=267) DONE Flash_A_G_buffered ;
vref: [0]
Signal[11] [FLASH_A_DQ<10>(443),FLASH_A_DQ<10>(125)] [FLASH_A_DQ<11>(444),FLASH_A_DQ<11>(126)]  
           [FLASH_A_DQ<12>(445),FLASH_A_DQ<12>(127)] [FLASH_A_DQ<13>(446),FLASH_A_DQ<13>(128)]  
           [FLASH_A_DQ<14>(448),FLASH_A_DQ<14>(131)] [FLASH_A_DQ<4>(433),FLASH_A_DQ<4>(118)]  
           [FLASH_A_DQ<5>(434),FLASH_A_DQ<5>(119)] [FLASH_A_DQ<6>(435),FLASH_A_DQ<6>(120)]  
           [FLASH_A_DQ<7>(436),FLASH_A_DQ<7>(121)] [FLASH_A_DQ<8>(437),FLASH_A_DQ<8>(122)]  
           [FLASH_A_DQ<9>(438),FLASH_A_DQ<9>(123)] 
Signal[11] [ 0: FLASH_A_DQ<4>(433) FLASH_A_DQ<4>(118)  ][ 1: FLASH_A_DQ<5>(434) FLASH_A_DQ<5>(119)  ][ 2:  
           FLASH_A_DQ<6>(435) FLASH_A_DQ<6>(120)  ][ 3: FLASH_A_DQ<7>(436) FLASH_A_DQ<7>(121)  ][ 4:  
           FLASH_A_DQ<8>(437) FLASH_A_DQ<8>(122)  ][ 5: FLASH_A_DQ<9>(438) FLASH_A_DQ<9>(123)  ][ 6:  ][ 7:  
            ][ 8:  ][ 9:  ][ 10: FLASH_A_DQ<10>(443) FLASH_A_DQ<10>(125)  ][ 11: FLASH_A_DQ<11>(444)  
           FLASH_A_DQ<11>(126)  ][ 12: FLASH_A_DQ<12>(445) FLASH_A_DQ<12>(127)  ][ 13: FLASH_A_DQ<13>(446)  
           FLASH_A_DQ<13>(128)  ][ 14:  ][ 15: FLASH_A_DQ<14>(448) FLASH_A_DQ<14>(131)  ]
----------------- B l o c k 15 ------------------
PLApt(10/56), Fanin(9/38), Clk(0/3), Bct(2/4), Pin(10/12), Mcell(8/16)
PLApts[10/56] 9 63 314 () 315 () () 267 () () () () () 3 () () () () () () () () () () () () () () () () () 
              () () () () () () () () () () () () 64 () () 19 () () () () () 1 () () 2
Fanins[ 9] Flash_A_G_buffered.n N_PZ_761.n clk_cnt_i<1>.n CPLD_100MHZ.p DONE.p FPGA_data<0>.p FPGA_data<15>.p 
           INIT_B.p Program_B.p
clk[0] 
CTC: (pt=315) N_PZ_761 ;
CTR: 
CTS: 
CTE: (pt=267) DONE Flash_A_G_buffered ;
vref: [0]
Signal[11] [FLASH_A_DQ<15>(464),FLASH_A_DQ<15>(77)] [FPGA_CCLK(451),FPGA_CCLK(88)]  
           [FPGA_clock(453),FPGA_clock(86)] [LEDs<0>(460),LEDs<0>(83)] [LEDs<1>(461),LEDs<1>(82)]  
           [LEDs<2>(462),LEDs<2>(80)] [LEDs<3>(463),LEDs<3>(78)] [DONE(87)] [Program_B(90)]  
           [PrevInit_B,INIT_B(89)] 
Signal[11] [ 0: Program_B(90)  ][ 1: PrevInit_B(450) INIT_B(89)  ][ 2: FPGA_CCLK(451) FPGA_CCLK(88)  ][ 3:  
           DONE(87)  ][ 4: FPGA_clock(453) FPGA_clock(86)  ][ 5: (85)  ][ 6:  ][ 7:  ][ 8:  ][ 9:  ][ 10:  
           (84)  ][ 11: LEDs<0>(460) LEDs<0>(83)  ][ 12: LEDs<1>(461) LEDs<1>(82)  ][ 13: LEDs<2>(462)  
           LEDs<2>(80)  ][ 14: LEDs<3>(463) LEDs<3>(78)  ][ 15: FLASH_A_DQ<15>(464) FLASH_A_DQ<15>(77)  ]
