$date
	Sat Jul 12 22:34:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu $end
$var wire 3 ! y [2:0] $end
$var reg 3 " a [2:0] $end
$var reg 3 # b [2:0] $end
$var reg 2 $ op [1:0] $end
$scope module uut $end
$var wire 3 % a [2:0] $end
$var wire 3 & b [2:0] $end
$var wire 2 ' op [1:0] $end
$var reg 3 ( y [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 (
b0 '
b1 &
b11 %
b0 $
b1 #
b11 "
b100 !
$end
#10000
b0 !
b0 (
b111 "
b111 %
#20000
b100 !
b100 (
b1 $
b1 '
b10 #
b10 &
b110 "
b110 %
#30000
b110 !
b110 (
b11 #
b11 &
b1 "
b1 %
#40000
b100 !
b100 (
b10 $
b10 '
b110 #
b110 &
b101 "
b101 %
#50000
b111 !
b111 (
b11 $
b11 '
b10 #
b10 &
#60000
